Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jun 30 17:19:52 2020
| Host         : DESKTOP-DE0831E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ICache_timing_summary_routed.rpt -pb ICache_timing_summary_routed.pb -rpx ICache_timing_summary_routed.rpx -warn_on_violation
| Design       : ICache
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 286 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.671        0.000                      0                  972        0.133        0.000                      0                  972        4.500        0.000                       0                   425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.671        0.000                      0                  972        0.133        0.000                      0                  972        4.500        0.000                       0                   425  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRU_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 3.348ns (47.108%)  route 3.759ns (52.892%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     3.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.585 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.667     5.252    TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y34         RAMB18E1                                     r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.377 r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.927     8.304    tlb0/hit_o_OBUF_inst_i_3_0[3]
    SLICE_X156Y86        LUT6 (Prop_lut6_I5_O)        0.105     8.409 r  tlb0/hit_o_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     8.409    tlb0/hit_o_OBUF_inst_i_18_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.866 r  tlb0/hit_o_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.866    tlb0/hit_o_OBUF_inst_i_8_n_0
    SLICE_X156Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.056 r  tlb0/hit_o_OBUF_inst_i_3/CO[2]
                         net (fo=4, routed)           1.000    10.056    hit_way00
    SLICE_X156Y98        LUT3 (Prop_lut3_I0_O)        0.261    10.317 r  cpu_inst_o_OBUF[31]_inst_i_5/O
                         net (fo=34, routed)          0.705    11.022    cpu_inst_o_OBUF[31]_inst_i_5_n_0
    SLICE_X155Y104       LUT6 (Prop_lut6_I0_O)        0.105    11.127 r  LRU[127]_i_2/O
                         net (fo=128, routed)         1.126    12.254    LRU[127]_i_2_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I0_O)        0.105    12.359 r  LRU[95]_i_1/O
                         net (fo=1, routed)           0.000    12.359    LRU[95]_i_1_n_0
    SLICE_X159Y101       FDRE                                         r  LRU_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.771    10.771 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.242    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.319 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.442    14.760    clk_IBUF_BUFG
    SLICE_X159Y101       FDRE                                         r  LRU_reg[95]/C
                         clock pessimism              0.272    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X159Y101       FDRE (Setup_fdre_C_D)        0.032    15.029    LRU_reg[95]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRU_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 3.348ns (47.159%)  route 3.751ns (52.841%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     3.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.585 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.667     5.252    TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y34         RAMB18E1                                     r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.377 r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.927     8.304    tlb0/hit_o_OBUF_inst_i_3_0[3]
    SLICE_X156Y86        LUT6 (Prop_lut6_I5_O)        0.105     8.409 r  tlb0/hit_o_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     8.409    tlb0/hit_o_OBUF_inst_i_18_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.866 r  tlb0/hit_o_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.866    tlb0/hit_o_OBUF_inst_i_8_n_0
    SLICE_X156Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.056 r  tlb0/hit_o_OBUF_inst_i_3/CO[2]
                         net (fo=4, routed)           1.000    10.056    hit_way00
    SLICE_X156Y98        LUT3 (Prop_lut3_I0_O)        0.261    10.317 r  cpu_inst_o_OBUF[31]_inst_i_5/O
                         net (fo=34, routed)          0.705    11.022    cpu_inst_o_OBUF[31]_inst_i_5_n_0
    SLICE_X155Y104       LUT6 (Prop_lut6_I0_O)        0.105    11.127 r  LRU[127]_i_2/O
                         net (fo=128, routed)         1.119    12.246    LRU[127]_i_2_n_0
    SLICE_X156Y109       LUT6 (Prop_lut6_I0_O)        0.105    12.351 r  LRU[6]_i_1/O
                         net (fo=1, routed)           0.000    12.351    LRU[6]_i_1_n_0
    SLICE_X156Y109       FDRE                                         r  LRU_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.771    10.771 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.242    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.319 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.441    14.759    clk_IBUF_BUFG
    SLICE_X156Y109       FDRE                                         r  LRU_reg[6]/C
                         clock pessimism              0.272    15.032    
                         clock uncertainty           -0.035    14.996    
    SLICE_X156Y109       FDRE (Setup_fdre_C_D)        0.032    15.028    LRU_reg[6]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRU_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 3.348ns (47.458%)  route 3.707ns (52.542%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     3.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.585 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.667     5.252    TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y34         RAMB18E1                                     r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.377 r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.927     8.304    tlb0/hit_o_OBUF_inst_i_3_0[3]
    SLICE_X156Y86        LUT6 (Prop_lut6_I5_O)        0.105     8.409 r  tlb0/hit_o_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     8.409    tlb0/hit_o_OBUF_inst_i_18_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.866 r  tlb0/hit_o_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.866    tlb0/hit_o_OBUF_inst_i_8_n_0
    SLICE_X156Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.056 r  tlb0/hit_o_OBUF_inst_i_3/CO[2]
                         net (fo=4, routed)           1.000    10.056    hit_way00
    SLICE_X156Y98        LUT3 (Prop_lut3_I0_O)        0.261    10.317 r  cpu_inst_o_OBUF[31]_inst_i_5/O
                         net (fo=34, routed)          0.705    11.022    cpu_inst_o_OBUF[31]_inst_i_5_n_0
    SLICE_X155Y104       LUT6 (Prop_lut6_I0_O)        0.105    11.127 r  LRU[127]_i_2/O
                         net (fo=128, routed)         1.074    12.201    LRU[127]_i_2_n_0
    SLICE_X157Y108       LUT6 (Prop_lut6_I0_O)        0.105    12.306 r  LRU[25]_i_1/O
                         net (fo=1, routed)           0.000    12.306    LRU[25]_i_1_n_0
    SLICE_X157Y108       FDRE                                         r  LRU_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.771    10.771 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.242    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.319 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.441    14.759    clk_IBUF_BUFG
    SLICE_X157Y108       FDRE                                         r  LRU_reg[25]/C
                         clock pessimism              0.272    15.032    
                         clock uncertainty           -0.035    14.996    
    SLICE_X157Y108       FDRE (Setup_fdre_C_D)        0.032    15.028    LRU_reg[25]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRU_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 3.348ns (47.851%)  route 3.649ns (52.149%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     3.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.585 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.667     5.252    TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y34         RAMB18E1                                     r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.377 r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.927     8.304    tlb0/hit_o_OBUF_inst_i_3_0[3]
    SLICE_X156Y86        LUT6 (Prop_lut6_I5_O)        0.105     8.409 r  tlb0/hit_o_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     8.409    tlb0/hit_o_OBUF_inst_i_18_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.866 r  tlb0/hit_o_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.866    tlb0/hit_o_OBUF_inst_i_8_n_0
    SLICE_X156Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.056 r  tlb0/hit_o_OBUF_inst_i_3/CO[2]
                         net (fo=4, routed)           1.000    10.056    hit_way00
    SLICE_X156Y98        LUT3 (Prop_lut3_I0_O)        0.261    10.317 r  cpu_inst_o_OBUF[31]_inst_i_5/O
                         net (fo=34, routed)          0.705    11.022    cpu_inst_o_OBUF[31]_inst_i_5_n_0
    SLICE_X155Y104       LUT6 (Prop_lut6_I0_O)        0.105    11.127 r  LRU[127]_i_2/O
                         net (fo=128, routed)         1.016    12.143    LRU[127]_i_2_n_0
    SLICE_X156Y108       LUT6 (Prop_lut6_I0_O)        0.105    12.248 r  LRU[36]_i_1/O
                         net (fo=1, routed)           0.000    12.248    LRU[36]_i_1_n_0
    SLICE_X156Y108       FDRE                                         r  LRU_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.771    10.771 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.242    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.319 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.441    14.759    clk_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  LRU_reg[36]/C
                         clock pessimism              0.272    15.032    
                         clock uncertainty           -0.035    14.996    
    SLICE_X156Y108       FDRE (Setup_fdre_C_D)        0.032    15.028    LRU_reg[36]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRU_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 3.348ns (47.652%)  route 3.678ns (52.348%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     3.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.585 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.667     5.252    TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y34         RAMB18E1                                     r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.377 r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.927     8.304    tlb0/hit_o_OBUF_inst_i_3_0[3]
    SLICE_X156Y86        LUT6 (Prop_lut6_I5_O)        0.105     8.409 r  tlb0/hit_o_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     8.409    tlb0/hit_o_OBUF_inst_i_18_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.866 r  tlb0/hit_o_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.866    tlb0/hit_o_OBUF_inst_i_8_n_0
    SLICE_X156Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.056 r  tlb0/hit_o_OBUF_inst_i_3/CO[2]
                         net (fo=4, routed)           1.000    10.056    hit_way00
    SLICE_X156Y98        LUT3 (Prop_lut3_I0_O)        0.261    10.317 r  cpu_inst_o_OBUF[31]_inst_i_5/O
                         net (fo=34, routed)          0.705    11.022    cpu_inst_o_OBUF[31]_inst_i_5_n_0
    SLICE_X155Y104       LUT6 (Prop_lut6_I0_O)        0.105    11.127 r  LRU[127]_i_2/O
                         net (fo=128, routed)         1.045    12.173    LRU[127]_i_2_n_0
    SLICE_X158Y106       LUT6 (Prop_lut6_I0_O)        0.105    12.278 r  LRU[42]_i_1/O
                         net (fo=1, routed)           0.000    12.278    LRU[42]_i_1_n_0
    SLICE_X158Y106       FDRE                                         r  LRU_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.771    10.771 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.242    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.319 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.442    14.760    clk_IBUF_BUFG
    SLICE_X158Y106       FDRE                                         r  LRU_reg[42]/C
                         clock pessimism              0.272    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X158Y106       FDRE (Setup_fdre_C_D)        0.072    15.069    LRU_reg[42]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 3.348ns (48.444%)  route 3.563ns (51.556%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     3.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.585 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.667     5.252    TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y34         RAMB18E1                                     r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.377 r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.927     8.304    tlb0/hit_o_OBUF_inst_i_3_0[3]
    SLICE_X156Y86        LUT6 (Prop_lut6_I5_O)        0.105     8.409 r  tlb0/hit_o_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     8.409    tlb0/hit_o_OBUF_inst_i_18_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.866 r  tlb0/hit_o_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.866    tlb0/hit_o_OBUF_inst_i_8_n_0
    SLICE_X156Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.056 r  tlb0/hit_o_OBUF_inst_i_3/CO[2]
                         net (fo=4, routed)           1.000    10.056    hit_way00
    SLICE_X156Y98        LUT3 (Prop_lut3_I0_O)        0.261    10.317 r  cpu_inst_o_OBUF[31]_inst_i_5/O
                         net (fo=34, routed)          0.705    11.022    cpu_inst_o_OBUF[31]_inst_i_5_n_0
    SLICE_X155Y104       LUT6 (Prop_lut6_I0_O)        0.105    11.127 r  LRU[127]_i_2/O
                         net (fo=128, routed)         0.930    12.058    LRU[127]_i_2_n_0
    SLICE_X155Y109       LUT6 (Prop_lut6_I0_O)        0.105    12.163 r  LRU[0]_i_1/O
                         net (fo=1, routed)           0.000    12.163    LRU[0]_i_1_n_0
    SLICE_X155Y109       FDRE                                         r  LRU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.771    10.771 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.242    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.319 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.377    14.695    clk_IBUF_BUFG
    SLICE_X155Y109       FDRE                                         r  LRU_reg[0]/C
                         clock pessimism              0.272    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X155Y109       FDRE (Setup_fdre_C_D)        0.032    14.964    LRU_reg[0]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRU_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 3.348ns (48.118%)  route 3.610ns (51.882%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     3.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.585 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.667     5.252    TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y34         RAMB18E1                                     r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.377 r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.927     8.304    tlb0/hit_o_OBUF_inst_i_3_0[3]
    SLICE_X156Y86        LUT6 (Prop_lut6_I5_O)        0.105     8.409 r  tlb0/hit_o_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     8.409    tlb0/hit_o_OBUF_inst_i_18_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.866 r  tlb0/hit_o_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.866    tlb0/hit_o_OBUF_inst_i_8_n_0
    SLICE_X156Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.056 r  tlb0/hit_o_OBUF_inst_i_3/CO[2]
                         net (fo=4, routed)           1.000    10.056    hit_way00
    SLICE_X156Y98        LUT3 (Prop_lut3_I0_O)        0.261    10.317 r  cpu_inst_o_OBUF[31]_inst_i_5/O
                         net (fo=34, routed)          0.705    11.022    cpu_inst_o_OBUF[31]_inst_i_5_n_0
    SLICE_X155Y104       LUT6 (Prop_lut6_I0_O)        0.105    11.127 r  LRU[127]_i_2/O
                         net (fo=128, routed)         0.977    12.104    LRU[127]_i_2_n_0
    SLICE_X156Y106       LUT6 (Prop_lut6_I0_O)        0.105    12.209 r  LRU[117]_i_1/O
                         net (fo=1, routed)           0.000    12.209    LRU[117]_i_1_n_0
    SLICE_X156Y106       FDRE                                         r  LRU_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.771    10.771 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.242    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.319 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.442    14.760    clk_IBUF_BUFG
    SLICE_X156Y106       FDRE                                         r  LRU_reg[117]/C
                         clock pessimism              0.272    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X156Y106       FDRE (Setup_fdre_C_D)        0.032    15.029    LRU_reg[117]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRU_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 3.348ns (48.339%)  route 3.578ns (51.661%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     3.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.585 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.667     5.252    TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y34         RAMB18E1                                     r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.377 r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.927     8.304    tlb0/hit_o_OBUF_inst_i_3_0[3]
    SLICE_X156Y86        LUT6 (Prop_lut6_I5_O)        0.105     8.409 r  tlb0/hit_o_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     8.409    tlb0/hit_o_OBUF_inst_i_18_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.866 r  tlb0/hit_o_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.866    tlb0/hit_o_OBUF_inst_i_8_n_0
    SLICE_X156Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.056 r  tlb0/hit_o_OBUF_inst_i_3/CO[2]
                         net (fo=4, routed)           1.000    10.056    hit_way00
    SLICE_X156Y98        LUT3 (Prop_lut3_I0_O)        0.261    10.317 r  cpu_inst_o_OBUF[31]_inst_i_5/O
                         net (fo=34, routed)          0.705    11.022    cpu_inst_o_OBUF[31]_inst_i_5_n_0
    SLICE_X155Y104       LUT6 (Prop_lut6_I0_O)        0.105    11.127 r  LRU[127]_i_2/O
                         net (fo=128, routed)         0.945    12.073    LRU[127]_i_2_n_0
    SLICE_X154Y109       LUT6 (Prop_lut6_I0_O)        0.105    12.178 r  LRU[3]_i_1/O
                         net (fo=1, routed)           0.000    12.178    LRU[3]_i_1_n_0
    SLICE_X154Y109       FDRE                                         r  LRU_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.771    10.771 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.242    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.319 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.377    14.695    clk_IBUF_BUFG
    SLICE_X154Y109       FDRE                                         r  LRU_reg[3]/C
                         clock pessimism              0.272    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X154Y109       FDRE (Setup_fdre_C_D)        0.076    15.008    LRU_reg[3]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRU_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 3.348ns (48.203%)  route 3.598ns (51.797%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     3.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.585 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.667     5.252    TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y34         RAMB18E1                                     r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.377 r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.927     8.304    tlb0/hit_o_OBUF_inst_i_3_0[3]
    SLICE_X156Y86        LUT6 (Prop_lut6_I5_O)        0.105     8.409 r  tlb0/hit_o_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     8.409    tlb0/hit_o_OBUF_inst_i_18_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.866 r  tlb0/hit_o_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.866    tlb0/hit_o_OBUF_inst_i_8_n_0
    SLICE_X156Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.056 r  tlb0/hit_o_OBUF_inst_i_3/CO[2]
                         net (fo=4, routed)           1.000    10.056    hit_way00
    SLICE_X156Y98        LUT3 (Prop_lut3_I0_O)        0.261    10.317 r  cpu_inst_o_OBUF[31]_inst_i_5/O
                         net (fo=34, routed)          0.705    11.022    cpu_inst_o_OBUF[31]_inst_i_5_n_0
    SLICE_X155Y104       LUT6 (Prop_lut6_I0_O)        0.105    11.127 r  LRU[127]_i_2/O
                         net (fo=128, routed)         0.965    12.092    LRU[127]_i_2_n_0
    SLICE_X156Y102       LUT6 (Prop_lut6_I0_O)        0.105    12.197 r  LRU[78]_i_1/O
                         net (fo=1, routed)           0.000    12.197    LRU[78]_i_1_n_0
    SLICE_X156Y102       FDRE                                         r  LRU_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.771    10.771 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.242    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.319 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.442    14.760    clk_IBUF_BUFG
    SLICE_X156Y102       FDRE                                         r  LRU_reg[78]/C
                         clock pessimism              0.272    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X156Y102       FDRE (Setup_fdre_C_D)        0.032    15.029    LRU_reg[78]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRU_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 3.348ns (47.902%)  route 3.641ns (52.098%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.902     0.902 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     3.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.585 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.667     5.252    TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y34         RAMB18E1                                     r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.377 r  TagV0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.927     8.304    tlb0/hit_o_OBUF_inst_i_3_0[3]
    SLICE_X156Y86        LUT6 (Prop_lut6_I5_O)        0.105     8.409 r  tlb0/hit_o_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     8.409    tlb0/hit_o_OBUF_inst_i_18_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.866 r  tlb0/hit_o_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.866    tlb0/hit_o_OBUF_inst_i_8_n_0
    SLICE_X156Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.056 r  tlb0/hit_o_OBUF_inst_i_3/CO[2]
                         net (fo=4, routed)           1.000    10.056    hit_way00
    SLICE_X156Y98        LUT3 (Prop_lut3_I0_O)        0.261    10.317 r  cpu_inst_o_OBUF[31]_inst_i_5/O
                         net (fo=34, routed)          0.705    11.022    cpu_inst_o_OBUF[31]_inst_i_5_n_0
    SLICE_X155Y104       LUT6 (Prop_lut6_I0_O)        0.105    11.127 r  LRU[127]_i_2/O
                         net (fo=128, routed)         1.009    12.136    LRU[127]_i_2_n_0
    SLICE_X158Y104       LUT6 (Prop_lut6_I0_O)        0.105    12.241 r  LRU[13]_i_1/O
                         net (fo=1, routed)           0.000    12.241    LRU[13]_i_1_n_0
    SLICE_X158Y104       FDRE                                         r  LRU_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.771    10.771 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.242    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.319 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.442    14.760    clk_IBUF_BUFG
    SLICE_X158Y104       FDRE                                         r  LRU_reg[13]/C
                         clock pessimism              0.272    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X158Y104       FDRE (Setup_fdre_C_D)        0.076    15.073    LRU_reg[13]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  2.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 read_from_mem_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.933%)  route 0.366ns (69.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.273    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.593     1.891    clk_IBUF_BUFG
    SLICE_X136Y111       FDRE                                         r  read_from_mem_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y111       FDRE (Prop_fdre_C_Q)         0.164     2.055 r  read_from_mem_reg[231]/Q
                         net (fo=3, routed)           0.366     2.422    Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X7Y42         RAMB18E1                                     r  Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.577 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.927     2.504    Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y42         RAMB18E1                                     r  Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.512     1.992    
    RAMB18_X7Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.288    Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 read_from_mem_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bank1_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.715%)  route 0.407ns (74.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.273    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.594     1.892    clk_IBUF_BUFG
    SLICE_X134Y108       FDRE                                         r  read_from_mem_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y108       FDRE (Prop_fdre_C_Q)         0.141     2.033 r  read_from_mem_reg[59]/Q
                         net (fo=3, routed)           0.407     2.441    Bank1_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB18_X7Y40         RAMB18E1                                     r  Bank1_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.577 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.929     2.506    Bank1_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y40         RAMB18E1                                     r  Bank1_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.994    
    RAMB18_X7Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     2.290    Bank1_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 read_from_mem_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.164ns (30.700%)  route 0.370ns (69.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.273    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.615     1.913    clk_IBUF_BUFG
    SLICE_X140Y112       FDRE                                         r  read_from_mem_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y112       FDRE (Prop_fdre_C_Q)         0.164     2.077 r  read_from_mem_reg[183]/Q
                         net (fo=3, routed)           0.370     2.448    Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[23]
    RAMB18_X8Y42         RAMB18E1                                     r  Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.577 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.931     2.508    Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y42         RAMB18E1                                     r  Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.996    
    RAMB18_X8Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     2.292    Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 read_from_mem_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.522%)  route 0.340ns (67.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.273    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.647     1.945    clk_IBUF_BUFG
    SLICE_X162Y108       FDRE                                         r  read_from_mem_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y108       FDRE (Prop_fdre_C_Q)         0.164     2.109 r  read_from_mem_reg[106]/Q
                         net (fo=3, routed)           0.340     2.450    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X8Y41         RAMB18E1                                     r  Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.577 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.931     2.508    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y41         RAMB18E1                                     r  Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.512     1.996    
    RAMB18_X8Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.292    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 read_from_mem_reg[246]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bank7_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.293%)  route 0.395ns (73.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.273    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.617     1.915    clk_IBUF_BUFG
    SLICE_X141Y109       FDRE                                         r  read_from_mem_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y109       FDRE (Prop_fdre_C_Q)         0.141     2.056 r  read_from_mem_reg[246]/Q
                         net (fo=3, routed)           0.395     2.452    Bank7_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[22]
    RAMB18_X8Y43         RAMB18E1                                     r  Bank7_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.577 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.931     2.508    Bank7_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y43         RAMB18E1                                     r  Bank7_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.996    
    RAMB18_X8Y43         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     2.292    Bank7_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 read_from_mem_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.394%)  route 0.342ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.273    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.647     1.945    clk_IBUF_BUFG
    SLICE_X162Y109       FDRE                                         r  read_from_mem_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y109       FDRE (Prop_fdre_C_Q)         0.164     2.109 r  read_from_mem_reg[102]/Q
                         net (fo=3, routed)           0.342     2.452    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X8Y41         RAMB18E1                                     r  Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.577 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.931     2.508    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y41         RAMB18E1                                     r  Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.512     1.996    
    RAMB18_X8Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.292    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 read_from_mem_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.241%)  route 0.345ns (67.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.273    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.647     1.945    clk_IBUF_BUFG
    SLICE_X162Y109       FDRE                                         r  read_from_mem_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y109       FDRE (Prop_fdre_C_Q)         0.164     2.109 r  read_from_mem_reg[110]/Q
                         net (fo=3, routed)           0.345     2.454    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X8Y41         RAMB18E1                                     r  Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.577 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.931     2.508    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y41         RAMB18E1                                     r  Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.512     1.996    
    RAMB18_X8Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     2.292    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 read_from_mem_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.377%)  route 0.376ns (69.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.273    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.616     1.914    clk_IBUF_BUFG
    SLICE_X140Y111       FDRE                                         r  read_from_mem_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y111       FDRE (Prop_fdre_C_Q)         0.164     2.078 r  read_from_mem_reg[173]/Q
                         net (fo=3, routed)           0.376     2.454    Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X8Y42         RAMB18E1                                     r  Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.577 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.930     2.507    Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y42         RAMB18E1                                     r  Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.512     1.995    
    RAMB18_X8Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     2.291    Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 read_from_mem_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.952%)  route 0.402ns (74.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.273    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.615     1.913    clk_IBUF_BUFG
    SLICE_X141Y112       FDRE                                         r  read_from_mem_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y112       FDRE (Prop_fdre_C_Q)         0.141     2.054 r  read_from_mem_reg[175]/Q
                         net (fo=3, routed)           0.402     2.457    Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X8Y42         RAMB18E1                                     r  Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.577 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.930     2.507    Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y42         RAMB18E1                                     r  Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.512     1.995    
    RAMB18_X8Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     2.291    Bank5_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 read_from_mem_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.932%)  route 0.425ns (75.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.273    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.593     1.891    clk_IBUF_BUFG
    SLICE_X139Y111       FDRE                                         r  read_from_mem_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y111       FDRE (Prop_fdre_C_Q)         0.141     2.032 r  read_from_mem_reg[229]/Q
                         net (fo=3, routed)           0.425     2.457    Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X7Y42         RAMB18E1                                     r  Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.577 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.927     2.504    Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y42         RAMB18E1                                     r  Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.512     1.992    
    RAMB18_X7Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.288    Bank7_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X7Y38    Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X7Y38    Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X7Y40    Bank1_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X7Y40    Bank1_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X8Y37    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X8Y37    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X8Y41    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X8Y41    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X8Y39    Bank4_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X8Y39    Bank4_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y103  FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X157Y100  FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X157Y100  FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y105  LRU_reg[44]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X160Y105  LRU_reg[45]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X160Y105  LRU_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y105  LRU_reg[47]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X157Y102  LRU_reg[60]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X156Y102  LRU_reg[69]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X156Y102  LRU_reg[77]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X161Y103  FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X157Y100  FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X156Y98   FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X156Y98   FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X157Y100  FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X157Y108  LRU_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X156Y108  LRU_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X156Y108  LRU_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X157Y108  LRU_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X158Y109  LRU_reg[24]/C



