//	Buffer
#define HIC_BUFFER_MAXIMUM_SEND							260
#define HIC_BUFFER_MAXIMUM_RECEIVE						508
#define HIC_BUFFER_MAXIMUM_UPDATE_RF					252
#define HIC_BUFFER_MAXIMUM_WRITE_MULTIPLE				252
#define HIC_BUFFER_MAXIMUM_EEPROM						255

//	Processing Time (1/fc)
#define HIC_PROCESSING_TIME_A							1500
#define HIC_PROCESSING_TIME_B							2800

//	Timer (10 ms)
#define HIC_TIMER_GLOBAL_IRQ							1000

//	Timer Reload Value (1/fc)
#define HIC_TIMER_MAX_RELOAD_VALUE						1048575

//	MIFARE Classic Timeout (1/fc)
#define HIC_MIFARE_TIMEOUT_1MS							13560
#define HIC_MIFARE_TIMEOUT_5MS							67800
#define HIC_MIFARE_TIMEOUT_10MS							135600

//	MIFARE Classic ACK
#define HIC_MIFARE_ACK									0x0A

#define HIC_EEPROM_DIE_IDENTIFIER						0x00
#define HIC_EEPROM_PRODUCT_VERSION						0x10
#define HIC_EEPROM_FIRMWARE_VERSION						0x12
#define HIC_EEPROM_EEPROM_VERSION						0x14
#define HIC_EEPROM_IDLE_IRQ_AFTER_BOOT					0x16
#define HIC_EEPROM_TESTBUS_ENABLE						0x17
#define HIC_EEPROM_XTAL_BOOT_TIME						0x18
#define HIC_EEPROM_IRQ_PIN_CONFIG						0x1A
#define HIC_EEPROM_MISO_PULLUP_ENABLE					0x1B
#define HIC_EEPROM_PLL_DEFAULT_SETTING					0x1C
#define HIC_EEPROM_PLL_DEFAULT_SETTING_ALM				0x24
#define HIC_EEPROM_PLL_LOCK_SETTING						0x2C
#define HIC_EEPROM_CLOCK_CONFIG							0x30
#define HIC_EEPROM_MFC_AUTH_TIMEOUT						0x32
#define HIC_EEPROM_LPCD_REFERENCE_VALUE					0x34
#define HIC_EEPROM_LPCD_FIELD_ON_TIME					0x36
#define HIC_EEPROM_LPCD_THRESHOLD						0x37
#define HIC_EEPROM_LPCD_REFVAL_GPO_CONTROL				0x38
#define HIC_EEPROM_LPCD_GPO_TOGGLE_BEFORE_FIELD_ON		0x39
#define HIC_EEPROM_LPCD_GPO_TOGGLE_AFTER_FIELD_OFF		0x3A
#define HIC_EEPROM_NFCLD_SENSITIVITY_VAL				0x3B
#define HIC_EEPROM_FIELD_ON_CP_SETTLE_TIME				0x3C
#define HIC_EEPROM_RF_DEBOUNCE_TIMEOUT					0x3F
#define HIC_EEPROM_SENS_RES								0x40
#define HIC_EEPROM_NFCID1								0x42
#define HIC_EEPROM_SEL_RES								0x45
#define HIC_EEPROM_FELICA_POLLING_RESPONSE				0x46
#define HIC_EEPROM_RANDOMUID_ENABLE						0x51
#define HIC_EEPROM_RANDOM_UID_ENABLE					0x58
#define HIC_EEPROM_DPC_CONTROL							0x59
#define HIC_EEPROM_DPC_TIME								0x5A
#define HIC_EEPROM_DPC_XI								0x5C
#define HIC_EEPROM_AGC_CONTROL							0x5D
#define HIC_EEPROM_DPC_THRSH_HIGH						0x5F
#define HIC_EEPROM_DPC_THRSH_LOW						0x7D
#define HIC_EEPROM_DPC_DEBUG							0x7F
#define HIC_EEPROM_DPC_AGC_SHIFT_VALUE					0x80
#define HIC_EEPROM_DPC_AGC_GEAR_LUT_SIZE				0x81
#define HIC_EEPROM_DPC_AGC_GEAR_LUT						0x82
#define HIC_EEPROM_DPC_GUARD_FAST_MODE					0x91
#define HIC_EEPROM_DPC_GUARD_SOF_DETECTED				0x93
#define HIC_EEPROM_DPC_GUARD_FIELD_ON					0x95
#define HIC_EEPROM_PCD_AWC_DRC_LUT_SIZE					0x97
#define HIC_EEPROM_PCD_AWC_DRC_LUT						0x98
#define HIC_EEPROM_MISC_CONFIG							0xE8
#define HIC_EEPROM_DIGIDELAY_A_848						0xE9
#define HIC_EEPROM_DIGIDELAY_B_848						0xEA
#define HIC_EEPROM_DIGIDELAY_F_424						0xEB
#define HIC_EEPROM_DIGIDELAY_15693						0xEC
#define HIC_EEPROM_DIGIDELAY_18000_2_848				0xED
#define HIC_EEPROM_DIGIDELAY_18000_4_848				0xEE
#define HIC_EEPROM_TESTBUSMODE							0xF0
#define HIC_EEPROM_TBSELECT								0xF1
#define HIC_EEPROM_MAPTB1_TO_TB0						0xF2
#define HIC_EEPROM_NUMPADSIGNALMAPS						0xF3

#define HIC_REGISTER_SYSTEM_CONFIG						0x00
#define HIC_REGISTER_IRQ_ENABLE							0x01
#define HIC_REGISTER_IRQ_STATUS							0x02
#define HIC_REGISTER_IRQ_CLEAR							0x03
#define HIC_REGISTER_TRANSCEIVER_CONFIG					0x04
#define HIC_REGISTER_PADCONFIG							0x05
#define HIC_REGISTER_RFU								0x06
#define HIC_REGISTER_PADOUT								0x07
#define HIC_REGISTER_TIMER0_STATUS						0x08
#define HIC_REGISTER_TIMER1_STATUS						0x09
#define HIC_REGISTER_TIMER2_STATUS						0x0A
#define HIC_REGISTER_TIMER0_RELOAD						0x0B
#define HIC_REGISTER_TIMER1_RELOAD						0x0C
#define HIC_REGISTER_TIMER2_RELOAD						0x0D
#define HIC_REGISTER_TIMER0_CONFIG						0x0E
#define HIC_REGISTER_TIMER1_CONFIG						0x0F
#define HIC_REGISTER_TIMER2_CONFIG						0x10
#define HIC_REGISTER_RX_WAIT_CONFIG						0x11
#define HIC_REGISTER_CRC_RX_CONFIG						0x12
#define HIC_REGISTER_RX_STATUS							0x13
#define HIC_REGISTER_TX_UNDERSHOOT_CONFIG				0x14
#define HIC_REGISTER_TX_OVERSHOOT_CONFIG				0x15
#define HIC_REGISTER_TX_DATA_MOD						0x16
#define HIC_REGISTER_TX_WAIT_CONFIG						0x17
#define HIC_REGISTER_TX_CONFIG							0x18
#define HIC_REGISTER_CRC_TX_CONFIG						0x19
#define HIC_REGISTER_SIGPRO_CONFIG						0x1A
#define HIC_REGISTER_SIGPRO_CM_CONFIG					0x1B
#define HIC_REGISTER_SIGPRO_RM_CONFIG					0x1C
#define HIC_REGISTER_RF_STATUS							0x1D
#define HIC_REGISTER_AGC_CONFIG							0x1E
#define HIC_REGISTER_AGC_VALUE							0x1F
#define HIC_REGISTER_RF_CONTROL_TX						0x20
#define HIC_REGISTER_RF_CONTROL_TX_CLK					0x21
#define HIC_REGISTER_RF_CONTROL_RX						0x22
#define HIC_REGISTER_LD_CONTROL							0x23
#define HIC_REGISTER_SYSTEM_STATUS						0x24
#define HIC_REGISTER_TEMP_CONTROL						0x25
#define HIC_REGISTER_AGC_REF_CONFIG						0x26
#define HIC_REGISTER_DPC_CONFIG							0x27
#define HIC_REGISTER_EMD_CONTROL						0x28
#define HIC_REGISTER_ANT_CONTROL						0x29
#define HIC_REGISTER_TX_CONTROL							0x36
#define HIC_REGISTER_SIGPRO_RM_CONFIG_EXTENSION			0x39


#define HIC_PROTOCOL_TX_ISO14443_A_106					0x00
#define HIC_PROTOCOL_TX_ISO14443_A_212					0x01
#define HIC_PROTOCOL_TX_ISO14443_A_424					0x02
#define HIC_PROTOCOL_TX_ISO14443_A_848					0x03
#define HIC_PROTOCOL_TX_ISO14443_B_106					0x04
#define HIC_PROTOCOL_TX_ISO14443_B_212					0x05
#define HIC_PROTOCOL_TX_ISO14443_B_424					0x06
#define HIC_PROTOCOL_TX_ISO14443_B_848					0x07
#define HIC_PROTOCOL_RX_ISO14443_A_106					0x80
#define HIC_PROTOCOL_RX_ISO14443_A_212					0x81
#define HIC_PROTOCOL_RX_ISO14443_A_424					0x82
#define HIC_PROTOCOL_RX_ISO14443_A_848					0x83
#define HIC_PROTOCOL_RX_ISO14443_B_106					0x84
#define HIC_PROTOCOL_RX_ISO14443_B_212					0x85
#define HIC_PROTOCOL_RX_ISO14443_B_424					0x86
#define HIC_PROTOCOL_RX_ISO14443_B_848					0x87


#define HIC_COMMAND_WRITE_REGISTER						0x00
#define HIC_COMMAND_WRITE_REGISTER_OR_MASK				0x01
#define HIC_COMMAND_WRITE_REGISTER_AND_MASK				0x02
#define HIC_COMMAND_WRITE_REGISTER_MULTIPLE				0x03
#define HIC_COMMAND_READ_REGISTER						0x04
#define HIC_COMMAND_READ_REGISTER_MULTIPLE				0x05
#define HIC_COMMAND_WRITE_EEPROM						0x06
#define HIC_COMMAND_READ_EEPROM							0x07
#define HIC_COMMAND_WRITE_TX_DATA						0x08
#define HIC_COMMAND_SEND_DATA							0x09
#define HIC_COMMAND_READ_DATA							0x0A
#define HIC_COMMAND_SWITCH_MODE							0x0B
#define HIC_COMMAND_MIFARE_AUTHENTICATE					0x0C
#define HIC_COMMAND_EPC_INVENTORY						0x0D
#define HIC_COMMAND_EPC_RESUME_INVENTORY				0x0E
#define HIC_COMMAND_EPC_RETRIEVE_INVENTORY_RESULT_SIZE	0x0F
#define HIC_COMMAND_EPC_RETRIEVE_INVENTORY_RESULT		0x10
#define HIC_COMMAND_LOAD_RF_CONFIG						0x11
#define HIC_COMMAND_UPDATE_RF_CONFIG					0x12
#define HIC_COMMAND_RETRIEVE_RF_CONFIG_SIZE				0x13
#define HIC_COMMAND_RETRIEVE_RF_CONFIG					0x14
#define HIC_COMMAND_RFU									0x15
#define HIC_COMMAND_RF_ON								0x16
#define HIC_COMMAND_RF_OFF								0x17
#define HIC_COMMAND_CONFIGURE_TESTBUS_DIGITAL			0x18
#define HIC_COMMAND_CONFIGURE_TESTBUS_ANALOG			0x19

//		[Register Attribute]
//0x00	SYSTEM_CONFIG register
#define HIC_SYS_CONFIG_SOFT_RESET						0x00000100
#define HIC_SYS_CONFIG_MFC_CRYPTO_ON					0x00000040
#define HIC_SYS_CONFIG_PRBS_TYPE						0x00000020
#define HIC_SYS_CONFIG_COMMAND_TRANSCEIVE				0x00000003
#define HIC_SYS_CONFIG_COMMAND_IDLE						0x00000000

//0x02	IRQ_STATUS register
#define HIC_IRQ_STAT_LPCD								0x00080000
#define HIC_IRQ_STAT_HV_ERROR							0x00040000
#define HIC_IRQ_STAT_GENERAL_ERROR						0x00020000
#define HIC_IRQ_STAT_TEMPSENS_ERROR						0x00010000
#define HIC_IRQ_STAT_RX_SC_DET							0x00008000
#define HIC_IRQ_STAT_RX_SOF_DET							0x00004000
#define HIC_IRQ_STAT_TIMER2								0x00002000
#define HIC_IRQ_STAT_TIMER1								0x00001000
#define HIC_IRQ_STAT_TIMER0								0x00000800
#define HIC_IRQ_STAT_RF_ACTIVE_ERROR					0x00000400
#define HIC_IRQ_STAT_TX_RFON							0x00000200
#define HIC_IRQ_STAT_TX_RFOFF							0x00000100
#define HIC_IRQ_STAT_RFON_DET							0x00000080
#define HIC_IRQ_STAT_RFOFF_DET							0x00000040
#define HIC_IRQ_STAT_STATE_CHANGE						0x00000020
#define HIC_IRQ_STAT_CARD_ACTIVATED						0x00000010
#define HIC_IRQ_STAT_MODE_DETECTED						0x00000008
#define HIC_IRQ_STAT_IDLE								0x00000004
#define HIC_IRQ_STAT_TX									0x00000002
#define HIC_IRQ_STAT_RX									0x00000001

//0x0E	TIMER0_CONFIG register
#define HIC_T0_STOP_ON_RX_STARTED						0x00100000
#define HIC_T0_STOP_ON_TX_STARTED						0x00080000
#define HIC_T0_STOP_ON_RF_ON_EXT						0x00040000
#define HIC_T0_STOP_ON_RF_OFF_EXT						0x00020000
#define HIC_T0_STOP_ON_RF_ON_INT						0x00010000
#define HIC_T0_STOP_ON_RF_OFF_INT						0x00008000
#define HIC_T0_START_ON_RX_STARTED						0x00004000
#define HIC_T0_START_ON_RX_ENDED						0x00002000
#define HIC_T0_START_ON_TX_STARTED						0x00001000
#define HIC_T0_START_ON_TX_ENDED						0x00000800
#define HIC_T0_START_ON_RF_ON_EXT						0x00000400
#define HIC_T0_START_ON_RF_OFF_EXT						0x00000200
#define HIC_T0_START_ON_RF_ON_INT						0x00000100
#define HIC_T0_START_ON_RF_OFF_INT						0x00000080
#define HIC_T0_START_NOW								0x00000040
#define HIC_T0_MODE_SEL									0x00000004
#define HIC_T0_RELOAD_ENABLE							0x00000002
#define HIC_T0_ENABLE									0x00000001

//0x12	CRC_RX_CONFIG
#define HIC_RX_PARITY_TYPE_ODD							0x00000800
#define HIC_RX_PARITY_ENABLE							0x00000400
#define HIC_RX_CRC_ENABLE								0x00000001

//0x13	RX_STATUS register
#define HIC_RX_COLLISION_DETECTED						0x00040000
#define HIC_RX_PROTOCOL_ERROR							0x00020000
#define HIC_RX_DATA_INTEGRITY_ERROR						0x00010000

//0x18	TX_CONFIG register
#define HIC_TX_PARITY_LAST_INV_ENABLE					0x00002000
#define HIC_TX_PARITY_TYPE_ODD							0x00001000
#define HIC_TX_PARITY_ENABLE							0x00000800
#define HIC_TX_DATA_ENABLE								0x00000400

//0x19	CRC_TX_CONFIG
#define HIC_TX_CRC_ENABLE								0x00000001

//0x28	EMD_CONTROL
#define HIC_EMD_ENABLE									0x00000001

