{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556871640798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556871640807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 10:20:40 2019 " "Processing started: Fri May 03 10:20:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556871640807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871640807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP4 -c TP4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP4 -c TP4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871640807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556871641583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556871641584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparateur-Acomparateur " "Found design unit 1: comparateur-Acomparateur" {  } { { "comparateur.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/comparateur.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669029 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparateur " "Found entity 1: comparateur" {  } { { "comparateur.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/comparateur.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871669029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-compteur " "Found design unit 1: compteur-compteur" {  } { { "compteur.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/compteur.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669042 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/compteur.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871669042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basculejk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basculejk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basculeJK-bascule " "Found design unit 1: basculeJK-bascule" {  } { { "basculeJK.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/basculeJK.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669055 ""} { "Info" "ISGN_ENTITY_NAME" "1 basculeJK " "Found entity 1: basculeJK" {  } { { "basculeJK.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/basculeJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871669055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequenceur.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sequenceur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sequenceur " "Found entity 1: sequenceur" {  } { { "sequenceur.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/TP4/sequenceur.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871669070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodeur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodeur-Adecodeur " "Found design unit 1: decodeur-Adecodeur" {  } { { "decodeur.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/decodeur.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669083 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodeur " "Found entity 1: decodeur" {  } { { "decodeur.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/decodeur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871669083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequenceurcomplet.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sequenceurcomplet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sequenceurComplet " "Found entity 1: sequenceurComplet" {  } { { "sequenceurComplet.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/TP4/sequenceurComplet.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871669112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseurfrequence.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diviseurfrequence.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseurFrequence-Adiv " "Found design unit 1: diviseurFrequence-Adiv" {  } { { "diviseurFrequence.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/diviseurFrequence.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669134 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseurFrequence " "Found entity 1: diviseurFrequence" {  } { { "diviseurFrequence.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/diviseurFrequence.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871669134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "affichage7segment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file affichage7segment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Affichage7Segment " "Found entity 1: Affichage7Segment" {  } { { "Affichage7Segment.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/TP4/Affichage7Segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871669154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basculed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basculed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basculeD-bascule " "Found design unit 1: basculeD-bascule" {  } { { "BasculeD.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/BasculeD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669169 ""} { "Info" "ISGN_ENTITY_NAME" "1 basculeD " "Found entity 1: basculeD" {  } { { "BasculeD.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/BasculeD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871669169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebond.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebond.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antiRebond-AantiRebond " "Found design unit 1: antiRebond-AantiRebond" {  } { { "antiRebond.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/antiRebond.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669192 ""} { "Info" "ISGN_ENTITY_NAME" "1 antiRebond " "Found entity 1: antiRebond" {  } { { "antiRebond.vhd" "" { Text "C:/intelFPGA_lite/18.1/TP4/antiRebond.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556871669192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871669192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Affichage7Segment " "Elaborating entity \"Affichage7Segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556871669445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseurFrequence diviseurFrequence:inst3 " "Elaborating entity \"diviseurFrequence\" for hierarchy \"diviseurFrequence:inst3\"" {  } { { "Affichage7Segment.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.1/TP4/Affichage7Segment.bdf" { { 120 128 264 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556871669445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst4 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst4\"" {  } { { "Affichage7Segment.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.1/TP4/Affichage7Segment.bdf" { { 64 272 384 112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556871669582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst4 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst4\"" {  } { { "Affichage7Segment.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/TP4/Affichage7Segment.bdf" { { 64 272 384 112 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556871669586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst4 " "Instantiated megafunction \"LPM_CONSTANT:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 110 " "Parameter \"LPM_CVALUE\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556871669586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556871669586 ""}  } { { "Affichage7Segment.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/TP4/Affichage7Segment.bdf" { { 64 272 384 112 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556871669586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequenceur sequenceur:inst8 " "Elaborating entity \"sequenceur\" for hierarchy \"sequenceur:inst8\"" {  } { { "Affichage7Segment.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.1/TP4/Affichage7Segment.bdf" { { 88 456 696 216 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556871669595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparateur sequenceur:inst8\|comparateur:inst2 " "Elaborating entity \"comparateur\" for hierarchy \"sequenceur:inst8\|comparateur:inst2\"" {  } { { "sequenceur.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/TP4/sequenceur.bdf" { { 32 544 720 144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556871669639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur sequenceur:inst8\|compteur:inst1 " "Elaborating entity \"compteur\" for hierarchy \"sequenceur:inst8\|compteur:inst1\"" {  } { { "sequenceur.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.1/TP4/sequenceur.bdf" { { 96 280 440 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556871669645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antiRebond antiRebond:inst1 " "Elaborating entity \"antiRebond\" for hierarchy \"antiRebond:inst1\"" {  } { { "Affichage7Segment.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.1/TP4/Affichage7Segment.bdf" { { 288 320 552 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556871669667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeur decodeur:inst " "Elaborating entity \"decodeur\" for hierarchy \"decodeur:inst\"" {  } { { "Affichage7Segment.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/TP4/Affichage7Segment.bdf" { { 88 736 888 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556871669671 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "constant\[2\] VCC " "Pin \"constant\[2\]\" is stuck at VCC" {  } { { "Affichage7Segment.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/TP4/Affichage7Segment.bdf" { { 64 456 632 80 "constant\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556871671348 "|Affichage7Segment|constant[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constant\[1\] VCC " "Pin \"constant\[1\]\" is stuck at VCC" {  } { { "Affichage7Segment.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/TP4/Affichage7Segment.bdf" { { 64 456 632 80 "constant\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556871671348 "|Affichage7Segment|constant[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constant\[0\] GND " "Pin \"constant\[0\]\" is stuck at GND" {  } { { "Affichage7Segment.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/TP4/Affichage7Segment.bdf" { { 64 456 632 80 "constant\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556871671348 "|Affichage7Segment|constant[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556871671348 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556871671523 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556871672972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556871672972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556871673347 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556871673347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556871673347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556871673347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556871673604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 10:21:13 2019 " "Processing ended: Fri May 03 10:21:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556871673604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556871673604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556871673604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556871673604 ""}
