#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1941d40 .scope module, "sram_tb" "sram_tb" 2 6;
 .timescale -9 -12;
v0x1958460_0 .var "A", 10 0;
v0x1958540_0 .var "CEN_EXT", 0 0;
v0x19585e0_0 .var "CEN_Q", 0 0;
v0x19586e0_0 .var "CLK", 0 0;
v0x19587b0_0 .var "D", 127 0;
v0x1958850_0 .net "Q", 127 0, L_0x1958d00;  1 drivers
v0x1958920_0 .var "WEN_EXT", 0 0;
v0x19589c0_0 .var "WEN_Q", 0 0;
S_0x1941ec0 .scope module, "sram_instance" "sram_128b_w2048" 2 21, 3 3 0, S_0x1941d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 128 "D"
    .port_info 2 /OUTPUT 128 "Q"
    .port_info 3 /INPUT 1 "CEN"
    .port_info 4 /INPUT 1 "WEN"
    .port_info 5 /INPUT 11 "A"
P_0x192ea30 .param/l "num" 0 3 11, +C4<00000000000000000000100000000000>;
L_0x1958d00 .functor BUFZ 128, L_0x1958a90, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x191a9b0_0 .net "A", 10 0, v0x1958460_0;  1 drivers
v0x1957a30_0 .net "CEN", 0 0, v0x19585e0_0;  1 drivers
v0x1957af0_0 .net "CLK", 0 0, v0x19586e0_0;  1 drivers
v0x1957bc0_0 .net "D", 127 0, v0x19587b0_0;  1 drivers
v0x1957ca0_0 .net "Q", 127 0, L_0x1958d00;  alias, 1 drivers
v0x1957dd0_0 .net "WEN", 0 0, v0x19589c0_0;  1 drivers
v0x1957e90_0 .net *"_s0", 127 0, L_0x1958a90;  1 drivers
v0x1957f70_0 .net *"_s2", 12 0, L_0x1958b90;  1 drivers
L_0x7ff8884e1018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1958050_0 .net *"_s5", 1 0, L_0x7ff8884e1018;  1 drivers
v0x19581c0_0 .var "add_q", 10 0;
v0x19582a0 .array "memory", 0 2047, 127 0;
E_0x193c860 .event posedge, v0x1957af0_0;
L_0x1958a90 .array/port v0x19582a0, L_0x1958b90;
L_0x1958b90 .concat [ 11 2 0 0], v0x19581c0_0, L_0x7ff8884e1018;
    .scope S_0x1941ec0;
T_0 ;
    %wait E_0x193c860;
    %load/vec4 v0x1957a30_0;
    %nor/r;
    %load/vec4 v0x1957dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x191a9b0_0;
    %assign/vec4 v0x19581c0_0, 0;
T_0.0 ;
    %load/vec4 v0x1957a30_0;
    %nor/r;
    %load/vec4 v0x1957dd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1957bc0_0;
    %load/vec4 v0x191a9b0_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x19582a0, 0, 4;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1941d40;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x1958460_0, 0, 11;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x19587b0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1958540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1958920_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1941d40;
T_2 ;
    %vpi_call 2 32 "$dumpfile", "sram_tb.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1941d40 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x1958460_0, 0, 11;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x19587b0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1958920_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x1958460_0, 0, 11;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %pushi/vec4 2, 0, 11;
    %store/vec4 v0x1958460_0, 0, 11;
    %pushi/vec4 4008636142, 0, 32;
    %concati/vec4 4008636142, 0, 32;
    %concati/vec4 4008636142, 0, 32;
    %concati/vec4 4008636142, 0, 32;
    %store/vec4 v0x19587b0_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1958920_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %pushi/vec4 2, 0, 11;
    %store/vec4 v0x1958460_0, 0, 11;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %pushi/vec4 1, 0, 11;
    %store/vec4 v0x1958460_0, 0, 11;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %pushi/vec4 1, 0, 11;
    %store/vec4 v0x1958460_0, 0, 11;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %pushi/vec4 2, 0, 11;
    %store/vec4 v0x1958460_0, 0, 11;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %pushi/vec4 2, 0, 11;
    %store/vec4 v0x1958460_0, 0, 11;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1958540_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19586e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1941d40;
T_3 ;
    %wait E_0x193c860;
    %load/vec4 v0x1958920_0;
    %assign/vec4 v0x19589c0_0, 0;
    %load/vec4 v0x1958540_0;
    %assign/vec4 v0x19585e0_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./verilog/sram_tb.v";
    "./verilog/sram_128b_w2048.v";
