// Seed: 666468794
module module_0 (
    input logic id_0
);
  always begin
    SystemTFIdentifier(id_0, 1);
    id_1 <= id_1 & id_0;
  end
  logic id_2;
endmodule
`endcelldefine
