{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576583055665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576583055666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 13:44:15 2019 " "Processing started: Tue Dec 17 13:44:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576583055666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576583055666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp6 -c Exp6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exp6 -c Exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576583055666 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576583056250 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Vend_FSM.v(69) " "Verilog HDL information at Vend_FSM.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576583056326 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Vend_FSM.v(120) " "Verilog HDL information at Vend_FSM.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576583056326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vend_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file vend_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vend_FSM " "Found entity 1: Vend_FSM" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576583056328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576583056328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vend_FSM " "Elaborating entity \"Vend_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576583056377 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Vend_FSM.v(63) " "Verilog HDL warning at Vend_FSM.v(63): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 63 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1576583056416 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Vend_FSM.v(72) " "Verilog HDL Case Statement warning at Vend_FSM.v(72): incomplete case statement has no default case item" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576583056416 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Vend_FSM.v(69) " "Verilog HDL Always Construct warning at Vend_FSM.v(69): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576583056416 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vend_enable Vend_FSM.v(69) " "Verilog HDL Always Construct warning at Vend_FSM.v(69): inferring latch(es) for variable \"vend_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576583056416 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_choice Vend_FSM.v(121) " "Verilog HDL Always Construct warning at Vend_FSM.v(121): variable \"_choice\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vend Vend_FSM.v(124) " "Verilog HDL Always Construct warning at Vend_FSM.v(124): variable \"vend\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vend Vend_FSM.v(126) " "Verilog HDL Always Construct warning at Vend_FSM.v(126): variable \"vend\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vend Vend_FSM.v(131) " "Verilog HDL Always Construct warning at Vend_FSM.v(131): variable \"vend\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop Vend_FSM.v(135) " "Verilog HDL Always Construct warning at Vend_FSM.v(135): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count Vend_FSM.v(136) " "Verilog HDL Always Construct warning at Vend_FSM.v(136): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state Vend_FSM.v(141) " "Verilog HDL Always Construct warning at Vend_FSM.v(141): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Vend_FSM.v(141) " "Verilog HDL warning at Vend_FSM.v(141): converting signed shift amount to unsigned" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 141 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 Vend_FSM.v(141) " "Verilog HDL assignment warning at Vend_FSM.v(141): truncated value with size 6 to match size of target (3)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Vend_FSM.v(120) " "Verilog HDL Always Construct warning at Vend_FSM.v(120): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count Vend_FSM.v(120) " "Verilog HDL Always Construct warning at Vend_FSM.v(120): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop Vend_FSM.v(120) " "Verilog HDL Always Construct warning at Vend_FSM.v(120): inferring latch(es) for variable \"stop\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576583056417 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_change Vend_FSM.v(120) " "Verilog HDL Always Construct warning at Vend_FSM.v(120): inferring latch(es) for variable \"_change\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576583056418 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_change\[0\] Vend_FSM.v(120) " "Inferred latch for \"_change\[0\]\" at Vend_FSM.v(120)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056418 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_change\[1\] Vend_FSM.v(120) " "Inferred latch for \"_change\[1\]\" at Vend_FSM.v(120)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056418 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_change\[2\] Vend_FSM.v(120) " "Inferred latch for \"_change\[2\]\" at Vend_FSM.v(120)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056418 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop Vend_FSM.v(131) " "Inferred latch for \"stop\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056418 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Vend_FSM.v(131) " "Inferred latch for \"count\[0\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056418 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Vend_FSM.v(131) " "Inferred latch for \"count\[1\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056418 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Vend_FSM.v(131) " "Inferred latch for \"count\[2\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056418 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Vend_FSM.v(131) " "Inferred latch for \"count\[3\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056419 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Vend_FSM.v(131) " "Inferred latch for \"count\[4\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056419 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Vend_FSM.v(131) " "Inferred latch for \"count\[5\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056419 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Vend_FSM.v(131) " "Inferred latch for \"count\[6\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056419 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Vend_FSM.v(131) " "Inferred latch for \"count\[7\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056419 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Vend_FSM.v(131) " "Inferred latch for \"count\[8\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056419 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Vend_FSM.v(131) " "Inferred latch for \"count\[9\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056419 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Vend_FSM.v(131) " "Inferred latch for \"count\[10\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056419 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Vend_FSM.v(131) " "Inferred latch for \"count\[11\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056420 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Vend_FSM.v(131) " "Inferred latch for \"count\[12\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056420 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Vend_FSM.v(131) " "Inferred latch for \"count\[13\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056420 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Vend_FSM.v(131) " "Inferred latch for \"count\[14\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056420 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Vend_FSM.v(131) " "Inferred latch for \"count\[15\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056420 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Vend_FSM.v(131) " "Inferred latch for \"count\[16\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056420 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Vend_FSM.v(131) " "Inferred latch for \"count\[17\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056420 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Vend_FSM.v(131) " "Inferred latch for \"count\[18\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056420 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Vend_FSM.v(131) " "Inferred latch for \"count\[19\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056420 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Vend_FSM.v(131) " "Inferred latch for \"count\[20\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Vend_FSM.v(131) " "Inferred latch for \"count\[21\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Vend_FSM.v(131) " "Inferred latch for \"count\[22\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Vend_FSM.v(131) " "Inferred latch for \"count\[23\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Vend_FSM.v(131) " "Inferred latch for \"count\[24\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Vend_FSM.v(131) " "Inferred latch for \"count\[25\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Vend_FSM.v(131) " "Inferred latch for \"count\[26\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Vend_FSM.v(131) " "Inferred latch for \"count\[27\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Vend_FSM.v(131) " "Inferred latch for \"count\[28\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Vend_FSM.v(131) " "Inferred latch for \"count\[29\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Vend_FSM.v(131) " "Inferred latch for \"count\[30\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Vend_FSM.v(131) " "Inferred latch for \"count\[31\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vend_enable\[0\] Vend_FSM.v(69) " "Inferred latch for \"vend_enable\[0\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vend_enable\[1\] Vend_FSM.v(69) " "Inferred latch for \"vend_enable\[1\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vend_enable\[2\] Vend_FSM.v(69) " "Inferred latch for \"vend_enable\[2\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vend_enable\[3\] Vend_FSM.v(69) " "Inferred latch for \"vend_enable\[3\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[0\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[1\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[2\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[3\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[4\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056423 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[5\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[5\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576583056423 "|Vend_FSM"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vend_enable\[3\] vend_enable\[0\] " "Duplicate LATCH primitive \"vend_enable\[3\]\" merged with LATCH primitive \"vend_enable\[0\]\"" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576583056982 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vend_enable\[2\] vend_enable\[1\] " "Duplicate LATCH primitive \"vend_enable\[2\]\" merged with LATCH primitive \"vend_enable\[1\]\"" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576583056982 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1576583056982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vend_enable\[0\] " "Latch vend_enable\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal next_state\[1\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576583056983 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576583056983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vend_enable\[1\] " "Latch vend_enable\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[4\] " "Ports D and ENA on the latch are fed by the same signal next_state\[4\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576583056983 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576583056983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[1\] " "Latch next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal next_state\[1\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576583056983 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576583056983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[2\] " "Latch next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal next_state\[1\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576583056984 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576583056984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[3\] " "Latch next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal next_state\[1\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576583056984 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576583056984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[4\] " "Latch next_state\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal next_state\[1\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576583056984 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576583056984 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[0\] GND " "Pin \"state\[0\]\" is stuck at GND" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576583057013 "|Vend_FSM|state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[5\] GND " "Pin \"state\[5\]\" is stuck at GND" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576583057013 "|Vend_FSM|state[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "_change\[0\] GND " "Pin \"_change\[0\]\" is stuck at GND" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576583057013 "|Vend_FSM|_change[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576583057013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576583057195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LOGIC DESIGN/Exp6/output_files/Exp6.map.smsg " "Generated suppressed messages file D:/LOGIC DESIGN/Exp6/output_files/Exp6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576583057405 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576583057793 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576583057793 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576583057865 "|Vend_FSM|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_cancel " "No output dependent on input pin \"_cancel\"" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576583057865 "|Vend_FSM|_cancel"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1576583057865 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576583057865 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576583057865 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576583057865 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576583057865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576583057935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 13:44:17 2019 " "Processing ended: Tue Dec 17 13:44:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576583057935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576583057935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576583057935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576583057935 ""}
