// Seed: 1393731079
module module_0 #(
    parameter id_1 = 32'd99
) ();
  wire [1 : 1] _id_1 = id_1;
  uwire [id_1 : id_1] id_2 = 1;
  assign module_1.id_5 = 0;
  logic [7:0] id_3;
  assign id_3[~-1][-1 : 1] = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply0 id_4,
    output uwire id_5,
    output wand id_6,
    output tri1 id_7
);
  assign id_7 = id_2;
  module_0 modCall_1 ();
  wire id_9;
endmodule
