Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 162MB)
Writing Analyst data base /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/synwork/template_m.srm
Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 159MB peak: 162MB)
Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF
@W: BW156 :"/home/awhite/Documents/Projects/fpga_led_display/template_syn_1.fdc":20:0:20:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@N: FX1056 |Writing EDF file: /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template.edf
L-2016.09L+ice40
Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 160MB peak: 163MB)
Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 163MB)
@N: MT615 |Found clock my16mhzclk with period 62.50ns
@N: MT615 |Found clock pll|clock_out_derived_clock with period 7.58ns