// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/12/2018 01:36:53"

// 
// Device: Altera EP2C5T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module contador3bits (
	relog,
	reset,
	salcuenta,
	x);
input 	relog;
input 	reset;
output 	[1:0] salcuenta;
input 	x;

// Design Ports Information
// salcuenta[0]	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salcuenta[1]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// reset	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// relog	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \relog~combout ;
wire \relog~clkctrl_outclk ;
wire \reset~combout ;
wire \q~0_combout ;
wire \x~combout ;
wire \q~1_combout ;
wire [1:0] q;


// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \relog~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\relog~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(relog));
// synopsys translate_off
defparam \relog~I .input_async_reset = "none";
defparam \relog~I .input_power_up = "low";
defparam \relog~I .input_register_mode = "none";
defparam \relog~I .input_sync_reset = "none";
defparam \relog~I .oe_async_reset = "none";
defparam \relog~I .oe_power_up = "low";
defparam \relog~I .oe_register_mode = "none";
defparam \relog~I .oe_sync_reset = "none";
defparam \relog~I .operation_mode = "input";
defparam \relog~I .output_async_reset = "none";
defparam \relog~I .output_power_up = "low";
defparam \relog~I .output_register_mode = "none";
defparam \relog~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \relog~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\relog~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\relog~clkctrl_outclk ));
// synopsys translate_off
defparam \relog~clkctrl .clock_type = "global clock";
defparam \relog~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N12
cycloneii_lcell_comb \q~0 (
// Equation(s):
// \q~0_combout  = (!q[0] & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(q[0]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\q~0_combout ),
	.cout());
// synopsys translate_off
defparam \q~0 .lut_mask = 16'h000F;
defparam \q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N13
cycloneii_lcell_ff \q[0] (
	.clk(\relog~clkctrl_outclk ),
	.datain(\q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(q[0]));

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\x~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x));
// synopsys translate_off
defparam \x~I .input_async_reset = "none";
defparam \x~I .input_power_up = "low";
defparam \x~I .input_register_mode = "none";
defparam \x~I .input_sync_reset = "none";
defparam \x~I .oe_async_reset = "none";
defparam \x~I .oe_power_up = "low";
defparam \x~I .oe_register_mode = "none";
defparam \x~I .oe_sync_reset = "none";
defparam \x~I .operation_mode = "input";
defparam \x~I .output_async_reset = "none";
defparam \x~I .output_power_up = "low";
defparam \x~I .output_register_mode = "none";
defparam \x~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N22
cycloneii_lcell_comb \q~1 (
// Equation(s):
// \q~1_combout  = (!\reset~combout  & (\x~combout  $ (q[1] $ (!q[0]))))

	.dataa(\reset~combout ),
	.datab(\x~combout ),
	.datac(q[1]),
	.datad(q[0]),
	.cin(gnd),
	.combout(\q~1_combout ),
	.cout());
// synopsys translate_off
defparam \q~1 .lut_mask = 16'h1441;
defparam \q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N23
cycloneii_lcell_ff \q[1] (
	.clk(\relog~clkctrl_outclk ),
	.datain(\q~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(q[1]));

// Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salcuenta[0]~I (
	.datain(q[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salcuenta[0]));
// synopsys translate_off
defparam \salcuenta[0]~I .input_async_reset = "none";
defparam \salcuenta[0]~I .input_power_up = "low";
defparam \salcuenta[0]~I .input_register_mode = "none";
defparam \salcuenta[0]~I .input_sync_reset = "none";
defparam \salcuenta[0]~I .oe_async_reset = "none";
defparam \salcuenta[0]~I .oe_power_up = "low";
defparam \salcuenta[0]~I .oe_register_mode = "none";
defparam \salcuenta[0]~I .oe_sync_reset = "none";
defparam \salcuenta[0]~I .operation_mode = "output";
defparam \salcuenta[0]~I .output_async_reset = "none";
defparam \salcuenta[0]~I .output_power_up = "low";
defparam \salcuenta[0]~I .output_register_mode = "none";
defparam \salcuenta[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salcuenta[1]~I (
	.datain(q[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salcuenta[1]));
// synopsys translate_off
defparam \salcuenta[1]~I .input_async_reset = "none";
defparam \salcuenta[1]~I .input_power_up = "low";
defparam \salcuenta[1]~I .input_register_mode = "none";
defparam \salcuenta[1]~I .input_sync_reset = "none";
defparam \salcuenta[1]~I .oe_async_reset = "none";
defparam \salcuenta[1]~I .oe_power_up = "low";
defparam \salcuenta[1]~I .oe_register_mode = "none";
defparam \salcuenta[1]~I .oe_sync_reset = "none";
defparam \salcuenta[1]~I .operation_mode = "output";
defparam \salcuenta[1]~I .output_async_reset = "none";
defparam \salcuenta[1]~I .output_power_up = "low";
defparam \salcuenta[1]~I .output_register_mode = "none";
defparam \salcuenta[1]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
