

================================================================
== Vitis HLS Report for 'aes_main'
================================================================
* Date:           Sat May 31 00:10:17 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.978 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2634|     2634|  21.072 us|  21.072 us|  2635|  2635|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+-----------+-----------+------+------+---------+
        |                   |         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------+---------+---------+---------+-----------+-----------+------+------+---------+
        |grp_encrypt_fu_34  |encrypt  |     1059|     1059|   8.472 us|   8.472 us|  1059|  1059|       no|
        |grp_decrypt_fu_50  |decrypt  |     1572|     1572|  12.576 us|  12.576 us|  1572|  1572|       no|
        +-------------------+---------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|     1660|    8192|    0|
|Memory               |        1|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     250|    -|
|Register             |        -|     -|        6|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        1|     0|     1666|    8442|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+-----+------+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------+---------+---------+----+-----+------+-----+
    |grp_decrypt_fu_50  |decrypt  |        0|   0|  810|  4235|    0|
    |grp_encrypt_fu_34  |encrypt  |        0|   0|  850|  3957|    0|
    +-------------------+---------+---------+----+-----+------+-----+
    |Total              |         |        0|   0| 1660|  8192|    0|
    +-------------------+---------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |word_U  |word_RAM_AUTO_1R1W  |        1|  0|   0|    0|   480|   32|     1|        15360|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                    |        1|  0|   0|    0|   480|   32|     1|        15360|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  26|          5|    1|          5|
    |key_address0      |  14|          3|    5|         15|
    |key_ce0           |  14|          3|    1|          3|
    |statemt_address0  |  14|          3|    5|         15|
    |statemt_address1  |  14|          3|    5|         15|
    |statemt_ce0       |  14|          3|    1|          3|
    |statemt_ce1       |  14|          3|    1|          3|
    |statemt_d0        |  14|          3|   32|         96|
    |statemt_d1        |  14|          3|   32|         96|
    |statemt_we0       |  14|          3|    1|          3|
    |statemt_we1       |  14|          3|    1|          3|
    |word_address0     |  14|          3|    9|         27|
    |word_address1     |  14|          3|    9|         27|
    |word_ce0          |  14|          3|    1|          3|
    |word_ce1          |  14|          3|    1|          3|
    |word_d0           |  14|          3|   32|         96|
    |word_we0          |  14|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             | 250|         53|  138|        416|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  4|   0|    4|          0|
    |grp_decrypt_fu_50_ap_start_reg  |  1|   0|    1|          0|
    |grp_encrypt_fu_34_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           |  6|   0|    6|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|      aes_main|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|      aes_main|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|      aes_main|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|      aes_main|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|      aes_main|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|      aes_main|  return value|
|ap_return         |  out|   32|  ap_ctrl_hs|      aes_main|  return value|
|statemt_address0  |  out|    5|   ap_memory|       statemt|         array|
|statemt_ce0       |  out|    1|   ap_memory|       statemt|         array|
|statemt_we0       |  out|    1|   ap_memory|       statemt|         array|
|statemt_d0        |  out|   32|   ap_memory|       statemt|         array|
|statemt_q0        |   in|   32|   ap_memory|       statemt|         array|
|statemt_address1  |  out|    5|   ap_memory|       statemt|         array|
|statemt_ce1       |  out|    1|   ap_memory|       statemt|         array|
|statemt_we1       |  out|    1|   ap_memory|       statemt|         array|
|statemt_d1        |  out|   32|   ap_memory|       statemt|         array|
|statemt_q1        |   in|   32|   ap_memory|       statemt|         array|
|key_address0      |  out|    5|   ap_memory|           key|         array|
|key_ce0           |  out|    1|   ap_memory|           key|         array|
|key_q0            |   in|   32|   ap_memory|           key|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln67 = call void @encrypt, i32 %statemt, i32 %key, i32 %word, i8 %Sbox, i8 %Rcon0, i8 %Sbox_1" [data/benchmarks/aes/aes.c:67]   --->   Operation 5 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%call_ln67 = call void @encrypt, i32 %statemt, i32 %key, i32 %word, i8 %Sbox, i8 %Rcon0, i8 %Sbox_1" [data/benchmarks/aes/aes.c:67]   --->   Operation 6 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln68 = call void @decrypt, i32 %statemt, i32 %key, i32 %word, i8 %Sbox, i8 %Rcon0, i8 %invSbox" [data/benchmarks/aes/aes.c:68]   --->   Operation 7 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln66 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [data/benchmarks/aes/aes.c:66]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statemt, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %statemt"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %key"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln68 = call void @decrypt, i32 %statemt, i32 %key, i32 %word, i8 %Sbox, i8 %Rcon0, i8 %invSbox" [data/benchmarks/aes/aes.c:68]   --->   Operation 14 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln69 = ret i32 0" [data/benchmarks/aes/aes.c:69]   --->   Operation 15 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ statemt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ word]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Rcon0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Sbox_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ invSbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln67          (call         ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
spectopmodule_ln66 (spectopmodule) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
call_ln68          (call         ) [ 00000]
ret_ln69           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="statemt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="statemt"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="word">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Sbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Rcon0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Sbox_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sbox_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invSbox">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invSbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encrypt"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decrypt"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="grp_encrypt_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="0" index="3" bw="32" slack="0"/>
<pin id="39" dir="0" index="4" bw="8" slack="0"/>
<pin id="40" dir="0" index="5" bw="8" slack="0"/>
<pin id="41" dir="0" index="6" bw="8" slack="0"/>
<pin id="42" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_decrypt_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="0" index="3" bw="32" slack="0"/>
<pin id="55" dir="0" index="4" bw="8" slack="0"/>
<pin id="56" dir="0" index="5" bw="8" slack="0"/>
<pin id="57" dir="0" index="6" bw="8" slack="0"/>
<pin id="58" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="34" pin=4"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="34" pin=5"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="34" pin=6"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="50" pin=4"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="50" pin=5"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="50" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: statemt | {1 2 3 4 }
	Port: word | {1 2 3 4 }
 - Input state : 
	Port: aes_main : statemt | {1 2 3 4 }
	Port: aes_main : key | {1 2 3 4 }
	Port: aes_main : word | {1 2 3 4 }
	Port: aes_main : Sbox | {1 2 3 4 }
	Port: aes_main : Rcon0 | {1 2 3 4 }
	Port: aes_main : Sbox_1 | {1 2 }
	Port: aes_main : invSbox | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|---------|---------|
| Operation|  Functional Unit  |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------|---------|---------|---------|---------|---------|
|   call   | grp_encrypt_fu_34 |    0    | 12.9686 |   1708  |   3269  |    0    |
|          | grp_decrypt_fu_50 |    0    | 13.5205 |   1490  |   3517  |    0    |
|----------|-------------------|---------|---------|---------|---------|---------|
|   Total  |                   |    0    | 26.4891 |   3198  |   6786  |    0    |
|----------|-------------------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
| Rcon0 |    0   |    8   |    9   |    -   |
|  Sbox |    0   |    8   |   33   |    -   |
| Sbox_1|    0   |    8   |   33   |    -   |
|invSbox|    0   |    8   |   33   |    -   |
|  word |    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    1   |   32   |   108  |    0   |
+-------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   26   |  3198  |  6786  |    0   |
|   Memory  |    1   |    -   |   32   |   108  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   26   |  3230  |  6894  |    0   |
+-----------+--------+--------+--------+--------+--------+
