<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2023-08-28T01:42:54Z</updated>
  <subtitle>Daily Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>HIT-MaRiver-mips/cpucore-mariver</title>
    <updated>2023-08-28T01:42:54Z</updated>
    <id>tag:github.com,2023-08-28:/HIT-MaRiver-mips/cpucore-mariver</id>
    <link href="https://github.com/HIT-MaRiver-mips/cpucore-mariver" rel="alternate"></link>
    <summary type="html">&lt;p&gt;&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>Digital-EDA/Digital-IDE</title>
    <updated>2023-08-28T01:42:54Z</updated>
    <id>tag:github.com,2023-08-28:/Digital-EDA/Digital-IDE</id>
    <link href="https://github.com/Digital-EDA/Digital-IDE" rel="alternate"></link>
    <summary type="html">&lt;p&gt;all in one vscode plugin for Verilog/VHDL development&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>sergeykhbr/riscv_vhdl</title>
    <updated>2023-08-28T01:42:54Z</updated>
    <id>tag:github.com,2023-08-28:/sergeykhbr/riscv_vhdl</id>
    <link href="https://github.com/sergeykhbr/riscv_vhdl" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>