Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 18 15:43:48 2017
| Host         : Rupesh-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file robot_timing_summary_routed.rpt -rpx robot_timing_summary_routed.rpx
| Design       : robot
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.253        0.000                      0                   88        0.171        0.000                      0                   88        3.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.253        0.000                      0                   88        0.171        0.000                      0                   88        3.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 cd115200/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/d_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.069ns (30.661%)  route 2.417ns (69.339%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.737     5.405    cd115200/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  cd115200/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419     5.824 r  cd115200/count_reg[4]/Q
                         net (fo=5, routed)           1.300     7.124    cd115200/count_reg_n_0_[4]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.324     7.448 f  cd115200/count[2]_i_5/O
                         net (fo=10, routed)          0.514     7.962    uart_dut/r_x/count_reg[4]
    SLICE_X42Y23         LUT5 (Prop_lut5_I2_O)        0.326     8.288 r  uart_dut/r_x/count[2]_i_1/O
                         net (fo=11, routed)          0.604     8.892    uart_dut/r_x/d0
    SLICE_X43Y23         FDCE                                         r  uart_dut/r_x/d_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.564    12.956    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X43Y23         FDCE                                         r  uart_dut/r_x/d_reg[0]/C
                         clock pessimism              0.429    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X43Y23         FDCE (Setup_fdce_C_CE)      -0.205    13.145    uart_dut/r_x/d_reg[0]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 cd115200/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.069ns (30.871%)  route 2.394ns (69.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.737     5.405    cd115200/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  cd115200/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419     5.824 r  cd115200/count_reg[4]/Q
                         net (fo=5, routed)           1.300     7.124    cd115200/count_reg_n_0_[4]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.324     7.448 f  cd115200/count[2]_i_5/O
                         net (fo=10, routed)          0.675     8.123    uart_dut/r_x/count_reg[4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.449 r  uart_dut/r_x/char[7]_i_1/O
                         net (fo=8, routed)           0.419     8.868    uart_dut/r_x/char0
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562    12.954    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[0]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.143    uart_dut/r_x/char_reg[0]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 cd115200/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.069ns (30.871%)  route 2.394ns (69.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.737     5.405    cd115200/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  cd115200/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419     5.824 r  cd115200/count_reg[4]/Q
                         net (fo=5, routed)           1.300     7.124    cd115200/count_reg_n_0_[4]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.324     7.448 f  cd115200/count[2]_i_5/O
                         net (fo=10, routed)          0.675     8.123    uart_dut/r_x/count_reg[4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.449 r  uart_dut/r_x/char[7]_i_1/O
                         net (fo=8, routed)           0.419     8.868    uart_dut/r_x/char0
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562    12.954    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[1]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.143    uart_dut/r_x/char_reg[1]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 cd115200/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.069ns (30.871%)  route 2.394ns (69.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.737     5.405    cd115200/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  cd115200/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419     5.824 r  cd115200/count_reg[4]/Q
                         net (fo=5, routed)           1.300     7.124    cd115200/count_reg_n_0_[4]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.324     7.448 f  cd115200/count[2]_i_5/O
                         net (fo=10, routed)          0.675     8.123    uart_dut/r_x/count_reg[4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.449 r  uart_dut/r_x/char[7]_i_1/O
                         net (fo=8, routed)           0.419     8.868    uart_dut/r_x/char0
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562    12.954    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[2]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.143    uart_dut/r_x/char_reg[2]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 cd115200/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.069ns (30.871%)  route 2.394ns (69.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.737     5.405    cd115200/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  cd115200/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419     5.824 r  cd115200/count_reg[4]/Q
                         net (fo=5, routed)           1.300     7.124    cd115200/count_reg_n_0_[4]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.324     7.448 f  cd115200/count[2]_i_5/O
                         net (fo=10, routed)          0.675     8.123    uart_dut/r_x/count_reg[4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.449 r  uart_dut/r_x/char[7]_i_1/O
                         net (fo=8, routed)           0.419     8.868    uart_dut/r_x/char0
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562    12.954    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[5]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.143    uart_dut/r_x/char_reg[5]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 cd115200/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.069ns (30.871%)  route 2.394ns (69.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.737     5.405    cd115200/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  cd115200/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419     5.824 r  cd115200/count_reg[4]/Q
                         net (fo=5, routed)           1.300     7.124    cd115200/count_reg_n_0_[4]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.324     7.448 f  cd115200/count[2]_i_5/O
                         net (fo=10, routed)          0.675     8.123    uart_dut/r_x/count_reg[4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.449 r  uart_dut/r_x/char[7]_i_1/O
                         net (fo=8, routed)           0.419     8.868    uart_dut/r_x/char0
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562    12.954    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[6]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.143    uart_dut/r_x/char_reg[6]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 cd115200/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.069ns (30.871%)  route 2.394ns (69.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.737     5.405    cd115200/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  cd115200/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419     5.824 r  cd115200/count_reg[4]/Q
                         net (fo=5, routed)           1.300     7.124    cd115200/count_reg_n_0_[4]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.324     7.448 f  cd115200/count[2]_i_5/O
                         net (fo=10, routed)          0.675     8.123    uart_dut/r_x/count_reg[4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.449 r  uart_dut/r_x/char[7]_i_1/O
                         net (fo=8, routed)           0.419     8.868    uart_dut/r_x/char0
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562    12.954    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[7]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.143    uart_dut/r_x/char_reg[7]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 cd115200/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.069ns (31.424%)  route 2.333ns (68.576%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.737     5.405    cd115200/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  cd115200/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419     5.824 r  cd115200/count_reg[4]/Q
                         net (fo=5, routed)           1.300     7.124    cd115200/count_reg_n_0_[4]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.324     7.448 f  cd115200/count[2]_i_5/O
                         net (fo=10, routed)          0.675     8.123    uart_dut/r_x/count_reg[4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.449 r  uart_dut/r_x/char[7]_i_1/O
                         net (fo=8, routed)           0.358     8.807    uart_dut/r_x/char0
    SLICE_X42Y25         FDRE                                         r  uart_dut/r_x/char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562    12.954    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  uart_dut/r_x/char_reg[3]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y25         FDRE (Setup_fdre_C_CE)      -0.169    13.141    uart_dut/r_x/char_reg[3]
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 cd115200/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.069ns (31.424%)  route 2.333ns (68.576%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.737     5.405    cd115200/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  cd115200/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419     5.824 r  cd115200/count_reg[4]/Q
                         net (fo=5, routed)           1.300     7.124    cd115200/count_reg_n_0_[4]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.324     7.448 f  cd115200/count[2]_i_5/O
                         net (fo=10, routed)          0.675     8.123    uart_dut/r_x/count_reg[4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.449 r  uart_dut/r_x/char[7]_i_1/O
                         net (fo=8, routed)           0.358     8.807    uart_dut/r_x/char0
    SLICE_X42Y25         FDRE                                         r  uart_dut/r_x/char_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562    12.954    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  uart_dut/r_x/char_reg[4]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y25         FDRE (Setup_fdre_C_CE)      -0.169    13.141    uart_dut/r_x/char_reg[4]
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 cd115200/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 1.069ns (31.102%)  route 2.368ns (68.898%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.737     5.405    cd115200/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  cd115200/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419     5.824 r  cd115200/count_reg[4]/Q
                         net (fo=5, routed)           1.300     7.124    cd115200/count_reg_n_0_[4]
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.324     7.448 f  cd115200/count[2]_i_5/O
                         net (fo=10, routed)          0.514     7.962    uart_dut/r_x/count_reg[4]
    SLICE_X42Y23         LUT5 (Prop_lut5_I2_O)        0.326     8.288 r  uart_dut/r_x/count[2]_i_1/O
                         net (fo=11, routed)          0.554     8.842    uart_dut/r_x/d0
    SLICE_X42Y24         FDCE                                         r  uart_dut/r_x/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562    12.954    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X42Y24         FDCE                                         r  uart_dut/r_x/count_reg[0]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y24         FDCE (Setup_fdce_C_CE)      -0.169    13.179    uart_dut/r_x/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  4.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart_dut/r_x/d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.494    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X43Y23         FDCE                                         r  uart_dut/r_x/d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  uart_dut/r_x/d_reg[0]/Q
                         net (fo=1, routed)           0.112     1.747    uart_dut/r_x/d[0]
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.847     2.006    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[0]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.070     1.576    uart_dut/r_x/char_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_dut/r_x/d_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.494    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X42Y23         FDCE                                         r  uart_dut/r_x/d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  uart_dut/r_x/d_reg[7]/Q
                         net (fo=2, routed)           0.121     1.779    uart_dut/r_x/d[7]
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.847     2.006    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[7]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.076     1.582    uart_dut/r_x/char_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pwm1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.607%)  route 0.116ns (38.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.494    pwm1/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  pwm1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  pwm1/count_reg[7]/Q
                         net (fo=9, routed)           0.116     1.751    pwm1/count_reg_n_0_[7]
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  pwm1/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    pwm1/count[6]
    SLICE_X40Y26         FDRE                                         r  pwm1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.848     2.007    pwm1/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  pwm1/count_reg[6]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.092     1.599    pwm1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart_dut/r_x/d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.310%)  route 0.150ns (47.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.581     1.493    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X42Y24         FDCE                                         r  uart_dut/r_x/d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  uart_dut/r_x/d_reg[3]/Q
                         net (fo=2, routed)           0.150     1.806    uart_dut/r_x/d[3]
    SLICE_X42Y25         FDRE                                         r  uart_dut/r_x/char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.847     2.006    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  uart_dut/r_x/char_reg[3]/C
                         clock pessimism             -0.480     1.526    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.059     1.585    uart_dut/r_x/char_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart_dut/r_x/d_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/r_x/char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.286%)  route 0.117ns (41.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.494    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X42Y23         FDCE                                         r  uart_dut/r_x/d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  uart_dut/r_x/d_reg[2]/Q
                         net (fo=2, routed)           0.117     1.775    uart_dut/r_x/d[2]
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.847     2.006    uart_dut/r_x/clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  uart_dut/r_x/char_reg[2]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.047     1.553    uart_dut/r_x/char_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 curr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            curr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.581     1.493    clk_IBUF_BUFG
    SLICE_X43Y25         FDPE                                         r  curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.634 r  curr_reg[2]/Q
                         net (fo=3, routed)           0.134     1.768    uart_dut/r_x/curr[2]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  uart_dut/r_x/curr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    uart_dut_n_1
    SLICE_X43Y25         FDPE                                         r  curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.847     2.006    clk_IBUF_BUFG
    SLICE_X43Y25         FDPE                                         r  curr_reg[2]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X43Y25         FDPE (Hold_fdpe_C_D)         0.092     1.585    curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cd115200/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd115200/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.581     1.493    cd115200/clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  cd115200/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  cd115200/count_reg[6]/Q
                         net (fo=6, routed)           0.143     1.777    cd115200/count_reg_n_0_[6]
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  cd115200/count[10]_i_2/O
                         net (fo=1, routed)           0.000     1.822    cd115200/count[10]_i_2_n_0
    SLICE_X41Y25         FDRE                                         r  cd115200/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.847     2.006    cd115200/clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  cd115200/count_reg[10]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.092     1.585    cd115200/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pwm1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.323%)  route 0.156ns (45.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.494    pwm1/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  pwm1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  pwm1/count_reg[4]/Q
                         net (fo=8, routed)           0.156     1.791    pwm1/count_reg_n_0_[4]
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.836 r  pwm1/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    pwm1/count[7]
    SLICE_X41Y26         FDRE                                         r  pwm1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.848     2.007    pwm1/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  pwm1/count_reg[7]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.092     1.599    pwm1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart_dut/t_x/curr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_dut/t_x/curr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.442%)  route 0.149ns (44.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.494    uart_dut/t_x/clk_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  uart_dut/t_x/curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  uart_dut/t_x/curr_reg[0]/Q
                         net (fo=6, routed)           0.149     1.784    uart_dut/t_x/curr_reg_n_0_[0]
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  uart_dut/t_x/curr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    uart_dut/t_x/curr[0]_i_1_n_0
    SLICE_X41Y23         FDCE                                         r  uart_dut/t_x/curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.848     2.007    uart_dut/t_x/clk_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  uart_dut/t_x/curr_reg[0]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X41Y23         FDCE (Hold_fdce_C_D)         0.092     1.586    uart_dut/t_x/curr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cd115200/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd115200/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.581     1.493    cd115200/clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  cd115200/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  cd115200/count_reg[6]/Q
                         net (fo=6, routed)           0.169     1.803    cd115200/count_reg_n_0_[6]
    SLICE_X41Y25         LUT5 (Prop_lut5_I1_O)        0.043     1.846 r  cd115200/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.846    cd115200/count[9]_i_1_n_0
    SLICE_X41Y25         FDRE                                         r  cd115200/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.847     2.006    cd115200/clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  cd115200/count_reg[9]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.107     1.600    cd115200/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y25    cd115200/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y25    cd115200/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y24    cd115200/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y24    cd115200/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y24    cd115200/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y24    cd115200/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y24    cd115200/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y25    cd115200/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y25    cd115200/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    dir1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    dir2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    pwm1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    pwm1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    pwm1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    pwm1/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    pwm1/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    pwm1/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    pwm1/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    pwm1/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y25    cd115200/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y25    cd115200/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25    cd115200/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25    cd115200/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y24    cd115200/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y24    cd115200/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y24    cd115200/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y24    cd115200/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y24    cd115200/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y24    cd115200/count_reg[3]/C



