

================================================================
== Vitis HLS Report for 'mm_Pipeline_1'
================================================================
* Date:           Thu Nov 30 16:20:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        3_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       65|       65|         3|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      31|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      57|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      57|      76|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |empty_25_fu_219_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |exitcond478_fu_213_p2             |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  31|          17|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |A_port_blk_n_R                      |   9|          2|    1|          2|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index12_load  |   9|          2|    7|         14|
    |loop_index12_fu_82                  |   9|          2|    7|         14|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  45|         10|   17|         34|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_port_addr_read_reg_286          |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_26_reg_282                  |   3|   0|    3|          0|
    |empty_26_reg_282_pp0_iter1_reg    |   3|   0|    3|          0|
    |exitcond478_reg_273               |   1|   0|    1|          0|
    |loop_index12_fu_82                |   7|   0|    7|          0|
    |tmp_1_reg_277                     |   3|   0|    3|          0|
    |tmp_1_reg_277_pp0_iter1_reg       |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  57|   0|   57|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|m_axi_A_port_AWVALID   |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWREADY   |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWADDR    |  out|   64|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWID      |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWLEN     |  out|   32|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWSIZE    |  out|    3|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWBURST   |  out|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWLOCK    |  out|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWCACHE   |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWPROT    |  out|    3|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWQOS     |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWREGION  |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWUSER    |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_WVALID    |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_WREADY    |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_WDATA     |  out|   32|       m_axi|         A_port|       pointer|
|m_axi_A_port_WSTRB     |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_WLAST     |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_WID       |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_WUSER     |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARVALID   |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARREADY   |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARADDR    |  out|   64|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARID      |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARLEN     |  out|   32|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARSIZE    |  out|    3|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARBURST   |  out|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARLOCK    |  out|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARCACHE   |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARPROT    |  out|    3|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARQOS     |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARREGION  |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARUSER    |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RVALID    |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RREADY    |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RDATA     |   in|   32|       m_axi|         A_port|       pointer|
|m_axi_A_port_RLAST     |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RID       |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RFIFONUM  |   in|    9|       m_axi|         A_port|       pointer|
|m_axi_A_port_RUSER     |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RRESP     |   in|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_BVALID    |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_BREADY    |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_BRESP     |   in|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_BID       |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_BUSER     |   in|    1|       m_axi|         A_port|       pointer|
|sext_ln34              |   in|   62|     ap_none|      sext_ln34|        scalar|
|A_buff_address0        |  out|    3|   ap_memory|         A_buff|         array|
|A_buff_ce0             |  out|    1|   ap_memory|         A_buff|         array|
|A_buff_we0             |  out|    1|   ap_memory|         A_buff|         array|
|A_buff_d0              |  out|   32|   ap_memory|         A_buff|         array|
|A_buff_1_address0      |  out|    3|   ap_memory|       A_buff_1|         array|
|A_buff_1_ce0           |  out|    1|   ap_memory|       A_buff_1|         array|
|A_buff_1_we0           |  out|    1|   ap_memory|       A_buff_1|         array|
|A_buff_1_d0            |  out|   32|   ap_memory|       A_buff_1|         array|
|A_buff_2_address0      |  out|    3|   ap_memory|       A_buff_2|         array|
|A_buff_2_ce0           |  out|    1|   ap_memory|       A_buff_2|         array|
|A_buff_2_we0           |  out|    1|   ap_memory|       A_buff_2|         array|
|A_buff_2_d0            |  out|   32|   ap_memory|       A_buff_2|         array|
|A_buff_3_address0      |  out|    3|   ap_memory|       A_buff_3|         array|
|A_buff_3_ce0           |  out|    1|   ap_memory|       A_buff_3|         array|
|A_buff_3_we0           |  out|    1|   ap_memory|       A_buff_3|         array|
|A_buff_3_d0            |  out|   32|   ap_memory|       A_buff_3|         array|
|A_buff_4_address0      |  out|    3|   ap_memory|       A_buff_4|         array|
|A_buff_4_ce0           |  out|    1|   ap_memory|       A_buff_4|         array|
|A_buff_4_we0           |  out|    1|   ap_memory|       A_buff_4|         array|
|A_buff_4_d0            |  out|   32|   ap_memory|       A_buff_4|         array|
|A_buff_5_address0      |  out|    3|   ap_memory|       A_buff_5|         array|
|A_buff_5_ce0           |  out|    1|   ap_memory|       A_buff_5|         array|
|A_buff_5_we0           |  out|    1|   ap_memory|       A_buff_5|         array|
|A_buff_5_d0            |  out|   32|   ap_memory|       A_buff_5|         array|
|A_buff_6_address0      |  out|    3|   ap_memory|       A_buff_6|         array|
|A_buff_6_ce0           |  out|    1|   ap_memory|       A_buff_6|         array|
|A_buff_6_we0           |  out|    1|   ap_memory|       A_buff_6|         array|
|A_buff_6_d0            |  out|   32|   ap_memory|       A_buff_6|         array|
|A_buff_7_address0      |  out|    3|   ap_memory|       A_buff_7|         array|
|A_buff_7_ce0           |  out|    1|   ap_memory|       A_buff_7|         array|
|A_buff_7_we0           |  out|    1|   ap_memory|       A_buff_7|         array|
|A_buff_7_d0            |  out|   32|   ap_memory|       A_buff_7|         array|
+-----------------------+-----+-----+------------+---------------+--------------+

