#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555f64470d20 .scope module, "bench" "bench" 2 4;
 .timescale -9 -11;
v0x555f644b5830_0 .var "CLK", 0 0;
v0x555f644b58f0_0 .net "LEDS", 7 0, L_0x555f644b5cd0;  1 drivers
L_0x7ff8fd4a6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555f644b59b0_0 .net "RESET", 0 0, L_0x7ff8fd4a6018;  1 drivers
v0x555f644b5aa0_0 .var "RXD", 0 0;
L_0x7ff8fd4a6528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555f644b5b40_0 .net "TXD", 0 0, L_0x7ff8fd4a6528;  1 drivers
v0x555f644b5c30_0 .var "prev_LEDS", 7 0;
S_0x555f64473ce0 .scope module, "uut" "SOC" 2 11, 3 10 0, S_0x555f64470d20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 8 "LEDS";
    .port_info 3 /INPUT 1 "RXD";
    .port_info 4 /OUTPUT 1 "TXD";
P_0x555f64481e80 .param/l "AddSub" 1 3 260, C4<000>;
P_0x555f64481ec0 .param/l "And" 1 3 267, C4<111>;
P_0x555f64481f00 .param/l "EXECUTE" 1 3 151, +C4<00000000000000000000000000000010>;
P_0x555f64481f40 .param/l "FETCH_INSTR" 1 3 149, +C4<00000000000000000000000000000000>;
P_0x555f64481f80 .param/l "FETCH_REG" 1 3 150, +C4<00000000000000000000000000000001>;
P_0x555f64481fc0 .param/l "INS_BEQ" 1 3 270, C4<000>;
P_0x555f64482000 .param/l "INS_BGE" 1 3 273, C4<101>;
P_0x555f64482040 .param/l "INS_BGEU" 1 3 275, C4<111>;
P_0x555f64482080 .param/l "INS_BLT" 1 3 272, C4<100>;
P_0x555f644820c0 .param/l "INS_BLTU" 1 3 274, C4<110>;
P_0x555f64482100 .param/l "INS_BNE" 1 3 271, C4<001>;
P_0x555f64482140 .param/l "Less" 1 3 262, C4<010>;
P_0x555f64482180 .param/l "LessU" 1 3 263, C4<011>;
P_0x555f644821c0 .param/l "NOP_CODEOP" 1 4 61, C4<00000000000000000000000000110011>;
P_0x555f64482200 .param/l "OP_ALUI" 1 3 254, +C4<00000000000000000000000000000111>;
P_0x555f64482240 .param/l "OP_ALUR" 1 3 255, +C4<00000000000000000000000000001000>;
P_0x555f64482280 .param/l "OP_AUIPC" 1 3 248, +C4<00000000000000000000000000000001>;
P_0x555f644822c0 .param/l "OP_BRANCH" 1 3 251, +C4<00000000000000000000000000000100>;
P_0x555f64482300 .param/l "OP_FENCE" 1 3 256, +C4<00000000000000000000000000001001>;
P_0x555f64482340 .param/l "OP_JAL" 1 3 249, +C4<00000000000000000000000000000010>;
P_0x555f64482380 .param/l "OP_JALR" 1 3 250, +C4<00000000000000000000000000000011>;
P_0x555f644823c0 .param/l "OP_LOAD" 1 3 252, +C4<00000000000000000000000000000101>;
P_0x555f64482400 .param/l "OP_LUI" 1 3 247, +C4<00000000000000000000000000000000>;
P_0x555f64482440 .param/l "OP_STORE" 1 3 253, +C4<00000000000000000000000000000110>;
P_0x555f64482480 .param/l "OP_SYS" 1 3 257, +C4<00000000000000000000000000001010>;
P_0x555f644824c0 .param/l "Or" 1 3 266, C4<110>;
P_0x555f64482500 .param/l "ShiftL" 1 3 261, C4<001>;
P_0x555f64482540 .param/l "ShiftR" 1 3 265, C4<101>;
P_0x555f64482580 .param/l "Xor" 1 3 264, C4<100>;
P_0x555f644825c0 .param/l "a0" 1 4 665, +C4<00000000000000000000000000001010>;
P_0x555f64482600 .param/l "a1" 1 4 666, +C4<00000000000000000000000000001011>;
P_0x555f64482640 .param/l "a2" 1 4 667, +C4<00000000000000000000000000001100>;
P_0x555f64482680 .param/l "a3" 1 4 668, +C4<00000000000000000000000000001101>;
P_0x555f644826c0 .param/l "a4" 1 4 669, +C4<00000000000000000000000000001110>;
P_0x555f64482700 .param/l "a5" 1 4 670, +C4<00000000000000000000000000001111>;
P_0x555f64482740 .param/l "a6" 1 4 671, +C4<00000000000000000000000000010000>;
P_0x555f64482780 .param/l "a7" 1 4 672, +C4<00000000000000000000000000010001>;
P_0x555f644827c0 .param/l "fp" 1 4 662, +C4<00000000000000000000000000001000>;
P_0x555f64482800 .param/l "gp" 1 4 657, +C4<00000000000000000000000000000011>;
P_0x555f64482840 .param/l "ra" 1 4 655, +C4<00000000000000000000000000000001>;
P_0x555f64482880 .param/l "s0" 1 4 663, +C4<00000000000000000000000000001000>;
P_0x555f644828c0 .param/l "s1" 1 4 664, +C4<00000000000000000000000000001001>;
P_0x555f64482900 .param/l "s10" 1 4 681, +C4<00000000000000000000000000011010>;
P_0x555f64482940 .param/l "s11" 1 4 682, +C4<00000000000000000000000000011011>;
P_0x555f64482980 .param/l "s2" 1 4 673, +C4<00000000000000000000000000010010>;
P_0x555f644829c0 .param/l "s3" 1 4 674, +C4<00000000000000000000000000010011>;
P_0x555f64482a00 .param/l "s4" 1 4 675, +C4<00000000000000000000000000010100>;
P_0x555f64482a40 .param/l "s5" 1 4 676, +C4<00000000000000000000000000010101>;
P_0x555f64482a80 .param/l "s6" 1 4 677, +C4<00000000000000000000000000010110>;
P_0x555f64482ac0 .param/l "s7" 1 4 678, +C4<00000000000000000000000000010111>;
P_0x555f64482b00 .param/l "s8" 1 4 679, +C4<00000000000000000000000000011000>;
P_0x555f64482b40 .param/l "s9" 1 4 680, +C4<00000000000000000000000000011001>;
P_0x555f64482b80 .param/l "sp" 1 4 656, +C4<00000000000000000000000000000010>;
P_0x555f64482bc0 .param/l "t0" 1 4 659, +C4<00000000000000000000000000000101>;
P_0x555f64482c00 .param/l "t1" 1 4 660, +C4<00000000000000000000000000000110>;
P_0x555f64482c40 .param/l "t2" 1 4 661, +C4<00000000000000000000000000000111>;
P_0x555f64482c80 .param/l "t3" 1 4 683, +C4<00000000000000000000000000011100>;
P_0x555f64482cc0 .param/l "t4" 1 4 684, +C4<00000000000000000000000000011101>;
P_0x555f64482d00 .param/l "t5" 1 4 685, +C4<00000000000000000000000000011110>;
P_0x555f64482d40 .param/l "t6" 1 4 686, +C4<00000000000000000000000000011111>;
P_0x555f64482d80 .param/l "tp" 1 4 658, +C4<00000000000000000000000000000100>;
P_0x555f64482dc0 .param/l "x0" 1 4 54, +C4<00000000000000000000000000000000>;
P_0x555f64482e00 .param/l "x1" 1 4 54, +C4<00000000000000000000000000000001>;
P_0x555f64482e40 .param/l "x10" 1 4 55, +C4<00000000000000000000000000001010>;
P_0x555f64482e80 .param/l "x11" 1 4 55, +C4<00000000000000000000000000001011>;
P_0x555f64482ec0 .param/l "x12" 1 4 55, +C4<00000000000000000000000000001100>;
P_0x555f64482f00 .param/l "x13" 1 4 55, +C4<00000000000000000000000000001101>;
P_0x555f64482f40 .param/l "x14" 1 4 55, +C4<00000000000000000000000000001110>;
P_0x555f64482f80 .param/l "x15" 1 4 55, +C4<00000000000000000000000000001111>;
P_0x555f64482fc0 .param/l "x16" 1 4 56, +C4<00000000000000000000000000010000>;
P_0x555f64483000 .param/l "x17" 1 4 56, +C4<00000000000000000000000000010001>;
P_0x555f64483040 .param/l "x18" 1 4 56, +C4<00000000000000000000000000010010>;
P_0x555f64483080 .param/l "x19" 1 4 56, +C4<00000000000000000000000000010011>;
P_0x555f644830c0 .param/l "x2" 1 4 54, +C4<00000000000000000000000000000010>;
P_0x555f64483100 .param/l "x20" 1 4 56, +C4<00000000000000000000000000010100>;
P_0x555f64483140 .param/l "x21" 1 4 56, +C4<00000000000000000000000000010101>;
P_0x555f64483180 .param/l "x22" 1 4 56, +C4<00000000000000000000000000010110>;
P_0x555f644831c0 .param/l "x23" 1 4 56, +C4<00000000000000000000000000010111>;
P_0x555f64483200 .param/l "x24" 1 4 57, +C4<00000000000000000000000000011000>;
P_0x555f64483240 .param/l "x25" 1 4 57, +C4<00000000000000000000000000011001>;
P_0x555f64483280 .param/l "x26" 1 4 57, +C4<00000000000000000000000000011010>;
P_0x555f644832c0 .param/l "x27" 1 4 57, +C4<00000000000000000000000000011011>;
P_0x555f64483300 .param/l "x28" 1 4 57, +C4<00000000000000000000000000011100>;
P_0x555f64483340 .param/l "x29" 1 4 57, +C4<00000000000000000000000000011101>;
P_0x555f64483380 .param/l "x3" 1 4 54, +C4<00000000000000000000000000000011>;
P_0x555f644833c0 .param/l "x30" 1 4 57, +C4<00000000000000000000000000011110>;
P_0x555f64483400 .param/l "x31" 1 4 57, +C4<00000000000000000000000000011111>;
P_0x555f64483440 .param/l "x4" 1 4 54, +C4<00000000000000000000000000000100>;
P_0x555f64483480 .param/l "x5" 1 4 54, +C4<00000000000000000000000000000101>;
P_0x555f644834c0 .param/l "x6" 1 4 54, +C4<00000000000000000000000000000110>;
P_0x555f64483500 .param/l "x7" 1 4 54, +C4<00000000000000000000000000000111>;
P_0x555f64483540 .param/l "x8" 1 4 55, +C4<00000000000000000000000000001000>;
P_0x555f64483580 .param/l "x9" 1 4 55, +C4<00000000000000000000000000001001>;
P_0x555f644835c0 .param/l "zero" 1 4 654, +C4<00000000000000000000000000000000>;
L_0x555f644b5cd0 .functor BUFZ 8, v0x555f644b4b90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555f644ca870 .functor BUFZ 32, v0x555f644b4fe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555f644cb060 .functor OR 1, L_0x555f644b6360, L_0x555f644b65b0, C4<0>, C4<0>;
L_0x555f644cb210 .functor OR 1, L_0x555f644b7130, L_0x555f644b6ee0, C4<0>, C4<0>;
L_0x555f644cc220 .functor OR 1, L_0x555f644cb210, L_0x555f644b6360, C4<0>, C4<0>;
L_0x555f644cc2e0 .functor OR 1, L_0x555f644cc220, L_0x555f644b65b0, C4<0>, C4<0>;
L_0x555f644cc3e0 .functor OR 1, L_0x555f644cc2e0, L_0x555f644b5ec0, C4<0>, C4<0>;
L_0x555f644cc4a0 .functor OR 1, L_0x555f644cc3e0, L_0x555f644b6120, C4<0>, C4<0>;
L_0x555f644cc5b0 .functor AND 1, L_0x555f644cbeb0, L_0x555f644cc4a0, C4<1>, C4<1>;
v0x555f644af760_0 .var/i "ASMerror", 31 0;
v0x555f644af860_0 .net "Bimm", 31 0, L_0x555f644b96a0;  1 drivers
v0x555f644af940_0 .net "CLK", 0 0, v0x555f644b5830_0;  1 drivers
v0x555f644afa40_0 .net "Iimm", 31 0, L_0x555f644b8420;  1 drivers
v0x555f644afae0_0 .net "Jimm", 31 0, L_0x555f644ca660;  1 drivers
v0x555f644afc10_0 .var/i "L0_", 31 0;
v0x555f644afcf0_0 .net "LEDS", 7 0, L_0x555f644b5cd0;  alias, 1 drivers
v0x555f644afdd0 .array "MEM", 255 0, 31 0;
v0x555f644afe90_0 .var "PC", 31 0;
v0x555f644aff70_0 .net "RESET", 0 0, L_0x7ff8fd4a6018;  alias, 1 drivers
v0x555f644b0010_0 .net "RXD", 0 0, v0x555f644b5aa0_0;  1 drivers
v0x555f644b00b0 .array "RegisterFile", 31 0, 31 0;
v0x555f644b0170_0 .net "Simm", 31 0, L_0x555f644b8c80;  1 drivers
v0x555f644b0250_0 .net "TXD", 0 0, L_0x7ff8fd4a6528;  alias, 1 drivers
v0x555f644b0310_0 .net "Uimm", 31 0, L_0x555f644c9cd0;  1 drivers
L_0x7ff8fd4a60a8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x555f644b03f0_0 .net/2u *"_ivl_10", 6 0, L_0x7ff8fd4a60a8;  1 drivers
v0x555f644b04d0_0 .net *"_ivl_101", 0 0, L_0x555f644b9340;  1 drivers
v0x555f644b05b0_0 .net *"_ivl_103", 5 0, L_0x555f644b93e0;  1 drivers
v0x555f644b0690_0 .net *"_ivl_105", 3 0, L_0x555f644b95d0;  1 drivers
L_0x7ff8fd4a6378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555f644b0770_0 .net/2u *"_ivl_106", 0 0, L_0x7ff8fd4a6378;  1 drivers
v0x555f644b0850_0 .net *"_ivl_111", 0 0, L_0x555f644b9a10;  1 drivers
v0x555f644b0930_0 .net *"_ivl_113", 18 0, L_0x555f644b9ab0;  1 drivers
L_0x7ff8fd4a63c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x555f644b0a10_0 .net/2u *"_ivl_114", 11 0, L_0x7ff8fd4a63c0;  1 drivers
v0x555f644b0af0_0 .net *"_ivl_119", 0 0, L_0x555f644c9e10;  1 drivers
v0x555f644b0bd0_0 .net *"_ivl_120", 11 0, L_0x555f644ca030;  1 drivers
v0x555f644b0cb0_0 .net *"_ivl_123", 7 0, L_0x555f644ca120;  1 drivers
v0x555f644b0d90_0 .net *"_ivl_125", 0 0, L_0x555f644ca350;  1 drivers
v0x555f644b0e70_0 .net *"_ivl_127", 9 0, L_0x555f644ca3f0;  1 drivers
L_0x7ff8fd4a6408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555f644b0f50_0 .net/2u *"_ivl_128", 0 0, L_0x7ff8fd4a6408;  1 drivers
v0x555f644b1030_0 .net *"_ivl_137", 4 0, L_0x555f644cabd0;  1 drivers
v0x555f644b1110_0 .net *"_ivl_139", 4 0, L_0x555f644cacc0;  1 drivers
v0x555f644b11f0_0 .net *"_ivl_143", 0 0, L_0x555f644cb060;  1 drivers
L_0x7ff8fd4a6450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555f644b12b0_0 .net/2u *"_ivl_144", 31 0, L_0x7ff8fd4a6450;  1 drivers
v0x555f644b1390_0 .net *"_ivl_146", 31 0, L_0x555f644cb170;  1 drivers
v0x555f644b1470_0 .net *"_ivl_148", 31 0, L_0x555f644cb4a0;  1 drivers
v0x555f644b1550_0 .net *"_ivl_15", 6 0, L_0x555f644b62c0;  1 drivers
v0x555f644b1630_0 .net *"_ivl_150", 31 0, L_0x555f644cb5e0;  1 drivers
v0x555f644b1710_0 .net *"_ivl_152", 31 0, L_0x555f644cb900;  1 drivers
v0x555f644b17f0_0 .net *"_ivl_156", 31 0, L_0x555f644cbdc0;  1 drivers
L_0x7ff8fd4a6498 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555f644b18d0_0 .net *"_ivl_159", 29 0, L_0x7ff8fd4a6498;  1 drivers
L_0x7ff8fd4a60f0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555f644b19b0_0 .net/2u *"_ivl_16", 6 0, L_0x7ff8fd4a60f0;  1 drivers
L_0x7ff8fd4a64e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555f644b1a90_0 .net/2u *"_ivl_160", 31 0, L_0x7ff8fd4a64e0;  1 drivers
v0x555f644b1b70_0 .net *"_ivl_162", 0 0, L_0x555f644cbeb0;  1 drivers
v0x555f644b1c30_0 .net *"_ivl_165", 0 0, L_0x555f644cb210;  1 drivers
v0x555f644b1cf0_0 .net *"_ivl_167", 0 0, L_0x555f644cc220;  1 drivers
v0x555f644b1db0_0 .net *"_ivl_169", 0 0, L_0x555f644cc2e0;  1 drivers
v0x555f644b1e70_0 .net *"_ivl_171", 0 0, L_0x555f644cc3e0;  1 drivers
v0x555f644b1f30_0 .net *"_ivl_173", 0 0, L_0x555f644cc4a0;  1 drivers
v0x555f644b1ff0_0 .net *"_ivl_21", 6 0, L_0x555f644b6510;  1 drivers
L_0x7ff8fd4a6138 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555f644b20d0_0 .net/2u *"_ivl_22", 6 0, L_0x7ff8fd4a6138;  1 drivers
v0x555f644b21b0_0 .net *"_ivl_27", 6 0, L_0x555f644b6740;  1 drivers
L_0x7ff8fd4a6180 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555f644b2290_0 .net/2u *"_ivl_28", 6 0, L_0x7ff8fd4a6180;  1 drivers
v0x555f644b2370_0 .net *"_ivl_3", 6 0, L_0x555f644b5d90;  1 drivers
v0x555f644b2450_0 .net *"_ivl_33", 6 0, L_0x555f644b6980;  1 drivers
L_0x7ff8fd4a61c8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x555f644b2530_0 .net/2u *"_ivl_34", 6 0, L_0x7ff8fd4a61c8;  1 drivers
v0x555f644b2610_0 .net *"_ivl_39", 6 0, L_0x555f644b6bb0;  1 drivers
L_0x7ff8fd4a6060 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x555f644b26f0_0 .net/2u *"_ivl_4", 6 0, L_0x7ff8fd4a6060;  1 drivers
L_0x7ff8fd4a6210 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x555f644b27d0_0 .net/2u *"_ivl_40", 6 0, L_0x7ff8fd4a6210;  1 drivers
v0x555f644b28b0_0 .net *"_ivl_45", 6 0, L_0x555f644b6e40;  1 drivers
L_0x7ff8fd4a6258 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x555f644b2990_0 .net/2u *"_ivl_46", 6 0, L_0x7ff8fd4a6258;  1 drivers
v0x555f644b2a70_0 .net *"_ivl_51", 6 0, L_0x555f644b7090;  1 drivers
L_0x7ff8fd4a62a0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x555f644b2b50_0 .net/2u *"_ivl_52", 6 0, L_0x7ff8fd4a62a0;  1 drivers
v0x555f644b2c30_0 .net *"_ivl_57", 6 0, L_0x555f644b7340;  1 drivers
L_0x7ff8fd4a62e8 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v0x555f644b2d10_0 .net/2u *"_ivl_58", 6 0, L_0x7ff8fd4a62e8;  1 drivers
v0x555f644b2df0_0 .net *"_ivl_63", 6 0, L_0x555f644b72a0;  1 drivers
L_0x7ff8fd4a6330 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x555f644b32e0_0 .net/2u *"_ivl_64", 6 0, L_0x7ff8fd4a6330;  1 drivers
v0x555f644b33c0_0 .net *"_ivl_79", 0 0, L_0x555f644b7d90;  1 drivers
v0x555f644b34a0_0 .net *"_ivl_80", 20 0, L_0x555f644b7f50;  1 drivers
v0x555f644b3580_0 .net *"_ivl_83", 10 0, L_0x555f644b8280;  1 drivers
v0x555f644b3660_0 .net *"_ivl_87", 0 0, L_0x555f644b8540;  1 drivers
v0x555f644b3740_0 .net *"_ivl_88", 20 0, L_0x555f644b86f0;  1 drivers
v0x555f644b3820_0 .net *"_ivl_9", 6 0, L_0x555f644b6030;  1 drivers
v0x555f644b3900_0 .net *"_ivl_91", 5 0, L_0x555f644b89f0;  1 drivers
v0x555f644b39e0_0 .net *"_ivl_93", 4 0, L_0x555f644b8bb0;  1 drivers
v0x555f644b3ac0_0 .net *"_ivl_97", 0 0, L_0x555f644b8a90;  1 drivers
v0x555f644b3ba0_0 .net *"_ivl_98", 19 0, L_0x555f644b8f50;  1 drivers
v0x555f644b3c80_0 .net "aluIn1", 31 0, L_0x555f644ca870;  1 drivers
v0x555f644b3d60_0 .net "aluIn2", 31 0, L_0x555f644ca8e0;  1 drivers
v0x555f644b3e40_0 .var "aluOut", 31 0;
v0x555f644b3f20_0 .net "clk", 0 0, L_0x555f644cc6c0;  1 drivers
v0x555f644b3ff0_0 .net "funct3", 2 0, L_0x555f644b7830;  1 drivers
v0x555f644b40b0_0 .net "funct7", 6 0, L_0x555f644b78d0;  1 drivers
v0x555f644b4190_0 .var/i "i", 31 0;
v0x555f644b4270_0 .var "instr", 31 0;
v0x555f644b4350_0 .net "isALUI", 0 0, L_0x555f644b6ee0;  1 drivers
v0x555f644b4410_0 .net "isALUR", 0 0, L_0x555f644b7130;  1 drivers
v0x555f644b44d0_0 .net "isAUIPC", 0 0, L_0x555f644b6120;  1 drivers
v0x555f644b4590_0 .net "isBranch", 0 0, L_0x555f644b67e0;  1 drivers
v0x555f644b4650_0 .net "isFENCE", 0 0, L_0x555f644b73e0;  1 drivers
v0x555f644b4710_0 .net "isJAL", 0 0, L_0x555f644b6360;  1 drivers
v0x555f644b47d0_0 .net "isJALR", 0 0, L_0x555f644b65b0;  1 drivers
v0x555f644b4890_0 .net "isLUI", 0 0, L_0x555f644b5ec0;  1 drivers
v0x555f644b4950_0 .net "isLoad", 0 0, L_0x555f644b6a20;  1 drivers
v0x555f644b4a10_0 .net "isSYS", 0 0, L_0x555f644b7600;  1 drivers
v0x555f644b4ad0_0 .net "isStore", 0 0, L_0x555f644b6c50;  1 drivers
v0x555f644b4b90_0 .var "leds", 7 0;
v0x555f644b4c70_0 .var/i "memPC", 31 0;
v0x555f644b4d50_0 .var "nextPC", 31 0;
v0x555f644b4e30_0 .net "rdId", 4 0, L_0x555f644b7cc0;  1 drivers
v0x555f644b4f10_0 .net "resetn", 0 0, L_0x555f644cc7b0;  1 drivers
v0x555f644b4fe0_0 .var "rs1", 31 0;
v0x555f644b50a0_0 .net "rs1Id", 4 0, L_0x555f644b7a40;  1 drivers
v0x555f644b5180_0 .var "rs2", 31 0;
v0x555f644b5260_0 .net "rs2Id", 4 0, L_0x555f644b7b10;  1 drivers
v0x555f644b5340_0 .net "shamt", 4 0, L_0x555f644caf20;  1 drivers
v0x555f644b5420_0 .var "state", 1 0;
v0x555f644b5500_0 .var "takeBranch", 0 0;
v0x555f644b55c0_0 .net "writeBackData", 31 0, L_0x555f644cba40;  1 drivers
v0x555f644b56a0_0 .net "writeBackEn", 0 0, L_0x555f644cc5b0;  1 drivers
E_0x555f6439b7d0 .event posedge, v0x555f644a3120_0;
E_0x555f6439ba20/0 .event edge, v0x555f644b4590_0, v0x555f644b5500_0, v0x555f644afe90_0, v0x555f644af860_0;
E_0x555f6439ba20/1 .event edge, v0x555f644b4710_0, v0x555f644afae0_0, v0x555f644b47d0_0, v0x555f644b4fe0_0;
E_0x555f6439ba20/2 .event edge, v0x555f644afa40_0;
E_0x555f6439ba20 .event/or E_0x555f6439ba20/0, E_0x555f6439ba20/1, E_0x555f6439ba20/2;
E_0x555f6439bc80 .event edge, v0x555f644b3ff0_0, v0x555f644b4fe0_0, v0x555f644b5180_0;
E_0x555f64383c50/0 .event edge, v0x555f644b3ff0_0, v0x555f644b40b0_0, v0x555f644b4410_0, v0x555f644b3c80_0;
E_0x555f64383c50/1 .event edge, v0x555f644b3d60_0, v0x555f644b5340_0;
E_0x555f64383c50 .event/or E_0x555f64383c50/0, E_0x555f64383c50/1;
L_0x555f644b5d90 .part v0x555f644b4270_0, 0, 7;
L_0x555f644b5ec0 .cmp/eq 7, L_0x555f644b5d90, L_0x7ff8fd4a6060;
L_0x555f644b6030 .part v0x555f644b4270_0, 0, 7;
L_0x555f644b6120 .cmp/eq 7, L_0x555f644b6030, L_0x7ff8fd4a60a8;
L_0x555f644b62c0 .part v0x555f644b4270_0, 0, 7;
L_0x555f644b6360 .cmp/eq 7, L_0x555f644b62c0, L_0x7ff8fd4a60f0;
L_0x555f644b6510 .part v0x555f644b4270_0, 0, 7;
L_0x555f644b65b0 .cmp/eq 7, L_0x555f644b6510, L_0x7ff8fd4a6138;
L_0x555f644b6740 .part v0x555f644b4270_0, 0, 7;
L_0x555f644b67e0 .cmp/eq 7, L_0x555f644b6740, L_0x7ff8fd4a6180;
L_0x555f644b6980 .part v0x555f644b4270_0, 0, 7;
L_0x555f644b6a20 .cmp/eq 7, L_0x555f644b6980, L_0x7ff8fd4a61c8;
L_0x555f644b6bb0 .part v0x555f644b4270_0, 0, 7;
L_0x555f644b6c50 .cmp/eq 7, L_0x555f644b6bb0, L_0x7ff8fd4a6210;
L_0x555f644b6e40 .part v0x555f644b4270_0, 0, 7;
L_0x555f644b6ee0 .cmp/eq 7, L_0x555f644b6e40, L_0x7ff8fd4a6258;
L_0x555f644b7090 .part v0x555f644b4270_0, 0, 7;
L_0x555f644b7130 .cmp/eq 7, L_0x555f644b7090, L_0x7ff8fd4a62a0;
L_0x555f644b7340 .part v0x555f644b4270_0, 0, 7;
L_0x555f644b73e0 .cmp/eq 7, L_0x555f644b7340, L_0x7ff8fd4a62e8;
L_0x555f644b72a0 .part v0x555f644b4270_0, 0, 7;
L_0x555f644b7600 .cmp/eq 7, L_0x555f644b72a0, L_0x7ff8fd4a6330;
L_0x555f644b7830 .part v0x555f644b4270_0, 12, 3;
L_0x555f644b78d0 .part v0x555f644b4270_0, 25, 7;
L_0x555f644b7a40 .part v0x555f644b4270_0, 15, 5;
L_0x555f644b7b10 .part v0x555f644b4270_0, 20, 5;
L_0x555f644b7cc0 .part v0x555f644b4270_0, 7, 5;
L_0x555f644b7d90 .part v0x555f644b4270_0, 31, 1;
LS_0x555f644b7f50_0_0 .concat [ 1 1 1 1], L_0x555f644b7d90, L_0x555f644b7d90, L_0x555f644b7d90, L_0x555f644b7d90;
LS_0x555f644b7f50_0_4 .concat [ 1 1 1 1], L_0x555f644b7d90, L_0x555f644b7d90, L_0x555f644b7d90, L_0x555f644b7d90;
LS_0x555f644b7f50_0_8 .concat [ 1 1 1 1], L_0x555f644b7d90, L_0x555f644b7d90, L_0x555f644b7d90, L_0x555f644b7d90;
LS_0x555f644b7f50_0_12 .concat [ 1 1 1 1], L_0x555f644b7d90, L_0x555f644b7d90, L_0x555f644b7d90, L_0x555f644b7d90;
LS_0x555f644b7f50_0_16 .concat [ 1 1 1 1], L_0x555f644b7d90, L_0x555f644b7d90, L_0x555f644b7d90, L_0x555f644b7d90;
LS_0x555f644b7f50_0_20 .concat [ 1 0 0 0], L_0x555f644b7d90;
LS_0x555f644b7f50_1_0 .concat [ 4 4 4 4], LS_0x555f644b7f50_0_0, LS_0x555f644b7f50_0_4, LS_0x555f644b7f50_0_8, LS_0x555f644b7f50_0_12;
LS_0x555f644b7f50_1_4 .concat [ 4 1 0 0], LS_0x555f644b7f50_0_16, LS_0x555f644b7f50_0_20;
L_0x555f644b7f50 .concat [ 16 5 0 0], LS_0x555f644b7f50_1_0, LS_0x555f644b7f50_1_4;
L_0x555f644b8280 .part v0x555f644b4270_0, 20, 11;
L_0x555f644b8420 .concat [ 11 21 0 0], L_0x555f644b8280, L_0x555f644b7f50;
L_0x555f644b8540 .part v0x555f644b4270_0, 31, 1;
LS_0x555f644b86f0_0_0 .concat [ 1 1 1 1], L_0x555f644b8540, L_0x555f644b8540, L_0x555f644b8540, L_0x555f644b8540;
LS_0x555f644b86f0_0_4 .concat [ 1 1 1 1], L_0x555f644b8540, L_0x555f644b8540, L_0x555f644b8540, L_0x555f644b8540;
LS_0x555f644b86f0_0_8 .concat [ 1 1 1 1], L_0x555f644b8540, L_0x555f644b8540, L_0x555f644b8540, L_0x555f644b8540;
LS_0x555f644b86f0_0_12 .concat [ 1 1 1 1], L_0x555f644b8540, L_0x555f644b8540, L_0x555f644b8540, L_0x555f644b8540;
LS_0x555f644b86f0_0_16 .concat [ 1 1 1 1], L_0x555f644b8540, L_0x555f644b8540, L_0x555f644b8540, L_0x555f644b8540;
LS_0x555f644b86f0_0_20 .concat [ 1 0 0 0], L_0x555f644b8540;
LS_0x555f644b86f0_1_0 .concat [ 4 4 4 4], LS_0x555f644b86f0_0_0, LS_0x555f644b86f0_0_4, LS_0x555f644b86f0_0_8, LS_0x555f644b86f0_0_12;
LS_0x555f644b86f0_1_4 .concat [ 4 1 0 0], LS_0x555f644b86f0_0_16, LS_0x555f644b86f0_0_20;
L_0x555f644b86f0 .concat [ 16 5 0 0], LS_0x555f644b86f0_1_0, LS_0x555f644b86f0_1_4;
L_0x555f644b89f0 .part v0x555f644b4270_0, 25, 6;
L_0x555f644b8bb0 .part v0x555f644b4270_0, 7, 5;
L_0x555f644b8c80 .concat [ 5 6 21 0], L_0x555f644b8bb0, L_0x555f644b89f0, L_0x555f644b86f0;
L_0x555f644b8a90 .part v0x555f644b4270_0, 31, 1;
LS_0x555f644b8f50_0_0 .concat [ 1 1 1 1], L_0x555f644b8a90, L_0x555f644b8a90, L_0x555f644b8a90, L_0x555f644b8a90;
LS_0x555f644b8f50_0_4 .concat [ 1 1 1 1], L_0x555f644b8a90, L_0x555f644b8a90, L_0x555f644b8a90, L_0x555f644b8a90;
LS_0x555f644b8f50_0_8 .concat [ 1 1 1 1], L_0x555f644b8a90, L_0x555f644b8a90, L_0x555f644b8a90, L_0x555f644b8a90;
LS_0x555f644b8f50_0_12 .concat [ 1 1 1 1], L_0x555f644b8a90, L_0x555f644b8a90, L_0x555f644b8a90, L_0x555f644b8a90;
LS_0x555f644b8f50_0_16 .concat [ 1 1 1 1], L_0x555f644b8a90, L_0x555f644b8a90, L_0x555f644b8a90, L_0x555f644b8a90;
LS_0x555f644b8f50_1_0 .concat [ 4 4 4 4], LS_0x555f644b8f50_0_0, LS_0x555f644b8f50_0_4, LS_0x555f644b8f50_0_8, LS_0x555f644b8f50_0_12;
LS_0x555f644b8f50_1_4 .concat [ 4 0 0 0], LS_0x555f644b8f50_0_16;
L_0x555f644b8f50 .concat [ 16 4 0 0], LS_0x555f644b8f50_1_0, LS_0x555f644b8f50_1_4;
L_0x555f644b9340 .part v0x555f644b4270_0, 7, 1;
L_0x555f644b93e0 .part v0x555f644b4270_0, 25, 6;
L_0x555f644b95d0 .part v0x555f644b4270_0, 8, 4;
LS_0x555f644b96a0_0_0 .concat [ 1 4 6 1], L_0x7ff8fd4a6378, L_0x555f644b95d0, L_0x555f644b93e0, L_0x555f644b9340;
LS_0x555f644b96a0_0_4 .concat [ 20 0 0 0], L_0x555f644b8f50;
L_0x555f644b96a0 .concat [ 12 20 0 0], LS_0x555f644b96a0_0_0, LS_0x555f644b96a0_0_4;
L_0x555f644b9a10 .part v0x555f644b4270_0, 31, 1;
L_0x555f644b9ab0 .part v0x555f644b4270_0, 12, 19;
L_0x555f644c9cd0 .concat [ 12 19 1 0], L_0x7ff8fd4a63c0, L_0x555f644b9ab0, L_0x555f644b9a10;
L_0x555f644c9e10 .part v0x555f644b4270_0, 31, 1;
LS_0x555f644ca030_0_0 .concat [ 1 1 1 1], L_0x555f644c9e10, L_0x555f644c9e10, L_0x555f644c9e10, L_0x555f644c9e10;
LS_0x555f644ca030_0_4 .concat [ 1 1 1 1], L_0x555f644c9e10, L_0x555f644c9e10, L_0x555f644c9e10, L_0x555f644c9e10;
LS_0x555f644ca030_0_8 .concat [ 1 1 1 1], L_0x555f644c9e10, L_0x555f644c9e10, L_0x555f644c9e10, L_0x555f644c9e10;
L_0x555f644ca030 .concat [ 4 4 4 0], LS_0x555f644ca030_0_0, LS_0x555f644ca030_0_4, LS_0x555f644ca030_0_8;
L_0x555f644ca120 .part v0x555f644b4270_0, 12, 8;
L_0x555f644ca350 .part v0x555f644b4270_0, 20, 1;
L_0x555f644ca3f0 .part v0x555f644b4270_0, 21, 10;
LS_0x555f644ca660_0_0 .concat [ 1 10 1 8], L_0x7ff8fd4a6408, L_0x555f644ca3f0, L_0x555f644ca350, L_0x555f644ca120;
LS_0x555f644ca660_0_4 .concat [ 12 0 0 0], L_0x555f644ca030;
L_0x555f644ca660 .concat [ 20 12 0 0], LS_0x555f644ca660_0_0, LS_0x555f644ca660_0_4;
L_0x555f644ca8e0 .functor MUXZ 32, L_0x555f644b8420, v0x555f644b5180_0, L_0x555f644b7130, C4<>;
L_0x555f644cabd0 .part v0x555f644b5180_0, 0, 5;
L_0x555f644cacc0 .part L_0x555f644b8420, 0, 5;
L_0x555f644caf20 .functor MUXZ 5, L_0x555f644cacc0, L_0x555f644cabd0, L_0x555f644b7130, C4<>;
L_0x555f644cb170 .arith/sum 32, v0x555f644afe90_0, L_0x7ff8fd4a6450;
L_0x555f644cb4a0 .arith/sum 32, v0x555f644afe90_0, L_0x555f644c9cd0;
L_0x555f644cb5e0 .functor MUXZ 32, v0x555f644b3e40_0, L_0x555f644cb4a0, L_0x555f644b6120, C4<>;
L_0x555f644cb900 .functor MUXZ 32, L_0x555f644cb5e0, L_0x555f644c9cd0, L_0x555f644b5ec0, C4<>;
L_0x555f644cba40 .functor MUXZ 32, L_0x555f644cb900, L_0x555f644cb170, L_0x555f644cb060, C4<>;
L_0x555f644cbdc0 .concat [ 2 30 0 0], v0x555f644b5420_0, L_0x7ff8fd4a6498;
L_0x555f644cbeb0 .cmp/eq 32, L_0x555f644cbdc0, L_0x7ff8fd4a64e0;
S_0x555f64471ea0 .scope task, "ADD" "ADD" 4 83, 4 83 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6446d840_0 .var "rd", 4 0;
v0x555f6449c810_0 .var "rs1", 4 0;
v0x555f6449c8f0_0 .var "rs2", 4 0;
TD_bench.uut.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f6446d840_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f6449c810_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f6449c8f0_0;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f6449c9b0 .scope task, "ADDI" "ADDI" 4 172, 4 172 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449cbb0_0 .var "imm", 31 0;
v0x555f6449cc90_0 .var "rd", 4 0;
v0x555f6449cd70_0 .var "rs1", 4 0;
TD_bench.uut.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f6449cc90_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f6449cd70_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f6449cbb0_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f6449ce30 .scope task, "AND" "AND" 4 146, 4 146 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449d010_0 .var "rd", 4 0;
v0x555f6449d0f0_0 .var "rs1", 4 0;
v0x555f6449d1d0_0 .var "rs2", 4 0;
TD_bench.uut.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f6449d010_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f6449d0f0_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f6449d1d0_0;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f6449d290 .scope task, "ANDI" "ANDI" 4 217, 4 217 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449d470_0 .var "imm", 31 0;
v0x555f6449d570_0 .var "rd", 4 0;
v0x555f6449d650_0 .var "rs1", 4 0;
TD_bench.uut.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f6449d570_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f6449d650_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f6449d470_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f6449d710 .scope task, "AUIPC" "AUIPC" 4 387, 4 387 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449d940_0 .var "imm", 31 0;
v0x555f6449da40_0 .var "rd", 4 0;
TD_bench.uut.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0x555f644aea50_0, 0, 7;
    %load/vec4 v0x555f6449da40_0;
    %store/vec4 v0x555f644aeb30_0, 0, 5;
    %load/vec4 v0x555f6449d940_0;
    %store/vec4 v0x555f644ae950_0, 0, 32;
    %fork TD_bench.uut.UType, S_0x555f644ae770;
    %join;
    %end;
S_0x555f6449db20 .scope task, "BEQ" "BEQ" 4 309, 4 309 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449dd00_0 .var "imm", 31 0;
v0x555f6449de00_0 .var "rs1", 4 0;
v0x555f6449dee0_0 .var "rs2", 4 0;
TD_bench.uut.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x555f644a0650_0, 0, 7;
    %load/vec4 v0x555f6449de00_0;
    %store/vec4 v0x555f644a0740_0, 0, 5;
    %load/vec4 v0x555f6449dee0_0;
    %store/vec4 v0x555f644a0820_0, 0, 5;
    %load/vec4 v0x555f6449dd00_0;
    %store/vec4 v0x555f644a0570_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555f644a0470_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x555f644a0290;
    %join;
    %end;
S_0x555f6449dfa0 .scope task, "BEQZ" "BEQZ" 4 758, 4 758 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449e180_0 .var "imm", 31 0;
v0x555f6449e280_0 .var "rs1", 4 0;
TD_bench.uut.BEQZ ;
    %load/vec4 v0x555f6449e280_0;
    %store/vec4 v0x555f6449de00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6449dee0_0, 0, 5;
    %load/vec4 v0x555f6449e180_0;
    %store/vec4 v0x555f6449dd00_0, 0, 32;
    %fork TD_bench.uut.BEQ, S_0x555f6449db20;
    %join;
    %end;
S_0x555f6449e360 .scope task, "BGE" "BGE" 4 336, 4 336 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449e540_0 .var "imm", 31 0;
v0x555f6449e640_0 .var "rs1", 4 0;
v0x555f6449e720_0 .var "rs2", 4 0;
TD_bench.uut.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x555f644a0650_0, 0, 7;
    %load/vec4 v0x555f6449e640_0;
    %store/vec4 v0x555f644a0740_0, 0, 5;
    %load/vec4 v0x555f6449e720_0;
    %store/vec4 v0x555f644a0820_0, 0, 5;
    %load/vec4 v0x555f6449e540_0;
    %store/vec4 v0x555f644a0570_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555f644a0470_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x555f644a0290;
    %join;
    %end;
S_0x555f6449e7e0 .scope task, "BGEU" "BGEU" 4 354, 4 354 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449e9c0_0 .var "imm", 31 0;
v0x555f6449eac0_0 .var "rs1", 4 0;
v0x555f6449eba0_0 .var "rs2", 4 0;
TD_bench.uut.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x555f644a0650_0, 0, 7;
    %load/vec4 v0x555f6449eac0_0;
    %store/vec4 v0x555f644a0740_0, 0, 5;
    %load/vec4 v0x555f6449eba0_0;
    %store/vec4 v0x555f644a0820_0, 0, 5;
    %load/vec4 v0x555f6449e9c0_0;
    %store/vec4 v0x555f644a0570_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555f644a0470_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x555f644a0290;
    %join;
    %end;
S_0x555f6449ec60 .scope task, "BGT" "BGT" 4 774, 4 774 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449edf0_0 .var "imm", 31 0;
v0x555f6449eef0_0 .var "rs1", 4 0;
v0x555f6449efd0_0 .var "rs2", 4 0;
TD_bench.uut.BGT ;
    %load/vec4 v0x555f6449efd0_0;
    %store/vec4 v0x555f6449f3a0_0, 0, 5;
    %load/vec4 v0x555f6449eef0_0;
    %store/vec4 v0x555f6449f480_0, 0, 5;
    %load/vec4 v0x555f6449edf0_0;
    %store/vec4 v0x555f6449f2a0_0, 0, 32;
    %fork TD_bench.uut.BLT, S_0x555f6449f0c0;
    %join;
    %end;
S_0x555f6449f0c0 .scope task, "BLT" "BLT" 4 327, 4 327 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449f2a0_0 .var "imm", 31 0;
v0x555f6449f3a0_0 .var "rs1", 4 0;
v0x555f6449f480_0 .var "rs2", 4 0;
TD_bench.uut.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x555f644a0650_0, 0, 7;
    %load/vec4 v0x555f6449f3a0_0;
    %store/vec4 v0x555f644a0740_0, 0, 5;
    %load/vec4 v0x555f6449f480_0;
    %store/vec4 v0x555f644a0820_0, 0, 5;
    %load/vec4 v0x555f6449f2a0_0;
    %store/vec4 v0x555f644a0570_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555f644a0470_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x555f644a0290;
    %join;
    %end;
S_0x555f6449f570 .scope task, "BLTU" "BLTU" 4 345, 4 345 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449f750_0 .var "imm", 31 0;
v0x555f6449f850_0 .var "rs1", 4 0;
v0x555f6449f930_0 .var "rs2", 4 0;
TD_bench.uut.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x555f644a0650_0, 0, 7;
    %load/vec4 v0x555f6449f850_0;
    %store/vec4 v0x555f644a0740_0, 0, 5;
    %load/vec4 v0x555f6449f930_0;
    %store/vec4 v0x555f644a0820_0, 0, 5;
    %load/vec4 v0x555f6449f750_0;
    %store/vec4 v0x555f644a0570_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555f644a0470_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x555f644a0290;
    %join;
    %end;
S_0x555f6449fa20 .scope task, "BNE" "BNE" 4 318, 4 318 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f6449fc00_0 .var "imm", 31 0;
v0x555f6449fd00_0 .var "rs1", 4 0;
v0x555f6449fde0_0 .var "rs2", 4 0;
TD_bench.uut.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x555f644a0650_0, 0, 7;
    %load/vec4 v0x555f6449fd00_0;
    %store/vec4 v0x555f644a0740_0, 0, 5;
    %load/vec4 v0x555f6449fde0_0;
    %store/vec4 v0x555f644a0820_0, 0, 5;
    %load/vec4 v0x555f6449fc00_0;
    %store/vec4 v0x555f644a0570_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555f644a0470_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x555f644a0290;
    %join;
    %end;
S_0x555f6449fed0 .scope task, "BNEZ" "BNEZ" 4 766, 4 766 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a00b0_0 .var "imm", 31 0;
v0x555f644a01b0_0 .var "rs1", 4 0;
TD_bench.uut.BNEZ ;
    %load/vec4 v0x555f644a01b0_0;
    %store/vec4 v0x555f6449fd00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6449fde0_0, 0, 5;
    %load/vec4 v0x555f644a00b0_0;
    %store/vec4 v0x555f6449fc00_0, 0, 32;
    %fork TD_bench.uut.BNE, S_0x555f6449fa20;
    %join;
    %end;
S_0x555f644a0290 .scope task, "BType" "BType" 4 297, 4 297 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a0470_0 .var "funct3", 2 0;
v0x555f644a0570_0 .var "imm", 31 0;
v0x555f644a0650_0 .var "opcode", 6 0;
v0x555f644a0740_0 .var "rs1", 4 0;
v0x555f644a0820_0 .var "rs2", 4 0;
TD_bench.uut.BType ;
    %load/vec4 v0x555f644a0570_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x555f644a0570_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a0820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a0740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a0470_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a0570_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a0570_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a0650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a0950 .scope task, "CALL" "CALL" 4 720, 4 720 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a0b30_0 .var "offset", 31 0;
TD_bench.uut.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x555f6449da40_0, 0, 5;
    %load/vec4 v0x555f644a0b30_0;
    %store/vec4 v0x555f6449d940_0, 0, 32;
    %fork TD_bench.uut.AUIPC, S_0x555f6449d710;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555f644a5750_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x555f644a5830_0, 0, 5;
    %load/vec4 v0x555f644a0b30_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x555f644a5650_0, 0, 32;
    %fork TD_bench.uut.JALR, S_0x555f644a5260;
    %join;
    %end;
S_0x555f644a0c30 .scope task, "CSRRC" "CSRRC" 4 553, 4 553 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a0e10_0 .var "csr", 11 0;
v0x555f644a0f10_0 .var "rd", 4 0;
v0x555f644a0ff0_0 .var "rs1", 4 0;
TD_bench.uut.CSRRC ;
    %load/vec4 v0x555f644a0e10_0;
    %load/vec4 v0x555f644a0ff0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v0x555f644a0f10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a10b0 .scope task, "CSRRCI" "CSRRCI" 4 583, 4 583 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a1290_0 .var "csr", 11 0;
v0x555f644a1390_0 .var "imm", 31 0;
v0x555f644a1470_0 .var "rd", 4 0;
TD_bench.uut.CSRRCI ;
    %load/vec4 v0x555f644a1290_0;
    %load/vec4 v0x555f644a1390_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v0x555f644a1470_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a1560 .scope task, "CSRRS" "CSRRS" 4 543, 4 543 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a1740_0 .var "csr", 11 0;
v0x555f644a1840_0 .var "rd", 4 0;
v0x555f644a1920_0 .var "rs1", 4 0;
TD_bench.uut.CSRRS ;
    %load/vec4 v0x555f644a1740_0;
    %load/vec4 v0x555f644a1920_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v0x555f644a1840_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a1a10 .scope task, "CSRRSI" "CSRRSI" 4 573, 4 573 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a1bf0_0 .var "csr", 11 0;
v0x555f644a1cf0_0 .var "imm", 31 0;
v0x555f644a1dd0_0 .var "rd", 4 0;
TD_bench.uut.CSRRSI ;
    %load/vec4 v0x555f644a1bf0_0;
    %load/vec4 v0x555f644a1cf0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v0x555f644a1dd0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a1ec0 .scope task, "CSRRW" "CSRRW" 4 533, 4 533 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a20a0_0 .var "csr", 11 0;
v0x555f644a21a0_0 .var "rd", 4 0;
v0x555f644a2280_0 .var "rs1", 4 0;
TD_bench.uut.CSRRW ;
    %load/vec4 v0x555f644a20a0_0;
    %load/vec4 v0x555f644a2280_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v0x555f644a21a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a2370 .scope task, "CSRRWI" "CSRRWI" 4 563, 4 563 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a2550_0 .var "csr", 11 0;
v0x555f644a2650_0 .var "imm", 31 0;
v0x555f644a2730_0 .var "rd", 4 0;
TD_bench.uut.CSRRWI ;
    %load/vec4 v0x555f644a2550_0;
    %load/vec4 v0x555f644a2650_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v0x555f644a2730_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a2820 .scope module, "CW" "Clockworks" 3 236, 5 1 0, S_0x555f64473ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "resetn";
P_0x555f644a2a00 .param/l "SLOW" 0 5 10, +C4<00000000000000000000000000010011>;
v0x555f644a2f80_0 .net "CLK", 0 0, v0x555f644b5830_0;  alias, 1 drivers
v0x555f644a3060_0 .net "RESET", 0 0, L_0x7ff8fd4a6018;  alias, 1 drivers
v0x555f644a3120_0 .net "clk", 0 0, L_0x555f644cc6c0;  alias, 1 drivers
v0x555f644a31f0_0 .net "resetn", 0 0, L_0x555f644cc7b0;  alias, 1 drivers
L_0x555f644cc7b0 .reduce/nor L_0x7ff8fd4a6018;
S_0x555f644a2b70 .scope generate, "genblk1" "genblk1" 5 14, 5 14 0, S_0x555f644a2820;
 .timescale -9 -11;
P_0x555f644a2d70 .param/l "slowBit" 1 5 18, +C4<000000000000000000000000000001111>;
v0x555f644a2e80_0 .var "slow_CLK", 15 0;
E_0x555f64477780 .event posedge, v0x555f644a2f80_0;
L_0x555f644cc6c0 .part v0x555f644a2e80_0, 15, 1;
S_0x555f644a3360 .scope task, "DATAB" "DATAB" 4 791, 4 791 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a3540_0 .var "b1", 7 0;
v0x555f644a3640_0 .var "b2", 7 0;
v0x555f644a3720_0 .var "b3", 7 0;
v0x555f644a37e0_0 .var "b4", 7 0;
TD_bench.uut.DATAB ;
    %load/vec4 v0x555f644a3540_0;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x555f644afdd0, 4, 5;
    %load/vec4 v0x555f644a3640_0;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x555f644afdd0, 4, 5;
    %load/vec4 v0x555f644a3720_0;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x555f644afdd0, 4, 5;
    %load/vec4 v0x555f644a37e0_0;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x555f644afdd0, 4, 5;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a38c0 .scope task, "DATAW" "DATAW" 4 783, 4 783 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a3aa0_0 .var "w", 31 0;
TD_bench.uut.DATAW ;
    %load/vec4 v0x555f644a3aa0_0;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a3ba0 .scope task, "EBREAK" "EBREAK" 4 526, 4 526 0, S_0x555f64473ce0;
 .timescale -9 -11;
TD_bench.uut.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a3d80 .scope task, "ECALL" "ECALL" 4 519, 4 519 0, S_0x555f64473ce0;
 .timescale -9 -11;
TD_bench.uut.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a3f60 .scope task, "FENCE" "FENCE" 4 503, 4 503 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a4140_0 .var "pred", 3 0;
v0x555f644a4240_0 .var "succ", 3 0;
TD_bench.uut.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x555f644a4140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a4240_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a4320 .scope task, "FENCE_I" "FENCE_I" 4 512, 4 512 0, S_0x555f64473ce0;
 .timescale -9 -11;
TD_bench.uut.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a4500 .scope task, "IType" "IType" 4 160, 4 160 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a46e0_0 .var "funct3", 2 0;
v0x555f644a47e0_0 .var "imm", 31 0;
v0x555f644a48c0_0 .var "opcode", 6 0;
v0x555f644a49b0_0 .var "rd", 4 0;
v0x555f644a4a90_0 .var "rs1", 4 0;
TD_bench.uut.IType ;
    %load/vec4 v0x555f644a47e0_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x555f644a4a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a46e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a49b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a48c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a4bc0 .scope task, "J" "J" 4 742, 4 742 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a4da0_0 .var "imm", 31 0;
TD_bench.uut.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f644a5180_0, 0, 5;
    %load/vec4 v0x555f644a4da0_0;
    %store/vec4 v0x555f644a5080_0, 0, 32;
    %fork TD_bench.uut.JAL, S_0x555f644a4ea0;
    %join;
    %end;
S_0x555f644a4ea0 .scope task, "JAL" "JAL" 4 272, 4 272 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a5080_0 .var "imm", 31 0;
v0x555f644a5180_0 .var "rd", 4 0;
TD_bench.uut.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x555f644a5f90_0, 0, 7;
    %load/vec4 v0x555f644a5180_0;
    %store/vec4 v0x555f644a6070_0, 0, 5;
    %load/vec4 v0x555f644a5080_0;
    %store/vec4 v0x555f644a5e90_0, 0, 32;
    %fork TD_bench.uut.JType, S_0x555f644a5cb0;
    %join;
    %end;
S_0x555f644a5260 .scope task, "JALR" "JALR" 4 282, 4 282 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a5650_0 .var "imm", 31 0;
v0x555f644a5750_0 .var "rd", 4 0;
v0x555f644a5830_0 .var "rs1", 4 0;
TD_bench.uut.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f644a5750_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f644a5830_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f644a5650_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f644a58f0 .scope task, "JR" "JR" 4 750, 4 750 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a5ad0_0 .var "imm", 31 0;
v0x555f644a5bd0_0 .var "rs1", 4 0;
TD_bench.uut.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f644a5750_0, 0, 5;
    %load/vec4 v0x555f644a5bd0_0;
    %store/vec4 v0x555f644a5830_0, 0, 5;
    %load/vec4 v0x555f644a5ad0_0;
    %store/vec4 v0x555f644a5650_0, 0, 32;
    %fork TD_bench.uut.JALR, S_0x555f644a5260;
    %join;
    %end;
S_0x555f644a5cb0 .scope task, "JType" "JType" 4 262, 4 262 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a5e90_0 .var "imm", 31 0;
v0x555f644a5f90_0 .var "opcode", 6 0;
v0x555f644a6070_0 .var "rd", 4 0;
TD_bench.uut.JType ;
    %load/vec4 v0x555f644a5e90_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x555f644a5e90_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a5e90_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a5e90_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a6070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a5f90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a6160 .scope task, "LB" "LB" 4 401, 4 401 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a6340_0 .var "imm", 31 0;
v0x555f644a6440_0 .var "rd", 4 0;
v0x555f644a6520_0 .var "rs1", 4 0;
TD_bench.uut.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f644a6440_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f644a6520_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f644a6340_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f644a6610 .scope task, "LBU" "LBU" 4 428, 4 428 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a67f0_0 .var "imm", 31 0;
v0x555f644a68f0_0 .var "rd", 4 0;
v0x555f644a69d0_0 .var "rs1", 4 0;
TD_bench.uut.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f644a68f0_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f644a69d0_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f644a67f0_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f644a6ac0 .scope task, "LH" "LH" 4 410, 4 410 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a6ca0_0 .var "imm", 31 0;
v0x555f644a6da0_0 .var "rd", 4 0;
v0x555f644a6e80_0 .var "rs1", 4 0;
TD_bench.uut.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f644a6da0_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f644a6e80_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f644a6ca0_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f644a6f70 .scope task, "LHU" "LHU" 4 437, 4 437 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a7150_0 .var "imm", 31 0;
v0x555f644a7250_0 .var "rd", 4 0;
v0x555f644a7330_0 .var "rs1", 4 0;
TD_bench.uut.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f644a7250_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f644a7330_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f644a7150_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f644a7420 .scope task, "LI" "LI" 4 703, 4 703 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a7600_0 .var "imm", 31 0;
v0x555f644a7700_0 .var "rd", 4 0;
TD_bench.uut.LI ;
    %load/vec4 v0x555f644a7600_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v0x555f644a7700_0;
    %store/vec4 v0x555f6446d840_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6449c810_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6449c8f0_0, 0, 5;
    %fork TD_bench.uut.ADD, S_0x555f64471ea0;
    %join;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 4294965248, 0, 32;
    %load/vec4 v0x555f644a7600_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555f644a7600_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x555f644a7700_0;
    %store/vec4 v0x555f6449cc90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6449cd70_0, 0, 5;
    %load/vec4 v0x555f644a7600_0;
    %store/vec4 v0x555f6449cbb0_0, 0, 32;
    %fork TD_bench.uut.ADDI, S_0x555f6449c9b0;
    %join;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x555f644a7700_0;
    %store/vec4 v0x555f644a7ac0_0, 0, 5;
    %load/vec4 v0x555f644a7600_0;
    %load/vec4 v0x555f644a7600_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x555f644a79c0_0, 0, 32;
    %fork TD_bench.uut.LUI, S_0x555f644a77e0;
    %join;
    %load/vec4 v0x555f644a7600_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v0x555f644a7700_0;
    %store/vec4 v0x555f6449cc90_0, 0, 5;
    %load/vec4 v0x555f644a7700_0;
    %store/vec4 v0x555f6449cd70_0, 0, 5;
    %load/vec4 v0x555f644a7600_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x555f6449cbb0_0, 0, 32;
    %fork TD_bench.uut.ADDI, S_0x555f6449c9b0;
    %join;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %end;
S_0x555f644a77e0 .scope task, "LUI" "LUI" 4 379, 4 379 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a79c0_0 .var "imm", 31 0;
v0x555f644a7ac0_0 .var "rd", 4 0;
TD_bench.uut.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0x555f644aea50_0, 0, 7;
    %load/vec4 v0x555f644a7ac0_0;
    %store/vec4 v0x555f644aeb30_0, 0, 5;
    %load/vec4 v0x555f644a79c0_0;
    %store/vec4 v0x555f644ae950_0, 0, 32;
    %fork TD_bench.uut.UType, S_0x555f644ae770;
    %join;
    %end;
S_0x555f644a7ba0 .scope task, "LW" "LW" 4 419, 4 419 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a7d80_0 .var "imm", 31 0;
v0x555f644a7e80_0 .var "rd", 4 0;
v0x555f644a7f60_0 .var "rs1", 4 0;
TD_bench.uut.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f644a7e80_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f644a7f60_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f644a7d80_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f644a8050 .scope task, "Label" "Label" 4 606, 4 606 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a8230_0 .var/i "L", 31 0;
TD_bench.uut.Label ;
    %load/vec4 v0x555f644a8230_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_41.6, 6;
    %vpi_call 4 611 "$display", "Missing label initialization" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555f644af760_0, 0, 32;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x555f644a8230_0;
    %load/vec4 v0x555f644b4c70_0;
    %cmp/ne;
    %jmp/0xz  T_41.8, 4;
    %vpi_call 4 614 "$display", "Incorrect label initialization" {0 0 0};
    %vpi_call 4 615 "$display", "Expected: %0d    Got: %0d", v0x555f644b4c70_0, v0x555f644a8230_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555f644af760_0, 0, 32;
T_41.8 ;
T_41.7 ;
    %vpi_call 4 618 "$display", "Label:", v0x555f644b4c70_0 {0 0 0};
    %end;
S_0x555f644a8330 .scope function.vec4.s32, "LabelRef" "LabelRef" 4 623, 4 623 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a8510_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_0x555f644a8330
TD_bench.uut.LabelRef ;
    %load/vec4 v0x555f644a8510_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_42.10, 6;
    %vpi_call 4 628 "$display", "Reference to uninitialized label" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555f644af760_0, 0, 32;
T_42.10 ;
    %load/vec4 v0x555f644a8510_0;
    %load/vec4 v0x555f644b4c70_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_0x555f644a86f0 .scope task, "MV" "MV" 4 734, 4 734 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a88d0_0 .var "rd", 4 0;
v0x555f644a89d0_0 .var "rs1", 4 0;
TD_bench.uut.MV ;
    %load/vec4 v0x555f644a88d0_0;
    %store/vec4 v0x555f6446d840_0, 0, 5;
    %load/vec4 v0x555f644a89d0_0;
    %store/vec4 v0x555f6449c810_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6449c8f0_0, 0, 5;
    %fork TD_bench.uut.ADD, S_0x555f64471ea0;
    %join;
    %end;
S_0x555f644a8ab0 .scope task, "NOP" "NOP" 4 692, 4 692 0, S_0x555f64473ce0;
 .timescale -9 -11;
TD_bench.uut.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6446d840_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6449c810_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6449c8f0_0, 0, 5;
    %fork TD_bench.uut.ADD, S_0x555f64471ea0;
    %join;
    %end;
S_0x555f644a8c90 .scope task, "OR" "OR" 4 139, 4 139 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a8e70_0 .var "rd", 4 0;
v0x555f644a8f70_0 .var "rs1", 4 0;
v0x555f644a9050_0 .var "rs2", 4 0;
TD_bench.uut.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f644a8e70_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f644a8f70_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f644a9050_0;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f644a9140 .scope task, "ORI" "ORI" 4 208, 4 208 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a9320_0 .var "imm", 31 0;
v0x555f644a9420_0 .var "rd", 4 0;
v0x555f644a9500_0 .var "rs1", 4 0;
TD_bench.uut.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f644a9420_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f644a9500_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f644a9320_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f644a95f0 .scope task, "RET" "RET" 4 728, 4 728 0, S_0x555f64473ce0;
 .timescale -9 -11;
TD_bench.uut.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f644a5750_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555f644a5830_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f644a5650_0, 0, 32;
    %fork TD_bench.uut.JALR, S_0x555f644a5260;
    %join;
    %end;
S_0x555f644a97d0 .scope task, "RType" "RType" 4 70, 4 70 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644a99b0_0 .var "funct3", 2 0;
v0x555f644a9ab0_0 .var "funct7", 6 0;
v0x555f644a9b90_0 .var "opcode", 6 0;
v0x555f644a9c80_0 .var "rd", 4 0;
v0x555f644a9d60_0 .var "rs1", 4 0;
v0x555f644a9e90_0 .var "rs2", 4 0;
TD_bench.uut.RType ;
    %load/vec4 v0x555f644a9ab0_0;
    %load/vec4 v0x555f644a9e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a9d60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a99b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a9c80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644a9b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644a9f70 .scope task, "SB" "SB" 4 470, 4 470 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644aa150_0 .var "imm", 31 0;
v0x555f644aa250_0 .var "rs1", 4 0;
v0x555f644aa330_0 .var "rs2", 4 0;
TD_bench.uut.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x555f644adb40_0, 0, 7;
    %load/vec4 v0x555f644aa330_0;
    %store/vec4 v0x555f644adc30_0, 0, 5;
    %load/vec4 v0x555f644aa250_0;
    %store/vec4 v0x555f644add10_0, 0, 5;
    %load/vec4 v0x555f644aa150_0;
    %store/vec4 v0x555f644ada60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555f644ad960_0, 0, 3;
    %fork TD_bench.uut.SType, S_0x555f644ad780;
    %join;
    %end;
S_0x555f644aa3f0 .scope task, "SH" "SH" 4 479, 4 479 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644aa5d0_0 .var "imm", 31 0;
v0x555f644aa6d0_0 .var "rs1", 4 0;
v0x555f644aa7b0_0 .var "rs2", 4 0;
TD_bench.uut.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x555f644adb40_0, 0, 7;
    %load/vec4 v0x555f644aa7b0_0;
    %store/vec4 v0x555f644adc30_0, 0, 5;
    %load/vec4 v0x555f644aa6d0_0;
    %store/vec4 v0x555f644add10_0, 0, 5;
    %load/vec4 v0x555f644aa5d0_0;
    %store/vec4 v0x555f644ada60_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555f644ad960_0, 0, 3;
    %fork TD_bench.uut.SType, S_0x555f644ad780;
    %join;
    %end;
S_0x555f644aa8a0 .scope task, "SLL" "SLL" 4 97, 4 97 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644aaa80_0 .var "rd", 4 0;
v0x555f644aab80_0 .var "rs1", 4 0;
v0x555f644aac60_0 .var "rs2", 4 0;
TD_bench.uut.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f644aaa80_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f644aab80_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f644aac60_0;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f644aad50 .scope task, "SLLI" "SLLI" 4 229, 4 229 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644aaf30_0 .var "imm", 31 0;
v0x555f644ab030_0 .var "rd", 4 0;
v0x555f644ab110_0 .var "rs1", 4 0;
TD_bench.uut.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f644ab030_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f644ab110_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f644aaf30_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f644ab200 .scope task, "SLT" "SLT" 4 104, 4 104 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644ab3e0_0 .var "rd", 4 0;
v0x555f644ab4e0_0 .var "rs1", 4 0;
v0x555f644ab5c0_0 .var "rs2", 4 0;
TD_bench.uut.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f644ab3e0_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f644ab4e0_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f644ab5c0_0;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f644ab6b0 .scope task, "SLTI" "SLTI" 4 181, 4 181 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644ab890_0 .var "imm", 31 0;
v0x555f644ab990_0 .var "rd", 4 0;
v0x555f644aba70_0 .var "rs1", 4 0;
TD_bench.uut.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f644ab990_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f644aba70_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f644ab890_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f644abb60 .scope task, "SLTIU" "SLTIU" 4 190, 4 190 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644abd40_0 .var "imm", 31 0;
v0x555f644abe40_0 .var "rd", 4 0;
v0x555f644abf20_0 .var "rs1", 4 0;
TD_bench.uut.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f644abe40_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f644abf20_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f644abd40_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f644ac010 .scope task, "SLTU" "SLTU" 4 111, 4 111 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644ac1f0_0 .var "rd", 4 0;
v0x555f644ac2f0_0 .var "rs1", 4 0;
v0x555f644ac3d0_0 .var "rs2", 4 0;
TD_bench.uut.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f644ac1f0_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f644ac2f0_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f644ac3d0_0;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f644ac4c0 .scope task, "SRA" "SRA" 4 132, 4 132 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644ac6a0_0 .var "rd", 4 0;
v0x555f644ac7a0_0 .var "rs1", 4 0;
v0x555f644ac880_0 .var "rs2", 4 0;
TD_bench.uut.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f644ac6a0_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f644ac7a0_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f644ac880_0;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f644ac970 .scope task, "SRAI" "SRAI" 4 247, 4 247 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644acb50_0 .var "imm", 31 0;
v0x555f644acc50_0 .var "rd", 4 0;
v0x555f644acd30_0 .var "rs1", 4 0;
TD_bench.uut.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f644acc50_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f644acd30_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f644acb50_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f644ace20 .scope task, "SRL" "SRL" 4 125, 4 125 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644ad000_0 .var "rd", 4 0;
v0x555f644ad100_0 .var "rs1", 4 0;
v0x555f644ad1e0_0 .var "rs2", 4 0;
TD_bench.uut.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f644ad000_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f644ad100_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f644ad1e0_0;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f644ad2d0 .scope task, "SRLI" "SRLI" 4 238, 4 238 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644ad4b0_0 .var "imm", 31 0;
v0x555f644ad5b0_0 .var "rd", 4 0;
v0x555f644ad690_0 .var "rs1", 4 0;
TD_bench.uut.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f644ad5b0_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f644ad690_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f644ad4b0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f644ad780 .scope task, "SType" "SType" 4 452, 4 452 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644ad960_0 .var "funct3", 2 0;
v0x555f644ada60_0 .var "imm", 31 0;
v0x555f644adb40_0 .var "opcode", 6 0;
v0x555f644adc30_0 .var "rs1", 4 0;
v0x555f644add10_0 .var "rs2", 4 0;
TD_bench.uut.SType ;
    %load/vec4 v0x555f644ada60_0;
    %parti/s 7, 5, 4;
    %load/vec4 v0x555f644add10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644adc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644ad960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644ada60_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644adb40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644ade40 .scope task, "SUB" "SUB" 4 90, 4 90 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644ae020_0 .var "rd", 4 0;
v0x555f644ae120_0 .var "rs1", 4 0;
v0x555f644ae200_0 .var "rs2", 4 0;
TD_bench.uut.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f644ae020_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f644ae120_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f644ae200_0;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f644ae2c0 .scope task, "SW" "SW" 4 488, 4 488 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644ae4a0_0 .var "imm", 31 0;
v0x555f644ae5a0_0 .var "rs1", 4 0;
v0x555f644ae680_0 .var "rs2", 4 0;
TD_bench.uut.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x555f644adb40_0, 0, 7;
    %load/vec4 v0x555f644ae680_0;
    %store/vec4 v0x555f644adc30_0, 0, 5;
    %load/vec4 v0x555f644ae5a0_0;
    %store/vec4 v0x555f644add10_0, 0, 5;
    %load/vec4 v0x555f644ae4a0_0;
    %store/vec4 v0x555f644ada60_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555f644ad960_0, 0, 3;
    %fork TD_bench.uut.SType, S_0x555f644ad780;
    %join;
    %end;
S_0x555f644ae770 .scope task, "UType" "UType" 4 369, 4 369 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644ae950_0 .var "imm", 31 0;
v0x555f644aea50_0 .var "opcode", 6 0;
v0x555f644aeb30_0 .var "rd", 4 0;
TD_bench.uut.UType ;
    %load/vec4 v0x555f644ae950_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x555f644aeb30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644aea50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555f644b4c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x555f644afdd0, 4, 0;
    %load/vec4 v0x555f644b4c70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
S_0x555f644aec20 .scope task, "XOR" "XOR" 4 118, 4 118 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644aee00_0 .var "rd", 4 0;
v0x555f644aef00_0 .var "rs1", 4 0;
v0x555f644aefe0_0 .var "rs2", 4 0;
TD_bench.uut.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555f644a9b90_0, 0, 7;
    %load/vec4 v0x555f644aee00_0;
    %store/vec4 v0x555f644a9c80_0, 0, 5;
    %load/vec4 v0x555f644aef00_0;
    %store/vec4 v0x555f644a9d60_0, 0, 5;
    %load/vec4 v0x555f644aefe0_0;
    %store/vec4 v0x555f644a9e90_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555f644a99b0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555f644a9ab0_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x555f644a97d0;
    %join;
    %end;
S_0x555f644af0d0 .scope task, "XORI" "XORI" 4 199, 4 199 0, S_0x555f64473ce0;
 .timescale -9 -11;
v0x555f644af2b0_0 .var "imm", 31 0;
v0x555f644af3b0_0 .var "rd", 4 0;
v0x555f644af490_0 .var "rs1", 4 0;
TD_bench.uut.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555f644a48c0_0, 0, 7;
    %load/vec4 v0x555f644af3b0_0;
    %store/vec4 v0x555f644a49b0_0, 0, 5;
    %load/vec4 v0x555f644af490_0;
    %store/vec4 v0x555f644a4a90_0, 0, 5;
    %load/vec4 v0x555f644af2b0_0;
    %store/vec4 v0x555f644a47e0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555f644a46e0_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x555f644a4500;
    %join;
    %end;
S_0x555f644af580 .scope task, "endASM" "endASM" 4 636, 4 636 0, S_0x555f64473ce0;
 .timescale -9 -11;
TD_bench.uut.endASM ;
    %load/vec4 v0x555f644af760_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_67.12, 4;
    %vpi_call 4 642 "$finish" {0 0 0};
T_67.12 ;
    %end;
    .scope S_0x555f644a2b70;
T_68 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555f644a2e80_0, 0, 16;
    %end;
    .thread T_68;
    .scope S_0x555f644a2b70;
T_69 ;
    %wait E_0x555f64477780;
    %load/vec4 v0x555f644a2e80_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555f644a2e80_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_0x555f64473ce0;
T_70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f644afe90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f644af760_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x555f644afc10_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555f644b5420_0, 0, 2;
    %end;
    .thread T_70;
    .scope S_0x555f64473ce0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f644b4c70_0, 0, 32;
    %end;
    .thread T_71;
    .scope S_0x555f64473ce0;
T_72 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555f644a7ac0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555f644a79c0_0, 0, 32;
    %fork TD_bench.uut.LUI, S_0x555f644a77e0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555f644a9420_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555f644a9500_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555f644a9320_0, 0, 32;
    %fork TD_bench.uut.ORI, S_0x555f644a9140;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555f6446d840_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6449c810_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6449c8f0_0, 0, 5;
    %fork TD_bench.uut.ADD, S_0x555f64471ea0;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555f6449cc90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555f6449cd70_0, 0, 5;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x555f6449cbb0_0, 0, 32;
    %fork TD_bench.uut.ADDI, S_0x555f6449c9b0;
    %join;
    %load/vec4 v0x555f644afc10_0;
    %store/vec4 v0x555f644a8230_0, 0, 32;
    %fork TD_bench.uut.Label, S_0x555f644a8050;
    %join;
    %load/vec4 v0x555f644a8230_0;
    %store/vec4 v0x555f644afc10_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555f6449cc90_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555f6449cd70_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555f6449cbb0_0, 0, 32;
    %fork TD_bench.uut.ADDI, S_0x555f6449c9b0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555f6449fd00_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555f6449fde0_0, 0, 5;
    %load/vec4 v0x555f644afc10_0;
    %store/vec4 v0x555f644a8510_0, 0, 32;
    %callf/vec4 TD_bench.uut.LabelRef, S_0x555f644a8330;
    %store/vec4 v0x555f6449fc00_0, 0, 32;
    %fork TD_bench.uut.BNE, S_0x555f6449fa20;
    %join;
    %fork TD_bench.uut.EBREAK, S_0x555f644a3ba0;
    %join;
    %fork TD_bench.uut.endASM, S_0x555f644af580;
    %join;
    %end;
    .thread T_72;
    .scope S_0x555f64473ce0;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f644b4190_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x555f644b4190_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555f644b4190_0;
    %store/vec4a v0x555f644b00b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555f644b4190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555f644b4190_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x555f64473ce0;
T_74 ;
    %wait E_0x555f64383c50;
    %load/vec4 v0x555f644b3ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %jmp T_74.8;
T_74.0 ;
    %load/vec4 v0x555f644b40b0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555f644b4410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.9, 8;
    %load/vec4 v0x555f644b3c80_0;
    %load/vec4 v0x555f644b3d60_0;
    %sub;
    %store/vec4 v0x555f644b3e40_0, 0, 32;
    %jmp T_74.10;
T_74.9 ;
    %load/vec4 v0x555f644b3c80_0;
    %load/vec4 v0x555f644b3d60_0;
    %add;
    %store/vec4 v0x555f644b3e40_0, 0, 32;
T_74.10 ;
    %jmp T_74.8;
T_74.1 ;
    %load/vec4 v0x555f644b3c80_0;
    %ix/getv 4, v0x555f644b5340_0;
    %shiftl 4;
    %store/vec4 v0x555f644b3e40_0, 0, 32;
    %jmp T_74.8;
T_74.2 ;
    %load/vec4 v0x555f644b3c80_0;
    %load/vec4 v0x555f644b3d60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555f644b3e40_0, 0, 32;
    %jmp T_74.8;
T_74.3 ;
    %load/vec4 v0x555f644b3c80_0;
    %load/vec4 v0x555f644b3d60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555f644b3e40_0, 0, 32;
    %jmp T_74.8;
T_74.4 ;
    %load/vec4 v0x555f644b3c80_0;
    %load/vec4 v0x555f644b3d60_0;
    %xor;
    %store/vec4 v0x555f644b3e40_0, 0, 32;
    %jmp T_74.8;
T_74.5 ;
    %load/vec4 v0x555f644b40b0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_74.11, 4;
    %load/vec4 v0x555f644b3c80_0;
    %ix/getv 4, v0x555f644b5340_0;
    %shiftr/s 4;
    %store/vec4 v0x555f644b3e40_0, 0, 32;
    %jmp T_74.12;
T_74.11 ;
    %load/vec4 v0x555f644b3c80_0;
    %ix/getv 4, v0x555f644b5340_0;
    %shiftr 4;
    %store/vec4 v0x555f644b3e40_0, 0, 32;
T_74.12 ;
    %jmp T_74.8;
T_74.6 ;
    %load/vec4 v0x555f644b3c80_0;
    %load/vec4 v0x555f644b3d60_0;
    %or;
    %store/vec4 v0x555f644b3e40_0, 0, 32;
    %jmp T_74.8;
T_74.7 ;
    %load/vec4 v0x555f644b3c80_0;
    %load/vec4 v0x555f644b3d60_0;
    %and;
    %store/vec4 v0x555f644b3e40_0, 0, 32;
    %jmp T_74.8;
T_74.8 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x555f64473ce0;
T_75 ;
    %wait E_0x555f6439bc80;
    %load/vec4 v0x555f644b3ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_75.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_75.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_75.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_75.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f644b5500_0, 0, 1;
    %jmp T_75.7;
T_75.0 ;
    %load/vec4 v0x555f644b4fe0_0;
    %load/vec4 v0x555f644b5180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x555f644b5500_0, 0, 1;
    %jmp T_75.7;
T_75.1 ;
    %load/vec4 v0x555f644b4fe0_0;
    %load/vec4 v0x555f644b5180_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x555f644b5500_0, 0, 1;
    %jmp T_75.7;
T_75.2 ;
    %load/vec4 v0x555f644b4fe0_0;
    %load/vec4 v0x555f644b5180_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x555f644b5500_0, 0, 1;
    %jmp T_75.7;
T_75.3 ;
    %load/vec4 v0x555f644b5180_0;
    %load/vec4 v0x555f644b4fe0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x555f644b5500_0, 0, 1;
    %jmp T_75.7;
T_75.4 ;
    %load/vec4 v0x555f644b4fe0_0;
    %load/vec4 v0x555f644b5180_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x555f644b5500_0, 0, 1;
    %jmp T_75.7;
T_75.5 ;
    %load/vec4 v0x555f644b5180_0;
    %load/vec4 v0x555f644b4fe0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x555f644b5500_0, 0, 1;
    %jmp T_75.7;
T_75.7 ;
    %pop/vec4 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x555f64473ce0;
T_76 ;
    %wait E_0x555f6439ba20;
    %load/vec4 v0x555f644b4590_0;
    %load/vec4 v0x555f644b5500_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x555f644afe90_0;
    %load/vec4 v0x555f644af860_0;
    %add;
    %store/vec4 v0x555f644b4d50_0, 0, 32;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x555f644b4710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x555f644afe90_0;
    %load/vec4 v0x555f644afae0_0;
    %add;
    %store/vec4 v0x555f644b4d50_0, 0, 32;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0x555f644b47d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.4, 8;
    %load/vec4 v0x555f644b4fe0_0;
    %load/vec4 v0x555f644afa40_0;
    %add;
    %store/vec4 v0x555f644b4d50_0, 0, 32;
    %jmp T_76.5;
T_76.4 ;
    %load/vec4 v0x555f644afe90_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555f644b4d50_0, 0, 32;
T_76.5 ;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x555f64473ce0;
T_77 ;
    %wait E_0x555f6439b7d0;
    %load/vec4 v0x555f644b4f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555f644afe90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555f644b5420_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x555f644b56a0_0;
    %load/vec4 v0x555f644b4e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x555f644b55c0_0;
    %load/vec4 v0x555f644b4e30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f644b00b0, 0, 4;
    %load/vec4 v0x555f644b4e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_77.4, 4;
    %load/vec4 v0x555f644b55c0_0;
    %pad/u 8;
    %assign/vec4 v0x555f644b4b90_0, 0;
T_77.4 ;
    %vpi_call 3 180 "$display", "x%0d <= %b", v0x555f644b4e30_0, v0x555f644b55c0_0 {0 0 0};
T_77.2 ;
T_77.1 ;
    %load/vec4 v0x555f644b5420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_77.8, 6;
    %jmp T_77.9;
T_77.6 ;
    %load/vec4 v0x555f644afe90_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x555f644afdd0, 4;
    %assign/vec4 v0x555f644b4270_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555f644b5420_0, 0;
    %jmp T_77.9;
T_77.7 ;
    %load/vec4 v0x555f644b50a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555f644b00b0, 4;
    %assign/vec4 v0x555f644b4fe0_0, 0;
    %load/vec4 v0x555f644b5260_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555f644b00b0, 4;
    %assign/vec4 v0x555f644b5180_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555f644b5420_0, 0;
    %jmp T_77.9;
T_77.8 ;
    %load/vec4 v0x555f644b4a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.10, 8;
    %load/vec4 v0x555f644b4d50_0;
    %assign/vec4 v0x555f644afe90_0, 0;
T_77.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555f644b5420_0, 0;
    %load/vec4 v0x555f644b4a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.12, 8;
    %vpi_call 3 200 "$finish" {0 0 0};
T_77.12 ;
    %jmp T_77.9;
T_77.9 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0x555f64470d20;
T_78 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f644b5aa0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555f644b5c30_0, 0, 8;
    %end;
    .thread T_78;
    .scope S_0x555f64470d20;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f644b5830_0, 0, 1;
T_79.0 ;
    %delay 100, 0;
    %load/vec4 v0x555f644b5830_0;
    %inv;
    %store/vec4 v0x555f644b5830_0, 0, 1;
    %load/vec4 v0x555f644b58f0_0;
    %load/vec4 v0x555f644b5c30_0;
    %cmp/ne;
    %jmp/0xz  T_79.1, 4;
    %vpi_call 2 25 "$display", "LEDS = %b", v0x555f644b58f0_0 {0 0 0};
T_79.1 ;
    %load/vec4 v0x555f644b58f0_0;
    %assign/vec4 v0x555f644b5c30_0, 0;
    %jmp T_79.0;
    %end;
    .thread T_79;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "src/TB_RiscV.v";
    "src/RiscV.v";
    "src//Extern/RiscvAssembler.v";
    "src//Extern/ClockworksArty.v";
