/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az264-321
+ date
Sun Dec 11 03:34:51 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1670729691
+ CACTUS_STARTTIME=1670729691
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Dec 11 2022 (03:26:29)
Run date:          Dec 11 2022 (03:34:52+0000)
Run host:          fv-az264-321.ca02foy5wcnuvlrvrz2wi3p2og.dx.internal.cloudapp.net (pid=103733)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az264-321
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110656KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=ccc6c379-aa07-cb47-ba3e-3c41a1e0fb68, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1023-azure, OSVersion="#29~20.04.1-Ubuntu SMP Wed Oct 26 19:18:25 UTC 2022", HostName=fv-az264-321, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110656KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00523504 sec
      iterations=10000000... time=0.0317017 sec
      iterations=100000000... time=0.337025 sec
      iterations=300000000... time=0.947241 sec
      iterations=600000000... time=1.92028 sec
      iterations=600000000... time=1.40622 sec
      result: 2.33438 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00328257 sec
      iterations=10000000... time=0.0343331 sec
      iterations=100000000... time=0.344331 sec
      iterations=300000000... time=1.0081 sec
      result: 9.52287 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200244 sec
      iterations=10000000... time=0.0208315 sec
      iterations=100000000... time=0.21774 sec
      iterations=500000000... time=1.09894 sec
      result: 7.27972 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149103 sec
      iterations=10000... time=0.00181944 sec
      iterations=100000... time=0.0154222 sec
      iterations=1000000... time=0.155712 sec
      iterations=7000000... time=1.1651 sec
      result: 1.66443 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000456212 sec
      iterations=10000... time=0.00458202 sec
      iterations=100000... time=0.0470378 sec
      iterations=1000000... time=0.478044 sec
      iterations=2000000... time=0.946967 sec
      iterations=4000000... time=1.9029 sec
      result: 4.75725 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.001e-06 sec
      iterations=100... time=2.76e-05 sec
      iterations=1000... time=0.000321308 sec
      iterations=10000... time=0.00358269 sec
      iterations=100000... time=0.030538 sec
      iterations=1000000... time=0.31554 sec
      iterations=3000000... time=0.974547 sec
      iterations=6000000... time=1.88913 sec
      result: 78.0549 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.601e-06 sec
      iterations=10... time=4.4601e-05 sec
      iterations=100... time=0.000450212 sec
      iterations=1000... time=0.00451392 sec
      iterations=10000... time=0.045326 sec
      iterations=100000... time=0.467533 sec
      iterations=200000... time=1.02773 sec
      result: 38.2608 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=2.83e-05 sec
      iterations=100000... time=0.000283608 sec
      iterations=1000000... time=0.00314058 sec
      iterations=10000000... time=0.0312668 sec
      iterations=100000000... time=0.311735 sec
      iterations=400000000... time=1.27826 sec
      result: 0.399457 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.09e-05 sec
      iterations=10000... time=0.000185405 sec
      iterations=100000... time=0.00206275 sec
      iterations=1000000... time=0.0195823 sec
      iterations=10000000... time=0.199343 sec
      iterations=60000000... time=1.16148 sec
      result: 2.41975 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=3.0901e-05 sec
      iterations=1000... time=0.000305208 sec
      iterations=10000... time=0.00323078 sec
      iterations=100000... time=0.0348604 sec
      iterations=1000000... time=0.329495 sec
      iterations=3000000... time=0.99815 sec
      iterations=6000000... time=1.9999 sec
      result: 73.7316 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=9.7202e-05 sec
      iterations=100... time=0.000926224 sec
      iterations=1000... time=0.00852212 sec
      iterations=10000... time=0.0881211 sec
      iterations=100000... time=0.879861 sec
      iterations=200000... time=1.78465 sec
      result: 22.0332 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.46e-05 sec
      iterations=10... time=0.000231806 sec
      iterations=100... time=0.00221645 sec
      iterations=1000... time=0.023232 sec
      iterations=10000... time=0.227877 sec
      iterations=50000... time=1.17612 sec
      result: 0.0734616 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.99e-05 sec
      iterations=10... time=0.000402409 sec
      iterations=100... time=0.00354229 sec
      iterations=1000... time=0.0377576 sec
      iterations=10000... time=0.398919 sec
      iterations=30000... time=1.19585 sec
      result: 0.305232 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.0041377 sec
      iterations=10... time=0.0420792 sec
      iterations=100... time=0.442178 sec
      iterations=200... time=0.892576 sec
      iterations=400... time=1.7919 sec
      result: 0.330719 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00398184 sec
      iterations=10000000... time=0.0309605 sec
      iterations=100000000... time=0.317364 sec
      iterations=300000000... time=0.959708 sec
      iterations=600000000... time=1.9159 sec
      iterations=600000000... time=1.42622 sec
      result: 2.45063 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00391025 sec
      iterations=10000000... time=0.0344264 sec
      iterations=100000000... time=0.343939 sec
      iterations=300000000... time=1.03552 sec
      result: 9.27069 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00220261 sec
      iterations=10000000... time=0.0210709 sec
      iterations=100000000... time=0.218296 sec
      iterations=500000000... time=1.10026 sec
      result: 7.27099 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000143704 sec
      iterations=10000... time=0.00156044 sec
      iterations=100000... time=0.015762 sec
      iterations=1000000... time=0.156936 sec
      iterations=7000000... time=1.12003 sec
      result: 1.60004 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000452611 sec
      iterations=10000... time=0.00452077 sec
      iterations=100000... time=0.046518 sec
      iterations=1000000... time=0.478629 sec
      iterations=2000000... time=0.965929 sec
      iterations=4000000... time=1.934 sec
      result: 4.83501 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=2.9501e-05 sec
      iterations=1000... time=0.000292958 sec
      iterations=10000... time=0.00322418 sec
      iterations=100000... time=0.0309869 sec
      iterations=1000000... time=0.309873 sec
      iterations=4000000... time=1.28994 sec
      result: 76.2085 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.35e-06 sec
      iterations=10... time=4.5851e-05 sec
      iterations=100... time=0.000467611 sec
      iterations=1000... time=0.00446946 sec
      iterations=10000... time=0.0467015 sec
      iterations=100000... time=0.449492 sec
      iterations=200000... time=0.898034 sec
      iterations=400000... time=1.80986 sec
      result: 43.4527 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.001e-06 sec
      iterations=10000... time=3.0001e-05 sec
      iterations=100000... time=0.000318108 sec
      iterations=1000000... time=0.00312393 sec
      iterations=10000000... time=0.0317826 sec
      iterations=100000000... time=0.328727 sec
      iterations=300000000... time=0.976398 sec
      iterations=600000000... time=1.91961 sec
      result: 0.399919 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.055e-05 sec
      iterations=10000... time=0.000184803 sec
      iterations=100000... time=0.00229829 sec
      iterations=1000000... time=0.0187416 sec
      iterations=10000000... time=0.19078 sec
      iterations=60000000... time=1.16064 sec
      result: 2.418 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=3.07e-05 sec
      iterations=1000... time=0.000315805 sec
      iterations=10000... time=0.00373731 sec
      iterations=100000... time=0.0333661 sec
      iterations=1000000... time=0.329285 sec
      iterations=3000000... time=0.990536 sec
      iterations=6000000... time=1.95161 sec
      result: 75.556 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=8.2652e-05 sec
      iterations=100... time=0.000877214 sec
      iterations=1000... time=0.00870494 sec
      iterations=10000... time=0.0861467 sec
      iterations=100000... time=0.879545 sec
      iterations=200000... time=1.73657 sec
      result: 22.6433 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.95e-06 sec
      iterations=10... time=9.7502e-05 sec
      iterations=100... time=0.000245656 sec
      iterations=1000... time=0.00513408 sec
      iterations=10000... time=0.0319937 sec
      iterations=100000... time=0.285515 sec
      iterations=400000... time=1.0943 sec
      result: 0.266472 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.14505e-05 sec
      iterations=10... time=0.000129303 sec
      iterations=100... time=0.00296397 sec
      iterations=1000... time=0.0131887 sec
      iterations=10000... time=0.127511 sec
      iterations=90000... time=1.20685 sec
      result: 0.434916 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00105603 sec
      iterations=10... time=0.0112816 sec
      iterations=100... time=0.112816 sec
      iterations=1000... time=1.13086 sec
      result: 1.31011 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sun Dec 11 03:36:00 UTC 2022
+ echo Done.
Done.
  Elapsed time: 69.0 s
