// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sw_pe_array_receive_match (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        matchs_0_V_dout,
        matchs_0_V_empty_n,
        matchs_0_V_read,
        matchs_1_V_dout,
        matchs_1_V_empty_n,
        matchs_1_V_read,
        matchs_2_V_dout,
        matchs_2_V_empty_n,
        matchs_2_V_read,
        matchs_3_V_dout,
        matchs_3_V_empty_n,
        matchs_3_V_read,
        matchs_4_V_dout,
        matchs_4_V_empty_n,
        matchs_4_V_read,
        matchs_5_V_dout,
        matchs_5_V_empty_n,
        matchs_5_V_read,
        matchs_6_V_dout,
        matchs_6_V_empty_n,
        matchs_6_V_read,
        matchs_7_V_dout,
        matchs_7_V_empty_n,
        matchs_7_V_read,
        matchs_8_V_dout,
        matchs_8_V_empty_n,
        matchs_8_V_read,
        matchs_9_V_dout,
        matchs_9_V_empty_n,
        matchs_9_V_read,
        matchs_10_V_dout,
        matchs_10_V_empty_n,
        matchs_10_V_read,
        matchs_11_V_dout,
        matchs_11_V_empty_n,
        matchs_11_V_read,
        matchs_12_V_dout,
        matchs_12_V_empty_n,
        matchs_12_V_read,
        matchs_13_V_dout,
        matchs_13_V_empty_n,
        matchs_13_V_read,
        matchs_14_V_dout,
        matchs_14_V_empty_n,
        matchs_14_V_read,
        peArr_blockMatchs_V_din,
        peArr_blockMatchs_V_full_n,
        peArr_blockMatchs_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 8'b1;
parameter    ap_ST_st2_fsm_1 = 8'b10;
parameter    ap_ST_st3_fsm_2 = 8'b100;
parameter    ap_ST_st4_fsm_3 = 8'b1000;
parameter    ap_ST_pp0_stg0_fsm_4 = 8'b10000;
parameter    ap_ST_st9_fsm_5 = 8'b100000;
parameter    ap_ST_pp1_stg0_fsm_6 = 8'b1000000;
parameter    ap_ST_st12_fsm_7 = 8'b10000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv8_E = 8'b1110;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] matchs_0_V_dout;
input   matchs_0_V_empty_n;
output   matchs_0_V_read;
input  [31:0] matchs_1_V_dout;
input   matchs_1_V_empty_n;
output   matchs_1_V_read;
input  [31:0] matchs_2_V_dout;
input   matchs_2_V_empty_n;
output   matchs_2_V_read;
input  [31:0] matchs_3_V_dout;
input   matchs_3_V_empty_n;
output   matchs_3_V_read;
input  [31:0] matchs_4_V_dout;
input   matchs_4_V_empty_n;
output   matchs_4_V_read;
input  [31:0] matchs_5_V_dout;
input   matchs_5_V_empty_n;
output   matchs_5_V_read;
input  [31:0] matchs_6_V_dout;
input   matchs_6_V_empty_n;
output   matchs_6_V_read;
input  [31:0] matchs_7_V_dout;
input   matchs_7_V_empty_n;
output   matchs_7_V_read;
input  [31:0] matchs_8_V_dout;
input   matchs_8_V_empty_n;
output   matchs_8_V_read;
input  [31:0] matchs_9_V_dout;
input   matchs_9_V_empty_n;
output   matchs_9_V_read;
input  [31:0] matchs_10_V_dout;
input   matchs_10_V_empty_n;
output   matchs_10_V_read;
input  [31:0] matchs_11_V_dout;
input   matchs_11_V_empty_n;
output   matchs_11_V_read;
input  [31:0] matchs_12_V_dout;
input   matchs_12_V_empty_n;
output   matchs_12_V_read;
input  [31:0] matchs_13_V_dout;
input   matchs_13_V_empty_n;
output   matchs_13_V_read;
input  [31:0] matchs_14_V_dout;
input   matchs_14_V_empty_n;
output   matchs_14_V_read;
output  [31:0] peArr_blockMatchs_V_din;
input   peArr_blockMatchs_V_full_n;
output   peArr_blockMatchs_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg matchs_0_V_read;
reg matchs_1_V_read;
reg matchs_2_V_read;
reg matchs_3_V_read;
reg matchs_4_V_read;
reg matchs_5_V_read;
reg matchs_6_V_read;
reg matchs_7_V_read;
reg matchs_8_V_read;
reg matchs_9_V_read;
reg matchs_10_V_read;
reg matchs_11_V_read;
reg matchs_12_V_read;
reg matchs_13_V_read;
reg matchs_14_V_read;
reg[31:0] peArr_blockMatchs_V_din;
reg peArr_blockMatchs_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm = 8'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_27;
reg   [2:0] i_0_i_reg_527;
reg   [2:0] l_reg_591;
reg   [31:0] reg_606;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_111;
wire   [3:0] tmp_29_fu_709_p1;
reg   [0:0] tmp_phi_fu_444_p30;
reg    ap_sig_bdd_232;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_4;
reg    ap_sig_bdd_241;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [3:0] tmp_29_reg_829;
reg   [0:0] exitcond_i_reg_837;
reg    ap_sig_bdd_333;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [31:0] reg_612;
reg   [31:0] reg_618;
reg   [31:0] reg_624;
reg   [31:0] reg_630;
reg   [31:0] reg_636;
reg   [31:0] reg_642;
reg   [31:0] reg_648;
reg   [31:0] reg_654;
reg   [31:0] reg_660;
reg   [31:0] reg_666;
reg   [31:0] reg_672;
reg   [31:0] reg_678;
reg   [31:0] reg_684;
reg   [31:0] reg_690;
wire   [2:0] matchBuf_addr_gep_fu_414_p3;
reg   [2:0] matchBuf_addr_reg_818;
reg    ap_sig_bdd_420;
reg   [7:0] j_load_reg_823;
wire   [0:0] tmp_s_fu_713_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_432;
wire   [0:0] exitcond_i_fu_719_p2;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_837_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_837_pp0_it2;
wire   [2:0] i_fu_725_p2;
reg   [2:0] i_reg_841;
reg   [2:0] ap_reg_ppstg_i_reg_841_pp0_it1;
reg   [2:0] ap_reg_ppstg_i_reg_841_pp0_it2;
wire   [0:0] tmp_17_fu_735_p2;
reg    ap_sig_cseq_ST_st9_fsm_5;
reg    ap_sig_bdd_452;
wire   [0:0] tmp_21_fu_741_p2;
wire   [0:0] exitcond_fu_781_p2;
reg   [0:0] exitcond_reg_855;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_6;
reg    ap_sig_bdd_465;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_sig_bdd_472;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
wire   [2:0] l_1_fu_787_p2;
reg   [2:0] matchBuf_address0;
reg    matchBuf_ce0;
reg    matchBuf_we0;
reg   [31:0] matchBuf_d0;
wire   [31:0] matchBuf_q0;
reg   [31:0] tmp_51_reg_491;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_562;
reg   [2:0] i_0_i_phi_fu_531_p4;
wire   [31:0] ap_reg_phiprechg_tmp_61_reg_538pp0_it2;
reg   [31:0] ap_reg_phiprechg_tmp_61_reg_538pp0_it3;
reg   [1:0] getPeMatchFlag_reg_574;
wire   [63:0] tmp_19_fu_731_p1;
wire   [63:0] tmp_24_fu_793_p1;
reg    ap_sig_cseq_ST_st12_fsm_7;
reg    ap_sig_bdd_691;
wire   [0:0] tmp_22_fu_798_p2;
reg    ap_sig_bdd_697;
reg   [7:0] peOver_cnt_fu_184;
wire   [7:0] peOver_cnt_1_fu_747_p2;
reg   [7:0] j_fu_188;
wire   [7:0] j_1_fu_768_p3;
wire   [0:0] tmp_20_fu_758_p2;
wire   [7:0] j_2_fu_763_p2;
reg   [7:0] ap_NS_fsm;
reg    ap_sig_bdd_591;
reg    ap_sig_bdd_594;
reg    ap_sig_bdd_596;
reg    ap_sig_bdd_598;
reg    ap_sig_bdd_600;
reg    ap_sig_bdd_602;
reg    ap_sig_bdd_604;
reg    ap_sig_bdd_606;
reg    ap_sig_bdd_608;
reg    ap_sig_bdd_610;
reg    ap_sig_bdd_612;
reg    ap_sig_bdd_614;
reg    ap_sig_bdd_616;
reg    ap_sig_bdd_618;
reg    ap_sig_bdd_620;
reg    ap_sig_bdd_588;
reg    ap_sig_bdd_317;
reg    ap_sig_bdd_216;


sw_pe_array_receive_match_matchBuf #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
matchBuf_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( matchBuf_address0 ),
    .ce0( matchBuf_ce0 ),
    .we0( matchBuf_we0 ),
    .d0( matchBuf_d0 ),
    .q0( matchBuf_q0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7) & ~(ap_const_lv1_0 == tmp_22_fu_798_p2) & ~ap_sig_bdd_697)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_719_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == tmp_s_fu_713_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond_i_fu_719_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == tmp_s_fu_713_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_719_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == tmp_s_fu_713_p2))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & ~(ap_sig_bdd_472 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_fu_781_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_5) & (ap_const_lv1_0 == tmp_17_fu_735_p2) & ~(ap_const_lv1_0 == tmp_21_fu_741_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & ~(ap_sig_bdd_472 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == exitcond_fu_781_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_5) & (ap_const_lv1_0 == tmp_17_fu_735_p2) & ~(ap_const_lv1_0 == tmp_21_fu_741_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & ~(ap_sig_bdd_472 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_fu_781_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_588) begin
        if (ap_sig_bdd_620) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_684;
        end else if (ap_sig_bdd_618) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_678;
        end else if (ap_sig_bdd_616) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_672;
        end else if (ap_sig_bdd_614) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_666;
        end else if (ap_sig_bdd_612) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_660;
        end else if (ap_sig_bdd_610) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_654;
        end else if (ap_sig_bdd_608) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_648;
        end else if (ap_sig_bdd_606) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_642;
        end else if (ap_sig_bdd_604) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_636;
        end else if (ap_sig_bdd_602) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_630;
        end else if (ap_sig_bdd_600) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_624;
        end else if (ap_sig_bdd_598) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_618;
        end else if (ap_sig_bdd_596) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_612;
        end else if (ap_sig_bdd_594) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_606;
        end else if (ap_sig_bdd_591) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= reg_690;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_61_reg_538pp0_it3 <= ap_reg_phiprechg_tmp_61_reg_538pp0_it2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_719_p2))) begin
        getPeMatchFlag_reg_574 <= ap_const_lv2_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_s_fu_713_p2))) begin
        getPeMatchFlag_reg_574 <= ap_const_lv2_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_phi_fu_444_p30 == ap_const_lv1_0) & ~ap_sig_bdd_232)) begin
        getPeMatchFlag_reg_574 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == tmp_s_fu_713_p2))) begin
        i_0_i_reg_527 <= ap_const_lv3_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        i_0_i_reg_527 <= i_reg_841;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_5) & ~(ap_const_lv1_0 == tmp_17_fu_735_p2))) begin
        j_fu_188 <= j_1_fu_768_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_420)) begin
        j_fu_188 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_5) & (ap_const_lv1_0 == tmp_17_fu_735_p2) & ~(ap_const_lv1_0 == tmp_21_fu_741_p2))) begin
        l_reg_591 <= ap_const_lv3_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_472 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == exitcond_fu_781_p2))) begin
        l_reg_591 <= l_1_fu_787_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_5) & (ap_const_lv1_0 == tmp_17_fu_735_p2) & (ap_const_lv1_0 == tmp_21_fu_741_p2))) begin
        peOver_cnt_fu_184 <= peOver_cnt_1_fu_747_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_420)) begin
        peOver_cnt_fu_184 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        if ((ap_const_lv4_0 == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_684;
        end else if ((ap_const_lv4_1 == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_678;
        end else if ((ap_const_lv4_2 == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_672;
        end else if ((ap_const_lv4_3 == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_666;
        end else if ((ap_const_lv4_4 == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_660;
        end else if ((ap_const_lv4_5 == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_654;
        end else if ((ap_const_lv4_6 == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_648;
        end else if ((ap_const_lv4_7 == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_642;
        end else if ((ap_const_lv4_8 == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_636;
        end else if ((ap_const_lv4_9 == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_630;
        end else if ((ap_const_lv4_A == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_624;
        end else if ((ap_const_lv4_B == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_618;
        end else if ((ap_const_lv4_C == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_612;
        end else if ((ap_const_lv4_D == tmp_29_reg_829)) begin
            tmp_51_reg_491 <= reg_606;
        end else if (ap_sig_bdd_317) begin
            tmp_51_reg_491 <= reg_690;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        ap_reg_ppstg_exitcond_i_reg_837_pp0_it1 <= exitcond_i_reg_837;
        ap_reg_ppstg_i_reg_841_pp0_it1 <= i_reg_841;
        exitcond_i_reg_837 <= exitcond_i_fu_719_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        ap_reg_ppstg_exitcond_i_reg_837_pp0_it2 <= ap_reg_ppstg_exitcond_i_reg_837_pp0_it1;
        ap_reg_ppstg_i_reg_841_pp0_it2 <= ap_reg_ppstg_i_reg_841_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & ~(ap_sig_bdd_472 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        exitcond_reg_855 <= exitcond_fu_781_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        i_reg_841 <= i_fu_725_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_232)) begin
        j_load_reg_823 <= j_fu_188;
        tmp_29_reg_829 <= tmp_29_fu_709_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_29_fu_709_p1 == ap_const_lv4_D) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv4_D == tmp_29_reg_829) & (ap_const_lv1_0 == exitcond_i_reg_837) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_606 <= matchs_13_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_C) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_C == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_612 <= matchs_12_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_B) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_B == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_618 <= matchs_11_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_A) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_A == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_624 <= matchs_10_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_9) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_9 == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_630 <= matchs_9_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_8) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_8 == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_636 <= matchs_8_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_7) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_7 == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_642 <= matchs_7_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_6) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_6 == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_648 <= matchs_6_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_5) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_5 == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_654 <= matchs_5_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_4) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_4 == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_660 <= matchs_4_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_3) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_3 == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_666 <= matchs_3_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_2) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_2 == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_672 <= matchs_2_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_1) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_1 == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_678 <= matchs_1_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_0) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_0 == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_684 <= matchs_0_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & ~(tmp_29_fu_709_p1 == ap_const_lv4_D) & ~(tmp_29_fu_709_p1 == ap_const_lv4_C) & ~(tmp_29_fu_709_p1 == ap_const_lv4_B) & ~(tmp_29_fu_709_p1 == ap_const_lv4_A) & ~(tmp_29_fu_709_p1 == ap_const_lv4_9) & ~(tmp_29_fu_709_p1 == ap_const_lv4_8) & ~(tmp_29_fu_709_p1 == ap_const_lv4_7) & ~(tmp_29_fu_709_p1 == ap_const_lv4_6) & ~(tmp_29_fu_709_p1 == ap_const_lv4_5) & ~(tmp_29_fu_709_p1 == ap_const_lv4_4) & ~(tmp_29_fu_709_p1 == ap_const_lv4_3) & ~(tmp_29_fu_709_p1 == ap_const_lv4_2) & ~(tmp_29_fu_709_p1 == ap_const_lv4_1) & ~(tmp_29_fu_709_p1 == ap_const_lv4_0) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & ~(ap_const_lv4_D == tmp_29_reg_829) & ~(ap_const_lv4_C == tmp_29_reg_829) & ~(ap_const_lv4_B == tmp_29_reg_829) & ~(ap_const_lv4_A == tmp_29_reg_829) & ~(ap_const_lv4_9 == tmp_29_reg_829) & ~(ap_const_lv4_8 == tmp_29_reg_829) & ~(ap_const_lv4_7 == tmp_29_reg_829) & ~(ap_const_lv4_6 == tmp_29_reg_829) & ~(ap_const_lv4_5 == tmp_29_reg_829) & ~(ap_const_lv4_4 == tmp_29_reg_829) & ~(ap_const_lv4_3 == tmp_29_reg_829) & ~(ap_const_lv4_2 == tmp_29_reg_829) & ~(ap_const_lv4_1 == tmp_29_reg_829) & ~(ap_const_lv4_0 == tmp_29_reg_829) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        reg_690 <= matchs_14_V_dout;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st12_fsm_7 or tmp_22_fu_798_p2 or ap_sig_bdd_697)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7) & ~(ap_const_lv1_0 == tmp_22_fu_798_p2) & ~ap_sig_bdd_697))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st12_fsm_7 or tmp_22_fu_798_p2 or ap_sig_bdd_697)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7) & ~(ap_const_lv1_0 == tmp_22_fu_798_p2) & ~ap_sig_bdd_697)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_4 assign process. ///
always @ (ap_sig_bdd_241)
begin
    if (ap_sig_bdd_241) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg0_fsm_6 assign process. ///
always @ (ap_sig_bdd_465)
begin
    if (ap_sig_bdd_465) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_7 assign process. ///
always @ (ap_sig_bdd_691)
begin
    if (ap_sig_bdd_691) begin
        ap_sig_cseq_ST_st12_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_27)
begin
    if (ap_sig_bdd_27) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_111)
begin
    if (ap_sig_bdd_111) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_562)
begin
    if (ap_sig_bdd_562) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_432)
begin
    if (ap_sig_bdd_432) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_5 assign process. ///
always @ (ap_sig_bdd_452)
begin
    if (ap_sig_bdd_452) begin
        ap_sig_cseq_ST_st9_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_5 = ap_const_logic_0;
    end
end

/// i_0_i_phi_fu_531_p4 assign process. ///
always @ (i_0_i_reg_527 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or exitcond_i_reg_837 or ap_reg_ppiten_pp0_it1 or i_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        i_0_i_phi_fu_531_p4 = i_reg_841;
    end else begin
        i_0_i_phi_fu_531_p4 = i_0_i_reg_527;
    end
end

/// matchBuf_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or matchBuf_addr_reg_818 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or ap_reg_ppiten_pp1_it0 or tmp_19_fu_731_p1 or tmp_24_fu_793_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
        matchBuf_address0 = tmp_19_fu_731_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        matchBuf_address0 = matchBuf_addr_reg_818;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        matchBuf_address0 = tmp_24_fu_793_p1;
    end else begin
        matchBuf_address0 = 'bx;
    end
end

/// matchBuf_ce0 assign process. ///
always @ (ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_472 or ap_reg_ppiten_pp1_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_472 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchBuf_ce0 = ap_const_logic_1;
    end else begin
        matchBuf_ce0 = ap_const_logic_0;
    end
end

/// matchBuf_d0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_cseq_ST_st4_fsm_3 or tmp_51_reg_491 or ap_reg_phiprechg_tmp_61_reg_538pp0_it3)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
        matchBuf_d0 = ap_reg_phiprechg_tmp_61_reg_538pp0_it3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        matchBuf_d0 = tmp_51_reg_491;
    end else begin
        matchBuf_d0 = 'bx;
    end
end

/// matchBuf_we0 assign process. ///
always @ (ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_cseq_ST_st4_fsm_3 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it2)))) begin
        matchBuf_we0 = ap_const_logic_1;
    end else begin
        matchBuf_we0 = ap_const_logic_0;
    end
end

/// matchs_0_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_0) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_0 == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_0_V_read = ap_const_logic_1;
    end else begin
        matchs_0_V_read = ap_const_logic_0;
    end
end

/// matchs_10_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_A) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_A == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_10_V_read = ap_const_logic_1;
    end else begin
        matchs_10_V_read = ap_const_logic_0;
    end
end

/// matchs_11_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_B) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_B == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_11_V_read = ap_const_logic_1;
    end else begin
        matchs_11_V_read = ap_const_logic_0;
    end
end

/// matchs_12_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_C) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_C == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_12_V_read = ap_const_logic_1;
    end else begin
        matchs_12_V_read = ap_const_logic_0;
    end
end

/// matchs_13_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_29_fu_709_p1 == ap_const_lv4_D) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv4_D == tmp_29_reg_829) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_13_V_read = ap_const_logic_1;
    end else begin
        matchs_13_V_read = ap_const_logic_0;
    end
end

/// matchs_14_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & ~(tmp_29_fu_709_p1 == ap_const_lv4_D) & ~(tmp_29_fu_709_p1 == ap_const_lv4_C) & ~(tmp_29_fu_709_p1 == ap_const_lv4_B) & ~(tmp_29_fu_709_p1 == ap_const_lv4_A) & ~(tmp_29_fu_709_p1 == ap_const_lv4_9) & ~(tmp_29_fu_709_p1 == ap_const_lv4_8) & ~(tmp_29_fu_709_p1 == ap_const_lv4_7) & ~(tmp_29_fu_709_p1 == ap_const_lv4_6) & ~(tmp_29_fu_709_p1 == ap_const_lv4_5) & ~(tmp_29_fu_709_p1 == ap_const_lv4_4) & ~(tmp_29_fu_709_p1 == ap_const_lv4_3) & ~(tmp_29_fu_709_p1 == ap_const_lv4_2) & ~(tmp_29_fu_709_p1 == ap_const_lv4_1) & ~(tmp_29_fu_709_p1 == ap_const_lv4_0) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & ~(ap_const_lv4_D == tmp_29_reg_829) & ~(ap_const_lv4_C == tmp_29_reg_829) & ~(ap_const_lv4_B == tmp_29_reg_829) & ~(ap_const_lv4_A == tmp_29_reg_829) & ~(ap_const_lv4_9 == tmp_29_reg_829) & ~(ap_const_lv4_8 == tmp_29_reg_829) & ~(ap_const_lv4_7 == tmp_29_reg_829) & ~(ap_const_lv4_6 == tmp_29_reg_829) & ~(ap_const_lv4_5 == tmp_29_reg_829) & ~(ap_const_lv4_4 == tmp_29_reg_829) & ~(ap_const_lv4_3 == tmp_29_reg_829) & ~(ap_const_lv4_2 == tmp_29_reg_829) & ~(ap_const_lv4_1 == tmp_29_reg_829) & ~(ap_const_lv4_0 == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_14_V_read = ap_const_logic_1;
    end else begin
        matchs_14_V_read = ap_const_logic_0;
    end
end

/// matchs_1_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_1) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_1 == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_1_V_read = ap_const_logic_1;
    end else begin
        matchs_1_V_read = ap_const_logic_0;
    end
end

/// matchs_2_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_2) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_2 == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_2_V_read = ap_const_logic_1;
    end else begin
        matchs_2_V_read = ap_const_logic_0;
    end
end

/// matchs_3_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_3) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_3 == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_3_V_read = ap_const_logic_1;
    end else begin
        matchs_3_V_read = ap_const_logic_0;
    end
end

/// matchs_4_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_4) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_4 == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_4_V_read = ap_const_logic_1;
    end else begin
        matchs_4_V_read = ap_const_logic_0;
    end
end

/// matchs_5_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_5) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_5 == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_5_V_read = ap_const_logic_1;
    end else begin
        matchs_5_V_read = ap_const_logic_0;
    end
end

/// matchs_6_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_6) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_6 == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_6_V_read = ap_const_logic_1;
    end else begin
        matchs_6_V_read = ap_const_logic_0;
    end
end

/// matchs_7_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_7) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_7 == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_7_V_read = ap_const_logic_1;
    end else begin
        matchs_7_V_read = ap_const_logic_0;
    end
end

/// matchs_8_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_8) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_8 == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_8_V_read = ap_const_logic_1;
    end else begin
        matchs_8_V_read = ap_const_logic_0;
    end
end

/// matchs_9_V_read assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or tmp_29_reg_829 or exitcond_i_reg_837 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (tmp_29_fu_709_p1 == ap_const_lv4_9) & ~ap_sig_bdd_232) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_9 == tmp_29_reg_829) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        matchs_9_V_read = ap_const_logic_1;
    end else begin
        matchs_9_V_read = ap_const_logic_0;
    end
end

/// peArr_blockMatchs_V_din assign process. ///
always @ (exitcond_reg_855 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or ap_sig_bdd_472 or ap_reg_ppiten_pp1_it1 or matchBuf_q0 or ap_sig_cseq_ST_st12_fsm_7 or tmp_22_fu_798_p2 or ap_sig_bdd_697)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7) & ~(ap_const_lv1_0 == tmp_22_fu_798_p2) & ~ap_sig_bdd_697)) begin
        peArr_blockMatchs_V_din = ap_const_lv32_FFFFFFFF;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & (ap_const_lv1_0 == exitcond_reg_855) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_472 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        peArr_blockMatchs_V_din = matchBuf_q0;
    end else begin
        peArr_blockMatchs_V_din = 'bx;
    end
end

/// peArr_blockMatchs_V_write assign process. ///
always @ (exitcond_reg_855 or ap_sig_cseq_ST_pp1_stg0_fsm_6 or ap_sig_bdd_472 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st12_fsm_7 or tmp_22_fu_798_p2 or ap_sig_bdd_697)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_6) & (ap_const_lv1_0 == exitcond_reg_855) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_472 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7) & ~(ap_const_lv1_0 == tmp_22_fu_798_p2) & ~ap_sig_bdd_697))) begin
        peArr_blockMatchs_V_write = ap_const_logic_1;
    end else begin
        peArr_blockMatchs_V_write = ap_const_logic_0;
    end
end

/// tmp_phi_fu_444_p30 assign process. ///
always @ (matchs_0_V_empty_n or matchs_1_V_empty_n or matchs_2_V_empty_n or matchs_3_V_empty_n or matchs_4_V_empty_n or matchs_5_V_empty_n or matchs_6_V_empty_n or matchs_7_V_empty_n or matchs_8_V_empty_n or matchs_9_V_empty_n or matchs_10_V_empty_n or matchs_11_V_empty_n or matchs_12_V_empty_n or matchs_13_V_empty_n or matchs_14_V_empty_n or ap_sig_cseq_ST_st2_fsm_1 or tmp_29_fu_709_p1 or ap_sig_bdd_216)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        if (ap_sig_bdd_216) begin
            tmp_phi_fu_444_p30 = matchs_14_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_D)) begin
            tmp_phi_fu_444_p30 = matchs_13_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_C)) begin
            tmp_phi_fu_444_p30 = matchs_12_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_B)) begin
            tmp_phi_fu_444_p30 = matchs_11_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_A)) begin
            tmp_phi_fu_444_p30 = matchs_10_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_9)) begin
            tmp_phi_fu_444_p30 = matchs_9_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_8)) begin
            tmp_phi_fu_444_p30 = matchs_8_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_7)) begin
            tmp_phi_fu_444_p30 = matchs_7_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_6)) begin
            tmp_phi_fu_444_p30 = matchs_6_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_5)) begin
            tmp_phi_fu_444_p30 = matchs_5_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_4)) begin
            tmp_phi_fu_444_p30 = matchs_4_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_3)) begin
            tmp_phi_fu_444_p30 = matchs_3_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_2)) begin
            tmp_phi_fu_444_p30 = matchs_2_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_1)) begin
            tmp_phi_fu_444_p30 = matchs_1_V_empty_n;
        end else if ((tmp_29_fu_709_p1 == ap_const_lv4_0)) begin
            tmp_phi_fu_444_p30 = matchs_0_V_empty_n;
        end else begin
            tmp_phi_fu_444_p30 = 'bx;
        end
    end else begin
        tmp_phi_fu_444_p30 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or tmp_phi_fu_444_p30 or ap_sig_bdd_232 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_420 or tmp_s_fu_713_p2 or exitcond_i_fu_719_p2 or tmp_17_fu_735_p2 or tmp_21_fu_741_p2 or exitcond_fu_781_p2 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_472 or ap_reg_ppiten_pp1_it1 or tmp_22_fu_798_p2 or ap_sig_bdd_697)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_420) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & ~ap_sig_bdd_232)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if (((tmp_phi_fu_444_p30 == ap_const_lv1_0) & ~ap_sig_bdd_232)) begin
                ap_NS_fsm = ap_ST_st9_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(ap_const_lv1_0 == tmp_s_fu_713_p2)) begin
                ap_NS_fsm = ap_ST_st9_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end
        end
        ap_ST_pp0_stg0_fsm_4 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_719_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_719_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st9_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end
        end
        ap_ST_st9_fsm_5 : 
        begin
            if (((ap_const_lv1_0 == tmp_21_fu_741_p2) | ~(ap_const_lv1_0 == tmp_17_fu_735_p2))) begin
                ap_NS_fsm = ap_ST_st12_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_6;
            end
        end
        ap_ST_pp1_stg0_fsm_6 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_472 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_fu_781_p2))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_6;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_472 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_fu_781_p2))) begin
                ap_NS_fsm = ap_ST_st12_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_6;
            end
        end
        ap_ST_st12_fsm_7 : 
        begin
            if ((~(ap_const_lv1_0 == tmp_22_fu_798_p2) & ~ap_sig_bdd_697)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if (((ap_const_lv1_0 == tmp_22_fu_798_p2) & ~ap_sig_bdd_697)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_7;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_tmp_61_reg_538pp0_it2 = 'bx;

/// ap_sig_bdd_111 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_111 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_216 assign process. ///
always @ (tmp_29_fu_709_p1)
begin
    ap_sig_bdd_216 = (~(tmp_29_fu_709_p1 == ap_const_lv4_D) & ~(tmp_29_fu_709_p1 == ap_const_lv4_C) & ~(tmp_29_fu_709_p1 == ap_const_lv4_B) & ~(tmp_29_fu_709_p1 == ap_const_lv4_A) & ~(tmp_29_fu_709_p1 == ap_const_lv4_9) & ~(tmp_29_fu_709_p1 == ap_const_lv4_8) & ~(tmp_29_fu_709_p1 == ap_const_lv4_7) & ~(tmp_29_fu_709_p1 == ap_const_lv4_6) & ~(tmp_29_fu_709_p1 == ap_const_lv4_5) & ~(tmp_29_fu_709_p1 == ap_const_lv4_4) & ~(tmp_29_fu_709_p1 == ap_const_lv4_3) & ~(tmp_29_fu_709_p1 == ap_const_lv4_2) & ~(tmp_29_fu_709_p1 == ap_const_lv4_1) & ~(tmp_29_fu_709_p1 == ap_const_lv4_0));
end

/// ap_sig_bdd_232 assign process. ///
always @ (matchs_0_V_empty_n or matchs_1_V_empty_n or matchs_2_V_empty_n or matchs_3_V_empty_n or matchs_4_V_empty_n or matchs_5_V_empty_n or matchs_6_V_empty_n or matchs_7_V_empty_n or matchs_8_V_empty_n or matchs_9_V_empty_n or matchs_10_V_empty_n or matchs_11_V_empty_n or matchs_12_V_empty_n or matchs_13_V_empty_n or matchs_14_V_empty_n or tmp_29_fu_709_p1 or tmp_phi_fu_444_p30)
begin
    ap_sig_bdd_232 = (((matchs_13_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_D) & ~(tmp_phi_fu_444_p30 == ap_const_lv1_0)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_12_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_C)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_11_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_B)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_10_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_A)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_9_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_9)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_8_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_8)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_7_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_7)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_6_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_6)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_5_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_5)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_4_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_4)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_3_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_3)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_2_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_2)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_1_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_1)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_0_V_empty_n == ap_const_logic_0) & (tmp_29_fu_709_p1 == ap_const_lv4_0)) | (~(tmp_phi_fu_444_p30 == ap_const_lv1_0) & (matchs_14_V_empty_n == ap_const_logic_0) & ~(tmp_29_fu_709_p1 == ap_const_lv4_D) & ~(tmp_29_fu_709_p1 == ap_const_lv4_C) & ~(tmp_29_fu_709_p1 == ap_const_lv4_B) & ~(tmp_29_fu_709_p1 == ap_const_lv4_A) & ~(tmp_29_fu_709_p1 == ap_const_lv4_9) & ~(tmp_29_fu_709_p1 == ap_const_lv4_8) & ~(tmp_29_fu_709_p1 == ap_const_lv4_7) & ~(tmp_29_fu_709_p1 == ap_const_lv4_6) & ~(tmp_29_fu_709_p1 == ap_const_lv4_5) & ~(tmp_29_fu_709_p1 == ap_const_lv4_4) & ~(tmp_29_fu_709_p1 == ap_const_lv4_3) & ~(tmp_29_fu_709_p1 == ap_const_lv4_2) & ~(tmp_29_fu_709_p1 == ap_const_lv4_1) & ~(tmp_29_fu_709_p1 == ap_const_lv4_0)));
end

/// ap_sig_bdd_241 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_241 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_27 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_27 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_317 assign process. ///
always @ (tmp_29_reg_829)
begin
    ap_sig_bdd_317 = (~(ap_const_lv4_D == tmp_29_reg_829) & ~(ap_const_lv4_C == tmp_29_reg_829) & ~(ap_const_lv4_B == tmp_29_reg_829) & ~(ap_const_lv4_A == tmp_29_reg_829) & ~(ap_const_lv4_9 == tmp_29_reg_829) & ~(ap_const_lv4_8 == tmp_29_reg_829) & ~(ap_const_lv4_7 == tmp_29_reg_829) & ~(ap_const_lv4_6 == tmp_29_reg_829) & ~(ap_const_lv4_5 == tmp_29_reg_829) & ~(ap_const_lv4_4 == tmp_29_reg_829) & ~(ap_const_lv4_3 == tmp_29_reg_829) & ~(ap_const_lv4_2 == tmp_29_reg_829) & ~(ap_const_lv4_1 == tmp_29_reg_829) & ~(ap_const_lv4_0 == tmp_29_reg_829));
end

/// ap_sig_bdd_333 assign process. ///
always @ (matchs_0_V_empty_n or matchs_1_V_empty_n or matchs_2_V_empty_n or matchs_3_V_empty_n or matchs_4_V_empty_n or matchs_5_V_empty_n or matchs_6_V_empty_n or matchs_7_V_empty_n or matchs_8_V_empty_n or matchs_9_V_empty_n or matchs_10_V_empty_n or matchs_11_V_empty_n or matchs_12_V_empty_n or matchs_13_V_empty_n or matchs_14_V_empty_n or tmp_29_reg_829 or exitcond_i_reg_837)
begin
    ap_sig_bdd_333 = (((matchs_13_V_empty_n == ap_const_logic_0) & (ap_const_lv4_D == tmp_29_reg_829) & (ap_const_lv1_0 == exitcond_i_reg_837)) | ((matchs_12_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_C == tmp_29_reg_829)) | ((matchs_11_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_B == tmp_29_reg_829)) | ((matchs_10_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_A == tmp_29_reg_829)) | ((matchs_9_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_9 == tmp_29_reg_829)) | ((matchs_8_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_8 == tmp_29_reg_829)) | ((matchs_7_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_7 == tmp_29_reg_829)) | ((matchs_6_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_6 == tmp_29_reg_829)) | ((matchs_5_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_5 == tmp_29_reg_829)) | ((matchs_4_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_4 == tmp_29_reg_829)) | ((matchs_3_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_3 == tmp_29_reg_829)) | ((matchs_2_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_2 == tmp_29_reg_829)) | ((matchs_1_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_1 == tmp_29_reg_829)) | ((matchs_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & (ap_const_lv4_0 == tmp_29_reg_829)) | ((matchs_14_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_i_reg_837) & ~(ap_const_lv4_D == tmp_29_reg_829) & ~(ap_const_lv4_C == tmp_29_reg_829) & ~(ap_const_lv4_B == tmp_29_reg_829) & ~(ap_const_lv4_A == tmp_29_reg_829) & ~(ap_const_lv4_9 == tmp_29_reg_829) & ~(ap_const_lv4_8 == tmp_29_reg_829) & ~(ap_const_lv4_7 == tmp_29_reg_829) & ~(ap_const_lv4_6 == tmp_29_reg_829) & ~(ap_const_lv4_5 == tmp_29_reg_829) & ~(ap_const_lv4_4 == tmp_29_reg_829) & ~(ap_const_lv4_3 == tmp_29_reg_829) & ~(ap_const_lv4_2 == tmp_29_reg_829) & ~(ap_const_lv4_1 == tmp_29_reg_829) & ~(ap_const_lv4_0 == tmp_29_reg_829)));
end

/// ap_sig_bdd_420 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_420 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_432 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_432 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_452 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_452 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_465 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_465 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_472 assign process. ///
always @ (peArr_blockMatchs_V_full_n or exitcond_reg_855)
begin
    ap_sig_bdd_472 = ((peArr_blockMatchs_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_reg_855));
end

/// ap_sig_bdd_562 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_562 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_588 assign process. ///
always @ (ap_sig_bdd_333 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    ap_sig_bdd_588 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_333 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)));
end

/// ap_sig_bdd_591 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_591 = (~(ap_const_lv4_D == tmp_29_reg_829) & ~(ap_const_lv4_C == tmp_29_reg_829) & ~(ap_const_lv4_B == tmp_29_reg_829) & ~(ap_const_lv4_A == tmp_29_reg_829) & ~(ap_const_lv4_9 == tmp_29_reg_829) & ~(ap_const_lv4_8 == tmp_29_reg_829) & ~(ap_const_lv4_7 == tmp_29_reg_829) & ~(ap_const_lv4_6 == tmp_29_reg_829) & ~(ap_const_lv4_5 == tmp_29_reg_829) & ~(ap_const_lv4_4 == tmp_29_reg_829) & ~(ap_const_lv4_3 == tmp_29_reg_829) & ~(ap_const_lv4_2 == tmp_29_reg_829) & ~(ap_const_lv4_1 == tmp_29_reg_829) & ~(ap_const_lv4_0 == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_594 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_594 = ((ap_const_lv4_D == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_596 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_596 = ((ap_const_lv4_C == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_598 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_598 = ((ap_const_lv4_B == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_600 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_600 = ((ap_const_lv4_A == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_602 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_602 = ((ap_const_lv4_9 == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_604 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_604 = ((ap_const_lv4_8 == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_606 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_606 = ((ap_const_lv4_7 == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_608 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_608 = ((ap_const_lv4_6 == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_610 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_610 = ((ap_const_lv4_5 == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_612 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_612 = ((ap_const_lv4_4 == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_614 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_614 = ((ap_const_lv4_3 == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_616 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_616 = ((ap_const_lv4_2 == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_618 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_618 = ((ap_const_lv4_1 == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_620 assign process. ///
always @ (tmp_29_reg_829 or ap_reg_ppstg_exitcond_i_reg_837_pp0_it1)
begin
    ap_sig_bdd_620 = ((ap_const_lv4_0 == tmp_29_reg_829) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_837_pp0_it1));
end

/// ap_sig_bdd_691 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_691 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_697 assign process. ///
always @ (peArr_blockMatchs_V_full_n or tmp_22_fu_798_p2)
begin
    ap_sig_bdd_697 = ((peArr_blockMatchs_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_22_fu_798_p2));
end
assign exitcond_fu_781_p2 = (l_reg_591 == ap_const_lv3_5? 1'b1: 1'b0);
assign exitcond_i_fu_719_p2 = (i_0_i_phi_fu_531_p4 == ap_const_lv3_4? 1'b1: 1'b0);
assign i_fu_725_p2 = (i_0_i_phi_fu_531_p4 + ap_const_lv3_1);
assign j_1_fu_768_p3 = ((tmp_20_fu_758_p2[0:0]===1'b1)? ap_const_lv8_0: j_2_fu_763_p2);
assign j_2_fu_763_p2 = (j_load_reg_823 + ap_const_lv8_1);
assign l_1_fu_787_p2 = (l_reg_591 + ap_const_lv3_1);
assign matchBuf_addr_gep_fu_414_p3 = ap_const_lv64_0;
assign peOver_cnt_1_fu_747_p2 = (peOver_cnt_fu_184 + ap_const_lv8_1);
assign tmp_17_fu_735_p2 = (getPeMatchFlag_reg_574 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_19_fu_731_p1 = ap_reg_ppstg_i_reg_841_pp0_it2;
assign tmp_20_fu_758_p2 = ($signed(j_load_reg_823) > $signed(8'b1110)? 1'b1: 1'b0);
assign tmp_21_fu_741_p2 = (getPeMatchFlag_reg_574 == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_22_fu_798_p2 = ($signed(peOver_cnt_fu_184) > $signed(8'b1110)? 1'b1: 1'b0);
assign tmp_24_fu_793_p1 = l_reg_591;
assign tmp_29_fu_709_p1 = j_fu_188[3:0];
assign tmp_s_fu_713_p2 = (tmp_51_reg_491 == ap_const_lv32_FFFFFFFF? 1'b1: 1'b0);
always @ (posedge ap_clk)
begin
    matchBuf_addr_reg_818[2:0] <= 3'b000;
end



endmodule //sw_pe_array_receive_match

