{
    "f1_up_stencil$ub_f1_up_stencil_BANK_0_garnet": 0,
    "f1_0_stencil$ub_f1_0_stencil_bank_2_garnet": 1,
    "f1_temp_stencil$ub_f1_temp_stencil_bank_2_garnet": 0,
    "f2_temp_stencil$ub_f2_temp_stencil_bank_2_garnet": 0,
    "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet": 0,
    "h0_0_stencil$ub_h0_0_stencil_BANK_0_garnet": 0,
    "h1_0_stencil$ub_h1_0_stencil_BANK_0_garnet": 1,
    "f2_0_stencil$ub_f2_0_stencil_BANK_0_garnet": 1,
    "op_hcompute_hw_output_stencil_port_controller_garnet": 0
}