// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IDCT8_IDCT8B8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_0_val,
        src_1_val,
        src_2_val,
        src_3_val,
        src_4_val,
        src_5_val,
        src_6_val,
        src_7_val,
        dst_0,
        dst_0_ap_vld,
        dst_1,
        dst_1_ap_vld,
        dst_2,
        dst_2_ap_vld,
        dst_3,
        dst_3_ap_vld,
        dst_4,
        dst_4_ap_vld,
        dst_5,
        dst_5_ap_vld,
        dst_6,
        dst_6_ap_vld,
        dst_7,
        dst_7_ap_vld,
        shift,
        skipLine2,
        oMin,
        oMax
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] src_0_val;
input  [31:0] src_1_val;
input  [31:0] src_2_val;
input  [31:0] src_3_val;
input  [31:0] src_4_val;
input  [31:0] src_5_val;
input  [31:0] src_6_val;
input  [31:0] src_7_val;
output  [31:0] dst_0;
output   dst_0_ap_vld;
output  [31:0] dst_1;
output   dst_1_ap_vld;
output  [31:0] dst_2;
output   dst_2_ap_vld;
output  [31:0] dst_3;
output   dst_3_ap_vld;
output  [31:0] dst_4;
output   dst_4_ap_vld;
output  [31:0] dst_5;
output   dst_5_ap_vld;
output  [31:0] dst_6;
output   dst_6_ap_vld;
output  [31:0] dst_7;
output   dst_7_ap_vld;
input  [31:0] shift;
input  [31:0] skipLine2;
input  [31:0] oMin;
input  [31:0] oMax;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] dst_0;
reg[31:0] dst_1;
reg[31:0] dst_2;
reg[31:0] dst_3;
reg[31:0] dst_4;
reg[31:0] dst_5;
reg[31:0] dst_6;
reg[31:0] dst_7;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] tmp_reg_328;
wire   [31:0] trunc_ln17_fu_240_p1;
reg   [31:0] trunc_ln17_reg_333;
wire   [31:0] sub_ln17_fu_244_p2;
reg   [31:0] sub_ln17_reg_338;
reg   [0:0] tmp_4_reg_343;
wire    ap_CS_fsm_state2;
wire   [31:0] rndFactor_2_fu_268_p3;
reg   [31:0] rndFactor_2_reg_398;
wire   [31:0] cutoff_fu_276_p2;
reg   [31:0] cutoff_reg_403;
wire   [31:0] sub_i_i_i_i_fu_283_p2;
reg   [31:0] sub_i_i_i_i_reg_408;
reg   [30:0] tmp_5_reg_413;
reg   [29:0] tmp_6_reg_418;
reg   [28:0] tmp_7_reg_423;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_done;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_idle;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_ready;
wire   [31:0] grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_0;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_0_ap_vld;
wire   [31:0] grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_7;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_7_ap_vld;
wire   [31:0] grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_6;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_6_ap_vld;
wire   [31:0] grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_5;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_5_ap_vld;
wire   [31:0] grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_4;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_4_ap_vld;
wire   [31:0] grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_3;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_3_ap_vld;
wire   [31:0] grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_2;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_2_ap_vld;
wire   [31:0] grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_1;
wire    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_1_ap_vld;
reg    grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start_reg;
reg   [31:0] dst_0_reg;
wire    ap_CS_fsm_state3;
reg   [31:0] dst_7_reg;
reg   [31:0] dst_6_reg;
reg   [31:0] dst_5_reg;
reg   [31:0] dst_4_reg;
reg   [31:0] dst_3_reg;
reg   [31:0] dst_2_reg;
reg   [31:0] dst_1_reg;
wire  signed [31:0] sext_ln17_fu_222_p0;
wire  signed [32:0] sext_ln17_fu_222_p1;
wire   [32:0] add_ln17_fu_226_p2;
wire  signed [31:0] tmp_4_fu_250_p1;
wire   [31:0] rndFactor_fu_258_p2;
wire   [31:0] rndFactor_1_fu_263_p2;
wire  signed [31:0] sub_i_i_i_i_fu_283_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start_reg = 1'b0;
end

IDCT8_IDCT8B8_Pipeline_VITIS_LOOP_21_1 grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start),
    .ap_done(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_done),
    .ap_idle(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_idle),
    .ap_ready(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_ready),
    .dst_0(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_0),
    .dst_0_ap_vld(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_0_ap_vld),
    .dst_7(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_7),
    .dst_7_ap_vld(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_7_ap_vld),
    .dst_6(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_6),
    .dst_6_ap_vld(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_6_ap_vld),
    .dst_5(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_5),
    .dst_5_ap_vld(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_5_ap_vld),
    .dst_4(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_4),
    .dst_4_ap_vld(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_4_ap_vld),
    .dst_3(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_3),
    .dst_3_ap_vld(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_3_ap_vld),
    .dst_2(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_2),
    .dst_2_ap_vld(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_2_ap_vld),
    .dst_1(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_1),
    .dst_1_ap_vld(grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_1_ap_vld),
    .src_0_val(src_0_val),
    .src_1_val(src_1_val),
    .src_2_val(src_2_val),
    .src_3_val(src_3_val),
    .src_4_val(src_4_val),
    .src_5_val(src_5_val),
    .src_6_val(src_6_val),
    .src_7_val(src_7_val),
    .conv3_i12_i_i(rndFactor_2_reg_398),
    .sh_prom_i9_i_i(sub_i_i_i_i_reg_408),
    .sh_prom_i_i_i(shift),
    .empty_33(tmp_4_reg_343),
    .oMin(oMin),
    .oMax(oMax),
    .empty_34(tmp_7_reg_423),
    .cutoff(cutoff_reg_403),
    .empty_35(tmp_6_reg_418),
    .empty(tmp_5_reg_413)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start_reg <= 1'b1;
        end else if ((grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_ready == 1'b1)) begin
            grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cutoff_reg_403 <= cutoff_fu_276_p2;
        rndFactor_2_reg_398 <= rndFactor_2_fu_268_p3;
        sub_i_i_i_i_reg_408 <= sub_i_i_i_i_fu_283_p2;
        tmp_5_reg_413 <= {{cutoff_fu_276_p2[31:1]}};
        tmp_6_reg_418 <= {{cutoff_fu_276_p2[31:2]}};
        tmp_7_reg_423 <= {{cutoff_fu_276_p2[31:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_0_ap_vld == 1'b1))) begin
        dst_0_reg <= grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_1_ap_vld == 1'b1))) begin
        dst_1_reg <= grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_2_ap_vld == 1'b1))) begin
        dst_2_reg <= grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_3_ap_vld == 1'b1))) begin
        dst_3_reg <= grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_4_ap_vld == 1'b1))) begin
        dst_4_reg <= grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_5_ap_vld == 1'b1))) begin
        dst_5_reg <= grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_6_ap_vld == 1'b1))) begin
        dst_6_reg <= grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_7_ap_vld == 1'b1))) begin
        dst_7_reg <= grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_7;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln17_reg_338 <= sub_ln17_fu_244_p2;
        tmp_4_reg_343 <= tmp_4_fu_250_p1[32'd31];
        tmp_reg_328 <= add_ln17_fu_226_p2[32'd32];
        trunc_ln17_reg_333 <= trunc_ln17_fu_240_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_done == 1'b1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_0_ap_vld == 1'b1))) begin
        dst_0 = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_0;
    end else begin
        dst_0 = dst_0_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_1_ap_vld == 1'b1))) begin
        dst_1 = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_1;
    end else begin
        dst_1 = dst_1_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_2_ap_vld == 1'b1))) begin
        dst_2 = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_2;
    end else begin
        dst_2 = dst_2_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_3_ap_vld == 1'b1))) begin
        dst_3 = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_3;
    end else begin
        dst_3 = dst_3_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_4_ap_vld == 1'b1))) begin
        dst_4 = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_4;
    end else begin
        dst_4 = dst_4_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_5_ap_vld == 1'b1))) begin
        dst_5 = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_5;
    end else begin
        dst_5 = dst_5_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_6_ap_vld == 1'b1))) begin
        dst_6 = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_6;
    end else begin
        dst_6 = dst_6_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_7_ap_vld == 1'b1))) begin
        dst_7 = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_7;
    end else begin
        dst_7 = dst_7_reg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln17_fu_226_p2 = ($signed(sext_ln17_fu_222_p1) + $signed(33'd8589934591));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign cutoff_fu_276_p2 = (32'd8 - skipLine2);

assign dst_0_ap_vld = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_0_ap_vld;

assign dst_1_ap_vld = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_1_ap_vld;

assign dst_2_ap_vld = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_2_ap_vld;

assign dst_3_ap_vld = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_3_ap_vld;

assign dst_4_ap_vld = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_4_ap_vld;

assign dst_5_ap_vld = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_5_ap_vld;

assign dst_6_ap_vld = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_6_ap_vld;

assign dst_7_ap_vld = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_dst_7_ap_vld;

assign grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start = grp_IDCT8B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start_reg;

assign rndFactor_1_fu_263_p2 = 32'd1 << trunc_ln17_reg_333;

assign rndFactor_2_fu_268_p3 = ((tmp_reg_328[0:0] == 1'b1) ? rndFactor_fu_258_p2 : rndFactor_1_fu_263_p2);

assign rndFactor_fu_258_p2 = 32'd1 >> sub_ln17_reg_338;

assign sext_ln17_fu_222_p0 = shift;

assign sext_ln17_fu_222_p1 = sext_ln17_fu_222_p0;

assign sub_i_i_i_i_fu_283_p1 = shift;

assign sub_i_i_i_i_fu_283_p2 = ($signed(32'd0) - $signed(sub_i_i_i_i_fu_283_p1));

assign sub_ln17_fu_244_p2 = (32'd0 - trunc_ln17_fu_240_p1);

assign tmp_4_fu_250_p1 = shift;

assign trunc_ln17_fu_240_p1 = add_ln17_fu_226_p2[31:0];

endmodule //IDCT8_IDCT8B8
