Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
	Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
	Info: Processing started: Fri Dec 18 17:53:17 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bitcoin_hash1 -c bitcoin_hash1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tb_bitcoin_hash.sv
	Info (12023): Found entity 1: tb_bitcoin_hash
Info (12021): Found 1 design units, including 1 entities, in source file bitcoin_hash1.sv
	Info (12023): Found entity 1: bitcoin_hash1
Info (12127): Elaborating entity "bitcoin_hash1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at bitcoin_hash1.sv(43): object "h1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at bitcoin_hash1.sv(44): object "h2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at bitcoin_hash1.sv(45): object "h3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at bitcoin_hash1.sv(46): object "h4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at bitcoin_hash1.sv(47): object "h5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at bitcoin_hash1.sv(48): object "h6" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at bitcoin_hash1.sv(49): object "h7" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(121): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(130): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(131): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(137): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(143): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(146): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(150): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(166): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(224): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(230): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at bitcoin_hash1.sv(344): truncated value with size 32 to match size of target (5)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/intelFPGA/20.1/projects/ECE111_Final_Project/bitcoin_hash1/output_files/bitcoin_hash1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
	Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3408 device resources after synthesis - the final resource count might be different
	Info (21058): Implemented 67 input pins
	Info (21059): Implemented 51 output pins
	Info (21061): Implemented 3290 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
	Info: Peak virtual memory: 4853 megabytes
	Info: Processing ended: Fri Dec 18 17:53:29 2020
	Info: Elapsed time: 00:00:12
	Info: Total CPU time (on all processors): 00:00:22
Info: *******************************************************************
Info: Running Quartus Prime Fitter
	Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
	Info: Processing started: Fri Dec 18 17:53:30 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off bitcoin_hash1 -c bitcoin_hash1
Info: qfit2_default_script.tcl version: #1
Info: Project  = bitcoin_hash1
Info: Revision = bitcoin_hash1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP2AGX45DF29I5 for design "bitcoin_hash1"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
	Info (176445): Device EP2AGX45DF29C5 is compatible
	Info (176445): Device EP2AGX65DF29C5 is compatible
	Info (176445): Device EP2AGX65DF29I5 is compatible
	Info (176445): Device EP2AGX95EF29C5 is compatible
	Info (176445): Device EP2AGX95EF29I5 is compatible
	Info (176445): Device EP2AGX125EF29C5 is compatible
	Info (176445): Device EP2AGX125EF29I5ES is compatible
	Info (176445): Device EP2AGX125EF29I5 is compatible
	Info (176445): Device EP2AGX125EF29C5ES is compatible
	Info (176445): Device EP2AGX190EF29C5 is compatible
	Info (176445): Device EP2AGX190EF29I5 is compatible
	Info (176445): Device EP2AGX260EF29C5 is compatible
	Info (176445): Device EP2AGX260EF29I5 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
	Info (169125): Pin ~ALTERA_nCEO~ is reserved at location AB16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 118 pins of 118 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bitcoin_hash1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN AE15 (CLK6, DIFFCLK_0p))
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node mem_clk~output
Info (176353): Automatically promoted node reset_n~input (placed in PIN AF15 (CLK4, DIFFCLK_0n))
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node mem_we~reg0
		Info (176357): Destination node writeCounter[4]
		Info (176357): Destination node writeCounter[3]
		Info (176357): Destination node writeCounter[2]
		Info (176357): Destination node writeCounter[1]
		Info (176357): Destination node writeCounter[0]
		Info (176357): Destination node done~0
		Info (176357): Destination node read_addr[0]~0
		Info (176357): Destination node mem_write_data[0]~0
		Info (176357): Destination node t[7]~2
		Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
	Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
	Info (176211): Number of I/O pins in group: 116 (unused VREF, 2.5V VCCIO, 65 input, 51 output, 0 bidirectional)
		Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
	Info (176214): Statistics of I/O banks
		Info (176213): I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
		Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
		Info (176213): I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
		Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  51 pins available
		Info (176213): I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available
		Info (176213): I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available
		Info (176213): I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
		Info (176213): I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available
		Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available
		Info (176213): I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:12
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
	Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X36_Y22 to location X47_Y33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
	Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during the Fitter is 1.76 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file G:/intelFPGA/20.1/projects/ECE111_Final_Project/bitcoin_hash1/output_files/bitcoin_hash1.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
	Info: Peak virtual memory: 5886 megabytes
	Info: Processing ended: Fri Dec 18 17:53:57 2020
	Info: Elapsed time: 00:00:27
	Info: Total CPU time (on all processors): 00:00:42
Info: *******************************************************************
Info: Running Quartus Prime Assembler
	Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
	Info: Processing started: Fri Dec 18 17:53:58 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off bitcoin_hash1 -c bitcoin_hash1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4819 megabytes
	Info: Processing ended: Fri Dec 18 17:54:01 2020
	Info: Elapsed time: 00:00:03
	Info: Total CPU time (on all processors): 00:00:03
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
	Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
	Info: Processing started: Fri Dec 18 17:54:02 2020
Info: Command: quartus_sta bitcoin_hash1 -c bitcoin_hash1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bitcoin_hash1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
	Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.699
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -7.699           -6920.589 clk 
Info (332146): Worst-case hold slack is 0.321
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.321               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.846
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.846           -3193.065 clk 
Info: Analyzing Slow 900mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.658
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -7.658           -6745.965 clk 
Info (332146): Worst-case hold slack is 0.284
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.284               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.846
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.846           -3194.768 clk 
Info: Analyzing Fast 900mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.991
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.991           -2094.489 clk 
Info (332146): Worst-case hold slack is 0.139
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.139               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.846
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.846           -1328.149 clk 
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
	Info: Peak virtual memory: 4963 megabytes
	Info: Processing ended: Fri Dec 18 17:54:05 2020
	Info: Elapsed time: 00:00:03
	Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
	Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
	Info: Processing started: Fri Dec 18 17:54:06 2020
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off bitcoin_hash1 -c bitcoin_hash1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file bitcoin_hash1.svo in folder "G:/intelFPGA/20.1/projects/ECE111_Final_Project/bitcoin_hash1/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4733 megabytes
	Info: Processing ended: Fri Dec 18 17:54:07 2020
	Info: Elapsed time: 00:00:01
	Info: Total CPU time (on all processors): 00:00:01
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 33 warnings
