library ieee;
use ieee.std_logic_1164.all;

entity set_clock is
	port (
			decimal : in std_logic_vector(3 downto 0);
			unity : in std_logic_vector(3 downto 0);
			dec, un : out std_logic_vector(6 downto 0);
			
	);
	end set_clock;
	
architecture rtl of set_clock is
begin




	
end rtl;
  