Classic Timing Analyzer report for sisau
Tue May 21 12:38:20 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_5'
  8. Clock Setup: 'senzor_2'
  9. Clock Setup: 'senzor_4'
 10. Clock Setup: 'senzon_1'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                            ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.601 ns                         ; senzor_4                                        ; Logica_miscare:inst6|stanga            ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 30.971 ns                        ; Logica_miscare:inst6|count_ture[6]              ; B_IN4_D1                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.592 ns                        ; senzor_3                                        ; B_IN4_D1                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 13.711 ns                        ; senzor_5                                        ; Logica_miscare:inst6|count_ture[5]     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 61.04 MHz ( period = 16.382 ns ) ; count_ture:inst12|cifra_zeci[0]                 ; afisare_multiplexata:inst11|digit_2[2] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 166.53 MHz ( period = 6.005 ns ) ; Logica_miscare:inst6|count_ture[2]              ; Logica_miscare:inst6|count_ture[6]     ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 166.53 MHz ( period = 6.005 ns ) ; Logica_miscare:inst6|count_ture[2]              ; Logica_miscare:inst6|count_ture[6]     ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 166.53 MHz ( period = 6.005 ns ) ; Logica_miscare:inst6|count_ture[2]              ; Logica_miscare:inst6|count_ture[6]     ; senzor_2   ; senzor_2 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 166.53 MHz ( period = 6.005 ns ) ; Logica_miscare:inst6|count_ture[2]              ; Logica_miscare:inst6|count_ture[6]     ; senzor_5   ; senzor_5 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D2         ; clk        ; clk      ; 124          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                 ;                                        ;            ;          ; 124          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 61.04 MHz ( period = 16.382 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.152 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.378 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.378 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; 61.48 MHz ( period = 16.266 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 61.49 MHz ( period = 16.262 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 61.49 MHz ( period = 16.262 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 62.35 MHz ( period = 16.039 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 62.36 MHz ( period = 16.035 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.819 ns                ;
; N/A                                     ; 62.36 MHz ( period = 16.035 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.819 ns                ;
; N/A                                     ; 66.67 MHz ( period = 14.999 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A                                     ; 66.73 MHz ( period = 14.985 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A                                     ; 66.74 MHz ( period = 14.983 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 120.69 MHz ( period = 8.286 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 124.08 MHz ( period = 8.059 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 126.50 MHz ( period = 7.905 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 127.06 MHz ( period = 7.870 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 5.666 ns                ;
; N/A                                     ; 127.15 MHz ( period = 7.865 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 5.659 ns                ;
; N/A                                     ; 127.19 MHz ( period = 7.862 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 127.23 MHz ( period = 7.860 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 129.13 MHz ( period = 7.744 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 5.654 ns                ;
; N/A                                     ; 145.37 MHz ( period = 6.879 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.674 ns                ;
; N/A                                     ; 145.79 MHz ( period = 6.859 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.654 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.640 ns                ;
; N/A                                     ; 146.22 MHz ( period = 6.839 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 4.633 ns                ;
; N/A                                     ; 146.28 MHz ( period = 6.836 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 146.33 MHz ( period = 6.834 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 146.39 MHz ( period = 6.831 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 146.54 MHz ( period = 6.824 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.620 ns                ;
; N/A                                     ; 146.65 MHz ( period = 6.819 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 4.613 ns                ;
; N/A                                     ; 146.71 MHz ( period = 6.816 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 146.76 MHz ( period = 6.814 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 146.82 MHz ( period = 6.811 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.605 ns                ;
; N/A                                     ; 148.68 MHz ( period = 6.726 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.628 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 150.17 MHz ( period = 6.659 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.846 ns                ;
; N/A                                     ; 151.79 MHz ( period = 6.588 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.775 ns                ;
; N/A                                     ; 152.30 MHz ( period = 6.566 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 152.70 MHz ( period = 6.549 ns )                    ; Logica_miscare:inst6|count_ture[5]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; 157.36 MHz ( period = 6.355 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 4.210 ns                ;
; N/A                                     ; 159.03 MHz ( period = 6.288 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; 159.62 MHz ( period = 6.265 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 4.180 ns                ;
; N/A                                     ; 160.80 MHz ( period = 6.219 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 160.85 MHz ( period = 6.217 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 161.34 MHz ( period = 6.198 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 163.21 MHz ( period = 6.127 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 4.041 ns                ;
; N/A                                     ; 163.80 MHz ( period = 6.105 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 4.020 ns                ;
; N/A                                     ; 164.47 MHz ( period = 6.080 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.842 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 3.964 ns                ;
; N/A                                     ; 166.31 MHz ( period = 6.013 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.774 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A                                     ; 168.29 MHz ( period = 5.942 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 168.86 MHz ( period = 5.922 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 168.92 MHz ( period = 5.920 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; Logica_miscare:inst6|count_ture[5]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 169.64 MHz ( period = 5.895 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 3.803 ns                ;
; N/A                                     ; 171.00 MHz ( period = 5.848 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 172.35 MHz ( period = 5.802 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 3.657 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; Logica_miscare:inst6|count_ture[6]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 173.67 MHz ( period = 5.758 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 175.50 MHz ( period = 5.698 ns )                    ; Logica_miscare:inst6|count_ture[5]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 176.55 MHz ( period = 5.664 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 177.30 MHz ( period = 5.640 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 3.549 ns                ;
; N/A                                     ; 178.57 MHz ( period = 5.600 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; 179.44 MHz ( period = 5.573 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 180.08 MHz ( period = 5.553 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 180.96 MHz ( period = 5.526 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; 181.49 MHz ( period = 5.510 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 181.49 MHz ( period = 5.510 ns )                    ; Logica_miscare:inst6|count_ture[6]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 220.26 MHz ( period = 4.540 ns )                    ; Selectie_proba:inst1|reset_counter                                   ; debouncing:inst3|inst                                                ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A                                     ; 244.50 MHz ( period = 4.090 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 244.50 MHz ( period = 4.090 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 244.50 MHz ( period = 4.090 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 251.38 MHz ( period = 3.978 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; Logica_miscare:inst6|count_ture[7]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A                                     ; 259.74 MHz ( period = 3.850 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.680 ns                ;
; N/A                                     ; 279.72 MHz ( period = 3.575 ns )                    ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 4.272 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.164 ns                ;
; N/A                                     ; 290.95 MHz ( period = 3.437 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 290.95 MHz ( period = 3.437 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 290.95 MHz ( period = 3.437 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 310.08 MHz ( period = 3.225 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.453 ns                ;
; N/A                                     ; 319.18 MHz ( period = 3.133 ns )                    ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 3.830 ns                ;
; N/A                                     ; 320.31 MHz ( period = 3.122 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; 320.31 MHz ( period = 3.122 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; 320.31 MHz ( period = 3.122 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; 329.92 MHz ( period = 3.031 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; 335.68 MHz ( period = 2.979 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.973 ns                ;
; N/A                                     ; 335.91 MHz ( period = 2.977 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 336.13 MHz ( period = 2.975 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.042 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 5.118 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 4.380 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.355 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.245 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.245 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 4.850 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 4.651 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.960 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.780 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 2.469 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 2.467 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|reset_counter                                   ; clk        ; clk      ; None                        ; None                      ; 2.464 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 4.646 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.988 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.394 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|reset_counter                                   ; clk        ; clk      ; None                        ; None                      ; 2.195 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.946 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.202 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.942 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.930 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.927 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.923 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.167 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.897 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 8.242 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 8.238 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 8.226 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 8.223 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.872 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 8.219 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.868 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.856 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.853 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 8.193 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.849 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 4.308 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.823 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.924 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 8.111 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 8.107 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 8.220 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 8.095 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 8.092 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 4.408 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 8.088 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 166.53 MHz ( period = 6.005 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.914 ns                ;
; N/A   ; 168.41 MHz ( period = 5.938 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.846 ns                ;
; N/A   ; 170.44 MHz ( period = 5.867 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.775 ns                ;
; N/A   ; 171.09 MHz ( period = 5.845 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.754 ns                ;
; N/A   ; 171.59 MHz ( period = 5.828 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.738 ns                ;
; N/A   ; 177.49 MHz ( period = 5.634 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.210 ns                ;
; N/A   ; 179.63 MHz ( period = 5.567 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 180.38 MHz ( period = 5.544 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.180 ns                ;
; N/A   ; 181.88 MHz ( period = 5.498 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.494 ns                ;
; N/A   ; 181.95 MHz ( period = 5.496 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.071 ns                ;
; N/A   ; 182.58 MHz ( period = 5.477 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.112 ns                ;
; N/A   ; 184.98 MHz ( period = 5.406 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.041 ns                ;
; N/A   ; 185.74 MHz ( period = 5.384 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.020 ns                ;
; N/A   ; 186.60 MHz ( period = 5.359 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.842 ns                ;
; N/A   ; 187.30 MHz ( period = 5.339 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.964 ns                ;
; N/A   ; 188.96 MHz ( period = 5.292 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.774 ns                ;
; N/A   ; 191.53 MHz ( period = 5.221 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 192.27 MHz ( period = 5.201 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 192.34 MHz ( period = 5.199 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.682 ns                ;
; N/A   ; 192.98 MHz ( period = 5.182 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.666 ns                ;
; N/A   ; 193.27 MHz ( period = 5.174 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.803 ns                ;
; N/A   ; 195.05 MHz ( period = 5.127 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.790 ns                ;
; N/A   ; 196.81 MHz ( period = 5.081 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.657 ns                ;
; N/A   ; 198.41 MHz ( period = 5.040 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 198.53 MHz ( period = 5.037 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.760 ns                ;
; N/A   ; 200.92 MHz ( period = 4.977 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 202.31 MHz ( period = 4.943 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.568 ns                ;
; N/A   ; 203.29 MHz ( period = 4.919 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 204.96 MHz ( period = 4.879 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.503 ns                ;
; N/A   ; 206.10 MHz ( period = 4.852 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.422 ns                ;
; N/A   ; 206.95 MHz ( period = 4.832 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 207.47 MHz ( period = 4.820 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 208.12 MHz ( period = 4.805 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 208.81 MHz ( period = 4.789 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.370 ns                ;
; N/A   ; 208.81 MHz ( period = 4.789 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.507 ns                ;
; N/A   ; 284.82 MHz ( period = 3.511 ns ) ; intarziere_semnal:inst4|counter[1] ; intarziere_semnal:inst4|counter[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; 312.89 MHz ( period = 3.196 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.915 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 166.53 MHz ( period = 6.005 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.914 ns                ;
; N/A   ; 168.41 MHz ( period = 5.938 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.846 ns                ;
; N/A   ; 170.44 MHz ( period = 5.867 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.775 ns                ;
; N/A   ; 171.09 MHz ( period = 5.845 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.754 ns                ;
; N/A   ; 171.59 MHz ( period = 5.828 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.738 ns                ;
; N/A   ; 177.49 MHz ( period = 5.634 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.210 ns                ;
; N/A   ; 179.63 MHz ( period = 5.567 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 180.38 MHz ( period = 5.544 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.180 ns                ;
; N/A   ; 181.88 MHz ( period = 5.498 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.494 ns                ;
; N/A   ; 181.95 MHz ( period = 5.496 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.071 ns                ;
; N/A   ; 182.58 MHz ( period = 5.477 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.112 ns                ;
; N/A   ; 184.98 MHz ( period = 5.406 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.041 ns                ;
; N/A   ; 185.74 MHz ( period = 5.384 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.020 ns                ;
; N/A   ; 186.60 MHz ( period = 5.359 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.842 ns                ;
; N/A   ; 187.30 MHz ( period = 5.339 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.964 ns                ;
; N/A   ; 188.96 MHz ( period = 5.292 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.774 ns                ;
; N/A   ; 191.53 MHz ( period = 5.221 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 192.27 MHz ( period = 5.201 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 192.34 MHz ( period = 5.199 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.682 ns                ;
; N/A   ; 192.98 MHz ( period = 5.182 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.666 ns                ;
; N/A   ; 193.27 MHz ( period = 5.174 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.803 ns                ;
; N/A   ; 195.05 MHz ( period = 5.127 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.790 ns                ;
; N/A   ; 196.81 MHz ( period = 5.081 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.657 ns                ;
; N/A   ; 198.41 MHz ( period = 5.040 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 198.53 MHz ( period = 5.037 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.760 ns                ;
; N/A   ; 200.92 MHz ( period = 4.977 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 202.31 MHz ( period = 4.943 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.568 ns                ;
; N/A   ; 203.29 MHz ( period = 4.919 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 204.96 MHz ( period = 4.879 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.503 ns                ;
; N/A   ; 206.10 MHz ( period = 4.852 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.422 ns                ;
; N/A   ; 206.95 MHz ( period = 4.832 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 207.47 MHz ( period = 4.820 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 208.12 MHz ( period = 4.805 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 208.81 MHz ( period = 4.789 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.370 ns                ;
; N/A   ; 208.81 MHz ( period = 4.789 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.507 ns                ;
; N/A   ; 312.89 MHz ( period = 3.196 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.915 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 166.53 MHz ( period = 6.005 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.914 ns                ;
; N/A   ; 168.41 MHz ( period = 5.938 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.846 ns                ;
; N/A   ; 170.44 MHz ( period = 5.867 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.775 ns                ;
; N/A   ; 171.09 MHz ( period = 5.845 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.754 ns                ;
; N/A   ; 171.59 MHz ( period = 5.828 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.738 ns                ;
; N/A   ; 177.49 MHz ( period = 5.634 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.210 ns                ;
; N/A   ; 179.63 MHz ( period = 5.567 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 180.38 MHz ( period = 5.544 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.180 ns                ;
; N/A   ; 181.88 MHz ( period = 5.498 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.494 ns                ;
; N/A   ; 181.95 MHz ( period = 5.496 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.071 ns                ;
; N/A   ; 182.58 MHz ( period = 5.477 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.112 ns                ;
; N/A   ; 184.98 MHz ( period = 5.406 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.041 ns                ;
; N/A   ; 185.74 MHz ( period = 5.384 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.020 ns                ;
; N/A   ; 186.60 MHz ( period = 5.359 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.842 ns                ;
; N/A   ; 187.30 MHz ( period = 5.339 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.964 ns                ;
; N/A   ; 188.96 MHz ( period = 5.292 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.774 ns                ;
; N/A   ; 191.53 MHz ( period = 5.221 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 192.27 MHz ( period = 5.201 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 192.34 MHz ( period = 5.199 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.682 ns                ;
; N/A   ; 192.98 MHz ( period = 5.182 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.666 ns                ;
; N/A   ; 193.27 MHz ( period = 5.174 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.803 ns                ;
; N/A   ; 195.05 MHz ( period = 5.127 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.790 ns                ;
; N/A   ; 196.81 MHz ( period = 5.081 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.657 ns                ;
; N/A   ; 198.41 MHz ( period = 5.040 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 198.53 MHz ( period = 5.037 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.760 ns                ;
; N/A   ; 200.92 MHz ( period = 4.977 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 202.31 MHz ( period = 4.943 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.568 ns                ;
; N/A   ; 203.29 MHz ( period = 4.919 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 204.96 MHz ( period = 4.879 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.503 ns                ;
; N/A   ; 206.10 MHz ( period = 4.852 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.422 ns                ;
; N/A   ; 206.95 MHz ( period = 4.832 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 207.47 MHz ( period = 4.820 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 208.12 MHz ( period = 4.805 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 208.81 MHz ( period = 4.789 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.370 ns                ;
; N/A   ; 208.81 MHz ( period = 4.789 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.507 ns                ;
; N/A   ; 312.89 MHz ( period = 3.196 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.915 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 166.53 MHz ( period = 6.005 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.914 ns                ;
; N/A   ; 168.41 MHz ( period = 5.938 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.846 ns                ;
; N/A   ; 170.44 MHz ( period = 5.867 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.775 ns                ;
; N/A   ; 171.09 MHz ( period = 5.845 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.754 ns                ;
; N/A   ; 171.59 MHz ( period = 5.828 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.738 ns                ;
; N/A   ; 177.49 MHz ( period = 5.634 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.210 ns                ;
; N/A   ; 179.63 MHz ( period = 5.567 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 180.38 MHz ( period = 5.544 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.180 ns                ;
; N/A   ; 181.88 MHz ( period = 5.498 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.494 ns                ;
; N/A   ; 181.95 MHz ( period = 5.496 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.071 ns                ;
; N/A   ; 182.58 MHz ( period = 5.477 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.112 ns                ;
; N/A   ; 184.98 MHz ( period = 5.406 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.041 ns                ;
; N/A   ; 185.74 MHz ( period = 5.384 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.020 ns                ;
; N/A   ; 186.60 MHz ( period = 5.359 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.842 ns                ;
; N/A   ; 187.30 MHz ( period = 5.339 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.964 ns                ;
; N/A   ; 188.96 MHz ( period = 5.292 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.774 ns                ;
; N/A   ; 191.53 MHz ( period = 5.221 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.703 ns                ;
; N/A   ; 192.27 MHz ( period = 5.201 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 192.34 MHz ( period = 5.199 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.682 ns                ;
; N/A   ; 192.98 MHz ( period = 5.182 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.666 ns                ;
; N/A   ; 193.27 MHz ( period = 5.174 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.803 ns                ;
; N/A   ; 195.05 MHz ( period = 5.127 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.790 ns                ;
; N/A   ; 196.81 MHz ( period = 5.081 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.657 ns                ;
; N/A   ; 198.41 MHz ( period = 5.040 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 198.53 MHz ( period = 5.037 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.760 ns                ;
; N/A   ; 200.92 MHz ( period = 4.977 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 202.31 MHz ( period = 4.943 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.568 ns                ;
; N/A   ; 203.29 MHz ( period = 4.919 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 204.96 MHz ( period = 4.879 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.503 ns                ;
; N/A   ; 206.10 MHz ( period = 4.852 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.422 ns                ;
; N/A   ; 206.95 MHz ( period = 4.832 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 207.47 MHz ( period = 4.820 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 208.12 MHz ( period = 4.805 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 208.81 MHz ( period = 4.789 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.370 ns                ;
; N/A   ; 208.81 MHz ( period = 4.789 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.507 ns                ;
; N/A   ; 274.80 MHz ( period = 3.639 ns ) ; intarziere_semnal:inst|counter[1]  ; intarziere_semnal:inst|counter[1]  ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; 312.89 MHz ( period = 3.196 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.915 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                       ; None                       ; 0.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                       ; None                       ; 0.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 3.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 3.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 3.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 3.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 3.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 3.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                       ; None                       ; 1.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 3.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 4.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 4.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 4.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 4.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 4.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 4.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 4.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 5.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 6.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 5.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 5.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 5.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 5.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 5.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 5.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 6.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 5.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 6.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 6.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 6.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 6.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 6.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 5.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 5.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 5.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 5.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 5.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 6.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 6.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 6.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 6.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 6.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 6.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 6.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 6.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 6.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 6.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 6.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 6.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 6.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 7.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 6.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 7.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 7.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 7.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 7.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 7.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 7.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 7.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 7.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 7.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 7.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 7.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 7.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 7.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 7.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 7.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 7.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 7.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 7.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 8.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 8.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 8.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 8.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 8.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 8.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 8.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 8.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                       ; None                       ; 3.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 8.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 8.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 8.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 8.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 8.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 8.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                       ; None                       ; 3.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                       ; None                       ; 3.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                       ; None                       ; 3.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                       ; None                       ; 3.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                       ; None                       ; 3.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                       ; None                       ; 3.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                       ; None                       ; 3.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                       ; None                       ; 3.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                       ; None                       ; 4.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                       ; None                       ; 4.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                       ; None                       ; 3.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                       ; None                       ; 4.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                       ; None                       ; 4.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                       ; None                       ; 4.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                       ; None                       ; 4.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                       ; None                       ; 2.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|reset_counter                                   ; clk        ; clk      ; None                       ; None                       ; 2.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                       ; None                       ; 2.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.469 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+----------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From             ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+----------------------------------------+----------+
; N/A                                     ; None                                                ; 5.601 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A                                     ; None                                                ; 5.424 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A                                     ; None                                                ; 5.273 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A                                     ; None                                                ; 5.096 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A                                     ; None                                                ; 4.884 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A                                     ; None                                                ; 4.556 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A                                     ; None                                                ; 4.396 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; 4.307 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; 4.057 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; 4.053 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; 2.873 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; 2.873 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; 2.873 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; 2.743 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; 2.739 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; 2.737 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; 2.000 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; 1.943 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; 1.693 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; 1.689 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; 1.609 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; 1.595 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; 1.595 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; 1.581 ns   ; senzor_5         ; intarziere_semnal:inst4|counter[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.515 ns   ; senzon_1         ; intarziere_semnal:inst|counter[1]      ; senzon_1 ;
; N/A                                     ; None                                                ; 1.466 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; 1.378 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; 1.325 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; 1.319 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; 1.314 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; 1.266 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.250 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; 1.113 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.000 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; 0.996 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; 0.904 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; 0.904 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; 0.880 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.870 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 0.752 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; 0.727 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.637 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.484 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 0.484 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 0.484 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.484 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.384 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.331 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.241 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 0.231 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.145 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.098 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 0.088 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.002 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.008 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.012 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.145 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.155 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.241 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.245 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.251 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.291 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.298 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.318 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.394 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.398 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.398 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.398 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.398 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.444 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.471 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.484 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.551 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.637 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.637 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.637 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.637 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.641 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.651 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.660 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.674 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.677 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.687 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.704 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.714 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.784 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.790 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.794 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.804 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.813 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.827 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.830 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.857 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.880 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.920 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.947 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.023 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.027 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.033 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.037 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.046 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.047 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.056 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.060 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.070 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.073 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.073 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.073 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.073 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.100 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.100 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.100 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.100 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.180 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.190 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.199 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.213 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.226 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.253 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.266 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.280 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.289 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.303 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.316 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.343 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.419 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.433 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.433 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.433 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.433 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.442 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.442 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.442 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.442 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.456 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.456 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.456 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.456 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.459 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.469 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.486 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.496 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.586 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.595 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.609 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.676 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.685 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.699 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.702 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.729 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.819 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.828 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.829 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.838 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.842 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.852 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.855 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.882 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -2.062 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -2.071 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -2.085 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -2.120 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A                                     ; None                                                ; -2.215 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -2.224 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -2.238 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -2.277 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A                                     ; None                                                ; -4.049 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; -6.133 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; -6.413 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; -6.504 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; -7.106 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; -8.373 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; -8.868 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; -8.869 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; -8.905 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; -9.291 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; -9.534 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; -9.561 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; -9.687 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; -9.787 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -10.026 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -10.173 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -10.412 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -10.416 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -10.462 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; -10.489 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; -10.569 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -10.655 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -10.808 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -10.822 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; -10.831 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; -10.845 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; -10.848 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; -10.875 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; -11.091 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; -11.118 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; -11.208 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; -11.217 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; -11.231 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; -11.244 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                  ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 30.971 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.969 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.699 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.697 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.333 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.331 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.287 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.285 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.176 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.174 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.141 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.139 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.692 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.690 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.535 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.533 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.158 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.050 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.025 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.832 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.792 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.768 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.689 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.664 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.659 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.466 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.442 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.366 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.298 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.255 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.220 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.084 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.039 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.005 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.994 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.973 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.938 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.894 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.861 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.859 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.771 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.758 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.750 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.673 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.668 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.647 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.643 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.612 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.500 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.489 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.410 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.384 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.354 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.163 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 26.959 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.875 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.848 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.813 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.670 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.586 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.559 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.524 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.364 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.075 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.160 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 24.158 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.875 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.873 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.619 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.486 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.334 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.293 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.201 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.125 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.107 ns  ; afisare_multiplexata:inst11|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 22.008 ns  ; afisare_multiplexata:inst11|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 22.008 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 21.998 ns  ; afisare_multiplexata:inst11|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 21.992 ns  ; afisare_multiplexata:inst11|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 21.983 ns  ; afisare_multiplexata:inst11|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 21.869 ns  ; afisare_multiplexata:inst11|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 21.840 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.649 ns  ; afisare_multiplexata:inst11|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 21.500 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.215 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.211 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 20.926 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 20.861 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.859 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.589 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.587 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.475 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.473 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.232 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.230 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.223 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.221 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.203 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.201 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.177 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.175 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.158 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 20.079 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.077 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.066 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.064 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.031 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.029 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.960 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.958 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.837 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.835 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.807 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.805 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.791 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.789 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.782 ns  ; afisare_multiplexata:inst11|D4     ; D4                  ; clk        ;
; N/A                                     ; None                                                ; 19.709 ns  ; afisare_multiplexata:inst11|D2     ; D2                  ; clk        ;
; N/A                                     ; None                                                ; 19.702 ns  ; afisare_multiplexata:inst11|D3     ; D3                  ; clk        ;
; N/A                                     ; None                                                ; 19.680 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.678 ns  ; afisare_multiplexata:inst11|D1     ; D1                  ; clk        ;
; N/A                                     ; None                                                ; 19.678 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.665 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 19.645 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.643 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.594 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.592 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.582 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.580 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.548 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.546 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.441 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.439 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.437 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.435 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.425 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.423 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.402 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.400 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.395 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.393 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.308 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 19.284 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.282 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.249 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.247 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.196 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.194 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.048 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.039 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.037 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.953 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.951 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.940 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.915 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.800 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.798 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.796 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.794 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.722 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.682 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.662 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.658 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.643 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.641 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.580 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 18.579 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.579 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.554 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.554 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.549 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.529 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.419 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.356 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.336 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.332 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.311 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.296 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.286 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.272 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.266 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.256 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.193 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.188 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.168 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.163 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.158 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.145 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.133 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.110 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.093 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.053 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.029 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.974 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.970 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.950 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.946 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.940 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.929 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.925 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_2   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 15.592 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 15.590 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 15.334 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 15.262 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 15.008 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.936 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 14.260 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.258 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 14.209 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 14.104 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 13.920 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 13.918 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 13.853 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.851 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.815 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 13.658 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.557 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 13.332 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 12.634 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 12.538 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.310 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.273 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.249 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 11.949 ns       ; senzor_2 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From             ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+----------------------------------------+----------+
; N/A                                     ; None                                                ; 13.711 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 13.710 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 13.695 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 13.558 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 13.557 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 13.542 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 13.411 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 13.389 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 13.315 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 13.314 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 13.299 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 13.258 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 13.236 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 13.015 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 12.993 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 12.929 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 12.928 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 12.913 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 12.904 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 12.751 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 12.666 ns ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 12.629 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 12.607 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 12.571 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 12.513 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 12.508 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 12.418 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 12.270 ns ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 12.264 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 12.175 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 12.122 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 12.111 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 11.884 ns ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 11.868 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 11.789 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 11.482 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 9.827 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; 9.135 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; 9.134 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; 8.639 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; 7.372 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; 6.770 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; 6.679 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; 6.399 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; 4.315 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; 3.601 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.600 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.585 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.448 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.447 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.432 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.301 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.279 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.215 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.214 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.205 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.204 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.199 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.189 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.148 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.126 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.062 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.061 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.046 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.972 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.971 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.956 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.915 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.905 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.893 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.883 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.819 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.819 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.819 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.819 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.818 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.818 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.818 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.818 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.803 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.803 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.803 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.803 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.794 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.762 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.740 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.672 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.666 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.665 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.650 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.650 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.641 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.576 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.575 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.560 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.543 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A                                     ; None                                                ; 2.519 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.519 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.519 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.519 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.497 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.497 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.497 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.497 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.461 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.433 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.432 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.423 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.422 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.417 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.408 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.407 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.398 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.386 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A                                     ; None                                                ; 2.366 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.344 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.308 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.276 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.255 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.254 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.190 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.189 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.174 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.165 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.154 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.133 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.123 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.111 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.101 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.075 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.065 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.037 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.036 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.021 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.012 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.012 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.012 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.012 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.001 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.922 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.890 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.868 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.859 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.832 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.769 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.768 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.758 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.737 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.715 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.679 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.679 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.679 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.679 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.626 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.616 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.615 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.526 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.525 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.436 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.383 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.372 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.372 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.372 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.372 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.293 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.283 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.230 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.219 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.129 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.050 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.986 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 0.976 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.897 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.743 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.590 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.174 ns  ; senzon_1         ; intarziere_semnal:inst|counter[1]      ; senzon_1 ;
; N/A                                     ; None                                                ; 0.154 ns  ; senzor_5         ; intarziere_semnal:inst4|counter[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.486 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; -0.638 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; -0.638 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; -0.730 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; -0.734 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; -0.984 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; -1.048 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; -1.053 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; -1.059 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; -1.112 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; -1.200 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; -1.329 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; -1.329 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; -1.343 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; -1.423 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; -1.427 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; -1.677 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; -1.734 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; -2.471 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; -2.473 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; -2.477 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; -2.607 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; -2.607 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                  ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 21 12:38:20 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "intarziere_semnal:inst|counter[1]" is a latch
    Warning: Node "intarziere_semnal:inst4|counter[1]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "afisare_multiplexata:inst11|a" is a latch
    Warning: Node "afisare_multiplexata:inst11|b" is a latch
    Warning: Node "afisare_multiplexata:inst11|c" is a latch
    Warning: Node "afisare_multiplexata:inst11|d" is a latch
    Warning: Node "afisare_multiplexata:inst11|e" is a latch
    Warning: Node "afisare_multiplexata:inst11|f" is a latch
    Warning: Node "afisare_multiplexata:inst11|g" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "intarziere_semnal:inst4|counter[0]~0"
Warning: Found combinational loop of 1 nodes
    Warning: Node "intarziere_semnal:inst|counter[0]~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "intarziere_semnal:inst4|counter[1]" as buffer
    Info: Detected ripple clock "intarziere_semnal:inst|counter[1]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux0~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[2]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[1]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst" as buffer
    Info: Detected gated clock "debouncing:inst17|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[0]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[1]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~4" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[1]" as buffer
    Info: Detected gated clock "intarziere_semnal:inst4|Equal0~0" as buffer
    Info: Detected gated clock "intarziere_semnal:inst4|counter[0]~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[1]" as buffer
    Info: Detected gated clock "intarziere_semnal:inst|Equal0~0" as buffer
    Info: Detected gated clock "intarziere_semnal:inst|counter[0]~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[2]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal6~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|count_ture[2]~2" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[0]" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[1]" as buffer
Info: Clock "clk" has Internal fmax of 61.04 MHz between source register "count_ture:inst12|cifra_zeci[0]" and destination register "afisare_multiplexata:inst11|digit_2[2]" (period= 16.382 ns)
    Info: + Longest register to register delay is 2.152 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 6; REG Node = 'count_ture:inst12|cifra_zeci[0]'
        Info: 2: + IC(0.779 ns) + CELL(0.651 ns) = 1.430 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 4; COMB Node = 'afisare_multiplexata:inst11|digit_2[2]~1'
        Info: 3: + IC(0.408 ns) + CELL(0.206 ns) = 2.044 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|digit_2~4'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.152 ns; Loc. = LCFF_X19_Y7_N15; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[2]'
        Info: Total cell delay = 0.965 ns ( 44.84 % )
        Info: Total interconnect delay = 1.187 ns ( 55.16 % )
    Info: - Smallest clock skew is -13.966 ns
        Info: + Shortest clock path from clock "clk" to destination register is 4.982 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.521 ns) + CELL(0.970 ns) = 3.591 ns; Loc. = LCFF_X18_Y7_N31; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.725 ns) + CELL(0.666 ns) = 4.982 ns; Loc. = LCFF_X19_Y7_N15; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[2]'
            Info: Total cell delay = 2.736 ns ( 54.92 % )
            Info: Total interconnect delay = 2.246 ns ( 45.08 % )
        Info: - Longest clock path from clock "clk" to source register is 18.948 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.521 ns) + CELL(0.970 ns) = 3.591 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.954 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(1.053 ns) + CELL(0.970 ns) = 6.977 ns; Loc. = LCFF_X15_Y7_N21; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(1.525 ns) + CELL(0.970 ns) = 9.472 ns; Loc. = LCFF_X10_Y9_N25; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12'
            Info: 6: + IC(0.393 ns) + CELL(0.970 ns) = 10.835 ns; Loc. = LCFF_X10_Y9_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12'
            Info: 7: + IC(2.174 ns) + CELL(0.970 ns) = 13.979 ns; Loc. = LCFF_X27_Y8_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12'
            Info: 8: + IC(0.402 ns) + CELL(0.970 ns) = 15.351 ns; Loc. = LCFF_X27_Y8_N25; Fanout = 2; REG Node = 'debouncing:inst17|inst'
            Info: 9: + IC(0.465 ns) + CELL(0.647 ns) = 16.463 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'debouncing:inst17|inst3'
            Info: 10: + IC(0.978 ns) + CELL(0.000 ns) = 17.441 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'debouncing:inst17|inst3~clkctrl'
            Info: 11: + IC(0.841 ns) + CELL(0.666 ns) = 18.948 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 6; REG Node = 'count_ture:inst12|cifra_zeci[0]'
            Info: Total cell delay = 9.203 ns ( 48.57 % )
            Info: Total interconnect delay = 9.745 ns ( 51.43 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_5" has Internal fmax of 166.53 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[6]" (period= 6.005 ns)
    Info: + Longest register to register delay is 3.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(1.083 ns) + CELL(0.596 ns) = 1.679 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.765 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.851 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~13'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.937 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~16'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.443 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~18'
        Info: 7: + IC(0.365 ns) + CELL(0.370 ns) = 3.178 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~20'
        Info: 8: + IC(0.370 ns) + CELL(0.366 ns) = 3.914 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[6]'
        Info: Total cell delay = 2.096 ns ( 53.55 % )
        Info: Total interconnect delay = 1.818 ns ( 46.45 % )
    Info: - Smallest clock skew is -0.235 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 7.583 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 4; CLK Node = 'senzor_5'
            Info: 2: + IC(1.438 ns) + CELL(0.206 ns) = 2.579 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.415 ns) + CELL(0.206 ns) = 4.200 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2'
            Info: 4: + IC(1.833 ns) + CELL(0.000 ns) = 6.033 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2clkctrl'
            Info: 5: + IC(1.344 ns) + CELL(0.206 ns) = 7.583 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[6]'
            Info: Total cell delay = 1.553 ns ( 20.48 % )
            Info: Total interconnect delay = 6.030 ns ( 79.52 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 7.818 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 4; CLK Node = 'senzor_5'
            Info: 2: + IC(1.438 ns) + CELL(0.206 ns) = 2.579 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.415 ns) + CELL(0.206 ns) = 4.200 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2'
            Info: 4: + IC(1.833 ns) + CELL(0.000 ns) = 6.033 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2clkctrl'
            Info: 5: + IC(1.419 ns) + CELL(0.366 ns) = 7.818 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 1.713 ns ( 21.91 % )
            Info: Total interconnect delay = 6.105 ns ( 78.09 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.856 ns
Info: Clock "senzor_2" has Internal fmax of 166.53 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[6]" (period= 6.005 ns)
    Info: + Longest register to register delay is 3.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(1.083 ns) + CELL(0.596 ns) = 1.679 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.765 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.851 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~13'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.937 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~16'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.443 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~18'
        Info: 7: + IC(0.365 ns) + CELL(0.370 ns) = 3.178 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~20'
        Info: 8: + IC(0.370 ns) + CELL(0.366 ns) = 3.914 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[6]'
        Info: Total cell delay = 2.096 ns ( 53.55 % )
        Info: Total interconnect delay = 1.818 ns ( 46.45 % )
    Info: - Smallest clock skew is -0.235 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 7.736 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.417 ns) + CELL(0.370 ns) = 2.732 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.415 ns) + CELL(0.206 ns) = 4.353 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2'
            Info: 4: + IC(1.833 ns) + CELL(0.000 ns) = 6.186 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2clkctrl'
            Info: 5: + IC(1.344 ns) + CELL(0.206 ns) = 7.736 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[6]'
            Info: Total cell delay = 1.727 ns ( 22.32 % )
            Info: Total interconnect delay = 6.009 ns ( 77.68 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 7.971 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.417 ns) + CELL(0.370 ns) = 2.732 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.415 ns) + CELL(0.206 ns) = 4.353 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2'
            Info: 4: + IC(1.833 ns) + CELL(0.000 ns) = 6.186 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2clkctrl'
            Info: 5: + IC(1.419 ns) + CELL(0.366 ns) = 7.971 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 1.887 ns ( 23.67 % )
            Info: Total interconnect delay = 6.084 ns ( 76.33 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.856 ns
Info: Clock "senzor_4" has Internal fmax of 166.53 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[6]" (period= 6.005 ns)
    Info: + Longest register to register delay is 3.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(1.083 ns) + CELL(0.596 ns) = 1.679 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.765 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.851 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~13'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.937 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~16'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.443 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~18'
        Info: 7: + IC(0.365 ns) + CELL(0.370 ns) = 3.178 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~20'
        Info: 8: + IC(0.370 ns) + CELL(0.366 ns) = 3.914 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[6]'
        Info: Total cell delay = 2.096 ns ( 53.55 % )
        Info: Total interconnect delay = 1.818 ns ( 46.45 % )
    Info: - Smallest clock skew is -0.235 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 7.979 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.441 ns) + CELL(0.589 ns) = 2.975 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.415 ns) + CELL(0.206 ns) = 4.596 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2'
            Info: 4: + IC(1.833 ns) + CELL(0.000 ns) = 6.429 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2clkctrl'
            Info: 5: + IC(1.344 ns) + CELL(0.206 ns) = 7.979 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[6]'
            Info: Total cell delay = 1.946 ns ( 24.39 % )
            Info: Total interconnect delay = 6.033 ns ( 75.61 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 8.214 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.441 ns) + CELL(0.589 ns) = 2.975 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.415 ns) + CELL(0.206 ns) = 4.596 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2'
            Info: 4: + IC(1.833 ns) + CELL(0.000 ns) = 6.429 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2clkctrl'
            Info: 5: + IC(1.419 ns) + CELL(0.366 ns) = 8.214 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 2.106 ns ( 25.64 % )
            Info: Total interconnect delay = 6.108 ns ( 74.36 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.856 ns
Info: Clock "senzon_1" has Internal fmax of 166.53 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[6]" (period= 6.005 ns)
    Info: + Longest register to register delay is 3.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(1.083 ns) + CELL(0.596 ns) = 1.679 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.765 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.851 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~13'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.937 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~16'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.443 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~18'
        Info: 7: + IC(0.365 ns) + CELL(0.370 ns) = 3.178 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~20'
        Info: 8: + IC(0.370 ns) + CELL(0.366 ns) = 3.914 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[6]'
        Info: Total cell delay = 2.096 ns ( 53.55 % )
        Info: Total interconnect delay = 1.818 ns ( 46.45 % )
    Info: - Smallest clock skew is -0.235 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 8.365 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 4; CLK Node = 'senzon_1'
            Info: 2: + IC(1.802 ns) + CELL(0.614 ns) = 3.361 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.415 ns) + CELL(0.206 ns) = 4.982 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2'
            Info: 4: + IC(1.833 ns) + CELL(0.000 ns) = 6.815 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2clkctrl'
            Info: 5: + IC(1.344 ns) + CELL(0.206 ns) = 8.365 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[6]'
            Info: Total cell delay = 1.971 ns ( 23.56 % )
            Info: Total interconnect delay = 6.394 ns ( 76.44 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 8.600 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 4; CLK Node = 'senzon_1'
            Info: 2: + IC(1.802 ns) + CELL(0.614 ns) = 3.361 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.415 ns) + CELL(0.206 ns) = 4.982 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2'
            Info: 4: + IC(1.833 ns) + CELL(0.000 ns) = 6.815 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2clkctrl'
            Info: 5: + IC(1.419 ns) + CELL(0.366 ns) = 8.600 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 2.131 ns ( 24.78 % )
            Info: Total interconnect delay = 6.469 ns ( 75.22 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.856 ns
Warning: Circuit may not operate. Detected 124 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "afisare_multiplexata:inst11|generator_adresa[0]" and destination pin or register "afisare_multiplexata:inst11|D2" for clock "clk" (Hold time is 7.862 ns)
    Info: + Largest clock skew is 8.664 ns
        Info: + Longest clock path from clock "clk" to destination register is 13.993 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.521 ns) + CELL(0.970 ns) = 3.591 ns; Loc. = LCFF_X18_Y7_N31; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(8.911 ns) + CELL(0.000 ns) = 12.502 ns; Loc. = CLKCTRL_G0; Fanout = 7; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl'
            Info: 4: + IC(0.825 ns) + CELL(0.666 ns) = 13.993 ns; Loc. = LCFF_X21_Y7_N27; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|D2'
            Info: Total cell delay = 2.736 ns ( 19.55 % )
            Info: Total interconnect delay = 11.257 ns ( 80.45 % )
        Info: - Shortest clock path from clock "clk" to source register is 5.329 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.521 ns) + CELL(0.970 ns) = 3.591 ns; Loc. = LCFF_X18_Y7_N31; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.072 ns) + CELL(0.666 ns) = 5.329 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 12; REG Node = 'afisare_multiplexata:inst11|generator_adresa[0]'
            Info: Total cell delay = 2.736 ns ( 51.34 % )
            Info: Total interconnect delay = 2.593 ns ( 48.66 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.804 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 12; REG Node = 'afisare_multiplexata:inst11|generator_adresa[0]'
        Info: 2: + IC(0.494 ns) + CELL(0.202 ns) = 0.696 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Decoder0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.804 ns; Loc. = LCFF_X21_Y7_N27; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|D2'
        Info: Total cell delay = 0.310 ns ( 38.56 % )
        Info: Total interconnect delay = 0.494 ns ( 61.44 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_4") is 5.601 ns
    Info: + Longest pin to register delay is 7.726 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(6.131 ns) + CELL(0.650 ns) = 7.726 ns; Loc. = LCCOMB_X27_Y8_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.595 ns ( 20.64 % )
        Info: Total interconnect delay = 6.131 ns ( 79.36 % )
    Info: + Micro setup delay of destination is 1.208 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 3.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(1.444 ns) + CELL(0.370 ns) = 2.759 ns; Loc. = LCCOMB_X27_Y8_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 3.333 ns; Loc. = LCCOMB_X27_Y8_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.521 ns ( 45.63 % )
        Info: Total interconnect delay = 1.812 ns ( 54.37 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Logica_miscare:inst6|count_ture[6]" is 30.971 ns
    Info: + Longest clock path from clock "clk" to source register is 18.475 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.521 ns) + CELL(0.970 ns) = 3.591 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.954 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(1.053 ns) + CELL(0.970 ns) = 6.977 ns; Loc. = LCFF_X15_Y7_N21; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.809 ns) + CELL(0.970 ns) = 9.756 ns; Loc. = LCFF_X21_Y9_N9; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.443 ns) + CELL(0.623 ns) = 10.822 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(1.050 ns) + CELL(0.970 ns) = 12.842 ns; Loc. = LCFF_X22_Y7_N3; Fanout = 8; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 8: + IC(1.884 ns) + CELL(0.366 ns) = 15.092 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2'
        Info: 9: + IC(1.833 ns) + CELL(0.000 ns) = 16.925 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2clkctrl'
        Info: 10: + IC(1.344 ns) + CELL(0.206 ns) = 18.475 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[6]'
        Info: Total cell delay = 7.145 ns ( 38.67 % )
        Info: Total interconnect delay = 11.330 ns ( 61.33 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 12.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[6]'
        Info: 2: + IC(1.776 ns) + CELL(0.202 ns) = 1.978 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~2'
        Info: 3: + IC(0.683 ns) + CELL(0.206 ns) = 2.867 ns; Loc. = LCCOMB_X22_Y8_N4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~3'
        Info: 4: + IC(1.421 ns) + CELL(0.616 ns) = 4.904 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~7'
        Info: 5: + IC(0.671 ns) + CELL(0.319 ns) = 5.894 ns; Loc. = LCCOMB_X27_Y8_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~8'
        Info: 6: + IC(3.366 ns) + CELL(3.236 ns) = 12.496 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 4.579 ns ( 36.64 % )
        Info: Total interconnect delay = 7.917 ns ( 63.36 % )
Info: Longest tpd from source pin "senzor_3" to destination pin "B_IN4_D1" is 15.592 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 15; CLK Node = 'senzor_3'
    Info: 2: + IC(6.441 ns) + CELL(0.614 ns) = 8.000 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~7'
    Info: 3: + IC(0.671 ns) + CELL(0.319 ns) = 8.990 ns; Loc. = LCCOMB_X27_Y8_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~8'
    Info: 4: + IC(3.366 ns) + CELL(3.236 ns) = 15.592 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 5.114 ns ( 32.80 % )
    Info: Total interconnect delay = 10.478 ns ( 67.20 % )
Info: th for register "Logica_miscare:inst6|count_ture[5]" (data pin = "senzor_5", clock pin = "clk") is 13.711 ns
    Info: + Longest clock path from clock "clk" to destination register is 18.709 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.521 ns) + CELL(0.970 ns) = 3.591 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.954 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(1.053 ns) + CELL(0.970 ns) = 6.977 ns; Loc. = LCFF_X15_Y7_N21; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.809 ns) + CELL(0.970 ns) = 9.756 ns; Loc. = LCFF_X21_Y9_N9; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.443 ns) + CELL(0.623 ns) = 10.822 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(1.050 ns) + CELL(0.970 ns) = 12.842 ns; Loc. = LCFF_X22_Y7_N3; Fanout = 8; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 8: + IC(1.884 ns) + CELL(0.366 ns) = 15.092 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2'
        Info: 9: + IC(1.833 ns) + CELL(0.000 ns) = 16.925 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[2]~2clkctrl'
        Info: 10: + IC(1.418 ns) + CELL(0.366 ns) = 18.709 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 7.305 ns ( 39.05 % )
        Info: Total interconnect delay = 11.404 ns ( 60.95 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 4; CLK Node = 'senzor_5'
        Info: 2: + IC(1.438 ns) + CELL(0.206 ns) = 2.579 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal6~0'
        Info: 3: + IC(1.488 ns) + CELL(0.366 ns) = 4.433 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~17'
        Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 4.998 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.713 ns ( 34.27 % )
        Info: Total interconnect delay = 3.285 ns ( 65.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Tue May 21 12:38:20 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


