| name                        | parts                                                           | length | dlength | field                                         | instruction_control                          | category |
|-----------------------------|-----------------------------------------------------------------|--------|---------|-----------------------------------------------|----------------------------------------------|----------|
| lui                         | r[11:7], h[31:12]                                               | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,XXX,XXXXX,01101,11       | RD_R3,OP_SIGN_ADD,IMM_U                      |          |
| auipc                       | r[11:7], h[31:12]                                               | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,XXX,XXXXX,00101,11       | R1_PC,RD_R3,OP_SIGN_ADD,IMM_U                | ALU      |
| jal                         | r[11:7], uj[31:12]                                              | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,XXX,XXXXX,11011,11       | RD_R3,IMM_UJ                                 | BRU      |
| jalr                        | r[11:7], r[19:15], h[31:20]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,000,XXXXX,11001,11       | RD_R3,R1_R1,IMM_I                            | BRU      |
| beq                         | r[19:15], r[24:20], u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1         | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,000,XXXXX,11000,11       | R1_R1,R2_R2,OP_SIGN_EQ,IMM_SB                | BRU      |
| bne                         | r[19:15], r[24:20], u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1         | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,001,XXXXX,11000,11       | R1_R1,R2_R2,OP_SIGN_NE,IMM_SB                | BRU      |
| blt                         | r[19:15], r[24:20], u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1         | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,100,XXXXX,11000,11       | R1_R1,R2_R2,OP_SIGN_LT,IMM_SB                | BRU      |
| bge                         | r[19:15], r[24:20], u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1         | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,101,XXXXX,11000,11       | R1_R1,R2_R2,OP_SIGN_GE,IMM_SB                | BRU      |
| bltu                        | r[19:15], r[24:20], u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1         | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,110,XXXXX,11000,11       | R1_R1,R2_R2,OP_USIGN_LT,IMM_SB               | BRU      |
| bgeu                        | r[19:15], r[24:20], u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1         | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,111,XXXXX,11000,11       | R1_R1,R2_R2,OP_USIGN_GE,IMM_SB               | BRU      |
| lb                          | r[11:7], h[31:20](r[19:15])                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,000,XXXXX,00000,11       | RD_R3,R1_R1,SIZE_BY,SIGN_S,MEM_L,IMM_I       | LSU      |
| lr                          | r[11:7], h[31:20](r[19:15])                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,001,XXXXX,00000,11       | RD_R3,R1_R1,SIZE_HW,SIGN_S,MEM_L,IMM_I       | LSU      |
| lw                          | r[11:7], h[31:20](r[19:15])                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,010,XXXXX,00000,11       | RD_R3,R1_R1,SIZE_W,SIGN_S,MEM_L,IMM_I        | LSU      |
| lbu                         | r[11:7], h[31:20](r[19:15])                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,100,XXXXX,00000,11       | RD_R3,R1_R1,SIZE_BY,SIGN_U,MEM_L,IMM_I       | LSU      |
| lhu                         | r[11:7], h[31:20](r[19:15])                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,101,XXXXX,00000,11       | RD_R3,R1_R1,SIZE_HW,SIGN_U,MEM_L,IMM_I       | LSU      |
| sb                          | r[24:20], h[31:25]|h[11:7](r[19:15])                            | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,000,XXXXX,01000,11       | R1_R1,R2_R2,SIZE_BY,SIGN_S,MEM_S,IMM_S       | LSU      |
| sr                          | r[24:20], h[31:25]|h[11:7](r[19:15])                            | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,001,XXXXX,01000,11       | R1_R1,R2_R2,SIZE_HW,SIGN_S,MEM_S,IMM_S       | LSU      |
| sw                          | r[24:20], h[31:25]|h[11:7](r[19:15])                            | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,010,XXXXX,01000,11       | R1_R1,R2_R2,SIZE_W,SIGN_S,MEM_S,IMM_S        | LSU      |
| addi                        | r[11:7], r[19:15], h[31:20]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,000,XXXXX,00100,11       | RD_R3,R1_R1,OP_SIGN_ADD,IMM_I                | ALU      |
| slti                        | r[11:7], r[19:15], h[31:20]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,010,XXXXX,00100,11       | RD_R3,R1_R1,OP_SIGN_SLT,IMM_I                | ALU      |
| sltiu                       | r[11:7], r[19:15], h[31:20]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,011,XXXXX,00100,11       | RD_R3,R1_R1,OP_SIGN_SLTU,IMM_I               | ALU      |
| xori                        | r[11:7], r[19:15], h[31:20]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,100,XXXXX,00100,11       | RD_R3,R1_R1,OP_LOGIC_XOR,IMM_I               | ALU      |
| ori                         | r[11:7], r[19:15], h[31:20]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,110,XXXXX,00100,11       | RD_R3,R1_R1,OP_LOGIC_OR,IMM_I                | ALU      |
| andi                        | r[11:7], r[19:15], h[31:20]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,111,XXXXX,00100,11       | RD_R3,R1_R1,OP_LOGIC_AND,IMM_I               | ALU      |
| slli                        | r[11:7], r[19:15], h[25:20]                                     | 32     | 32      | 00000,0X,XXXXX,XXXXX,001,XXXXX,00100,11       | RD_R3,R1_R1,OP_LOGIC_SLL,IMM_I               | ALU      |
| srli                        | r[11:7], r[19:15], h[24:20]                                     | 32     | 32      | 00000,0X,XXXXX,XXXXX,101,XXXXX,00100,11       | RD_R3,R1_R1,OP_LOGIC_SRL,IMM_I               | ALU      |
| srai                        | r[11:7], r[19:15], h[24:20]                                     | 32     | 32      | 01000,0X,XXXXX,XXXXX,101,XXXXX,00100,11       | RD_R3,R1_R1,OP_LOGIC_SRA,IMM_I               | ALU      |
| add                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,000,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_ADD                | ALU      |
| sub                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01000,00,XXXXX,XXXXX,000,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_SUB                | ALU      |
| sll                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,001,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_LOGIC_SLL               | ALU      |
| slt                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,010,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_SLT                | ALU      |
| sltu                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,011,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_SLTU               | ALU      |
| xor                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,100,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_LOGIC_XOR               | ALU      |
| srl                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,101,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_LOGIC_SRL               | ALU      |
| sra                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01000,00,XXXXX,XXXXX,101,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_LOGIC_SRA               | ALU      |
| or                          | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,110,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_LOGIC_OR                | ALU      |
| and                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,111,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_LOGIC_AND               | ALU      |
| fence                       |                                                                 | 32     | 32      | 0000X,XX,XXXXX,00000,000,XXXXX,00011,11       |                                              | ALU      |
| fence.i                     |                                                                 | 32     | 32      | 00000,00,00000,00000,001,XXXXX,00011,11       |                                              | ALU      |
| mul                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,000,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_MUL                | ALU      |
| mulh                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,001,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_MULH               | ALU      |
| mulhsu                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,010,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_MULHSU             | ALU      |
| mulhu                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,011,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_MULHU              | ALU      |
| div                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,100,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_DIV                | ALU      |
| divu                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,101,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_DIVU               | ALU      |
| rem                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,110,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_REM                | ALU      |
| remu                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,111,XXXXX,01100,11       | RD_R3,R1_R1,R2_R2,OP_SIGN_REMU               | ALU      |
| lr.w                        | r[11:7], r[19:15]                                               | 32     | 32      | 00010,XX,00000,XXXXX,010,XXXXX,01011,11       | RD_R3,R1_R1                                  | LSU      |
| sc.w                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00011,XX,XXXXX,XXXXX,010,XXXXX,01011,11       | RD_R3,R1_R1                                  | LSU      |
| amoswap.w                   | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 00001,XX,XXXXX,XXXXX,010,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amoadd.w                    | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 00000,XX,XXXXX,XXXXX,010,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amoxor.w                    | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 00100,XX,XXXXX,XXXXX,010,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amoand.w                    | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 01100,XX,XXXXX,XXXXX,010,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amoor.w                     | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 01000,XX,XXXXX,XXXXX,010,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amomin.w                    | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 10000,XX,XXXXX,XXXXX,010,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amomax.w                    | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 10100,XX,XXXXX,XXXXX,010,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amominu.w                   | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 11000,XX,XXXXX,XXXXX,010,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amomaxu.w                   | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 11100,XX,XXXXX,XXXXX,010,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| flw                         | f[11:7], h[31:20](r[19:15])                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,010,XXXXX,00001,11       | RD_R3,R1_R1,SIZE_W,SIGN_S,MEM_L,IMM_I        | LSU      |
| fsw                         | f[24:20], h[31:25]|h[11:7](r[19:15])                            | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,010,XXXXX,01001,11       | R1_R1,SIZE_W,SIGN_S,MEM_S,IMM_S              | LSU      |
| fmadd.s                     | f[11:7], f[19:15], f[24:20], f[31:27]                           | 32     | 32      | XXXXX,00,XXXXX,XXXXX,XXX,XXXXX,10000,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fmsub.s                     | f[11:7], f[19:15], f[24:20], f[31:27]                           | 32     | 32      | XXXXX,00,XXXXX,XXXXX,XXX,XXXXX,10001,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fnmsub.s                    | f[11:7], f[19:15], f[24:20], f[31:27]                           | 32     | 32      | XXXXX,00,XXXXX,XXXXX,XXX,XXXXX,10010,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fnmadd.s                    | f[11:7], f[19:15], f[24:20], f[31:27]                           | 32     | 32      | XXXXX,00,XXXXX,XXXXX,XXX,XXXXX,10011,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fadd.s                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fsub.s                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fmul.s                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00010,00,XXXXX,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fdiv.s                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00011,00,XXXXX,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fsqrt.s                     | f[11:7], f[19:15]                                               | 32     | 32      | 01011,00,00000,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fsgnj.s                     | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,000,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fsgnjn.s                    | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,001,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fsgnjx.s                    | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,010,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fmin.s                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00101,00,XXXXX,XXXXX,000,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fmax.s                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00101,00,XXXXX,XXXXX,001,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fcvt.w.s                    | r[11:7], f[19:15]                                               | 32     | 32      | 11000,00,00000,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.wu.s                   | r[11:7], f[19:15]                                               | 32     | 32      | 11000,00,00001,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fmv.x.w                     | r[11:7], f[19:15]                                               | 32     | 32      | 11100,00,00000,XXXXX,000,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| feq.s                       | r[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 10100,00,XXXXX,XXXXX,010,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| flt.s                       | r[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 10100,00,XXXXX,XXXXX,001,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fle.s                       | r[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 10100,00,XXXXX,XXXXX,000,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fclass.s                    | f[11:7], f[19:15]                                               | 32     | 32      | 11100,00,00000,XXXXX,001,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.s.w                    | f[11:7], r[19:15]                                               | 32     | 32      | 11010,00,00000,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.s.wu                   | f[11:7], r[19:15]                                               | 32     | 32      | 11010,00,00001,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fmv.w.x                     | f[11:7], r[19:15]                                               | 32     | 32      | 11110,00,00000,XXXXX,000,XXXXX,10100,11       | RD_R3                                        | FPU      |
| fld                         | r[11:7], r[19:15], h[31:20]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,011,XXXXX,00001,11       | RD_R3                                        | LSU      |
| fsd                         | r[24:20], h[31:25]|h[11:7](r[19:15])                            | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,011,XXXXX,01001,11       | RD_R3                                        | LSU      |
| fmadd.d                     | f[11:7], f[19:15], f[24:20], f[31:27]                           | 32     | 32      | XXXXX,01,XXXXX,XXXXX,XXX,XXXXX,10000,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fmsub.d                     | f[11:7], f[19:15], f[24:20], f[31:27]                           | 32     | 32      | XXXXX,01,XXXXX,XXXXX,XXX,XXXXX,10001,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fnmsub.d                    | f[11:7], f[19:15], f[24:20], f[31:27]                           | 32     | 32      | XXXXX,01,XXXXX,XXXXX,XXX,XXXXX,10010,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fnmadd.d                    | f[11:7], f[19:15], f[24:20], f[31:27]                           | 32     | 32      | XXXXX,01,XXXXX,XXXXX,XXX,XXXXX,10011,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fadd.d                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fsub.d                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fmul.d                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00010,01,XXXXX,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fdiv.d                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00011,01,XXXXX,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fsqrt.d                     | f[11:7], f[19:15]                                               | 32     | 32      | 01011,01,00000,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fsgnj.d                     | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00100,01,XXXXX,XXXXX,000,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fsgnjn.d                    | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00100,01,XXXXX,XXXXX,001,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fsgnjx.d                    | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00100,01,XXXXX,XXXXX,010,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fmin.d                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00101,01,XXXXX,XXXXX,000,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fmax.d                      | f[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 00101,01,XXXXX,XXXXX,001,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fcvt.s.d                    | f[11:7], f[19:15]                                               | 32     | 32      | 01000,00,00001,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.d.s                    | f[11:7], f[19:15]                                               | 32     | 32      | 01000,01,00000,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| feq.d                       | r[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 10100,01,XXXXX,XXXXX,010,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| flt.d                       | r[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 10100,01,XXXXX,XXXXX,001,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fle.d                       | r[11:7], f[19:15], f[24:20]                                     | 32     | 32      | 10100,01,XXXXX,XXXXX,000,XXXXX,10100,11       | RD_R3,R1_R1,R2_R2                            | FPU      |
| fclass.d                    | r[11:7], f[19:15]                                               | 32     | 32      | 11100,01,00000,XXXXX,001,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.w.d                    | r[11:7], f[19:15]                                               | 32     | 32      | 11000,01,00000,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.wu.d                   | r[11:7], f[19:15]                                               | 32     | 32      | 11000,01,00001,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.d.w                    | f[11:7], r[19:15]                                               | 32     | 32      | 11010,01,00000,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.d.wu                   | f[11:7], r[19:15]                                               | 32     | 32      | 11010,01,00001,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| csrrw                       | r[11:7], h[31:20], r[19:15]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,001,XXXXX,11100,11       | RD_R3,R1_R1,R2_R2,OP_SEL_OP0,CSR_RW          | ALU      |
| csrrs                       | r[11:7], h[31:20], r[19:15]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,010,XXXXX,11100,11       | RD_R3,R1_R1,R2_R2,OP_SEL_OP0,CSR_RW          | ALU      |
| csrrc                       | r[11:7], h[31:20], r[19:15]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,011,XXXXX,11100,11       | RD_R3,R1_R1,R2_R2,OP_SEL_OP0,CSR_RW          | ALU      |
| csrrwi                      | r[11:7], h[31:20], h[19:15]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,101,XXXXX,11100,11       | RD_R3,R1_R1,R2_R2,OP_SEL_OP0,CSR_RW          | ALU      |
| csrrsi                      | r[11:7], h[31:20], h[19:15]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,110,XXXXX,11100,11       | RD_R3,R1_R1,R2_R2,OP_SEL_OP0,CSR_RW          | ALU      |
| csrrci                      | r[11:7], h[31:20], h[19:15]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,111,XXXXX,11100,11       | RD_R3,R1_R1,R2_R2,OP_SEL_OP0,CSR_RW          | ALU      |
| ecall                       |                                                                 | 32     | 32      | 00000,00,00000,00000,000,00000,11100,11       |                                              | ALU      |
| ebreak                      |                                                                 | 32     | 32      | 00000,00,00001,00000,000,00000,11100,11       |                                              | ALU      |
| uret                        |                                                                 | 32     | 32      | 00000,00,00010,00000,000,00000,11100,11       |                                              | ALU      |
| sret                        |                                                                 | 32     | 32      | 00010,00,00010,00000,000,00000,11100,11       |                                              | ALU      |
| hret                        |                                                                 | 32     | 32      | 00100,00,00010,00000,000,00000,11100,11       |                                              | ALU      |
| mret                        |                                                                 | 32     | 32      | 00110,00,00010,00000,000,00000,11100,11       |                                              | ALU      |
| mrts                        |                                                                 | 32     | 32      | 00110,00,00101,00000,000,00000,11100,11       |                                              | ALU      |
| mrth                        |                                                                 | 32     | 32      | 00100,00,00110,00000,000,00000,11100,11       |                                              | ALU      |
| wfi                         |                                                                 | 32     | 32      | 00010,00,00101,00000,000,00000,11100,11       |                                              | ALU      |
| sfence.vma                  | r[19:15], r[24:20]                                              | 32     | 32      | 00010,01,XXXXX,XXXXX,000,00000,11100,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| lwu                         | r[11:7], h[31:20](r[19:15])                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,110,XXXXX,00000,11       | RD_R3,R1_R1,R2_R2,SIZE_W,SIGN_U,MEM_L,IMM_I  | ALU      |
| ld                          | r[11:7], h[31:20](r[19:15])                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,011,XXXXX,00000,11       | RD_R3,R1_R1,R2_R2,SIZE_DW,SIGN_S,MEM_L,IMM_I | ALU      |
| sd                          | r[24:20], h[31:25]|h[11:7](r[19:15])                            | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,011,XXXXX,01000,11       | R1_R1,R2_R2,SIZE_DW,SIGN_S,MEM_S,IMM_S       | ALU      |
| addiw                       | r[11:7], r[19:15], h[31:20]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,000,XXXXX,00110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| slliw                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,001,XXXXX,00110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| srliw                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,101,XXXXX,00110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| sraiw                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01000,00,XXXXX,XXXXX,101,XXXXX,00110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| addw                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,000,XXXXX,01110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| subw                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01000,00,XXXXX,XXXXX,000,XXXXX,01110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| sllw                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,001,XXXXX,01110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| srlw                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,00,XXXXX,XXXXX,101,XXXXX,01110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| sraw                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01000,00,XXXXX,XXXXX,101,XXXXX,01110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| mulw                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,000,XXXXX,01110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| divw                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,100,XXXXX,01110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| divuw                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,101,XXXXX,01110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| remw                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,110,XXXXX,01110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| remuw                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00000,01,XXXXX,XXXXX,111,XXXXX,01110,11       | RD_R3,R1_R1,R2_R2                            | ALU      |
| lr.d                        | r[11:7], r[19:15]                                               | 32     | 32      | 00010,XX,00000,XXXXX,011,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| sc.d                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00011,XX,XXXXX,XXXXX,011,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amoswap.d                   | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 00001,XX,XXXXX,XXXXX,011,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amoadd.d                    | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 00000,XX,XXXXX,XXXXX,011,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amoxor.d                    | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 00100,XX,XXXXX,XXXXX,011,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amoand.d                    | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 01100,XX,XXXXX,XXXXX,011,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amoor.d                     | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 01000,XX,XXXXX,XXXXX,011,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amomin.d                    | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 10000,XX,XXXXX,XXXXX,011,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amomax.d                    | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 10100,XX,XXXXX,XXXXX,011,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amominu.d                   | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 11000,XX,XXXXX,XXXXX,011,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| amomaxu.d                   | r[11:7], r[24:20], (r[19:15])                                   | 32     | 32      | 11100,XX,XXXXX,XXXXX,011,XXXXX,01011,11       | RD_R3,R1_R1,R2_R2                            | LSU      |
| fcvt.l.s                    | r[11:7], f[19:15]                                               | 32     | 32      | 11000,00,00010,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.lu.s                   | r[11:7], f[19:15]                                               | 32     | 32      | 11000,00,00011,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.s.l                    | f[11:7], r[19:15]                                               | 32     | 32      | 11010,00,00010,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.s.lu                   | f[11:7], r[19:15]                                               | 32     | 32      | 11010,00,00011,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.l.d                    | r[11:7], f[19:15]                                               | 32     | 32      | 11000,01,00010,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.lu.d                   | r[11:7], f[19:15]                                               | 32     | 32      | 11000,01,00011,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fmv.x.d                     | r[11:7], f[19:15]                                               | 32     | 32      | 11100,01,00000,XXXXX,000,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.d.l                    | f[11:7], r[19:15]                                               | 32     | 32      | 11010,01,00010,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fcvt.d.lu                   | f[11:7], r[19:15]                                               | 32     | 32      | 11010,01,00011,XXXXX,XXX,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| fmv.d.x                     | f[11:7], r[19:15]                                               | 32     | 32      | 11110,01,00000,XXXXX,000,XXXXX,10100,11       | RD_R3,R1_R1                                  | FPU      |
| c.addi4spn                  | cr[4:2], u[12:5]                                                | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,00X,XXXXX<>0,XXXXX,00    | RD_R3,R1_R1                                  | COMPRESS |
| c.fld                       | cf[4:2], cr[9:7], u[6:5]|u[12:10]<<3                            | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,01X,XXXXX,XXXXX,00       | RD_R3,R1_R1                                  | COMPRESS |
| c.lw                        | cr[4:2], cr[9:7], u[5:5]|u[12:10]|u[6:6]<<2                     | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,10X,XXXXX,XXXXX,00       | RD_R3,R1_R1                                  | COMPRESS |
| c.flw                       | cr[4:2], cr[9:7], u[5:5]|u[12:10]|u[6:6]<<2                     | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,11X,XXXXX,XXXXX,00       | RD_R3,R1_R1                                  | COMPRESS |
| c.ld                        | cr[4:2], cr[9:7], u[6:5]|u[12:10]<<3                            | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,11X,XXXXX,XXXXX,00       | RD_R3,R1_R1                                  | COMPRESS |
| c.fsd                       | cr[4:2], cr[9:7], u[6:5]|u[12:10]<<3                            | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,01X,XXXXX,XXXXX,00       | RD_R3,R1_R1                                  | COMPRESS |
| c.sw                        | cr[4:2], cr[9:7], u[5:5]|u[12:10]|u[6:6]<<2                     | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,10X,XXXXX,XXXXX,00       | RD_R3,R1_R1                                  | COMPRESS |
| c.fsw                       | cr[4:2], cr[9:7], u[5:5]|u[12:10]|u[6:6]<<2                     | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,11X,XXXXX,XXXXX,00       | RD_R3,R1_R1                                  | COMPRESS |
| c.sd                        | cr[4:2], cr[9:7], u[6:5]|u[12:10]<<3                            | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,11X,XXXXX,XXXXX,00       | RD_R3,R1_R1                                  | COMPRESS |
| c.nop                       |                                                                 | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,000,00000,00000,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.addi                      | r[11:7], u[12:12]|u[6:2]                                        | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,00X,XXXXX<>0,XXXXX,01    | RD_R3,R1_R1                                  | COMPRESS |
| c.jal                       | u[12:12]|u[7:7]|u[10:9]|u[6:6]|u[7:7]|u[2:2]|u[11:11]|u[5:3]<<1 | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,01X,XXXXX,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.addiw                     | r[11:7], h[12:12]|h[6:2]                                        | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,01X,XXXXX,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.li                        | r[11:7], u[12:12]|h[6:2]                                        | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,10X,XXXXX,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.addi16sp                  | cr[4:2], u[12:5]                                                | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,11X,00010,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.lui                       | r[11:7], u[12:12]|h[6:2]                                        | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,11X,XXXXX<>2,XXXXX,01    | RD_R3,R1_R1                                  | COMPRESS |
| c.srli                      | cr[9:7], u[12:12]|h[6:2]                                        | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,000,00XXX,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.srli64                    | cr[9:7], u[12:12]|h[6:2]                                        | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,001,00XXX,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.srai                      | cr[9:7], u[12:12]|h[6:2]                                        | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,000,01XXX,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.srai64                    | cr[9:7], u[12:12]|h[6:2]                                        | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,001,01XXX,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.andi                      | cr[9:7], u[12:12]|h[6:2]                                        | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,00X,10XXX,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.sub                       | cr[9:7], cr[4:2]                                                | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,000,11XXX,00XXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.xor                       | cr[9:7], cr[4:2]                                                | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,000,11XXX,01XXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.or                        | cr[9:7], cr[4:2]                                                | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,000,11XXX,10XXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.and                       | cr[9:7], cr[4:2]                                                | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,000,11XXX,11XXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.subw                      | cr[9:7], r[6:2]                                                 | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,001,11XXX,00XXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.addw                      | cr[9:7], r[6:2]                                                 | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,001,11XXX,01XXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.j                         | u[12:12]|u[8:8]|u[10:9]|u[6:6]|u[7:7]|u[2:2]|u[11:11]|u[5:3]<<1 | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,01X,XXXXX,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.beqz                      | cr[9:7], u[12:12]|u[6:5]|u[2:2]|u[11:10]|u[4:3]<<1              | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,10X,XXXXX,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.bnez                      | cr[9:7], u[12:12]|u[6:5]|u[2:2]|u[11:10]|u[4:3]<<1              | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,11X,XXXXX,XXXXX,01       | RD_R3,R1_R1                                  | COMPRESS |
| c.slli                      | r[11:7], u[12:12]|u[6:2]                                        | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,00X,XXXXX<>0,XXXXX,10    | RD_R3,R1_R1                                  | COMPRESS |
| c.fldsp                     | r[11:7], u[4:2]|u[12:12]|u[6:5]<<3                              | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,01X,XXXXX,XXXXX,10       | RD_R3,R1_R1                                  | COMPRESS |
| c.lwsp                      | r[11:7], u[3:2]|u[12:12]|u[6:4]<<2                              | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,10X,XXXXX<>0,XXXXX,10    | RD_R3,R1_R1                                  | COMPRESS |
| c.flwsp                     | f[11:7], u[3:2]|u[12:12]|u[6:4]<<2                              | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,11X,XXXXX,XXXXX,10       | RD_R3,R1_R1                                  | COMPRESS |
| c.ldsp                      | r[11:7], u[4:2]|u[12:12]|u[6:5]<<3                              | 16     | 32      | XXXXX,XX,XXXXX,XXXX0,11X,XXXXX<>0,XXXXX,10    | RD_R3,R1_R1                                  | COMPRESS |
| c.jr                        | r[11:7]                                                         | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,000,XXXXX<>0,00000,10    | RD_R3,R1_R1                                  | COMPRESS |
| c.mv                        | r[11:7], r[6:2]                                                 | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,000,XXXXX<>0,XXXXX<>0,10 | RD_R3,R1_R1                                  | COMPRESS |
| c.ebreak                    |                                                                 | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,001,00000,00000,10       | RD_R3,R1_R1                                  | COMPRESS |
| c.jalr                      | r[11:7]                                                         | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,001,XXXXX<>0,00000,10    | RD_R3,R1_R1                                  | COMPRESS |
| c.add                       | r[11:7], r[6:2]                                                 | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,001,XXXXX<>0,XXXXX<>0,10 | RD_R3,R1_R1                                  | COMPRESS |
| c.fsdsp                     | f[6:2], u[9:7]|u[12:10]<<3                                      | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,01X,XXXXX,XXXXX,10       | RD_R3,R1_R1                                  | COMPRESS |
| c.swsp                      | r[6:2], u[8:7]|u[12:9]<<2                                       | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,10X,XXXXX,XXXXX,10       | RD_R3,R1_R1                                  | COMPRESS |
| c.fswsp                     | f[6:2], u[9:7]|u[12:10]<<3                                      | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,11X,XXXXX,XXXXX,10       | RD_R3,R1_R1                                  | COMPRESS |
| c.sdsp                      | r[6:2], u[9:7]|u[12:10]<<3                                      | 16     | 32      | XXXXX,XX,XXXXX,XXXX1,11X,XXXXX,XXXXX,10       | RD_R3,R1_R1                                  | COMPRESS |
| andn                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01000,00,XXXXX,XXXXX,111,XXXXX,01100,11       |                                              |          |
| orn                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01000,00,XXXXX,XXXXX,110,XXXXX,01100,11       |                                              |          |
| xnor                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01000,00,XXXXX,XXXXX,100,XXXXX,01100,11       |                                              |          |
| slo                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,001,XXXXX,01100,11       |                                              |          |
| sro                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,101,XXXXX,01100,11       |                                              |          |
| rol                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01100,00,XXXXX,XXXXX,001,XXXXX,01100,11       |                                              |          |
| ror                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01100,00,XXXXX,XXXXX,101,XXXXX,01100,11       |                                              |          |
| sh1add                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,010,XXXXX,01100,11       |                                              |          |
| sh2add                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,100,XXXXX,01100,11       |                                              |          |
| sh3add                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,110,XXXXX,01100,11       |                                              |          |
| sbclr                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,001,XXXXX,01100,11       |                                              |          |
| sbset                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00101,00,XXXXX,XXXXX,001,XXXXX,01100,11       |                                              |          |
| sbinv                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01101,00,XXXXX,XXXXX,001,XXXXX,01100,11       |                                              |          |
| sbext                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,101,XXXXX,01100,11       |                                              |          |
| gorc                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00101,00,XXXXX,XXXXX,101,XXXXX,01100,11       |                                              |          |
| grev                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01101,00,XXXXX,XXXXX,101,XXXXX,01100,11       |                                              |          |
| sloi                        | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 00100,0X,XXXXX,XXXXX,001,XXXXX,00100,11       |                                              |          |
| sroi                        | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 00100,0X,XXXXX,XXXXX,101,XXXXX,00100,11       |                                              |          |
| rori                        | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 01100,0X,XXXXX,XXXXX,101,XXXXX,00100,11       |                                              |          |
| sbclri                      | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 01001,0X,XXXXX,XXXXX,001,XXXXX,00100,11       |                                              |          |
| sbseti                      | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 00101,0X,XXXXX,XXXXX,001,XXXXX,00100,11       |                                              |          |
| sbinvi                      | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 01101,0X,XXXXX,XXXXX,001,XXXXX,00100,11       |                                              |          |
| sbexti                      | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 01001,0X,XXXXX,XXXXX,101,XXXXX,00100,11       |                                              |          |
| gorci                       | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 00101,0X,XXXXX,XXXXX,101,XXXXX,00100,11       |                                              |          |
| grevi                       | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 01101,0X,XXXXX,XXXXX,101,XXXXX,00100,11       |                                              |          |
| cmix                        | r[11:7], r[19:15], r[24:20], r[31:27]                           | 32     | 32      | XXXXX,11,XXXXX,XXXXX,001,XXXXX,01100,11       |                                              |          |
| cmov                        | r[11:7], r[19:15], r[24:20], r[31:27]                           | 32     | 32      | XXXXX,11,XXXXX,XXXXX,101,XXXXX,01100,11       |                                              |          |
| fsl                         | r[11:7], r[24:20], r[31:27], r[19:15]                           | 32     | 32      | XXXXX,10,XXXXX,XXXXX,001,XXXXX,01100,11       |                                              |          |
| fsr                         | r[11:7], r[24:20], r[31:27], r[19:15]                           | 32     | 32      | XXXXX,10,XXXXX,XXXXX,101,XXXXX,01100,11       |                                              |          |
| fsri                        | r[11:7], r[19:15], r[31:27], u[25:20]                           | 32     | 32      | XXXXX,1X,XXXXX,XXXXX,101,XXXXX,00100,11       |                                              |          |
| clz                         | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,00000,XXXXX,001,XXXXX,00100,11       |                                              |          |
| ctz                         | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,00001,XXXXX,001,XXXXX,00100,11       |                                              |          |
| pcnt                        | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,00010,XXXXX,001,XXXXX,00100,11       |                                              |          |
| bmatflip                    | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,00011,XXXXX,001,XXXXX,00100,11       |                                              |          |
| sext.b                      | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,00100,XXXXX,001,XXXXX,00100,11       |                                              |          |
| sext.h                      | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,00101,XXXXX,001,XXXXX,00100,11       |                                              |          |
| crc32.b                     | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,10000,XXXXX,001,XXXXX,00100,11       |                                              |          |
| crc32.h                     | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,10001,XXXXX,001,XXXXX,00100,11       |                                              |          |
| crc32.w                     | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,10010,XXXXX,001,XXXXX,00100,11       |                                              |          |
| crc32.d                     | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,10011,XXXXX,001,XXXXX,00100,11       |                                              |          |
| crc32c.b                    | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,11000,XXXXX,001,XXXXX,00100,11       |                                              |          |
| crc32c.h                    | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,11001,XXXXX,001,XXXXX,00100,11       |                                              |          |
| crc32c.w                    | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,11010,XXXXX,001,XXXXX,00100,11       |                                              |          |
| crc32c.d                    | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,11011,XXXXX,001,XXXXX,00100,11       |                                              |          |
| clmul                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,001,XXXXX,01100,11       |                                              |          |
| clmulr                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,010,XXXXX,01100,11       |                                              |          |
| clmulh                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,011,XXXXX,01100,11       |                                              |          |
| min                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,100,XXXXX,01100,11       |                                              |          |
| max                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,101,XXXXX,01100,11       |                                              |          |
| minu                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,110,XXXXX,01100,11       |                                              |          |
| maxu                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,111,XXXXX,01100,11       |                                              |          |
| shfl                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,001,XXXXX,01100,11       |                                              |          |
| unshfl                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,101,XXXXX,01100,11       |                                              |          |
| bdep                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,110,XXXXX,01100,11       |                                              |          |
| bext                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,110,XXXXX,01100,11       |                                              |          |
| pack                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,100,XXXXX,01100,11       |                                              |          |
| packu                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,100,XXXXX,01100,11       |                                              |          |
| bmator                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,011,XXXXX,01100,11       |                                              |          |
| bmatxor                     | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,011,XXXXX,01100,11       |                                              |          |
| packh                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,111,XXXXX,01100,11       |                                              |          |
| bfp                         | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,111,XXXXX,01100,11       |                                              |          |
| shfli                       | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 00001,0X,XXXXX,XXXXX,001,XXXXX,00100,11       |                                              |          |
| unshfli                     | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 00001,0X,XXXXX,XXXXX,101,XXXXX,00100,11       |                                              |          |
| addiwu                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | XXXXX,XX,XXXXX,XXXXX,100,XXXXX,00110,11       |                                              |          |
| addwu                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,000,XXXXX,01110,11       |                                              |          |
| subwu                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,01,XXXXX,XXXXX,000,XXXXX,01110,11       |                                              |          |
| addu.w                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,000,XXXXX,01110,11       |                                              |          |
| subu.w                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,000,XXXXX,01110,11       |                                              |          |
| slow                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,001,XXXXX,01110,11       |                                              |          |
| srow                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,101,XXXXX,01110,11       |                                              |          |
| rolw                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01100,00,XXXXX,XXXXX,001,XXXXX,01110,11       |                                              |          |
| rorw                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01100,00,XXXXX,XXXXX,101,XXXXX,01110,11       |                                              |          |
| sh1addu.w                   | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,010,XXXXX,01110,11       |                                              |          |
| sh2addu.w                   | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,100,XXXXX,01110,11       |                                              |          |
| sh3addu.w                   | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,110,XXXXX,01110,11       |                                              |          |
| sbclrw                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,001,XXXXX,01110,11       |                                              |          |
| sbsetw                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00101,00,XXXXX,XXXXX,001,XXXXX,01110,11       |                                              |          |
| sbinvw                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01101,00,XXXXX,XXXXX,001,XXXXX,01110,11       |                                              |          |
| sbextw                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,101,XXXXX,01110,11       |                                              |          |
| gorcw                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00101,00,XXXXX,XXXXX,101,XXXXX,01110,11       |                                              |          |
| grevw                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01101,00,XXXXX,XXXXX,101,XXXXX,01110,11       |                                              |          |
| sloiw                       | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,001,XXXXX,00110,11       |                                              |          |
| sroiw                       | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 00100,00,XXXXX,XXXXX,101,XXXXX,00110,11       |                                              |          |
| roriw                       | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 01100,00,XXXXX,XXXXX,101,XXXXX,00110,11       |                                              |          |
| sbclriw                     | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,001,XXXXX,00110,11       |                                              |          |
| sbsetiw                     | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 00101,00,XXXXX,XXXXX,001,XXXXX,00110,11       |                                              |          |
| sbinviw                     | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 01101,00,XXXXX,XXXXX,001,XXXXX,00110,11       |                                              |          |
| gorciw                      | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 00101,00,XXXXX,XXXXX,101,XXXXX,00110,11       |                                              |          |
| greviw                      | r[11:7], r[19:15], u[26:20]                                     | 32     | 32      | 01101,00,XXXXX,XXXXX,101,XXXXX,00110,11       |                                              |          |
| fslw                        | r[11:7], r[19:15], r[31:27], r[24:20]                           | 32     | 32      | XXXXX,10,XXXXX,XXXXX,001,XXXXX,01110,11       |                                              |          |
| fsrw                        | r[11:7], r[19:15], r[31:27], r[24:20]                           | 32     | 32      | XXXXX,10,XXXXX,XXXXX,101,XXXXX,01110,11       |                                              |          |
| fsriw                       | r[11:7], r[19:15], r[31:27], u[24:20]                           | 32     | 32      | XXXXX,10,XXXXX,XXXXX,101,XXXXX,00110,11       |                                              |          |
| clzw                        | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,00000,XXXXX,001,XXXXX,00110,11       |                                              |          |
| ctzw                        | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,00001,XXXXX,001,XXXXX,00110,11       |                                              |          |
| pcntw                       | r[11:7], r[19:15]                                               | 32     | 32      | 01100,00,00010,XXXXX,001,XXXXX,00110,11       |                                              |          |
| clmulw                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,001,XXXXX,01110,11       |                                              |          |
| clmulrw                     | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,010,XXXXX,01110,11       |                                              |          |
| clmulhw                     | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,01,XXXXX,XXXXX,011,XXXXX,01110,11       |                                              |          |
| shflw                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,001,XXXXX,01110,11       |                                              |          |
| unshflw                     | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,101,XXXXX,01110,11       |                                              |          |
| bdepw                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,110,XXXXX,01110,11       |                                              |          |
| bextw                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,110,XXXXX,01110,11       |                                              |          |
| packw                       | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 00001,00,XXXXX,XXXXX,100,XXXXX,01110,11       |                                              |          |
| packuw                      | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,100,XXXXX,01110,11       |                                              |          |
| bfpw                        | r[11:7], r[19:15], r[24:20]                                     | 32     | 32      | 01001,00,XXXXX,XXXXX,111,XXXXX,01110,11       |                                              |          |
