Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Brown, M.K., Yannes, Z., Lustig, M., Sanati, M., McKee, S.A., Tyson, G.S., Reinhardt, S.K.","Agave: A benchmark suite for exploring the complexities of the Android software stack",2016,"ISPASS 2016 - International Symposium on Performance Analysis of Systems and Software",,, 7482089,"157","158",,,10.1109/ISPASS.2016.7482089,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978734159&doi=10.1109%2fISPASS.2016.7482089&partnerID=40&md5=a832a4fbeb4a598b51f885d1784f8f1c",Conference Paper,Scopus,2-s2.0-84978734159
"Marshall, J.B., Tyson, G., Llanos, J., Sanchez, R.M., Marshall, F.B.","Serious 3D gaming research for the vision impaired",2016,"2015 17th International Conference on E-Health Networking, Application and Services, HealthCom 2015",,, 7454547,"468","471",,,10.1109/HealthCom.2015.7454547,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966495710&doi=10.1109%2fHealthCom.2015.7454547&partnerID=40&md5=e4e5a34fd411c66197cbe4564c9a23e5",Conference Paper,Scopus,2-s2.0-84966495710
"Ray, S., Tzeng, R.-Y., DiCarlo, L.M., Bundy, J.L., Vied, C., Tyson, G., Nowakowski, R., Arbeitman, M.N.","An examination of dynamic gene expression changes in the mouse brain during pregnancy and the postpartum period",2016,"G3: Genes, Genomes, Genetics","6","1",,"221","233",,3,10.1534/g3.115.020982,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953732913&doi=10.1534%2fg3.115.020982&partnerID=40&md5=719c927a7bff9ab44a83c52306fa6187",Article,Scopus,2-s2.0-84953732913
"Davis, B., Baird, R., Gavin, P., Själander, M., Finlayson, I., Rasapour, F., Cook, G., Uh, G.-R., Whalley, D., Tyson, G.","Scheduling instruction effects for a statically pipelined processor",2015,"2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES 2015",,, 7324557,"167","176",,,10.1109/CASES.2015.7324557,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962257212&doi=10.1109%2fCASES.2015.7324557&partnerID=40&md5=861898a14bb28a9d1247101dc7718015",Conference Paper,Scopus,2-s2.0-84962257212
"Fincher, J.A., Tyson, G.S., Dennis, J.H.","DNA-encoded chromatin structural intron boundary signals identify conserved genes with common function",2015,"International Journal of Genomics","2015",, 167578,"","",,,10.1155/2015/167578,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925689977&doi=10.1155%2f2015%2f167578&partnerID=40&md5=a554f7aa8e903c573415b74140978231",Article,Scopus,2-s2.0-84925689977
"Wang, A.-I.A., Tyson, G., Whalley, D., Van Engelen, R., Zhang, Z.","A journey toward obtaining our first NSF S-STEM (scholarship) grant",2014,"SIGCSE 2014 - Proceedings of the 45th ACM Technical Symposium on Computer Science Education",,,,"427","432",,,10.1145/2538862.2538884,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899752910&doi=10.1145%2f2538862.2538884&partnerID=40&md5=a4467ce576c8adede784a57baf97ad96",Conference Paper,Scopus,2-s2.0-84899752910
"Finlayson, I., Davis, B., Gavin, P., Uh, G.-R., Whalley, D., Själander, M., Tyson, G.","Improving processor efficiency by statically pipelining instructions",2013,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"33","43",,4,10.1145/2465554.2465559,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890462806&doi=10.1145%2f2465554.2465559&partnerID=40&md5=c93e5477ed936ca686cd06e6b622f25f",Conference Paper,Scopus,2-s2.0-84890462806
"Finlayson, I., Davis, B., Gavin, P., Uh, G.-R., Whalley, D., Själander, M., Tyson, G.","Improving processor efficiency by statically pipelining instructions",2013,"ACM SIGPLAN Notices","48","5",,"33","43",,,10.1145/2499369.2465559,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885602107&doi=10.1145%2f2499369.2465559&partnerID=40&md5=a72566c8a5546870824e44bedee09d58",Conference Paper,Scopus,2-s2.0-84885602107
"Chang, D., Hines, S., West, P., Tyson, G., Whalley, D.","Program differentiation",2012,"Journal of Circuits, Systems and Computers","21","2", 1240007,"","",,,10.1142/S0218126612400075,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862192749&doi=10.1142%2fS0218126612400075&partnerID=40&md5=f9bb1fc673d047b20c105913d55d040b",Conference Paper,Scopus,2-s2.0-84862192749
"Finlayson, I., Uh, G.-R., Whalley, D.B., Tyson, G.","An overview of static pipelining",2012,"IEEE Computer Architecture Letters","11","1", 6086519,"17","20",,9,10.1109/L-CA.2011.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862533519&doi=10.1109%2fL-CA.2011.26&partnerID=40&md5=18b64efbda655b325fe57f56435cef64",Review,Scopus,2-s2.0-84862533519
"Mitchell, M., Meyers, C., Wang, A.-I.A., Tyson, G.","ContextProvider: Context awareness for medical monitoring applications",2011,"Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS",,, 6091297,"5244","5247",,7,10.1109/IEMBS.2011.6091297,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84055199648&doi=10.1109%2fIEMBS.2011.6091297&partnerID=40&md5=1481f58758ccb1c4369bb7869fa8b052",Conference Paper,Scopus,2-s2.0-84055199648
"Mitchell, M., Meyers, C., Wang, A.I., Tyson, G.","ContextProvider: Context awareness for medical monitoring applications.",2011,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference","2011",,,"5244","5247",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862283830&partnerID=40&md5=5967fb2a17a2164b14a45f4421471486",Article,Scopus,2-s2.0-84862283830
"Finlayson, I., Uh, G.-R., Whalley, D., Tyson, G.","Improving low power processor efficiency with static pipelining",2011,"Proceedings - Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT",,, 5936715,"17","24",,7,10.1109/INTERACT.2011.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960680398&doi=10.1109%2fINTERACT.2011.7&partnerID=40&md5=64fd27e4608f351cf9e77c90b46816df",Conference Paper,Scopus,2-s2.0-79960680398
"Mitchell, M., Sposaro, F., Wang, A.-I.A., Tyson, G.","BEAT: Bio-Environmental Android Tracking",2011,"2011 IEEE Radio and Wireless Week, RWW 2011 - 2011 IEEE Radio and Wireless Symposium, RWS 2011",,, 5725489,"402","405",,12,10.1109/RWS.2011.5725489,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953125477&doi=10.1109%2fRWS.2011.5725489&partnerID=40&md5=148f2581dacf5dd99c61710b68441447",Conference Paper,Scopus,2-s2.0-79953125477
"Sposaro, F., Danielson, J., Tyson, G.","IWander: An Android application for dementia patients",2010,"2010 Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBC'10",,, 5627669,"3875","3878",,44,10.1109/IEMBS.2010.5627669,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650808645&doi=10.1109%2fIEMBS.2010.5627669&partnerID=40&md5=a2831797378275724f8635b7e9416324",Conference Paper,Scopus,2-s2.0-78650808645
"Sposaro, F., Danielson, J., Tyson, G.","iWander: An Android application for dementia patients.",2010,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference",,,,"3875","3878",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903857013&partnerID=40&md5=a851308abcc3e9f059826c7938363e50",Article,Scopus,2-s2.0-84903857013
"Li, Y., Tyson, G., Zhang, J.","Effect of sequences on the shape of protein energy landscapes",2010,"2010 ACM International Conference on Bioinformatics and Computational Biology, ACM-BCB 2010",,,,"35","42",,,10.1145/1854776.1854787,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958053199&doi=10.1145%2f1854776.1854787&partnerID=40&md5=d4c523f9b244615e9bf2286e1fb24183",Conference Paper,Scopus,2-s2.0-77958053199
"Fincher, J.A., Tyson, G., Dennis, J.H.","A computational exploration of gene regulation by nucleosome position",2010,"2010 ACM International Conference on Bioinformatics and Computational Biology, ACM-BCB 2010",,,,"469","471",,,10.1145/1854776.1854860,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958030851&doi=10.1145%2f1854776.1854860&partnerID=40&md5=b67d983e80823dbc0c74d3673d3d8fef",Conference Paper,Scopus,2-s2.0-77958030851
"Chang, D., Hines, S., West, P., Tyson, G., Whalley, D.","Program differentiation",2010,"Proceedings - Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT",,, 1739038,"","",,4,10.1145/1739025.1739038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952190357&doi=10.1145%2f1739025.1739038&partnerID=40&md5=2766f1af5c661cf8f6a21f70ceafed57",Conference Paper,Scopus,2-s2.0-77952190357
"Sposaro, F., Tyson, G.","iFall: an Android application for fall monitoring and response.",2009,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference",,,,"6119","6122",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903860494&partnerID=40&md5=3dd311e4fc494098473daed7de0c7b83",Article,Scopus,2-s2.0-84903860494
"Sposaro, F., Tyson, G.","iFall: An android application for fall monitoring and response",2009,"Proceedings of the 31st Annual International Conference of the IEEE Engineering in Medicine and Biology Society: Engineering the Future of Biomedicine, EMBC 2009",,, 5334912,"6119","6122",,148,10.1109/IEMBS.2009.5334912,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950973128&doi=10.1109%2fIEMBS.2009.5334912&partnerID=40&md5=45587b6b20dd9732b6613b79ec3696b2",Conference Paper,Scopus,2-s2.0-77950973128
"West, P.E., Peress, Y., Tyson, G.S., McKee, S.A.","Core monitors: Monitoring performance in multicore processors",2009,"Proceedings of the 6th ACM Conference on Computing Frontiers, CF 2009",,,,"31","39",,3,10.1145/1531743.1531751,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960271764&doi=10.1145%2f1531743.1531751&partnerID=40&md5=4dee306275ed71fe48b210e6f2052cdb",Conference Paper,Scopus,2-s2.0-79960271764
"Figueiredo, R.J., Boykin, P.O., Fortes, J.A.B., Li, T., Peir, J.-K., Wolinsky, D., John, L.K., Kaeli, D.R., Lilja, D.J., McKee, S.A., Memik, G., Roy, A., Tyson, G.S.","Archer: A community distributed computing infrastructure for computer architecture research and education",2009,"Lecture Notes of the Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering","10 LNICST",,,"70","84",,6,10.1007/978-3-642-03354-4_7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885885767&doi=10.1007%2f978-3-642-03354-4_7&partnerID=40&md5=07704aff914b5b06eb975d9103925dd2",Conference Paper,Scopus,2-s2.0-84885885767
"Hines, S., Peress, Y., Gavin, P., Whalley, D., Tyson, G.","Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)",2009,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"119","128",,2,10.1145/1542452.1542469,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450263667&doi=10.1145%2f1542452.1542469&partnerID=40&md5=928b665ec8dbdae247529825d761b493",Conference Paper,Scopus,2-s2.0-70450263667
"Bhadauria, M., McKee, S.A., Singh, K., Tyson, G.S.","Data cache techniques to save power and deliver high performance in embedded systems",2009,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5470 LNCS",,,"65","84",,,10.1007/978-3-642-00904-4_5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650308265&doi=10.1007%2f978-3-642-00904-4_5&partnerID=40&md5=00caaca06b253b44c78a069bb52d3d8d",Conference Paper,Scopus,2-s2.0-67650308265
"Hines, S., Peress, Y., Gavin, P., Whalley, D., Tyson, G.","Guaranteeing instruction fetch behavior with a Lookahead Instruction Fetch Engine (LIFE)",2009,"ACM SIGPLAN Notices","44","7",,"119","128",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650799188&partnerID=40&md5=d80199ed0b46d34afa28bb8ff85085e5",Conference Paper,Scopus,2-s2.0-67650799188
"Kulkarni, P.A., Whalley, D.B., Tyson, G.S., Davidson, J.W.","Practical exhaustive optimization phase order exploration and evaluation",2009,"Transactions on Architecture and Code Optimization","6","1", 1,"","",,22,10.1145/1509864.1509865,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67149118904&doi=10.1145%2f1509864.1509865&partnerID=40&md5=9886461b2f8297ef746aa1e8af6288fe",Article,Scopus,2-s2.0-67149118904
"Whalley, D., Tyson, G.","Enhancing the effectiveness of utilizing an instruction register file",2008,"IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM",,, 4536413,"","",,,10.1109/IPDPS.2008.4536413,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51049101691&doi=10.1109%2fIPDPS.2008.4536413&partnerID=40&md5=02a785e41480d0abede9593a4d1bffa1",Conference Paper,Scopus,2-s2.0-51049101691
"Hines, S., Whalley, D., Tyson, G.","Guaranteeing hits to improve the efficiency of a small instruction cache",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408274,"433","444",,22,10.1109/MICRO.2007.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349085705&doi=10.1109%2fMICRO.2007.28&partnerID=40&md5=b9be20e97409e6b9a95875210b86bb5f",Conference Paper,Scopus,2-s2.0-47349085705
"Geiger, M.J., McKee, S.A., Tyson, G.S.","Specializing cache structures for high performance and energy conservation in embedded systems",2007,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4050 LNCS",,,"54","73",,,10.1007/978-3-540-71528-3_5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38549093685&doi=10.1007%2f978-3-540-71528-3_5&partnerID=40&md5=f7dcaa1eb090c575860165d0b8900d64",Conference Paper,Scopus,2-s2.0-38549093685
"Bhadauria, M., McKee, S.A., Singh, K., Tyson, G.S.","Leveraging high performance data cache techniques to save power in embedded systems",2007,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4367 LNCS",,,"23","37",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38149128069&partnerID=40&md5=4f6ade62f4ee4aeef895154518af8e62",Conference Paper,Scopus,2-s2.0-38149128069
"Zimmer, C., Hines, S.R., Kulkarni, P., Tyson, G., Whalley, D.","Facilitating compiler optimizations through the dynamic mapping of alternate register structures",2007,"CASES'07: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"165","169",,,10.1145/1289881.1289912,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38849154085&doi=10.1145%2f1289881.1289912&partnerID=40&md5=2127365f1a4685e4489ed7b9d03ead43",Conference Paper,Scopus,2-s2.0-38849154085
"Hines, S., Tyson, G., Whalley, D.","Addressing instruction fetch bottlenecks by using an instruction register file",2007,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"165","174",,2,10.1145/1254766.1254800,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547986977&doi=10.1145%2f1254766.1254800&partnerID=40&md5=5624d9c1855f6fc916cdeacb540e9198",Conference Paper,Scopus,2-s2.0-34547986977
"Kulkarni, P.A., Whalley, D.B., Tyson, G.S., Davidson, J.W.","Evaluating heuristic optimization phase order search algorithms",2007,"International Symposium on Code Generation and Optimization, CGO 2007",,, 4145112,"157","169",,24,10.1109/CGO.2007.9l,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547684388&doi=10.1109%2fCGO.2007.9l&partnerID=40&md5=17f594707d283cc918ed5a1fde04bc06",Conference Paper,Scopus,2-s2.0-34547684388
"Hines, S., Tyson, G., Whalley, D.","Addressing instruction fetch bottlenecks by using an instruction register file",2007,"ACM SIGPLAN Notices","42","7",,"165","174",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650314363&partnerID=40&md5=eace37f259912e6bdbaf4c39f40232a8",Article,Scopus,2-s2.0-67650314363
"Kulkarni, P.A., Whalley, D.B., Tyson, G.S., Davidson, J.W.","Exhaustive optimization phase order space exploration",2006,"Proceedings of the CGO 2006 - The 4th International Symposium on Code Generation and Optimization",,, 1611550,"306","318",,27,10.1109/CGO.2006.15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650734089&doi=10.1109%2fCGO.2006.15&partnerID=40&md5=fc5f209851b3ea64c3f9a6fd904b77ef",Conference Paper,Scopus,2-s2.0-78650734089
"Hines, S., Whalley, D., Tyson, G.","Adapting compilation techniques to enhance the packing of instructions into registers",2006,"CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems",,,,"43","53",,7,10.1145/1176760.1176768,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547141715&doi=10.1145%2f1176760.1176768&partnerID=40&md5=9b4124f5038ea6ae05cb7393c7155fbd",Conference Paper,Scopus,2-s2.0-34547141715
"Kulkarni, P.A., Whalley, D.B., Tyson, G.S., Davidson, J.W.","In search of near-optimal optimization phase orderings",2006,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)","2006",,,"83","92",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746036048&partnerID=40&md5=5cb34f55b69d8c2ff6df94975971ca4c",Conference Paper,Scopus,2-s2.0-33746036048
"Kreahling, W., Hines, S., Whalley, D., Tyson, G.","Reducing the cost of conditional transfers of control by using comparison specifications",2006,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)","2006",,,"64","71",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746033358&partnerID=40&md5=c58129627f6ffca4a4189da32524b0a2",Conference Paper,Scopus,2-s2.0-33746033358
"Kulkarni, P.A., Whalley, D.B., Tyson, G.S., Davidson, J.W.","In search of near-optimal optimization phase orderings",2006,"ACM SIGPLAN Notices","41","7",,"83","92",,4,10.1145/1159974.1134663,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748997699&doi=10.1145%2f1159974.1134663&partnerID=40&md5=591620982b3b3f563f31d157e6f37a6b",Article,Scopus,2-s2.0-33748997699
"Kreahling, W., Hines, S., Whalley, D., Tyson, G.","Reducing the cost of conditional transfers of control by using comparison specifications",2006,"ACM SIGPLAN Notices","41","7",,"64","71",,2,10.1145/1159974.1134661,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749034497&doi=10.1145%2f1159974.1134661&partnerID=40&md5=e1fea5be317d7d299aa78d11356e85ae",Article,Scopus,2-s2.0-33749034497
"Cheng, A.C., Tyson, G.S.","High-quality ISA synthesis for low-powder cache designs in embedded microprocessors",2006,"IBM Journal of Research and Development","50","2-3",,"299","309",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646058284&partnerID=40&md5=ad783272641e78cb3a66ba8ac78fb279",Article,Scopus,2-s2.0-33646058284
"Geiger, M.J., McKee, S.A., Tyson, G.S.","Beyond basic region caching: Specializing cache structures for high performance and energy conservation",2005,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3793 LNCS",,,"102","115",,4,10.1007/11587514_8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646841803&doi=10.1007%2f11587514_8&partnerID=40&md5=5f3127417b0d8755bc1ed54a5e09c3ab",Conference Paper,Scopus,2-s2.0-33646841803
"Geiger, M.J., McKee, S.A., Tyson, G.S.","Drowsy region-based caches: Minimizing both dynamic and static power dissipation",2005,"2005 Computing Frontiers Conference",,,,"378","384",,11,10.1145/1062261.1062322,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644640887&doi=10.1145%2f1062261.1062322&partnerID=40&md5=eff8670bc4f740f1b10bcd14cdebc8f4",Conference Paper,Scopus,2-s2.0-33644640887
"Hines, S., Tyson, G., Whalley, D.","Reducing instruction fetch cost by packing instructions into register windows",2005,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 1540945,"19","29",,7,10.1109/MICRO.2005.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749403130&doi=10.1109%2fMICRO.2005.27&partnerID=40&md5=92eb01d65ab846a4d8db752bb0d794c7",Conference Paper,Scopus,2-s2.0-33749403130
"Cheng, A.C., Tyson, G.S., Mudge, T.N.","PowerFITS: Reduce dynamic and static i-cache power using application specific instruction set synthesis",2005,"ISPASS 2005 - IEEE International Symposium on Performance Analysis of Systems and Software","2005",, 1430557,"32","41",,2,10.1109/ISPASS.2005.1430557,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744490125&doi=10.1109%2fISPASS.2005.1430557&partnerID=40&md5=5ba0a48216b75b733ea196928416fe38",Conference Paper,Scopus,2-s2.0-33744490125
"Hines, S., Green, J., Tyson, G., Whalley, D.","Improving program efficiency by packing instructions into registers",2005,"Proceedings - International Symposium on Computer Architecture",,,,"260","271",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27544515856&partnerID=40&md5=6e26db7bcda66cb10d131e2e92fa8c2d",Conference Paper,Scopus,2-s2.0-27544515856
"Cheng, A.C., Tyson, G.S.","An energy efficient instruction set synthesis framework for low power embedded system designs",2005,"IEEE Transactions on Computers","54","6",,"698","713",,14,10.1109/TC.2005.89,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21044438336&doi=10.1109%2fTC.2005.89&partnerID=40&md5=ce587f51d7892d0a5a39a0e3471323ac",Article,Scopus,2-s2.0-21044438336
"Cheng, A., Tyson, G., Mudge, T.","FITS: Framework-based instruction-set tuning synthesis for embedded application specific processors",2004,"Proceedings - Design Automation Conference",,,,"920","923",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444328472&partnerID=40&md5=1050c6868506cc9bd949ebe708f4ed9e",Conference Paper,Scopus,2-s2.0-4444328472
"Srinivasan, V., Davidson, E.S., Tyson, G.S.","A Prefetch Taxonomy",2004,"IEEE Transactions on Computers","53","2",,"126","140",,28,10.1109/TC.2004.1261824,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1342323887&doi=10.1109%2fTC.2004.1261824&partnerID=40&md5=cf9ac31988a2643284b3ccd6ab300b2b",Article,Scopus,2-s2.0-1342323887
"Lee, H.-H.S., Tyson, G.S., Farrens, M.K.","Improving bandwidth utilization using Eager Writeback",2001,"Journal of Instruction-Level Parallelism","3",,,"","",22,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3242776153&partnerID=40&md5=8a238390f5f802ee6213d77f7f234f2b",Article,Scopus,2-s2.0-3242776153
"Tyson, G.S., Smelyanskiy, M., Davidson, E.S.","Evaluating the use of register queues in software pipelined loops",2001,"IEEE Transactions on Computers","50","8",,"769","783",,15,10.1109/12.946998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035415676&doi=10.1109%2f12.946998&partnerID=40&md5=aa970244e6b5c9441b6b69a6e407cb13",Article,Scopus,2-s2.0-0035415676
"Lee, Hsien-Hsin S., Smelyanskiy, Mikhail, Newburn, Chris J., Tyson, Gary S.","Stack value file: Custom microarchitecture for the stack",2001,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"5","14",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034831815&partnerID=40&md5=e3802f44450ce54baec9abad97bb4145",Conference Paper,Scopus,2-s2.0-0034831815
"Tarnt, E.S., Vlaovic, S.A., Tyson, G.S., Davidson, E.S.","Allocation by conflict: A simple, effective multilateral cache management scheme",2001,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 22,"133","140",,1,10.1109/ICCD.2001.955015,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035181633&doi=10.1109%2fICCD.2001.955015&partnerID=40&md5=6175373cb58bc1287d72c409c50ccc7e",Article,Scopus,2-s2.0-0035181633
"Srinivasan, Viji, Davidson, Edward S., Tyson, Gary S., Charney, Mark J., Puzak, Thomas R.","Branch history guided instruction prefetching",2001,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"291","300",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034818890&partnerID=40&md5=e13483549a39e4859d53235734fd03d7",Conference Paper,Scopus,2-s2.0-0034818890
"Lee, H.-H.S., Tyson, G.S.","Region-based caching: An energy-delay efficient memory architecture for embedded processors",2000,"Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems",,,,"120","127",,49,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034592592&partnerID=40&md5=efd6b03e64a9e2a19de0bbc14956a7da",Conference Paper,Scopus,2-s2.0-0034592592
"Lee, Hsien-Hsin S., Tyson, Gary S., Farrens, Matthew K.","Eager writeback - a technique for improving bandwidth utilization",2000,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"11","21",,67,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034461711&partnerID=40&md5=be4f91b88db360b0a0684665a5fdf197",Conference Paper,Scopus,2-s2.0-0034461711
"Smelyanskiy, M., Tyson, G.S., Davidson, E.S.","Register queues: A new hardware/software approach to efficient software pipelining",2000,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"3","12",,8,10.1109/PACT.2000.888255,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034499079&doi=10.1109%2fPACT.2000.888255&partnerID=40&md5=0d4d498cfd1d87eb73706f888431baad",Article,Scopus,2-s2.0-0034499079
"Lee, H.-H., Wu, Y., Tyson, G.","Quantifying instruction-level parallelism limits on an EPIC architecture",2000,"2000 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2000",,, 842276,"21","27",,6,10.1109/ISPASS.2000.842276,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962132563&doi=10.1109%2fISPASS.2000.842276&partnerID=40&md5=7913b10de2f44cdad3eee044f21274d2",Conference Paper,Scopus,2-s2.0-84962132563
"Annavaram, M., Tyson, G.S., Davidson, E.S.","Instruction overhead and data locality effects in superscalar processors",2000,"2000 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2000",,, 842287,"95","100",,1,10.1109/ISPASS.2000.842287,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962140599&doi=10.1109%2fISPASS.2000.842287&partnerID=40&md5=34c8f123f9f9839d6cebe1d051050fb2",Conference Paper,Scopus,2-s2.0-84962140599
"Vlaovic, S., Davidson, E.S., Tyson, G.S.","Improving BTB performance in the presence of DLLs",2000,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"77","86",,4,10.1109/MICRO.2000.898060,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034462655&doi=10.1109%2fMICRO.2000.898060&partnerID=40&md5=0b3a54f59c69b1cda821eaf25cd13b12",Article,Scopus,2-s2.0-0034462655
"Tyson, G.S., Austin, T.M.","Memory renaming: Fast, early and accurate processing of memory communication",1999,"International Journal of Parallel Programming","27","5",,"357","380",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033339208&partnerID=40&md5=f418621410c0d7d4ab41b2caaf521ed5",Article,Scopus,2-s2.0-0033339208
"Tam, E.S., Rivers, J.A., Srinivasan, V., Tyson, G.S., Davidson, E.S.","Active management of data caches by exploiting reuse information",1999,"IEEE Transactions on Computers","48","11",,"1244","1259",,22,10.1109/12.811113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033220886&doi=10.1109%2f12.811113&partnerID=40&md5=c80a942bedb8a773cd8a3bbbbc69cf8d",Article,Scopus,2-s2.0-0033220886
"Postiff, M., Tyson, G., Mudge, T.","Performance limits of trace caches",1999,"Journal of Instruction-Level Parallelism","1",,,"","",17,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0003230737&partnerID=40&md5=462601fb9d2389e41c9f5d25da0b9f80",Article,Scopus,2-s2.0-0003230737
"Reinman, Glenn, Calder, Brad, Tullsen, Dean, Tyson, Gary, Austin, Todd","Classifying load and store instructions for memory renaming",1999,"Proceedings of the International Conference on Supercomputing",,,,"399","407",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032662279&partnerID=40&md5=7ca019830da7ed7b9c7724564669aeea",Article,Scopus,2-s2.0-0032662279
"Kim, Sangwook P., Tyson, Gary S.","Analyzing the working set characteristics of branch execution",1998,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"49","58",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032314813&partnerID=40&md5=234862c36b90c505bf97a98168591364",Conference Paper,Scopus,2-s2.0-0032314813
"Tam, Edward S., Rivers, Jude A., Srinivasan, Vijayalakshmi, Tyson, Gary S., Davidson, Edward S.","Evaluating the performance of active cache management schemes",1998,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"368","375",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032295836&partnerID=40&md5=7af1e3088fac8eedf5e14f0907fee362",Conference Paper,Scopus,2-s2.0-0032295836
"Tyson, G.S., Reinhardt, S., Mudge, T.","Computer architecture instruction at the University of Michigan",1998,"Proceedings of the 1998 Workshop on Computer Architecture Education, WCAE 1998 at ISCA-25",,, a2,"","",,,10.1145/1275182.1275184,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977142993&doi=10.1145%2f1275182.1275184&partnerID=40&md5=bed8f0e18dc575df5e4fc68215d2f31c",Conference Paper,Scopus,2-s2.0-84977142993
"Tam, Edward S., Rivers, Jude A., Tyson, Gary S., Davidson, Edward S.","mlcache: A flexible multi-lateral cache simulator",1998,"IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems - Proceedings",,,,"19","26",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031629146&partnerID=40&md5=660a3c01fd5a98e39427853a19eca00a",Conference Paper,Scopus,2-s2.0-0031629146
"Rivers, Jude A., Tam, Edward S., Tyson, Gary S., Davidson, Edward S., Farrens, Matt","Utilizing reuse information in data cache management",1998,"Proceedings of the International Conference on Supercomputing",,,,"449","456",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031630011&partnerID=40&md5=75edf97ba52165412021121f12f5abc5",Conference Paper,Scopus,2-s2.0-0031630011
"Tyson, Gary S., Austin, Todd M.","Improving the accuracy and performance of memory communication through renaming",1997,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"218","227",,48,10.1109/MICRO.1997.645812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031356687&doi=10.1109%2fMICRO.1997.645812&partnerID=40&md5=91b1e8bf64c4f338cf4b6a643eaff1de",Conference Paper,Scopus,2-s2.0-0031356687
"Rivers, Jude A., Tyson, Gary S., Davidson, Edward S., Austin, Todd M.","On high-bandwidth data cache design for multi-issue processors",1997,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"46","56",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031374421&partnerID=40&md5=8c7e96183a821fdf47a89eaf58567665",Conference Paper,Scopus,2-s2.0-0031374421
"Tyson, G., Farrens, M., Matthews, J., Pleszkun, A.R.","Managing data caches using selective cache line replacement",1997,"International Journal of Parallel Programming","25","3",,"213","242",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031164362&partnerID=40&md5=a1657c1a389b8ce1748b2abf8e588e0c",Article,Scopus,2-s2.0-0031164362
"Tyson, G., Farrens, M.","Evaluating the effects of predicated execution on branch prediction1",1996,"International Journal of Parallel Programming","24","2",,"159","186",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030129421&partnerID=40&md5=9874c8e3012d31a2ca67f075cd1fe06a",Article,Scopus,2-s2.0-0030129421
"Tyson, Gary, Farrens, Matthew, Matthews, John, Pleszkun, Andrew R.","Modified approach to data cache management",1995,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"93","103",,92,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029508817&partnerID=40&md5=c1c15e52f53874199ab4e472f9c37c89",Conference Paper,Scopus,2-s2.0-0029508817
"Tyson, Gary Scott","Effects of predicated execution on branch prediction",1994,"Professional Engineering","7","21",,"196","206",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028767976&partnerID=40&md5=8b697866a8dc20116bfafd8588bed8eb",Article,Scopus,2-s2.0-0028767976
"Tyson, G., Farrens, M.","Code scheduling for multiple instruction stream architectures",1994,"International Journal of Parallel Programming","22","3",,"243","272",,,10.1007/BF02577734,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028443985&doi=10.1007%2fBF02577734&partnerID=40&md5=1982767ff091ca7a9a2ac03c26d4ef5a",Article,Scopus,2-s2.0-0028443985
"Tyson, Gary, Farrens, Matthew","Techniques for extracting instruction level parallelism on MIMD architectures",1994,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"128","137",,2,10.1109/MICRO.1994.717450,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028015211&doi=10.1109%2fMICRO.1994.717450&partnerID=40&md5=2b11880f469263e48710899bd56757a2",Conference Paper,Scopus,2-s2.0-0028015211
"Farrens, Matthew, Tyson, Gary, Pleszkun, Andrew R.","Study of single-chip processor/cache organizations for large numbers of transistors",1994,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"338","347",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028345337&partnerID=40&md5=04236660aa81d8d9060be1ddb74607ce",Conference Paper,Scopus,2-s2.0-0028345337
"Farrens, Matthew, Park, Arvin, Fanfelle, Rob, Ng, Pius, Tyson, Gary","Partitioned translation lookaside buffer approach to reducing address bandwidth",1993,"Proceedings of the Ninth Annual International Symposium on Computer Architecture",,,,"435","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027840926&partnerID=40&md5=d271c900613359e9752973a6ccc8bb41",Conference Paper,Scopus,2-s2.0-0027840926
"Farrens, Matthew, Park, Arvin, Tyson, Gary","Modifying VM hardware to reduce address pin requirements",1992,"Proceedings of the 25th Annual International Symposium on Microarchitecture",,,,"210","213",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026986943&partnerID=40&md5=6167f5a198d728060381411d6746105f",Conference Paper,Scopus,2-s2.0-0026986943
"Tyson, Gary, Farrens, Matthew, Pleszkun, Andrew R.","MISC. A Multiple Instruction Stream Computer",1992,"Proceedings of the 25th Annual International Symposium on Microarchitecture",,,,"193","196",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027005197&partnerID=40&md5=a0f00811a04b865d76bf6082de11b689",Conference Paper,Scopus,2-s2.0-0027005197
"Farrens, Matthew, Park, Arvin, Fanfelle, Rob, Ng, Pius, Tyson, Gary","A partitioned translation lookaside buffer approach to reducing address bandwidth",1992,"Conference Proceedings - Annual Symposium on Computer Architecture",,,,"435","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026865561&partnerID=40&md5=ba56379d9536b6701d51176678da0fc6",Conference Paper,Scopus,2-s2.0-0026865561
