{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571862069176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571862069196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:21:08 2019 " "Processing started: Wed Oct 23 15:21:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571862069196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862069196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862069196 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1571862070354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegGENERAL.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regfixed.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegFIXED " "Found entity 1: SC_RegFIXED" {  } { { "rtl/SC_RegFIXED.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegFIXED.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX " "Found entity 1: CC_MUXX" {  } { { "rtl/CC_MUXX.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DECODER " "Found entity 1: CC_DECODER" {  } { { "rtl/CC_DECODER.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_DECODER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ALU " "Found entity 1: CC_ALU" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_MEMORY " "Found entity 1: MAIN_MEMORY" {  } { { "rtl/MAIN_MEMORY.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MAIN_MEMORY.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "rtl/DATAPATH.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/microcode_store.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/microcode_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 MICROCODE_STORE " "Found entity 1: MICROCODE_STORE" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/branch_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/branch_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRANCH_LOGIC " "Found entity 1: BRANCH_LOGIC" {  } { { "rtl/BRANCH_LOGIC.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/BRANCH_LOGIC.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/address_incrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/address_incrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRESS_INCREMENTER " "Found entity 1: ADDRESS_INCREMENTER" {  } { { "rtl/ADDRESS_INCREMENTER.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/ADDRESS_INCREMENTER.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/csaddress.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/csaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSADDRESS " "Found entity 1: CSADDRESS" {  } { { "rtl/CSADDRESS.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CSADDRESS.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/psr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/psr.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSR " "Found entity 1: PSR" {  } { { "rtl/PSR.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/PSR.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx_load.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx_load.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX_LOAD " "Found entity 1: CC_MUXX_LOAD" {  } { { "rtl/CC_MUXX_LOAD.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX_LOAD.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx_externo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx_externo.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX_EXTERNO " "Found entity 1: CC_MUXX_EXTERNO" {  } { { "rtl/CC_MUXX_EXTERNO.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX_EXTERNO.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL_IR " "Found entity 1: SC_RegGENERAL_IR" {  } { { "rtl/SC_RegGENERAL_IR.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegGENERAL_IR.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571862094686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DATAPATH DATAPATH.v(48) " "Verilog HDL Parameter Declaration warning at DATAPATH.v(48): Parameter Declaration in module \"DATAPATH\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/DATAPATH.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571862094686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DATAPATH DATAPATH.v(49) " "Verilog HDL Parameter Declaration warning at DATAPATH.v(49): Parameter Declaration in module \"DATAPATH\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/DATAPATH.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571862094686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(45) " "Verilog HDL Parameter Declaration warning at CONTROL.v(45): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571862094686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(46) " "Verilog HDL Parameter Declaration warning at CONTROL.v(46): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571862094686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(47) " "Verilog HDL Parameter Declaration warning at CONTROL.v(47): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571862094686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(48) " "Verilog HDL Parameter Declaration warning at CONTROL.v(48): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571862094686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571862094766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:DATAPATH_u0 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:DATAPATH_u0\"" {  } { { "BB_SYSTEM.v" "DATAPATH_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_ALU DATAPATH:DATAPATH_u0\|CC_ALU:CC_ALU_u0 " "Elaborating entity \"CC_ALU\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_ALU:CC_ALU_u0\"" {  } { { "rtl/DATAPATH.v" "CC_ALU_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094776 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition0 CC_ALU.v(51) " "Verilog HDL or VHDL warning at CC_ALU.v(51): object \"addition0\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571862094776 "|BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition1 CC_ALU.v(52) " "Verilog HDL or VHDL warning at CC_ALU.v(52): object \"addition1\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571862094776 "|BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CC_ALU_General_SetCode CC_ALU.v(61) " "Verilog HDL Always Construct warning at CC_ALU.v(61): inferring latch(es) for variable \"CC_ALU_General_SetCode\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571862094776 "|BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_ALU_General_SetCode CC_ALU.v(61) " "Inferred latch for \"CC_ALU_General_SetCode\" at CC_ALU.v(61)" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862094776 "|BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX DATAPATH:DATAPATH_u0\|CC_MUXX:CC_MUXX_ABUS " "Elaborating entity \"CC_MUXX\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_MUXX:CC_MUXX_ABUS\"" {  } { { "rtl/DATAPATH.v" "CC_MUXX_ABUS" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX_LOAD DATAPATH:DATAPATH_u0\|CC_MUXX_LOAD:CC_MUXX_LOAD_CBUSMUX " "Elaborating entity \"CC_MUXX_LOAD\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_MUXX_LOAD:CC_MUXX_LOAD_CBUSMUX\"" {  } { { "rtl/DATAPATH.v" "CC_MUXX_LOAD_CBUSMUX" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX_EXTERNO DATAPATH:DATAPATH_u0\|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX " "Elaborating entity \"CC_MUXX_EXTERNO\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX\"" {  } { { "rtl/DATAPATH.v" "CC_MUXX_EXTERNO_AMUX" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R0 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R0\"" {  } { { "rtl/DATAPATH.v" "SC_RegFIXED_R0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R1 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R1\"" {  } { { "rtl/DATAPATH.v" "SC_RegFIXED_R1" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL DATAPATH:DATAPATH_u0\|SC_RegGENERAL:SC_RegGENERAL_PC " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"DATAPATH:DATAPATH_u0\|SC_RegGENERAL:SC_RegGENERAL_PC\"" {  } { { "rtl/DATAPATH.v" "SC_RegGENERAL_PC" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL_IR DATAPATH:DATAPATH_u0\|SC_RegGENERAL_IR:SC_RegGENERAL_IR_u0 " "Elaborating entity \"SC_RegGENERAL_IR\" for hierarchy \"DATAPATH:DATAPATH_u0\|SC_RegGENERAL_IR:SC_RegGENERAL_IR_u0\"" {  } { { "rtl/DATAPATH.v" "SC_RegGENERAL_IR_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:CONTROL_u0 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:CONTROL_u0\"" {  } { { "BB_SYSTEM.v" "CONTROL_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MICROCODE_STORE CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0 " "Elaborating entity \"MICROCODE_STORE\" for hierarchy \"CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\"" {  } { { "rtl/CONTROL.v" "MICROCODE_STORE_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRANCH_LOGIC CONTROL:CONTROL_u0\|BRANCH_LOGIC:BRANCH_LOGIC_u0 " "Elaborating entity \"BRANCH_LOGIC\" for hierarchy \"CONTROL:CONTROL_u0\|BRANCH_LOGIC:BRANCH_LOGIC_u0\"" {  } { { "rtl/CONTROL.v" "BRANCH_LOGIC_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 BRANCH_LOGIC.v(81) " "Verilog HDL assignment warning at BRANCH_LOGIC.v(81): truncated value with size 3 to match size of target (2)" {  } { { "rtl/BRANCH_LOGIC.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/BRANCH_LOGIC.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571862094826 "|BB_SYSTEM|CONTROL:CONTROL_u0|BRANCH_LOGIC:BRANCH_LOGIC_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRESS_INCREMENTER CONTROL:CONTROL_u0\|ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0 " "Elaborating entity \"ADDRESS_INCREMENTER\" for hierarchy \"CONTROL:CONTROL_u0\|ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0\"" {  } { { "rtl/CONTROL.v" "ADDRESS_INCREMENTER_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSADDRESS CONTROL:CONTROL_u0\|CSADDRESS:CSADDRESS_u0 " "Elaborating entity \"CSADDRESS\" for hierarchy \"CONTROL:CONTROL_u0\|CSADDRESS:CSADDRESS_u0\"" {  } { { "rtl/CONTROL.v" "CSADDRESS_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSR CONTROL:CONTROL_u0\|PSR:PSR_u0 " "Elaborating entity \"PSR\" for hierarchy \"CONTROL:CONTROL_u0\|PSR:PSR_u0\"" {  } { { "rtl/CONTROL.v" "PSR_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_MEMORY MAIN_MEMORY:MAIN_MEMORY_u0 " "Elaborating entity \"MAIN_MEMORY\" for hierarchy \"MAIN_MEMORY:MAIN_MEMORY_u0\"" {  } { { "BB_SYSTEM.v" "MAIN_MEMORY_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862094836 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "MAIN_MEMORY.v(62) " "Verilog HDL Case Statement warning at MAIN_MEMORY.v(62): can't check case statement for completeness because the case expression has too many possible states" {  } { { "rtl/MAIN_MEMORY.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MAIN_MEMORY.v" 62 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571862094836 "|BB_SYSTEM|MAIN_MEMORY:MAIN_MEMORY_u0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[31\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[31\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[31\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[30\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[30\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[30\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[29\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[29\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[29\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[28\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[28\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[28\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[27\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[27\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[27\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[26\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[26\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[26\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[25\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[25\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[25\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[24\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[24\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[24\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[23\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[23\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[23\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[22\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[22\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[22\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[21\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[21\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[21\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[20\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[20\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[20\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[19\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[19\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[19\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[18\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[18\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[18\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[17\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[17\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[17\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[16\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[16\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[16\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[15\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[15\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[15\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[14\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[14\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[14\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[13\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[13\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[12\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[12\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[11\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[11\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[11\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[10\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[10\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[10\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[9\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[9\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[9\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[8\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[8\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[8\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[7\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[7\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[7\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[6\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[6\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[6\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[5\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[5\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[5\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[31\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[31\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[31\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[30\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[30\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[30\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[29\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[29\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[29\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[28\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[28\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[28\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[27\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[27\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[27\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[26\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[26\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[26\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[25\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[25\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[25\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[24\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[24\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[24\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[23\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[23\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[23\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[22\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[22\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[22\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[21\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[21\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[21\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[20\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[20\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[20\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[19\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[19\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[19\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[18\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[18\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[18\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[17\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[17\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[17\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[16\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[16\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[16\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[15\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[15\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[15\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[14\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[14\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[14\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[13\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[13\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[12\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[12\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[11\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[11\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[11\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[10\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[10\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[10\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[9\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[9\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[9\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[8\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[8\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[8\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[7\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[7\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[7\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[6\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[6\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[6\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[5\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[5\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[5\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[31\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[31\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[31\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[30\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[30\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[30\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[29\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[29\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[29\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[28\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[28\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[28\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[27\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[27\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[27\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[26\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[26\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[26\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[25\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[25\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[25\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[24\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[24\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[24\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[23\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[23\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[23\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[22\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[22\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[22\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[21\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[21\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[21\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[20\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[20\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[20\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[19\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[19\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[19\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[18\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[18\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[18\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[17\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[17\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[17\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[16\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[16\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[16\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[15\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[15\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[15\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[14\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[14\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[14\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[13\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[13\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[12\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[12\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[11\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[11\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[11\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[10\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[10\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[10\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[9\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[9\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[9\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[8\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[8\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[8\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[7\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[7\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[7\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[6\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[6\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[6\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[5\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[5\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[5\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571862095096 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571862095096 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571862098118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DATAPATH_u0\|CC_ALU:CC_ALU_u0\|CC_ALU_General_SetCode " "Latch DATAPATH:DATAPATH_u0\|CC_ALU:CC_ALU_u0\|CC_ALU_General_SetCode has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[17\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[17\]" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571862098148 ""}  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571862098148 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571862100031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571862103193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571862103193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1514 " "Implemented 1514 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571862103404 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571862103404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1480 " "Implemented 1480 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571862103404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571862103404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571862103443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:21:43 2019 " "Processing ended: Wed Oct 23 15:21:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571862103443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571862103443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571862103443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571862103443 ""}
