v 20110115 2
N 49300 48700 52000 48700 4
N 50900 48700 50900 47100 4
N 50900 47100 49300 47100 4
C 52100 47200 1 90 0 resistor-1.sym
{
T 51700 47500 5 10 0 0 90 0 1
device=RESISTOR
}
C 51900 46900 1 0 0 gnd-1.sym
N 52000 48100 52000 48700 4
N 47300 48700 46600 48700 4
N 47300 47100 46000 47100 4
C 47300 48200 1 0 0 rectangle.sym
C 47300 46600 1 0 0 rectangle.sym
L 47300 48800 47400 48700 3 0 0 0 -1 -1
L 47400 48700 47300 48600 3 0 0 0 -1 -1
L 49600 48800 49700 48700 3 0 0 0 -1 -1
L 49700 48700 49600 48600 3 0 0 0 -1 -1
L 49300 47200 49200 47100 3 0 0 0 -1 -1
L 49200 47100 49300 47000 3 0 0 0 -1 -1
L 51700 48800 51800 48700 3 0 0 0 -1 -1
L 51700 48600 51800 48700 3 0 0 0 -1 -1
B 44000 45400 8900 4700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 47000 47200 46900 47100 3 0 0 0 -1 -1
L 46900 47100 47000 47000 3 0 0 0 -1 -1
C 45400 48100 1 0 0 sumPoint.sym
N 46000 47100 46000 48100 4
N 45300 48700 45400 48700 4
C 45300 48600 1 90 0 vcc-3.sym
