git clone --depth 1 --no-tags https://github.com/daka31/Lab5_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730850502
git clone --depth 1 --no-tags https://github.com/shehab2020556/single-cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731201169
git clone --depth 1 --no-tags https://github.com/AhmedBaraka50/ASIC-implementation-of-PIT-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729333768
git clone --depth 1 --no-tags https://github.com/asandstar/PLD-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729541763
git clone --depth 1 --no-tags https://github.com/Baonguyen2390/Lab56_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731409168
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_pci_int.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731041285
git clone --depth 1 --no-tags https://github.com/Aniket-Bodele/IFFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731636696
git clone --depth 1 --no-tags https://github.com/lucianadm/simula_ACA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732033669
git clone --depth 1 --no-tags https://github.com/ShengxiLiang/EdgeDetect_Sobel_RealTIme.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732289035
git clone --depth 1 --no-tags https://github.com/Yogurt1338/Complex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730801155
git clone --depth 1 --no-tags https://github.com/RF-Vinicius/Processador-PCID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727985567
git clone --depth 1 --no-tags https://github.com/Sumit0976/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732369475
git clone --depth 1 --no-tags https://github.com/shabbarvejlani/sudoku_cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732496541
git clone --depth 1 --no-tags https://github.com/husky25130/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731852924
git clone --depth 1 --no-tags https://github.com/thetaZhang/2023-FALL-ETExperiment-work-digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731668386
git clone --depth 1 --no-tags https://github.com/TeHsunWang/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732304140
git clone --depth 1 --no-tags https://github.com/rohangowdamr/101_sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727249049
git clone --depth 1 --no-tags https://github.com/yuchengwang1121/Unet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728069543
git clone --depth 1 --no-tags https://github.com/ujjwal-2001/HDL-Bits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732417406
git clone --depth 1 --no-tags https://github.com/parhamsoltani/Multicycle_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725784228
git clone --depth 1 --no-tags https://github.com/semify-eda/tristan-openframe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731512080
git clone --depth 1 --no-tags https://github.com/tmssngr/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725733672
git clone --depth 1 --no-tags https://github.com/krona12/EDA_Calendar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730578051
git clone --depth 1 --no-tags https://github.com/maj77/IC_design_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725645385
git clone --depth 1 --no-tags https://github.com/rafaelpinheiro32/Traffic-Light-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723885742
git clone --depth 1 --no-tags https://github.com/VinitJagwale/eklakshya_RTL_Design_intership.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725432291
git clone --depth 1 --no-tags https://github.com/haoranyan2022/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725451928
git clone --depth 1 --no-tags https://github.com/arjuneaswaran/ECEN651_Fall2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725836913
git clone --depth 1 --no-tags https://github.com/QM1412/uart_to_iiic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725898086
git clone --depth 1 --no-tags https://github.com/otabek7/SingleCycleProcessorControlUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725894534
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724812346
git clone --depth 1 --no-tags https://github.com/oleg-sin/tangnano4k_ws2812b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727334141
git clone --depth 1 --no-tags https://github.com/uday-b-n/Music-Synthesizer---Karplus-Strong-Algorithm-Public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727254415
git clone --depth 1 --no-tags https://github.com/IC-huanglc/uvm_ref_flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724955871
git clone --depth 1 --no-tags https://github.com/glingy/sddec23-06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726535784
git clone --depth 1 --no-tags https://github.com/SaraPamplona/Proyecto_MIPS_32_Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727217829
git clone --depth 1 --no-tags https://github.com/zhangfeiww/FPGA_seg_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727523702
git clone --depth 1 --no-tags https://github.com/zhaosheng-thu/ALUverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728062523
git clone --depth 1 --no-tags https://github.com/ColdWallet-DescDeHardware/ColdWallet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725831918
git clone --depth 1 --no-tags https://github.com/Maxwiny/Xilinx-FPGA-OTA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728549070
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_bc_emu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727924036
git clone --depth 1 --no-tags https://github.com/CHENZHICCZU/EDA--.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728942538
git clone --depth 1 --no-tags https://github.com/AfifSiddiqi/RV32I-Multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727302492
git clone --depth 1 --no-tags https://github.com/LeeSH825/Verilog-FixedPoint-Math-Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729531054
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_cabletest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729660774
git clone --depth 1 --no-tags https://github.com/mutong0514/computer-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730247069
git clone --depth 1 --no-tags https://github.com/Bageldoodle/SimpleRouter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730855281
git clone --depth 1 --no-tags https://github.com/htfab/gfmpw1-multi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730265123
git clone --depth 1 --no-tags https://github.com/JingtaoX/CS254-hardware-decomp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729981471
git clone --depth 1 --no-tags https://github.com/lutasam/ping_pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728383031
git clone --depth 1 --no-tags https://github.com/swapnilanand123/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726443759
git clone --depth 1 --no-tags https://github.com/mrrCarter/ChainTrace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725253354
git clone --depth 1 --no-tags https://github.com/CarloB26/Final_Project_ECE_287.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728379834
git clone --depth 1 --no-tags https://github.com/Mightlaus/CLA-full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732292688
git clone --depth 1 --no-tags https://github.com/SamanMohseni/CodecPowerEvaluation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731084670
git clone --depth 1 --no-tags https://github.com/kerong2002/Discrete-Wavelet-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729423486
git clone --depth 1 --no-tags https://github.com/MaheshNamboodiri/Washing-Machine-Control-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732092144
git clone --depth 1 --no-tags https://github.com/SumanthKumarM/RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732344160
git clone --depth 1 --no-tags https://github.com/NaroZeol/DigitalElectronics-CurriculumDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731295748
git clone --depth 1 --no-tags https://github.com/LKai-Xu/courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728189887
git clone --depth 1 --no-tags https://github.com/tommychen123/RISC-V_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727747663
git clone --depth 1 --no-tags https://github.com/sprsr/RVector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727564879
git clone --depth 1 --no-tags https://github.com/seifalrahman/PIC-8259.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728409705
git clone --depth 1 --no-tags https://github.com/aoblepia/efabless-riscv-parity-checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730400573
git clone --depth 1 --no-tags https://github.com/AliMaher15/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730906240
git clone --depth 1 --no-tags https://github.com/LynchrocketCourseLearning/2021Fall-CS207-Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729570242
git clone --depth 1 --no-tags https://github.com/AliMaher15/Synchronizers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730896325
git clone --depth 1 --no-tags https://github.com/MdOmarFaruque/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725304808
git clone --depth 1 --no-tags https://github.com/conner1231230/LOGIC-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725968896
git clone --depth 1 --no-tags https://github.com/hemanth-VP/BCD_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726320233
git clone --depth 1 --no-tags https://github.com/nguyen0304/Altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726671753
git clone --depth 1 --no-tags https://github.com/fangfang0930/GR20230909_CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728027174
git clone --depth 1 --no-tags https://github.com/ecanguyen/project-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725353487
git clone --depth 1 --no-tags https://github.com/ColdWallet-DescDeHardware/Debounce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728501432
git clone --depth 1 --no-tags https://github.com/UltiLuis/Deadline_game_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728170018
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh1/Conv_Accel_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728989200
git clone --depth 1 --no-tags https://github.com/computing-lex/flappyFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729276457
git clone --depth 1 --no-tags https://github.com/zzx00/Verilog_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729400597
git clone --depth 1 --no-tags https://github.com/veri9ood100/Ring_Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729984726
git clone --depth 1 --no-tags https://github.com/RAFNEE/DLC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729852097
git clone --depth 1 --no-tags https://github.com/LeoLiangjianbin/efabless_shuttle-An_analogy_of_SZMC_line1_light_map.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730441673
git clone --depth 1 --no-tags https://github.com/CADprojectMultiplier/Dual-Precision-Floating-Point-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729700297
git clone --depth 1 --no-tags https://github.com/amendoz1/junk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730978451
git clone --depth 1 --no-tags https://github.com/Lepuru-Jatin/Vedic-Multiplier-16-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731023567
git clone --depth 1 --no-tags https://github.com/DemetrioGurgel/SPI_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731323764
git clone --depth 1 --no-tags https://github.com/Sidhant-12/16-bit-Microprocessor-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728264755
git clone --depth 1 --no-tags https://github.com/CHaron1244/SCUT_TEXTBOOKS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731881204
git clone --depth 1 --no-tags https://github.com/PothulaSuma/Logic-gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732028049
git clone --depth 1 --no-tags https://github.com/huangr18/ECE287-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732218953
git clone --depth 1 --no-tags https://github.com/yipin3/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732232880
git clone --depth 1 --no-tags https://github.com/Buzz2Z/FPGA_magicbox_undone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725515142
git clone --depth 1 --no-tags https://github.com/vitorfernandes-silva/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728466221
git clone --depth 1 --no-tags https://github.com/Sumit0976/Schoolbook-Multiplications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732367296
git clone --depth 1 --no-tags https://github.com/algofoogle/algofoogle-multi-caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724567426
git clone --depth 1 --no-tags https://github.com/HuanProjects/ECE287_checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729941233
git clone --depth 1 --no-tags https://github.com/minh-ctran/Brick-Breaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731789471
