# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../SR_latch.srcs/sources_1/new/SR_latch.v" \
"../../../../SR_latch.srcs/sim_1/new/tb_SR_latch.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
