module full_sub(a,b,c,borrow,difference);

input a;

input b;

input c;

output wire borrow;

output wire different;

wire d,e,f;

xor(difference,a,b,c);

and(d,~a,b);

and(e,b,c);

and(f,~a,c);

or(borrow,d,e,f);

endmodule

