Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: glavna.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "glavna.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "glavna"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : glavna
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "usporavanje.vf" in library work
Compiling verilog file "glavna.vf" in library work
Module <usporavanje> compiled
Module <usporavanje_MUSER_glavna> compiled
Module <glavna> compiled
No errors in compilation
Analysis of file <"glavna.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <glavna> in library <work>.

Analyzing hierarchy for module <usporavanje_MUSER_glavna> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <glavna>.
Module <glavna> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <glavna>.
Analyzing module <usporavanje_MUSER_glavna> in library <work>.
Module <usporavanje_MUSER_glavna> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_18> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_26> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_27> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_44> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_45> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_46> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_47> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_50> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_51> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_56> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_57> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_58> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_59> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_62> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_63> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_68> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_69> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_70> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_71> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_74> in unit <usporavanje_MUSER_glavna>.
    Set user-defined property "INIT =  0" for instance <XLXI_75> in unit <usporavanje_MUSER_glavna>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <usporavanje_MUSER_glavna>.
    Related source file is "glavna.vf".
Unit <usporavanje_MUSER_glavna> synthesized.


Synthesizing Unit <glavna>.
    Related source file is "glavna.vf".
Unit <glavna> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <glavna> ...

Optimizing unit <usporavanje_MUSER_glavna> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block glavna, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : glavna.ngr
Top Level Output File Name         : glavna
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 36
#      AND2                        : 4
#      INV                         : 29
#      OR2                         : 3
# FlipFlops/Latches                : 26
#      FD                          : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       15  out of   4656     0%  
 Number of Slice Flip Flops:             26  out of   9312     0%  
 Number of 4 input LUTs:                 29  out of   9312     0%  
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    232     1%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXN_39                            | NONE(XLXI_1)           | 2     |
XLXI_21/XLXN_97                    | NONE(XLXI_21/XLXI_75)  | 1     |
XLXI_21/XLXN_95                    | NONE(XLXI_21/XLXI_74)  | 1     |
XLXI_21/XLXN_93                    | NONE(XLXI_21/XLXI_71)  | 1     |
XLXI_21/XLXN_88                    | NONE(XLXI_21/XLXI_70)  | 1     |
XLXI_21/XLXN_87                    | NONE(XLXI_21/XLXI_69)  | 1     |
XLXI_21/XLXN_90                    | NONE(XLXI_21/XLXI_68)  | 1     |
XLXI_21/XLXN_85                    | NONE(XLXI_21/XLXI_63)  | 1     |
XLXI_21/XLXN_83                    | NONE(XLXI_21/XLXI_62)  | 1     |
XLXI_21/XLXN_81                    | NONE(XLXI_21/XLXI_59)  | 1     |
XLXI_21/XLXN_76                    | NONE(XLXI_21/XLXI_58)  | 1     |
XLXI_21/XLXN_75                    | NONE(XLXI_21/XLXI_57)  | 1     |
XLXI_21/XLXN_78                    | NONE(XLXI_21/XLXI_56)  | 1     |
XLXI_21/XLXN_73                    | NONE(XLXI_21/XLXI_51)  | 1     |
XLXI_21/XLXN_71                    | NONE(XLXI_21/XLXI_50)  | 1     |
XLXI_21/XLXN_69                    | NONE(XLXI_21/XLXI_47)  | 1     |
XLXI_21/XLXN_64                    | NONE(XLXI_21/XLXI_46)  | 1     |
XLXI_21/XLXN_31                    | NONE(XLXI_21/XLXI_45)  | 1     |
XLXI_21/XLXN_66                    | NONE(XLXI_21/XLXI_44)  | 1     |
XLXI_21/XLXN_29                    | NONE(XLXI_21/XLXI_27)  | 1     |
XLXI_21/XLXN_27                    | NONE(XLXI_21/XLXI_26)  | 1     |
XLXI_21/XLXN_25                    | NONE(XLXI_21/XLXI_23)  | 1     |
XLXI_21/XLXN_23                    | NONE(XLXI_21/XLXI_22)  | 1     |
XLXI_21/XLXN_20                    | NONE(XLXI_21/XLXI_19)  | 1     |
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.258ns (Maximum Frequency: 234.871MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.159ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_39'
  Clock period: 4.258ns (frequency: 234.871MHz)
  Total number of paths / destination ports: 5 / 2
-------------------------------------------------------------------------
Delay:               4.258ns (Levels of Logic = 3)
  Source:            XLXI_1 (FF)
  Destination:       XLXI_1 (FF)
  Source Clock:      XLXN_39 rising
  Destination Clock: XLXN_39 rising

  Data Path: XLXI_1 to XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.514   0.569  XLXI_1 (z2_OBUF)
     INV:I->O              1   0.612   0.357  XLXI_19 (XLXN_32)
     AND2:I1->O            1   0.612   0.357  XLXI_9 (XLXN_8)
     OR2:I0->O             1   0.612   0.357  XLXI_7 (XLXN_14)
     FD:D                      0.268          XLXI_1
    ----------------------------------------
    Total                      4.258ns (2.618ns logic, 1.640ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_97'
  Clock period: 2.202ns (frequency: 454.060MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.202ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_75 (FF)
  Destination:       XLXI_21/XLXI_75 (FF)
  Source Clock:      XLXI_21/XLXN_97 rising
  Destination Clock: XLXI_21/XLXN_97 rising

  Data Path: XLXI_21/XLXI_75 to XLXI_21/XLXI_75
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.451  XLXI_21/XLXI_75 (XLXN_39)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_77 (XLXI_21/XLXN_98)
     FD:D                      0.268          XLXI_21/XLXI_75
    ----------------------------------------
    Total                      2.202ns (1.394ns logic, 0.808ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_95'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_74 (FF)
  Destination:       XLXI_21/XLXI_74 (FF)
  Source Clock:      XLXI_21/XLXN_95 rising
  Destination Clock: XLXI_21/XLXN_95 rising

  Data Path: XLXI_21/XLXI_74 to XLXI_21/XLXI_74
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_74 (XLXI_21/XLXN_97)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_76 (XLXI_21/XLXN_96)
     FD:D                      0.268          XLXI_21/XLXI_74
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_93'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_71 (FF)
  Destination:       XLXI_21/XLXI_71 (FF)
  Source Clock:      XLXI_21/XLXN_93 rising
  Destination Clock: XLXI_21/XLXN_93 rising

  Data Path: XLXI_21/XLXI_71 to XLXI_21/XLXI_71
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_71 (XLXI_21/XLXN_95)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_73 (XLXI_21/XLXN_94)
     FD:D                      0.268          XLXI_21/XLXI_71
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_88'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_70 (FF)
  Destination:       XLXI_21/XLXI_70 (FF)
  Source Clock:      XLXI_21/XLXN_88 rising
  Destination Clock: XLXI_21/XLXN_88 rising

  Data Path: XLXI_21/XLXI_70 to XLXI_21/XLXI_70
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_70 (XLXI_21/XLXN_93)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_72 (XLXI_21/XLXN_92)
     FD:D                      0.268          XLXI_21/XLXI_70
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_87'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_69 (FF)
  Destination:       XLXI_21/XLXI_69 (FF)
  Source Clock:      XLXI_21/XLXN_87 rising
  Destination Clock: XLXI_21/XLXN_87 rising

  Data Path: XLXI_21/XLXI_69 to XLXI_21/XLXI_69
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_69 (XLXI_21/XLXN_90)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_66 (XLXI_21/XLXN_91)
     FD:D                      0.268          XLXI_21/XLXI_69
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_90'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_68 (FF)
  Destination:       XLXI_21/XLXI_68 (FF)
  Source Clock:      XLXI_21/XLXN_90 rising
  Destination Clock: XLXI_21/XLXN_90 rising

  Data Path: XLXI_21/XLXI_68 to XLXI_21/XLXI_68
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_68 (XLXI_21/XLXN_88)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_67 (XLXI_21/XLXN_89)
     FD:D                      0.268          XLXI_21/XLXI_68
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_85'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_63 (FF)
  Destination:       XLXI_21/XLXI_63 (FF)
  Source Clock:      XLXI_21/XLXN_85 rising
  Destination Clock: XLXI_21/XLXN_85 rising

  Data Path: XLXI_21/XLXI_63 to XLXI_21/XLXI_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_63 (XLXI_21/XLXN_87)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_65 (XLXI_21/XLXN_86)
     FD:D                      0.268          XLXI_21/XLXI_63
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_83'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_62 (FF)
  Destination:       XLXI_21/XLXI_62 (FF)
  Source Clock:      XLXI_21/XLXN_83 rising
  Destination Clock: XLXI_21/XLXN_83 rising

  Data Path: XLXI_21/XLXI_62 to XLXI_21/XLXI_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_62 (XLXI_21/XLXN_85)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_64 (XLXI_21/XLXN_84)
     FD:D                      0.268          XLXI_21/XLXI_62
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_81'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_59 (FF)
  Destination:       XLXI_21/XLXI_59 (FF)
  Source Clock:      XLXI_21/XLXN_81 rising
  Destination Clock: XLXI_21/XLXN_81 rising

  Data Path: XLXI_21/XLXI_59 to XLXI_21/XLXI_59
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_59 (XLXI_21/XLXN_83)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_61 (XLXI_21/XLXN_82)
     FD:D                      0.268          XLXI_21/XLXI_59
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_76'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_58 (FF)
  Destination:       XLXI_21/XLXI_58 (FF)
  Source Clock:      XLXI_21/XLXN_76 rising
  Destination Clock: XLXI_21/XLXN_76 rising

  Data Path: XLXI_21/XLXI_58 to XLXI_21/XLXI_58
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_58 (XLXI_21/XLXN_81)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_60 (XLXI_21/XLXN_80)
     FD:D                      0.268          XLXI_21/XLXI_58
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_75'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_57 (FF)
  Destination:       XLXI_21/XLXI_57 (FF)
  Source Clock:      XLXI_21/XLXN_75 rising
  Destination Clock: XLXI_21/XLXN_75 rising

  Data Path: XLXI_21/XLXI_57 to XLXI_21/XLXI_57
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_57 (XLXI_21/XLXN_78)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_54 (XLXI_21/XLXN_79)
     FD:D                      0.268          XLXI_21/XLXI_57
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_78'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_56 (FF)
  Destination:       XLXI_21/XLXI_56 (FF)
  Source Clock:      XLXI_21/XLXN_78 rising
  Destination Clock: XLXI_21/XLXN_78 rising

  Data Path: XLXI_21/XLXI_56 to XLXI_21/XLXI_56
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_56 (XLXI_21/XLXN_76)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_55 (XLXI_21/XLXN_77)
     FD:D                      0.268          XLXI_21/XLXI_56
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_73'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_51 (FF)
  Destination:       XLXI_21/XLXI_51 (FF)
  Source Clock:      XLXI_21/XLXN_73 rising
  Destination Clock: XLXI_21/XLXN_73 rising

  Data Path: XLXI_21/XLXI_51 to XLXI_21/XLXI_51
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_51 (XLXI_21/XLXN_75)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_53 (XLXI_21/XLXN_74)
     FD:D                      0.268          XLXI_21/XLXI_51
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_71'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_50 (FF)
  Destination:       XLXI_21/XLXI_50 (FF)
  Source Clock:      XLXI_21/XLXN_71 rising
  Destination Clock: XLXI_21/XLXN_71 rising

  Data Path: XLXI_21/XLXI_50 to XLXI_21/XLXI_50
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_50 (XLXI_21/XLXN_73)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_52 (XLXI_21/XLXN_72)
     FD:D                      0.268          XLXI_21/XLXI_50
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_69'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_47 (FF)
  Destination:       XLXI_21/XLXI_47 (FF)
  Source Clock:      XLXI_21/XLXN_69 rising
  Destination Clock: XLXI_21/XLXN_69 rising

  Data Path: XLXI_21/XLXI_47 to XLXI_21/XLXI_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_47 (XLXI_21/XLXN_71)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_49 (XLXI_21/XLXN_70)
     FD:D                      0.268          XLXI_21/XLXI_47
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_64'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_46 (FF)
  Destination:       XLXI_21/XLXI_46 (FF)
  Source Clock:      XLXI_21/XLXN_64 rising
  Destination Clock: XLXI_21/XLXN_64 rising

  Data Path: XLXI_21/XLXI_46 to XLXI_21/XLXI_46
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_46 (XLXI_21/XLXN_69)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_48 (XLXI_21/XLXN_68)
     FD:D                      0.268          XLXI_21/XLXI_46
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_31'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_45 (FF)
  Destination:       XLXI_21/XLXI_45 (FF)
  Source Clock:      XLXI_21/XLXN_31 rising
  Destination Clock: XLXI_21/XLXN_31 rising

  Data Path: XLXI_21/XLXI_45 to XLXI_21/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_45 (XLXI_21/XLXN_66)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_42 (XLXI_21/XLXN_67)
     FD:D                      0.268          XLXI_21/XLXI_45
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_66'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_44 (FF)
  Destination:       XLXI_21/XLXI_44 (FF)
  Source Clock:      XLXI_21/XLXN_66 rising
  Destination Clock: XLXI_21/XLXN_66 rising

  Data Path: XLXI_21/XLXI_44 to XLXI_21/XLXI_44
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_44 (XLXI_21/XLXN_64)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_43 (XLXI_21/XLXN_65)
     FD:D                      0.268          XLXI_21/XLXI_44
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_29'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_27 (FF)
  Destination:       XLXI_21/XLXI_27 (FF)
  Source Clock:      XLXI_21/XLXN_29 rising
  Destination Clock: XLXI_21/XLXN_29 rising

  Data Path: XLXI_21/XLXI_27 to XLXI_21/XLXI_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_27 (XLXI_21/XLXN_31)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_29 (XLXI_21/XLXN_30)
     FD:D                      0.268          XLXI_21/XLXI_27
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_27'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_26 (FF)
  Destination:       XLXI_21/XLXI_26 (FF)
  Source Clock:      XLXI_21/XLXN_27 rising
  Destination Clock: XLXI_21/XLXN_27 rising

  Data Path: XLXI_21/XLXI_26 to XLXI_21/XLXI_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_26 (XLXI_21/XLXN_29)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_28 (XLXI_21/XLXN_28)
     FD:D                      0.268          XLXI_21/XLXI_26
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_25'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_23 (FF)
  Destination:       XLXI_21/XLXI_23 (FF)
  Source Clock:      XLXI_21/XLXN_25 rising
  Destination Clock: XLXI_21/XLXN_25 rising

  Data Path: XLXI_21/XLXI_23 to XLXI_21/XLXI_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_23 (XLXI_21/XLXN_27)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_25 (XLXI_21/XLXN_26)
     FD:D                      0.268          XLXI_21/XLXI_23
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_23'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_22 (FF)
  Destination:       XLXI_21/XLXI_22 (FF)
  Source Clock:      XLXI_21/XLXN_23 rising
  Destination Clock: XLXI_21/XLXN_23 rising

  Data Path: XLXI_21/XLXI_22 to XLXI_21/XLXI_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_22 (XLXI_21/XLXN_25)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_24 (XLXI_21/XLXN_24)
     FD:D                      0.268          XLXI_21/XLXI_22
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_21/XLXN_20'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_19 (FF)
  Destination:       XLXI_21/XLXI_19 (FF)
  Source Clock:      XLXI_21/XLXN_20 rising
  Destination Clock: XLXI_21/XLXN_20 rising

  Data Path: XLXI_21/XLXI_19 to XLXI_21/XLXI_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_19 (XLXI_21/XLXN_23)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_21 (XLXI_21/XLXN_22)
     FD:D                      0.268          XLXI_21/XLXI_19
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_18 (FF)
  Destination:       XLXI_21/XLXI_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_21/XLXI_18 to XLXI_21/XLXI_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  XLXI_21/XLXI_18 (XLXI_21/XLXN_20)
     INV:I->O              1   0.612   0.357  XLXI_21/XLXI_20 (XLXI_21/XLXN_19)
     FD:D                      0.268          XLXI_21/XLXI_18
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_39'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              7.159ns (Levels of Logic = 4)
  Source:            XLXI_2 (FF)
  Destination:       z3 (PAD)
  Source Clock:      XLXN_39 rising

  Data Path: XLXI_2 to z3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.514   0.569  XLXI_2 (XLXN_38)
     INV:I->O              1   0.612   0.357  XLXI_17 (XLXN_26)
     AND2:I0->O            1   0.612   0.357  XLXI_6 (XLXN_2)
     OR2:I0->O             1   0.612   0.357  XLXI_4 (z3_OBUF)
     OBUF:I->O                 3.169          z3_OBUF (z3)
    ----------------------------------------
    Total                      7.159ns (5.519ns logic, 1.640ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.35 secs
 
--> 

Total memory usage is 310504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

