{"Source Block": ["oh/elink/dv/dut_axi_elink.v@78:88@HdlIdDef", "  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of axi_elink.v\n   wire [31:0]\t\telink0_m_axi_araddr;\t// From elink0 of axi_elink.v\n   wire [1:0]\t\telink0_m_axi_arburst;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_arcache;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_arid;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_arlen;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_arlock;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_arprot;\t// From elink0 of axi_elink.v\n"], "Clone Blocks": [["oh/elink/dv/dut_axi_elink.v@80:90", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of axi_elink.v\n   wire [31:0]\t\telink0_m_axi_araddr;\t// From elink0 of axi_elink.v\n   wire [1:0]\t\telink0_m_axi_arburst;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_arcache;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_arid;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_arlen;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_arlock;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_arprot;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_arqos;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_arsize;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@135:145", "   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From emaxi of emaxi.v\n   wire [3:0]\t\tm_axi_arcache;\t\t// From emaxi of emaxi.v\n   wire [M_IDW-1:0]\tm_axi_arid;\t\t// From emaxi of emaxi.v\n   wire [7:0]\t\tm_axi_arlen;\t\t// From emaxi of emaxi.v\n   wire\t\t\tm_axi_arlock;\t\t// From emaxi of emaxi.v\n   wire [2:0]\t\tm_axi_arprot;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dut_axi_elink.v@77:87", "   // End of automatics\n  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of axi_elink.v\n   wire [31:0]\t\telink0_m_axi_araddr;\t// From elink0 of axi_elink.v\n   wire [1:0]\t\telink0_m_axi_arburst;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_arcache;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_arid;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_arlen;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_arlock;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@76:86", "\n   // End of automatics\n  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of axi_elink.v\n   wire [31:0]\t\telink0_m_axi_araddr;\t// From elink0 of axi_elink.v\n   wire [1:0]\t\telink0_m_axi_arburst;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_arcache;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_arid;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_arlen;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@81:91", "   wire\t\t\telink0_chip_nreset;\t// From elink0 of axi_elink.v\n   wire [31:0]\t\telink0_m_axi_araddr;\t// From elink0 of axi_elink.v\n   wire [1:0]\t\telink0_m_axi_arburst;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_arcache;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_arid;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_arlen;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_arlock;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_arprot;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_arqos;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_arsize;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_arvalid;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@79:89", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of axi_elink.v\n   wire [31:0]\t\telink0_m_axi_araddr;\t// From elink0 of axi_elink.v\n   wire [1:0]\t\telink0_m_axi_arburst;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_arcache;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_arid;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_arlen;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_arlock;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_arprot;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_arqos;\t// From elink0 of axi_elink.v\n"]], "Diff Content": {"Delete": [[83, "   wire [1:0]\t\telink0_m_axi_arburst;\t// From elink0 of axi_elink.v\n"]], "Add": []}}