Flow report for example_schematic
Wed Aug 24 11:27:04 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+---------------------------------+--------------------------------------------+
; Flow Status                     ; Successful - Wed Aug 24 11:27:04 2016      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; example_schematic                          ;
; Top-level Entity Name           ; example_schematic                          ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSEMA5F31C6                               ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; 1 / 32,070 ( < 1 % )                       ;
; Total registers                 ; 0                                          ;
; Total pins                      ; 4 / 457 ( < 1 % )                          ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                      ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0 / 6 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                              ;
+---------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/23/2016 18:53:29 ;
; Main task         ; Compilation         ;
; Revision Name     ; example_schematic   ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                    ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 77537055970508.147199640901344 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)         ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                             ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                              ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                       ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING          ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                         ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                   ; --            ; --          ; --             ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:12     ; 1.0                     ; 689 MB              ; 00:00:29                           ;
; Fitter                    ; 00:00:51     ; 1.0                     ; 1959 MB             ; 00:01:04                           ;
; Assembler                 ; 00:00:10     ; 1.0                     ; 736 MB              ; 00:00:10                           ;
; TimeQuest Timing Analyzer ; 00:00:06     ; 1.0                     ; 1001 MB             ; 00:00:05                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 651 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 629 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 639 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 631 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 639 MB              ; 00:00:02                           ;
; Total                     ; 00:01:29     ; --                      ; --                  ; 00:01:56                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Platypus         ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; Platypus         ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; Platypus         ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; Platypus         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Platypus         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Platypus         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Platypus         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Platypus         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Platypus         ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off example_schematic -c example_schematic
quartus_fit --read_settings_files=off --write_settings_files=off example_schematic -c example_schematic
quartus_asm --read_settings_files=off --write_settings_files=off example_schematic -c example_schematic
quartus_sta example_schematic -c example_schematic
quartus_eda --read_settings_files=off --write_settings_files=off example_schematic -c example_schematic
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off example_schematic -c example_schematic --vector_source="C:/Users/Tortoise/Documents/School/ECE 380/Lab 1/designstyle1/example_schematic.vwf" --testbench_file="C:/Users/Tortoise/Documents/School/ECE 380/Lab 1/designstyle1/simulation/qsim/example_schematic.vwf.vt"
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Tortoise/Documents/School/ECE 380/Lab 1/designstyle1/simulation/qsim/" example_schematic -c example_schematic
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off example_schematic -c example_schematic --vector_source="C:/Users/Tortoise/Documents/School/ECE 380/Lab 1/designstyle1/example_schematic.vwf" --testbench_file="C:/Users/Tortoise/Documents/School/ECE 380/Lab 1/designstyle1/simulation/qsim/example_schematic.vwf.vt"
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Tortoise/Documents/School/ECE 380/Lab 1/designstyle1/simulation/qsim/" example_schematic -c example_schematic



