TOPLEVEL_LANG = verilog
VERILOG_SOURCES = ../rtl/*.sv
TOPLEVEL = pc
MODULE = test_pc

include $(shell cocotb-config --makefiles)/Makefile.sim
