Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 06:29:34 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_117_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 1.000ns (32.584%)  route 2.069ns (67.416%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 6.529 - 4.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 0.955ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.868ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=12142, routed)       2.221     3.172    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X128Y421       FDCE                                         r  Delay1No7_instance/Y_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y421       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.250 r  Delay1No7_instance/Y_reg[29]/Q
                         net (fo=6, routed)           0.749     3.999    Delay1No6_instance/Y_reg[33]_0[29]
    SLICE_X119Y393       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.049 r  Delay1No6_instance/geqOp_carry__0_i_10/O
                         net (fo=1, routed)           0.008     4.057    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[6]
    SLICE_X119Y393       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.172 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.198    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X119Y394       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.250 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.233     4.483    Delay1No7_instance/CO[0]
    SLICE_X120Y395       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     4.579 r  Delay1No7_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.178     4.757    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X120Y395       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.907 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.049     4.956    Delay1No6_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X120Y395       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     5.079 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.340     5.419    Delay1No7_instance/shiftVal__5[0]
    SLICE_X118Y389       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     5.542 r  Delay1No7_instance/shiftedFracY_d1[18]_i_3/O
                         net (fo=5, routed)           0.249     5.791    Delay1No7_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X117Y394       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     5.914 r  Delay1No7_instance/shiftedFracY_d1[30]_i_3/O
                         net (fo=2, routed)           0.186     6.100    Delay1No6_instance/Y_reg[26]_0[7]
    SLICE_X120Y394       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.190 r  Delay1No6_instance/shiftedFracY_d1[30]_i_1/O
                         net (fo=1, routed)           0.051     6.241    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[19]
    SLICE_X120Y394       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=12142, routed)       1.869     6.529    Sum1_0_impl_instance/FPAddSubOp_instance/clk
    SLICE_X120Y394       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.378     6.907    
                         clock uncertainty           -0.035     6.871    
    SLICE_X120Y394       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.896    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                  0.656    




