// Seed: 28062108
module module_0 ();
  assign id_1[1] = 1;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output uwire id_2,
    output supply1 id_3,
    input wor id_4,
    input tri1 id_5
);
  function id_7;
    input id_8, id_9;
    input integer id_10;
    begin
      id_1 <= 1;
      #1;
    end
  endfunction
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_19;
  logic [7:0] id_20;
  module_0();
  initial begin
    $display(id_5 << id_9);
    if (id_16)
      if (1) id_1 <= id_9 ? "" << id_7 : 1;
      else begin
        fork
          id_15 = id_5;
          id_21(id_20[1], id_3);
        join
      end
    $display(id_16);
  end
  wire id_22, id_23, id_24, id_25, id_26, id_27;
endmodule
