*****************************************************************

Copyright (c) 2014 by SHENZHEN PANGO MICROSYSTEMS CO.,LTD
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_PLL]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

  IMPORTANT [SCRIPT GENERATED, DO NOT EDIT MANUALLY!]

*******************************************************************************/

tech
operator GTP_PLL
{
    parameter
    (
        string CLKIN_FREQ = "50MHZ",
        string DYNAMIC_CLKIN_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit CLKIN_SSEL = 1'b0 /* 0 | 1 */,
        string DYNAMIC_RATIOI_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int STATIC_RATIOI = 1 /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "1~64" */,
        string DYNAMIC_RATIOF_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int STATIC_RATIOF = 1 /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "1~64" */,
        string DYNAMIC_RATIO_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int STATIC_RATIO = 2,
        int CLKOUT2_SEL = 2,
        string DYNAMIC_RATIO2_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int STATIC_RATIO2 = 2,
        int CLKOUT3_SEL = 2,
        string DYNAMIC_RATIO3_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int STATIC_RATIO3 = 2,
        int CLKOUT4_SEL = 2,
        string DYNAMIC_RATIO4_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int STATIC_RATIO4 = 2,
        string INTERNAL_FB = "CLKOUT0" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "DISABLE | CLKOUT0 | CLKOUT1 | CLKOUT2" */,
        string EXTERNAL_FB = "DISABLE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "DISABLE | CLKOUT0 | CLKOUT1 | CLKOUT2 | CLKOUT3 | CLKOUT4" */,
        string BANDWIDTH = "OPTIMIZED" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "OPTIMIZED | LOW | HIGH" */,
        string DYNAMIC_DUPS1_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int STATIC_DUTY1 = 8,
        int STATIC_PHASE1 = 0,
        string DYNAMIC_DUPS2_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int STATIC_DUTY2 = 8,
        int STATIC_PHASE2 = 0,
        string DYNAMIC_DUPS3_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int STATIC_DUTY3 = 8,
        int STATIC_PHASE3 = 0,
        string DYNAMIC_DUPS4_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int STATIC_DUTY4 = 8,
        int STATIC_PHASE4 = 0,
        string CLKOUT0_SYN_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string CLKOUT1_SYN_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string CLKOUT2_SYN_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string CLKOUT3_SYN_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string CLKOUT4_SYN_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string RST_INNER_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string RSTIDIV_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string RSTODIV_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int CLKOUT3_DIV125_M = 1 /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "1~63" */,
        int CLKOUT3_DIV125_N = 1,
        int CLKOUT4_DIV32BIT_K = 1000
    );

    port
    (
        output CLKOUT0,
        output CLKOUT1,
        output CLKOUT2,
        output CLKOUT3,
        output CLKOUT4,
        output LOCK,
        input CLKFB,
        input CLKIN1,
        input CLKIN2,
        input CLKIN_DSEL,
        input CLKOUT0_SYN,
        input CLKOUT1_SYN,
        input CLKOUT2_SYN,
        input CLKOUT3_SYN,
        input CLKOUT4_SYN,
        input RATIOI[5:0],
        input RATIOF[5:0],
        input RATIO[5:0],
        input RATIO2[5:0],
        input RATIO3[5:0],
        input RATIO4[5:0],
        input DUTY1[3:0],
        input DUTY2[3:0],
        input DUTY3[3:0],
        input DUTY4[3:0],
        input PHASE1[3:0],
        input PHASE2[3:0],
        input PHASE3[3:0],
        input PHASE4[3:0],
        input PLL_PWD,
        input RST,
        input RSTIDIV,
        input RSTODIV
    );
};
