{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574221284991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574221284991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 19:41:24 2019 " "Processing started: Tue Nov 19 19:41:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574221284991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1574221284991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off send_bytes -c send_bytes --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off send_bytes -c send_bytes --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1574221284991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1574221285266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1574221285266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/atrujillo/Desktop/microps/final/testbench.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574221294561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574221294561 ""}
{ "Warning" "WSGN_SEARCH_FILE" "send_bytes.sv 6 6 " "Using design file send_bytes.sv, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 send_bytes " "Found entity 1: send_bytes" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574221294593 ""} { "Info" "ISGN_ENTITY_NAME" "2 makesquares " "Found entity 2: makesquares" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574221294593 ""} { "Info" "ISGN_ENTITY_NAME" "3 colormux " "Found entity 3: colormux" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574221294593 ""} { "Info" "ISGN_ENTITY_NAME" "4 rubiks_spi " "Found entity 4: rubiks_spi" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574221294593 ""} { "Info" "ISGN_ENTITY_NAME" "5 make_data_stream " "Found entity 5: make_data_stream" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574221294593 ""} { "Info" "ISGN_ENTITY_NAME" "6 countervalmux " "Found entity 6: countervalmux" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574221294593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1574221294593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "send_bytes " "Elaborating entity \"send_bytes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1574221294594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 send_bytes.sv(23) " "Verilog HDL assignment warning at send_bytes.sv(23): truncated value with size 32 to match size of target (9)" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574221294595 "|send_bytes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_data_stream make_data_stream:mds " "Elaborating entity \"make_data_stream\" for hierarchy \"make_data_stream:mds\"" {  } { { "send_bytes.sv" "mds" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574221294608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 send_bytes.sv(226) " "Verilog HDL assignment warning at send_bytes.sv(226): truncated value with size 32 to match size of target (11)" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574221294609 "|send_bytes|make_data_stream:mds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 send_bytes.sv(231) " "Verilog HDL assignment warning at send_bytes.sv(231): truncated value with size 32 to match size of target (5)" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1574221294609 "|send_bytes|make_data_stream:mds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countervalmux make_data_stream:mds\|countervalmux:cntrvalmux " "Elaborating entity \"countervalmux\" for hierarchy \"make_data_stream:mds\|countervalmux:cntrvalmux\"" {  } { { "send_bytes.sv" "cntrvalmux" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574221294620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "makesquares makesquares:ms " "Elaborating entity \"makesquares\" for hierarchy \"makesquares:ms\"" {  } { { "send_bytes.sv" "ms" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574221294630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colormux makesquares:ms\|colormux:cm " "Elaborating entity \"colormux\" for hierarchy \"makesquares:ms\|colormux:cm\"" {  } { { "send_bytes.sv" "cm" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574221294643 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "send_bytes.sv(153) " "Verilog HDL Case Statement information at send_bytes.sv(153): all case item expressions in this case statement are onehot" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Desktop/microps/final/send_bytes.sv" 153 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1574221294644 "|send_bytes|makesquares:ms|colormux:cm"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574221294754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 19:41:34 2019 " "Processing ended: Tue Nov 19 19:41:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574221294754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574221294754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574221294754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1574221294754 ""}
