# Implementation of up-down counter using Test bench in Verilog

Please refer the attached pdf for RTL and Technology Schematic.
