# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-DBENCH -Wno-fatal --timing --top-module tb -cc -exe bench.cpp ../src/arith/Adder.v ../src/arith/Comparator.v ../src/arith/FullAdder.v ../src/circuit/clock_gen_2.v ../src/circuit/CPU.v ../src/circuit/dest_reg_sel_new.v ../src/circuit/div.v ../src/circuit/eq_0.v ../src/circuit/inst_dec.v ../src/circuit/int_memory.v ../src/circuit/main.v ../src/circuit/mul2.v ../src/circuit/output_logic.v ../src/gates/AND_GATE_BUS.v ../src/gates/AND_GATE.v ../src/gates/NAND_GATE_BUS.v ../src/gates/NAND_GATE.v ../src/gates/NOR_GATE.v ../src/gates/OR_GATE_BUS_4_INPUTS.v ../src/gates/OR_GATE.v ../src/gates/XOR_GATE_ONEHOT.v ../src/memory/D_FLIPFLOP.v ../src/memory/REGISTER_FLIP_FLOP.v ../src/plexers/Demultiplexer_16.v ../src/toplevel/logisimTopLevelShell.v bench.v"
S      2357  1572978  1707988586   769830022  1707988586   769830022 "../src/arith/Adder.v"
S      2705  1572979  1707988586   769830022  1707988586   769830022 "../src/arith/Comparator.v"
S      2275  1572980  1707988586   769830022  1707988586   769830022 "../src/arith/FullAdder.v"
S     30858  1572982  1707988586   769830022  1707988586   769830022 "../src/circuit/CPU.v"
S      4328  1572983  1707988586   769830022  1707988586   769830022 "../src/circuit/clock_gen_2.v"
S      8880  1572984  1707988586   769830022  1707988586   769830022 "../src/circuit/dest_reg_sel_new.v"
S     18305  1572985  1707988586   769830022  1707988586   769830022 "../src/circuit/div.v"
S      3282  1572986  1707988586   769830022  1707988586   769830022 "../src/circuit/eq_0.v"
S      9293  1572987  1707988586   769830022  1707988586   769830022 "../src/circuit/inst_dec.v"
S     26686  1572988  1707988586   769830022  1707988586   769830022 "../src/circuit/int_memory.v"
S     18402  1572989  1707988586   773829994  1707988586   773829994 "../src/circuit/main.v"
S      9388  1572990  1707988586   773829994  1707988586   773829994 "../src/circuit/mul2.v"
S     17431  1572991  1707988586   773829994  1707988586   773829994 "../src/circuit/output_logic.v"
S      2761  1572994  1707988586   773829994  1707988586   773829994 "../src/gates/AND_GATE.v"
S      2875  1572995  1707988586   773829994  1707988586   773829994 "../src/gates/AND_GATE_BUS.v"
S      2769  1572996  1707988586   773829994  1707988586   773829994 "../src/gates/NAND_GATE.v"
S      2883  1572997  1707988586   773829994  1707988586   773829994 "../src/gates/NAND_GATE_BUS.v"
S      2766  1572998  1707988586   773829994  1707988586   773829994 "../src/gates/NOR_GATE.v"
S      2758  1572999  1707988586   773829994  1707988586   773829994 "../src/gates/OR_GATE.v"
S      3319  1573000  1707988586   773829994  1707988586   773829994 "../src/gates/OR_GATE_BUS_4_INPUTS.v"
S      2819  1573001  1707988586   773829994  1707988586   773829994 "../src/gates/XOR_GATE_ONEHOT.v"
S      3922  1573003  1707988586   773829994  1707988586   773829994 "../src/memory/D_FLIPFLOP.v"
S      2830  1573004  1707988586   773829994  1707988586   773829994 "../src/memory/REGISTER_FLIP_FLOP.v"
S      3476  1573007  1707988586   773829994  1707988586   773829994 "../src/plexers/Demultiplexer_16.v"
S      1341  1573011  1707988586   773829994  1707988586   773829994 "../src/toplevel/logisimTopLevelShell.v"
S  11202368 37253827  1707956189   968450750  1704552174           0 "/usr/bin/verilator_bin"
S      4942 38047655  1707956190     8450750  1704552174           0 "/usr/share/verilator/include/verilated_std.sv"
S      2335  1574757  1708994117    62159885  1708994116   992159887 "bench.v"
T      3186  1574733  1708994122   835493103  1708994122   835493103 "obj_dir/Vtb.cpp"
T      3137  1574732  1708994122   835493103  1708994122   835493103 "obj_dir/Vtb.h"
T      1802  1574742  1708994122   985493099  1708994122   985493099 "obj_dir/Vtb.mk"
T       729  1574730  1708994122   835493103  1708994122   835493103 "obj_dir/Vtb__Syms.cpp"
T       903  1574731  1708994122   835493103  1708994122   835493103 "obj_dir/Vtb__Syms.h"
T     19041  1574735  1708994122   838826436  1708994122   838826436 "obj_dir/Vtb___024root.h"
T    130307  1574740  1708994122   842159768  1708994122   842159768 "obj_dir/Vtb___024root__DepSet_ha183790c__0.cpp"
T    115141  1574738  1708994122   838826436  1708994122   838826436 "obj_dir/Vtb___024root__DepSet_ha183790c__0__Slow.cpp"
T     18249  1574739  1708994122   838826436  1708994122   838826436 "obj_dir/Vtb___024root__DepSet_hfe20aad3__0.cpp"
T      2523  1574737  1708994122   838826436  1708994122   838826436 "obj_dir/Vtb___024root__DepSet_hfe20aad3__0__Slow.cpp"
T       600  1574736  1708994122   838826436  1708994122   838826436 "obj_dir/Vtb___024root__Slow.cpp"
T       679  1574734  1708994122   835493103  1708994122   835493103 "obj_dir/Vtb__pch.h"
T      1190  1574743  1708994122   985493099  1708994122   985493099 "obj_dir/Vtb__ver.d"
T         0        0  1708994122   988826433  1708994122   988826433 "obj_dir/Vtb__verFiles.dat"
T      1613  1574741  1708994122   915493100  1708994122   915493100 "obj_dir/Vtb_classes.mk"
