0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_projects/riscv/riscv_practice/riscv_practice.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/FPGA_projects/riscv/riscv_practice/riscv_practice.srcs/sim_1/new/bench_ 1.v,1724351635,verilog,,,,bench_1,,,,,,,,
C:/FPGA_projects/riscv/riscv_practice/riscv_practice.srcs/sources_1/new/Clockworks.v,1724346317,verilog,,C:/FPGA_projects/riscv/riscv_practice/riscv_practice.srcs/sources_1/new/SOC.v,,Clockworks,,,,,,,,
C:/FPGA_projects/riscv/riscv_practice/riscv_practice.srcs/sources_1/new/SOC.v,1725590205,verilog,,C:/FPGA_projects/riscv/riscv_practice/riscv_practice.srcs/sim_1/new/bench_ 1.v,C:/FPGA_projects/riscv/riscv_practice/riscv_practice.srcs/sources_1/new/riscv_assembly.v,Memory;Processor;SOC,,,,,,,,
C:/FPGA_projects/riscv/riscv_practice/riscv_practice.srcs/sources_1/new/riscv_assembly.v,1724378899,verilog,,,,,,,,,,,,
