0.7
2020.2
Nov 18 2020
09:47:47
E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.srcs/sim_1/new/tb_uart.vhd,1677571650,vhdl,,,,uart_rx_tb,,,,,,,,
E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.srcs/sources_1/new/UART_RX.vhd,1676391884,vhdl,E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.srcs/sim_1/new/tb_uart.vhd,,,uart_rx,,,,,,,,
