

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_loop_height_loop_col_loop_row'
================================================================
* Date:           Mon Oct  6 00:17:21 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50404|    50404|  0.504 ms|  0.504 ms|  50404|  50404|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_height_loop_col_loop_row  |    50402|    50402|         7|          4|          1|  12600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load_1"   --->   Operation 19 'read' 'C_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load"   --->   Operation 20 'read' 'C_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.84ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten29"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 1, i5 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 23 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten13"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 24 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 1, i5 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 25 [1/1] (0.84ns)   --->   "%store_ln0 = store i4 1, i4 %k"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc167"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i14 %indvar_flatten29" [stencil.c:36]   --->   Operation 27 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.10ns)   --->   "%icmp_ln36 = icmp_eq  i14 %indvar_flatten29_load, i14 12600" [stencil.c:36]   --->   Operation 28 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.32ns)   --->   "%add_ln36 = add i14 %indvar_flatten29_load, i14 1" [stencil.c:36]   --->   Operation 29 'add' 'add_ln36' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %fpga_resource_hint.for.inc167.2, void %for.end175.exitStub" [stencil.c:36]   --->   Operation 30 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [stencil.c:38]   --->   Operation 31 'load' 'k_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten13_load_1 = load i9 %indvar_flatten13" [stencil.c:37]   --->   Operation 33 'load' 'indvar_flatten13_load_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i5 %i"   --->   Operation 34 'load' 'i_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.90ns)   --->   "%icmp_ln37 = icmp_eq  i9 %indvar_flatten13_load_1, i9 420" [stencil.c:37]   --->   Operation 35 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.62ns)   --->   "%select_ln7 = select i1 %icmp_ln37, i5 1, i5 %j_load" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7]   --->   Operation 36 'select' 'select_ln7' <Predicate = (!icmp_ln36)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%xor_ln7 = xor i1 %icmp_ln37, i1 1" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7]   --->   Operation 37 'xor' 'xor_ln7' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.87ns)   --->   "%icmp_ln38 = icmp_eq  i4 %k_load, i4 15" [stencil.c:38]   --->   Operation 38 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln7 = and i1 %icmp_ln38, i1 %xor_ln7" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7]   --->   Operation 39 'and' 'and_ln7' <Predicate = (!icmp_ln36)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.09ns)   --->   "%indvars_iv_next3339 = add i5 %i_load, i5 1"   --->   Operation 40 'add' 'indvars_iv_next3339' <Predicate = (!icmp_ln36)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.62ns)   --->   "%select_ln36 = select i1 %icmp_ln37, i5 %indvars_iv_next3339, i5 %i_load" [stencil.c:36]   --->   Operation 41 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.09ns)   --->   "%indvars_iv_next19_dup = add i5 %select_ln7, i5 1" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7]   --->   Operation 42 'add' 'indvars_iv_next19_dup' <Predicate = (!icmp_ln36)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%or_ln8 = or i1 %and_ln7, i1 %icmp_ln37" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:8]   --->   Operation 43 'or' 'or_ln8' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.58ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %or_ln8, i4 1, i4 %k_load" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:8]   --->   Operation 44 'select' 'select_ln8' <Predicate = (!icmp_ln36)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%select_ln37 = select i1 %and_ln7, i5 %indvars_iv_next19_dup, i5 %select_ln7" [stencil.c:37]   --->   Operation 45 'select' 'select_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln36, i5 0" [stencil.c:36]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln36, i32 3" [stencil.c:39]   --->   Operation 47 'bitselect' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln36, i32 4" [stencil.c:43]   --->   Operation 48 'bitselect' 'tmp_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp2_cast_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %select_ln37" [stencil.c:37]   --->   Operation 49 'bitconcatenate' 'tmp2_cast_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp2_cast_cast_cast = zext i6 %tmp2_cast_cast" [stencil.c:37]   --->   Operation 50 'zext' 'tmp2_cast_cast_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.34ns)   --->   "%empty_20 = add i10 %tmp2_cast_cast_cast, i10 %tmp_s" [stencil.c:37]   --->   Operation 51 'add' 'empty_20' <Predicate = (!icmp_ln36)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i6 %tmp2_cast_cast" [stencil.c:37]   --->   Operation 52 'sext' 'tmp3_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.34ns)   --->   "%empty_21 = add i10 %tmp3_cast, i10 %tmp_s" [stencil.c:37]   --->   Operation 53 'add' 'empty_21' <Predicate = (!icmp_ln36)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_20, i32 9" [stencil.c:40]   --->   Operation 54 'bitselect' 'tmp_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_20, i32 8" [stencil.c:40]   --->   Operation 55 'bitselect' 'tmp_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_21, i32 9" [stencil.c:41]   --->   Operation 56 'bitselect' 'tmp_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_21, i32 8" [stencil.c:41]   --->   Operation 57 'bitselect' 'tmp_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i5 %select_ln36" [stencil.c:39]   --->   Operation 58 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i10 %empty_20" [stencil.c:40]   --->   Operation 59 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%add_ln40_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln40, i4 %select_ln8" [stencil.c:40]   --->   Operation 60 'bitconcatenate' 'add_ln40_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i12 %add_ln40_cast" [stencil.c:40]   --->   Operation 61 'zext' 'zext_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%orig_0_addr_2 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln40" [stencil.c:40]   --->   Operation 62 'getelementptr' 'orig_0_addr_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.26ns)   --->   "%orig_0_load_2 = load i12 %orig_0_addr_2" [stencil.c:40]   --->   Operation 63 'load' 'orig_0_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%orig_1_addr_2 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln40" [stencil.c:40]   --->   Operation 64 'getelementptr' 'orig_1_addr_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (2.26ns)   --->   "%orig_1_load_2 = load i12 %orig_1_addr_2" [stencil.c:40]   --->   Operation 65 'load' 'orig_1_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i10 %empty_21" [stencil.c:41]   --->   Operation 66 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%add_ln41_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln41, i4 %select_ln8" [stencil.c:41]   --->   Operation 67 'bitconcatenate' 'add_ln41_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i12 %add_ln41_cast" [stencil.c:41]   --->   Operation 68 'zext' 'zext_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%orig_0_addr_3 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln41" [stencil.c:41]   --->   Operation 69 'getelementptr' 'orig_0_addr_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.26ns)   --->   "%orig_0_load_3 = load i12 %orig_0_addr_3" [stencil.c:41]   --->   Operation 70 'load' 'orig_0_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%orig_1_addr_3 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln41" [stencil.c:41]   --->   Operation 71 'getelementptr' 'orig_1_addr_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.26ns)   --->   "%orig_1_load_3 = load i12 %orig_1_addr_3" [stencil.c:41]   --->   Operation 72 'load' 'orig_1_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %tmp_2, void %arrayidx16620.case.0, void %arrayidx16620.case.1" [stencil.c:48]   --->   Operation 73 'br' 'br_ln48' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.84ns)   --->   "%store_ln38 = store i14 %add_ln36, i14 %indvar_flatten29" [stencil.c:38]   --->   Operation 74 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.84>
ST_2 : Operation 75 [1/1] (0.84ns)   --->   "%store_ln38 = store i5 %select_ln36, i5 %i" [stencil.c:38]   --->   Operation 75 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.84>
ST_2 : Operation 76 [1/1] (0.84ns)   --->   "%store_ln38 = store i5 %select_ln37, i5 %j" [stencil.c:38]   --->   Operation 76 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.84>

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node empty_22)   --->   "%tmp47 = or i10 %tmp_s, i10 1" [stencil.c:36]   --->   Operation 77 'or' 'tmp47' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node empty_22)   --->   "%tmp47_cast = zext i10 %tmp47" [stencil.c:36]   --->   Operation 78 'zext' 'tmp47_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node empty_22)   --->   "%j_2_cast18 = zext i5 %select_ln37" [stencil.c:37]   --->   Operation 79 'zext' 'j_2_cast18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.34ns) (out node of the LUT)   --->   "%empty_22 = add i11 %tmp47_cast, i11 %j_2_cast18" [stencil.c:36]   --->   Operation 80 'add' 'empty_22' <Predicate = (!icmp_ln36)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.09ns)   --->   "%tmp5 = add i5 %select_ln37, i5 31" [stencil.c:37]   --->   Operation 81 'add' 'tmp5' <Predicate = (!icmp_ln36)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%and_ln5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_4, i5 0" [stencil.c:40]   --->   Operation 82 'bitconcatenate' 'and_ln5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%and_ln6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_6, i5 0" [stencil.c:41]   --->   Operation 83 'bitconcatenate' 'and_ln6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %empty_22, i32 9, i32 10" [stencil.c:42]   --->   Operation 84 'partselect' 'tmp_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty_22, i32 8" [stencil.c:42]   --->   Operation 85 'bitselect' 'tmp_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (2.26ns)   --->   "%orig_0_load_2 = load i12 %orig_0_addr_2" [stencil.c:40]   --->   Operation 86 'load' 'orig_0_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i6 %and_ln5" [stencil.c:40]   --->   Operation 87 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (2.35ns)   --->   "%lshr_ln40 = lshr i64 %orig_0_load_2, i64 %zext_ln40_1" [stencil.c:40]   --->   Operation 88 'lshr' 'lshr_ln40' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i64 %lshr_ln40" [stencil.c:40]   --->   Operation 89 'trunc' 'trunc_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (2.26ns)   --->   "%orig_1_load_2 = load i12 %orig_1_addr_2" [stencil.c:40]   --->   Operation 90 'load' 'orig_1_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i6 %and_ln5" [stencil.c:40]   --->   Operation 91 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.35ns)   --->   "%lshr_ln40_1 = lshr i64 %orig_1_load_2, i64 %zext_ln40_2" [stencil.c:40]   --->   Operation 92 'lshr' 'lshr_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = trunc i64 %lshr_ln40_1" [stencil.c:40]   --->   Operation 93 'trunc' 'trunc_ln40_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.84ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln40_1, i32 %trunc_ln40_2, i1 %tmp_3" [stencil.c:40]   --->   Operation 94 'mux' 'tmp_9' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] (2.26ns)   --->   "%orig_0_load_3 = load i12 %orig_0_addr_3" [stencil.c:41]   --->   Operation 95 'load' 'orig_0_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i6 %and_ln6" [stencil.c:41]   --->   Operation 96 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (2.35ns)   --->   "%lshr_ln41 = lshr i64 %orig_0_load_3, i64 %zext_ln41_1" [stencil.c:41]   --->   Operation 97 'lshr' 'lshr_ln41' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %lshr_ln41" [stencil.c:41]   --->   Operation 98 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (2.26ns)   --->   "%orig_1_load_3 = load i12 %orig_1_addr_3" [stencil.c:41]   --->   Operation 99 'load' 'orig_1_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i6 %and_ln6" [stencil.c:41]   --->   Operation 100 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.35ns)   --->   "%lshr_ln41_1 = lshr i64 %orig_1_load_3, i64 %zext_ln41_2" [stencil.c:41]   --->   Operation 101 'lshr' 'lshr_ln41_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i64 %lshr_ln41_1" [stencil.c:41]   --->   Operation 102 'trunc' 'trunc_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.84ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln41_1, i32 %trunc_ln41_2, i1 %tmp_5" [stencil.c:41]   --->   Operation 103 'mux' 'tmp_10' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i11 %empty_22" [stencil.c:42]   --->   Operation 104 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%add_ln42_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln42, i4 %select_ln8" [stencil.c:42]   --->   Operation 105 'bitconcatenate' 'add_ln42_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i12 %add_ln42_cast" [stencil.c:42]   --->   Operation 106 'zext' 'zext_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%orig_0_addr_4 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln42" [stencil.c:42]   --->   Operation 107 'getelementptr' 'orig_0_addr_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (2.26ns)   --->   "%orig_0_load_4 = load i12 %orig_0_addr_4" [stencil.c:42]   --->   Operation 108 'load' 'orig_0_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%orig_1_addr_4 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln42" [stencil.c:42]   --->   Operation 109 'getelementptr' 'orig_1_addr_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (2.26ns)   --->   "%orig_1_load_4 = load i12 %orig_1_addr_4" [stencil.c:42]   --->   Operation 110 'load' 'orig_1_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%add_ln43_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %tmp5, i4 %select_ln8" [stencil.c:43]   --->   Operation 111 'bitconcatenate' 'add_ln43_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i12 %add_ln43_cast" [stencil.c:43]   --->   Operation 112 'zext' 'zext_ln43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%orig_0_addr_5 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln43" [stencil.c:43]   --->   Operation 113 'getelementptr' 'orig_0_addr_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (2.26ns)   --->   "%orig_0_load_5 = load i12 %orig_0_addr_5" [stencil.c:43]   --->   Operation 114 'load' 'orig_0_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%orig_1_addr_5 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln43" [stencil.c:43]   --->   Operation 115 'getelementptr' 'orig_1_addr_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (2.26ns)   --->   "%orig_1_load_5 = load i12 %orig_1_addr_5" [stencil.c:43]   --->   Operation 116 'load' 'orig_1_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 5.46>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%and_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp, i5 0" [stencil.c:39]   --->   Operation 117 'bitconcatenate' 'and_ln4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_8, i5 0" [stencil.c:42]   --->   Operation 118 'bitconcatenate' 'and_ln8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %tmp_10, i32 %tmp_9" [stencil.c:40]   --->   Operation 119 'add' 'add_ln40' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40, i64 8, i64 3, i64 18446744073709551615" [stencil.c:42]   --->   Operation 120 'specfucore' 'specfucore_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 121 [1/2] (2.26ns)   --->   "%orig_0_load_4 = load i12 %orig_0_addr_4" [stencil.c:42]   --->   Operation 121 'load' 'orig_0_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i6 %and_ln8" [stencil.c:42]   --->   Operation 122 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (2.35ns)   --->   "%lshr_ln42 = lshr i64 %orig_0_load_4, i64 %zext_ln42_1" [stencil.c:42]   --->   Operation 123 'lshr' 'lshr_ln42' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i64 %lshr_ln42" [stencil.c:42]   --->   Operation 124 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 125 [1/2] (2.26ns)   --->   "%orig_1_load_4 = load i12 %orig_1_addr_4" [stencil.c:42]   --->   Operation 125 'load' 'orig_1_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i6 %and_ln8" [stencil.c:42]   --->   Operation 126 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (2.35ns)   --->   "%lshr_ln42_1 = lshr i64 %orig_1_load_4, i64 %zext_ln42_2" [stencil.c:42]   --->   Operation 127 'lshr' 'lshr_ln42_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i64 %lshr_ln42_1" [stencil.c:42]   --->   Operation 128 'trunc' 'trunc_ln42_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.84ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln42_1, i32 %trunc_ln42_2, i2 %tmp_7" [stencil.c:42]   --->   Operation 129 'mux' 'tmp_11' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/2] (2.26ns)   --->   "%orig_0_load_5 = load i12 %orig_0_addr_5" [stencil.c:43]   --->   Operation 130 'load' 'orig_0_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i6 %and_ln4" [stencil.c:43]   --->   Operation 131 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (2.35ns)   --->   "%lshr_ln43 = lshr i64 %orig_0_load_5, i64 %zext_ln43_1" [stencil.c:43]   --->   Operation 132 'lshr' 'lshr_ln43' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i64 %lshr_ln43" [stencil.c:43]   --->   Operation 133 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 134 [1/2] (2.26ns)   --->   "%orig_1_load_5 = load i12 %orig_1_addr_5" [stencil.c:43]   --->   Operation 134 'load' 'orig_1_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i6 %and_ln4" [stencil.c:43]   --->   Operation 135 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (2.35ns)   --->   "%lshr_ln43_1 = lshr i64 %orig_1_load_5, i64 %zext_ln43_2" [stencil.c:43]   --->   Operation 136 'lshr' 'lshr_ln43_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i64 %lshr_ln43_1" [stencil.c:43]   --->   Operation 137 'trunc' 'trunc_ln43_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.84ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln43, i32 %trunc_ln43_1, i1 %tmp_2" [stencil.c:43]   --->   Operation 138 'mux' 'tmp_12' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (1.01ns)   --->   "%add_ln44 = add i4 %select_ln8, i4 1" [stencil.c:44]   --->   Operation 139 'add' 'add_ln44' <Predicate = (!icmp_ln36)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%add_ln44_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %add_ln44" [stencil.c:44]   --->   Operation 140 'bitconcatenate' 'add_ln44_1_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i12 %add_ln44_1_cast" [stencil.c:44]   --->   Operation 141 'zext' 'zext_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%orig_0_addr_6 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln44" [stencil.c:44]   --->   Operation 142 'getelementptr' 'orig_0_addr_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (2.26ns)   --->   "%orig_0_load_6 = load i12 %orig_0_addr_6" [stencil.c:44]   --->   Operation 143 'load' 'orig_0_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%orig_1_addr_6 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln44" [stencil.c:44]   --->   Operation 144 'getelementptr' 'orig_1_addr_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (2.26ns)   --->   "%orig_1_load_6 = load i12 %orig_1_addr_6" [stencil.c:44]   --->   Operation 145 'load' 'orig_1_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln45 = add i4 %select_ln8, i4 15" [stencil.c:45]   --->   Operation 146 'add' 'add_ln45' <Predicate = (!icmp_ln36)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%add_ln45_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %add_ln45" [stencil.c:45]   --->   Operation 147 'bitconcatenate' 'add_ln45_1_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i12 %add_ln45_1_cast" [stencil.c:45]   --->   Operation 148 'zext' 'zext_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%orig_0_addr_7 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln45" [stencil.c:45]   --->   Operation 149 'getelementptr' 'orig_0_addr_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 150 [2/2] (2.26ns)   --->   "%orig_0_load_7 = load i12 %orig_0_addr_7" [stencil.c:45]   --->   Operation 150 'load' 'orig_0_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%orig_1_addr_7 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln45" [stencil.c:45]   --->   Operation 151 'getelementptr' 'orig_1_addr_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 152 [2/2] (2.26ns)   --->   "%orig_1_load_7 = load i12 %orig_1_addr_7" [stencil.c:45]   --->   Operation 152 'load' 'orig_1_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 153 [1/1] (0.84ns)   --->   "%store_ln38 = store i4 %add_ln44, i4 %k" [stencil.c:38]   --->   Operation 153 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.84>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 240 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.46>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%add_ln39_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %select_ln8" [stencil.c:39]   --->   Operation 154 'bitconcatenate' 'add_ln39_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i12 %add_ln39_cast" [stencil.c:39]   --->   Operation 155 'zext' 'zext_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%orig_0_addr = getelementptr i64 %orig_0, i64 0, i64 %zext_ln39" [stencil.c:39]   --->   Operation 156 'getelementptr' 'orig_0_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 157 [2/2] (2.26ns)   --->   "%orig_0_load = load i12 %orig_0_addr" [stencil.c:39]   --->   Operation 157 'load' 'orig_0_load' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%orig_1_addr = getelementptr i64 %orig_1, i64 0, i64 %zext_ln39" [stencil.c:39]   --->   Operation 158 'getelementptr' 'orig_1_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 159 [2/2] (2.26ns)   --->   "%orig_1_load = load i12 %orig_1_addr" [stencil.c:39]   --->   Operation 159 'load' 'orig_1_load' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 160 [1/1] (2.55ns)   --->   "%add_ln41 = add i32 %tmp_11, i32 %add_ln40" [stencil.c:41]   --->   Operation 160 'add' 'add_ln41' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41, i64 8, i64 3, i64 18446744073709551615" [stencil.c:43]   --->   Operation 161 'specfucore' 'specfucore_ln43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %tmp_12, i32 %add_ln41" [stencil.c:42]   --->   Operation 162 'add' 'add_ln42' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42, i64 8, i64 3, i64 18446744073709551615" [stencil.c:44]   --->   Operation 163 'specfucore' 'specfucore_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (2.26ns)   --->   "%orig_0_load_6 = load i12 %orig_0_addr_6" [stencil.c:44]   --->   Operation 164 'load' 'orig_0_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i6 %and_ln4" [stencil.c:44]   --->   Operation 165 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (2.35ns)   --->   "%lshr_ln44 = lshr i64 %orig_0_load_6, i64 %zext_ln44_1" [stencil.c:44]   --->   Operation 166 'lshr' 'lshr_ln44' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i64 %lshr_ln44" [stencil.c:44]   --->   Operation 167 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 168 [1/2] (2.26ns)   --->   "%orig_1_load_6 = load i12 %orig_1_addr_6" [stencil.c:44]   --->   Operation 168 'load' 'orig_1_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i6 %and_ln4" [stencil.c:44]   --->   Operation 169 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (2.35ns)   --->   "%lshr_ln44_1 = lshr i64 %orig_1_load_6, i64 %zext_ln44_2" [stencil.c:44]   --->   Operation 170 'lshr' 'lshr_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i64 %lshr_ln44_1" [stencil.c:44]   --->   Operation 171 'trunc' 'trunc_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.84ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln44, i32 %trunc_ln44_1, i1 %tmp_2" [stencil.c:44]   --->   Operation 172 'mux' 'tmp_13' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/2] (2.26ns)   --->   "%orig_0_load_7 = load i12 %orig_0_addr_7" [stencil.c:45]   --->   Operation 173 'load' 'orig_0_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i6 %and_ln4" [stencil.c:45]   --->   Operation 174 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (2.35ns)   --->   "%lshr_ln45 = lshr i64 %orig_0_load_7, i64 %zext_ln45_1" [stencil.c:45]   --->   Operation 175 'lshr' 'lshr_ln45' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i64 %lshr_ln45" [stencil.c:45]   --->   Operation 176 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 177 [1/2] (2.26ns)   --->   "%orig_1_load_7 = load i12 %orig_1_addr_7" [stencil.c:45]   --->   Operation 177 'load' 'orig_1_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i6 %and_ln4" [stencil.c:45]   --->   Operation 178 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (2.35ns)   --->   "%lshr_ln45_1 = lshr i64 %orig_1_load_7, i64 %zext_ln45_2" [stencil.c:45]   --->   Operation 179 'lshr' 'lshr_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i64 %lshr_ln45_1" [stencil.c:45]   --->   Operation 180 'trunc' 'trunc_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.84ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln45, i32 %trunc_ln45_1, i1 %tmp_2" [stencil.c:45]   --->   Operation 181 'mux' 'tmp_14' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%sol_0_addr = getelementptr i64 %sol_0, i64 0, i64 %zext_ln39" [stencil.c:48]   --->   Operation 182 'getelementptr' 'sol_0_addr' <Predicate = (!icmp_ln36 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 183 [2/2] (2.26ns)   --->   "%sol_0_load = load i12 %sol_0_addr" [stencil.c:48]   --->   Operation 183 'load' 'sol_0_load' <Predicate = (!icmp_ln36 & !tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%sol_1_addr = getelementptr i64 %sol_1, i64 0, i64 %zext_ln39" [stencil.c:48]   --->   Operation 184 'getelementptr' 'sol_1_addr' <Predicate = (!icmp_ln36 & tmp_2)> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (2.26ns)   --->   "%sol_1_load = load i12 %sol_1_addr" [stencil.c:48]   --->   Operation 185 'load' 'sol_1_load' <Predicate = (!icmp_ln36 & tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i9 %indvar_flatten13" [stencil.c:37]   --->   Operation 186 'load' 'indvar_flatten13_load' <Predicate = (!icmp_ln36 & !icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (1.35ns)   --->   "%add_ln37 = add i9 %indvar_flatten13_load, i9 1" [stencil.c:37]   --->   Operation 187 'add' 'add_ln37' <Predicate = (!icmp_ln36 & !icmp_ln37)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.44ns)   --->   "%select_ln37_1 = select i1 %icmp_ln37, i9 1, i9 %add_ln37" [stencil.c:37]   --->   Operation 188 'select' 'select_ln37_1' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.84ns)   --->   "%store_ln38 = store i9 %select_ln37_1, i9 %indvar_flatten13" [stencil.c:38]   --->   Operation 189 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.84>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc167" [stencil.c:38]   --->   Operation 190 'br' 'br_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.46>
ST_6 : Operation 191 [1/2] (2.26ns)   --->   "%orig_0_load = load i12 %orig_0_addr" [stencil.c:39]   --->   Operation 191 'load' 'orig_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i6 %and_ln4" [stencil.c:39]   --->   Operation 192 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (2.35ns)   --->   "%lshr_ln39 = lshr i64 %orig_0_load, i64 %zext_ln39_1" [stencil.c:39]   --->   Operation 193 'lshr' 'lshr_ln39' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i64 %lshr_ln39" [stencil.c:39]   --->   Operation 194 'trunc' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/2] (2.26ns)   --->   "%orig_1_load = load i12 %orig_1_addr" [stencil.c:39]   --->   Operation 195 'load' 'orig_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i6 %and_ln4" [stencil.c:39]   --->   Operation 196 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (2.35ns)   --->   "%lshr_ln39_1 = lshr i64 %orig_1_load, i64 %zext_ln39_2" [stencil.c:39]   --->   Operation 197 'lshr' 'lshr_ln39_1' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln39_2 = trunc i64 %lshr_ln39_1" [stencil.c:39]   --->   Operation 198 'trunc' 'trunc_ln39_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.84ns)   --->   "%sum0 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln39_1, i32 %trunc_ln39_2, i1 %tmp_2" [stencil.c:39]   --->   Operation 199 'mux' 'sum0' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (2.55ns)   --->   "%add_ln43 = add i32 %tmp_13, i32 %add_ln42" [stencil.c:43]   --->   Operation 200 'add' 'add_ln43' <Predicate = true> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43, i64 8, i64 3, i64 18446744073709551615" [stencil.c:45]   --->   Operation 201 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (2.55ns)   --->   "%sum1 = add i32 %tmp_14, i32 %add_ln43" [stencil.c:44]   --->   Operation 202 'add' 'sum1' <Predicate = true> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1, i64 8, i64 3, i64 18446744073709551615" [stencil.c:12]   --->   Operation 203 'specfucore' 'specfucore_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/2] (2.26ns)   --->   "%sol_0_load = load i12 %sol_0_addr" [stencil.c:48]   --->   Operation 204 'load' 'sol_0_load' <Predicate = (!tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 205 [1/2] (2.26ns)   --->   "%sol_1_load = load i12 %sol_1_addr" [stencil.c:48]   --->   Operation 205 'load' 'sol_1_load' <Predicate = (tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_height_loop_col_loop_row_str"   --->   Operation 206 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12600, i64 12600, i64 12600"   --->   Operation 207 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_col_loop_row_str"   --->   Operation 208 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_2" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:9]   --->   Operation 209 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [stencil.c:11]   --->   Operation 210 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [stencil.c:39]   --->   Operation 211 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin3" [stencil.c:40]   --->   Operation 212 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [stencil.c:40]   --->   Operation 213 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (5.74ns)   --->   "%mul0 = mul i32 %C_load_read, i32 %sum0" [stencil.c:46]   --->   Operation 214 'mul' 'mul0' <Predicate = true> <Delay = 5.74> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0, i64 12, i64 3, i64 18446744073709551615" [stencil.c:12]   --->   Operation 215 'specfucore' 'specfucore_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin1" [stencil.c:46]   --->   Operation 216 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [stencil.c:46]   --->   Operation 217 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (5.74ns)   --->   "%mul1 = mul i32 %C_load_1_read, i32 %sum1" [stencil.c:47]   --->   Operation 218 'mul' 'mul1' <Predicate = true> <Delay = 5.74> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1, i64 12, i64 3, i64 18446744073709551615" [stencil.c:12]   --->   Operation 219 'specfucore' 'specfucore_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [stencil.c:47]   --->   Operation 220 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (1.51ns)   --->   "%add_ln48 = add i32 %mul1, i32 %mul0" [stencil.c:48]   --->   Operation 221 'add' 'add_ln48' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.19>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i6 %and_ln4" [stencil.c:48]   --->   Operation 222 'zext' 'zext_ln48_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln48_1)   --->   "%shl_ln48_2 = shl i64 4294967295, i64 %zext_ln48_2" [stencil.c:48]   --->   Operation 223 'shl' 'shl_ln48_2' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln48_1)   --->   "%xor_ln48_1 = xor i64 %shl_ln48_2, i64 18446744073709551615" [stencil.c:48]   --->   Operation 224 'xor' 'xor_ln48_1' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln48_1)   --->   "%and_ln48_1 = and i64 %sol_0_load, i64 %xor_ln48_1" [stencil.c:48]   --->   Operation 225 'and' 'and_ln48_1' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln48_1)   --->   "%zext_ln48_3 = zext i32 %add_ln48" [stencil.c:48]   --->   Operation 226 'zext' 'zext_ln48_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln48_1)   --->   "%shl_ln48_3 = shl i64 %zext_ln48_3, i64 %zext_ln48_2" [stencil.c:48]   --->   Operation 227 'shl' 'shl_ln48_3' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln48_1 = or i64 %and_ln48_1, i64 %shl_ln48_3" [stencil.c:48]   --->   Operation 228 'or' 'or_ln48_1' <Predicate = (!tmp_2)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (2.26ns)   --->   "%store_ln48 = store i64 %or_ln48_1, i12 %sol_0_addr" [stencil.c:48]   --->   Operation 229 'store' 'store_ln48' <Predicate = (!tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx16620.exit" [stencil.c:48]   --->   Operation 230 'br' 'br_ln48' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %and_ln4" [stencil.c:48]   --->   Operation 231 'zext' 'zext_ln48' <Predicate = (tmp_2)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln48)   --->   "%shl_ln48 = shl i64 4294967295, i64 %zext_ln48" [stencil.c:48]   --->   Operation 232 'shl' 'shl_ln48' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln48)   --->   "%xor_ln48 = xor i64 %shl_ln48, i64 18446744073709551615" [stencil.c:48]   --->   Operation 233 'xor' 'xor_ln48' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln48)   --->   "%and_ln48 = and i64 %sol_1_load, i64 %xor_ln48" [stencil.c:48]   --->   Operation 234 'and' 'and_ln48' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln48)   --->   "%zext_ln48_1 = zext i32 %add_ln48" [stencil.c:48]   --->   Operation 235 'zext' 'zext_ln48_1' <Predicate = (tmp_2)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln48)   --->   "%shl_ln48_1 = shl i64 %zext_ln48_1, i64 %zext_ln48" [stencil.c:48]   --->   Operation 236 'shl' 'shl_ln48_1' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln48 = or i64 %and_ln48, i64 %shl_ln48_1" [stencil.c:48]   --->   Operation 237 'or' 'or_ln48' <Predicate = (tmp_2)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (2.26ns)   --->   "%store_ln48 = store i64 %or_ln48, i12 %sol_1_addr" [stencil.c:48]   --->   Operation 238 'store' 'store_ln48' <Predicate = (tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx16620.exit" [stencil.c:48]   --->   Operation 239 'br' 'br_ln48' <Predicate = (tmp_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten29') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten29' [18]  (0.844 ns)

 <State 2>: 6.86ns
The critical path consists of the following:
	'load' operation ('indvar_flatten13_load_1', stencil.c:37) on local variable 'indvar_flatten13' [32]  (0 ns)
	'icmp' operation ('icmp_ln37', stencil.c:37) [36]  (0.901 ns)
	'select' operation ('select_ln7', /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7) [37]  (0.625 ns)
	'add' operation ('indvars_iv_next19_dup', /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7) [43]  (1.1 ns)
	'select' operation ('select_ln37', stencil.c:37) [47]  (0.625 ns)
	'add' operation ('empty_20', stencil.c:37) [57]  (1.35 ns)
	'getelementptr' operation ('orig_0_addr_2', stencil.c:40) [91]  (0 ns)
	'load' operation ('orig_0_load_2', stencil.c:40) on array 'orig_0' [92]  (2.27 ns)

 <State 3>: 5.46ns
The critical path consists of the following:
	'load' operation ('orig_0_load_2', stencil.c:40) on array 'orig_0' [92]  (2.27 ns)
	'lshr' operation ('lshr_ln40', stencil.c:40) [94]  (2.35 ns)
	'mux' operation ('tmp_9', stencil.c:40) [101]  (0.844 ns)

 <State 4>: 5.46ns
The critical path consists of the following:
	'load' operation ('orig_0_load_4', stencil.c:42) on array 'orig_0' [122]  (2.27 ns)
	'lshr' operation ('lshr_ln42', stencil.c:42) [124]  (2.35 ns)
	'mux' operation ('tmp_11', stencil.c:42) [131]  (0.844 ns)

 <State 5>: 5.46ns
The critical path consists of the following:
	'load' operation ('orig_0_load_6', stencil.c:44) on array 'orig_0' [153]  (2.27 ns)
	'lshr' operation ('lshr_ln44', stencil.c:44) [155]  (2.35 ns)
	'mux' operation ('tmp_13', stencil.c:44) [162]  (0.844 ns)

 <State 6>: 5.46ns
The critical path consists of the following:
	'load' operation ('orig_0_load', stencil.c:39) on array 'orig_0' [77]  (2.27 ns)
	'lshr' operation ('lshr_ln39', stencil.c:39) [79]  (2.35 ns)
	'mux' operation ('sum0', stencil.c:39) [86]  (0.844 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'mul' operation ('mul0', stencil.c:46) [183]  (5.75 ns)
	'add' operation ('add_ln48', stencil.c:48) [190]  (1.51 ns)

 <State 8>: 4.2ns
The critical path consists of the following:
	'shl' operation ('shl_ln48_2', stencil.c:48) [196]  (0 ns)
	'xor' operation ('xor_ln48_1', stencil.c:48) [197]  (0 ns)
	'and' operation ('and_ln48_1', stencil.c:48) [198]  (0 ns)
	'or' operation ('or_ln48_1', stencil.c:48) [201]  (1.93 ns)
	'store' operation ('store_ln48', stencil.c:48) of variable 'or_ln48_1', stencil.c:48 on array 'sol_0' [202]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
