<dec f='linux/include/uapi/drm/drm_fourcc.h' l='249'/>
<doc f='linux/include/uapi/drm/drm_fourcc.h' l='236'>/*
 * Intel Y-tiling layout
 *
 * This is a tiled layout using 4Kb tiles (except on gen2 where the tiles 2Kb)
 * in row-major layout. Within the tile bytes are laid out in OWORD (16 bytes)
 * chunks column-major, with a platform-dependent height. On top of that the
 * memory can apply platform-depending swizzling of some higher address bits
 * into bit6.
 *
 * This format is highly platforms specific and not useful for cross-driver
 * sharing. It exists since on a given platform it does uniquely identify the
 * layout in a simple way for i915-specific userspace.
 */</doc>
<use f='linux/drivers/gpu/drm/i915/intel_atomic_plane.c' l='143' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_atomic_plane.c' l='186' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='93' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='103' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='1967' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='2094' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='2415' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='2894' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='3458' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='8455' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='12969' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='13921' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_pm.c' l='4092' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_pm.c' l='4387' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_sprite.c' l='1239' u='c'/>
