

================================================================
== Synthesis Summary Report of 'dut'
================================================================
+ General Information: 
    * Date:           Mon Apr  3 17:59:23 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        project_24
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-fbg676-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ dut               |    II|  2.67|       17|  170.000|         -|       16|     -|    rewind|     -|   -|  133 (~0%)|  241 (~0%)|    -|
    | o VITIS_LOOP_22_1  |    II|  7.30|       16|  160.000|         5|        4|     4|       yes|     -|   -|          -|          -|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+------------+---------------+-------+--------+--------+
| Interface  | Register Mode | TDATA | TREADY | TVALID |
+------------+---------------+-------+--------+--------+
| in_stream  | both          | 8     | 1      | 1      |
| out_stream | both          | 32    | 1      | 1      |
+------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+-------------------------+
| Argument   | Direction | Datatype                |
+------------+-----------+-------------------------+
| in_stream  | in        | stream<ap_uint<8>, 0>&  |
| out_stream | out       | stream<ap_uint<32>, 0>& |
+------------+-----------+-------------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| in_stream  | in_stream    | interface |
| out_stream | out_stream   | interface |
+------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+---------------+-----+--------+----------+-----+--------+---------+
| Name          | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------+-----+--------+----------+-----+--------+---------+
| + dut         | 0   |        |          |     |        |         |
|   i_fu_164_p2 | -   |        | i        | add | fabric | 0       |
+---------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+------------------------------------+---------------------------------------------------------------------+
| Type          | Options                            | Location                                                            |
+---------------+------------------------------------+---------------------------------------------------------------------+
| interface     | mode=axis port=out_stream register | ../../../../OneDrive/Desktop/vitis/bram_B.cpp:13 in dut, out_stream |
| interface     | mode=axis port=in_stream register  | ../../../../OneDrive/Desktop/vitis/bram_B.cpp:14 in dut, in_stream  |
| array_reshape | dim=1 type=complete variable=bram  | ../../../../OneDrive/Desktop/vitis/bram_B.cpp:17 in dut, bram       |
| pipeline      | II=1 rewind                        | ../../../../OneDrive/Desktop/vitis/bram_B.cpp:23 in dut             |
+---------------+------------------------------------+---------------------------------------------------------------------+


