// Seed: 2872734482
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  reg id_4, id_5, id_6;
  assign id_4 = id_3 !== id_5;
  always id_4 = #1 1'b0;
  assign id_3 = 'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  bufif1 (id_4, id_3, id_8);
  assign id_7[1'b0] = 1;
  wire id_8, id_9;
  module_0(
      id_4, id_9
  );
  assign id_4 = id_2;
endmodule
