
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126448                       # Number of seconds simulated
sim_ticks                                126447762322                       # Number of ticks simulated
final_tick                               1268083097953                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92299                       # Simulator instruction rate (inst/s)
host_op_rate                                   118990                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3358178                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911640                       # Number of bytes of host memory used
host_seconds                                 37653.68                       # Real time elapsed on the host
sim_insts                                  3475378437                       # Number of instructions simulated
sim_ops                                    4480424470                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1769088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2317056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1039616                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5130368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1551616                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1551616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13821                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8122                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40081                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12122                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12122                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13990663                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18324215                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12147                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8221703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40573023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10123                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12147                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36442                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12270806                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12270806                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12270806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13990663                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18324215                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12147                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8221703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52843830                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151798035                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22304409                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19547512                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1738279                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11033976                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10774710                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552217                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54288                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117619120                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123966396                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22304409                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12326927                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25225536                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5685650                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2098786                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13405134                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1093081                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148880639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123655103     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271065      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2330200      1.57%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1943768      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3566161      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3863643      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          843739      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663830      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10743130      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148880639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146935                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816653                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116689554                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3219710                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25014410                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24940                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3932017                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398455                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139913018                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3932017                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117158476                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1584577                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       793392                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24558707                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       853463                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138935685                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89303                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       518038                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184518844                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630388601                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630388601                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35622633                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19858                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2695158                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23120573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491355                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82847                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000712                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137333511                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129031265                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103054                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22781750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48867710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148880639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866676                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477886                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95161718     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21894446     14.71%     78.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10980459      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7199086      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506974      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3877562      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742429      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435357      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82608      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148880639                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322547     59.71%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137004     25.36%     85.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80646     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101864089     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082002      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21616760     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458493      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129031265                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.850019                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             540197                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004187                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407586416                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160135430                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126111834                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129571462                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242134                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4190502                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138000                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3932017                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1083578                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51626                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137353370                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23120573                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491355                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         33903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          202                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1035322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1872830                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127647569                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21282922                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1383692                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25741225                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19662542                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458303                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840904                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126224167                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126111834                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72837028                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172925949                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830787                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421204                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23742693                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1743040                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144948622                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659775                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102739759     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387739     11.31%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837544      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2649506      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012520      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1070564      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4454466      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901644      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894880      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144948622                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894880                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280408024                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278640669                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2917396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.517980                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.517980                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658770                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658770                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590495145                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165684102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146740908                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151798035                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24310225                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20035467                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2029935                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9843757                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9096090                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2554223                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91482                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109678281                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             134426135                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24310225                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11650313                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28550761                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6587977                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5789958                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12707978                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1651774                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148543650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.102181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       119992889     80.78%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2917146      1.96%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2499646      1.68%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2511682      1.69%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2365155      1.59%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1178926      0.79%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          820029      0.55%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2070382      1.39%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14187795      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148543650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160148                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.885559                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108441808                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7283102                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28185128                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       115785                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4517823                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3898084                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6829                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162122119                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        54113                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4517823                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108984743                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4604236                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1448929                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27748274                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1239641                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     160608497                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3169                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        422399                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       657539                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        28714                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    224675858                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    748700145                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    748700145                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176423746                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48252058                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34728                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17940                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4008607                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15990611                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8316129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       325228                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1767696                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156553577                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34728                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146099041                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       112414                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26509214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60114098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1152                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148543650                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983543                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.582055                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88313145     59.45%     59.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24901479     16.76%     76.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12549028      8.45%     84.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8212021      5.53%     90.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7237090      4.87%     95.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2842668      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3216280      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1171449      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       100490      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148543650                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1024373     74.61%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163242     11.89%     86.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       185283     13.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120593863     82.54%     82.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2110824      1.44%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16788      0.01%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15119011     10.35%     94.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8258555      5.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146099041                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.962457                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1372898                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009397                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    442227040                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    183098227                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141778960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147471939                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       210655                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3138032                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1301                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          721                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       164675                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          639                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4517823                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3862511                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       270241                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156588305                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1262955                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15990611                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8316129                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17940                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        215161                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13868                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          721                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1210039                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1139162                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2349201                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143610515                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14857826                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2488522                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23114558                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20237578                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8256732                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.946063                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141785614                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141778960                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85559974                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        232001455                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.933997                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368791                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104912951                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128423049                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28174875                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2055935                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144025827                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.891667                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.709137                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92527790     64.24%     64.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23603566     16.39%     80.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11336820      7.87%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5050070      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3943879      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1618650      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1640707      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1152135      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3152210      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144025827                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104912951                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128423049                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21003994                       # Number of memory references committed
system.switch_cpus1.commit.loads             12852555                       # Number of loads committed
system.switch_cpus1.commit.membars              16788                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18430935                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115543350                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2528755                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3152210                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           297471541                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          317714001                       # The number of ROB writes
system.switch_cpus1.timesIdled                  59981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3254385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104912951                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128423049                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104912951                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.446895                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.446895                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.691135                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.691135                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649123378                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195559424                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153152074                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33576                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151798035                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23514726                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19386253                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2090360                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9416919                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9002085                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2462575                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91500                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    114385357                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129196990                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23514726                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11464660                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26979970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6213153                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3555025                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13268611                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1729968                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149008077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.064386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.484921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       122028107     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1394304      0.94%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1985626      1.33%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2600097      1.74%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2921187      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2177626      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1254019      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1837556      1.23%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12809555      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149008077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.154908                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.851111                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       113119416                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5243148                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26495968                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        62051                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4087493                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3754160                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155859997                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4087493                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113900340                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1117325                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2715593                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25779700                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1407625                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154835492                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          729                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        282856                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       582599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          569                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    215920520                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    723357005                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    723357005                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176308146                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39612353                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40976                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23765                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4250028                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14701218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7643427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       126595                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1668850                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150538889                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40954                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140785810                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27119                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21800374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51580893                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6530                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    149008077                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.944820                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505443                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     89455961     60.03%     60.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23974356     16.09%     76.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13272103      8.91%     85.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8578929      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7879070      5.29%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3139320      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1902453      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       544217      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       261668      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149008077                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          67433     22.67%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         99468     33.44%     56.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       130585     43.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118196174     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2154477      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17211      0.01%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12832774      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7585174      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140785810                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.927455                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             297486                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    430904302                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172380567                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138119860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141083296                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       344742                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3066672                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       186654                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          101                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4087493                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         850625                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       114399                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150579843                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1378894                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14701218                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7643427                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23742                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         87145                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1226090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1186519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2412609                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138903100                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12659096                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1882710                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20242808                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19458655                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7583712                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.915052                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138120136                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138119860                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80909319                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        219812634                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.909892                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368083                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103257510                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126906994                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23681537                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2124815                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144920584                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.875700                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683051                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     93479950     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24734354     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9711461      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4999913      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4361328      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2094613      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1812791      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       854536      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2871638      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144920584                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103257510                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126906994                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19091319                       # Number of memory references committed
system.switch_cpus2.commit.loads             11634546                       # Number of loads committed
system.switch_cpus2.commit.membars              17212                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18202081                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114388698                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2589441                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2871638                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           292637477                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          305264616                       # The number of ROB writes
system.switch_cpus2.timesIdled                  47885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2789958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103257510                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126906994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103257510                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.470092                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.470092                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680230                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680230                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       625896273                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191626274                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      146028244                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34424                       # number of misc regfile writes
system.l20.replacements                         13835                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215079                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24075                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.933707                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.827657                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.867037                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5358.004919                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4676.300387                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019319                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000768                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523243                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456670                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35764                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35764                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9392                       # number of Writeback hits
system.l20.Writeback_hits::total                 9392                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35764                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35764                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35764                       # number of overall hits
system.l20.overall_hits::total                  35764                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13821                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13835                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13821                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13835                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13821                       # number of overall misses
system.l20.overall_misses::total                13835                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4049389                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3977603531                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3981652920                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4049389                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3977603531                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3981652920                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4049389                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3977603531                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3981652920                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49585                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49599                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9392                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9392                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49585                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49599                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49585                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49599                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278733                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.278937                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278733                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.278937                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278733                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.278937                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 287794.192244                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 287795.657391                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 287794.192244                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 287795.657391                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 287794.192244                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 287795.657391                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2204                       # number of writebacks
system.l20.writebacks::total                     2204                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13821                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13835                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13821                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13835                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13821                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13835                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3181255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3121605648                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3124786903                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3181255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3121605648                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3124786903                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3181255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3121605648                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3124786903                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278733                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.278937                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278733                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.278937                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278733                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.278937                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 227232.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 225859.608422                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 225860.997687                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 227232.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 225859.608422                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 225860.997687                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 227232.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 225859.608422                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 225860.997687                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18112                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          746488                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28352                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.329289                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           14.133262                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.278418                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5900.528618                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4321.059703                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001380                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000418                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.576223                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.421978                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        84738                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  84738                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19697                       # number of Writeback hits
system.l21.Writeback_hits::total                19697                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        84738                       # number of demand (read+write) hits
system.l21.demand_hits::total                   84738                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        84738                       # number of overall hits
system.l21.overall_hits::total                  84738                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18102                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18112                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18102                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18112                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18102                       # number of overall misses
system.l21.overall_misses::total                18112                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2516285                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5299632034                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5302148319                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2516285                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5299632034                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5302148319                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2516285                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5299632034                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5302148319                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data       102840                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total             102850                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19697                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19697                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data       102840                       # number of demand (read+write) accesses
system.l21.demand_accesses::total              102850                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data       102840                       # number of overall (read+write) accesses
system.l21.overall_accesses::total             102850                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.176021                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.176101                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.176021                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.176101                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.176021                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.176101                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 251628.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 292765.000221                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 292742.287931                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 251628.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 292765.000221                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 292742.287931                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 251628.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 292765.000221                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 292742.287931                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4395                       # number of writebacks
system.l21.writebacks::total                     4395                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18102                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18112                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18102                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18112                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18102                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18112                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1896393                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4178661694                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4180558087                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1896393                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4178661694                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4180558087                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1896393                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4178661694                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4180558087                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176021                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.176101                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.176021                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.176101                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.176021                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.176101                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189639.300000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 230839.779803                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 230817.032189                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 189639.300000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 230839.779803                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 230817.032189                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 189639.300000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 230839.779803                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 230817.032189                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8135                       # number of replacements
system.l22.tagsinuse                     12287.982838                       # Cycle average of tags in use
system.l22.total_refs                          641428                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20423                       # Sample count of references to valid blocks.
system.l22.avg_refs                         31.407139                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          847.318256                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.610774                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3708.828699                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7723.225109                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.068955                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000701                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.301825                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.628518                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        45844                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  45844                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           26929                       # number of Writeback hits
system.l22.Writeback_hits::total                26929                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        45844                       # number of demand (read+write) hits
system.l22.demand_hits::total                   45844                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        45844                       # number of overall hits
system.l22.overall_hits::total                  45844                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8119                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8131                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8122                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8134                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8122                       # number of overall misses
system.l22.overall_misses::total                 8134                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3267982                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2304187672                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2307455654                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1022897                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1022897                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3267982                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2305210569                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2308478551                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3267982                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2305210569                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2308478551                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           12                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53963                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53975                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        26929                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            26929                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           12                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53966                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53978                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           12                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53966                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53978                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.150455                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.150644                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.150502                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.150691                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.150502                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.150691                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 272331.833333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 283801.905653                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 283784.977740                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 340965.666667                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 340965.666667                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 272331.833333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 283823.020069                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 283806.067249                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 272331.833333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 283823.020069                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 283806.067249                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5523                       # number of writebacks
system.l22.writebacks::total                     5523                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8119                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8131                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8122                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8134                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8122                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8134                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2523210                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1801298019                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1803821229                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       836673                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       836673                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2523210                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1802134692                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1804657902                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2523210                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1802134692                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1804657902                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.150455                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.150644                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.150502                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.150691                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.150502                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.150691                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 210267.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 221862.054317                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 221844.942688                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       278891                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       278891                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 210267.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 221883.118936                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 221865.982542                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 210267.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 221883.118936                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 221865.982542                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.977884                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013437231                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873266.600739                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.977884                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022400                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866952                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13405117                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13405117                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13405117                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13405117                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13405117                       # number of overall hits
system.cpu0.icache.overall_hits::total       13405117                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5139305                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5139305                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13405134                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13405134                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13405134                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13405134                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13405134                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13405134                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49585                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245035821                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49841                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4916.350414                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.478509                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.521491                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826088                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173912                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19253057                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19253057                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23586549                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23586549                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23586549                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23586549                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184909                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184909                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184909                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184909                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184909                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184909                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29265539785                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29265539785                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29265539785                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29265539785                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29265539785                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29265539785                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19437966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19437966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23771458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23771458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23771458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23771458                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009513                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009513                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007779                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007779                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007779                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007779                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 158269.958655                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 158269.958655                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 158269.958655                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 158269.958655                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 158269.958655                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 158269.958655                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9392                       # number of writebacks
system.cpu0.dcache.writebacks::total             9392                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135324                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135324                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135324                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135324                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135324                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135324                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49585                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49585                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49585                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49585                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49585                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49585                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6422140643                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6422140643                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6422140643                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6422140643                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6422140643                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6422140643                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 129517.810689                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 129517.810689                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 129517.810689                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129517.810689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 129517.810689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129517.810689                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.997389                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094878019                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990687.307273                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.997389                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016021                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12707968                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12707968                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12707968                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12707968                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12707968                       # number of overall hits
system.cpu1.icache.overall_hits::total       12707968                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2704285                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2704285                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2704285                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2704285                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2704285                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2704285                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12707978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12707978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12707978                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12707978                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12707978                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12707978                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 270428.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 270428.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 270428.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 270428.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 270428.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 270428.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2599285                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2599285                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2599285                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2599285                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2599285                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2599285                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 259928.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 259928.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 259928.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 259928.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 259928.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 259928.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                102840                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205322298                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                103096                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1991.564154                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.491168                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.508832                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915981                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084019                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11555712                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11555712                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8117678                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8117678                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17614                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17614                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16788                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16788                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19673390                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19673390                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19673390                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19673390                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       426078                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       426078                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           65                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       426143                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        426143                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       426143                       # number of overall misses
system.cpu1.dcache.overall_misses::total       426143                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  47519683838                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  47519683838                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     12020882                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     12020882                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  47531704720                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  47531704720                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  47531704720                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  47531704720                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11981790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11981790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8117743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8117743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20099533                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20099533                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20099533                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20099533                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035560                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035560                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021202                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021202                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021202                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021202                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111528.132966                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111528.132966                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 184936.646154                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 184936.646154                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111539.330037                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111539.330037                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111539.330037                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111539.330037                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19697                       # number of writebacks
system.cpu1.dcache.writebacks::total            19697                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       323238                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       323238                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           65                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       323303                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       323303                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       323303                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       323303                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       102840                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       102840                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       102840                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       102840                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       102840                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       102840                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11068323779                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11068323779                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11068323779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11068323779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11068323779                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11068323779                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005117                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005117                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005117                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005117                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107626.641180                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107626.641180                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 107626.641180                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107626.641180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 107626.641180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107626.641180                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               494.997209                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098321791                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2218831.901010                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    11.997209                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019226                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13268596                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13268596                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13268596                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13268596                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13268596                       # number of overall hits
system.cpu2.icache.overall_hits::total       13268596                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4115479                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4115479                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4115479                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4115479                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4115479                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4115479                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13268611                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13268611                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13268611                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13268611                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13268611                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13268611                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 274365.266667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 274365.266667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 274365.266667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 274365.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 274365.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 274365.266667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3367582                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3367582                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3367582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3367582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3367582                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3367582                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 280631.833333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 280631.833333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 280631.833333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 280631.833333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 280631.833333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 280631.833333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53966                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               185960011                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54222                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3429.604423                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.714949                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.285051                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912949                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087051                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9425125                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9425125                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7418234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7418234                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18261                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18261                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17212                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16843359                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16843359                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16843359                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16843359                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156762                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156762                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3127                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3127                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       159889                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        159889                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       159889                       # number of overall misses
system.cpu2.dcache.overall_misses::total       159889                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18861825765                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18861825765                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    709555842                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    709555842                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19571381607                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19571381607                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19571381607                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19571381607                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9581887                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9581887                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7421361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7421361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17212                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17212                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17003248                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17003248                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17003248                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17003248                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016360                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000421                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000421                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009403                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009403                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009403                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009403                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120321.415681                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120321.415681                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 226912.645347                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 226912.645347                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 122406.054244                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122406.054244                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 122406.054244                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122406.054244                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1518412                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 151841.200000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26929                       # number of writebacks
system.cpu2.dcache.writebacks::total            26929                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       102799                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       102799                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3124                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3124                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       105923                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       105923                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       105923                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       105923                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53963                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53963                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53966                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53966                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53966                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53966                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5371640668                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5371640668                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1047797                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1047797                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5372688465                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5372688465                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5372688465                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5372688465                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005632                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005632                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003174                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003174                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003174                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003174                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99543.032596                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99543.032596                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 349265.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 349265.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99556.914817                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99556.914817                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99556.914817                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99556.914817                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
