[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Thu Apr 27 07:46:08 2017
[*]
[dumpfile] "/home/hellwig/GitHub/eco32/fpga/experiments/de2-115/memctrl-128/sim/memctrl-0/dump.vcd"
[dumpfile_mtime] "Thu Apr 27 07:44:55 2017"
[dumpfile_size] 7582835
[savefile] "/home/hellwig/GitHub/eco32/fpga/experiments/de2-115/memctrl-128/sim/memctrl-0/memtest.cfg"
[timestart] 0
[size] 1215 776
[pos] -1 -1
*-16.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[sst_width] 225
[signals_width] 190
[sst_expanded] 1
[sst_vpaned_height] 222
@28
memtest.clk
memtest.rst_in
memtest.rst
@200
--- INST RD --
@28
memtest.inst_stb
@22
memtest.inst_addr[24:0]
memtest.inst_to_cache[127:0]
@28
memtest.inst_ack
memtest.inst_timeout
@200
--- DATA RD/WR --
@28
memtest.data_stb
memtest.data_we
@22
memtest.data_addr[24:0]
memtest.data_to_mctrl[127:0]
memtest.data_to_cache[127:0]
@28
memtest.data_ack
memtest.data_timeout
@200
--- TEST RESULT --
@28
memtest.test_ended
memtest.test_error
@200
--- RAM CTRL --
@22
memtest.ramctrl_1.state[4:0]
@200
--- RAM CHIPS --
@28
memtest.ramctrl_1.ram_stb
memtest.ramctrl_1.ram_we
@22
memtest.ramctrl_1.ram_addr[24:0]
memtest.ramctrl_1.ram_1_dout[15:0]
memtest.ramctrl_1.ram_2_dout[15:0]
memtest.ramctrl_1.ram_1_din[15:0]
memtest.ramctrl_1.ram_2_din[15:0]
@28
memtest.ramctrl_1.ram_1_ack
memtest.ramctrl_1.ram_2_ack
[pattern_trace] 1
[pattern_trace] 0
