D:\ispLEVER_Classic2_1\synpbase\bin64\m_cpld.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\myducuments\_junior_1\electricsystemdesign\isp_lab10  -part LC4064B  -package T44C  -grade -2.5   -ispmach4s -RWCheckOnRam 1 -areadelay 0 -minc -auto_constrain_io -summaryfile D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\synlog\report\toplevel_fpga_mapper.xml -top_level_module  toplevel  -multisrs  -ta_num_paths 3  -ta_num_points 0  -oedif  D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\toplevel.edi  -freq 200.000  D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\synwork\toplevel_mult.srs  -ologparam  D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\syntmp\toplevel.plg  -osyn  D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\toplevel.srm  -prjdir  d:\myducuments\_junior_1\electricsystemdesign\isp_lab10\  -prjname  toplevel  -log  D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\synlog\toplevel_fpga_mapper.srr 
rc:1 success:1
D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\toplevel.edi|o|1684936677|147711
D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\synwork\toplevel_mult.srs|i|1684936677|3147
D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\syntmp\toplevel.plg|o|1684936677|0
D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\toplevel.srm|o|1684936677|59792
D:\myducuments\_junior_1\electricsystemdesign\isp_lab10\synlog\toplevel_fpga_mapper.srr|o|1684936677|1861
D:\ispLEVER_Classic2_1\synpbase\bin\m_cpld.exe|i|1399340484|7067648
D:\ispLEVER_Classic2_1\synpbase\bin64\m_cpld.exe|i|1399343322|8049664
