# smartverilog
Perl script to instantiate modules from mutiple .v .sv files and connect signals among them,
