timestamp 1750150351
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use dp_nmos_4 dp_nmos_4_1 1 0 490 0 -1 280
use dp_nmos_4 dp_nmos_4_0 1 0 490 0 1 -458
use cross_pair cross_pair_1 1 0 -35105 0 1 -2034
use cross_pair cross_pair_0 1 0 -35621 0 1 -2034
port "I_ONB" 3 1377 -155 1377 -155 v
port "I_ONA" 2 1377 -31 1377 -31 v
node "m2_865_n317#" 1 164.894 865 -317 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27360 1032 0 0 0 0 0 0 0 0
node "m1_187_n573#" 0 87.0171 187 -573 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3600 240 3600 240 0 0 0 0 0 0 0 0
node "m1_99_n485#" 0 87.0171 99 -485 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3600 240 3600 240 0 0 0 0 0 0 0 0
node "I_ONB" 1 174.715 1377 -155 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9448 448 25620 974 0 0 0 0 0 0 0 0
node "m1_685_n179#" 1 121.891 685 -179 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25048 968 0 0 0 0 0 0 0 0 0 0
node "m1_356_n207#" 1 89.3988 356 -207 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9508 450 4320 264 0 0 0 0 0 0 0 0
node "I_ONA" 1 174.066 1377 -31 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9448 448 25620 974 0 0 0 0 0 0 0 0
node "m1_710_n59#" 1 121.891 710 -59 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25048 968 0 0 0 0 0 0 0 0 0 0
node "m1_356_n59#" 1 90.0476 356 -59 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9508 450 4320 264 0 0 0 0 0 0 0 0
node "m1_187_247#" 0 87.0171 187 247 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3600 240 3600 240 0 0 0 0 0 0 0 0
node "m1_99_335#" 0 87.0171 99 335 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3600 240 3600 240 0 0 0 0 0 0 0 0
substrate "a_14_n604#" 0 0 14 -604 mvpsc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 181696 10960 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 181696 10960 0 0 0 0 0 0 0 0 0 0 0 0
cap "m2_865_n317#" "m1_685_n179#" 62.0418
cap "m1_710_n59#" "m2_865_n317#" 62.0347
cap "m1_710_n59#" "I_ONA" 14.746
cap "I_ONB" "m1_685_n179#" 13.4161
cap "m2_865_n317#" "m1_356_n59#" 6.50109
cap "m1_187_n573#" "m1_187_247#" 6.9178
cap "m1_356_n207#" "m1_685_n179#" 14.7326
cap "m1_99_335#" "m1_99_n485#" 6.9178
cap "m1_356_n207#" "m1_356_n59#" 84.8
cap "m2_865_n317#" "I_ONA" 6.49446
cap "m2_865_n317#" "I_ONB" 6.49446
cap "I_ONB" "I_ONA" 232.317
cap "m1_710_n59#" "m1_685_n179#" 148.4
cap "m1_356_n207#" "m2_865_n317#" 6.50109
cap "m1_710_n59#" "m1_356_n59#" 13.4049
cap "dp_nmos_4_1/a_n215_461#" "dp_nmos_4_0/m1_207_705#" 1.69919
cap "dp_nmos_4_1/a_n215_461#" "cross_pair_0/m1_36114_1855#" 1.22558
cap "dp_nmos_4_0/m1_n51_765#" "dp_nmos_4_1/a_n215_461#" 1.77636e-15
cap "dp_nmos_4_0/li_n476_369#" "dp_nmos_4_0/m1_207_705#" -75.5461
cap "dp_nmos_4_0/a_n215_461#" "dp_nmos_4_0/m1_117_531#" 0.530255
cap "dp_nmos_4_0/li_n476_369#" "cross_pair_0/m1_36114_1855#" -3.55397
cap "dp_nmos_4_0/li_n476_369#" "cross_pair_0/m1_36114_1975#" -3.45206
cap "dp_nmos_4_0/li_n476_369#" "dp_nmos_4_1/a_965_461#" -0.0364847
cap "dp_nmos_4_0/m1_207_705#" "cross_pair_0/m1_36114_1975#" 81.4719
cap "cross_pair_0/m1_36114_1855#" "dp_nmos_4_0/m1_207_705#" 214.426
cap "dp_nmos_4_0/m1_n51_765#" "dp_nmos_4_0/li_n476_369#" -106.609
cap "dp_nmos_4_0/li_n476_369#" "dp_nmos_4_0/a_965_461#" -0.0364847
cap "dp_nmos_4_0/a_n215_461#" "dp_nmos_4_1/a_n215_461#" 5.21739
cap "cross_pair_0/m1_36114_1855#" "cross_pair_0/m1_36114_1975#" -78.9876
cap "dp_nmos_4_1/a_965_461#" "dp_nmos_4_0/m1_207_705#" -0.0327338
cap "dp_nmos_4_0/a_965_461#" "dp_nmos_4_0/m1_207_705#" -0.0327338
cap "dp_nmos_4_0/m1_n51_765#" "dp_nmos_4_0/m1_207_705#" 124.018
cap "dp_nmos_4_0/m1_n51_765#" "cross_pair_0/m1_36114_1855#" 55.9855
cap "dp_nmos_4_0/m1_n51_765#" "cross_pair_0/m1_36114_1975#" 193.253
cap "dp_nmos_4_0/a_n215_461#" "dp_nmos_4_0/li_n476_369#" -8.6113
cap "dp_nmos_4_0/m1_117_531#" "dp_nmos_4_1/a_n215_461#" 0.530255
cap "dp_nmos_4_0/a_n215_461#" "dp_nmos_4_0/m1_207_705#" -2.23771
cap "dp_nmos_4_0/a_n215_461#" "cross_pair_0/m1_36114_1975#" 1.22558
cap "dp_nmos_4_0/m1_117_531#" "dp_nmos_4_0/li_n476_369#" -6.0099
cap "dp_nmos_4_0/a_n215_461#" "dp_nmos_4_0/m1_n51_765#" 1.69919
cap "dp_nmos_4_0/m1_117_531#" "dp_nmos_4_0/m1_207_705#" 17.9821
cap "dp_nmos_4_0/m1_117_531#" "cross_pair_0/m1_36114_1855#" 183.767
cap "dp_nmos_4_0/m1_117_531#" "cross_pair_0/m1_36114_1975#" 153.92
cap "dp_nmos_4_0/li_n476_369#" "dp_nmos_4_1/a_n215_461#" -8.6113
cap "dp_nmos_4_0/m1_117_531#" "dp_nmos_4_1/a_965_461#" 0.509051
cap "dp_nmos_4_0/m1_117_531#" "dp_nmos_4_0/a_965_461#" 0.509051
cap "dp_nmos_4_0/m1_n51_765#" "dp_nmos_4_0/m1_117_531#" 17.9375
cap "cross_pair_0/m1_36114_1855#" "dp_nmos_4_0/m1_n51_765#" 4.00096
cap "cross_pair_0/m1_36114_1855#" "dp_nmos_4_0/m1_117_531#" 0.0359997
cap "cross_pair_0/m1_36114_1855#" "dp_nmos_4_1/a_965_461#" 6.68442
cap "cross_pair_0/m1_36114_1855#" "dp_nmos_4_0/m1_207_705#" 4.00273
cap "dp_nmos_4_0/a_n215_461#" "dp_nmos_4_0/li_n476_369#" -0.0364847
cap "cross_pair_0/m1_36114_1855#" "cross_pair_0/m1_36114_1975#" 4.73608
cap "cross_pair_0/m1_36114_1855#" "dp_nmos_4_0/a_965_461#" 0.275171
cap "dp_nmos_4_0/li_n476_369#" "dp_nmos_4_0/m1_n51_765#" -5.15663
cap "dp_nmos_4_0/li_n476_369#" "dp_nmos_4_1/a_965_461#" -8.6113
cap "dp_nmos_4_0/li_n476_369#" "dp_nmos_4_0/m1_207_705#" -5.24794
cap "dp_nmos_4_0/li_n476_369#" "cross_pair_0/m1_36114_1975#" 2.87854
cap "dp_nmos_4_0/li_n476_369#" "dp_nmos_4_0/a_965_461#" -8.6113
cap "dp_nmos_4_0/m1_117_531#" "dp_nmos_4_1/a_965_461#" 0.0212046
cap "dp_nmos_4_0/m1_n51_765#" "dp_nmos_4_0/m1_207_705#" 2.51136
cap "cross_pair_0/m1_36114_1975#" "dp_nmos_4_0/m1_n51_765#" 4.00273
cap "dp_nmos_4_0/m1_117_531#" "cross_pair_0/m1_36114_1975#" 0.0359997
cap "dp_nmos_4_1/a_965_461#" "cross_pair_0/m1_36114_1975#" 0.275171
cap "cross_pair_0/m1_36114_1975#" "dp_nmos_4_0/m1_207_705#" 4.00096
cap "dp_nmos_4_0/m1_117_531#" "dp_nmos_4_0/a_965_461#" 0.0212046
cap "dp_nmos_4_0/a_965_461#" "dp_nmos_4_1/a_965_461#" 5.21739
cap "dp_nmos_4_0/li_n476_369#" "cross_pair_0/m1_36114_1855#" 2.87854
cap "dp_nmos_4_0/a_965_461#" "cross_pair_0/m1_36114_1975#" 6.68442
cap "dp_nmos_4_0/li_n476_369#" "dp_nmos_4_1/a_n215_461#" -0.0364847
merge "cross_pair_0/m1_36114_1855#" "dp_nmos_4_1/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n545_n131#" -481.227 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10140 -1094 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_4_1/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n545_n131#" "m1_356_n207#"
merge "m1_356_n207#" "cross_pair_1/m1_36114_1975#"
merge "cross_pair_1/m1_36114_1975#" "dp_nmos_4_1/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_487_n131#"
merge "dp_nmos_4_1/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_487_n131#" "I_ONB"
merge "I_ONB" "dp_nmos_4_0/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n29_n131#"
merge "dp_nmos_4_0/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n29_n131#" "m1_710_n59#"
merge "cross_pair_0/m1_36114_1975#" "dp_nmos_4_0/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n545_n131#" -478.688 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10140 -1094 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_4_0/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n545_n131#" "m1_356_n59#"
merge "m1_356_n59#" "cross_pair_1/m1_36114_1855#"
merge "cross_pair_1/m1_36114_1855#" "dp_nmos_4_1/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n29_n131#"
merge "dp_nmos_4_1/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n29_n131#" "m1_685_n179#"
merge "m1_685_n179#" "dp_nmos_4_0/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_487_n131#"
merge "dp_nmos_4_0/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_487_n131#" "I_ONA"
merge "dp_nmos_4_0/m1_n51_765#" "dp_nmos_4_0/m1_n391_369#" -470.371 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7200 -600 -7200 -480 0 0 0 0 0 0 0 0
merge "dp_nmos_4_0/m1_n391_369#" "m1_99_335#"
merge "m1_99_335#" "dp_nmos_4_1/m1_207_705#"
merge "dp_nmos_4_1/m1_207_705#" "dp_nmos_4_1/m1_n391_369#"
merge "dp_nmos_4_1/m1_n391_369#" "m1_99_n485#"
merge "cross_pair_0/VSUBS" "cross_pair_1/VSUBS" -2230.61 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -181696 -11200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -181696 -11096 0 0 0 0 0 0 0 0 0 0 0 0
merge "cross_pair_1/VSUBS" "dp_nmos_4_0/li_n476_369#"
merge "dp_nmos_4_0/li_n476_369#" "dp_nmos_4_0/a_n489_369#"
merge "dp_nmos_4_0/a_n489_369#" "dp_nmos_4_1/li_n476_369#"
merge "dp_nmos_4_1/li_n476_369#" "dp_nmos_4_1/a_n489_369#"
merge "dp_nmos_4_1/a_n489_369#" "a_14_n604#"
merge "dp_nmos_4_0/m1_207_705#" "dp_nmos_4_0/m1_n303_369#" -502.758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7200 -600 -7200 -480 0 0 0 0 0 0 0 0
merge "dp_nmos_4_0/m1_n303_369#" "m1_187_247#"
merge "m1_187_247#" "dp_nmos_4_1/m1_n51_765#"
merge "dp_nmos_4_1/m1_n51_765#" "dp_nmos_4_1/m1_n303_369#"
merge "dp_nmos_4_1/m1_n303_369#" "m1_187_n573#"
merge "dp_nmos_4_0/m1_117_531#" "dp_nmos_4_1/m1_117_531#" -387.968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7200 -480 0 0 0 0 0 0 0 0
merge "dp_nmos_4_1/m1_117_531#" "m2_865_n317#"
