DocumentHdrVersion "1.1"
Header (DocumentHdr
packageRefs [
(PackageRef
library "ieee"
unitName "std_logic_1164"
itemName "all"
)
(PackageRef
library "ieee"
unitName "numeric_std"
itemName "all"
)
(PackageRef
library "MP2_2"
unitName "LC3b_types"
itemName "all"
)
]
instances [
(Instance
name "I0"
duLibraryName "MP2_2"
duName "Control"
viewName ""
elements [
]
mwi 0
)
(Instance
name "I1"
duLibraryName "MP2_2"
duName "Memory"
viewName ""
elements [
]
mwi 0
)
(Instance
name "I2"
duLibraryName "MP2_2"
duName "Datapath"
viewName ""
elements [
]
mwi 0
)
]
)
version "17.1"
appVersion "2001.5 (Build 170)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home2/s/sk/ski/skim41/ece411.work/mp2_2/vhdl"
)
(vvPair
variable "SideDataDesignDir"
value "/home2/s/sk/ski/skim41/ece411.work/mp2_2/src/@c@p@u/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home2/s/sk/ski/skim41/ece411.work/mp2_2/src/@c@p@u/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home2/s/sk/ski/skim41/ece411.work/mp2_2/src"
)
(vvPair
variable "appl"
value "HDL Designer - Pro"
)
(vvPair
variable "d"
value "/home2/s/sk/ski/skim41/ece411.work/mp2_2/src/@c@p@u"
)
(vvPair
variable "d_logical"
value "/home2/s/sk/ski/skim41/ece411.work/mp2_2/src/CPU"
)
(vvPair
variable "date"
value "12/09/04"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "group"
value "stdt"
)
(vvPair
variable "host"
value "eesn19.ews.uiuc.edu"
)
(vvPair
variable "library"
value "MP2_2"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "month"
value "Dec"
)
(vvPair
variable "month_long"
value "December"
)
(vvPair
variable "p"
value "/home2/s/sk/ski/skim41/ece411.work/mp2_2/src/@c@p@u/struct.bd"
)
(vvPair
variable "p_logical"
value "/home2/s/sk/ski/skim41/ece411.work/mp2_2/src/CPU/struct.bd"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "time"
value "18:33:06"
)
(vvPair
variable "unit"
value "CPU"
)
(vvPair
variable "user"
value "skim41"
)
(vvPair
variable "version"
value "2001.5 (Build 170)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2004"
)
(vvPair
variable "yy"
value "04"
)
]
)
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,9000,51000,11000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,9450,35200,10450"
st "
<MP1>"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,9000,26000,11000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 16,0
va (VaSet
fg "32768,0,0"
font "courier,12,1"
)
xt "9850,9250,16150,10550"
st "
<ECE 411>"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "5000,15000,26000,17000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "5200,15450,23200,16450"
st "
by Yoontae Kim on %dd %month %year"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,9000,32000,11000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,9450,31000,10450"
st "
Project:"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "5000,11000,26000,13000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "5200,11450,16600,12450"
st "
<Main CPU Diagram>"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,11000,5000,13000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "200,11450,3800,12450"
st "
Title:"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,13000,5000,15000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 31,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "200,13450,3200,14450"
st "
Path:"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,11000,51000,17000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,11200,50200,16200"
st "
<Control, Memory, and Datapath components linked together by signals and buses. Universal clock to control timing, reset on low signal connected to all three components. Start on high signal connected to control unit.>"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "5000,13000,26000,15000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "5200,13450,15400,14450"
st "
%library/%unit/%view"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,15000,5000,17000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "200,15450,4400,16450"
st "
Edited:"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "0,9000,51000,17000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 53,0
shape (Rectangle
uid 54,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,26000,8000,36000"
)
ttg (TriTextGroup
uid 55,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 56,0
va (VaSet
font "courier,12,1"
)
xt "850,28550,4350,30050"
st "MP2_2"
blo "850,29750"
tm "BdLibraryNameMgr"
)
second (Text
uid 57,0
va (VaSet
font "courier,12,1"
)
xt "850,30250,5750,31750"
st "Control"
blo "850,31450"
tm "BlkNameMgr"
)
third (Text
uid 58,0
va (VaSet
font "courier,12,1"
)
xt "850,31950,2250,33450"
st "I0"
blo "850,33150"
tm "InstanceNameMgr"
)
)
ga (GenericAssociation
uid 59,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 60,0
text (MLText
uid 61,0
va (VaSet
isHidden 1
)
xt "850,38550,850,38550"
)
header ""
)
elements [
]
includeGenericsInHDL 1
)
gi *13 (BdGenericInterface
uid 62,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 63,0
text (MLText
uid 64,0
va (VaSet
isHidden 1
)
xt "8000,26000,8000,26000"
)
header "Generic Declarations"
)
elements [
]
)
)
*14 (Blk
uid 65,0
shape (Rectangle
uid 66,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "-15000,46000,-7000,56000"
)
ttg (TriTextGroup
uid 67,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 68,0
va (VaSet
font "courier,12,1"
)
xt "-14150,48550,-10650,50050"
st "MP2_2"
blo "-14150,49750"
tm "BdLibraryNameMgr"
)
second (Text
uid 69,0
va (VaSet
font "courier,12,1"
)
xt "-14150,50250,-9950,51750"
st "Memory"
blo "-14150,51450"
tm "BlkNameMgr"
)
third (Text
uid 70,0
va (VaSet
font "courier,12,1"
)
xt "-14150,51950,-12750,53450"
st "I1"
blo "-14150,53150"
tm "InstanceNameMgr"
)
)
ga (GenericAssociation
uid 71,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72,0
text (MLText
uid 73,0
va (VaSet
isHidden 1
)
xt "-14150,58550,-14150,58550"
)
header ""
)
elements [
]
includeGenericsInHDL 1
)
gi *15 (BdGenericInterface
uid 74,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 75,0
text (MLText
uid 76,0
va (VaSet
isHidden 1
)
xt "-7000,46000,-7000,46000"
)
header "Generic Declarations"
)
elements [
]
)
)
*16 (Blk
uid 77,0
shape (Rectangle
uid 78,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "20000,46000,28000,56000"
)
ttg (TriTextGroup
uid 79,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 80,0
va (VaSet
font "courier,12,1"
)
xt "20850,48550,24350,50050"
st "MP2_2"
blo "20850,49750"
tm "BdLibraryNameMgr"
)
second (Text
uid 81,0
va (VaSet
font "courier,12,1"
)
xt "20850,50250,26450,51750"
st "Datapath"
blo "20850,51450"
tm "BlkNameMgr"
)
third (Text
uid 82,0
va (VaSet
font "courier,12,1"
)
xt "20850,51950,22250,53450"
st "I2"
blo "20850,53150"
tm "InstanceNameMgr"
)
)
ga (GenericAssociation
uid 83,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 84,0
text (MLText
uid 85,0
va (VaSet
isHidden 1
)
xt "20850,58550,20850,58550"
)
header ""
)
elements [
]
includeGenericsInHDL 1
)
gi *17 (BdGenericInterface
uid 86,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 87,0
text (MLText
uid 88,0
va (VaSet
isHidden 1
)
xt "28000,46000,28000,46000"
)
header "Generic Declarations"
)
elements [
]
)
)
*18 (Net
uid 113,0
name "MREAD_L"
type "std_logic"
orderNo 1
declText (MLText
uid 114,0
va (VaSet
)
xt "36000,42000,53400,43000"
st "SIGNAL MREAD_L   : std_logic
"
)
)
*19 (PortIoIn
uid 156,0
shape (CompositeShape
uid 157,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 158,0
sl 0
ro 90
xt "21500,27625,23000,28375"
)
(Line
uid 159,0
sl 0
ro 90
xt "21000,28000,21500,28000"
pts [
"21500,28000"
"21000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 160,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 161,0
va (VaSet
font "courier,8,0"
)
xt "24000,27500,27500,28500"
st "RESET_L"
blo "24000,28200"
tm "WireNameMgr"
)
)
)
*20 (PortIoIn
uid 162,0
shape (CompositeShape
uid 163,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 164,0
sl 0
ro 90
xt "21500,33625,23000,34375"
)
(Line
uid 165,0
sl 0
ro 90
xt "21000,34000,21500,34000"
pts [
"21500,34000"
"21000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 166,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167,0
va (VaSet
font "courier,8,0"
)
xt "24000,33500,27500,34500"
st "START_H"
blo "24000,34200"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 186,0
name "RESET_L"
type "std_logic"
orderNo 4
declText (MLText
uid 187,0
va (VaSet
)
xt "36000,21000,49200,22000"
st "RESET_L   : std_logic
"
)
)
*22 (Net
uid 188,0
name "START_H"
type "std_logic"
orderNo 5
declText (MLText
uid 189,0
va (VaSet
)
xt "36000,22100,49200,23100"
st "START_H   : std_logic
"
)
)
*23 (Net
uid 230,0
name "DATAOUT"
type "LC3b_word"
orderNo 7
declText (MLText
uid 231,0
va (VaSet
)
xt "36000,33200,53400,34200"
st "SIGNAL DATAOUT   : LC3b_word
"
)
)
*24 (Net
uid 243,0
name "DATAIN"
type "LC3b_word"
orderNo 8
declText (MLText
uid 244,0
va (VaSet
)
xt "36000,32100,53400,33100"
st "SIGNAL DATAIN    : LC3b_word
"
)
)
*25 (Net
uid 256,0
name "MRESP_H"
type "std_logic"
orderNo 8
declText (MLText
uid 257,0
va (VaSet
)
xt "36000,43100,53400,44100"
st "SIGNAL MRESP_H   : std_logic
"
)
)
*26 (Net
uid 258,0
name "ADDRESS"
type "LC3b_word"
orderNo 6
declText (MLText
uid 259,0
va (VaSet
)
xt "36000,25500,53400,26500"
st "SIGNAL ADDRESS   : LC3b_word
"
)
)
*27 (BundleNet
uid 260,0
bundleNetName "Control_out"
bundleContents [
*28 (Wire
uid 697,0
shape (OrthoPolyLine
uid 698,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 699,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 700,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "ALUop"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 701,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,15000,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *29 (Net
uid 280,0
name "ALUop"
type "LC3b_aluop"
orderNo 9
declText (MLText
uid 281,0
va (VaSet
)
xt "36000,27700,54000,28700"
st "SIGNAL ALUop     : LC3b_aluop
"
)
)
)
*30 (Wire
uid 702,0
shape (OrthoPolyLine
uid 703,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 704,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 705,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,4500,900"
st "ALUMuxSel"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 706,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *31 (Net
uid 287,0
name "ALUMuxSel"
type "std_logic"
orderNo 9
declText (MLText
uid 288,0
va (VaSet
)
xt "36000,26600,53400,27600"
st "SIGNAL ALUMuxSel : std_logic
"
)
)
)
*32 (Wire
uid 707,0
shape (OrthoPolyLine
uid 708,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 709,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 710,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,3000,900"
st "LoadIR"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 711,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *33 (Net
uid 294,0
name "LoadIR"
type "std_logic"
orderNo 9
declText (MLText
uid 295,0
va (VaSet
)
xt "36000,34300,53400,35300"
st "SIGNAL LoadIR    : std_logic
"
)
)
)
*34 (Wire
uid 712,0
shape (OrthoPolyLine
uid 713,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 714,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 715,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "LoadMAR"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 716,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *35 (Net
uid 301,0
name "LoadMAR"
type "std_logic"
orderNo 9
declText (MLText
uid 302,0
va (VaSet
)
xt "36000,35400,53400,36400"
st "SIGNAL LoadMAR   : std_logic
"
)
)
)
*36 (Wire
uid 717,0
shape (OrthoPolyLine
uid 718,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 719,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 720,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "LoadMDR"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 721,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *37 (Net
uid 308,0
name "LoadMDR"
type "std_logic"
orderNo 9
declText (MLText
uid 309,0
va (VaSet
)
xt "36000,36500,53400,37500"
st "SIGNAL LoadMDR   : std_logic
"
)
)
)
*38 (Wire
uid 722,0
shape (OrthoPolyLine
uid 723,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 724,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 725,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "LoadNZP"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 726,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *39 (Net
uid 315,0
name "LoadNZP"
type "std_logic"
orderNo 9
declText (MLText
uid 316,0
va (VaSet
)
xt "36000,37600,53400,38600"
st "SIGNAL LoadNZP   : std_logic
"
)
)
)
*40 (Wire
uid 727,0
shape (OrthoPolyLine
uid 728,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 729,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 730,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,3000,900"
st "LoadPC"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 731,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *41 (Net
uid 322,0
name "LoadPC"
type "std_logic"
orderNo 9
declText (MLText
uid 323,0
va (VaSet
)
xt "36000,38700,53400,39700"
st "SIGNAL LoadPC    : std_logic
"
)
)
)
*42 (Wire
uid 732,0
shape (OrthoPolyLine
uid 733,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 734,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 735,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,4500,900"
st "MARMuxSel"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 736,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *43 (Net
uid 329,0
name "MARMuxSel"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 9
declText (MLText
uid 330,0
va (VaSet
)
xt "36000,39800,64800,40800"
st "SIGNAL MARMuxSel : std_logic_vector(1 DOWNTO 0)
"
)
)
)
*44 (Wire
uid 737,0
shape (OrthoPolyLine
uid 738,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 739,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 740,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,4500,900"
st "MDRMuxSel"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 741,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *45 (Net
uid 336,0
name "MDRMuxSel"
type "std_logic"
orderNo 9
declText (MLText
uid 337,0
va (VaSet
)
xt "36000,40900,53400,41900"
st "SIGNAL MDRMuxSel : std_logic
"
)
)
)
*46 (Wire
uid 742,0
shape (OrthoPolyLine
uid 743,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 744,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 745,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,4000,900"
st "PCMuxSel"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 746,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *47 (Net
uid 343,0
name "PCMuxSel"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 9
declText (MLText
uid 344,0
va (VaSet
)
xt "36000,47500,64800,48500"
st "SIGNAL PCMuxSel  : std_logic_vector(1 DOWNTO 0)
"
)
)
)
*48 (Wire
uid 747,0
shape (OrthoPolyLine
uid 748,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 749,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 750,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,4000,900"
st "RFMuxSel"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 751,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *49 (Net
uid 350,0
name "RFMuxSel"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 9
declText (MLText
uid 351,0
va (VaSet
)
xt "36000,48600,64800,49600"
st "SIGNAL RFMuxSel  : std_logic_vector(1 DOWNTO 0)
"
)
)
)
*50 (Wire
uid 752,0
shape (OrthoPolyLine
uid 753,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 754,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 755,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,4000,900"
st "RegWrite"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 756,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *51 (Net
uid 357,0
name "RegWrite"
type "std_logic"
orderNo 9
declText (MLText
uid 358,0
va (VaSet
)
xt "36000,49700,53400,50700"
st "SIGNAL RegWrite  : std_logic
"
)
)
)
*52 (Wire
uid 757,0
shape (OrthoPolyLine
uid 758,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 759,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 760,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "StoreSR"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 761,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1100,4500,2000"
blo "0,1800"
tm "SignalTypeMgr"
)
)
on *53 (Net
uid 364,0
name "StoreSR"
type "std_logic"
orderNo 9
declText (MLText
uid 365,0
va (VaSet
)
xt "36000,50800,53400,51800"
st "SIGNAL StoreSR   : std_logic
"
)
)
)
]
)
*54 (BundleNet
uid 270,0
bundleNetName "Control_feedback"
bundleContents [
*55 (Wire
uid 949,0
shape (OrthoPolyLine
uid 950,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 951,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 952,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,3000,1000"
st "Opcode"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 953,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1200,15000,2200"
blo "0,1900"
tm "SignalTypeMgr"
)
)
on *56 (Net
uid 371,0
name "Opcode"
type "LC3b_opcode"
orderNo 22
declText (MLText
uid 372,0
va (VaSet
)
xt "36000,46400,54600,47400"
st "SIGNAL Opcode    : LC3b_opcode
"
)
)
)
*57 (Wire
uid 954,0
shape (OrthoPolyLine
uid 955,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 956,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 957,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,500,1000"
st "n"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 958,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1200,4500,2200"
blo "0,1900"
tm "SignalTypeMgr"
)
)
on *58 (Net
uid 378,0
name "n"
type "std_logic"
orderNo 22
declText (MLText
uid 379,0
va (VaSet
)
xt "36000,53000,53400,54000"
st "SIGNAL n         : std_logic
"
)
)
)
*59 (Wire
uid 959,0
shape (OrthoPolyLine
uid 960,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 961,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 962,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,500,1000"
st "z"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 963,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1200,4500,2200"
blo "0,1900"
tm "SignalTypeMgr"
)
)
on *60 (Net
uid 385,0
name "z"
type "std_logic"
orderNo 22
declText (MLText
uid 386,0
va (VaSet
)
xt "36000,55200,53400,56200"
st "SIGNAL z         : std_logic
"
)
)
)
*61 (Wire
uid 964,0
shape (OrthoPolyLine
uid 965,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 966,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 967,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,500,1000"
st "p"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 968,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1200,4500,2200"
blo "0,1900"
tm "SignalTypeMgr"
)
)
on *62 (Net
uid 392,0
name "p"
type "std_logic"
orderNo 22
declText (MLText
uid 393,0
va (VaSet
)
xt "36000,54100,53400,55100"
st "SIGNAL p         : std_logic
"
)
)
)
*63 (Wire
uid 969,0
shape (OrthoPolyLine
uid 970,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 971,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 972,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,3000,1000"
st "CheckN"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 973,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1200,4500,2200"
blo "0,1900"
tm "SignalTypeMgr"
)
)
on *64 (Net
uid 399,0
name "CheckN"
type "std_logic"
orderNo 22
declText (MLText
uid 400,0
va (VaSet
)
xt "36000,28800,53400,29800"
st "SIGNAL CheckN    : std_logic
"
)
)
)
*65 (Wire
uid 974,0
shape (OrthoPolyLine
uid 975,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 976,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 977,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,3000,1000"
st "CheckZ"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 978,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1200,4500,2200"
blo "0,1900"
tm "SignalTypeMgr"
)
)
on *66 (Net
uid 406,0
name "CheckZ"
type "std_logic"
orderNo 22
declText (MLText
uid 407,0
va (VaSet
)
xt "36000,31000,53400,32000"
st "SIGNAL CheckZ    : std_logic
"
)
)
)
*67 (Wire
uid 979,0
shape (OrthoPolyLine
uid 980,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 981,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 982,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,3000,1000"
st "CheckP"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 983,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1200,4500,2200"
blo "0,1900"
tm "SignalTypeMgr"
)
)
on *68 (Net
uid 413,0
name "CheckP"
type "std_logic"
orderNo 22
declText (MLText
uid 414,0
va (VaSet
)
xt "36000,29900,53400,30900"
st "SIGNAL CheckP    : std_logic
"
)
)
)
*69 (Wire
uid 984,0
shape (OrthoPolyLine
uid 985,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
sf 1
si 0
tg (WTG
uid 986,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 987,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,1000"
st "bit11"
blo "0,700"
tm "WireNameMgr"
)
s (Text
uid 988,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,1200,4500,2200"
blo "0,1900"
tm "SignalTypeMgr"
)
)
on *70 (Net
uid 942,0
name "bit11"
type "std_logic"
orderNo 31
declText (MLText
uid 943,0
va (VaSet
)
xt "36000,51900,53400,52900"
st "SIGNAL bit11     : std_logic
"
)
)
)
]
)
&29
&31
&33
&35
&37
&39
&41
&43
&45
&47
&49
&51
&53
&56
&58
&60
&62
&64
&66
&68
*71 (GlobalConnector
uid 420,0
shape (Circle
uid 421,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-10000,18000,-8000,20000"
radius 1000
)
name (Text
uid 422,0
va (VaSet
)
xt "-9300,18450,-8700,19550"
st "G"
blo "-9300,19250"
)
)
*72 (PortIoIn
uid 423,0
shape (CompositeShape
uid 424,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 425,0
sl 0
xt "-9375,11000,-8625,12500"
)
(Line
uid 426,0
sl 0
xt "-9000,12500,-9000,13000"
pts [
"-9000,12500"
"-9000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 427,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 428,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "-9500,8500,-8500,10000"
st "clk"
ju 2
blo "-9200,10000"
tm "WireNameMgr"
)
)
)
*73 (Net
uid 436,0
name "clk"
type "std_logic"
orderNo 29
declText (MLText
uid 437,0
va (VaSet
)
xt "36000,23200,49200,24200"
st "clk       : std_logic
"
)
)
*74 (Net
uid 649,0
name "MWRITEL_L"
type "std_logic"
orderNo 2
declText (MLText
uid 650,0
va (VaSet
)
xt "36000,45300,53400,46300"
st "SIGNAL MWRITEL_L : std_logic
"
)
)
*75 (Net
uid 651,0
name "MWRITEH_L"
type "std_logic"
orderNo 30
declText (MLText
uid 652,0
va (VaSet
)
xt "36000,44200,53400,45200"
st "SIGNAL MWRITEH_L : std_logic
"
)
)
&70
*76 (Wire
uid 91,0
shape (OrthoPolyLine
uid 92,0
va (VaSet
vasetType 3
)
xt "-9000,34000,0,46000"
pts [
"0,34000"
"-9000,34000"
"-9000,46000"
]
)
start &12
end &14
sat 2
eat 1
sf 1
si 0
tg (WTG
uid 97,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 98,0
va (VaSet
font "courier,8,0"
)
xt "-6000,32900,-2500,33900"
st "MREAD_L"
blo "-6000,33600"
tm "WireNameMgr"
)
s (Text
uid 99,0
va (VaSet
font "courier,8,0"
)
xt "-6000,34100,-1500,35100"
st "std_logic"
blo "-6000,34800"
tm "SignalTypeMgr"
)
)
on &18
)
*77 (Wire
uid 102,0
shape (OrthoPolyLine
uid 103,0
va (VaSet
vasetType 3
)
xt "-14000,27000,0,46000"
pts [
"0,27000"
"-14000,27000"
"-14000,46000"
]
)
start &12
end &14
sat 2
eat 1
sf 1
si 0
tg (WTG
uid 108,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 109,0
va (VaSet
font "courier,8,0"
)
xt "-6000,25900,-1500,26900"
st "MWRITEL_L"
blo "-6000,26600"
tm "WireNameMgr"
)
s (Text
uid 110,0
va (VaSet
font "courier,8,0"
)
xt "-6000,27100,-1500,28100"
st "std_logic"
blo "-6000,27800"
tm "SignalTypeMgr"
)
)
on &74
)
*78 (Wire
uid 170,0
optionalChildren [
*79 (BdJunction
uid 197,0
ps "OnConnectorStrategy"
shape (Circle
uid 198,0
va (VaSet
vasetType 1
)
xt "13600,27600,14400,28400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 171,0
va (VaSet
vasetType 3
)
xt "8000,28000,21000,28000"
pts [
"21000,28000"
"8000,28000"
]
)
start &19
end &12
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 174,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 175,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,26900,17500,27900"
st "RESET_L"
blo "14000,27600"
tm "WireNameMgr"
)
s (Text
uid 176,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,28100,18500,29100"
blo "14000,28800"
tm "SignalTypeMgr"
)
)
on &21
)
*80 (Wire
uid 179,0
shape (OrthoPolyLine
uid 180,0
va (VaSet
vasetType 3
)
xt "8000,34000,21000,34000"
pts [
"21000,34000"
"8000,34000"
]
)
start &20
end &12
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 183,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 184,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,32900,17500,33900"
st "START_H"
blo "14000,33600"
tm "WireNameMgr"
)
s (Text
uid 185,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,34100,18500,35100"
blo "14000,34800"
tm "SignalTypeMgr"
)
)
on &22
)
*81 (Wire
uid 190,0
optionalChildren [
*82 (BdJunction
uid 206,0
ps "OnConnectorStrategy"
shape (Circle
uid 207,0
va (VaSet
vasetType 1
)
xt "13600,47600,14400,48400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 191,0
va (VaSet
vasetType 3
)
xt "-7000,28000,14000,48000"
pts [
"14000,28000"
"14000,48000"
"-7000,48000"
]
)
start &79
end &14
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 194,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 195,0
va (VaSet
font "courier,8,0"
)
xt "-5000,47000,-1500,48000"
st "RESET_L"
blo "-5000,47700"
tm "WireNameMgr"
)
s (Text
uid 196,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-5000,48200,-500,49200"
blo "-5000,48900"
tm "SignalTypeMgr"
)
)
on &21
)
*83 (Wire
uid 199,0
shape (OrthoPolyLine
uid 200,0
va (VaSet
vasetType 3
)
xt "14000,48000,20000,48000"
pts [
"14000,48000"
"20000,48000"
]
)
start &82
end &16
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 203,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
font "courier,8,0"
)
xt "15000,47000,18500,48000"
st "RESET_L"
blo "15000,47700"
tm "WireNameMgr"
)
s (Text
uid 205,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "15000,48200,19500,49200"
blo "15000,48900"
tm "SignalTypeMgr"
)
)
on &21
)
*84 (Wire
uid 210,0
shape (OrthoPolyLine
uid 211,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,55000,20000,55000"
pts [
"20000,55000"
"-7000,55000"
]
)
start &16
end &14
sat 2
eat 1
sty 1
sf 1
si 0
tg (WTG
uid 216,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 217,0
va (VaSet
font "courier,8,0"
)
xt "7000,53900,10500,54900"
st "ADDRESS"
blo "7000,54600"
tm "WireNameMgr"
)
s (Text
uid 218,0
va (VaSet
font "courier,8,0"
)
xt "7000,55100,11500,56100"
st "LC3b_word"
blo "7000,55800"
tm "SignalTypeMgr"
)
)
on &26
)
*85 (Wire
uid 221,0
shape (OrthoPolyLine
uid 222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,52000,20000,52000"
pts [
"20000,52000"
"-7000,52000"
]
)
start &16
end &14
sat 2
eat 1
sty 1
sf 1
si 0
tg (WTG
uid 227,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 228,0
va (VaSet
font "courier,8,0"
)
xt "7000,50900,10500,51900"
st "DATAOUT"
blo "7000,51600"
tm "WireNameMgr"
)
s (Text
uid 229,0
va (VaSet
font "courier,8,0"
)
xt "7000,52100,11500,53100"
st "LC3b_word"
blo "7000,52800"
tm "SignalTypeMgr"
)
)
on &23
)
*86 (Wire
uid 234,0
shape (OrthoPolyLine
uid 235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,50000,20000,50000"
pts [
"-7000,50000"
"20000,50000"
]
)
start &14
end &16
sat 2
eat 1
sty 1
sf 1
si 0
tg (WTG
uid 240,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 241,0
va (VaSet
font "courier,8,0"
)
xt "-5000,48900,-2000,49900"
st "DATAIN"
blo "-5000,49600"
tm "WireNameMgr"
)
s (Text
uid 242,0
va (VaSet
font "courier,8,0"
)
xt "-5000,50100,-500,51100"
st "LC3b_word"
blo "-5000,50800"
tm "SignalTypeMgr"
)
)
on &24
)
*87 (Wire
uid 247,0
shape (OrthoPolyLine
uid 248,0
va (VaSet
vasetType 3
)
xt "-11000,32000,0,46000"
pts [
"-11000,46000"
"-11000,32000"
"0,32000"
]
)
start &14
end &12
sat 2
eat 1
sf 1
si 0
tg (WTG
uid 253,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 254,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "-12100,41000,-11100,44500"
st "MRESP_H"
blo "-11400,44500"
tm "WireNameMgr"
)
s (Text
uid 255,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "-10900,40000,-9900,44500"
st "std_logic"
blo "-10200,44500"
tm "SignalTypeMgr"
)
)
on &25
)
*88 (Bundle
uid 261,0
shape (OrthoPolyLine
uid 262,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
xt "2000,36000,22000,46000"
pts [
"2000,36000"
"2000,43000"
"22000,43000"
"22000,46000"
]
)
start &12
end &16
sat 2
eat 1
textGroup (BiTextGroup
uid 267,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 268,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "900,35500,1900,41500"
st "Control_out"
blo "1600,41500"
tm "BundleNameMgr"
)
second (MLText
uid 269,0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2100,-14000,3000,41500"
st "(ALUMuxSel,ALUop,LoadIR,LoadMAR,LoadMDR,LoadNZP,LoadPC,MARMuxSel,MDRMuxSel,PCMuxSel,RFMuxSel,RegWrite,StoreSR)"
tm "BundleContentsMgr"
)
)
bundleNet &27
)
*89 (Bundle
uid 271,0
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
xt "6000,36000,26000,46000"
pts [
"26000,46000"
"26000,40000"
"6000,40000"
"6000,36000"
]
)
start &16
end &12
sat 2
eat 1
textGroup (BiTextGroup
uid 277,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 278,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "24900,36000,25900,44500"
st "Control_feedback"
blo "25600,44500"
tm "BundleNameMgr"
)
second (MLText
uid 279,0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "26100,23500,27000,44500"
st "(CheckN,CheckP,CheckZ,Opcode,bit11,n,p,z)"
tm "BundleContentsMgr"
)
)
bundleNet &54
)
*90 (Wire
uid 431,0
shape (OrthoPolyLine
uid 432,0
va (VaSet
vasetType 3
)
xt "-9000,13000,-9000,18000"
pts [
"-9000,13000"
"-9000,18000"
]
)
start &72
end &71
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 433,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 434,0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-10100,18000,-9100,19500"
st "clk"
blo "-9400,19500"
tm "WireNameMgr"
)
s (Text
uid 435,0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-8900,15000,-7900,19500"
blo "-8200,19500"
tm "SignalTypeMgr"
)
)
on &73
)
*91 (Wire
uid 640,0
shape (OrthoPolyLine
uid 641,0
va (VaSet
vasetType 3
)
xt "-13000,30000,0,46000"
pts [
"0,30000"
"-13000,30000"
"-13000,46000"
]
)
start &12
end &14
sat 2
eat 1
sf 1
si 0
tg (WTG
uid 646,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 647,0
va (VaSet
font "courier,8,0"
)
xt "-6000,28900,-1500,29900"
st "MWRITEH_L"
blo "-6000,29600"
tm "WireNameMgr"
)
s (Text
uid 648,0
va (VaSet
font "courier,8,0"
)
xt "-6000,30100,-1500,31100"
st "std_logic"
blo "-6000,30800"
tm "SignalTypeMgr"
)
)
on &75
)
&28
&30
&32
&34
&36
&38
&40
&42
&44
&46
&48
&50
&52
&55
&57
&59
&61
&63
&65
&67
&69
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *92 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
uid 43,0
va (VaSet
font "courier,10,1"
)
xt "17000,18000,24800,19200"
st "Package List"
blo "17000,18900"
)
*94 (MLText
uid 44,0
va (VaSet
)
xt "17000,19400,34400,25400"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

LIBRARY MP2_2;
USE MP2_2.LC3b_types.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
isHidden 1
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 46,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,0,32000,1200"
st "Compiler Directives"
blo "20000,900"
)
*96 (Text
uid 47,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,1400,33800,2600"
st "Pre-module directives:"
blo "20000,2300"
)
*97 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32000,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*98 (Text
uid 49,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,5200,34400,6400"
st "Post-module directives:"
blo "20000,6100"
)
*99 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*100 (Text
uid 51,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,6600,33800,7800"
st "End-module directives:"
blo "20000,7500"
)
*101 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,8000,20000,8000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "75,83,1099,836"
viewArea "-22980,7900,67272,59144"
cachedDiagramExtent "-15000,-14000,64800,58550"
lastUid 1340,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,10,1"
)
xt "1000,1000,4600,2200"
st "Panel0"
blo "1000,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (TriTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,1"
)
xt "850,2550,7150,4050"
st "<library>"
blo "850,3750"
tm "BdLibraryNameMgr"
)
second (Text
va (VaSet
font "courier,12,1"
)
xt "850,4250,5750,5750"
st "<block>"
blo "850,5450"
tm "BlkNameMgr"
)
third (Text
va (VaSet
font "courier,12,1"
)
xt "850,5950,2250,7450"
st "I0"
blo "850,7150"
tm "InstanceNameMgr"
)
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "850,12550,850,12550"
)
header ""
)
elements [
]
includeGenericsInHDL 1
)
gi *102 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-700,0,8700,10000"
)
ttg (TriTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,1"
)
xt "-200,2550,4700,4050"
st "Library"
blo "-200,3750"
)
second (Text
va (VaSet
font "courier,12,1"
)
xt "-200,4250,8200,5750"
st "MWComponent"
blo "-200,5450"
)
third (Text
va (VaSet
font "courier,12,1"
)
xt "-200,5950,1200,7450"
st "I0"
blo "-200,7150"
tm "SaCptInstNameMgr"
)
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7200,550,-7200,550"
)
header ""
)
elements [
]
includeGenericsInHDL 1
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-700,0,8700,10000"
)
ttg (TriTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,1"
)
xt "-200,2550,4700,4050"
st "Library"
blo "-200,3750"
)
second (Text
va (VaSet
font "courier,12,1"
)
xt "-200,4250,8200,5750"
st "SaComponent"
blo "-200,5450"
)
third (Text
va (VaSet
font "courier,12,1"
)
xt "-200,5950,1200,7450"
st "I0"
blo "-200,7150"
tm "SaCptInstNameMgr"
)
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7200,550,-7200,550"
)
header ""
)
elements [
]
includeGenericsInHDL 1
)
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1400,0,9400,10000"
)
ttg (TriTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,1"
)
xt "-900,2550,4000,4050"
st "Library"
blo "-900,3750"
)
second (Text
va (VaSet
font "courier,12,1"
)
xt "-900,4250,8900,5750"
st "VhdlComponent"
blo "-900,5450"
)
third (Text
va (VaSet
font "courier,12,1"
)
xt "-900,5950,500,7450"
st "I0"
blo "-900,7150"
tm "InstanceNameMgr"
)
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7900,550,-7900,550"
)
header ""
)
elements [
]
includeGenericsInHDL 1
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2450,0,10450,10000"
)
ttg (TriTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,1"
)
xt "-1950,2550,2950,4050"
st "Library"
blo "-1950,3750"
)
second (Text
va (VaSet
font "courier,12,1"
)
xt "-1950,4250,9950,5750"
st "VerilogComponent"
blo "-1950,5450"
)
third (Text
va (VaSet
font "courier,12,1"
)
xt "-1950,5950,-550,7450"
st "I0"
blo "-1950,7150"
tm "InstanceNameMgr"
)
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8950,550,-8950,550"
)
header ""
)
elements [
]
includeGenericsInHDL 1
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "courier,12,1"
)
xt "2950,3400,5050,4900"
st "eb1"
blo "2950,4600"
tm "HdlTextNameMgr"
)
*104 (Text
va (VaSet
font "courier,12,1"
)
xt "2950,5100,3650,6600"
st "1"
blo "2950,6300"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2600,1200"
st "
Text"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-550,300,550"
st "G"
blo "-300,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-625,625,875,1375"
)
(Line
sl 0
ro 270
xt "875,1000,1375,1000"
pts [
"875,1000"
"1375,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
ju 2
blo "0,0"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-125,625,1375,1375"
)
(Line
sl 0
ro 270
xt "-625,1000,-125,1000"
pts [
"-625,1000"
"-125,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
blo "0,0"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,0,2000,750"
)
(Line
sl 0
xt "0,375,500,375"
pts [
"0,375"
"500,375"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
blo "0,0"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,0,2000,750"
)
(Line
sl 0
xt "0,375,500,375"
pts [
"0,375"
"500,375"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
blo "0,0"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,1000"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,8,0"
)
xt "0,1200,4500,2200"
st "std_logic"
blo "0,1900"
tm "SignalTypeMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,1000"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,8,0"
)
xt "0,1200,15000,2200"
st "std_logic_vector(15 DOWNTO 0)"
blo "0,1900"
tm "SignalTypeMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,1000"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,1200,1000,2100"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5400,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1300,10800,2300"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1200,17400,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1550"
)
num (Text
va (VaSet
)
xt "250,250,850,1350"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
font "courier,10,1"
)
xt "10600,20000,22000,21200"
st "Frame Declarations"
blo "10600,20900"
)
*106 (MLText
va (VaSet
)
xt "10600,21400,10600,21400"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1200,10800,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1550"
)
num (Text
va (VaSet
)
xt "250,250,850,1350"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "courier,10,1"
)
xt "10600,20000,22000,21200"
st "Frame Declarations"
blo "10600,20900"
)
*108 (MLText
va (VaSet
)
xt "10600,21400,10600,21400"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
n "Port"
t ""
o 0
r 0
d 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1750"
st "Port"
blo "0,1450"
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
n "Port"
t ""
m 3
o 0
r 0
d 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1750"
st "Port"
blo "0,1450"
)
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,10,1"
)
xt "34000,18600,41800,19800"
st "Declarations"
blo "34000,19500"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,10,1"
)
xt "34000,19800,37600,21000"
st "Ports:"
blo "34000,20700"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "34000,18600,39400,19800"
st "Pre User:"
blo "34000,19500"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "34000,18600,34000,18600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,10,1"
)
xt "34000,24300,44200,25500"
st "Diagram Signals:"
blo "34000,25200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "34000,18600,40600,19800"
st "Post User:"
blo "34000,19500"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "34000,18600,34000,18600"
tm "BdDeclarativeTextMgr"
)
)
)
