0.7
2020.1
May 27 2020
20:09:33
E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new/Tester.v,1667820191,verilog,,,,Tester,,,,,,,,
E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sources_1/new/LFSR.v,1667820607,verilog,,E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new/Tester.v,,LFSR,,,,,,,,
