{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 17:00:57 2022 " "Info: Processing started: Fri Mar 25 17:00:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shifter_8 -c shifter_8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shifter_8 -c shifter_8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "DM Q1 14.032 ns Longest " "Info: Longest tpd from source pin \"DM\" to destination pin \"Q1\" is 14.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns DM 1 PIN PIN_44 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_44; Fanout = 8; PIN Node = 'DM'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DM } "NODE_NAME" } } { "shifter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/shifter_8/shifter_8.bdf" { { 280 88 256 296 "DM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.158 ns) + CELL(0.624 ns) 7.777 ns shifter_4:inst1\|inst11~6 2 COMB LCCOMB_X1_Y8_N0 1 " "Info: 2: + IC(6.158 ns) + CELL(0.624 ns) = 7.777 ns; Loc. = LCCOMB_X1_Y8_N0; Fanout = 1; COMB Node = 'shifter_4:inst1\|inst11~6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.782 ns" { DM shifter_4:inst1|inst11~6 } "NODE_NAME" } } { "shifter_4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/shifter_8/shifter_4.bdf" { { 424 624 688 472 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 8.340 ns shifter_4:inst1\|inst11 3 COMB LCCOMB_X1_Y8_N18 1 " "Info: 3: + IC(0.357 ns) + CELL(0.206 ns) = 8.340 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 1; COMB Node = 'shifter_4:inst1\|inst11'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { shifter_4:inst1|inst11~6 shifter_4:inst1|inst11 } "NODE_NAME" } } { "shifter_4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/shifter_8/shifter_4.bdf" { { 424 624 688 472 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.406 ns) + CELL(3.286 ns) 14.032 ns Q1 4 PIN PIN_67 0 " "Info: 4: + IC(2.406 ns) + CELL(3.286 ns) = 14.032 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'Q1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.692 ns" { shifter_4:inst1|inst11 Q1 } "NODE_NAME" } } { "shifter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/shifter_8/shifter_8.bdf" { { 384 560 736 400 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.111 ns ( 36.42 % ) " "Info: Total cell delay = 5.111 ns ( 36.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.921 ns ( 63.58 % ) " "Info: Total interconnect delay = 8.921 ns ( 63.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.032 ns" { DM shifter_4:inst1|inst11~6 shifter_4:inst1|inst11 Q1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.032 ns" { DM {} DM~combout {} shifter_4:inst1|inst11~6 {} shifter_4:inst1|inst11 {} Q1 {} } { 0.000ns 0.000ns 6.158ns 0.357ns 2.406ns } { 0.000ns 0.995ns 0.624ns 0.206ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 17:00:57 2022 " "Info: Processing ended: Fri Mar 25 17:00:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
