

================================================================
== Vitis HLS Report for 'AddRoundKey'
================================================================
* Date:           Sat May 31 00:10:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.607 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- AddRoundKey_label0  |       16|       16|         4|          -|          -|     4|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/aes/aes_key.c:448]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statemt, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n"   --->   Operation 8 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %n_read, i2 0"   --->   Operation 9 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln448 = store i3 0, i3 %j" [data/benchmarks/aes/aes_key.c:448]   --->   Operation 10 'store' 'store_ln448' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln469 = br void %for.inc" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 11 'br' 'br_ln469' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%j_8 = load i3 %j" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 12 'load' 'j_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.57ns)   --->   "%icmp_ln469 = icmp_eq  i3 %j_8, i3 4" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 13 'icmp' 'icmp_ln469' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.57ns)   --->   "%add_ln469 = add i3 %j_8, i3 1" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 14 'add' 'add_ln469' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln469 = br i1 %icmp_ln469, void %for.inc.split, void %for.end" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 15 'br' 'br_ln469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln469 = zext i3 %j_8" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 16 'zext' 'zext_ln469' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln471 = add i6 %zext_ln469, i6 %mul" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 17 'add' 'add_ln471' <Predicate = (!icmp_ln469)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln471 = zext i6 %add_ln471" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 18 'zext' 'zext_ln471' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln471_3 = zext i6 %add_ln471" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 19 'zext' 'zext_ln471_3' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%word_addr = getelementptr i32 %word, i64 0, i64 %zext_ln471" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 20 'getelementptr' 'word_addr' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln472 = add i8 %zext_ln471_3, i8 120" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 21 'add' 'add_ln472' <Predicate = (!icmp_ln469)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln472_1 = zext i8 %add_ln472" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 22 'zext' 'zext_ln472_1' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%word_addr_13 = getelementptr i32 %word, i64 0, i64 %zext_ln472_1" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 23 'getelementptr' 'word_addr_13' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.19ns)   --->   "%word_load = load i9 %word_addr" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 24 'load' 'word_load' <Predicate = (!icmp_ln469)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln471 = trunc i3 %j_8" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 25 'trunc' 'trunc_ln471' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln471, i2 0" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln471_1 = zext i4 %shl_ln" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 27 'zext' 'zext_ln471_1' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%statemt_addr = getelementptr i32 %statemt, i64 0, i64 %zext_ln471_1" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 28 'getelementptr' 'statemt_addr' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.69ns)   --->   "%statemt_load = load i5 %statemt_addr" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 29 'load' 'statemt_load' <Predicate = (!icmp_ln469)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 30 [2/2] (1.19ns)   --->   "%word_load_10 = load i9 %word_addr_13" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 30 'load' 'word_load_10' <Predicate = (!icmp_ln469)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln472 = or i4 %shl_ln, i4 1" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 31 'or' 'or_ln472' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln472 = zext i4 %or_ln472" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 32 'zext' 'zext_ln472' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%statemt_addr_49 = getelementptr i32 %statemt, i64 0, i64 %zext_ln472" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 33 'getelementptr' 'statemt_addr_49' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.69ns)   --->   "%statemt_load_41 = load i5 %statemt_addr_49" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 34 'load' 'statemt_load_41' <Predicate = (!icmp_ln469)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln448 = store i3 %add_ln469, i3 %j" [data/benchmarks/aes/aes_key.c:448]   --->   Operation 35 'store' 'store_ln448' <Predicate = (!icmp_ln469)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln469)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln471_2 = zext i6 %add_ln471" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 37 'zext' 'zext_ln471_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.71ns)   --->   "%add_ln473 = add i9 %zext_ln471_2, i9 240" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 38 'add' 'add_ln473' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln473_1 = zext i9 %add_ln473" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 39 'zext' 'zext_ln473_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%word_addr_14 = getelementptr i32 %word, i64 0, i64 %zext_ln473_1" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 40 'getelementptr' 'word_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.71ns)   --->   "%add_ln474 = add i9 %zext_ln471_2, i9 360" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 41 'add' 'add_ln474' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln474_1 = zext i9 %add_ln474" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 42 'zext' 'zext_ln474_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%word_addr_15 = getelementptr i32 %word, i64 0, i64 %zext_ln474_1" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 43 'getelementptr' 'word_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (1.19ns)   --->   "%word_load = load i9 %word_addr" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 44 'load' 'word_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 45 [1/2] (0.69ns)   --->   "%statemt_load = load i5 %statemt_addr" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 45 'load' 'statemt_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 46 [1/1] (0.21ns)   --->   "%xor_ln471 = xor i32 %statemt_load, i32 %word_load" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 46 'xor' 'xor_ln471' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (1.19ns)   --->   "%word_load_10 = load i9 %word_addr_13" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 47 'load' 'word_load_10' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 48 [1/2] (0.69ns)   --->   "%statemt_load_41 = load i5 %statemt_addr_49" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 48 'load' 'statemt_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (0.21ns)   --->   "%xor_ln472 = xor i32 %statemt_load_41, i32 %word_load_10" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 49 'xor' 'xor_ln472' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (1.19ns)   --->   "%word_load_11 = load i9 %word_addr_14" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 50 'load' 'word_load_11' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln473 = or i4 %shl_ln, i4 2" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 51 'or' 'or_ln473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln473 = zext i4 %or_ln473" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 52 'zext' 'zext_ln473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%statemt_addr_50 = getelementptr i32 %statemt, i64 0, i64 %zext_ln473" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 53 'getelementptr' 'statemt_addr_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.69ns)   --->   "%statemt_load_42 = load i5 %statemt_addr_50" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 54 'load' 'statemt_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 55 [2/2] (1.19ns)   --->   "%word_load_12 = load i9 %word_addr_15" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 55 'load' 'word_load_12' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln474 = or i4 %shl_ln, i4 3" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 56 'or' 'or_ln474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln474 = zext i4 %or_ln474" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 57 'zext' 'zext_ln474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%statemt_addr_51 = getelementptr i32 %statemt, i64 0, i64 %zext_ln474" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 58 'getelementptr' 'statemt_addr_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (0.69ns)   --->   "%statemt_load_43 = load i5 %statemt_addr_51" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 59 'load' 'statemt_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln471 = store i32 %xor_ln471, i5 %statemt_addr" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 60 'store' 'store_ln471' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 61 [1/1] (0.69ns)   --->   "%store_ln472 = store i32 %xor_ln472, i5 %statemt_addr_49" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 61 'store' 'store_ln472' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 62 [1/2] (1.19ns)   --->   "%word_load_11 = load i9 %word_addr_14" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 62 'load' 'word_load_11' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 63 [1/2] (0.69ns)   --->   "%statemt_load_42 = load i5 %statemt_addr_50" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 63 'load' 'statemt_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 64 [1/1] (0.21ns)   --->   "%xor_ln473 = xor i32 %statemt_load_42, i32 %word_load_11" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 64 'xor' 'xor_ln473' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/2] (1.19ns)   --->   "%word_load_12 = load i9 %word_addr_15" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 65 'load' 'word_load_12' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 66 [1/2] (0.69ns)   --->   "%statemt_load_43 = load i5 %statemt_addr_51" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 66 'load' 'statemt_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 67 [1/1] (0.21ns)   --->   "%xor_ln474 = xor i32 %statemt_load_43, i32 %word_load_12" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 67 'xor' 'xor_ln474' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln448 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [data/benchmarks/aes/aes_key.c:448]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln448' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln475 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/aes/aes_key.c:475]   --->   Operation 69 'specloopname' 'specloopname_ln475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.69ns)   --->   "%store_ln473 = store i32 %xor_ln473, i5 %statemt_addr_50" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 70 'store' 'store_ln473' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 71 [1/1] (0.69ns)   --->   "%store_ln474 = store i32 %xor_ln474, i5 %statemt_addr_51" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 71 'store' 'store_ln474' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln469 = br void %for.inc" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 72 'br' 'br_ln469' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ statemt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ word]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 011111]
specinterface_ln0       (specinterface    ) [ 000000]
n_read                  (read             ) [ 000000]
mul                     (bitconcatenate   ) [ 001111]
store_ln448             (store            ) [ 000000]
br_ln469                (br               ) [ 000000]
j_8                     (load             ) [ 000000]
icmp_ln469              (icmp             ) [ 001111]
add_ln469               (add              ) [ 000000]
br_ln469                (br               ) [ 000000]
zext_ln469              (zext             ) [ 000000]
add_ln471               (add              ) [ 000100]
zext_ln471              (zext             ) [ 000000]
zext_ln471_3            (zext             ) [ 000000]
word_addr               (getelementptr    ) [ 000100]
add_ln472               (add              ) [ 000000]
zext_ln472_1            (zext             ) [ 000000]
word_addr_13            (getelementptr    ) [ 000100]
trunc_ln471             (trunc            ) [ 000000]
shl_ln                  (bitconcatenate   ) [ 000100]
zext_ln471_1            (zext             ) [ 000000]
statemt_addr            (getelementptr    ) [ 000110]
or_ln472                (or               ) [ 000000]
zext_ln472              (zext             ) [ 000000]
statemt_addr_49         (getelementptr    ) [ 000110]
store_ln448             (store            ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
zext_ln471_2            (zext             ) [ 000000]
add_ln473               (add              ) [ 000000]
zext_ln473_1            (zext             ) [ 000000]
word_addr_14            (getelementptr    ) [ 000010]
add_ln474               (add              ) [ 000000]
zext_ln474_1            (zext             ) [ 000000]
word_addr_15            (getelementptr    ) [ 000010]
word_load               (load             ) [ 000000]
statemt_load            (load             ) [ 000000]
xor_ln471               (xor              ) [ 000010]
word_load_10            (load             ) [ 000000]
statemt_load_41         (load             ) [ 000000]
xor_ln472               (xor              ) [ 000010]
or_ln473                (or               ) [ 000000]
zext_ln473              (zext             ) [ 000000]
statemt_addr_50         (getelementptr    ) [ 000011]
or_ln474                (or               ) [ 000000]
zext_ln474              (zext             ) [ 000000]
statemt_addr_51         (getelementptr    ) [ 000011]
store_ln471             (store            ) [ 000000]
store_ln472             (store            ) [ 000000]
word_load_11            (load             ) [ 000000]
statemt_load_42         (load             ) [ 000000]
xor_ln473               (xor              ) [ 000001]
word_load_12            (load             ) [ 000000]
statemt_load_43         (load             ) [ 000000]
xor_ln474               (xor              ) [ 000001]
speclooptripcount_ln448 (speclooptripcount) [ 000000]
specloopname_ln475      (specloopname     ) [ 000000]
store_ln473             (store            ) [ 000000]
store_ln474             (store            ) [ 000000]
br_ln469                (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="statemt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="statemt"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="word">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="n_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="4" slack="0"/>
<pin id="61" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="word_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="word_addr_13_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_addr_13/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
<pin id="86" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="word_load/2 word_load_10/2 word_load_11/3 word_load_12/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="statemt_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="statemt_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="1"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="5" slack="1"/>
<pin id="101" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
<pin id="103" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="statemt_load/2 statemt_load_41/2 statemt_load_42/3 statemt_load_43/3 store_ln471/4 store_ln472/4 store_ln473/5 store_ln474/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="statemt_addr_49_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="statemt_addr_49/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="word_addr_14_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_addr_14/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="word_addr_15_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="9" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_addr_15/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="statemt_addr_50_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="statemt_addr_50/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="statemt_addr_51_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="statemt_addr_51/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln471/3 xor_ln473/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln472/3 xor_ln474/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln471 xor_ln473 "/>
</bind>
</comp>

<comp id="163" class="1005" name="reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln472 xor_ln474 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mul_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln448_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln448/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="j_8_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="1"/>
<pin id="183" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_8/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln469_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln469/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln469_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln469/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln469_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln469/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln471_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="1"/>
<pin id="203" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln471/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln471_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln471/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln471_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln471_3/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln472_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln472/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln472_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln472_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln471_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln471/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="shl_ln_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="2" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln471_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln471_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_ln472_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln472/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln472_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln472/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln448_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="1"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln448/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln471_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="1"/>
<pin id="260" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln471_2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln473_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="0"/>
<pin id="264" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln473/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln473_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln473_1/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln474_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln474/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln474_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln474_1/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_ln473_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln473/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln473_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln473/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="or_ln474_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="1"/>
<pin id="295" dir="0" index="1" bw="3" slack="0"/>
<pin id="296" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln474/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln474_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln474/3 "/>
</bind>
</comp>

<comp id="303" class="1005" name="j_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="310" class="1005" name="mul_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="1"/>
<pin id="312" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="318" class="1005" name="add_ln471_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="1"/>
<pin id="320" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln471 "/>
</bind>
</comp>

<comp id="323" class="1005" name="word_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="1"/>
<pin id="325" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="word_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="word_addr_13_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="1"/>
<pin id="330" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="word_addr_13 "/>
</bind>
</comp>

<comp id="333" class="1005" name="shl_ln_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="339" class="1005" name="statemt_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="1"/>
<pin id="341" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="statemt_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="statemt_addr_49_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="1"/>
<pin id="346" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="statemt_addr_49 "/>
</bind>
</comp>

<comp id="349" class="1005" name="word_addr_14_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="1"/>
<pin id="351" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="word_addr_14 "/>
</bind>
</comp>

<comp id="354" class="1005" name="word_addr_15_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="1"/>
<pin id="356" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="word_addr_15 "/>
</bind>
</comp>

<comp id="359" class="1005" name="statemt_addr_50_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="statemt_addr_50 "/>
</bind>
</comp>

<comp id="364" class="1005" name="statemt_addr_51_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="1"/>
<pin id="366" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="statemt_addr_51 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="87"><net_src comp="64" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="88" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="105"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="114" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="137"><net_src comp="121" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="150"><net_src comp="95" pin="7"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="78" pin="7"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="95" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="78" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="146" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="95" pin=4"/></net>

<net id="166"><net_src comp="152" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="58" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="181" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="213"><net_src comp="200" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="228"><net_src comp="181" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="246"><net_src comp="229" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="257"><net_src comp="190" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="276"><net_src comp="258" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="306"><net_src comp="54" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="313"><net_src comp="168" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="321"><net_src comp="200" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="326"><net_src comp="64" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="331"><net_src comp="71" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="336"><net_src comp="229" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="342"><net_src comp="88" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="347"><net_src comp="106" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="352"><net_src comp="114" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="357"><net_src comp="121" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="362"><net_src comp="129" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="367"><net_src comp="138" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: statemt | {4 5 }
 - Input state : 
	Port: AddRoundKey : statemt | {2 3 4 }
	Port: AddRoundKey : n | {1 }
	Port: AddRoundKey : word | {2 3 4 }
  - Chain level:
	State 1
		store_ln448 : 1
	State 2
		icmp_ln469 : 1
		add_ln469 : 1
		br_ln469 : 2
		zext_ln469 : 1
		add_ln471 : 2
		zext_ln471 : 3
		zext_ln471_3 : 3
		word_addr : 4
		add_ln472 : 4
		zext_ln472_1 : 5
		word_addr_13 : 6
		word_load : 5
		trunc_ln471 : 1
		shl_ln : 2
		zext_ln471_1 : 3
		statemt_addr : 4
		statemt_load : 5
		word_load_10 : 7
		or_ln472 : 3
		zext_ln472 : 3
		statemt_addr_49 : 4
		statemt_load_41 : 5
		store_ln448 : 2
	State 3
		add_ln473 : 1
		zext_ln473_1 : 2
		word_addr_14 : 3
		add_ln474 : 1
		zext_ln474_1 : 2
		word_addr_15 : 3
		xor_ln471 : 1
		xor_ln472 : 1
		word_load_11 : 4
		statemt_addr_50 : 1
		statemt_load_42 : 2
		word_load_12 : 4
		statemt_addr_51 : 1
		statemt_load_43 : 2
	State 4
		xor_ln473 : 1
		xor_ln474 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln469_fu_190  |    0    |    10   |
|          |   add_ln471_fu_200  |    0    |    13   |
|    add   |   add_ln472_fu_214  |    0    |    15   |
|          |   add_ln473_fu_261  |    0    |    16   |
|          |   add_ln474_fu_272  |    0    |    16   |
|----------|---------------------|---------|---------|
|    xor   |      grp_fu_146     |    0    |    32   |
|          |      grp_fu_152     |    0    |    32   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln469_fu_184  |    0    |    10   |
|----------|---------------------|---------|---------|
|   read   |  n_read_read_fu_58  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|      mul_fu_168     |    0    |    0    |
|          |    shl_ln_fu_229    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln469_fu_196  |    0    |    0    |
|          |  zext_ln471_fu_205  |    0    |    0    |
|          | zext_ln471_3_fu_210 |    0    |    0    |
|          | zext_ln472_1_fu_220 |    0    |    0    |
|          | zext_ln471_1_fu_237 |    0    |    0    |
|   zext   |  zext_ln472_fu_248  |    0    |    0    |
|          | zext_ln471_2_fu_258 |    0    |    0    |
|          | zext_ln473_1_fu_267 |    0    |    0    |
|          | zext_ln474_1_fu_278 |    0    |    0    |
|          |  zext_ln473_fu_288  |    0    |    0    |
|          |  zext_ln474_fu_298  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln471_fu_225 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   or_ln472_fu_242   |    0    |    0    |
|    or    |   or_ln473_fu_283   |    0    |    0    |
|          |   or_ln474_fu_293   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   144   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln471_reg_318   |    6   |
|       j_reg_303       |    3   |
|      mul_reg_310      |    6   |
|        reg_158        |   32   |
|        reg_163        |   32   |
|     shl_ln_reg_333    |    4   |
|statemt_addr_49_reg_344|    5   |
|statemt_addr_50_reg_359|    5   |
|statemt_addr_51_reg_364|    5   |
|  statemt_addr_reg_339 |    5   |
|  word_addr_13_reg_328 |    9   |
|  word_addr_14_reg_349 |    9   |
|  word_addr_15_reg_354 |    9   |
|   word_addr_reg_323   |    9   |
+-----------------------+--------+
|         Total         |   139  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_78 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_95 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_95 |  p2  |   4  |   0  |    0   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   || 1.81086 ||    80   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   144  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   80   |
|  Register |    -   |   139  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   139  |   224  |
+-----------+--------+--------+--------+
