Reading OpenROAD database at '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/41-openroad-repairantennas/1-diodeinsertion/mult.odb'…
Reading library file at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.25
[INFO] Setting input delay to: 1.25
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult
Die area:                 ( 0 0 ) ( 111635 122355 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     749
Number of terminals:      36
Number of snets:          2
Number of nets:           555

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 130.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 17271.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 2580.
[INFO DRT-0033] via shape region query size = 185.
[INFO DRT-0033] met2 shape region query size = 123.
[INFO DRT-0033] via2 shape region query size = 148.
[INFO DRT-0033] met3 shape region query size = 133.
[INFO DRT-0033] via3 shape region query size = 148.
[INFO DRT-0033] met4 shape region query size = 41.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 424 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 124 unique inst patterns.
[INFO DRT-0084]   Complete 331 groups.
#scanned instances     = 749
#unique  instances     = 130
#stdCellGenAp          = 3343
#stdCellValidPlanarAp  = 8
#stdCellValidViaAp     = 2610
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1720
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:09, memory = 139.81 (MB), peak = 139.81 (MB)

[INFO DRT-0157] Number of guides:     3120

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 16 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 17 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1205.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 856.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 384.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 29.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1589 vertical wires in 1 frboxes and 885 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 93 vertical wires in 1 frboxes and 221 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.02 (MB), peak = 146.02 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.02 (MB), peak = 146.02 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 167.37 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 167.99 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 169.16 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 156.63 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:01, memory = 180.63 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:03, memory = 162.09 (MB).
    Completing 70% with 76 violations.
    elapsed time = 00:00:03, memory = 183.46 (MB).
    Completing 80% with 76 violations.
    elapsed time = 00:00:04, memory = 183.46 (MB).
    Completing 90% with 100 violations.
    elapsed time = 00:00:05, memory = 189.46 (MB).
    Completing 100% with 133 violations.
    elapsed time = 00:00:05, memory = 189.46 (MB).
[INFO DRT-0199]   Number of violations = 157.
Viol/Layer         li1   met1   met2   met3
Metal Spacing       13     29      5      7
Recheck              0     18      6      0
Short                0     78      1      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:06, memory = 519.59 (MB), peak = 519.59 (MB)
Total wire length = 8276 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4348 um.
Total wire length on LAYER met2 = 3719 um.
Total wire length on LAYER met3 = 208 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3178.
Up-via summary (total 3178):

-----------------------
 FR_MASTERSLICE       0
            li1    1648
           met1    1486
           met2      44
           met3       0
           met4       0
-----------------------
                   3178


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 157 violations.
    elapsed time = 00:00:00, memory = 527.34 (MB).
    Completing 20% with 157 violations.
    elapsed time = 00:00:00, memory = 527.84 (MB).
    Completing 30% with 157 violations.
    elapsed time = 00:00:00, memory = 529.09 (MB).
    Completing 40% with 157 violations.
    elapsed time = 00:00:00, memory = 529.22 (MB).
    Completing 50% with 141 violations.
    elapsed time = 00:00:00, memory = 262.81 (MB).
    Completing 60% with 141 violations.
    elapsed time = 00:00:03, memory = 262.81 (MB).
    Completing 70% with 131 violations.
    elapsed time = 00:00:03, memory = 275.93 (MB).
    Completing 80% with 131 violations.
    elapsed time = 00:00:04, memory = 275.93 (MB).
    Completing 90% with 129 violations.
    elapsed time = 00:00:06, memory = 275.93 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:00:06, memory = 275.93 (MB).
[INFO DRT-0199]   Number of violations = 88.
Viol/Layer        met1   met2   met3
Metal Spacing       16      4      3
Short               65      0      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:06, memory = 548.56 (MB), peak = 548.56 (MB)
Total wire length = 8208 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4339 um.
Total wire length on LAYER met2 = 3674 um.
Total wire length on LAYER met3 = 194 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3137.
Up-via summary (total 3137):

-----------------------
 FR_MASTERSLICE       0
            li1    1648
           met1    1450
           met2      39
           met3       0
           met4       0
-----------------------
                   3137


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 88 violations.
    elapsed time = 00:00:00, memory = 548.56 (MB).
    Completing 20% with 88 violations.
    elapsed time = 00:00:00, memory = 554.43 (MB).
    Completing 30% with 88 violations.
    elapsed time = 00:00:00, memory = 554.43 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:00:00, memory = 554.43 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:00:00, memory = 554.43 (MB).
    Completing 60% with 85 violations.
    elapsed time = 00:00:01, memory = 568.68 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:01, memory = 568.68 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:04, memory = 568.68 (MB).
    Completing 90% with 67 violations.
    elapsed time = 00:00:04, memory = 293.52 (MB).
    Completing 100% with 62 violations.
    elapsed time = 00:00:09, memory = 293.52 (MB).
[INFO DRT-0199]   Number of violations = 62.
Viol/Layer        met1   met2   met3
Metal Spacing       10      2      3
Short               47      0      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:09, memory = 568.89 (MB), peak = 568.89 (MB)
Total wire length = 8170 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4291 um.
Total wire length on LAYER met2 = 3690 um.
Total wire length on LAYER met3 = 188 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3142.
Up-via summary (total 3142):

-----------------------
 FR_MASTERSLICE       0
            li1    1648
           met1    1456
           met2      38
           met3       0
           met4       0
-----------------------
                   3142


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 62 violations.
    elapsed time = 00:00:00, memory = 568.89 (MB).
    Completing 20% with 62 violations.
    elapsed time = 00:00:00, memory = 568.89 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:00, memory = 568.89 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:03, memory = 568.89 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:03, memory = 296.82 (MB).
    Completing 60% with 43 violations.
    elapsed time = 00:00:04, memory = 296.82 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:04, memory = 296.82 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:05, memory = 296.82 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:06, memory = 296.82 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:06, memory = 296.82 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Metal Spacing        3
Short                5
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:06, memory = 568.69 (MB), peak = 568.89 (MB)
Total wire length = 8152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4140 um.
Total wire length on LAYER met2 = 3681 um.
Total wire length on LAYER met3 = 328 um.
Total wire length on LAYER met4 = 2 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3205.
Up-via summary (total 3205):

-----------------------
 FR_MASTERSLICE       0
            li1    1648
           met1    1469
           met2      86
           met3       2
           met4       0
-----------------------
                   3205


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 568.69 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 568.69 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 568.69 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 568.69 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 296.68 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 296.68 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 296.68 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 312.93 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:01, memory = 313.06 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 313.06 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 585.06 (MB), peak = 585.06 (MB)
Total wire length = 8152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4115 um.
Total wire length on LAYER met2 = 3682 um.
Total wire length on LAYER met3 = 352 um.
Total wire length on LAYER met4 = 2 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3208.
Up-via summary (total 3208):

-----------------------
 FR_MASTERSLICE       0
            li1    1648
           met1    1467
           met2      91
           met3       2
           met4       0
-----------------------
                   3208


[INFO DRT-0198] Complete detail routing.
Total wire length = 8152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4115 um.
Total wire length on LAYER met2 = 3682 um.
Total wire length on LAYER met3 = 352 um.
Total wire length on LAYER met4 = 2 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3208.
Up-via summary (total 3208):

-----------------------
 FR_MASTERSLICE       0
            li1    1648
           met1    1467
           met2      91
           met3       2
           met4       0
-----------------------
                   3208


[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:30, memory = 585.06 (MB), peak = 585.06 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                72     270.26
  Tap cell                                133     166.41
  Clock buffer                             10     232.72
  Timing Repair Buffer                     74     436.67
  Inverter                                 77     289.03
  Clock inverter                            6      68.82
  Sequential cell                          72    1801.73
  Multi-Input combinational cell          305    2044.46
  Total                                   749    5310.09
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/43-openroad-detailedrouting/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/43-openroad-detailedrouting/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/43-openroad-detailedrouting/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/43-openroad-detailedrouting/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/43-openroad-detailedrouting/mult.sdc'…
