
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//refer_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401830 <.init>:
  401830:	stp	x29, x30, [sp, #-16]!
  401834:	mov	x29, sp
  401838:	bl	402ef8 <sqrt@plt+0x1238>
  40183c:	ldp	x29, x30, [sp], #16
  401840:	ret

Disassembly of section .plt:

0000000000401850 <_Znam@plt-0x20>:
  401850:	stp	x16, x30, [sp, #-16]!
  401854:	adrp	x16, 431000 <_ZdlPvm@@Base+0x1675c>
  401858:	ldr	x17, [x16, #4088]
  40185c:	add	x16, x16, #0xff8
  401860:	br	x17
  401864:	nop
  401868:	nop
  40186c:	nop

0000000000401870 <_Znam@plt>:
  401870:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16]
  401878:	add	x16, x16, #0x0
  40187c:	br	x17

0000000000401880 <__fxstat@plt>:
  401880:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #8]
  401888:	add	x16, x16, #0x8
  40188c:	br	x17

0000000000401890 <fputs@plt>:
  401890:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #16]
  401898:	add	x16, x16, #0x10
  40189c:	br	x17

00000000004018a0 <memcpy@plt>:
  4018a0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #24]
  4018a8:	add	x16, x16, #0x18
  4018ac:	br	x17

00000000004018b0 <fread@plt>:
  4018b0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #32]
  4018b8:	add	x16, x16, #0x20
  4018bc:	br	x17

00000000004018c0 <tolower@plt>:
  4018c0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #40]
  4018c8:	add	x16, x16, #0x28
  4018cc:	br	x17

00000000004018d0 <ungetc@plt>:
  4018d0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #48]
  4018d8:	add	x16, x16, #0x30
  4018dc:	br	x17

00000000004018e0 <_ZSt9terminatev@plt>:
  4018e0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #56]
  4018e8:	add	x16, x16, #0x38
  4018ec:	br	x17

00000000004018f0 <isalnum@plt>:
  4018f0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #64]
  4018f8:	add	x16, x16, #0x40
  4018fc:	br	x17

0000000000401900 <strlen@plt>:
  401900:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #72]
  401908:	add	x16, x16, #0x48
  40190c:	br	x17

0000000000401910 <fprintf@plt>:
  401910:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #80]
  401918:	add	x16, x16, #0x50
  40191c:	br	x17

0000000000401920 <fileno@plt>:
  401920:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #88]
  401928:	add	x16, x16, #0x58
  40192c:	br	x17

0000000000401930 <__cxa_begin_catch@plt>:
  401930:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #96]
  401938:	add	x16, x16, #0x60
  40193c:	br	x17

0000000000401940 <putc@plt>:
  401940:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #104]
  401948:	add	x16, x16, #0x68
  40194c:	br	x17

0000000000401950 <open@plt>:
  401950:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #112]
  401958:	add	x16, x16, #0x70
  40195c:	br	x17

0000000000401960 <islower@plt>:
  401960:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #120]
  401968:	add	x16, x16, #0x78
  40196c:	br	x17

0000000000401970 <fclose@plt>:
  401970:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #128]
  401978:	add	x16, x16, #0x80
  40197c:	br	x17

0000000000401980 <isspace@plt>:
  401980:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #136]
  401988:	add	x16, x16, #0x88
  40198c:	br	x17

0000000000401990 <memcmp@plt>:
  401990:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #144]
  401998:	add	x16, x16, #0x90
  40199c:	br	x17

00000000004019a0 <strtol@plt>:
  4019a0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #152]
  4019a8:	add	x16, x16, #0x98
  4019ac:	br	x17

00000000004019b0 <free@plt>:
  4019b0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #160]
  4019b8:	add	x16, x16, #0xa0
  4019bc:	br	x17

00000000004019c0 <strchr@plt>:
  4019c0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #168]
  4019c8:	add	x16, x16, #0xa8
  4019cc:	br	x17

00000000004019d0 <qsort@plt>:
  4019d0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #176]
  4019d8:	add	x16, x16, #0xb0
  4019dc:	br	x17

00000000004019e0 <_exit@plt>:
  4019e0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #184]
  4019e8:	add	x16, x16, #0xb8
  4019ec:	br	x17

00000000004019f0 <read@plt>:
  4019f0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #192]
  4019f8:	add	x16, x16, #0xc0
  4019fc:	br	x17

0000000000401a00 <strerror@plt>:
  401a00:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #200]
  401a08:	add	x16, x16, #0xc8
  401a0c:	br	x17

0000000000401a10 <strcpy@plt>:
  401a10:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #208]
  401a18:	add	x16, x16, #0xd0
  401a1c:	br	x17

0000000000401a20 <sprintf@plt>:
  401a20:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #216]
  401a28:	add	x16, x16, #0xd8
  401a2c:	br	x17

0000000000401a30 <isxdigit@plt>:
  401a30:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #224]
  401a38:	add	x16, x16, #0xe0
  401a3c:	br	x17

0000000000401a40 <unlink@plt>:
  401a40:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #232]
  401a48:	add	x16, x16, #0xe8
  401a4c:	br	x17

0000000000401a50 <__libc_start_main@plt>:
  401a50:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #240]
  401a58:	add	x16, x16, #0xf0
  401a5c:	br	x17

0000000000401a60 <memchr@plt>:
  401a60:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #248]
  401a68:	add	x16, x16, #0xf8
  401a6c:	br	x17

0000000000401a70 <mkstemp@plt>:
  401a70:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #256]
  401a78:	add	x16, x16, #0x100
  401a7c:	br	x17

0000000000401a80 <isgraph@plt>:
  401a80:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #264]
  401a88:	add	x16, x16, #0x108
  401a8c:	br	x17

0000000000401a90 <getc@plt>:
  401a90:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #272]
  401a98:	add	x16, x16, #0x110
  401a9c:	br	x17

0000000000401aa0 <mmap@plt>:
  401aa0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #280]
  401aa8:	add	x16, x16, #0x118
  401aac:	br	x17

0000000000401ab0 <isprint@plt>:
  401ab0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #288]
  401ab8:	add	x16, x16, #0x120
  401abc:	br	x17

0000000000401ac0 <isupper@plt>:
  401ac0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #296]
  401ac8:	add	x16, x16, #0x128
  401acc:	br	x17

0000000000401ad0 <fputc@plt>:
  401ad0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #304]
  401ad8:	add	x16, x16, #0x130
  401adc:	br	x17

0000000000401ae0 <munmap@plt>:
  401ae0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #312]
  401ae8:	add	x16, x16, #0x138
  401aec:	br	x17

0000000000401af0 <__cxa_atexit@plt>:
  401af0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #320]
  401af8:	add	x16, x16, #0x140
  401afc:	br	x17

0000000000401b00 <fflush@plt>:
  401b00:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #328]
  401b08:	add	x16, x16, #0x148
  401b0c:	br	x17

0000000000401b10 <pathconf@plt>:
  401b10:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #336]
  401b18:	add	x16, x16, #0x150
  401b1c:	br	x17

0000000000401b20 <rewind@plt>:
  401b20:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #344]
  401b28:	add	x16, x16, #0x158
  401b2c:	br	x17

0000000000401b30 <isalpha@plt>:
  401b30:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #352]
  401b38:	add	x16, x16, #0x160
  401b3c:	br	x17

0000000000401b40 <_ZdaPv@plt>:
  401b40:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #360]
  401b48:	add	x16, x16, #0x168
  401b4c:	br	x17

0000000000401b50 <__errno_location@plt>:
  401b50:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #368]
  401b58:	add	x16, x16, #0x170
  401b5c:	br	x17

0000000000401b60 <fopen@plt>:
  401b60:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #376]
  401b68:	add	x16, x16, #0x178
  401b6c:	br	x17

0000000000401b70 <close@plt>:
  401b70:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #384]
  401b78:	add	x16, x16, #0x180
  401b7c:	br	x17

0000000000401b80 <strcmp@plt>:
  401b80:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #392]
  401b88:	add	x16, x16, #0x188
  401b8c:	br	x17

0000000000401b90 <toupper@plt>:
  401b90:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #400]
  401b98:	add	x16, x16, #0x190
  401b9c:	br	x17

0000000000401ba0 <__xstat@plt>:
  401ba0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #408]
  401ba8:	add	x16, x16, #0x198
  401bac:	br	x17

0000000000401bb0 <isdigit@plt>:
  401bb0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #416]
  401bb8:	add	x16, x16, #0x1a0
  401bbc:	br	x17

0000000000401bc0 <write@plt>:
  401bc0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #424]
  401bc8:	add	x16, x16, #0x1a8
  401bcc:	br	x17

0000000000401bd0 <malloc@plt>:
  401bd0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #432]
  401bd8:	add	x16, x16, #0x1b0
  401bdc:	br	x17

0000000000401be0 <ispunct@plt>:
  401be0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #440]
  401be8:	add	x16, x16, #0x1b8
  401bec:	br	x17

0000000000401bf0 <iscntrl@plt>:
  401bf0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #448]
  401bf8:	add	x16, x16, #0x1c0
  401bfc:	br	x17

0000000000401c00 <abort@plt>:
  401c00:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #456]
  401c08:	add	x16, x16, #0x1c8
  401c0c:	br	x17

0000000000401c10 <getenv@plt>:
  401c10:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #464]
  401c18:	add	x16, x16, #0x1d0
  401c1c:	br	x17

0000000000401c20 <__gxx_personality_v0@plt>:
  401c20:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #472]
  401c28:	add	x16, x16, #0x1d8
  401c2c:	br	x17

0000000000401c30 <exit@plt>:
  401c30:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #480]
  401c38:	add	x16, x16, #0x1e0
  401c3c:	br	x17

0000000000401c40 <_Unwind_Resume@plt>:
  401c40:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #488]
  401c48:	add	x16, x16, #0x1e8
  401c4c:	br	x17

0000000000401c50 <fdopen@plt>:
  401c50:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #496]
  401c58:	add	x16, x16, #0x1f0
  401c5c:	br	x17

0000000000401c60 <__gmon_start__@plt>:
  401c60:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #504]
  401c68:	add	x16, x16, #0x1f8
  401c6c:	br	x17

0000000000401c70 <__cxa_pure_virtual@plt>:
  401c70:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #512]
  401c78:	add	x16, x16, #0x200
  401c7c:	br	x17

0000000000401c80 <setbuf@plt>:
  401c80:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #520]
  401c88:	add	x16, x16, #0x208
  401c8c:	br	x17

0000000000401c90 <strcat@plt>:
  401c90:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #528]
  401c98:	add	x16, x16, #0x210
  401c9c:	br	x17

0000000000401ca0 <fseek@plt>:
  401ca0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #536]
  401ca8:	add	x16, x16, #0x218
  401cac:	br	x17

0000000000401cb0 <printf@plt>:
  401cb0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #544]
  401cb8:	add	x16, x16, #0x220
  401cbc:	br	x17

0000000000401cc0 <sqrt@plt>:
  401cc0:	adrp	x16, 432000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #552]
  401cc8:	add	x16, x16, #0x228
  401ccc:	br	x17

Disassembly of section .text:

0000000000401cd0 <_Znwm@@Base-0x18ad0>:
  401cd0:	stp	x29, x30, [sp, #-16]!
  401cd4:	mov	x29, sp
  401cd8:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  401cdc:	add	x0, x0, #0x8c8
  401ce0:	bl	419850 <sqrt@plt+0x17b90>
  401ce4:	ldp	x29, x30, [sp], #16
  401ce8:	ret
  401cec:	stp	x29, x30, [sp, #-16]!
  401cf0:	mov	x29, sp
  401cf4:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  401cf8:	add	x0, x0, #0x8c9
  401cfc:	bl	4195ac <sqrt@plt+0x178ec>
  401d00:	ldp	x29, x30, [sp], #16
  401d04:	ret
  401d08:	stp	x29, x30, [sp, #-16]!
  401d0c:	mov	x29, sp
  401d10:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  401d14:	add	x0, x0, #0x8ca
  401d18:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0xb748>
  401d1c:	add	x1, x1, #0x125
  401d20:	mov	w8, #0x100                 	// #256
  401d24:	mov	w2, w8
  401d28:	bl	4018a0 <memcpy@plt>
  401d2c:	ldp	x29, x30, [sp], #16
  401d30:	ret
  401d34:	sub	sp, sp, #0x30
  401d38:	stp	x29, x30, [sp, #32]
  401d3c:	add	x29, sp, #0x20
  401d40:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  401d44:	add	x8, x8, #0x9d8
  401d48:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  401d4c:	add	x0, x0, #0xc44
  401d50:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  401d54:	add	x2, x2, #0x238
  401d58:	stur	x0, [x29, #-8]
  401d5c:	mov	x0, x8
  401d60:	str	x8, [sp, #16]
  401d64:	str	x2, [sp, #8]
  401d68:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  401d6c:	ldur	x0, [x29, #-8]
  401d70:	ldr	x1, [sp, #16]
  401d74:	ldr	x2, [sp, #8]
  401d78:	bl	401af0 <__cxa_atexit@plt>
  401d7c:	ldp	x29, x30, [sp, #32]
  401d80:	add	sp, sp, #0x30
  401d84:	ret
  401d88:	stp	x29, x30, [sp, #-16]!
  401d8c:	mov	x29, sp
  401d90:	bl	401cd0 <sqrt@plt+0x10>
  401d94:	bl	401cec <sqrt@plt+0x2c>
  401d98:	bl	401d08 <sqrt@plt+0x48>
  401d9c:	bl	401d34 <sqrt@plt+0x74>
  401da0:	ldp	x29, x30, [sp], #16
  401da4:	ret
  401da8:	stp	x29, x30, [sp, #-16]!
  401dac:	mov	x29, sp
  401db0:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  401db4:	add	x0, x0, #0x9e8
  401db8:	bl	419850 <sqrt@plt+0x17b90>
  401dbc:	ldp	x29, x30, [sp], #16
  401dc0:	ret
  401dc4:	stp	x29, x30, [sp, #-16]!
  401dc8:	mov	x29, sp
  401dcc:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  401dd0:	add	x0, x0, #0x9e9
  401dd4:	bl	4195ac <sqrt@plt+0x178ec>
  401dd8:	ldp	x29, x30, [sp], #16
  401ddc:	ret
  401de0:	sub	sp, sp, #0x30
  401de4:	stp	x29, x30, [sp, #32]
  401de8:	add	x29, sp, #0x20
  401dec:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  401df0:	add	x8, x8, #0x9f0
  401df4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  401df8:	add	x1, x1, #0x60a
  401dfc:	mov	w2, #0x9                   	// #9
  401e00:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  401e04:	add	x0, x0, #0xc44
  401e08:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  401e0c:	add	x9, x9, #0x238
  401e10:	stur	x0, [x29, #-8]
  401e14:	mov	x0, x8
  401e18:	str	x8, [sp, #16]
  401e1c:	str	x9, [sp, #8]
  401e20:	bl	41aa10 <_ZdlPvm@@Base+0x16c>
  401e24:	ldur	x0, [x29, #-8]
  401e28:	ldr	x1, [sp, #16]
  401e2c:	ldr	x2, [sp, #8]
  401e30:	bl	401af0 <__cxa_atexit@plt>
  401e34:	ldp	x29, x30, [sp, #32]
  401e38:	add	sp, sp, #0x30
  401e3c:	ret
  401e40:	sub	sp, sp, #0x50
  401e44:	stp	x29, x30, [sp, #64]
  401e48:	add	x29, sp, #0x40
  401e4c:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  401e50:	add	x8, x8, #0xa00
  401e54:	add	x9, x8, #0x1, lsl #12
  401e58:	mov	x10, x8
  401e5c:	stur	x8, [x29, #-24]
  401e60:	str	x9, [sp, #32]
  401e64:	str	x10, [sp, #24]
  401e68:	ldr	x8, [sp, #24]
  401e6c:	mov	x0, x8
  401e70:	str	x8, [sp, #16]
  401e74:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  401e78:	b	401e7c <sqrt@plt+0x1bc>
  401e7c:	ldr	x8, [sp, #16]
  401e80:	add	x9, x8, #0x10
  401e84:	ldr	x10, [sp, #32]
  401e88:	cmp	x9, x10
  401e8c:	str	x9, [sp, #24]
  401e90:	b.ne	401e68 <sqrt@plt+0x1a8>  // b.any
  401e94:	adrp	x0, 401000 <_Znam@plt-0x870>
  401e98:	add	x0, x0, #0xf0c
  401e9c:	mov	x8, xzr
  401ea0:	mov	x1, x8
  401ea4:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  401ea8:	add	x2, x2, #0x238
  401eac:	bl	401af0 <__cxa_atexit@plt>
  401eb0:	ldp	x29, x30, [sp, #64]
  401eb4:	add	sp, sp, #0x50
  401eb8:	ret
  401ebc:	stur	x0, [x29, #-8]
  401ec0:	stur	w1, [x29, #-12]
  401ec4:	ldur	x8, [x29, #-24]
  401ec8:	ldr	x9, [sp, #16]
  401ecc:	cmp	x8, x9
  401ed0:	str	x9, [sp, #8]
  401ed4:	b.eq	401f04 <sqrt@plt+0x244>  // b.none
  401ed8:	ldr	x8, [sp, #8]
  401edc:	mov	x9, #0xfffffffffffffff0    	// #-16
  401ee0:	add	x8, x8, x9
  401ee4:	mov	x0, x8
  401ee8:	str	x8, [sp]
  401eec:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  401ef0:	ldr	x8, [sp]
  401ef4:	ldur	x9, [x29, #-24]
  401ef8:	cmp	x8, x9
  401efc:	str	x8, [sp, #8]
  401f00:	b.ne	401ed8 <sqrt@plt+0x218>  // b.any
  401f04:	ldur	x0, [x29, #-8]
  401f08:	bl	401c40 <_Unwind_Resume@plt>
  401f0c:	sub	sp, sp, #0x30
  401f10:	stp	x29, x30, [sp, #32]
  401f14:	add	x29, sp, #0x20
  401f18:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  401f1c:	add	x8, x8, #0xa00
  401f20:	add	x8, x8, #0x1, lsl #12
  401f24:	stur	x0, [x29, #-8]
  401f28:	str	x8, [sp, #16]
  401f2c:	ldr	x8, [sp, #16]
  401f30:	mov	x9, #0xfffffffffffffff0    	// #-16
  401f34:	add	x8, x8, x9
  401f38:	mov	x0, x8
  401f3c:	str	x8, [sp, #8]
  401f40:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  401f44:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  401f48:	add	x8, x8, #0xa00
  401f4c:	ldr	x9, [sp, #8]
  401f50:	cmp	x9, x8
  401f54:	str	x9, [sp, #16]
  401f58:	b.ne	401f2c <sqrt@plt+0x26c>  // b.any
  401f5c:	ldp	x29, x30, [sp, #32]
  401f60:	add	sp, sp, #0x30
  401f64:	ret
  401f68:	stp	x29, x30, [sp, #-16]!
  401f6c:	mov	x29, sp
  401f70:	bl	401da8 <sqrt@plt+0xe8>
  401f74:	bl	401dc4 <sqrt@plt+0x104>
  401f78:	bl	401de0 <sqrt@plt+0x120>
  401f7c:	bl	401e40 <sqrt@plt+0x180>
  401f80:	ldp	x29, x30, [sp], #16
  401f84:	ret
  401f88:	stp	x29, x30, [sp, #-16]!
  401f8c:	mov	x29, sp
  401f90:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  401f94:	add	x0, x0, #0xa00
  401f98:	bl	419850 <sqrt@plt+0x17b90>
  401f9c:	ldp	x29, x30, [sp], #16
  401fa0:	ret
  401fa4:	stp	x29, x30, [sp, #-16]!
  401fa8:	mov	x29, sp
  401fac:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  401fb0:	add	x0, x0, #0xa01
  401fb4:	bl	4195ac <sqrt@plt+0x178ec>
  401fb8:	ldp	x29, x30, [sp], #16
  401fbc:	ret
  401fc0:	sub	sp, sp, #0x30
  401fc4:	stp	x29, x30, [sp, #32]
  401fc8:	add	x29, sp, #0x20
  401fcc:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  401fd0:	add	x8, x8, #0xa08
  401fd4:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  401fd8:	add	x0, x0, #0xc44
  401fdc:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  401fe0:	add	x2, x2, #0x238
  401fe4:	stur	x0, [x29, #-8]
  401fe8:	mov	x0, x8
  401fec:	str	x8, [sp, #16]
  401ff0:	str	x2, [sp, #8]
  401ff4:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  401ff8:	ldur	x0, [x29, #-8]
  401ffc:	ldr	x1, [sp, #16]
  402000:	ldr	x2, [sp, #8]
  402004:	bl	401af0 <__cxa_atexit@plt>
  402008:	ldp	x29, x30, [sp, #32]
  40200c:	add	sp, sp, #0x30
  402010:	ret
  402014:	sub	sp, sp, #0x30
  402018:	stp	x29, x30, [sp, #32]
  40201c:	add	x29, sp, #0x20
  402020:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  402024:	add	x8, x8, #0xa18
  402028:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  40202c:	add	x0, x0, #0xc44
  402030:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402034:	add	x2, x2, #0x238
  402038:	stur	x0, [x29, #-8]
  40203c:	mov	x0, x8
  402040:	str	x8, [sp, #16]
  402044:	str	x2, [sp, #8]
  402048:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40204c:	ldur	x0, [x29, #-8]
  402050:	ldr	x1, [sp, #16]
  402054:	ldr	x2, [sp, #8]
  402058:	bl	401af0 <__cxa_atexit@plt>
  40205c:	ldp	x29, x30, [sp, #32]
  402060:	add	sp, sp, #0x30
  402064:	ret
  402068:	sub	sp, sp, #0x30
  40206c:	stp	x29, x30, [sp, #32]
  402070:	add	x29, sp, #0x20
  402074:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  402078:	add	x8, x8, #0xa28
  40207c:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402080:	add	x0, x0, #0xc44
  402084:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402088:	add	x2, x2, #0x238
  40208c:	stur	x0, [x29, #-8]
  402090:	mov	x0, x8
  402094:	str	x8, [sp, #16]
  402098:	str	x2, [sp, #8]
  40209c:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  4020a0:	ldur	x0, [x29, #-8]
  4020a4:	ldr	x1, [sp, #16]
  4020a8:	ldr	x2, [sp, #8]
  4020ac:	bl	401af0 <__cxa_atexit@plt>
  4020b0:	ldp	x29, x30, [sp, #32]
  4020b4:	add	sp, sp, #0x30
  4020b8:	ret
  4020bc:	sub	sp, sp, #0x30
  4020c0:	stp	x29, x30, [sp, #32]
  4020c4:	add	x29, sp, #0x20
  4020c8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4020cc:	add	x8, x8, #0xa38
  4020d0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4020d4:	add	x1, x1, #0x50b
  4020d8:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  4020dc:	add	x0, x0, #0xc44
  4020e0:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  4020e4:	add	x2, x2, #0x238
  4020e8:	stur	x0, [x29, #-8]
  4020ec:	mov	x0, x8
  4020f0:	str	x8, [sp, #16]
  4020f4:	str	x2, [sp, #8]
  4020f8:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  4020fc:	ldur	x0, [x29, #-8]
  402100:	ldr	x1, [sp, #16]
  402104:	ldr	x2, [sp, #8]
  402108:	bl	401af0 <__cxa_atexit@plt>
  40210c:	ldp	x29, x30, [sp, #32]
  402110:	add	sp, sp, #0x30
  402114:	ret
  402118:	sub	sp, sp, #0x30
  40211c:	stp	x29, x30, [sp, #32]
  402120:	add	x29, sp, #0x20
  402124:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  402128:	add	x8, x8, #0xa48
  40212c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  402130:	add	x1, x1, #0x8ec
  402134:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402138:	add	x0, x0, #0xc44
  40213c:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402140:	add	x2, x2, #0x238
  402144:	stur	x0, [x29, #-8]
  402148:	mov	x0, x8
  40214c:	str	x8, [sp, #16]
  402150:	str	x2, [sp, #8]
  402154:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  402158:	ldur	x0, [x29, #-8]
  40215c:	ldr	x1, [sp, #16]
  402160:	ldr	x2, [sp, #8]
  402164:	bl	401af0 <__cxa_atexit@plt>
  402168:	ldp	x29, x30, [sp, #32]
  40216c:	add	sp, sp, #0x30
  402170:	ret
  402174:	sub	sp, sp, #0x30
  402178:	stp	x29, x30, [sp, #32]
  40217c:	add	x29, sp, #0x20
  402180:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  402184:	add	x8, x8, #0xa58
  402188:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40218c:	add	x1, x1, #0x681
  402190:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402194:	add	x0, x0, #0xc44
  402198:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40219c:	add	x2, x2, #0x238
  4021a0:	stur	x0, [x29, #-8]
  4021a4:	mov	x0, x8
  4021a8:	str	x8, [sp, #16]
  4021ac:	str	x2, [sp, #8]
  4021b0:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  4021b4:	ldur	x0, [x29, #-8]
  4021b8:	ldr	x1, [sp, #16]
  4021bc:	ldr	x2, [sp, #8]
  4021c0:	bl	401af0 <__cxa_atexit@plt>
  4021c4:	ldp	x29, x30, [sp, #32]
  4021c8:	add	sp, sp, #0x30
  4021cc:	ret
  4021d0:	sub	sp, sp, #0x30
  4021d4:	stp	x29, x30, [sp, #32]
  4021d8:	add	x29, sp, #0x20
  4021dc:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4021e0:	add	x8, x8, #0xa68
  4021e4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4021e8:	add	x1, x1, #0x50b
  4021ec:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  4021f0:	add	x0, x0, #0xc44
  4021f4:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  4021f8:	add	x2, x2, #0x238
  4021fc:	stur	x0, [x29, #-8]
  402200:	mov	x0, x8
  402204:	str	x8, [sp, #16]
  402208:	str	x2, [sp, #8]
  40220c:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  402210:	ldur	x0, [x29, #-8]
  402214:	ldr	x1, [sp, #16]
  402218:	ldr	x2, [sp, #8]
  40221c:	bl	401af0 <__cxa_atexit@plt>
  402220:	ldp	x29, x30, [sp, #32]
  402224:	add	sp, sp, #0x30
  402228:	ret
  40222c:	sub	sp, sp, #0x30
  402230:	stp	x29, x30, [sp, #32]
  402234:	add	x29, sp, #0x20
  402238:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40223c:	add	x8, x8, #0xa78
  402240:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402244:	add	x0, x0, #0xc44
  402248:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40224c:	add	x2, x2, #0x238
  402250:	stur	x0, [x29, #-8]
  402254:	mov	x0, x8
  402258:	str	x8, [sp, #16]
  40225c:	str	x2, [sp, #8]
  402260:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  402264:	ldur	x0, [x29, #-8]
  402268:	ldr	x1, [sp, #16]
  40226c:	ldr	x2, [sp, #8]
  402270:	bl	401af0 <__cxa_atexit@plt>
  402274:	ldp	x29, x30, [sp, #32]
  402278:	add	sp, sp, #0x30
  40227c:	ret
  402280:	sub	sp, sp, #0x30
  402284:	stp	x29, x30, [sp, #32]
  402288:	add	x29, sp, #0x20
  40228c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  402290:	add	x8, x8, #0xa88
  402294:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402298:	add	x0, x0, #0xc44
  40229c:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  4022a0:	add	x2, x2, #0x238
  4022a4:	stur	x0, [x29, #-8]
  4022a8:	mov	x0, x8
  4022ac:	str	x8, [sp, #16]
  4022b0:	str	x2, [sp, #8]
  4022b4:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  4022b8:	ldur	x0, [x29, #-8]
  4022bc:	ldr	x1, [sp, #16]
  4022c0:	ldr	x2, [sp, #8]
  4022c4:	bl	401af0 <__cxa_atexit@plt>
  4022c8:	ldp	x29, x30, [sp, #32]
  4022cc:	add	sp, sp, #0x30
  4022d0:	ret
  4022d4:	sub	sp, sp, #0x30
  4022d8:	stp	x29, x30, [sp, #32]
  4022dc:	add	x29, sp, #0x20
  4022e0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4022e4:	add	x8, x8, #0xa98
  4022e8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4022ec:	add	x1, x1, #0x50e
  4022f0:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  4022f4:	add	x0, x0, #0xc44
  4022f8:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  4022fc:	add	x2, x2, #0x238
  402300:	stur	x0, [x29, #-8]
  402304:	mov	x0, x8
  402308:	str	x8, [sp, #16]
  40230c:	str	x2, [sp, #8]
  402310:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  402314:	ldur	x0, [x29, #-8]
  402318:	ldr	x1, [sp, #16]
  40231c:	ldr	x2, [sp, #8]
  402320:	bl	401af0 <__cxa_atexit@plt>
  402324:	ldp	x29, x30, [sp, #32]
  402328:	add	sp, sp, #0x30
  40232c:	ret
  402330:	sub	sp, sp, #0x30
  402334:	stp	x29, x30, [sp, #32]
  402338:	add	x29, sp, #0x20
  40233c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  402340:	add	x8, x8, #0xaa8
  402344:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  402348:	add	x1, x1, #0x8e8
  40234c:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402350:	add	x0, x0, #0xc44
  402354:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402358:	add	x2, x2, #0x238
  40235c:	stur	x0, [x29, #-8]
  402360:	mov	x0, x8
  402364:	str	x8, [sp, #16]
  402368:	str	x2, [sp, #8]
  40236c:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  402370:	ldur	x0, [x29, #-8]
  402374:	ldr	x1, [sp, #16]
  402378:	ldr	x2, [sp, #8]
  40237c:	bl	401af0 <__cxa_atexit@plt>
  402380:	ldp	x29, x30, [sp, #32]
  402384:	add	sp, sp, #0x30
  402388:	ret
  40238c:	sub	sp, sp, #0x30
  402390:	stp	x29, x30, [sp, #32]
  402394:	add	x29, sp, #0x20
  402398:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40239c:	add	x8, x8, #0xab8
  4023a0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4023a4:	add	x1, x1, #0x8ee
  4023a8:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  4023ac:	add	x0, x0, #0xc44
  4023b0:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  4023b4:	add	x2, x2, #0x238
  4023b8:	stur	x0, [x29, #-8]
  4023bc:	mov	x0, x8
  4023c0:	str	x8, [sp, #16]
  4023c4:	str	x2, [sp, #8]
  4023c8:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  4023cc:	ldur	x0, [x29, #-8]
  4023d0:	ldr	x1, [sp, #16]
  4023d4:	ldr	x2, [sp, #8]
  4023d8:	bl	401af0 <__cxa_atexit@plt>
  4023dc:	ldp	x29, x30, [sp, #32]
  4023e0:	add	sp, sp, #0x30
  4023e4:	ret
  4023e8:	sub	sp, sp, #0x30
  4023ec:	stp	x29, x30, [sp, #32]
  4023f0:	add	x29, sp, #0x20
  4023f4:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4023f8:	add	x8, x8, #0xac8
  4023fc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  402400:	add	x1, x1, #0x670
  402404:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402408:	add	x0, x0, #0xc44
  40240c:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402410:	add	x2, x2, #0x238
  402414:	stur	x0, [x29, #-8]
  402418:	mov	x0, x8
  40241c:	str	x8, [sp, #16]
  402420:	str	x2, [sp, #8]
  402424:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  402428:	ldur	x0, [x29, #-8]
  40242c:	ldr	x1, [sp, #16]
  402430:	ldr	x2, [sp, #8]
  402434:	bl	401af0 <__cxa_atexit@plt>
  402438:	ldp	x29, x30, [sp, #32]
  40243c:	add	sp, sp, #0x30
  402440:	ret
  402444:	sub	sp, sp, #0x30
  402448:	stp	x29, x30, [sp, #32]
  40244c:	add	x29, sp, #0x20
  402450:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  402454:	add	x8, x8, #0xae8
  402458:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  40245c:	add	x0, x0, #0xc44
  402460:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402464:	add	x2, x2, #0x238
  402468:	stur	x0, [x29, #-8]
  40246c:	mov	x0, x8
  402470:	str	x8, [sp, #16]
  402474:	str	x2, [sp, #8]
  402478:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40247c:	ldur	x0, [x29, #-8]
  402480:	ldr	x1, [sp, #16]
  402484:	ldr	x2, [sp, #8]
  402488:	bl	401af0 <__cxa_atexit@plt>
  40248c:	ldp	x29, x30, [sp, #32]
  402490:	add	sp, sp, #0x30
  402494:	ret
  402498:	sub	sp, sp, #0x30
  40249c:	stp	x29, x30, [sp, #32]
  4024a0:	add	x29, sp, #0x20
  4024a4:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4024a8:	add	x8, x8, #0xb00
  4024ac:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4024b0:	add	x1, x1, #0x8f5
  4024b4:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  4024b8:	add	x0, x0, #0xc44
  4024bc:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  4024c0:	add	x2, x2, #0x238
  4024c4:	stur	x0, [x29, #-8]
  4024c8:	mov	x0, x8
  4024cc:	str	x8, [sp, #16]
  4024d0:	str	x2, [sp, #8]
  4024d4:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  4024d8:	ldur	x0, [x29, #-8]
  4024dc:	ldr	x1, [sp, #16]
  4024e0:	ldr	x2, [sp, #8]
  4024e4:	bl	401af0 <__cxa_atexit@plt>
  4024e8:	ldp	x29, x30, [sp, #32]
  4024ec:	add	sp, sp, #0x30
  4024f0:	ret
  4024f4:	sub	sp, sp, #0x30
  4024f8:	stp	x29, x30, [sp, #32]
  4024fc:	add	x29, sp, #0x20
  402500:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  402504:	add	x8, x8, #0xb10
  402508:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40250c:	add	x1, x1, #0x8f4
  402510:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402514:	add	x0, x0, #0xc44
  402518:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40251c:	add	x2, x2, #0x238
  402520:	stur	x0, [x29, #-8]
  402524:	mov	x0, x8
  402528:	str	x8, [sp, #16]
  40252c:	str	x2, [sp, #8]
  402530:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  402534:	ldur	x0, [x29, #-8]
  402538:	ldr	x1, [sp, #16]
  40253c:	ldr	x2, [sp, #8]
  402540:	bl	401af0 <__cxa_atexit@plt>
  402544:	ldp	x29, x30, [sp, #32]
  402548:	add	sp, sp, #0x30
  40254c:	ret
  402550:	sub	sp, sp, #0x30
  402554:	stp	x29, x30, [sp, #32]
  402558:	add	x29, sp, #0x20
  40255c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  402560:	add	x8, x8, #0xb20
  402564:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  402568:	add	x1, x1, #0x670
  40256c:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402570:	add	x0, x0, #0xc44
  402574:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402578:	add	x2, x2, #0x238
  40257c:	stur	x0, [x29, #-8]
  402580:	mov	x0, x8
  402584:	str	x8, [sp, #16]
  402588:	str	x2, [sp, #8]
  40258c:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  402590:	ldur	x0, [x29, #-8]
  402594:	ldr	x1, [sp, #16]
  402598:	ldr	x2, [sp, #8]
  40259c:	bl	401af0 <__cxa_atexit@plt>
  4025a0:	ldp	x29, x30, [sp, #32]
  4025a4:	add	sp, sp, #0x30
  4025a8:	ret
  4025ac:	sub	sp, sp, #0x30
  4025b0:	stp	x29, x30, [sp, #32]
  4025b4:	add	x29, sp, #0x20
  4025b8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4025bc:	add	x8, x8, #0xb30
  4025c0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4025c4:	add	x1, x1, #0x670
  4025c8:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  4025cc:	add	x0, x0, #0xc44
  4025d0:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  4025d4:	add	x2, x2, #0x238
  4025d8:	stur	x0, [x29, #-8]
  4025dc:	mov	x0, x8
  4025e0:	str	x8, [sp, #16]
  4025e4:	str	x2, [sp, #8]
  4025e8:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  4025ec:	ldur	x0, [x29, #-8]
  4025f0:	ldr	x1, [sp, #16]
  4025f4:	ldr	x2, [sp, #8]
  4025f8:	bl	401af0 <__cxa_atexit@plt>
  4025fc:	ldp	x29, x30, [sp, #32]
  402600:	add	sp, sp, #0x30
  402604:	ret
  402608:	sub	sp, sp, #0x30
  40260c:	stp	x29, x30, [sp, #32]
  402610:	add	x29, sp, #0x20
  402614:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  402618:	add	x8, x8, #0xb40
  40261c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  402620:	add	x1, x1, #0x8fb
  402624:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402628:	add	x0, x0, #0xc44
  40262c:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402630:	add	x2, x2, #0x238
  402634:	stur	x0, [x29, #-8]
  402638:	mov	x0, x8
  40263c:	str	x8, [sp, #16]
  402640:	str	x2, [sp, #8]
  402644:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  402648:	ldur	x0, [x29, #-8]
  40264c:	ldr	x1, [sp, #16]
  402650:	ldr	x2, [sp, #8]
  402654:	bl	401af0 <__cxa_atexit@plt>
  402658:	ldp	x29, x30, [sp, #32]
  40265c:	add	sp, sp, #0x30
  402660:	ret
  402664:	sub	sp, sp, #0x30
  402668:	stp	x29, x30, [sp, #32]
  40266c:	add	x29, sp, #0x20
  402670:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  402674:	add	x8, x8, #0xb58
  402678:	adrp	x0, 418000 <sqrt@plt+0x16340>
  40267c:	add	x0, x0, #0xe4c
  402680:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402684:	add	x2, x2, #0x238
  402688:	stur	x0, [x29, #-8]
  40268c:	mov	x0, x8
  402690:	str	x8, [sp, #16]
  402694:	str	x2, [sp, #8]
  402698:	bl	418e24 <sqrt@plt+0x17164>
  40269c:	ldur	x0, [x29, #-8]
  4026a0:	ldr	x1, [sp, #16]
  4026a4:	ldr	x2, [sp, #8]
  4026a8:	bl	401af0 <__cxa_atexit@plt>
  4026ac:	ldp	x29, x30, [sp, #32]
  4026b0:	add	sp, sp, #0x30
  4026b4:	ret
  4026b8:	sub	sp, sp, #0x30
  4026bc:	stp	x29, x30, [sp, #32]
  4026c0:	add	x29, sp, #0x20
  4026c4:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4026c8:	add	x8, x8, #0xb68
  4026cc:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  4026d0:	add	x0, x0, #0xc44
  4026d4:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  4026d8:	add	x2, x2, #0x238
  4026dc:	stur	x0, [x29, #-8]
  4026e0:	mov	x0, x8
  4026e4:	str	x8, [sp, #16]
  4026e8:	str	x2, [sp, #8]
  4026ec:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  4026f0:	ldur	x0, [x29, #-8]
  4026f4:	ldr	x1, [sp, #16]
  4026f8:	ldr	x2, [sp, #8]
  4026fc:	bl	401af0 <__cxa_atexit@plt>
  402700:	ldp	x29, x30, [sp, #32]
  402704:	add	sp, sp, #0x30
  402708:	ret
  40270c:	sub	sp, sp, #0x30
  402710:	stp	x29, x30, [sp, #32]
  402714:	add	x29, sp, #0x20
  402718:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40271c:	add	x8, x8, #0xb78
  402720:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402724:	add	x0, x0, #0xc44
  402728:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  40272c:	add	x2, x2, #0x238
  402730:	stur	x0, [x29, #-8]
  402734:	mov	x0, x8
  402738:	str	x8, [sp, #16]
  40273c:	str	x2, [sp, #8]
  402740:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  402744:	ldur	x0, [x29, #-8]
  402748:	ldr	x1, [sp, #16]
  40274c:	ldr	x2, [sp, #8]
  402750:	bl	401af0 <__cxa_atexit@plt>
  402754:	ldp	x29, x30, [sp, #32]
  402758:	add	sp, sp, #0x30
  40275c:	ret
  402760:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  402764:	add	x8, x8, #0x8b0
  402768:	adrp	x9, 435000 <stderr@@GLIBC_2.17+0x2748>
  40276c:	add	x9, x9, #0xb88
  402770:	ldr	x8, [x8]
  402774:	str	x8, [x9]
  402778:	ret
  40277c:	stp	x29, x30, [sp, #-16]!
  402780:	mov	x29, sp
  402784:	bl	401f88 <sqrt@plt+0x2c8>
  402788:	bl	401fa4 <sqrt@plt+0x2e4>
  40278c:	bl	402760 <sqrt@plt+0xaa0>
  402790:	bl	401fc0 <sqrt@plt+0x300>
  402794:	bl	402014 <sqrt@plt+0x354>
  402798:	bl	402068 <sqrt@plt+0x3a8>
  40279c:	bl	4020bc <sqrt@plt+0x3fc>
  4027a0:	bl	402118 <sqrt@plt+0x458>
  4027a4:	bl	402174 <sqrt@plt+0x4b4>
  4027a8:	bl	4021d0 <sqrt@plt+0x510>
  4027ac:	bl	40222c <sqrt@plt+0x56c>
  4027b0:	bl	402280 <sqrt@plt+0x5c0>
  4027b4:	bl	4022d4 <sqrt@plt+0x614>
  4027b8:	bl	402330 <sqrt@plt+0x670>
  4027bc:	bl	40238c <sqrt@plt+0x6cc>
  4027c0:	bl	4023e8 <sqrt@plt+0x728>
  4027c4:	bl	402444 <sqrt@plt+0x784>
  4027c8:	bl	402498 <sqrt@plt+0x7d8>
  4027cc:	bl	4024f4 <sqrt@plt+0x834>
  4027d0:	bl	402550 <sqrt@plt+0x890>
  4027d4:	bl	4025ac <sqrt@plt+0x8ec>
  4027d8:	bl	402608 <sqrt@plt+0x948>
  4027dc:	bl	402664 <sqrt@plt+0x9a4>
  4027e0:	bl	4026b8 <sqrt@plt+0x9f8>
  4027e4:	bl	40270c <sqrt@plt+0xa4c>
  4027e8:	ldp	x29, x30, [sp], #16
  4027ec:	ret
  4027f0:	stp	x29, x30, [sp, #-16]!
  4027f4:	mov	x29, sp
  4027f8:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x2748>
  4027fc:	add	x0, x0, #0xbb8
  402800:	bl	419850 <sqrt@plt+0x17b90>
  402804:	ldp	x29, x30, [sp], #16
  402808:	ret
  40280c:	stp	x29, x30, [sp, #-16]!
  402810:	mov	x29, sp
  402814:	adrp	x0, 435000 <stderr@@GLIBC_2.17+0x2748>
  402818:	add	x0, x0, #0xbb9
  40281c:	bl	4195ac <sqrt@plt+0x178ec>
  402820:	ldp	x29, x30, [sp], #16
  402824:	ret
  402828:	sub	sp, sp, #0x30
  40282c:	stp	x29, x30, [sp, #32]
  402830:	add	x29, sp, #0x20
  402834:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  402838:	add	x8, x8, #0xbc0
  40283c:	mov	w9, #0x7e20                	// #32288
  402840:	mov	w10, w9
  402844:	add	x10, x8, x10
  402848:	stur	x10, [x29, #-8]
  40284c:	str	x8, [sp, #16]
  402850:	ldr	x8, [sp, #16]
  402854:	mov	x0, x8
  402858:	adrp	x9, 40e000 <sqrt@plt+0xc340>
  40285c:	add	x9, x9, #0x9b0
  402860:	str	x8, [sp, #8]
  402864:	blr	x9
  402868:	ldr	x8, [sp, #8]
  40286c:	add	x9, x8, #0x20
  402870:	ldur	x10, [x29, #-8]
  402874:	cmp	x9, x10
  402878:	str	x9, [sp, #16]
  40287c:	b.ne	402850 <sqrt@plt+0xb90>  // b.any
  402880:	ldp	x29, x30, [sp, #32]
  402884:	add	sp, sp, #0x30
  402888:	ret
  40288c:	stp	x29, x30, [sp, #-16]!
  402890:	mov	x29, sp
  402894:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402898:	add	x0, x0, #0x9e8
  40289c:	adrp	x8, 40e000 <sqrt@plt+0xc340>
  4028a0:	add	x8, x8, #0x5c0
  4028a4:	blr	x8
  4028a8:	ldp	x29, x30, [sp], #16
  4028ac:	ret
  4028b0:	stp	x29, x30, [sp, #-16]!
  4028b4:	mov	x29, sp
  4028b8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  4028bc:	add	x0, x0, #0xa00
  4028c0:	adrp	x8, 40e000 <sqrt@plt+0xc340>
  4028c4:	add	x8, x8, #0xb2c
  4028c8:	blr	x8
  4028cc:	ldp	x29, x30, [sp], #16
  4028d0:	ret
  4028d4:	stp	x29, x30, [sp, #-16]!
  4028d8:	mov	x29, sp
  4028dc:	bl	4027f0 <sqrt@plt+0xb30>
  4028e0:	bl	40280c <sqrt@plt+0xb4c>
  4028e4:	bl	402828 <sqrt@plt+0xb68>
  4028e8:	bl	40288c <sqrt@plt+0xbcc>
  4028ec:	bl	4028b0 <sqrt@plt+0xbf0>
  4028f0:	ldp	x29, x30, [sp], #16
  4028f4:	ret
  4028f8:	stp	x29, x30, [sp, #-16]!
  4028fc:	mov	x29, sp
  402900:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402904:	add	x0, x0, #0xa08
  402908:	bl	419850 <sqrt@plt+0x17b90>
  40290c:	ldp	x29, x30, [sp], #16
  402910:	ret
  402914:	stp	x29, x30, [sp, #-16]!
  402918:	mov	x29, sp
  40291c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402920:	add	x0, x0, #0xa09
  402924:	bl	4195ac <sqrt@plt+0x178ec>
  402928:	ldp	x29, x30, [sp], #16
  40292c:	ret
  402930:	sub	sp, sp, #0x30
  402934:	stp	x29, x30, [sp, #32]
  402938:	add	x29, sp, #0x20
  40293c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402940:	add	x8, x8, #0xa10
  402944:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  402948:	add	x0, x0, #0xc44
  40294c:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402950:	add	x2, x2, #0x238
  402954:	stur	x0, [x29, #-8]
  402958:	mov	x0, x8
  40295c:	str	x8, [sp, #16]
  402960:	str	x2, [sp, #8]
  402964:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  402968:	ldur	x0, [x29, #-8]
  40296c:	ldr	x1, [sp, #16]
  402970:	ldr	x2, [sp, #8]
  402974:	bl	401af0 <__cxa_atexit@plt>
  402978:	ldp	x29, x30, [sp, #32]
  40297c:	add	sp, sp, #0x30
  402980:	ret
  402984:	sub	sp, sp, #0x30
  402988:	stp	x29, x30, [sp, #32]
  40298c:	add	x29, sp, #0x20
  402990:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402994:	add	x8, x8, #0xa70
  402998:	adrp	x0, 41a000 <sqrt@plt+0x18340>
  40299c:	add	x0, x0, #0xc44
  4029a0:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  4029a4:	add	x2, x2, #0x238
  4029a8:	stur	x0, [x29, #-8]
  4029ac:	mov	x0, x8
  4029b0:	str	x8, [sp, #16]
  4029b4:	str	x2, [sp, #8]
  4029b8:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  4029bc:	ldur	x0, [x29, #-8]
  4029c0:	ldr	x1, [sp, #16]
  4029c4:	ldr	x2, [sp, #8]
  4029c8:	bl	401af0 <__cxa_atexit@plt>
  4029cc:	ldp	x29, x30, [sp, #32]
  4029d0:	add	sp, sp, #0x30
  4029d4:	ret
  4029d8:	stp	x29, x30, [sp, #-16]!
  4029dc:	mov	x29, sp
  4029e0:	bl	4028f8 <sqrt@plt+0xc38>
  4029e4:	bl	402914 <sqrt@plt+0xc54>
  4029e8:	bl	402930 <sqrt@plt+0xc70>
  4029ec:	bl	402984 <sqrt@plt+0xcc4>
  4029f0:	ldp	x29, x30, [sp], #16
  4029f4:	ret
  4029f8:	stp	x29, x30, [sp, #-16]!
  4029fc:	mov	x29, sp
  402a00:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402a04:	add	x0, x0, #0xb10
  402a08:	bl	419850 <sqrt@plt+0x17b90>
  402a0c:	ldp	x29, x30, [sp], #16
  402a10:	ret
  402a14:	stp	x29, x30, [sp, #-16]!
  402a18:	mov	x29, sp
  402a1c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402a20:	add	x0, x0, #0xb11
  402a24:	bl	4195ac <sqrt@plt+0x178ec>
  402a28:	ldp	x29, x30, [sp], #16
  402a2c:	ret
  402a30:	stp	x29, x30, [sp, #-16]!
  402a34:	mov	x29, sp
  402a38:	bl	4029f8 <sqrt@plt+0xd38>
  402a3c:	bl	402a14 <sqrt@plt+0xd54>
  402a40:	ldp	x29, x30, [sp], #16
  402a44:	ret
  402a48:	stp	x29, x30, [sp, #-16]!
  402a4c:	mov	x29, sp
  402a50:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402a54:	add	x0, x0, #0xb18
  402a58:	bl	419850 <sqrt@plt+0x17b90>
  402a5c:	ldp	x29, x30, [sp], #16
  402a60:	ret
  402a64:	stp	x29, x30, [sp, #-16]!
  402a68:	mov	x29, sp
  402a6c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402a70:	add	x0, x0, #0xb19
  402a74:	bl	4195ac <sqrt@plt+0x178ec>
  402a78:	ldp	x29, x30, [sp], #16
  402a7c:	ret
  402a80:	stp	x29, x30, [sp, #-16]!
  402a84:	mov	x29, sp
  402a88:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402a8c:	add	x0, x0, #0xb1a
  402a90:	adrp	x8, 417000 <sqrt@plt+0x15340>
  402a94:	add	x8, x8, #0x3fc
  402a98:	blr	x8
  402a9c:	ldp	x29, x30, [sp], #16
  402aa0:	ret
  402aa4:	stp	x29, x30, [sp, #-16]!
  402aa8:	mov	x29, sp
  402aac:	bl	402a48 <sqrt@plt+0xd88>
  402ab0:	bl	402a64 <sqrt@plt+0xda4>
  402ab4:	bl	402a80 <sqrt@plt+0xdc0>
  402ab8:	ldp	x29, x30, [sp], #16
  402abc:	ret
  402ac0:	stp	x29, x30, [sp, #-16]!
  402ac4:	mov	x29, sp
  402ac8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402acc:	add	x0, x0, #0xf1c
  402ad0:	adrp	x8, 419000 <sqrt@plt+0x17340>
  402ad4:	add	x8, x8, #0x5ac
  402ad8:	blr	x8
  402adc:	ldp	x29, x30, [sp], #16
  402ae0:	ret
  402ae4:	stp	x29, x30, [sp, #-16]!
  402ae8:	mov	x29, sp
  402aec:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  402af0:	add	x0, x0, #0xf1d
  402af4:	mov	w8, wzr
  402af8:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402afc:	add	x9, x9, #0x598
  402b00:	mov	w1, w8
  402b04:	blr	x9
  402b08:	ldp	x29, x30, [sp], #16
  402b0c:	ret
  402b10:	stp	x29, x30, [sp, #-16]!
  402b14:	mov	x29, sp
  402b18:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402b1c:	add	x0, x0, #0x1d
  402b20:	mov	w8, wzr
  402b24:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402b28:	add	x9, x9, #0x598
  402b2c:	mov	w1, w8
  402b30:	blr	x9
  402b34:	ldp	x29, x30, [sp], #16
  402b38:	ret
  402b3c:	stp	x29, x30, [sp, #-16]!
  402b40:	mov	x29, sp
  402b44:	bl	402ac0 <sqrt@plt+0xe00>
  402b48:	bl	402ae4 <sqrt@plt+0xe24>
  402b4c:	bl	402b10 <sqrt@plt+0xe50>
  402b50:	ldp	x29, x30, [sp], #16
  402b54:	ret
  402b58:	stp	x29, x30, [sp, #-16]!
  402b5c:	mov	x29, sp
  402b60:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402b64:	add	x0, x0, #0x124
  402b68:	adrp	x8, 419000 <sqrt@plt+0x17340>
  402b6c:	add	x8, x8, #0x850
  402b70:	blr	x8
  402b74:	ldp	x29, x30, [sp], #16
  402b78:	ret
  402b7c:	stp	x29, x30, [sp, #-16]!
  402b80:	mov	x29, sp
  402b84:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402b88:	add	x0, x0, #0x125
  402b8c:	mov	w8, wzr
  402b90:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402b94:	add	x9, x9, #0x7d4
  402b98:	mov	w1, w8
  402b9c:	blr	x9
  402ba0:	ldp	x29, x30, [sp], #16
  402ba4:	ret
  402ba8:	stp	x29, x30, [sp, #-16]!
  402bac:	mov	x29, sp
  402bb0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402bb4:	add	x0, x0, #0x225
  402bb8:	mov	w8, wzr
  402bbc:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402bc0:	add	x9, x9, #0x7d4
  402bc4:	mov	w1, w8
  402bc8:	blr	x9
  402bcc:	ldp	x29, x30, [sp], #16
  402bd0:	ret
  402bd4:	stp	x29, x30, [sp, #-16]!
  402bd8:	mov	x29, sp
  402bdc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402be0:	add	x0, x0, #0x325
  402be4:	mov	w8, wzr
  402be8:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402bec:	add	x9, x9, #0x7d4
  402bf0:	mov	w1, w8
  402bf4:	blr	x9
  402bf8:	ldp	x29, x30, [sp], #16
  402bfc:	ret
  402c00:	stp	x29, x30, [sp, #-16]!
  402c04:	mov	x29, sp
  402c08:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402c0c:	add	x0, x0, #0x425
  402c10:	mov	w8, wzr
  402c14:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402c18:	add	x9, x9, #0x7d4
  402c1c:	mov	w1, w8
  402c20:	blr	x9
  402c24:	ldp	x29, x30, [sp], #16
  402c28:	ret
  402c2c:	stp	x29, x30, [sp, #-16]!
  402c30:	mov	x29, sp
  402c34:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402c38:	add	x0, x0, #0x525
  402c3c:	mov	w8, wzr
  402c40:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402c44:	add	x9, x9, #0x7d4
  402c48:	mov	w1, w8
  402c4c:	blr	x9
  402c50:	ldp	x29, x30, [sp], #16
  402c54:	ret
  402c58:	stp	x29, x30, [sp, #-16]!
  402c5c:	mov	x29, sp
  402c60:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402c64:	add	x0, x0, #0x625
  402c68:	mov	w8, wzr
  402c6c:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402c70:	add	x9, x9, #0x7d4
  402c74:	mov	w1, w8
  402c78:	blr	x9
  402c7c:	ldp	x29, x30, [sp], #16
  402c80:	ret
  402c84:	stp	x29, x30, [sp, #-16]!
  402c88:	mov	x29, sp
  402c8c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402c90:	add	x0, x0, #0x725
  402c94:	mov	w8, wzr
  402c98:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402c9c:	add	x9, x9, #0x7d4
  402ca0:	mov	w1, w8
  402ca4:	blr	x9
  402ca8:	ldp	x29, x30, [sp], #16
  402cac:	ret
  402cb0:	stp	x29, x30, [sp, #-16]!
  402cb4:	mov	x29, sp
  402cb8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402cbc:	add	x0, x0, #0x825
  402cc0:	mov	w8, wzr
  402cc4:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402cc8:	add	x9, x9, #0x7d4
  402ccc:	mov	w1, w8
  402cd0:	blr	x9
  402cd4:	ldp	x29, x30, [sp], #16
  402cd8:	ret
  402cdc:	stp	x29, x30, [sp, #-16]!
  402ce0:	mov	x29, sp
  402ce4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402ce8:	add	x0, x0, #0x925
  402cec:	mov	w8, wzr
  402cf0:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402cf4:	add	x9, x9, #0x7d4
  402cf8:	mov	w1, w8
  402cfc:	blr	x9
  402d00:	ldp	x29, x30, [sp], #16
  402d04:	ret
  402d08:	stp	x29, x30, [sp, #-16]!
  402d0c:	mov	x29, sp
  402d10:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402d14:	add	x0, x0, #0xa25
  402d18:	mov	w8, wzr
  402d1c:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402d20:	add	x9, x9, #0x7d4
  402d24:	mov	w1, w8
  402d28:	blr	x9
  402d2c:	ldp	x29, x30, [sp], #16
  402d30:	ret
  402d34:	stp	x29, x30, [sp, #-16]!
  402d38:	mov	x29, sp
  402d3c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402d40:	add	x0, x0, #0xb25
  402d44:	mov	w8, wzr
  402d48:	adrp	x9, 419000 <sqrt@plt+0x17340>
  402d4c:	add	x9, x9, #0x7d4
  402d50:	mov	w1, w8
  402d54:	blr	x9
  402d58:	ldp	x29, x30, [sp], #16
  402d5c:	ret
  402d60:	stp	x29, x30, [sp, #-16]!
  402d64:	mov	x29, sp
  402d68:	bl	402b58 <sqrt@plt+0xe98>
  402d6c:	bl	402b7c <sqrt@plt+0xebc>
  402d70:	bl	402ba8 <sqrt@plt+0xee8>
  402d74:	bl	402bd4 <sqrt@plt+0xf14>
  402d78:	bl	402c00 <sqrt@plt+0xf40>
  402d7c:	bl	402c2c <sqrt@plt+0xf6c>
  402d80:	bl	402c58 <sqrt@plt+0xf98>
  402d84:	bl	402c84 <sqrt@plt+0xfc4>
  402d88:	bl	402cb0 <sqrt@plt+0xff0>
  402d8c:	bl	402cdc <sqrt@plt+0x101c>
  402d90:	bl	402d08 <sqrt@plt+0x1048>
  402d94:	bl	402d34 <sqrt@plt+0x1074>
  402d98:	ldp	x29, x30, [sp], #16
  402d9c:	ret
  402da0:	stp	x29, x30, [sp, #-16]!
  402da4:	mov	x29, sp
  402da8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402dac:	add	x0, x0, #0xc30
  402db0:	adrp	x8, 419000 <sqrt@plt+0x17340>
  402db4:	add	x8, x8, #0xbec
  402db8:	blr	x8
  402dbc:	ldp	x29, x30, [sp], #16
  402dc0:	ret
  402dc4:	stp	x29, x30, [sp, #-16]!
  402dc8:	mov	x29, sp
  402dcc:	bl	402da0 <sqrt@plt+0x10e0>
  402dd0:	ldp	x29, x30, [sp], #16
  402dd4:	ret
  402dd8:	stp	x29, x30, [sp, #-16]!
  402ddc:	mov	x29, sp
  402de0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402de4:	add	x0, x0, #0xc7a
  402de8:	bl	419850 <sqrt@plt+0x17b90>
  402dec:	ldp	x29, x30, [sp], #16
  402df0:	ret
  402df4:	stp	x29, x30, [sp, #-16]!
  402df8:	mov	x29, sp
  402dfc:	bl	402dd8 <sqrt@plt+0x1118>
  402e00:	ldp	x29, x30, [sp], #16
  402e04:	ret
  402e08:	sub	sp, sp, #0x30
  402e0c:	stp	x29, x30, [sp, #32]
  402e10:	add	x29, sp, #0x20
  402e14:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402e18:	add	x8, x8, #0xcac
  402e1c:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x75c>
  402e20:	add	x9, x9, #0xbcc
  402e24:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x75c>
  402e28:	add	x0, x0, #0xd60
  402e2c:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402e30:	add	x2, x2, #0x238
  402e34:	stur	x0, [x29, #-8]
  402e38:	mov	x0, x8
  402e3c:	str	x8, [sp, #16]
  402e40:	str	x2, [sp, #8]
  402e44:	blr	x9
  402e48:	ldur	x0, [x29, #-8]
  402e4c:	ldr	x1, [sp, #16]
  402e50:	ldr	x2, [sp, #8]
  402e54:	bl	401af0 <__cxa_atexit@plt>
  402e58:	ldp	x29, x30, [sp, #32]
  402e5c:	add	sp, sp, #0x30
  402e60:	ret
  402e64:	stp	x29, x30, [sp, #-16]!
  402e68:	mov	x29, sp
  402e6c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x75c>
  402e70:	add	x0, x0, #0xe68
  402e74:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0xb748>
  402e78:	add	x1, x1, #0xcb8
  402e7c:	adrp	x2, 432000 <_Znam@GLIBCXX_3.4>
  402e80:	add	x2, x2, #0x238
  402e84:	bl	401af0 <__cxa_atexit@plt>
  402e88:	ldp	x29, x30, [sp], #16
  402e8c:	ret
  402e90:	stp	x29, x30, [sp, #-16]!
  402e94:	mov	x29, sp
  402e98:	bl	402e08 <sqrt@plt+0x1148>
  402e9c:	bl	402e64 <sqrt@plt+0x11a4>
  402ea0:	ldp	x29, x30, [sp], #16
  402ea4:	ret
  402ea8:	mov	x29, #0x0                   	// #0
  402eac:	mov	x30, #0x0                   	// #0
  402eb0:	mov	x5, x0
  402eb4:	ldr	x1, [sp]
  402eb8:	add	x2, sp, #0x8
  402ebc:	mov	x6, sp
  402ec0:	movz	x0, #0x0, lsl #48
  402ec4:	movk	x0, #0x0, lsl #32
  402ec8:	movk	x0, #0x40, lsl #16
  402ecc:	movk	x0, #0x9f2c
  402ed0:	movz	x3, #0x0, lsl #48
  402ed4:	movk	x3, #0x0, lsl #32
  402ed8:	movk	x3, #0x41, lsl #16
  402edc:	movk	x3, #0xc200
  402ee0:	movz	x4, #0x0, lsl #48
  402ee4:	movk	x4, #0x0, lsl #32
  402ee8:	movk	x4, #0x41, lsl #16
  402eec:	movk	x4, #0xc280
  402ef0:	bl	401a50 <__libc_start_main@plt>
  402ef4:	bl	401c00 <abort@plt>
  402ef8:	adrp	x0, 431000 <_ZdlPvm@@Base+0x1675c>
  402efc:	ldr	x0, [x0, #4064]
  402f00:	cbz	x0, 402f08 <sqrt@plt+0x1248>
  402f04:	b	401c60 <__gmon_start__@plt>
  402f08:	ret
  402f0c:	nop
  402f10:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  402f14:	add	x0, x0, #0x8a8
  402f18:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  402f1c:	add	x1, x1, #0x8a8
  402f20:	cmp	x1, x0
  402f24:	b.eq	402f3c <sqrt@plt+0x127c>  // b.none
  402f28:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  402f2c:	ldr	x1, [x1, #704]
  402f30:	cbz	x1, 402f3c <sqrt@plt+0x127c>
  402f34:	mov	x16, x1
  402f38:	br	x16
  402f3c:	ret
  402f40:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  402f44:	add	x0, x0, #0x8a8
  402f48:	adrp	x1, 432000 <_Znam@GLIBCXX_3.4>
  402f4c:	add	x1, x1, #0x8a8
  402f50:	sub	x1, x1, x0
  402f54:	lsr	x2, x1, #63
  402f58:	add	x1, x2, x1, asr #3
  402f5c:	cmp	xzr, x1, asr #1
  402f60:	asr	x1, x1, #1
  402f64:	b.eq	402f7c <sqrt@plt+0x12bc>  // b.none
  402f68:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  402f6c:	ldr	x2, [x2, #712]
  402f70:	cbz	x2, 402f7c <sqrt@plt+0x12bc>
  402f74:	mov	x16, x2
  402f78:	br	x16
  402f7c:	ret
  402f80:	stp	x29, x30, [sp, #-32]!
  402f84:	mov	x29, sp
  402f88:	str	x19, [sp, #16]
  402f8c:	adrp	x19, 432000 <_Znam@GLIBCXX_3.4>
  402f90:	ldrb	w0, [x19, #2240]
  402f94:	cbnz	w0, 402fa4 <sqrt@plt+0x12e4>
  402f98:	bl	402f10 <sqrt@plt+0x1250>
  402f9c:	mov	w0, #0x1                   	// #1
  402fa0:	strb	w0, [x19, #2240]
  402fa4:	ldr	x19, [sp, #16]
  402fa8:	ldp	x29, x30, [sp], #32
  402fac:	ret
  402fb0:	b	402f40 <sqrt@plt+0x1280>
  402fb4:	sub	sp, sp, #0x70
  402fb8:	stp	x29, x30, [sp, #96]
  402fbc:	add	x29, sp, #0x60
  402fc0:	stur	x0, [x29, #-8]
  402fc4:	stur	x1, [x29, #-16]
  402fc8:	stur	x2, [x29, #-24]
  402fcc:	stur	w3, [x29, #-28]
  402fd0:	ldur	x8, [x29, #-8]
  402fd4:	ldur	x0, [x29, #-24]
  402fd8:	str	x8, [sp, #40]
  402fdc:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  402fe0:	ldr	x8, [sp, #40]
  402fe4:	str	x0, [x8, #8]
  402fe8:	ldur	w9, [x29, #-28]
  402fec:	str	w9, [x8, #16]
  402ff0:	add	x10, x8, #0x18
  402ff4:	mov	x0, x10
  402ff8:	str	x10, [sp, #32]
  402ffc:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  403000:	ldr	x8, [sp, #40]
  403004:	add	x0, x8, #0x18
  403008:	ldur	x1, [x29, #-16]
  40300c:	bl	41aedc <_ZdlPvm@@Base+0x638>
  403010:	b	403014 <sqrt@plt+0x1354>
  403014:	ldr	x8, [sp, #40]
  403018:	add	x0, x8, #0x18
  40301c:	bl	4050d0 <sqrt@plt+0x3410>
  403020:	str	x0, [sp, #24]
  403024:	b	403028 <sqrt@plt+0x1368>
  403028:	ldr	x8, [sp, #24]
  40302c:	ldr	x9, [sp, #40]
  403030:	str	x8, [x9, #40]
  403034:	ldr	x10, [x9, #40]
  403038:	add	x0, x9, #0x18
  40303c:	str	x10, [sp, #16]
  403040:	bl	4050e8 <sqrt@plt+0x3428>
  403044:	str	w0, [sp, #12]
  403048:	b	40304c <sqrt@plt+0x138c>
  40304c:	ldr	w8, [sp, #12]
  403050:	mov	w0, w8
  403054:	sxtw	x9, w0
  403058:	ldr	x10, [sp, #16]
  40305c:	add	x9, x10, x9
  403060:	ldr	x11, [sp, #40]
  403064:	str	x9, [x11, #48]
  403068:	ldp	x29, x30, [sp, #96]
  40306c:	add	sp, sp, #0x70
  403070:	ret
  403074:	stur	x0, [x29, #-40]
  403078:	stur	w1, [x29, #-44]
  40307c:	ldr	x0, [sp, #32]
  403080:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  403084:	ldur	x0, [x29, #-40]
  403088:	bl	401c40 <_Unwind_Resume@plt>
  40308c:	sub	sp, sp, #0x30
  403090:	stp	x29, x30, [sp, #32]
  403094:	add	x29, sp, #0x20
  403098:	stur	x0, [x29, #-8]
  40309c:	ldur	x8, [x29, #-8]
  4030a0:	ldr	x9, [x8, #8]
  4030a4:	str	x8, [sp, #16]
  4030a8:	str	x9, [sp, #8]
  4030ac:	cbz	x9, 4030b8 <sqrt@plt+0x13f8>
  4030b0:	ldr	x0, [sp, #8]
  4030b4:	bl	401b40 <_ZdaPv@plt>
  4030b8:	ldr	x8, [sp, #16]
  4030bc:	add	x0, x8, #0x18
  4030c0:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  4030c4:	ldp	x29, x30, [sp, #32]
  4030c8:	add	sp, sp, #0x30
  4030cc:	ret
  4030d0:	sub	sp, sp, #0x50
  4030d4:	stp	x29, x30, [sp, #64]
  4030d8:	add	x29, sp, #0x40
  4030dc:	stur	x0, [x29, #-8]
  4030e0:	stur	x1, [x29, #-16]
  4030e4:	stur	x2, [x29, #-24]
  4030e8:	ldur	x8, [x29, #-8]
  4030ec:	ldr	x9, [x8, #8]
  4030f0:	ldur	x10, [x29, #-16]
  4030f4:	str	x9, [x10]
  4030f8:	ldr	x9, [x8, #40]
  4030fc:	add	x0, x8, #0x18
  403100:	str	x8, [sp, #8]
  403104:	str	x9, [sp]
  403108:	bl	4050d0 <sqrt@plt+0x3410>
  40310c:	ldr	x8, [sp]
  403110:	cmp	x8, x0
  403114:	b.ne	40312c <sqrt@plt+0x146c>  // b.any
  403118:	ldr	x8, [sp, #8]
  40311c:	ldr	w9, [x8, #16]
  403120:	ldur	x10, [x29, #-24]
  403124:	str	w9, [x10]
  403128:	b	40319c <sqrt@plt+0x14dc>
  40312c:	ldr	x8, [sp, #8]
  403130:	ldr	w9, [x8, #16]
  403134:	stur	w9, [x29, #-28]
  403138:	ldr	x10, [x8, #40]
  40313c:	mov	x11, #0xffffffffffffffff    	// #-1
  403140:	add	x10, x10, x11
  403144:	str	x10, [sp, #24]
  403148:	add	x0, x8, #0x18
  40314c:	bl	4050d0 <sqrt@plt+0x3410>
  403150:	str	x0, [sp, #16]
  403154:	ldr	x8, [sp, #16]
  403158:	ldr	x9, [sp, #24]
  40315c:	cmp	x8, x9
  403160:	b.cs	403190 <sqrt@plt+0x14d0>  // b.hs, b.nlast
  403164:	ldr	x8, [sp, #16]
  403168:	ldrb	w9, [x8]
  40316c:	cmp	w9, #0xa
  403170:	b.ne	403180 <sqrt@plt+0x14c0>  // b.any
  403174:	ldur	w8, [x29, #-28]
  403178:	add	w8, w8, #0x1
  40317c:	stur	w8, [x29, #-28]
  403180:	ldr	x8, [sp, #16]
  403184:	add	x8, x8, #0x1
  403188:	str	x8, [sp, #16]
  40318c:	b	403154 <sqrt@plt+0x1494>
  403190:	ldur	w8, [x29, #-28]
  403194:	ldur	x9, [x29, #-24]
  403198:	str	w8, [x9]
  40319c:	mov	w0, #0x1                   	// #1
  4031a0:	ldp	x29, x30, [sp, #64]
  4031a4:	add	sp, sp, #0x50
  4031a8:	ret
  4031ac:	sub	sp, sp, #0x30
  4031b0:	stp	x29, x30, [sp, #32]
  4031b4:	add	x29, sp, #0x20
  4031b8:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  4031bc:	add	x8, x8, #0x9d0
  4031c0:	str	x8, [sp, #16]
  4031c4:	ldr	x8, [sp, #16]
  4031c8:	ldr	x9, [x8]
  4031cc:	cbz	x9, 403210 <sqrt@plt+0x1550>
  4031d0:	ldr	x8, [sp, #16]
  4031d4:	ldr	x9, [x8]
  4031d8:	stur	x9, [x29, #-8]
  4031dc:	ldr	x9, [x8]
  4031e0:	ldr	x9, [x9]
  4031e4:	str	x9, [x8]
  4031e8:	ldur	x9, [x29, #-8]
  4031ec:	str	x9, [sp, #8]
  4031f0:	cbz	x9, 40320c <sqrt@plt+0x154c>
  4031f4:	ldr	x0, [sp, #8]
  4031f8:	adrp	x8, 403000 <sqrt@plt+0x1340>
  4031fc:	add	x8, x8, #0x8c
  403200:	blr	x8
  403204:	ldr	x0, [sp, #8]
  403208:	bl	41a878 <_ZdlPv@@Base>
  40320c:	b	4031c4 <sqrt@plt+0x1504>
  403210:	ldp	x29, x30, [sp, #32]
  403214:	add	sp, sp, #0x30
  403218:	ret
  40321c:	sub	sp, sp, #0x30
  403220:	stp	x29, x30, [sp, #32]
  403224:	add	x29, sp, #0x20
  403228:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40322c:	add	x8, x8, #0x9d0
  403230:	str	x8, [sp, #8]
  403234:	ldr	x8, [sp, #8]
  403238:	ldr	x9, [x8]
  40323c:	cbz	x9, 4032ac <sqrt@plt+0x15ec>
  403240:	ldr	x8, [sp, #8]
  403244:	ldr	x0, [x8]
  403248:	bl	405100 <sqrt@plt+0x3440>
  40324c:	stur	w0, [x29, #-8]
  403250:	ldur	w9, [x29, #-8]
  403254:	cmp	w9, #0x0
  403258:	cset	w9, lt  // lt = tstop
  40325c:	tbnz	w9, #0, 40326c <sqrt@plt+0x15ac>
  403260:	ldur	w8, [x29, #-8]
  403264:	stur	w8, [x29, #-4]
  403268:	b	4032b4 <sqrt@plt+0x15f4>
  40326c:	ldr	x8, [sp, #8]
  403270:	ldr	x9, [x8]
  403274:	str	x9, [sp, #16]
  403278:	ldr	x9, [x8]
  40327c:	ldr	x9, [x9]
  403280:	str	x9, [x8]
  403284:	ldr	x9, [sp, #16]
  403288:	str	x9, [sp]
  40328c:	cbz	x9, 4032a8 <sqrt@plt+0x15e8>
  403290:	ldr	x0, [sp]
  403294:	adrp	x8, 403000 <sqrt@plt+0x1340>
  403298:	add	x8, x8, #0x8c
  40329c:	blr	x8
  4032a0:	ldr	x0, [sp]
  4032a4:	bl	41a878 <_ZdlPv@@Base>
  4032a8:	b	403234 <sqrt@plt+0x1574>
  4032ac:	mov	w8, #0xffffffff            	// #-1
  4032b0:	stur	w8, [x29, #-4]
  4032b4:	ldur	w0, [x29, #-4]
  4032b8:	ldp	x29, x30, [sp, #32]
  4032bc:	add	sp, sp, #0x30
  4032c0:	ret
  4032c4:	sub	sp, sp, #0x30
  4032c8:	stp	x29, x30, [sp, #32]
  4032cc:	add	x29, sp, #0x20
  4032d0:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  4032d4:	add	x8, x8, #0x9d0
  4032d8:	str	x8, [sp, #8]
  4032dc:	ldr	x8, [sp, #8]
  4032e0:	ldr	x9, [x8]
  4032e4:	cbz	x9, 403354 <sqrt@plt+0x1694>
  4032e8:	ldr	x8, [sp, #8]
  4032ec:	ldr	x0, [x8]
  4032f0:	bl	405150 <sqrt@plt+0x3490>
  4032f4:	stur	w0, [x29, #-8]
  4032f8:	ldur	w9, [x29, #-8]
  4032fc:	cmp	w9, #0x0
  403300:	cset	w9, lt  // lt = tstop
  403304:	tbnz	w9, #0, 403314 <sqrt@plt+0x1654>
  403308:	ldur	w8, [x29, #-8]
  40330c:	stur	w8, [x29, #-4]
  403310:	b	40335c <sqrt@plt+0x169c>
  403314:	ldr	x8, [sp, #8]
  403318:	ldr	x9, [x8]
  40331c:	str	x9, [sp, #16]
  403320:	ldr	x9, [x8]
  403324:	ldr	x9, [x9]
  403328:	str	x9, [x8]
  40332c:	ldr	x9, [sp, #16]
  403330:	str	x9, [sp]
  403334:	cbz	x9, 403350 <sqrt@plt+0x1690>
  403338:	ldr	x0, [sp]
  40333c:	adrp	x8, 403000 <sqrt@plt+0x1340>
  403340:	add	x8, x8, #0x8c
  403344:	blr	x8
  403348:	ldr	x0, [sp]
  40334c:	bl	41a878 <_ZdlPv@@Base>
  403350:	b	4032dc <sqrt@plt+0x161c>
  403354:	mov	w8, #0xffffffff            	// #-1
  403358:	stur	w8, [x29, #-4]
  40335c:	ldur	w0, [x29, #-4]
  403360:	ldp	x29, x30, [sp, #32]
  403364:	add	sp, sp, #0x30
  403368:	ret
  40336c:	sub	sp, sp, #0xf0
  403370:	stp	x29, x30, [sp, #224]
  403374:	add	x29, sp, #0xe0
  403378:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40337c:	add	x1, x1, #0xd9a
  403380:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  403384:	add	x8, x8, #0xc30
  403388:	stur	x0, [x29, #-8]
  40338c:	ldur	x0, [x29, #-8]
  403390:	str	x8, [sp, #96]
  403394:	bl	401b80 <strcmp@plt>
  403398:	cbnz	w0, 4033bc <sqrt@plt+0x16fc>
  40339c:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  4033a0:	add	x8, x8, #0x8a8
  4033a4:	ldr	x8, [x8]
  4033a8:	stur	x8, [x29, #-16]
  4033ac:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  4033b0:	add	x8, x8, #0x2d0
  4033b4:	stur	x8, [x29, #-8]
  4033b8:	b	403434 <sqrt@plt+0x1774>
  4033bc:	bl	401b50 <__errno_location@plt>
  4033c0:	str	wzr, [x0]
  4033c4:	ldur	x0, [x29, #-8]
  4033c8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4033cc:	add	x1, x1, #0x721
  4033d0:	bl	401b60 <fopen@plt>
  4033d4:	stur	x0, [x29, #-16]
  4033d8:	ldur	x8, [x29, #-16]
  4033dc:	cbnz	x8, 403434 <sqrt@plt+0x1774>
  4033e0:	ldur	x1, [x29, #-8]
  4033e4:	sub	x8, x29, #0x20
  4033e8:	mov	x0, x8
  4033ec:	str	x8, [sp, #88]
  4033f0:	bl	419b9c <sqrt@plt+0x17edc>
  4033f4:	bl	401b50 <__errno_location@plt>
  4033f8:	ldr	w0, [x0]
  4033fc:	bl	401a00 <strerror@plt>
  403400:	sub	x8, x29, #0x30
  403404:	str	x0, [sp, #80]
  403408:	mov	x0, x8
  40340c:	ldr	x1, [sp, #80]
  403410:	str	x8, [sp, #72]
  403414:	bl	419b9c <sqrt@plt+0x17edc>
  403418:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40341c:	add	x0, x0, #0x2e1
  403420:	ldr	x1, [sp, #88]
  403424:	ldr	x2, [sp, #72]
  403428:	ldr	x3, [sp, #96]
  40342c:	bl	4037bc <sqrt@plt+0x1afc>
  403430:	b	403790 <sqrt@plt+0x1ad0>
  403434:	sub	x0, x29, #0x40
  403438:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40343c:	mov	w8, #0x1                   	// #1
  403440:	stur	w8, [x29, #-68]
  403444:	stur	w8, [x29, #-72]
  403448:	ldur	x0, [x29, #-16]
  40344c:	bl	401a90 <getc@plt>
  403450:	str	w0, [sp, #68]
  403454:	b	403458 <sqrt@plt+0x1798>
  403458:	ldr	w8, [sp, #68]
  40345c:	stur	w8, [x29, #-76]
  403460:	ldur	w9, [x29, #-68]
  403464:	cbz	w9, 4035ec <sqrt@plt+0x192c>
  403468:	ldur	w8, [x29, #-76]
  40346c:	cmp	w8, #0x2e
  403470:	b.ne	4035ec <sqrt@plt+0x192c>  // b.any
  403474:	ldur	x0, [x29, #-16]
  403478:	bl	401a90 <getc@plt>
  40347c:	str	w0, [sp, #64]
  403480:	b	403484 <sqrt@plt+0x17c4>
  403484:	ldr	w8, [sp, #64]
  403488:	stur	w8, [x29, #-76]
  40348c:	ldur	w9, [x29, #-76]
  403490:	cmp	w9, #0x52
  403494:	b.ne	4035dc <sqrt@plt+0x191c>  // b.any
  403498:	ldur	x0, [x29, #-16]
  40349c:	bl	401a90 <getc@plt>
  4034a0:	str	w0, [sp, #60]
  4034a4:	b	4034a8 <sqrt@plt+0x17e8>
  4034a8:	ldr	w8, [sp, #60]
  4034ac:	stur	w8, [x29, #-76]
  4034b0:	ldur	w9, [x29, #-76]
  4034b4:	cmp	w9, #0x31
  4034b8:	b.eq	4034c8 <sqrt@plt+0x1808>  // b.none
  4034bc:	ldur	w8, [x29, #-76]
  4034c0:	cmp	w8, #0x32
  4034c4:	b.ne	4035b8 <sqrt@plt+0x18f8>  // b.any
  4034c8:	ldur	w8, [x29, #-76]
  4034cc:	stur	w8, [x29, #-96]
  4034d0:	ldur	x0, [x29, #-16]
  4034d4:	bl	401a90 <getc@plt>
  4034d8:	str	w0, [sp, #56]
  4034dc:	b	4034e0 <sqrt@plt+0x1820>
  4034e0:	ldr	w8, [sp, #56]
  4034e4:	stur	w8, [x29, #-76]
  4034e8:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  4034ec:	add	x9, x9, #0xb50
  4034f0:	ldr	w10, [x9]
  4034f4:	cbnz	w10, 403520 <sqrt@plt+0x1860>
  4034f8:	ldur	w8, [x29, #-76]
  4034fc:	cmp	w8, #0x20
  403500:	b.eq	403520 <sqrt@plt+0x1860>  // b.none
  403504:	ldur	w8, [x29, #-76]
  403508:	cmp	w8, #0xa
  40350c:	b.eq	403520 <sqrt@plt+0x1860>  // b.none
  403510:	ldur	w8, [x29, #-76]
  403514:	mov	w9, #0xffffffff            	// #-1
  403518:	cmp	w8, w9
  40351c:	b.ne	403580 <sqrt@plt+0x18c0>  // b.any
  403520:	ldur	w8, [x29, #-76]
  403524:	mov	w9, #0x0                   	// #0
  403528:	cmp	w8, #0xa
  40352c:	str	w9, [sp, #52]
  403530:	b.eq	403548 <sqrt@plt+0x1888>  // b.none
  403534:	ldur	w8, [x29, #-76]
  403538:	mov	w9, #0xffffffff            	// #-1
  40353c:	cmp	w8, w9
  403540:	cset	w8, ne  // ne = any
  403544:	str	w8, [sp, #52]
  403548:	ldr	w8, [sp, #52]
  40354c:	tbnz	w8, #0, 403554 <sqrt@plt+0x1894>
  403550:	b	40357c <sqrt@plt+0x18bc>
  403554:	ldur	x0, [x29, #-16]
  403558:	bl	401a90 <getc@plt>
  40355c:	str	w0, [sp, #48]
  403560:	b	403564 <sqrt@plt+0x18a4>
  403564:	ldr	w8, [sp, #48]
  403568:	stur	w8, [x29, #-76]
  40356c:	b	403520 <sqrt@plt+0x1860>
  403570:	stur	x0, [x29, #-88]
  403574:	stur	w1, [x29, #-92]
  403578:	b	4037ac <sqrt@plt+0x1aec>
  40357c:	b	4035b4 <sqrt@plt+0x18f4>
  403580:	sub	x0, x29, #0x40
  403584:	mov	w1, #0x2e                  	// #46
  403588:	bl	405198 <sqrt@plt+0x34d8>
  40358c:	b	403590 <sqrt@plt+0x18d0>
  403590:	sub	x0, x29, #0x40
  403594:	mov	w1, #0x52                  	// #82
  403598:	bl	405198 <sqrt@plt+0x34d8>
  40359c:	b	4035a0 <sqrt@plt+0x18e0>
  4035a0:	ldur	w8, [x29, #-96]
  4035a4:	sub	x0, x29, #0x40
  4035a8:	mov	w1, w8
  4035ac:	bl	405198 <sqrt@plt+0x34d8>
  4035b0:	b	4035b4 <sqrt@plt+0x18f4>
  4035b4:	b	4035d8 <sqrt@plt+0x1918>
  4035b8:	sub	x0, x29, #0x40
  4035bc:	mov	w1, #0x2e                  	// #46
  4035c0:	bl	405198 <sqrt@plt+0x34d8>
  4035c4:	b	4035c8 <sqrt@plt+0x1908>
  4035c8:	sub	x0, x29, #0x40
  4035cc:	mov	w1, #0x52                  	// #82
  4035d0:	bl	405198 <sqrt@plt+0x34d8>
  4035d4:	b	4035d8 <sqrt@plt+0x1918>
  4035d8:	b	4035ec <sqrt@plt+0x192c>
  4035dc:	sub	x0, x29, #0x40
  4035e0:	mov	w1, #0x2e                  	// #46
  4035e4:	bl	405198 <sqrt@plt+0x34d8>
  4035e8:	b	4035ec <sqrt@plt+0x192c>
  4035ec:	ldur	w8, [x29, #-76]
  4035f0:	mov	w9, #0xffffffff            	// #-1
  4035f4:	cmp	w8, w9
  4035f8:	b.ne	403600 <sqrt@plt+0x1940>  // b.any
  4035fc:	b	4036a8 <sqrt@plt+0x19e8>
  403600:	ldur	w0, [x29, #-76]
  403604:	bl	405200 <sqrt@plt+0x3540>
  403608:	str	w0, [sp, #44]
  40360c:	b	403610 <sqrt@plt+0x1950>
  403610:	ldr	w8, [sp, #44]
  403614:	cbz	w8, 403668 <sqrt@plt+0x19a8>
  403618:	ldur	x0, [x29, #-8]
  40361c:	ldur	w1, [x29, #-72]
  403620:	ldur	w8, [x29, #-76]
  403624:	add	x9, sp, #0x70
  403628:	str	x0, [sp, #32]
  40362c:	mov	x0, x9
  403630:	str	w1, [sp, #28]
  403634:	mov	w1, w8
  403638:	bl	419c04 <sqrt@plt+0x17f44>
  40363c:	b	403640 <sqrt@plt+0x1980>
  403640:	ldr	x0, [sp, #32]
  403644:	ldr	w1, [sp, #28]
  403648:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40364c:	add	x2, x2, #0x2f5
  403650:	add	x3, sp, #0x70
  403654:	ldr	x4, [sp, #96]
  403658:	ldr	x5, [sp, #96]
  40365c:	bl	41a0a8 <sqrt@plt+0x183e8>
  403660:	b	403664 <sqrt@plt+0x19a4>
  403664:	b	4036a4 <sqrt@plt+0x19e4>
  403668:	ldur	w8, [x29, #-76]
  40366c:	sub	x0, x29, #0x40
  403670:	mov	w1, w8
  403674:	bl	405198 <sqrt@plt+0x34d8>
  403678:	b	40367c <sqrt@plt+0x19bc>
  40367c:	ldur	w8, [x29, #-76]
  403680:	cmp	w8, #0xa
  403684:	b.ne	4036a0 <sqrt@plt+0x19e0>  // b.any
  403688:	mov	w8, #0x1                   	// #1
  40368c:	stur	w8, [x29, #-68]
  403690:	ldur	w8, [x29, #-72]
  403694:	add	w8, w8, #0x1
  403698:	stur	w8, [x29, #-72]
  40369c:	b	4036a4 <sqrt@plt+0x19e4>
  4036a0:	stur	wzr, [x29, #-68]
  4036a4:	b	403448 <sqrt@plt+0x1788>
  4036a8:	ldur	x8, [x29, #-16]
  4036ac:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  4036b0:	add	x9, x9, #0x8a8
  4036b4:	ldr	x9, [x9]
  4036b8:	cmp	x8, x9
  4036bc:	b.eq	4036cc <sqrt@plt+0x1a0c>  // b.none
  4036c0:	ldur	x0, [x29, #-16]
  4036c4:	bl	401970 <fclose@plt>
  4036c8:	b	4036cc <sqrt@plt+0x1a0c>
  4036cc:	sub	x0, x29, #0x40
  4036d0:	bl	4050e8 <sqrt@plt+0x3428>
  4036d4:	str	w0, [sp, #24]
  4036d8:	b	4036dc <sqrt@plt+0x1a1c>
  4036dc:	ldr	w8, [sp, #24]
  4036e0:	cmp	w8, #0x0
  4036e4:	cset	w9, le
  4036e8:	tbnz	w9, #0, 403734 <sqrt@plt+0x1a74>
  4036ec:	sub	x0, x29, #0x40
  4036f0:	bl	4050e8 <sqrt@plt+0x3428>
  4036f4:	str	w0, [sp, #20]
  4036f8:	b	4036fc <sqrt@plt+0x1a3c>
  4036fc:	ldr	w8, [sp, #20]
  403700:	subs	w1, w8, #0x1
  403704:	sub	x0, x29, #0x40
  403708:	bl	405250 <sqrt@plt+0x3590>
  40370c:	str	x0, [sp, #8]
  403710:	b	403714 <sqrt@plt+0x1a54>
  403714:	ldr	x8, [sp, #8]
  403718:	ldrb	w9, [x8]
  40371c:	cmp	w9, #0xa
  403720:	b.eq	403734 <sqrt@plt+0x1a74>  // b.none
  403724:	sub	x0, x29, #0x40
  403728:	mov	w1, #0xa                   	// #10
  40372c:	bl	405198 <sqrt@plt+0x34d8>
  403730:	b	403734 <sqrt@plt+0x1a74>
  403734:	mov	x0, #0x38                  	// #56
  403738:	bl	41a7a0 <_Znwm@@Base>
  40373c:	str	x0, [sp]
  403740:	b	403744 <sqrt@plt+0x1a84>
  403744:	ldur	x2, [x29, #-8]
  403748:	ldr	x0, [sp]
  40374c:	sub	x1, x29, #0x40
  403750:	mov	w3, #0x1                   	// #1
  403754:	adrp	x8, 402000 <sqrt@plt+0x340>
  403758:	add	x8, x8, #0xfb4
  40375c:	blr	x8
  403760:	b	403764 <sqrt@plt+0x1aa4>
  403764:	ldr	x8, [sp]
  403768:	str	x8, [sp, #104]
  40376c:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  403770:	add	x9, x9, #0x9d0
  403774:	ldr	x10, [x9]
  403778:	ldr	x11, [sp, #104]
  40377c:	str	x10, [x11]
  403780:	ldr	x10, [sp, #104]
  403784:	str	x10, [x9]
  403788:	sub	x0, x29, #0x40
  40378c:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  403790:	ldp	x29, x30, [sp, #224]
  403794:	add	sp, sp, #0xf0
  403798:	ret
  40379c:	stur	x0, [x29, #-88]
  4037a0:	stur	w1, [x29, #-92]
  4037a4:	ldr	x0, [sp]
  4037a8:	bl	41a878 <_ZdlPv@@Base>
  4037ac:	sub	x0, x29, #0x40
  4037b0:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  4037b4:	ldur	x0, [x29, #-88]
  4037b8:	bl	401c40 <_Unwind_Resume@plt>
  4037bc:	sub	sp, sp, #0x50
  4037c0:	stp	x29, x30, [sp, #64]
  4037c4:	add	x29, sp, #0x40
  4037c8:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  4037cc:	add	x8, x8, #0x9d0
  4037d0:	stur	x0, [x29, #-8]
  4037d4:	stur	x1, [x29, #-16]
  4037d8:	stur	x2, [x29, #-24]
  4037dc:	str	x3, [sp, #32]
  4037e0:	ldr	x8, [x8]
  4037e4:	str	x8, [sp, #8]
  4037e8:	ldr	x8, [sp, #8]
  4037ec:	cbz	x8, 403834 <sqrt@plt+0x1b74>
  4037f0:	ldr	x0, [sp, #8]
  4037f4:	add	x1, sp, #0x18
  4037f8:	add	x2, sp, #0x14
  4037fc:	bl	4030d0 <sqrt@plt+0x1410>
  403800:	cbz	w0, 403824 <sqrt@plt+0x1b64>
  403804:	ldr	x0, [sp, #24]
  403808:	ldr	w1, [sp, #20]
  40380c:	ldur	x2, [x29, #-8]
  403810:	ldur	x3, [x29, #-16]
  403814:	ldur	x4, [x29, #-24]
  403818:	ldr	x5, [sp, #32]
  40381c:	bl	41a0a8 <sqrt@plt+0x183e8>
  403820:	b	403848 <sqrt@plt+0x1b88>
  403824:	ldr	x8, [sp, #8]
  403828:	ldr	x8, [x8]
  40382c:	str	x8, [sp, #8]
  403830:	b	4037e8 <sqrt@plt+0x1b28>
  403834:	ldur	x0, [x29, #-8]
  403838:	ldur	x1, [x29, #-16]
  40383c:	ldur	x2, [x29, #-24]
  403840:	ldr	x3, [sp, #32]
  403844:	bl	419f74 <sqrt@plt+0x182b4>
  403848:	ldp	x29, x30, [sp, #64]
  40384c:	add	sp, sp, #0x50
  403850:	ret
  403854:	sub	sp, sp, #0x50
  403858:	stp	x29, x30, [sp, #64]
  40385c:	add	x29, sp, #0x40
  403860:	mov	x8, #0x38                  	// #56
  403864:	adrp	x9, 402000 <sqrt@plt+0x340>
  403868:	add	x9, x9, #0xfb4
  40386c:	stur	x0, [x29, #-8]
  403870:	stur	x1, [x29, #-16]
  403874:	stur	w2, [x29, #-20]
  403878:	mov	x0, x8
  40387c:	str	x9, [sp, #8]
  403880:	bl	41a7a0 <_Znwm@@Base>
  403884:	ldur	x1, [x29, #-8]
  403888:	ldur	x2, [x29, #-16]
  40388c:	ldur	w3, [x29, #-20]
  403890:	str	x0, [sp]
  403894:	ldr	x8, [sp, #8]
  403898:	blr	x8
  40389c:	b	4038a0 <sqrt@plt+0x1be0>
  4038a0:	ldr	x8, [sp]
  4038a4:	str	x8, [sp, #32]
  4038a8:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  4038ac:	add	x9, x9, #0x9d0
  4038b0:	ldr	x10, [x9]
  4038b4:	ldr	x11, [sp, #32]
  4038b8:	str	x10, [x11]
  4038bc:	ldr	x10, [sp, #32]
  4038c0:	str	x10, [x9]
  4038c4:	ldp	x29, x30, [sp, #64]
  4038c8:	add	sp, sp, #0x50
  4038cc:	ret
  4038d0:	str	x0, [sp, #24]
  4038d4:	str	w1, [sp, #20]
  4038d8:	ldr	x0, [sp]
  4038dc:	bl	41a878 <_ZdlPv@@Base>
  4038e0:	ldr	x0, [sp, #24]
  4038e4:	bl	401c40 <_Unwind_Resume@plt>
  4038e8:	sub	sp, sp, #0x30
  4038ec:	stp	x29, x30, [sp, #32]
  4038f0:	add	x29, sp, #0x20
  4038f4:	stur	x0, [x29, #-8]
  4038f8:	str	x1, [sp, #16]
  4038fc:	str	x2, [sp, #8]
  403900:	str	x3, [sp]
  403904:	ldur	x0, [x29, #-8]
  403908:	ldr	x1, [sp, #16]
  40390c:	ldr	x2, [sp, #8]
  403910:	ldr	x3, [sp]
  403914:	bl	4037bc <sqrt@plt+0x1afc>
  403918:	ldp	x29, x30, [sp, #32]
  40391c:	add	sp, sp, #0x30
  403920:	ret
  403924:	sub	sp, sp, #0x40
  403928:	stp	x29, x30, [sp, #48]
  40392c:	add	x29, sp, #0x30
  403930:	stur	x0, [x29, #-16]
  403934:	bl	40321c <sqrt@plt+0x155c>
  403938:	stur	w0, [x29, #-20]
  40393c:	ldur	w8, [x29, #-20]
  403940:	cmp	w8, #0x23
  403944:	b.ne	403984 <sqrt@plt+0x1cc4>  // b.any
  403948:	bl	40321c <sqrt@plt+0x155c>
  40394c:	stur	w0, [x29, #-20]
  403950:	ldur	w8, [x29, #-20]
  403954:	mov	w9, #0x0                   	// #0
  403958:	cmp	w8, #0xa
  40395c:	str	w9, [sp, #12]
  403960:	b.eq	403978 <sqrt@plt+0x1cb8>  // b.none
  403964:	ldur	w8, [x29, #-20]
  403968:	mov	w9, #0xffffffff            	// #-1
  40396c:	cmp	w8, w9
  403970:	cset	w8, ne  // ne = any
  403974:	str	w8, [sp, #12]
  403978:	ldr	w8, [sp, #12]
  40397c:	tbnz	w8, #0, 403948 <sqrt@plt+0x1c88>
  403980:	b	4039cc <sqrt@plt+0x1d0c>
  403984:	ldur	w8, [x29, #-20]
  403988:	cmp	w8, #0x5c
  40398c:	b.ne	4039a4 <sqrt@plt+0x1ce4>  // b.any
  403990:	bl	4032c4 <sqrt@plt+0x1604>
  403994:	cmp	w0, #0xa
  403998:	b.ne	4039a4 <sqrt@plt+0x1ce4>  // b.any
  40399c:	bl	4052d0 <sqrt@plt+0x3610>
  4039a0:	b	4039c0 <sqrt@plt+0x1d00>
  4039a4:	ldur	w8, [x29, #-20]
  4039a8:	cmp	w8, #0x20
  4039ac:	b.eq	4039c0 <sqrt@plt+0x1d00>  // b.none
  4039b0:	ldur	w8, [x29, #-20]
  4039b4:	cmp	w8, #0x9
  4039b8:	b.eq	4039c0 <sqrt@plt+0x1d00>  // b.none
  4039bc:	b	4039cc <sqrt@plt+0x1d0c>
  4039c0:	bl	40321c <sqrt@plt+0x155c>
  4039c4:	stur	w0, [x29, #-20]
  4039c8:	b	40393c <sqrt@plt+0x1c7c>
  4039cc:	ldur	w8, [x29, #-20]
  4039d0:	mov	w9, #0xffffffff            	// #-1
  4039d4:	cmp	w8, w9
  4039d8:	b.ne	4039e8 <sqrt@plt+0x1d28>  // b.any
  4039dc:	mov	w8, #0xffffffff            	// #-1
  4039e0:	stur	w8, [x29, #-4]
  4039e4:	b	403b78 <sqrt@plt+0x1eb8>
  4039e8:	ldur	w8, [x29, #-20]
  4039ec:	cmp	w8, #0xa
  4039f0:	b.eq	403a00 <sqrt@plt+0x1d40>  // b.none
  4039f4:	ldur	w8, [x29, #-20]
  4039f8:	cmp	w8, #0x3b
  4039fc:	b.ne	403a08 <sqrt@plt+0x1d48>  // b.any
  403a00:	stur	wzr, [x29, #-4]
  403a04:	b	403b78 <sqrt@plt+0x1eb8>
  403a08:	ldur	w8, [x29, #-20]
  403a0c:	cmp	w8, #0x22
  403a10:	b.ne	403ac8 <sqrt@plt+0x1e08>  // b.any
  403a14:	bl	4032c4 <sqrt@plt+0x1604>
  403a18:	stur	w0, [x29, #-20]
  403a1c:	ldur	w8, [x29, #-20]
  403a20:	mov	w9, #0xffffffff            	// #-1
  403a24:	cmp	w8, w9
  403a28:	b.eq	403a38 <sqrt@plt+0x1d78>  // b.none
  403a2c:	ldur	w8, [x29, #-20]
  403a30:	cmp	w8, #0xa
  403a34:	b.ne	403a3c <sqrt@plt+0x1d7c>  // b.any
  403a38:	b	403abc <sqrt@plt+0x1dfc>
  403a3c:	bl	4052d0 <sqrt@plt+0x3610>
  403a40:	ldur	w8, [x29, #-20]
  403a44:	cmp	w8, #0x22
  403a48:	b.ne	403a70 <sqrt@plt+0x1db0>  // b.any
  403a4c:	bl	4032c4 <sqrt@plt+0x1604>
  403a50:	str	w0, [sp, #24]
  403a54:	ldr	w8, [sp, #24]
  403a58:	cmp	w8, #0x22
  403a5c:	b.ne	403a68 <sqrt@plt+0x1da8>  // b.any
  403a60:	bl	4052d0 <sqrt@plt+0x3610>
  403a64:	b	403a6c <sqrt@plt+0x1dac>
  403a68:	b	403abc <sqrt@plt+0x1dfc>
  403a6c:	b	403ab8 <sqrt@plt+0x1df8>
  403a70:	ldur	w8, [x29, #-20]
  403a74:	cmp	w8, #0x5c
  403a78:	b.ne	403aa8 <sqrt@plt+0x1de8>  // b.any
  403a7c:	bl	4032c4 <sqrt@plt+0x1604>
  403a80:	str	w0, [sp, #20]
  403a84:	ldr	w8, [sp, #20]
  403a88:	cmp	w8, #0xa
  403a8c:	b.ne	403a98 <sqrt@plt+0x1dd8>  // b.any
  403a90:	bl	4052d0 <sqrt@plt+0x3610>
  403a94:	b	403aa4 <sqrt@plt+0x1de4>
  403a98:	ldur	x0, [x29, #-16]
  403a9c:	mov	w1, #0x5c                  	// #92
  403aa0:	bl	405198 <sqrt@plt+0x34d8>
  403aa4:	b	403ab8 <sqrt@plt+0x1df8>
  403aa8:	ldur	w8, [x29, #-20]
  403aac:	ldur	x0, [x29, #-16]
  403ab0:	mov	w1, w8
  403ab4:	bl	405198 <sqrt@plt+0x34d8>
  403ab8:	b	403a14 <sqrt@plt+0x1d54>
  403abc:	mov	w8, #0x1                   	// #1
  403ac0:	stur	w8, [x29, #-4]
  403ac4:	b	403b78 <sqrt@plt+0x1eb8>
  403ac8:	ldur	w8, [x29, #-20]
  403acc:	ldur	x0, [x29, #-16]
  403ad0:	mov	w1, w8
  403ad4:	bl	405198 <sqrt@plt+0x34d8>
  403ad8:	bl	4032c4 <sqrt@plt+0x1604>
  403adc:	stur	w0, [x29, #-20]
  403ae0:	ldur	w8, [x29, #-20]
  403ae4:	cmp	w8, #0x20
  403ae8:	b.eq	403b1c <sqrt@plt+0x1e5c>  // b.none
  403aec:	ldur	w8, [x29, #-20]
  403af0:	cmp	w8, #0x9
  403af4:	b.eq	403b1c <sqrt@plt+0x1e5c>  // b.none
  403af8:	ldur	w8, [x29, #-20]
  403afc:	cmp	w8, #0xa
  403b00:	b.eq	403b1c <sqrt@plt+0x1e5c>  // b.none
  403b04:	ldur	w8, [x29, #-20]
  403b08:	cmp	w8, #0x23
  403b0c:	b.eq	403b1c <sqrt@plt+0x1e5c>  // b.none
  403b10:	ldur	w8, [x29, #-20]
  403b14:	cmp	w8, #0x3b
  403b18:	b.ne	403b20 <sqrt@plt+0x1e60>  // b.any
  403b1c:	b	403b70 <sqrt@plt+0x1eb0>
  403b20:	bl	4052d0 <sqrt@plt+0x3610>
  403b24:	ldur	w8, [x29, #-20]
  403b28:	cmp	w8, #0x5c
  403b2c:	b.ne	403b5c <sqrt@plt+0x1e9c>  // b.any
  403b30:	bl	4032c4 <sqrt@plt+0x1604>
  403b34:	str	w0, [sp, #16]
  403b38:	ldr	w8, [sp, #16]
  403b3c:	cmp	w8, #0xa
  403b40:	b.ne	403b4c <sqrt@plt+0x1e8c>  // b.any
  403b44:	bl	4052d0 <sqrt@plt+0x3610>
  403b48:	b	403b58 <sqrt@plt+0x1e98>
  403b4c:	ldur	x0, [x29, #-16]
  403b50:	mov	w1, #0x5c                  	// #92
  403b54:	bl	405198 <sqrt@plt+0x34d8>
  403b58:	b	403b6c <sqrt@plt+0x1eac>
  403b5c:	ldur	w8, [x29, #-20]
  403b60:	ldur	x0, [x29, #-16]
  403b64:	mov	w1, w8
  403b68:	bl	405198 <sqrt@plt+0x34d8>
  403b6c:	b	403ad8 <sqrt@plt+0x1e18>
  403b70:	mov	w8, #0x1                   	// #1
  403b74:	stur	w8, [x29, #-4]
  403b78:	ldur	w0, [x29, #-4]
  403b7c:	ldp	x29, x30, [sp, #48]
  403b80:	add	sp, sp, #0x40
  403b84:	ret
  403b88:	sub	sp, sp, #0x20
  403b8c:	stp	x29, x30, [sp, #16]
  403b90:	add	x29, sp, #0x10
  403b94:	mov	w8, #0x14d                 	// #333
  403b98:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  403b9c:	add	x2, x2, #0x4dd
  403ba0:	stur	w0, [x29, #-4]
  403ba4:	str	x1, [sp]
  403ba8:	ldur	w9, [x29, #-4]
  403bac:	cmp	w9, #0x1
  403bb0:	cset	w9, eq  // eq = none
  403bb4:	and	w0, w9, #0x1
  403bb8:	mov	w1, w8
  403bbc:	bl	4052f0 <sqrt@plt+0x3630>
  403bc0:	ldr	x10, [sp]
  403bc4:	ldr	x0, [x10]
  403bc8:	bl	40336c <sqrt@plt+0x16ac>
  403bcc:	ldp	x29, x30, [sp, #16]
  403bd0:	add	sp, sp, #0x20
  403bd4:	ret
  403bd8:	sub	sp, sp, #0x30
  403bdc:	stp	x29, x30, [sp, #32]
  403be0:	add	x29, sp, #0x20
  403be4:	stur	w0, [x29, #-4]
  403be8:	str	x1, [sp, #16]
  403bec:	str	wzr, [sp, #12]
  403bf0:	ldr	w8, [sp, #12]
  403bf4:	ldur	w9, [x29, #-4]
  403bf8:	cmp	w8, w9
  403bfc:	b.ge	403c40 <sqrt@plt+0x1f80>  // b.tcont
  403c00:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  403c04:	add	x8, x8, #0x8b8
  403c08:	ldr	x0, [x8]
  403c0c:	ldr	x8, [sp, #16]
  403c10:	ldrsw	x9, [sp, #12]
  403c14:	mov	x10, #0x8                   	// #8
  403c18:	mul	x9, x10, x9
  403c1c:	add	x8, x8, x9
  403c20:	ldr	x2, [x8]
  403c24:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  403c28:	add	x1, x1, #0xb69
  403c2c:	bl	401910 <fprintf@plt>
  403c30:	ldr	w8, [sp, #12]
  403c34:	add	w8, w8, #0x1
  403c38:	str	w8, [sp, #12]
  403c3c:	b	403bf0 <sqrt@plt+0x1f30>
  403c40:	ldp	x29, x30, [sp, #32]
  403c44:	add	sp, sp, #0x30
  403c48:	ret
  403c4c:	sub	sp, sp, #0x20
  403c50:	stp	x29, x30, [sp, #16]
  403c54:	add	x29, sp, #0x10
  403c58:	stur	w0, [x29, #-4]
  403c5c:	str	x1, [sp]
  403c60:	ldur	w8, [x29, #-4]
  403c64:	cmp	w8, #0x0
  403c68:	cset	w8, le
  403c6c:	tbnz	w8, #0, 403c88 <sqrt@plt+0x1fc8>
  403c70:	ldr	x8, [sp]
  403c74:	ldr	x1, [x8]
  403c78:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  403c7c:	add	x0, x0, #0xa08
  403c80:	bl	41adcc <_ZdlPvm@@Base+0x528>
  403c84:	b	403c94 <sqrt@plt+0x1fd4>
  403c88:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  403c8c:	add	x0, x0, #0xa08
  403c90:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  403c94:	ldp	x29, x30, [sp, #16]
  403c98:	add	sp, sp, #0x20
  403c9c:	ret
  403ca0:	sub	sp, sp, #0x10
  403ca4:	mov	w8, #0x1                   	// #1
  403ca8:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  403cac:	add	x9, x9, #0xadc
  403cb0:	str	w0, [sp, #12]
  403cb4:	str	x1, [sp]
  403cb8:	str	w8, [x9]
  403cbc:	add	sp, sp, #0x10
  403cc0:	ret
  403cc4:	sub	sp, sp, #0x10
  403cc8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  403ccc:	add	x8, x8, #0xadc
  403cd0:	str	w0, [sp, #12]
  403cd4:	str	x1, [sp]
  403cd8:	str	wzr, [x8]
  403cdc:	add	sp, sp, #0x10
  403ce0:	ret
  403ce4:	sub	sp, sp, #0x10
  403ce8:	mov	w8, #0x1                   	// #1
  403cec:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  403cf0:	add	x9, x9, #0xae0
  403cf4:	str	w0, [sp, #12]
  403cf8:	str	x1, [sp]
  403cfc:	str	w8, [x9]
  403d00:	add	sp, sp, #0x10
  403d04:	ret
  403d08:	sub	sp, sp, #0x10
  403d0c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  403d10:	add	x8, x8, #0xae0
  403d14:	str	w0, [sp, #12]
  403d18:	str	x1, [sp]
  403d1c:	str	wzr, [x8]
  403d20:	add	sp, sp, #0x10
  403d24:	ret
  403d28:	sub	sp, sp, #0x20
  403d2c:	stp	x29, x30, [sp, #16]
  403d30:	add	x29, sp, #0x10
  403d34:	stur	w0, [x29, #-4]
  403d38:	str	x1, [sp]
  403d3c:	ldur	w8, [x29, #-4]
  403d40:	cbnz	w8, 403d5c <sqrt@plt+0x209c>
  403d44:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  403d48:	add	x0, x0, #0xa78
  403d4c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  403d50:	add	x1, x1, #0x4fb
  403d54:	bl	41adcc <_ZdlPvm@@Base+0x528>
  403d58:	b	403d70 <sqrt@plt+0x20b0>
  403d5c:	ldr	x8, [sp]
  403d60:	ldr	x1, [x8]
  403d64:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  403d68:	add	x0, x0, #0xa78
  403d6c:	bl	41adcc <_ZdlPvm@@Base+0x528>
  403d70:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  403d74:	add	x8, x8, #0xadc
  403d78:	mov	w9, #0x1                   	// #1
  403d7c:	str	w9, [x8]
  403d80:	ldp	x29, x30, [sp, #16]
  403d84:	add	sp, sp, #0x20
  403d88:	ret
  403d8c:	sub	sp, sp, #0x20
  403d90:	stp	x29, x30, [sp, #16]
  403d94:	add	x29, sp, #0x10
  403d98:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  403d9c:	add	x8, x8, #0xa78
  403da0:	stur	w0, [x29, #-4]
  403da4:	str	x1, [sp]
  403da8:	mov	x0, x8
  403dac:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  403db0:	ldp	x29, x30, [sp, #16]
  403db4:	add	sp, sp, #0x20
  403db8:	ret
  403dbc:	sub	sp, sp, #0x40
  403dc0:	stp	x29, x30, [sp, #48]
  403dc4:	add	x29, sp, #0x30
  403dc8:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  403dcc:	add	x8, x8, #0x9f0
  403dd0:	stur	w0, [x29, #-4]
  403dd4:	stur	x1, [x29, #-16]
  403dd8:	mov	x0, x8
  403ddc:	str	x8, [sp, #16]
  403de0:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  403de4:	stur	wzr, [x29, #-20]
  403de8:	ldur	w8, [x29, #-20]
  403dec:	ldur	w9, [x29, #-4]
  403df0:	cmp	w8, w9
  403df4:	b.ge	403e3c <sqrt@plt+0x217c>  // b.tcont
  403df8:	ldur	x8, [x29, #-16]
  403dfc:	ldursw	x9, [x29, #-20]
  403e00:	mov	x10, #0x8                   	// #8
  403e04:	mul	x9, x10, x9
  403e08:	add	x8, x8, x9
  403e0c:	ldr	x1, [x8]
  403e10:	ldr	x0, [sp, #16]
  403e14:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  403e18:	ldr	x8, [sp, #16]
  403e1c:	mov	x0, x8
  403e20:	mov	w11, wzr
  403e24:	mov	w1, w11
  403e28:	bl	405198 <sqrt@plt+0x34d8>
  403e2c:	ldur	w8, [x29, #-20]
  403e30:	add	w8, w8, #0x1
  403e34:	stur	w8, [x29, #-20]
  403e38:	b	403de8 <sqrt@plt+0x2128>
  403e3c:	ldr	x0, [sp, #16]
  403e40:	bl	4050e8 <sqrt@plt+0x3428>
  403e44:	str	w0, [sp, #24]
  403e48:	stur	wzr, [x29, #-20]
  403e4c:	ldur	w8, [x29, #-20]
  403e50:	ldr	w9, [sp, #24]
  403e54:	cmp	w8, w9
  403e58:	b.ge	403ea4 <sqrt@plt+0x21e4>  // b.tcont
  403e5c:	ldur	w1, [x29, #-20]
  403e60:	ldr	x0, [sp, #16]
  403e64:	bl	405250 <sqrt@plt+0x3590>
  403e68:	ldrb	w1, [x0]
  403e6c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  403e70:	add	x0, x0, #0xf1d
  403e74:	bl	405348 <sqrt@plt+0x3688>
  403e78:	ldur	w1, [x29, #-20]
  403e7c:	ldr	x8, [sp, #16]
  403e80:	str	w0, [sp, #12]
  403e84:	mov	x0, x8
  403e88:	bl	405250 <sqrt@plt+0x3590>
  403e8c:	ldr	w9, [sp, #12]
  403e90:	strb	w9, [x0]
  403e94:	ldur	w8, [x29, #-20]
  403e98:	add	w8, w8, #0x1
  403e9c:	stur	w8, [x29, #-20]
  403ea0:	b	403e4c <sqrt@plt+0x218c>
  403ea4:	ldp	x29, x30, [sp, #48]
  403ea8:	add	sp, sp, #0x40
  403eac:	ret
  403eb0:	sub	sp, sp, #0x30
  403eb4:	stp	x29, x30, [sp, #32]
  403eb8:	add	x29, sp, #0x20
  403ebc:	stur	w0, [x29, #-4]
  403ec0:	str	x1, [sp, #16]
  403ec4:	str	wzr, [sp, #12]
  403ec8:	ldr	w8, [sp, #12]
  403ecc:	ldur	w9, [x29, #-4]
  403ed0:	cmp	w8, w9
  403ed4:	b.ge	403f14 <sqrt@plt+0x2254>  // b.tcont
  403ed8:	ldr	x8, [sp, #16]
  403edc:	ldrsw	x9, [sp, #12]
  403ee0:	mov	x10, #0x8                   	// #8
  403ee4:	mul	x9, x10, x9
  403ee8:	add	x8, x8, x9
  403eec:	ldr	x1, [x8]
  403ef0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  403ef4:	add	x0, x0, #0xb58
  403ef8:	mov	w11, wzr
  403efc:	mov	w2, w11
  403f00:	bl	418ee4 <sqrt@plt+0x17224>
  403f04:	ldr	w8, [sp, #12]
  403f08:	add	w8, w8, #0x1
  403f0c:	str	w8, [sp, #12]
  403f10:	b	403ec8 <sqrt@plt+0x2208>
  403f14:	ldp	x29, x30, [sp, #32]
  403f18:	add	sp, sp, #0x30
  403f1c:	ret
  403f20:	sub	sp, sp, #0x10
  403f24:	mov	w8, #0x1                   	// #1
  403f28:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  403f2c:	add	x9, x9, #0x73c
  403f30:	str	w0, [sp, #12]
  403f34:	str	x1, [sp]
  403f38:	str	w8, [x9]
  403f3c:	add	sp, sp, #0x10
  403f40:	ret
  403f44:	sub	sp, sp, #0x10
  403f48:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  403f4c:	add	x8, x8, #0x73c
  403f50:	str	w0, [sp, #12]
  403f54:	str	x1, [sp]
  403f58:	str	wzr, [x8]
  403f5c:	add	sp, sp, #0x10
  403f60:	ret
  403f64:	sub	sp, sp, #0x40
  403f68:	stp	x29, x30, [sp, #48]
  403f6c:	add	x29, sp, #0x30
  403f70:	mov	w8, #0x1                   	// #1
  403f74:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  403f78:	add	x9, x9, #0xad8
  403f7c:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  403f80:	add	x10, x10, #0xc40
  403f84:	adrp	x11, 43e000 <stderr@@GLIBC_2.17+0xb748>
  403f88:	add	x11, x11, #0xc7c
  403f8c:	adrp	x12, 432000 <_Znam@GLIBCXX_3.4>
  403f90:	add	x12, x12, #0x72c
  403f94:	adrp	x13, 433000 <stderr@@GLIBC_2.17+0x748>
  403f98:	add	x13, x13, #0xadc
  403f9c:	stur	w0, [x29, #-4]
  403fa0:	stur	x1, [x29, #-16]
  403fa4:	str	w8, [x9]
  403fa8:	ldr	x9, [x10]
  403fac:	str	x9, [sp, #24]
  403fb0:	ldr	w8, [x11]
  403fb4:	str	w8, [sp, #20]
  403fb8:	ldr	w8, [x12]
  403fbc:	str	w8, [sp, #16]
  403fc0:	str	wzr, [x12]
  403fc4:	ldr	w8, [x13]
  403fc8:	str	x12, [sp]
  403fcc:	cbnz	w8, 403fe8 <sqrt@plt+0x2328>
  403fd0:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  403fd4:	add	x8, x8, #0x8b0
  403fd8:	ldr	x1, [x8]
  403fdc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  403fe0:	add	x0, x0, #0x4fe
  403fe4:	bl	401890 <fputs@plt>
  403fe8:	str	wzr, [sp, #12]
  403fec:	ldr	w8, [sp, #12]
  403ff0:	ldur	w9, [x29, #-4]
  403ff4:	cmp	w8, w9
  403ff8:	b.ge	404028 <sqrt@plt+0x2368>  // b.tcont
  403ffc:	ldur	x8, [x29, #-16]
  404000:	ldrsw	x9, [sp, #12]
  404004:	mov	x10, #0x8                   	// #8
  404008:	mul	x9, x10, x9
  40400c:	add	x8, x8, x9
  404010:	ldr	x0, [x8]
  404014:	bl	40ad3c <sqrt@plt+0x907c>
  404018:	ldr	w8, [sp, #12]
  40401c:	add	w8, w8, #0x1
  404020:	str	w8, [sp, #12]
  404024:	b	403fec <sqrt@plt+0x232c>
  404028:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40402c:	add	x8, x8, #0xadc
  404030:	ldr	w9, [x8]
  404034:	cbz	w9, 404040 <sqrt@plt+0x2380>
  404038:	bl	40bf84 <sqrt@plt+0xa2c4>
  40403c:	b	404058 <sqrt@plt+0x2398>
  404040:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  404044:	add	x8, x8, #0x8b0
  404048:	ldr	x1, [x8]
  40404c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  404050:	add	x0, x0, #0x503
  404054:	bl	401890 <fputs@plt>
  404058:	ldr	x8, [sp, #24]
  40405c:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  404060:	add	x9, x9, #0xc40
  404064:	str	x8, [x9]
  404068:	ldr	w10, [sp, #20]
  40406c:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  404070:	add	x8, x8, #0xc7c
  404074:	str	w10, [x8]
  404078:	ldr	w10, [sp, #16]
  40407c:	ldr	x8, [sp]
  404080:	str	w10, [x8]
  404084:	ldp	x29, x30, [sp, #48]
  404088:	add	sp, sp, #0x40
  40408c:	ret
  404090:	sub	sp, sp, #0x20
  404094:	stp	x29, x30, [sp, #16]
  404098:	add	x29, sp, #0x10
  40409c:	stur	w0, [x29, #-4]
  4040a0:	str	x1, [sp]
  4040a4:	ldur	w8, [x29, #-4]
  4040a8:	cmp	w8, #0x0
  4040ac:	cset	w8, le
  4040b0:	tbnz	w8, #0, 4040d0 <sqrt@plt+0x2410>
  4040b4:	ldr	x8, [sp]
  4040b8:	ldr	x8, [x8]
  4040bc:	ldrb	w9, [x8]
  4040c0:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  4040c4:	add	x8, x8, #0x728
  4040c8:	str	w9, [x8]
  4040cc:	b	4040e0 <sqrt@plt+0x2420>
  4040d0:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  4040d4:	add	x8, x8, #0x728
  4040d8:	mov	w9, #0x58                  	// #88
  4040dc:	str	w9, [x8]
  4040e0:	ldur	w8, [x29, #-4]
  4040e4:	cmp	w8, #0x2
  4040e8:	b.ne	404104 <sqrt@plt+0x2444>  // b.any
  4040ec:	ldr	x8, [sp]
  4040f0:	ldr	x1, [x8, #8]
  4040f4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  4040f8:	add	x0, x0, #0xa88
  4040fc:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404100:	b	404118 <sqrt@plt+0x2458>
  404104:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  404108:	add	x0, x0, #0xa88
  40410c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  404110:	add	x1, x1, #0x508
  404114:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404118:	ldp	x29, x30, [sp, #16]
  40411c:	add	sp, sp, #0x20
  404120:	ret
  404124:	sub	sp, sp, #0x30
  404128:	stp	x29, x30, [sp, #32]
  40412c:	add	x29, sp, #0x20
  404130:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  404134:	add	x8, x8, #0xa88
  404138:	mov	w9, #0xffffffff            	// #-1
  40413c:	adrp	x10, 432000 <_Znam@GLIBCXX_3.4>
  404140:	add	x10, x10, #0x728
  404144:	stur	w0, [x29, #-4]
  404148:	str	x1, [sp, #16]
  40414c:	mov	x0, x8
  404150:	str	w9, [sp, #12]
  404154:	str	x10, [sp]
  404158:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  40415c:	ldr	w9, [sp, #12]
  404160:	ldr	x8, [sp]
  404164:	str	w9, [x8]
  404168:	ldp	x29, x30, [sp, #32]
  40416c:	add	sp, sp, #0x30
  404170:	ret
  404174:	sub	sp, sp, #0x20
  404178:	stp	x29, x30, [sp, #16]
  40417c:	add	x29, sp, #0x10
  404180:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  404184:	add	x8, x8, #0xa18
  404188:	stur	w0, [x29, #-4]
  40418c:	str	x1, [sp]
  404190:	ldr	x9, [sp]
  404194:	ldr	x1, [x9]
  404198:	mov	x0, x8
  40419c:	bl	41adcc <_ZdlPvm@@Base+0x528>
  4041a0:	ldp	x29, x30, [sp, #16]
  4041a4:	add	sp, sp, #0x20
  4041a8:	ret
  4041ac:	sub	sp, sp, #0x20
  4041b0:	stp	x29, x30, [sp, #16]
  4041b4:	add	x29, sp, #0x10
  4041b8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4041bc:	add	x8, x8, #0xa18
  4041c0:	stur	w0, [x29, #-4]
  4041c4:	str	x1, [sp]
  4041c8:	mov	x0, x8
  4041cc:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  4041d0:	ldp	x29, x30, [sp, #16]
  4041d4:	add	sp, sp, #0x20
  4041d8:	ret
  4041dc:	sub	sp, sp, #0x50
  4041e0:	stp	x29, x30, [sp, #64]
  4041e4:	add	x29, sp, #0x40
  4041e8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4041ec:	add	x8, x8, #0xa28
  4041f0:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x175c>
  4041f4:	add	x9, x9, #0x50b
  4041f8:	stur	w0, [x29, #-4]
  4041fc:	stur	x1, [x29, #-16]
  404200:	ldur	x10, [x29, #-16]
  404204:	ldr	x1, [x10]
  404208:	mov	x0, x8
  40420c:	stur	x9, [x29, #-24]
  404210:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404214:	ldur	w11, [x29, #-4]
  404218:	cmp	w11, #0x1
  40421c:	b.le	404230 <sqrt@plt+0x2570>
  404220:	ldur	x8, [x29, #-16]
  404224:	ldr	x8, [x8, #8]
  404228:	str	x8, [sp, #32]
  40422c:	b	404238 <sqrt@plt+0x2578>
  404230:	ldur	x8, [x29, #-24]
  404234:	str	x8, [sp, #32]
  404238:	ldr	x8, [sp, #32]
  40423c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  404240:	add	x0, x0, #0xa48
  404244:	mov	x1, x8
  404248:	bl	41adcc <_ZdlPvm@@Base+0x528>
  40424c:	ldur	w9, [x29, #-4]
  404250:	cmp	w9, #0x2
  404254:	b.le	404268 <sqrt@plt+0x25a8>
  404258:	ldur	x8, [x29, #-16]
  40425c:	ldr	x8, [x8, #16]
  404260:	str	x8, [sp, #24]
  404264:	b	404270 <sqrt@plt+0x25b0>
  404268:	ldur	x8, [x29, #-24]
  40426c:	str	x8, [sp, #24]
  404270:	ldr	x8, [sp, #24]
  404274:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  404278:	add	x0, x0, #0xa38
  40427c:	mov	x1, x8
  404280:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404284:	ldur	w9, [x29, #-4]
  404288:	cmp	w9, #0x3
  40428c:	b.le	4042a0 <sqrt@plt+0x25e0>
  404290:	ldur	x8, [x29, #-16]
  404294:	ldr	x8, [x8, #24]
  404298:	str	x8, [sp, #16]
  40429c:	b	4042a8 <sqrt@plt+0x25e8>
  4042a0:	ldur	x8, [x29, #-24]
  4042a4:	str	x8, [sp, #16]
  4042a8:	ldr	x8, [sp, #16]
  4042ac:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  4042b0:	add	x0, x0, #0xa68
  4042b4:	mov	x1, x8
  4042b8:	bl	41adcc <_ZdlPvm@@Base+0x528>
  4042bc:	ldur	w9, [x29, #-4]
  4042c0:	cmp	w9, #0x4
  4042c4:	b.le	4042d8 <sqrt@plt+0x2618>
  4042c8:	ldur	x8, [x29, #-16]
  4042cc:	ldr	x8, [x8, #32]
  4042d0:	str	x8, [sp, #8]
  4042d4:	b	4042e4 <sqrt@plt+0x2624>
  4042d8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  4042dc:	add	x8, x8, #0x8ec
  4042e0:	str	x8, [sp, #8]
  4042e4:	ldr	x8, [sp, #8]
  4042e8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  4042ec:	add	x0, x0, #0xa58
  4042f0:	mov	x1, x8
  4042f4:	bl	41adcc <_ZdlPvm@@Base+0x528>
  4042f8:	ldp	x29, x30, [sp, #64]
  4042fc:	add	sp, sp, #0x50
  404300:	ret
  404304:	sub	sp, sp, #0x20
  404308:	stp	x29, x30, [sp, #16]
  40430c:	add	x29, sp, #0x10
  404310:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  404314:	add	x8, x8, #0xa28
  404318:	stur	w0, [x29, #-4]
  40431c:	str	x1, [sp]
  404320:	mov	x0, x8
  404324:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  404328:	ldp	x29, x30, [sp, #16]
  40432c:	add	sp, sp, #0x20
  404330:	ret
  404334:	sub	sp, sp, #0x30
  404338:	stp	x29, x30, [sp, #32]
  40433c:	add	x29, sp, #0x20
  404340:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  404344:	add	x8, x8, #0x9d8
  404348:	stur	w0, [x29, #-4]
  40434c:	str	x1, [sp, #16]
  404350:	ldur	w9, [x29, #-4]
  404354:	cmp	w9, #0x0
  404358:	cset	w9, le
  40435c:	str	x8, [sp, #8]
  404360:	tbnz	w9, #0, 404378 <sqrt@plt+0x26b8>
  404364:	ldr	x8, [sp, #16]
  404368:	ldr	x1, [x8]
  40436c:	ldr	x0, [sp, #8]
  404370:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404374:	b	404388 <sqrt@plt+0x26c8>
  404378:	ldr	x0, [sp, #8]
  40437c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  404380:	add	x1, x1, #0x50e
  404384:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404388:	ldr	x0, [sp, #8]
  40438c:	mov	w8, wzr
  404390:	mov	w1, w8
  404394:	bl	405198 <sqrt@plt+0x34d8>
  404398:	ldr	x9, [sp, #8]
  40439c:	mov	x0, x9
  4043a0:	bl	4050d0 <sqrt@plt+0x3410>
  4043a4:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  4043a8:	add	x9, x9, #0x788
  4043ac:	str	x0, [x9]
  4043b0:	ldp	x29, x30, [sp, #32]
  4043b4:	add	sp, sp, #0x30
  4043b8:	ret
  4043bc:	sub	sp, sp, #0x10
  4043c0:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  4043c4:	add	x8, x8, #0x681
  4043c8:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  4043cc:	add	x9, x9, #0x788
  4043d0:	str	w0, [sp, #12]
  4043d4:	str	x1, [sp]
  4043d8:	str	x8, [x9]
  4043dc:	add	sp, sp, #0x10
  4043e0:	ret
  4043e4:	sub	sp, sp, #0x10
  4043e8:	str	w0, [sp, #12]
  4043ec:	str	x1, [sp]
  4043f0:	ldr	w8, [sp, #12]
  4043f4:	cmp	w8, #0x0
  4043f8:	cset	w8, le
  4043fc:	tbnz	w8, #0, 404418 <sqrt@plt+0x2758>
  404400:	ldr	x8, [sp]
  404404:	ldr	w9, [x8]
  404408:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40440c:	add	x8, x8, #0x780
  404410:	str	w9, [x8]
  404414:	b	404428 <sqrt@plt+0x2768>
  404418:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40441c:	add	x8, x8, #0x780
  404420:	mov	w9, #0x6                   	// #6
  404424:	str	w9, [x8]
  404428:	add	sp, sp, #0x10
  40442c:	ret
  404430:	sub	sp, sp, #0x10
  404434:	mov	w8, #0xffffffff            	// #-1
  404438:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  40443c:	add	x9, x9, #0x780
  404440:	str	w0, [sp, #12]
  404444:	str	x1, [sp]
  404448:	str	w8, [x9]
  40444c:	add	sp, sp, #0x10
  404450:	ret
  404454:	sub	sp, sp, #0x20
  404458:	stp	x29, x30, [sp, #16]
  40445c:	add	x29, sp, #0x10
  404460:	stur	w0, [x29, #-4]
  404464:	str	x1, [sp]
  404468:	ldur	w8, [x29, #-4]
  40446c:	cbnz	w8, 404488 <sqrt@plt+0x27c8>
  404470:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  404474:	add	x0, x0, #0xa98
  404478:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40447c:	add	x1, x1, #0x50e
  404480:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404484:	b	40449c <sqrt@plt+0x27dc>
  404488:	ldr	x8, [sp]
  40448c:	ldr	x1, [x8]
  404490:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  404494:	add	x0, x0, #0xa98
  404498:	bl	41adcc <_ZdlPvm@@Base+0x528>
  40449c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4044a0:	add	x8, x8, #0xadc
  4044a4:	mov	w9, #0x1                   	// #1
  4044a8:	str	w9, [x8]
  4044ac:	ldp	x29, x30, [sp, #16]
  4044b0:	add	sp, sp, #0x20
  4044b4:	ret
  4044b8:	sub	sp, sp, #0x20
  4044bc:	stp	x29, x30, [sp, #16]
  4044c0:	add	x29, sp, #0x10
  4044c4:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4044c8:	add	x8, x8, #0xa98
  4044cc:	stur	w0, [x29, #-4]
  4044d0:	str	x1, [sp]
  4044d4:	mov	x0, x8
  4044d8:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  4044dc:	ldp	x29, x30, [sp, #16]
  4044e0:	add	sp, sp, #0x20
  4044e4:	ret
  4044e8:	sub	sp, sp, #0x20
  4044ec:	stp	x29, x30, [sp, #16]
  4044f0:	add	x29, sp, #0x10
  4044f4:	stur	w0, [x29, #-4]
  4044f8:	str	x1, [sp]
  4044fc:	ldr	x8, [sp]
  404500:	ldr	x0, [x8]
  404504:	bl	410e00 <sqrt@plt+0xf140>
  404508:	ldp	x29, x30, [sp, #16]
  40450c:	add	sp, sp, #0x20
  404510:	ret
  404514:	sub	sp, sp, #0x30
  404518:	stp	x29, x30, [sp, #32]
  40451c:	add	x29, sp, #0x20
  404520:	mov	w8, #0x1                   	// #1
  404524:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  404528:	add	x9, x9, #0xae4
  40452c:	stur	w0, [x29, #-4]
  404530:	str	x1, [sp, #16]
  404534:	str	w8, [x9]
  404538:	ldur	w8, [x29, #-4]
  40453c:	cmp	w8, #0x0
  404540:	cset	w8, le
  404544:	tbnz	w8, #0, 404558 <sqrt@plt+0x2898>
  404548:	ldr	x8, [sp, #16]
  40454c:	ldr	x8, [x8]
  404550:	str	x8, [sp, #8]
  404554:	b	404564 <sqrt@plt+0x28a4>
  404558:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40455c:	add	x8, x8, #0xd9a
  404560:	str	x8, [sp, #8]
  404564:	ldr	x8, [sp, #8]
  404568:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40456c:	add	x0, x0, #0xae8
  404570:	mov	x1, x8
  404574:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404578:	ldp	x29, x30, [sp, #32]
  40457c:	add	sp, sp, #0x30
  404580:	ret
  404584:	sub	sp, sp, #0x10
  404588:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40458c:	add	x8, x8, #0xae4
  404590:	str	w0, [sp, #12]
  404594:	str	x1, [sp]
  404598:	str	wzr, [x8]
  40459c:	add	sp, sp, #0x10
  4045a0:	ret
  4045a4:	sub	sp, sp, #0x10
  4045a8:	mov	w8, #0x1                   	// #1
  4045ac:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  4045b0:	add	x9, x9, #0x730
  4045b4:	str	w0, [sp, #12]
  4045b8:	str	x1, [sp]
  4045bc:	str	w8, [x9]
  4045c0:	add	sp, sp, #0x10
  4045c4:	ret
  4045c8:	sub	sp, sp, #0x10
  4045cc:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  4045d0:	add	x8, x8, #0x730
  4045d4:	str	w0, [sp, #12]
  4045d8:	str	x1, [sp]
  4045dc:	str	wzr, [x8]
  4045e0:	add	sp, sp, #0x10
  4045e4:	ret
  4045e8:	sub	sp, sp, #0x10
  4045ec:	mov	w8, #0x1                   	// #1
  4045f0:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  4045f4:	add	x9, x9, #0x72c
  4045f8:	str	w0, [sp, #12]
  4045fc:	str	x1, [sp]
  404600:	str	w8, [x9]
  404604:	add	sp, sp, #0x10
  404608:	ret
  40460c:	sub	sp, sp, #0x10
  404610:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  404614:	add	x8, x8, #0x72c
  404618:	str	w0, [sp, #12]
  40461c:	str	x1, [sp]
  404620:	str	wzr, [x8]
  404624:	add	sp, sp, #0x10
  404628:	ret
  40462c:	sub	sp, sp, #0x10
  404630:	mov	w8, #0x1                   	// #1
  404634:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  404638:	add	x9, x9, #0xafc
  40463c:	str	w0, [sp, #12]
  404640:	str	x1, [sp]
  404644:	str	w8, [x9]
  404648:	add	sp, sp, #0x10
  40464c:	ret
  404650:	sub	sp, sp, #0x10
  404654:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  404658:	add	x8, x8, #0xafc
  40465c:	str	w0, [sp, #12]
  404660:	str	x1, [sp]
  404664:	str	wzr, [x8]
  404668:	add	sp, sp, #0x10
  40466c:	ret
  404670:	sub	sp, sp, #0x30
  404674:	stp	x29, x30, [sp, #32]
  404678:	add	x29, sp, #0x20
  40467c:	stur	w0, [x29, #-4]
  404680:	str	x1, [sp, #16]
  404684:	ldur	w8, [x29, #-4]
  404688:	cmp	w8, #0x0
  40468c:	cset	w8, le
  404690:	tbnz	w8, #0, 4046a4 <sqrt@plt+0x29e4>
  404694:	ldr	x8, [sp, #16]
  404698:	ldr	x8, [x8]
  40469c:	str	x8, [sp, #8]
  4046a0:	b	4046b0 <sqrt@plt+0x29f0>
  4046a4:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  4046a8:	add	x8, x8, #0x512
  4046ac:	str	x8, [sp, #8]
  4046b0:	ldr	x8, [sp, #8]
  4046b4:	mov	x0, x8
  4046b8:	bl	410ecc <sqrt@plt+0xf20c>
  4046bc:	cbz	w0, 4046d0 <sqrt@plt+0x2a10>
  4046c0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4046c4:	add	x8, x8, #0xaf8
  4046c8:	mov	w9, #0x1                   	// #1
  4046cc:	str	w9, [x8]
  4046d0:	ldp	x29, x30, [sp, #32]
  4046d4:	add	sp, sp, #0x30
  4046d8:	ret
  4046dc:	sub	sp, sp, #0x10
  4046e0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4046e4:	add	x8, x8, #0xaf8
  4046e8:	str	w0, [sp, #12]
  4046ec:	str	x1, [sp]
  4046f0:	str	wzr, [x8]
  4046f4:	add	sp, sp, #0x10
  4046f8:	ret
  4046fc:	sub	sp, sp, #0x20
  404700:	stp	x29, x30, [sp, #16]
  404704:	add	x29, sp, #0x10
  404708:	stur	w0, [x29, #-4]
  40470c:	str	x1, [sp]
  404710:	ldr	x8, [sp]
  404714:	ldr	x0, [x8]
  404718:	bl	410f98 <sqrt@plt+0xf2d8>
  40471c:	cbz	w0, 404730 <sqrt@plt+0x2a70>
  404720:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  404724:	add	x8, x8, #0xb54
  404728:	mov	w9, #0x1                   	// #1
  40472c:	str	w9, [x8]
  404730:	ldp	x29, x30, [sp, #16]
  404734:	add	sp, sp, #0x20
  404738:	ret
  40473c:	sub	sp, sp, #0x10
  404740:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  404744:	add	x8, x8, #0xb54
  404748:	str	w0, [sp, #12]
  40474c:	str	x1, [sp]
  404750:	str	wzr, [x8]
  404754:	add	sp, sp, #0x10
  404758:	ret
  40475c:	sub	sp, sp, #0x10
  404760:	mov	w8, #0x1                   	// #1
  404764:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  404768:	add	x9, x9, #0xb50
  40476c:	str	w0, [sp, #12]
  404770:	str	x1, [sp]
  404774:	str	w8, [x9]
  404778:	add	sp, sp, #0x10
  40477c:	ret
  404780:	sub	sp, sp, #0x10
  404784:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  404788:	add	x8, x8, #0xb50
  40478c:	str	w0, [sp, #12]
  404790:	str	x1, [sp]
  404794:	str	wzr, [x8]
  404798:	add	sp, sp, #0x10
  40479c:	ret
  4047a0:	sub	sp, sp, #0x30
  4047a4:	stp	x29, x30, [sp, #32]
  4047a8:	add	x29, sp, #0x20
  4047ac:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4047b0:	add	x8, x8, #0xb00
  4047b4:	stur	w0, [x29, #-4]
  4047b8:	str	x1, [sp, #16]
  4047bc:	ldr	x9, [sp, #16]
  4047c0:	ldr	x1, [x9]
  4047c4:	mov	x0, x8
  4047c8:	bl	41adcc <_ZdlPvm@@Base+0x528>
  4047cc:	ldur	w10, [x29, #-4]
  4047d0:	cmp	w10, #0x1
  4047d4:	b.le	4047e8 <sqrt@plt+0x2b28>
  4047d8:	ldr	x8, [sp, #16]
  4047dc:	ldr	x8, [x8, #8]
  4047e0:	str	x8, [sp, #8]
  4047e4:	b	4047f4 <sqrt@plt+0x2b34>
  4047e8:	ldr	x8, [sp, #16]
  4047ec:	ldr	x8, [x8]
  4047f0:	str	x8, [sp, #8]
  4047f4:	ldr	x8, [sp, #8]
  4047f8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  4047fc:	add	x0, x0, #0xb20
  404800:	mov	x1, x8
  404804:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404808:	ldur	w9, [x29, #-4]
  40480c:	cmp	w9, #0x3
  404810:	b.ne	404824 <sqrt@plt+0x2b64>  // b.any
  404814:	ldr	x8, [sp, #16]
  404818:	ldr	x8, [x8, #16]
  40481c:	str	x8, [sp]
  404820:	b	404830 <sqrt@plt+0x2b70>
  404824:	ldr	x8, [sp, #16]
  404828:	ldr	x8, [x8]
  40482c:	str	x8, [sp]
  404830:	ldr	x8, [sp]
  404834:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  404838:	add	x0, x0, #0xb10
  40483c:	mov	x1, x8
  404840:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404844:	ldp	x29, x30, [sp, #32]
  404848:	add	sp, sp, #0x30
  40484c:	ret
  404850:	sub	sp, sp, #0x30
  404854:	stp	x29, x30, [sp, #32]
  404858:	add	x29, sp, #0x20
  40485c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  404860:	add	x8, x8, #0xaa8
  404864:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  404868:	add	x9, x9, #0xab8
  40486c:	adrp	x10, 433000 <stderr@@GLIBC_2.17+0x748>
  404870:	add	x10, x10, #0xac8
  404874:	stur	w0, [x29, #-4]
  404878:	str	x1, [sp, #16]
  40487c:	ldr	x11, [sp, #16]
  404880:	ldr	x1, [x11]
  404884:	mov	x0, x8
  404888:	str	x9, [sp, #8]
  40488c:	str	x10, [sp]
  404890:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404894:	ldr	x8, [sp, #16]
  404898:	ldr	x1, [x8, #8]
  40489c:	ldr	x8, [sp, #8]
  4048a0:	mov	x0, x8
  4048a4:	bl	41adcc <_ZdlPvm@@Base+0x528>
  4048a8:	ldr	x8, [sp, #16]
  4048ac:	ldr	x1, [x8, #16]
  4048b0:	ldr	x8, [sp]
  4048b4:	mov	x0, x8
  4048b8:	bl	41adcc <_ZdlPvm@@Base+0x528>
  4048bc:	ldp	x29, x30, [sp, #32]
  4048c0:	add	sp, sp, #0x30
  4048c4:	ret
  4048c8:	sub	sp, sp, #0x20
  4048cc:	stp	x29, x30, [sp, #16]
  4048d0:	add	x29, sp, #0x10
  4048d4:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4048d8:	add	x8, x8, #0xb30
  4048dc:	stur	w0, [x29, #-4]
  4048e0:	str	x1, [sp]
  4048e4:	ldr	x9, [sp]
  4048e8:	ldr	x1, [x9]
  4048ec:	mov	x0, x8
  4048f0:	bl	41adcc <_ZdlPvm@@Base+0x528>
  4048f4:	ldp	x29, x30, [sp, #16]
  4048f8:	add	sp, sp, #0x20
  4048fc:	ret
  404900:	sub	sp, sp, #0x30
  404904:	stp	x29, x30, [sp, #32]
  404908:	add	x29, sp, #0x20
  40490c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  404910:	add	x8, x8, #0xb40
  404914:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  404918:	add	x9, x9, #0x734
  40491c:	stur	w0, [x29, #-4]
  404920:	str	x1, [sp, #16]
  404924:	ldr	x10, [sp, #16]
  404928:	ldr	x1, [x10]
  40492c:	mov	x0, x8
  404930:	str	x9, [sp, #8]
  404934:	bl	41adcc <_ZdlPvm@@Base+0x528>
  404938:	ldr	x8, [sp, #16]
  40493c:	ldr	w11, [x8, #8]
  404940:	ldr	x8, [sp, #8]
  404944:	str	w11, [x8]
  404948:	ldr	w11, [x8]
  40494c:	cmp	w11, #0x1
  404950:	b.ge	404960 <sqrt@plt+0x2ca0>  // b.tcont
  404954:	mov	w8, #0x1                   	// #1
  404958:	ldr	x9, [sp, #8]
  40495c:	str	w8, [x9]
  404960:	ldur	w8, [x29, #-4]
  404964:	cmp	w8, #0x3
  404968:	b.lt	40497c <sqrt@plt+0x2cbc>  // b.tstop
  40496c:	ldr	x8, [sp, #16]
  404970:	ldr	w9, [x8, #16]
  404974:	str	w9, [sp, #4]
  404978:	b	404984 <sqrt@plt+0x2cc4>
  40497c:	mov	w8, wzr
  404980:	str	w8, [sp, #4]
  404984:	ldr	w8, [sp, #4]
  404988:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  40498c:	add	x9, x9, #0x738
  404990:	str	w8, [x9]
  404994:	ldp	x29, x30, [sp, #32]
  404998:	add	sp, sp, #0x30
  40499c:	ret
  4049a0:	sub	sp, sp, #0x30
  4049a4:	stp	x29, x30, [sp, #32]
  4049a8:	add	x29, sp, #0x20
  4049ac:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4049b0:	add	x8, x8, #0xb40
  4049b4:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  4049b8:	add	x9, x9, #0x734
  4049bc:	stur	w0, [x29, #-4]
  4049c0:	str	x1, [sp, #16]
  4049c4:	mov	x0, x8
  4049c8:	str	x9, [sp, #8]
  4049cc:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  4049d0:	ldr	x8, [sp, #8]
  4049d4:	str	wzr, [x8]
  4049d8:	ldp	x29, x30, [sp, #32]
  4049dc:	add	sp, sp, #0x30
  4049e0:	ret
  4049e4:	sub	sp, sp, #0x20
  4049e8:	stp	x29, x30, [sp, #16]
  4049ec:	add	x29, sp, #0x10
  4049f0:	str	x0, [sp, #8]
  4049f4:	bl	4031ac <sqrt@plt+0x14ec>
  4049f8:	ldr	x0, [sp, #8]
  4049fc:	bl	40336c <sqrt@plt+0x16ac>
  404a00:	bl	404a10 <sqrt@plt+0x2d50>
  404a04:	ldp	x29, x30, [sp, #16]
  404a08:	add	sp, sp, #0x20
  404a0c:	ret
  404a10:	sub	sp, sp, #0x80
  404a14:	stp	x29, x30, [sp, #112]
  404a18:	add	x29, sp, #0x70
  404a1c:	sub	x0, x29, #0x10
  404a20:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  404a24:	sub	x0, x29, #0x10
  404a28:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  404a2c:	b	404a30 <sqrt@plt+0x2d70>
  404a30:	sub	x0, x29, #0x10
  404a34:	bl	403924 <sqrt@plt+0x1c64>
  404a38:	str	w0, [sp, #48]
  404a3c:	b	404a40 <sqrt@plt+0x2d80>
  404a40:	ldr	w8, [sp, #48]
  404a44:	stur	w8, [x29, #-32]
  404a48:	ldur	w9, [x29, #-32]
  404a4c:	cmp	w9, #0x1
  404a50:	b.eq	404a78 <sqrt@plt+0x2db8>  // b.none
  404a54:	ldur	w8, [x29, #-32]
  404a58:	cbnz	w8, 404a74 <sqrt@plt+0x2db4>
  404a5c:	b	404a24 <sqrt@plt+0x2d64>
  404a60:	stur	x0, [x29, #-24]
  404a64:	stur	w1, [x29, #-28]
  404a68:	sub	x0, x29, #0x10
  404a6c:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  404a70:	b	404bd4 <sqrt@plt+0x2f14>
  404a74:	b	404bc0 <sqrt@plt+0x2f00>
  404a78:	stur	wzr, [x29, #-36]
  404a7c:	sub	x0, x29, #0x10
  404a80:	mov	w8, wzr
  404a84:	mov	w1, w8
  404a88:	bl	405198 <sqrt@plt+0x34d8>
  404a8c:	b	404a90 <sqrt@plt+0x2dd0>
  404a90:	sub	x0, x29, #0x10
  404a94:	bl	403924 <sqrt@plt+0x1c64>
  404a98:	str	w0, [sp, #44]
  404a9c:	b	404aa0 <sqrt@plt+0x2de0>
  404aa0:	ldr	w8, [sp, #44]
  404aa4:	stur	w8, [x29, #-32]
  404aa8:	cmp	w8, #0x1
  404aac:	b.ne	404ad4 <sqrt@plt+0x2e14>  // b.any
  404ab0:	ldur	w8, [x29, #-36]
  404ab4:	add	w8, w8, #0x1
  404ab8:	stur	w8, [x29, #-36]
  404abc:	sub	x0, x29, #0x10
  404ac0:	mov	w8, wzr
  404ac4:	mov	w1, w8
  404ac8:	bl	405198 <sqrt@plt+0x34d8>
  404acc:	b	404ad0 <sqrt@plt+0x2e10>
  404ad0:	b	404a90 <sqrt@plt+0x2dd0>
  404ad4:	ldursw	x8, [x29, #-36]
  404ad8:	mov	x9, #0x8                   	// #8
  404adc:	mul	x10, x8, x9
  404ae0:	umulh	x8, x8, x9
  404ae4:	mov	x9, #0xffffffffffffffff    	// #-1
  404ae8:	cmp	x8, #0x0
  404aec:	csel	x0, x9, x10, ne  // ne = any
  404af0:	bl	401870 <_Znam@plt>
  404af4:	str	x0, [sp, #32]
  404af8:	b	404afc <sqrt@plt+0x2e3c>
  404afc:	ldr	x8, [sp, #32]
  404b00:	stur	x8, [x29, #-48]
  404b04:	sub	x0, x29, #0x10
  404b08:	bl	4050d0 <sqrt@plt+0x3410>
  404b0c:	str	x0, [sp, #24]
  404b10:	b	404b14 <sqrt@plt+0x2e54>
  404b14:	ldr	x8, [sp, #24]
  404b18:	str	x8, [sp, #56]
  404b1c:	str	wzr, [sp, #52]
  404b20:	ldr	w8, [sp, #52]
  404b24:	ldur	w9, [x29, #-36]
  404b28:	cmp	w8, w9
  404b2c:	b.ge	404b70 <sqrt@plt+0x2eb0>  // b.tcont
  404b30:	ldr	x0, [sp, #56]
  404b34:	mov	w8, wzr
  404b38:	mov	w1, w8
  404b3c:	bl	4019c0 <strchr@plt>
  404b40:	add	x9, x0, #0x1
  404b44:	str	x9, [sp, #56]
  404b48:	ldur	x10, [x29, #-48]
  404b4c:	ldrsw	x11, [sp, #52]
  404b50:	mov	x12, #0x8                   	// #8
  404b54:	mul	x11, x12, x11
  404b58:	add	x10, x10, x11
  404b5c:	str	x9, [x10]
  404b60:	ldr	w8, [sp, #52]
  404b64:	add	w8, w8, #0x1
  404b68:	str	w8, [sp, #52]
  404b6c:	b	404b20 <sqrt@plt+0x2e60>
  404b70:	sub	x0, x29, #0x10
  404b74:	bl	4050d0 <sqrt@plt+0x3410>
  404b78:	str	x0, [sp, #16]
  404b7c:	b	404b80 <sqrt@plt+0x2ec0>
  404b80:	ldur	w1, [x29, #-36]
  404b84:	ldur	x2, [x29, #-48]
  404b88:	ldr	x0, [sp, #16]
  404b8c:	bl	404c18 <sqrt@plt+0x2f58>
  404b90:	b	404b94 <sqrt@plt+0x2ed4>
  404b94:	ldur	x8, [x29, #-48]
  404b98:	str	x8, [sp, #8]
  404b9c:	cbz	x8, 404ba8 <sqrt@plt+0x2ee8>
  404ba0:	ldr	x0, [sp, #8]
  404ba4:	bl	401b40 <_ZdaPv@plt>
  404ba8:	ldur	w8, [x29, #-32]
  404bac:	mov	w9, #0xffffffff            	// #-1
  404bb0:	cmp	w8, w9
  404bb4:	b.ne	404bbc <sqrt@plt+0x2efc>  // b.any
  404bb8:	b	404bc0 <sqrt@plt+0x2f00>
  404bbc:	b	404a24 <sqrt@plt+0x2d64>
  404bc0:	sub	x0, x29, #0x10
  404bc4:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  404bc8:	ldp	x29, x30, [sp, #112]
  404bcc:	add	sp, sp, #0x80
  404bd0:	ret
  404bd4:	ldur	x0, [x29, #-24]
  404bd8:	bl	401c40 <_Unwind_Resume@plt>
  404bdc:	sub	sp, sp, #0x30
  404be0:	stp	x29, x30, [sp, #32]
  404be4:	add	x29, sp, #0x20
  404be8:	stur	x0, [x29, #-8]
  404bec:	str	x1, [sp, #16]
  404bf0:	str	w2, [sp, #12]
  404bf4:	bl	4031ac <sqrt@plt+0x14ec>
  404bf8:	ldur	x0, [x29, #-8]
  404bfc:	ldr	x1, [sp, #16]
  404c00:	ldr	w2, [sp, #12]
  404c04:	bl	403854 <sqrt@plt+0x1b94>
  404c08:	bl	404a10 <sqrt@plt+0x2d50>
  404c0c:	ldp	x29, x30, [sp, #32]
  404c10:	add	sp, sp, #0x30
  404c14:	ret
  404c18:	sub	sp, sp, #0x50
  404c1c:	stp	x29, x30, [sp, #64]
  404c20:	add	x29, sp, #0x40
  404c24:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  404c28:	add	x8, x8, #0x240
  404c2c:	stur	x0, [x29, #-8]
  404c30:	stur	w1, [x29, #-12]
  404c34:	stur	x2, [x29, #-24]
  404c38:	stur	wzr, [x29, #-28]
  404c3c:	str	x8, [sp, #8]
  404c40:	ldur	w8, [x29, #-28]
  404c44:	mov	w9, w8
  404c48:	cmp	x9, #0x2e
  404c4c:	b.cs	404ce4 <sqrt@plt+0x3024>  // b.hs, b.nlast
  404c50:	ldur	x0, [x29, #-8]
  404c54:	ldur	w8, [x29, #-28]
  404c58:	mov	w9, w8
  404c5c:	mov	x10, #0x18                  	// #24
  404c60:	mul	x9, x10, x9
  404c64:	ldr	x10, [sp, #8]
  404c68:	add	x9, x10, x9
  404c6c:	ldr	x1, [x9]
  404c70:	bl	401b80 <strcmp@plt>
  404c74:	cbnz	w0, 404cd4 <sqrt@plt+0x3014>
  404c78:	ldur	w8, [x29, #-28]
  404c7c:	mov	w9, w8
  404c80:	mov	x10, #0x18                  	// #24
  404c84:	mul	x9, x10, x9
  404c88:	ldr	x10, [sp, #8]
  404c8c:	add	x9, x10, x9
  404c90:	ldr	x0, [x9, #16]
  404c94:	ldur	x1, [x29, #-8]
  404c98:	ldur	w2, [x29, #-12]
  404c9c:	ldur	x3, [x29, #-24]
  404ca0:	bl	404d24 <sqrt@plt+0x3064>
  404ca4:	cbz	w0, 404cd0 <sqrt@plt+0x3010>
  404ca8:	ldur	w8, [x29, #-28]
  404cac:	mov	w9, w8
  404cb0:	mov	x10, #0x18                  	// #24
  404cb4:	mul	x9, x10, x9
  404cb8:	ldr	x10, [sp, #8]
  404cbc:	add	x9, x10, x9
  404cc0:	ldr	x9, [x9, #8]
  404cc4:	ldur	w0, [x29, #-12]
  404cc8:	ldur	x1, [x29, #-24]
  404ccc:	blr	x9
  404cd0:	b	404d18 <sqrt@plt+0x3058>
  404cd4:	ldur	w8, [x29, #-28]
  404cd8:	add	w8, w8, #0x1
  404cdc:	stur	w8, [x29, #-28]
  404ce0:	b	404c40 <sqrt@plt+0x2f80>
  404ce4:	ldur	x1, [x29, #-8]
  404ce8:	add	x8, sp, #0x10
  404cec:	mov	x0, x8
  404cf0:	str	x8, [sp]
  404cf4:	bl	419b9c <sqrt@plt+0x17edc>
  404cf8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  404cfc:	add	x0, x0, #0x517
  404d00:	ldr	x1, [sp]
  404d04:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  404d08:	add	x8, x8, #0xc30
  404d0c:	mov	x2, x8
  404d10:	mov	x3, x8
  404d14:	bl	4037bc <sqrt@plt+0x1afc>
  404d18:	ldp	x29, x30, [sp, #64]
  404d1c:	add	sp, sp, #0x50
  404d20:	ret
  404d24:	sub	sp, sp, #0x140
  404d28:	stp	x29, x30, [sp, #288]
  404d2c:	str	x28, [sp, #304]
  404d30:	add	x29, sp, #0x120
  404d34:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  404d38:	add	x8, x8, #0xc30
  404d3c:	stur	x0, [x29, #-16]
  404d40:	stur	x1, [x29, #-24]
  404d44:	stur	w2, [x29, #-28]
  404d48:	stur	x3, [x29, #-40]
  404d4c:	stur	wzr, [x29, #-44]
  404d50:	str	x8, [sp, #80]
  404d54:	ldur	x8, [x29, #-16]
  404d58:	ldrb	w9, [x8]
  404d5c:	cbz	w9, 405070 <sqrt@plt+0x33b0>
  404d60:	ldur	w8, [x29, #-28]
  404d64:	cbnz	w8, 404de8 <sqrt@plt+0x3128>
  404d68:	ldur	x8, [x29, #-16]
  404d6c:	ldrb	w9, [x8, #1]
  404d70:	cmp	w9, #0x3f
  404d74:	b.ne	404d7c <sqrt@plt+0x30bc>  // b.any
  404d78:	b	405070 <sqrt@plt+0x33b0>
  404d7c:	ldur	x8, [x29, #-16]
  404d80:	ldrb	w9, [x8, #1]
  404d84:	cmp	w9, #0x2a
  404d88:	b.ne	404db4 <sqrt@plt+0x30f4>  // b.any
  404d8c:	ldur	x8, [x29, #-16]
  404d90:	ldrb	w9, [x8, #2]
  404d94:	cmp	w9, #0x0
  404d98:	cset	w9, eq  // eq = none
  404d9c:	and	w0, w9, #0x1
  404da0:	mov	w1, #0x2b8                 	// #696
  404da4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  404da8:	add	x2, x2, #0x4dd
  404dac:	bl	4052f0 <sqrt@plt+0x3630>
  404db0:	b	405070 <sqrt@plt+0x33b0>
  404db4:	ldur	x1, [x29, #-24]
  404db8:	sub	x8, x29, #0x40
  404dbc:	mov	x0, x8
  404dc0:	str	x8, [sp, #72]
  404dc4:	bl	419b9c <sqrt@plt+0x17edc>
  404dc8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  404dcc:	add	x0, x0, #0x52c
  404dd0:	ldr	x1, [sp, #72]
  404dd4:	ldr	x2, [sp, #80]
  404dd8:	ldr	x3, [sp, #80]
  404ddc:	bl	4037bc <sqrt@plt+0x1afc>
  404de0:	stur	wzr, [x29, #-4]
  404de4:	b	4050bc <sqrt@plt+0x33fc>
  404de8:	ldur	x8, [x29, #-16]
  404dec:	ldrb	w9, [x8]
  404df0:	cmp	w9, #0x46
  404df4:	str	w9, [sp, #68]
  404df8:	b.eq	404f68 <sqrt@plt+0x32a8>  // b.none
  404dfc:	b	404e00 <sqrt@plt+0x3140>
  404e00:	ldr	w8, [sp, #68]
  404e04:	cmp	w8, #0x66
  404e08:	b.eq	404ed8 <sqrt@plt+0x3218>  // b.none
  404e0c:	b	404e10 <sqrt@plt+0x3150>
  404e10:	ldr	w8, [sp, #68]
  404e14:	cmp	w8, #0x69
  404e18:	b.eq	404e3c <sqrt@plt+0x317c>  // b.none
  404e1c:	b	404e20 <sqrt@plt+0x3160>
  404e20:	ldr	w8, [sp, #68]
  404e24:	cmp	w8, #0x73
  404e28:	cset	w9, eq  // eq = none
  404e2c:	eor	w9, w9, #0x1
  404e30:	tbnz	w9, #0, 404ff4 <sqrt@plt+0x3334>
  404e34:	b	404e38 <sqrt@plt+0x3178>
  404e38:	b	40500c <sqrt@plt+0x334c>
  404e3c:	ldur	x8, [x29, #-40]
  404e40:	ldr	x0, [x8]
  404e44:	sub	x1, x29, #0x48
  404e48:	mov	w2, #0xa                   	// #10
  404e4c:	bl	4019a0 <strtol@plt>
  404e50:	stur	x0, [x29, #-80]
  404e54:	ldur	x8, [x29, #-80]
  404e58:	cbnz	x8, 404e70 <sqrt@plt+0x31b0>
  404e5c:	ldur	x8, [x29, #-72]
  404e60:	ldur	x9, [x29, #-40]
  404e64:	ldr	x9, [x9]
  404e68:	cmp	x8, x9
  404e6c:	b.eq	404e7c <sqrt@plt+0x31bc>  // b.none
  404e70:	ldur	x8, [x29, #-72]
  404e74:	ldrb	w9, [x8]
  404e78:	cbz	w9, 404ec8 <sqrt@plt+0x3208>
  404e7c:	ldur	w8, [x29, #-44]
  404e80:	add	w1, w8, #0x1
  404e84:	sub	x9, x29, #0x60
  404e88:	mov	x0, x9
  404e8c:	str	x9, [sp, #56]
  404e90:	bl	419c04 <sqrt@plt+0x17f44>
  404e94:	ldur	x1, [x29, #-24]
  404e98:	sub	x9, x29, #0x70
  404e9c:	mov	x0, x9
  404ea0:	str	x9, [sp, #48]
  404ea4:	bl	419b9c <sqrt@plt+0x17edc>
  404ea8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  404eac:	add	x0, x0, #0x54e
  404eb0:	ldr	x1, [sp, #56]
  404eb4:	ldr	x2, [sp, #48]
  404eb8:	ldr	x3, [sp, #80]
  404ebc:	bl	4037bc <sqrt@plt+0x1afc>
  404ec0:	stur	wzr, [x29, #-4]
  404ec4:	b	4050bc <sqrt@plt+0x33fc>
  404ec8:	ldur	x8, [x29, #-80]
  404ecc:	ldur	x9, [x29, #-40]
  404ed0:	str	w8, [x9]
  404ed4:	b	40500c <sqrt@plt+0x334c>
  404ed8:	ldur	x8, [x29, #-40]
  404edc:	ldr	x8, [x8]
  404ee0:	stur	x8, [x29, #-120]
  404ee4:	ldur	x8, [x29, #-120]
  404ee8:	ldrb	w9, [x8]
  404eec:	cbz	w9, 404f64 <sqrt@plt+0x32a4>
  404ef0:	ldur	x8, [x29, #-120]
  404ef4:	ldrb	w1, [x8]
  404ef8:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  404efc:	add	x0, x0, #0x8ca
  404f00:	bl	40536c <sqrt@plt+0x36ac>
  404f04:	cbnz	w0, 404f54 <sqrt@plt+0x3294>
  404f08:	ldur	w8, [x29, #-44]
  404f0c:	add	w1, w8, #0x1
  404f10:	sub	x9, x29, #0x88
  404f14:	mov	x0, x9
  404f18:	str	x9, [sp, #40]
  404f1c:	bl	419c04 <sqrt@plt+0x17f44>
  404f20:	ldur	x1, [x29, #-24]
  404f24:	add	x9, sp, #0x88
  404f28:	mov	x0, x9
  404f2c:	str	x9, [sp, #32]
  404f30:	bl	419b9c <sqrt@plt+0x17edc>
  404f34:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  404f38:	add	x0, x0, #0x57e
  404f3c:	ldr	x1, [sp, #40]
  404f40:	ldr	x2, [sp, #32]
  404f44:	ldr	x3, [sp, #80]
  404f48:	bl	4037bc <sqrt@plt+0x1afc>
  404f4c:	stur	wzr, [x29, #-4]
  404f50:	b	4050bc <sqrt@plt+0x33fc>
  404f54:	ldur	x8, [x29, #-120]
  404f58:	add	x8, x8, #0x1
  404f5c:	stur	x8, [x29, #-120]
  404f60:	b	404ee4 <sqrt@plt+0x3224>
  404f64:	b	40500c <sqrt@plt+0x334c>
  404f68:	ldur	x8, [x29, #-40]
  404f6c:	ldr	x8, [x8]
  404f70:	ldrb	w9, [x8]
  404f74:	cbz	w9, 404fa4 <sqrt@plt+0x32e4>
  404f78:	ldur	x8, [x29, #-40]
  404f7c:	ldr	x8, [x8]
  404f80:	ldrb	w9, [x8, #1]
  404f84:	cbnz	w9, 404fa4 <sqrt@plt+0x32e4>
  404f88:	ldur	x8, [x29, #-40]
  404f8c:	ldr	x8, [x8]
  404f90:	ldrb	w1, [x8]
  404f94:	adrp	x0, 432000 <_Znam@GLIBCXX_3.4>
  404f98:	add	x0, x0, #0x8ca
  404f9c:	bl	40536c <sqrt@plt+0x36ac>
  404fa0:	cbnz	w0, 404ff0 <sqrt@plt+0x3330>
  404fa4:	ldur	w8, [x29, #-44]
  404fa8:	add	w1, w8, #0x1
  404fac:	add	x9, sp, #0x78
  404fb0:	mov	x0, x9
  404fb4:	str	x9, [sp, #24]
  404fb8:	bl	419c04 <sqrt@plt+0x17f44>
  404fbc:	ldur	x1, [x29, #-24]
  404fc0:	add	x9, sp, #0x68
  404fc4:	mov	x0, x9
  404fc8:	str	x9, [sp, #16]
  404fcc:	bl	419b9c <sqrt@plt+0x17edc>
  404fd0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  404fd4:	add	x0, x0, #0x5b4
  404fd8:	ldr	x1, [sp, #24]
  404fdc:	ldr	x2, [sp, #16]
  404fe0:	ldr	x3, [sp, #80]
  404fe4:	bl	4037bc <sqrt@plt+0x1afc>
  404fe8:	stur	wzr, [x29, #-4]
  404fec:	b	4050bc <sqrt@plt+0x33fc>
  404ff0:	b	40500c <sqrt@plt+0x334c>
  404ff4:	mov	w8, wzr
  404ff8:	mov	w0, w8
  404ffc:	mov	w1, #0x2e3                 	// #739
  405000:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  405004:	add	x2, x2, #0x4dd
  405008:	bl	4052f0 <sqrt@plt+0x3630>
  40500c:	ldur	x8, [x29, #-16]
  405010:	ldrb	w9, [x8, #1]
  405014:	cmp	w9, #0x3f
  405018:	b.ne	40502c <sqrt@plt+0x336c>  // b.any
  40501c:	ldur	x8, [x29, #-16]
  405020:	add	x8, x8, #0x2
  405024:	stur	x8, [x29, #-16]
  405028:	b	405048 <sqrt@plt+0x3388>
  40502c:	ldur	x8, [x29, #-16]
  405030:	ldrb	w9, [x8, #1]
  405034:	cmp	w9, #0x2a
  405038:	b.eq	405048 <sqrt@plt+0x3388>  // b.none
  40503c:	ldur	x8, [x29, #-16]
  405040:	add	x8, x8, #0x1
  405044:	stur	x8, [x29, #-16]
  405048:	ldur	w8, [x29, #-28]
  40504c:	subs	w8, w8, #0x1
  405050:	stur	w8, [x29, #-28]
  405054:	ldur	x9, [x29, #-40]
  405058:	add	x9, x9, #0x8
  40505c:	stur	x9, [x29, #-40]
  405060:	ldur	w8, [x29, #-44]
  405064:	add	w8, w8, #0x1
  405068:	stur	w8, [x29, #-44]
  40506c:	b	404d54 <sqrt@plt+0x3094>
  405070:	ldur	w8, [x29, #-28]
  405074:	cmp	w8, #0x0
  405078:	cset	w8, le
  40507c:	tbnz	w8, #0, 4050b4 <sqrt@plt+0x33f4>
  405080:	ldur	x1, [x29, #-24]
  405084:	add	x8, sp, #0x58
  405088:	mov	x0, x8
  40508c:	str	x8, [sp, #8]
  405090:	bl	419b9c <sqrt@plt+0x17edc>
  405094:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  405098:	add	x0, x0, #0x5e6
  40509c:	ldr	x1, [sp, #8]
  4050a0:	ldr	x2, [sp, #80]
  4050a4:	ldr	x3, [sp, #80]
  4050a8:	bl	4037bc <sqrt@plt+0x1afc>
  4050ac:	stur	wzr, [x29, #-4]
  4050b0:	b	4050bc <sqrt@plt+0x33fc>
  4050b4:	mov	w8, #0x1                   	// #1
  4050b8:	stur	w8, [x29, #-4]
  4050bc:	ldur	w0, [x29, #-4]
  4050c0:	ldr	x28, [sp, #304]
  4050c4:	ldp	x29, x30, [sp, #288]
  4050c8:	add	sp, sp, #0x140
  4050cc:	ret
  4050d0:	sub	sp, sp, #0x10
  4050d4:	str	x0, [sp, #8]
  4050d8:	ldr	x8, [sp, #8]
  4050dc:	ldr	x0, [x8]
  4050e0:	add	sp, sp, #0x10
  4050e4:	ret
  4050e8:	sub	sp, sp, #0x10
  4050ec:	str	x0, [sp, #8]
  4050f0:	ldr	x8, [sp, #8]
  4050f4:	ldr	w0, [x8, #8]
  4050f8:	add	sp, sp, #0x10
  4050fc:	ret
  405100:	sub	sp, sp, #0x20
  405104:	str	x0, [sp, #16]
  405108:	ldr	x8, [sp, #16]
  40510c:	ldr	x9, [x8, #40]
  405110:	ldr	x10, [x8, #48]
  405114:	cmp	x9, x10
  405118:	str	x8, [sp, #8]
  40511c:	b.cc	40512c <sqrt@plt+0x346c>  // b.lo, b.ul, b.last
  405120:	mov	w8, #0xffffffff            	// #-1
  405124:	str	w8, [sp, #28]
  405128:	b	405144 <sqrt@plt+0x3484>
  40512c:	ldr	x8, [sp, #8]
  405130:	ldr	x9, [x8, #40]
  405134:	add	x10, x9, #0x1
  405138:	str	x10, [x8, #40]
  40513c:	ldrb	w11, [x9]
  405140:	str	w11, [sp, #28]
  405144:	ldr	w0, [sp, #28]
  405148:	add	sp, sp, #0x20
  40514c:	ret
  405150:	sub	sp, sp, #0x20
  405154:	str	x0, [sp, #16]
  405158:	ldr	x8, [sp, #16]
  40515c:	ldr	x9, [x8, #40]
  405160:	ldr	x10, [x8, #48]
  405164:	cmp	x9, x10
  405168:	str	x8, [sp, #8]
  40516c:	b.cc	40517c <sqrt@plt+0x34bc>  // b.lo, b.ul, b.last
  405170:	mov	w8, #0xffffffff            	// #-1
  405174:	str	w8, [sp, #28]
  405178:	b	40518c <sqrt@plt+0x34cc>
  40517c:	ldr	x8, [sp, #8]
  405180:	ldr	x9, [x8, #40]
  405184:	ldrb	w10, [x9]
  405188:	str	w10, [sp, #28]
  40518c:	ldr	w0, [sp, #28]
  405190:	add	sp, sp, #0x20
  405194:	ret
  405198:	sub	sp, sp, #0x30
  40519c:	stp	x29, x30, [sp, #32]
  4051a0:	add	x29, sp, #0x20
  4051a4:	stur	x0, [x29, #-8]
  4051a8:	sturb	w1, [x29, #-9]
  4051ac:	ldur	x8, [x29, #-8]
  4051b0:	ldr	w9, [x8, #8]
  4051b4:	ldr	w10, [x8, #12]
  4051b8:	cmp	w9, w10
  4051bc:	str	x8, [sp, #8]
  4051c0:	b.lt	4051cc <sqrt@plt+0x350c>  // b.tstop
  4051c4:	ldr	x0, [sp, #8]
  4051c8:	bl	41af5c <_ZdlPvm@@Base+0x6b8>
  4051cc:	ldurb	w8, [x29, #-9]
  4051d0:	ldr	x9, [sp, #8]
  4051d4:	ldr	x10, [x9]
  4051d8:	ldrsw	x11, [x9, #8]
  4051dc:	mov	w12, w11
  4051e0:	add	w12, w12, #0x1
  4051e4:	str	w12, [x9, #8]
  4051e8:	add	x10, x10, x11
  4051ec:	strb	w8, [x10]
  4051f0:	mov	x0, x9
  4051f4:	ldp	x29, x30, [sp, #32]
  4051f8:	add	sp, sp, #0x30
  4051fc:	ret
  405200:	sub	sp, sp, #0x10
  405204:	str	w0, [sp, #12]
  405208:	ldr	w8, [sp, #12]
  40520c:	cmp	w8, #0x0
  405210:	cset	w8, lt  // lt = tstop
  405214:	mov	w9, #0x0                   	// #0
  405218:	str	w9, [sp, #8]
  40521c:	tbnz	w8, #0, 405240 <sqrt@plt+0x3580>
  405220:	ldrsw	x8, [sp, #12]
  405224:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  405228:	add	x9, x9, #0x790
  40522c:	add	x8, x9, x8
  405230:	ldrb	w10, [x8]
  405234:	cmp	w10, #0x0
  405238:	cset	w10, ne  // ne = any
  40523c:	str	w10, [sp, #8]
  405240:	ldr	w8, [sp, #8]
  405244:	and	w0, w8, #0x1
  405248:	add	sp, sp, #0x10
  40524c:	ret
  405250:	sub	sp, sp, #0x30
  405254:	stp	x29, x30, [sp, #32]
  405258:	add	x29, sp, #0x20
  40525c:	stur	x0, [x29, #-8]
  405260:	stur	w1, [x29, #-12]
  405264:	ldur	x8, [x29, #-8]
  405268:	ldur	w9, [x29, #-12]
  40526c:	cmp	w9, #0x0
  405270:	cset	w9, lt  // lt = tstop
  405274:	mov	w10, #0x0                   	// #0
  405278:	str	x8, [sp, #8]
  40527c:	str	w10, [sp, #4]
  405280:	tbnz	w9, #0, 40529c <sqrt@plt+0x35dc>
  405284:	ldur	w8, [x29, #-12]
  405288:	ldr	x9, [sp, #8]
  40528c:	ldr	w10, [x9, #8]
  405290:	cmp	w8, w10
  405294:	cset	w8, lt  // lt = tstop
  405298:	str	w8, [sp, #4]
  40529c:	ldr	w8, [sp, #4]
  4052a0:	and	w0, w8, #0x1
  4052a4:	mov	w1, #0x62                  	// #98
  4052a8:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  4052ac:	add	x2, x2, #0x4c1
  4052b0:	bl	4052f0 <sqrt@plt+0x3630>
  4052b4:	ldr	x9, [sp, #8]
  4052b8:	ldr	x10, [x9]
  4052bc:	ldursw	x11, [x29, #-12]
  4052c0:	add	x0, x10, x11
  4052c4:	ldp	x29, x30, [sp, #32]
  4052c8:	add	sp, sp, #0x30
  4052cc:	ret
  4052d0:	stp	x29, x30, [sp, #-16]!
  4052d4:	mov	x29, sp
  4052d8:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  4052dc:	add	x8, x8, #0x9d0
  4052e0:	ldr	x0, [x8]
  4052e4:	bl	405328 <sqrt@plt+0x3668>
  4052e8:	ldp	x29, x30, [sp], #16
  4052ec:	ret
  4052f0:	sub	sp, sp, #0x20
  4052f4:	stp	x29, x30, [sp, #16]
  4052f8:	add	x29, sp, #0x10
  4052fc:	stur	w0, [x29, #-4]
  405300:	str	w1, [sp, #8]
  405304:	str	x2, [sp]
  405308:	ldur	w8, [x29, #-4]
  40530c:	cbnz	w8, 40531c <sqrt@plt+0x365c>
  405310:	ldr	w0, [sp, #8]
  405314:	ldr	x1, [sp]
  405318:	bl	4194cc <sqrt@plt+0x1780c>
  40531c:	ldp	x29, x30, [sp, #16]
  405320:	add	sp, sp, #0x20
  405324:	ret
  405328:	sub	sp, sp, #0x10
  40532c:	str	x0, [sp, #8]
  405330:	ldr	x8, [sp, #8]
  405334:	ldr	x9, [x8, #40]
  405338:	add	x9, x9, #0x1
  40533c:	str	x9, [x8, #40]
  405340:	add	sp, sp, #0x10
  405344:	ret
  405348:	sub	sp, sp, #0x10
  40534c:	str	x0, [sp, #8]
  405350:	strb	w1, [sp, #7]
  405354:	ldr	x8, [sp, #8]
  405358:	ldrb	w9, [sp, #7]
  40535c:	mov	w10, w9
  405360:	ldrb	w0, [x8, x10]
  405364:	add	sp, sp, #0x10
  405368:	ret
  40536c:	sub	sp, sp, #0x10
  405370:	str	x0, [sp, #8]
  405374:	strb	w1, [sp, #7]
  405378:	ldr	x8, [sp, #8]
  40537c:	ldrb	w9, [sp, #7]
  405380:	mov	w10, w9
  405384:	ldrb	w0, [x8, x10]
  405388:	add	sp, sp, #0x10
  40538c:	ret
  405390:	sub	sp, sp, #0x140
  405394:	stp	x29, x30, [sp, #288]
  405398:	str	x28, [sp, #304]
  40539c:	add	x29, sp, #0x120
  4053a0:	mov	w8, #0xffffffff            	// #-1
  4053a4:	mov	x9, xzr
  4053a8:	adrp	x10, 432000 <_Znam@GLIBCXX_3.4>
  4053ac:	add	x10, x10, #0xa00
  4053b0:	stur	x0, [x29, #-8]
  4053b4:	stur	x1, [x29, #-16]
  4053b8:	stur	w2, [x29, #-20]
  4053bc:	stur	x3, [x29, #-32]
  4053c0:	ldur	x11, [x29, #-8]
  4053c4:	str	wzr, [x11]
  4053c8:	add	x0, x11, #0x4
  4053cc:	stur	w8, [x29, #-104]
  4053d0:	stur	x9, [x29, #-112]
  4053d4:	stur	x10, [x29, #-120]
  4053d8:	stur	x11, [x29, #-128]
  4053dc:	bl	409cd0 <sqrt@plt+0x8010>
  4053e0:	ldur	x9, [x29, #-128]
  4053e4:	str	wzr, [x9, #12]
  4053e8:	add	x10, x9, #0x10
  4053ec:	mov	x0, x10
  4053f0:	stur	x10, [x29, #-136]
  4053f4:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  4053f8:	ldur	w8, [x29, #-104]
  4053fc:	ldur	x9, [x29, #-128]
  405400:	str	w8, [x9, #32]
  405404:	ldur	x10, [x29, #-112]
  405408:	str	x10, [x9, #40]
  40540c:	str	wzr, [x9, #48]
  405410:	add	x11, x9, #0x138
  405414:	mov	x0, x11
  405418:	str	x11, [sp, #144]
  40541c:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  405420:	b	405424 <sqrt@plt+0x3764>
  405424:	ldur	x8, [x29, #-128]
  405428:	add	x0, x8, #0x148
  40542c:	bl	409cec <sqrt@plt+0x802c>
  405430:	b	405434 <sqrt@plt+0x3774>
  405434:	ldur	x8, [x29, #-128]
  405438:	add	x9, x8, #0x150
  40543c:	mov	x0, x9
  405440:	str	x9, [sp, #136]
  405444:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  405448:	b	40544c <sqrt@plt+0x378c>
  40544c:	ldur	x8, [x29, #-128]
  405450:	add	x0, x8, #0x160
  405454:	bl	409cec <sqrt@plt+0x802c>
  405458:	b	40545c <sqrt@plt+0x379c>
  40545c:	mov	x8, xzr
  405460:	ldur	x9, [x29, #-128]
  405464:	str	x8, [x9, #360]
  405468:	add	x8, x9, #0x170
  40546c:	mov	x0, x8
  405470:	str	x8, [sp, #128]
  405474:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  405478:	b	40547c <sqrt@plt+0x37bc>
  40547c:	ldur	x8, [x29, #-128]
  405480:	str	wzr, [x8, #384]
  405484:	mov	w9, #0xffffffff            	// #-1
  405488:	str	w9, [x8, #388]
  40548c:	str	w9, [x8, #392]
  405490:	add	x10, x8, #0x190
  405494:	mov	x0, x10
  405498:	str	x10, [sp, #120]
  40549c:	bl	409d08 <sqrt@plt+0x8048>
  4054a0:	b	4054a4 <sqrt@plt+0x37e4>
  4054a4:	stur	wzr, [x29, #-48]
  4054a8:	ldur	w8, [x29, #-48]
  4054ac:	cmp	w8, #0x100
  4054b0:	b.ge	40550c <sqrt@plt+0x384c>  // b.tcont
  4054b4:	ldur	x8, [x29, #-128]
  4054b8:	add	x9, x8, #0x34
  4054bc:	ldursw	x10, [x29, #-48]
  4054c0:	add	x9, x9, x10
  4054c4:	mov	w11, #0xff                  	// #255
  4054c8:	strb	w11, [x9]
  4054cc:	ldur	w8, [x29, #-48]
  4054d0:	add	w8, w8, #0x1
  4054d4:	stur	w8, [x29, #-48]
  4054d8:	b	4054a8 <sqrt@plt+0x37e8>
  4054dc:	stur	x0, [x29, #-40]
  4054e0:	stur	w1, [x29, #-44]
  4054e4:	b	405cec <sqrt@plt+0x402c>
  4054e8:	stur	x0, [x29, #-40]
  4054ec:	stur	w1, [x29, #-44]
  4054f0:	b	405ce4 <sqrt@plt+0x4024>
  4054f4:	stur	x0, [x29, #-40]
  4054f8:	stur	w1, [x29, #-44]
  4054fc:	b	405cdc <sqrt@plt+0x401c>
  405500:	stur	x0, [x29, #-40]
  405504:	stur	w1, [x29, #-44]
  405508:	b	405cd4 <sqrt@plt+0x4014>
  40550c:	ldur	x8, [x29, #-32]
  405510:	cbz	x8, 405524 <sqrt@plt+0x3864>
  405514:	ldur	x8, [x29, #-32]
  405518:	ldr	x8, [x8]
  40551c:	ldur	x9, [x29, #-128]
  405520:	stur	x8, [x9, #4]
  405524:	ldur	x8, [x29, #-16]
  405528:	cbnz	x8, 405530 <sqrt@plt+0x3870>
  40552c:	b	405cbc <sqrt@plt+0x3ffc>
  405530:	ldur	w8, [x29, #-20]
  405534:	cmp	w8, #0x0
  405538:	cset	w8, gt
  40553c:	tbnz	w8, #0, 405544 <sqrt@plt+0x3884>
  405540:	b	405cbc <sqrt@plt+0x3ffc>
  405544:	ldur	x8, [x29, #-16]
  405548:	ldursw	x9, [x29, #-20]
  40554c:	add	x8, x8, x9
  405550:	stur	x8, [x29, #-56]
  405554:	ldur	x8, [x29, #-16]
  405558:	stur	x8, [x29, #-64]
  40555c:	ldur	x8, [x29, #-64]
  405560:	ldrb	w10, [x8]
  405564:	cmp	w10, #0x25
  405568:	cset	w10, eq  // eq = none
  40556c:	and	w0, w10, #0x1
  405570:	mov	w1, #0x43                  	// #67
  405574:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  405578:	add	x2, x2, #0x653
  40557c:	bl	4052f0 <sqrt@plt+0x3630>
  405580:	b	405584 <sqrt@plt+0x38c4>
  405584:	ldur	x8, [x29, #-64]
  405588:	ldur	x9, [x29, #-56]
  40558c:	cmp	x8, x9
  405590:	b.cs	405a5c <sqrt@plt+0x3d9c>  // b.hs, b.nlast
  405594:	ldur	x8, [x29, #-64]
  405598:	add	x8, x8, #0x1
  40559c:	ldur	x9, [x29, #-56]
  4055a0:	cmp	x8, x9
  4055a4:	b.cs	405778 <sqrt@plt+0x3ab8>  // b.hs, b.nlast
  4055a8:	ldur	x8, [x29, #-64]
  4055ac:	ldrb	w9, [x8, #1]
  4055b0:	cbz	w9, 405778 <sqrt@plt+0x3ab8>
  4055b4:	ldur	x8, [x29, #-64]
  4055b8:	ldrb	w9, [x8, #1]
  4055bc:	cmp	w9, #0x25
  4055c0:	b.eq	4055e0 <sqrt@plt+0x3920>  // b.none
  4055c4:	ldur	x8, [x29, #-64]
  4055c8:	ldrb	w9, [x8, #1]
  4055cc:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  4055d0:	add	x8, x8, #0x728
  4055d4:	ldr	w10, [x8]
  4055d8:	cmp	w9, w10
  4055dc:	b.eq	40563c <sqrt@plt+0x397c>  // b.none
  4055e0:	ldur	x8, [x29, #-64]
  4055e4:	add	x8, x8, #0x2
  4055e8:	ldur	x9, [x29, #-56]
  4055ec:	cmp	x8, x9
  4055f0:	b.cs	405778 <sqrt@plt+0x3ab8>  // b.hs, b.nlast
  4055f4:	ldur	x8, [x29, #-64]
  4055f8:	ldrb	w9, [x8, #1]
  4055fc:	cmp	w9, #0x25
  405600:	b.ne	405778 <sqrt@plt+0x3ab8>  // b.any
  405604:	ldur	x8, [x29, #-64]
  405608:	ldrb	w9, [x8, #2]
  40560c:	cbz	w9, 405778 <sqrt@plt+0x3ab8>
  405610:	ldur	x8, [x29, #-64]
  405614:	ldrb	w1, [x8, #2]
  405618:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40561c:	add	x0, x0, #0xa98
  405620:	bl	41b790 <_ZdlPvm@@Base+0xeec>
  405624:	str	w0, [sp, #116]
  405628:	b	40562c <sqrt@plt+0x396c>
  40562c:	ldr	w8, [sp, #116]
  405630:	cmp	w8, #0x0
  405634:	cset	w9, ge  // ge = tcont
  405638:	tbnz	w9, #0, 405778 <sqrt@plt+0x3ab8>
  40563c:	ldur	x8, [x29, #-64]
  405640:	ldrb	w9, [x8, #1]
  405644:	cmp	w9, #0x25
  405648:	b.ne	405668 <sqrt@plt+0x39a8>  // b.any
  40564c:	ldur	x8, [x29, #-64]
  405650:	add	x8, x8, #0x1
  405654:	stur	x8, [x29, #-64]
  405658:	b	405668 <sqrt@plt+0x39a8>
  40565c:	stur	x0, [x29, #-40]
  405660:	stur	w1, [x29, #-44]
  405664:	b	405ccc <sqrt@plt+0x400c>
  405668:	ldur	x8, [x29, #-64]
  40566c:	ldrb	w9, [x8, #1]
  405670:	mov	w8, w9
  405674:	mov	x10, #0x10                  	// #16
  405678:	mul	x8, x10, x8
  40567c:	ldur	x10, [x29, #-120]
  405680:	add	x8, x10, x8
  405684:	stur	x8, [x29, #-72]
  405688:	ldur	x8, [x29, #-64]
  40568c:	add	x8, x8, #0x2
  405690:	stur	x8, [x29, #-64]
  405694:	ldur	x8, [x29, #-64]
  405698:	ldur	x9, [x29, #-56]
  40569c:	mov	w10, #0x0                   	// #0
  4056a0:	cmp	x8, x9
  4056a4:	str	w10, [sp, #112]
  4056a8:	b.cs	4056d8 <sqrt@plt+0x3a18>  // b.hs, b.nlast
  4056ac:	ldur	x8, [x29, #-64]
  4056b0:	ldrb	w1, [x8]
  4056b4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4056b8:	add	x0, x0, #0x625
  4056bc:	bl	40536c <sqrt@plt+0x36ac>
  4056c0:	str	w0, [sp, #108]
  4056c4:	b	4056c8 <sqrt@plt+0x3a08>
  4056c8:	ldr	w8, [sp, #108]
  4056cc:	cmp	w8, #0x0
  4056d0:	cset	w9, ne  // ne = any
  4056d4:	str	w9, [sp, #112]
  4056d8:	ldr	w8, [sp, #112]
  4056dc:	tbnz	w8, #0, 4056e4 <sqrt@plt+0x3a24>
  4056e0:	b	4056f4 <sqrt@plt+0x3a34>
  4056e4:	ldur	x8, [x29, #-64]
  4056e8:	add	x8, x8, #0x1
  4056ec:	stur	x8, [x29, #-64]
  4056f0:	b	405694 <sqrt@plt+0x39d4>
  4056f4:	ldur	x8, [x29, #-64]
  4056f8:	ldur	x9, [x29, #-56]
  4056fc:	cmp	x8, x9
  405700:	b.cc	405718 <sqrt@plt+0x3a58>  // b.lo, b.ul, b.last
  405704:	ldur	x0, [x29, #-72]
  405708:	mov	w1, #0xa                   	// #10
  40570c:	bl	405198 <sqrt@plt+0x34d8>
  405710:	b	405714 <sqrt@plt+0x3a54>
  405714:	b	40574c <sqrt@plt+0x3a8c>
  405718:	ldur	x8, [x29, #-64]
  40571c:	ldrb	w1, [x8]
  405720:	ldur	x0, [x29, #-72]
  405724:	bl	405198 <sqrt@plt+0x34d8>
  405728:	b	40572c <sqrt@plt+0x3a6c>
  40572c:	ldur	x8, [x29, #-64]
  405730:	add	x9, x8, #0x1
  405734:	stur	x9, [x29, #-64]
  405738:	ldrb	w10, [x8]
  40573c:	cmp	w10, #0xa
  405740:	b.ne	405748 <sqrt@plt+0x3a88>  // b.any
  405744:	b	40574c <sqrt@plt+0x3a8c>
  405748:	b	4056f4 <sqrt@plt+0x3a34>
  40574c:	ldur	x8, [x29, #-64]
  405750:	ldur	x9, [x29, #-56]
  405754:	cmp	x8, x9
  405758:	b.cs	40576c <sqrt@plt+0x3aac>  // b.hs, b.nlast
  40575c:	ldur	x8, [x29, #-64]
  405760:	ldrb	w9, [x8]
  405764:	cmp	w9, #0x25
  405768:	b.ne	405770 <sqrt@plt+0x3ab0>  // b.any
  40576c:	b	405774 <sqrt@plt+0x3ab4>
  405770:	b	4056f4 <sqrt@plt+0x3a34>
  405774:	b	405a58 <sqrt@plt+0x3d98>
  405778:	ldur	x8, [x29, #-64]
  40577c:	add	x8, x8, #0x1
  405780:	ldur	x9, [x29, #-56]
  405784:	cmp	x8, x9
  405788:	b.cs	4059ec <sqrt@plt+0x3d2c>  // b.hs, b.nlast
  40578c:	ldur	x8, [x29, #-64]
  405790:	ldrb	w9, [x8, #1]
  405794:	cbz	w9, 4059ec <sqrt@plt+0x3d2c>
  405798:	ldur	x8, [x29, #-64]
  40579c:	ldrb	w9, [x8, #1]
  4057a0:	cmp	w9, #0x25
  4057a4:	b.eq	4059ec <sqrt@plt+0x3d2c>  // b.none
  4057a8:	ldur	x8, [x29, #-64]
  4057ac:	ldrb	w1, [x8, #1]
  4057b0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  4057b4:	add	x0, x0, #0xa98
  4057b8:	bl	41b790 <_ZdlPvm@@Base+0xeec>
  4057bc:	str	w0, [sp, #104]
  4057c0:	b	4057c4 <sqrt@plt+0x3b04>
  4057c4:	ldr	w8, [sp, #104]
  4057c8:	cmp	w8, #0x0
  4057cc:	cset	w9, ge  // ge = tcont
  4057d0:	tbnz	w9, #0, 4059ec <sqrt@plt+0x3d2c>
  4057d4:	ldur	x8, [x29, #-64]
  4057d8:	ldrb	w9, [x8, #1]
  4057dc:	mov	w8, w9
  4057e0:	mov	x10, #0x10                  	// #16
  4057e4:	mul	x8, x10, x8
  4057e8:	ldur	x10, [x29, #-120]
  4057ec:	add	x8, x10, x8
  4057f0:	stur	x8, [x29, #-80]
  4057f4:	ldur	x0, [x29, #-80]
  4057f8:	bl	4050e8 <sqrt@plt+0x3428>
  4057fc:	str	w0, [sp, #100]
  405800:	b	405804 <sqrt@plt+0x3b44>
  405804:	ldr	w8, [sp, #100]
  405808:	cmp	w8, #0x0
  40580c:	cset	w9, le
  405810:	tbnz	w9, #0, 405850 <sqrt@plt+0x3b90>
  405814:	ldur	x8, [x29, #-64]
  405818:	ldrb	w1, [x8, #1]
  40581c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  405820:	add	x0, x0, #0x613
  405824:	bl	4019c0 <strchr@plt>
  405828:	cbz	x0, 405844 <sqrt@plt+0x3b84>
  40582c:	ldur	x0, [x29, #-80]
  405830:	mov	w8, wzr
  405834:	mov	w1, w8
  405838:	bl	405198 <sqrt@plt+0x34d8>
  40583c:	b	405840 <sqrt@plt+0x3b80>
  405840:	b	405850 <sqrt@plt+0x3b90>
  405844:	ldur	x0, [x29, #-80]
  405848:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  40584c:	b	405850 <sqrt@plt+0x3b90>
  405850:	ldur	x8, [x29, #-64]
  405854:	add	x8, x8, #0x2
  405858:	stur	x8, [x29, #-64]
  40585c:	ldur	x8, [x29, #-64]
  405860:	ldur	x9, [x29, #-56]
  405864:	cmp	x8, x9
  405868:	b.cs	4059e8 <sqrt@plt+0x3d28>  // b.hs, b.nlast
  40586c:	ldur	x8, [x29, #-64]
  405870:	ldrb	w9, [x8]
  405874:	cmp	w9, #0x20
  405878:	b.ne	405888 <sqrt@plt+0x3bc8>  // b.any
  40587c:	ldur	x8, [x29, #-64]
  405880:	add	x8, x8, #0x1
  405884:	stur	x8, [x29, #-64]
  405888:	ldur	x8, [x29, #-64]
  40588c:	stur	x8, [x29, #-88]
  405890:	ldur	x8, [x29, #-64]
  405894:	ldur	x9, [x29, #-56]
  405898:	mov	w10, #0x0                   	// #0
  40589c:	cmp	x8, x9
  4058a0:	str	w10, [sp, #96]
  4058a4:	b.cs	4058bc <sqrt@plt+0x3bfc>  // b.hs, b.nlast
  4058a8:	ldur	x8, [x29, #-64]
  4058ac:	ldrb	w9, [x8]
  4058b0:	cmp	w9, #0xa
  4058b4:	cset	w9, ne  // ne = any
  4058b8:	str	w9, [sp, #96]
  4058bc:	ldr	w8, [sp, #96]
  4058c0:	tbnz	w8, #0, 4058c8 <sqrt@plt+0x3c08>
  4058c4:	b	4058d8 <sqrt@plt+0x3c18>
  4058c8:	ldur	x8, [x29, #-64]
  4058cc:	add	x8, x8, #0x1
  4058d0:	stur	x8, [x29, #-64]
  4058d4:	b	405890 <sqrt@plt+0x3bd0>
  4058d8:	ldur	x8, [x29, #-64]
  4058dc:	stur	x8, [x29, #-96]
  4058e0:	ldur	x8, [x29, #-96]
  4058e4:	ldur	x9, [x29, #-88]
  4058e8:	mov	w10, #0x0                   	// #0
  4058ec:	cmp	x8, x9
  4058f0:	str	w10, [sp, #92]
  4058f4:	b.ls	40593c <sqrt@plt+0x3c7c>  // b.plast
  4058f8:	ldur	x8, [x29, #-96]
  4058fc:	ldurb	w9, [x8, #-1]
  405900:	mov	w10, #0x0                   	// #0
  405904:	cmp	w9, #0xa
  405908:	str	w10, [sp, #92]
  40590c:	b.eq	40593c <sqrt@plt+0x3c7c>  // b.none
  405910:	ldur	x8, [x29, #-96]
  405914:	ldurb	w1, [x8, #-1]
  405918:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40591c:	add	x0, x0, #0x625
  405920:	bl	40536c <sqrt@plt+0x36ac>
  405924:	str	w0, [sp, #88]
  405928:	b	40592c <sqrt@plt+0x3c6c>
  40592c:	ldr	w8, [sp, #88]
  405930:	cmp	w8, #0x0
  405934:	cset	w9, ne  // ne = any
  405938:	str	w9, [sp, #92]
  40593c:	ldr	w8, [sp, #92]
  405940:	tbnz	w8, #0, 405948 <sqrt@plt+0x3c88>
  405944:	b	40595c <sqrt@plt+0x3c9c>
  405948:	ldur	x8, [x29, #-96]
  40594c:	mov	x9, #0xffffffffffffffff    	// #-1
  405950:	add	x8, x8, x9
  405954:	stur	x8, [x29, #-96]
  405958:	b	4058e0 <sqrt@plt+0x3c20>
  40595c:	ldur	x8, [x29, #-88]
  405960:	ldur	x9, [x29, #-96]
  405964:	cmp	x8, x9
  405968:	b.cs	40598c <sqrt@plt+0x3ccc>  // b.hs, b.nlast
  40596c:	ldur	x8, [x29, #-88]
  405970:	add	x9, x8, #0x1
  405974:	stur	x9, [x29, #-88]
  405978:	ldrb	w1, [x8]
  40597c:	ldur	x0, [x29, #-80]
  405980:	bl	405198 <sqrt@plt+0x34d8>
  405984:	b	405988 <sqrt@plt+0x3cc8>
  405988:	b	40595c <sqrt@plt+0x3c9c>
  40598c:	ldur	x8, [x29, #-64]
  405990:	ldur	x9, [x29, #-56]
  405994:	cmp	x8, x9
  405998:	b.cc	4059a0 <sqrt@plt+0x3ce0>  // b.lo, b.ul, b.last
  40599c:	b	4059e8 <sqrt@plt+0x3d28>
  4059a0:	ldur	x8, [x29, #-64]
  4059a4:	add	x8, x8, #0x1
  4059a8:	stur	x8, [x29, #-64]
  4059ac:	ldur	x8, [x29, #-64]
  4059b0:	ldur	x9, [x29, #-56]
  4059b4:	cmp	x8, x9
  4059b8:	b.cc	4059c0 <sqrt@plt+0x3d00>  // b.lo, b.ul, b.last
  4059bc:	b	4059e8 <sqrt@plt+0x3d28>
  4059c0:	ldur	x8, [x29, #-64]
  4059c4:	ldrb	w9, [x8]
  4059c8:	cmp	w9, #0x25
  4059cc:	b.ne	4059d4 <sqrt@plt+0x3d14>  // b.any
  4059d0:	b	4059e8 <sqrt@plt+0x3d28>
  4059d4:	ldur	x0, [x29, #-80]
  4059d8:	mov	w1, #0x20                  	// #32
  4059dc:	bl	405198 <sqrt@plt+0x34d8>
  4059e0:	b	4059e4 <sqrt@plt+0x3d24>
  4059e4:	b	405888 <sqrt@plt+0x3bc8>
  4059e8:	b	405a58 <sqrt@plt+0x3d98>
  4059ec:	ldur	x8, [x29, #-64]
  4059f0:	ldur	x9, [x29, #-56]
  4059f4:	mov	w10, #0x0                   	// #0
  4059f8:	cmp	x8, x9
  4059fc:	str	w10, [sp, #84]
  405a00:	b.cs	405a20 <sqrt@plt+0x3d60>  // b.hs, b.nlast
  405a04:	ldur	x8, [x29, #-64]
  405a08:	add	x9, x8, #0x1
  405a0c:	stur	x9, [x29, #-64]
  405a10:	ldrb	w10, [x8]
  405a14:	cmp	w10, #0xa
  405a18:	cset	w10, ne  // ne = any
  405a1c:	str	w10, [sp, #84]
  405a20:	ldr	w8, [sp, #84]
  405a24:	tbnz	w8, #0, 405a2c <sqrt@plt+0x3d6c>
  405a28:	b	405a30 <sqrt@plt+0x3d70>
  405a2c:	b	4059ec <sqrt@plt+0x3d2c>
  405a30:	ldur	x8, [x29, #-64]
  405a34:	ldur	x9, [x29, #-56]
  405a38:	cmp	x8, x9
  405a3c:	b.cs	405a50 <sqrt@plt+0x3d90>  // b.hs, b.nlast
  405a40:	ldur	x8, [x29, #-64]
  405a44:	ldrb	w9, [x8]
  405a48:	cmp	w9, #0x25
  405a4c:	b.ne	405a54 <sqrt@plt+0x3d94>  // b.any
  405a50:	b	405a58 <sqrt@plt+0x3d98>
  405a54:	b	4059ec <sqrt@plt+0x3d2c>
  405a58:	b	405584 <sqrt@plt+0x38c4>
  405a5c:	stur	wzr, [x29, #-48]
  405a60:	ldur	w8, [x29, #-48]
  405a64:	cmp	w8, #0x100
  405a68:	b.ge	405abc <sqrt@plt+0x3dfc>  // b.tcont
  405a6c:	ldursw	x8, [x29, #-48]
  405a70:	mov	x9, #0x10                  	// #16
  405a74:	mul	x8, x9, x8
  405a78:	ldur	x9, [x29, #-120]
  405a7c:	add	x0, x9, x8
  405a80:	bl	4050e8 <sqrt@plt+0x3428>
  405a84:	str	w0, [sp, #80]
  405a88:	b	405a8c <sqrt@plt+0x3dcc>
  405a8c:	ldr	w8, [sp, #80]
  405a90:	cmp	w8, #0x0
  405a94:	cset	w9, le
  405a98:	tbnz	w9, #0, 405aac <sqrt@plt+0x3dec>
  405a9c:	ldur	x8, [x29, #-128]
  405aa0:	ldr	w9, [x8, #48]
  405aa4:	add	w9, w9, #0x1
  405aa8:	str	w9, [x8, #48]
  405aac:	ldur	w8, [x29, #-48]
  405ab0:	add	w8, w8, #0x1
  405ab4:	stur	w8, [x29, #-48]
  405ab8:	b	405a60 <sqrt@plt+0x3da0>
  405abc:	ldur	x8, [x29, #-128]
  405ac0:	ldrsw	x9, [x8, #48]
  405ac4:	mov	x10, #0x10                  	// #16
  405ac8:	mul	x11, x9, x10
  405acc:	umulh	x10, x9, x10
  405ad0:	cmp	x10, #0x0
  405ad4:	cset	w12, ne  // ne = any
  405ad8:	mov	x10, #0x8                   	// #8
  405adc:	adds	x10, x11, x10
  405ae0:	cset	w13, cs  // cs = hs, nlast
  405ae4:	orr	w12, w12, w13
  405ae8:	mov	x11, #0xffffffffffffffff    	// #-1
  405aec:	tst	w12, #0x1
  405af0:	csel	x0, x11, x10, ne  // ne = any
  405af4:	str	x9, [sp, #72]
  405af8:	bl	401870 <_Znam@plt>
  405afc:	str	x0, [sp, #64]
  405b00:	b	405b04 <sqrt@plt+0x3e44>
  405b04:	ldr	x8, [sp, #72]
  405b08:	ldr	x9, [sp, #64]
  405b0c:	str	x8, [x9]
  405b10:	add	x10, x9, #0x8
  405b14:	str	x10, [sp, #56]
  405b18:	cbz	x8, 405b64 <sqrt@plt+0x3ea4>
  405b1c:	mov	x8, #0x10                  	// #16
  405b20:	ldr	x9, [sp, #72]
  405b24:	mul	x8, x8, x9
  405b28:	ldr	x10, [sp, #56]
  405b2c:	add	x8, x10, x8
  405b30:	str	x8, [sp, #48]
  405b34:	str	x10, [sp, #40]
  405b38:	ldr	x8, [sp, #40]
  405b3c:	mov	x0, x8
  405b40:	str	x8, [sp, #32]
  405b44:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  405b48:	b	405b4c <sqrt@plt+0x3e8c>
  405b4c:	ldr	x8, [sp, #32]
  405b50:	add	x9, x8, #0x10
  405b54:	ldr	x10, [sp, #48]
  405b58:	cmp	x9, x10
  405b5c:	str	x9, [sp, #40]
  405b60:	b.ne	405b38 <sqrt@plt+0x3e78>  // b.any
  405b64:	ldr	x8, [sp, #56]
  405b68:	ldur	x9, [x29, #-128]
  405b6c:	str	x8, [x9, #40]
  405b70:	stur	wzr, [x29, #-100]
  405b74:	stur	wzr, [x29, #-48]
  405b78:	ldur	w8, [x29, #-48]
  405b7c:	cmp	w8, #0x100
  405b80:	b.ge	405cbc <sqrt@plt+0x3ffc>  // b.tcont
  405b84:	ldursw	x8, [x29, #-48]
  405b88:	mov	x9, #0x10                  	// #16
  405b8c:	mul	x8, x9, x8
  405b90:	ldur	x9, [x29, #-120]
  405b94:	add	x0, x9, x8
  405b98:	bl	4050e8 <sqrt@plt+0x3428>
  405b9c:	str	w0, [sp, #28]
  405ba0:	b	405ba4 <sqrt@plt+0x3ee4>
  405ba4:	ldr	w8, [sp, #28]
  405ba8:	cmp	w8, #0x0
  405bac:	cset	w9, le
  405bb0:	tbnz	w9, #0, 405cac <sqrt@plt+0x3fec>
  405bb4:	ldur	x8, [x29, #-128]
  405bb8:	ldr	x9, [x8, #40]
  405bbc:	ldursw	x10, [x29, #-100]
  405bc0:	mov	x11, #0x10                  	// #16
  405bc4:	mul	x10, x11, x10
  405bc8:	add	x0, x9, x10
  405bcc:	ldursw	x9, [x29, #-48]
  405bd0:	mul	x9, x11, x9
  405bd4:	ldur	x10, [x29, #-120]
  405bd8:	add	x1, x10, x9
  405bdc:	bl	41aedc <_ZdlPvm@@Base+0x638>
  405be0:	b	405be4 <sqrt@plt+0x3f24>
  405be4:	ldur	w8, [x29, #-48]
  405be8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  405bec:	add	x0, x0, #0xa28
  405bf0:	mov	w1, w8
  405bf4:	bl	41b790 <_ZdlPvm@@Base+0xeec>
  405bf8:	str	w0, [sp, #24]
  405bfc:	b	405c00 <sqrt@plt+0x3f40>
  405c00:	ldr	w8, [sp, #24]
  405c04:	cmp	w8, #0x0
  405c08:	cset	w9, lt  // lt = tstop
  405c0c:	tbnz	w9, #0, 405c88 <sqrt@plt+0x3fc8>
  405c10:	ldur	x8, [x29, #-128]
  405c14:	ldr	x9, [x8, #40]
  405c18:	ldursw	x10, [x29, #-100]
  405c1c:	mov	x11, #0x10                  	// #16
  405c20:	mul	x10, x11, x10
  405c24:	add	x0, x9, x10
  405c28:	bl	405cfc <sqrt@plt+0x403c>
  405c2c:	b	405c30 <sqrt@plt+0x3f70>
  405c30:	b	405c88 <sqrt@plt+0x3fc8>
  405c34:	stur	x0, [x29, #-40]
  405c38:	stur	w1, [x29, #-44]
  405c3c:	ldr	x8, [sp, #56]
  405c40:	ldr	x9, [sp, #32]
  405c44:	cmp	x8, x9
  405c48:	str	x9, [sp, #16]
  405c4c:	b.eq	405c7c <sqrt@plt+0x3fbc>  // b.none
  405c50:	ldr	x8, [sp, #16]
  405c54:	mov	x9, #0xfffffffffffffff0    	// #-16
  405c58:	add	x8, x8, x9
  405c5c:	mov	x0, x8
  405c60:	str	x8, [sp, #8]
  405c64:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405c68:	ldr	x8, [sp, #8]
  405c6c:	ldr	x9, [sp, #56]
  405c70:	cmp	x8, x9
  405c74:	str	x8, [sp, #16]
  405c78:	b.ne	405c50 <sqrt@plt+0x3f90>  // b.any
  405c7c:	ldr	x0, [sp, #64]
  405c80:	bl	401b40 <_ZdaPv@plt>
  405c84:	b	405ccc <sqrt@plt+0x400c>
  405c88:	ldur	w8, [x29, #-100]
  405c8c:	ldur	x9, [x29, #-128]
  405c90:	add	x10, x9, #0x34
  405c94:	ldursw	x11, [x29, #-48]
  405c98:	add	x10, x10, x11
  405c9c:	strb	w8, [x10]
  405ca0:	ldur	w8, [x29, #-100]
  405ca4:	add	w8, w8, #0x1
  405ca8:	stur	w8, [x29, #-100]
  405cac:	ldur	w8, [x29, #-48]
  405cb0:	add	w8, w8, #0x1
  405cb4:	stur	w8, [x29, #-48]
  405cb8:	b	405b78 <sqrt@plt+0x3eb8>
  405cbc:	ldr	x28, [sp, #304]
  405cc0:	ldp	x29, x30, [sp, #288]
  405cc4:	add	sp, sp, #0x140
  405cc8:	ret
  405ccc:	ldr	x0, [sp, #120]
  405cd0:	bl	409d2c <sqrt@plt+0x806c>
  405cd4:	ldr	x0, [sp, #128]
  405cd8:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405cdc:	ldr	x0, [sp, #136]
  405ce0:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405ce4:	ldr	x0, [sp, #144]
  405ce8:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405cec:	ldur	x0, [x29, #-136]
  405cf0:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405cf4:	ldur	x0, [x29, #-40]
  405cf8:	bl	401c40 <_Unwind_Resume@plt>
  405cfc:	sub	sp, sp, #0x70
  405d00:	stp	x29, x30, [sp, #96]
  405d04:	add	x29, sp, #0x60
  405d08:	sub	x8, x29, #0x18
  405d0c:	stur	x0, [x29, #-8]
  405d10:	mov	x0, x8
  405d14:	str	x8, [sp, #24]
  405d18:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  405d1c:	ldur	x1, [x29, #-8]
  405d20:	ldr	x0, [sp, #24]
  405d24:	bl	41aedc <_ZdlPvm@@Base+0x638>
  405d28:	b	405d2c <sqrt@plt+0x406c>
  405d2c:	sub	x0, x29, #0x18
  405d30:	bl	4050d0 <sqrt@plt+0x3410>
  405d34:	str	x0, [sp, #16]
  405d38:	b	405d3c <sqrt@plt+0x407c>
  405d3c:	ldr	x8, [sp, #16]
  405d40:	str	x8, [sp, #48]
  405d44:	ldr	x9, [sp, #48]
  405d48:	sub	x0, x29, #0x18
  405d4c:	str	x9, [sp, #8]
  405d50:	bl	4050e8 <sqrt@plt+0x3428>
  405d54:	str	w0, [sp, #4]
  405d58:	b	405d5c <sqrt@plt+0x409c>
  405d5c:	ldr	w8, [sp, #4]
  405d60:	mov	w0, w8
  405d64:	sxtw	x9, w0
  405d68:	ldr	x10, [sp, #8]
  405d6c:	add	x9, x10, x9
  405d70:	str	x9, [sp, #40]
  405d74:	ldr	x8, [sp, #48]
  405d78:	ldr	x9, [sp, #40]
  405d7c:	cmp	x8, x9
  405d80:	b.cs	405e18 <sqrt@plt+0x4158>  // b.hs, b.nlast
  405d84:	ldr	x0, [sp, #48]
  405d88:	ldr	x8, [sp, #40]
  405d8c:	ldr	x9, [sp, #48]
  405d90:	subs	x2, x8, x9
  405d94:	mov	w10, wzr
  405d98:	mov	w1, w10
  405d9c:	bl	401a60 <memchr@plt>
  405da0:	str	x0, [sp, #32]
  405da4:	ldr	x8, [sp, #32]
  405da8:	cbnz	x8, 405dcc <sqrt@plt+0x410c>
  405dac:	ldr	x8, [sp, #40]
  405db0:	str	x8, [sp, #32]
  405db4:	b	405dcc <sqrt@plt+0x410c>
  405db8:	stur	x0, [x29, #-32]
  405dbc:	stur	w1, [x29, #-36]
  405dc0:	sub	x0, x29, #0x18
  405dc4:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405dc8:	b	405e2c <sqrt@plt+0x416c>
  405dcc:	ldr	x0, [sp, #48]
  405dd0:	ldr	x1, [sp, #32]
  405dd4:	ldur	x2, [x29, #-8]
  405dd8:	bl	408228 <sqrt@plt+0x6568>
  405ddc:	b	405de0 <sqrt@plt+0x4120>
  405de0:	ldr	x8, [sp, #32]
  405de4:	ldr	x9, [sp, #40]
  405de8:	cmp	x8, x9
  405dec:	b.cc	405df4 <sqrt@plt+0x4134>  // b.lo, b.ul, b.last
  405df0:	b	405e18 <sqrt@plt+0x4158>
  405df4:	ldr	x8, [sp, #32]
  405df8:	add	x8, x8, #0x1
  405dfc:	str	x8, [sp, #48]
  405e00:	ldur	x0, [x29, #-8]
  405e04:	mov	w9, wzr
  405e08:	mov	w1, w9
  405e0c:	bl	405198 <sqrt@plt+0x34d8>
  405e10:	b	405e14 <sqrt@plt+0x4154>
  405e14:	b	405d74 <sqrt@plt+0x40b4>
  405e18:	sub	x0, x29, #0x18
  405e1c:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405e20:	ldp	x29, x30, [sp, #96]
  405e24:	add	sp, sp, #0x70
  405e28:	ret
  405e2c:	ldur	x0, [x29, #-32]
  405e30:	bl	401c40 <_Unwind_Resume@plt>
  405e34:	sub	sp, sp, #0x40
  405e38:	stp	x29, x30, [sp, #48]
  405e3c:	add	x29, sp, #0x30
  405e40:	stur	x0, [x29, #-8]
  405e44:	ldur	x8, [x29, #-8]
  405e48:	ldr	w9, [x8, #48]
  405e4c:	cmp	w9, #0x0
  405e50:	cset	w9, le
  405e54:	stur	x8, [x29, #-16]
  405e58:	tbnz	w9, #0, 405ecc <sqrt@plt+0x420c>
  405e5c:	ldur	x8, [x29, #-16]
  405e60:	ldr	x9, [x8, #40]
  405e64:	str	x9, [sp, #24]
  405e68:	cbz	x9, 405ecc <sqrt@plt+0x420c>
  405e6c:	mov	x8, #0xfffffffffffffff8    	// #-8
  405e70:	ldr	x9, [sp, #24]
  405e74:	add	x0, x9, x8
  405e78:	ldur	x8, [x9, #-8]
  405e7c:	mov	x10, #0x10                  	// #16
  405e80:	mul	x8, x10, x8
  405e84:	add	x8, x9, x8
  405e88:	cmp	x9, x8
  405e8c:	str	x0, [sp, #16]
  405e90:	str	x8, [sp, #8]
  405e94:	b.eq	405ec4 <sqrt@plt+0x4204>  // b.none
  405e98:	ldr	x8, [sp, #8]
  405e9c:	mov	x9, #0xfffffffffffffff0    	// #-16
  405ea0:	add	x8, x8, x9
  405ea4:	mov	x0, x8
  405ea8:	str	x8, [sp]
  405eac:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405eb0:	ldr	x8, [sp]
  405eb4:	ldr	x9, [sp, #24]
  405eb8:	cmp	x8, x9
  405ebc:	str	x8, [sp, #8]
  405ec0:	b.ne	405e98 <sqrt@plt+0x41d8>  // b.any
  405ec4:	ldr	x0, [sp, #16]
  405ec8:	bl	401b40 <_ZdaPv@plt>
  405ecc:	ldur	x8, [x29, #-16]
  405ed0:	add	x0, x8, #0x190
  405ed4:	bl	409d2c <sqrt@plt+0x806c>
  405ed8:	ldur	x8, [x29, #-16]
  405edc:	add	x0, x8, #0x170
  405ee0:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405ee4:	ldur	x8, [x29, #-16]
  405ee8:	add	x0, x8, #0x150
  405eec:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405ef0:	ldur	x8, [x29, #-16]
  405ef4:	add	x0, x8, #0x138
  405ef8:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405efc:	ldur	x8, [x29, #-16]
  405f00:	add	x0, x8, #0x10
  405f04:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  405f08:	ldp	x29, x30, [sp, #48]
  405f0c:	add	sp, sp, #0x40
  405f10:	ret
  405f14:	sub	sp, sp, #0xb0
  405f18:	stp	x29, x30, [sp, #160]
  405f1c:	add	x29, sp, #0xa0
  405f20:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  405f24:	add	x8, x8, #0xa00
  405f28:	stur	x0, [x29, #-8]
  405f2c:	stur	x1, [x29, #-16]
  405f30:	ldur	x9, [x29, #-8]
  405f34:	stur	wzr, [x29, #-20]
  405f38:	stur	x8, [x29, #-48]
  405f3c:	stur	x9, [x29, #-56]
  405f40:	ldur	w8, [x29, #-20]
  405f44:	cmp	w8, #0x100
  405f48:	b.ge	405fac <sqrt@plt+0x42ec>  // b.tcont
  405f4c:	ldur	x8, [x29, #-56]
  405f50:	add	x9, x8, #0x34
  405f54:	ldursw	x10, [x29, #-20]
  405f58:	ldrb	w11, [x9, x10]
  405f5c:	cmp	w11, #0xff
  405f60:	b.eq	405f9c <sqrt@plt+0x42dc>  // b.none
  405f64:	ldursw	x8, [x29, #-20]
  405f68:	mov	x9, #0x10                  	// #16
  405f6c:	mul	x8, x9, x8
  405f70:	ldur	x10, [x29, #-48]
  405f74:	add	x0, x10, x8
  405f78:	ldur	x8, [x29, #-56]
  405f7c:	ldr	x11, [x8, #40]
  405f80:	add	x12, x8, #0x34
  405f84:	ldursw	x13, [x29, #-20]
  405f88:	ldrb	w14, [x12, x13]
  405f8c:	mov	w12, w14
  405f90:	mul	x9, x9, x12
  405f94:	add	x1, x11, x9
  405f98:	bl	41aedc <_ZdlPvm@@Base+0x638>
  405f9c:	ldur	w8, [x29, #-20]
  405fa0:	add	w8, w8, #0x1
  405fa4:	stur	w8, [x29, #-20]
  405fa8:	b	405f40 <sqrt@plt+0x4280>
  405fac:	stur	wzr, [x29, #-20]
  405fb0:	ldur	w8, [x29, #-20]
  405fb4:	cmp	w8, #0x100
  405fb8:	b.ge	406020 <sqrt@plt+0x4360>  // b.tcont
  405fbc:	ldur	x8, [x29, #-16]
  405fc0:	add	x8, x8, #0x34
  405fc4:	ldursw	x9, [x29, #-20]
  405fc8:	ldrb	w10, [x8, x9]
  405fcc:	cmp	w10, #0xff
  405fd0:	b.eq	406010 <sqrt@plt+0x4350>  // b.none
  405fd4:	ldursw	x8, [x29, #-20]
  405fd8:	mov	x9, #0x10                  	// #16
  405fdc:	mul	x8, x9, x8
  405fe0:	ldur	x10, [x29, #-48]
  405fe4:	add	x0, x10, x8
  405fe8:	ldur	x8, [x29, #-16]
  405fec:	ldr	x8, [x8, #40]
  405ff0:	ldur	x11, [x29, #-16]
  405ff4:	add	x11, x11, #0x34
  405ff8:	ldursw	x12, [x29, #-20]
  405ffc:	ldrb	w13, [x11, x12]
  406000:	mov	w11, w13
  406004:	mul	x9, x9, x11
  406008:	add	x1, x8, x9
  40600c:	bl	41aedc <_ZdlPvm@@Base+0x638>
  406010:	ldur	w8, [x29, #-20]
  406014:	add	w8, w8, #0x1
  406018:	stur	w8, [x29, #-20]
  40601c:	b	405fb0 <sqrt@plt+0x42f0>
  406020:	stur	wzr, [x29, #-20]
  406024:	ldur	w8, [x29, #-20]
  406028:	cmp	w8, #0x100
  40602c:	b.ge	406058 <sqrt@plt+0x4398>  // b.tcont
  406030:	ldur	x8, [x29, #-56]
  406034:	add	x9, x8, #0x34
  406038:	ldursw	x10, [x29, #-20]
  40603c:	add	x9, x9, x10
  406040:	mov	w11, #0xff                  	// #255
  406044:	strb	w11, [x9]
  406048:	ldur	w8, [x29, #-20]
  40604c:	add	w8, w8, #0x1
  406050:	stur	w8, [x29, #-20]
  406054:	b	406024 <sqrt@plt+0x4364>
  406058:	ldur	x8, [x29, #-56]
  40605c:	ldr	w9, [x8, #48]
  406060:	stur	w9, [x29, #-24]
  406064:	str	wzr, [x8, #48]
  406068:	stur	wzr, [x29, #-20]
  40606c:	ldur	w8, [x29, #-20]
  406070:	cmp	w8, #0x100
  406074:	b.ge	4060bc <sqrt@plt+0x43fc>  // b.tcont
  406078:	ldursw	x8, [x29, #-20]
  40607c:	mov	x9, #0x10                  	// #16
  406080:	mul	x8, x9, x8
  406084:	ldur	x9, [x29, #-48]
  406088:	add	x0, x9, x8
  40608c:	bl	4050e8 <sqrt@plt+0x3428>
  406090:	cmp	w0, #0x0
  406094:	cset	w10, le
  406098:	tbnz	w10, #0, 4060ac <sqrt@plt+0x43ec>
  40609c:	ldur	x8, [x29, #-56]
  4060a0:	ldr	w9, [x8, #48]
  4060a4:	add	w9, w9, #0x1
  4060a8:	str	w9, [x8, #48]
  4060ac:	ldur	w8, [x29, #-20]
  4060b0:	add	w8, w8, #0x1
  4060b4:	stur	w8, [x29, #-20]
  4060b8:	b	40606c <sqrt@plt+0x43ac>
  4060bc:	ldur	x8, [x29, #-56]
  4060c0:	ldr	w9, [x8, #48]
  4060c4:	ldur	w10, [x29, #-24]
  4060c8:	cmp	w9, w10
  4060cc:	b.eq	406254 <sqrt@plt+0x4594>  // b.none
  4060d0:	ldur	w8, [x29, #-24]
  4060d4:	cmp	w8, #0x0
  4060d8:	cset	w8, le
  4060dc:	tbnz	w8, #0, 406150 <sqrt@plt+0x4490>
  4060e0:	ldur	x8, [x29, #-56]
  4060e4:	ldr	x9, [x8, #40]
  4060e8:	stur	x9, [x29, #-64]
  4060ec:	cbz	x9, 406150 <sqrt@plt+0x4490>
  4060f0:	mov	x8, #0xfffffffffffffff8    	// #-8
  4060f4:	ldur	x9, [x29, #-64]
  4060f8:	add	x0, x9, x8
  4060fc:	ldur	x8, [x9, #-8]
  406100:	mov	x10, #0x10                  	// #16
  406104:	mul	x8, x10, x8
  406108:	add	x8, x9, x8
  40610c:	cmp	x9, x8
  406110:	stur	x0, [x29, #-72]
  406114:	str	x8, [sp, #80]
  406118:	b.eq	406148 <sqrt@plt+0x4488>  // b.none
  40611c:	ldr	x8, [sp, #80]
  406120:	mov	x9, #0xfffffffffffffff0    	// #-16
  406124:	add	x8, x8, x9
  406128:	mov	x0, x8
  40612c:	str	x8, [sp, #72]
  406130:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  406134:	ldr	x8, [sp, #72]
  406138:	ldur	x9, [x29, #-64]
  40613c:	cmp	x8, x9
  406140:	str	x8, [sp, #80]
  406144:	b.ne	40611c <sqrt@plt+0x445c>  // b.any
  406148:	ldur	x0, [x29, #-72]
  40614c:	bl	401b40 <_ZdaPv@plt>
  406150:	ldur	x8, [x29, #-56]
  406154:	ldrsw	x9, [x8, #48]
  406158:	mov	x10, #0x10                  	// #16
  40615c:	mul	x11, x9, x10
  406160:	umulh	x10, x9, x10
  406164:	cmp	x10, #0x0
  406168:	cset	w12, ne  // ne = any
  40616c:	mov	x10, #0x8                   	// #8
  406170:	adds	x10, x11, x10
  406174:	cset	w13, cs  // cs = hs, nlast
  406178:	orr	w12, w12, w13
  40617c:	mov	x11, #0xffffffffffffffff    	// #-1
  406180:	tst	w12, #0x1
  406184:	csel	x0, x11, x10, ne  // ne = any
  406188:	str	x9, [sp, #64]
  40618c:	bl	401870 <_Znam@plt>
  406190:	ldr	x8, [sp, #64]
  406194:	str	x8, [x0]
  406198:	add	x9, x0, #0x8
  40619c:	str	x0, [sp, #56]
  4061a0:	str	x9, [sp, #48]
  4061a4:	cbz	x8, 4061f0 <sqrt@plt+0x4530>
  4061a8:	mov	x8, #0x10                  	// #16
  4061ac:	ldr	x9, [sp, #64]
  4061b0:	mul	x8, x8, x9
  4061b4:	ldr	x10, [sp, #48]
  4061b8:	add	x8, x10, x8
  4061bc:	str	x8, [sp, #40]
  4061c0:	str	x10, [sp, #32]
  4061c4:	ldr	x8, [sp, #32]
  4061c8:	mov	x0, x8
  4061cc:	str	x8, [sp, #24]
  4061d0:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  4061d4:	b	4061d8 <sqrt@plt+0x4518>
  4061d8:	ldr	x8, [sp, #24]
  4061dc:	add	x9, x8, #0x10
  4061e0:	ldr	x10, [sp, #40]
  4061e4:	cmp	x9, x10
  4061e8:	str	x9, [sp, #32]
  4061ec:	b.ne	4061c4 <sqrt@plt+0x4504>  // b.any
  4061f0:	ldr	x8, [sp, #48]
  4061f4:	ldur	x9, [x29, #-56]
  4061f8:	str	x8, [x9, #40]
  4061fc:	b	406254 <sqrt@plt+0x4594>
  406200:	stur	x0, [x29, #-32]
  406204:	stur	w1, [x29, #-36]
  406208:	ldr	x8, [sp, #48]
  40620c:	ldr	x9, [sp, #24]
  406210:	cmp	x8, x9
  406214:	str	x9, [sp, #16]
  406218:	b.eq	406248 <sqrt@plt+0x4588>  // b.none
  40621c:	ldr	x8, [sp, #16]
  406220:	mov	x9, #0xfffffffffffffff0    	// #-16
  406224:	add	x8, x8, x9
  406228:	mov	x0, x8
  40622c:	str	x8, [sp, #8]
  406230:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  406234:	ldr	x8, [sp, #8]
  406238:	ldr	x9, [sp, #48]
  40623c:	cmp	x8, x9
  406240:	str	x8, [sp, #16]
  406244:	b.ne	40621c <sqrt@plt+0x455c>  // b.any
  406248:	ldr	x0, [sp, #56]
  40624c:	bl	401b40 <_ZdaPv@plt>
  406250:	b	406304 <sqrt@plt+0x4644>
  406254:	stur	wzr, [x29, #-40]
  406258:	stur	wzr, [x29, #-20]
  40625c:	ldur	w8, [x29, #-20]
  406260:	cmp	w8, #0x100
  406264:	b.ge	4062ec <sqrt@plt+0x462c>  // b.tcont
  406268:	ldursw	x8, [x29, #-20]
  40626c:	mov	x9, #0x10                  	// #16
  406270:	mul	x8, x9, x8
  406274:	ldur	x9, [x29, #-48]
  406278:	add	x0, x9, x8
  40627c:	bl	4050e8 <sqrt@plt+0x3428>
  406280:	cmp	w0, #0x0
  406284:	cset	w10, le
  406288:	tbnz	w10, #0, 4062dc <sqrt@plt+0x461c>
  40628c:	ldur	x8, [x29, #-56]
  406290:	ldr	x9, [x8, #40]
  406294:	ldursw	x10, [x29, #-40]
  406298:	mov	x11, #0x10                  	// #16
  40629c:	mul	x10, x11, x10
  4062a0:	add	x0, x9, x10
  4062a4:	ldursw	x9, [x29, #-20]
  4062a8:	mul	x9, x11, x9
  4062ac:	ldur	x10, [x29, #-48]
  4062b0:	add	x1, x10, x9
  4062b4:	bl	41aedc <_ZdlPvm@@Base+0x638>
  4062b8:	ldur	w12, [x29, #-40]
  4062bc:	ldur	x8, [x29, #-56]
  4062c0:	add	x9, x8, #0x34
  4062c4:	ldursw	x10, [x29, #-20]
  4062c8:	add	x9, x9, x10
  4062cc:	strb	w12, [x9]
  4062d0:	ldur	w12, [x29, #-40]
  4062d4:	add	w12, w12, #0x1
  4062d8:	stur	w12, [x29, #-40]
  4062dc:	ldur	w8, [x29, #-20]
  4062e0:	add	w8, w8, #0x1
  4062e4:	stur	w8, [x29, #-20]
  4062e8:	b	40625c <sqrt@plt+0x459c>
  4062ec:	mov	w8, #0x1                   	// #1
  4062f0:	ldur	x9, [x29, #-56]
  4062f4:	str	w8, [x9, #12]
  4062f8:	ldp	x29, x30, [sp, #160]
  4062fc:	add	sp, sp, #0xb0
  406300:	ret
  406304:	ldur	x0, [x29, #-32]
  406308:	bl	401c40 <_Unwind_Resume@plt>
  40630c:	sub	sp, sp, #0xc0
  406310:	stp	x29, x30, [sp, #176]
  406314:	add	x29, sp, #0xb0
  406318:	mov	w8, #0xc1                  	// #193
  40631c:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x175c>
  406320:	add	x9, x9, #0x653
  406324:	stur	x0, [x29, #-8]
  406328:	sturb	w1, [x29, #-9]
  40632c:	stur	x2, [x29, #-24]
  406330:	ldur	x10, [x29, #-8]
  406334:	ldur	x0, [x29, #-24]
  406338:	stur	w8, [x29, #-56]
  40633c:	stur	x9, [x29, #-64]
  406340:	stur	x10, [x29, #-72]
  406344:	bl	4050e8 <sqrt@plt+0x3428>
  406348:	cmp	w0, #0x0
  40634c:	cset	w8, gt
  406350:	and	w0, w8, #0x1
  406354:	ldur	w1, [x29, #-56]
  406358:	ldur	x2, [x29, #-64]
  40635c:	bl	4052f0 <sqrt@plt+0x3630>
  406360:	ldur	x9, [x29, #-72]
  406364:	add	x10, x9, #0x34
  406368:	ldurb	w8, [x29, #-9]
  40636c:	mov	w11, w8
  406370:	ldrb	w8, [x10, x11]
  406374:	cmp	w8, #0xff
  406378:	b.eq	4063b0 <sqrt@plt+0x46f0>  // b.none
  40637c:	ldur	x8, [x29, #-72]
  406380:	ldr	x9, [x8, #40]
  406384:	add	x10, x8, #0x34
  406388:	ldurb	w11, [x29, #-9]
  40638c:	mov	w12, w11
  406390:	ldrb	w11, [x10, x12]
  406394:	mov	w10, w11
  406398:	mov	x12, #0x10                  	// #16
  40639c:	mul	x10, x12, x10
  4063a0:	add	x0, x9, x10
  4063a4:	ldur	x1, [x29, #-24]
  4063a8:	bl	41aedc <_ZdlPvm@@Base+0x638>
  4063ac:	b	406720 <sqrt@plt+0x4a60>
  4063b0:	ldur	x8, [x29, #-72]
  4063b4:	add	x9, x8, #0x34
  4063b8:	ldurb	w10, [x29, #-9]
  4063bc:	mov	w11, w10
  4063c0:	ldrb	w10, [x9, x11]
  4063c4:	cmp	w10, #0xff
  4063c8:	cset	w10, eq  // eq = none
  4063cc:	and	w0, w10, #0x1
  4063d0:	mov	w1, #0xc6                  	// #198
  4063d4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  4063d8:	add	x2, x2, #0x653
  4063dc:	bl	4052f0 <sqrt@plt+0x3630>
  4063e0:	ldur	x8, [x29, #-72]
  4063e4:	ldr	x9, [x8, #40]
  4063e8:	stur	x9, [x29, #-32]
  4063ec:	ldr	w10, [x8, #48]
  4063f0:	add	w10, w10, #0x1
  4063f4:	mov	w2, w10
  4063f8:	sxtw	x9, w2
  4063fc:	mov	x11, #0x10                  	// #16
  406400:	mov	w12, #0x10                  	// #16
  406404:	smull	x13, w10, w12
  406408:	umulh	x11, x9, x11
  40640c:	cmp	x11, #0x0
  406410:	cset	w10, ne  // ne = any
  406414:	mov	x11, #0x8                   	// #8
  406418:	adds	x11, x13, x11
  40641c:	cset	w12, cs  // cs = hs, nlast
  406420:	orr	w10, w10, w12
  406424:	mov	x13, #0xffffffffffffffff    	// #-1
  406428:	tst	w10, #0x1
  40642c:	csel	x0, x13, x11, ne  // ne = any
  406430:	stur	x9, [x29, #-80]
  406434:	bl	401870 <_Znam@plt>
  406438:	ldur	x8, [x29, #-80]
  40643c:	str	x8, [x0]
  406440:	add	x9, x0, #0x8
  406444:	str	x0, [sp, #88]
  406448:	str	x9, [sp, #80]
  40644c:	cbz	x8, 406498 <sqrt@plt+0x47d8>
  406450:	mov	x8, #0x10                  	// #16
  406454:	ldur	x9, [x29, #-80]
  406458:	mul	x8, x8, x9
  40645c:	ldr	x10, [sp, #80]
  406460:	add	x8, x10, x8
  406464:	str	x8, [sp, #72]
  406468:	str	x10, [sp, #64]
  40646c:	ldr	x8, [sp, #64]
  406470:	mov	x0, x8
  406474:	str	x8, [sp, #56]
  406478:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40647c:	b	406480 <sqrt@plt+0x47c0>
  406480:	ldr	x8, [sp, #56]
  406484:	add	x9, x8, #0x10
  406488:	ldr	x10, [sp, #72]
  40648c:	cmp	x9, x10
  406490:	str	x9, [sp, #64]
  406494:	b.ne	40646c <sqrt@plt+0x47ac>  // b.any
  406498:	ldr	x8, [sp, #80]
  40649c:	ldur	x9, [x29, #-72]
  4064a0:	str	x8, [x9, #40]
  4064a4:	stur	wzr, [x29, #-48]
  4064a8:	stur	wzr, [x29, #-52]
  4064ac:	ldur	w8, [x29, #-52]
  4064b0:	ldurb	w9, [x29, #-9]
  4064b4:	cmp	w8, w9
  4064b8:	b.ge	406548 <sqrt@plt+0x4888>  // b.tcont
  4064bc:	ldur	x8, [x29, #-72]
  4064c0:	add	x9, x8, #0x34
  4064c4:	ldursw	x10, [x29, #-52]
  4064c8:	ldrb	w11, [x9, x10]
  4064cc:	cmp	w11, #0xff
  4064d0:	b.eq	406538 <sqrt@plt+0x4878>  // b.none
  4064d4:	ldur	w8, [x29, #-48]
  4064d8:	add	w8, w8, #0x1
  4064dc:	stur	w8, [x29, #-48]
  4064e0:	b	406538 <sqrt@plt+0x4878>
  4064e4:	stur	x0, [x29, #-40]
  4064e8:	stur	w1, [x29, #-44]
  4064ec:	ldr	x8, [sp, #80]
  4064f0:	ldr	x9, [sp, #56]
  4064f4:	cmp	x8, x9
  4064f8:	str	x9, [sp, #48]
  4064fc:	b.eq	40652c <sqrt@plt+0x486c>  // b.none
  406500:	ldr	x8, [sp, #48]
  406504:	mov	x9, #0xfffffffffffffff0    	// #-16
  406508:	add	x8, x8, x9
  40650c:	mov	x0, x8
  406510:	str	x8, [sp, #40]
  406514:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  406518:	ldr	x8, [sp, #40]
  40651c:	ldr	x9, [sp, #80]
  406520:	cmp	x8, x9
  406524:	str	x8, [sp, #48]
  406528:	b.ne	406500 <sqrt@plt+0x4840>  // b.any
  40652c:	ldr	x0, [sp, #88]
  406530:	bl	401b40 <_ZdaPv@plt>
  406534:	b	40672c <sqrt@plt+0x4a6c>
  406538:	ldur	w8, [x29, #-52]
  40653c:	add	w8, w8, #0x1
  406540:	stur	w8, [x29, #-52]
  406544:	b	4064ac <sqrt@plt+0x47ec>
  406548:	stur	wzr, [x29, #-52]
  40654c:	ldur	w8, [x29, #-52]
  406550:	ldur	w9, [x29, #-48]
  406554:	cmp	w8, w9
  406558:	b.ge	406598 <sqrt@plt+0x48d8>  // b.tcont
  40655c:	ldur	x8, [x29, #-72]
  406560:	ldr	x9, [x8, #40]
  406564:	ldursw	x10, [x29, #-52]
  406568:	mov	x11, #0x10                  	// #16
  40656c:	mul	x10, x11, x10
  406570:	add	x0, x9, x10
  406574:	ldur	x9, [x29, #-32]
  406578:	ldursw	x10, [x29, #-52]
  40657c:	mul	x10, x11, x10
  406580:	add	x1, x9, x10
  406584:	bl	41aedc <_ZdlPvm@@Base+0x638>
  406588:	ldur	w8, [x29, #-52]
  40658c:	add	w8, w8, #0x1
  406590:	stur	w8, [x29, #-52]
  406594:	b	40654c <sqrt@plt+0x488c>
  406598:	ldur	x8, [x29, #-72]
  40659c:	ldr	x9, [x8, #40]
  4065a0:	ldursw	x10, [x29, #-48]
  4065a4:	mov	x11, #0x10                  	// #16
  4065a8:	mul	x10, x11, x10
  4065ac:	add	x0, x9, x10
  4065b0:	ldur	x1, [x29, #-24]
  4065b4:	bl	41aedc <_ZdlPvm@@Base+0x638>
  4065b8:	ldur	w12, [x29, #-48]
  4065bc:	stur	w12, [x29, #-52]
  4065c0:	ldur	w8, [x29, #-52]
  4065c4:	ldur	x9, [x29, #-72]
  4065c8:	ldr	w10, [x9, #48]
  4065cc:	cmp	w8, w10
  4065d0:	b.ge	40661c <sqrt@plt+0x495c>  // b.tcont
  4065d4:	ldur	x8, [x29, #-72]
  4065d8:	ldr	x9, [x8, #40]
  4065dc:	ldur	w10, [x29, #-52]
  4065e0:	add	w10, w10, #0x1
  4065e4:	mov	w0, w10
  4065e8:	sxtw	x11, w0
  4065ec:	mov	x12, #0x10                  	// #16
  4065f0:	mul	x11, x12, x11
  4065f4:	add	x0, x9, x11
  4065f8:	ldur	x9, [x29, #-32]
  4065fc:	ldursw	x11, [x29, #-52]
  406600:	mul	x11, x12, x11
  406604:	add	x1, x9, x11
  406608:	bl	41aedc <_ZdlPvm@@Base+0x638>
  40660c:	ldur	w8, [x29, #-52]
  406610:	add	w8, w8, #0x1
  406614:	stur	w8, [x29, #-52]
  406618:	b	4065c0 <sqrt@plt+0x4900>
  40661c:	ldur	x8, [x29, #-72]
  406620:	ldr	w9, [x8, #48]
  406624:	cmp	w9, #0x0
  406628:	cset	w9, le
  40662c:	tbnz	w9, #0, 40669c <sqrt@plt+0x49dc>
  406630:	ldur	x8, [x29, #-32]
  406634:	str	x8, [sp, #32]
  406638:	cbz	x8, 40669c <sqrt@plt+0x49dc>
  40663c:	mov	x8, #0xfffffffffffffff8    	// #-8
  406640:	ldr	x9, [sp, #32]
  406644:	add	x0, x9, x8
  406648:	ldur	x8, [x9, #-8]
  40664c:	mov	x10, #0x10                  	// #16
  406650:	mul	x8, x10, x8
  406654:	add	x8, x9, x8
  406658:	cmp	x9, x8
  40665c:	str	x0, [sp, #24]
  406660:	str	x8, [sp, #16]
  406664:	b.eq	406694 <sqrt@plt+0x49d4>  // b.none
  406668:	ldr	x8, [sp, #16]
  40666c:	mov	x9, #0xfffffffffffffff0    	// #-16
  406670:	add	x8, x8, x9
  406674:	mov	x0, x8
  406678:	str	x8, [sp, #8]
  40667c:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  406680:	ldr	x8, [sp, #8]
  406684:	ldr	x9, [sp, #32]
  406688:	cmp	x8, x9
  40668c:	str	x8, [sp, #16]
  406690:	b.ne	406668 <sqrt@plt+0x49a8>  // b.any
  406694:	ldr	x0, [sp, #24]
  406698:	bl	401b40 <_ZdaPv@plt>
  40669c:	ldur	x8, [x29, #-72]
  4066a0:	ldr	w9, [x8, #48]
  4066a4:	add	w9, w9, #0x1
  4066a8:	str	w9, [x8, #48]
  4066ac:	ldur	w9, [x29, #-48]
  4066b0:	add	x10, x8, #0x34
  4066b4:	ldurb	w11, [x29, #-9]
  4066b8:	mov	w12, w11
  4066bc:	add	x10, x10, x12
  4066c0:	strb	w9, [x10]
  4066c4:	ldurb	w9, [x29, #-9]
  4066c8:	add	w9, w9, #0x1
  4066cc:	stur	w9, [x29, #-52]
  4066d0:	ldur	w8, [x29, #-52]
  4066d4:	cmp	w8, #0x100
  4066d8:	b.ge	406720 <sqrt@plt+0x4a60>  // b.tcont
  4066dc:	ldur	x8, [x29, #-72]
  4066e0:	add	x9, x8, #0x34
  4066e4:	ldursw	x10, [x29, #-52]
  4066e8:	ldrb	w11, [x9, x10]
  4066ec:	cmp	w11, #0xff
  4066f0:	b.eq	406710 <sqrt@plt+0x4a50>  // b.none
  4066f4:	ldur	x8, [x29, #-72]
  4066f8:	add	x9, x8, #0x34
  4066fc:	ldursw	x10, [x29, #-52]
  406700:	add	x9, x9, x10
  406704:	ldrb	w11, [x9]
  406708:	add	w11, w11, #0x1
  40670c:	strb	w11, [x9]
  406710:	ldur	w8, [x29, #-52]
  406714:	add	w8, w8, #0x1
  406718:	stur	w8, [x29, #-52]
  40671c:	b	4066d0 <sqrt@plt+0x4a10>
  406720:	ldp	x29, x30, [sp, #176]
  406724:	add	sp, sp, #0xc0
  406728:	ret
  40672c:	ldur	x0, [x29, #-40]
  406730:	bl	401c40 <_Unwind_Resume@plt>
  406734:	sub	sp, sp, #0xa0
  406738:	stp	x29, x30, [sp, #144]
  40673c:	add	x29, sp, #0x90
  406740:	stur	x0, [x29, #-8]
  406744:	sturb	w1, [x29, #-9]
  406748:	ldur	x8, [x29, #-8]
  40674c:	add	x9, x8, #0x34
  406750:	ldurb	w10, [x29, #-9]
  406754:	mov	w11, w10
  406758:	ldrb	w10, [x9, x11]
  40675c:	cmp	w10, #0xff
  406760:	stur	x8, [x29, #-48]
  406764:	b.ne	40676c <sqrt@plt+0x4aac>  // b.any
  406768:	b	406a60 <sqrt@plt+0x4da0>
  40676c:	ldur	x8, [x29, #-48]
  406770:	ldr	x9, [x8, #40]
  406774:	stur	x9, [x29, #-24]
  406778:	ldr	w10, [x8, #48]
  40677c:	subs	w10, w10, #0x1
  406780:	mov	w0, w10
  406784:	sxtw	x9, w0
  406788:	mov	x11, #0x10                  	// #16
  40678c:	mov	w12, #0x10                  	// #16
  406790:	smull	x13, w10, w12
  406794:	umulh	x11, x9, x11
  406798:	cmp	x11, #0x0
  40679c:	cset	w10, ne  // ne = any
  4067a0:	mov	x11, #0x8                   	// #8
  4067a4:	adds	x11, x13, x11
  4067a8:	cset	w12, cs  // cs = hs, nlast
  4067ac:	orr	w10, w10, w12
  4067b0:	mov	x13, #0xffffffffffffffff    	// #-1
  4067b4:	tst	w10, #0x1
  4067b8:	csel	x0, x13, x11, ne  // ne = any
  4067bc:	stur	x9, [x29, #-56]
  4067c0:	bl	401870 <_Znam@plt>
  4067c4:	ldur	x8, [x29, #-56]
  4067c8:	str	x8, [x0]
  4067cc:	add	x9, x0, #0x8
  4067d0:	stur	x0, [x29, #-64]
  4067d4:	str	x9, [sp, #72]
  4067d8:	cbz	x8, 406824 <sqrt@plt+0x4b64>
  4067dc:	mov	x8, #0x10                  	// #16
  4067e0:	ldur	x9, [x29, #-56]
  4067e4:	mul	x8, x8, x9
  4067e8:	ldr	x10, [sp, #72]
  4067ec:	add	x8, x10, x8
  4067f0:	str	x8, [sp, #64]
  4067f4:	str	x10, [sp, #56]
  4067f8:	ldr	x8, [sp, #56]
  4067fc:	mov	x0, x8
  406800:	str	x8, [sp, #48]
  406804:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  406808:	b	40680c <sqrt@plt+0x4b4c>
  40680c:	ldr	x8, [sp, #48]
  406810:	add	x9, x8, #0x10
  406814:	ldr	x10, [sp, #64]
  406818:	cmp	x9, x10
  40681c:	str	x9, [sp, #56]
  406820:	b.ne	4067f8 <sqrt@plt+0x4b38>  // b.any
  406824:	ldr	x8, [sp, #72]
  406828:	ldur	x9, [x29, #-48]
  40682c:	str	x8, [x9, #40]
  406830:	stur	wzr, [x29, #-40]
  406834:	ldur	w8, [x29, #-40]
  406838:	ldur	x9, [x29, #-48]
  40683c:	add	x10, x9, #0x34
  406840:	ldurb	w11, [x29, #-9]
  406844:	mov	w12, w11
  406848:	ldrb	w11, [x10, x12]
  40684c:	cmp	w8, w11
  406850:	b.ge	4068e4 <sqrt@plt+0x4c24>  // b.tcont
  406854:	ldur	x8, [x29, #-48]
  406858:	ldr	x9, [x8, #40]
  40685c:	ldursw	x10, [x29, #-40]
  406860:	mov	x11, #0x10                  	// #16
  406864:	mul	x10, x11, x10
  406868:	add	x0, x9, x10
  40686c:	ldur	x9, [x29, #-24]
  406870:	ldursw	x10, [x29, #-40]
  406874:	mul	x10, x11, x10
  406878:	add	x1, x9, x10
  40687c:	bl	41aedc <_ZdlPvm@@Base+0x638>
  406880:	ldur	w8, [x29, #-40]
  406884:	add	w8, w8, #0x1
  406888:	stur	w8, [x29, #-40]
  40688c:	b	406834 <sqrt@plt+0x4b74>
  406890:	stur	x0, [x29, #-32]
  406894:	stur	w1, [x29, #-36]
  406898:	ldr	x8, [sp, #72]
  40689c:	ldr	x9, [sp, #48]
  4068a0:	cmp	x8, x9
  4068a4:	str	x9, [sp, #40]
  4068a8:	b.eq	4068d8 <sqrt@plt+0x4c18>  // b.none
  4068ac:	ldr	x8, [sp, #40]
  4068b0:	mov	x9, #0xfffffffffffffff0    	// #-16
  4068b4:	add	x8, x8, x9
  4068b8:	mov	x0, x8
  4068bc:	str	x8, [sp, #32]
  4068c0:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  4068c4:	ldr	x8, [sp, #32]
  4068c8:	ldr	x9, [sp, #72]
  4068cc:	cmp	x8, x9
  4068d0:	str	x8, [sp, #40]
  4068d4:	b.ne	4068ac <sqrt@plt+0x4bec>  // b.any
  4068d8:	ldur	x0, [x29, #-64]
  4068dc:	bl	401b40 <_ZdaPv@plt>
  4068e0:	b	406a6c <sqrt@plt+0x4dac>
  4068e4:	ldur	x8, [x29, #-48]
  4068e8:	add	x9, x8, #0x34
  4068ec:	ldurb	w10, [x29, #-9]
  4068f0:	mov	w11, w10
  4068f4:	ldrb	w10, [x9, x11]
  4068f8:	stur	w10, [x29, #-40]
  4068fc:	ldur	w8, [x29, #-40]
  406900:	ldur	x9, [x29, #-48]
  406904:	ldr	w10, [x9, #48]
  406908:	subs	w10, w10, #0x1
  40690c:	cmp	w8, w10
  406910:	b.ge	40695c <sqrt@plt+0x4c9c>  // b.tcont
  406914:	ldur	x8, [x29, #-48]
  406918:	ldr	x9, [x8, #40]
  40691c:	ldursw	x10, [x29, #-40]
  406920:	mov	x11, #0x10                  	// #16
  406924:	mul	x10, x11, x10
  406928:	add	x0, x9, x10
  40692c:	ldur	x9, [x29, #-24]
  406930:	ldur	w12, [x29, #-40]
  406934:	add	w12, w12, #0x1
  406938:	mov	w1, w12
  40693c:	sxtw	x10, w1
  406940:	mul	x10, x11, x10
  406944:	add	x1, x9, x10
  406948:	bl	41aedc <_ZdlPvm@@Base+0x638>
  40694c:	ldur	w8, [x29, #-40]
  406950:	add	w8, w8, #0x1
  406954:	stur	w8, [x29, #-40]
  406958:	b	4068fc <sqrt@plt+0x4c3c>
  40695c:	ldur	x8, [x29, #-48]
  406960:	ldr	w9, [x8, #48]
  406964:	cmp	w9, #0x0
  406968:	cset	w9, le
  40696c:	tbnz	w9, #0, 4069dc <sqrt@plt+0x4d1c>
  406970:	ldur	x8, [x29, #-24]
  406974:	str	x8, [sp, #24]
  406978:	cbz	x8, 4069dc <sqrt@plt+0x4d1c>
  40697c:	mov	x8, #0xfffffffffffffff8    	// #-8
  406980:	ldr	x9, [sp, #24]
  406984:	add	x0, x9, x8
  406988:	ldur	x8, [x9, #-8]
  40698c:	mov	x10, #0x10                  	// #16
  406990:	mul	x8, x10, x8
  406994:	add	x8, x9, x8
  406998:	cmp	x9, x8
  40699c:	str	x0, [sp, #16]
  4069a0:	str	x8, [sp, #8]
  4069a4:	b.eq	4069d4 <sqrt@plt+0x4d14>  // b.none
  4069a8:	ldr	x8, [sp, #8]
  4069ac:	mov	x9, #0xfffffffffffffff0    	// #-16
  4069b0:	add	x8, x8, x9
  4069b4:	mov	x0, x8
  4069b8:	str	x8, [sp]
  4069bc:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  4069c0:	ldr	x8, [sp]
  4069c4:	ldr	x9, [sp, #24]
  4069c8:	cmp	x8, x9
  4069cc:	str	x8, [sp, #8]
  4069d0:	b.ne	4069a8 <sqrt@plt+0x4ce8>  // b.any
  4069d4:	ldr	x0, [sp, #16]
  4069d8:	bl	401b40 <_ZdaPv@plt>
  4069dc:	ldur	x8, [x29, #-48]
  4069e0:	ldr	w9, [x8, #48]
  4069e4:	subs	w9, w9, #0x1
  4069e8:	str	w9, [x8, #48]
  4069ec:	add	x10, x8, #0x34
  4069f0:	ldurb	w9, [x29, #-9]
  4069f4:	mov	w11, w9
  4069f8:	add	x10, x10, x11
  4069fc:	mov	w9, #0xff                  	// #255
  406a00:	strb	w9, [x10]
  406a04:	ldurb	w9, [x29, #-9]
  406a08:	add	w9, w9, #0x1
  406a0c:	stur	w9, [x29, #-40]
  406a10:	ldur	w8, [x29, #-40]
  406a14:	cmp	w8, #0x100
  406a18:	b.ge	406a60 <sqrt@plt+0x4da0>  // b.tcont
  406a1c:	ldur	x8, [x29, #-48]
  406a20:	add	x9, x8, #0x34
  406a24:	ldursw	x10, [x29, #-40]
  406a28:	ldrb	w11, [x9, x10]
  406a2c:	cmp	w11, #0xff
  406a30:	b.eq	406a50 <sqrt@plt+0x4d90>  // b.none
  406a34:	ldur	x8, [x29, #-48]
  406a38:	add	x9, x8, #0x34
  406a3c:	ldursw	x10, [x29, #-40]
  406a40:	add	x9, x9, x10
  406a44:	ldrb	w11, [x9]
  406a48:	subs	w11, w11, #0x1
  406a4c:	strb	w11, [x9]
  406a50:	ldur	w8, [x29, #-40]
  406a54:	add	w8, w8, #0x1
  406a58:	stur	w8, [x29, #-40]
  406a5c:	b	406a10 <sqrt@plt+0x4d50>
  406a60:	ldp	x29, x30, [sp, #144]
  406a64:	add	sp, sp, #0xa0
  406a68:	ret
  406a6c:	ldur	x0, [x29, #-32]
  406a70:	bl	401c40 <_Unwind_Resume@plt>
  406a74:	sub	sp, sp, #0x40
  406a78:	stp	x29, x30, [sp, #48]
  406a7c:	add	x29, sp, #0x30
  406a80:	stur	x0, [x29, #-8]
  406a84:	ldur	x8, [x29, #-8]
  406a88:	add	x0, x8, #0x4
  406a8c:	str	x8, [sp, #24]
  406a90:	bl	409d50 <sqrt@plt+0x8090>
  406a94:	cbnz	w0, 406ab0 <sqrt@plt+0x4df0>
  406a98:	ldr	x8, [sp, #24]
  406a9c:	add	x0, x8, #0x4
  406aa0:	bl	409d74 <sqrt@plt+0x80b4>
  406aa4:	ldr	x8, [sp, #24]
  406aa8:	str	w0, [x8]
  406aac:	b	406b7c <sqrt@plt+0x4ebc>
  406ab0:	ldr	x8, [sp, #24]
  406ab4:	str	wzr, [x8]
  406ab8:	stur	wzr, [x29, #-12]
  406abc:	ldur	w8, [x29, #-12]
  406ac0:	ldr	x9, [sp, #24]
  406ac4:	ldr	w10, [x9, #48]
  406ac8:	cmp	w8, w10
  406acc:	b.ge	406b7c <sqrt@plt+0x4ebc>  // b.tcont
  406ad0:	ldr	x8, [sp, #24]
  406ad4:	ldr	x9, [x8, #40]
  406ad8:	ldursw	x10, [x29, #-12]
  406adc:	mov	x11, #0x10                  	// #16
  406ae0:	mul	x10, x11, x10
  406ae4:	add	x0, x9, x10
  406ae8:	bl	4050e8 <sqrt@plt+0x3428>
  406aec:	cmp	w0, #0x0
  406af0:	cset	w12, le
  406af4:	tbnz	w12, #0, 406b6c <sqrt@plt+0x4eac>
  406af8:	ldr	x8, [sp, #24]
  406afc:	ldr	w9, [x8]
  406b00:	lsl	w9, w9, #4
  406b04:	str	w9, [x8]
  406b08:	ldr	x10, [x8, #40]
  406b0c:	ldursw	x11, [x29, #-12]
  406b10:	mov	x12, #0x10                  	// #16
  406b14:	mul	x11, x12, x11
  406b18:	add	x0, x10, x11
  406b1c:	str	x12, [sp, #16]
  406b20:	bl	4050d0 <sqrt@plt+0x3410>
  406b24:	ldr	x8, [sp, #24]
  406b28:	ldr	x10, [x8, #40]
  406b2c:	ldursw	x11, [x29, #-12]
  406b30:	ldr	x12, [sp, #16]
  406b34:	mul	x11, x12, x11
  406b38:	add	x10, x10, x11
  406b3c:	str	x0, [sp, #8]
  406b40:	mov	x0, x10
  406b44:	bl	4050e8 <sqrt@plt+0x3428>
  406b48:	ldr	x1, [sp, #8]
  406b4c:	str	w0, [sp, #4]
  406b50:	mov	x0, x1
  406b54:	ldr	w1, [sp, #4]
  406b58:	bl	40ce0c <sqrt@plt+0xb14c>
  406b5c:	ldr	x8, [sp, #24]
  406b60:	ldr	w9, [x8]
  406b64:	eor	w9, w9, w0
  406b68:	str	w9, [x8]
  406b6c:	ldur	w8, [x29, #-12]
  406b70:	add	w8, w8, #0x1
  406b74:	stur	w8, [x29, #-12]
  406b78:	b	406abc <sqrt@plt+0x4dfc>
  406b7c:	ldp	x29, x30, [sp, #48]
  406b80:	add	sp, sp, #0x40
  406b84:	ret
  406b88:	sub	sp, sp, #0x10
  406b8c:	str	x0, [sp, #8]
  406b90:	str	w1, [sp, #4]
  406b94:	ldr	x8, [sp, #8]
  406b98:	ldr	w9, [sp, #4]
  406b9c:	str	w9, [x8, #32]
  406ba0:	add	sp, sp, #0x10
  406ba4:	ret
  406ba8:	sub	sp, sp, #0x50
  406bac:	stp	x29, x30, [sp, #64]
  406bb0:	add	x29, sp, #0x40
  406bb4:	stur	x0, [x29, #-8]
  406bb8:	stur	x1, [x29, #-16]
  406bbc:	stur	x2, [x29, #-24]
  406bc0:	str	x3, [sp, #32]
  406bc4:	str	wzr, [sp, #28]
  406bc8:	str	wzr, [sp, #24]
  406bcc:	sub	x0, x29, #0x8
  406bd0:	ldur	x8, [x29, #-8]
  406bd4:	str	x8, [sp, #16]
  406bd8:	ldur	x1, [x29, #-16]
  406bdc:	bl	40e3d4 <sqrt@plt+0xc714>
  406be0:	cbnz	w0, 406be8 <sqrt@plt+0x4f28>
  406be4:	b	406ce8 <sqrt@plt+0x5028>
  406be8:	ldur	x8, [x29, #-8]
  406bec:	ldr	x9, [sp, #16]
  406bf0:	subs	x8, x8, x9
  406bf4:	cmp	x8, #0x1
  406bf8:	b.ne	406c44 <sqrt@plt+0x4f84>  // b.any
  406bfc:	ldr	x8, [sp, #16]
  406c00:	ldrb	w9, [x8]
  406c04:	cmp	w9, #0x20
  406c08:	b.eq	406c78 <sqrt@plt+0x4fb8>  // b.none
  406c0c:	ldr	x8, [sp, #16]
  406c10:	ldrb	w9, [x8]
  406c14:	cmp	w9, #0xa
  406c18:	b.eq	406c78 <sqrt@plt+0x4fb8>  // b.none
  406c1c:	ldur	x8, [x29, #-24]
  406c20:	cbz	x8, 406c44 <sqrt@plt+0x4f84>
  406c24:	ldr	x8, [sp, #16]
  406c28:	ldrb	w9, [x8]
  406c2c:	cbz	w9, 406c44 <sqrt@plt+0x4f84>
  406c30:	ldur	x0, [x29, #-24]
  406c34:	ldr	x8, [sp, #16]
  406c38:	ldrb	w1, [x8]
  406c3c:	bl	4019c0 <strchr@plt>
  406c40:	cbnz	x0, 406c78 <sqrt@plt+0x4fb8>
  406c44:	ldur	x8, [x29, #-8]
  406c48:	ldr	x9, [sp, #16]
  406c4c:	subs	x8, x8, x9
  406c50:	cmp	x8, #0x2
  406c54:	b.ne	406c8c <sqrt@plt+0x4fcc>  // b.any
  406c58:	ldr	x8, [sp, #16]
  406c5c:	ldrb	w9, [x8]
  406c60:	cmp	w9, #0x5c
  406c64:	b.ne	406c8c <sqrt@plt+0x4fcc>  // b.any
  406c68:	ldr	x8, [sp, #16]
  406c6c:	ldrb	w9, [x8, #1]
  406c70:	cmp	w9, #0x20
  406c74:	b.ne	406c8c <sqrt@plt+0x4fcc>  // b.any
  406c78:	ldr	w8, [sp, #28]
  406c7c:	cbz	w8, 406c88 <sqrt@plt+0x4fc8>
  406c80:	mov	w8, #0x1                   	// #1
  406c84:	str	w8, [sp, #24]
  406c88:	b	406ce4 <sqrt@plt+0x5024>
  406c8c:	ldr	x0, [sp, #16]
  406c90:	ldur	x1, [x29, #-8]
  406c94:	bl	40e9e8 <sqrt@plt+0xcd28>
  406c98:	str	x0, [sp, #8]
  406c9c:	ldr	x0, [sp, #8]
  406ca0:	ldr	x1, [sp, #16]
  406ca4:	ldur	x2, [x29, #-8]
  406ca8:	bl	40e748 <sqrt@plt+0xca88>
  406cac:	cbz	w0, 406ce4 <sqrt@plt+0x5024>
  406cb0:	ldr	w8, [sp, #24]
  406cb4:	cbz	w8, 406cc8 <sqrt@plt+0x5008>
  406cb8:	ldr	x0, [sp, #32]
  406cbc:	mov	w1, #0x20                  	// #32
  406cc0:	bl	405198 <sqrt@plt+0x34d8>
  406cc4:	str	wzr, [sp, #24]
  406cc8:	ldr	x0, [sp, #8]
  406ccc:	ldr	x1, [sp, #16]
  406cd0:	ldur	x2, [x29, #-8]
  406cd4:	ldr	x3, [sp, #32]
  406cd8:	bl	40e67c <sqrt@plt+0xc9bc>
  406cdc:	mov	w8, #0x1                   	// #1
  406ce0:	str	w8, [sp, #28]
  406ce4:	b	406bcc <sqrt@plt+0x4f0c>
  406ce8:	ldp	x29, x30, [sp, #64]
  406cec:	add	sp, sp, #0x50
  406cf0:	ret
  406cf4:	sub	sp, sp, #0x40
  406cf8:	stp	x29, x30, [sp, #48]
  406cfc:	add	x29, sp, #0x30
  406d00:	stur	x0, [x29, #-8]
  406d04:	stur	x1, [x29, #-16]
  406d08:	str	x2, [sp, #24]
  406d0c:	sub	x0, x29, #0x8
  406d10:	ldur	x8, [x29, #-8]
  406d14:	str	x8, [sp, #16]
  406d18:	ldur	x1, [x29, #-16]
  406d1c:	bl	40e3d4 <sqrt@plt+0xc714>
  406d20:	cbnz	w0, 406d28 <sqrt@plt+0x5068>
  406d24:	b	406d50 <sqrt@plt+0x5090>
  406d28:	ldr	x0, [sp, #16]
  406d2c:	ldur	x1, [x29, #-8]
  406d30:	bl	40e9e8 <sqrt@plt+0xcd28>
  406d34:	str	x0, [sp, #8]
  406d38:	ldr	x0, [sp, #8]
  406d3c:	ldr	x1, [sp, #16]
  406d40:	ldur	x2, [x29, #-8]
  406d44:	ldr	x3, [sp, #24]
  406d48:	bl	40e67c <sqrt@plt+0xc9bc>
  406d4c:	b	406d0c <sqrt@plt+0x504c>
  406d50:	ldp	x29, x30, [sp, #48]
  406d54:	add	sp, sp, #0x40
  406d58:	ret
  406d5c:	sub	sp, sp, #0x30
  406d60:	stp	x29, x30, [sp, #32]
  406d64:	add	x29, sp, #0x20
  406d68:	mov	x8, xzr
  406d6c:	stur	x0, [x29, #-8]
  406d70:	stur	w1, [x29, #-12]
  406d74:	str	x2, [sp, #8]
  406d78:	ldur	x0, [x29, #-8]
  406d7c:	ldur	x9, [x29, #-8]
  406d80:	ldursw	x10, [x29, #-12]
  406d84:	add	x1, x9, x10
  406d88:	ldr	x3, [sp, #8]
  406d8c:	mov	x2, x8
  406d90:	bl	406ba8 <sqrt@plt+0x4ee8>
  406d94:	ldp	x29, x30, [sp, #32]
  406d98:	add	sp, sp, #0x30
  406d9c:	ret
  406da0:	sub	sp, sp, #0x90
  406da4:	stp	x29, x30, [sp, #128]
  406da8:	add	x29, sp, #0x80
  406dac:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  406db0:	add	x8, x8, #0x9f0
  406db4:	stur	x0, [x29, #-8]
  406db8:	stur	w1, [x29, #-12]
  406dbc:	stur	x2, [x29, #-24]
  406dc0:	ldur	x9, [x29, #-8]
  406dc4:	ldursw	x10, [x29, #-12]
  406dc8:	add	x9, x9, x10
  406dcc:	stur	x9, [x29, #-32]
  406dd0:	str	x8, [sp, #40]
  406dd4:	ldur	x8, [x29, #-8]
  406dd8:	ldur	x9, [x29, #-32]
  406ddc:	mov	w10, #0x0                   	// #0
  406de0:	cmp	x8, x9
  406de4:	str	w10, [sp, #36]
  406de8:	b.cs	406e20 <sqrt@plt+0x5160>  // b.hs, b.nlast
  406dec:	ldur	x8, [x29, #-8]
  406df0:	ldrb	w9, [x8]
  406df4:	mov	w10, #0x1                   	// #1
  406df8:	cmp	w9, #0x20
  406dfc:	str	w10, [sp, #32]
  406e00:	b.eq	406e18 <sqrt@plt+0x5158>  // b.none
  406e04:	ldur	x8, [x29, #-8]
  406e08:	ldrb	w9, [x8]
  406e0c:	cmp	w9, #0xa
  406e10:	cset	w9, eq  // eq = none
  406e14:	str	w9, [sp, #32]
  406e18:	ldr	w8, [sp, #32]
  406e1c:	str	w8, [sp, #36]
  406e20:	ldr	w8, [sp, #36]
  406e24:	tbnz	w8, #0, 406e2c <sqrt@plt+0x516c>
  406e28:	b	406e3c <sqrt@plt+0x517c>
  406e2c:	ldur	x8, [x29, #-8]
  406e30:	add	x8, x8, #0x1
  406e34:	stur	x8, [x29, #-8]
  406e38:	b	406dd4 <sqrt@plt+0x5114>
  406e3c:	ldur	x8, [x29, #-8]
  406e40:	stur	x8, [x29, #-40]
  406e44:	sub	x0, x29, #0x28
  406e48:	ldur	x8, [x29, #-40]
  406e4c:	stur	x8, [x29, #-48]
  406e50:	ldur	x1, [x29, #-32]
  406e54:	bl	40e3d4 <sqrt@plt+0xc714>
  406e58:	cbnz	w0, 406e60 <sqrt@plt+0x51a0>
  406e5c:	b	406e9c <sqrt@plt+0x51dc>
  406e60:	ldur	x8, [x29, #-40]
  406e64:	ldur	x9, [x29, #-48]
  406e68:	subs	x8, x8, x9
  406e6c:	cmp	x8, #0x1
  406e70:	b.ne	406e98 <sqrt@plt+0x51d8>  // b.any
  406e74:	ldur	x8, [x29, #-48]
  406e78:	ldrb	w9, [x8]
  406e7c:	cmp	w9, #0x20
  406e80:	b.eq	406e94 <sqrt@plt+0x51d4>  // b.none
  406e84:	ldur	x8, [x29, #-48]
  406e88:	ldrb	w9, [x8]
  406e8c:	cmp	w9, #0xa
  406e90:	b.ne	406e98 <sqrt@plt+0x51d8>  // b.any
  406e94:	b	406e9c <sqrt@plt+0x51dc>
  406e98:	b	406e44 <sqrt@plt+0x5184>
  406e9c:	ldur	x8, [x29, #-40]
  406ea0:	ldur	x9, [x29, #-32]
  406ea4:	cmp	x8, x9
  406ea8:	b.cs	40702c <sqrt@plt+0x536c>  // b.hs, b.nlast
  406eac:	ldur	x8, [x29, #-40]
  406eb0:	ldur	x9, [x29, #-8]
  406eb4:	subs	x8, x8, x9
  406eb8:	subs	x8, x8, #0x1
  406ebc:	stur	w8, [x29, #-52]
  406ec0:	ldr	x0, [sp, #40]
  406ec4:	bl	4050d0 <sqrt@plt+0x3410>
  406ec8:	ldr	x9, [sp, #40]
  406ecc:	str	x0, [sp, #24]
  406ed0:	mov	x0, x9
  406ed4:	bl	4050e8 <sqrt@plt+0x3428>
  406ed8:	mov	w1, w0
  406edc:	sxtw	x9, w1
  406ee0:	ldr	x10, [sp, #24]
  406ee4:	add	x9, x10, x9
  406ee8:	str	x9, [sp, #64]
  406eec:	ldr	x0, [sp, #40]
  406ef0:	bl	4050d0 <sqrt@plt+0x3410>
  406ef4:	str	x0, [sp, #56]
  406ef8:	ldr	x8, [sp, #56]
  406efc:	ldr	x9, [sp, #64]
  406f00:	cmp	x8, x9
  406f04:	b.cs	40702c <sqrt@plt+0x536c>  // b.hs, b.nlast
  406f08:	ldur	w8, [x29, #-52]
  406f0c:	mov	w9, w8
  406f10:	ldr	x0, [sp, #56]
  406f14:	str	x9, [sp, #16]
  406f18:	bl	401900 <strlen@plt>
  406f1c:	ldr	x9, [sp, #16]
  406f20:	cmp	x9, x0
  406f24:	b.ne	407010 <sqrt@plt+0x5350>  // b.any
  406f28:	str	wzr, [sp, #52]
  406f2c:	ldr	w8, [sp, #52]
  406f30:	ldur	w9, [x29, #-52]
  406f34:	cmp	w8, w9
  406f38:	b.cs	406f8c <sqrt@plt+0x52cc>  // b.hs, b.nlast
  406f3c:	ldr	x8, [sp, #56]
  406f40:	ldr	w9, [sp, #52]
  406f44:	mov	w10, w9
  406f48:	ldrb	w9, [x8, x10]
  406f4c:	ldur	x8, [x29, #-8]
  406f50:	ldr	w11, [sp, #52]
  406f54:	mov	w10, w11
  406f58:	ldrb	w1, [x8, x10]
  406f5c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  406f60:	add	x0, x0, #0xf1d
  406f64:	str	w9, [sp, #12]
  406f68:	bl	405348 <sqrt@plt+0x3688>
  406f6c:	ldr	w9, [sp, #12]
  406f70:	cmp	w9, w0
  406f74:	b.eq	406f7c <sqrt@plt+0x52bc>  // b.none
  406f78:	b	406f8c <sqrt@plt+0x52cc>
  406f7c:	ldr	w8, [sp, #52]
  406f80:	add	w8, w8, #0x1
  406f84:	str	w8, [sp, #52]
  406f88:	b	406f2c <sqrt@plt+0x526c>
  406f8c:	ldr	w8, [sp, #52]
  406f90:	ldur	w9, [x29, #-52]
  406f94:	cmp	w8, w9
  406f98:	b.cc	407010 <sqrt@plt+0x5350>  // b.lo, b.ul, b.last
  406f9c:	ldur	x8, [x29, #-40]
  406fa0:	stur	x8, [x29, #-8]
  406fa4:	ldur	x8, [x29, #-8]
  406fa8:	ldur	x9, [x29, #-32]
  406fac:	mov	w10, #0x0                   	// #0
  406fb0:	cmp	x8, x9
  406fb4:	str	w10, [sp, #8]
  406fb8:	b.cs	406ff0 <sqrt@plt+0x5330>  // b.hs, b.nlast
  406fbc:	ldur	x8, [x29, #-8]
  406fc0:	ldrb	w9, [x8]
  406fc4:	mov	w10, #0x1                   	// #1
  406fc8:	cmp	w9, #0x20
  406fcc:	str	w10, [sp, #4]
  406fd0:	b.eq	406fe8 <sqrt@plt+0x5328>  // b.none
  406fd4:	ldur	x8, [x29, #-8]
  406fd8:	ldrb	w9, [x8]
  406fdc:	cmp	w9, #0xa
  406fe0:	cset	w9, eq  // eq = none
  406fe4:	str	w9, [sp, #4]
  406fe8:	ldr	w8, [sp, #4]
  406fec:	str	w8, [sp, #8]
  406ff0:	ldr	w8, [sp, #8]
  406ff4:	tbnz	w8, #0, 406ffc <sqrt@plt+0x533c>
  406ff8:	b	40700c <sqrt@plt+0x534c>
  406ffc:	ldur	x8, [x29, #-8]
  407000:	add	x8, x8, #0x1
  407004:	stur	x8, [x29, #-8]
  407008:	b	406fa4 <sqrt@plt+0x52e4>
  40700c:	b	40702c <sqrt@plt+0x536c>
  407010:	ldr	x0, [sp, #56]
  407014:	mov	w8, wzr
  407018:	mov	w1, w8
  40701c:	bl	4019c0 <strchr@plt>
  407020:	add	x9, x0, #0x1
  407024:	str	x9, [sp, #56]
  407028:	b	406ef8 <sqrt@plt+0x5238>
  40702c:	ldur	x0, [x29, #-8]
  407030:	ldur	x1, [x29, #-32]
  407034:	ldur	x3, [x29, #-24]
  407038:	mov	x8, xzr
  40703c:	mov	x2, x8
  407040:	bl	406ba8 <sqrt@plt+0x4ee8>
  407044:	ldp	x29, x30, [sp, #128]
  407048:	add	sp, sp, #0x90
  40704c:	ret
  407050:	sub	sp, sp, #0x40
  407054:	stp	x29, x30, [sp, #48]
  407058:	add	x29, sp, #0x30
  40705c:	add	x8, sp, #0x10
  407060:	stur	x0, [x29, #-8]
  407064:	stur	w1, [x29, #-12]
  407068:	str	x2, [sp, #24]
  40706c:	ldur	x0, [x29, #-8]
  407070:	ldur	x9, [x29, #-8]
  407074:	ldursw	x10, [x29, #-12]
  407078:	add	x1, x9, x10
  40707c:	mov	x2, x8
  407080:	bl	40711c <sqrt@plt+0x545c>
  407084:	str	x0, [sp, #8]
  407088:	ldr	x0, [sp, #8]
  40708c:	ldr	x1, [sp, #16]
  407090:	ldr	x2, [sp, #24]
  407094:	bl	406cf4 <sqrt@plt+0x5034>
  407098:	ldr	x0, [sp, #24]
  40709c:	mov	w1, #0x3                   	// #3
  4070a0:	bl	405198 <sqrt@plt+0x34d8>
  4070a4:	ldr	x8, [sp, #8]
  4070a8:	ldur	x9, [x29, #-8]
  4070ac:	cmp	x8, x9
  4070b0:	b.ls	4070cc <sqrt@plt+0x540c>  // b.plast
  4070b4:	ldur	x0, [x29, #-8]
  4070b8:	ldr	x1, [sp, #8]
  4070bc:	ldr	x3, [sp, #24]
  4070c0:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  4070c4:	add	x2, x2, #0x8ec
  4070c8:	bl	406ba8 <sqrt@plt+0x4ee8>
  4070cc:	ldr	x0, [sp, #24]
  4070d0:	mov	w1, #0x3                   	// #3
  4070d4:	bl	405198 <sqrt@plt+0x34d8>
  4070d8:	ldr	x8, [sp, #16]
  4070dc:	ldur	x9, [x29, #-8]
  4070e0:	ldursw	x10, [x29, #-12]
  4070e4:	add	x9, x9, x10
  4070e8:	cmp	x8, x9
  4070ec:	b.cs	407110 <sqrt@plt+0x5450>  // b.hs, b.nlast
  4070f0:	ldr	x0, [sp, #16]
  4070f4:	ldur	x8, [x29, #-8]
  4070f8:	ldursw	x9, [x29, #-12]
  4070fc:	add	x1, x8, x9
  407100:	ldr	x3, [sp, #24]
  407104:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  407108:	add	x2, x2, #0x66d
  40710c:	bl	406ba8 <sqrt@plt+0x4ee8>
  407110:	ldp	x29, x30, [sp, #48]
  407114:	add	sp, sp, #0x40
  407118:	ret
  40711c:	sub	sp, sp, #0x50
  407120:	stp	x29, x30, [sp, #64]
  407124:	add	x29, sp, #0x40
  407128:	stur	x0, [x29, #-16]
  40712c:	stur	x1, [x29, #-24]
  407130:	str	x2, [sp, #32]
  407134:	ldur	x8, [x29, #-16]
  407138:	str	x8, [sp, #24]
  40713c:	ldur	x8, [x29, #-16]
  407140:	str	x8, [sp, #16]
  407144:	add	x0, sp, #0x18
  407148:	ldr	x8, [sp, #24]
  40714c:	str	x8, [sp, #8]
  407150:	ldur	x1, [x29, #-24]
  407154:	bl	40e3d4 <sqrt@plt+0xc714>
  407158:	cbnz	w0, 407160 <sqrt@plt+0x54a0>
  40715c:	b	4071f8 <sqrt@plt+0x5538>
  407160:	ldr	x8, [sp, #24]
  407164:	ldr	x9, [sp, #8]
  407168:	subs	x8, x8, x9
  40716c:	cmp	x8, #0x1
  407170:	b.ne	4071f4 <sqrt@plt+0x5534>  // b.any
  407174:	ldr	x8, [sp, #8]
  407178:	ldrb	w9, [x8]
  40717c:	cmp	w9, #0x2c
  407180:	b.ne	40719c <sqrt@plt+0x54dc>  // b.any
  407184:	ldr	x8, [sp, #8]
  407188:	ldr	x9, [sp, #32]
  40718c:	str	x8, [x9]
  407190:	ldr	x8, [sp, #16]
  407194:	stur	x8, [x29, #-8]
  407198:	b	40720c <sqrt@plt+0x554c>
  40719c:	ldr	x8, [sp, #8]
  4071a0:	ldrb	w9, [x8]
  4071a4:	cmp	w9, #0x20
  4071a8:	b.eq	4071bc <sqrt@plt+0x54fc>  // b.none
  4071ac:	ldr	x8, [sp, #8]
  4071b0:	ldrb	w9, [x8]
  4071b4:	cmp	w9, #0xa
  4071b8:	b.ne	4071f4 <sqrt@plt+0x5534>  // b.any
  4071bc:	ldr	x8, [sp, #24]
  4071c0:	ldur	x9, [x29, #-24]
  4071c4:	cmp	x8, x9
  4071c8:	b.cs	4071f4 <sqrt@plt+0x5534>  // b.hs, b.nlast
  4071cc:	ldr	x8, [sp, #24]
  4071d0:	ldrb	w9, [x8]
  4071d4:	cmp	w9, #0x20
  4071d8:	b.eq	4071f4 <sqrt@plt+0x5534>  // b.none
  4071dc:	ldr	x8, [sp, #24]
  4071e0:	ldrb	w9, [x8]
  4071e4:	cmp	w9, #0xa
  4071e8:	b.eq	4071f4 <sqrt@plt+0x5534>  // b.none
  4071ec:	ldr	x8, [sp, #24]
  4071f0:	str	x8, [sp, #16]
  4071f4:	b	407144 <sqrt@plt+0x5484>
  4071f8:	ldur	x8, [x29, #-24]
  4071fc:	ldr	x9, [sp, #32]
  407200:	str	x8, [x9]
  407204:	ldr	x8, [sp, #16]
  407208:	stur	x8, [x29, #-8]
  40720c:	ldur	x0, [x29, #-8]
  407210:	ldp	x29, x30, [sp, #64]
  407214:	add	sp, sp, #0x50
  407218:	ret
  40721c:	sub	sp, sp, #0x50
  407220:	stp	x29, x30, [sp, #64]
  407224:	add	x29, sp, #0x40
  407228:	add	x8, sp, #0x20
  40722c:	stur	x0, [x29, #-8]
  407230:	stur	w1, [x29, #-12]
  407234:	stur	x2, [x29, #-24]
  407238:	ldur	x0, [x29, #-8]
  40723c:	ldur	x9, [x29, #-8]
  407240:	ldursw	x10, [x29, #-12]
  407244:	add	x1, x9, x10
  407248:	mov	x2, x8
  40724c:	bl	4073b8 <sqrt@plt+0x56f8>
  407250:	str	x0, [sp, #24]
  407254:	ldr	x8, [sp, #24]
  407258:	cbnz	x8, 407290 <sqrt@plt+0x55d0>
  40725c:	ldur	x0, [x29, #-24]
  407260:	mov	w1, #0x41                  	// #65
  407264:	bl	405198 <sqrt@plt+0x34d8>
  407268:	ldur	x8, [x29, #-8]
  40726c:	ldur	x9, [x29, #-8]
  407270:	ldursw	x10, [x29, #-12]
  407274:	add	x1, x9, x10
  407278:	ldur	x3, [x29, #-24]
  40727c:	mov	x0, x8
  407280:	mov	x8, xzr
  407284:	mov	x2, x8
  407288:	bl	406ba8 <sqrt@plt+0x4ee8>
  40728c:	b	4073ac <sqrt@plt+0x56ec>
  407290:	ldr	x8, [sp, #32]
  407294:	ldr	x9, [sp, #24]
  407298:	subs	x8, x8, x9
  40729c:	str	w8, [sp, #20]
  4072a0:	ldr	w8, [sp, #20]
  4072a4:	cmp	w8, #0x4
  4072a8:	b.ge	4072c8 <sqrt@plt+0x5608>  // b.tcont
  4072ac:	ldur	x0, [x29, #-24]
  4072b0:	mov	w1, #0x30                  	// #48
  4072b4:	bl	405198 <sqrt@plt+0x34d8>
  4072b8:	ldr	w8, [sp, #20]
  4072bc:	add	w8, w8, #0x1
  4072c0:	str	w8, [sp, #20]
  4072c4:	b	4072a0 <sqrt@plt+0x55e0>
  4072c8:	ldr	x8, [sp, #24]
  4072cc:	ldr	x9, [sp, #32]
  4072d0:	cmp	x8, x9
  4072d4:	b.cs	4072f4 <sqrt@plt+0x5634>  // b.hs, b.nlast
  4072d8:	ldr	x8, [sp, #24]
  4072dc:	add	x9, x8, #0x1
  4072e0:	str	x9, [sp, #24]
  4072e4:	ldrb	w1, [x8]
  4072e8:	ldur	x0, [x29, #-24]
  4072ec:	bl	405198 <sqrt@plt+0x34d8>
  4072f0:	b	4072c8 <sqrt@plt+0x5608>
  4072f4:	ldur	x0, [x29, #-8]
  4072f8:	ldur	x8, [x29, #-8]
  4072fc:	ldursw	x9, [x29, #-12]
  407300:	add	x1, x8, x9
  407304:	bl	407540 <sqrt@plt+0x5880>
  407308:	str	w0, [sp, #16]
  40730c:	ldr	w10, [sp, #16]
  407310:	cmp	w10, #0x0
  407314:	cset	w10, ge  // ge = tcont
  407318:	tbnz	w10, #0, 407320 <sqrt@plt+0x5660>
  40731c:	b	4073ac <sqrt@plt+0x56ec>
  407320:	ldr	w8, [sp, #16]
  407324:	add	w8, w8, #0x41
  407328:	ldur	x0, [x29, #-24]
  40732c:	mov	w1, w8
  407330:	bl	405198 <sqrt@plt+0x34d8>
  407334:	ldur	x9, [x29, #-8]
  407338:	ldur	x10, [x29, #-8]
  40733c:	ldursw	x11, [x29, #-12]
  407340:	add	x1, x10, x11
  407344:	mov	x0, x9
  407348:	add	x2, sp, #0x8
  40734c:	bl	407714 <sqrt@plt+0x5a54>
  407350:	str	x0, [sp]
  407354:	ldr	x9, [sp]
  407358:	cbnz	x9, 407360 <sqrt@plt+0x56a0>
  40735c:	b	4073ac <sqrt@plt+0x56ec>
  407360:	ldr	x8, [sp, #8]
  407364:	ldr	x9, [sp]
  407368:	subs	x8, x8, x9
  40736c:	cmp	x8, #0x1
  407370:	b.ne	407380 <sqrt@plt+0x56c0>  // b.any
  407374:	ldur	x0, [x29, #-24]
  407378:	mov	w1, #0x30                  	// #48
  40737c:	bl	405198 <sqrt@plt+0x34d8>
  407380:	ldr	x8, [sp]
  407384:	ldr	x9, [sp, #8]
  407388:	cmp	x8, x9
  40738c:	b.cs	4073ac <sqrt@plt+0x56ec>  // b.hs, b.nlast
  407390:	ldr	x8, [sp]
  407394:	add	x9, x8, #0x1
  407398:	str	x9, [sp]
  40739c:	ldrb	w1, [x8]
  4073a0:	ldur	x0, [x29, #-24]
  4073a4:	bl	405198 <sqrt@plt+0x34d8>
  4073a8:	b	407380 <sqrt@plt+0x56c0>
  4073ac:	ldp	x29, x30, [sp, #64]
  4073b0:	add	sp, sp, #0x50
  4073b4:	ret
  4073b8:	sub	sp, sp, #0x40
  4073bc:	stp	x29, x30, [sp, #48]
  4073c0:	add	x29, sp, #0x30
  4073c4:	stur	x0, [x29, #-16]
  4073c8:	str	x1, [sp, #24]
  4073cc:	str	x2, [sp, #16]
  4073d0:	ldur	x8, [x29, #-16]
  4073d4:	ldr	x9, [sp, #24]
  4073d8:	mov	w10, #0x0                   	// #0
  4073dc:	cmp	x8, x9
  4073e0:	str	w10, [sp, #4]
  4073e4:	b.cs	40740c <sqrt@plt+0x574c>  // b.hs, b.nlast
  4073e8:	ldur	x8, [x29, #-16]
  4073ec:	ldrb	w1, [x8]
  4073f0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4073f4:	add	x0, x0, #0x425
  4073f8:	bl	40536c <sqrt@plt+0x36ac>
  4073fc:	cmp	w0, #0x0
  407400:	cset	w9, ne  // ne = any
  407404:	eor	w9, w9, #0x1
  407408:	str	w9, [sp, #4]
  40740c:	ldr	w8, [sp, #4]
  407410:	tbnz	w8, #0, 407418 <sqrt@plt+0x5758>
  407414:	b	407428 <sqrt@plt+0x5768>
  407418:	ldur	x8, [x29, #-16]
  40741c:	add	x8, x8, #0x1
  407420:	stur	x8, [x29, #-16]
  407424:	b	4073d0 <sqrt@plt+0x5710>
  407428:	ldur	x8, [x29, #-16]
  40742c:	str	x8, [sp, #8]
  407430:	ldur	x8, [x29, #-16]
  407434:	ldr	x9, [sp, #24]
  407438:	cmp	x8, x9
  40743c:	b.ne	407444 <sqrt@plt+0x5784>  // b.any
  407440:	b	407528 <sqrt@plt+0x5868>
  407444:	ldr	x8, [sp, #8]
  407448:	ldr	x9, [sp, #24]
  40744c:	mov	w10, #0x0                   	// #0
  407450:	cmp	x8, x9
  407454:	str	w10, [sp]
  407458:	b.cs	40747c <sqrt@plt+0x57bc>  // b.hs, b.nlast
  40745c:	ldr	x8, [sp, #8]
  407460:	ldrb	w1, [x8]
  407464:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  407468:	add	x0, x0, #0x425
  40746c:	bl	40536c <sqrt@plt+0x36ac>
  407470:	cmp	w0, #0x0
  407474:	cset	w9, ne  // ne = any
  407478:	str	w9, [sp]
  40747c:	ldr	w8, [sp]
  407480:	tbnz	w8, #0, 407488 <sqrt@plt+0x57c8>
  407484:	b	407498 <sqrt@plt+0x57d8>
  407488:	ldr	x8, [sp, #8]
  40748c:	add	x8, x8, #0x1
  407490:	str	x8, [sp, #8]
  407494:	b	407444 <sqrt@plt+0x5784>
  407498:	ldr	x8, [sp, #8]
  40749c:	ldur	x9, [x29, #-16]
  4074a0:	subs	x8, x8, x9
  4074a4:	cmp	x8, #0x4
  4074a8:	b.eq	407504 <sqrt@plt+0x5844>  // b.none
  4074ac:	ldr	x8, [sp, #8]
  4074b0:	ldur	x9, [x29, #-16]
  4074b4:	subs	x8, x8, x9
  4074b8:	cmp	x8, #0x3
  4074bc:	b.eq	407504 <sqrt@plt+0x5844>  // b.none
  4074c0:	ldr	x8, [sp, #8]
  4074c4:	ldur	x9, [x29, #-16]
  4074c8:	subs	x8, x8, x9
  4074cc:	cmp	x8, #0x2
  4074d0:	b.ne	40751c <sqrt@plt+0x585c>  // b.any
  4074d4:	ldur	x8, [x29, #-16]
  4074d8:	ldrb	w9, [x8]
  4074dc:	cmp	w9, #0x34
  4074e0:	b.ge	407504 <sqrt@plt+0x5844>  // b.tcont
  4074e4:	ldur	x8, [x29, #-16]
  4074e8:	ldrb	w9, [x8]
  4074ec:	cmp	w9, #0x33
  4074f0:	b.ne	40751c <sqrt@plt+0x585c>  // b.any
  4074f4:	ldur	x8, [x29, #-16]
  4074f8:	ldrb	w9, [x8, #1]
  4074fc:	cmp	w9, #0x32
  407500:	b.lt	40751c <sqrt@plt+0x585c>  // b.tstop
  407504:	ldr	x8, [sp, #8]
  407508:	ldr	x9, [sp, #16]
  40750c:	str	x8, [x9]
  407510:	ldur	x8, [x29, #-16]
  407514:	stur	x8, [x29, #-8]
  407518:	b	407530 <sqrt@plt+0x5870>
  40751c:	ldr	x8, [sp, #8]
  407520:	stur	x8, [x29, #-16]
  407524:	b	4073d0 <sqrt@plt+0x5710>
  407528:	mov	x8, xzr
  40752c:	stur	x8, [x29, #-8]
  407530:	ldur	x0, [x29, #-8]
  407534:	ldp	x29, x30, [sp, #48]
  407538:	add	sp, sp, #0x40
  40753c:	ret
  407540:	sub	sp, sp, #0x50
  407544:	stp	x29, x30, [sp, #64]
  407548:	add	x29, sp, #0x40
  40754c:	stur	x0, [x29, #-16]
  407550:	stur	x1, [x29, #-24]
  407554:	ldur	x8, [x29, #-16]
  407558:	ldur	x9, [x29, #-24]
  40755c:	mov	w10, #0x0                   	// #0
  407560:	cmp	x8, x9
  407564:	str	w10, [sp, #4]
  407568:	b.cs	407590 <sqrt@plt+0x58d0>  // b.hs, b.nlast
  40756c:	ldur	x8, [x29, #-16]
  407570:	ldrb	w1, [x8]
  407574:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  407578:	add	x0, x0, #0x125
  40757c:	bl	40536c <sqrt@plt+0x36ac>
  407580:	cmp	w0, #0x0
  407584:	cset	w9, ne  // ne = any
  407588:	eor	w9, w9, #0x1
  40758c:	str	w9, [sp, #4]
  407590:	ldr	w8, [sp, #4]
  407594:	tbnz	w8, #0, 40759c <sqrt@plt+0x58dc>
  407598:	b	4075ac <sqrt@plt+0x58ec>
  40759c:	ldur	x8, [x29, #-16]
  4075a0:	add	x8, x8, #0x1
  4075a4:	stur	x8, [x29, #-16]
  4075a8:	b	407554 <sqrt@plt+0x5894>
  4075ac:	ldur	x8, [x29, #-16]
  4075b0:	str	x8, [sp, #32]
  4075b4:	ldur	x8, [x29, #-16]
  4075b8:	ldur	x9, [x29, #-24]
  4075bc:	cmp	x8, x9
  4075c0:	b.ne	4075c8 <sqrt@plt+0x5908>  // b.any
  4075c4:	b	4076fc <sqrt@plt+0x5a3c>
  4075c8:	ldr	x8, [sp, #32]
  4075cc:	ldur	x9, [x29, #-24]
  4075d0:	mov	w10, #0x0                   	// #0
  4075d4:	cmp	x8, x9
  4075d8:	str	w10, [sp]
  4075dc:	b.cs	407600 <sqrt@plt+0x5940>  // b.hs, b.nlast
  4075e0:	ldr	x8, [sp, #32]
  4075e4:	ldrb	w1, [x8]
  4075e8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4075ec:	add	x0, x0, #0x125
  4075f0:	bl	40536c <sqrt@plt+0x36ac>
  4075f4:	cmp	w0, #0x0
  4075f8:	cset	w9, ne  // ne = any
  4075fc:	str	w9, [sp]
  407600:	ldr	w8, [sp]
  407604:	tbnz	w8, #0, 40760c <sqrt@plt+0x594c>
  407608:	b	40761c <sqrt@plt+0x595c>
  40760c:	ldr	x8, [sp, #32]
  407610:	add	x8, x8, #0x1
  407614:	str	x8, [sp, #32]
  407618:	b	4075c8 <sqrt@plt+0x5908>
  40761c:	ldr	x8, [sp, #32]
  407620:	ldur	x9, [x29, #-16]
  407624:	subs	x8, x8, x9
  407628:	cmp	x8, #0x3
  40762c:	b.lt	4076f0 <sqrt@plt+0x5a30>  // b.tstop
  407630:	str	wzr, [sp, #28]
  407634:	ldr	w8, [sp, #28]
  407638:	mov	w9, w8
  40763c:	cmp	x9, #0xc
  407640:	b.cs	4076f0 <sqrt@plt+0x5a30>  // b.hs, b.nlast
  407644:	ldr	w8, [sp, #28]
  407648:	mov	w9, w8
  40764c:	mov	x10, #0x8                   	// #8
  407650:	mul	x9, x10, x9
  407654:	adrp	x10, 432000 <_Znam@GLIBCXX_3.4>
  407658:	add	x10, x10, #0x6c8
  40765c:	add	x9, x10, x9
  407660:	ldr	x9, [x9]
  407664:	str	x9, [sp, #16]
  407668:	ldur	x9, [x29, #-16]
  40766c:	str	x9, [sp, #8]
  407670:	ldr	x8, [sp, #8]
  407674:	ldr	x9, [sp, #32]
  407678:	cmp	x8, x9
  40767c:	b.cs	4076c4 <sqrt@plt+0x5a04>  // b.hs, b.nlast
  407680:	ldr	x8, [sp, #8]
  407684:	ldrb	w1, [x8]
  407688:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40768c:	add	x0, x0, #0xf1d
  407690:	bl	405348 <sqrt@plt+0x3688>
  407694:	ldr	x8, [sp, #16]
  407698:	ldrb	w9, [x8]
  40769c:	cmp	w0, w9
  4076a0:	b.eq	4076a8 <sqrt@plt+0x59e8>  // b.none
  4076a4:	b	4076c4 <sqrt@plt+0x5a04>
  4076a8:	ldr	x8, [sp, #8]
  4076ac:	add	x8, x8, #0x1
  4076b0:	str	x8, [sp, #8]
  4076b4:	ldr	x8, [sp, #16]
  4076b8:	add	x8, x8, #0x1
  4076bc:	str	x8, [sp, #16]
  4076c0:	b	407670 <sqrt@plt+0x59b0>
  4076c4:	ldr	x8, [sp, #8]
  4076c8:	ldr	x9, [sp, #32]
  4076cc:	cmp	x8, x9
  4076d0:	b.cc	4076e0 <sqrt@plt+0x5a20>  // b.lo, b.ul, b.last
  4076d4:	ldr	w8, [sp, #28]
  4076d8:	stur	w8, [x29, #-4]
  4076dc:	b	407704 <sqrt@plt+0x5a44>
  4076e0:	ldr	w8, [sp, #28]
  4076e4:	add	w8, w8, #0x1
  4076e8:	str	w8, [sp, #28]
  4076ec:	b	407634 <sqrt@plt+0x5974>
  4076f0:	ldr	x8, [sp, #32]
  4076f4:	stur	x8, [x29, #-16]
  4076f8:	b	407554 <sqrt@plt+0x5894>
  4076fc:	mov	w8, #0xffffffff            	// #-1
  407700:	stur	w8, [x29, #-4]
  407704:	ldur	w0, [x29, #-4]
  407708:	ldp	x29, x30, [sp, #64]
  40770c:	add	sp, sp, #0x50
  407710:	ret
  407714:	sub	sp, sp, #0x40
  407718:	stp	x29, x30, [sp, #48]
  40771c:	add	x29, sp, #0x30
  407720:	stur	x0, [x29, #-16]
  407724:	str	x1, [sp, #24]
  407728:	str	x2, [sp, #16]
  40772c:	ldur	x8, [x29, #-16]
  407730:	ldr	x9, [sp, #24]
  407734:	mov	w10, #0x0                   	// #0
  407738:	cmp	x8, x9
  40773c:	str	w10, [sp, #4]
  407740:	b.cs	407768 <sqrt@plt+0x5aa8>  // b.hs, b.nlast
  407744:	ldur	x8, [x29, #-16]
  407748:	ldrb	w1, [x8]
  40774c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  407750:	add	x0, x0, #0x425
  407754:	bl	40536c <sqrt@plt+0x36ac>
  407758:	cmp	w0, #0x0
  40775c:	cset	w9, ne  // ne = any
  407760:	eor	w9, w9, #0x1
  407764:	str	w9, [sp, #4]
  407768:	ldr	w8, [sp, #4]
  40776c:	tbnz	w8, #0, 407774 <sqrt@plt+0x5ab4>
  407770:	b	407784 <sqrt@plt+0x5ac4>
  407774:	ldur	x8, [x29, #-16]
  407778:	add	x8, x8, #0x1
  40777c:	stur	x8, [x29, #-16]
  407780:	b	40772c <sqrt@plt+0x5a6c>
  407784:	ldur	x8, [x29, #-16]
  407788:	str	x8, [sp, #8]
  40778c:	ldur	x8, [x29, #-16]
  407790:	ldr	x9, [sp, #24]
  407794:	cmp	x8, x9
  407798:	b.ne	4077a0 <sqrt@plt+0x5ae0>  // b.any
  40779c:	b	4078b0 <sqrt@plt+0x5bf0>
  4077a0:	ldr	x8, [sp, #8]
  4077a4:	ldr	x9, [sp, #24]
  4077a8:	mov	w10, #0x0                   	// #0
  4077ac:	cmp	x8, x9
  4077b0:	str	w10, [sp]
  4077b4:	b.cs	4077d8 <sqrt@plt+0x5b18>  // b.hs, b.nlast
  4077b8:	ldr	x8, [sp, #8]
  4077bc:	ldrb	w1, [x8]
  4077c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4077c4:	add	x0, x0, #0x425
  4077c8:	bl	40536c <sqrt@plt+0x36ac>
  4077cc:	cmp	w0, #0x0
  4077d0:	cset	w9, ne  // ne = any
  4077d4:	str	w9, [sp]
  4077d8:	ldr	w8, [sp]
  4077dc:	tbnz	w8, #0, 4077e4 <sqrt@plt+0x5b24>
  4077e0:	b	4077f4 <sqrt@plt+0x5b34>
  4077e4:	ldr	x8, [sp, #8]
  4077e8:	add	x8, x8, #0x1
  4077ec:	str	x8, [sp, #8]
  4077f0:	b	4077a0 <sqrt@plt+0x5ae0>
  4077f4:	ldr	x8, [sp, #8]
  4077f8:	ldur	x9, [x29, #-16]
  4077fc:	subs	x8, x8, x9
  407800:	cmp	x8, #0x1
  407804:	b.ne	407818 <sqrt@plt+0x5b58>  // b.any
  407808:	ldur	x8, [x29, #-16]
  40780c:	ldrb	w9, [x8]
  407810:	cmp	w9, #0x30
  407814:	b.ne	40788c <sqrt@plt+0x5bcc>  // b.any
  407818:	ldr	x8, [sp, #8]
  40781c:	ldur	x9, [x29, #-16]
  407820:	subs	x8, x8, x9
  407824:	cmp	x8, #0x2
  407828:	b.ne	4078a4 <sqrt@plt+0x5be4>  // b.any
  40782c:	ldur	x8, [x29, #-16]
  407830:	ldrb	w9, [x8]
  407834:	cmp	w9, #0x31
  407838:	b.eq	40788c <sqrt@plt+0x5bcc>  // b.none
  40783c:	ldur	x8, [x29, #-16]
  407840:	ldrb	w9, [x8]
  407844:	cmp	w9, #0x32
  407848:	b.eq	40788c <sqrt@plt+0x5bcc>  // b.none
  40784c:	ldur	x8, [x29, #-16]
  407850:	ldrb	w9, [x8]
  407854:	cmp	w9, #0x33
  407858:	b.ne	40786c <sqrt@plt+0x5bac>  // b.any
  40785c:	ldur	x8, [x29, #-16]
  407860:	ldrb	w9, [x8, #1]
  407864:	cmp	w9, #0x31
  407868:	b.le	40788c <sqrt@plt+0x5bcc>
  40786c:	ldur	x8, [x29, #-16]
  407870:	ldrb	w9, [x8]
  407874:	cmp	w9, #0x30
  407878:	b.ne	4078a4 <sqrt@plt+0x5be4>  // b.any
  40787c:	ldur	x8, [x29, #-16]
  407880:	ldrb	w9, [x8, #1]
  407884:	cmp	w9, #0x30
  407888:	b.eq	4078a4 <sqrt@plt+0x5be4>  // b.none
  40788c:	ldr	x8, [sp, #8]
  407890:	ldr	x9, [sp, #16]
  407894:	str	x8, [x9]
  407898:	ldur	x8, [x29, #-16]
  40789c:	stur	x8, [x29, #-8]
  4078a0:	b	4078b8 <sqrt@plt+0x5bf8>
  4078a4:	ldr	x8, [sp, #8]
  4078a8:	stur	x8, [x29, #-16]
  4078ac:	b	40772c <sqrt@plt+0x5a6c>
  4078b0:	mov	x8, xzr
  4078b4:	stur	x8, [x29, #-8]
  4078b8:	ldur	x0, [x29, #-8]
  4078bc:	ldp	x29, x30, [sp, #48]
  4078c0:	add	sp, sp, #0x40
  4078c4:	ret
  4078c8:	sub	sp, sp, #0x40
  4078cc:	stp	x29, x30, [sp, #48]
  4078d0:	add	x29, sp, #0x30
  4078d4:	stur	x0, [x29, #-8]
  4078d8:	stur	w1, [x29, #-12]
  4078dc:	str	x2, [sp, #24]
  4078e0:	ldur	x8, [x29, #-8]
  4078e4:	ldursw	x9, [x29, #-12]
  4078e8:	add	x8, x8, x9
  4078ec:	str	x8, [sp, #16]
  4078f0:	ldur	x8, [x29, #-8]
  4078f4:	str	x8, [sp, #8]
  4078f8:	ldr	x8, [sp, #8]
  4078fc:	ldr	x9, [sp, #16]
  407900:	mov	w10, #0x0                   	// #0
  407904:	cmp	x8, x9
  407908:	str	w10, [sp, #4]
  40790c:	b.cs	40793c <sqrt@plt+0x5c7c>  // b.hs, b.nlast
  407910:	ldr	x8, [sp, #8]
  407914:	ldrb	w9, [x8]
  407918:	mov	w10, #0x0                   	// #0
  40791c:	cmp	w9, #0x2
  407920:	str	w10, [sp, #4]
  407924:	b.eq	40793c <sqrt@plt+0x5c7c>  // b.none
  407928:	ldr	x8, [sp, #8]
  40792c:	ldrb	w9, [x8]
  407930:	cmp	w9, #0x3
  407934:	cset	w9, ne  // ne = any
  407938:	str	w9, [sp, #4]
  40793c:	ldr	w8, [sp, #4]
  407940:	tbnz	w8, #0, 407948 <sqrt@plt+0x5c88>
  407944:	b	407958 <sqrt@plt+0x5c98>
  407948:	ldr	x8, [sp, #8]
  40794c:	add	x8, x8, #0x1
  407950:	str	x8, [sp, #8]
  407954:	b	4078f8 <sqrt@plt+0x5c38>
  407958:	ldr	x8, [sp, #8]
  40795c:	ldur	x9, [x29, #-8]
  407960:	cmp	x8, x9
  407964:	b.ls	407980 <sqrt@plt+0x5cc0>  // b.plast
  407968:	ldur	x0, [x29, #-8]
  40796c:	ldr	x1, [sp, #8]
  407970:	ldr	x3, [sp, #24]
  407974:	mov	x8, xzr
  407978:	mov	x2, x8
  40797c:	bl	406ba8 <sqrt@plt+0x4ee8>
  407980:	ldr	x8, [sp, #8]
  407984:	stur	x8, [x29, #-8]
  407988:	ldur	x8, [x29, #-8]
  40798c:	ldr	x9, [sp, #16]
  407990:	cmp	x8, x9
  407994:	b.cc	40799c <sqrt@plt+0x5cdc>  // b.lo, b.ul, b.last
  407998:	b	4079b8 <sqrt@plt+0x5cf8>
  40799c:	ldur	x8, [x29, #-8]
  4079a0:	add	x9, x8, #0x1
  4079a4:	stur	x9, [x29, #-8]
  4079a8:	ldrb	w1, [x8]
  4079ac:	ldr	x0, [sp, #24]
  4079b0:	bl	405198 <sqrt@plt+0x34d8>
  4079b4:	b	4078f0 <sqrt@plt+0x5c30>
  4079b8:	ldp	x29, x30, [sp, #48]
  4079bc:	add	sp, sp, #0x40
  4079c0:	ret
  4079c4:	sub	sp, sp, #0x60
  4079c8:	stp	x29, x30, [sp, #80]
  4079cc:	add	x29, sp, #0x50
  4079d0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4079d4:	add	x8, x8, #0xa78
  4079d8:	stur	x0, [x29, #-8]
  4079dc:	ldur	x9, [x29, #-8]
  4079e0:	mov	x0, x8
  4079e4:	str	x8, [sp, #24]
  4079e8:	str	x9, [sp, #16]
  4079ec:	bl	4050e8 <sqrt@plt+0x3428>
  4079f0:	cbnz	w0, 4079f8 <sqrt@plt+0x5d38>
  4079f4:	b	407bb0 <sqrt@plt+0x5ef0>
  4079f8:	ldr	x0, [sp, #24]
  4079fc:	mov	w8, wzr
  407a00:	mov	w1, w8
  407a04:	bl	405198 <sqrt@plt+0x34d8>
  407a08:	ldr	x9, [sp, #24]
  407a0c:	mov	x0, x9
  407a10:	bl	4050d0 <sqrt@plt+0x3410>
  407a14:	stur	x0, [x29, #-16]
  407a18:	mov	w8, #0x1                   	// #1
  407a1c:	stur	w8, [x29, #-20]
  407a20:	ldur	x8, [x29, #-16]
  407a24:	ldrb	w9, [x8]
  407a28:	cbz	w9, 407b9c <sqrt@plt+0x5edc>
  407a2c:	ldur	w8, [x29, #-20]
  407a30:	cbnz	w8, 407a44 <sqrt@plt+0x5d84>
  407a34:	ldr	x8, [sp, #16]
  407a38:	add	x0, x8, #0x10
  407a3c:	mov	w1, #0x1                   	// #1
  407a40:	bl	405198 <sqrt@plt+0x34d8>
  407a44:	stur	wzr, [x29, #-20]
  407a48:	ldur	x8, [x29, #-16]
  407a4c:	add	x9, x8, #0x1
  407a50:	stur	x9, [x29, #-16]
  407a54:	ldrb	w10, [x8]
  407a58:	sturb	w10, [x29, #-21]
  407a5c:	mov	w10, #0x1                   	// #1
  407a60:	stur	w10, [x29, #-28]
  407a64:	ldur	x8, [x29, #-16]
  407a68:	ldrb	w10, [x8]
  407a6c:	cmp	w10, #0x2b
  407a70:	b.ne	407a8c <sqrt@plt+0x5dcc>  // b.any
  407a74:	mov	w8, #0x7fffffff            	// #2147483647
  407a78:	stur	w8, [x29, #-28]
  407a7c:	ldur	x9, [x29, #-16]
  407a80:	add	x9, x9, #0x1
  407a84:	stur	x9, [x29, #-16]
  407a88:	b	407b00 <sqrt@plt+0x5e40>
  407a8c:	ldur	x8, [x29, #-16]
  407a90:	ldrb	w1, [x8]
  407a94:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  407a98:	add	x0, x0, #0x425
  407a9c:	bl	40536c <sqrt@plt+0x36ac>
  407aa0:	cbz	w0, 407b00 <sqrt@plt+0x5e40>
  407aa4:	ldur	x0, [x29, #-16]
  407aa8:	add	x1, sp, #0x28
  407aac:	mov	w2, #0xa                   	// #10
  407ab0:	bl	4019a0 <strtol@plt>
  407ab4:	str	x0, [sp, #32]
  407ab8:	ldr	x8, [sp, #32]
  407abc:	cbnz	x8, 407ad4 <sqrt@plt+0x5e14>
  407ac0:	ldr	x8, [sp, #40]
  407ac4:	ldur	x9, [x29, #-16]
  407ac8:	cmp	x8, x9
  407acc:	b.ne	407ad4 <sqrt@plt+0x5e14>  // b.any
  407ad0:	b	407b00 <sqrt@plt+0x5e40>
  407ad4:	ldr	x8, [sp, #40]
  407ad8:	stur	x8, [x29, #-16]
  407adc:	ldr	x8, [sp, #32]
  407ae0:	cmp	x8, #0x0
  407ae4:	cset	w9, ge  // ge = tcont
  407ae8:	tbnz	w9, #0, 407af8 <sqrt@plt+0x5e38>
  407aec:	mov	w8, #0x1                   	// #1
  407af0:	stur	w8, [x29, #-28]
  407af4:	b	407b00 <sqrt@plt+0x5e40>
  407af8:	ldr	x8, [sp, #32]
  407afc:	stur	w8, [x29, #-28]
  407b00:	ldurb	w8, [x29, #-21]
  407b04:	cmp	w8, #0x2e
  407b08:	b.ne	407b4c <sqrt@plt+0x5e8c>  // b.any
  407b0c:	ldr	x8, [sp, #16]
  407b10:	add	x0, x8, #0x138
  407b14:	bl	4050d0 <sqrt@plt+0x3410>
  407b18:	ldr	x8, [sp, #16]
  407b1c:	add	x9, x8, #0x138
  407b20:	str	x0, [sp, #8]
  407b24:	mov	x0, x9
  407b28:	bl	4050e8 <sqrt@plt+0x3428>
  407b2c:	ldr	x8, [sp, #16]
  407b30:	add	x2, x8, #0x10
  407b34:	ldr	x1, [sp, #8]
  407b38:	str	w0, [sp, #4]
  407b3c:	mov	x0, x1
  407b40:	ldr	w1, [sp, #4]
  407b44:	bl	4078c8 <sqrt@plt+0x5c08>
  407b48:	b	407b98 <sqrt@plt+0x5ed8>
  407b4c:	ldurb	w8, [x29, #-21]
  407b50:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  407b54:	add	x9, x9, #0x690
  407b58:	ldr	x9, [x9]
  407b5c:	ldrb	w10, [x9]
  407b60:	cmp	w8, w10
  407b64:	b.ne	407b80 <sqrt@plt+0x5ec0>  // b.any
  407b68:	ldur	w1, [x29, #-28]
  407b6c:	ldr	x8, [sp, #16]
  407b70:	add	x2, x8, #0x10
  407b74:	mov	x0, x8
  407b78:	bl	407bbc <sqrt@plt+0x5efc>
  407b7c:	b	407b98 <sqrt@plt+0x5ed8>
  407b80:	ldurb	w1, [x29, #-21]
  407b84:	ldur	w2, [x29, #-28]
  407b88:	ldr	x8, [sp, #16]
  407b8c:	add	x3, x8, #0x10
  407b90:	mov	x0, x8
  407b94:	bl	407c64 <sqrt@plt+0x5fa4>
  407b98:	b	407a20 <sqrt@plt+0x5d60>
  407b9c:	ldr	x0, [sp, #24]
  407ba0:	bl	4050e8 <sqrt@plt+0x3428>
  407ba4:	subs	w1, w0, #0x1
  407ba8:	ldr	x0, [sp, #24]
  407bac:	bl	41b6e8 <_ZdlPvm@@Base+0xe44>
  407bb0:	ldp	x29, x30, [sp, #80]
  407bb4:	add	sp, sp, #0x60
  407bb8:	ret
  407bbc:	sub	sp, sp, #0x40
  407bc0:	stp	x29, x30, [sp, #48]
  407bc4:	add	x29, sp, #0x30
  407bc8:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  407bcc:	add	x8, x8, #0x690
  407bd0:	stur	x0, [x29, #-8]
  407bd4:	stur	w1, [x29, #-12]
  407bd8:	str	x2, [sp, #24]
  407bdc:	ldur	x9, [x29, #-8]
  407be0:	ldr	x8, [x8]
  407be4:	str	x8, [sp, #16]
  407be8:	str	x9, [sp, #8]
  407bec:	ldr	x8, [sp, #16]
  407bf0:	ldrb	w9, [x8]
  407bf4:	cbz	w9, 407c38 <sqrt@plt+0x5f78>
  407bf8:	ldr	x8, [sp, #16]
  407bfc:	ldrb	w1, [x8]
  407c00:	ldr	x0, [sp, #8]
  407c04:	bl	407e94 <sqrt@plt+0x61d4>
  407c08:	cbz	w0, 407c28 <sqrt@plt+0x5f68>
  407c0c:	ldr	x8, [sp, #16]
  407c10:	ldrb	w1, [x8]
  407c14:	ldur	w2, [x29, #-12]
  407c18:	ldr	x3, [sp, #24]
  407c1c:	ldr	x0, [sp, #8]
  407c20:	bl	407c64 <sqrt@plt+0x5fa4>
  407c24:	b	407c58 <sqrt@plt+0x5f98>
  407c28:	ldr	x8, [sp, #16]
  407c2c:	add	x8, x8, #0x1
  407c30:	str	x8, [sp, #16]
  407c34:	b	407bec <sqrt@plt+0x5f2c>
  407c38:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  407c3c:	add	x8, x8, #0x690
  407c40:	ldr	x8, [x8]
  407c44:	ldrb	w1, [x8]
  407c48:	ldur	w2, [x29, #-12]
  407c4c:	ldr	x3, [sp, #24]
  407c50:	ldr	x0, [sp, #8]
  407c54:	bl	407c64 <sqrt@plt+0x5fa4>
  407c58:	ldp	x29, x30, [sp, #48]
  407c5c:	add	sp, sp, #0x40
  407c60:	ret
  407c64:	sub	sp, sp, #0x80
  407c68:	stp	x29, x30, [sp, #112]
  407c6c:	add	x29, sp, #0x70
  407c70:	adrp	x8, 406000 <sqrt@plt+0x4340>
  407c74:	add	x8, x8, #0xd5c
  407c78:	stur	x0, [x29, #-8]
  407c7c:	sturb	w1, [x29, #-9]
  407c80:	stur	w2, [x29, #-16]
  407c84:	stur	x3, [x29, #-24]
  407c88:	ldur	x9, [x29, #-8]
  407c8c:	stur	x8, [x29, #-32]
  407c90:	ldurb	w10, [x29, #-9]
  407c94:	cmp	w10, #0x41
  407c98:	str	x9, [sp, #24]
  407c9c:	str	w10, [sp, #20]
  407ca0:	b.eq	407cf8 <sqrt@plt+0x6038>  // b.none
  407ca4:	b	407ca8 <sqrt@plt+0x5fe8>
  407ca8:	ldr	w8, [sp, #20]
  407cac:	cmp	w8, #0x42
  407cb0:	b.eq	407d18 <sqrt@plt+0x6058>  // b.none
  407cb4:	b	407cb8 <sqrt@plt+0x5ff8>
  407cb8:	ldr	w8, [sp, #20]
  407cbc:	cmp	w8, #0x44
  407cc0:	b.eq	407d08 <sqrt@plt+0x6048>  // b.none
  407cc4:	b	407cc8 <sqrt@plt+0x6008>
  407cc8:	ldr	w8, [sp, #20]
  407ccc:	cmp	w8, #0x45
  407cd0:	b.eq	407cf8 <sqrt@plt+0x6038>  // b.none
  407cd4:	b	407cd8 <sqrt@plt+0x6018>
  407cd8:	ldr	w8, [sp, #20]
  407cdc:	cmp	w8, #0x4a
  407ce0:	b.eq	407d18 <sqrt@plt+0x6058>  // b.none
  407ce4:	b	407ce8 <sqrt@plt+0x6028>
  407ce8:	ldr	w8, [sp, #20]
  407cec:	cmp	w8, #0x54
  407cf0:	b.eq	407d18 <sqrt@plt+0x6058>  // b.none
  407cf4:	b	407d24 <sqrt@plt+0x6064>
  407cf8:	adrp	x8, 407000 <sqrt@plt+0x5340>
  407cfc:	add	x8, x8, #0x50
  407d00:	stur	x8, [x29, #-32]
  407d04:	b	407d24 <sqrt@plt+0x6064>
  407d08:	adrp	x8, 407000 <sqrt@plt+0x5340>
  407d0c:	add	x8, x8, #0x21c
  407d10:	stur	x8, [x29, #-32]
  407d14:	b	407d24 <sqrt@plt+0x6064>
  407d18:	adrp	x8, 406000 <sqrt@plt+0x4340>
  407d1c:	add	x8, x8, #0xda0
  407d20:	stur	x8, [x29, #-32]
  407d24:	ldr	x8, [sp, #24]
  407d28:	add	x9, x8, #0x34
  407d2c:	ldurb	w10, [x29, #-9]
  407d30:	mov	w11, w10
  407d34:	ldrb	w10, [x9, x11]
  407d38:	stur	w10, [x29, #-36]
  407d3c:	ldur	w10, [x29, #-36]
  407d40:	cmp	w10, #0xff
  407d44:	b.eq	407e88 <sqrt@plt+0x61c8>  // b.none
  407d48:	ldr	x8, [sp, #24]
  407d4c:	ldr	x9, [x8, #40]
  407d50:	ldursw	x10, [x29, #-36]
  407d54:	mov	x11, #0x10                  	// #16
  407d58:	mul	x10, x11, x10
  407d5c:	add	x9, x9, x10
  407d60:	stur	x9, [x29, #-48]
  407d64:	ldur	x0, [x29, #-48]
  407d68:	bl	4050d0 <sqrt@plt+0x3410>
  407d6c:	str	x0, [sp, #56]
  407d70:	ldr	x8, [sp, #56]
  407d74:	ldur	x0, [x29, #-48]
  407d78:	str	x8, [sp, #8]
  407d7c:	bl	4050e8 <sqrt@plt+0x3428>
  407d80:	mov	w1, w0
  407d84:	sxtw	x8, w1
  407d88:	ldr	x9, [sp, #8]
  407d8c:	add	x8, x9, x8
  407d90:	str	x8, [sp, #48]
  407d94:	str	wzr, [sp, #44]
  407d98:	ldr	w8, [sp, #44]
  407d9c:	ldur	w9, [x29, #-16]
  407da0:	mov	w10, #0x0                   	// #0
  407da4:	cmp	w8, w9
  407da8:	str	w10, [sp, #4]
  407dac:	b.ge	407dc4 <sqrt@plt+0x6104>  // b.tcont
  407db0:	ldr	x8, [sp, #56]
  407db4:	ldr	x9, [sp, #48]
  407db8:	cmp	x8, x9
  407dbc:	cset	w10, cc  // cc = lo, ul, last
  407dc0:	str	w10, [sp, #4]
  407dc4:	ldr	w8, [sp, #4]
  407dc8:	tbnz	w8, #0, 407dd0 <sqrt@plt+0x6110>
  407dcc:	b	407e88 <sqrt@plt+0x61c8>
  407dd0:	ldr	x8, [sp, #56]
  407dd4:	str	x8, [sp, #32]
  407dd8:	ldr	x8, [sp, #56]
  407ddc:	ldr	x9, [sp, #48]
  407de0:	mov	w10, #0x0                   	// #0
  407de4:	cmp	x8, x9
  407de8:	str	w10, [sp]
  407dec:	b.cs	407e04 <sqrt@plt+0x6144>  // b.hs, b.nlast
  407df0:	ldr	x8, [sp, #56]
  407df4:	ldrb	w9, [x8]
  407df8:	cmp	w9, #0x0
  407dfc:	cset	w9, ne  // ne = any
  407e00:	str	w9, [sp]
  407e04:	ldr	w8, [sp]
  407e08:	tbnz	w8, #0, 407e10 <sqrt@plt+0x6150>
  407e0c:	b	407e20 <sqrt@plt+0x6160>
  407e10:	ldr	x8, [sp, #56]
  407e14:	add	x8, x8, #0x1
  407e18:	str	x8, [sp, #56]
  407e1c:	b	407dd8 <sqrt@plt+0x6118>
  407e20:	ldr	w8, [sp, #44]
  407e24:	cmp	w8, #0x0
  407e28:	cset	w8, le
  407e2c:	tbnz	w8, #0, 407e3c <sqrt@plt+0x617c>
  407e30:	ldur	x0, [x29, #-24]
  407e34:	mov	w1, #0x2                   	// #2
  407e38:	bl	405198 <sqrt@plt+0x34d8>
  407e3c:	ldur	x8, [x29, #-32]
  407e40:	ldr	x0, [sp, #32]
  407e44:	ldr	x9, [sp, #56]
  407e48:	ldr	x10, [sp, #32]
  407e4c:	subs	x9, x9, x10
  407e50:	ldur	x2, [x29, #-24]
  407e54:	mov	w1, w9
  407e58:	blr	x8
  407e5c:	ldr	x8, [sp, #56]
  407e60:	ldr	x10, [sp, #48]
  407e64:	cmp	x8, x10
  407e68:	b.cs	407e78 <sqrt@plt+0x61b8>  // b.hs, b.nlast
  407e6c:	ldr	x8, [sp, #56]
  407e70:	add	x8, x8, #0x1
  407e74:	str	x8, [sp, #56]
  407e78:	ldr	w8, [sp, #44]
  407e7c:	add	w8, w8, #0x1
  407e80:	str	w8, [sp, #44]
  407e84:	b	407d98 <sqrt@plt+0x60d8>
  407e88:	ldp	x29, x30, [sp, #112]
  407e8c:	add	sp, sp, #0x80
  407e90:	ret
  407e94:	sub	sp, sp, #0x10
  407e98:	str	x0, [sp, #8]
  407e9c:	strb	w1, [sp, #7]
  407ea0:	ldr	x8, [sp, #8]
  407ea4:	add	x8, x8, #0x34
  407ea8:	ldrb	w9, [sp, #7]
  407eac:	mov	w10, w9
  407eb0:	ldrb	w9, [x8, x10]
  407eb4:	cmp	w9, #0xff
  407eb8:	cset	w9, ne  // ne = any
  407ebc:	and	w0, w9, #0x1
  407ec0:	add	sp, sp, #0x10
  407ec4:	ret
  407ec8:	sub	sp, sp, #0x40
  407ecc:	stp	x29, x30, [sp, #48]
  407ed0:	add	x29, sp, #0x30
  407ed4:	mov	w8, #0x7fffffff            	// #2147483647
  407ed8:	stur	x0, [x29, #-8]
  407edc:	stur	x1, [x29, #-16]
  407ee0:	ldur	x0, [x29, #-8]
  407ee4:	ldur	x9, [x29, #-16]
  407ee8:	str	x0, [sp, #16]
  407eec:	mov	x0, x9
  407ef0:	str	w8, [sp, #12]
  407ef4:	bl	4050e8 <sqrt@plt+0x3428>
  407ef8:	stur	w0, [x29, #-20]
  407efc:	ldur	x2, [x29, #-16]
  407f00:	ldr	x0, [sp, #16]
  407f04:	ldr	w1, [sp, #12]
  407f08:	bl	407bbc <sqrt@plt+0x5efc>
  407f0c:	ldur	x0, [x29, #-16]
  407f10:	bl	4050e8 <sqrt@plt+0x3428>
  407f14:	ldur	w8, [x29, #-20]
  407f18:	cmp	w0, w8
  407f1c:	b.le	407f2c <sqrt@plt+0x626c>
  407f20:	ldur	x0, [x29, #-16]
  407f24:	mov	w1, #0x2                   	// #2
  407f28:	bl	405198 <sqrt@plt+0x34d8>
  407f2c:	ldp	x29, x30, [sp, #48]
  407f30:	add	sp, sp, #0x40
  407f34:	ret
  407f38:	sub	sp, sp, #0x60
  407f3c:	stp	x29, x30, [sp, #80]
  407f40:	add	x29, sp, #0x50
  407f44:	mov	w8, #0x201                 	// #513
  407f48:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x175c>
  407f4c:	add	x9, x9, #0x653
  407f50:	mov	w10, #0x202                 	// #514
  407f54:	stur	x0, [x29, #-16]
  407f58:	stur	x1, [x29, #-24]
  407f5c:	ldur	x11, [x29, #-16]
  407f60:	ldr	w12, [x11, #32]
  407f64:	cmp	w12, #0x0
  407f68:	cset	w12, ge  // ge = tcont
  407f6c:	and	w0, w12, #0x1
  407f70:	mov	w1, w8
  407f74:	mov	x2, x9
  407f78:	str	x9, [sp, #16]
  407f7c:	str	w10, [sp, #12]
  407f80:	bl	4052f0 <sqrt@plt+0x3630>
  407f84:	ldur	x9, [x29, #-24]
  407f88:	ldr	w8, [x9, #32]
  407f8c:	cmp	w8, #0x0
  407f90:	cset	w8, ge  // ge = tcont
  407f94:	and	w0, w8, #0x1
  407f98:	ldr	w1, [sp, #12]
  407f9c:	ldr	x2, [sp, #16]
  407fa0:	bl	4052f0 <sqrt@plt+0x3630>
  407fa4:	ldur	x9, [x29, #-16]
  407fa8:	add	x0, x9, #0x10
  407fac:	bl	4050d0 <sqrt@plt+0x3410>
  407fb0:	stur	x0, [x29, #-32]
  407fb4:	ldur	x9, [x29, #-16]
  407fb8:	add	x0, x9, #0x10
  407fbc:	bl	4050e8 <sqrt@plt+0x3428>
  407fc0:	stur	w0, [x29, #-36]
  407fc4:	ldur	x9, [x29, #-24]
  407fc8:	add	x0, x9, #0x10
  407fcc:	bl	4050d0 <sqrt@plt+0x3410>
  407fd0:	str	x0, [sp, #32]
  407fd4:	ldur	x9, [x29, #-24]
  407fd8:	add	x0, x9, #0x10
  407fdc:	bl	4050e8 <sqrt@plt+0x3428>
  407fe0:	str	w0, [sp, #28]
  407fe4:	ldur	w8, [x29, #-36]
  407fe8:	cmp	w8, #0x0
  407fec:	cset	w8, le
  407ff0:	mov	w9, #0x0                   	// #0
  407ff4:	str	w9, [sp, #8]
  407ff8:	tbnz	w8, #0, 40800c <sqrt@plt+0x634c>
  407ffc:	ldr	w8, [sp, #28]
  408000:	cmp	w8, #0x0
  408004:	cset	w8, gt
  408008:	str	w8, [sp, #8]
  40800c:	ldr	w8, [sp, #8]
  408010:	tbnz	w8, #0, 408018 <sqrt@plt+0x6358>
  408014:	b	408080 <sqrt@plt+0x63c0>
  408018:	ldur	x8, [x29, #-32]
  40801c:	ldrb	w9, [x8]
  408020:	ldr	x8, [sp, #32]
  408024:	ldrb	w10, [x8]
  408028:	cmp	w9, w10
  40802c:	b.eq	40804c <sqrt@plt+0x638c>  // b.none
  408030:	ldur	x8, [x29, #-32]
  408034:	ldrb	w9, [x8]
  408038:	ldr	x8, [sp, #32]
  40803c:	ldrb	w10, [x8]
  408040:	subs	w9, w9, w10
  408044:	stur	w9, [x29, #-4]
  408048:	b	4080d0 <sqrt@plt+0x6410>
  40804c:	ldur	w8, [x29, #-36]
  408050:	subs	w8, w8, #0x1
  408054:	stur	w8, [x29, #-36]
  408058:	ldr	w8, [sp, #28]
  40805c:	subs	w8, w8, #0x1
  408060:	str	w8, [sp, #28]
  408064:	ldur	x9, [x29, #-32]
  408068:	add	x9, x9, #0x1
  40806c:	stur	x9, [x29, #-32]
  408070:	ldr	x9, [sp, #32]
  408074:	add	x9, x9, #0x1
  408078:	str	x9, [sp, #32]
  40807c:	b	407fe4 <sqrt@plt+0x6324>
  408080:	ldr	w8, [sp, #28]
  408084:	cmp	w8, #0x0
  408088:	cset	w8, le
  40808c:	tbnz	w8, #0, 40809c <sqrt@plt+0x63dc>
  408090:	mov	w8, #0xffffffff            	// #-1
  408094:	stur	w8, [x29, #-4]
  408098:	b	4080d0 <sqrt@plt+0x6410>
  40809c:	ldur	w8, [x29, #-36]
  4080a0:	cmp	w8, #0x0
  4080a4:	cset	w8, le
  4080a8:	tbnz	w8, #0, 4080b8 <sqrt@plt+0x63f8>
  4080ac:	mov	w8, #0x1                   	// #1
  4080b0:	stur	w8, [x29, #-4]
  4080b4:	b	4080d0 <sqrt@plt+0x6410>
  4080b8:	ldur	x8, [x29, #-16]
  4080bc:	ldr	w9, [x8, #32]
  4080c0:	ldur	x8, [x29, #-24]
  4080c4:	ldr	w10, [x8, #32]
  4080c8:	subs	w9, w9, w10
  4080cc:	stur	w9, [x29, #-4]
  4080d0:	ldur	w0, [x29, #-4]
  4080d4:	ldp	x29, x30, [sp, #80]
  4080d8:	add	sp, sp, #0x60
  4080dc:	ret
  4080e0:	sub	sp, sp, #0x30
  4080e4:	stp	x29, x30, [sp, #32]
  4080e8:	add	x29, sp, #0x20
  4080ec:	str	x0, [sp, #16]
  4080f0:	str	x1, [sp, #8]
  4080f4:	ldr	x8, [sp, #16]
  4080f8:	add	x0, x8, #0x4
  4080fc:	bl	409d50 <sqrt@plt+0x8090>
  408100:	cbnz	w0, 408128 <sqrt@plt+0x6468>
  408104:	ldr	x8, [sp, #16]
  408108:	add	x0, x8, #0x4
  40810c:	ldr	x8, [sp, #8]
  408110:	add	x1, x8, #0x4
  408114:	bl	409d94 <sqrt@plt+0x80d4>
  408118:	cbz	w0, 408128 <sqrt@plt+0x6468>
  40811c:	mov	w8, #0x1                   	// #1
  408120:	stur	w8, [x29, #-4]
  408124:	b	408218 <sqrt@plt+0x6558>
  408128:	ldr	x8, [sp, #16]
  40812c:	ldr	w9, [x8]
  408130:	ldr	x8, [sp, #8]
  408134:	ldr	w10, [x8]
  408138:	cmp	w9, w10
  40813c:	b.eq	408148 <sqrt@plt+0x6488>  // b.none
  408140:	stur	wzr, [x29, #-4]
  408144:	b	408218 <sqrt@plt+0x6558>
  408148:	ldr	x8, [sp, #16]
  40814c:	ldr	w9, [x8, #48]
  408150:	ldr	x8, [sp, #8]
  408154:	ldr	w10, [x8, #48]
  408158:	cmp	w9, w10
  40815c:	b.eq	408168 <sqrt@plt+0x64a8>  // b.none
  408160:	stur	wzr, [x29, #-4]
  408164:	b	408218 <sqrt@plt+0x6558>
  408168:	str	wzr, [sp, #4]
  40816c:	str	wzr, [sp, #4]
  408170:	ldr	w8, [sp, #4]
  408174:	cmp	w8, #0x100
  408178:	b.ge	4081ac <sqrt@plt+0x64ec>  // b.tcont
  40817c:	ldr	x8, [sp, #16]
  408180:	add	x8, x8, #0x34
  408184:	ldr	x9, [sp, #8]
  408188:	add	x9, x9, #0x34
  40818c:	cmp	x8, x9
  408190:	b.eq	40819c <sqrt@plt+0x64dc>  // b.none
  408194:	stur	wzr, [x29, #-4]
  408198:	b	408218 <sqrt@plt+0x6558>
  40819c:	ldr	w8, [sp, #4]
  4081a0:	add	w8, w8, #0x1
  4081a4:	str	w8, [sp, #4]
  4081a8:	b	408170 <sqrt@plt+0x64b0>
  4081ac:	str	wzr, [sp, #4]
  4081b0:	ldr	w8, [sp, #4]
  4081b4:	ldr	x9, [sp, #16]
  4081b8:	ldr	w10, [x9, #48]
  4081bc:	cmp	w8, w10
  4081c0:	b.ge	408210 <sqrt@plt+0x6550>  // b.tcont
  4081c4:	ldr	x8, [sp, #16]
  4081c8:	ldr	x8, [x8, #40]
  4081cc:	ldrsw	x9, [sp, #4]
  4081d0:	mov	x10, #0x10                  	// #16
  4081d4:	mul	x9, x10, x9
  4081d8:	add	x0, x8, x9
  4081dc:	ldr	x8, [sp, #8]
  4081e0:	ldr	x8, [x8, #40]
  4081e4:	ldrsw	x9, [sp, #4]
  4081e8:	mul	x9, x10, x9
  4081ec:	add	x1, x8, x9
  4081f0:	bl	409dec <sqrt@plt+0x812c>
  4081f4:	cbz	w0, 408200 <sqrt@plt+0x6540>
  4081f8:	stur	wzr, [x29, #-4]
  4081fc:	b	408218 <sqrt@plt+0x6558>
  408200:	ldr	w8, [sp, #4]
  408204:	add	w8, w8, #0x1
  408208:	str	w8, [sp, #4]
  40820c:	b	4081b0 <sqrt@plt+0x64f0>
  408210:	mov	w8, #0x1                   	// #1
  408214:	stur	w8, [x29, #-4]
  408218:	ldur	w0, [x29, #-4]
  40821c:	ldp	x29, x30, [sp, #32]
  408220:	add	sp, sp, #0x30
  408224:	ret
  408228:	sub	sp, sp, #0x70
  40822c:	stp	x29, x30, [sp, #96]
  408230:	add	x29, sp, #0x60
  408234:	sub	x8, x29, #0x20
  408238:	stur	x0, [x29, #-8]
  40823c:	stur	x1, [x29, #-16]
  408240:	stur	x2, [x29, #-24]
  408244:	ldur	x0, [x29, #-8]
  408248:	ldur	x1, [x29, #-16]
  40824c:	mov	x2, x8
  408250:	bl	40711c <sqrt@plt+0x545c>
  408254:	stur	x0, [x29, #-40]
  408258:	stur	wzr, [x29, #-44]
  40825c:	sub	x0, x29, #0x8
  408260:	ldur	x8, [x29, #-8]
  408264:	str	x8, [sp, #40]
  408268:	ldur	x1, [x29, #-40]
  40826c:	bl	40e3d4 <sqrt@plt+0xc714>
  408270:	cbnz	w0, 408278 <sqrt@plt+0x65b8>
  408274:	b	4084e4 <sqrt@plt+0x6824>
  408278:	ldr	x0, [sp, #40]
  40827c:	ldur	x1, [x29, #-8]
  408280:	bl	40e9e8 <sqrt@plt+0xcd28>
  408284:	str	x0, [sp, #32]
  408288:	ldur	w8, [x29, #-44]
  40828c:	cbz	w8, 408320 <sqrt@plt+0x6660>
  408290:	ldur	x8, [x29, #-8]
  408294:	ldr	x9, [sp, #40]
  408298:	subs	x8, x8, x9
  40829c:	cmp	x8, #0x1
  4082a0:	b.ne	4082b4 <sqrt@plt+0x65f4>  // b.any
  4082a4:	ldr	x8, [sp, #40]
  4082a8:	ldrb	w9, [x8]
  4082ac:	cmp	w9, #0x20
  4082b0:	b.eq	4082e8 <sqrt@plt+0x6628>  // b.none
  4082b4:	ldur	x8, [x29, #-8]
  4082b8:	ldr	x9, [sp, #40]
  4082bc:	subs	x8, x8, x9
  4082c0:	cmp	x8, #0x2
  4082c4:	b.ne	4082ec <sqrt@plt+0x662c>  // b.any
  4082c8:	ldr	x8, [sp, #40]
  4082cc:	ldrb	w9, [x8]
  4082d0:	cmp	w9, #0x5c
  4082d4:	b.ne	4082ec <sqrt@plt+0x662c>  // b.any
  4082d8:	ldr	x8, [sp, #40]
  4082dc:	ldrb	w9, [x8, #1]
  4082e0:	cmp	w9, #0x20
  4082e4:	b.ne	4082ec <sqrt@plt+0x662c>  // b.any
  4082e8:	b	40825c <sqrt@plt+0x659c>
  4082ec:	ldr	x0, [sp, #32]
  4082f0:	bl	409e78 <sqrt@plt+0x81b8>
  4082f4:	cbz	w0, 40830c <sqrt@plt+0x664c>
  4082f8:	ldur	x0, [x29, #-24]
  4082fc:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  408300:	add	x1, x1, #0xa48
  408304:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  408308:	b	40831c <sqrt@plt+0x665c>
  40830c:	ldur	x0, [x29, #-24]
  408310:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  408314:	add	x1, x1, #0xa68
  408318:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  40831c:	stur	wzr, [x29, #-44]
  408320:	ldur	x0, [x29, #-24]
  408324:	ldr	x1, [sp, #40]
  408328:	ldur	x8, [x29, #-8]
  40832c:	ldr	x9, [sp, #40]
  408330:	subs	x8, x8, x9
  408334:	mov	w2, w8
  408338:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  40833c:	ldr	x0, [sp, #32]
  408340:	bl	409e78 <sqrt@plt+0x81b8>
  408344:	cbz	w0, 4084e0 <sqrt@plt+0x6820>
  408348:	ldur	x8, [x29, #-8]
  40834c:	str	x8, [sp, #24]
  408350:	mov	w9, #0x1                   	// #1
  408354:	str	w9, [sp, #20]
  408358:	sub	x0, x29, #0x8
  40835c:	ldur	x8, [x29, #-8]
  408360:	str	x8, [sp, #40]
  408364:	ldur	x1, [x29, #-40]
  408368:	bl	40e3d4 <sqrt@plt+0xc714>
  40836c:	cbnz	w0, 408374 <sqrt@plt+0x66b4>
  408370:	b	4084d8 <sqrt@plt+0x6818>
  408374:	ldur	x8, [x29, #-8]
  408378:	ldr	x9, [sp, #40]
  40837c:	subs	x8, x8, x9
  408380:	cmp	x8, #0x1
  408384:	b.ne	408398 <sqrt@plt+0x66d8>  // b.any
  408388:	ldr	x8, [sp, #40]
  40838c:	ldrb	w9, [x8]
  408390:	cmp	w9, #0x20
  408394:	b.eq	4083cc <sqrt@plt+0x670c>  // b.none
  408398:	ldur	x8, [x29, #-8]
  40839c:	ldr	x9, [sp, #40]
  4083a0:	subs	x8, x8, x9
  4083a4:	cmp	x8, #0x2
  4083a8:	b.ne	4083d0 <sqrt@plt+0x6710>  // b.any
  4083ac:	ldr	x8, [sp, #40]
  4083b0:	ldrb	w9, [x8]
  4083b4:	cmp	w9, #0x5c
  4083b8:	b.ne	4083d0 <sqrt@plt+0x6710>  // b.any
  4083bc:	ldr	x8, [sp, #40]
  4083c0:	ldrb	w9, [x8, #1]
  4083c4:	cmp	w9, #0x20
  4083c8:	b.ne	4083d0 <sqrt@plt+0x6710>  // b.any
  4083cc:	b	4084d8 <sqrt@plt+0x6818>
  4083d0:	ldr	x0, [sp, #40]
  4083d4:	ldur	x1, [x29, #-8]
  4083d8:	bl	40e9e8 <sqrt@plt+0xcd28>
  4083dc:	str	x0, [sp, #32]
  4083e0:	ldr	x0, [sp, #32]
  4083e4:	bl	409e9c <sqrt@plt+0x81dc>
  4083e8:	cbz	w0, 40845c <sqrt@plt+0x679c>
  4083ec:	ldur	x8, [x29, #-8]
  4083f0:	add	x0, sp, #0x8
  4083f4:	str	x8, [sp, #8]
  4083f8:	ldur	x1, [x29, #-40]
  4083fc:	bl	40e3d4 <sqrt@plt+0xc714>
  408400:	cbz	w0, 408458 <sqrt@plt+0x6798>
  408404:	ldur	x0, [x29, #-8]
  408408:	ldr	x1, [sp, #8]
  40840c:	bl	40e9e8 <sqrt@plt+0xcd28>
  408410:	str	x0, [sp, #32]
  408414:	ldr	x0, [sp, #32]
  408418:	bl	409e78 <sqrt@plt+0x81b8>
  40841c:	cbz	w0, 408458 <sqrt@plt+0x6798>
  408420:	ldur	x0, [x29, #-24]
  408424:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  408428:	add	x1, x1, #0xa58
  40842c:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  408430:	ldur	x8, [x29, #-24]
  408434:	ldr	x1, [sp, #40]
  408438:	ldr	x9, [sp, #8]
  40843c:	ldr	x10, [sp, #40]
  408440:	subs	x9, x9, x10
  408444:	mov	x0, x8
  408448:	mov	w2, w9
  40844c:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  408450:	ldr	x8, [sp, #8]
  408454:	stur	x8, [x29, #-8]
  408458:	b	4084d0 <sqrt@plt+0x6810>
  40845c:	ldr	x0, [sp, #32]
  408460:	bl	409e78 <sqrt@plt+0x81b8>
  408464:	cbz	w0, 408498 <sqrt@plt+0x67d8>
  408468:	ldur	x0, [x29, #-24]
  40846c:	ldr	x1, [sp, #24]
  408470:	ldur	x8, [x29, #-8]
  408474:	ldr	x9, [sp, #24]
  408478:	subs	x8, x8, x9
  40847c:	mov	w2, w8
  408480:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  408484:	ldur	x9, [x29, #-8]
  408488:	str	x9, [sp, #24]
  40848c:	mov	w8, #0x1                   	// #1
  408490:	str	w8, [sp, #20]
  408494:	b	4084d0 <sqrt@plt+0x6810>
  408498:	ldr	w8, [sp, #20]
  40849c:	cbz	w8, 4084d0 <sqrt@plt+0x6810>
  4084a0:	ldr	x0, [sp, #32]
  4084a4:	bl	409ec0 <sqrt@plt+0x8200>
  4084a8:	cbz	w0, 4084d0 <sqrt@plt+0x6810>
  4084ac:	ldur	x0, [x29, #-24]
  4084b0:	ldr	x1, [sp, #40]
  4084b4:	ldur	x8, [x29, #-8]
  4084b8:	ldr	x9, [sp, #40]
  4084bc:	subs	x8, x8, x9
  4084c0:	mov	w2, w8
  4084c4:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  4084c8:	ldur	x9, [x29, #-8]
  4084cc:	str	x9, [sp, #24]
  4084d0:	str	wzr, [sp, #20]
  4084d4:	b	408358 <sqrt@plt+0x6698>
  4084d8:	mov	w8, #0x1                   	// #1
  4084dc:	stur	w8, [x29, #-44]
  4084e0:	b	40825c <sqrt@plt+0x659c>
  4084e4:	ldur	w8, [x29, #-44]
  4084e8:	cbz	w8, 4084fc <sqrt@plt+0x683c>
  4084ec:	ldur	x0, [x29, #-24]
  4084f0:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  4084f4:	add	x1, x1, #0xa38
  4084f8:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  4084fc:	ldur	x0, [x29, #-24]
  408500:	ldur	x1, [x29, #-40]
  408504:	ldur	x8, [x29, #-16]
  408508:	ldur	x9, [x29, #-40]
  40850c:	subs	x8, x8, x9
  408510:	mov	w2, w8
  408514:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  408518:	ldp	x29, x30, [sp, #96]
  40851c:	add	sp, sp, #0x70
  408520:	ret
  408524:	sub	sp, sp, #0x40
  408528:	stp	x29, x30, [sp, #48]
  40852c:	add	x29, sp, #0x30
  408530:	add	x8, sp, #0x10
  408534:	stur	x0, [x29, #-8]
  408538:	stur	x1, [x29, #-16]
  40853c:	str	x2, [sp, #24]
  408540:	ldur	x0, [x29, #-8]
  408544:	ldur	x1, [x29, #-16]
  408548:	mov	x2, x8
  40854c:	bl	40711c <sqrt@plt+0x545c>
  408550:	str	x0, [sp, #8]
  408554:	ldr	x0, [sp, #24]
  408558:	ldr	x1, [sp, #8]
  40855c:	ldr	x8, [sp, #16]
  408560:	ldr	x9, [sp, #8]
  408564:	subs	x8, x8, x9
  408568:	mov	w2, w8
  40856c:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  408570:	ldr	x8, [sp, #8]
  408574:	ldur	x9, [x29, #-8]
  408578:	mov	w10, #0x0                   	// #0
  40857c:	cmp	x8, x9
  408580:	str	w10, [sp, #4]
  408584:	b.ls	4085bc <sqrt@plt+0x68fc>  // b.plast
  408588:	ldr	x8, [sp, #8]
  40858c:	ldurb	w9, [x8, #-1]
  408590:	mov	w10, #0x1                   	// #1
  408594:	cmp	w9, #0x20
  408598:	str	w10, [sp]
  40859c:	b.eq	4085b4 <sqrt@plt+0x68f4>  // b.none
  4085a0:	ldr	x8, [sp, #8]
  4085a4:	ldurb	w9, [x8, #-1]
  4085a8:	cmp	w9, #0xa
  4085ac:	cset	w9, eq  // eq = none
  4085b0:	str	w9, [sp]
  4085b4:	ldr	w8, [sp]
  4085b8:	str	w8, [sp, #4]
  4085bc:	ldr	w8, [sp, #4]
  4085c0:	tbnz	w8, #0, 4085c8 <sqrt@plt+0x6908>
  4085c4:	b	4085dc <sqrt@plt+0x691c>
  4085c8:	ldr	x8, [sp, #8]
  4085cc:	mov	x9, #0xffffffffffffffff    	// #-1
  4085d0:	add	x8, x8, x9
  4085d4:	str	x8, [sp, #8]
  4085d8:	b	408570 <sqrt@plt+0x68b0>
  4085dc:	ldr	x8, [sp, #8]
  4085e0:	ldur	x9, [x29, #-8]
  4085e4:	cmp	x8, x9
  4085e8:	b.ls	40861c <sqrt@plt+0x695c>  // b.plast
  4085ec:	ldr	x0, [sp, #24]
  4085f0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4085f4:	add	x1, x1, #0x670
  4085f8:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  4085fc:	ldr	x8, [sp, #24]
  408600:	ldur	x1, [x29, #-8]
  408604:	ldr	x9, [sp, #8]
  408608:	ldur	x10, [x29, #-8]
  40860c:	subs	x9, x9, x10
  408610:	mov	x0, x8
  408614:	mov	w2, w9
  408618:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  40861c:	ldr	x8, [sp, #16]
  408620:	ldur	x9, [x29, #-16]
  408624:	cmp	x8, x9
  408628:	b.cs	408648 <sqrt@plt+0x6988>  // b.hs, b.nlast
  40862c:	ldr	x0, [sp, #24]
  408630:	ldr	x1, [sp, #16]
  408634:	ldur	x8, [x29, #-16]
  408638:	ldr	x9, [sp, #16]
  40863c:	subs	x8, x8, x9
  408640:	mov	w2, w8
  408644:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  408648:	ldp	x29, x30, [sp, #48]
  40864c:	add	sp, sp, #0x40
  408650:	ret
  408654:	sub	sp, sp, #0x80
  408658:	stp	x29, x30, [sp, #112]
  40865c:	add	x29, sp, #0x70
  408660:	stur	x0, [x29, #-8]
  408664:	stur	w1, [x29, #-12]
  408668:	ldur	w8, [x29, #-12]
  40866c:	cmp	w8, #0x0
  408670:	cset	w8, gt
  408674:	tbnz	w8, #0, 40867c <sqrt@plt+0x69bc>
  408678:	b	4087c8 <sqrt@plt+0x6b08>
  40867c:	sub	x8, x29, #0x20
  408680:	mov	x0, x8
  408684:	str	x8, [sp, #32]
  408688:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40868c:	ldur	x1, [x29, #-8]
  408690:	ldr	x0, [sp, #32]
  408694:	bl	41aedc <_ZdlPvm@@Base+0x638>
  408698:	b	40869c <sqrt@plt+0x69dc>
  40869c:	sub	x0, x29, #0x20
  4086a0:	bl	4050d0 <sqrt@plt+0x3410>
  4086a4:	str	x0, [sp, #24]
  4086a8:	b	4086ac <sqrt@plt+0x69ec>
  4086ac:	ldr	x8, [sp, #24]
  4086b0:	str	x8, [sp, #56]
  4086b4:	ldr	x9, [sp, #56]
  4086b8:	sub	x0, x29, #0x20
  4086bc:	str	x9, [sp, #16]
  4086c0:	bl	4050e8 <sqrt@plt+0x3428>
  4086c4:	str	w0, [sp, #12]
  4086c8:	b	4086cc <sqrt@plt+0x6a0c>
  4086cc:	ldr	w8, [sp, #12]
  4086d0:	mov	w0, w8
  4086d4:	sxtw	x9, w0
  4086d8:	ldr	x10, [sp, #16]
  4086dc:	add	x9, x10, x9
  4086e0:	str	x9, [sp, #48]
  4086e4:	ldr	x8, [sp, #56]
  4086e8:	ldr	x9, [sp, #48]
  4086ec:	cmp	x8, x9
  4086f0:	b.cs	4087c0 <sqrt@plt+0x6b00>  // b.hs, b.nlast
  4086f4:	ldur	w8, [x29, #-12]
  4086f8:	subs	w8, w8, #0x1
  4086fc:	stur	w8, [x29, #-12]
  408700:	cmp	w8, #0x0
  408704:	cset	w8, ge  // ge = tcont
  408708:	tbnz	w8, #0, 408744 <sqrt@plt+0x6a84>
  40870c:	ldur	x0, [x29, #-8]
  408710:	ldr	x1, [sp, #56]
  408714:	ldr	x8, [sp, #48]
  408718:	ldr	x9, [sp, #56]
  40871c:	subs	x8, x8, x9
  408720:	mov	w2, w8
  408724:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  408728:	b	40872c <sqrt@plt+0x6a6c>
  40872c:	b	4087c0 <sqrt@plt+0x6b00>
  408730:	stur	x0, [x29, #-40]
  408734:	stur	w1, [x29, #-44]
  408738:	sub	x0, x29, #0x20
  40873c:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  408740:	b	4087d4 <sqrt@plt+0x6b14>
  408744:	ldr	x0, [sp, #56]
  408748:	ldr	x8, [sp, #48]
  40874c:	ldr	x9, [sp, #56]
  408750:	subs	x2, x8, x9
  408754:	mov	w10, wzr
  408758:	mov	w1, w10
  40875c:	bl	401a60 <memchr@plt>
  408760:	str	x0, [sp, #40]
  408764:	ldr	x8, [sp, #40]
  408768:	cbnz	x8, 408774 <sqrt@plt+0x6ab4>
  40876c:	ldr	x8, [sp, #48]
  408770:	str	x8, [sp, #40]
  408774:	ldr	x0, [sp, #56]
  408778:	ldr	x1, [sp, #40]
  40877c:	ldur	x2, [x29, #-8]
  408780:	bl	408524 <sqrt@plt+0x6864>
  408784:	b	408788 <sqrt@plt+0x6ac8>
  408788:	ldr	x8, [sp, #40]
  40878c:	ldr	x9, [sp, #48]
  408790:	cmp	x8, x9
  408794:	b.cc	40879c <sqrt@plt+0x6adc>  // b.lo, b.ul, b.last
  408798:	b	4087c0 <sqrt@plt+0x6b00>
  40879c:	ldr	x8, [sp, #40]
  4087a0:	add	x8, x8, #0x1
  4087a4:	str	x8, [sp, #56]
  4087a8:	ldur	x0, [x29, #-8]
  4087ac:	mov	w9, wzr
  4087b0:	mov	w1, w9
  4087b4:	bl	405198 <sqrt@plt+0x34d8>
  4087b8:	b	4087bc <sqrt@plt+0x6afc>
  4087bc:	b	4086e4 <sqrt@plt+0x6a24>
  4087c0:	sub	x0, x29, #0x20
  4087c4:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  4087c8:	ldp	x29, x30, [sp, #112]
  4087cc:	add	sp, sp, #0x80
  4087d0:	ret
  4087d4:	ldur	x0, [x29, #-40]
  4087d8:	bl	401c40 <_Unwind_Resume@plt>
  4087dc:	sub	sp, sp, #0x60
  4087e0:	stp	x29, x30, [sp, #80]
  4087e4:	add	x29, sp, #0x50
  4087e8:	stur	x0, [x29, #-16]
  4087ec:	ldur	x0, [x29, #-16]
  4087f0:	bl	4050d0 <sqrt@plt+0x3410>
  4087f4:	stur	x0, [x29, #-24]
  4087f8:	ldur	x0, [x29, #-16]
  4087fc:	bl	4050e8 <sqrt@plt+0x3428>
  408800:	stur	w0, [x29, #-28]
  408804:	stur	wzr, [x29, #-32]
  408808:	stur	wzr, [x29, #-36]
  40880c:	ldur	w8, [x29, #-36]
  408810:	ldur	w9, [x29, #-28]
  408814:	cmp	w8, w9
  408818:	b.ge	408848 <sqrt@plt+0x6b88>  // b.tcont
  40881c:	ldur	x8, [x29, #-24]
  408820:	ldursw	x9, [x29, #-36]
  408824:	ldrb	w10, [x8, x9]
  408828:	cbnz	w10, 408838 <sqrt@plt+0x6b78>
  40882c:	ldur	w8, [x29, #-32]
  408830:	add	w8, w8, #0x1
  408834:	stur	w8, [x29, #-32]
  408838:	ldur	w8, [x29, #-36]
  40883c:	add	w8, w8, #0x1
  408840:	stur	w8, [x29, #-36]
  408844:	b	40880c <sqrt@plt+0x6b4c>
  408848:	ldur	w8, [x29, #-32]
  40884c:	cbnz	w8, 408858 <sqrt@plt+0x6b98>
  408850:	stur	wzr, [x29, #-4]
  408854:	b	40894c <sqrt@plt+0x6c8c>
  408858:	add	x0, sp, #0x18
  40885c:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  408860:	ldur	w8, [x29, #-32]
  408864:	str	w8, [sp, #20]
  408868:	stur	wzr, [x29, #-36]
  40886c:	ldur	w8, [x29, #-36]
  408870:	ldur	w9, [x29, #-28]
  408874:	cmp	w8, w9
  408878:	b.ge	40892c <sqrt@plt+0x6c6c>  // b.tcont
  40887c:	ldur	x8, [x29, #-24]
  408880:	ldursw	x9, [x29, #-36]
  408884:	ldrb	w10, [x8, x9]
  408888:	cbnz	w10, 408904 <sqrt@plt+0x6c44>
  40888c:	ldur	w8, [x29, #-32]
  408890:	cmp	w8, #0x1
  408894:	b.ne	4088c4 <sqrt@plt+0x6c04>  // b.any
  408898:	add	x0, sp, #0x18
  40889c:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  4088a0:	add	x1, x1, #0xb00
  4088a4:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  4088a8:	b	4088ac <sqrt@plt+0x6bec>
  4088ac:	b	408900 <sqrt@plt+0x6c40>
  4088b0:	str	x0, [sp, #8]
  4088b4:	str	w1, [sp, #4]
  4088b8:	add	x0, sp, #0x18
  4088bc:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  4088c0:	b	40895c <sqrt@plt+0x6c9c>
  4088c4:	ldr	w8, [sp, #20]
  4088c8:	subs	w8, w8, #0x1
  4088cc:	str	w8, [sp, #20]
  4088d0:	cbnz	w8, 4088ec <sqrt@plt+0x6c2c>
  4088d4:	add	x0, sp, #0x18
  4088d8:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  4088dc:	add	x1, x1, #0xb10
  4088e0:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  4088e4:	b	4088e8 <sqrt@plt+0x6c28>
  4088e8:	b	408900 <sqrt@plt+0x6c40>
  4088ec:	add	x0, sp, #0x18
  4088f0:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  4088f4:	add	x1, x1, #0xb20
  4088f8:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  4088fc:	b	408900 <sqrt@plt+0x6c40>
  408900:	b	40891c <sqrt@plt+0x6c5c>
  408904:	ldur	x8, [x29, #-24]
  408908:	ldursw	x9, [x29, #-36]
  40890c:	ldrb	w1, [x8, x9]
  408910:	add	x0, sp, #0x18
  408914:	bl	405198 <sqrt@plt+0x34d8>
  408918:	b	40891c <sqrt@plt+0x6c5c>
  40891c:	ldur	w8, [x29, #-36]
  408920:	add	w8, w8, #0x1
  408924:	stur	w8, [x29, #-36]
  408928:	b	40886c <sqrt@plt+0x6bac>
  40892c:	ldur	x0, [x29, #-16]
  408930:	add	x1, sp, #0x18
  408934:	bl	41acac <_ZdlPvm@@Base+0x408>
  408938:	b	40893c <sqrt@plt+0x6c7c>
  40893c:	ldur	w8, [x29, #-32]
  408940:	stur	w8, [x29, #-4]
  408944:	add	x0, sp, #0x18
  408948:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40894c:	ldur	w0, [x29, #-4]
  408950:	ldp	x29, x30, [sp, #80]
  408954:	add	sp, sp, #0x60
  408958:	ret
  40895c:	ldr	x0, [sp, #8]
  408960:	bl	401c40 <_Unwind_Resume@plt>
  408964:	sub	sp, sp, #0x40
  408968:	stp	x29, x30, [sp, #48]
  40896c:	add	x29, sp, #0x30
  408970:	stur	x0, [x29, #-8]
  408974:	stur	x1, [x29, #-16]
  408978:	str	x2, [sp, #24]
  40897c:	sub	x0, x29, #0x8
  408980:	ldur	x8, [x29, #-8]
  408984:	str	x8, [sp, #16]
  408988:	ldur	x1, [x29, #-16]
  40898c:	bl	40e3d4 <sqrt@plt+0xc714>
  408990:	cbnz	w0, 408998 <sqrt@plt+0x6cd8>
  408994:	b	4089c0 <sqrt@plt+0x6d00>
  408998:	ldr	x0, [sp, #16]
  40899c:	ldur	x1, [x29, #-8]
  4089a0:	bl	40e9e8 <sqrt@plt+0xcd28>
  4089a4:	str	x0, [sp, #8]
  4089a8:	ldr	x0, [sp, #8]
  4089ac:	ldr	x1, [sp, #16]
  4089b0:	ldur	x2, [x29, #-8]
  4089b4:	ldr	x3, [sp, #24]
  4089b8:	bl	40e8e0 <sqrt@plt+0xcc20>
  4089bc:	b	40897c <sqrt@plt+0x6cbc>
  4089c0:	ldp	x29, x30, [sp, #48]
  4089c4:	add	sp, sp, #0x40
  4089c8:	ret
  4089cc:	sub	sp, sp, #0x40
  4089d0:	stp	x29, x30, [sp, #48]
  4089d4:	add	x29, sp, #0x30
  4089d8:	stur	x0, [x29, #-8]
  4089dc:	stur	x1, [x29, #-16]
  4089e0:	str	x2, [sp, #24]
  4089e4:	sub	x0, x29, #0x8
  4089e8:	ldur	x8, [x29, #-8]
  4089ec:	str	x8, [sp, #16]
  4089f0:	ldur	x1, [x29, #-16]
  4089f4:	bl	40e3d4 <sqrt@plt+0xc714>
  4089f8:	cbnz	w0, 408a00 <sqrt@plt+0x6d40>
  4089fc:	b	408a28 <sqrt@plt+0x6d68>
  408a00:	ldr	x0, [sp, #16]
  408a04:	ldur	x1, [x29, #-8]
  408a08:	bl	40e9e8 <sqrt@plt+0xcd28>
  408a0c:	str	x0, [sp, #8]
  408a10:	ldr	x0, [sp, #8]
  408a14:	ldr	x1, [sp, #16]
  408a18:	ldur	x2, [x29, #-8]
  408a1c:	ldr	x3, [sp, #24]
  408a20:	bl	40e810 <sqrt@plt+0xcb50>
  408a24:	b	4089e4 <sqrt@plt+0x6d24>
  408a28:	ldp	x29, x30, [sp, #48]
  408a2c:	add	sp, sp, #0x40
  408a30:	ret
  408a34:	sub	sp, sp, #0x60
  408a38:	stp	x29, x30, [sp, #80]
  408a3c:	add	x29, sp, #0x50
  408a40:	stur	x0, [x29, #-8]
  408a44:	stur	x1, [x29, #-16]
  408a48:	stur	x2, [x29, #-24]
  408a4c:	stur	wzr, [x29, #-28]
  408a50:	sub	x0, x29, #0x8
  408a54:	ldur	x8, [x29, #-8]
  408a58:	str	x8, [sp, #40]
  408a5c:	ldur	x1, [x29, #-16]
  408a60:	bl	40e3d4 <sqrt@plt+0xc714>
  408a64:	cbnz	w0, 408a6c <sqrt@plt+0x6dac>
  408a68:	b	408b70 <sqrt@plt+0x6eb0>
  408a6c:	ldr	x0, [sp, #40]
  408a70:	ldur	x1, [x29, #-8]
  408a74:	bl	40e9e8 <sqrt@plt+0xcd28>
  408a78:	str	x0, [sp, #32]
  408a7c:	ldur	x8, [x29, #-8]
  408a80:	str	x8, [sp, #24]
  408a84:	ldr	x0, [sp, #32]
  408a88:	bl	409ee4 <sqrt@plt+0x8224>
  408a8c:	str	w0, [sp, #20]
  408a90:	ldr	w9, [sp, #20]
  408a94:	cbnz	w9, 408aa4 <sqrt@plt+0x6de4>
  408a98:	ldr	x0, [sp, #32]
  408a9c:	bl	409e78 <sqrt@plt+0x81b8>
  408aa0:	cbz	w0, 408ad8 <sqrt@plt+0x6e18>
  408aa4:	ldur	x1, [x29, #-16]
  408aa8:	sub	x0, x29, #0x8
  408aac:	bl	40e3d4 <sqrt@plt+0xc714>
  408ab0:	cbz	w0, 408ad8 <sqrt@plt+0x6e18>
  408ab4:	ldr	x0, [sp, #24]
  408ab8:	ldur	x1, [x29, #-8]
  408abc:	bl	40e9e8 <sqrt@plt+0xcd28>
  408ac0:	str	x0, [sp, #8]
  408ac4:	ldr	x0, [sp, #8]
  408ac8:	bl	409ec0 <sqrt@plt+0x8200>
  408acc:	cbnz	w0, 408ad8 <sqrt@plt+0x6e18>
  408ad0:	ldr	x8, [sp, #24]
  408ad4:	stur	x8, [x29, #-8]
  408ad8:	ldr	w8, [sp, #20]
  408adc:	cbz	w8, 408b34 <sqrt@plt+0x6e74>
  408ae0:	ldur	w8, [x29, #-28]
  408ae4:	cbnz	w8, 408b00 <sqrt@plt+0x6e40>
  408ae8:	ldur	x0, [x29, #-24]
  408aec:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  408af0:	add	x1, x1, #0x673
  408af4:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  408af8:	mov	w8, #0x1                   	// #1
  408afc:	stur	w8, [x29, #-28]
  408b00:	ldr	x0, [sp, #32]
  408b04:	ldr	x1, [sp, #40]
  408b08:	ldr	x2, [sp, #24]
  408b0c:	ldur	x3, [x29, #-24]
  408b10:	bl	40e8e0 <sqrt@plt+0xcc20>
  408b14:	ldur	x0, [x29, #-24]
  408b18:	ldr	x1, [sp, #24]
  408b1c:	ldur	x8, [x29, #-8]
  408b20:	ldr	x9, [sp, #24]
  408b24:	subs	x8, x8, x9
  408b28:	mov	w2, w8
  408b2c:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  408b30:	b	408b6c <sqrt@plt+0x6eac>
  408b34:	ldur	w8, [x29, #-28]
  408b38:	cbz	w8, 408b50 <sqrt@plt+0x6e90>
  408b3c:	ldur	x0, [x29, #-24]
  408b40:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  408b44:	add	x1, x1, #0x678
  408b48:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  408b4c:	stur	wzr, [x29, #-28]
  408b50:	ldur	x0, [x29, #-24]
  408b54:	ldr	x1, [sp, #40]
  408b58:	ldur	x8, [x29, #-8]
  408b5c:	ldr	x9, [sp, #40]
  408b60:	subs	x8, x8, x9
  408b64:	mov	w2, w8
  408b68:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  408b6c:	b	408a50 <sqrt@plt+0x6d90>
  408b70:	ldur	w8, [x29, #-28]
  408b74:	cbz	w8, 408b88 <sqrt@plt+0x6ec8>
  408b78:	ldur	x0, [x29, #-24]
  408b7c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  408b80:	add	x1, x1, #0x678
  408b84:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  408b88:	ldp	x29, x30, [sp, #80]
  408b8c:	add	sp, sp, #0x60
  408b90:	ret
  408b94:	sub	sp, sp, #0x50
  408b98:	stp	x29, x30, [sp, #64]
  408b9c:	add	x29, sp, #0x40
  408ba0:	sub	x8, x29, #0x18
  408ba4:	stur	x0, [x29, #-8]
  408ba8:	mov	x0, x8
  408bac:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  408bb0:	ldur	x0, [x29, #-8]
  408bb4:	bl	4050d0 <sqrt@plt+0x3410>
  408bb8:	str	x0, [sp, #16]
  408bbc:	b	408bc0 <sqrt@plt+0x6f00>
  408bc0:	ldur	x0, [x29, #-8]
  408bc4:	bl	4050d0 <sqrt@plt+0x3410>
  408bc8:	str	x0, [sp, #8]
  408bcc:	b	408bd0 <sqrt@plt+0x6f10>
  408bd0:	ldur	x0, [x29, #-8]
  408bd4:	bl	4050e8 <sqrt@plt+0x3428>
  408bd8:	str	w0, [sp, #4]
  408bdc:	b	408be0 <sqrt@plt+0x6f20>
  408be0:	ldr	w8, [sp, #4]
  408be4:	mov	w0, w8
  408be8:	sxtw	x9, w0
  408bec:	ldr	x10, [sp, #8]
  408bf0:	add	x1, x10, x9
  408bf4:	ldr	x0, [sp, #16]
  408bf8:	sub	x2, x29, #0x18
  408bfc:	bl	408a34 <sqrt@plt+0x6d74>
  408c00:	b	408c04 <sqrt@plt+0x6f44>
  408c04:	ldur	x0, [x29, #-8]
  408c08:	sub	x1, x29, #0x18
  408c0c:	bl	41aedc <_ZdlPvm@@Base+0x638>
  408c10:	b	408c14 <sqrt@plt+0x6f54>
  408c14:	sub	x0, x29, #0x18
  408c18:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  408c1c:	ldp	x29, x30, [sp, #64]
  408c20:	add	sp, sp, #0x50
  408c24:	ret
  408c28:	str	x0, [sp, #32]
  408c2c:	str	w1, [sp, #28]
  408c30:	sub	x0, x29, #0x18
  408c34:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  408c38:	ldr	x0, [sp, #32]
  408c3c:	bl	401c40 <_Unwind_Resume@plt>
  408c40:	sub	sp, sp, #0x40
  408c44:	stp	x29, x30, [sp, #48]
  408c48:	add	x29, sp, #0x30
  408c4c:	stur	x0, [x29, #-8]
  408c50:	stur	x1, [x29, #-16]
  408c54:	ldur	x8, [x29, #-16]
  408c58:	str	x8, [sp, #24]
  408c5c:	sub	x0, x29, #0x8
  408c60:	ldur	x8, [x29, #-8]
  408c64:	str	x8, [sp, #16]
  408c68:	ldur	x1, [x29, #-16]
  408c6c:	bl	40e3d4 <sqrt@plt+0xc714>
  408c70:	cbnz	w0, 408c78 <sqrt@plt+0x6fb8>
  408c74:	b	408c84 <sqrt@plt+0x6fc4>
  408c78:	ldr	x8, [sp, #16]
  408c7c:	str	x8, [sp, #24]
  408c80:	b	408c5c <sqrt@plt+0x6f9c>
  408c84:	ldur	x8, [x29, #-16]
  408c88:	ldr	x9, [sp, #24]
  408c8c:	subs	x8, x8, x9
  408c90:	mov	w10, #0x0                   	// #0
  408c94:	cmp	x8, #0x1
  408c98:	str	w10, [sp, #12]
  408c9c:	b.ne	408cec <sqrt@plt+0x702c>  // b.any
  408ca0:	ldr	x8, [sp, #24]
  408ca4:	ldrb	w9, [x8]
  408ca8:	mov	w10, #0x1                   	// #1
  408cac:	cmp	w9, #0x2e
  408cb0:	str	w10, [sp, #8]
  408cb4:	b.eq	408ce4 <sqrt@plt+0x7024>  // b.none
  408cb8:	ldr	x8, [sp, #24]
  408cbc:	ldrb	w9, [x8]
  408cc0:	mov	w10, #0x1                   	// #1
  408cc4:	cmp	w9, #0x21
  408cc8:	str	w10, [sp, #8]
  408ccc:	b.eq	408ce4 <sqrt@plt+0x7024>  // b.none
  408cd0:	ldr	x8, [sp, #24]
  408cd4:	ldrb	w9, [x8]
  408cd8:	cmp	w9, #0x3f
  408cdc:	cset	w9, eq  // eq = none
  408ce0:	str	w9, [sp, #8]
  408ce4:	ldr	w8, [sp, #8]
  408ce8:	str	w8, [sp, #12]
  408cec:	ldr	w8, [sp, #12]
  408cf0:	and	w0, w8, #0x1
  408cf4:	ldp	x29, x30, [sp, #48]
  408cf8:	add	sp, sp, #0x40
  408cfc:	ret
  408d00:	sub	sp, sp, #0xf0
  408d04:	stp	x29, x30, [sp, #224]
  408d08:	add	x29, sp, #0xe0
  408d0c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  408d10:	add	x8, x8, #0x67d
  408d14:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  408d18:	add	x9, x9, #0x728
  408d1c:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  408d20:	add	x10, x10, #0x425
  408d24:	adrp	x11, 433000 <stderr@@GLIBC_2.17+0x748>
  408d28:	add	x11, x11, #0xa18
  408d2c:	stur	x0, [x29, #-8]
  408d30:	stur	x1, [x29, #-16]
  408d34:	ldur	x12, [x29, #-8]
  408d38:	ldur	x1, [x29, #-16]
  408d3c:	mov	x0, x8
  408d40:	str	x9, [sp, #96]
  408d44:	str	x10, [sp, #88]
  408d48:	str	x11, [sp, #80]
  408d4c:	str	x12, [sp, #72]
  408d50:	bl	401890 <fputs@plt>
  408d54:	stur	wzr, [x29, #-20]
  408d58:	ldur	w8, [x29, #-20]
  408d5c:	cmp	w8, #0x100
  408d60:	b.ge	409110 <sqrt@plt+0x7450>  // b.tcont
  408d64:	ldr	x8, [sp, #72]
  408d68:	add	x9, x8, #0x34
  408d6c:	ldursw	x10, [x29, #-20]
  408d70:	ldrb	w11, [x9, x10]
  408d74:	cmp	w11, #0xff
  408d78:	b.eq	409100 <sqrt@plt+0x7440>  // b.none
  408d7c:	ldur	w8, [x29, #-20]
  408d80:	ldr	x9, [sp, #96]
  408d84:	ldr	w10, [x9]
  408d88:	cmp	w8, w10
  408d8c:	b.eq	409100 <sqrt@plt+0x7440>  // b.none
  408d90:	ldr	x8, [sp, #72]
  408d94:	ldr	x9, [x8, #40]
  408d98:	add	x10, x8, #0x34
  408d9c:	ldursw	x11, [x29, #-20]
  408da0:	ldrb	w12, [x10, x11]
  408da4:	mov	w10, w12
  408da8:	mov	x11, #0x10                  	// #16
  408dac:	mul	x10, x11, x10
  408db0:	add	x9, x9, x10
  408db4:	stur	x9, [x29, #-32]
  408db8:	ldur	w12, [x29, #-20]
  408dbc:	ldr	x0, [sp, #88]
  408dc0:	mov	w1, w12
  408dc4:	bl	40536c <sqrt@plt+0x36ac>
  408dc8:	cbnz	w0, 408ef4 <sqrt@plt+0x7234>
  408dcc:	ldur	w8, [x29, #-20]
  408dd0:	ldr	x0, [sp, #80]
  408dd4:	mov	w1, w8
  408dd8:	bl	41b790 <_ZdlPvm@@Base+0xeec>
  408ddc:	stur	w0, [x29, #-36]
  408de0:	ldur	w8, [x29, #-36]
  408de4:	cmp	w8, #0x0
  408de8:	cset	w8, lt  // lt = tstop
  408dec:	tbnz	w8, #0, 408ef4 <sqrt@plt+0x7234>
  408df0:	ldr	x0, [sp, #80]
  408df4:	bl	4050e8 <sqrt@plt+0x3428>
  408df8:	stur	w0, [x29, #-44]
  408dfc:	ldur	w8, [x29, #-36]
  408e00:	add	w8, w8, #0x1
  408e04:	stur	w8, [x29, #-36]
  408e08:	ldur	w9, [x29, #-44]
  408e0c:	cmp	w8, w9
  408e10:	b.ge	408ee0 <sqrt@plt+0x7220>  // b.tcont
  408e14:	ldur	w1, [x29, #-36]
  408e18:	ldr	x0, [sp, #80]
  408e1c:	bl	405250 <sqrt@plt+0x3590>
  408e20:	ldrb	w1, [x0]
  408e24:	ldr	x0, [sp, #88]
  408e28:	bl	40536c <sqrt@plt+0x36ac>
  408e2c:	cbz	w0, 408ee0 <sqrt@plt+0x7220>
  408e30:	ldur	w1, [x29, #-36]
  408e34:	ldr	x0, [sp, #80]
  408e38:	bl	405250 <sqrt@plt+0x3590>
  408e3c:	ldrb	w8, [x0]
  408e40:	subs	w8, w8, #0x30
  408e44:	stur	w8, [x29, #-40]
  408e48:	ldur	w8, [x29, #-36]
  408e4c:	add	w8, w8, #0x1
  408e50:	stur	w8, [x29, #-36]
  408e54:	ldur	w8, [x29, #-36]
  408e58:	ldur	w9, [x29, #-44]
  408e5c:	mov	w10, #0x0                   	// #0
  408e60:	cmp	w8, w9
  408e64:	str	w10, [sp, #68]
  408e68:	b.ge	408e90 <sqrt@plt+0x71d0>  // b.tcont
  408e6c:	ldur	w1, [x29, #-36]
  408e70:	ldr	x0, [sp, #80]
  408e74:	bl	405250 <sqrt@plt+0x3590>
  408e78:	ldrb	w1, [x0]
  408e7c:	ldr	x0, [sp, #88]
  408e80:	bl	40536c <sqrt@plt+0x36ac>
  408e84:	cmp	w0, #0x0
  408e88:	cset	w8, ne  // ne = any
  408e8c:	str	w8, [sp, #68]
  408e90:	ldr	w8, [sp, #68]
  408e94:	tbnz	w8, #0, 408e9c <sqrt@plt+0x71dc>
  408e98:	b	408edc <sqrt@plt+0x721c>
  408e9c:	ldur	w8, [x29, #-40]
  408ea0:	mov	w9, #0xa                   	// #10
  408ea4:	mul	w8, w8, w9
  408ea8:	ldur	w1, [x29, #-36]
  408eac:	ldr	x0, [sp, #80]
  408eb0:	str	w8, [sp, #64]
  408eb4:	bl	405250 <sqrt@plt+0x3590>
  408eb8:	ldrb	w8, [x0]
  408ebc:	ldr	w9, [sp, #64]
  408ec0:	add	w8, w9, w8
  408ec4:	subs	w8, w8, #0x30
  408ec8:	stur	w8, [x29, #-40]
  408ecc:	ldur	w8, [x29, #-36]
  408ed0:	add	w8, w8, #0x1
  408ed4:	stur	w8, [x29, #-36]
  408ed8:	b	408e54 <sqrt@plt+0x7194>
  408edc:	b	408ee8 <sqrt@plt+0x7228>
  408ee0:	mov	w8, #0x7fffffff            	// #2147483647
  408ee4:	stur	w8, [x29, #-40]
  408ee8:	ldur	x0, [x29, #-32]
  408eec:	ldur	w1, [x29, #-40]
  408ef0:	bl	408654 <sqrt@plt+0x6994>
  408ef4:	ldur	x0, [x29, #-32]
  408ef8:	bl	4087dc <sqrt@plt+0x6b1c>
  408efc:	cmp	w0, #0x0
  408f00:	cset	w8, gt
  408f04:	and	w8, w8, #0x1
  408f08:	stur	w8, [x29, #-48]
  408f0c:	ldur	w8, [x29, #-20]
  408f10:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  408f14:	add	x0, x0, #0xa08
  408f18:	mov	w1, w8
  408f1c:	bl	41b790 <_ZdlPvm@@Base+0xeec>
  408f20:	cmp	w0, #0x0
  408f24:	cset	w8, lt  // lt = tstop
  408f28:	tbnz	w8, #0, 408f34 <sqrt@plt+0x7274>
  408f2c:	ldur	x0, [x29, #-32]
  408f30:	bl	408b94 <sqrt@plt+0x6ed4>
  408f34:	ldur	x0, [x29, #-32]
  408f38:	bl	4050d0 <sqrt@plt+0x3410>
  408f3c:	ldur	x8, [x29, #-32]
  408f40:	str	x0, [sp, #56]
  408f44:	mov	x0, x8
  408f48:	bl	4050e8 <sqrt@plt+0x3428>
  408f4c:	mov	w1, w0
  408f50:	sxtw	x2, w1
  408f54:	ldr	x0, [sp, #56]
  408f58:	mov	w1, #0xa                   	// #10
  408f5c:	bl	401a60 <memchr@plt>
  408f60:	cbnz	x0, 408ff8 <sqrt@plt+0x7338>
  408f64:	ldur	x0, [x29, #-16]
  408f68:	ldur	w2, [x29, #-20]
  408f6c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  408f70:	add	x1, x1, #0x682
  408f74:	bl	401910 <fprintf@plt>
  408f78:	ldur	x8, [x29, #-32]
  408f7c:	mov	x0, x8
  408f80:	mov	w9, wzr
  408f84:	mov	w1, w9
  408f88:	bl	405250 <sqrt@plt+0x3590>
  408f8c:	ldrb	w9, [x0]
  408f90:	cmp	w9, #0x20
  408f94:	b.eq	408fd0 <sqrt@plt+0x7310>  // b.none
  408f98:	ldur	x0, [x29, #-32]
  408f9c:	mov	w8, wzr
  408fa0:	mov	w1, w8
  408fa4:	bl	405250 <sqrt@plt+0x3590>
  408fa8:	ldrb	w8, [x0]
  408fac:	cmp	w8, #0x5c
  408fb0:	b.eq	408fd0 <sqrt@plt+0x7310>  // b.none
  408fb4:	ldur	x0, [x29, #-32]
  408fb8:	mov	w8, wzr
  408fbc:	mov	w1, w8
  408fc0:	bl	405250 <sqrt@plt+0x3590>
  408fc4:	ldrb	w8, [x0]
  408fc8:	cmp	w8, #0x22
  408fcc:	b.ne	408fdc <sqrt@plt+0x731c>  // b.any
  408fd0:	ldur	x1, [x29, #-16]
  408fd4:	mov	w0, #0x22                  	// #34
  408fd8:	bl	401940 <putc@plt>
  408fdc:	ldur	x0, [x29, #-32]
  408fe0:	ldur	x1, [x29, #-16]
  408fe4:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  408fe8:	ldur	x1, [x29, #-16]
  408fec:	mov	w0, #0xa                   	// #10
  408ff0:	bl	401940 <putc@plt>
  408ff4:	b	40902c <sqrt@plt+0x736c>
  408ff8:	ldur	x0, [x29, #-16]
  408ffc:	ldur	w2, [x29, #-20]
  409000:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  409004:	add	x1, x1, #0x68b
  409008:	bl	401910 <fprintf@plt>
  40900c:	ldur	x8, [x29, #-32]
  409010:	ldur	x1, [x29, #-16]
  409014:	mov	x0, x8
  409018:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40901c:	ldur	x1, [x29, #-16]
  409020:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  409024:	add	x0, x0, #0x694
  409028:	bl	401890 <fputs@plt>
  40902c:	ldur	w8, [x29, #-20]
  409030:	cmp	w8, #0x50
  409034:	b.ne	4090e0 <sqrt@plt+0x7420>  // b.any
  409038:	stur	wzr, [x29, #-52]
  40903c:	ldur	x0, [x29, #-32]
  409040:	bl	4050d0 <sqrt@plt+0x3410>
  409044:	stur	x0, [x29, #-64]
  409048:	ldur	x0, [x29, #-32]
  40904c:	bl	4050d0 <sqrt@plt+0x3410>
  409050:	ldur	x8, [x29, #-32]
  409054:	str	x0, [sp, #48]
  409058:	mov	x0, x8
  40905c:	bl	4050e8 <sqrt@plt+0x3428>
  409060:	mov	w1, w0
  409064:	sxtw	x8, w1
  409068:	ldr	x9, [sp, #48]
  40906c:	add	x8, x9, x8
  409070:	stur	x8, [x29, #-72]
  409074:	sub	x0, x29, #0x40
  409078:	ldur	x8, [x29, #-64]
  40907c:	stur	x8, [x29, #-80]
  409080:	ldur	x1, [x29, #-72]
  409084:	bl	40e3d4 <sqrt@plt+0xc714>
  409088:	cbnz	w0, 409090 <sqrt@plt+0x73d0>
  40908c:	b	4090c8 <sqrt@plt+0x7408>
  409090:	ldur	x0, [x29, #-80]
  409094:	ldur	x1, [x29, #-64]
  409098:	bl	40e9e8 <sqrt@plt+0xcd28>
  40909c:	stur	x0, [x29, #-88]
  4090a0:	ldur	x0, [x29, #-88]
  4090a4:	bl	409e9c <sqrt@plt+0x81dc>
  4090a8:	cbnz	w0, 4090b8 <sqrt@plt+0x73f8>
  4090ac:	ldur	x0, [x29, #-88]
  4090b0:	bl	409f08 <sqrt@plt+0x8248>
  4090b4:	cbz	w0, 4090c4 <sqrt@plt+0x7404>
  4090b8:	mov	w8, #0x1                   	// #1
  4090bc:	stur	w8, [x29, #-52]
  4090c0:	b	4090c8 <sqrt@plt+0x7408>
  4090c4:	b	409074 <sqrt@plt+0x73b4>
  4090c8:	ldur	x0, [x29, #-16]
  4090cc:	ldur	w2, [x29, #-52]
  4090d0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4090d4:	add	x1, x1, #0x698
  4090d8:	bl	401910 <fprintf@plt>
  4090dc:	b	409100 <sqrt@plt+0x7440>
  4090e0:	ldur	w8, [x29, #-20]
  4090e4:	cmp	w8, #0x45
  4090e8:	b.ne	409100 <sqrt@plt+0x7440>  // b.any
  4090ec:	ldur	x0, [x29, #-16]
  4090f0:	ldur	w2, [x29, #-48]
  4090f4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4090f8:	add	x1, x1, #0x6a3
  4090fc:	bl	401910 <fprintf@plt>
  409100:	ldur	w8, [x29, #-20]
  409104:	add	w8, w8, #0x1
  409108:	stur	w8, [x29, #-20]
  40910c:	b	408d58 <sqrt@plt+0x7098>
  409110:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  409114:	add	x8, x8, #0x6ae
  409118:	stur	x8, [x29, #-96]
  40911c:	ldur	x8, [x29, #-96]
  409120:	ldrb	w9, [x8]
  409124:	cbz	w9, 4091f4 <sqrt@plt+0x7534>
  409128:	ldr	x8, [sp, #72]
  40912c:	add	x9, x8, #0x34
  409130:	ldur	x10, [x29, #-96]
  409134:	ldrb	w11, [x10]
  409138:	mov	w10, w11
  40913c:	ldrb	w11, [x9, x10]
  409140:	stur	w11, [x29, #-100]
  409144:	ldur	w11, [x29, #-100]
  409148:	cmp	w11, #0xff
  40914c:	b.eq	4091e4 <sqrt@plt+0x7524>  // b.none
  409150:	ldr	x8, [sp, #72]
  409154:	ldr	x9, [x8, #40]
  409158:	ldursw	x10, [x29, #-100]
  40915c:	mov	x11, #0x10                  	// #16
  409160:	mul	x10, x11, x10
  409164:	add	x9, x9, x10
  409168:	str	x9, [sp, #112]
  40916c:	ldur	x0, [x29, #-16]
  409170:	ldur	x9, [x29, #-96]
  409174:	ldrb	w2, [x9]
  409178:	ldr	x9, [sp, #112]
  40917c:	str	x0, [sp, #40]
  409180:	mov	x0, x9
  409184:	str	w2, [sp, #36]
  409188:	bl	4050d0 <sqrt@plt+0x3410>
  40918c:	ldr	x8, [sp, #112]
  409190:	str	x0, [sp, #24]
  409194:	mov	x0, x8
  409198:	bl	4050d0 <sqrt@plt+0x3410>
  40919c:	ldr	x8, [sp, #112]
  4091a0:	str	x0, [sp, #16]
  4091a4:	mov	x0, x8
  4091a8:	bl	4050e8 <sqrt@plt+0x3428>
  4091ac:	mov	w1, w0
  4091b0:	sxtw	x8, w1
  4091b4:	ldr	x9, [sp, #16]
  4091b8:	add	x1, x9, x8
  4091bc:	ldr	x0, [sp, #24]
  4091c0:	bl	408c40 <sqrt@plt+0x6f80>
  4091c4:	ldr	x8, [sp, #40]
  4091c8:	str	w0, [sp, #12]
  4091cc:	mov	x0, x8
  4091d0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4091d4:	add	x1, x1, #0x6b2
  4091d8:	ldr	w2, [sp, #36]
  4091dc:	ldr	w3, [sp, #12]
  4091e0:	bl	401910 <fprintf@plt>
  4091e4:	ldur	x8, [x29, #-96]
  4091e8:	add	x8, x8, #0x1
  4091ec:	stur	x8, [x29, #-96]
  4091f0:	b	40911c <sqrt@plt+0x745c>
  4091f4:	ldr	x0, [sp, #72]
  4091f8:	bl	4092e8 <sqrt@plt+0x7628>
  4091fc:	str	w0, [sp, #108]
  409200:	ldur	x0, [x29, #-16]
  409204:	ldr	w2, [sp, #108]
  409208:	ldrsw	x8, [sp, #108]
  40920c:	mov	x9, #0x8                   	// #8
  409210:	mul	x8, x9, x8
  409214:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  409218:	add	x9, x9, #0x698
  40921c:	add	x8, x9, x8
  409220:	ldr	x3, [x8]
  409224:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  409228:	add	x1, x1, #0x6be
  40922c:	bl	401910 <fprintf@plt>
  409230:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  409234:	add	x8, x8, #0xa88
  409238:	mov	x0, x8
  40923c:	bl	4050e8 <sqrt@plt+0x3428>
  409240:	cmp	w0, #0x0
  409244:	cset	w10, le
  409248:	tbnz	w10, #0, 4092dc <sqrt@plt+0x761c>
  40924c:	ldr	x8, [sp, #96]
  409250:	ldr	w9, [x8]
  409254:	cmp	w9, #0x0
  409258:	cset	w9, lt  // lt = tstop
  40925c:	tbnz	w9, #0, 4092dc <sqrt@plt+0x761c>
  409260:	ldr	x8, [sp, #72]
  409264:	add	x9, x8, #0x34
  409268:	ldr	x10, [sp, #96]
  40926c:	ldrsw	x11, [x10]
  409270:	ldrb	w12, [x9, x11]
  409274:	cmp	w12, #0xff
  409278:	b.eq	4092dc <sqrt@plt+0x761c>  // b.none
  40927c:	ldur	x1, [x29, #-16]
  409280:	mov	w0, #0x2e                  	// #46
  409284:	bl	401940 <putc@plt>
  409288:	ldur	x1, [x29, #-16]
  40928c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  409290:	add	x8, x8, #0xa88
  409294:	mov	x0, x8
  409298:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40929c:	ldur	x1, [x29, #-16]
  4092a0:	mov	w0, #0xa                   	// #10
  4092a4:	bl	401940 <putc@plt>
  4092a8:	ldr	x8, [sp, #72]
  4092ac:	ldr	x9, [x8, #40]
  4092b0:	add	x10, x8, #0x34
  4092b4:	ldr	x11, [sp, #96]
  4092b8:	ldrsw	x12, [x11]
  4092bc:	ldrb	w13, [x10, x12]
  4092c0:	mov	w10, w13
  4092c4:	mov	x12, #0x10                  	// #16
  4092c8:	mul	x10, x12, x10
  4092cc:	add	x9, x9, x10
  4092d0:	ldur	x1, [x29, #-16]
  4092d4:	mov	x0, x9
  4092d8:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  4092dc:	ldp	x29, x30, [sp, #224]
  4092e0:	add	sp, sp, #0xf0
  4092e4:	ret
  4092e8:	sub	sp, sp, #0x30
  4092ec:	stp	x29, x30, [sp, #32]
  4092f0:	add	x29, sp, #0x20
  4092f4:	str	x0, [sp, #16]
  4092f8:	ldr	x8, [sp, #16]
  4092fc:	mov	x0, x8
  409300:	mov	w1, #0x4a                  	// #74
  409304:	str	x8, [sp, #8]
  409308:	bl	407e94 <sqrt@plt+0x61d4>
  40930c:	cbz	w0, 40931c <sqrt@plt+0x765c>
  409310:	mov	w8, #0x1                   	// #1
  409314:	stur	w8, [x29, #-4]
  409318:	b	4093ac <sqrt@plt+0x76ec>
  40931c:	ldr	x0, [sp, #8]
  409320:	mov	w1, #0x42                  	// #66
  409324:	bl	407e94 <sqrt@plt+0x61d4>
  409328:	cbz	w0, 409338 <sqrt@plt+0x7678>
  40932c:	mov	w8, #0x3                   	// #3
  409330:	stur	w8, [x29, #-4]
  409334:	b	4093ac <sqrt@plt+0x76ec>
  409338:	ldr	x0, [sp, #8]
  40933c:	mov	w1, #0x47                  	// #71
  409340:	bl	407e94 <sqrt@plt+0x61d4>
  409344:	cbz	w0, 409354 <sqrt@plt+0x7694>
  409348:	mov	w8, #0x4                   	// #4
  40934c:	stur	w8, [x29, #-4]
  409350:	b	4093ac <sqrt@plt+0x76ec>
  409354:	ldr	x0, [sp, #8]
  409358:	mov	w1, #0x52                  	// #82
  40935c:	bl	407e94 <sqrt@plt+0x61d4>
  409360:	cbz	w0, 409370 <sqrt@plt+0x76b0>
  409364:	mov	w8, #0x4                   	// #4
  409368:	stur	w8, [x29, #-4]
  40936c:	b	4093ac <sqrt@plt+0x76ec>
  409370:	ldr	x0, [sp, #8]
  409374:	mov	w1, #0x49                  	// #73
  409378:	bl	407e94 <sqrt@plt+0x61d4>
  40937c:	cbz	w0, 40938c <sqrt@plt+0x76cc>
  409380:	mov	w8, #0x2                   	// #2
  409384:	stur	w8, [x29, #-4]
  409388:	b	4093ac <sqrt@plt+0x76ec>
  40938c:	ldr	x0, [sp, #8]
  409390:	mov	w1, #0x4d                  	// #77
  409394:	bl	407e94 <sqrt@plt+0x61d4>
  409398:	cbz	w0, 4093a8 <sqrt@plt+0x76e8>
  40939c:	mov	w8, #0x5                   	// #5
  4093a0:	stur	w8, [x29, #-4]
  4093a4:	b	4093ac <sqrt@plt+0x76ec>
  4093a8:	stur	wzr, [x29, #-4]
  4093ac:	ldur	w0, [x29, #-4]
  4093b0:	ldp	x29, x30, [sp, #32]
  4093b4:	add	sp, sp, #0x30
  4093b8:	ret
  4093bc:	sub	sp, sp, #0x30
  4093c0:	stp	x29, x30, [sp, #32]
  4093c4:	add	x29, sp, #0x20
  4093c8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  4093cc:	add	x8, x8, #0x6c9
  4093d0:	mov	w9, #0xa                   	// #10
  4093d4:	stur	x0, [x29, #-8]
  4093d8:	str	x1, [sp, #16]
  4093dc:	ldur	x10, [x29, #-8]
  4093e0:	ldr	x1, [sp, #16]
  4093e4:	mov	x0, x8
  4093e8:	str	w9, [sp, #12]
  4093ec:	str	x10, [sp]
  4093f0:	bl	401890 <fputs@plt>
  4093f4:	ldr	x8, [sp]
  4093f8:	add	x10, x8, #0x10
  4093fc:	ldr	x1, [sp, #16]
  409400:	mov	x0, x10
  409404:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  409408:	ldr	x1, [sp, #16]
  40940c:	ldr	w0, [sp, #12]
  409410:	bl	401940 <putc@plt>
  409414:	ldp	x29, x30, [sp, #32]
  409418:	add	sp, sp, #0x30
  40941c:	ret
  409420:	sub	sp, sp, #0x50
  409424:	stp	x29, x30, [sp, #64]
  409428:	add	x29, sp, #0x40
  40942c:	stur	x0, [x29, #-16]
  409430:	stur	x1, [x29, #-24]
  409434:	ldur	x8, [x29, #-16]
  409438:	ldrb	w9, [x8, #120]
  40943c:	cmp	w9, #0xff
  409440:	str	x8, [sp, #8]
  409444:	b.eq	4094b0 <sqrt@plt+0x77f0>  // b.none
  409448:	ldr	x8, [sp, #8]
  40944c:	ldr	x9, [x8, #40]
  409450:	ldrb	w10, [x8, #120]
  409454:	mov	w11, w10
  409458:	mov	x12, #0x10                  	// #16
  40945c:	mul	x11, x12, x11
  409460:	add	x9, x9, x11
  409464:	str	x9, [sp, #32]
  409468:	ldr	x0, [sp, #32]
  40946c:	bl	4050d0 <sqrt@plt+0x3410>
  409470:	str	x0, [sp, #24]
  409474:	ldr	x8, [sp, #24]
  409478:	ldr	x0, [sp, #32]
  40947c:	str	x8, [sp]
  409480:	bl	4050e8 <sqrt@plt+0x3428>
  409484:	mov	w1, w0
  409488:	sxtw	x8, w1
  40948c:	ldr	x9, [sp]
  409490:	add	x8, x9, x8
  409494:	str	x8, [sp, #16]
  409498:	ldr	x0, [sp, #24]
  40949c:	ldr	x1, [sp, #16]
  4094a0:	ldur	x2, [x29, #-24]
  4094a4:	bl	4073b8 <sqrt@plt+0x56f8>
  4094a8:	stur	x0, [x29, #-8]
  4094ac:	b	4094b8 <sqrt@plt+0x77f8>
  4094b0:	mov	x8, xzr
  4094b4:	stur	x8, [x29, #-8]
  4094b8:	ldur	x0, [x29, #-8]
  4094bc:	ldp	x29, x30, [sp, #64]
  4094c0:	add	sp, sp, #0x50
  4094c4:	ret
  4094c8:	sub	sp, sp, #0x50
  4094cc:	stp	x29, x30, [sp, #64]
  4094d0:	add	x29, sp, #0x40
  4094d4:	stur	x0, [x29, #-16]
  4094d8:	sturb	w1, [x29, #-17]
  4094dc:	str	x2, [sp, #32]
  4094e0:	ldur	x8, [x29, #-16]
  4094e4:	add	x9, x8, #0x34
  4094e8:	ldurb	w10, [x29, #-17]
  4094ec:	mov	w11, w10
  4094f0:	ldrb	w10, [x9, x11]
  4094f4:	cmp	w10, #0xff
  4094f8:	str	x8, [sp, #8]
  4094fc:	b.eq	40956c <sqrt@plt+0x78ac>  // b.none
  409500:	ldr	x8, [sp, #8]
  409504:	ldr	x9, [x8, #40]
  409508:	add	x10, x8, #0x34
  40950c:	ldurb	w11, [x29, #-17]
  409510:	mov	w12, w11
  409514:	ldrb	w11, [x10, x12]
  409518:	mov	w10, w11
  40951c:	mov	x12, #0x10                  	// #16
  409520:	mul	x10, x12, x10
  409524:	add	x9, x9, x10
  409528:	str	x9, [sp, #24]
  40952c:	ldr	x0, [sp, #24]
  409530:	bl	4050d0 <sqrt@plt+0x3410>
  409534:	str	x0, [sp, #16]
  409538:	ldr	x8, [sp, #16]
  40953c:	ldr	x0, [sp, #24]
  409540:	str	x8, [sp]
  409544:	bl	4050e8 <sqrt@plt+0x3428>
  409548:	mov	w1, w0
  40954c:	sxtw	x8, w1
  409550:	ldr	x9, [sp]
  409554:	add	x8, x9, x8
  409558:	ldr	x10, [sp, #32]
  40955c:	str	x8, [x10]
  409560:	ldr	x8, [sp, #16]
  409564:	stur	x8, [x29, #-8]
  409568:	b	409574 <sqrt@plt+0x78b4>
  40956c:	mov	x8, xzr
  409570:	stur	x8, [x29, #-8]
  409574:	ldur	x0, [x29, #-8]
  409578:	ldp	x29, x30, [sp, #64]
  40957c:	add	sp, sp, #0x50
  409580:	ret
  409584:	sub	sp, sp, #0x20
  409588:	stp	x29, x30, [sp, #16]
  40958c:	add	x29, sp, #0x10
  409590:	str	x0, [sp, #8]
  409594:	str	x1, [sp]
  409598:	ldr	x0, [sp, #8]
  40959c:	ldr	x2, [sp]
  4095a0:	mov	w1, #0x44                  	// #68
  4095a4:	bl	4094c8 <sqrt@plt+0x7808>
  4095a8:	ldp	x29, x30, [sp, #16]
  4095ac:	add	sp, sp, #0x20
  4095b0:	ret
  4095b4:	sub	sp, sp, #0x40
  4095b8:	stp	x29, x30, [sp, #48]
  4095bc:	add	x29, sp, #0x30
  4095c0:	stur	w0, [x29, #-12]
  4095c4:	str	x1, [sp, #24]
  4095c8:	str	x2, [sp, #16]
  4095cc:	ldur	w8, [x29, #-12]
  4095d0:	subs	w8, w8, #0x1
  4095d4:	stur	w8, [x29, #-12]
  4095d8:	cmp	w8, #0x0
  4095dc:	cset	w8, lt  // lt = tstop
  4095e0:	tbnz	w8, #0, 40962c <sqrt@plt+0x796c>
  4095e4:	ldr	x0, [sp, #24]
  4095e8:	ldr	x8, [sp, #16]
  4095ec:	ldr	x8, [x8]
  4095f0:	ldr	x9, [sp, #24]
  4095f4:	subs	x2, x8, x9
  4095f8:	mov	w10, wzr
  4095fc:	mov	w1, w10
  409600:	bl	401a60 <memchr@plt>
  409604:	str	x0, [sp, #24]
  409608:	ldr	x8, [sp, #24]
  40960c:	cbnz	x8, 40961c <sqrt@plt+0x795c>
  409610:	mov	x8, xzr
  409614:	stur	x8, [x29, #-8]
  409618:	b	40966c <sqrt@plt+0x79ac>
  40961c:	ldr	x8, [sp, #24]
  409620:	add	x8, x8, #0x1
  409624:	str	x8, [sp, #24]
  409628:	b	4095cc <sqrt@plt+0x790c>
  40962c:	ldr	x0, [sp, #24]
  409630:	ldr	x8, [sp, #16]
  409634:	ldr	x8, [x8]
  409638:	ldr	x9, [sp, #24]
  40963c:	subs	x2, x8, x9
  409640:	mov	w10, wzr
  409644:	mov	w1, w10
  409648:	bl	401a60 <memchr@plt>
  40964c:	str	x0, [sp, #8]
  409650:	ldr	x8, [sp, #8]
  409654:	cbz	x8, 409664 <sqrt@plt+0x79a4>
  409658:	ldr	x8, [sp, #8]
  40965c:	ldr	x9, [sp, #16]
  409660:	str	x8, [x9]
  409664:	ldr	x8, [sp, #24]
  409668:	stur	x8, [x29, #-8]
  40966c:	ldur	x0, [x29, #-8]
  409670:	ldp	x29, x30, [sp, #48]
  409674:	add	sp, sp, #0x40
  409678:	ret
  40967c:	sub	sp, sp, #0x50
  409680:	stp	x29, x30, [sp, #64]
  409684:	add	x29, sp, #0x40
  409688:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40968c:	add	x8, x8, #0x690
  409690:	stur	x0, [x29, #-16]
  409694:	stur	w1, [x29, #-20]
  409698:	str	x2, [sp, #32]
  40969c:	ldur	x0, [x29, #-16]
  4096a0:	ldr	x8, [x8]
  4096a4:	str	x8, [sp, #24]
  4096a8:	str	x0, [sp, #8]
  4096ac:	ldr	x8, [sp, #24]
  4096b0:	ldrb	w9, [x8]
  4096b4:	cbz	w9, 409738 <sqrt@plt+0x7a78>
  4096b8:	ldr	x8, [sp, #24]
  4096bc:	ldrb	w1, [x8]
  4096c0:	ldr	x2, [sp, #32]
  4096c4:	ldr	x0, [sp, #8]
  4096c8:	bl	4094c8 <sqrt@plt+0x7808>
  4096cc:	str	x0, [sp, #16]
  4096d0:	ldr	x8, [sp, #16]
  4096d4:	cbz	x8, 409728 <sqrt@plt+0x7a68>
  4096d8:	ldr	x8, [sp, #24]
  4096dc:	ldrb	w1, [x8]
  4096e0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  4096e4:	add	x0, x0, #0x613
  4096e8:	bl	4019c0 <strchr@plt>
  4096ec:	cbz	x0, 409708 <sqrt@plt+0x7a48>
  4096f0:	ldur	w0, [x29, #-20]
  4096f4:	ldr	x1, [sp, #16]
  4096f8:	ldr	x2, [sp, #32]
  4096fc:	bl	4095b4 <sqrt@plt+0x78f4>
  409700:	stur	x0, [x29, #-8]
  409704:	b	409740 <sqrt@plt+0x7a80>
  409708:	ldur	w8, [x29, #-20]
  40970c:	cbnz	w8, 40971c <sqrt@plt+0x7a5c>
  409710:	ldr	x8, [sp, #16]
  409714:	stur	x8, [x29, #-8]
  409718:	b	409740 <sqrt@plt+0x7a80>
  40971c:	mov	x8, xzr
  409720:	stur	x8, [x29, #-8]
  409724:	b	409740 <sqrt@plt+0x7a80>
  409728:	ldr	x8, [sp, #24]
  40972c:	add	x8, x8, #0x1
  409730:	str	x8, [sp, #24]
  409734:	b	4096ac <sqrt@plt+0x79ec>
  409738:	mov	x8, xzr
  40973c:	stur	x8, [x29, #-8]
  409740:	ldur	x0, [x29, #-8]
  409744:	ldp	x29, x30, [sp, #64]
  409748:	add	sp, sp, #0x50
  40974c:	ret
  409750:	sub	sp, sp, #0x50
  409754:	stp	x29, x30, [sp, #64]
  409758:	add	x29, sp, #0x40
  40975c:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  409760:	add	x8, x8, #0x690
  409764:	stur	x0, [x29, #-16]
  409768:	stur	w1, [x29, #-20]
  40976c:	str	x2, [sp, #32]
  409770:	ldur	x0, [x29, #-16]
  409774:	ldr	x8, [x8]
  409778:	str	x8, [sp, #24]
  40977c:	str	x0, [sp, #8]
  409780:	ldr	x8, [sp, #24]
  409784:	ldrb	w9, [x8]
  409788:	cbz	w9, 409834 <sqrt@plt+0x7b74>
  40978c:	ldr	x8, [sp, #24]
  409790:	ldrb	w1, [x8]
  409794:	ldr	x2, [sp, #32]
  409798:	ldr	x0, [sp, #8]
  40979c:	bl	4094c8 <sqrt@plt+0x7808>
  4097a0:	str	x0, [sp, #16]
  4097a4:	ldr	x8, [sp, #16]
  4097a8:	cbz	x8, 409824 <sqrt@plt+0x7b64>
  4097ac:	ldr	x8, [sp, #24]
  4097b0:	ldrb	w1, [x8]
  4097b4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  4097b8:	add	x0, x0, #0x613
  4097bc:	bl	4019c0 <strchr@plt>
  4097c0:	cbz	x0, 4097ec <sqrt@plt+0x7b2c>
  4097c4:	ldur	w0, [x29, #-20]
  4097c8:	ldr	x1, [sp, #16]
  4097cc:	ldr	x2, [sp, #32]
  4097d0:	bl	4095b4 <sqrt@plt+0x78f4>
  4097d4:	str	x0, [sp, #16]
  4097d8:	ldr	x8, [sp, #16]
  4097dc:	cbnz	x8, 4097ec <sqrt@plt+0x7b2c>
  4097e0:	mov	x8, xzr
  4097e4:	stur	x8, [x29, #-8]
  4097e8:	b	40983c <sqrt@plt+0x7b7c>
  4097ec:	ldr	x8, [sp, #24]
  4097f0:	ldrb	w9, [x8]
  4097f4:	cmp	w9, #0x41
  4097f8:	b.ne	409818 <sqrt@plt+0x7b58>  // b.any
  4097fc:	ldr	x0, [sp, #16]
  409800:	ldr	x8, [sp, #32]
  409804:	ldr	x1, [x8]
  409808:	ldr	x2, [sp, #32]
  40980c:	bl	40711c <sqrt@plt+0x545c>
  409810:	stur	x0, [x29, #-8]
  409814:	b	40983c <sqrt@plt+0x7b7c>
  409818:	ldr	x8, [sp, #16]
  40981c:	stur	x8, [x29, #-8]
  409820:	b	40983c <sqrt@plt+0x7b7c>
  409824:	ldr	x8, [sp, #24]
  409828:	add	x8, x8, #0x1
  40982c:	str	x8, [sp, #24]
  409830:	b	409780 <sqrt@plt+0x7ac0>
  409834:	mov	x8, xzr
  409838:	stur	x8, [x29, #-8]
  40983c:	ldur	x0, [x29, #-8]
  409840:	ldp	x29, x30, [sp, #64]
  409844:	add	sp, sp, #0x50
  409848:	ret
  40984c:	sub	sp, sp, #0x30
  409850:	stp	x29, x30, [sp, #32]
  409854:	add	x29, sp, #0x20
  409858:	stur	x0, [x29, #-8]
  40985c:	str	x1, [sp, #16]
  409860:	ldur	x8, [x29, #-8]
  409864:	ldr	x0, [sp, #16]
  409868:	str	x8, [sp, #8]
  40986c:	bl	4050e8 <sqrt@plt+0x3428>
  409870:	cbnz	w0, 409884 <sqrt@plt+0x7bc4>
  409874:	ldr	x0, [sp, #8]
  409878:	mov	w1, #0x44                  	// #68
  40987c:	bl	406734 <sqrt@plt+0x4a74>
  409880:	b	409894 <sqrt@plt+0x7bd4>
  409884:	ldr	x2, [sp, #16]
  409888:	ldr	x0, [sp, #8]
  40988c:	mov	w1, #0x44                  	// #68
  409890:	bl	40630c <sqrt@plt+0x464c>
  409894:	ldp	x29, x30, [sp, #32]
  409898:	add	sp, sp, #0x30
  40989c:	ret
  4098a0:	sub	sp, sp, #0x50
  4098a4:	stp	x29, x30, [sp, #64]
  4098a8:	add	x29, sp, #0x40
  4098ac:	add	x8, sp, #0x20
  4098b0:	add	x9, sp, #0x10
  4098b4:	stur	x0, [x29, #-16]
  4098b8:	stur	x1, [x29, #-24]
  4098bc:	ldur	x0, [x29, #-16]
  4098c0:	mov	x1, x8
  4098c4:	str	x9, [sp]
  4098c8:	bl	409420 <sqrt@plt+0x7760>
  4098cc:	str	x0, [sp, #24]
  4098d0:	ldur	x0, [x29, #-24]
  4098d4:	ldr	x1, [sp]
  4098d8:	bl	409420 <sqrt@plt+0x7760>
  4098dc:	str	x0, [sp, #8]
  4098e0:	ldr	x8, [sp, #24]
  4098e4:	cbnz	x8, 40990c <sqrt@plt+0x7c4c>
  4098e8:	ldr	x8, [sp, #8]
  4098ec:	cbnz	x8, 409904 <sqrt@plt+0x7c44>
  4098f0:	ldur	x0, [x29, #-16]
  4098f4:	ldur	x1, [x29, #-24]
  4098f8:	bl	40997c <sqrt@plt+0x7cbc>
  4098fc:	stur	w0, [x29, #-4]
  409900:	b	40996c <sqrt@plt+0x7cac>
  409904:	stur	wzr, [x29, #-4]
  409908:	b	40996c <sqrt@plt+0x7cac>
  40990c:	ldr	x8, [sp, #8]
  409910:	cbnz	x8, 40991c <sqrt@plt+0x7c5c>
  409914:	stur	wzr, [x29, #-4]
  409918:	b	40996c <sqrt@plt+0x7cac>
  40991c:	ldr	x8, [sp, #32]
  409920:	ldr	x9, [sp, #24]
  409924:	subs	x8, x8, x9
  409928:	ldr	x9, [sp, #16]
  40992c:	ldr	x10, [sp, #8]
  409930:	subs	x9, x9, x10
  409934:	cmp	x8, x9
  409938:	b.eq	409944 <sqrt@plt+0x7c84>  // b.none
  40993c:	stur	wzr, [x29, #-4]
  409940:	b	40996c <sqrt@plt+0x7cac>
  409944:	ldr	x0, [sp, #24]
  409948:	ldr	x1, [sp, #8]
  40994c:	ldr	x8, [sp, #32]
  409950:	ldr	x9, [sp, #24]
  409954:	subs	x2, x8, x9
  409958:	bl	401990 <memcmp@plt>
  40995c:	cmp	w0, #0x0
  409960:	cset	w10, eq  // eq = none
  409964:	and	w10, w10, #0x1
  409968:	stur	w10, [x29, #-4]
  40996c:	ldur	w0, [x29, #-4]
  409970:	ldp	x29, x30, [sp, #64]
  409974:	add	sp, sp, #0x50
  409978:	ret
  40997c:	sub	sp, sp, #0x50
  409980:	stp	x29, x30, [sp, #64]
  409984:	add	x29, sp, #0x40
  409988:	add	x8, sp, #0x20
  40998c:	add	x9, sp, #0x10
  409990:	stur	x0, [x29, #-16]
  409994:	stur	x1, [x29, #-24]
  409998:	ldur	x0, [x29, #-16]
  40999c:	mov	x1, x8
  4099a0:	str	x9, [sp]
  4099a4:	bl	409584 <sqrt@plt+0x78c4>
  4099a8:	str	x0, [sp, #24]
  4099ac:	ldur	x0, [x29, #-24]
  4099b0:	ldr	x1, [sp]
  4099b4:	bl	409584 <sqrt@plt+0x78c4>
  4099b8:	str	x0, [sp, #8]
  4099bc:	ldr	x8, [sp, #24]
  4099c0:	cbnz	x8, 4099dc <sqrt@plt+0x7d1c>
  4099c4:	ldr	x8, [sp, #8]
  4099c8:	cmp	x8, #0x0
  4099cc:	cset	w9, eq  // eq = none
  4099d0:	and	w9, w9, #0x1
  4099d4:	stur	w9, [x29, #-4]
  4099d8:	b	409a3c <sqrt@plt+0x7d7c>
  4099dc:	ldr	x8, [sp, #8]
  4099e0:	cbnz	x8, 4099ec <sqrt@plt+0x7d2c>
  4099e4:	stur	wzr, [x29, #-4]
  4099e8:	b	409a3c <sqrt@plt+0x7d7c>
  4099ec:	ldr	x8, [sp, #32]
  4099f0:	ldr	x9, [sp, #24]
  4099f4:	subs	x8, x8, x9
  4099f8:	ldr	x9, [sp, #16]
  4099fc:	ldr	x10, [sp, #8]
  409a00:	subs	x9, x9, x10
  409a04:	cmp	x8, x9
  409a08:	b.eq	409a14 <sqrt@plt+0x7d54>  // b.none
  409a0c:	stur	wzr, [x29, #-4]
  409a10:	b	409a3c <sqrt@plt+0x7d7c>
  409a14:	ldr	x0, [sp, #24]
  409a18:	ldr	x1, [sp, #8]
  409a1c:	ldr	x8, [sp, #32]
  409a20:	ldr	x9, [sp, #24]
  409a24:	subs	x2, x8, x9
  409a28:	bl	401990 <memcmp@plt>
  409a2c:	cmp	w0, #0x0
  409a30:	cset	w10, eq  // eq = none
  409a34:	and	w10, w10, #0x1
  409a38:	stur	w10, [x29, #-4]
  409a3c:	ldur	w0, [x29, #-4]
  409a40:	ldp	x29, x30, [sp, #64]
  409a44:	add	sp, sp, #0x50
  409a48:	ret
  409a4c:	sub	sp, sp, #0x60
  409a50:	stp	x29, x30, [sp, #80]
  409a54:	add	x29, sp, #0x50
  409a58:	stur	x0, [x29, #-16]
  409a5c:	stur	w1, [x29, #-20]
  409a60:	stur	w2, [x29, #-24]
  409a64:	stur	w3, [x29, #-28]
  409a68:	str	x4, [sp, #40]
  409a6c:	ldur	x8, [x29, #-16]
  409a70:	add	x0, x8, #0x10
  409a74:	str	x8, [sp, #8]
  409a78:	bl	4050d0 <sqrt@plt+0x3410>
  409a7c:	str	x0, [sp, #32]
  409a80:	ldr	x8, [sp, #32]
  409a84:	ldr	x9, [sp, #8]
  409a88:	add	x0, x9, #0x10
  409a8c:	str	x8, [sp]
  409a90:	bl	4050e8 <sqrt@plt+0x3428>
  409a94:	mov	w4, w0
  409a98:	sxtw	x8, w4
  409a9c:	ldr	x9, [sp]
  409aa0:	add	x8, x9, x8
  409aa4:	str	x8, [sp, #24]
  409aa8:	ldur	w10, [x29, #-20]
  409aac:	cmp	w10, #0x0
  409ab0:	cset	w10, ge  // ge = tcont
  409ab4:	tbnz	w10, #0, 409ad0 <sqrt@plt+0x7e10>
  409ab8:	ldr	x8, [sp, #24]
  409abc:	ldr	x9, [sp, #40]
  409ac0:	str	x8, [x9]
  409ac4:	ldr	x8, [sp, #32]
  409ac8:	stur	x8, [x29, #-8]
  409acc:	b	409cc0 <sqrt@plt+0x8000>
  409ad0:	ldur	w8, [x29, #-20]
  409ad4:	subs	w8, w8, #0x1
  409ad8:	stur	w8, [x29, #-20]
  409adc:	cmp	w8, #0x0
  409ae0:	cset	w8, lt  // lt = tstop
  409ae4:	tbnz	w8, #0, 409b28 <sqrt@plt+0x7e68>
  409ae8:	ldr	x0, [sp, #32]
  409aec:	ldr	x8, [sp, #24]
  409af0:	ldr	x9, [sp, #32]
  409af4:	subs	x2, x8, x9
  409af8:	mov	w1, #0x1                   	// #1
  409afc:	bl	401a60 <memchr@plt>
  409b00:	str	x0, [sp, #32]
  409b04:	ldr	x8, [sp, #32]
  409b08:	cbnz	x8, 409b18 <sqrt@plt+0x7e58>
  409b0c:	mov	x8, xzr
  409b10:	stur	x8, [x29, #-8]
  409b14:	b	409cc0 <sqrt@plt+0x8000>
  409b18:	ldr	x8, [sp, #32]
  409b1c:	add	x8, x8, #0x1
  409b20:	str	x8, [sp, #32]
  409b24:	b	409ad0 <sqrt@plt+0x7e10>
  409b28:	ldr	x0, [sp, #32]
  409b2c:	ldr	x8, [sp, #24]
  409b30:	ldr	x9, [sp, #32]
  409b34:	subs	x2, x8, x9
  409b38:	mov	w1, #0x1                   	// #1
  409b3c:	bl	401a60 <memchr@plt>
  409b40:	str	x0, [sp, #16]
  409b44:	ldr	x8, [sp, #16]
  409b48:	cbz	x8, 409b54 <sqrt@plt+0x7e94>
  409b4c:	ldr	x8, [sp, #16]
  409b50:	str	x8, [sp, #24]
  409b54:	ldur	w8, [x29, #-24]
  409b58:	cmp	w8, #0x0
  409b5c:	cset	w8, ge  // ge = tcont
  409b60:	tbnz	w8, #0, 409b7c <sqrt@plt+0x7ebc>
  409b64:	ldr	x8, [sp, #24]
  409b68:	ldr	x9, [sp, #40]
  409b6c:	str	x8, [x9]
  409b70:	ldr	x8, [sp, #32]
  409b74:	stur	x8, [x29, #-8]
  409b78:	b	409cc0 <sqrt@plt+0x8000>
  409b7c:	ldur	w8, [x29, #-24]
  409b80:	subs	w8, w8, #0x1
  409b84:	stur	w8, [x29, #-24]
  409b88:	cmp	w8, #0x0
  409b8c:	cset	w8, lt  // lt = tstop
  409b90:	tbnz	w8, #0, 409bd4 <sqrt@plt+0x7f14>
  409b94:	ldr	x0, [sp, #32]
  409b98:	ldr	x8, [sp, #24]
  409b9c:	ldr	x9, [sp, #32]
  409ba0:	subs	x2, x8, x9
  409ba4:	mov	w1, #0x2                   	// #2
  409ba8:	bl	401a60 <memchr@plt>
  409bac:	str	x0, [sp, #32]
  409bb0:	ldr	x8, [sp, #32]
  409bb4:	cbnz	x8, 409bc4 <sqrt@plt+0x7f04>
  409bb8:	mov	x8, xzr
  409bbc:	stur	x8, [x29, #-8]
  409bc0:	b	409cc0 <sqrt@plt+0x8000>
  409bc4:	ldr	x8, [sp, #32]
  409bc8:	add	x8, x8, #0x1
  409bcc:	str	x8, [sp, #32]
  409bd0:	b	409b7c <sqrt@plt+0x7ebc>
  409bd4:	ldr	x0, [sp, #32]
  409bd8:	ldr	x8, [sp, #24]
  409bdc:	ldr	x9, [sp, #32]
  409be0:	subs	x2, x8, x9
  409be4:	mov	w1, #0x2                   	// #2
  409be8:	bl	401a60 <memchr@plt>
  409bec:	str	x0, [sp, #16]
  409bf0:	ldr	x8, [sp, #16]
  409bf4:	cbz	x8, 409c00 <sqrt@plt+0x7f40>
  409bf8:	ldr	x8, [sp, #16]
  409bfc:	str	x8, [sp, #24]
  409c00:	ldur	w8, [x29, #-28]
  409c04:	cmp	w8, #0x0
  409c08:	cset	w8, ge  // ge = tcont
  409c0c:	tbnz	w8, #0, 409c28 <sqrt@plt+0x7f68>
  409c10:	ldr	x8, [sp, #24]
  409c14:	ldr	x9, [sp, #40]
  409c18:	str	x8, [x9]
  409c1c:	ldr	x8, [sp, #32]
  409c20:	stur	x8, [x29, #-8]
  409c24:	b	409cc0 <sqrt@plt+0x8000>
  409c28:	ldur	w8, [x29, #-28]
  409c2c:	subs	w8, w8, #0x1
  409c30:	stur	w8, [x29, #-28]
  409c34:	cmp	w8, #0x0
  409c38:	cset	w8, lt  // lt = tstop
  409c3c:	tbnz	w8, #0, 409c80 <sqrt@plt+0x7fc0>
  409c40:	ldr	x0, [sp, #32]
  409c44:	ldr	x8, [sp, #24]
  409c48:	ldr	x9, [sp, #32]
  409c4c:	subs	x2, x8, x9
  409c50:	mov	w1, #0x3                   	// #3
  409c54:	bl	401a60 <memchr@plt>
  409c58:	str	x0, [sp, #32]
  409c5c:	ldr	x8, [sp, #32]
  409c60:	cbnz	x8, 409c70 <sqrt@plt+0x7fb0>
  409c64:	mov	x8, xzr
  409c68:	stur	x8, [x29, #-8]
  409c6c:	b	409cc0 <sqrt@plt+0x8000>
  409c70:	ldr	x8, [sp, #32]
  409c74:	add	x8, x8, #0x1
  409c78:	str	x8, [sp, #32]
  409c7c:	b	409c28 <sqrt@plt+0x7f68>
  409c80:	ldr	x0, [sp, #32]
  409c84:	ldr	x8, [sp, #24]
  409c88:	ldr	x9, [sp, #32]
  409c8c:	subs	x2, x8, x9
  409c90:	mov	w1, #0x3                   	// #3
  409c94:	bl	401a60 <memchr@plt>
  409c98:	str	x0, [sp, #16]
  409c9c:	ldr	x8, [sp, #16]
  409ca0:	cbz	x8, 409cac <sqrt@plt+0x7fec>
  409ca4:	ldr	x8, [sp, #16]
  409ca8:	str	x8, [sp, #24]
  409cac:	ldr	x8, [sp, #24]
  409cb0:	ldr	x9, [sp, #40]
  409cb4:	str	x8, [x9]
  409cb8:	ldr	x8, [sp, #32]
  409cbc:	stur	x8, [x29, #-8]
  409cc0:	ldur	x0, [x29, #-8]
  409cc4:	ldp	x29, x30, [sp, #80]
  409cc8:	add	sp, sp, #0x60
  409ccc:	ret
  409cd0:	sub	sp, sp, #0x10
  409cd4:	mov	w8, #0xffffffff            	// #-1
  409cd8:	str	x0, [sp, #8]
  409cdc:	ldr	x9, [sp, #8]
  409ce0:	str	w8, [x9]
  409ce4:	add	sp, sp, #0x10
  409ce8:	ret
  409cec:	sub	sp, sp, #0x10
  409cf0:	mov	w8, #0xffffffff            	// #-1
  409cf4:	str	x0, [sp, #8]
  409cf8:	ldr	x9, [sp, #8]
  409cfc:	str	w8, [x9]
  409d00:	add	sp, sp, #0x10
  409d04:	ret
  409d08:	sub	sp, sp, #0x20
  409d0c:	stp	x29, x30, [sp, #16]
  409d10:	add	x29, sp, #0x10
  409d14:	str	x0, [sp, #8]
  409d18:	ldr	x0, [sp, #8]
  409d1c:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  409d20:	ldp	x29, x30, [sp, #16]
  409d24:	add	sp, sp, #0x20
  409d28:	ret
  409d2c:	sub	sp, sp, #0x20
  409d30:	stp	x29, x30, [sp, #16]
  409d34:	add	x29, sp, #0x10
  409d38:	str	x0, [sp, #8]
  409d3c:	ldr	x0, [sp, #8]
  409d40:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  409d44:	ldp	x29, x30, [sp, #16]
  409d48:	add	sp, sp, #0x20
  409d4c:	ret
  409d50:	sub	sp, sp, #0x10
  409d54:	str	x0, [sp, #8]
  409d58:	ldr	x8, [sp, #8]
  409d5c:	ldr	w9, [x8]
  409d60:	cmp	w9, #0x0
  409d64:	cset	w9, lt  // lt = tstop
  409d68:	and	w0, w9, #0x1
  409d6c:	add	sp, sp, #0x10
  409d70:	ret
  409d74:	sub	sp, sp, #0x10
  409d78:	str	x0, [sp, #8]
  409d7c:	ldr	x8, [sp, #8]
  409d80:	ldr	w9, [x8]
  409d84:	ldr	w10, [x8, #4]
  409d88:	add	w0, w10, w9, lsl #4
  409d8c:	add	sp, sp, #0x10
  409d90:	ret
  409d94:	sub	sp, sp, #0x20
  409d98:	str	x0, [sp, #24]
  409d9c:	str	x1, [sp, #16]
  409da0:	ldr	x8, [sp, #24]
  409da4:	ldr	w9, [x8]
  409da8:	ldr	x8, [sp, #16]
  409dac:	ldr	w10, [x8]
  409db0:	mov	w11, #0x0                   	// #0
  409db4:	cmp	w9, w10
  409db8:	str	w11, [sp, #12]
  409dbc:	b.ne	409ddc <sqrt@plt+0x811c>  // b.any
  409dc0:	ldr	x8, [sp, #24]
  409dc4:	ldr	w9, [x8, #4]
  409dc8:	ldr	x8, [sp, #16]
  409dcc:	ldr	w10, [x8, #4]
  409dd0:	cmp	w9, w10
  409dd4:	cset	w9, eq  // eq = none
  409dd8:	str	w9, [sp, #12]
  409ddc:	ldr	w8, [sp, #12]
  409de0:	and	w0, w8, #0x1
  409de4:	add	sp, sp, #0x20
  409de8:	ret
  409dec:	sub	sp, sp, #0x30
  409df0:	stp	x29, x30, [sp, #32]
  409df4:	add	x29, sp, #0x20
  409df8:	stur	x0, [x29, #-8]
  409dfc:	str	x1, [sp, #16]
  409e00:	ldur	x8, [x29, #-8]
  409e04:	ldr	w9, [x8, #8]
  409e08:	ldr	x8, [sp, #16]
  409e0c:	ldr	w10, [x8, #8]
  409e10:	mov	w11, #0x1                   	// #1
  409e14:	cmp	w9, w10
  409e18:	str	w11, [sp, #12]
  409e1c:	b.ne	409e64 <sqrt@plt+0x81a4>  // b.any
  409e20:	ldur	x8, [x29, #-8]
  409e24:	ldr	w9, [x8, #8]
  409e28:	mov	w10, #0x0                   	// #0
  409e2c:	str	w10, [sp, #8]
  409e30:	cbz	w9, 409e5c <sqrt@plt+0x819c>
  409e34:	ldur	x8, [x29, #-8]
  409e38:	ldr	x0, [x8]
  409e3c:	ldr	x8, [sp, #16]
  409e40:	ldr	x1, [x8]
  409e44:	ldur	x8, [x29, #-8]
  409e48:	ldrsw	x2, [x8, #8]
  409e4c:	bl	401990 <memcmp@plt>
  409e50:	cmp	w0, #0x0
  409e54:	cset	w9, ne  // ne = any
  409e58:	str	w9, [sp, #8]
  409e5c:	ldr	w8, [sp, #8]
  409e60:	str	w8, [sp, #12]
  409e64:	ldr	w8, [sp, #12]
  409e68:	and	w0, w8, #0x1
  409e6c:	ldp	x29, x30, [sp, #32]
  409e70:	add	sp, sp, #0x30
  409e74:	ret
  409e78:	sub	sp, sp, #0x10
  409e7c:	str	x0, [sp, #8]
  409e80:	ldr	x8, [sp, #8]
  409e84:	ldr	w9, [x8]
  409e88:	cmp	w9, #0x1
  409e8c:	cset	w9, eq  // eq = none
  409e90:	and	w0, w9, #0x1
  409e94:	add	sp, sp, #0x10
  409e98:	ret
  409e9c:	sub	sp, sp, #0x10
  409ea0:	str	x0, [sp, #8]
  409ea4:	ldr	x8, [sp, #8]
  409ea8:	ldr	w9, [x8]
  409eac:	cmp	w9, #0x5
  409eb0:	cset	w9, eq  // eq = none
  409eb4:	and	w0, w9, #0x1
  409eb8:	add	sp, sp, #0x10
  409ebc:	ret
  409ec0:	sub	sp, sp, #0x10
  409ec4:	str	x0, [sp, #8]
  409ec8:	ldr	x8, [sp, #8]
  409ecc:	ldr	w9, [x8]
  409ed0:	cmp	w9, #0x3
  409ed4:	cset	w9, eq  // eq = none
  409ed8:	and	w0, w9, #0x1
  409edc:	add	sp, sp, #0x10
  409ee0:	ret
  409ee4:	sub	sp, sp, #0x10
  409ee8:	str	x0, [sp, #8]
  409eec:	ldr	x8, [sp, #8]
  409ef0:	ldr	w9, [x8]
  409ef4:	cmp	w9, #0x2
  409ef8:	cset	w9, eq  // eq = none
  409efc:	and	w0, w9, #0x1
  409f00:	add	sp, sp, #0x10
  409f04:	ret
  409f08:	sub	sp, sp, #0x10
  409f0c:	str	x0, [sp, #8]
  409f10:	ldr	x8, [sp, #8]
  409f14:	ldr	w9, [x8]
  409f18:	cmp	w9, #0x6
  409f1c:	cset	w9, eq  // eq = none
  409f20:	and	w0, w9, #0x1
  409f24:	add	sp, sp, #0x10
  409f28:	ret
  409f2c:	sub	sp, sp, #0x1e0
  409f30:	stp	x29, x30, [sp, #448]
  409f34:	str	x28, [sp, #464]
  409f38:	add	x29, sp, #0x1c0
  409f3c:	sub	x8, x29, #0x88
  409f40:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  409f44:	add	x9, x9, #0xc80
  409f48:	adrp	x10, 432000 <_Znam@GLIBCXX_3.4>
  409f4c:	add	x10, x10, #0x8b8
  409f50:	adrp	x11, 433000 <stderr@@GLIBC_2.17+0x748>
  409f54:	add	x11, x11, #0xb88
  409f58:	adrp	x12, 432000 <_Znam@GLIBCXX_3.4>
  409f5c:	add	x12, x12, #0x8b0
  409f60:	adrp	x13, 435000 <stderr@@GLIBC_2.17+0x2748>
  409f64:	add	x13, x13, #0xb88
  409f68:	adrp	x14, 433000 <stderr@@GLIBC_2.17+0x748>
  409f6c:	add	x14, x14, #0xadc
  409f70:	adrp	x15, 43e000 <stderr@@GLIBC_2.17+0xb748>
  409f74:	add	x15, x15, #0xc30
  409f78:	stur	wzr, [x29, #-4]
  409f7c:	stur	w0, [x29, #-8]
  409f80:	str	x1, [x8, #120]
  409f84:	ldr	x16, [x8, #120]
  409f88:	ldr	x16, [x16]
  409f8c:	str	x16, [x9]
  409f90:	ldr	x0, [x10]
  409f94:	mov	x1, x11
  409f98:	str	x8, [sp, #144]
  409f9c:	str	x10, [sp, #136]
  409fa0:	str	x12, [sp, #128]
  409fa4:	str	x13, [sp, #120]
  409fa8:	str	x14, [sp, #112]
  409fac:	str	x15, [sp, #104]
  409fb0:	bl	401c80 <setbuf@plt>
  409fb4:	ldr	x8, [sp, #128]
  409fb8:	ldr	x9, [x8]
  409fbc:	ldr	x10, [sp, #120]
  409fc0:	str	x9, [x10]
  409fc4:	stur	wzr, [x29, #-20]
  409fc8:	stur	wzr, [x29, #-24]
  409fcc:	stur	wzr, [x29, #-28]
  409fd0:	ldur	w17, [x29, #-8]
  409fd4:	subs	w17, w17, #0x1
  409fd8:	stur	w17, [x29, #-8]
  409fdc:	ldr	x9, [sp, #144]
  409fe0:	ldr	x11, [x9, #120]
  409fe4:	add	x11, x11, #0x8
  409fe8:	str	x11, [x9, #120]
  409fec:	ldur	w8, [x29, #-20]
  409ff0:	mov	w9, #0x0                   	// #0
  409ff4:	str	w9, [sp, #100]
  409ff8:	cbnz	w8, 40a050 <sqrt@plt+0x8390>
  409ffc:	ldur	w8, [x29, #-8]
  40a000:	cmp	w8, #0x0
  40a004:	cset	w8, le
  40a008:	mov	w9, #0x0                   	// #0
  40a00c:	str	w9, [sp, #100]
  40a010:	tbnz	w8, #0, 40a050 <sqrt@plt+0x8390>
  40a014:	ldr	x8, [sp, #144]
  40a018:	ldr	x9, [x8, #120]
  40a01c:	ldr	x9, [x9]
  40a020:	ldrb	w10, [x9]
  40a024:	mov	w11, #0x0                   	// #0
  40a028:	cmp	w10, #0x2d
  40a02c:	str	w11, [sp, #100]
  40a030:	b.ne	40a050 <sqrt@plt+0x8390>  // b.any
  40a034:	ldr	x8, [sp, #144]
  40a038:	ldr	x9, [x8, #120]
  40a03c:	ldr	x9, [x9]
  40a040:	ldrb	w10, [x9, #1]
  40a044:	cmp	w10, #0x0
  40a048:	cset	w10, ne  // ne = any
  40a04c:	str	w10, [sp, #100]
  40a050:	ldr	w8, [sp, #100]
  40a054:	tbnz	w8, #0, 40a05c <sqrt@plt+0x839c>
  40a058:	b	40abe4 <sqrt@plt+0x8f24>
  40a05c:	ldr	x8, [sp, #144]
  40a060:	ldr	x9, [x8, #120]
  40a064:	ldr	x9, [x9]
  40a068:	add	x9, x9, #0x1
  40a06c:	str	x9, [x8, #96]
  40a070:	ldr	x8, [sp, #144]
  40a074:	ldr	x9, [x8, #96]
  40a078:	mov	w10, #0x0                   	// #0
  40a07c:	str	w10, [sp, #96]
  40a080:	cbz	x9, 40a09c <sqrt@plt+0x83dc>
  40a084:	ldr	x8, [sp, #144]
  40a088:	ldr	x9, [x8, #96]
  40a08c:	ldrb	w10, [x9]
  40a090:	cmp	w10, #0x0
  40a094:	cset	w10, ne  // ne = any
  40a098:	str	w10, [sp, #96]
  40a09c:	ldr	w8, [sp, #96]
  40a0a0:	tbnz	w8, #0, 40a0a8 <sqrt@plt+0x83e8>
  40a0a4:	b	40abc4 <sqrt@plt+0x8f04>
  40a0a8:	ldr	x8, [sp, #144]
  40a0ac:	ldr	x9, [x8, #96]
  40a0b0:	ldrb	w10, [x9]
  40a0b4:	subs	w10, w10, #0x2d
  40a0b8:	mov	w9, w10
  40a0bc:	ubfx	x9, x9, #0, #32
  40a0c0:	cmp	x9, #0x49
  40a0c4:	str	x9, [sp, #88]
  40a0c8:	b.hi	40ab78 <sqrt@plt+0x8eb8>  // b.pmore
  40a0cc:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40a0d0:	add	x8, x8, #0x724
  40a0d4:	ldr	x11, [sp, #88]
  40a0d8:	ldrsw	x10, [x8, x11, lsl #2]
  40a0dc:	add	x9, x8, x10
  40a0e0:	br	x9
  40a0e4:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40a0e8:	add	x8, x8, #0xb50
  40a0ec:	mov	w9, #0x1                   	// #1
  40a0f0:	str	w9, [x8]
  40a0f4:	ldr	x8, [sp, #144]
  40a0f8:	ldr	x10, [x8, #96]
  40a0fc:	add	x10, x10, #0x1
  40a100:	str	x10, [x8, #96]
  40a104:	b	40abc0 <sqrt@plt+0x8f00>
  40a108:	mov	w8, #0x1                   	// #1
  40a10c:	stur	w8, [x29, #-24]
  40a110:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  40a114:	add	x9, x9, #0x730
  40a118:	str	wzr, [x9]
  40a11c:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  40a120:	add	x9, x9, #0x72c
  40a124:	str	wzr, [x9]
  40a128:	ldr	x9, [sp, #144]
  40a12c:	ldr	x10, [x9, #96]
  40a130:	add	x10, x10, #0x1
  40a134:	str	x10, [x9, #96]
  40a138:	ldr	x10, [x9, #96]
  40a13c:	ldrb	w8, [x10]
  40a140:	cbnz	w8, 40a16c <sqrt@plt+0x84ac>
  40a144:	mov	w8, #0x58                  	// #88
  40a148:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  40a14c:	add	x9, x9, #0x728
  40a150:	str	w8, [x9]
  40a154:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40a158:	add	x0, x0, #0xa88
  40a15c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40a160:	add	x1, x1, #0x508
  40a164:	bl	41adcc <_ZdlPvm@@Base+0x528>
  40a168:	b	40a1d8 <sqrt@plt+0x8518>
  40a16c:	ldr	x8, [sp, #144]
  40a170:	ldr	x9, [x8, #96]
  40a174:	ldrb	w1, [x9]
  40a178:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40a17c:	add	x0, x0, #0x825
  40a180:	bl	40536c <sqrt@plt+0x36ac>
  40a184:	cbz	w0, 40a1d8 <sqrt@plt+0x8518>
  40a188:	ldr	x8, [sp, #144]
  40a18c:	ldr	x9, [x8, #96]
  40a190:	ldrb	w10, [x9, #1]
  40a194:	cmp	w10, #0x2e
  40a198:	b.ne	40a1d8 <sqrt@plt+0x8518>  // b.any
  40a19c:	ldr	x8, [sp, #144]
  40a1a0:	ldr	x9, [x8, #96]
  40a1a4:	ldrb	w10, [x9, #2]
  40a1a8:	cbz	w10, 40a1d8 <sqrt@plt+0x8518>
  40a1ac:	ldr	x8, [sp, #144]
  40a1b0:	ldr	x9, [x8, #96]
  40a1b4:	ldrb	w10, [x9]
  40a1b8:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  40a1bc:	add	x9, x9, #0x728
  40a1c0:	str	w10, [x9]
  40a1c4:	ldr	x9, [x8, #96]
  40a1c8:	add	x1, x9, #0x2
  40a1cc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40a1d0:	add	x0, x0, #0xa88
  40a1d4:	bl	41adcc <_ZdlPvm@@Base+0x528>
  40a1d8:	mov	x8, xzr
  40a1dc:	ldr	x9, [sp, #144]
  40a1e0:	str	x8, [x9, #96]
  40a1e4:	b	40abc0 <sqrt@plt+0x8f00>
  40a1e8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40a1ec:	add	x8, x8, #0xae0
  40a1f0:	mov	w9, #0x1                   	// #1
  40a1f4:	str	w9, [x8]
  40a1f8:	ldr	x8, [sp, #144]
  40a1fc:	ldr	x10, [x8, #96]
  40a200:	add	x10, x10, #0x1
  40a204:	str	x10, [x8, #96]
  40a208:	b	40abc0 <sqrt@plt+0x8f00>
  40a20c:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40a210:	add	x8, x8, #0x740
  40a214:	str	wzr, [x8]
  40a218:	ldr	x8, [sp, #144]
  40a21c:	ldr	x9, [x8, #96]
  40a220:	add	x9, x9, #0x1
  40a224:	str	x9, [x8, #96]
  40a228:	b	40abc0 <sqrt@plt+0x8f00>
  40a22c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40a230:	add	x0, x0, #0x902
  40a234:	bl	410e00 <sqrt@plt+0xf140>
  40a238:	mov	w8, #0x1                   	// #1
  40a23c:	stur	w8, [x29, #-28]
  40a240:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  40a244:	add	x9, x9, #0xaa8
  40a248:	mov	x0, x9
  40a24c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40a250:	add	x1, x1, #0x915
  40a254:	bl	41adcc <_ZdlPvm@@Base+0x528>
  40a258:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  40a25c:	add	x9, x9, #0xab8
  40a260:	mov	x0, x9
  40a264:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40a268:	add	x1, x1, #0xae5
  40a26c:	bl	41adcc <_ZdlPvm@@Base+0x528>
  40a270:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  40a274:	add	x9, x9, #0xac8
  40a278:	mov	x0, x9
  40a27c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40a280:	add	x1, x1, #0x918
  40a284:	bl	41adcc <_ZdlPvm@@Base+0x528>
  40a288:	ldr	x9, [sp, #144]
  40a28c:	ldr	x10, [x9, #96]
  40a290:	add	x10, x10, #0x1
  40a294:	str	x10, [x9, #96]
  40a298:	b	40abc0 <sqrt@plt+0x8f00>
  40a29c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40a2a0:	add	x8, x8, #0xb14
  40a2a4:	mov	w9, #0x1                   	// #1
  40a2a8:	str	w9, [x8]
  40a2ac:	ldr	x8, [sp, #144]
  40a2b0:	ldr	x10, [x8, #96]
  40a2b4:	add	x10, x10, #0x1
  40a2b8:	str	x10, [x8, #96]
  40a2bc:	b	40abc0 <sqrt@plt+0x8f00>
  40a2c0:	mov	x8, xzr
  40a2c4:	ldr	x9, [sp, #144]
  40a2c8:	str	x8, [x9, #88]
  40a2cc:	ldr	x8, [x9, #96]
  40a2d0:	add	x10, x8, #0x1
  40a2d4:	str	x10, [x9, #96]
  40a2d8:	ldrb	w11, [x8, #1]
  40a2dc:	cbnz	w11, 40a344 <sqrt@plt+0x8684>
  40a2e0:	ldur	w8, [x29, #-8]
  40a2e4:	cmp	w8, #0x1
  40a2e8:	b.le	40a314 <sqrt@plt+0x8654>
  40a2ec:	ldr	x8, [sp, #144]
  40a2f0:	ldr	x9, [x8, #120]
  40a2f4:	add	x10, x9, #0x8
  40a2f8:	str	x10, [x8, #120]
  40a2fc:	ldr	x9, [x9, #8]
  40a300:	str	x9, [x8, #88]
  40a304:	ldur	w11, [x29, #-8]
  40a308:	subs	w11, w11, #0x1
  40a30c:	stur	w11, [x29, #-8]
  40a310:	b	40a340 <sqrt@plt+0x8680>
  40a314:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40a318:	add	x0, x0, #0x91b
  40a31c:	ldr	x1, [sp, #104]
  40a320:	ldr	x2, [sp, #104]
  40a324:	ldr	x3, [sp, #104]
  40a328:	bl	419f74 <sqrt@plt+0x182b4>
  40a32c:	ldr	x8, [sp, #136]
  40a330:	ldr	x0, [x8]
  40a334:	bl	40ad04 <sqrt@plt+0x9044>
  40a338:	mov	w0, #0x1                   	// #1
  40a33c:	bl	401c30 <exit@plt>
  40a340:	b	40a358 <sqrt@plt+0x8698>
  40a344:	ldr	x8, [sp, #144]
  40a348:	ldr	x9, [x8, #96]
  40a34c:	str	x9, [x8, #88]
  40a350:	mov	x9, xzr
  40a354:	str	x9, [x8, #96]
  40a358:	ldr	x8, [sp, #144]
  40a35c:	ldr	x9, [x8, #88]
  40a360:	str	x9, [x8, #80]
  40a364:	ldr	x8, [sp, #144]
  40a368:	ldr	x9, [x8, #80]
  40a36c:	ldrb	w10, [x9]
  40a370:	cbz	w10, 40a3dc <sqrt@plt+0x871c>
  40a374:	ldr	x8, [sp, #144]
  40a378:	ldr	x9, [x8, #80]
  40a37c:	ldrb	w1, [x9]
  40a380:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40a384:	add	x0, x0, #0x425
  40a388:	bl	40536c <sqrt@plt+0x36ac>
  40a38c:	cbnz	w0, 40a3c8 <sqrt@plt+0x8708>
  40a390:	ldr	x8, [sp, #144]
  40a394:	ldr	x9, [x8, #80]
  40a398:	ldrb	w1, [x9]
  40a39c:	sub	x9, x29, #0x48
  40a3a0:	mov	x0, x9
  40a3a4:	str	x9, [sp, #80]
  40a3a8:	bl	419c54 <sqrt@plt+0x17f94>
  40a3ac:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40a3b0:	add	x0, x0, #0x93b
  40a3b4:	ldr	x1, [sp, #80]
  40a3b8:	ldr	x2, [sp, #104]
  40a3bc:	ldr	x3, [sp, #104]
  40a3c0:	bl	419f74 <sqrt@plt+0x182b4>
  40a3c4:	b	40a3dc <sqrt@plt+0x871c>
  40a3c8:	ldr	x8, [sp, #144]
  40a3cc:	ldr	x9, [x8, #80]
  40a3d0:	add	x9, x9, #0x1
  40a3d4:	str	x9, [x8, #80]
  40a3d8:	b	40a364 <sqrt@plt+0x86a4>
  40a3dc:	ldr	x8, [sp, #144]
  40a3e0:	ldr	x9, [x8, #80]
  40a3e4:	ldrb	w10, [x9]
  40a3e8:	cbnz	w10, 40a47c <sqrt@plt+0x87bc>
  40a3ec:	sub	x8, x29, #0x58
  40a3f0:	mov	x0, x8
  40a3f4:	str	x8, [sp, #72]
  40a3f8:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40a3fc:	ldr	x0, [sp, #72]
  40a400:	mov	w1, #0x25                  	// #37
  40a404:	bl	41ae78 <_ZdlPvm@@Base+0x5d4>
  40a408:	b	40a40c <sqrt@plt+0x874c>
  40a40c:	ldr	x8, [sp, #144]
  40a410:	ldr	x1, [x8, #88]
  40a414:	sub	x0, x29, #0x58
  40a418:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  40a41c:	b	40a420 <sqrt@plt+0x8760>
  40a420:	sub	x0, x29, #0x58
  40a424:	mov	w8, wzr
  40a428:	mov	w1, w8
  40a42c:	bl	405198 <sqrt@plt+0x34d8>
  40a430:	b	40a434 <sqrt@plt+0x8774>
  40a434:	sub	x0, x29, #0x58
  40a438:	bl	4050d0 <sqrt@plt+0x3410>
  40a43c:	str	x0, [sp, #64]
  40a440:	b	40a444 <sqrt@plt+0x8784>
  40a444:	ldr	x0, [sp, #64]
  40a448:	bl	410e00 <sqrt@plt+0xf140>
  40a44c:	b	40a450 <sqrt@plt+0x8790>
  40a450:	mov	w8, #0x1                   	// #1
  40a454:	stur	w8, [x29, #-28]
  40a458:	sub	x0, x29, #0x58
  40a45c:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40a460:	b	40a47c <sqrt@plt+0x87bc>
  40a464:	ldr	x8, [sp, #144]
  40a468:	str	x0, [x8, #40]
  40a46c:	stur	w1, [x29, #-100]
  40a470:	sub	x0, x29, #0x58
  40a474:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40a478:	b	40acf8 <sqrt@plt+0x9038>
  40a47c:	b	40abc0 <sqrt@plt+0x8f00>
  40a480:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40a484:	add	x8, x8, #0x72c
  40a488:	str	wzr, [x8]
  40a48c:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40a490:	add	x8, x8, #0x730
  40a494:	str	wzr, [x8]
  40a498:	ldr	x8, [sp, #144]
  40a49c:	ldr	x9, [x8, #96]
  40a4a0:	add	x9, x9, #0x1
  40a4a4:	str	x9, [x8, #96]
  40a4a8:	b	40abc0 <sqrt@plt+0x8f00>
  40a4ac:	mov	w8, #0x1                   	// #1
  40a4b0:	ldr	x9, [sp, #112]
  40a4b4:	str	w8, [x9]
  40a4b8:	ldr	x10, [sp, #144]
  40a4bc:	ldr	x11, [x10, #96]
  40a4c0:	add	x11, x11, #0x1
  40a4c4:	str	x11, [x10, #96]
  40a4c8:	b	40abc0 <sqrt@plt+0x8f00>
  40a4cc:	ldr	x8, [sp, #144]
  40a4d0:	ldr	x9, [x8, #96]
  40a4d4:	add	x9, x9, #0x1
  40a4d8:	str	x9, [x8, #96]
  40a4dc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40a4e0:	add	x0, x0, #0xa08
  40a4e4:	mov	x1, x9
  40a4e8:	bl	41adcc <_ZdlPvm@@Base+0x528>
  40a4ec:	mov	x8, xzr
  40a4f0:	ldr	x9, [sp, #144]
  40a4f4:	str	x8, [x9, #96]
  40a4f8:	b	40abc0 <sqrt@plt+0x8f00>
  40a4fc:	ldr	x8, [sp, #144]
  40a500:	ldr	x9, [x8, #96]
  40a504:	add	x10, x9, #0x1
  40a508:	str	x10, [x8, #96]
  40a50c:	ldrb	w1, [x9, #1]
  40a510:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40a514:	add	x0, x0, #0x125
  40a518:	bl	40536c <sqrt@plt+0x36ac>
  40a51c:	cbz	w0, 40a53c <sqrt@plt+0x887c>
  40a520:	ldr	x8, [sp, #144]
  40a524:	ldr	x9, [x8, #96]
  40a528:	add	x10, x9, #0x1
  40a52c:	str	x10, [x8, #96]
  40a530:	ldrb	w11, [x9]
  40a534:	sturb	w11, [x29, #-105]
  40a538:	b	40a590 <sqrt@plt+0x88d0>
  40a53c:	ldr	x8, [sp, #144]
  40a540:	ldr	x9, [x8, #96]
  40a544:	ldrb	w10, [x9]
  40a548:	cbz	w10, 40a588 <sqrt@plt+0x88c8>
  40a54c:	ldr	x8, [sp, #144]
  40a550:	ldr	x9, [x8, #96]
  40a554:	add	x10, x9, #0x1
  40a558:	str	x10, [x8, #96]
  40a55c:	ldrb	w1, [x9]
  40a560:	sub	x9, x29, #0x80
  40a564:	mov	x0, x9
  40a568:	str	x9, [sp, #56]
  40a56c:	bl	419c54 <sqrt@plt+0x17f94>
  40a570:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40a574:	add	x0, x0, #0x967
  40a578:	ldr	x1, [sp, #56]
  40a57c:	ldr	x2, [sp, #104]
  40a580:	ldr	x3, [sp, #104]
  40a584:	bl	419f74 <sqrt@plt+0x182b4>
  40a588:	mov	w8, #0x4c                  	// #76
  40a58c:	sturb	w8, [x29, #-105]
  40a590:	sub	x8, x29, #0x69
  40a594:	mov	w9, #0x7e                  	// #126
  40a598:	strb	w9, [x8, #1]
  40a59c:	mov	w9, #0x25                  	// #37
  40a5a0:	strb	w9, [x8, #2]
  40a5a4:	mov	w9, #0x61                  	// #97
  40a5a8:	strb	w9, [x8, #3]
  40a5ac:	mov	w9, #0x0                   	// #0
  40a5b0:	strb	w9, [x8, #4]
  40a5b4:	mov	x0, x8
  40a5b8:	bl	410e00 <sqrt@plt+0xf140>
  40a5bc:	mov	w9, #0x1                   	// #1
  40a5c0:	stur	w9, [x29, #-28]
  40a5c4:	b	40abc0 <sqrt@plt+0x8f00>
  40a5c8:	ldr	x8, [sp, #144]
  40a5cc:	ldr	x9, [x8, #96]
  40a5d0:	add	x9, x9, #0x1
  40a5d4:	str	x9, [x8, #96]
  40a5d8:	str	x9, [x8]
  40a5dc:	ldr	x8, [sp, #144]
  40a5e0:	ldr	x9, [x8]
  40a5e4:	ldrb	w10, [x9]
  40a5e8:	cbz	w10, 40a638 <sqrt@plt+0x8978>
  40a5ec:	ldr	x8, [sp, #144]
  40a5f0:	ldr	x9, [x8]
  40a5f4:	ldrb	w1, [x9]
  40a5f8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40a5fc:	add	x0, x0, #0x425
  40a600:	bl	40536c <sqrt@plt+0x36ac>
  40a604:	cbnz	w0, 40a624 <sqrt@plt+0x8964>
  40a608:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40a60c:	add	x0, x0, #0x97b
  40a610:	ldr	x1, [sp, #104]
  40a614:	ldr	x2, [sp, #104]
  40a618:	ldr	x3, [sp, #104]
  40a61c:	bl	419f74 <sqrt@plt+0x182b4>
  40a620:	b	40a638 <sqrt@plt+0x8978>
  40a624:	ldr	x8, [sp, #144]
  40a628:	ldr	x9, [x8]
  40a62c:	add	x9, x9, #0x1
  40a630:	str	x9, [x8]
  40a634:	b	40a5dc <sqrt@plt+0x891c>
  40a638:	ldr	x8, [sp, #144]
  40a63c:	ldr	x9, [x8]
  40a640:	ldrb	w10, [x9]
  40a644:	cbnz	w10, 40a674 <sqrt@plt+0x89b4>
  40a648:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40a64c:	add	x8, x8, #0xa18
  40a650:	mov	x0, x8
  40a654:	mov	w1, #0x41                  	// #65
  40a658:	str	x8, [sp, #48]
  40a65c:	bl	41ae78 <_ZdlPvm@@Base+0x5d4>
  40a660:	ldr	x8, [sp, #144]
  40a664:	ldr	x1, [x8, #96]
  40a668:	ldr	x9, [sp, #48]
  40a66c:	mov	x0, x9
  40a670:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  40a674:	mov	x8, xzr
  40a678:	ldr	x9, [sp, #144]
  40a67c:	str	x8, [x9, #96]
  40a680:	b	40abc0 <sqrt@plt+0x8f00>
  40a684:	ldr	x8, [sp, #144]
  40a688:	ldr	x9, [x8, #96]
  40a68c:	add	x9, x9, #0x1
  40a690:	str	x9, [x8, #96]
  40a694:	adrp	x10, 432000 <_Znam@GLIBCXX_3.4>
  40a698:	add	x10, x10, #0x788
  40a69c:	str	x9, [x10]
  40a6a0:	mov	x9, xzr
  40a6a4:	str	x9, [x8, #96]
  40a6a8:	b	40abc0 <sqrt@plt+0x8f00>
  40a6ac:	sub	x0, x29, #0xa7
  40a6b0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40a6b4:	add	x1, x1, #0x99f
  40a6b8:	bl	401a10 <strcpy@plt>
  40a6bc:	ldr	x8, [sp, #144]
  40a6c0:	ldr	x9, [x8, #96]
  40a6c4:	add	x10, x9, #0x1
  40a6c8:	str	x10, [x8, #96]
  40a6cc:	ldrb	w11, [x9, #1]
  40a6d0:	cbz	w11, 40a79c <sqrt@plt+0x8adc>
  40a6d4:	ldr	x8, [sp, #144]
  40a6d8:	ldr	x9, [x8, #96]
  40a6dc:	ldrb	w10, [x9]
  40a6e0:	cmp	w10, #0x2c
  40a6e4:	b.eq	40a79c <sqrt@plt+0x8adc>  // b.none
  40a6e8:	ldr	x8, [sp, #144]
  40a6ec:	ldr	x0, [x8, #96]
  40a6f0:	sub	x1, x29, #0xb0
  40a6f4:	mov	w2, #0xa                   	// #10
  40a6f8:	bl	4019a0 <strtol@plt>
  40a6fc:	stur	x0, [x29, #-184]
  40a700:	ldur	x8, [x29, #-184]
  40a704:	cbnz	x8, 40a75c <sqrt@plt+0x8a9c>
  40a708:	ldur	x8, [x29, #-176]
  40a70c:	ldr	x9, [sp, #144]
  40a710:	ldr	x10, [x9, #96]
  40a714:	cmp	x8, x10
  40a718:	b.ne	40a75c <sqrt@plt+0x8a9c>  // b.any
  40a71c:	ldr	x8, [sp, #144]
  40a720:	ldr	x1, [x8, #96]
  40a724:	sub	x9, x29, #0xc8
  40a728:	mov	x0, x9
  40a72c:	str	x9, [sp, #40]
  40a730:	bl	419b9c <sqrt@plt+0x17edc>
  40a734:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40a738:	add	x0, x0, #0x9a3
  40a73c:	ldr	x1, [sp, #40]
  40a740:	ldr	x2, [sp, #104]
  40a744:	ldr	x3, [sp, #104]
  40a748:	bl	419f74 <sqrt@plt+0x182b4>
  40a74c:	mov	x8, xzr
  40a750:	ldr	x9, [sp, #144]
  40a754:	str	x8, [x9, #96]
  40a758:	b	40abc0 <sqrt@plt+0x8f00>
  40a75c:	ldur	x8, [x29, #-184]
  40a760:	cmp	x8, #0x0
  40a764:	cset	w9, ge  // ge = tcont
  40a768:	tbnz	w9, #0, 40a770 <sqrt@plt+0x8ab0>
  40a76c:	stur	xzr, [x29, #-184]
  40a770:	ldur	x8, [x29, #-176]
  40a774:	ldr	x9, [sp, #144]
  40a778:	str	x8, [x9, #96]
  40a77c:	sub	x0, x29, #0xa7
  40a780:	mov	w10, wzr
  40a784:	mov	w1, w10
  40a788:	bl	4019c0 <strchr@plt>
  40a78c:	ldur	x2, [x29, #-184]
  40a790:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40a794:	add	x1, x1, #0x9c2
  40a798:	bl	401a20 <sprintf@plt>
  40a79c:	sub	x0, x29, #0xa7
  40a7a0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40a7a4:	add	x1, x1, #0x9c7
  40a7a8:	bl	401c90 <strcat@plt>
  40a7ac:	ldr	x8, [sp, #144]
  40a7b0:	ldr	x9, [x8, #96]
  40a7b4:	ldrb	w10, [x9]
  40a7b8:	cmp	w10, #0x2c
  40a7bc:	b.ne	40a7d0 <sqrt@plt+0x8b10>  // b.any
  40a7c0:	ldr	x8, [sp, #144]
  40a7c4:	ldr	x9, [x8, #96]
  40a7c8:	add	x9, x9, #0x1
  40a7cc:	str	x9, [x8, #96]
  40a7d0:	ldr	x8, [sp, #144]
  40a7d4:	ldr	x9, [x8, #96]
  40a7d8:	ldrb	w10, [x9]
  40a7dc:	cbz	w10, 40a8b8 <sqrt@plt+0x8bf8>
  40a7e0:	ldr	x8, [sp, #144]
  40a7e4:	ldr	x0, [x8, #96]
  40a7e8:	sub	x1, x29, #0xd0
  40a7ec:	mov	w2, #0xa                   	// #10
  40a7f0:	bl	4019a0 <strtol@plt>
  40a7f4:	stur	x0, [x29, #-216]
  40a7f8:	ldur	x8, [x29, #-216]
  40a7fc:	cbnz	x8, 40a854 <sqrt@plt+0x8b94>
  40a800:	ldur	x8, [x29, #-208]
  40a804:	ldr	x9, [sp, #144]
  40a808:	ldr	x10, [x9, #96]
  40a80c:	cmp	x8, x10
  40a810:	b.ne	40a854 <sqrt@plt+0x8b94>  // b.any
  40a814:	ldr	x8, [sp, #144]
  40a818:	ldr	x1, [x8, #96]
  40a81c:	add	x9, sp, #0xd8
  40a820:	mov	x0, x9
  40a824:	str	x9, [sp, #32]
  40a828:	bl	419b9c <sqrt@plt+0x17edc>
  40a82c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40a830:	add	x0, x0, #0x9a3
  40a834:	ldr	x1, [sp, #32]
  40a838:	ldr	x2, [sp, #104]
  40a83c:	ldr	x3, [sp, #104]
  40a840:	bl	419f74 <sqrt@plt+0x182b4>
  40a844:	mov	x8, xzr
  40a848:	ldr	x9, [sp, #144]
  40a84c:	str	x8, [x9, #96]
  40a850:	b	40abc0 <sqrt@plt+0x8f00>
  40a854:	ldur	x8, [x29, #-216]
  40a858:	cmp	x8, #0x0
  40a85c:	cset	w9, ge  // ge = tcont
  40a860:	tbnz	w9, #0, 40a868 <sqrt@plt+0x8ba8>
  40a864:	stur	xzr, [x29, #-216]
  40a868:	sub	x0, x29, #0xa7
  40a86c:	mov	w8, wzr
  40a870:	mov	w1, w8
  40a874:	bl	4019c0 <strchr@plt>
  40a878:	ldur	x2, [x29, #-216]
  40a87c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40a880:	add	x1, x1, #0x9cb
  40a884:	bl	401a20 <sprintf@plt>
  40a888:	ldur	x9, [x29, #-208]
  40a88c:	ldr	x10, [sp, #144]
  40a890:	str	x9, [x10, #96]
  40a894:	ldr	x9, [x10, #96]
  40a898:	ldrb	w8, [x9]
  40a89c:	cbz	w8, 40a8b8 <sqrt@plt+0x8bf8>
  40a8a0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40a8a4:	add	x0, x0, #0x9d0
  40a8a8:	ldr	x1, [sp, #104]
  40a8ac:	ldr	x2, [sp, #104]
  40a8b0:	ldr	x3, [sp, #104]
  40a8b4:	bl	419f74 <sqrt@plt+0x182b4>
  40a8b8:	sub	x8, x29, #0xa7
  40a8bc:	mov	x0, x8
  40a8c0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40a8c4:	add	x1, x1, #0x9f9
  40a8c8:	str	x8, [sp, #24]
  40a8cc:	bl	401c90 <strcat@plt>
  40a8d0:	ldr	x8, [sp, #24]
  40a8d4:	mov	x0, x8
  40a8d8:	bl	410e00 <sqrt@plt+0xf140>
  40a8dc:	cbnz	w0, 40a8f8 <sqrt@plt+0x8c38>
  40a8e0:	mov	w8, wzr
  40a8e4:	mov	w0, w8
  40a8e8:	mov	w1, #0x120                 	// #288
  40a8ec:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40a8f0:	add	x2, x2, #0x9fc
  40a8f4:	bl	4052f0 <sqrt@plt+0x3630>
  40a8f8:	mov	w8, #0x1                   	// #1
  40a8fc:	stur	w8, [x29, #-28]
  40a900:	b	40abc0 <sqrt@plt+0x8f00>
  40a904:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40a908:	add	x8, x8, #0x73c
  40a90c:	str	wzr, [x8]
  40a910:	ldr	x8, [sp, #144]
  40a914:	ldr	x9, [x8, #96]
  40a918:	add	x9, x9, #0x1
  40a91c:	str	x9, [x8, #96]
  40a920:	b	40abc0 <sqrt@plt+0x8f00>
  40a924:	mov	x8, xzr
  40a928:	str	x8, [sp, #208]
  40a92c:	ldr	x8, [sp, #144]
  40a930:	ldr	x9, [x8, #96]
  40a934:	add	x10, x9, #0x1
  40a938:	str	x10, [x8, #96]
  40a93c:	ldrb	w11, [x9, #1]
  40a940:	cbnz	w11, 40a9a8 <sqrt@plt+0x8ce8>
  40a944:	ldur	w8, [x29, #-8]
  40a948:	cmp	w8, #0x1
  40a94c:	b.le	40a978 <sqrt@plt+0x8cb8>
  40a950:	ldr	x8, [sp, #144]
  40a954:	ldr	x9, [x8, #120]
  40a958:	add	x10, x9, #0x8
  40a95c:	str	x10, [x8, #120]
  40a960:	ldr	x9, [x9, #8]
  40a964:	str	x9, [sp, #208]
  40a968:	ldur	w11, [x29, #-8]
  40a96c:	subs	w11, w11, #0x1
  40a970:	stur	w11, [x29, #-8]
  40a974:	b	40a9a4 <sqrt@plt+0x8ce4>
  40a978:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40a97c:	add	x0, x0, #0xa18
  40a980:	ldr	x1, [sp, #104]
  40a984:	ldr	x2, [sp, #104]
  40a988:	ldr	x3, [sp, #104]
  40a98c:	bl	419f74 <sqrt@plt+0x182b4>
  40a990:	ldr	x8, [sp, #136]
  40a994:	ldr	x0, [x8]
  40a998:	bl	40ad04 <sqrt@plt+0x9044>
  40a99c:	mov	w0, #0x1                   	// #1
  40a9a0:	bl	401c30 <exit@plt>
  40a9a4:	b	40a9bc <sqrt@plt+0x8cfc>
  40a9a8:	ldr	x8, [sp, #144]
  40a9ac:	ldr	x9, [x8, #96]
  40a9b0:	str	x9, [sp, #208]
  40a9b4:	mov	x9, xzr
  40a9b8:	str	x9, [x8, #96]
  40a9bc:	ldr	x1, [sp, #208]
  40a9c0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40a9c4:	add	x0, x0, #0xb58
  40a9c8:	mov	w8, wzr
  40a9cc:	mov	w2, w8
  40a9d0:	bl	418ee4 <sqrt@plt+0x17224>
  40a9d4:	b	40abc0 <sqrt@plt+0x8f00>
  40a9d8:	ldr	x8, [sp, #144]
  40a9dc:	ldr	x9, [x8, #96]
  40a9e0:	add	x10, x9, #0x1
  40a9e4:	str	x10, [x8, #96]
  40a9e8:	ldrb	w11, [x9, #1]
  40a9ec:	cbnz	w11, 40aa08 <sqrt@plt+0x8d48>
  40a9f0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40a9f4:	add	x0, x0, #0xa78
  40a9f8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40a9fc:	add	x1, x1, #0x4fb
  40aa00:	bl	41adcc <_ZdlPvm@@Base+0x528>
  40aa04:	b	40aa28 <sqrt@plt+0x8d68>
  40aa08:	ldr	x8, [sp, #144]
  40aa0c:	ldr	x1, [x8, #96]
  40aa10:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40aa14:	add	x0, x0, #0xa78
  40aa18:	bl	41adcc <_ZdlPvm@@Base+0x528>
  40aa1c:	mov	x8, xzr
  40aa20:	ldr	x9, [sp, #144]
  40aa24:	str	x8, [x9, #96]
  40aa28:	mov	w8, #0x1                   	// #1
  40aa2c:	ldr	x9, [sp, #112]
  40aa30:	str	w8, [x9]
  40aa34:	b	40abc0 <sqrt@plt+0x8f00>
  40aa38:	ldr	x8, [sp, #144]
  40aa3c:	ldr	x0, [x8, #96]
  40aa40:	add	x1, sp, #0xc8
  40aa44:	mov	w2, #0xa                   	// #10
  40aa48:	bl	4019a0 <strtol@plt>
  40aa4c:	str	x0, [sp, #192]
  40aa50:	ldr	x8, [sp, #192]
  40aa54:	cbnz	x8, 40aaac <sqrt@plt+0x8dec>
  40aa58:	ldr	x8, [sp, #200]
  40aa5c:	ldr	x9, [sp, #144]
  40aa60:	ldr	x10, [x9, #96]
  40aa64:	cmp	x8, x10
  40aa68:	b.ne	40aaac <sqrt@plt+0x8dec>  // b.any
  40aa6c:	ldr	x8, [sp, #144]
  40aa70:	ldr	x1, [x8, #96]
  40aa74:	add	x9, sp, #0xb0
  40aa78:	mov	x0, x9
  40aa7c:	str	x9, [sp, #16]
  40aa80:	bl	419b9c <sqrt@plt+0x17edc>
  40aa84:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40aa88:	add	x0, x0, #0xa38
  40aa8c:	ldr	x1, [sp, #16]
  40aa90:	ldr	x2, [sp, #104]
  40aa94:	ldr	x3, [sp, #104]
  40aa98:	bl	419f74 <sqrt@plt+0x182b4>
  40aa9c:	mov	x8, xzr
  40aaa0:	ldr	x9, [sp, #144]
  40aaa4:	str	x8, [x9, #96]
  40aaa8:	b	40abc0 <sqrt@plt+0x8f00>
  40aaac:	ldr	x8, [sp, #192]
  40aab0:	cmp	x8, #0x1
  40aab4:	b.ge	40aac0 <sqrt@plt+0x8e00>  // b.tcont
  40aab8:	mov	x8, #0x1                   	// #1
  40aabc:	str	x8, [sp, #192]
  40aac0:	ldr	x8, [sp, #192]
  40aac4:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  40aac8:	add	x9, x9, #0x780
  40aacc:	str	w8, [x9]
  40aad0:	ldr	x9, [sp, #200]
  40aad4:	ldr	x10, [sp, #144]
  40aad8:	str	x9, [x10, #96]
  40aadc:	b	40abc0 <sqrt@plt+0x8f00>
  40aae0:	ldr	x8, [sp, #144]
  40aae4:	ldr	x9, [x8, #96]
  40aae8:	ldrb	w10, [x9, #1]
  40aaec:	cbnz	w10, 40ab0c <sqrt@plt+0x8e4c>
  40aaf0:	mov	w8, #0x1                   	// #1
  40aaf4:	stur	w8, [x29, #-20]
  40aaf8:	ldr	x9, [sp, #144]
  40aafc:	ldr	x10, [x9, #96]
  40ab00:	add	x10, x10, #0x1
  40ab04:	str	x10, [x9, #96]
  40ab08:	b	40abc0 <sqrt@plt+0x8f00>
  40ab0c:	ldr	x8, [sp, #144]
  40ab10:	ldr	x0, [x8, #96]
  40ab14:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40ab18:	add	x1, x1, #0xa57
  40ab1c:	bl	401b80 <strcmp@plt>
  40ab20:	cbnz	w0, 40ab48 <sqrt@plt+0x8e88>
  40ab24:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40ab28:	add	x8, x8, #0x8a0
  40ab2c:	ldr	x1, [x8]
  40ab30:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40ab34:	add	x0, x0, #0xa60
  40ab38:	bl	401cb0 <printf@plt>
  40ab3c:	mov	w9, wzr
  40ab40:	mov	w0, w9
  40ab44:	bl	401c30 <exit@plt>
  40ab48:	ldr	x8, [sp, #144]
  40ab4c:	ldr	x0, [x8, #96]
  40ab50:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40ab54:	add	x1, x1, #0xa7e
  40ab58:	bl	401b80 <strcmp@plt>
  40ab5c:	cbnz	w0, 40ab78 <sqrt@plt+0x8eb8>
  40ab60:	ldr	x8, [sp, #128]
  40ab64:	ldr	x0, [x8]
  40ab68:	bl	40ad04 <sqrt@plt+0x9044>
  40ab6c:	mov	w9, wzr
  40ab70:	mov	w0, w9
  40ab74:	bl	401c30 <exit@plt>
  40ab78:	ldr	x8, [sp, #144]
  40ab7c:	ldr	x9, [x8, #96]
  40ab80:	ldrb	w1, [x9]
  40ab84:	add	x9, sp, #0xa0
  40ab88:	mov	x0, x9
  40ab8c:	str	x9, [sp, #8]
  40ab90:	bl	419c54 <sqrt@plt+0x17f94>
  40ab94:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40ab98:	add	x0, x0, #0xa84
  40ab9c:	ldr	x1, [sp, #8]
  40aba0:	ldr	x2, [sp, #104]
  40aba4:	ldr	x3, [sp, #104]
  40aba8:	bl	419f74 <sqrt@plt+0x182b4>
  40abac:	ldr	x8, [sp, #136]
  40abb0:	ldr	x0, [x8]
  40abb4:	bl	40ad04 <sqrt@plt+0x9044>
  40abb8:	mov	w0, #0x1                   	// #1
  40abbc:	bl	401c30 <exit@plt>
  40abc0:	b	40a070 <sqrt@plt+0x83b0>
  40abc4:	ldr	x8, [sp, #144]
  40abc8:	ldr	x9, [x8, #120]
  40abcc:	add	x9, x9, #0x8
  40abd0:	str	x9, [x8, #120]
  40abd4:	ldur	w10, [x29, #-8]
  40abd8:	subs	w10, w10, #0x1
  40abdc:	stur	w10, [x29, #-8]
  40abe0:	b	409fec <sqrt@plt+0x832c>
  40abe4:	ldur	w8, [x29, #-28]
  40abe8:	cbnz	w8, 40abf8 <sqrt@plt+0x8f38>
  40abec:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  40abf0:	add	x0, x0, #0xf9b
  40abf4:	bl	410e00 <sqrt@plt+0xf140>
  40abf8:	ldur	w8, [x29, #-8]
  40abfc:	cmp	w8, #0x0
  40ac00:	cset	w8, gt
  40ac04:	tbnz	w8, #0, 40ac30 <sqrt@plt+0x8f70>
  40ac08:	ldur	w8, [x29, #-24]
  40ac0c:	cbz	w8, 40ac20 <sqrt@plt+0x8f60>
  40ac10:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40ac14:	add	x0, x0, #0xd9a
  40ac18:	bl	40ad3c <sqrt@plt+0x907c>
  40ac1c:	b	40ac2c <sqrt@plt+0x8f6c>
  40ac20:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40ac24:	add	x0, x0, #0xd9a
  40ac28:	bl	40b1c4 <sqrt@plt+0x9504>
  40ac2c:	b	40aca0 <sqrt@plt+0x8fe0>
  40ac30:	str	wzr, [sp, #156]
  40ac34:	ldr	w8, [sp, #156]
  40ac38:	ldur	w9, [x29, #-8]
  40ac3c:	cmp	w8, w9
  40ac40:	b.ge	40aca0 <sqrt@plt+0x8fe0>  // b.tcont
  40ac44:	ldur	w8, [x29, #-24]
  40ac48:	cbz	w8, 40ac70 <sqrt@plt+0x8fb0>
  40ac4c:	ldr	x8, [sp, #144]
  40ac50:	ldr	x9, [x8, #120]
  40ac54:	ldrsw	x10, [sp, #156]
  40ac58:	mov	x11, #0x8                   	// #8
  40ac5c:	mul	x10, x11, x10
  40ac60:	add	x9, x9, x10
  40ac64:	ldr	x0, [x9]
  40ac68:	bl	40ad3c <sqrt@plt+0x907c>
  40ac6c:	b	40ac90 <sqrt@plt+0x8fd0>
  40ac70:	ldr	x8, [sp, #144]
  40ac74:	ldr	x9, [x8, #120]
  40ac78:	ldrsw	x10, [sp, #156]
  40ac7c:	mov	x11, #0x8                   	// #8
  40ac80:	mul	x10, x11, x10
  40ac84:	add	x9, x9, x10
  40ac88:	ldr	x0, [x9]
  40ac8c:	bl	40b1c4 <sqrt@plt+0x9504>
  40ac90:	ldr	w8, [sp, #156]
  40ac94:	add	w8, w8, #0x1
  40ac98:	str	w8, [sp, #156]
  40ac9c:	b	40ac34 <sqrt@plt+0x8f74>
  40aca0:	ldr	x8, [sp, #112]
  40aca4:	ldr	w9, [x8]
  40aca8:	cbz	w9, 40acb0 <sqrt@plt+0x8ff0>
  40acac:	bl	40bf84 <sqrt@plt+0xa2c4>
  40acb0:	ldr	x8, [sp, #128]
  40acb4:	ldr	x0, [x8]
  40acb8:	bl	401b00 <fflush@plt>
  40acbc:	cmp	w0, #0x0
  40acc0:	cset	w9, ge  // ge = tcont
  40acc4:	tbnz	w9, #0, 40ace0 <sqrt@plt+0x9020>
  40acc8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40accc:	add	x0, x0, #0xa9d
  40acd0:	ldr	x1, [sp, #104]
  40acd4:	ldr	x2, [sp, #104]
  40acd8:	ldr	x3, [sp, #104]
  40acdc:	bl	41a064 <sqrt@plt+0x183a4>
  40ace0:	mov	w8, wzr
  40ace4:	mov	w0, w8
  40ace8:	ldr	x28, [sp, #464]
  40acec:	ldp	x29, x30, [sp, #448]
  40acf0:	add	sp, sp, #0x1e0
  40acf4:	ret
  40acf8:	ldr	x8, [sp, #144]
  40acfc:	ldr	x0, [x8, #40]
  40ad00:	bl	401c40 <_Unwind_Resume@plt>
  40ad04:	sub	sp, sp, #0x20
  40ad08:	stp	x29, x30, [sp, #16]
  40ad0c:	add	x29, sp, #0x10
  40ad10:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40ad14:	add	x8, x8, #0xc80
  40ad18:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40ad1c:	add	x1, x1, #0xaef
  40ad20:	str	x0, [sp, #8]
  40ad24:	ldr	x0, [sp, #8]
  40ad28:	ldr	x2, [x8]
  40ad2c:	bl	401910 <fprintf@plt>
  40ad30:	ldp	x29, x30, [sp, #16]
  40ad34:	add	sp, sp, #0x20
  40ad38:	ret
  40ad3c:	sub	sp, sp, #0xc0
  40ad40:	stp	x29, x30, [sp, #176]
  40ad44:	add	x29, sp, #0xb0
  40ad48:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40ad4c:	add	x1, x1, #0xd9a
  40ad50:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40ad54:	add	x8, x8, #0xc30
  40ad58:	stur	x0, [x29, #-8]
  40ad5c:	ldur	x0, [x29, #-8]
  40ad60:	str	x8, [sp, #56]
  40ad64:	bl	401b80 <strcmp@plt>
  40ad68:	cbnz	w0, 40ad80 <sqrt@plt+0x90c0>
  40ad6c:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40ad70:	add	x8, x8, #0x8a8
  40ad74:	ldr	x8, [x8]
  40ad78:	stur	x8, [x29, #-16]
  40ad7c:	b	40ae08 <sqrt@plt+0x9148>
  40ad80:	bl	401b50 <__errno_location@plt>
  40ad84:	str	wzr, [x0]
  40ad88:	ldur	x0, [x29, #-8]
  40ad8c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40ad90:	add	x1, x1, #0x721
  40ad94:	bl	401b60 <fopen@plt>
  40ad98:	stur	x0, [x29, #-16]
  40ad9c:	ldur	x8, [x29, #-16]
  40ada0:	cbnz	x8, 40adf8 <sqrt@plt+0x9138>
  40ada4:	ldur	x1, [x29, #-8]
  40ada8:	sub	x8, x29, #0x20
  40adac:	mov	x0, x8
  40adb0:	str	x8, [sp, #48]
  40adb4:	bl	419b9c <sqrt@plt+0x17edc>
  40adb8:	bl	401b50 <__errno_location@plt>
  40adbc:	ldr	w0, [x0]
  40adc0:	bl	401a00 <strerror@plt>
  40adc4:	sub	x8, x29, #0x30
  40adc8:	str	x0, [sp, #40]
  40adcc:	mov	x0, x8
  40add0:	ldr	x1, [sp, #40]
  40add4:	str	x8, [sp, #32]
  40add8:	bl	419b9c <sqrt@plt+0x17edc>
  40addc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40ade0:	add	x0, x0, #0x2e1
  40ade4:	ldr	x1, [sp, #48]
  40ade8:	ldr	x2, [sp, #32]
  40adec:	ldr	x3, [sp, #56]
  40adf0:	bl	419f74 <sqrt@plt+0x182b4>
  40adf4:	b	40b1b0 <sqrt@plt+0x94f0>
  40adf8:	ldur	x8, [x29, #-8]
  40adfc:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40ae00:	add	x9, x9, #0xc40
  40ae04:	str	x8, [x9]
  40ae08:	stur	wzr, [x29, #-52]
  40ae0c:	sub	x0, x29, #0x48
  40ae10:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40ae14:	ldur	x0, [x29, #-16]
  40ae18:	bl	401a90 <getc@plt>
  40ae1c:	str	w0, [sp, #28]
  40ae20:	b	40ae24 <sqrt@plt+0x9164>
  40ae24:	ldr	w8, [sp, #28]
  40ae28:	stur	w8, [x29, #-76]
  40ae2c:	ldur	w9, [x29, #-76]
  40ae30:	mov	w10, #0xffffffff            	// #-1
  40ae34:	cmp	w9, w10
  40ae38:	b.ne	40ae54 <sqrt@plt+0x9194>  // b.any
  40ae3c:	b	40b11c <sqrt@plt+0x945c>
  40ae40:	str	x0, [sp, #88]
  40ae44:	str	w1, [sp, #84]
  40ae48:	sub	x0, x29, #0x48
  40ae4c:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40ae50:	b	40b1bc <sqrt@plt+0x94fc>
  40ae54:	ldur	w0, [x29, #-76]
  40ae58:	bl	405200 <sqrt@plt+0x3540>
  40ae5c:	str	w0, [sp, #24]
  40ae60:	b	40ae64 <sqrt@plt+0x91a4>
  40ae64:	ldr	w8, [sp, #24]
  40ae68:	cbz	w8, 40ae9c <sqrt@plt+0x91dc>
  40ae6c:	ldur	w1, [x29, #-76]
  40ae70:	add	x0, sp, #0x40
  40ae74:	bl	419c04 <sqrt@plt+0x17f44>
  40ae78:	b	40ae7c <sqrt@plt+0x91bc>
  40ae7c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40ae80:	add	x0, x0, #0x2f5
  40ae84:	add	x1, sp, #0x40
  40ae88:	ldr	x2, [sp, #56]
  40ae8c:	ldr	x3, [sp, #56]
  40ae90:	bl	419f74 <sqrt@plt+0x182b4>
  40ae94:	b	40ae98 <sqrt@plt+0x91d8>
  40ae98:	b	40ae14 <sqrt@plt+0x9154>
  40ae9c:	ldur	w8, [x29, #-52]
  40aea0:	subs	w8, w8, #0x0
  40aea4:	mov	w9, w8
  40aea8:	ubfx	x9, x9, #0, #32
  40aeac:	cmp	x9, #0x5
  40aeb0:	str	x9, [sp, #16]
  40aeb4:	b.hi	40b0dc <sqrt@plt+0x941c>  // b.pmore
  40aeb8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40aebc:	add	x8, x8, #0x84c
  40aec0:	ldr	x11, [sp, #16]
  40aec4:	ldrsw	x10, [x8, x11, lsl #2]
  40aec8:	add	x9, x8, x10
  40aecc:	br	x9
  40aed0:	ldur	w8, [x29, #-76]
  40aed4:	cmp	w8, #0x25
  40aed8:	b.ne	40aefc <sqrt@plt+0x923c>  // b.any
  40aedc:	ldur	w8, [x29, #-76]
  40aee0:	sub	x0, x29, #0x48
  40aee4:	mov	w1, w8
  40aee8:	bl	41ae78 <_ZdlPvm@@Base+0x5d4>
  40aeec:	b	40aef0 <sqrt@plt+0x9230>
  40aef0:	mov	w8, #0x2                   	// #2
  40aef4:	stur	w8, [x29, #-52]
  40aef8:	b	40af10 <sqrt@plt+0x9250>
  40aefc:	ldur	w8, [x29, #-76]
  40af00:	cmp	w8, #0xa
  40af04:	b.eq	40af10 <sqrt@plt+0x9250>  // b.none
  40af08:	mov	w8, #0x1                   	// #1
  40af0c:	stur	w8, [x29, #-52]
  40af10:	b	40b0f8 <sqrt@plt+0x9438>
  40af14:	ldur	w8, [x29, #-76]
  40af18:	cmp	w8, #0xa
  40af1c:	b.ne	40af24 <sqrt@plt+0x9264>  // b.any
  40af20:	stur	wzr, [x29, #-52]
  40af24:	b	40b0f8 <sqrt@plt+0x9438>
  40af28:	ldur	w8, [x29, #-76]
  40af2c:	sub	x0, x29, #0x48
  40af30:	mov	w1, w8
  40af34:	bl	405198 <sqrt@plt+0x34d8>
  40af38:	b	40af3c <sqrt@plt+0x927c>
  40af3c:	ldur	w8, [x29, #-76]
  40af40:	cmp	w8, #0xa
  40af44:	b.ne	40af50 <sqrt@plt+0x9290>  // b.any
  40af48:	mov	w8, #0x3                   	// #3
  40af4c:	stur	w8, [x29, #-52]
  40af50:	b	40b0f8 <sqrt@plt+0x9438>
  40af54:	ldur	w8, [x29, #-76]
  40af58:	cmp	w8, #0xa
  40af5c:	b.ne	40af74 <sqrt@plt+0x92b4>  // b.any
  40af60:	sub	x0, x29, #0x48
  40af64:	bl	40ccf4 <sqrt@plt+0xb034>
  40af68:	b	40af6c <sqrt@plt+0x92ac>
  40af6c:	stur	wzr, [x29, #-52]
  40af70:	b	40afec <sqrt@plt+0x932c>
  40af74:	ldur	w8, [x29, #-76]
  40af78:	cmp	w8, #0x2e
  40af7c:	b.ne	40af8c <sqrt@plt+0x92cc>  // b.any
  40af80:	mov	w8, #0x5                   	// #5
  40af84:	stur	w8, [x29, #-52]
  40af88:	b	40afec <sqrt@plt+0x932c>
  40af8c:	ldur	w8, [x29, #-76]
  40af90:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40af94:	add	x0, x0, #0x625
  40af98:	mov	w1, w8
  40af9c:	bl	40536c <sqrt@plt+0x36ac>
  40afa0:	str	w0, [sp, #12]
  40afa4:	b	40afa8 <sqrt@plt+0x92e8>
  40afa8:	ldr	w8, [sp, #12]
  40afac:	cbz	w8, 40afd0 <sqrt@plt+0x9310>
  40afb0:	mov	w8, #0x4                   	// #4
  40afb4:	stur	w8, [x29, #-52]
  40afb8:	ldur	w8, [x29, #-76]
  40afbc:	sub	x0, x29, #0x48
  40afc0:	mov	w1, w8
  40afc4:	bl	405198 <sqrt@plt+0x34d8>
  40afc8:	b	40afcc <sqrt@plt+0x930c>
  40afcc:	b	40afec <sqrt@plt+0x932c>
  40afd0:	ldur	w8, [x29, #-76]
  40afd4:	sub	x0, x29, #0x48
  40afd8:	mov	w1, w8
  40afdc:	bl	405198 <sqrt@plt+0x34d8>
  40afe0:	b	40afe4 <sqrt@plt+0x9324>
  40afe4:	mov	w8, #0x2                   	// #2
  40afe8:	stur	w8, [x29, #-52]
  40afec:	b	40b0f8 <sqrt@plt+0x9438>
  40aff0:	ldur	w8, [x29, #-76]
  40aff4:	cmp	w8, #0xa
  40aff8:	b.ne	40b01c <sqrt@plt+0x935c>  // b.any
  40affc:	sub	x0, x29, #0x48
  40b000:	bl	40cd38 <sqrt@plt+0xb078>
  40b004:	b	40b008 <sqrt@plt+0x9348>
  40b008:	sub	x0, x29, #0x48
  40b00c:	bl	40ccf4 <sqrt@plt+0xb034>
  40b010:	b	40b014 <sqrt@plt+0x9354>
  40b014:	stur	wzr, [x29, #-52]
  40b018:	b	40b074 <sqrt@plt+0x93b4>
  40b01c:	ldur	w8, [x29, #-76]
  40b020:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40b024:	add	x0, x0, #0x625
  40b028:	mov	w1, w8
  40b02c:	bl	40536c <sqrt@plt+0x36ac>
  40b030:	str	w0, [sp, #8]
  40b034:	b	40b038 <sqrt@plt+0x9378>
  40b038:	ldr	w8, [sp, #8]
  40b03c:	cbz	w8, 40b058 <sqrt@plt+0x9398>
  40b040:	ldur	w8, [x29, #-76]
  40b044:	sub	x0, x29, #0x48
  40b048:	mov	w1, w8
  40b04c:	bl	405198 <sqrt@plt+0x34d8>
  40b050:	b	40b054 <sqrt@plt+0x9394>
  40b054:	b	40b074 <sqrt@plt+0x93b4>
  40b058:	ldur	w8, [x29, #-76]
  40b05c:	sub	x0, x29, #0x48
  40b060:	mov	w1, w8
  40b064:	bl	405198 <sqrt@plt+0x34d8>
  40b068:	b	40b06c <sqrt@plt+0x93ac>
  40b06c:	mov	w8, #0x2                   	// #2
  40b070:	stur	w8, [x29, #-52]
  40b074:	b	40b0f8 <sqrt@plt+0x9438>
  40b078:	ldur	w8, [x29, #-76]
  40b07c:	cmp	w8, #0x5d
  40b080:	b.ne	40b09c <sqrt@plt+0x93dc>  // b.any
  40b084:	sub	x0, x29, #0x48
  40b088:	bl	40ccf4 <sqrt@plt+0xb034>
  40b08c:	b	40b090 <sqrt@plt+0x93d0>
  40b090:	mov	w8, #0x1                   	// #1
  40b094:	stur	w8, [x29, #-52]
  40b098:	b	40b0d8 <sqrt@plt+0x9418>
  40b09c:	sub	x0, x29, #0x48
  40b0a0:	mov	w1, #0x2e                  	// #46
  40b0a4:	bl	405198 <sqrt@plt+0x34d8>
  40b0a8:	b	40b0ac <sqrt@plt+0x93ec>
  40b0ac:	ldur	w8, [x29, #-76]
  40b0b0:	sub	x0, x29, #0x48
  40b0b4:	mov	w1, w8
  40b0b8:	bl	405198 <sqrt@plt+0x34d8>
  40b0bc:	b	40b0c0 <sqrt@plt+0x9400>
  40b0c0:	ldur	w8, [x29, #-76]
  40b0c4:	mov	w9, #0x2                   	// #2
  40b0c8:	mov	w10, #0x3                   	// #3
  40b0cc:	cmp	w8, #0xa
  40b0d0:	csel	w8, w10, w9, eq  // eq = none
  40b0d4:	stur	w8, [x29, #-52]
  40b0d8:	b	40b0f8 <sqrt@plt+0x9438>
  40b0dc:	mov	w8, wzr
  40b0e0:	mov	w0, w8
  40b0e4:	mov	w1, #0x4a5                 	// #1189
  40b0e8:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40b0ec:	add	x2, x2, #0x9fc
  40b0f0:	bl	4052f0 <sqrt@plt+0x3630>
  40b0f4:	b	40b0f8 <sqrt@plt+0x9438>
  40b0f8:	ldur	w8, [x29, #-76]
  40b0fc:	cmp	w8, #0xa
  40b100:	b.ne	40b118 <sqrt@plt+0x9458>  // b.any
  40b104:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40b108:	add	x8, x8, #0xc7c
  40b10c:	ldr	w9, [x8]
  40b110:	add	w9, w9, #0x1
  40b114:	str	w9, [x8]
  40b118:	b	40ae14 <sqrt@plt+0x9154>
  40b11c:	ldur	w8, [x29, #-52]
  40b120:	subs	w8, w8, #0x0
  40b124:	mov	w9, w8
  40b128:	ubfx	x9, x9, #0, #32
  40b12c:	cmp	x9, #0x5
  40b130:	str	x9, [sp]
  40b134:	b.hi	40b19c <sqrt@plt+0x94dc>  // b.pmore
  40b138:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40b13c:	add	x8, x8, #0x864
  40b140:	ldr	x11, [sp]
  40b144:	ldrsw	x10, [x8, x11, lsl #2]
  40b148:	add	x9, x8, x10
  40b14c:	br	x9
  40b150:	b	40b19c <sqrt@plt+0x94dc>
  40b154:	sub	x0, x29, #0x48
  40b158:	mov	w1, #0xa                   	// #10
  40b15c:	bl	405198 <sqrt@plt+0x34d8>
  40b160:	b	40b164 <sqrt@plt+0x94a4>
  40b164:	sub	x0, x29, #0x48
  40b168:	bl	40ccf4 <sqrt@plt+0xb034>
  40b16c:	b	40b170 <sqrt@plt+0x94b0>
  40b170:	b	40b19c <sqrt@plt+0x94dc>
  40b174:	sub	x0, x29, #0x48
  40b178:	bl	40ccf4 <sqrt@plt+0xb034>
  40b17c:	b	40b180 <sqrt@plt+0x94c0>
  40b180:	b	40b19c <sqrt@plt+0x94dc>
  40b184:	sub	x0, x29, #0x48
  40b188:	bl	40cd38 <sqrt@plt+0xb078>
  40b18c:	b	40b190 <sqrt@plt+0x94d0>
  40b190:	sub	x0, x29, #0x48
  40b194:	bl	40ccf4 <sqrt@plt+0xb034>
  40b198:	b	40b19c <sqrt@plt+0x94dc>
  40b19c:	ldur	x0, [x29, #-16]
  40b1a0:	bl	401970 <fclose@plt>
  40b1a4:	b	40b1a8 <sqrt@plt+0x94e8>
  40b1a8:	sub	x0, x29, #0x48
  40b1ac:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40b1b0:	ldp	x29, x30, [sp, #176]
  40b1b4:	add	sp, sp, #0xc0
  40b1b8:	ret
  40b1bc:	ldr	x0, [sp, #88]
  40b1c0:	bl	401c40 <_Unwind_Resume@plt>
  40b1c4:	stp	x29, x30, [sp, #-32]!
  40b1c8:	str	x28, [sp, #16]
  40b1cc:	mov	x29, sp
  40b1d0:	sub	sp, sp, #0x280
  40b1d4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40b1d8:	add	x1, x1, #0xd9a
  40b1dc:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40b1e0:	add	x8, x8, #0xc30
  40b1e4:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40b1e8:	add	x9, x9, #0xc40
  40b1ec:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40b1f0:	add	x10, x10, #0xc7c
  40b1f4:	adrp	x11, 41c000 <_ZdlPvm@@Base+0x175c>
  40b1f8:	add	x11, x11, #0x2f5
  40b1fc:	adrp	x12, 433000 <stderr@@GLIBC_2.17+0x748>
  40b200:	add	x12, x12, #0xb50
  40b204:	adrp	x13, 433000 <stderr@@GLIBC_2.17+0x748>
  40b208:	add	x13, x13, #0xb68
  40b20c:	adrp	x14, 433000 <stderr@@GLIBC_2.17+0x748>
  40b210:	add	x14, x14, #0xadc
  40b214:	adrp	x15, 435000 <stderr@@GLIBC_2.17+0x2748>
  40b218:	add	x15, x15, #0xbac
  40b21c:	stur	x0, [x29, #-8]
  40b220:	ldur	x0, [x29, #-8]
  40b224:	str	x8, [sp, #344]
  40b228:	str	x9, [sp, #336]
  40b22c:	str	x10, [sp, #328]
  40b230:	str	x11, [sp, #320]
  40b234:	str	x12, [sp, #312]
  40b238:	str	x13, [sp, #304]
  40b23c:	str	x14, [sp, #296]
  40b240:	str	x15, [sp, #288]
  40b244:	bl	401b80 <strcmp@plt>
  40b248:	cbnz	w0, 40b260 <sqrt@plt+0x95a0>
  40b24c:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40b250:	add	x8, x8, #0x8a8
  40b254:	ldr	x8, [x8]
  40b258:	stur	x8, [x29, #-16]
  40b25c:	b	40b2d8 <sqrt@plt+0x9618>
  40b260:	bl	401b50 <__errno_location@plt>
  40b264:	str	wzr, [x0]
  40b268:	ldur	x0, [x29, #-8]
  40b26c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40b270:	add	x1, x1, #0x721
  40b274:	bl	401b60 <fopen@plt>
  40b278:	stur	x0, [x29, #-16]
  40b27c:	ldur	x8, [x29, #-16]
  40b280:	cbnz	x8, 40b2d8 <sqrt@plt+0x9618>
  40b284:	ldur	x1, [x29, #-8]
  40b288:	sub	x8, x29, #0x20
  40b28c:	mov	x0, x8
  40b290:	str	x8, [sp, #280]
  40b294:	bl	419b9c <sqrt@plt+0x17edc>
  40b298:	bl	401b50 <__errno_location@plt>
  40b29c:	ldr	w0, [x0]
  40b2a0:	bl	401a00 <strerror@plt>
  40b2a4:	sub	x8, x29, #0x30
  40b2a8:	str	x0, [sp, #272]
  40b2ac:	mov	x0, x8
  40b2b0:	ldr	x1, [sp, #272]
  40b2b4:	str	x8, [sp, #264]
  40b2b8:	bl	419b9c <sqrt@plt+0x17edc>
  40b2bc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40b2c0:	add	x0, x0, #0x2e1
  40b2c4:	ldr	x1, [sp, #280]
  40b2c8:	ldr	x2, [sp, #264]
  40b2cc:	ldr	x3, [sp, #344]
  40b2d0:	bl	419f74 <sqrt@plt+0x182b4>
  40b2d4:	b	40bf5c <sqrt@plt+0xa29c>
  40b2d8:	ldur	x1, [x29, #-8]
  40b2dc:	sub	x8, x29, #0x40
  40b2e0:	mov	x0, x8
  40b2e4:	str	x8, [sp, #256]
  40b2e8:	bl	41ab04 <_ZdlPvm@@Base+0x260>
  40b2ec:	ldr	x0, [sp, #256]
  40b2f0:	mov	w9, wzr
  40b2f4:	mov	w1, w9
  40b2f8:	bl	405198 <sqrt@plt+0x34d8>
  40b2fc:	b	40b300 <sqrt@plt+0x9640>
  40b300:	sub	x0, x29, #0x40
  40b304:	bl	41a790 <sqrt@plt+0x18ad0>
  40b308:	b	40b30c <sqrt@plt+0x964c>
  40b30c:	sub	x0, x29, #0x40
  40b310:	bl	4050d0 <sqrt@plt+0x3410>
  40b314:	str	x0, [sp, #248]
  40b318:	b	40b31c <sqrt@plt+0x965c>
  40b31c:	ldr	x8, [sp, #248]
  40b320:	ldr	x9, [sp, #336]
  40b324:	str	x8, [x9]
  40b328:	adrp	x10, 435000 <stderr@@GLIBC_2.17+0x2748>
  40b32c:	add	x10, x10, #0xb88
  40b330:	ldr	x0, [x10]
  40b334:	ldr	x2, [x9]
  40b338:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40b33c:	add	x1, x1, #0xb63
  40b340:	bl	401910 <fprintf@plt>
  40b344:	b	40b348 <sqrt@plt+0x9688>
  40b348:	sub	x0, x29, #0x60
  40b34c:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40b350:	b	40b354 <sqrt@plt+0x9694>
  40b354:	ldr	x8, [sp, #328]
  40b358:	str	wzr, [x8]
  40b35c:	sub	x0, x29, #0x60
  40b360:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  40b364:	b	40b368 <sqrt@plt+0x96a8>
  40b368:	ldur	x0, [x29, #-16]
  40b36c:	bl	401a90 <getc@plt>
  40b370:	str	w0, [sp, #244]
  40b374:	b	40b378 <sqrt@plt+0x96b8>
  40b378:	ldr	w8, [sp, #244]
  40b37c:	stur	w8, [x29, #-100]
  40b380:	ldur	w9, [x29, #-100]
  40b384:	mov	w10, #0xffffffff            	// #-1
  40b388:	cmp	w9, w10
  40b38c:	b.ne	40b3e0 <sqrt@plt+0x9720>  // b.any
  40b390:	sub	x0, x29, #0x60
  40b394:	bl	4050e8 <sqrt@plt+0x3428>
  40b398:	str	w0, [sp, #240]
  40b39c:	b	40b3a0 <sqrt@plt+0x96e0>
  40b3a0:	ldr	w8, [sp, #240]
  40b3a4:	cmp	w8, #0x0
  40b3a8:	cset	w9, le
  40b3ac:	tbnz	w9, #0, 40b3dc <sqrt@plt+0x971c>
  40b3b0:	sub	x0, x29, #0x60
  40b3b4:	mov	w1, #0xa                   	// #10
  40b3b8:	bl	405198 <sqrt@plt+0x34d8>
  40b3bc:	b	40b3c0 <sqrt@plt+0x9700>
  40b3c0:	b	40b3dc <sqrt@plt+0x971c>
  40b3c4:	stur	x0, [x29, #-72]
  40b3c8:	stur	w1, [x29, #-76]
  40b3cc:	b	40bf74 <sqrt@plt+0xa2b4>
  40b3d0:	stur	x0, [x29, #-72]
  40b3d4:	stur	w1, [x29, #-76]
  40b3d8:	b	40bf6c <sqrt@plt+0xa2ac>
  40b3dc:	b	40b44c <sqrt@plt+0x978c>
  40b3e0:	ldur	w0, [x29, #-100]
  40b3e4:	bl	405200 <sqrt@plt+0x3540>
  40b3e8:	str	w0, [sp, #236]
  40b3ec:	b	40b3f0 <sqrt@plt+0x9730>
  40b3f0:	ldr	w8, [sp, #236]
  40b3f4:	cbz	w8, 40b424 <sqrt@plt+0x9764>
  40b3f8:	ldur	w1, [x29, #-100]
  40b3fc:	sub	x0, x29, #0x78
  40b400:	bl	419c04 <sqrt@plt+0x17f44>
  40b404:	b	40b408 <sqrt@plt+0x9748>
  40b408:	ldr	x0, [sp, #320]
  40b40c:	sub	x1, x29, #0x78
  40b410:	ldr	x2, [sp, #344]
  40b414:	ldr	x3, [sp, #344]
  40b418:	bl	419f74 <sqrt@plt+0x182b4>
  40b41c:	b	40b420 <sqrt@plt+0x9760>
  40b420:	b	40b448 <sqrt@plt+0x9788>
  40b424:	ldur	w8, [x29, #-100]
  40b428:	sub	x0, x29, #0x60
  40b42c:	mov	w1, w8
  40b430:	bl	405198 <sqrt@plt+0x34d8>
  40b434:	b	40b438 <sqrt@plt+0x9778>
  40b438:	ldur	w8, [x29, #-100]
  40b43c:	cmp	w8, #0xa
  40b440:	b.ne	40b448 <sqrt@plt+0x9788>  // b.any
  40b444:	b	40b44c <sqrt@plt+0x978c>
  40b448:	b	40b368 <sqrt@plt+0x96a8>
  40b44c:	sub	x0, x29, #0x60
  40b450:	bl	4050e8 <sqrt@plt+0x3428>
  40b454:	str	w0, [sp, #232]
  40b458:	b	40b45c <sqrt@plt+0x979c>
  40b45c:	ldr	w8, [sp, #232]
  40b460:	stur	w8, [x29, #-124]
  40b464:	ldur	w9, [x29, #-124]
  40b468:	cbnz	w9, 40b470 <sqrt@plt+0x97b0>
  40b46c:	b	40bf18 <sqrt@plt+0xa258>
  40b470:	ldr	x8, [sp, #328]
  40b474:	ldr	w9, [x8]
  40b478:	add	w9, w9, #0x1
  40b47c:	str	w9, [x8]
  40b480:	ldur	w9, [x29, #-124]
  40b484:	cmp	w9, #0x2
  40b488:	b.lt	40ba1c <sqrt@plt+0x9d5c>  // b.tstop
  40b48c:	sub	x0, x29, #0x60
  40b490:	mov	w8, wzr
  40b494:	mov	w1, w8
  40b498:	bl	405250 <sqrt@plt+0x3590>
  40b49c:	str	x0, [sp, #224]
  40b4a0:	b	40b4a4 <sqrt@plt+0x97e4>
  40b4a4:	ldr	x8, [sp, #224]
  40b4a8:	ldrb	w9, [x8]
  40b4ac:	cmp	w9, #0x2e
  40b4b0:	b.ne	40ba1c <sqrt@plt+0x9d5c>  // b.any
  40b4b4:	sub	x0, x29, #0x60
  40b4b8:	mov	w1, #0x1                   	// #1
  40b4bc:	bl	405250 <sqrt@plt+0x3590>
  40b4c0:	str	x0, [sp, #216]
  40b4c4:	b	40b4c8 <sqrt@plt+0x9808>
  40b4c8:	ldr	x8, [sp, #216]
  40b4cc:	ldrb	w9, [x8]
  40b4d0:	cmp	w9, #0x5b
  40b4d4:	b.ne	40ba1c <sqrt@plt+0x9d5c>  // b.any
  40b4d8:	ldr	x8, [sp, #328]
  40b4dc:	ldr	w9, [x8]
  40b4e0:	stur	w9, [x29, #-128]
  40b4e4:	mov	w9, #0x1                   	// #1
  40b4e8:	stur	w9, [x29, #-132]
  40b4ec:	sub	x0, x29, #0x98
  40b4f0:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40b4f4:	b	40b4f8 <sqrt@plt+0x9838>
  40b4f8:	sub	x0, x29, #0xa8
  40b4fc:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40b500:	b	40b504 <sqrt@plt+0x9844>
  40b504:	sub	x0, x29, #0x60
  40b508:	bl	4050d0 <sqrt@plt+0x3410>
  40b50c:	str	x0, [sp, #208]
  40b510:	b	40b514 <sqrt@plt+0x9854>
  40b514:	ldr	x8, [sp, #208]
  40b518:	add	x1, x8, #0x2
  40b51c:	sub	x0, x29, #0x60
  40b520:	str	x1, [sp, #200]
  40b524:	bl	4050e8 <sqrt@plt+0x3428>
  40b528:	str	w0, [sp, #196]
  40b52c:	b	40b530 <sqrt@plt+0x9870>
  40b530:	ldr	w8, [sp, #196]
  40b534:	subs	w2, w8, #0x3
  40b538:	sub	x0, x29, #0xb8
  40b53c:	ldr	x1, [sp, #200]
  40b540:	bl	41aa10 <_ZdlPvm@@Base+0x16c>
  40b544:	b	40b548 <sqrt@plt+0x9888>
  40b548:	ldur	x0, [x29, #-16]
  40b54c:	bl	401a90 <getc@plt>
  40b550:	str	w0, [sp, #192]
  40b554:	b	40b558 <sqrt@plt+0x9898>
  40b558:	ldr	w8, [sp, #192]
  40b55c:	stur	w8, [x29, #-188]
  40b560:	ldur	w9, [x29, #-188]
  40b564:	mov	w10, #0xffffffff            	// #-1
  40b568:	cmp	w9, w10
  40b56c:	b.ne	40b5c0 <sqrt@plt+0x9900>  // b.any
  40b570:	ldr	x8, [sp, #336]
  40b574:	ldr	x0, [x8]
  40b578:	ldur	w1, [x29, #-128]
  40b57c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40b580:	add	x2, x2, #0xb6d
  40b584:	ldr	x3, [sp, #344]
  40b588:	ldr	x4, [sp, #344]
  40b58c:	ldr	x5, [sp, #344]
  40b590:	bl	41a0a8 <sqrt@plt+0x183e8>
  40b594:	b	40b598 <sqrt@plt+0x98d8>
  40b598:	b	40b748 <sqrt@plt+0x9a88>
  40b59c:	stur	x0, [x29, #-72]
  40b5a0:	stur	w1, [x29, #-76]
  40b5a4:	b	40ba10 <sqrt@plt+0x9d50>
  40b5a8:	stur	x0, [x29, #-72]
  40b5ac:	stur	w1, [x29, #-76]
  40b5b0:	b	40ba08 <sqrt@plt+0x9d48>
  40b5b4:	stur	x0, [x29, #-72]
  40b5b8:	stur	w1, [x29, #-76]
  40b5bc:	b	40ba00 <sqrt@plt+0x9d40>
  40b5c0:	ldur	w8, [x29, #-132]
  40b5c4:	cbz	w8, 40b5d8 <sqrt@plt+0x9918>
  40b5c8:	ldr	x8, [sp, #328]
  40b5cc:	ldr	w9, [x8]
  40b5d0:	add	w9, w9, #0x1
  40b5d4:	str	w9, [x8]
  40b5d8:	ldur	w8, [x29, #-132]
  40b5dc:	cbz	w8, 40b6d8 <sqrt@plt+0x9a18>
  40b5e0:	ldur	w8, [x29, #-188]
  40b5e4:	cmp	w8, #0x2e
  40b5e8:	b.ne	40b6d8 <sqrt@plt+0x9a18>  // b.any
  40b5ec:	ldur	x0, [x29, #-16]
  40b5f0:	bl	401a90 <getc@plt>
  40b5f4:	str	w0, [sp, #188]
  40b5f8:	b	40b5fc <sqrt@plt+0x993c>
  40b5fc:	ldr	w8, [sp, #188]
  40b600:	stur	w8, [x29, #-192]
  40b604:	ldur	w9, [x29, #-192]
  40b608:	cmp	w9, #0x5d
  40b60c:	b.ne	40b6b8 <sqrt@plt+0x99f8>  // b.any
  40b610:	ldur	x0, [x29, #-16]
  40b614:	bl	401a90 <getc@plt>
  40b618:	str	w0, [sp, #184]
  40b61c:	b	40b620 <sqrt@plt+0x9960>
  40b620:	ldr	w8, [sp, #184]
  40b624:	stur	w8, [x29, #-192]
  40b628:	mov	w9, #0x0                   	// #0
  40b62c:	cmp	w8, #0xa
  40b630:	str	w9, [sp, #180]
  40b634:	b.eq	40b64c <sqrt@plt+0x998c>  // b.none
  40b638:	ldur	w8, [x29, #-192]
  40b63c:	mov	w9, #0xffffffff            	// #-1
  40b640:	cmp	w8, w9
  40b644:	cset	w8, ne  // ne = any
  40b648:	str	w8, [sp, #180]
  40b64c:	ldr	w8, [sp, #180]
  40b650:	tbnz	w8, #0, 40b658 <sqrt@plt+0x9998>
  40b654:	b	40b6b4 <sqrt@plt+0x99f4>
  40b658:	ldur	w0, [x29, #-192]
  40b65c:	bl	405200 <sqrt@plt+0x3540>
  40b660:	str	w0, [sp, #176]
  40b664:	b	40b668 <sqrt@plt+0x99a8>
  40b668:	ldr	w8, [sp, #176]
  40b66c:	cbz	w8, 40b69c <sqrt@plt+0x99dc>
  40b670:	ldur	w1, [x29, #-192]
  40b674:	sub	x0, x29, #0xd0
  40b678:	bl	419c04 <sqrt@plt+0x17f44>
  40b67c:	b	40b680 <sqrt@plt+0x99c0>
  40b680:	ldr	x0, [sp, #320]
  40b684:	sub	x1, x29, #0xd0
  40b688:	ldr	x2, [sp, #344]
  40b68c:	ldr	x3, [sp, #344]
  40b690:	bl	419f74 <sqrt@plt+0x182b4>
  40b694:	b	40b698 <sqrt@plt+0x99d8>
  40b698:	b	40b6b0 <sqrt@plt+0x99f0>
  40b69c:	ldur	w8, [x29, #-192]
  40b6a0:	sub	x0, x29, #0xa8
  40b6a4:	mov	w1, w8
  40b6a8:	bl	405198 <sqrt@plt+0x34d8>
  40b6ac:	b	40b6b0 <sqrt@plt+0x99f0>
  40b6b0:	b	40b610 <sqrt@plt+0x9950>
  40b6b4:	b	40b748 <sqrt@plt+0x9a88>
  40b6b8:	ldur	w8, [x29, #-192]
  40b6bc:	mov	w9, #0xffffffff            	// #-1
  40b6c0:	cmp	w8, w9
  40b6c4:	b.eq	40b6d8 <sqrt@plt+0x9a18>  // b.none
  40b6c8:	ldur	w0, [x29, #-192]
  40b6cc:	ldur	x1, [x29, #-16]
  40b6d0:	bl	4018d0 <ungetc@plt>
  40b6d4:	b	40b6d8 <sqrt@plt+0x9a18>
  40b6d8:	ldur	w0, [x29, #-188]
  40b6dc:	bl	405200 <sqrt@plt+0x3540>
  40b6e0:	str	w0, [sp, #172]
  40b6e4:	b	40b6e8 <sqrt@plt+0x9a28>
  40b6e8:	ldr	w8, [sp, #172]
  40b6ec:	cbz	w8, 40b71c <sqrt@plt+0x9a5c>
  40b6f0:	ldur	w1, [x29, #-188]
  40b6f4:	sub	x0, x29, #0xe0
  40b6f8:	bl	419c04 <sqrt@plt+0x17f44>
  40b6fc:	b	40b700 <sqrt@plt+0x9a40>
  40b700:	ldr	x0, [sp, #320]
  40b704:	sub	x1, x29, #0xe0
  40b708:	ldr	x2, [sp, #344]
  40b70c:	ldr	x3, [sp, #344]
  40b710:	bl	419f74 <sqrt@plt+0x182b4>
  40b714:	b	40b718 <sqrt@plt+0x9a58>
  40b718:	b	40b730 <sqrt@plt+0x9a70>
  40b71c:	ldur	w8, [x29, #-188]
  40b720:	sub	x0, x29, #0x98
  40b724:	mov	w1, w8
  40b728:	bl	405198 <sqrt@plt+0x34d8>
  40b72c:	b	40b730 <sqrt@plt+0x9a70>
  40b730:	ldur	w8, [x29, #-188]
  40b734:	cmp	w8, #0xa
  40b738:	cset	w8, eq  // eq = none
  40b73c:	and	w8, w8, #0x1
  40b740:	stur	w8, [x29, #-132]
  40b744:	b	40b548 <sqrt@plt+0x9888>
  40b748:	sub	x0, x29, #0x98
  40b74c:	bl	40cf44 <sqrt@plt+0xb284>
  40b750:	str	w0, [sp, #168]
  40b754:	b	40b758 <sqrt@plt+0x9a98>
  40b758:	ldr	w8, [sp, #168]
  40b75c:	cbz	w8, 40b7a0 <sqrt@plt+0x9ae0>
  40b760:	bl	40d080 <sqrt@plt+0xb3c0>
  40b764:	b	40b768 <sqrt@plt+0x9aa8>
  40b768:	ldr	x8, [sp, #296]
  40b76c:	ldr	w9, [x8]
  40b770:	cbz	w9, 40b780 <sqrt@plt+0x9ac0>
  40b774:	bl	40bf84 <sqrt@plt+0xa2c4>
  40b778:	b	40b77c <sqrt@plt+0x9abc>
  40b77c:	b	40b79c <sqrt@plt+0x9adc>
  40b780:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40b784:	add	x0, x0, #0xb7f
  40b788:	ldr	x1, [sp, #344]
  40b78c:	ldr	x2, [sp, #344]
  40b790:	ldr	x3, [sp, #344]
  40b794:	bl	419f74 <sqrt@plt+0x182b4>
  40b798:	b	40b79c <sqrt@plt+0x9adc>
  40b79c:	b	40b9d8 <sqrt@plt+0x9d18>
  40b7a0:	ldr	x8, [sp, #296]
  40b7a4:	ldr	w9, [x8]
  40b7a8:	cbz	w9, 40b7c8 <sqrt@plt+0x9b08>
  40b7ac:	sub	x0, x29, #0x98
  40b7b0:	bl	40d260 <sqrt@plt+0xb5a0>
  40b7b4:	str	w0, [sp, #164]
  40b7b8:	b	40b7bc <sqrt@plt+0x9afc>
  40b7bc:	ldr	w0, [sp, #164]
  40b7c0:	str	w0, [sp, #160]
  40b7c4:	b	40b7e0 <sqrt@plt+0x9b20>
  40b7c8:	sub	x0, x29, #0x98
  40b7cc:	bl	40d688 <sqrt@plt+0xb9c8>
  40b7d0:	str	w0, [sp, #156]
  40b7d4:	b	40b7d8 <sqrt@plt+0x9b18>
  40b7d8:	ldr	w0, [sp, #156]
  40b7dc:	str	w0, [sp, #160]
  40b7e0:	ldr	w8, [sp, #160]
  40b7e4:	stur	w8, [x29, #-228]
  40b7e8:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  40b7ec:	add	x9, x9, #0x72c
  40b7f0:	ldr	w8, [x9]
  40b7f4:	cbz	w8, 40b9d8 <sqrt@plt+0x9d18>
  40b7f8:	ldr	x8, [sp, #296]
  40b7fc:	ldr	w9, [x8]
  40b800:	cbz	w9, 40b82c <sqrt@plt+0x9b6c>
  40b804:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40b808:	add	x8, x8, #0xb88
  40b80c:	ldr	x8, [x8]
  40b810:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  40b814:	add	x9, x9, #0x8b0
  40b818:	ldr	x9, [x9]
  40b81c:	cmp	x8, x9
  40b820:	b.ne	40b82c <sqrt@plt+0x9b6c>  // b.any
  40b824:	bl	40d724 <sqrt@plt+0xba64>
  40b828:	b	40b82c <sqrt@plt+0x9b6c>
  40b82c:	ldr	x0, [sp, #304]
  40b830:	bl	4050e8 <sqrt@plt+0x3428>
  40b834:	str	w0, [sp, #152]
  40b838:	b	40b83c <sqrt@plt+0x9b7c>
  40b83c:	ldr	w8, [sp, #152]
  40b840:	cbnz	w8, 40b864 <sqrt@plt+0x9ba4>
  40b844:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40b848:	add	x0, x0, #0xbae
  40b84c:	ldr	x1, [sp, #344]
  40b850:	ldr	x2, [sp, #344]
  40b854:	ldr	x3, [sp, #344]
  40b858:	bl	41a020 <sqrt@plt+0x18360>
  40b85c:	b	40b860 <sqrt@plt+0x9ba0>
  40b860:	b	40b888 <sqrt@plt+0x9bc8>
  40b864:	ldr	x0, [sp, #304]
  40b868:	bl	4050e8 <sqrt@plt+0x3428>
  40b86c:	str	w0, [sp, #148]
  40b870:	b	40b874 <sqrt@plt+0x9bb4>
  40b874:	ldr	w8, [sp, #148]
  40b878:	subs	w1, w8, #0x1
  40b87c:	ldr	x0, [sp, #304]
  40b880:	bl	41b6e8 <_ZdlPvm@@Base+0xe44>
  40b884:	b	40b888 <sqrt@plt+0x9bc8>
  40b888:	sub	x0, x29, #0xf8
  40b88c:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40b890:	b	40b894 <sqrt@plt+0x9bd4>
  40b894:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40b898:	add	x8, x8, #0xae0
  40b89c:	ldr	w9, [x8]
  40b8a0:	cbz	w9, 40b8cc <sqrt@plt+0x9c0c>
  40b8a4:	ldr	x0, [sp, #304]
  40b8a8:	sub	x1, x29, #0xf8
  40b8ac:	bl	40d768 <sqrt@plt+0xbaa8>
  40b8b0:	b	40b8b4 <sqrt@plt+0x9bf4>
  40b8b4:	b	40b8cc <sqrt@plt+0x9c0c>
  40b8b8:	stur	x0, [x29, #-72]
  40b8bc:	stur	w1, [x29, #-76]
  40b8c0:	sub	x0, x29, #0xf8
  40b8c4:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40b8c8:	b	40ba00 <sqrt@plt+0x9d40>
  40b8cc:	sub	x0, x29, #0xb8
  40b8d0:	bl	4050e8 <sqrt@plt+0x3428>
  40b8d4:	str	w0, [sp, #144]
  40b8d8:	b	40b8dc <sqrt@plt+0x9c1c>
  40b8dc:	ldr	w8, [sp, #144]
  40b8e0:	cmp	w8, #0x0
  40b8e4:	cset	w9, gt
  40b8e8:	mov	w10, #0x1                   	// #1
  40b8ec:	str	w10, [sp, #140]
  40b8f0:	tbnz	w9, #0, 40b914 <sqrt@plt+0x9c54>
  40b8f4:	sub	x0, x29, #0xa8
  40b8f8:	bl	4050e8 <sqrt@plt+0x3428>
  40b8fc:	str	w0, [sp, #136]
  40b900:	b	40b904 <sqrt@plt+0x9c44>
  40b904:	ldr	w8, [sp, #136]
  40b908:	cmp	w8, #0x0
  40b90c:	cset	w9, gt
  40b910:	str	w9, [sp, #140]
  40b914:	ldr	w8, [sp, #140]
  40b918:	and	w8, w8, #0x1
  40b91c:	stur	w8, [x29, #-252]
  40b920:	ldur	w8, [x29, #-228]
  40b924:	and	w8, w8, #0xfffffff3
  40b928:	stur	w8, [x29, #-256]
  40b92c:	ldur	w8, [x29, #-228]
  40b930:	and	w8, w8, #0x4
  40b934:	cbnz	w8, 40b940 <sqrt@plt+0x9c80>
  40b938:	ldur	w8, [x29, #-252]
  40b93c:	cbnz	w8, 40b950 <sqrt@plt+0x9c90>
  40b940:	ldr	x0, [sp, #304]
  40b944:	mov	w1, #0xb                   	// #11
  40b948:	bl	405198 <sqrt@plt+0x34d8>
  40b94c:	b	40b950 <sqrt@plt+0x9c90>
  40b950:	ldr	x0, [sp, #304]
  40b954:	sub	x1, x29, #0xb8
  40b958:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  40b95c:	b	40b960 <sqrt@plt+0x9ca0>
  40b960:	ldur	w8, [x29, #-256]
  40b964:	add	w8, w8, #0xd
  40b968:	strb	w8, [sp, #383]
  40b96c:	ldrb	w1, [sp, #383]
  40b970:	ldr	x0, [sp, #304]
  40b974:	bl	405198 <sqrt@plt+0x34d8>
  40b978:	b	40b97c <sqrt@plt+0x9cbc>
  40b97c:	ldr	x0, [sp, #304]
  40b980:	sub	x1, x29, #0xa8
  40b984:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  40b988:	b	40b98c <sqrt@plt+0x9ccc>
  40b98c:	ldur	w8, [x29, #-228]
  40b990:	and	w8, w8, #0x8
  40b994:	cbnz	w8, 40b9a0 <sqrt@plt+0x9ce0>
  40b998:	ldur	w8, [x29, #-252]
  40b99c:	cbnz	w8, 40b9b0 <sqrt@plt+0x9cf0>
  40b9a0:	ldr	x0, [sp, #304]
  40b9a4:	mov	w1, #0xc                   	// #12
  40b9a8:	bl	405198 <sqrt@plt+0x34d8>
  40b9ac:	b	40b9b0 <sqrt@plt+0x9cf0>
  40b9b0:	ldr	x0, [sp, #304]
  40b9b4:	sub	x1, x29, #0xf8
  40b9b8:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  40b9bc:	b	40b9c0 <sqrt@plt+0x9d00>
  40b9c0:	ldr	x0, [sp, #304]
  40b9c4:	mov	w1, #0xa                   	// #10
  40b9c8:	bl	405198 <sqrt@plt+0x34d8>
  40b9cc:	b	40b9d0 <sqrt@plt+0x9d10>
  40b9d0:	sub	x0, x29, #0xf8
  40b9d4:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40b9d8:	mov	w8, #0x1                   	// #1
  40b9dc:	ldr	x9, [sp, #288]
  40b9e0:	str	w8, [x9]
  40b9e4:	sub	x0, x29, #0xb8
  40b9e8:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40b9ec:	sub	x0, x29, #0xa8
  40b9f0:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40b9f4:	sub	x0, x29, #0x98
  40b9f8:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40b9fc:	b	40bf14 <sqrt@plt+0xa254>
  40ba00:	sub	x0, x29, #0xb8
  40ba04:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40ba08:	sub	x0, x29, #0xa8
  40ba0c:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40ba10:	sub	x0, x29, #0x98
  40ba14:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40ba18:	b	40bf6c <sqrt@plt+0xa2ac>
  40ba1c:	ldur	w8, [x29, #-124]
  40ba20:	cmp	w8, #0x4
  40ba24:	b.lt	40bb54 <sqrt@plt+0x9e94>  // b.tstop
  40ba28:	sub	x0, x29, #0x60
  40ba2c:	mov	w8, wzr
  40ba30:	mov	w1, w8
  40ba34:	bl	405250 <sqrt@plt+0x3590>
  40ba38:	str	x0, [sp, #128]
  40ba3c:	b	40ba40 <sqrt@plt+0x9d80>
  40ba40:	ldr	x8, [sp, #128]
  40ba44:	ldrb	w9, [x8]
  40ba48:	cmp	w9, #0x2e
  40ba4c:	b.ne	40bb54 <sqrt@plt+0x9e94>  // b.any
  40ba50:	sub	x0, x29, #0x60
  40ba54:	mov	w1, #0x1                   	// #1
  40ba58:	bl	405250 <sqrt@plt+0x3590>
  40ba5c:	str	x0, [sp, #120]
  40ba60:	b	40ba64 <sqrt@plt+0x9da4>
  40ba64:	ldr	x8, [sp, #120]
  40ba68:	ldrb	w9, [x8]
  40ba6c:	cmp	w9, #0x6c
  40ba70:	b.ne	40bb54 <sqrt@plt+0x9e94>  // b.any
  40ba74:	sub	x0, x29, #0x60
  40ba78:	mov	w1, #0x2                   	// #2
  40ba7c:	bl	405250 <sqrt@plt+0x3590>
  40ba80:	str	x0, [sp, #112]
  40ba84:	b	40ba88 <sqrt@plt+0x9dc8>
  40ba88:	ldr	x8, [sp, #112]
  40ba8c:	ldrb	w9, [x8]
  40ba90:	cmp	w9, #0x66
  40ba94:	b.ne	40bb54 <sqrt@plt+0x9e94>  // b.any
  40ba98:	ldr	x8, [sp, #312]
  40ba9c:	ldr	w9, [x8]
  40baa0:	cbnz	w9, 40baec <sqrt@plt+0x9e2c>
  40baa4:	sub	x0, x29, #0x60
  40baa8:	mov	w1, #0x3                   	// #3
  40baac:	bl	405250 <sqrt@plt+0x3590>
  40bab0:	str	x0, [sp, #104]
  40bab4:	b	40bab8 <sqrt@plt+0x9df8>
  40bab8:	ldr	x8, [sp, #104]
  40babc:	ldrb	w9, [x8]
  40bac0:	cmp	w9, #0xa
  40bac4:	b.eq	40baec <sqrt@plt+0x9e2c>  // b.none
  40bac8:	sub	x0, x29, #0x60
  40bacc:	mov	w1, #0x3                   	// #3
  40bad0:	bl	405250 <sqrt@plt+0x3590>
  40bad4:	str	x0, [sp, #96]
  40bad8:	b	40badc <sqrt@plt+0x9e1c>
  40badc:	ldr	x8, [sp, #96]
  40bae0:	ldrb	w9, [x8]
  40bae4:	cmp	w9, #0x20
  40bae8:	b.ne	40bb54 <sqrt@plt+0x9e94>  // b.any
  40baec:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40baf0:	add	x0, x0, #0xb78
  40baf4:	sub	x1, x29, #0x60
  40baf8:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  40bafc:	b	40bb00 <sqrt@plt+0x9e40>
  40bb00:	sub	x0, x29, #0x60
  40bb04:	mov	w8, wzr
  40bb08:	mov	w1, w8
  40bb0c:	bl	405198 <sqrt@plt+0x34d8>
  40bb10:	b	40bb14 <sqrt@plt+0x9e54>
  40bb14:	sub	x0, x29, #0x60
  40bb18:	bl	4050d0 <sqrt@plt+0x3410>
  40bb1c:	str	x0, [sp, #88]
  40bb20:	b	40bb24 <sqrt@plt+0x9e64>
  40bb24:	ldr	x8, [sp, #88]
  40bb28:	add	x0, x8, #0x3
  40bb2c:	bl	41a50c <sqrt@plt+0x1884c>
  40bb30:	str	w0, [sp, #84]
  40bb34:	b	40bb38 <sqrt@plt+0x9e78>
  40bb38:	ldr	w8, [sp, #84]
  40bb3c:	cbz	w8, 40bb50 <sqrt@plt+0x9e90>
  40bb40:	ldr	x8, [sp, #328]
  40bb44:	ldr	w9, [x8]
  40bb48:	subs	w9, w9, #0x1
  40bb4c:	str	w9, [x8]
  40bb50:	b	40bf14 <sqrt@plt+0xa254>
  40bb54:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40bb58:	add	x8, x8, #0x740
  40bb5c:	ldr	w9, [x8]
  40bb60:	cbz	w9, 40befc <sqrt@plt+0xa23c>
  40bb64:	ldur	w8, [x29, #-124]
  40bb68:	cmp	w8, #0x4
  40bb6c:	b.lt	40befc <sqrt@plt+0xa23c>  // b.tstop
  40bb70:	sub	x0, x29, #0x60
  40bb74:	mov	w8, wzr
  40bb78:	mov	w1, w8
  40bb7c:	bl	405250 <sqrt@plt+0x3590>
  40bb80:	str	x0, [sp, #72]
  40bb84:	b	40bb88 <sqrt@plt+0x9ec8>
  40bb88:	ldr	x8, [sp, #72]
  40bb8c:	ldrb	w9, [x8]
  40bb90:	cmp	w9, #0x2e
  40bb94:	b.ne	40befc <sqrt@plt+0xa23c>  // b.any
  40bb98:	sub	x0, x29, #0x60
  40bb9c:	mov	w1, #0x1                   	// #1
  40bba0:	bl	405250 <sqrt@plt+0x3590>
  40bba4:	str	x0, [sp, #64]
  40bba8:	b	40bbac <sqrt@plt+0x9eec>
  40bbac:	ldr	x8, [sp, #64]
  40bbb0:	ldrb	w9, [x8]
  40bbb4:	cmp	w9, #0x52
  40bbb8:	b.ne	40befc <sqrt@plt+0xa23c>  // b.any
  40bbbc:	sub	x0, x29, #0x60
  40bbc0:	mov	w1, #0x2                   	// #2
  40bbc4:	bl	405250 <sqrt@plt+0x3590>
  40bbc8:	str	x0, [sp, #56]
  40bbcc:	b	40bbd0 <sqrt@plt+0x9f10>
  40bbd0:	ldr	x8, [sp, #56]
  40bbd4:	ldrb	w9, [x8]
  40bbd8:	cmp	w9, #0x31
  40bbdc:	b.ne	40befc <sqrt@plt+0xa23c>  // b.any
  40bbe0:	ldr	x8, [sp, #312]
  40bbe4:	ldr	w9, [x8]
  40bbe8:	cbnz	w9, 40bc34 <sqrt@plt+0x9f74>
  40bbec:	sub	x0, x29, #0x60
  40bbf0:	mov	w1, #0x3                   	// #3
  40bbf4:	bl	405250 <sqrt@plt+0x3590>
  40bbf8:	str	x0, [sp, #48]
  40bbfc:	b	40bc00 <sqrt@plt+0x9f40>
  40bc00:	ldr	x8, [sp, #48]
  40bc04:	ldrb	w9, [x8]
  40bc08:	cmp	w9, #0xa
  40bc0c:	b.eq	40bc34 <sqrt@plt+0x9f74>  // b.none
  40bc10:	sub	x0, x29, #0x60
  40bc14:	mov	w1, #0x3                   	// #3
  40bc18:	bl	405250 <sqrt@plt+0x3590>
  40bc1c:	str	x0, [sp, #40]
  40bc20:	b	40bc24 <sqrt@plt+0x9f64>
  40bc24:	ldr	x8, [sp, #40]
  40bc28:	ldrb	w9, [x8]
  40bc2c:	cmp	w9, #0x20
  40bc30:	b.ne	40befc <sqrt@plt+0xa23c>  // b.any
  40bc34:	sub	x0, x29, #0x60
  40bc38:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  40bc3c:	b	40bc40 <sqrt@plt+0x9f80>
  40bc40:	mov	w8, #0x1                   	// #1
  40bc44:	str	w8, [sp, #376]
  40bc48:	ldr	x9, [sp, #328]
  40bc4c:	ldr	w8, [x9]
  40bc50:	str	w8, [sp, #372]
  40bc54:	ldur	x0, [x29, #-16]
  40bc58:	bl	401a90 <getc@plt>
  40bc5c:	str	w0, [sp, #36]
  40bc60:	b	40bc64 <sqrt@plt+0x9fa4>
  40bc64:	ldr	w8, [sp, #36]
  40bc68:	str	w8, [sp, #368]
  40bc6c:	ldr	w9, [sp, #368]
  40bc70:	mov	w10, #0xffffffff            	// #-1
  40bc74:	cmp	w9, w10
  40bc78:	b.eq	40bc94 <sqrt@plt+0x9fd4>  // b.none
  40bc7c:	ldr	w8, [sp, #376]
  40bc80:	cbz	w8, 40bc94 <sqrt@plt+0x9fd4>
  40bc84:	ldr	x8, [sp, #328]
  40bc88:	ldr	w9, [x8]
  40bc8c:	add	w9, w9, #0x1
  40bc90:	str	w9, [x8]
  40bc94:	ldr	w8, [sp, #376]
  40bc98:	cbz	w8, 40bdf8 <sqrt@plt+0xa138>
  40bc9c:	ldr	w8, [sp, #368]
  40bca0:	cmp	w8, #0x2e
  40bca4:	b.ne	40bdf8 <sqrt@plt+0xa138>  // b.any
  40bca8:	ldur	x0, [x29, #-16]
  40bcac:	bl	401a90 <getc@plt>
  40bcb0:	str	w0, [sp, #32]
  40bcb4:	b	40bcb8 <sqrt@plt+0x9ff8>
  40bcb8:	ldr	w8, [sp, #32]
  40bcbc:	str	w8, [sp, #368]
  40bcc0:	ldr	w9, [sp, #368]
  40bcc4:	cmp	w9, #0x52
  40bcc8:	b.ne	40bde8 <sqrt@plt+0xa128>  // b.any
  40bccc:	ldur	x0, [x29, #-16]
  40bcd0:	bl	401a90 <getc@plt>
  40bcd4:	str	w0, [sp, #28]
  40bcd8:	b	40bcdc <sqrt@plt+0xa01c>
  40bcdc:	ldr	w8, [sp, #28]
  40bce0:	str	w8, [sp, #368]
  40bce4:	ldr	w9, [sp, #368]
  40bce8:	cmp	w9, #0x32
  40bcec:	b.ne	40bdc4 <sqrt@plt+0xa104>  // b.any
  40bcf0:	ldur	x0, [x29, #-16]
  40bcf4:	bl	401a90 <getc@plt>
  40bcf8:	str	w0, [sp, #24]
  40bcfc:	b	40bd00 <sqrt@plt+0xa040>
  40bd00:	ldr	w8, [sp, #24]
  40bd04:	str	w8, [sp, #368]
  40bd08:	ldr	x9, [sp, #312]
  40bd0c:	ldr	w10, [x9]
  40bd10:	cbnz	w10, 40bd3c <sqrt@plt+0xa07c>
  40bd14:	ldr	w8, [sp, #368]
  40bd18:	cmp	w8, #0x20
  40bd1c:	b.eq	40bd3c <sqrt@plt+0xa07c>  // b.none
  40bd20:	ldr	w8, [sp, #368]
  40bd24:	cmp	w8, #0xa
  40bd28:	b.eq	40bd3c <sqrt@plt+0xa07c>  // b.none
  40bd2c:	ldr	w8, [sp, #368]
  40bd30:	mov	w9, #0xffffffff            	// #-1
  40bd34:	cmp	w8, w9
  40bd38:	b.ne	40bd90 <sqrt@plt+0xa0d0>  // b.any
  40bd3c:	ldr	w8, [sp, #368]
  40bd40:	mov	w9, #0xffffffff            	// #-1
  40bd44:	mov	w10, #0x0                   	// #0
  40bd48:	cmp	w8, w9
  40bd4c:	str	w10, [sp, #20]
  40bd50:	b.eq	40bd64 <sqrt@plt+0xa0a4>  // b.none
  40bd54:	ldr	w8, [sp, #368]
  40bd58:	cmp	w8, #0xa
  40bd5c:	cset	w8, ne  // ne = any
  40bd60:	str	w8, [sp, #20]
  40bd64:	ldr	w8, [sp, #20]
  40bd68:	tbnz	w8, #0, 40bd70 <sqrt@plt+0xa0b0>
  40bd6c:	b	40bd8c <sqrt@plt+0xa0cc>
  40bd70:	ldur	x0, [x29, #-16]
  40bd74:	bl	401a90 <getc@plt>
  40bd78:	str	w0, [sp, #16]
  40bd7c:	b	40bd80 <sqrt@plt+0xa0c0>
  40bd80:	ldr	w8, [sp, #16]
  40bd84:	str	w8, [sp, #368]
  40bd88:	b	40bd3c <sqrt@plt+0xa07c>
  40bd8c:	b	40bea4 <sqrt@plt+0xa1e4>
  40bd90:	sub	x0, x29, #0x60
  40bd94:	mov	w1, #0x2e                  	// #46
  40bd98:	bl	405198 <sqrt@plt+0x34d8>
  40bd9c:	b	40bda0 <sqrt@plt+0xa0e0>
  40bda0:	sub	x0, x29, #0x60
  40bda4:	mov	w1, #0x52                  	// #82
  40bda8:	bl	405198 <sqrt@plt+0x34d8>
  40bdac:	b	40bdb0 <sqrt@plt+0xa0f0>
  40bdb0:	sub	x0, x29, #0x60
  40bdb4:	mov	w1, #0x32                  	// #50
  40bdb8:	bl	405198 <sqrt@plt+0x34d8>
  40bdbc:	b	40bdc0 <sqrt@plt+0xa100>
  40bdc0:	b	40bde4 <sqrt@plt+0xa124>
  40bdc4:	sub	x0, x29, #0x60
  40bdc8:	mov	w1, #0x2e                  	// #46
  40bdcc:	bl	405198 <sqrt@plt+0x34d8>
  40bdd0:	b	40bdd4 <sqrt@plt+0xa114>
  40bdd4:	sub	x0, x29, #0x60
  40bdd8:	mov	w1, #0x52                  	// #82
  40bddc:	bl	405198 <sqrt@plt+0x34d8>
  40bde0:	b	40bde4 <sqrt@plt+0xa124>
  40bde4:	b	40bdf8 <sqrt@plt+0xa138>
  40bde8:	sub	x0, x29, #0x60
  40bdec:	mov	w1, #0x2e                  	// #46
  40bdf0:	bl	405198 <sqrt@plt+0x34d8>
  40bdf4:	b	40bdf8 <sqrt@plt+0xa138>
  40bdf8:	ldr	w8, [sp, #368]
  40bdfc:	mov	w9, #0xffffffff            	// #-1
  40be00:	cmp	w8, w9
  40be04:	b.ne	40be34 <sqrt@plt+0xa174>  // b.any
  40be08:	ldr	x8, [sp, #336]
  40be0c:	ldr	x0, [x8]
  40be10:	ldr	w1, [sp, #372]
  40be14:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40be18:	add	x2, x2, #0xbd5
  40be1c:	ldr	x3, [sp, #344]
  40be20:	ldr	x4, [sp, #344]
  40be24:	ldr	x5, [sp, #344]
  40be28:	bl	41a0a8 <sqrt@plt+0x183e8>
  40be2c:	b	40be30 <sqrt@plt+0xa170>
  40be30:	b	40bea4 <sqrt@plt+0xa1e4>
  40be34:	ldr	w0, [sp, #368]
  40be38:	bl	405200 <sqrt@plt+0x3540>
  40be3c:	str	w0, [sp, #12]
  40be40:	b	40be44 <sqrt@plt+0xa184>
  40be44:	ldr	w8, [sp, #12]
  40be48:	cbz	w8, 40be78 <sqrt@plt+0xa1b8>
  40be4c:	ldr	w1, [sp, #368]
  40be50:	add	x0, sp, #0x160
  40be54:	bl	419c04 <sqrt@plt+0x17f44>
  40be58:	b	40be5c <sqrt@plt+0xa19c>
  40be5c:	ldr	x0, [sp, #320]
  40be60:	add	x1, sp, #0x160
  40be64:	ldr	x2, [sp, #344]
  40be68:	ldr	x3, [sp, #344]
  40be6c:	bl	419f74 <sqrt@plt+0x182b4>
  40be70:	b	40be74 <sqrt@plt+0xa1b4>
  40be74:	b	40bea0 <sqrt@plt+0xa1e0>
  40be78:	ldr	w8, [sp, #368]
  40be7c:	sub	x0, x29, #0x60
  40be80:	mov	w1, w8
  40be84:	bl	405198 <sqrt@plt+0x34d8>
  40be88:	b	40be8c <sqrt@plt+0xa1cc>
  40be8c:	ldr	w8, [sp, #368]
  40be90:	cmp	w8, #0xa
  40be94:	cset	w8, eq  // eq = none
  40be98:	and	w8, w8, #0x1
  40be9c:	str	w8, [sp, #376]
  40bea0:	b	40bc54 <sqrt@plt+0x9f94>
  40bea4:	bl	40d080 <sqrt@plt+0xb3c0>
  40bea8:	b	40beac <sqrt@plt+0xa1ec>
  40beac:	ldr	x8, [sp, #296]
  40beb0:	ldr	w9, [x8]
  40beb4:	cbz	w9, 40bec4 <sqrt@plt+0xa204>
  40beb8:	bl	40bf84 <sqrt@plt+0xa2c4>
  40bebc:	b	40bec0 <sqrt@plt+0xa200>
  40bec0:	b	40bed0 <sqrt@plt+0xa210>
  40bec4:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40bec8:	add	x8, x8, #0xb94
  40becc:	str	wzr, [x8]
  40bed0:	ldr	x8, [sp, #336]
  40bed4:	ldr	x1, [x8]
  40bed8:	ldr	w9, [sp, #372]
  40bedc:	add	w2, w9, #0x1
  40bee0:	sub	x0, x29, #0x60
  40bee4:	bl	404bdc <sqrt@plt+0x2f1c>
  40bee8:	b	40beec <sqrt@plt+0xa22c>
  40beec:	mov	w8, #0x1                   	// #1
  40bef0:	ldr	x9, [sp, #288]
  40bef4:	str	w8, [x9]
  40bef8:	b	40bf14 <sqrt@plt+0xa254>
  40befc:	bl	40d080 <sqrt@plt+0xb3c0>
  40bf00:	b	40bf04 <sqrt@plt+0xa244>
  40bf04:	ldr	x0, [sp, #304]
  40bf08:	sub	x1, x29, #0x60
  40bf0c:	bl	41acac <_ZdlPvm@@Base+0x408>
  40bf10:	b	40bf14 <sqrt@plt+0xa254>
  40bf14:	b	40b35c <sqrt@plt+0x969c>
  40bf18:	ldr	x8, [sp, #288]
  40bf1c:	str	wzr, [x8]
  40bf20:	bl	40d080 <sqrt@plt+0xb3c0>
  40bf24:	b	40bf28 <sqrt@plt+0xa268>
  40bf28:	ldur	x8, [x29, #-16]
  40bf2c:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  40bf30:	add	x9, x9, #0x8a8
  40bf34:	ldr	x9, [x9]
  40bf38:	cmp	x8, x9
  40bf3c:	b.eq	40bf4c <sqrt@plt+0xa28c>  // b.none
  40bf40:	ldur	x0, [x29, #-16]
  40bf44:	bl	401970 <fclose@plt>
  40bf48:	b	40bf4c <sqrt@plt+0xa28c>
  40bf4c:	sub	x0, x29, #0x60
  40bf50:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40bf54:	sub	x0, x29, #0x40
  40bf58:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40bf5c:	add	sp, sp, #0x280
  40bf60:	ldr	x28, [sp, #16]
  40bf64:	ldp	x29, x30, [sp], #32
  40bf68:	ret
  40bf6c:	sub	x0, x29, #0x60
  40bf70:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40bf74:	sub	x0, x29, #0x40
  40bf78:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40bf7c:	ldur	x0, [x29, #-72]
  40bf80:	bl	401c40 <_Unwind_Resume@plt>
  40bf84:	sub	sp, sp, #0xb0
  40bf88:	stp	x29, x30, [sp, #160]
  40bf8c:	add	x29, sp, #0xa0
  40bf90:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40bf94:	add	x8, x8, #0xadc
  40bf98:	mov	w1, #0x3af                 	// #943
  40bf9c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40bfa0:	add	x2, x2, #0x9fc
  40bfa4:	adrp	x9, 435000 <stderr@@GLIBC_2.17+0x2748>
  40bfa8:	add	x9, x9, #0xb90
  40bfac:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40bfb0:	add	x10, x10, #0xc30
  40bfb4:	adrp	x11, 435000 <stderr@@GLIBC_2.17+0x2748>
  40bfb8:	add	x11, x11, #0xb94
  40bfbc:	adrp	x12, 435000 <stderr@@GLIBC_2.17+0x2748>
  40bfc0:	add	x12, x12, #0xb98
  40bfc4:	adrp	x13, 435000 <stderr@@GLIBC_2.17+0x2748>
  40bfc8:	add	x13, x13, #0xb88
  40bfcc:	adrp	x14, 432000 <_Znam@GLIBCXX_3.4>
  40bfd0:	add	x14, x14, #0x8b0
  40bfd4:	ldr	w0, [x8]
  40bfd8:	str	x9, [sp, #72]
  40bfdc:	str	x10, [sp, #64]
  40bfe0:	str	x11, [sp, #56]
  40bfe4:	str	x12, [sp, #48]
  40bfe8:	str	x13, [sp, #40]
  40bfec:	str	x14, [sp, #32]
  40bff0:	bl	4052f0 <sqrt@plt+0x3630>
  40bff4:	ldr	x8, [sp, #72]
  40bff8:	ldr	w15, [x8]
  40bffc:	cbnz	w15, 40c040 <sqrt@plt+0xa380>
  40c000:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40c004:	add	x8, x8, #0xad8
  40c008:	ldr	w9, [x8]
  40c00c:	cbz	w9, 40c028 <sqrt@plt+0xa368>
  40c010:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40c014:	add	x0, x0, #0xaaa
  40c018:	ldr	x1, [sp, #64]
  40c01c:	ldr	x2, [sp, #64]
  40c020:	ldr	x3, [sp, #64]
  40c024:	bl	419f74 <sqrt@plt+0x182b4>
  40c028:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40c02c:	add	x8, x8, #0xadc
  40c030:	str	wzr, [x8]
  40c034:	ldr	x8, [sp, #56]
  40c038:	str	wzr, [x8]
  40c03c:	b	40c4c8 <sqrt@plt+0xa808>
  40c040:	ldr	x8, [sp, #56]
  40c044:	ldr	w9, [x8]
  40c048:	cmp	w9, #0x0
  40c04c:	cset	w9, le
  40c050:	tbnz	w9, #0, 40c1c8 <sqrt@plt+0xa508>
  40c054:	stur	wzr, [x29, #-4]
  40c058:	stur	wzr, [x29, #-8]
  40c05c:	ldur	w8, [x29, #-8]
  40c060:	ldr	x9, [sp, #72]
  40c064:	ldr	w10, [x9]
  40c068:	cmp	w8, w10
  40c06c:	b.ge	40c0dc <sqrt@plt+0xa41c>  // b.tcont
  40c070:	ldr	x8, [sp, #48]
  40c074:	ldr	x9, [x8]
  40c078:	ldursw	x10, [x29, #-8]
  40c07c:	mov	x11, #0x8                   	// #8
  40c080:	mul	x10, x11, x10
  40c084:	add	x9, x9, x10
  40c088:	ldr	x9, [x9]
  40c08c:	cbz	x9, 40c0cc <sqrt@plt+0xa40c>
  40c090:	ldr	x8, [sp, #48]
  40c094:	ldr	x9, [x8]
  40c098:	ldursw	x10, [x29, #-8]
  40c09c:	mov	x11, #0x8                   	// #8
  40c0a0:	mul	x10, x11, x10
  40c0a4:	add	x9, x9, x10
  40c0a8:	ldr	x9, [x9]
  40c0ac:	ldr	x10, [x8]
  40c0b0:	ldursw	x12, [x29, #-4]
  40c0b4:	mov	w13, w12
  40c0b8:	add	w13, w13, #0x1
  40c0bc:	stur	w13, [x29, #-4]
  40c0c0:	mul	x11, x11, x12
  40c0c4:	add	x10, x10, x11
  40c0c8:	str	x9, [x10]
  40c0cc:	ldur	w8, [x29, #-8]
  40c0d0:	add	w8, w8, #0x1
  40c0d4:	stur	w8, [x29, #-8]
  40c0d8:	b	40c05c <sqrt@plt+0xa39c>
  40c0dc:	ldur	w8, [x29, #-4]
  40c0e0:	ldr	x9, [sp, #56]
  40c0e4:	ldr	w10, [x9]
  40c0e8:	cmp	w8, w10
  40c0ec:	cset	w8, eq  // eq = none
  40c0f0:	and	w0, w8, #0x1
  40c0f4:	mov	w1, #0x3bd                 	// #957
  40c0f8:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40c0fc:	add	x2, x2, #0x9fc
  40c100:	bl	4052f0 <sqrt@plt+0x3630>
  40c104:	ldur	w8, [x29, #-4]
  40c108:	ldr	x9, [sp, #72]
  40c10c:	ldr	w10, [x9]
  40c110:	cmp	w8, w10
  40c114:	b.ge	40c148 <sqrt@plt+0xa488>  // b.tcont
  40c118:	ldr	x8, [sp, #48]
  40c11c:	ldr	x9, [x8]
  40c120:	ldursw	x10, [x29, #-4]
  40c124:	mov	x11, #0x8                   	// #8
  40c128:	mul	x10, x11, x10
  40c12c:	add	x9, x9, x10
  40c130:	mov	x10, xzr
  40c134:	str	x10, [x9]
  40c138:	ldur	w8, [x29, #-4]
  40c13c:	add	w8, w8, #0x1
  40c140:	stur	w8, [x29, #-4]
  40c144:	b	40c104 <sqrt@plt+0xa444>
  40c148:	ldr	x8, [sp, #48]
  40c14c:	ldr	x0, [x8]
  40c150:	ldr	x9, [sp, #56]
  40c154:	ldrsw	x1, [x9]
  40c158:	mov	x2, #0x8                   	// #8
  40c15c:	adrp	x3, 40c000 <sqrt@plt+0xa340>
  40c160:	add	x3, x3, #0xcc0
  40c164:	bl	4019d0 <qsort@plt>
  40c168:	stur	wzr, [x29, #-8]
  40c16c:	ldur	w8, [x29, #-8]
  40c170:	ldr	x9, [sp, #56]
  40c174:	ldr	w10, [x9]
  40c178:	cmp	w8, w10
  40c17c:	b.ge	40c1b4 <sqrt@plt+0xa4f4>  // b.tcont
  40c180:	ldr	x8, [sp, #48]
  40c184:	ldr	x9, [x8]
  40c188:	ldursw	x10, [x29, #-8]
  40c18c:	mov	x11, #0x8                   	// #8
  40c190:	mul	x10, x11, x10
  40c194:	add	x9, x9, x10
  40c198:	ldr	x0, [x9]
  40c19c:	ldur	w1, [x29, #-8]
  40c1a0:	bl	406b88 <sqrt@plt+0x4ec8>
  40c1a4:	ldur	w8, [x29, #-8]
  40c1a8:	add	w8, w8, #0x1
  40c1ac:	stur	w8, [x29, #-8]
  40c1b0:	b	40c16c <sqrt@plt+0xa4ac>
  40c1b4:	ldr	x8, [sp, #48]
  40c1b8:	ldr	x0, [x8]
  40c1bc:	ldr	x9, [sp, #56]
  40c1c0:	ldr	w1, [x9]
  40c1c4:	bl	413468 <sqrt@plt+0x117a8>
  40c1c8:	ldr	x8, [sp, #40]
  40c1cc:	ldr	x9, [x8]
  40c1d0:	ldr	x10, [sp, #32]
  40c1d4:	ldr	x11, [x10]
  40c1d8:	cmp	x9, x11
  40c1dc:	b.eq	40c2ac <sqrt@plt+0xa5ec>  // b.none
  40c1e0:	ldr	x8, [sp, #40]
  40c1e4:	ldr	x0, [x8]
  40c1e8:	bl	401b20 <rewind@plt>
  40c1ec:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40c1f0:	add	x8, x8, #0xba0
  40c1f4:	ldr	x1, [x8]
  40c1f8:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40c1fc:	add	x8, x8, #0xba8
  40c200:	ldr	w2, [x8]
  40c204:	ldr	x8, [sp, #32]
  40c208:	ldr	x3, [x8]
  40c20c:	sub	x0, x29, #0x30
  40c210:	adrp	x9, 40c000 <sqrt@plt+0xa340>
  40c214:	add	x9, x9, #0x4dc
  40c218:	blr	x9
  40c21c:	ldr	x8, [sp, #40]
  40c220:	ldr	x0, [x8]
  40c224:	bl	401a90 <getc@plt>
  40c228:	str	w0, [sp, #28]
  40c22c:	b	40c230 <sqrt@plt+0xa570>
  40c230:	ldr	w8, [sp, #28]
  40c234:	stur	w8, [x29, #-52]
  40c238:	mov	w9, #0xffffffff            	// #-1
  40c23c:	cmp	w8, w9
  40c240:	b.eq	40c274 <sqrt@plt+0xa5b4>  // b.none
  40c244:	ldur	w1, [x29, #-52]
  40c248:	sub	x0, x29, #0x30
  40c24c:	bl	40cbc4 <sqrt@plt+0xaf04>
  40c250:	b	40c254 <sqrt@plt+0xa594>
  40c254:	b	40c21c <sqrt@plt+0xa55c>
  40c258:	stur	x0, [x29, #-64]
  40c25c:	stur	w1, [x29, #-68]
  40c260:	sub	x0, x29, #0x30
  40c264:	adrp	x8, 40c000 <sqrt@plt+0xa340>
  40c268:	add	x8, x8, #0x51c
  40c26c:	blr	x8
  40c270:	b	40c4d4 <sqrt@plt+0xa814>
  40c274:	sub	x0, x29, #0x30
  40c278:	adrp	x8, 40c000 <sqrt@plt+0xa340>
  40c27c:	add	x8, x8, #0x51c
  40c280:	blr	x8
  40c284:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40c288:	add	x8, x8, #0xba8
  40c28c:	str	wzr, [x8]
  40c290:	ldr	x8, [sp, #40]
  40c294:	ldr	x0, [x8]
  40c298:	bl	401970 <fclose@plt>
  40c29c:	ldr	x8, [sp, #32]
  40c2a0:	ldr	x9, [x8]
  40c2a4:	ldr	x10, [sp, #40]
  40c2a8:	str	x9, [x10]
  40c2ac:	ldr	x8, [sp, #56]
  40c2b0:	ldr	w9, [x8]
  40c2b4:	cmp	w9, #0x0
  40c2b8:	cset	w9, le
  40c2bc:	tbnz	w9, #0, 40c4c4 <sqrt@plt+0xa804>
  40c2c0:	ldr	x8, [sp, #40]
  40c2c4:	ldr	x1, [x8]
  40c2c8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40c2cc:	add	x0, x0, #0x4fe
  40c2d0:	bl	401890 <fputs@plt>
  40c2d4:	stur	wzr, [x29, #-72]
  40c2d8:	ldur	w8, [x29, #-72]
  40c2dc:	ldr	x9, [sp, #56]
  40c2e0:	ldr	w10, [x9]
  40c2e4:	cmp	w8, w10
  40c2e8:	b.ge	40c4a8 <sqrt@plt+0xa7e8>  // b.tcont
  40c2ec:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40c2f0:	add	x0, x0, #0xa78
  40c2f4:	bl	4050e8 <sqrt@plt+0x3428>
  40c2f8:	cmp	w0, #0x0
  40c2fc:	cset	w8, le
  40c300:	tbnz	w8, #0, 40c32c <sqrt@plt+0xa66c>
  40c304:	ldr	x8, [sp, #48]
  40c308:	ldr	x9, [x8]
  40c30c:	ldursw	x10, [x29, #-72]
  40c310:	mov	x11, #0x8                   	// #8
  40c314:	mul	x10, x11, x10
  40c318:	add	x9, x9, x10
  40c31c:	ldr	x0, [x9]
  40c320:	ldr	x9, [sp, #40]
  40c324:	ldr	x1, [x9]
  40c328:	bl	4093bc <sqrt@plt+0x76fc>
  40c32c:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40c330:	add	x8, x8, #0x730
  40c334:	ldr	w9, [x8]
  40c338:	cbz	w9, 40c418 <sqrt@plt+0xa758>
  40c33c:	ldr	x8, [sp, #40]
  40c340:	ldr	x1, [x8]
  40c344:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40c348:	add	x0, x0, #0xae7
  40c34c:	bl	401890 <fputs@plt>
  40c350:	ldr	x8, [sp, #48]
  40c354:	ldr	x9, [x8]
  40c358:	ldursw	x10, [x29, #-72]
  40c35c:	mov	x11, #0x8                   	// #8
  40c360:	mul	x10, x11, x10
  40c364:	add	x9, x9, x10
  40c368:	ldr	x9, [x9]
  40c36c:	mov	x0, x9
  40c370:	mov	w12, wzr
  40c374:	mov	w1, w12
  40c378:	bl	413294 <sqrt@plt+0x115d4>
  40c37c:	str	x0, [sp, #80]
  40c380:	ldr	x0, [sp, #80]
  40c384:	bl	4050e8 <sqrt@plt+0x3428>
  40c388:	cmp	w0, #0x0
  40c38c:	cset	w12, le
  40c390:	tbnz	w12, #0, 40c3f8 <sqrt@plt+0xa738>
  40c394:	ldr	x0, [sp, #80]
  40c398:	mov	w8, wzr
  40c39c:	mov	w1, w8
  40c3a0:	bl	40e2e8 <sqrt@plt+0xc628>
  40c3a4:	and	w8, w0, #0xff
  40c3a8:	cmp	w8, #0x20
  40c3ac:	b.eq	40c3e8 <sqrt@plt+0xa728>  // b.none
  40c3b0:	ldr	x0, [sp, #80]
  40c3b4:	mov	w8, wzr
  40c3b8:	mov	w1, w8
  40c3bc:	bl	40e2e8 <sqrt@plt+0xc628>
  40c3c0:	and	w8, w0, #0xff
  40c3c4:	cmp	w8, #0x5c
  40c3c8:	b.eq	40c3e8 <sqrt@plt+0xa728>  // b.none
  40c3cc:	ldr	x0, [sp, #80]
  40c3d0:	mov	w8, wzr
  40c3d4:	mov	w1, w8
  40c3d8:	bl	40e2e8 <sqrt@plt+0xc628>
  40c3dc:	and	w8, w0, #0xff
  40c3e0:	cmp	w8, #0x22
  40c3e4:	b.ne	40c3f8 <sqrt@plt+0xa738>  // b.any
  40c3e8:	ldr	x8, [sp, #40]
  40c3ec:	ldr	x1, [x8]
  40c3f0:	mov	w0, #0x22                  	// #34
  40c3f4:	bl	401940 <putc@plt>
  40c3f8:	ldr	x0, [sp, #80]
  40c3fc:	ldr	x8, [sp, #40]
  40c400:	ldr	x1, [x8]
  40c404:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40c408:	ldr	x8, [sp, #40]
  40c40c:	ldr	x1, [x8]
  40c410:	mov	w0, #0xa                   	// #10
  40c414:	bl	401940 <putc@plt>
  40c418:	ldr	x8, [sp, #48]
  40c41c:	ldr	x9, [x8]
  40c420:	ldursw	x10, [x29, #-72]
  40c424:	mov	x11, #0x8                   	// #8
  40c428:	mul	x10, x11, x10
  40c42c:	add	x9, x9, x10
  40c430:	ldr	x0, [x9]
  40c434:	ldr	x9, [sp, #40]
  40c438:	ldr	x1, [x9]
  40c43c:	str	x11, [sp, #16]
  40c440:	bl	408d00 <sqrt@plt+0x7040>
  40c444:	ldr	x8, [sp, #48]
  40c448:	ldr	x9, [x8]
  40c44c:	ldursw	x10, [x29, #-72]
  40c450:	ldr	x11, [sp, #16]
  40c454:	mul	x10, x11, x10
  40c458:	add	x9, x9, x10
  40c45c:	ldr	x9, [x9]
  40c460:	str	x9, [sp, #8]
  40c464:	cbz	x9, 40c478 <sqrt@plt+0xa7b8>
  40c468:	ldr	x0, [sp, #8]
  40c46c:	bl	405e34 <sqrt@plt+0x4174>
  40c470:	ldr	x0, [sp, #8]
  40c474:	bl	41a878 <_ZdlPv@@Base>
  40c478:	ldr	x8, [sp, #48]
  40c47c:	ldr	x9, [x8]
  40c480:	ldursw	x10, [x29, #-72]
  40c484:	mov	x11, #0x8                   	// #8
  40c488:	mul	x10, x11, x10
  40c48c:	add	x9, x9, x10
  40c490:	mov	x10, xzr
  40c494:	str	x10, [x9]
  40c498:	ldur	w8, [x29, #-72]
  40c49c:	add	w8, w8, #0x1
  40c4a0:	stur	w8, [x29, #-72]
  40c4a4:	b	40c2d8 <sqrt@plt+0xa618>
  40c4a8:	ldr	x8, [sp, #40]
  40c4ac:	ldr	x1, [x8]
  40c4b0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40c4b4:	add	x0, x0, #0x503
  40c4b8:	bl	401890 <fputs@plt>
  40c4bc:	ldr	x8, [sp, #56]
  40c4c0:	str	wzr, [x8]
  40c4c4:	bl	4133b8 <sqrt@plt+0x116f8>
  40c4c8:	ldp	x29, x30, [sp, #160]
  40c4cc:	add	sp, sp, #0xb0
  40c4d0:	ret
  40c4d4:	ldur	x0, [x29, #-64]
  40c4d8:	bl	401c40 <_Unwind_Resume@plt>
  40c4dc:	sub	sp, sp, #0x20
  40c4e0:	str	x0, [sp, #24]
  40c4e4:	str	x1, [sp, #16]
  40c4e8:	str	w2, [sp, #12]
  40c4ec:	str	x3, [sp]
  40c4f0:	ldr	x8, [sp, #24]
  40c4f4:	str	wzr, [x8]
  40c4f8:	str	wzr, [x8, #8]
  40c4fc:	ldr	x9, [sp, #16]
  40c500:	str	x9, [x8, #16]
  40c504:	ldr	w10, [sp, #12]
  40c508:	str	w10, [x8, #24]
  40c50c:	ldr	x9, [sp]
  40c510:	str	x9, [x8, #32]
  40c514:	add	sp, sp, #0x20
  40c518:	ret
  40c51c:	sub	sp, sp, #0x30
  40c520:	stp	x29, x30, [sp, #32]
  40c524:	add	x29, sp, #0x20
  40c528:	mov	w1, #0xffffffff            	// #-1
  40c52c:	stur	x0, [x29, #-8]
  40c530:	ldur	x8, [x29, #-8]
  40c534:	mov	x0, x8
  40c538:	str	x8, [sp, #8]
  40c53c:	bl	40c5b0 <sqrt@plt+0xa8f0>
  40c540:	str	w0, [sp, #4]
  40c544:	b	40c548 <sqrt@plt+0xa888>
  40c548:	ldr	w8, [sp, #4]
  40c54c:	stur	w8, [x29, #-12]
  40c550:	ldur	w9, [x29, #-12]
  40c554:	cmp	w9, #0x0
  40c558:	cset	w9, ne  // ne = any
  40c55c:	eor	w9, w9, #0x1
  40c560:	and	w0, w9, #0x1
  40c564:	mov	w1, #0x349                 	// #841
  40c568:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40c56c:	add	x2, x2, #0x9fc
  40c570:	bl	4052f0 <sqrt@plt+0x3630>
  40c574:	b	40c578 <sqrt@plt+0xa8b8>
  40c578:	ldr	x8, [sp, #8]
  40c57c:	ldr	w9, [x8, #24]
  40c580:	cmp	w9, #0x0
  40c584:	cset	w9, eq  // eq = none
  40c588:	and	w0, w9, #0x1
  40c58c:	mov	w1, #0x34a                 	// #842
  40c590:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40c594:	add	x2, x2, #0x9fc
  40c598:	bl	4052f0 <sqrt@plt+0x3630>
  40c59c:	b	40c5a0 <sqrt@plt+0xa8e0>
  40c5a0:	ldp	x29, x30, [sp, #32]
  40c5a4:	add	sp, sp, #0x30
  40c5a8:	ret
  40c5ac:	bl	40e2dc <sqrt@plt+0xc61c>
  40c5b0:	sub	sp, sp, #0x50
  40c5b4:	stp	x29, x30, [sp, #64]
  40c5b8:	add	x29, sp, #0x40
  40c5bc:	stur	x0, [x29, #-16]
  40c5c0:	stur	w1, [x29, #-20]
  40c5c4:	ldur	x8, [x29, #-16]
  40c5c8:	ldr	w9, [x8]
  40c5cc:	subs	w9, w9, #0x0
  40c5d0:	mov	w10, w9
  40c5d4:	ubfx	x10, x10, #0, #32
  40c5d8:	cmp	x10, #0x4
  40c5dc:	str	x8, [sp, #32]
  40c5e0:	str	x10, [sp, #24]
  40c5e4:	b.hi	40c810 <sqrt@plt+0xab50>  // b.pmore
  40c5e8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40c5ec:	add	x8, x8, #0x87c
  40c5f0:	ldr	x11, [sp, #24]
  40c5f4:	ldrsw	x10, [x8, x11, lsl #2]
  40c5f8:	add	x9, x8, x10
  40c5fc:	br	x9
  40c600:	b	40c810 <sqrt@plt+0xab50>
  40c604:	ldur	w8, [x29, #-20]
  40c608:	cmp	w8, #0xc
  40c60c:	b.ne	40c628 <sqrt@plt+0xa968>  // b.any
  40c610:	mov	w8, #0x2                   	// #2
  40c614:	ldr	x9, [sp, #32]
  40c618:	str	w8, [x9]
  40c61c:	mov	w8, #0x1                   	// #1
  40c620:	stur	w8, [x29, #-4]
  40c624:	b	40c814 <sqrt@plt+0xab54>
  40c628:	ldr	x8, [sp, #32]
  40c62c:	ldr	x0, [x8, #16]
  40c630:	mov	x9, #0x8                   	// #8
  40c634:	ldr	w1, [x8, #8]
  40c638:	ldr	w2, [x8, #4]
  40c63c:	ldr	x3, [x8, #32]
  40c640:	str	x9, [sp, #16]
  40c644:	bl	40c824 <sqrt@plt+0xab64>
  40c648:	ldr	x8, [sp, #32]
  40c64c:	ldrsw	x9, [x8, #8]
  40c650:	ldr	x10, [x8, #16]
  40c654:	ldr	x11, [sp, #16]
  40c658:	mul	x9, x11, x9
  40c65c:	add	x9, x10, x9
  40c660:	str	x9, [x8, #16]
  40c664:	ldr	w12, [x8, #8]
  40c668:	ldr	w13, [x8, #24]
  40c66c:	subs	w12, w13, w12
  40c670:	str	w12, [x8, #24]
  40c674:	str	wzr, [x8]
  40c678:	b	40c810 <sqrt@plt+0xab50>
  40c67c:	ldur	w8, [x29, #-20]
  40c680:	cmp	w8, #0xb
  40c684:	b.ne	40c6a0 <sqrt@plt+0xa9e0>  // b.any
  40c688:	mov	w8, #0x3                   	// #3
  40c68c:	ldr	x9, [sp, #32]
  40c690:	str	w8, [x9]
  40c694:	mov	w8, #0x1                   	// #1
  40c698:	stur	w8, [x29, #-4]
  40c69c:	b	40c814 <sqrt@plt+0xab54>
  40c6a0:	ldr	x8, [sp, #32]
  40c6a4:	ldr	x0, [x8, #16]
  40c6a8:	mov	x9, #0x8                   	// #8
  40c6ac:	ldr	w1, [x8, #8]
  40c6b0:	ldr	w2, [x8, #4]
  40c6b4:	ldr	x3, [x8, #32]
  40c6b8:	str	x9, [sp, #8]
  40c6bc:	bl	40c824 <sqrt@plt+0xab64>
  40c6c0:	ldr	x8, [sp, #32]
  40c6c4:	ldrsw	x9, [x8, #8]
  40c6c8:	ldr	x10, [x8, #16]
  40c6cc:	ldr	x11, [sp, #8]
  40c6d0:	mul	x9, x11, x9
  40c6d4:	add	x9, x10, x9
  40c6d8:	str	x9, [x8, #16]
  40c6dc:	ldr	w12, [x8, #8]
  40c6e0:	ldr	w13, [x8, #24]
  40c6e4:	subs	w12, w13, w12
  40c6e8:	str	w12, [x8, #24]
  40c6ec:	ldr	x1, [x8, #32]
  40c6f0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40c6f4:	add	x0, x0, #0xab8
  40c6f8:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40c6fc:	ldr	x8, [sp, #32]
  40c700:	str	wzr, [x8]
  40c704:	b	40c810 <sqrt@plt+0xab50>
  40c708:	ldur	w8, [x29, #-20]
  40c70c:	cmp	w8, #0xd
  40c710:	b.lt	40c758 <sqrt@plt+0xaa98>  // b.tstop
  40c714:	ldur	w8, [x29, #-20]
  40c718:	cmp	w8, #0xf
  40c71c:	b.ge	40c758 <sqrt@plt+0xaa98>  // b.tcont
  40c720:	ldur	w8, [x29, #-20]
  40c724:	subs	w8, w8, #0xd
  40c728:	ldr	x9, [sp, #32]
  40c72c:	ldr	w10, [x9, #4]
  40c730:	cmp	w8, w10
  40c734:	b.ne	40c758 <sqrt@plt+0xaa98>  // b.any
  40c738:	ldr	x8, [sp, #32]
  40c73c:	ldr	w9, [x8, #8]
  40c740:	mov	w10, #0x1                   	// #1
  40c744:	add	w9, w9, #0x1
  40c748:	str	w9, [x8, #8]
  40c74c:	str	w10, [x8]
  40c750:	stur	w10, [x29, #-4]
  40c754:	b	40c814 <sqrt@plt+0xab54>
  40c758:	ldr	x8, [sp, #32]
  40c75c:	ldr	x0, [x8, #16]
  40c760:	mov	x9, #0x8                   	// #8
  40c764:	ldr	w1, [x8, #8]
  40c768:	ldr	w2, [x8, #4]
  40c76c:	ldr	x3, [x8, #32]
  40c770:	str	x9, [sp]
  40c774:	bl	40c824 <sqrt@plt+0xab64>
  40c778:	ldr	x8, [sp, #32]
  40c77c:	ldrsw	x9, [x8, #8]
  40c780:	ldr	x10, [x8, #16]
  40c784:	ldr	x11, [sp]
  40c788:	mul	x9, x11, x9
  40c78c:	add	x9, x10, x9
  40c790:	str	x9, [x8, #16]
  40c794:	ldr	w12, [x8, #8]
  40c798:	ldr	w13, [x8, #24]
  40c79c:	subs	w12, w13, w12
  40c7a0:	str	w12, [x8, #24]
  40c7a4:	ldr	x1, [x8, #32]
  40c7a8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40c7ac:	add	x0, x0, #0xac8
  40c7b0:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40c7b4:	ldr	x8, [sp, #32]
  40c7b8:	str	wzr, [x8]
  40c7bc:	b	40c810 <sqrt@plt+0xab50>
  40c7c0:	ldur	w8, [x29, #-20]
  40c7c4:	cmp	w8, #0xb
  40c7c8:	b.ne	40c7f4 <sqrt@plt+0xab34>  // b.any
  40c7cc:	ldr	x8, [sp, #32]
  40c7d0:	ldr	x1, [x8, #32]
  40c7d4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40c7d8:	add	x0, x0, #0xac8
  40c7dc:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40c7e0:	ldr	x8, [sp, #32]
  40c7e4:	str	wzr, [x8]
  40c7e8:	mov	w9, #0x1                   	// #1
  40c7ec:	stur	w9, [x29, #-4]
  40c7f0:	b	40c814 <sqrt@plt+0xab54>
  40c7f4:	ldr	x8, [sp, #32]
  40c7f8:	ldr	x1, [x8, #32]
  40c7fc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40c800:	add	x0, x0, #0xab8
  40c804:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40c808:	ldr	x8, [sp, #32]
  40c80c:	str	wzr, [x8]
  40c810:	stur	wzr, [x29, #-4]
  40c814:	ldur	w0, [x29, #-4]
  40c818:	ldp	x29, x30, [sp, #64]
  40c81c:	add	sp, sp, #0x50
  40c820:	ret
  40c824:	sub	sp, sp, #0xb0
  40c828:	stp	x29, x30, [sp, #160]
  40c82c:	add	x29, sp, #0xa0
  40c830:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40c834:	add	x8, x8, #0xafc
  40c838:	stur	x0, [x29, #-8]
  40c83c:	stur	w1, [x29, #-12]
  40c840:	stur	w2, [x29, #-16]
  40c844:	stur	x3, [x29, #-24]
  40c848:	ldr	w9, [x8]
  40c84c:	cbz	w9, 40c984 <sqrt@plt+0xacc4>
  40c850:	mov	w8, #0x1                   	// #1
  40c854:	stur	w8, [x29, #-28]
  40c858:	ldur	w8, [x29, #-28]
  40c85c:	ldur	w9, [x29, #-12]
  40c860:	cmp	w8, w9
  40c864:	b.ge	40c984 <sqrt@plt+0xacc4>  // b.tcont
  40c868:	ldur	x8, [x29, #-8]
  40c86c:	ldursw	x9, [x29, #-28]
  40c870:	mov	x10, #0x8                   	// #8
  40c874:	mul	x9, x10, x9
  40c878:	add	x8, x8, x9
  40c87c:	ldr	x0, [x8]
  40c880:	str	x10, [sp, #56]
  40c884:	bl	40e3bc <sqrt@plt+0xc6fc>
  40c888:	stur	w0, [x29, #-32]
  40c88c:	ldur	x8, [x29, #-8]
  40c890:	ldursw	x9, [x29, #-28]
  40c894:	ldr	x10, [sp, #56]
  40c898:	mul	x9, x10, x9
  40c89c:	add	x8, x8, x9
  40c8a0:	ldr	x8, [x8]
  40c8a4:	stur	x8, [x29, #-40]
  40c8a8:	ldur	w11, [x29, #-28]
  40c8ac:	subs	w11, w11, #0x1
  40c8b0:	stur	w11, [x29, #-44]
  40c8b4:	ldur	w8, [x29, #-44]
  40c8b8:	cmp	w8, #0x0
  40c8bc:	cset	w8, lt  // lt = tstop
  40c8c0:	mov	w9, #0x0                   	// #0
  40c8c4:	str	w9, [sp, #52]
  40c8c8:	tbnz	w8, #0, 40c8f8 <sqrt@plt+0xac38>
  40c8cc:	ldur	x8, [x29, #-8]
  40c8d0:	ldursw	x9, [x29, #-44]
  40c8d4:	mov	x10, #0x8                   	// #8
  40c8d8:	mul	x9, x10, x9
  40c8dc:	add	x8, x8, x9
  40c8e0:	ldr	x0, [x8]
  40c8e4:	bl	40e3bc <sqrt@plt+0xc6fc>
  40c8e8:	ldur	w11, [x29, #-32]
  40c8ec:	cmp	w0, w11
  40c8f0:	cset	w11, gt
  40c8f4:	str	w11, [sp, #52]
  40c8f8:	ldr	w8, [sp, #52]
  40c8fc:	tbnz	w8, #0, 40c904 <sqrt@plt+0xac44>
  40c900:	b	40c94c <sqrt@plt+0xac8c>
  40c904:	ldur	x8, [x29, #-8]
  40c908:	ldursw	x9, [x29, #-44]
  40c90c:	mov	x10, #0x8                   	// #8
  40c910:	mul	x9, x10, x9
  40c914:	add	x8, x8, x9
  40c918:	ldr	x8, [x8]
  40c91c:	ldur	x9, [x29, #-8]
  40c920:	ldur	w11, [x29, #-44]
  40c924:	add	w11, w11, #0x1
  40c928:	mov	w0, w11
  40c92c:	sxtw	x12, w0
  40c930:	mul	x10, x10, x12
  40c934:	add	x9, x9, x10
  40c938:	str	x8, [x9]
  40c93c:	ldur	w8, [x29, #-44]
  40c940:	subs	w8, w8, #0x1
  40c944:	stur	w8, [x29, #-44]
  40c948:	b	40c8b4 <sqrt@plt+0xabf4>
  40c94c:	ldur	x8, [x29, #-40]
  40c950:	ldur	x9, [x29, #-8]
  40c954:	ldur	w10, [x29, #-44]
  40c958:	add	w10, w10, #0x1
  40c95c:	mov	w0, w10
  40c960:	sxtw	x11, w0
  40c964:	mov	x12, #0x8                   	// #8
  40c968:	mul	x11, x12, x11
  40c96c:	add	x9, x9, x11
  40c970:	str	x8, [x9]
  40c974:	ldur	w8, [x29, #-28]
  40c978:	add	w8, w8, #0x1
  40c97c:	stur	w8, [x29, #-28]
  40c980:	b	40c858 <sqrt@plt+0xab98>
  40c984:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40c988:	add	x8, x8, #0xadc
  40c98c:	ldr	w9, [x8]
  40c990:	cbz	w9, 40ca7c <sqrt@plt+0xadbc>
  40c994:	ldur	w8, [x29, #-12]
  40c998:	cmp	w8, #0x1
  40c99c:	b.le	40ca7c <sqrt@plt+0xadbc>
  40c9a0:	mov	w8, #0x1                   	// #1
  40c9a4:	stur	w8, [x29, #-48]
  40c9a8:	stur	w8, [x29, #-52]
  40c9ac:	ldur	w8, [x29, #-52]
  40c9b0:	ldur	w9, [x29, #-12]
  40c9b4:	cmp	w8, w9
  40c9b8:	b.ge	40ca74 <sqrt@plt+0xadb4>  // b.tcont
  40c9bc:	ldur	x8, [x29, #-8]
  40c9c0:	ldursw	x9, [x29, #-52]
  40c9c4:	mov	x10, #0x8                   	// #8
  40c9c8:	mul	x9, x10, x9
  40c9cc:	add	x8, x8, x9
  40c9d0:	ldr	x0, [x8]
  40c9d4:	ldur	w1, [x29, #-16]
  40c9d8:	str	x10, [sp, #40]
  40c9dc:	bl	413294 <sqrt@plt+0x115d4>
  40c9e0:	ldur	x8, [x29, #-8]
  40c9e4:	ldur	w11, [x29, #-52]
  40c9e8:	subs	w11, w11, #0x1
  40c9ec:	mov	w2, w11
  40c9f0:	sxtw	x9, w2
  40c9f4:	ldr	x10, [sp, #40]
  40c9f8:	mul	x9, x10, x9
  40c9fc:	add	x8, x8, x9
  40ca00:	ldr	x8, [x8]
  40ca04:	ldur	w1, [x29, #-16]
  40ca08:	str	x0, [sp, #32]
  40ca0c:	mov	x0, x8
  40ca10:	bl	413294 <sqrt@plt+0x115d4>
  40ca14:	ldr	x2, [sp, #32]
  40ca18:	str	x0, [sp, #24]
  40ca1c:	mov	x0, x2
  40ca20:	ldr	x1, [sp, #24]
  40ca24:	bl	409dec <sqrt@plt+0x812c>
  40ca28:	cbz	w0, 40ca64 <sqrt@plt+0xada4>
  40ca2c:	ldur	x8, [x29, #-8]
  40ca30:	ldursw	x9, [x29, #-52]
  40ca34:	mov	x10, #0x8                   	// #8
  40ca38:	mul	x9, x10, x9
  40ca3c:	add	x8, x8, x9
  40ca40:	ldr	x8, [x8]
  40ca44:	ldur	x9, [x29, #-8]
  40ca48:	ldursw	x11, [x29, #-48]
  40ca4c:	mov	w12, w11
  40ca50:	add	w12, w12, #0x1
  40ca54:	stur	w12, [x29, #-48]
  40ca58:	mul	x10, x10, x11
  40ca5c:	add	x9, x9, x10
  40ca60:	str	x8, [x9]
  40ca64:	ldur	w8, [x29, #-52]
  40ca68:	add	w8, w8, #0x1
  40ca6c:	stur	w8, [x29, #-52]
  40ca70:	b	40c9ac <sqrt@plt+0xacec>
  40ca74:	ldur	w8, [x29, #-48]
  40ca78:	stur	w8, [x29, #-12]
  40ca7c:	sub	x0, x29, #0x48
  40ca80:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40ca84:	stur	wzr, [x29, #-76]
  40ca88:	ldur	w8, [x29, #-76]
  40ca8c:	ldur	w9, [x29, #-12]
  40ca90:	cmp	w8, w9
  40ca94:	b.ge	40cba8 <sqrt@plt+0xaee8>  // b.tcont
  40ca98:	ldur	x8, [x29, #-8]
  40ca9c:	ldursw	x9, [x29, #-76]
  40caa0:	mov	x10, #0x8                   	// #8
  40caa4:	mul	x9, x10, x9
  40caa8:	add	x8, x8, x9
  40caac:	ldr	x0, [x8]
  40cab0:	ldur	x8, [x29, #-8]
  40cab4:	ldursw	x9, [x29, #-76]
  40cab8:	mul	x9, x10, x9
  40cabc:	add	x8, x8, x9
  40cac0:	add	x1, x8, #0x8
  40cac4:	ldur	w11, [x29, #-12]
  40cac8:	ldur	w12, [x29, #-76]
  40cacc:	subs	w11, w11, w12
  40cad0:	subs	w2, w11, #0x1
  40cad4:	ldur	w3, [x29, #-16]
  40cad8:	sub	x4, x29, #0x48
  40cadc:	bl	412df0 <sqrt@plt+0x11130>
  40cae0:	str	w0, [sp, #20]
  40cae4:	b	40cae8 <sqrt@plt+0xae28>
  40cae8:	ldr	w8, [sp, #20]
  40caec:	str	w8, [sp, #80]
  40caf0:	ldr	w9, [sp, #80]
  40caf4:	cmp	w9, #0x0
  40caf8:	cset	w9, le
  40cafc:	tbnz	w9, #0, 40cb38 <sqrt@plt+0xae78>
  40cb00:	ldur	x1, [x29, #-24]
  40cb04:	sub	x0, x29, #0x48
  40cb08:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40cb0c:	b	40cb10 <sqrt@plt+0xae50>
  40cb10:	ldr	w8, [sp, #80]
  40cb14:	ldur	w9, [x29, #-76]
  40cb18:	add	w8, w9, w8
  40cb1c:	stur	w8, [x29, #-76]
  40cb20:	b	40cb70 <sqrt@plt+0xaeb0>
  40cb24:	str	x0, [sp, #72]
  40cb28:	str	w1, [sp, #68]
  40cb2c:	sub	x0, x29, #0x48
  40cb30:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40cb34:	b	40cbbc <sqrt@plt+0xaefc>
  40cb38:	ldur	x8, [x29, #-8]
  40cb3c:	ldursw	x9, [x29, #-76]
  40cb40:	mov	x10, #0x8                   	// #8
  40cb44:	mul	x9, x10, x9
  40cb48:	add	x8, x8, x9
  40cb4c:	ldr	x0, [x8]
  40cb50:	ldur	w1, [x29, #-16]
  40cb54:	bl	413294 <sqrt@plt+0x115d4>
  40cb58:	str	x0, [sp, #8]
  40cb5c:	b	40cb60 <sqrt@plt+0xaea0>
  40cb60:	ldur	x1, [x29, #-24]
  40cb64:	ldr	x0, [sp, #8]
  40cb68:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40cb6c:	b	40cb70 <sqrt@plt+0xaeb0>
  40cb70:	ldur	w8, [x29, #-76]
  40cb74:	ldur	w9, [x29, #-12]
  40cb78:	subs	w9, w9, #0x1
  40cb7c:	cmp	w8, w9
  40cb80:	b.ge	40cb98 <sqrt@plt+0xaed8>  // b.tcont
  40cb84:	ldur	x1, [x29, #-24]
  40cb88:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40cb8c:	add	x0, x0, #0xac8
  40cb90:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40cb94:	b	40cb98 <sqrt@plt+0xaed8>
  40cb98:	ldur	w8, [x29, #-76]
  40cb9c:	add	w8, w8, #0x1
  40cba0:	stur	w8, [x29, #-76]
  40cba4:	b	40ca88 <sqrt@plt+0xadc8>
  40cba8:	sub	x0, x29, #0x48
  40cbac:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40cbb0:	ldp	x29, x30, [sp, #160]
  40cbb4:	add	sp, sp, #0xb0
  40cbb8:	ret
  40cbbc:	ldr	x0, [sp, #72]
  40cbc0:	bl	401c40 <_Unwind_Resume@plt>
  40cbc4:	sub	sp, sp, #0x30
  40cbc8:	stp	x29, x30, [sp, #32]
  40cbcc:	add	x29, sp, #0x20
  40cbd0:	stur	x0, [x29, #-8]
  40cbd4:	stur	w1, [x29, #-12]
  40cbd8:	ldur	x8, [x29, #-8]
  40cbdc:	ldur	w1, [x29, #-12]
  40cbe0:	mov	x0, x8
  40cbe4:	str	x8, [sp, #8]
  40cbe8:	bl	40c5b0 <sqrt@plt+0xa8f0>
  40cbec:	cbz	w0, 40cbf4 <sqrt@plt+0xaf34>
  40cbf0:	b	40ccb4 <sqrt@plt+0xaff4>
  40cbf4:	ldr	x8, [sp, #8]
  40cbf8:	ldr	w9, [x8]
  40cbfc:	cmp	w9, #0x0
  40cc00:	cset	w9, eq  // eq = none
  40cc04:	and	w0, w9, #0x1
  40cc08:	mov	w1, #0x38e                 	// #910
  40cc0c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40cc10:	add	x2, x2, #0x9fc
  40cc14:	bl	4052f0 <sqrt@plt+0x3630>
  40cc18:	ldur	w9, [x29, #-12]
  40cc1c:	cmp	w9, #0xb
  40cc20:	str	w9, [sp, #4]
  40cc24:	b.eq	40cc50 <sqrt@plt+0xaf90>  // b.none
  40cc28:	b	40cc2c <sqrt@plt+0xaf6c>
  40cc2c:	ldr	w8, [sp, #4]
  40cc30:	cmp	w8, #0xc
  40cc34:	b.eq	40cc70 <sqrt@plt+0xafb0>  // b.none
  40cc38:	b	40cc3c <sqrt@plt+0xaf7c>
  40cc3c:	ldr	w8, [sp, #4]
  40cc40:	subs	w9, w8, #0xd
  40cc44:	cmp	w9, #0x1
  40cc48:	b.ls	40cc80 <sqrt@plt+0xafc0>  // b.plast
  40cc4c:	b	40cca0 <sqrt@plt+0xafe0>
  40cc50:	ldr	x8, [sp, #8]
  40cc54:	ldr	x1, [x8, #32]
  40cc58:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40cc5c:	add	x0, x0, #0xaa8
  40cc60:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40cc64:	ldr	x8, [sp, #8]
  40cc68:	str	wzr, [x8]
  40cc6c:	b	40ccb4 <sqrt@plt+0xaff4>
  40cc70:	mov	w8, #0x4                   	// #4
  40cc74:	ldr	x9, [sp, #8]
  40cc78:	str	w8, [x9]
  40cc7c:	b	40ccb4 <sqrt@plt+0xaff4>
  40cc80:	mov	w8, #0x1                   	// #1
  40cc84:	ldr	x9, [sp, #8]
  40cc88:	str	w8, [x9, #8]
  40cc8c:	str	w8, [x9]
  40cc90:	ldur	w8, [x29, #-12]
  40cc94:	subs	w8, w8, #0xd
  40cc98:	str	w8, [x9, #4]
  40cc9c:	b	40ccb4 <sqrt@plt+0xaff4>
  40cca0:	ldr	x8, [sp, #8]
  40cca4:	str	wzr, [x8]
  40cca8:	ldur	w0, [x29, #-12]
  40ccac:	ldr	x1, [x8, #32]
  40ccb0:	bl	401940 <putc@plt>
  40ccb4:	ldp	x29, x30, [sp, #32]
  40ccb8:	add	sp, sp, #0x30
  40ccbc:	ret
  40ccc0:	sub	sp, sp, #0x20
  40ccc4:	stp	x29, x30, [sp, #16]
  40ccc8:	add	x29, sp, #0x10
  40cccc:	str	x0, [sp, #8]
  40ccd0:	str	x1, [sp]
  40ccd4:	ldr	x8, [sp, #8]
  40ccd8:	ldr	x0, [x8]
  40ccdc:	ldr	x8, [sp]
  40cce0:	ldr	x1, [x8]
  40cce4:	bl	407f38 <sqrt@plt+0x6278>
  40cce8:	ldp	x29, x30, [sp, #16]
  40ccec:	add	sp, sp, #0x20
  40ccf0:	ret
  40ccf4:	sub	sp, sp, #0x20
  40ccf8:	stp	x29, x30, [sp, #16]
  40ccfc:	add	x29, sp, #0x10
  40cd00:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40cd04:	add	x8, x8, #0xadc
  40cd08:	str	x0, [sp, #8]
  40cd0c:	ldr	w9, [x8]
  40cd10:	cbz	w9, 40cd20 <sqrt@plt+0xb060>
  40cd14:	ldr	x0, [sp, #8]
  40cd18:	bl	40d260 <sqrt@plt+0xb5a0>
  40cd1c:	b	40cd2c <sqrt@plt+0xb06c>
  40cd20:	ldr	x0, [sp, #8]
  40cd24:	bl	40d688 <sqrt@plt+0xb9c8>
  40cd28:	bl	40d8ac <sqrt@plt+0xbbec>
  40cd2c:	ldp	x29, x30, [sp, #16]
  40cd30:	add	sp, sp, #0x20
  40cd34:	ret
  40cd38:	sub	sp, sp, #0x40
  40cd3c:	stp	x29, x30, [sp, #48]
  40cd40:	add	x29, sp, #0x30
  40cd44:	stur	x0, [x29, #-8]
  40cd48:	ldur	x0, [x29, #-8]
  40cd4c:	bl	4050d0 <sqrt@plt+0x3410>
  40cd50:	stur	x0, [x29, #-16]
  40cd54:	ldur	x8, [x29, #-16]
  40cd58:	ldur	x0, [x29, #-8]
  40cd5c:	str	x8, [sp, #16]
  40cd60:	bl	4050e8 <sqrt@plt+0x3428>
  40cd64:	mov	w1, w0
  40cd68:	sxtw	x8, w1
  40cd6c:	ldr	x9, [sp, #16]
  40cd70:	add	x8, x9, x8
  40cd74:	str	x8, [sp, #24]
  40cd78:	ldr	x8, [sp, #24]
  40cd7c:	ldur	x9, [x29, #-16]
  40cd80:	mov	w10, #0x0                   	// #0
  40cd84:	cmp	x8, x9
  40cd88:	str	w10, [sp, #12]
  40cd8c:	b.ls	40cdc8 <sqrt@plt+0xb108>  // b.plast
  40cd90:	ldr	x8, [sp, #24]
  40cd94:	ldurb	w9, [x8, #-1]
  40cd98:	mov	w10, #0x0                   	// #0
  40cd9c:	cmp	w9, #0xa
  40cda0:	str	w10, [sp, #12]
  40cda4:	b.eq	40cdc8 <sqrt@plt+0xb108>  // b.none
  40cda8:	ldr	x8, [sp, #24]
  40cdac:	ldurb	w1, [x8, #-1]
  40cdb0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40cdb4:	add	x0, x0, #0x625
  40cdb8:	bl	40536c <sqrt@plt+0x36ac>
  40cdbc:	cmp	w0, #0x0
  40cdc0:	cset	w9, ne  // ne = any
  40cdc4:	str	w9, [sp, #12]
  40cdc8:	ldr	w8, [sp, #12]
  40cdcc:	tbnz	w8, #0, 40cdd4 <sqrt@plt+0xb114>
  40cdd0:	b	40cde8 <sqrt@plt+0xb128>
  40cdd4:	ldr	x8, [sp, #24]
  40cdd8:	mov	x9, #0xffffffffffffffff    	// #-1
  40cddc:	add	x8, x8, x9
  40cde0:	str	x8, [sp, #24]
  40cde4:	b	40cd78 <sqrt@plt+0xb0b8>
  40cde8:	ldur	x0, [x29, #-8]
  40cdec:	ldr	x8, [sp, #24]
  40cdf0:	ldur	x9, [x29, #-16]
  40cdf4:	subs	x8, x8, x9
  40cdf8:	mov	w1, w8
  40cdfc:	bl	41b6e8 <_ZdlPvm@@Base+0xe44>
  40ce00:	ldp	x29, x30, [sp, #48]
  40ce04:	add	sp, sp, #0x40
  40ce08:	ret
  40ce0c:	sub	sp, sp, #0x20
  40ce10:	str	x0, [sp, #24]
  40ce14:	str	w1, [sp, #20]
  40ce18:	ldr	x8, [sp, #24]
  40ce1c:	ldrsw	x9, [sp, #20]
  40ce20:	add	x8, x8, x9
  40ce24:	str	x8, [sp, #8]
  40ce28:	str	wzr, [sp, #4]
  40ce2c:	ldr	x8, [sp, #24]
  40ce30:	ldr	x9, [sp, #8]
  40ce34:	cmp	x8, x9
  40ce38:	b.cs	40ce98 <sqrt@plt+0xb1d8>  // b.hs, b.nlast
  40ce3c:	ldr	w8, [sp, #4]
  40ce40:	lsl	w8, w8, #4
  40ce44:	str	w8, [sp, #4]
  40ce48:	ldr	x9, [sp, #24]
  40ce4c:	add	x10, x9, #0x1
  40ce50:	str	x10, [sp, #24]
  40ce54:	ldrb	w8, [x9]
  40ce58:	ldr	w11, [sp, #4]
  40ce5c:	add	w8, w11, w8
  40ce60:	str	w8, [sp, #4]
  40ce64:	ldr	w8, [sp, #4]
  40ce68:	and	w8, w8, #0xf0000000
  40ce6c:	str	w8, [sp]
  40ce70:	cbz	w8, 40ce94 <sqrt@plt+0xb1d4>
  40ce74:	ldr	w8, [sp]
  40ce78:	ldr	w9, [sp, #4]
  40ce7c:	eor	w8, w9, w8, lsr #24
  40ce80:	str	w8, [sp, #4]
  40ce84:	ldr	w8, [sp]
  40ce88:	ldr	w9, [sp, #4]
  40ce8c:	eor	w8, w9, w8
  40ce90:	str	w8, [sp, #4]
  40ce94:	b	40ce2c <sqrt@plt+0xb16c>
  40ce98:	ldr	w0, [sp, #4]
  40ce9c:	add	sp, sp, #0x20
  40cea0:	ret
  40cea4:	sub	sp, sp, #0x30
  40cea8:	stp	x29, x30, [sp, #32]
  40ceac:	add	x29, sp, #0x20
  40ceb0:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40ceb4:	add	x8, x8, #0x890
  40ceb8:	stur	w0, [x29, #-4]
  40cebc:	str	x8, [sp, #16]
  40cec0:	ldr	x8, [sp, #16]
  40cec4:	ldr	w9, [x8]
  40cec8:	ldur	w10, [x29, #-4]
  40cecc:	mov	w11, #0x0                   	// #0
  40ced0:	cmp	w9, w10
  40ced4:	str	w11, [sp, #12]
  40ced8:	b.gt	40cef0 <sqrt@plt+0xb230>
  40cedc:	ldr	x8, [sp, #16]
  40cee0:	ldr	w9, [x8]
  40cee4:	cmp	w9, #0x0
  40cee8:	cset	w9, ne  // ne = any
  40ceec:	str	w9, [sp, #12]
  40cef0:	ldr	w8, [sp, #12]
  40cef4:	tbnz	w8, #0, 40cefc <sqrt@plt+0xb23c>
  40cef8:	b	40cf0c <sqrt@plt+0xb24c>
  40cefc:	ldr	x8, [sp, #16]
  40cf00:	add	x8, x8, #0x4
  40cf04:	str	x8, [sp, #16]
  40cf08:	b	40cec0 <sqrt@plt+0xb200>
  40cf0c:	ldr	x8, [sp, #16]
  40cf10:	ldr	w9, [x8]
  40cf14:	cmp	w9, #0x0
  40cf18:	cset	w9, ne  // ne = any
  40cf1c:	and	w0, w9, #0x1
  40cf20:	mov	w1, #0x4da                 	// #1242
  40cf24:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40cf28:	add	x2, x2, #0x9fc
  40cf2c:	bl	4052f0 <sqrt@plt+0x3630>
  40cf30:	ldr	x8, [sp, #16]
  40cf34:	ldr	w0, [x8]
  40cf38:	ldp	x29, x30, [sp, #32]
  40cf3c:	add	sp, sp, #0x30
  40cf40:	ret
  40cf44:	sub	sp, sp, #0x40
  40cf48:	stp	x29, x30, [sp, #48]
  40cf4c:	add	x29, sp, #0x30
  40cf50:	stur	x0, [x29, #-8]
  40cf54:	ldur	x0, [x29, #-8]
  40cf58:	bl	4050d0 <sqrt@plt+0x3410>
  40cf5c:	stur	x0, [x29, #-16]
  40cf60:	ldur	x8, [x29, #-16]
  40cf64:	ldur	x0, [x29, #-8]
  40cf68:	str	x8, [sp, #16]
  40cf6c:	bl	4050e8 <sqrt@plt+0x3428>
  40cf70:	mov	w1, w0
  40cf74:	sxtw	x8, w1
  40cf78:	ldr	x9, [sp, #16]
  40cf7c:	add	x8, x9, x8
  40cf80:	str	x8, [sp, #24]
  40cf84:	ldr	x8, [sp, #24]
  40cf88:	ldur	x9, [x29, #-16]
  40cf8c:	mov	w10, #0x0                   	// #0
  40cf90:	cmp	x8, x9
  40cf94:	str	w10, [sp, #12]
  40cf98:	b.ls	40cfbc <sqrt@plt+0xb2fc>  // b.plast
  40cf9c:	ldr	x8, [sp, #24]
  40cfa0:	ldurb	w1, [x8, #-1]
  40cfa4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40cfa8:	add	x0, x0, #0x625
  40cfac:	bl	40536c <sqrt@plt+0x36ac>
  40cfb0:	cmp	w0, #0x0
  40cfb4:	cset	w9, ne  // ne = any
  40cfb8:	str	w9, [sp, #12]
  40cfbc:	ldr	w8, [sp, #12]
  40cfc0:	tbnz	w8, #0, 40cfc8 <sqrt@plt+0xb308>
  40cfc4:	b	40cfdc <sqrt@plt+0xb31c>
  40cfc8:	ldr	x8, [sp, #24]
  40cfcc:	mov	x9, #0xffffffffffffffff    	// #-1
  40cfd0:	add	x8, x8, x9
  40cfd4:	str	x8, [sp, #24]
  40cfd8:	b	40cf84 <sqrt@plt+0xb2c4>
  40cfdc:	ldur	x8, [x29, #-16]
  40cfe0:	ldr	x9, [sp, #24]
  40cfe4:	mov	w10, #0x0                   	// #0
  40cfe8:	cmp	x8, x9
  40cfec:	str	w10, [sp, #8]
  40cff0:	b.cs	40d014 <sqrt@plt+0xb354>  // b.hs, b.nlast
  40cff4:	ldur	x8, [x29, #-16]
  40cff8:	ldrb	w1, [x8]
  40cffc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40d000:	add	x0, x0, #0x625
  40d004:	bl	40536c <sqrt@plt+0x36ac>
  40d008:	cmp	w0, #0x0
  40d00c:	cset	w9, ne  // ne = any
  40d010:	str	w9, [sp, #8]
  40d014:	ldr	w8, [sp, #8]
  40d018:	tbnz	w8, #0, 40d020 <sqrt@plt+0xb360>
  40d01c:	b	40d030 <sqrt@plt+0xb370>
  40d020:	ldur	x8, [x29, #-16]
  40d024:	add	x8, x8, #0x1
  40d028:	stur	x8, [x29, #-16]
  40d02c:	b	40cfdc <sqrt@plt+0xb31c>
  40d030:	ldr	x8, [sp, #24]
  40d034:	ldur	x9, [x29, #-16]
  40d038:	subs	x8, x8, x9
  40d03c:	mov	w10, #0x0                   	// #0
  40d040:	cmp	x8, #0x6
  40d044:	str	w10, [sp, #4]
  40d048:	b.ne	40d06c <sqrt@plt+0xb3ac>  // b.any
  40d04c:	ldur	x0, [x29, #-16]
  40d050:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40d054:	add	x1, x1, #0xbe8
  40d058:	mov	x2, #0x6                   	// #6
  40d05c:	bl	401990 <memcmp@plt>
  40d060:	cmp	w0, #0x0
  40d064:	cset	w8, eq  // eq = none
  40d068:	str	w8, [sp, #4]
  40d06c:	ldr	w8, [sp, #4]
  40d070:	and	w0, w8, #0x1
  40d074:	ldp	x29, x30, [sp, #48]
  40d078:	add	sp, sp, #0x40
  40d07c:	ret
  40d080:	sub	sp, sp, #0x80
  40d084:	stp	x29, x30, [sp, #112]
  40d088:	add	x29, sp, #0x70
  40d08c:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40d090:	add	x8, x8, #0x72c
  40d094:	adrp	x9, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d098:	add	x9, x9, #0xb88
  40d09c:	adrp	x10, 433000 <stderr@@GLIBC_2.17+0x748>
  40d0a0:	add	x10, x10, #0xb68
  40d0a4:	adrp	x11, 433000 <stderr@@GLIBC_2.17+0x748>
  40d0a8:	add	x11, x11, #0xb78
  40d0ac:	ldr	w12, [x8]
  40d0b0:	str	x9, [sp, #40]
  40d0b4:	str	x10, [sp, #32]
  40d0b8:	str	x11, [sp, #24]
  40d0bc:	cbz	w12, 40d1ac <sqrt@plt+0xb4ec>
  40d0c0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40d0c4:	add	x8, x8, #0xadc
  40d0c8:	ldr	w9, [x8]
  40d0cc:	cbnz	w9, 40d1ac <sqrt@plt+0xb4ec>
  40d0d0:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d0d4:	add	x8, x8, #0xba8
  40d0d8:	ldr	w9, [x8]
  40d0dc:	cmp	w9, #0x0
  40d0e0:	cset	w9, le
  40d0e4:	tbnz	w9, #0, 40d1ac <sqrt@plt+0xb4ec>
  40d0e8:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d0ec:	add	x8, x8, #0xba0
  40d0f0:	ldr	x1, [x8]
  40d0f4:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d0f8:	add	x8, x8, #0xba8
  40d0fc:	ldr	w2, [x8]
  40d100:	ldr	x8, [sp, #40]
  40d104:	ldr	x3, [x8]
  40d108:	sub	x0, x29, #0x28
  40d10c:	adrp	x9, 40c000 <sqrt@plt+0xa340>
  40d110:	add	x9, x9, #0x4dc
  40d114:	blr	x9
  40d118:	ldr	x0, [sp, #32]
  40d11c:	bl	4050e8 <sqrt@plt+0x3428>
  40d120:	str	w0, [sp, #20]
  40d124:	b	40d128 <sqrt@plt+0xb468>
  40d128:	ldr	w8, [sp, #20]
  40d12c:	stur	w8, [x29, #-44]
  40d130:	str	wzr, [sp, #48]
  40d134:	ldr	w8, [sp, #48]
  40d138:	ldur	w9, [x29, #-44]
  40d13c:	cmp	w8, w9
  40d140:	b.ge	40d198 <sqrt@plt+0xb4d8>  // b.tcont
  40d144:	ldr	w1, [sp, #48]
  40d148:	ldr	x0, [sp, #32]
  40d14c:	bl	405250 <sqrt@plt+0x3590>
  40d150:	str	x0, [sp, #8]
  40d154:	b	40d158 <sqrt@plt+0xb498>
  40d158:	ldr	x8, [sp, #8]
  40d15c:	ldrb	w1, [x8]
  40d160:	sub	x0, x29, #0x28
  40d164:	bl	40cbc4 <sqrt@plt+0xaf04>
  40d168:	b	40d16c <sqrt@plt+0xb4ac>
  40d16c:	ldr	w8, [sp, #48]
  40d170:	add	w8, w8, #0x1
  40d174:	str	w8, [sp, #48]
  40d178:	b	40d134 <sqrt@plt+0xb474>
  40d17c:	str	x0, [sp, #56]
  40d180:	str	w1, [sp, #52]
  40d184:	sub	x0, x29, #0x28
  40d188:	adrp	x8, 40c000 <sqrt@plt+0xa340>
  40d18c:	add	x8, x8, #0x51c
  40d190:	blr	x8
  40d194:	b	40d258 <sqrt@plt+0xb598>
  40d198:	sub	x0, x29, #0x28
  40d19c:	adrp	x8, 40c000 <sqrt@plt+0xa340>
  40d1a0:	add	x8, x8, #0x51c
  40d1a4:	blr	x8
  40d1a8:	b	40d1bc <sqrt@plt+0xb4fc>
  40d1ac:	ldr	x8, [sp, #40]
  40d1b0:	ldr	x1, [x8]
  40d1b4:	ldr	x0, [sp, #32]
  40d1b8:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40d1bc:	ldr	x0, [sp, #32]
  40d1c0:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  40d1c4:	ldr	x0, [sp, #24]
  40d1c8:	bl	4050e8 <sqrt@plt+0x3428>
  40d1cc:	cmp	w0, #0x0
  40d1d0:	cset	w8, le
  40d1d4:	tbnz	w8, #0, 40d1f0 <sqrt@plt+0xb530>
  40d1d8:	ldr	x8, [sp, #40]
  40d1dc:	ldr	x1, [x8]
  40d1e0:	ldr	x0, [sp, #24]
  40d1e4:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40d1e8:	ldr	x0, [sp, #24]
  40d1ec:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  40d1f0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  40d1f4:	add	x8, x8, #0xadc
  40d1f8:	ldr	w9, [x8]
  40d1fc:	cbnz	w9, 40d204 <sqrt@plt+0xb544>
  40d200:	bl	40d8ac <sqrt@plt+0xbbec>
  40d204:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d208:	add	x8, x8, #0xbac
  40d20c:	ldr	w9, [x8]
  40d210:	cbz	w9, 40d24c <sqrt@plt+0xb58c>
  40d214:	ldr	x8, [sp, #40]
  40d218:	ldr	x0, [x8]
  40d21c:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40d220:	add	x9, x9, #0xc7c
  40d224:	ldr	w2, [x9]
  40d228:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40d22c:	add	x9, x9, #0xc40
  40d230:	ldr	x3, [x9]
  40d234:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40d238:	add	x1, x1, #0xbef
  40d23c:	bl	401910 <fprintf@plt>
  40d240:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d244:	add	x8, x8, #0xbac
  40d248:	str	wzr, [x8]
  40d24c:	ldp	x29, x30, [sp, #112]
  40d250:	add	sp, sp, #0x80
  40d254:	ret
  40d258:	ldr	x0, [sp, #56]
  40d25c:	bl	401c40 <_Unwind_Resume@plt>
  40d260:	sub	sp, sp, #0x90
  40d264:	stp	x29, x30, [sp, #128]
  40d268:	add	x29, sp, #0x80
  40d26c:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d270:	add	x8, x8, #0xb98
  40d274:	adrp	x9, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d278:	add	x9, x9, #0xb90
  40d27c:	adrp	x10, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d280:	add	x10, x10, #0xb94
  40d284:	adrp	x11, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40d288:	add	x11, x11, #0xc30
  40d28c:	stur	x0, [x29, #-8]
  40d290:	ldr	x12, [x8]
  40d294:	str	x8, [sp, #56]
  40d298:	str	x9, [sp, #48]
  40d29c:	str	x10, [sp, #40]
  40d2a0:	str	x11, [sp, #32]
  40d2a4:	cbnz	x12, 40d30c <sqrt@plt+0xb64c>
  40d2a8:	mov	x0, #0x88                  	// #136
  40d2ac:	bl	401870 <_Znam@plt>
  40d2b0:	ldr	x8, [sp, #56]
  40d2b4:	str	x0, [x8]
  40d2b8:	mov	w9, #0x11                  	// #17
  40d2bc:	ldr	x10, [sp, #48]
  40d2c0:	str	w9, [x10]
  40d2c4:	stur	wzr, [x29, #-12]
  40d2c8:	ldur	w8, [x29, #-12]
  40d2cc:	ldr	x9, [sp, #48]
  40d2d0:	ldr	w10, [x9]
  40d2d4:	cmp	w8, w10
  40d2d8:	b.ge	40d30c <sqrt@plt+0xb64c>  // b.tcont
  40d2dc:	ldr	x8, [sp, #56]
  40d2e0:	ldr	x9, [x8]
  40d2e4:	ldursw	x10, [x29, #-12]
  40d2e8:	mov	x11, #0x8                   	// #8
  40d2ec:	mul	x10, x11, x10
  40d2f0:	add	x9, x9, x10
  40d2f4:	mov	x10, xzr
  40d2f8:	str	x10, [x9]
  40d2fc:	ldur	w8, [x29, #-12]
  40d300:	add	w8, w8, #0x1
  40d304:	stur	w8, [x29, #-12]
  40d308:	b	40d2c8 <sqrt@plt+0xb608>
  40d30c:	ldur	x0, [x29, #-8]
  40d310:	sub	x1, x29, #0x10
  40d314:	bl	40da2c <sqrt@plt+0xbd6c>
  40d318:	stur	x0, [x29, #-24]
  40d31c:	ldur	x0, [x29, #-24]
  40d320:	bl	406a74 <sqrt@plt+0x4db4>
  40d324:	ldur	x0, [x29, #-24]
  40d328:	bl	40e368 <sqrt@plt+0xc6a8>
  40d32c:	stur	w0, [x29, #-28]
  40d330:	ldr	x8, [sp, #56]
  40d334:	ldr	x9, [x8]
  40d338:	ldur	w10, [x29, #-28]
  40d33c:	ldr	x11, [sp, #48]
  40d340:	ldr	w12, [x11]
  40d344:	udiv	w13, w10, w12
  40d348:	mul	w12, w13, w12
  40d34c:	subs	w10, w10, w12
  40d350:	mov	w14, w10
  40d354:	ubfx	x14, x14, #0, #32
  40d358:	mov	x15, #0x8                   	// #8
  40d35c:	mul	x14, x15, x14
  40d360:	add	x9, x9, x14
  40d364:	stur	x9, [x29, #-40]
  40d368:	ldur	x8, [x29, #-40]
  40d36c:	ldr	x8, [x8]
  40d370:	cbz	x8, 40d3e0 <sqrt@plt+0xb720>
  40d374:	ldur	x8, [x29, #-40]
  40d378:	ldr	x0, [x8]
  40d37c:	ldur	x1, [x29, #-24]
  40d380:	bl	4080e0 <sqrt@plt+0x6420>
  40d384:	cbz	w0, 40d38c <sqrt@plt+0xb6cc>
  40d388:	b	40d3e0 <sqrt@plt+0xb720>
  40d38c:	ldur	x8, [x29, #-40]
  40d390:	ldr	x9, [sp, #56]
  40d394:	ldr	x10, [x9]
  40d398:	cmp	x8, x10
  40d39c:	b.ne	40d3cc <sqrt@plt+0xb70c>  // b.any
  40d3a0:	ldr	x8, [sp, #56]
  40d3a4:	ldr	x9, [x8]
  40d3a8:	ldr	x10, [sp, #48]
  40d3ac:	ldrsw	x11, [x10]
  40d3b0:	mov	x12, #0x8                   	// #8
  40d3b4:	mul	x11, x12, x11
  40d3b8:	add	x9, x9, x11
  40d3bc:	mov	x11, #0xfffffffffffffff8    	// #-8
  40d3c0:	add	x9, x9, x11
  40d3c4:	stur	x9, [x29, #-40]
  40d3c8:	b	40d3dc <sqrt@plt+0xb71c>
  40d3cc:	ldur	x8, [x29, #-40]
  40d3d0:	mov	x9, #0xfffffffffffffff8    	// #-8
  40d3d4:	add	x8, x8, x9
  40d3d8:	stur	x8, [x29, #-40]
  40d3dc:	b	40d368 <sqrt@plt+0xb6a8>
  40d3e0:	ldur	x8, [x29, #-40]
  40d3e4:	ldr	x8, [x8]
  40d3e8:	cbz	x8, 40d43c <sqrt@plt+0xb77c>
  40d3ec:	ldur	x0, [x29, #-24]
  40d3f0:	bl	40e380 <sqrt@plt+0xc6c0>
  40d3f4:	cbz	w0, 40d410 <sqrt@plt+0xb750>
  40d3f8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40d3fc:	add	x0, x0, #0xbfa
  40d400:	ldr	x1, [sp, #32]
  40d404:	ldr	x2, [sp, #32]
  40d408:	ldr	x3, [sp, #32]
  40d40c:	bl	41a020 <sqrt@plt+0x18360>
  40d410:	ldur	x8, [x29, #-24]
  40d414:	str	x8, [sp, #24]
  40d418:	cbz	x8, 40d42c <sqrt@plt+0xb76c>
  40d41c:	ldr	x0, [sp, #24]
  40d420:	bl	405e34 <sqrt@plt+0x4174>
  40d424:	ldr	x0, [sp, #24]
  40d428:	bl	41a878 <_ZdlPv@@Base>
  40d42c:	ldur	x8, [x29, #-40]
  40d430:	ldr	x8, [x8]
  40d434:	stur	x8, [x29, #-24]
  40d438:	b	40d660 <sqrt@plt+0xb9a0>
  40d43c:	ldur	x8, [x29, #-24]
  40d440:	ldur	x9, [x29, #-40]
  40d444:	str	x8, [x9]
  40d448:	ldur	x0, [x29, #-24]
  40d44c:	ldr	x8, [sp, #40]
  40d450:	ldr	w1, [x8]
  40d454:	bl	406b88 <sqrt@plt+0x4ec8>
  40d458:	ldr	x8, [sp, #40]
  40d45c:	ldr	w10, [x8]
  40d460:	add	w10, w10, #0x1
  40d464:	str	w10, [x8]
  40d468:	ldur	x0, [x29, #-24]
  40d46c:	bl	4126fc <sqrt@plt+0x10a3c>
  40d470:	ldur	x0, [x29, #-24]
  40d474:	bl	4079c4 <sqrt@plt+0x5d04>
  40d478:	ldr	x8, [sp, #40]
  40d47c:	ldr	w10, [x8]
  40d480:	mov	w11, #0x2                   	// #2
  40d484:	mul	w10, w10, w11
  40d488:	ldr	x9, [sp, #48]
  40d48c:	ldr	w11, [x9]
  40d490:	cmp	w10, w11
  40d494:	b.lt	40d660 <sqrt@plt+0xb9a0>  // b.tstop
  40d498:	ldr	x8, [sp, #56]
  40d49c:	ldr	x9, [x8]
  40d4a0:	stur	x9, [x29, #-48]
  40d4a4:	ldr	x9, [sp, #48]
  40d4a8:	ldr	w10, [x9]
  40d4ac:	stur	w10, [x29, #-52]
  40d4b0:	ldr	w0, [x9]
  40d4b4:	bl	40cea4 <sqrt@plt+0xb1e4>
  40d4b8:	ldr	x8, [sp, #48]
  40d4bc:	str	w0, [x8]
  40d4c0:	ldrsw	x9, [x8]
  40d4c4:	mov	x11, #0x8                   	// #8
  40d4c8:	mul	x12, x9, x11
  40d4cc:	umulh	x9, x9, x11
  40d4d0:	mov	x11, #0xffffffffffffffff    	// #-1
  40d4d4:	cmp	x9, #0x0
  40d4d8:	csel	x0, x11, x12, ne  // ne = any
  40d4dc:	bl	401870 <_Znam@plt>
  40d4e0:	ldr	x8, [sp, #56]
  40d4e4:	str	x0, [x8]
  40d4e8:	stur	wzr, [x29, #-56]
  40d4ec:	ldur	w8, [x29, #-56]
  40d4f0:	ldr	x9, [sp, #48]
  40d4f4:	ldr	w10, [x9]
  40d4f8:	cmp	w8, w10
  40d4fc:	b.ge	40d530 <sqrt@plt+0xb870>  // b.tcont
  40d500:	ldr	x8, [sp, #56]
  40d504:	ldr	x9, [x8]
  40d508:	ldursw	x10, [x29, #-56]
  40d50c:	mov	x11, #0x8                   	// #8
  40d510:	mul	x10, x11, x10
  40d514:	add	x9, x9, x10
  40d518:	mov	x10, xzr
  40d51c:	str	x10, [x9]
  40d520:	ldur	w8, [x29, #-56]
  40d524:	add	w8, w8, #0x1
  40d528:	stur	w8, [x29, #-56]
  40d52c:	b	40d4ec <sqrt@plt+0xb82c>
  40d530:	stur	wzr, [x29, #-56]
  40d534:	ldur	w8, [x29, #-56]
  40d538:	ldur	w9, [x29, #-52]
  40d53c:	cmp	w8, w9
  40d540:	b.ge	40d64c <sqrt@plt+0xb98c>  // b.tcont
  40d544:	ldur	x8, [x29, #-48]
  40d548:	ldursw	x9, [x29, #-56]
  40d54c:	mov	x10, #0x8                   	// #8
  40d550:	mul	x9, x10, x9
  40d554:	add	x8, x8, x9
  40d558:	ldr	x8, [x8]
  40d55c:	cbz	x8, 40d63c <sqrt@plt+0xb97c>
  40d560:	ldr	x8, [sp, #56]
  40d564:	ldr	x9, [x8]
  40d568:	ldur	x10, [x29, #-48]
  40d56c:	ldursw	x11, [x29, #-56]
  40d570:	mov	x12, #0x8                   	// #8
  40d574:	mul	x11, x12, x11
  40d578:	add	x10, x10, x11
  40d57c:	ldr	x0, [x10]
  40d580:	str	x9, [sp, #16]
  40d584:	str	x12, [sp, #8]
  40d588:	bl	40e368 <sqrt@plt+0xc6a8>
  40d58c:	ldr	x8, [sp, #48]
  40d590:	ldr	w13, [x8]
  40d594:	udiv	w14, w0, w13
  40d598:	mul	w13, w14, w13
  40d59c:	subs	w13, w0, w13
  40d5a0:	mov	w9, w13
  40d5a4:	ubfx	x9, x9, #0, #32
  40d5a8:	ldr	x10, [sp, #8]
  40d5ac:	mul	x9, x10, x9
  40d5b0:	ldr	x11, [sp, #16]
  40d5b4:	add	x9, x11, x9
  40d5b8:	str	x9, [sp, #64]
  40d5bc:	ldr	x8, [sp, #64]
  40d5c0:	ldr	x8, [x8]
  40d5c4:	cbz	x8, 40d61c <sqrt@plt+0xb95c>
  40d5c8:	ldr	x8, [sp, #64]
  40d5cc:	ldr	x9, [sp, #56]
  40d5d0:	ldr	x10, [x9]
  40d5d4:	cmp	x8, x10
  40d5d8:	b.ne	40d608 <sqrt@plt+0xb948>  // b.any
  40d5dc:	ldr	x8, [sp, #56]
  40d5e0:	ldr	x9, [x8]
  40d5e4:	ldr	x10, [sp, #48]
  40d5e8:	ldrsw	x11, [x10]
  40d5ec:	mov	x12, #0x8                   	// #8
  40d5f0:	mul	x11, x12, x11
  40d5f4:	add	x9, x9, x11
  40d5f8:	mov	x11, #0xfffffffffffffff8    	// #-8
  40d5fc:	add	x9, x9, x11
  40d600:	str	x9, [sp, #64]
  40d604:	b	40d618 <sqrt@plt+0xb958>
  40d608:	ldr	x8, [sp, #64]
  40d60c:	mov	x9, #0xfffffffffffffff8    	// #-8
  40d610:	add	x8, x8, x9
  40d614:	str	x8, [sp, #64]
  40d618:	b	40d5bc <sqrt@plt+0xb8fc>
  40d61c:	ldur	x8, [x29, #-48]
  40d620:	ldursw	x9, [x29, #-56]
  40d624:	mov	x10, #0x8                   	// #8
  40d628:	mul	x9, x10, x9
  40d62c:	add	x8, x8, x9
  40d630:	ldr	x8, [x8]
  40d634:	ldr	x9, [sp, #64]
  40d638:	str	x8, [x9]
  40d63c:	ldur	w8, [x29, #-56]
  40d640:	add	w8, w8, #0x1
  40d644:	stur	w8, [x29, #-56]
  40d648:	b	40d534 <sqrt@plt+0xb874>
  40d64c:	ldur	x8, [x29, #-48]
  40d650:	str	x8, [sp]
  40d654:	cbz	x8, 40d660 <sqrt@plt+0xb9a0>
  40d658:	ldr	x0, [sp]
  40d65c:	bl	401b40 <_ZdaPv@plt>
  40d660:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40d664:	add	x8, x8, #0x72c
  40d668:	ldr	w9, [x8]
  40d66c:	cbz	w9, 40d678 <sqrt@plt+0xb9b8>
  40d670:	ldur	x0, [x29, #-24]
  40d674:	bl	40dd74 <sqrt@plt+0xc0b4>
  40d678:	ldur	w0, [x29, #-16]
  40d67c:	ldp	x29, x30, [sp, #128]
  40d680:	add	sp, sp, #0x90
  40d684:	ret
  40d688:	sub	sp, sp, #0x40
  40d68c:	stp	x29, x30, [sp, #48]
  40d690:	add	x29, sp, #0x30
  40d694:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d698:	add	x8, x8, #0xb94
  40d69c:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  40d6a0:	add	x9, x9, #0x72c
  40d6a4:	sub	x1, x29, #0xc
  40d6a8:	stur	x0, [x29, #-8]
  40d6ac:	ldur	x0, [x29, #-8]
  40d6b0:	str	x8, [sp, #16]
  40d6b4:	str	x9, [sp, #8]
  40d6b8:	bl	40da2c <sqrt@plt+0xbd6c>
  40d6bc:	str	x0, [sp, #24]
  40d6c0:	ldr	x0, [sp, #24]
  40d6c4:	ldr	x8, [sp, #16]
  40d6c8:	ldr	w1, [x8]
  40d6cc:	bl	406b88 <sqrt@plt+0x4ec8>
  40d6d0:	ldr	x8, [sp, #8]
  40d6d4:	ldr	w10, [x8]
  40d6d8:	cbnz	w10, 40d6ec <sqrt@plt+0xba2c>
  40d6dc:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40d6e0:	add	x8, x8, #0x730
  40d6e4:	ldr	w9, [x8]
  40d6e8:	cbz	w9, 40d6fc <sqrt@plt+0xba3c>
  40d6ec:	ldr	x0, [sp, #24]
  40d6f0:	bl	4126fc <sqrt@plt+0x10a3c>
  40d6f4:	ldr	x0, [sp, #24]
  40d6f8:	bl	412dac <sqrt@plt+0x110ec>
  40d6fc:	ldr	x8, [sp, #16]
  40d700:	ldr	w9, [x8]
  40d704:	add	w9, w9, #0x1
  40d708:	str	w9, [x8]
  40d70c:	ldr	x0, [sp, #24]
  40d710:	bl	40dd74 <sqrt@plt+0xc0b4>
  40d714:	ldur	w0, [x29, #-12]
  40d718:	ldp	x29, x30, [sp, #48]
  40d71c:	add	sp, sp, #0x40
  40d720:	ret
  40d724:	sub	sp, sp, #0x20
  40d728:	stp	x29, x30, [sp, #16]
  40d72c:	add	x29, sp, #0x10
  40d730:	mov	x8, xzr
  40d734:	mov	x0, x8
  40d738:	mov	w3, #0x1                   	// #1
  40d73c:	adrp	x9, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d740:	add	x9, x9, #0xb88
  40d744:	mov	x1, x8
  40d748:	mov	x2, x8
  40d74c:	str	x9, [sp, #8]
  40d750:	bl	41bf54 <_ZdlPvm@@Base+0x16b0>
  40d754:	ldr	x8, [sp, #8]
  40d758:	str	x0, [x8]
  40d75c:	ldp	x29, x30, [sp, #16]
  40d760:	add	sp, sp, #0x20
  40d764:	ret
  40d768:	sub	sp, sp, #0x60
  40d76c:	stp	x29, x30, [sp, #80]
  40d770:	add	x29, sp, #0x50
  40d774:	mov	x8, xzr
  40d778:	stur	x0, [x29, #-8]
  40d77c:	stur	x1, [x29, #-16]
  40d780:	ldur	x0, [x29, #-8]
  40d784:	str	x8, [sp, #16]
  40d788:	bl	4050d0 <sqrt@plt+0x3410>
  40d78c:	stur	x0, [x29, #-24]
  40d790:	ldur	x8, [x29, #-24]
  40d794:	ldur	x0, [x29, #-8]
  40d798:	str	x8, [sp, #8]
  40d79c:	bl	4050e8 <sqrt@plt+0x3428>
  40d7a0:	mov	w1, w0
  40d7a4:	sxtw	x8, w1
  40d7a8:	ldr	x9, [sp, #8]
  40d7ac:	add	x8, x9, x8
  40d7b0:	stur	x8, [x29, #-32]
  40d7b4:	ldur	x8, [x29, #-24]
  40d7b8:	str	x8, [sp, #40]
  40d7bc:	ldr	x8, [sp, #16]
  40d7c0:	str	x8, [sp, #32]
  40d7c4:	ldr	x8, [sp, #40]
  40d7c8:	ldur	x9, [x29, #-32]
  40d7cc:	cmp	x8, x9
  40d7d0:	b.cc	40d7d8 <sqrt@plt+0xbb18>  // b.lo, b.ul, b.last
  40d7d4:	b	40d848 <sqrt@plt+0xbb88>
  40d7d8:	ldr	x8, [sp, #40]
  40d7dc:	str	x8, [sp, #32]
  40d7e0:	ldr	x8, [sp, #40]
  40d7e4:	ldrb	w9, [x8]
  40d7e8:	cmp	w9, #0xb
  40d7ec:	b.eq	40d820 <sqrt@plt+0xbb60>  // b.none
  40d7f0:	ldr	x8, [sp, #40]
  40d7f4:	ldrb	w9, [x8]
  40d7f8:	cmp	w9, #0xc
  40d7fc:	b.eq	40d820 <sqrt@plt+0xbb60>  // b.none
  40d800:	ldr	x8, [sp, #40]
  40d804:	ldrb	w9, [x8]
  40d808:	cmp	w9, #0xd
  40d80c:	b.lt	40d830 <sqrt@plt+0xbb70>  // b.tstop
  40d810:	ldr	x8, [sp, #40]
  40d814:	ldrb	w9, [x8]
  40d818:	cmp	w9, #0xf
  40d81c:	b.ge	40d830 <sqrt@plt+0xbb70>  // b.tcont
  40d820:	ldr	x8, [sp, #40]
  40d824:	add	x8, x8, #0x1
  40d828:	str	x8, [sp, #40]
  40d82c:	b	40d844 <sqrt@plt+0xbb84>
  40d830:	ldur	x1, [x29, #-32]
  40d834:	add	x0, sp, #0x28
  40d838:	bl	40e3d4 <sqrt@plt+0xc714>
  40d83c:	cbnz	w0, 40d844 <sqrt@plt+0xbb84>
  40d840:	b	40d848 <sqrt@plt+0xbb88>
  40d844:	b	40d7c4 <sqrt@plt+0xbb04>
  40d848:	ldr	x8, [sp, #32]
  40d84c:	cbz	x8, 40d8a0 <sqrt@plt+0xbbe0>
  40d850:	ldr	x0, [sp, #32]
  40d854:	ldur	x1, [x29, #-32]
  40d858:	bl	40e9e8 <sqrt@plt+0xcd28>
  40d85c:	str	x0, [sp, #24]
  40d860:	ldr	x0, [sp, #24]
  40d864:	bl	40e398 <sqrt@plt+0xc6d8>
  40d868:	cbz	w0, 40d8a0 <sqrt@plt+0xbbe0>
  40d86c:	ldur	x0, [x29, #-16]
  40d870:	ldr	x1, [sp, #32]
  40d874:	ldur	x8, [x29, #-32]
  40d878:	ldr	x9, [sp, #32]
  40d87c:	subs	x8, x8, x9
  40d880:	mov	w2, w8
  40d884:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  40d888:	ldur	x0, [x29, #-8]
  40d88c:	ldr	x9, [sp, #32]
  40d890:	ldur	x10, [x29, #-24]
  40d894:	subs	x9, x9, x10
  40d898:	mov	w1, w9
  40d89c:	bl	41b6e8 <_ZdlPvm@@Base+0xe44>
  40d8a0:	ldp	x29, x30, [sp, #80]
  40d8a4:	add	sp, sp, #0x60
  40d8a8:	ret
  40d8ac:	sub	sp, sp, #0x40
  40d8b0:	stp	x29, x30, [sp, #48]
  40d8b4:	add	x29, sp, #0x30
  40d8b8:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d8bc:	add	x8, x8, #0xb88
  40d8c0:	stur	wzr, [x29, #-4]
  40d8c4:	str	x8, [sp, #16]
  40d8c8:	ldur	w8, [x29, #-4]
  40d8cc:	adrp	x9, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d8d0:	add	x9, x9, #0xba8
  40d8d4:	ldr	w10, [x9]
  40d8d8:	cmp	w8, w10
  40d8dc:	b.ge	40da14 <sqrt@plt+0xbd54>  // b.tcont
  40d8e0:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40d8e4:	add	x8, x8, #0xba0
  40d8e8:	ldr	x8, [x8]
  40d8ec:	ldursw	x9, [x29, #-4]
  40d8f0:	mov	x10, #0x8                   	// #8
  40d8f4:	mul	x9, x10, x9
  40d8f8:	add	x8, x8, x9
  40d8fc:	ldr	x8, [x8]
  40d900:	stur	x8, [x29, #-16]
  40d904:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40d908:	add	x8, x8, #0x730
  40d90c:	ldr	w11, [x8]
  40d910:	cbz	w11, 40d9d8 <sqrt@plt+0xbd18>
  40d914:	ldr	x8, [sp, #16]
  40d918:	ldr	x1, [x8]
  40d91c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40d920:	add	x0, x0, #0xae7
  40d924:	bl	401890 <fputs@plt>
  40d928:	ldur	x8, [x29, #-16]
  40d92c:	mov	x0, x8
  40d930:	mov	w9, wzr
  40d934:	mov	w1, w9
  40d938:	bl	413294 <sqrt@plt+0x115d4>
  40d93c:	str	x0, [sp, #24]
  40d940:	ldr	x0, [sp, #24]
  40d944:	bl	4050e8 <sqrt@plt+0x3428>
  40d948:	cmp	w0, #0x0
  40d94c:	cset	w9, le
  40d950:	tbnz	w9, #0, 40d9b8 <sqrt@plt+0xbcf8>
  40d954:	ldr	x0, [sp, #24]
  40d958:	mov	w8, wzr
  40d95c:	mov	w1, w8
  40d960:	bl	40e2e8 <sqrt@plt+0xc628>
  40d964:	and	w8, w0, #0xff
  40d968:	cmp	w8, #0x20
  40d96c:	b.eq	40d9a8 <sqrt@plt+0xbce8>  // b.none
  40d970:	ldr	x0, [sp, #24]
  40d974:	mov	w8, wzr
  40d978:	mov	w1, w8
  40d97c:	bl	40e2e8 <sqrt@plt+0xc628>
  40d980:	and	w8, w0, #0xff
  40d984:	cmp	w8, #0x5c
  40d988:	b.eq	40d9a8 <sqrt@plt+0xbce8>  // b.none
  40d98c:	ldr	x0, [sp, #24]
  40d990:	mov	w8, wzr
  40d994:	mov	w1, w8
  40d998:	bl	40e2e8 <sqrt@plt+0xc628>
  40d99c:	and	w8, w0, #0xff
  40d9a0:	cmp	w8, #0x22
  40d9a4:	b.ne	40d9b8 <sqrt@plt+0xbcf8>  // b.any
  40d9a8:	ldr	x8, [sp, #16]
  40d9ac:	ldr	x1, [x8]
  40d9b0:	mov	w0, #0x22                  	// #34
  40d9b4:	bl	401940 <putc@plt>
  40d9b8:	ldr	x0, [sp, #24]
  40d9bc:	ldr	x8, [sp, #16]
  40d9c0:	ldr	x1, [x8]
  40d9c4:	bl	41ba9c <_ZdlPvm@@Base+0x11f8>
  40d9c8:	ldr	x8, [sp, #16]
  40d9cc:	ldr	x1, [x8]
  40d9d0:	mov	w0, #0xa                   	// #10
  40d9d4:	bl	401940 <putc@plt>
  40d9d8:	ldur	x0, [x29, #-16]
  40d9dc:	ldr	x8, [sp, #16]
  40d9e0:	ldr	x1, [x8]
  40d9e4:	bl	408d00 <sqrt@plt+0x7040>
  40d9e8:	ldur	x8, [x29, #-16]
  40d9ec:	str	x8, [sp, #8]
  40d9f0:	cbz	x8, 40da04 <sqrt@plt+0xbd44>
  40d9f4:	ldr	x0, [sp, #8]
  40d9f8:	bl	405e34 <sqrt@plt+0x4174>
  40d9fc:	ldr	x0, [sp, #8]
  40da00:	bl	41a878 <_ZdlPv@@Base>
  40da04:	ldur	w8, [x29, #-4]
  40da08:	add	w8, w8, #0x1
  40da0c:	stur	w8, [x29, #-4]
  40da10:	b	40d8c8 <sqrt@plt+0xbc08>
  40da14:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40da18:	add	x8, x8, #0xba8
  40da1c:	str	wzr, [x8]
  40da20:	ldp	x29, x30, [sp, #48]
  40da24:	add	sp, sp, #0x40
  40da28:	ret
  40da2c:	sub	sp, sp, #0xa0
  40da30:	stp	x29, x30, [sp, #144]
  40da34:	add	x29, sp, #0x90
  40da38:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40da3c:	add	x8, x8, #0xc30
  40da40:	stur	x0, [x29, #-16]
  40da44:	stur	x1, [x29, #-24]
  40da48:	ldur	x0, [x29, #-16]
  40da4c:	str	x8, [sp, #56]
  40da50:	bl	4050d0 <sqrt@plt+0x3410>
  40da54:	stur	x0, [x29, #-32]
  40da58:	ldur	x8, [x29, #-32]
  40da5c:	ldur	x0, [x29, #-16]
  40da60:	str	x8, [sp, #48]
  40da64:	bl	4050e8 <sqrt@plt+0x3428>
  40da68:	mov	w1, w0
  40da6c:	sxtw	x8, w1
  40da70:	ldr	x9, [sp, #48]
  40da74:	add	x8, x9, x8
  40da78:	stur	x8, [x29, #-40]
  40da7c:	ldur	x8, [x29, #-32]
  40da80:	stur	x8, [x29, #-48]
  40da84:	ldur	x8, [x29, #-48]
  40da88:	ldur	x9, [x29, #-40]
  40da8c:	cmp	x8, x9
  40da90:	b.cs	40daf0 <sqrt@plt+0xbe30>  // b.hs, b.nlast
  40da94:	ldur	x8, [x29, #-48]
  40da98:	ldrb	w9, [x8]
  40da9c:	cmp	w9, #0x25
  40daa0:	b.ne	40daa8 <sqrt@plt+0xbde8>  // b.any
  40daa4:	b	40daf0 <sqrt@plt+0xbe30>
  40daa8:	ldur	x8, [x29, #-48]
  40daac:	ldur	x9, [x29, #-40]
  40dab0:	mov	w10, #0x0                   	// #0
  40dab4:	cmp	x8, x9
  40dab8:	str	w10, [sp, #44]
  40dabc:	b.cs	40dadc <sqrt@plt+0xbe1c>  // b.hs, b.nlast
  40dac0:	ldur	x8, [x29, #-48]
  40dac4:	add	x9, x8, #0x1
  40dac8:	stur	x9, [x29, #-48]
  40dacc:	ldrb	w10, [x8]
  40dad0:	cmp	w10, #0xa
  40dad4:	cset	w10, ne  // ne = any
  40dad8:	str	w10, [sp, #44]
  40dadc:	ldr	w8, [sp, #44]
  40dae0:	tbnz	w8, #0, 40dae8 <sqrt@plt+0xbe28>
  40dae4:	b	40daec <sqrt@plt+0xbe2c>
  40dae8:	b	40daa8 <sqrt@plt+0xbde8>
  40daec:	b	40da84 <sqrt@plt+0xbdc4>
  40daf0:	ldur	x8, [x29, #-24]
  40daf4:	str	wzr, [x8]
  40daf8:	ldur	x8, [x29, #-32]
  40dafc:	ldur	x9, [x29, #-48]
  40db00:	cmp	x8, x9
  40db04:	b.cs	40dbac <sqrt@plt+0xbeec>  // b.hs, b.nlast
  40db08:	ldur	x8, [x29, #-32]
  40db0c:	ldrb	w9, [x8]
  40db10:	cmp	w9, #0x23
  40db14:	b.ne	40db38 <sqrt@plt+0xbe78>  // b.any
  40db18:	ldur	x8, [x29, #-24]
  40db1c:	ldr	w9, [x8]
  40db20:	and	w9, w9, #0xc
  40db24:	mov	w10, #0x1                   	// #1
  40db28:	orr	w9, w10, w9
  40db2c:	ldur	x8, [x29, #-24]
  40db30:	str	w9, [x8]
  40db34:	b	40db9c <sqrt@plt+0xbedc>
  40db38:	ldur	x8, [x29, #-32]
  40db3c:	ldrb	w9, [x8]
  40db40:	cmp	w9, #0x5b
  40db44:	b.ne	40db5c <sqrt@plt+0xbe9c>  // b.any
  40db48:	ldur	x8, [x29, #-24]
  40db4c:	ldr	w9, [x8]
  40db50:	orr	w9, w9, #0x4
  40db54:	str	w9, [x8]
  40db58:	b	40db9c <sqrt@plt+0xbedc>
  40db5c:	ldur	x8, [x29, #-32]
  40db60:	ldrb	w9, [x8]
  40db64:	cmp	w9, #0x5d
  40db68:	b.ne	40db80 <sqrt@plt+0xbec0>  // b.any
  40db6c:	ldur	x8, [x29, #-24]
  40db70:	ldr	w9, [x8]
  40db74:	orr	w9, w9, #0x8
  40db78:	str	w9, [x8]
  40db7c:	b	40db9c <sqrt@plt+0xbedc>
  40db80:	ldur	x8, [x29, #-32]
  40db84:	ldrb	w1, [x8]
  40db88:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40db8c:	add	x0, x0, #0x625
  40db90:	bl	40536c <sqrt@plt+0x36ac>
  40db94:	cbnz	w0, 40db9c <sqrt@plt+0xbedc>
  40db98:	b	40dbac <sqrt@plt+0xbeec>
  40db9c:	ldur	x8, [x29, #-32]
  40dba0:	add	x8, x8, #0x1
  40dba4:	stur	x8, [x29, #-32]
  40dba8:	b	40daf8 <sqrt@plt+0xbe38>
  40dbac:	ldur	x8, [x29, #-32]
  40dbb0:	ldur	x9, [x29, #-40]
  40dbb4:	cmp	x8, x9
  40dbb8:	b.cc	40dc18 <sqrt@plt+0xbf58>  // b.lo, b.ul, b.last
  40dbbc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40dbc0:	add	x0, x0, #0xc28
  40dbc4:	ldr	x1, [sp, #56]
  40dbc8:	ldr	x2, [sp, #56]
  40dbcc:	ldr	x3, [sp, #56]
  40dbd0:	bl	419f74 <sqrt@plt+0x182b4>
  40dbd4:	mov	x0, #0x1a0                 	// #416
  40dbd8:	bl	41a7a0 <_Znwm@@Base>
  40dbdc:	str	x0, [sp, #32]
  40dbe0:	mov	x8, xzr
  40dbe4:	mov	x1, x8
  40dbe8:	mov	w2, #0xffffffff            	// #-1
  40dbec:	mov	x3, x8
  40dbf0:	bl	405390 <sqrt@plt+0x36d0>
  40dbf4:	b	40dbf8 <sqrt@plt+0xbf38>
  40dbf8:	ldr	x8, [sp, #32]
  40dbfc:	stur	x8, [x29, #-8]
  40dc00:	b	40dd5c <sqrt@plt+0xc09c>
  40dc04:	stur	x0, [x29, #-56]
  40dc08:	stur	w1, [x29, #-60]
  40dc0c:	ldr	x0, [sp, #32]
  40dc10:	bl	41a878 <_ZdlPv@@Base>
  40dc14:	b	40dd6c <sqrt@plt+0xc0ac>
  40dc18:	mov	x8, xzr
  40dc1c:	str	x8, [sp, #72]
  40dc20:	ldur	x8, [x29, #-32]
  40dc24:	ldur	x9, [x29, #-48]
  40dc28:	cmp	x8, x9
  40dc2c:	b.cs	40dc4c <sqrt@plt+0xbf8c>  // b.hs, b.nlast
  40dc30:	ldur	x0, [x29, #-32]
  40dc34:	ldur	x8, [x29, #-48]
  40dc38:	ldur	x9, [x29, #-32]
  40dc3c:	subs	x8, x8, x9
  40dc40:	mov	w1, w8
  40dc44:	bl	40de9c <sqrt@plt+0xc1dc>
  40dc48:	str	x0, [sp, #72]
  40dc4c:	mov	x8, xzr
  40dc50:	str	x8, [sp, #64]
  40dc54:	ldur	x8, [x29, #-48]
  40dc58:	ldur	x9, [x29, #-40]
  40dc5c:	cmp	x8, x9
  40dc60:	b.cs	40dcb4 <sqrt@plt+0xbff4>  // b.hs, b.nlast
  40dc64:	mov	x0, #0x1a0                 	// #416
  40dc68:	bl	41a7a0 <_Znwm@@Base>
  40dc6c:	ldur	x1, [x29, #-48]
  40dc70:	ldur	x8, [x29, #-40]
  40dc74:	ldur	x9, [x29, #-48]
  40dc78:	subs	x8, x8, x9
  40dc7c:	str	x0, [sp, #24]
  40dc80:	mov	w2, w8
  40dc84:	mov	x9, xzr
  40dc88:	mov	x3, x9
  40dc8c:	bl	405390 <sqrt@plt+0x36d0>
  40dc90:	b	40dc94 <sqrt@plt+0xbfd4>
  40dc94:	ldr	x8, [sp, #24]
  40dc98:	str	x8, [sp, #64]
  40dc9c:	b	40dcb4 <sqrt@plt+0xbff4>
  40dca0:	stur	x0, [x29, #-56]
  40dca4:	stur	w1, [x29, #-60]
  40dca8:	ldr	x0, [sp, #24]
  40dcac:	bl	41a878 <_ZdlPv@@Base>
  40dcb0:	b	40dd6c <sqrt@plt+0xc0ac>
  40dcb4:	ldr	x8, [sp, #64]
  40dcb8:	cbz	x8, 40dd04 <sqrt@plt+0xc044>
  40dcbc:	ldr	x8, [sp, #72]
  40dcc0:	cbz	x8, 40dcf8 <sqrt@plt+0xc038>
  40dcc4:	ldr	x0, [sp, #72]
  40dcc8:	ldr	x1, [sp, #64]
  40dccc:	bl	405f14 <sqrt@plt+0x4254>
  40dcd0:	ldr	x8, [sp, #64]
  40dcd4:	str	x8, [sp, #16]
  40dcd8:	cbz	x8, 40dcec <sqrt@plt+0xc02c>
  40dcdc:	ldr	x0, [sp, #16]
  40dce0:	bl	405e34 <sqrt@plt+0x4174>
  40dce4:	ldr	x0, [sp, #16]
  40dce8:	bl	41a878 <_ZdlPv@@Base>
  40dcec:	ldr	x8, [sp, #72]
  40dcf0:	stur	x8, [x29, #-8]
  40dcf4:	b	40dd5c <sqrt@plt+0xc09c>
  40dcf8:	ldr	x8, [sp, #64]
  40dcfc:	stur	x8, [x29, #-8]
  40dd00:	b	40dd5c <sqrt@plt+0xc09c>
  40dd04:	ldr	x8, [sp, #72]
  40dd08:	cbz	x8, 40dd18 <sqrt@plt+0xc058>
  40dd0c:	ldr	x8, [sp, #72]
  40dd10:	stur	x8, [x29, #-8]
  40dd14:	b	40dd5c <sqrt@plt+0xc09c>
  40dd18:	mov	x0, #0x1a0                 	// #416
  40dd1c:	bl	41a7a0 <_Znwm@@Base>
  40dd20:	str	x0, [sp, #8]
  40dd24:	mov	x8, xzr
  40dd28:	mov	x1, x8
  40dd2c:	mov	w2, #0xffffffff            	// #-1
  40dd30:	mov	x3, x8
  40dd34:	bl	405390 <sqrt@plt+0x36d0>
  40dd38:	b	40dd3c <sqrt@plt+0xc07c>
  40dd3c:	ldr	x8, [sp, #8]
  40dd40:	stur	x8, [x29, #-8]
  40dd44:	b	40dd5c <sqrt@plt+0xc09c>
  40dd48:	stur	x0, [x29, #-56]
  40dd4c:	stur	w1, [x29, #-60]
  40dd50:	ldr	x0, [sp, #8]
  40dd54:	bl	41a878 <_ZdlPv@@Base>
  40dd58:	b	40dd6c <sqrt@plt+0xc0ac>
  40dd5c:	ldur	x0, [x29, #-8]
  40dd60:	ldp	x29, x30, [sp, #144]
  40dd64:	add	sp, sp, #0xa0
  40dd68:	ret
  40dd6c:	ldur	x0, [x29, #-56]
  40dd70:	bl	401c40 <_Unwind_Resume@plt>
  40dd74:	sub	sp, sp, #0x50
  40dd78:	stp	x29, x30, [sp, #64]
  40dd7c:	add	x29, sp, #0x40
  40dd80:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40dd84:	add	x8, x8, #0xba8
  40dd88:	adrp	x9, 435000 <stderr@@GLIBC_2.17+0x2748>
  40dd8c:	add	x9, x9, #0xbb4
  40dd90:	adrp	x10, 435000 <stderr@@GLIBC_2.17+0x2748>
  40dd94:	add	x10, x10, #0xba0
  40dd98:	stur	x0, [x29, #-8]
  40dd9c:	ldr	w11, [x8]
  40dda0:	ldr	w12, [x9]
  40dda4:	cmp	w11, w12
  40dda8:	stur	x8, [x29, #-24]
  40ddac:	str	x9, [sp, #32]
  40ddb0:	str	x10, [sp, #24]
  40ddb4:	b.lt	40de60 <sqrt@plt+0xc1a0>  // b.tstop
  40ddb8:	ldr	x8, [sp, #24]
  40ddbc:	ldr	x9, [x8]
  40ddc0:	cbnz	x9, 40dde4 <sqrt@plt+0xc124>
  40ddc4:	mov	w8, #0x64                  	// #100
  40ddc8:	ldr	x9, [sp, #32]
  40ddcc:	str	w8, [x9]
  40ddd0:	mov	x0, #0x320                 	// #800
  40ddd4:	bl	401870 <_Znam@plt>
  40ddd8:	ldr	x9, [sp, #24]
  40dddc:	str	x0, [x9]
  40dde0:	b	40de60 <sqrt@plt+0xc1a0>
  40dde4:	ldr	x8, [sp, #24]
  40dde8:	ldr	x9, [x8]
  40ddec:	stur	x9, [x29, #-16]
  40ddf0:	ldr	x9, [sp, #32]
  40ddf4:	ldr	w10, [x9]
  40ddf8:	mov	w11, #0x2                   	// #2
  40ddfc:	mul	w10, w10, w11
  40de00:	str	w10, [x9]
  40de04:	ldrsw	x12, [x9]
  40de08:	mov	x13, #0x8                   	// #8
  40de0c:	mul	x14, x12, x13
  40de10:	umulh	x12, x12, x13
  40de14:	mov	x15, #0xffffffffffffffff    	// #-1
  40de18:	cmp	x12, #0x0
  40de1c:	csel	x0, x15, x14, ne  // ne = any
  40de20:	str	x13, [sp, #16]
  40de24:	bl	401870 <_Znam@plt>
  40de28:	ldr	x8, [sp, #24]
  40de2c:	str	x0, [x8]
  40de30:	ldr	x0, [x8]
  40de34:	ldur	x1, [x29, #-16]
  40de38:	ldur	x9, [x29, #-24]
  40de3c:	ldrsw	x12, [x9]
  40de40:	ldr	x13, [sp, #16]
  40de44:	mul	x2, x12, x13
  40de48:	bl	4018a0 <memcpy@plt>
  40de4c:	ldur	x8, [x29, #-16]
  40de50:	str	x8, [sp, #8]
  40de54:	cbz	x8, 40de60 <sqrt@plt+0xc1a0>
  40de58:	ldr	x0, [sp, #8]
  40de5c:	bl	401b40 <_ZdaPv@plt>
  40de60:	ldur	x8, [x29, #-8]
  40de64:	ldr	x9, [sp, #24]
  40de68:	ldr	x10, [x9]
  40de6c:	ldur	x11, [x29, #-24]
  40de70:	ldrsw	x12, [x11]
  40de74:	mov	w13, w12
  40de78:	add	w13, w13, #0x1
  40de7c:	str	w13, [x11]
  40de80:	mov	x14, #0x8                   	// #8
  40de84:	mul	x12, x14, x12
  40de88:	add	x10, x10, x12
  40de8c:	str	x8, [x10]
  40de90:	ldp	x29, x30, [sp, #64]
  40de94:	add	sp, sp, #0x50
  40de98:	ret
  40de9c:	sub	sp, sp, #0x150
  40dea0:	stp	x29, x30, [sp, #304]
  40dea4:	str	x28, [sp, #320]
  40dea8:	add	x29, sp, #0x130
  40deac:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40deb0:	add	x8, x8, #0xc30
  40deb4:	stur	x0, [x29, #-16]
  40deb8:	stur	w1, [x29, #-20]
  40debc:	str	x8, [sp, #72]
  40dec0:	ldur	w8, [x29, #-20]
  40dec4:	cmp	w8, #0x0
  40dec8:	cset	w8, le
  40decc:	mov	w9, #0x0                   	// #0
  40ded0:	str	w9, [sp, #68]
  40ded4:	tbnz	w8, #0, 40df00 <sqrt@plt+0xc240>
  40ded8:	ldur	x8, [x29, #-16]
  40dedc:	ldur	w9, [x29, #-20]
  40dee0:	subs	w9, w9, #0x1
  40dee4:	ldrb	w1, [x8, w9, sxtw]
  40dee8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40deec:	add	x0, x0, #0x625
  40def0:	bl	40536c <sqrt@plt+0x36ac>
  40def4:	cmp	w0, #0x0
  40def8:	cset	w9, ne  // ne = any
  40defc:	str	w9, [sp, #68]
  40df00:	ldr	w8, [sp, #68]
  40df04:	tbnz	w8, #0, 40df0c <sqrt@plt+0xc24c>
  40df08:	b	40df1c <sqrt@plt+0xc25c>
  40df0c:	ldur	w8, [x29, #-20]
  40df10:	subs	w8, w8, #0x1
  40df14:	stur	w8, [x29, #-20]
  40df18:	b	40dec0 <sqrt@plt+0xc200>
  40df1c:	sub	x0, x29, #0x28
  40df20:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  40df24:	stur	wzr, [x29, #-44]
  40df28:	ldur	w8, [x29, #-44]
  40df2c:	ldur	w9, [x29, #-20]
  40df30:	cmp	w8, w9
  40df34:	b.ge	40df9c <sqrt@plt+0xc2dc>  // b.tcont
  40df38:	ldur	x8, [x29, #-16]
  40df3c:	ldursw	x9, [x29, #-44]
  40df40:	ldrb	w10, [x8, x9]
  40df44:	cmp	w10, #0xa
  40df48:	b.ne	40df58 <sqrt@plt+0xc298>  // b.any
  40df4c:	mov	w8, #0x20                  	// #32
  40df50:	str	w8, [sp, #64]
  40df54:	b	40df6c <sqrt@plt+0xc2ac>
  40df58:	ldur	x8, [x29, #-16]
  40df5c:	ldursw	x9, [x29, #-44]
  40df60:	add	x8, x8, x9
  40df64:	ldrb	w10, [x8]
  40df68:	str	w10, [sp, #64]
  40df6c:	ldr	w8, [sp, #64]
  40df70:	sub	x0, x29, #0x28
  40df74:	mov	w1, w8
  40df78:	bl	405198 <sqrt@plt+0x34d8>
  40df7c:	b	40df80 <sqrt@plt+0xc2c0>
  40df80:	ldur	w8, [x29, #-44]
  40df84:	add	w8, w8, #0x1
  40df88:	stur	w8, [x29, #-44]
  40df8c:	b	40df28 <sqrt@plt+0xc268>
  40df90:	stur	x0, [x29, #-56]
  40df94:	stur	w1, [x29, #-60]
  40df98:	b	40e238 <sqrt@plt+0xc578>
  40df9c:	sub	x0, x29, #0x28
  40dfa0:	mov	w8, wzr
  40dfa4:	mov	w1, w8
  40dfa8:	bl	405198 <sqrt@plt+0x34d8>
  40dfac:	b	40dfb0 <sqrt@plt+0xc2f0>
  40dfb0:	bl	40e248 <sqrt@plt+0xc588>
  40dfb4:	b	40dfb8 <sqrt@plt+0xc2f8>
  40dfb8:	sub	x0, x29, #0x28
  40dfbc:	bl	4050d0 <sqrt@plt+0x3410>
  40dfc0:	str	x0, [sp, #56]
  40dfc4:	b	40dfc8 <sqrt@plt+0xc308>
  40dfc8:	sub	x0, x29, #0x80
  40dfcc:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  40dfd0:	add	x1, x1, #0xb58
  40dfd4:	ldr	x2, [sp, #56]
  40dfd8:	bl	419064 <sqrt@plt+0x173a4>
  40dfdc:	b	40dfe0 <sqrt@plt+0xc320>
  40dfe0:	sub	x0, x29, #0x88
  40dfe4:	bl	409cd0 <sqrt@plt+0x8010>
  40dfe8:	b	40dfec <sqrt@plt+0xc32c>
  40dfec:	sub	x0, x29, #0x80
  40dff0:	sub	x1, x29, #0x90
  40dff4:	sub	x2, x29, #0x94
  40dff8:	sub	x3, x29, #0x88
  40dffc:	bl	4191a4 <sqrt@plt+0x174e4>
  40e000:	str	w0, [sp, #52]
  40e004:	b	40e008 <sqrt@plt+0xc348>
  40e008:	ldr	w8, [sp, #52]
  40e00c:	cbnz	w8, 40e06c <sqrt@plt+0xc3ac>
  40e010:	sub	x0, x29, #0x28
  40e014:	bl	4050d0 <sqrt@plt+0x3410>
  40e018:	str	x0, [sp, #40]
  40e01c:	b	40e020 <sqrt@plt+0xc360>
  40e020:	add	x0, sp, #0x88
  40e024:	ldr	x1, [sp, #40]
  40e028:	bl	419b9c <sqrt@plt+0x17edc>
  40e02c:	b	40e030 <sqrt@plt+0xc370>
  40e030:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40e034:	add	x0, x0, #0xc38
  40e038:	add	x1, sp, #0x88
  40e03c:	ldr	x2, [sp, #72]
  40e040:	ldr	x3, [sp, #72]
  40e044:	bl	419f74 <sqrt@plt+0x182b4>
  40e048:	b	40e04c <sqrt@plt+0xc38c>
  40e04c:	mov	x8, xzr
  40e050:	stur	x8, [x29, #-8]
  40e054:	mov	w9, #0x1                   	// #1
  40e058:	str	w9, [sp, #132]
  40e05c:	b	40e20c <sqrt@plt+0xc54c>
  40e060:	stur	x0, [x29, #-56]
  40e064:	stur	w1, [x29, #-60]
  40e068:	b	40e230 <sqrt@plt+0xc570>
  40e06c:	ldur	x8, [x29, #-144]
  40e070:	ldursw	x9, [x29, #-148]
  40e074:	add	x8, x8, x9
  40e078:	str	x8, [sp, #120]
  40e07c:	ldur	x8, [x29, #-144]
  40e080:	ldr	x9, [sp, #120]
  40e084:	cmp	x8, x9
  40e088:	b.cs	40e0e8 <sqrt@plt+0xc428>  // b.hs, b.nlast
  40e08c:	ldur	x8, [x29, #-144]
  40e090:	ldrb	w9, [x8]
  40e094:	cmp	w9, #0x25
  40e098:	b.ne	40e0a0 <sqrt@plt+0xc3e0>  // b.any
  40e09c:	b	40e0e8 <sqrt@plt+0xc428>
  40e0a0:	ldur	x8, [x29, #-144]
  40e0a4:	ldr	x9, [sp, #120]
  40e0a8:	mov	w10, #0x0                   	// #0
  40e0ac:	cmp	x8, x9
  40e0b0:	str	w10, [sp, #36]
  40e0b4:	b.cs	40e0d4 <sqrt@plt+0xc414>  // b.hs, b.nlast
  40e0b8:	ldur	x8, [x29, #-144]
  40e0bc:	add	x9, x8, #0x1
  40e0c0:	stur	x9, [x29, #-144]
  40e0c4:	ldrb	w10, [x8]
  40e0c8:	cmp	w10, #0xa
  40e0cc:	cset	w10, ne  // ne = any
  40e0d0:	str	w10, [sp, #36]
  40e0d4:	ldr	w8, [sp, #36]
  40e0d8:	tbnz	w8, #0, 40e0e0 <sqrt@plt+0xc420>
  40e0dc:	b	40e0e4 <sqrt@plt+0xc424>
  40e0e0:	b	40e0a0 <sqrt@plt+0xc3e0>
  40e0e4:	b	40e07c <sqrt@plt+0xc3bc>
  40e0e8:	ldur	x8, [x29, #-144]
  40e0ec:	ldr	x9, [sp, #120]
  40e0f0:	cmp	x8, x9
  40e0f4:	b.cc	40e148 <sqrt@plt+0xc488>  // b.lo, b.ul, b.last
  40e0f8:	sub	x0, x29, #0x28
  40e0fc:	bl	4050d0 <sqrt@plt+0x3410>
  40e100:	str	x0, [sp, #24]
  40e104:	b	40e108 <sqrt@plt+0xc448>
  40e108:	add	x0, sp, #0x68
  40e10c:	ldr	x1, [sp, #24]
  40e110:	bl	419b9c <sqrt@plt+0x17edc>
  40e114:	b	40e118 <sqrt@plt+0xc458>
  40e118:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40e11c:	add	x0, x0, #0xc4c
  40e120:	add	x1, sp, #0x68
  40e124:	ldr	x2, [sp, #72]
  40e128:	ldr	x3, [sp, #72]
  40e12c:	bl	419f74 <sqrt@plt+0x182b4>
  40e130:	b	40e134 <sqrt@plt+0xc474>
  40e134:	mov	x8, xzr
  40e138:	stur	x8, [x29, #-8]
  40e13c:	mov	w9, #0x1                   	// #1
  40e140:	str	w9, [sp, #132]
  40e144:	b	40e20c <sqrt@plt+0xc54c>
  40e148:	mov	x0, #0x1a0                 	// #416
  40e14c:	bl	41a7a0 <_Znwm@@Base>
  40e150:	str	x0, [sp, #16]
  40e154:	b	40e158 <sqrt@plt+0xc498>
  40e158:	ldur	x1, [x29, #-144]
  40e15c:	ldr	x8, [sp, #120]
  40e160:	ldur	x9, [x29, #-144]
  40e164:	subs	x8, x8, x9
  40e168:	ldr	x0, [sp, #16]
  40e16c:	mov	w2, w8
  40e170:	sub	x3, x29, #0x88
  40e174:	bl	405390 <sqrt@plt+0x36d0>
  40e178:	b	40e17c <sqrt@plt+0xc4bc>
  40e17c:	ldr	x8, [sp, #16]
  40e180:	str	x8, [sp, #96]
  40e184:	sub	x0, x29, #0x80
  40e188:	sub	x1, x29, #0x90
  40e18c:	sub	x2, x29, #0x94
  40e190:	sub	x3, x29, #0x88
  40e194:	bl	4191a4 <sqrt@plt+0x174e4>
  40e198:	str	w0, [sp, #12]
  40e19c:	b	40e1a0 <sqrt@plt+0xc4e0>
  40e1a0:	ldr	w8, [sp, #12]
  40e1a4:	cbz	w8, 40e1fc <sqrt@plt+0xc53c>
  40e1a8:	sub	x0, x29, #0x28
  40e1ac:	bl	4050d0 <sqrt@plt+0x3410>
  40e1b0:	str	x0, [sp]
  40e1b4:	b	40e1b8 <sqrt@plt+0xc4f8>
  40e1b8:	add	x0, sp, #0x50
  40e1bc:	ldr	x1, [sp]
  40e1c0:	bl	419b9c <sqrt@plt+0x17edc>
  40e1c4:	b	40e1c8 <sqrt@plt+0xc508>
  40e1c8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40e1cc:	add	x0, x0, #0xc88
  40e1d0:	add	x1, sp, #0x50
  40e1d4:	ldr	x2, [sp, #72]
  40e1d8:	ldr	x3, [sp, #72]
  40e1dc:	bl	41a020 <sqrt@plt+0x18360>
  40e1e0:	b	40e1e4 <sqrt@plt+0xc524>
  40e1e4:	b	40e1fc <sqrt@plt+0xc53c>
  40e1e8:	stur	x0, [x29, #-56]
  40e1ec:	stur	w1, [x29, #-60]
  40e1f0:	ldr	x0, [sp, #16]
  40e1f4:	bl	41a878 <_ZdlPv@@Base>
  40e1f8:	b	40e230 <sqrt@plt+0xc570>
  40e1fc:	ldr	x8, [sp, #96]
  40e200:	stur	x8, [x29, #-8]
  40e204:	mov	w9, #0x1                   	// #1
  40e208:	str	w9, [sp, #132]
  40e20c:	sub	x0, x29, #0x80
  40e210:	bl	41912c <sqrt@plt+0x1746c>
  40e214:	sub	x0, x29, #0x28
  40e218:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40e21c:	ldur	x0, [x29, #-8]
  40e220:	ldr	x28, [sp, #320]
  40e224:	ldp	x29, x30, [sp, #304]
  40e228:	add	sp, sp, #0x150
  40e22c:	ret
  40e230:	sub	x0, x29, #0x80
  40e234:	bl	41912c <sqrt@plt+0x1746c>
  40e238:	sub	x0, x29, #0x28
  40e23c:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  40e240:	ldur	x0, [x29, #-56]
  40e244:	bl	401c40 <_Unwind_Resume@plt>
  40e248:	sub	sp, sp, #0x20
  40e24c:	stp	x29, x30, [sp, #16]
  40e250:	add	x29, sp, #0x10
  40e254:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  40e258:	add	x8, x8, #0x73c
  40e25c:	ldr	w9, [x8]
  40e260:	cbz	w9, 40e2d0 <sqrt@plt+0xc610>
  40e264:	adrp	x8, 435000 <stderr@@GLIBC_2.17+0x2748>
  40e268:	add	x8, x8, #0xbb0
  40e26c:	ldr	w9, [x8]
  40e270:	cbnz	w9, 40e2d0 <sqrt@plt+0xc610>
  40e274:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40e278:	add	x0, x0, #0xca2
  40e27c:	bl	401c10 <getenv@plt>
  40e280:	str	x0, [sp, #8]
  40e284:	ldr	x8, [sp, #8]
  40e288:	cbz	x8, 40e2a8 <sqrt@plt+0xc5e8>
  40e28c:	ldr	x1, [sp, #8]
  40e290:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40e294:	add	x0, x0, #0xb58
  40e298:	mov	w8, wzr
  40e29c:	mov	w2, w8
  40e2a0:	bl	418ee4 <sqrt@plt+0x17224>
  40e2a4:	b	40e2c0 <sqrt@plt+0xc600>
  40e2a8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  40e2ac:	add	x0, x0, #0xb58
  40e2b0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40e2b4:	add	x1, x1, #0xca8
  40e2b8:	mov	w2, #0x1                   	// #1
  40e2bc:	bl	418ee4 <sqrt@plt+0x17224>
  40e2c0:	mov	w8, #0x1                   	// #1
  40e2c4:	adrp	x9, 435000 <stderr@@GLIBC_2.17+0x2748>
  40e2c8:	add	x9, x9, #0xbb0
  40e2cc:	str	w8, [x9]
  40e2d0:	ldp	x29, x30, [sp, #16]
  40e2d4:	add	sp, sp, #0x20
  40e2d8:	ret
  40e2dc:	str	x30, [sp, #-16]!
  40e2e0:	bl	401930 <__cxa_begin_catch@plt>
  40e2e4:	bl	4018e0 <_ZSt9terminatev@plt>
  40e2e8:	sub	sp, sp, #0x30
  40e2ec:	stp	x29, x30, [sp, #32]
  40e2f0:	add	x29, sp, #0x20
  40e2f4:	stur	x0, [x29, #-8]
  40e2f8:	stur	w1, [x29, #-12]
  40e2fc:	ldur	x8, [x29, #-8]
  40e300:	ldur	w9, [x29, #-12]
  40e304:	cmp	w9, #0x0
  40e308:	cset	w9, lt  // lt = tstop
  40e30c:	mov	w10, #0x0                   	// #0
  40e310:	str	x8, [sp, #8]
  40e314:	str	w10, [sp, #4]
  40e318:	tbnz	w9, #0, 40e334 <sqrt@plt+0xc674>
  40e31c:	ldur	w8, [x29, #-12]
  40e320:	ldr	x9, [sp, #8]
  40e324:	ldr	w10, [x9, #8]
  40e328:	cmp	w8, w10
  40e32c:	cset	w8, lt  // lt = tstop
  40e330:	str	w8, [sp, #4]
  40e334:	ldr	w8, [sp, #4]
  40e338:	and	w0, w8, #0x1
  40e33c:	mov	w1, #0x68                  	// #104
  40e340:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40e344:	add	x2, x2, #0x4c1
  40e348:	bl	4052f0 <sqrt@plt+0x3630>
  40e34c:	ldr	x9, [sp, #8]
  40e350:	ldr	x10, [x9]
  40e354:	ldursw	x11, [x29, #-12]
  40e358:	ldrb	w0, [x10, x11]
  40e35c:	ldp	x29, x30, [sp, #32]
  40e360:	add	sp, sp, #0x30
  40e364:	ret
  40e368:	sub	sp, sp, #0x10
  40e36c:	str	x0, [sp, #8]
  40e370:	ldr	x8, [sp, #8]
  40e374:	ldr	w0, [x8]
  40e378:	add	sp, sp, #0x10
  40e37c:	ret
  40e380:	sub	sp, sp, #0x10
  40e384:	str	x0, [sp, #8]
  40e388:	ldr	x8, [sp, #8]
  40e38c:	ldr	w0, [x8, #12]
  40e390:	add	sp, sp, #0x10
  40e394:	ret
  40e398:	sub	sp, sp, #0x10
  40e39c:	str	x0, [sp, #8]
  40e3a0:	ldr	x8, [sp, #8]
  40e3a4:	ldr	w9, [x8]
  40e3a8:	cmp	w9, #0x4
  40e3ac:	cset	w9, eq  // eq = none
  40e3b0:	and	w0, w9, #0x1
  40e3b4:	add	sp, sp, #0x10
  40e3b8:	ret
  40e3bc:	sub	sp, sp, #0x10
  40e3c0:	str	x0, [sp, #8]
  40e3c4:	ldr	x8, [sp, #8]
  40e3c8:	ldr	w0, [x8, #32]
  40e3cc:	add	sp, sp, #0x10
  40e3d0:	ret
  40e3d4:	sub	sp, sp, #0x30
  40e3d8:	stp	x29, x30, [sp, #32]
  40e3dc:	add	x29, sp, #0x20
  40e3e0:	str	x0, [sp, #16]
  40e3e4:	str	x1, [sp, #8]
  40e3e8:	ldr	x8, [sp, #16]
  40e3ec:	ldr	x8, [x8]
  40e3f0:	ldr	x9, [sp, #8]
  40e3f4:	cmp	x8, x9
  40e3f8:	b.cc	40e404 <sqrt@plt+0xc744>  // b.lo, b.ul, b.last
  40e3fc:	stur	wzr, [x29, #-4]
  40e400:	b	40e4d0 <sqrt@plt+0xc810>
  40e404:	ldr	x8, [sp, #16]
  40e408:	ldr	x9, [x8]
  40e40c:	add	x10, x9, #0x1
  40e410:	str	x10, [x8]
  40e414:	ldrb	w11, [x9]
  40e418:	strb	w11, [sp, #7]
  40e41c:	ldrb	w11, [sp, #7]
  40e420:	cmp	w11, #0x5c
  40e424:	b.ne	40e4c8 <sqrt@plt+0xc808>  // b.any
  40e428:	ldr	x8, [sp, #16]
  40e42c:	ldr	x8, [x8]
  40e430:	ldr	x9, [sp, #8]
  40e434:	cmp	x8, x9
  40e438:	b.cs	40e4c8 <sqrt@plt+0xc808>  // b.hs, b.nlast
  40e43c:	ldr	x8, [sp, #16]
  40e440:	ldr	x8, [x8]
  40e444:	ldrb	w9, [x8]
  40e448:	cmp	w9, #0x28
  40e44c:	str	w9, [sp]
  40e450:	b.eq	40e49c <sqrt@plt+0xc7dc>  // b.none
  40e454:	b	40e458 <sqrt@plt+0xc798>
  40e458:	ldr	w8, [sp]
  40e45c:	cmp	w8, #0x2a
  40e460:	b.eq	40e4ac <sqrt@plt+0xc7ec>  // b.none
  40e464:	b	40e468 <sqrt@plt+0xc7a8>
  40e468:	ldr	w8, [sp]
  40e46c:	cmp	w8, #0x5b
  40e470:	b.eq	40e49c <sqrt@plt+0xc7dc>  // b.none
  40e474:	b	40e478 <sqrt@plt+0xc7b8>
  40e478:	ldr	w8, [sp]
  40e47c:	cmp	w8, #0x66
  40e480:	b.eq	40e4ac <sqrt@plt+0xc7ec>  // b.none
  40e484:	b	40e488 <sqrt@plt+0xc7c8>
  40e488:	ldr	x8, [sp, #16]
  40e48c:	ldr	x9, [x8]
  40e490:	add	x9, x9, #0x1
  40e494:	str	x9, [x8]
  40e498:	b	40e4c8 <sqrt@plt+0xc808>
  40e49c:	ldr	x0, [sp, #16]
  40e4a0:	ldr	x1, [sp, #8]
  40e4a4:	bl	40e4e0 <sqrt@plt+0xc820>
  40e4a8:	b	40e4c8 <sqrt@plt+0xc808>
  40e4ac:	ldr	x8, [sp, #16]
  40e4b0:	ldr	x9, [x8]
  40e4b4:	add	x9, x9, #0x1
  40e4b8:	str	x9, [x8]
  40e4bc:	ldr	x0, [sp, #16]
  40e4c0:	ldr	x1, [sp, #8]
  40e4c4:	bl	40e4e0 <sqrt@plt+0xc820>
  40e4c8:	mov	w8, #0x1                   	// #1
  40e4cc:	stur	w8, [x29, #-4]
  40e4d0:	ldur	w0, [x29, #-4]
  40e4d4:	ldp	x29, x30, [sp, #32]
  40e4d8:	add	sp, sp, #0x30
  40e4dc:	ret
  40e4e0:	sub	sp, sp, #0x20
  40e4e4:	str	x0, [sp, #24]
  40e4e8:	str	x1, [sp, #16]
  40e4ec:	ldr	x8, [sp, #24]
  40e4f0:	ldr	x8, [x8]
  40e4f4:	ldr	x9, [sp, #16]
  40e4f8:	cmp	x8, x9
  40e4fc:	b.cs	40e5b8 <sqrt@plt+0xc8f8>  // b.hs, b.nlast
  40e500:	ldr	x8, [sp, #24]
  40e504:	ldr	x9, [x8]
  40e508:	add	x10, x9, #0x1
  40e50c:	str	x10, [x8]
  40e510:	ldrb	w11, [x9]
  40e514:	cmp	w11, #0x28
  40e518:	str	w11, [sp, #12]
  40e51c:	b.eq	40e534 <sqrt@plt+0xc874>  // b.none
  40e520:	b	40e524 <sqrt@plt+0xc864>
  40e524:	ldr	w8, [sp, #12]
  40e528:	cmp	w8, #0x5b
  40e52c:	b.eq	40e580 <sqrt@plt+0xc8c0>  // b.none
  40e530:	b	40e5b8 <sqrt@plt+0xc8f8>
  40e534:	ldr	x8, [sp, #24]
  40e538:	ldr	x8, [x8]
  40e53c:	ldr	x9, [sp, #16]
  40e540:	cmp	x8, x9
  40e544:	b.cs	40e57c <sqrt@plt+0xc8bc>  // b.hs, b.nlast
  40e548:	ldr	x8, [sp, #24]
  40e54c:	ldr	x9, [x8]
  40e550:	add	x9, x9, #0x1
  40e554:	str	x9, [x8]
  40e558:	ldr	x8, [sp, #24]
  40e55c:	ldr	x8, [x8]
  40e560:	ldr	x9, [sp, #16]
  40e564:	cmp	x8, x9
  40e568:	b.cs	40e57c <sqrt@plt+0xc8bc>  // b.hs, b.nlast
  40e56c:	ldr	x8, [sp, #24]
  40e570:	ldr	x9, [x8]
  40e574:	add	x9, x9, #0x1
  40e578:	str	x9, [x8]
  40e57c:	b	40e5b8 <sqrt@plt+0xc8f8>
  40e580:	ldr	x8, [sp, #24]
  40e584:	ldr	x8, [x8]
  40e588:	ldr	x9, [sp, #16]
  40e58c:	cmp	x8, x9
  40e590:	b.cs	40e5b8 <sqrt@plt+0xc8f8>  // b.hs, b.nlast
  40e594:	ldr	x8, [sp, #24]
  40e598:	ldr	x9, [x8]
  40e59c:	add	x10, x9, #0x1
  40e5a0:	str	x10, [x8]
  40e5a4:	ldrb	w11, [x9]
  40e5a8:	cmp	w11, #0x5d
  40e5ac:	b.ne	40e5b4 <sqrt@plt+0xc8f4>  // b.any
  40e5b0:	b	40e5b8 <sqrt@plt+0xc8f8>
  40e5b4:	b	40e580 <sqrt@plt+0xc8c0>
  40e5b8:	add	sp, sp, #0x20
  40e5bc:	ret
  40e5c0:	sub	sp, sp, #0x10
  40e5c4:	mov	x8, xzr
  40e5c8:	str	x0, [sp, #8]
  40e5cc:	ldr	x9, [sp, #8]
  40e5d0:	str	wzr, [x9]
  40e5d4:	str	x8, [x9, #8]
  40e5d8:	str	x8, [x9, #16]
  40e5dc:	add	sp, sp, #0x10
  40e5e0:	ret
  40e5e4:	sub	sp, sp, #0x40
  40e5e8:	stp	x29, x30, [sp, #48]
  40e5ec:	add	x29, sp, #0x30
  40e5f0:	stur	x0, [x29, #-8]
  40e5f4:	stur	w1, [x29, #-12]
  40e5f8:	str	x2, [sp, #24]
  40e5fc:	str	x3, [sp, #16]
  40e600:	ldur	x8, [x29, #-8]
  40e604:	ldr	x9, [sp, #16]
  40e608:	mov	w10, #0x1                   	// #1
  40e60c:	str	x8, [sp, #8]
  40e610:	str	w10, [sp, #4]
  40e614:	cbz	x9, 40e63c <sqrt@plt+0xc97c>
  40e618:	ldur	w8, [x29, #-12]
  40e61c:	mov	w9, #0x1                   	// #1
  40e620:	cmp	w8, #0x1
  40e624:	str	w9, [sp, #4]
  40e628:	b.eq	40e63c <sqrt@plt+0xc97c>  // b.none
  40e62c:	ldur	w8, [x29, #-12]
  40e630:	cmp	w8, #0x2
  40e634:	cset	w8, eq  // eq = none
  40e638:	str	w8, [sp, #4]
  40e63c:	ldr	w8, [sp, #4]
  40e640:	and	w0, w8, #0x1
  40e644:	mov	w1, #0x57                  	// #87
  40e648:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40e64c:	add	x2, x2, #0xcbd
  40e650:	bl	4052f0 <sqrt@plt+0x3630>
  40e654:	ldur	w8, [x29, #-12]
  40e658:	ldr	x9, [sp, #8]
  40e65c:	str	w8, [x9]
  40e660:	ldr	x10, [sp, #24]
  40e664:	str	x10, [x9, #8]
  40e668:	ldr	x10, [sp, #16]
  40e66c:	str	x10, [x9, #16]
  40e670:	ldp	x29, x30, [sp, #48]
  40e674:	add	sp, sp, #0x40
  40e678:	ret
  40e67c:	sub	sp, sp, #0x40
  40e680:	stp	x29, x30, [sp, #48]
  40e684:	add	x29, sp, #0x30
  40e688:	stur	x0, [x29, #-8]
  40e68c:	stur	x1, [x29, #-16]
  40e690:	str	x2, [sp, #24]
  40e694:	str	x3, [sp, #16]
  40e698:	ldur	x8, [x29, #-8]
  40e69c:	ldr	x9, [x8, #8]
  40e6a0:	str	x8, [sp, #8]
  40e6a4:	cbz	x9, 40e6bc <sqrt@plt+0xc9fc>
  40e6a8:	ldr	x8, [sp, #8]
  40e6ac:	ldr	x1, [x8, #8]
  40e6b0:	ldr	x0, [sp, #16]
  40e6b4:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  40e6b8:	b	40e73c <sqrt@plt+0xca7c>
  40e6bc:	ldr	x8, [sp, #8]
  40e6c0:	ldr	w9, [x8]
  40e6c4:	cmp	w9, #0x1
  40e6c8:	b.eq	40e6dc <sqrt@plt+0xca1c>  // b.none
  40e6cc:	ldr	x8, [sp, #8]
  40e6d0:	ldr	w9, [x8]
  40e6d4:	cmp	w9, #0x2
  40e6d8:	b.ne	40e73c <sqrt@plt+0xca7c>  // b.any
  40e6dc:	ldur	x8, [x29, #-16]
  40e6e0:	ldr	x9, [sp, #24]
  40e6e4:	cmp	x8, x9
  40e6e8:	b.cs	40e73c <sqrt@plt+0xca7c>  // b.hs, b.nlast
  40e6ec:	ldur	x8, [x29, #-16]
  40e6f0:	ldrb	w1, [x8]
  40e6f4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40e6f8:	add	x0, x0, #0x125
  40e6fc:	bl	40536c <sqrt@plt+0x36ac>
  40e700:	cbz	w0, 40e72c <sqrt@plt+0xca6c>
  40e704:	ldur	x8, [x29, #-16]
  40e708:	ldrb	w1, [x8]
  40e70c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40e710:	add	x0, x0, #0xf1d
  40e714:	bl	405348 <sqrt@plt+0x3688>
  40e718:	ldr	x8, [sp, #16]
  40e71c:	str	w0, [sp, #4]
  40e720:	mov	x0, x8
  40e724:	ldr	w1, [sp, #4]
  40e728:	bl	405198 <sqrt@plt+0x34d8>
  40e72c:	ldur	x8, [x29, #-16]
  40e730:	add	x8, x8, #0x1
  40e734:	stur	x8, [x29, #-16]
  40e738:	b	40e6dc <sqrt@plt+0xca1c>
  40e73c:	ldp	x29, x30, [sp, #48]
  40e740:	add	sp, sp, #0x40
  40e744:	ret
  40e748:	sub	sp, sp, #0x40
  40e74c:	stp	x29, x30, [sp, #48]
  40e750:	add	x29, sp, #0x30
  40e754:	stur	x0, [x29, #-16]
  40e758:	str	x1, [sp, #24]
  40e75c:	str	x2, [sp, #16]
  40e760:	ldur	x8, [x29, #-16]
  40e764:	ldr	x9, [x8, #8]
  40e768:	str	x8, [sp, #8]
  40e76c:	cbz	x9, 40e790 <sqrt@plt+0xcad0>
  40e770:	ldr	x8, [sp, #8]
  40e774:	ldr	x9, [x8, #8]
  40e778:	ldrb	w10, [x9]
  40e77c:	cmp	w10, #0x0
  40e780:	cset	w10, ne  // ne = any
  40e784:	and	w10, w10, #0x1
  40e788:	stur	w10, [x29, #-4]
  40e78c:	b	40e800 <sqrt@plt+0xcb40>
  40e790:	ldr	x8, [sp, #8]
  40e794:	ldr	w9, [x8]
  40e798:	cmp	w9, #0x1
  40e79c:	b.eq	40e7b8 <sqrt@plt+0xcaf8>  // b.none
  40e7a0:	ldr	x8, [sp, #8]
  40e7a4:	ldr	w9, [x8]
  40e7a8:	cmp	w9, #0x2
  40e7ac:	b.eq	40e7b8 <sqrt@plt+0xcaf8>  // b.none
  40e7b0:	stur	wzr, [x29, #-4]
  40e7b4:	b	40e800 <sqrt@plt+0xcb40>
  40e7b8:	ldr	x8, [sp, #24]
  40e7bc:	ldr	x9, [sp, #16]
  40e7c0:	cmp	x8, x9
  40e7c4:	b.cs	40e7fc <sqrt@plt+0xcb3c>  // b.hs, b.nlast
  40e7c8:	ldr	x8, [sp, #24]
  40e7cc:	ldrb	w1, [x8]
  40e7d0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40e7d4:	add	x0, x0, #0x125
  40e7d8:	bl	40536c <sqrt@plt+0x36ac>
  40e7dc:	cbz	w0, 40e7ec <sqrt@plt+0xcb2c>
  40e7e0:	mov	w8, #0x1                   	// #1
  40e7e4:	stur	w8, [x29, #-4]
  40e7e8:	b	40e800 <sqrt@plt+0xcb40>
  40e7ec:	ldr	x8, [sp, #24]
  40e7f0:	add	x8, x8, #0x1
  40e7f4:	str	x8, [sp, #24]
  40e7f8:	b	40e7b8 <sqrt@plt+0xcaf8>
  40e7fc:	stur	wzr, [x29, #-4]
  40e800:	ldur	w0, [x29, #-4]
  40e804:	ldp	x29, x30, [sp, #48]
  40e808:	add	sp, sp, #0x40
  40e80c:	ret
  40e810:	sub	sp, sp, #0x40
  40e814:	stp	x29, x30, [sp, #48]
  40e818:	add	x29, sp, #0x30
  40e81c:	stur	x0, [x29, #-8]
  40e820:	stur	x1, [x29, #-16]
  40e824:	str	x2, [sp, #24]
  40e828:	str	x3, [sp, #16]
  40e82c:	ldur	x8, [x29, #-8]
  40e830:	ldr	w9, [x8]
  40e834:	cmp	w9, #0x1
  40e838:	str	x8, [sp, #8]
  40e83c:	b.eq	40e870 <sqrt@plt+0xcbb0>  // b.none
  40e840:	ldur	x8, [x29, #-16]
  40e844:	ldr	x9, [sp, #24]
  40e848:	cmp	x8, x9
  40e84c:	b.cs	40e86c <sqrt@plt+0xcbac>  // b.hs, b.nlast
  40e850:	ldur	x8, [x29, #-16]
  40e854:	add	x9, x8, #0x1
  40e858:	stur	x9, [x29, #-16]
  40e85c:	ldrb	w1, [x8]
  40e860:	ldr	x0, [sp, #16]
  40e864:	bl	405198 <sqrt@plt+0x34d8>
  40e868:	b	40e840 <sqrt@plt+0xcb80>
  40e86c:	b	40e8d4 <sqrt@plt+0xcc14>
  40e870:	ldr	x8, [sp, #8]
  40e874:	ldr	x9, [x8, #16]
  40e878:	cbz	x9, 40e890 <sqrt@plt+0xcbd0>
  40e87c:	ldr	x8, [sp, #8]
  40e880:	ldr	x1, [x8, #16]
  40e884:	ldr	x0, [sp, #16]
  40e888:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  40e88c:	b	40e8d4 <sqrt@plt+0xcc14>
  40e890:	ldur	x8, [x29, #-16]
  40e894:	ldr	x9, [sp, #24]
  40e898:	cmp	x8, x9
  40e89c:	b.cs	40e8d4 <sqrt@plt+0xcc14>  // b.hs, b.nlast
  40e8a0:	ldur	x8, [x29, #-16]
  40e8a4:	add	x9, x8, #0x1
  40e8a8:	stur	x9, [x29, #-16]
  40e8ac:	ldrb	w1, [x8]
  40e8b0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40e8b4:	add	x0, x0, #0xf1d
  40e8b8:	bl	405348 <sqrt@plt+0x3688>
  40e8bc:	ldr	x8, [sp, #16]
  40e8c0:	str	w0, [sp, #4]
  40e8c4:	mov	x0, x8
  40e8c8:	ldr	w1, [sp, #4]
  40e8cc:	bl	405198 <sqrt@plt+0x34d8>
  40e8d0:	b	40e890 <sqrt@plt+0xcbd0>
  40e8d4:	ldp	x29, x30, [sp, #48]
  40e8d8:	add	sp, sp, #0x40
  40e8dc:	ret
  40e8e0:	sub	sp, sp, #0x40
  40e8e4:	stp	x29, x30, [sp, #48]
  40e8e8:	add	x29, sp, #0x30
  40e8ec:	stur	x0, [x29, #-8]
  40e8f0:	stur	x1, [x29, #-16]
  40e8f4:	str	x2, [sp, #24]
  40e8f8:	str	x3, [sp, #16]
  40e8fc:	ldur	x8, [x29, #-8]
  40e900:	ldr	w9, [x8]
  40e904:	cmp	w9, #0x2
  40e908:	str	x8, [sp, #8]
  40e90c:	b.eq	40e940 <sqrt@plt+0xcc80>  // b.none
  40e910:	ldur	x8, [x29, #-16]
  40e914:	ldr	x9, [sp, #24]
  40e918:	cmp	x8, x9
  40e91c:	b.cs	40e93c <sqrt@plt+0xcc7c>  // b.hs, b.nlast
  40e920:	ldur	x8, [x29, #-16]
  40e924:	add	x9, x8, #0x1
  40e928:	stur	x9, [x29, #-16]
  40e92c:	ldrb	w1, [x8]
  40e930:	ldr	x0, [sp, #16]
  40e934:	bl	405198 <sqrt@plt+0x34d8>
  40e938:	b	40e910 <sqrt@plt+0xcc50>
  40e93c:	b	40e9a4 <sqrt@plt+0xcce4>
  40e940:	ldr	x8, [sp, #8]
  40e944:	ldr	x9, [x8, #16]
  40e948:	cbz	x9, 40e960 <sqrt@plt+0xcca0>
  40e94c:	ldr	x8, [sp, #8]
  40e950:	ldr	x1, [x8, #16]
  40e954:	ldr	x0, [sp, #16]
  40e958:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  40e95c:	b	40e9a4 <sqrt@plt+0xcce4>
  40e960:	ldur	x8, [x29, #-16]
  40e964:	ldr	x9, [sp, #24]
  40e968:	cmp	x8, x9
  40e96c:	b.cs	40e9a4 <sqrt@plt+0xcce4>  // b.hs, b.nlast
  40e970:	ldur	x8, [x29, #-16]
  40e974:	add	x9, x8, #0x1
  40e978:	stur	x9, [x29, #-16]
  40e97c:	ldrb	w1, [x8]
  40e980:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40e984:	add	x0, x0, #0x1d
  40e988:	bl	405348 <sqrt@plt+0x3688>
  40e98c:	ldr	x8, [sp, #16]
  40e990:	str	w0, [sp, #4]
  40e994:	mov	x0, x8
  40e998:	ldr	w1, [sp, #4]
  40e99c:	bl	405198 <sqrt@plt+0x34d8>
  40e9a0:	b	40e960 <sqrt@plt+0xcca0>
  40e9a4:	ldp	x29, x30, [sp, #48]
  40e9a8:	add	sp, sp, #0x40
  40e9ac:	ret
  40e9b0:	sub	sp, sp, #0x20
  40e9b4:	stp	x29, x30, [sp, #16]
  40e9b8:	add	x29, sp, #0x10
  40e9bc:	mov	x8, xzr
  40e9c0:	adrp	x9, 40e000 <sqrt@plt+0xc340>
  40e9c4:	add	x9, x9, #0x5c0
  40e9c8:	str	x0, [sp, #8]
  40e9cc:	ldr	x10, [sp, #8]
  40e9d0:	str	x8, [x10]
  40e9d4:	add	x0, x10, #0x8
  40e9d8:	blr	x9
  40e9dc:	ldp	x29, x30, [sp, #16]
  40e9e0:	add	sp, sp, #0x20
  40e9e4:	ret
  40e9e8:	sub	sp, sp, #0x40
  40e9ec:	stp	x29, x30, [sp, #48]
  40e9f0:	add	x29, sp, #0x30
  40e9f4:	mov	w8, #0x3f1                 	// #1009
  40e9f8:	adrp	x9, 435000 <stderr@@GLIBC_2.17+0x2748>
  40e9fc:	add	x9, x9, #0xbc0
  40ea00:	stur	x0, [x29, #-16]
  40ea04:	str	x1, [sp, #24]
  40ea08:	ldur	x0, [x29, #-16]
  40ea0c:	ldr	x10, [sp, #24]
  40ea10:	ldur	x11, [x29, #-16]
  40ea14:	subs	x10, x10, x11
  40ea18:	mov	w1, w10
  40ea1c:	str	w8, [sp, #16]
  40ea20:	str	x9, [sp, #8]
  40ea24:	bl	40ce0c <sqrt@plt+0xb14c>
  40ea28:	ldr	w8, [sp, #16]
  40ea2c:	udiv	w10, w0, w8
  40ea30:	mul	w10, w10, w8
  40ea34:	subs	w10, w0, w10
  40ea38:	str	w10, [sp, #20]
  40ea3c:	ldr	w8, [sp, #20]
  40ea40:	mov	w9, w8
  40ea44:	mov	x10, #0x20                  	// #32
  40ea48:	mul	x9, x10, x9
  40ea4c:	ldr	x10, [sp, #8]
  40ea50:	add	x9, x10, x9
  40ea54:	ldr	x9, [x9]
  40ea58:	cbnz	x9, 40ea60 <sqrt@plt+0xcda0>
  40ea5c:	b	40eb10 <sqrt@plt+0xce50>
  40ea60:	ldr	w8, [sp, #20]
  40ea64:	mov	w9, w8
  40ea68:	mov	x10, #0x20                  	// #32
  40ea6c:	mul	x9, x10, x9
  40ea70:	ldr	x10, [sp, #8]
  40ea74:	add	x9, x10, x9
  40ea78:	ldr	x0, [x9]
  40ea7c:	bl	401900 <strlen@plt>
  40ea80:	ldr	x9, [sp, #24]
  40ea84:	ldur	x10, [x29, #-16]
  40ea88:	subs	x9, x9, x10
  40ea8c:	cmp	x0, x9
  40ea90:	b.ne	40eaec <sqrt@plt+0xce2c>  // b.any
  40ea94:	ldr	w8, [sp, #20]
  40ea98:	mov	w9, w8
  40ea9c:	mov	x10, #0x20                  	// #32
  40eaa0:	mul	x9, x10, x9
  40eaa4:	ldr	x10, [sp, #8]
  40eaa8:	add	x9, x10, x9
  40eaac:	ldr	x0, [x9]
  40eab0:	ldur	x1, [x29, #-16]
  40eab4:	ldr	x9, [sp, #24]
  40eab8:	ldur	x11, [x29, #-16]
  40eabc:	subs	x2, x9, x11
  40eac0:	bl	401990 <memcmp@plt>
  40eac4:	cbnz	w0, 40eaec <sqrt@plt+0xce2c>
  40eac8:	ldr	w8, [sp, #20]
  40eacc:	mov	w9, w8
  40ead0:	mov	x10, #0x20                  	// #32
  40ead4:	mul	x9, x10, x9
  40ead8:	ldr	x10, [sp, #8]
  40eadc:	add	x9, x10, x9
  40eae0:	add	x9, x9, #0x8
  40eae4:	stur	x9, [x29, #-8]
  40eae8:	b	40eb1c <sqrt@plt+0xce5c>
  40eaec:	ldr	w8, [sp, #20]
  40eaf0:	cbnz	w8, 40eb00 <sqrt@plt+0xce40>
  40eaf4:	mov	w8, #0x3f0                 	// #1008
  40eaf8:	str	w8, [sp, #20]
  40eafc:	b	40eb0c <sqrt@plt+0xce4c>
  40eb00:	ldr	w8, [sp, #20]
  40eb04:	subs	w8, w8, #0x1
  40eb08:	str	w8, [sp, #20]
  40eb0c:	b	40ea3c <sqrt@plt+0xcd7c>
  40eb10:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40eb14:	add	x8, x8, #0x9e8
  40eb18:	stur	x8, [x29, #-8]
  40eb1c:	ldur	x0, [x29, #-8]
  40eb20:	ldp	x29, x30, [sp, #48]
  40eb24:	add	sp, sp, #0x40
  40eb28:	ret
  40eb2c:	sub	sp, sp, #0x30
  40eb30:	stp	x29, x30, [sp, #32]
  40eb34:	add	x29, sp, #0x20
  40eb38:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40eb3c:	add	x8, x8, #0x9e8
  40eb40:	mov	w9, wzr
  40eb44:	mov	x10, xzr
  40eb48:	stur	x0, [x29, #-8]
  40eb4c:	str	x8, [sp, #16]
  40eb50:	str	w9, [sp, #12]
  40eb54:	str	x10, [sp]
  40eb58:	bl	40eb88 <sqrt@plt+0xcec8>
  40eb5c:	bl	40ed10 <sqrt@plt+0xd050>
  40eb60:	bl	40f000 <sqrt@plt+0xd340>
  40eb64:	bl	40f2c4 <sqrt@plt+0xd604>
  40eb68:	ldr	x0, [sp, #16]
  40eb6c:	ldr	w1, [sp, #12]
  40eb70:	ldr	x2, [sp]
  40eb74:	ldr	x3, [sp]
  40eb78:	bl	40e5e4 <sqrt@plt+0xc924>
  40eb7c:	ldp	x29, x30, [sp, #32]
  40eb80:	add	sp, sp, #0x30
  40eb84:	ret
  40eb88:	sub	sp, sp, #0x40
  40eb8c:	stp	x29, x30, [sp, #48]
  40eb90:	add	x29, sp, #0x30
  40eb94:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40eb98:	add	x8, x8, #0xcd9
  40eb9c:	stur	x8, [x29, #-8]
  40eba0:	ldur	x8, [x29, #-8]
  40eba4:	ldrb	w9, [x8]
  40eba8:	cbz	w9, 40ec24 <sqrt@plt+0xcf64>
  40ebac:	ldur	x8, [x29, #-8]
  40ebb0:	ldrb	w9, [x8]
  40ebb4:	sub	x8, x29, #0xa
  40ebb8:	sturb	w9, [x29, #-10]
  40ebbc:	mov	w9, #0x0                   	// #0
  40ebc0:	strb	w9, [x8, #1]
  40ebc4:	mov	x0, x8
  40ebc8:	str	x8, [sp, #8]
  40ebcc:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40ebd0:	mov	w1, #0x2                   	// #2
  40ebd4:	mov	x8, xzr
  40ebd8:	mov	x2, x8
  40ebdc:	mov	x3, x8
  40ebe0:	str	x8, [sp]
  40ebe4:	bl	40f4f4 <sqrt@plt+0xd834>
  40ebe8:	ldurb	w1, [x29, #-10]
  40ebec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40ebf0:	add	x0, x0, #0x1d
  40ebf4:	bl	405348 <sqrt@plt+0x3688>
  40ebf8:	sturb	w0, [x29, #-10]
  40ebfc:	ldr	x0, [sp, #8]
  40ec00:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40ec04:	mov	w1, #0x1                   	// #1
  40ec08:	ldr	x2, [sp]
  40ec0c:	ldr	x3, [sp]
  40ec10:	bl	40f4f4 <sqrt@plt+0xd834>
  40ec14:	ldur	x8, [x29, #-8]
  40ec18:	add	x8, x8, #0x1
  40ec1c:	stur	x8, [x29, #-8]
  40ec20:	b	40eba0 <sqrt@plt+0xcee0>
  40ec24:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40ec28:	add	x8, x8, #0xcf4
  40ec2c:	stur	x8, [x29, #-8]
  40ec30:	ldur	x8, [x29, #-8]
  40ec34:	ldrb	w9, [x8]
  40ec38:	cbz	w9, 40ec8c <sqrt@plt+0xcfcc>
  40ec3c:	ldur	x8, [x29, #-8]
  40ec40:	ldrb	w9, [x8]
  40ec44:	sub	x8, x29, #0xc
  40ec48:	sturb	w9, [x29, #-12]
  40ec4c:	mov	w9, #0x0                   	// #0
  40ec50:	strb	w9, [x8, #1]
  40ec54:	mov	x0, x8
  40ec58:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40ec5c:	str	x0, [sp, #24]
  40ec60:	ldr	x0, [sp, #24]
  40ec64:	ldr	x2, [sp, #24]
  40ec68:	mov	w9, wzr
  40ec6c:	mov	w1, w9
  40ec70:	mov	x8, xzr
  40ec74:	mov	x3, x8
  40ec78:	bl	40f4f4 <sqrt@plt+0xd834>
  40ec7c:	ldur	x8, [x29, #-8]
  40ec80:	add	x8, x8, #0x1
  40ec84:	stur	x8, [x29, #-8]
  40ec88:	b	40ec30 <sqrt@plt+0xcf70>
  40ec8c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40ec90:	add	x8, x8, #0xcff
  40ec94:	stur	x8, [x29, #-8]
  40ec98:	ldur	x8, [x29, #-8]
  40ec9c:	ldrb	w9, [x8]
  40eca0:	cbz	w9, 40ece8 <sqrt@plt+0xd028>
  40eca4:	ldur	x8, [x29, #-8]
  40eca8:	ldrb	w9, [x8]
  40ecac:	add	x8, sp, #0x16
  40ecb0:	strb	w9, [sp, #22]
  40ecb4:	mov	w9, #0x0                   	// #0
  40ecb8:	strb	w9, [x8, #1]
  40ecbc:	mov	x0, x8
  40ecc0:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40ecc4:	mov	w1, #0x4                   	// #4
  40ecc8:	mov	x8, xzr
  40eccc:	mov	x2, x8
  40ecd0:	mov	x3, x8
  40ecd4:	bl	40f4f4 <sqrt@plt+0xd834>
  40ecd8:	ldur	x8, [x29, #-8]
  40ecdc:	add	x8, x8, #0x1
  40ece0:	stur	x8, [x29, #-8]
  40ece4:	b	40ec98 <sqrt@plt+0xcfd8>
  40ece8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40ecec:	add	x0, x0, #0xd9a
  40ecf0:	mov	w1, #0x5                   	// #5
  40ecf4:	mov	x8, xzr
  40ecf8:	mov	x2, x8
  40ecfc:	mov	x3, x8
  40ed00:	bl	40f4f4 <sqrt@plt+0xd834>
  40ed04:	ldp	x29, x30, [sp, #48]
  40ed08:	add	sp, sp, #0x40
  40ed0c:	ret
  40ed10:	sub	sp, sp, #0xa0
  40ed14:	stp	x29, x30, [sp, #144]
  40ed18:	add	x29, sp, #0x90
  40ed1c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed20:	add	x8, x8, #0x9fa
  40ed24:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed28:	add	x2, x2, #0xdad
  40ed2c:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed30:	add	x9, x9, #0xd06
  40ed34:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed38:	add	x10, x10, #0xdb4
  40ed3c:	adrp	x11, 41d000 <_ZdlPvm@@Base+0x275c>
  40ed40:	add	x11, x11, #0xb6c
  40ed44:	adrp	x12, 41d000 <_ZdlPvm@@Base+0x275c>
  40ed48:	add	x12, x12, #0xf45
  40ed4c:	adrp	x13, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed50:	add	x13, x13, #0x9a1
  40ed54:	adrp	x14, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed58:	add	x14, x14, #0x320
  40ed5c:	adrp	x15, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed60:	add	x15, x15, #0xd08
  40ed64:	adrp	x16, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed68:	add	x16, x16, #0x9c9
  40ed6c:	adrp	x17, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed70:	add	x17, x17, #0xd0a
  40ed74:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed78:	add	x0, x0, #0xd0c
  40ed7c:	mov	w18, #0x2                   	// #2
  40ed80:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed84:	add	x1, x1, #0xd33
  40ed88:	adrp	x3, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed8c:	add	x3, x3, #0xd0e
  40ed90:	adrp	x4, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed94:	add	x4, x4, #0xd11
  40ed98:	adrp	x5, 41c000 <_ZdlPvm@@Base+0x175c>
  40ed9c:	add	x5, x5, #0xd13
  40eda0:	mov	w6, #0xffffffc0            	// #-64
  40eda4:	stur	x0, [x29, #-8]
  40eda8:	mov	w0, w6
  40edac:	mov	w6, #0xffffffe0            	// #-32
  40edb0:	stur	x1, [x29, #-16]
  40edb4:	mov	w1, w6
  40edb8:	stur	x2, [x29, #-24]
  40edbc:	mov	x2, x8
  40edc0:	stur	x8, [x29, #-32]
  40edc4:	stur	x9, [x29, #-40]
  40edc8:	stur	x10, [x29, #-48]
  40edcc:	stur	x11, [x29, #-56]
  40edd0:	stur	x12, [x29, #-64]
  40edd4:	str	x13, [sp, #72]
  40edd8:	str	x14, [sp, #64]
  40eddc:	str	x15, [sp, #56]
  40ede0:	str	x16, [sp, #48]
  40ede4:	str	x17, [sp, #40]
  40ede8:	str	w18, [sp, #36]
  40edec:	str	x3, [sp, #24]
  40edf0:	str	x4, [sp, #16]
  40edf4:	str	x5, [sp, #8]
  40edf8:	bl	40f660 <sqrt@plt+0xd9a0>
  40edfc:	mov	w0, #0xffffffc1            	// #-63
  40ee00:	mov	w1, #0xffffffe1            	// #-31
  40ee04:	ldur	x2, [x29, #-32]
  40ee08:	bl	40f660 <sqrt@plt+0xd9a0>
  40ee0c:	mov	w0, #0xffffffc2            	// #-62
  40ee10:	mov	w1, #0xffffffe2            	// #-30
  40ee14:	ldur	x2, [x29, #-32]
  40ee18:	bl	40f660 <sqrt@plt+0xd9a0>
  40ee1c:	mov	w0, #0xffffffc3            	// #-61
  40ee20:	mov	w1, #0xffffffe3            	// #-29
  40ee24:	ldur	x2, [x29, #-32]
  40ee28:	bl	40f660 <sqrt@plt+0xd9a0>
  40ee2c:	mov	w0, #0xffffffc4            	// #-60
  40ee30:	mov	w1, #0xffffffe4            	// #-28
  40ee34:	ldur	x2, [x29, #-32]
  40ee38:	bl	40f660 <sqrt@plt+0xd9a0>
  40ee3c:	mov	w0, #0xffffffc5            	// #-59
  40ee40:	mov	w1, #0xffffffe5            	// #-27
  40ee44:	ldur	x2, [x29, #-32]
  40ee48:	bl	40f660 <sqrt@plt+0xd9a0>
  40ee4c:	mov	w0, #0xffffffc6            	// #-58
  40ee50:	mov	w1, #0xffffffe6            	// #-26
  40ee54:	ldur	x2, [x29, #-24]
  40ee58:	bl	40f660 <sqrt@plt+0xd9a0>
  40ee5c:	mov	w0, #0xffffffc7            	// #-57
  40ee60:	mov	w1, #0xffffffe7            	// #-25
  40ee64:	ldur	x2, [x29, #-40]
  40ee68:	bl	40f660 <sqrt@plt+0xd9a0>
  40ee6c:	mov	w0, #0xffffffc8            	// #-56
  40ee70:	mov	w1, #0xffffffe8            	// #-24
  40ee74:	ldur	x2, [x29, #-48]
  40ee78:	bl	40f660 <sqrt@plt+0xd9a0>
  40ee7c:	mov	w0, #0xffffffc9            	// #-55
  40ee80:	mov	w1, #0xffffffe9            	// #-23
  40ee84:	ldur	x2, [x29, #-48]
  40ee88:	bl	40f660 <sqrt@plt+0xd9a0>
  40ee8c:	mov	w0, #0xffffffca            	// #-54
  40ee90:	mov	w1, #0xffffffea            	// #-22
  40ee94:	ldur	x2, [x29, #-48]
  40ee98:	bl	40f660 <sqrt@plt+0xd9a0>
  40ee9c:	mov	w0, #0xffffffcb            	// #-53
  40eea0:	mov	w1, #0xffffffeb            	// #-21
  40eea4:	ldur	x2, [x29, #-48]
  40eea8:	bl	40f660 <sqrt@plt+0xd9a0>
  40eeac:	mov	w0, #0xffffffcc            	// #-52
  40eeb0:	mov	w1, #0xffffffec            	// #-20
  40eeb4:	ldur	x2, [x29, #-56]
  40eeb8:	bl	40f660 <sqrt@plt+0xd9a0>
  40eebc:	mov	w0, #0xffffffcd            	// #-51
  40eec0:	mov	w1, #0xffffffed            	// #-19
  40eec4:	ldur	x2, [x29, #-56]
  40eec8:	bl	40f660 <sqrt@plt+0xd9a0>
  40eecc:	mov	w0, #0xffffffce            	// #-50
  40eed0:	mov	w1, #0xffffffee            	// #-18
  40eed4:	ldur	x2, [x29, #-56]
  40eed8:	bl	40f660 <sqrt@plt+0xd9a0>
  40eedc:	mov	w0, #0xffffffcf            	// #-49
  40eee0:	mov	w1, #0xffffffef            	// #-17
  40eee4:	ldur	x2, [x29, #-56]
  40eee8:	bl	40f660 <sqrt@plt+0xd9a0>
  40eeec:	mov	w0, #0xffffffd0            	// #-48
  40eef0:	mov	w1, #0xfffffff0            	// #-16
  40eef4:	ldur	x2, [x29, #-64]
  40eef8:	bl	40f660 <sqrt@plt+0xd9a0>
  40eefc:	mov	w0, #0xffffffd1            	// #-47
  40ef00:	mov	w1, #0xfffffff1            	// #-15
  40ef04:	ldr	x2, [sp, #72]
  40ef08:	bl	40f660 <sqrt@plt+0xd9a0>
  40ef0c:	mov	w0, #0xffffffd2            	// #-46
  40ef10:	mov	w1, #0xfffffff2            	// #-14
  40ef14:	ldr	x2, [sp, #64]
  40ef18:	bl	40f660 <sqrt@plt+0xd9a0>
  40ef1c:	mov	w0, #0xffffffd3            	// #-45
  40ef20:	mov	w1, #0xfffffff3            	// #-13
  40ef24:	ldr	x2, [sp, #64]
  40ef28:	bl	40f660 <sqrt@plt+0xd9a0>
  40ef2c:	mov	w0, #0xffffffd4            	// #-44
  40ef30:	mov	w1, #0xfffffff4            	// #-12
  40ef34:	ldr	x2, [sp, #64]
  40ef38:	bl	40f660 <sqrt@plt+0xd9a0>
  40ef3c:	mov	w0, #0xffffffd5            	// #-43
  40ef40:	mov	w1, #0xfffffff5            	// #-11
  40ef44:	ldr	x2, [sp, #64]
  40ef48:	bl	40f660 <sqrt@plt+0xd9a0>
  40ef4c:	mov	w0, #0xffffffd6            	// #-42
  40ef50:	mov	w1, #0xfffffff6            	// #-10
  40ef54:	ldr	x2, [sp, #64]
  40ef58:	bl	40f660 <sqrt@plt+0xd9a0>
  40ef5c:	mov	w0, #0xffffffd8            	// #-40
  40ef60:	mov	w1, #0xfffffff8            	// #-8
  40ef64:	ldr	x2, [sp, #64]
  40ef68:	bl	40f660 <sqrt@plt+0xd9a0>
  40ef6c:	mov	w0, #0xffffffd9            	// #-39
  40ef70:	mov	w1, #0xfffffff9            	// #-7
  40ef74:	ldr	x2, [sp, #56]
  40ef78:	bl	40f660 <sqrt@plt+0xd9a0>
  40ef7c:	mov	w0, #0xffffffda            	// #-38
  40ef80:	mov	w1, #0xfffffffa            	// #-6
  40ef84:	ldr	x2, [sp, #56]
  40ef88:	bl	40f660 <sqrt@plt+0xd9a0>
  40ef8c:	mov	w0, #0xffffffdb            	// #-37
  40ef90:	mov	w1, #0xfffffffb            	// #-5
  40ef94:	ldr	x2, [sp, #56]
  40ef98:	bl	40f660 <sqrt@plt+0xd9a0>
  40ef9c:	mov	w0, #0xffffffdc            	// #-36
  40efa0:	mov	w1, #0xfffffffc            	// #-4
  40efa4:	ldr	x2, [sp, #56]
  40efa8:	bl	40f660 <sqrt@plt+0xd9a0>
  40efac:	mov	w0, #0xffffffdd            	// #-35
  40efb0:	mov	w1, #0xfffffffd            	// #-3
  40efb4:	ldr	x2, [sp, #48]
  40efb8:	bl	40f660 <sqrt@plt+0xd9a0>
  40efbc:	mov	w0, #0xffffffde            	// #-34
  40efc0:	mov	w1, #0xfffffffe            	// #-2
  40efc4:	ldr	x2, [sp, #40]
  40efc8:	bl	40f660 <sqrt@plt+0xd9a0>
  40efcc:	ldur	x0, [x29, #-8]
  40efd0:	ldr	w1, [sp, #36]
  40efd4:	ldur	x2, [x29, #-16]
  40efd8:	ldr	x3, [sp, #24]
  40efdc:	bl	40f4f4 <sqrt@plt+0xd834>
  40efe0:	ldr	x0, [sp, #16]
  40efe4:	ldr	w1, [sp, #36]
  40efe8:	ldr	x2, [sp, #48]
  40efec:	ldr	x3, [sp, #8]
  40eff0:	bl	40f4f4 <sqrt@plt+0xd834>
  40eff4:	ldp	x29, x30, [sp, #144]
  40eff8:	add	sp, sp, #0xa0
  40effc:	ret
  40f000:	sub	sp, sp, #0x60
  40f004:	stp	x29, x30, [sp, #80]
  40f008:	add	x29, sp, #0x50
  40f00c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40f010:	add	x8, x8, #0xd15
  40f014:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40f018:	add	x9, x9, #0x1d
  40f01c:	stur	x8, [x29, #-8]
  40f020:	stur	x9, [x29, #-32]
  40f024:	ldur	x8, [x29, #-8]
  40f028:	ldrb	w9, [x8]
  40f02c:	cbz	w9, 40f0a4 <sqrt@plt+0xd3e4>
  40f030:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40f034:	add	x8, x8, #0xd1b
  40f038:	stur	x8, [x29, #-16]
  40f03c:	ldur	x8, [x29, #-16]
  40f040:	ldrb	w9, [x8]
  40f044:	cbz	w9, 40f094 <sqrt@plt+0xd3d4>
  40f048:	ldur	x8, [x29, #-16]
  40f04c:	ldrb	w1, [x8]
  40f050:	ldur	x0, [x29, #-32]
  40f054:	bl	405348 <sqrt@plt+0x3688>
  40f058:	sturb	w0, [x29, #-17]
  40f05c:	ldur	x8, [x29, #-8]
  40f060:	ldrb	w0, [x8]
  40f064:	ldur	x8, [x29, #-16]
  40f068:	ldrb	w1, [x8]
  40f06c:	ldur	x8, [x29, #-8]
  40f070:	ldrb	w2, [x8]
  40f074:	ldurb	w3, [x29, #-17]
  40f078:	mov	x8, xzr
  40f07c:	mov	x4, x8
  40f080:	bl	40f734 <sqrt@plt+0xda74>
  40f084:	ldur	x8, [x29, #-16]
  40f088:	add	x8, x8, #0x1
  40f08c:	stur	x8, [x29, #-16]
  40f090:	b	40f03c <sqrt@plt+0xd37c>
  40f094:	ldur	x8, [x29, #-8]
  40f098:	add	x8, x8, #0x1
  40f09c:	stur	x8, [x29, #-8]
  40f0a0:	b	40f024 <sqrt@plt+0xd364>
  40f0a4:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40f0a8:	add	x8, x8, #0xd22
  40f0ac:	stur	x8, [x29, #-8]
  40f0b0:	ldur	x8, [x29, #-8]
  40f0b4:	ldrb	w9, [x8]
  40f0b8:	cbz	w9, 40f118 <sqrt@plt+0xd458>
  40f0bc:	ldur	x8, [x29, #-8]
  40f0c0:	ldrb	w1, [x8]
  40f0c4:	ldur	x0, [x29, #-32]
  40f0c8:	bl	405348 <sqrt@plt+0x3688>
  40f0cc:	sturb	w0, [x29, #-18]
  40f0d0:	ldur	x8, [x29, #-8]
  40f0d4:	ldrb	w1, [x8, #1]
  40f0d8:	ldur	x0, [x29, #-32]
  40f0dc:	bl	405348 <sqrt@plt+0x3688>
  40f0e0:	sturb	w0, [x29, #-19]
  40f0e4:	ldur	x8, [x29, #-8]
  40f0e8:	ldrb	w0, [x8]
  40f0ec:	ldur	x8, [x29, #-8]
  40f0f0:	ldrb	w1, [x8, #1]
  40f0f4:	ldurb	w2, [x29, #-18]
  40f0f8:	ldurb	w3, [x29, #-19]
  40f0fc:	mov	x8, xzr
  40f100:	mov	x4, x8
  40f104:	bl	40f734 <sqrt@plt+0xda74>
  40f108:	ldur	x8, [x29, #-8]
  40f10c:	add	x8, x8, #0x2
  40f110:	stur	x8, [x29, #-8]
  40f114:	b	40f0b0 <sqrt@plt+0xd3f0>
  40f118:	mov	w8, #0x76                  	// #118
  40f11c:	mov	w0, w8
  40f120:	mov	w1, #0x73                  	// #115
  40f124:	mov	w2, w8
  40f128:	mov	w3, #0x53                  	// #83
  40f12c:	adrp	x4, 41c000 <_ZdlPvm@@Base+0x175c>
  40f130:	add	x4, x4, #0x5b2
  40f134:	stur	w8, [x29, #-36]
  40f138:	bl	40f734 <sqrt@plt+0xda74>
  40f13c:	ldur	w8, [x29, #-36]
  40f140:	mov	w0, w8
  40f144:	mov	w1, #0x7a                  	// #122
  40f148:	ldur	w2, [x29, #-36]
  40f14c:	mov	w3, #0x5a                  	// #90
  40f150:	adrp	x4, 41c000 <_ZdlPvm@@Base+0x175c>
  40f154:	add	x4, x4, #0xcf2
  40f158:	bl	40f734 <sqrt@plt+0xda74>
  40f15c:	mov	w8, #0x6f                  	// #111
  40f160:	mov	w0, w8
  40f164:	mov	w1, #0x61                  	// #97
  40f168:	mov	w2, w8
  40f16c:	mov	w3, #0x41                  	// #65
  40f170:	adrp	x4, 41c000 <_ZdlPvm@@Base+0x175c>
  40f174:	add	x4, x4, #0x9fa
  40f178:	bl	40f734 <sqrt@plt+0xda74>
  40f17c:	mov	w8, #0x54                  	// #84
  40f180:	mov	w0, w8
  40f184:	mov	w1, #0x70                  	// #112
  40f188:	mov	w2, w8
  40f18c:	mov	w3, #0x50                  	// #80
  40f190:	adrp	x4, 41c000 <_ZdlPvm@@Base+0x175c>
  40f194:	add	x4, x4, #0xd0a
  40f198:	bl	40f734 <sqrt@plt+0xda74>
  40f19c:	mov	w8, #0x2d                  	// #45
  40f1a0:	mov	w0, w8
  40f1a4:	mov	w1, #0x64                  	// #100
  40f1a8:	mov	w2, w8
  40f1ac:	mov	w3, #0x44                  	// #68
  40f1b0:	mov	x9, xzr
  40f1b4:	mov	x4, x9
  40f1b8:	str	x9, [sp, #32]
  40f1bc:	bl	40f734 <sqrt@plt+0xda74>
  40f1c0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f1c4:	add	x0, x0, #0xd31
  40f1c8:	mov	w8, #0x2                   	// #2
  40f1cc:	mov	w1, w8
  40f1d0:	ldr	x2, [sp, #32]
  40f1d4:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x175c>
  40f1d8:	add	x9, x9, #0xd0e
  40f1dc:	mov	x3, x9
  40f1e0:	str	w8, [sp, #28]
  40f1e4:	str	x9, [sp, #16]
  40f1e8:	bl	40f4f4 <sqrt@plt+0xd834>
  40f1ec:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f1f0:	add	x0, x0, #0xd36
  40f1f4:	ldr	w1, [sp, #28]
  40f1f8:	ldr	x2, [sp, #32]
  40f1fc:	ldr	x3, [sp, #16]
  40f200:	bl	40f4f4 <sqrt@plt+0xd834>
  40f204:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f208:	add	x0, x0, #0xd3c
  40f20c:	ldr	w1, [sp, #28]
  40f210:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  40f214:	add	x9, x9, #0xf45
  40f218:	mov	x2, x9
  40f21c:	adrp	x3, 41c000 <_ZdlPvm@@Base+0x175c>
  40f220:	add	x3, x3, #0xd41
  40f224:	str	x9, [sp, #8]
  40f228:	bl	40f4f4 <sqrt@plt+0xd834>
  40f22c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f230:	add	x0, x0, #0xd46
  40f234:	ldr	w1, [sp, #28]
  40f238:	ldr	x2, [sp, #8]
  40f23c:	adrp	x3, 41c000 <_ZdlPvm@@Base+0x175c>
  40f240:	add	x3, x3, #0xd4c
  40f244:	bl	40f4f4 <sqrt@plt+0xd834>
  40f248:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f24c:	add	x0, x0, #0xd52
  40f250:	mov	w8, #0x5                   	// #5
  40f254:	mov	w1, w8
  40f258:	ldr	x2, [sp, #32]
  40f25c:	ldr	x3, [sp, #32]
  40f260:	str	w8, [sp, #4]
  40f264:	bl	40f4f4 <sqrt@plt+0xd834>
  40f268:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f26c:	add	x0, x0, #0xd57
  40f270:	ldr	w1, [sp, #4]
  40f274:	ldr	x2, [sp, #32]
  40f278:	ldr	x3, [sp, #32]
  40f27c:	bl	40f4f4 <sqrt@plt+0xd834>
  40f280:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f284:	add	x0, x0, #0xd5d
  40f288:	mov	w8, #0x6                   	// #6
  40f28c:	mov	w1, w8
  40f290:	ldr	x2, [sp, #32]
  40f294:	ldr	x3, [sp, #32]
  40f298:	str	w8, [sp]
  40f29c:	bl	40f4f4 <sqrt@plt+0xd834>
  40f2a0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f2a4:	add	x0, x0, #0xd62
  40f2a8:	ldr	w1, [sp]
  40f2ac:	ldr	x2, [sp, #32]
  40f2b0:	ldr	x3, [sp, #32]
  40f2b4:	bl	40f4f4 <sqrt@plt+0xd834>
  40f2b8:	ldp	x29, x30, [sp, #80]
  40f2bc:	add	sp, sp, #0x60
  40f2c0:	ret
  40f2c4:	sub	sp, sp, #0x60
  40f2c8:	stp	x29, x30, [sp, #80]
  40f2cc:	add	x29, sp, #0x50
  40f2d0:	mov	w8, #0x5c                  	// #92
  40f2d4:	mov	w9, #0x2a                  	// #42
  40f2d8:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x175c>
  40f2dc:	add	x10, x10, #0xd68
  40f2e0:	sub	x11, x29, #0x6
  40f2e4:	sturb	w8, [x29, #-6]
  40f2e8:	strb	w9, [x11, #1]
  40f2ec:	stur	x10, [x29, #-16]
  40f2f0:	ldur	x8, [x29, #-16]
  40f2f4:	ldrb	w9, [x8]
  40f2f8:	cbz	w9, 40f394 <sqrt@plt+0xd6d4>
  40f2fc:	ldur	x8, [x29, #-16]
  40f300:	ldrb	w9, [x8]
  40f304:	sub	x8, x29, #0x6
  40f308:	strb	w9, [x8, #2]
  40f30c:	mov	w9, #0x0                   	// #0
  40f310:	strb	w9, [x8, #3]
  40f314:	mov	x0, x8
  40f318:	stur	x8, [x29, #-24]
  40f31c:	stur	w9, [x29, #-28]
  40f320:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40f324:	mov	w9, #0x3                   	// #3
  40f328:	mov	w1, w9
  40f32c:	mov	x8, xzr
  40f330:	mov	x2, x8
  40f334:	mov	x3, x8
  40f338:	stur	w9, [x29, #-32]
  40f33c:	str	x8, [sp, #40]
  40f340:	bl	40f4f4 <sqrt@plt+0xd834>
  40f344:	mov	w9, #0x5b                  	// #91
  40f348:	ldur	x8, [x29, #-24]
  40f34c:	strb	w9, [x8, #2]
  40f350:	ldur	x10, [x29, #-16]
  40f354:	ldrb	w9, [x10]
  40f358:	strb	w9, [x8, #3]
  40f35c:	mov	w9, #0x5d                  	// #93
  40f360:	strb	w9, [x8, #4]
  40f364:	ldur	w9, [x29, #-28]
  40f368:	strb	w9, [x8, #5]
  40f36c:	mov	x0, x8
  40f370:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40f374:	ldur	w1, [x29, #-32]
  40f378:	ldr	x2, [sp, #40]
  40f37c:	ldr	x3, [sp, #40]
  40f380:	bl	40f4f4 <sqrt@plt+0xd834>
  40f384:	ldur	x8, [x29, #-16]
  40f388:	add	x8, x8, #0x1
  40f38c:	stur	x8, [x29, #-16]
  40f390:	b	40f2f0 <sqrt@plt+0xd630>
  40f394:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f398:	add	x0, x0, #0xd76
  40f39c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40f3a0:	add	x1, x1, #0xd7c
  40f3a4:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40f3a8:	add	x8, x8, #0xd0a
  40f3ac:	mov	x2, x8
  40f3b0:	str	x8, [sp, #32]
  40f3b4:	bl	40f6dc <sqrt@plt+0xda1c>
  40f3b8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f3bc:	add	x0, x0, #0xd82
  40f3c0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40f3c4:	add	x1, x1, #0xd89
  40f3c8:	ldr	x2, [sp, #32]
  40f3cc:	bl	40f6dc <sqrt@plt+0xda1c>
  40f3d0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f3d4:	add	x0, x0, #0xd90
  40f3d8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40f3dc:	add	x1, x1, #0xd96
  40f3e0:	mov	x8, xzr
  40f3e4:	mov	x2, x8
  40f3e8:	str	x8, [sp, #24]
  40f3ec:	bl	40f6dc <sqrt@plt+0xda1c>
  40f3f0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f3f4:	add	x0, x0, #0xd9c
  40f3f8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40f3fc:	add	x1, x1, #0xda3
  40f400:	ldr	x2, [sp, #24]
  40f404:	bl	40f6dc <sqrt@plt+0xda1c>
  40f408:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f40c:	add	x0, x0, #0xdaa
  40f410:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40f414:	add	x1, x1, #0xdb0
  40f418:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40f41c:	add	x8, x8, #0xdad
  40f420:	mov	x2, x8
  40f424:	str	x8, [sp, #16]
  40f428:	bl	40f6dc <sqrt@plt+0xda1c>
  40f42c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f430:	add	x0, x0, #0xdb6
  40f434:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40f438:	add	x1, x1, #0xdbd
  40f43c:	ldr	x2, [sp, #16]
  40f440:	bl	40f6dc <sqrt@plt+0xda1c>
  40f444:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f448:	add	x0, x0, #0xdc4
  40f44c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40f450:	add	x1, x1, #0xdca
  40f454:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40f458:	add	x8, x8, #0xdc7
  40f45c:	mov	x2, x8
  40f460:	str	x8, [sp, #8]
  40f464:	bl	40f6dc <sqrt@plt+0xda1c>
  40f468:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f46c:	add	x0, x0, #0xdd0
  40f470:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  40f474:	add	x1, x1, #0xdd7
  40f478:	ldr	x2, [sp, #8]
  40f47c:	bl	40f6dc <sqrt@plt+0xda1c>
  40f480:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f484:	add	x0, x0, #0xdde
  40f488:	mov	w9, #0x2                   	// #2
  40f48c:	mov	w1, w9
  40f490:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40f494:	add	x2, x2, #0x9c9
  40f498:	adrp	x3, 41c000 <_ZdlPvm@@Base+0x175c>
  40f49c:	add	x3, x3, #0xd13
  40f4a0:	str	w9, [sp, #4]
  40f4a4:	bl	40f4f4 <sqrt@plt+0xd834>
  40f4a8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f4ac:	add	x0, x0, #0xde2
  40f4b0:	ldr	w1, [sp, #4]
  40f4b4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40f4b8:	add	x2, x2, #0xd33
  40f4bc:	adrp	x3, 41c000 <_ZdlPvm@@Base+0x175c>
  40f4c0:	add	x3, x3, #0xd0e
  40f4c4:	bl	40f4f4 <sqrt@plt+0xd834>
  40f4c8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  40f4cc:	add	x0, x0, #0xde6
  40f4d0:	ldr	w1, [sp, #4]
  40f4d4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40f4d8:	add	x2, x2, #0x320
  40f4dc:	adrp	x3, 41c000 <_ZdlPvm@@Base+0x175c>
  40f4e0:	add	x3, x3, #0x6b0
  40f4e4:	bl	40f4f4 <sqrt@plt+0xd834>
  40f4e8:	ldp	x29, x30, [sp, #80]
  40f4ec:	add	sp, sp, #0x60
  40f4f0:	ret
  40f4f4:	sub	sp, sp, #0x60
  40f4f8:	stp	x29, x30, [sp, #80]
  40f4fc:	add	x29, sp, #0x50
  40f500:	mov	w8, #0x3f1                 	// #1009
  40f504:	adrp	x9, 435000 <stderr@@GLIBC_2.17+0x2748>
  40f508:	add	x9, x9, #0xbc0
  40f50c:	stur	x0, [x29, #-8]
  40f510:	stur	w1, [x29, #-12]
  40f514:	stur	x2, [x29, #-24]
  40f518:	stur	x3, [x29, #-32]
  40f51c:	ldur	x0, [x29, #-8]
  40f520:	ldur	x10, [x29, #-8]
  40f524:	str	x0, [sp, #32]
  40f528:	mov	x0, x10
  40f52c:	str	w8, [sp, #28]
  40f530:	str	x9, [sp, #16]
  40f534:	bl	401900 <strlen@plt>
  40f538:	ldr	x9, [sp, #32]
  40f53c:	str	w0, [sp, #12]
  40f540:	mov	x0, x9
  40f544:	ldr	w1, [sp, #12]
  40f548:	bl	40ce0c <sqrt@plt+0xb14c>
  40f54c:	ldr	w8, [sp, #28]
  40f550:	udiv	w11, w0, w8
  40f554:	mul	w11, w11, w8
  40f558:	subs	w11, w0, w11
  40f55c:	stur	w11, [x29, #-36]
  40f560:	ldur	w8, [x29, #-36]
  40f564:	mov	w9, w8
  40f568:	mov	x10, #0x20                  	// #32
  40f56c:	mul	x9, x10, x9
  40f570:	ldr	x10, [sp, #16]
  40f574:	add	x9, x10, x9
  40f578:	ldr	x9, [x9]
  40f57c:	cbnz	x9, 40f5d8 <sqrt@plt+0xd918>
  40f580:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40f584:	add	x8, x8, #0x9e0
  40f588:	ldr	w9, [x8]
  40f58c:	add	w9, w9, #0x1
  40f590:	str	w9, [x8]
  40f594:	cmp	w9, #0x3f1
  40f598:	b.ne	40f5b4 <sqrt@plt+0xd8f4>  // b.any
  40f59c:	mov	w8, wzr
  40f5a0:	mov	w0, w8
  40f5a4:	mov	w1, #0xa0                  	// #160
  40f5a8:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x175c>
  40f5ac:	add	x2, x2, #0xcbd
  40f5b0:	bl	4052f0 <sqrt@plt+0x3630>
  40f5b4:	ldur	x8, [x29, #-8]
  40f5b8:	ldur	w9, [x29, #-36]
  40f5bc:	mov	w10, w9
  40f5c0:	mov	x11, #0x20                  	// #32
  40f5c4:	mul	x10, x11, x10
  40f5c8:	ldr	x11, [sp, #16]
  40f5cc:	add	x10, x11, x10
  40f5d0:	str	x8, [x10]
  40f5d4:	b	40f628 <sqrt@plt+0xd968>
  40f5d8:	ldur	x0, [x29, #-8]
  40f5dc:	ldur	w8, [x29, #-36]
  40f5e0:	mov	w9, w8
  40f5e4:	mov	x10, #0x20                  	// #32
  40f5e8:	mul	x9, x10, x9
  40f5ec:	ldr	x10, [sp, #16]
  40f5f0:	add	x9, x10, x9
  40f5f4:	ldr	x1, [x9]
  40f5f8:	bl	401b80 <strcmp@plt>
  40f5fc:	cbnz	w0, 40f604 <sqrt@plt+0xd944>
  40f600:	b	40f628 <sqrt@plt+0xd968>
  40f604:	ldur	w8, [x29, #-36]
  40f608:	cbnz	w8, 40f618 <sqrt@plt+0xd958>
  40f60c:	mov	w8, #0x3f0                 	// #1008
  40f610:	stur	w8, [x29, #-36]
  40f614:	b	40f624 <sqrt@plt+0xd964>
  40f618:	ldur	w8, [x29, #-36]
  40f61c:	subs	w8, w8, #0x1
  40f620:	stur	w8, [x29, #-36]
  40f624:	b	40f560 <sqrt@plt+0xd8a0>
  40f628:	ldur	w8, [x29, #-36]
  40f62c:	mov	w9, w8
  40f630:	mov	x10, #0x20                  	// #32
  40f634:	mul	x9, x10, x9
  40f638:	ldr	x10, [sp, #16]
  40f63c:	add	x9, x10, x9
  40f640:	add	x0, x9, #0x8
  40f644:	ldur	w1, [x29, #-12]
  40f648:	ldur	x2, [x29, #-24]
  40f64c:	ldur	x3, [x29, #-32]
  40f650:	bl	40e5e4 <sqrt@plt+0xc924>
  40f654:	ldp	x29, x30, [sp, #80]
  40f658:	add	sp, sp, #0x60
  40f65c:	ret
  40f660:	sub	sp, sp, #0x40
  40f664:	stp	x29, x30, [sp, #48]
  40f668:	add	x29, sp, #0x30
  40f66c:	mov	w8, #0x0                   	// #0
  40f670:	sub	x9, x29, #0x12
  40f674:	sub	x10, x29, #0x14
  40f678:	sturb	w0, [x29, #-1]
  40f67c:	sturb	w1, [x29, #-2]
  40f680:	stur	x2, [x29, #-16]
  40f684:	ldurb	w11, [x29, #-2]
  40f688:	sturb	w11, [x29, #-18]
  40f68c:	strb	w8, [x9, #1]
  40f690:	ldurb	w11, [x29, #-1]
  40f694:	sturb	w11, [x29, #-20]
  40f698:	strb	w8, [x10, #1]
  40f69c:	mov	x0, x9
  40f6a0:	str	x10, [sp, #16]
  40f6a4:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40f6a8:	ldr	x9, [sp, #16]
  40f6ac:	str	x0, [sp, #8]
  40f6b0:	mov	x0, x9
  40f6b4:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40f6b8:	ldur	x2, [x29, #-16]
  40f6bc:	ldr	x3, [sp, #8]
  40f6c0:	str	x0, [sp]
  40f6c4:	mov	x0, x3
  40f6c8:	ldr	x1, [sp]
  40f6cc:	bl	40f6dc <sqrt@plt+0xda1c>
  40f6d0:	ldp	x29, x30, [sp, #48]
  40f6d4:	add	sp, sp, #0x40
  40f6d8:	ret
  40f6dc:	sub	sp, sp, #0x30
  40f6e0:	stp	x29, x30, [sp, #32]
  40f6e4:	add	x29, sp, #0x20
  40f6e8:	mov	w8, #0x2                   	// #2
  40f6ec:	mov	w9, #0x1                   	// #1
  40f6f0:	stur	x0, [x29, #-8]
  40f6f4:	str	x1, [sp, #16]
  40f6f8:	str	x2, [sp, #8]
  40f6fc:	ldur	x0, [x29, #-8]
  40f700:	ldr	x2, [sp, #8]
  40f704:	ldr	x3, [sp, #16]
  40f708:	mov	w1, w8
  40f70c:	str	w9, [sp, #4]
  40f710:	bl	40f4f4 <sqrt@plt+0xd834>
  40f714:	ldr	x0, [sp, #16]
  40f718:	ldr	x2, [sp, #8]
  40f71c:	ldur	x3, [x29, #-8]
  40f720:	ldr	w1, [sp, #4]
  40f724:	bl	40f4f4 <sqrt@plt+0xd834>
  40f728:	ldp	x29, x30, [sp, #32]
  40f72c:	add	sp, sp, #0x30
  40f730:	ret
  40f734:	sub	sp, sp, #0x60
  40f738:	stp	x29, x30, [sp, #80]
  40f73c:	add	x29, sp, #0x50
  40f740:	mov	w8, #0x5c                  	// #92
  40f744:	mov	w9, #0x28                  	// #40
  40f748:	mov	w10, #0x0                   	// #0
  40f74c:	mov	w11, #0x5b                  	// #91
  40f750:	mov	w12, #0x5d                  	// #93
  40f754:	sub	x13, x29, #0x16
  40f758:	sturb	w0, [x29, #-1]
  40f75c:	sturb	w1, [x29, #-2]
  40f760:	sturb	w2, [x29, #-3]
  40f764:	sturb	w3, [x29, #-4]
  40f768:	stur	x4, [x29, #-16]
  40f76c:	sturb	w8, [x29, #-22]
  40f770:	strb	w9, [x13, #1]
  40f774:	ldurb	w8, [x29, #-1]
  40f778:	strb	w8, [x13, #2]
  40f77c:	ldurb	w8, [x29, #-2]
  40f780:	strb	w8, [x13, #3]
  40f784:	strb	w10, [x13, #4]
  40f788:	mov	x0, x13
  40f78c:	stur	w10, [x29, #-36]
  40f790:	str	w11, [sp, #40]
  40f794:	str	w12, [sp, #36]
  40f798:	str	x13, [sp, #24]
  40f79c:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40f7a0:	stur	x0, [x29, #-32]
  40f7a4:	ldurb	w8, [x29, #-3]
  40f7a8:	ldr	x13, [sp, #24]
  40f7ac:	strb	w8, [x13, #2]
  40f7b0:	ldurb	w8, [x29, #-4]
  40f7b4:	strb	w8, [x13, #3]
  40f7b8:	ldur	x0, [x29, #-32]
  40f7bc:	str	x0, [sp, #16]
  40f7c0:	mov	x0, x13
  40f7c4:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40f7c8:	ldur	x2, [x29, #-16]
  40f7cc:	ldr	x13, [sp, #16]
  40f7d0:	str	x0, [sp, #8]
  40f7d4:	mov	x0, x13
  40f7d8:	ldr	x1, [sp, #8]
  40f7dc:	bl	40f6dc <sqrt@plt+0xda1c>
  40f7e0:	ldr	w8, [sp, #40]
  40f7e4:	ldr	x13, [sp, #24]
  40f7e8:	strb	w8, [x13, #1]
  40f7ec:	ldr	w9, [sp, #36]
  40f7f0:	strb	w9, [x13, #4]
  40f7f4:	ldur	w10, [x29, #-36]
  40f7f8:	strb	w10, [x13, #5]
  40f7fc:	mov	x0, x13
  40f800:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40f804:	stur	x0, [x29, #-32]
  40f808:	ldurb	w8, [x29, #-1]
  40f80c:	ldr	x13, [sp, #24]
  40f810:	strb	w8, [x13, #2]
  40f814:	ldurb	w8, [x29, #-2]
  40f818:	strb	w8, [x13, #3]
  40f81c:	mov	x0, x13
  40f820:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  40f824:	ldur	x1, [x29, #-32]
  40f828:	ldur	x2, [x29, #-16]
  40f82c:	bl	40f6dc <sqrt@plt+0xda1c>
  40f830:	ldp	x29, x30, [sp, #80]
  40f834:	add	sp, sp, #0x60
  40f838:	ret
  40f83c:	stp	x29, x30, [sp, #-32]!
  40f840:	str	x28, [sp, #16]
  40f844:	mov	x29, sp
  40f848:	sub	sp, sp, #0x9f0
  40f84c:	mov	x8, #0xc8                  	// #200
  40f850:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40f854:	add	x9, x9, #0xa30
  40f858:	mov	w10, #0xfffffffe            	// #-2
  40f85c:	adrp	x11, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40f860:	add	x11, x11, #0xa20
  40f864:	adrp	x12, 41c000 <_ZdlPvm@@Base+0x175c>
  40f868:	add	x12, x12, #0xf2d
  40f86c:	adrp	x13, 41d000 <_ZdlPvm@@Base+0x275c>
  40f870:	add	x13, x13, #0x32
  40f874:	adrp	x14, 41d000 <_ZdlPvm@@Base+0x275c>
  40f878:	add	x14, x14, #0x5a
  40f87c:	adrp	x15, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40f880:	add	x15, x15, #0xa28
  40f884:	adrp	x16, 43e000 <stderr@@GLIBC_2.17+0xb748>
  40f888:	add	x16, x16, #0xc30
  40f88c:	add	x17, sp, #0x858
  40f890:	add	x18, sp, #0x208
  40f894:	str	wzr, [sp, #484]
  40f898:	str	wzr, [sp, #468]
  40f89c:	str	x17, [sp, #2128]
  40f8a0:	str	x17, [sp, #2120]
  40f8a4:	str	x18, [sp, #512]
  40f8a8:	str	x18, [sp, #504]
  40f8ac:	str	x8, [sp, #496]
  40f8b0:	stur	wzr, [x29, #-4]
  40f8b4:	stur	wzr, [x29, #-8]
  40f8b8:	str	wzr, [x9]
  40f8bc:	str	w10, [x11]
  40f8c0:	str	x9, [sp, #344]
  40f8c4:	str	x11, [sp, #336]
  40f8c8:	str	x12, [sp, #328]
  40f8cc:	str	x13, [sp, #320]
  40f8d0:	str	x14, [sp, #312]
  40f8d4:	str	x15, [sp, #304]
  40f8d8:	str	x16, [sp, #296]
  40f8dc:	b	40f8ec <sqrt@plt+0xdc2c>
  40f8e0:	ldr	x8, [sp, #2120]
  40f8e4:	add	x8, x8, #0x2
  40f8e8:	str	x8, [sp, #2120]
  40f8ec:	ldur	w8, [x29, #-4]
  40f8f0:	ldr	x9, [sp, #2120]
  40f8f4:	strh	w8, [x9]
  40f8f8:	ldr	x9, [sp, #2128]
  40f8fc:	ldr	x10, [sp, #496]
  40f900:	mov	x11, #0x2                   	// #2
  40f904:	mul	x10, x11, x10
  40f908:	add	x9, x9, x10
  40f90c:	mov	x10, #0xfffffffffffffffe    	// #-2
  40f910:	add	x9, x9, x10
  40f914:	ldr	x10, [sp, #2120]
  40f918:	cmp	x9, x10
  40f91c:	b.hi	40facc <sqrt@plt+0xde0c>  // b.pmore
  40f920:	ldr	x8, [sp, #2120]
  40f924:	ldr	x9, [sp, #2128]
  40f928:	subs	x8, x8, x9
  40f92c:	mov	x9, #0x2                   	// #2
  40f930:	sdiv	x8, x8, x9
  40f934:	add	x8, x8, #0x1
  40f938:	str	x8, [sp, #456]
  40f93c:	ldr	x8, [sp, #496]
  40f940:	mov	x9, #0x2710                	// #10000
  40f944:	cmp	x9, x8
  40f948:	b.hi	40f950 <sqrt@plt+0xdc90>  // b.pmore
  40f94c:	b	410974 <sqrt@plt+0xecb4>
  40f950:	ldr	x8, [sp, #496]
  40f954:	mov	x9, #0x2                   	// #2
  40f958:	mul	x8, x8, x9
  40f95c:	str	x8, [sp, #496]
  40f960:	ldr	x8, [sp, #496]
  40f964:	mov	x9, #0x2710                	// #10000
  40f968:	cmp	x9, x8
  40f96c:	b.cs	40f978 <sqrt@plt+0xdcb8>  // b.hs, b.nlast
  40f970:	mov	x8, #0x2710                	// #10000
  40f974:	str	x8, [sp, #496]
  40f978:	ldr	x8, [sp, #2128]
  40f97c:	str	x8, [sp, #448]
  40f980:	ldr	x8, [sp, #496]
  40f984:	mov	x9, #0xa                   	// #10
  40f988:	mul	x8, x8, x9
  40f98c:	add	x0, x8, #0x7
  40f990:	bl	401bd0 <malloc@plt>
  40f994:	str	x0, [sp, #440]
  40f998:	ldr	x8, [sp, #440]
  40f99c:	cbnz	x8, 40f9a4 <sqrt@plt+0xdce4>
  40f9a0:	b	410974 <sqrt@plt+0xecb4>
  40f9a4:	ldr	x0, [sp, #440]
  40f9a8:	ldr	x1, [sp, #2128]
  40f9ac:	ldr	x8, [sp, #456]
  40f9b0:	mov	x9, #0x2                   	// #2
  40f9b4:	mul	x2, x8, x9
  40f9b8:	str	x9, [sp, #288]
  40f9bc:	bl	4018a0 <memcpy@plt>
  40f9c0:	ldr	x8, [sp, #440]
  40f9c4:	str	x8, [sp, #2128]
  40f9c8:	ldr	x8, [sp, #496]
  40f9cc:	ldr	x9, [sp, #288]
  40f9d0:	mul	x8, x8, x9
  40f9d4:	add	x8, x8, #0x7
  40f9d8:	str	x8, [sp, #432]
  40f9dc:	ldr	x8, [sp, #432]
  40f9e0:	mov	x10, #0x8                   	// #8
  40f9e4:	udiv	x8, x8, x10
  40f9e8:	ldr	x10, [sp, #440]
  40f9ec:	mov	x11, #0x8                   	// #8
  40f9f0:	mul	x8, x11, x8
  40f9f4:	add	x8, x10, x8
  40f9f8:	str	x8, [sp, #440]
  40f9fc:	ldr	x0, [sp, #440]
  40fa00:	ldr	x1, [sp, #512]
  40fa04:	ldr	x8, [sp, #456]
  40fa08:	mov	x9, #0x8                   	// #8
  40fa0c:	mul	x2, x8, x9
  40fa10:	str	x9, [sp, #280]
  40fa14:	bl	4018a0 <memcpy@plt>
  40fa18:	ldr	x8, [sp, #440]
  40fa1c:	str	x8, [sp, #512]
  40fa20:	ldr	x8, [sp, #496]
  40fa24:	ldr	x9, [sp, #280]
  40fa28:	mul	x8, x8, x9
  40fa2c:	add	x8, x8, #0x7
  40fa30:	str	x8, [sp, #424]
  40fa34:	ldr	x8, [sp, #424]
  40fa38:	udiv	x8, x8, x9
  40fa3c:	ldr	x10, [sp, #440]
  40fa40:	mov	x11, #0x8                   	// #8
  40fa44:	mul	x8, x11, x8
  40fa48:	add	x8, x10, x8
  40fa4c:	str	x8, [sp, #440]
  40fa50:	ldr	x8, [sp, #448]
  40fa54:	add	x9, sp, #0x858
  40fa58:	cmp	x8, x9
  40fa5c:	b.eq	40fa68 <sqrt@plt+0xdda8>  // b.none
  40fa60:	ldr	x0, [sp, #448]
  40fa64:	bl	4019b0 <free@plt>
  40fa68:	ldr	x8, [sp, #2128]
  40fa6c:	ldr	x9, [sp, #456]
  40fa70:	mov	x10, #0x2                   	// #2
  40fa74:	mul	x9, x10, x9
  40fa78:	add	x8, x8, x9
  40fa7c:	mov	x9, #0xfffffffffffffffe    	// #-2
  40fa80:	add	x8, x8, x9
  40fa84:	str	x8, [sp, #2120]
  40fa88:	ldr	x8, [sp, #512]
  40fa8c:	ldr	x11, [sp, #456]
  40fa90:	mov	x12, #0x8                   	// #8
  40fa94:	mul	x11, x12, x11
  40fa98:	add	x8, x8, x11
  40fa9c:	mov	x11, #0xfffffffffffffff8    	// #-8
  40faa0:	add	x8, x8, x11
  40faa4:	str	x8, [sp, #504]
  40faa8:	ldr	x8, [sp, #2128]
  40faac:	ldr	x11, [sp, #496]
  40fab0:	mul	x10, x10, x11
  40fab4:	add	x8, x8, x10
  40fab8:	add	x8, x8, x9
  40fabc:	ldr	x9, [sp, #2120]
  40fac0:	cmp	x8, x9
  40fac4:	b.hi	40facc <sqrt@plt+0xde0c>  // b.pmore
  40fac8:	b	410968 <sqrt@plt+0xeca8>
  40facc:	ldur	w8, [x29, #-4]
  40fad0:	cmp	w8, #0x15
  40fad4:	b.ne	40fadc <sqrt@plt+0xde1c>  // b.any
  40fad8:	b	410960 <sqrt@plt+0xeca0>
  40fadc:	ldursw	x8, [x29, #-4]
  40fae0:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x175c>
  40fae4:	add	x9, x9, #0xefc
  40fae8:	ldrsb	w10, [x9, x8]
  40faec:	str	w10, [sp, #492]
  40faf0:	ldr	w10, [sp, #492]
  40faf4:	mov	w11, #0xffffffe6            	// #-26
  40faf8:	cmp	w10, w11
  40fafc:	b.ne	40fb04 <sqrt@plt+0xde44>  // b.any
  40fb00:	b	40fc44 <sqrt@plt+0xdf84>
  40fb04:	ldr	x8, [sp, #336]
  40fb08:	ldr	w9, [x8]
  40fb0c:	mov	w10, #0xfffffffe            	// #-2
  40fb10:	cmp	w9, w10
  40fb14:	b.ne	40fb24 <sqrt@plt+0xde64>  // b.any
  40fb18:	bl	410aa4 <sqrt@plt+0xede4>
  40fb1c:	ldr	x8, [sp, #336]
  40fb20:	str	w0, [x8]
  40fb24:	ldr	x8, [sp, #336]
  40fb28:	ldr	w9, [x8]
  40fb2c:	cmp	w9, #0x0
  40fb30:	cset	w9, gt
  40fb34:	tbnz	w9, #0, 40fb48 <sqrt@plt+0xde88>
  40fb38:	str	wzr, [sp, #484]
  40fb3c:	ldr	x8, [sp, #336]
  40fb40:	str	wzr, [x8]
  40fb44:	b	40fb80 <sqrt@plt+0xdec0>
  40fb48:	ldr	x8, [sp, #336]
  40fb4c:	ldr	w9, [x8]
  40fb50:	cmp	w9, #0x104
  40fb54:	b.hi	40fb70 <sqrt@plt+0xdeb0>  // b.pmore
  40fb58:	ldr	x8, [sp, #336]
  40fb5c:	ldrsw	x9, [x8]
  40fb60:	ldr	x10, [sp, #328]
  40fb64:	ldrb	w11, [x10, x9]
  40fb68:	str	w11, [sp, #276]
  40fb6c:	b	40fb78 <sqrt@plt+0xdeb8>
  40fb70:	mov	w8, #0x2                   	// #2
  40fb74:	str	w8, [sp, #276]
  40fb78:	ldr	w8, [sp, #276]
  40fb7c:	str	w8, [sp, #484]
  40fb80:	ldr	w8, [sp, #484]
  40fb84:	ldr	w9, [sp, #492]
  40fb88:	add	w8, w9, w8
  40fb8c:	str	w8, [sp, #492]
  40fb90:	ldr	w8, [sp, #492]
  40fb94:	cmp	w8, #0x0
  40fb98:	cset	w8, lt  // lt = tstop
  40fb9c:	tbnz	w8, #0, 40fbc8 <sqrt@plt+0xdf08>
  40fba0:	ldr	w8, [sp, #492]
  40fba4:	mov	w9, #0x27                  	// #39
  40fba8:	cmp	w9, w8
  40fbac:	b.lt	40fbc8 <sqrt@plt+0xdf08>  // b.tstop
  40fbb0:	ldrsw	x8, [sp, #492]
  40fbb4:	ldr	x9, [sp, #320]
  40fbb8:	ldrsb	w10, [x9, x8]
  40fbbc:	ldr	w11, [sp, #484]
  40fbc0:	cmp	w10, w11
  40fbc4:	b.eq	40fbcc <sqrt@plt+0xdf0c>  // b.none
  40fbc8:	b	40fc44 <sqrt@plt+0xdf84>
  40fbcc:	ldrsw	x8, [sp, #492]
  40fbd0:	ldr	x9, [sp, #312]
  40fbd4:	ldrb	w10, [x9, x8]
  40fbd8:	str	w10, [sp, #492]
  40fbdc:	ldr	w10, [sp, #492]
  40fbe0:	cmp	w10, #0x0
  40fbe4:	cset	w10, gt
  40fbe8:	tbnz	w10, #0, 40fc00 <sqrt@plt+0xdf40>
  40fbec:	ldr	w8, [sp, #492]
  40fbf0:	mov	w9, wzr
  40fbf4:	subs	w8, w9, w8
  40fbf8:	str	w8, [sp, #492]
  40fbfc:	b	40fc64 <sqrt@plt+0xdfa4>
  40fc00:	ldur	w8, [x29, #-8]
  40fc04:	cbz	w8, 40fc14 <sqrt@plt+0xdf54>
  40fc08:	ldur	w8, [x29, #-8]
  40fc0c:	subs	w8, w8, #0x1
  40fc10:	stur	w8, [x29, #-8]
  40fc14:	mov	w8, #0xfffffffe            	// #-2
  40fc18:	ldr	x9, [sp, #336]
  40fc1c:	str	w8, [x9]
  40fc20:	ldr	w8, [sp, #492]
  40fc24:	stur	w8, [x29, #-4]
  40fc28:	ldr	x10, [sp, #504]
  40fc2c:	add	x11, x10, #0x8
  40fc30:	str	x11, [sp, #504]
  40fc34:	ldr	x11, [sp, #304]
  40fc38:	ldr	x12, [x11]
  40fc3c:	str	x12, [x10, #8]
  40fc40:	b	40f8e0 <sqrt@plt+0xdc20>
  40fc44:	ldursw	x8, [x29, #-4]
  40fc48:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  40fc4c:	add	x9, x9, #0x82
  40fc50:	ldrb	w10, [x9, x8]
  40fc54:	str	w10, [sp, #492]
  40fc58:	ldr	w10, [sp, #492]
  40fc5c:	cbnz	w10, 40fc64 <sqrt@plt+0xdfa4>
  40fc60:	b	41076c <sqrt@plt+0xeaac>
  40fc64:	ldrsw	x8, [sp, #492]
  40fc68:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  40fc6c:	add	x9, x9, #0xb3
  40fc70:	ldrb	w10, [x9, x8]
  40fc74:	str	w10, [sp, #468]
  40fc78:	ldr	x8, [sp, #504]
  40fc7c:	ldr	w10, [sp, #468]
  40fc80:	mov	w11, #0x1                   	// #1
  40fc84:	subs	w10, w11, w10
  40fc88:	ldr	x8, [x8, w10, sxtw #3]
  40fc8c:	str	x8, [sp, #472]
  40fc90:	ldr	w10, [sp, #492]
  40fc94:	subs	w10, w10, #0x2
  40fc98:	mov	w8, w10
  40fc9c:	ubfx	x8, x8, #0, #32
  40fca0:	cmp	x8, #0x20
  40fca4:	str	x8, [sp, #264]
  40fca8:	b.hi	41067c <sqrt@plt+0xe9bc>  // b.pmore
  40fcac:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  40fcb0:	add	x8, x8, #0xdf0
  40fcb4:	ldr	x11, [sp, #264]
  40fcb8:	ldrsw	x10, [x8, x11, lsl #2]
  40fcbc:	add	x9, x8, x10
  40fcc0:	br	x9
  40fcc4:	ldr	x8, [sp, #504]
  40fcc8:	ldr	x8, [x8]
  40fccc:	mov	w9, wzr
  40fcd0:	and	w9, w9, #0x1
  40fcd4:	strb	w9, [sp, #415]
  40fcd8:	cbz	x8, 40fd1c <sqrt@plt+0xe05c>
  40fcdc:	mov	x0, #0x18                  	// #24
  40fce0:	bl	41a7a0 <_Znwm@@Base>
  40fce4:	str	x0, [sp, #416]
  40fce8:	mov	w8, #0x1                   	// #1
  40fcec:	and	w8, w8, #0x1
  40fcf0:	strb	w8, [sp, #415]
  40fcf4:	ldr	x9, [sp, #504]
  40fcf8:	ldr	x1, [x9]
  40fcfc:	str	x0, [sp, #256]
  40fd00:	adrp	x9, 411000 <sqrt@plt+0xf340>
  40fd04:	add	x9, x9, #0xa30
  40fd08:	blr	x9
  40fd0c:	b	40fd10 <sqrt@plt+0xe050>
  40fd10:	ldr	x8, [sp, #256]
  40fd14:	str	x8, [sp, #248]
  40fd18:	b	40fd24 <sqrt@plt+0xe064>
  40fd1c:	mov	x8, xzr
  40fd20:	str	x8, [sp, #248]
  40fd24:	ldr	x8, [sp, #248]
  40fd28:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40fd2c:	add	x9, x9, #0xa38
  40fd30:	str	x8, [x9]
  40fd34:	b	41067c <sqrt@plt+0xe9bc>
  40fd38:	str	x0, [sp, #400]
  40fd3c:	str	w1, [sp, #396]
  40fd40:	ldrb	w8, [sp, #415]
  40fd44:	tbnz	w8, #0, 40fd4c <sqrt@plt+0xe08c>
  40fd48:	b	40fd54 <sqrt@plt+0xe094>
  40fd4c:	ldr	x0, [sp, #416]
  40fd50:	bl	41a878 <_ZdlPv@@Base>
  40fd54:	b	410a9c <sqrt@plt+0xeddc>
  40fd58:	ldr	x8, [sp, #504]
  40fd5c:	ldr	x8, [x8]
  40fd60:	str	x8, [sp, #472]
  40fd64:	b	41067c <sqrt@plt+0xe9bc>
  40fd68:	mov	x0, #0x20                  	// #32
  40fd6c:	bl	41a7a0 <_Znwm@@Base>
  40fd70:	ldr	x8, [sp, #504]
  40fd74:	mov	x9, #0xffffffffffffffe0    	// #-32
  40fd78:	add	x8, x8, x9
  40fd7c:	ldr	x1, [x8]
  40fd80:	ldr	x8, [sp, #504]
  40fd84:	mov	x9, #0xfffffffffffffff0    	// #-16
  40fd88:	add	x8, x8, x9
  40fd8c:	ldr	x2, [x8]
  40fd90:	ldr	x8, [sp, #504]
  40fd94:	ldr	x3, [x8]
  40fd98:	str	x0, [sp, #240]
  40fd9c:	bl	413cc0 <sqrt@plt+0x12000>
  40fda0:	b	40fda4 <sqrt@plt+0xe0e4>
  40fda4:	ldr	x8, [sp, #240]
  40fda8:	str	x8, [sp, #472]
  40fdac:	b	41067c <sqrt@plt+0xe9bc>
  40fdb0:	str	x0, [sp, #400]
  40fdb4:	str	w1, [sp, #396]
  40fdb8:	ldr	x0, [sp, #240]
  40fdbc:	bl	41a878 <_ZdlPv@@Base>
  40fdc0:	b	410a9c <sqrt@plt+0xeddc>
  40fdc4:	mov	x8, xzr
  40fdc8:	str	x8, [sp, #472]
  40fdcc:	b	41067c <sqrt@plt+0xe9bc>
  40fdd0:	ldr	x8, [sp, #504]
  40fdd4:	ldr	x8, [x8]
  40fdd8:	str	x8, [sp, #472]
  40fddc:	b	41067c <sqrt@plt+0xe9bc>
  40fde0:	ldr	x8, [sp, #504]
  40fde4:	ldr	x8, [x8]
  40fde8:	str	x8, [sp, #472]
  40fdec:	b	41067c <sqrt@plt+0xe9bc>
  40fdf0:	mov	x0, #0x18                  	// #24
  40fdf4:	bl	41a7a0 <_Znwm@@Base>
  40fdf8:	ldr	x8, [sp, #504]
  40fdfc:	mov	x9, #0xfffffffffffffff0    	// #-16
  40fe00:	add	x8, x8, x9
  40fe04:	ldr	x1, [x8]
  40fe08:	ldr	x8, [sp, #504]
  40fe0c:	ldr	x2, [x8]
  40fe10:	str	x0, [sp, #232]
  40fe14:	bl	413d20 <sqrt@plt+0x12060>
  40fe18:	b	40fe1c <sqrt@plt+0xe15c>
  40fe1c:	ldr	x8, [sp, #232]
  40fe20:	str	x8, [sp, #472]
  40fe24:	b	41067c <sqrt@plt+0xe9bc>
  40fe28:	str	x0, [sp, #400]
  40fe2c:	str	w1, [sp, #396]
  40fe30:	ldr	x0, [sp, #232]
  40fe34:	bl	41a878 <_ZdlPv@@Base>
  40fe38:	b	410a9c <sqrt@plt+0xeddc>
  40fe3c:	mov	x0, #0x20                  	// #32
  40fe40:	bl	41a7a0 <_Znwm@@Base>
  40fe44:	ldr	x8, [sp, #504]
  40fe48:	mov	x9, #0xfffffffffffffff0    	// #-16
  40fe4c:	add	x8, x8, x9
  40fe50:	ldr	x1, [x8]
  40fe54:	ldr	x8, [sp, #504]
  40fe58:	ldr	x2, [x8]
  40fe5c:	str	x0, [sp, #224]
  40fe60:	mov	x8, xzr
  40fe64:	mov	x3, x8
  40fe68:	bl	413cc0 <sqrt@plt+0x12000>
  40fe6c:	b	40fe70 <sqrt@plt+0xe1b0>
  40fe70:	ldr	x8, [sp, #224]
  40fe74:	str	x8, [sp, #472]
  40fe78:	b	41067c <sqrt@plt+0xe9bc>
  40fe7c:	str	x0, [sp, #400]
  40fe80:	str	w1, [sp, #396]
  40fe84:	ldr	x0, [sp, #224]
  40fe88:	bl	41a878 <_ZdlPv@@Base>
  40fe8c:	b	410a9c <sqrt@plt+0xeddc>
  40fe90:	ldr	x8, [sp, #504]
  40fe94:	ldr	x8, [x8]
  40fe98:	str	x8, [sp, #472]
  40fe9c:	b	41067c <sqrt@plt+0xe9bc>
  40fea0:	mov	x0, #0x18                  	// #24
  40fea4:	bl	41a7a0 <_Znwm@@Base>
  40fea8:	ldr	x8, [sp, #504]
  40feac:	mov	x9, #0xfffffffffffffff8    	// #-8
  40feb0:	add	x8, x8, x9
  40feb4:	ldr	x1, [x8]
  40feb8:	ldr	x8, [sp, #504]
  40febc:	ldr	x2, [x8]
  40fec0:	str	x0, [sp, #216]
  40fec4:	bl	413d78 <sqrt@plt+0x120b8>
  40fec8:	b	40fecc <sqrt@plt+0xe20c>
  40fecc:	ldr	x8, [sp, #216]
  40fed0:	str	x8, [sp, #472]
  40fed4:	b	41067c <sqrt@plt+0xe9bc>
  40fed8:	str	x0, [sp, #400]
  40fedc:	str	w1, [sp, #396]
  40fee0:	ldr	x0, [sp, #216]
  40fee4:	bl	41a878 <_ZdlPv@@Base>
  40fee8:	b	410a9c <sqrt@plt+0xeddc>
  40feec:	ldr	x8, [sp, #504]
  40fef0:	ldr	x8, [x8]
  40fef4:	str	x8, [sp, #472]
  40fef8:	b	41067c <sqrt@plt+0xe9bc>
  40fefc:	mov	x0, #0x18                  	// #24
  40ff00:	bl	41a7a0 <_Znwm@@Base>
  40ff04:	ldr	x8, [sp, #504]
  40ff08:	mov	x9, #0xfffffffffffffff0    	// #-16
  40ff0c:	add	x8, x8, x9
  40ff10:	ldr	x1, [x8]
  40ff14:	ldr	x8, [sp, #504]
  40ff18:	ldr	x2, [x8]
  40ff1c:	str	x0, [sp, #208]
  40ff20:	bl	413dd0 <sqrt@plt+0x12110>
  40ff24:	b	40ff28 <sqrt@plt+0xe268>
  40ff28:	ldr	x8, [sp, #208]
  40ff2c:	str	x8, [sp, #472]
  40ff30:	b	41067c <sqrt@plt+0xe9bc>
  40ff34:	str	x0, [sp, #400]
  40ff38:	str	w1, [sp, #396]
  40ff3c:	ldr	x0, [sp, #208]
  40ff40:	bl	41a878 <_ZdlPv@@Base>
  40ff44:	b	410a9c <sqrt@plt+0xeddc>
  40ff48:	mov	x0, #0x8                   	// #8
  40ff4c:	bl	41a7a0 <_Znwm@@Base>
  40ff50:	str	x0, [sp, #200]
  40ff54:	bl	413e28 <sqrt@plt+0x12168>
  40ff58:	b	40ff5c <sqrt@plt+0xe29c>
  40ff5c:	ldr	x8, [sp, #200]
  40ff60:	str	x8, [sp, #472]
  40ff64:	b	41067c <sqrt@plt+0xe9bc>
  40ff68:	str	x0, [sp, #400]
  40ff6c:	str	w1, [sp, #396]
  40ff70:	ldr	x0, [sp, #200]
  40ff74:	bl	41a878 <_ZdlPv@@Base>
  40ff78:	b	410a9c <sqrt@plt+0xeddc>
  40ff7c:	mov	x0, #0x18                  	// #24
  40ff80:	bl	41a7a0 <_Znwm@@Base>
  40ff84:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  40ff88:	add	x8, x8, #0xa10
  40ff8c:	str	x0, [sp, #192]
  40ff90:	mov	x0, x8
  40ff94:	bl	4050d0 <sqrt@plt+0x3410>
  40ff98:	str	x0, [sp, #184]
  40ff9c:	b	40ffa0 <sqrt@plt+0xe2e0>
  40ffa0:	ldr	x8, [sp, #504]
  40ffa4:	ldrsw	x8, [x8]
  40ffa8:	ldr	x9, [sp, #184]
  40ffac:	add	x1, x9, x8
  40ffb0:	ldr	x8, [sp, #504]
  40ffb4:	ldr	w2, [x8, #4]
  40ffb8:	ldr	x0, [sp, #192]
  40ffbc:	bl	413e70 <sqrt@plt+0x121b0>
  40ffc0:	b	40ffc4 <sqrt@plt+0xe304>
  40ffc4:	ldr	x8, [sp, #192]
  40ffc8:	str	x8, [sp, #472]
  40ffcc:	b	41067c <sqrt@plt+0xe9bc>
  40ffd0:	str	x0, [sp, #400]
  40ffd4:	str	w1, [sp, #396]
  40ffd8:	ldr	x0, [sp, #192]
  40ffdc:	bl	41a878 <_ZdlPv@@Base>
  40ffe0:	b	410a9c <sqrt@plt+0xeddc>
  40ffe4:	mov	x0, #0x10                  	// #16
  40ffe8:	bl	41a7a0 <_Znwm@@Base>
  40ffec:	ldr	x8, [sp, #504]
  40fff0:	ldr	w9, [x8]
  40fff4:	str	x0, [sp, #176]
  40fff8:	mov	w1, w9
  40fffc:	mov	w9, wzr
  410000:	mov	w2, w9
  410004:	bl	413eec <sqrt@plt+0x1222c>
  410008:	b	41000c <sqrt@plt+0xe34c>
  41000c:	ldr	x8, [sp, #176]
  410010:	str	x8, [sp, #472]
  410014:	b	41067c <sqrt@plt+0xe9bc>
  410018:	str	x0, [sp, #400]
  41001c:	str	w1, [sp, #396]
  410020:	ldr	x0, [sp, #176]
  410024:	bl	41a878 <_ZdlPv@@Base>
  410028:	b	410a9c <sqrt@plt+0xeddc>
  41002c:	mov	x0, #0x10                  	// #16
  410030:	bl	41a7a0 <_Znwm@@Base>
  410034:	ldr	x8, [sp, #504]
  410038:	ldur	w9, [x8, #-8]
  41003c:	ldr	x8, [sp, #504]
  410040:	ldr	w10, [x8]
  410044:	subs	w2, w10, #0x1
  410048:	str	x0, [sp, #168]
  41004c:	mov	w1, w9
  410050:	bl	413eec <sqrt@plt+0x1222c>
  410054:	b	410058 <sqrt@plt+0xe398>
  410058:	ldr	x8, [sp, #168]
  41005c:	str	x8, [sp, #472]
  410060:	b	41067c <sqrt@plt+0xe9bc>
  410064:	str	x0, [sp, #400]
  410068:	str	w1, [sp, #396]
  41006c:	ldr	x0, [sp, #168]
  410070:	bl	41a878 <_ZdlPv@@Base>
  410074:	b	410a9c <sqrt@plt+0xeddc>
  410078:	ldr	x8, [sp, #504]
  41007c:	ldr	w9, [x8]
  410080:	cmp	w9, #0x41
  410084:	str	w9, [sp, #164]
  410088:	b.eq	4100c8 <sqrt@plt+0xe408>  // b.none
  41008c:	b	410090 <sqrt@plt+0xe3d0>
  410090:	ldr	w8, [sp, #164]
  410094:	cmp	w8, #0x49
  410098:	b.eq	4100c8 <sqrt@plt+0xe408>  // b.none
  41009c:	b	4100a0 <sqrt@plt+0xe3e0>
  4100a0:	ldr	w8, [sp, #164]
  4100a4:	cmp	w8, #0x61
  4100a8:	b.eq	4100c8 <sqrt@plt+0xe408>  // b.none
  4100ac:	b	4100b0 <sqrt@plt+0xe3f0>
  4100b0:	ldr	w8, [sp, #164]
  4100b4:	cmp	w8, #0x69
  4100b8:	cset	w9, eq  // eq = none
  4100bc:	eor	w9, w9, #0x1
  4100c0:	tbnz	w9, #0, 410114 <sqrt@plt+0xe454>
  4100c4:	b	4100c8 <sqrt@plt+0xe408>
  4100c8:	mov	x0, #0x18                  	// #24
  4100cc:	bl	41a7a0 <_Znwm@@Base>
  4100d0:	ldr	x8, [sp, #504]
  4100d4:	ldr	w9, [x8]
  4100d8:	str	x0, [sp, #152]
  4100dc:	mov	w1, w9
  4100e0:	mov	w9, wzr
  4100e4:	mov	w2, w9
  4100e8:	mov	w3, #0x1                   	// #1
  4100ec:	bl	413f4c <sqrt@plt+0x1228c>
  4100f0:	b	4100f4 <sqrt@plt+0xe434>
  4100f4:	ldr	x8, [sp, #152]
  4100f8:	str	x8, [sp, #472]
  4100fc:	b	41018c <sqrt@plt+0xe4cc>
  410100:	str	x0, [sp, #400]
  410104:	str	w1, [sp, #396]
  410108:	ldr	x0, [sp, #152]
  41010c:	bl	41a878 <_ZdlPv@@Base>
  410110:	b	410a9c <sqrt@plt+0xeddc>
  410114:	ldr	x8, [sp, #504]
  410118:	ldr	w9, [x8]
  41011c:	add	x8, sp, #0x178
  410120:	mov	x0, x8
  410124:	mov	w1, w9
  410128:	str	x8, [sp, #144]
  41012c:	bl	419c54 <sqrt@plt+0x17f94>
  410130:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  410134:	add	x0, x0, #0x640
  410138:	ldr	x1, [sp, #144]
  41013c:	ldr	x2, [sp, #296]
  410140:	ldr	x3, [sp, #296]
  410144:	bl	4038e8 <sqrt@plt+0x1c28>
  410148:	mov	x0, #0x18                  	// #24
  41014c:	bl	41a7a0 <_Znwm@@Base>
  410150:	str	x0, [sp, #136]
  410154:	mov	w1, #0x61                  	// #97
  410158:	mov	w9, wzr
  41015c:	mov	w2, w9
  410160:	mov	w3, #0x1                   	// #1
  410164:	bl	413f4c <sqrt@plt+0x1228c>
  410168:	b	41016c <sqrt@plt+0xe4ac>
  41016c:	ldr	x8, [sp, #136]
  410170:	str	x8, [sp, #472]
  410174:	b	41018c <sqrt@plt+0xe4cc>
  410178:	str	x0, [sp, #400]
  41017c:	str	w1, [sp, #396]
  410180:	ldr	x0, [sp, #136]
  410184:	bl	41a878 <_ZdlPv@@Base>
  410188:	b	410a9c <sqrt@plt+0xeddc>
  41018c:	b	41067c <sqrt@plt+0xe9bc>
  410190:	mov	x0, #0x18                  	// #24
  410194:	bl	41a7a0 <_Znwm@@Base>
  410198:	ldr	x8, [sp, #504]
  41019c:	ldr	w2, [x8]
  4101a0:	ldr	x8, [sp, #504]
  4101a4:	ldr	w3, [x8, #4]
  4101a8:	str	x0, [sp, #128]
  4101ac:	mov	w1, #0x30                  	// #48
  4101b0:	bl	413f4c <sqrt@plt+0x1228c>
  4101b4:	b	4101b8 <sqrt@plt+0xe4f8>
  4101b8:	ldr	x8, [sp, #128]
  4101bc:	str	x8, [sp, #472]
  4101c0:	b	41067c <sqrt@plt+0xe9bc>
  4101c4:	str	x0, [sp, #400]
  4101c8:	str	w1, [sp, #396]
  4101cc:	ldr	x0, [sp, #128]
  4101d0:	bl	41a878 <_ZdlPv@@Base>
  4101d4:	b	410a9c <sqrt@plt+0xeddc>
  4101d8:	ldr	x8, [sp, #504]
  4101dc:	ldur	w9, [x8, #-8]
  4101e0:	subs	w9, w9, #0x61
  4101e4:	mov	w8, w9
  4101e8:	ubfx	x8, x8, #0, #32
  4101ec:	cmp	x8, #0x18
  4101f0:	str	x8, [sp, #120]
  4101f4:	b.hi	410434 <sqrt@plt+0xe774>  // b.pmore
  4101f8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  4101fc:	add	x8, x8, #0xe74
  410200:	ldr	x11, [sp, #120]
  410204:	ldrsw	x10, [x8, x11, lsl #2]
  410208:	add	x9, x8, x10
  41020c:	br	x9
  410210:	mov	x0, #0x18                  	// #24
  410214:	bl	41a7a0 <_Znwm@@Base>
  410218:	ldr	x8, [sp, #504]
  41021c:	mov	x9, #0xffffffffffffffe0    	// #-32
  410220:	add	x8, x8, x9
  410224:	ldr	x1, [x8]
  410228:	str	x0, [sp, #112]
  41022c:	adrp	x2, 408000 <sqrt@plt+0x6340>
  410230:	add	x2, x2, #0x9cc
  410234:	bl	413fb8 <sqrt@plt+0x122f8>
  410238:	b	41023c <sqrt@plt+0xe57c>
  41023c:	ldr	x8, [sp, #112]
  410240:	str	x8, [sp, #472]
  410244:	b	41047c <sqrt@plt+0xe7bc>
  410248:	str	x0, [sp, #400]
  41024c:	str	w1, [sp, #396]
  410250:	ldr	x0, [sp, #112]
  410254:	bl	41a878 <_ZdlPv@@Base>
  410258:	b	410a9c <sqrt@plt+0xeddc>
  41025c:	mov	x0, #0x18                  	// #24
  410260:	bl	41a7a0 <_Znwm@@Base>
  410264:	ldr	x8, [sp, #504]
  410268:	mov	x9, #0xffffffffffffffe0    	// #-32
  41026c:	add	x8, x8, x9
  410270:	ldr	x1, [x8]
  410274:	str	x0, [sp, #104]
  410278:	adrp	x2, 408000 <sqrt@plt+0x6340>
  41027c:	add	x2, x2, #0x964
  410280:	bl	413fb8 <sqrt@plt+0x122f8>
  410284:	b	410288 <sqrt@plt+0xe5c8>
  410288:	ldr	x8, [sp, #104]
  41028c:	str	x8, [sp, #472]
  410290:	b	41047c <sqrt@plt+0xe7bc>
  410294:	str	x0, [sp, #400]
  410298:	str	w1, [sp, #396]
  41029c:	ldr	x0, [sp, #104]
  4102a0:	bl	41a878 <_ZdlPv@@Base>
  4102a4:	b	410a9c <sqrt@plt+0xeddc>
  4102a8:	mov	x0, #0x18                  	// #24
  4102ac:	bl	41a7a0 <_Znwm@@Base>
  4102b0:	ldr	x8, [sp, #504]
  4102b4:	mov	x9, #0xffffffffffffffe0    	// #-32
  4102b8:	add	x8, x8, x9
  4102bc:	ldr	x1, [x8]
  4102c0:	str	x0, [sp, #96]
  4102c4:	adrp	x2, 408000 <sqrt@plt+0x6340>
  4102c8:	add	x2, x2, #0xa34
  4102cc:	bl	413fb8 <sqrt@plt+0x122f8>
  4102d0:	b	4102d4 <sqrt@plt+0xe614>
  4102d4:	ldr	x8, [sp, #96]
  4102d8:	str	x8, [sp, #472]
  4102dc:	b	41047c <sqrt@plt+0xe7bc>
  4102e0:	str	x0, [sp, #400]
  4102e4:	str	w1, [sp, #396]
  4102e8:	ldr	x0, [sp, #96]
  4102ec:	bl	41a878 <_ZdlPv@@Base>
  4102f0:	b	410a9c <sqrt@plt+0xeddc>
  4102f4:	mov	x0, #0x18                  	// #24
  4102f8:	bl	41a7a0 <_Znwm@@Base>
  4102fc:	ldr	x8, [sp, #504]
  410300:	mov	x9, #0xffffffffffffffe0    	// #-32
  410304:	add	x8, x8, x9
  410308:	ldr	x1, [x8]
  41030c:	str	x0, [sp, #88]
  410310:	adrp	x2, 408000 <sqrt@plt+0x6340>
  410314:	add	x2, x2, #0x524
  410318:	bl	413fb8 <sqrt@plt+0x122f8>
  41031c:	b	410320 <sqrt@plt+0xe660>
  410320:	ldr	x8, [sp, #88]
  410324:	str	x8, [sp, #472]
  410328:	b	41047c <sqrt@plt+0xe7bc>
  41032c:	str	x0, [sp, #400]
  410330:	str	w1, [sp, #396]
  410334:	ldr	x0, [sp, #88]
  410338:	bl	41a878 <_ZdlPv@@Base>
  41033c:	b	410a9c <sqrt@plt+0xeddc>
  410340:	mov	x0, #0x18                  	// #24
  410344:	bl	41a7a0 <_Znwm@@Base>
  410348:	ldr	x8, [sp, #504]
  41034c:	mov	x9, #0xffffffffffffffe0    	// #-32
  410350:	add	x8, x8, x9
  410354:	ldr	x1, [x8]
  410358:	str	x0, [sp, #80]
  41035c:	adrp	x2, 408000 <sqrt@plt+0x6340>
  410360:	add	x2, x2, #0x228
  410364:	bl	413fb8 <sqrt@plt+0x122f8>
  410368:	b	41036c <sqrt@plt+0xe6ac>
  41036c:	ldr	x8, [sp, #80]
  410370:	str	x8, [sp, #472]
  410374:	b	41047c <sqrt@plt+0xe7bc>
  410378:	str	x0, [sp, #400]
  41037c:	str	w1, [sp, #396]
  410380:	ldr	x0, [sp, #80]
  410384:	bl	41a878 <_ZdlPv@@Base>
  410388:	b	410a9c <sqrt@plt+0xeddc>
  41038c:	mov	x0, #0x20                  	// #32
  410390:	bl	41a7a0 <_Znwm@@Base>
  410394:	ldr	x8, [sp, #504]
  410398:	mov	x9, #0xffffffffffffffe0    	// #-32
  41039c:	add	x8, x8, x9
  4103a0:	ldr	x1, [x8]
  4103a4:	ldr	x8, [sp, #504]
  4103a8:	ldur	w3, [x8, #-16]
  4103ac:	str	x0, [sp, #72]
  4103b0:	adrp	x2, 407000 <sqrt@plt+0x5340>
  4103b4:	add	x2, x2, #0x3b8
  4103b8:	bl	414014 <sqrt@plt+0x12354>
  4103bc:	b	4103c0 <sqrt@plt+0xe700>
  4103c0:	ldr	x8, [sp, #72]
  4103c4:	str	x8, [sp, #472]
  4103c8:	b	41047c <sqrt@plt+0xe7bc>
  4103cc:	str	x0, [sp, #400]
  4103d0:	str	w1, [sp, #396]
  4103d4:	ldr	x0, [sp, #72]
  4103d8:	bl	41a878 <_ZdlPv@@Base>
  4103dc:	b	410a9c <sqrt@plt+0xeddc>
  4103e0:	mov	x0, #0x20                  	// #32
  4103e4:	bl	41a7a0 <_Znwm@@Base>
  4103e8:	ldr	x8, [sp, #504]
  4103ec:	mov	x9, #0xffffffffffffffe0    	// #-32
  4103f0:	add	x8, x8, x9
  4103f4:	ldr	x1, [x8]
  4103f8:	ldr	x8, [sp, #504]
  4103fc:	ldur	w3, [x8, #-16]
  410400:	str	x0, [sp, #64]
  410404:	adrp	x2, 407000 <sqrt@plt+0x5340>
  410408:	add	x2, x2, #0x11c
  41040c:	bl	414014 <sqrt@plt+0x12354>
  410410:	b	410414 <sqrt@plt+0xe754>
  410414:	ldr	x8, [sp, #64]
  410418:	str	x8, [sp, #472]
  41041c:	b	41047c <sqrt@plt+0xe7bc>
  410420:	str	x0, [sp, #400]
  410424:	str	w1, [sp, #396]
  410428:	ldr	x0, [sp, #64]
  41042c:	bl	41a878 <_ZdlPv@@Base>
  410430:	b	410a9c <sqrt@plt+0xeddc>
  410434:	ldr	x8, [sp, #504]
  410438:	mov	x9, #0xffffffffffffffe0    	// #-32
  41043c:	add	x8, x8, x9
  410440:	ldr	x8, [x8]
  410444:	str	x8, [sp, #472]
  410448:	ldr	x8, [sp, #504]
  41044c:	ldur	w10, [x8, #-8]
  410450:	add	x8, sp, #0x168
  410454:	mov	x0, x8
  410458:	mov	w1, w10
  41045c:	str	x8, [sp, #56]
  410460:	bl	419c54 <sqrt@plt+0x17f94>
  410464:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  410468:	add	x0, x0, #0x659
  41046c:	ldr	x1, [sp, #56]
  410470:	ldr	x2, [sp, #296]
  410474:	ldr	x3, [sp, #296]
  410478:	bl	4038e8 <sqrt@plt+0x1c28>
  41047c:	b	41067c <sqrt@plt+0xe9bc>
  410480:	mov	x0, #0x18                  	// #24
  410484:	bl	41a7a0 <_Znwm@@Base>
  410488:	ldr	x8, [sp, #504]
  41048c:	mov	x9, #0xfffffffffffffff0    	// #-16
  410490:	add	x8, x8, x9
  410494:	ldr	x1, [x8]
  410498:	ldr	x8, [sp, #504]
  41049c:	ldr	w2, [x8]
  4104a0:	str	x0, [sp, #48]
  4104a4:	bl	41407c <sqrt@plt+0x123bc>
  4104a8:	b	4104ac <sqrt@plt+0xe7ec>
  4104ac:	ldr	x8, [sp, #48]
  4104b0:	str	x8, [sp, #472]
  4104b4:	b	41067c <sqrt@plt+0xe9bc>
  4104b8:	str	x0, [sp, #400]
  4104bc:	str	w1, [sp, #396]
  4104c0:	ldr	x0, [sp, #48]
  4104c4:	bl	41a878 <_ZdlPv@@Base>
  4104c8:	b	410a9c <sqrt@plt+0xeddc>
  4104cc:	mov	x0, #0x18                  	// #24
  4104d0:	bl	41a7a0 <_Znwm@@Base>
  4104d4:	ldr	x8, [sp, #504]
  4104d8:	mov	x9, #0xfffffffffffffff0    	// #-16
  4104dc:	add	x8, x8, x9
  4104e0:	ldr	x1, [x8]
  4104e4:	ldr	x8, [sp, #504]
  4104e8:	ldr	w10, [x8]
  4104ec:	mov	w11, wzr
  4104f0:	subs	w2, w11, w10
  4104f4:	str	x0, [sp, #40]
  4104f8:	bl	41407c <sqrt@plt+0x123bc>
  4104fc:	b	410500 <sqrt@plt+0xe840>
  410500:	ldr	x8, [sp, #40]
  410504:	str	x8, [sp, #472]
  410508:	b	41067c <sqrt@plt+0xe9bc>
  41050c:	str	x0, [sp, #400]
  410510:	str	w1, [sp, #396]
  410514:	ldr	x0, [sp, #40]
  410518:	bl	41a878 <_ZdlPv@@Base>
  41051c:	b	410a9c <sqrt@plt+0xeddc>
  410520:	mov	x0, #0x10                  	// #16
  410524:	bl	41a7a0 <_Znwm@@Base>
  410528:	ldr	x8, [sp, #504]
  41052c:	mov	x9, #0xfffffffffffffff8    	// #-8
  410530:	add	x8, x8, x9
  410534:	ldr	x1, [x8]
  410538:	str	x0, [sp, #32]
  41053c:	bl	4140d8 <sqrt@plt+0x12418>
  410540:	b	410544 <sqrt@plt+0xe884>
  410544:	ldr	x8, [sp, #32]
  410548:	str	x8, [sp, #472]
  41054c:	b	41067c <sqrt@plt+0xe9bc>
  410550:	str	x0, [sp, #400]
  410554:	str	w1, [sp, #396]
  410558:	ldr	x0, [sp, #32]
  41055c:	bl	41a878 <_ZdlPv@@Base>
  410560:	b	410a9c <sqrt@plt+0xeddc>
  410564:	ldr	x8, [sp, #504]
  410568:	mov	x9, #0xfffffffffffffff8    	// #-8
  41056c:	add	x8, x8, x9
  410570:	ldr	x8, [x8]
  410574:	str	x8, [sp, #472]
  410578:	b	41067c <sqrt@plt+0xe9bc>
  41057c:	mov	x0, #0x10                  	// #16
  410580:	bl	41a7a0 <_Znwm@@Base>
  410584:	ldr	x8, [sp, #504]
  410588:	mov	x9, #0xfffffffffffffff8    	// #-8
  41058c:	add	x8, x8, x9
  410590:	ldr	x1, [x8]
  410594:	str	x0, [sp, #24]
  410598:	bl	414128 <sqrt@plt+0x12468>
  41059c:	b	4105a0 <sqrt@plt+0xe8e0>
  4105a0:	ldr	x8, [sp, #24]
  4105a4:	str	x8, [sp, #472]
  4105a8:	b	41067c <sqrt@plt+0xe9bc>
  4105ac:	str	x0, [sp, #400]
  4105b0:	str	w1, [sp, #396]
  4105b4:	ldr	x0, [sp, #24]
  4105b8:	bl	41a878 <_ZdlPv@@Base>
  4105bc:	b	410a9c <sqrt@plt+0xeddc>
  4105c0:	mov	w8, #0xffffffff            	// #-1
  4105c4:	str	w8, [sp, #472]
  4105c8:	b	41067c <sqrt@plt+0xe9bc>
  4105cc:	ldr	x8, [sp, #504]
  4105d0:	ldr	w9, [x8]
  4105d4:	str	w9, [sp, #472]
  4105d8:	b	41067c <sqrt@plt+0xe9bc>
  4105dc:	ldr	x8, [sp, #504]
  4105e0:	ldr	w9, [x8]
  4105e4:	str	w9, [sp, #472]
  4105e8:	b	41067c <sqrt@plt+0xe9bc>
  4105ec:	ldr	x8, [sp, #504]
  4105f0:	ldur	w9, [x8, #-8]
  4105f4:	mov	w10, #0xa                   	// #10
  4105f8:	mul	w9, w9, w10
  4105fc:	ldr	x8, [sp, #504]
  410600:	ldr	w10, [x8]
  410604:	add	w9, w9, w10
  410608:	str	w9, [sp, #472]
  41060c:	b	41067c <sqrt@plt+0xe9bc>
  410610:	mov	w8, #0x1                   	// #1
  410614:	str	w8, [sp, #472]
  410618:	ldr	x9, [sp, #504]
  41061c:	ldr	w8, [x9]
  410620:	str	w8, [sp, #476]
  410624:	b	41067c <sqrt@plt+0xe9bc>
  410628:	ldr	x8, [sp, #504]
  41062c:	ldur	w9, [x8, #-8]
  410630:	add	w9, w9, #0x1
  410634:	str	w9, [sp, #472]
  410638:	ldr	x8, [sp, #504]
  41063c:	ldur	w9, [x8, #-4]
  410640:	mov	w10, #0xa                   	// #10
  410644:	mul	w9, w9, w10
  410648:	ldr	x8, [sp, #504]
  41064c:	ldr	w10, [x8]
  410650:	add	w9, w9, w10
  410654:	str	w9, [sp, #476]
  410658:	b	41067c <sqrt@plt+0xe9bc>
  41065c:	str	wzr, [sp, #472]
  410660:	b	41067c <sqrt@plt+0xe9bc>
  410664:	mov	w8, #0x1                   	// #1
  410668:	str	w8, [sp, #472]
  41066c:	b	41067c <sqrt@plt+0xe9bc>
  410670:	mov	w8, #0xffffffff            	// #-1
  410674:	str	w8, [sp, #472]
  410678:	b	41067c <sqrt@plt+0xe9bc>
  41067c:	ldrsw	x8, [sp, #468]
  410680:	ldr	x9, [sp, #504]
  410684:	mov	x10, #0x8                   	// #8
  410688:	mneg	x8, x8, x10
  41068c:	add	x8, x9, x8
  410690:	str	x8, [sp, #504]
  410694:	ldrsw	x8, [sp, #468]
  410698:	ldr	x9, [sp, #2120]
  41069c:	mov	x10, #0x2                   	// #2
  4106a0:	mneg	x8, x8, x10
  4106a4:	add	x8, x9, x8
  4106a8:	str	x8, [sp, #2120]
  4106ac:	mov	w11, wzr
  4106b0:	str	wzr, [sp, #468]
  4106b4:	ldr	x8, [sp, #504]
  4106b8:	add	x9, x8, #0x8
  4106bc:	str	x9, [sp, #504]
  4106c0:	ldr	x9, [sp, #472]
  4106c4:	str	x9, [x8, #8]
  4106c8:	ldrsw	x8, [sp, #492]
  4106cc:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  4106d0:	add	x9, x9, #0xd6
  4106d4:	ldrb	w12, [x9, x8]
  4106d8:	subs	w12, w12, #0x15
  4106dc:	str	w12, [sp, #356]
  4106e0:	ldrsw	x8, [sp, #356]
  4106e4:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  4106e8:	add	x9, x9, #0xf9
  4106ec:	ldrsb	w12, [x9, x8]
  4106f0:	ldr	x8, [sp, #2120]
  4106f4:	ldrsh	w13, [x8]
  4106f8:	add	w12, w12, w13
  4106fc:	str	w12, [sp, #352]
  410700:	ldr	w12, [sp, #352]
  410704:	cmp	w11, w12
  410708:	cset	w11, gt
  41070c:	tbnz	w11, #0, 41074c <sqrt@plt+0xea8c>
  410710:	ldr	w8, [sp, #352]
  410714:	cmp	w8, #0x27
  410718:	b.gt	41074c <sqrt@plt+0xea8c>
  41071c:	ldrsw	x8, [sp, #352]
  410720:	ldr	x9, [sp, #320]
  410724:	ldrsb	w10, [x9, x8]
  410728:	ldr	x8, [sp, #2120]
  41072c:	ldrsh	w11, [x8]
  410730:	cmp	w10, w11
  410734:	b.ne	41074c <sqrt@plt+0xea8c>  // b.any
  410738:	ldrsw	x8, [sp, #352]
  41073c:	ldr	x9, [sp, #312]
  410740:	ldrb	w10, [x9, x8]
  410744:	str	w10, [sp, #20]
  410748:	b	410760 <sqrt@plt+0xeaa0>
  41074c:	ldrsw	x8, [sp, #356]
  410750:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  410754:	add	x9, x9, #0x105
  410758:	ldrsb	w10, [x9, x8]
  41075c:	str	w10, [sp, #20]
  410760:	ldr	w8, [sp, #20]
  410764:	stur	w8, [x29, #-4]
  410768:	b	40f8e0 <sqrt@plt+0xdc20>
  41076c:	ldr	x8, [sp, #336]
  410770:	ldr	w9, [x8]
  410774:	mov	w10, #0xfffffffe            	// #-2
  410778:	cmp	w9, w10
  41077c:	b.ne	41078c <sqrt@plt+0xeacc>  // b.any
  410780:	mov	w8, #0xfffffffe            	// #-2
  410784:	str	w8, [sp, #16]
  410788:	b	4107c4 <sqrt@plt+0xeb04>
  41078c:	ldr	x8, [sp, #336]
  410790:	ldr	w9, [x8]
  410794:	cmp	w9, #0x104
  410798:	b.hi	4107b4 <sqrt@plt+0xeaf4>  // b.pmore
  41079c:	ldr	x8, [sp, #336]
  4107a0:	ldrsw	x9, [x8]
  4107a4:	ldr	x10, [sp, #328]
  4107a8:	ldrb	w11, [x10, x9]
  4107ac:	str	w11, [sp, #12]
  4107b0:	b	4107bc <sqrt@plt+0xeafc>
  4107b4:	mov	w8, #0x2                   	// #2
  4107b8:	str	w8, [sp, #12]
  4107bc:	ldr	w8, [sp, #12]
  4107c0:	str	w8, [sp, #16]
  4107c4:	ldr	w8, [sp, #16]
  4107c8:	str	w8, [sp, #484]
  4107cc:	ldur	w8, [x29, #-8]
  4107d0:	cbnz	w8, 4107f0 <sqrt@plt+0xeb30>
  4107d4:	ldr	x8, [sp, #344]
  4107d8:	ldr	w9, [x8]
  4107dc:	add	w9, w9, #0x1
  4107e0:	str	w9, [x8]
  4107e4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  4107e8:	add	x0, x0, #0x66f
  4107ec:	bl	410d00 <sqrt@plt+0xf040>
  4107f0:	ldur	w8, [x29, #-8]
  4107f4:	cmp	w8, #0x3
  4107f8:	b.ne	410844 <sqrt@plt+0xeb84>  // b.any
  4107fc:	ldr	x8, [sp, #336]
  410800:	ldr	w9, [x8]
  410804:	cmp	w9, #0x0
  410808:	cset	w9, gt
  41080c:	tbnz	w9, #0, 410824 <sqrt@plt+0xeb64>
  410810:	ldr	x8, [sp, #336]
  410814:	ldr	w9, [x8]
  410818:	cbnz	w9, 410820 <sqrt@plt+0xeb60>
  41081c:	b	410968 <sqrt@plt+0xeca8>
  410820:	b	410844 <sqrt@plt+0xeb84>
  410824:	ldr	w1, [sp, #484]
  410828:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41082c:	add	x0, x0, #0x67c
  410830:	ldr	x2, [sp, #304]
  410834:	bl	410dd4 <sqrt@plt+0xf114>
  410838:	mov	w8, #0xfffffffe            	// #-2
  41083c:	ldr	x9, [sp, #336]
  410840:	str	w8, [x9]
  410844:	mov	w8, #0x3                   	// #3
  410848:	stur	w8, [x29, #-8]
  41084c:	ldursw	x8, [x29, #-4]
  410850:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x175c>
  410854:	add	x9, x9, #0xefc
  410858:	ldrsb	w10, [x9, x8]
  41085c:	str	w10, [sp, #492]
  410860:	ldr	w10, [sp, #492]
  410864:	mov	w11, #0xffffffe6            	// #-26
  410868:	cmp	w10, w11
  41086c:	b.eq	4108d8 <sqrt@plt+0xec18>  // b.none
  410870:	ldr	w8, [sp, #492]
  410874:	add	w8, w8, #0x1
  410878:	str	w8, [sp, #492]
  41087c:	ldr	w8, [sp, #492]
  410880:	mov	w9, wzr
  410884:	cmp	w9, w8
  410888:	cset	w8, gt
  41088c:	tbnz	w8, #0, 4108d8 <sqrt@plt+0xec18>
  410890:	ldr	w8, [sp, #492]
  410894:	cmp	w8, #0x27
  410898:	b.gt	4108d8 <sqrt@plt+0xec18>
  41089c:	ldrsw	x8, [sp, #492]
  4108a0:	ldr	x9, [sp, #320]
  4108a4:	ldrsb	w10, [x9, x8]
  4108a8:	cmp	w10, #0x1
  4108ac:	b.ne	4108d8 <sqrt@plt+0xec18>  // b.any
  4108b0:	ldrsw	x8, [sp, #492]
  4108b4:	ldr	x9, [sp, #312]
  4108b8:	ldrb	w10, [x9, x8]
  4108bc:	str	w10, [sp, #492]
  4108c0:	ldr	w10, [sp, #492]
  4108c4:	mov	w11, wzr
  4108c8:	cmp	w11, w10
  4108cc:	cset	w10, ge  // ge = tcont
  4108d0:	tbnz	w10, #0, 4108d8 <sqrt@plt+0xec18>
  4108d4:	b	41093c <sqrt@plt+0xec7c>
  4108d8:	ldr	x8, [sp, #2120]
  4108dc:	ldr	x9, [sp, #2128]
  4108e0:	cmp	x8, x9
  4108e4:	b.ne	4108ec <sqrt@plt+0xec2c>  // b.any
  4108e8:	b	410968 <sqrt@plt+0xeca8>
  4108ec:	ldursw	x8, [x29, #-4]
  4108f0:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  4108f4:	add	x9, x9, #0x111
  4108f8:	ldrb	w1, [x9, x8]
  4108fc:	ldr	x2, [sp, #504]
  410900:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  410904:	add	x0, x0, #0x68e
  410908:	bl	410dd4 <sqrt@plt+0xf114>
  41090c:	ldr	x8, [sp, #504]
  410910:	mov	x9, #0xfffffffffffffff8    	// #-8
  410914:	add	x8, x8, x9
  410918:	str	x8, [sp, #504]
  41091c:	ldr	x8, [sp, #2120]
  410920:	mov	x9, #0xfffffffffffffffe    	// #-2
  410924:	add	x8, x8, x9
  410928:	str	x8, [sp, #2120]
  41092c:	ldr	x8, [sp, #2120]
  410930:	ldrsh	w10, [x8]
  410934:	stur	w10, [x29, #-4]
  410938:	b	41084c <sqrt@plt+0xeb8c>
  41093c:	ldr	x8, [sp, #504]
  410940:	add	x9, x8, #0x8
  410944:	str	x9, [sp, #504]
  410948:	ldr	x9, [sp, #304]
  41094c:	ldr	x10, [x9]
  410950:	str	x10, [x8, #8]
  410954:	ldr	w11, [sp, #492]
  410958:	stur	w11, [x29, #-4]
  41095c:	b	40f8e0 <sqrt@plt+0xdc20>
  410960:	str	wzr, [sp, #488]
  410964:	b	410988 <sqrt@plt+0xecc8>
  410968:	mov	w8, #0x1                   	// #1
  41096c:	str	w8, [sp, #488]
  410970:	b	410988 <sqrt@plt+0xecc8>
  410974:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  410978:	add	x0, x0, #0x69d
  41097c:	bl	410d00 <sqrt@plt+0xf040>
  410980:	mov	w8, #0x2                   	// #2
  410984:	str	w8, [sp, #488]
  410988:	ldr	x8, [sp, #336]
  41098c:	ldr	w9, [x8]
  410990:	mov	w10, #0xfffffffe            	// #-2
  410994:	cmp	w9, w10
  410998:	b.eq	4109e8 <sqrt@plt+0xed28>  // b.none
  41099c:	ldr	x8, [sp, #336]
  4109a0:	ldr	w9, [x8]
  4109a4:	cmp	w9, #0x104
  4109a8:	b.hi	4109c4 <sqrt@plt+0xed04>  // b.pmore
  4109ac:	ldr	x8, [sp, #336]
  4109b0:	ldrsw	x9, [x8]
  4109b4:	ldr	x10, [sp, #328]
  4109b8:	ldrb	w11, [x10, x9]
  4109bc:	str	w11, [sp, #8]
  4109c0:	b	4109cc <sqrt@plt+0xed0c>
  4109c4:	mov	w8, #0x2                   	// #2
  4109c8:	str	w8, [sp, #8]
  4109cc:	ldr	w8, [sp, #8]
  4109d0:	str	w8, [sp, #484]
  4109d4:	ldr	w1, [sp, #484]
  4109d8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  4109dc:	add	x0, x0, #0x6ae
  4109e0:	ldr	x2, [sp, #304]
  4109e4:	bl	410dd4 <sqrt@plt+0xf114>
  4109e8:	ldrsw	x8, [sp, #468]
  4109ec:	ldr	x9, [sp, #504]
  4109f0:	mov	x10, #0x8                   	// #8
  4109f4:	mneg	x8, x8, x10
  4109f8:	add	x8, x9, x8
  4109fc:	str	x8, [sp, #504]
  410a00:	ldrsw	x8, [sp, #468]
  410a04:	ldr	x9, [sp, #2120]
  410a08:	mov	x10, #0x2                   	// #2
  410a0c:	mneg	x8, x8, x10
  410a10:	add	x8, x9, x8
  410a14:	str	x8, [sp, #2120]
  410a18:	ldr	x8, [sp, #2120]
  410a1c:	ldr	x9, [sp, #2128]
  410a20:	cmp	x8, x9
  410a24:	b.eq	410a70 <sqrt@plt+0xedb0>  // b.none
  410a28:	ldr	x8, [sp, #2120]
  410a2c:	ldrsh	x8, [x8]
  410a30:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  410a34:	add	x9, x9, #0x111
  410a38:	ldrb	w1, [x9, x8]
  410a3c:	ldr	x2, [sp, #504]
  410a40:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  410a44:	add	x0, x0, #0x6cc
  410a48:	bl	410dd4 <sqrt@plt+0xf114>
  410a4c:	ldr	x8, [sp, #504]
  410a50:	mov	x9, #0xfffffffffffffff8    	// #-8
  410a54:	add	x8, x8, x9
  410a58:	str	x8, [sp, #504]
  410a5c:	ldr	x8, [sp, #2120]
  410a60:	mov	x9, #0xfffffffffffffffe    	// #-2
  410a64:	add	x8, x8, x9
  410a68:	str	x8, [sp, #2120]
  410a6c:	b	410a18 <sqrt@plt+0xed58>
  410a70:	ldr	x8, [sp, #2128]
  410a74:	add	x9, sp, #0x858
  410a78:	cmp	x8, x9
  410a7c:	b.eq	410a88 <sqrt@plt+0xedc8>  // b.none
  410a80:	ldr	x0, [sp, #2128]
  410a84:	bl	4019b0 <free@plt>
  410a88:	ldr	w0, [sp, #488]
  410a8c:	add	sp, sp, #0x9f0
  410a90:	ldr	x28, [sp, #16]
  410a94:	ldp	x29, x30, [sp], #32
  410a98:	ret
  410a9c:	ldr	x0, [sp, #400]
  410aa0:	bl	401c40 <_Unwind_Resume@plt>
  410aa4:	sub	sp, sp, #0x40
  410aa8:	stp	x29, x30, [sp, #48]
  410aac:	add	x29, sp, #0x30
  410ab0:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410ab4:	add	x8, x8, #0xa40
  410ab8:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410abc:	add	x9, x9, #0xa48
  410ac0:	adrp	x10, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410ac4:	add	x10, x10, #0xa10
  410ac8:	adrp	x11, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410acc:	add	x11, x11, #0xa28
  410ad0:	stur	x8, [x29, #-16]
  410ad4:	str	x9, [sp, #24]
  410ad8:	str	x10, [sp, #16]
  410adc:	str	x11, [sp, #8]
  410ae0:	ldur	x8, [x29, #-16]
  410ae4:	ldr	x9, [x8]
  410ae8:	ldr	x10, [sp, #24]
  410aec:	ldr	x11, [x10]
  410af0:	mov	w12, #0x0                   	// #0
  410af4:	cmp	x9, x11
  410af8:	str	w12, [sp, #4]
  410afc:	b.cs	410b24 <sqrt@plt+0xee64>  // b.hs, b.nlast
  410b00:	ldur	x8, [x29, #-16]
  410b04:	ldr	x9, [x8]
  410b08:	ldrb	w1, [x9]
  410b0c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  410b10:	add	x0, x0, #0x625
  410b14:	bl	40536c <sqrt@plt+0x36ac>
  410b18:	cmp	w0, #0x0
  410b1c:	cset	w10, ne  // ne = any
  410b20:	str	w10, [sp, #4]
  410b24:	ldr	w8, [sp, #4]
  410b28:	tbnz	w8, #0, 410b30 <sqrt@plt+0xee70>
  410b2c:	b	410b44 <sqrt@plt+0xee84>
  410b30:	ldur	x8, [x29, #-16]
  410b34:	ldr	x9, [x8]
  410b38:	add	x9, x9, #0x1
  410b3c:	str	x9, [x8]
  410b40:	b	410ae0 <sqrt@plt+0xee20>
  410b44:	ldur	x8, [x29, #-16]
  410b48:	ldr	x9, [x8]
  410b4c:	adrp	x10, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410b50:	add	x10, x10, #0xa50
  410b54:	str	x9, [x10]
  410b58:	ldr	x9, [x8]
  410b5c:	ldr	x10, [sp, #24]
  410b60:	ldr	x11, [x10]
  410b64:	cmp	x9, x11
  410b68:	b.cc	410b74 <sqrt@plt+0xeeb4>  // b.lo, b.ul, b.last
  410b6c:	stur	wzr, [x29, #-4]
  410b70:	b	410cf0 <sqrt@plt+0xf030>
  410b74:	ldur	x8, [x29, #-16]
  410b78:	ldr	x9, [x8]
  410b7c:	add	x10, x9, #0x1
  410b80:	str	x10, [x8]
  410b84:	ldrb	w11, [x9]
  410b88:	sturb	w11, [x29, #-5]
  410b8c:	ldurb	w1, [x29, #-5]
  410b90:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  410b94:	add	x0, x0, #0x125
  410b98:	bl	40536c <sqrt@plt+0x36ac>
  410b9c:	cbz	w0, 410bb8 <sqrt@plt+0xeef8>
  410ba0:	ldurb	w8, [x29, #-5]
  410ba4:	ldr	x9, [sp, #8]
  410ba8:	str	w8, [x9]
  410bac:	mov	w8, #0x102                 	// #258
  410bb0:	stur	w8, [x29, #-4]
  410bb4:	b	410cf0 <sqrt@plt+0xf030>
  410bb8:	ldurb	w1, [x29, #-5]
  410bbc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  410bc0:	add	x0, x0, #0x425
  410bc4:	bl	40536c <sqrt@plt+0x36ac>
  410bc8:	cbz	w0, 410be8 <sqrt@plt+0xef28>
  410bcc:	ldurb	w8, [x29, #-5]
  410bd0:	subs	w8, w8, #0x30
  410bd4:	ldr	x9, [sp, #8]
  410bd8:	str	w8, [x9]
  410bdc:	mov	w8, #0x104                 	// #260
  410be0:	stur	w8, [x29, #-4]
  410be4:	b	410cf0 <sqrt@plt+0xf030>
  410be8:	ldurb	w8, [x29, #-5]
  410bec:	cmp	w8, #0x27
  410bf0:	b.ne	410ce8 <sqrt@plt+0xf028>  // b.any
  410bf4:	ldr	x0, [sp, #16]
  410bf8:	bl	4050e8 <sqrt@plt+0x3428>
  410bfc:	ldr	x8, [sp, #8]
  410c00:	str	w0, [x8]
  410c04:	ldur	x8, [x29, #-16]
  410c08:	ldr	x9, [x8]
  410c0c:	ldr	x10, [sp, #24]
  410c10:	ldr	x11, [x10]
  410c14:	cmp	x9, x11
  410c18:	b.cs	410cc4 <sqrt@plt+0xf004>  // b.hs, b.nlast
  410c1c:	ldur	x8, [x29, #-16]
  410c20:	ldr	x9, [x8]
  410c24:	ldrb	w10, [x9]
  410c28:	cmp	w10, #0x27
  410c2c:	b.ne	410c9c <sqrt@plt+0xefdc>  // b.any
  410c30:	ldur	x8, [x29, #-16]
  410c34:	ldr	x9, [x8]
  410c38:	add	x9, x9, #0x1
  410c3c:	str	x9, [x8]
  410c40:	ldr	x10, [sp, #24]
  410c44:	ldr	x11, [x10]
  410c48:	cmp	x9, x11
  410c4c:	b.cs	410c74 <sqrt@plt+0xefb4>  // b.hs, b.nlast
  410c50:	ldur	x8, [x29, #-16]
  410c54:	ldr	x9, [x8]
  410c58:	ldrb	w10, [x9]
  410c5c:	cmp	w10, #0x27
  410c60:	b.ne	410c74 <sqrt@plt+0xefb4>  // b.any
  410c64:	ldr	x0, [sp, #16]
  410c68:	mov	w1, #0x27                  	// #39
  410c6c:	bl	405198 <sqrt@plt+0x34d8>
  410c70:	b	410c98 <sqrt@plt+0xefd8>
  410c74:	ldr	x0, [sp, #16]
  410c78:	bl	4050e8 <sqrt@plt+0x3428>
  410c7c:	ldr	x8, [sp, #8]
  410c80:	ldr	w9, [x8]
  410c84:	subs	w9, w0, w9
  410c88:	str	w9, [x8, #4]
  410c8c:	mov	w9, #0x103                 	// #259
  410c90:	stur	w9, [x29, #-4]
  410c94:	b	410cf0 <sqrt@plt+0xf030>
  410c98:	b	410cb0 <sqrt@plt+0xeff0>
  410c9c:	ldur	x8, [x29, #-16]
  410ca0:	ldr	x9, [x8]
  410ca4:	ldrb	w1, [x9]
  410ca8:	ldr	x0, [sp, #16]
  410cac:	bl	405198 <sqrt@plt+0x34d8>
  410cb0:	ldur	x8, [x29, #-16]
  410cb4:	ldr	x9, [x8]
  410cb8:	add	x9, x9, #0x1
  410cbc:	str	x9, [x8]
  410cc0:	b	410c04 <sqrt@plt+0xef44>
  410cc4:	ldr	x0, [sp, #16]
  410cc8:	bl	4050e8 <sqrt@plt+0x3428>
  410ccc:	ldr	x8, [sp, #8]
  410cd0:	ldr	w9, [x8]
  410cd4:	subs	w9, w0, w9
  410cd8:	str	w9, [x8, #4]
  410cdc:	mov	w9, #0x103                 	// #259
  410ce0:	stur	w9, [x29, #-4]
  410ce4:	b	410cf0 <sqrt@plt+0xf030>
  410ce8:	ldurb	w8, [x29, #-5]
  410cec:	stur	w8, [x29, #-4]
  410cf0:	ldur	w0, [x29, #-4]
  410cf4:	ldp	x29, x30, [sp, #48]
  410cf8:	add	sp, sp, #0x40
  410cfc:	ret
  410d00:	sub	sp, sp, #0x80
  410d04:	stp	x29, x30, [sp, #112]
  410d08:	add	x29, sp, #0x70
  410d0c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410d10:	add	x8, x8, #0xa50
  410d14:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410d18:	add	x9, x9, #0xa48
  410d1c:	stur	x0, [x29, #-8]
  410d20:	ldr	x10, [x8]
  410d24:	ldr	x9, [x9]
  410d28:	cmp	x10, x9
  410d2c:	str	x8, [sp, #32]
  410d30:	b.cs	410d80 <sqrt@plt+0xf0c0>  // b.hs, b.nlast
  410d34:	ldur	x1, [x29, #-8]
  410d38:	sub	x8, x29, #0x18
  410d3c:	mov	x0, x8
  410d40:	str	x8, [sp, #24]
  410d44:	bl	419b9c <sqrt@plt+0x17edc>
  410d48:	ldr	x8, [sp, #32]
  410d4c:	ldr	x1, [x8]
  410d50:	sub	x9, x29, #0x28
  410d54:	mov	x0, x9
  410d58:	str	x9, [sp, #16]
  410d5c:	bl	419b9c <sqrt@plt+0x17edc>
  410d60:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  410d64:	add	x0, x0, #0x6dd
  410d68:	ldr	x1, [sp, #24]
  410d6c:	ldr	x2, [sp, #16]
  410d70:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0xb748>
  410d74:	add	x3, x3, #0xc30
  410d78:	bl	4038e8 <sqrt@plt+0x1c28>
  410d7c:	b	410dc8 <sqrt@plt+0xf108>
  410d80:	ldur	x1, [x29, #-8]
  410d84:	add	x8, sp, #0x38
  410d88:	mov	x0, x8
  410d8c:	str	x8, [sp, #8]
  410d90:	bl	419b9c <sqrt@plt+0x17edc>
  410d94:	ldr	x8, [sp, #32]
  410d98:	ldr	x1, [x8]
  410d9c:	add	x9, sp, #0x28
  410da0:	mov	x0, x9
  410da4:	str	x9, [sp]
  410da8:	bl	419b9c <sqrt@plt+0x17edc>
  410dac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  410db0:	add	x0, x0, #0x700
  410db4:	ldr	x1, [sp, #8]
  410db8:	ldr	x2, [sp]
  410dbc:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0xb748>
  410dc0:	add	x3, x3, #0xc30
  410dc4:	bl	4038e8 <sqrt@plt+0x1c28>
  410dc8:	ldp	x29, x30, [sp, #112]
  410dcc:	add	sp, sp, #0x80
  410dd0:	ret
  410dd4:	sub	sp, sp, #0x20
  410dd8:	str	x0, [sp, #24]
  410ddc:	str	w1, [sp, #20]
  410de0:	str	x2, [sp, #8]
  410de4:	ldr	x8, [sp, #24]
  410de8:	cbnz	x8, 410df8 <sqrt@plt+0xf138>
  410dec:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  410df0:	add	x8, x8, #0x747
  410df4:	str	x8, [sp, #24]
  410df8:	add	sp, sp, #0x20
  410dfc:	ret
  410e00:	sub	sp, sp, #0x40
  410e04:	stp	x29, x30, [sp, #48]
  410e08:	add	x29, sp, #0x30
  410e0c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410e10:	add	x8, x8, #0xa40
  410e14:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410e18:	add	x9, x9, #0xa50
  410e1c:	mov	w10, wzr
  410e20:	adrp	x11, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410e24:	add	x11, x11, #0xa48
  410e28:	adrp	x12, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410e2c:	add	x12, x12, #0xa10
  410e30:	stur	x0, [x29, #-16]
  410e34:	ldur	x13, [x29, #-16]
  410e38:	str	x13, [x8]
  410e3c:	str	x13, [x9]
  410e40:	ldur	x0, [x29, #-16]
  410e44:	mov	w1, w10
  410e48:	str	x11, [sp, #24]
  410e4c:	str	x12, [sp, #16]
  410e50:	bl	4019c0 <strchr@plt>
  410e54:	ldr	x8, [sp, #24]
  410e58:	str	x0, [x8]
  410e5c:	ldr	x0, [sp, #16]
  410e60:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  410e64:	bl	40f83c <sqrt@plt+0xdb7c>
  410e68:	cbz	w0, 410e74 <sqrt@plt+0xf1b4>
  410e6c:	stur	wzr, [x29, #-4]
  410e70:	b	410ebc <sqrt@plt+0xf1fc>
  410e74:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410e78:	add	x8, x8, #0xa58
  410e7c:	ldr	x8, [x8]
  410e80:	str	x8, [sp, #8]
  410e84:	cbz	x8, 410e9c <sqrt@plt+0xf1dc>
  410e88:	ldr	x8, [sp, #8]
  410e8c:	ldr	x9, [x8]
  410e90:	ldr	x9, [x9, #8]
  410e94:	mov	x0, x8
  410e98:	blr	x9
  410e9c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410ea0:	add	x8, x8, #0xa38
  410ea4:	ldr	x8, [x8]
  410ea8:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410eac:	add	x9, x9, #0xa58
  410eb0:	str	x8, [x9]
  410eb4:	mov	w10, #0x1                   	// #1
  410eb8:	stur	w10, [x29, #-4]
  410ebc:	ldur	w0, [x29, #-4]
  410ec0:	ldp	x29, x30, [sp, #48]
  410ec4:	add	sp, sp, #0x40
  410ec8:	ret
  410ecc:	sub	sp, sp, #0x40
  410ed0:	stp	x29, x30, [sp, #48]
  410ed4:	add	x29, sp, #0x30
  410ed8:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410edc:	add	x8, x8, #0xa40
  410ee0:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410ee4:	add	x9, x9, #0xa50
  410ee8:	mov	w10, wzr
  410eec:	adrp	x11, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410ef0:	add	x11, x11, #0xa48
  410ef4:	adrp	x12, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410ef8:	add	x12, x12, #0xa10
  410efc:	stur	x0, [x29, #-16]
  410f00:	ldur	x13, [x29, #-16]
  410f04:	str	x13, [x8]
  410f08:	str	x13, [x9]
  410f0c:	ldur	x0, [x29, #-16]
  410f10:	mov	w1, w10
  410f14:	str	x11, [sp, #24]
  410f18:	str	x12, [sp, #16]
  410f1c:	bl	4019c0 <strchr@plt>
  410f20:	ldr	x8, [sp, #24]
  410f24:	str	x0, [x8]
  410f28:	ldr	x0, [sp, #16]
  410f2c:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  410f30:	bl	40f83c <sqrt@plt+0xdb7c>
  410f34:	cbz	w0, 410f40 <sqrt@plt+0xf280>
  410f38:	stur	wzr, [x29, #-4]
  410f3c:	b	410f88 <sqrt@plt+0xf2c8>
  410f40:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410f44:	add	x8, x8, #0xa60
  410f48:	ldr	x8, [x8]
  410f4c:	str	x8, [sp, #8]
  410f50:	cbz	x8, 410f68 <sqrt@plt+0xf2a8>
  410f54:	ldr	x8, [sp, #8]
  410f58:	ldr	x9, [x8]
  410f5c:	ldr	x9, [x9, #8]
  410f60:	mov	x0, x8
  410f64:	blr	x9
  410f68:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410f6c:	add	x8, x8, #0xa38
  410f70:	ldr	x8, [x8]
  410f74:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410f78:	add	x9, x9, #0xa60
  410f7c:	str	x8, [x9]
  410f80:	mov	w10, #0x1                   	// #1
  410f84:	stur	w10, [x29, #-4]
  410f88:	ldur	w0, [x29, #-4]
  410f8c:	ldp	x29, x30, [sp, #48]
  410f90:	add	sp, sp, #0x40
  410f94:	ret
  410f98:	sub	sp, sp, #0x40
  410f9c:	stp	x29, x30, [sp, #48]
  410fa0:	add	x29, sp, #0x30
  410fa4:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410fa8:	add	x8, x8, #0xa40
  410fac:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410fb0:	add	x9, x9, #0xa50
  410fb4:	mov	w10, wzr
  410fb8:	adrp	x11, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410fbc:	add	x11, x11, #0xa48
  410fc0:	adrp	x12, 43d000 <stderr@@GLIBC_2.17+0xa748>
  410fc4:	add	x12, x12, #0xa10
  410fc8:	stur	x0, [x29, #-16]
  410fcc:	ldur	x13, [x29, #-16]
  410fd0:	str	x13, [x8]
  410fd4:	str	x13, [x9]
  410fd8:	ldur	x0, [x29, #-16]
  410fdc:	mov	w1, w10
  410fe0:	str	x11, [sp, #24]
  410fe4:	str	x12, [sp, #16]
  410fe8:	bl	4019c0 <strchr@plt>
  410fec:	ldr	x8, [sp, #24]
  410ff0:	str	x0, [x8]
  410ff4:	ldr	x0, [sp, #16]
  410ff8:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  410ffc:	bl	40f83c <sqrt@plt+0xdb7c>
  411000:	cbz	w0, 41100c <sqrt@plt+0xf34c>
  411004:	stur	wzr, [x29, #-4]
  411008:	b	411054 <sqrt@plt+0xf394>
  41100c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  411010:	add	x8, x8, #0xa68
  411014:	ldr	x8, [x8]
  411018:	str	x8, [sp, #8]
  41101c:	cbz	x8, 411034 <sqrt@plt+0xf374>
  411020:	ldr	x8, [sp, #8]
  411024:	ldr	x9, [x8]
  411028:	ldr	x9, [x9, #8]
  41102c:	mov	x0, x8
  411030:	blr	x9
  411034:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  411038:	add	x8, x8, #0xa38
  41103c:	ldr	x8, [x8]
  411040:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  411044:	add	x9, x9, #0xa68
  411048:	str	x8, [x9]
  41104c:	mov	w10, #0x1                   	// #1
  411050:	stur	w10, [x29, #-4]
  411054:	ldur	w0, [x29, #-4]
  411058:	ldp	x29, x30, [sp, #48]
  41105c:	add	sp, sp, #0x40
  411060:	ret
  411064:	sub	sp, sp, #0x50
  411068:	stp	x29, x30, [sp, #64]
  41106c:	add	x29, sp, #0x40
  411070:	stur	x0, [x29, #-8]
  411074:	stur	w1, [x29, #-12]
  411078:	stur	x2, [x29, #-24]
  41107c:	str	x3, [sp, #32]
  411080:	str	x4, [sp, #24]
  411084:	ldur	w8, [x29, #-12]
  411088:	cbz	w8, 41109c <sqrt@plt+0xf3dc>
  41108c:	ldur	x0, [x29, #-24]
  411090:	ldr	x1, [sp, #32]
  411094:	bl	407ec8 <sqrt@plt+0x6208>
  411098:	b	4110d0 <sqrt@plt+0xf410>
  41109c:	ldur	x0, [x29, #-24]
  4110a0:	add	x1, sp, #0x10
  4110a4:	bl	4110dc <sqrt@plt+0xf41c>
  4110a8:	str	x0, [sp, #8]
  4110ac:	ldr	x8, [sp, #8]
  4110b0:	cbz	x8, 4110d0 <sqrt@plt+0xf410>
  4110b4:	ldr	x0, [sp, #32]
  4110b8:	ldr	x1, [sp, #8]
  4110bc:	ldr	x8, [sp, #16]
  4110c0:	ldr	x9, [sp, #8]
  4110c4:	subs	x8, x8, x9
  4110c8:	mov	w2, w8
  4110cc:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  4110d0:	ldp	x29, x30, [sp, #64]
  4110d4:	add	sp, sp, #0x50
  4110d8:	ret
  4110dc:	sub	sp, sp, #0x70
  4110e0:	stp	x29, x30, [sp, #96]
  4110e4:	add	x29, sp, #0x60
  4110e8:	stur	x0, [x29, #-8]
  4110ec:	stur	x1, [x29, #-16]
  4110f0:	ldur	x8, [x29, #-8]
  4110f4:	ldr	w9, [x8, #384]
  4110f8:	str	x8, [sp, #16]
  4110fc:	cbnz	w9, 411304 <sqrt@plt+0xf644>
  411100:	mov	w8, #0x1                   	// #1
  411104:	ldr	x9, [sp, #16]
  411108:	str	w8, [x9, #384]
  41110c:	add	x10, x9, #0x170
  411110:	stur	x10, [x29, #-24]
  411114:	mov	x0, x9
  411118:	bl	413c50 <sqrt@plt+0x11f90>
  41111c:	stur	w0, [x29, #-28]
  411120:	ldur	x0, [x29, #-24]
  411124:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  411128:	stur	wzr, [x29, #-32]
  41112c:	ldur	w8, [x29, #-32]
  411130:	ldur	w9, [x29, #-28]
  411134:	cmp	w8, w9
  411138:	b.ge	411304 <sqrt@plt+0xf644>  // b.tcont
  41113c:	ldr	x8, [sp, #16]
  411140:	add	x0, x8, #0x190
  411144:	ldur	w1, [x29, #-32]
  411148:	bl	413b30 <sqrt@plt+0x11e70>
  41114c:	cbz	w0, 4111a4 <sqrt@plt+0xf4e4>
  411150:	ldur	w1, [x29, #-32]
  411154:	ldr	x0, [sp, #16]
  411158:	sub	x2, x29, #0x28
  41115c:	bl	409750 <sqrt@plt+0x7a90>
  411160:	str	x0, [sp, #48]
  411164:	ldr	x8, [sp, #48]
  411168:	cmp	x8, #0x0
  41116c:	cset	w9, ne  // ne = any
  411170:	and	w0, w9, #0x1
  411174:	mov	w1, #0x47e                 	// #1150
  411178:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  41117c:	add	x2, x2, #0x728
  411180:	bl	4052f0 <sqrt@plt+0x3630>
  411184:	ldur	x0, [x29, #-24]
  411188:	ldr	x1, [sp, #48]
  41118c:	ldur	x8, [x29, #-40]
  411190:	ldr	x10, [sp, #48]
  411194:	subs	x8, x8, x10
  411198:	mov	w2, w8
  41119c:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  4111a0:	b	4111f4 <sqrt@plt+0xf534>
  4111a4:	ldur	w1, [x29, #-32]
  4111a8:	ldr	x0, [sp, #16]
  4111ac:	add	x2, sp, #0x28
  4111b0:	bl	40967c <sqrt@plt+0x79bc>
  4111b4:	str	x0, [sp, #32]
  4111b8:	ldr	x8, [sp, #32]
  4111bc:	cmp	x8, #0x0
  4111c0:	cset	w9, ne  // ne = any
  4111c4:	and	w0, w9, #0x1
  4111c8:	mov	w1, #0x483                 	// #1155
  4111cc:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  4111d0:	add	x2, x2, #0x728
  4111d4:	bl	4052f0 <sqrt@plt+0x3630>
  4111d8:	ldur	x0, [x29, #-24]
  4111dc:	ldr	x1, [sp, #32]
  4111e0:	ldr	x8, [sp, #40]
  4111e4:	ldr	x10, [sp, #32]
  4111e8:	subs	x8, x8, x10
  4111ec:	mov	w2, w8
  4111f0:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  4111f4:	ldur	w8, [x29, #-32]
  4111f8:	ldr	x9, [sp, #16]
  4111fc:	ldr	w10, [x9, #388]
  411200:	cmp	w8, w10
  411204:	b.ne	411288 <sqrt@plt+0xf5c8>  // b.any
  411208:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x748>
  41120c:	add	x0, x0, #0xb40
  411210:	bl	4050e8 <sqrt@plt+0x3428>
  411214:	cmp	w0, #0x0
  411218:	cset	w8, le
  41121c:	tbnz	w8, #0, 411288 <sqrt@plt+0xf5c8>
  411220:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  411224:	add	x8, x8, #0x734
  411228:	ldr	w9, [x8]
  41122c:	cmp	w9, #0x0
  411230:	cset	w9, le
  411234:	tbnz	w9, #0, 411288 <sqrt@plt+0xf5c8>
  411238:	ldr	x8, [sp, #16]
  41123c:	ldr	w9, [x8, #388]
  411240:	adrp	x10, 432000 <_Znam@GLIBCXX_3.4>
  411244:	add	x10, x10, #0x734
  411248:	ldr	w11, [x10]
  41124c:	add	w9, w9, w11
  411250:	ldur	w11, [x29, #-28]
  411254:	cmp	w9, w11
  411258:	b.ge	411288 <sqrt@plt+0xf5c8>  // b.tcont
  41125c:	ldur	w8, [x29, #-28]
  411260:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  411264:	add	x9, x9, #0x738
  411268:	ldr	w10, [x9]
  41126c:	cmp	w8, w10
  411270:	b.lt	411288 <sqrt@plt+0xf5c8>  // b.tstop
  411274:	ldur	x0, [x29, #-24]
  411278:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  41127c:	add	x1, x1, #0xb40
  411280:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  411284:	b	411304 <sqrt@plt+0xf644>
  411288:	ldur	w8, [x29, #-32]
  41128c:	ldur	w9, [x29, #-28]
  411290:	subs	w9, w9, #0x1
  411294:	cmp	w8, w9
  411298:	b.ge	4112f4 <sqrt@plt+0xf634>  // b.tcont
  41129c:	ldur	w8, [x29, #-28]
  4112a0:	cmp	w8, #0x2
  4112a4:	b.ne	4112bc <sqrt@plt+0xf5fc>  // b.any
  4112a8:	ldur	x0, [x29, #-24]
  4112ac:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  4112b0:	add	x1, x1, #0xb00
  4112b4:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  4112b8:	b	4112f4 <sqrt@plt+0xf634>
  4112bc:	ldur	w8, [x29, #-32]
  4112c0:	ldur	w9, [x29, #-28]
  4112c4:	subs	w9, w9, #0x2
  4112c8:	cmp	w8, w9
  4112cc:	b.ge	4112e4 <sqrt@plt+0xf624>  // b.tcont
  4112d0:	ldur	x0, [x29, #-24]
  4112d4:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  4112d8:	add	x1, x1, #0xb20
  4112dc:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  4112e0:	b	4112f4 <sqrt@plt+0xf634>
  4112e4:	ldur	x0, [x29, #-24]
  4112e8:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  4112ec:	add	x1, x1, #0xb10
  4112f0:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  4112f4:	ldur	w8, [x29, #-32]
  4112f8:	add	w8, w8, #0x1
  4112fc:	stur	w8, [x29, #-32]
  411300:	b	41112c <sqrt@plt+0xf46c>
  411304:	ldr	x8, [sp, #16]
  411308:	add	x0, x8, #0x170
  41130c:	bl	4050d0 <sqrt@plt+0x3410>
  411310:	str	x0, [sp, #24]
  411314:	ldr	x8, [sp, #24]
  411318:	ldr	x9, [sp, #16]
  41131c:	add	x0, x9, #0x170
  411320:	str	x8, [sp, #8]
  411324:	bl	4050e8 <sqrt@plt+0x3428>
  411328:	mov	w1, w0
  41132c:	sxtw	x8, w1
  411330:	ldr	x9, [sp, #8]
  411334:	add	x8, x9, x8
  411338:	ldur	x10, [x29, #-16]
  41133c:	str	x8, [x10]
  411340:	ldr	x0, [sp, #24]
  411344:	ldp	x29, x30, [sp, #96]
  411348:	add	sp, sp, #0x70
  41134c:	ret
  411350:	sub	sp, sp, #0x80
  411354:	stp	x29, x30, [sp, #112]
  411358:	add	x29, sp, #0x70
  41135c:	stur	x0, [x29, #-8]
  411360:	stur	w1, [x29, #-12]
  411364:	stur	x2, [x29, #-24]
  411368:	stur	x3, [x29, #-32]
  41136c:	stur	x4, [x29, #-40]
  411370:	ldur	x8, [x29, #-8]
  411374:	ldur	w9, [x29, #-12]
  411378:	str	x8, [sp, #32]
  41137c:	cbz	w9, 411384 <sqrt@plt+0xf6c4>
  411380:	b	411464 <sqrt@plt+0xf7a4>
  411384:	ldur	x0, [x29, #-24]
  411388:	bl	414178 <sqrt@plt+0x124b8>
  41138c:	stur	x0, [x29, #-48]
  411390:	ldur	x8, [x29, #-48]
  411394:	cbnz	x8, 4113a8 <sqrt@plt+0xf6e8>
  411398:	ldur	x0, [x29, #-24]
  41139c:	bl	40e3bc <sqrt@plt+0xc6fc>
  4113a0:	str	w0, [sp, #28]
  4113a4:	b	4113b4 <sqrt@plt+0xf6f4>
  4113a8:	ldur	x8, [x29, #-48]
  4113ac:	ldr	w9, [x8, #8]
  4113b0:	str	w9, [sp, #28]
  4113b4:	ldr	w8, [sp, #28]
  4113b8:	stur	w8, [x29, #-52]
  4113bc:	ldr	x9, [sp, #32]
  4113c0:	ldrb	w8, [x9, #8]
  4113c4:	cmp	w8, #0x30
  4113c8:	b.eq	4113f8 <sqrt@plt+0xf738>  // b.none
  4113cc:	ldr	x8, [sp, #32]
  4113d0:	ldrb	w0, [x8, #8]
  4113d4:	ldur	w9, [x29, #-52]
  4113d8:	add	w1, w9, #0x1
  4113dc:	bl	411470 <sqrt@plt+0xf7b0>
  4113e0:	ldur	x8, [x29, #-32]
  4113e4:	str	x0, [sp, #16]
  4113e8:	mov	x0, x8
  4113ec:	ldr	x1, [sp, #16]
  4113f0:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  4113f4:	b	411464 <sqrt@plt+0xf7a4>
  4113f8:	ldur	w8, [x29, #-52]
  4113fc:	ldr	x9, [sp, #32]
  411400:	ldr	w10, [x9, #16]
  411404:	add	w0, w8, w10
  411408:	bl	41a3c4 <sqrt@plt+0x18704>
  41140c:	str	x0, [sp, #48]
  411410:	ldr	x9, [sp, #32]
  411414:	ldrsw	x11, [x9, #12]
  411418:	ldr	x0, [sp, #48]
  41141c:	str	x11, [sp, #8]
  411420:	bl	401900 <strlen@plt>
  411424:	ldr	x9, [sp, #8]
  411428:	subs	x11, x9, x0
  41142c:	str	w11, [sp, #44]
  411430:	ldr	w8, [sp, #44]
  411434:	subs	w8, w8, #0x1
  411438:	str	w8, [sp, #44]
  41143c:	cmp	w8, #0x0
  411440:	cset	w8, lt  // lt = tstop
  411444:	tbnz	w8, #0, 411458 <sqrt@plt+0xf798>
  411448:	ldur	x0, [x29, #-32]
  41144c:	mov	w1, #0x30                  	// #48
  411450:	bl	405198 <sqrt@plt+0x34d8>
  411454:	b	411430 <sqrt@plt+0xf770>
  411458:	ldr	x1, [sp, #48]
  41145c:	ldur	x0, [x29, #-32]
  411460:	bl	41b094 <_ZdlPvm@@Base+0x7f0>
  411464:	ldp	x29, x30, [sp, #112]
  411468:	add	sp, sp, #0x80
  41146c:	ret
  411470:	sub	sp, sp, #0x80
  411474:	stp	x29, x30, [sp, #112]
  411478:	add	x29, sp, #0x70
  41147c:	mov	w8, #0x217                 	// #535
  411480:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  411484:	add	x2, x2, #0x728
  411488:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  41148c:	add	x9, x9, #0xa90
  411490:	sturb	w0, [x29, #-9]
  411494:	stur	w1, [x29, #-16]
  411498:	ldur	w10, [x29, #-16]
  41149c:	cmp	w10, #0x0
  4114a0:	cset	w10, gt
  4114a4:	and	w0, w10, #0x1
  4114a8:	mov	w1, w8
  4114ac:	str	x9, [sp, #32]
  4114b0:	bl	4052f0 <sqrt@plt+0x3630>
  4114b4:	ldurb	w8, [x29, #-9]
  4114b8:	cmp	w8, #0x41
  4114bc:	str	w8, [sp, #28]
  4114c0:	b.eq	4117e8 <sqrt@plt+0xfb28>  // b.none
  4114c4:	b	4114c8 <sqrt@plt+0xf808>
  4114c8:	ldr	w8, [sp, #28]
  4114cc:	cmp	w8, #0x49
  4114d0:	b.eq	411500 <sqrt@plt+0xf840>  // b.none
  4114d4:	b	4114d8 <sqrt@plt+0xf818>
  4114d8:	ldr	w8, [sp, #28]
  4114dc:	cmp	w8, #0x61
  4114e0:	b.eq	4117e8 <sqrt@plt+0xfb28>  // b.none
  4114e4:	b	4114e8 <sqrt@plt+0xf828>
  4114e8:	ldr	w8, [sp, #28]
  4114ec:	cmp	w8, #0x69
  4114f0:	cset	w9, eq  // eq = none
  4114f4:	eor	w9, w9, #0x1
  4114f8:	tbnz	w9, #0, 411934 <sqrt@plt+0xfc74>
  4114fc:	b	411500 <sqrt@plt+0xf840>
  411500:	ldr	x8, [sp, #32]
  411504:	stur	x8, [x29, #-24]
  411508:	ldurb	w9, [x29, #-9]
  41150c:	cmp	w9, #0x69
  411510:	b.ne	411524 <sqrt@plt+0xf864>  // b.any
  411514:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  411518:	add	x8, x8, #0x750
  41151c:	str	x8, [sp, #16]
  411520:	b	411530 <sqrt@plt+0xf870>
  411524:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  411528:	add	x8, x8, #0x75a
  41152c:	str	x8, [sp, #16]
  411530:	ldr	x8, [sp, #16]
  411534:	stur	x8, [x29, #-32]
  411538:	ldur	w9, [x29, #-16]
  41153c:	mov	w10, #0x9c40                	// #40000
  411540:	cmp	w9, w10
  411544:	b.lt	411558 <sqrt@plt+0xf898>  // b.tstop
  411548:	ldur	w0, [x29, #-16]
  41154c:	bl	41a3c4 <sqrt@plt+0x18704>
  411550:	stur	x0, [x29, #-8]
  411554:	b	411954 <sqrt@plt+0xfc94>
  411558:	ldur	w8, [x29, #-16]
  41155c:	mov	w9, #0x2710                	// #10000
  411560:	cmp	w8, w9
  411564:	b.lt	411594 <sqrt@plt+0xf8d4>  // b.tstop
  411568:	ldur	x8, [x29, #-32]
  41156c:	ldrb	w9, [x8]
  411570:	ldur	x8, [x29, #-24]
  411574:	add	x10, x8, #0x1
  411578:	stur	x10, [x29, #-24]
  41157c:	strb	w9, [x8]
  411580:	ldur	w9, [x29, #-16]
  411584:	mov	w11, #0x2710                	// #10000
  411588:	subs	w9, w9, w11
  41158c:	stur	w9, [x29, #-16]
  411590:	b	411558 <sqrt@plt+0xf898>
  411594:	mov	w8, #0x3e8                 	// #1000
  411598:	stur	w8, [x29, #-36]
  41159c:	ldur	w8, [x29, #-36]
  4115a0:	cmp	w8, #0x0
  4115a4:	cset	w8, le
  4115a8:	tbnz	w8, #0, 4117d8 <sqrt@plt+0xfb18>
  4115ac:	ldur	w8, [x29, #-16]
  4115b0:	ldur	w9, [x29, #-36]
  4115b4:	sdiv	w8, w8, w9
  4115b8:	stur	w8, [x29, #-40]
  4115bc:	ldur	w8, [x29, #-40]
  4115c0:	ldur	w9, [x29, #-36]
  4115c4:	mul	w8, w8, w9
  4115c8:	ldur	w9, [x29, #-16]
  4115cc:	subs	w8, w9, w8
  4115d0:	stur	w8, [x29, #-16]
  4115d4:	ldur	w8, [x29, #-40]
  4115d8:	subs	w8, w8, #0x1
  4115dc:	mov	w10, w8
  4115e0:	ubfx	x10, x10, #0, #32
  4115e4:	cmp	x10, #0x8
  4115e8:	str	x10, [sp, #8]
  4115ec:	b.hi	4117b8 <sqrt@plt+0xfaf8>  // b.pmore
  4115f0:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  4115f4:	add	x8, x8, #0xed8
  4115f8:	ldr	x11, [sp, #8]
  4115fc:	ldrsw	x10, [x8, x11, lsl #2]
  411600:	add	x9, x8, x10
  411604:	br	x9
  411608:	ldur	x8, [x29, #-32]
  41160c:	ldrb	w9, [x8, #2]
  411610:	ldur	x8, [x29, #-24]
  411614:	add	x10, x8, #0x1
  411618:	stur	x10, [x29, #-24]
  41161c:	strb	w9, [x8]
  411620:	ldur	x8, [x29, #-32]
  411624:	ldrb	w9, [x8, #2]
  411628:	ldur	x8, [x29, #-24]
  41162c:	add	x10, x8, #0x1
  411630:	stur	x10, [x29, #-24]
  411634:	strb	w9, [x8]
  411638:	ldur	x8, [x29, #-32]
  41163c:	ldrb	w9, [x8, #2]
  411640:	ldur	x8, [x29, #-24]
  411644:	add	x10, x8, #0x1
  411648:	stur	x10, [x29, #-24]
  41164c:	strb	w9, [x8]
  411650:	b	4117b8 <sqrt@plt+0xfaf8>
  411654:	ldur	x8, [x29, #-32]
  411658:	ldrb	w9, [x8, #2]
  41165c:	ldur	x8, [x29, #-24]
  411660:	add	x10, x8, #0x1
  411664:	stur	x10, [x29, #-24]
  411668:	strb	w9, [x8]
  41166c:	ldur	x8, [x29, #-32]
  411670:	ldrb	w9, [x8, #1]
  411674:	ldur	x8, [x29, #-24]
  411678:	add	x10, x8, #0x1
  41167c:	stur	x10, [x29, #-24]
  411680:	strb	w9, [x8]
  411684:	b	4117b8 <sqrt@plt+0xfaf8>
  411688:	ldur	x8, [x29, #-32]
  41168c:	ldrb	w9, [x8, #1]
  411690:	ldur	x8, [x29, #-24]
  411694:	add	x10, x8, #0x1
  411698:	stur	x10, [x29, #-24]
  41169c:	strb	w9, [x8]
  4116a0:	ldur	x8, [x29, #-32]
  4116a4:	ldrb	w9, [x8, #2]
  4116a8:	ldur	x8, [x29, #-24]
  4116ac:	add	x10, x8, #0x1
  4116b0:	stur	x10, [x29, #-24]
  4116b4:	strb	w9, [x8]
  4116b8:	ldur	x8, [x29, #-32]
  4116bc:	ldrb	w9, [x8, #2]
  4116c0:	ldur	x8, [x29, #-24]
  4116c4:	add	x10, x8, #0x1
  4116c8:	stur	x10, [x29, #-24]
  4116cc:	strb	w9, [x8]
  4116d0:	ldur	x8, [x29, #-32]
  4116d4:	ldrb	w9, [x8, #2]
  4116d8:	ldur	x8, [x29, #-24]
  4116dc:	add	x10, x8, #0x1
  4116e0:	stur	x10, [x29, #-24]
  4116e4:	strb	w9, [x8]
  4116e8:	b	4117b8 <sqrt@plt+0xfaf8>
  4116ec:	ldur	x8, [x29, #-32]
  4116f0:	ldrb	w9, [x8, #1]
  4116f4:	ldur	x8, [x29, #-24]
  4116f8:	add	x10, x8, #0x1
  4116fc:	stur	x10, [x29, #-24]
  411700:	strb	w9, [x8]
  411704:	ldur	x8, [x29, #-32]
  411708:	ldrb	w9, [x8, #2]
  41170c:	ldur	x8, [x29, #-24]
  411710:	add	x10, x8, #0x1
  411714:	stur	x10, [x29, #-24]
  411718:	strb	w9, [x8]
  41171c:	ldur	x8, [x29, #-32]
  411720:	ldrb	w9, [x8, #2]
  411724:	ldur	x8, [x29, #-24]
  411728:	add	x10, x8, #0x1
  41172c:	stur	x10, [x29, #-24]
  411730:	strb	w9, [x8]
  411734:	b	4117b8 <sqrt@plt+0xfaf8>
  411738:	ldur	x8, [x29, #-32]
  41173c:	ldrb	w9, [x8, #1]
  411740:	ldur	x8, [x29, #-24]
  411744:	add	x10, x8, #0x1
  411748:	stur	x10, [x29, #-24]
  41174c:	strb	w9, [x8]
  411750:	ldur	x8, [x29, #-32]
  411754:	ldrb	w9, [x8, #2]
  411758:	ldur	x8, [x29, #-24]
  41175c:	add	x10, x8, #0x1
  411760:	stur	x10, [x29, #-24]
  411764:	strb	w9, [x8]
  411768:	b	4117b8 <sqrt@plt+0xfaf8>
  41176c:	ldur	x8, [x29, #-32]
  411770:	ldrb	w9, [x8, #1]
  411774:	ldur	x8, [x29, #-24]
  411778:	add	x10, x8, #0x1
  41177c:	stur	x10, [x29, #-24]
  411780:	strb	w9, [x8]
  411784:	b	4117b8 <sqrt@plt+0xfaf8>
  411788:	ldur	x8, [x29, #-32]
  41178c:	ldrb	w9, [x8, #2]
  411790:	ldur	x8, [x29, #-24]
  411794:	add	x10, x8, #0x1
  411798:	stur	x10, [x29, #-24]
  41179c:	strb	w9, [x8]
  4117a0:	ldur	x8, [x29, #-32]
  4117a4:	ldrb	w9, [x8]
  4117a8:	ldur	x8, [x29, #-24]
  4117ac:	add	x10, x8, #0x1
  4117b0:	stur	x10, [x29, #-24]
  4117b4:	strb	w9, [x8]
  4117b8:	ldur	w8, [x29, #-36]
  4117bc:	mov	w9, #0xa                   	// #10
  4117c0:	sdiv	w8, w8, w9
  4117c4:	stur	w8, [x29, #-36]
  4117c8:	ldur	x10, [x29, #-32]
  4117cc:	add	x10, x10, #0x2
  4117d0:	stur	x10, [x29, #-32]
  4117d4:	b	41159c <sqrt@plt+0xf8dc>
  4117d8:	ldur	x8, [x29, #-24]
  4117dc:	mov	w9, #0x0                   	// #0
  4117e0:	strb	w9, [x8]
  4117e4:	b	41194c <sqrt@plt+0xfc8c>
  4117e8:	ldr	x8, [sp, #32]
  4117ec:	stur	x8, [x29, #-48]
  4117f0:	ldur	w8, [x29, #-16]
  4117f4:	cmp	w8, #0x0
  4117f8:	cset	w8, le
  4117fc:	tbnz	w8, #0, 4118b8 <sqrt@plt+0xfbf8>
  411800:	ldur	w8, [x29, #-16]
  411804:	mov	w9, #0x1a                  	// #26
  411808:	sdiv	w10, w8, w9
  41180c:	mul	w9, w10, w9
  411810:	subs	w8, w8, w9
  411814:	stur	w8, [x29, #-52]
  411818:	ldur	w8, [x29, #-52]
  41181c:	cbnz	w8, 411828 <sqrt@plt+0xfb68>
  411820:	mov	w8, #0x1a                  	// #26
  411824:	stur	w8, [x29, #-52]
  411828:	ldur	w8, [x29, #-52]
  41182c:	ldur	w9, [x29, #-16]
  411830:	subs	w8, w9, w8
  411834:	stur	w8, [x29, #-16]
  411838:	ldur	w8, [x29, #-16]
  41183c:	mov	w9, #0x1a                  	// #26
  411840:	sdiv	w8, w8, w9
  411844:	stur	w8, [x29, #-16]
  411848:	ldurb	w8, [x29, #-9]
  41184c:	cmp	w8, #0x61
  411850:	b.ne	41187c <sqrt@plt+0xfbbc>  // b.any
  411854:	ldur	w8, [x29, #-52]
  411858:	subs	w8, w8, #0x1
  41185c:	mov	w0, w8
  411860:	sxtw	x9, w0
  411864:	adrp	x10, 432000 <_Znam@GLIBCXX_3.4>
  411868:	add	x10, x10, #0x744
  41186c:	add	x9, x10, x9
  411870:	ldrb	w8, [x9]
  411874:	str	w8, [sp, #4]
  411878:	b	4118a0 <sqrt@plt+0xfbe0>
  41187c:	ldur	w8, [x29, #-52]
  411880:	subs	w8, w8, #0x1
  411884:	mov	w0, w8
  411888:	sxtw	x9, w0
  41188c:	adrp	x10, 432000 <_Znam@GLIBCXX_3.4>
  411890:	add	x10, x10, #0x75e
  411894:	add	x9, x10, x9
  411898:	ldrb	w8, [x9]
  41189c:	str	w8, [sp, #4]
  4118a0:	ldr	w8, [sp, #4]
  4118a4:	ldur	x9, [x29, #-48]
  4118a8:	add	x10, x9, #0x1
  4118ac:	stur	x10, [x29, #-48]
  4118b0:	strb	w8, [x9]
  4118b4:	b	4117f0 <sqrt@plt+0xfb30>
  4118b8:	ldur	x8, [x29, #-48]
  4118bc:	mov	x9, #0xffffffffffffffff    	// #-1
  4118c0:	add	x9, x8, x9
  4118c4:	stur	x9, [x29, #-48]
  4118c8:	mov	w10, #0x0                   	// #0
  4118cc:	strb	w10, [x8]
  4118d0:	ldr	x8, [sp, #32]
  4118d4:	str	x8, [sp, #48]
  4118d8:	ldr	x8, [sp, #48]
  4118dc:	ldur	x9, [x29, #-48]
  4118e0:	cmp	x8, x9
  4118e4:	b.cs	411930 <sqrt@plt+0xfc70>  // b.hs, b.nlast
  4118e8:	ldr	x8, [sp, #48]
  4118ec:	ldrb	w9, [x8]
  4118f0:	strb	w9, [sp, #47]
  4118f4:	ldur	x8, [x29, #-48]
  4118f8:	ldrb	w9, [x8]
  4118fc:	ldr	x8, [sp, #48]
  411900:	strb	w9, [x8]
  411904:	ldrb	w9, [sp, #47]
  411908:	ldur	x8, [x29, #-48]
  41190c:	strb	w9, [x8]
  411910:	ldur	x8, [x29, #-48]
  411914:	mov	x10, #0xffffffffffffffff    	// #-1
  411918:	add	x8, x8, x10
  41191c:	stur	x8, [x29, #-48]
  411920:	ldr	x8, [sp, #48]
  411924:	add	x8, x8, #0x1
  411928:	str	x8, [sp, #48]
  41192c:	b	4118d8 <sqrt@plt+0xfc18>
  411930:	b	41194c <sqrt@plt+0xfc8c>
  411934:	mov	w8, wzr
  411938:	mov	w0, w8
  41193c:	mov	w1, #0x26d                 	// #621
  411940:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  411944:	add	x2, x2, #0x728
  411948:	bl	4052f0 <sqrt@plt+0x3630>
  41194c:	ldr	x8, [sp, #32]
  411950:	stur	x8, [x29, #-8]
  411954:	ldur	x0, [x29, #-8]
  411958:	ldp	x29, x30, [sp, #112]
  41195c:	add	sp, sp, #0x80
  411960:	ret
  411964:	sub	sp, sp, #0x50
  411968:	stp	x29, x30, [sp, #64]
  41196c:	add	x29, sp, #0x40
  411970:	add	x8, sp, #0x10
  411974:	stur	x0, [x29, #-8]
  411978:	stur	w1, [x29, #-12]
  41197c:	stur	x2, [x29, #-24]
  411980:	str	x3, [sp, #32]
  411984:	str	x4, [sp, #24]
  411988:	ldur	x9, [x29, #-8]
  41198c:	ldur	x0, [x29, #-24]
  411990:	ldrb	w1, [x9, #12]
  411994:	mov	x2, x8
  411998:	str	x9, [sp]
  41199c:	bl	4094c8 <sqrt@plt+0x7808>
  4119a0:	str	x0, [sp, #8]
  4119a4:	ldr	x8, [sp, #8]
  4119a8:	cbz	x8, 4119e8 <sqrt@plt+0xfd28>
  4119ac:	ldr	x8, [sp]
  4119b0:	ldr	w0, [x8, #8]
  4119b4:	ldr	x1, [sp, #8]
  4119b8:	add	x2, sp, #0x10
  4119bc:	bl	4095b4 <sqrt@plt+0x78f4>
  4119c0:	str	x0, [sp, #8]
  4119c4:	ldr	x8, [sp, #8]
  4119c8:	cbz	x8, 4119e8 <sqrt@plt+0xfd28>
  4119cc:	ldr	x0, [sp, #32]
  4119d0:	ldr	x1, [sp, #8]
  4119d4:	ldr	x8, [sp, #16]
  4119d8:	ldr	x9, [sp, #8]
  4119dc:	subs	x8, x8, x9
  4119e0:	mov	w2, w8
  4119e4:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  4119e8:	ldp	x29, x30, [sp, #64]
  4119ec:	add	sp, sp, #0x50
  4119f0:	ret
  4119f4:	sub	sp, sp, #0x40
  4119f8:	stp	x29, x30, [sp, #48]
  4119fc:	add	x29, sp, #0x30
  411a00:	stur	x0, [x29, #-8]
  411a04:	stur	w1, [x29, #-12]
  411a08:	str	x2, [sp, #24]
  411a0c:	str	x3, [sp, #16]
  411a10:	str	x4, [sp, #8]
  411a14:	ldur	x8, [x29, #-8]
  411a18:	add	x1, x8, #0x8
  411a1c:	ldr	x0, [sp, #16]
  411a20:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  411a24:	ldp	x29, x30, [sp, #48]
  411a28:	add	sp, sp, #0x40
  411a2c:	ret
  411a30:	sub	sp, sp, #0x50
  411a34:	stp	x29, x30, [sp, #64]
  411a38:	add	x29, sp, #0x40
  411a3c:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  411a40:	add	x8, x8, #0x148
  411a44:	add	x8, x8, #0x10
  411a48:	stur	x0, [x29, #-8]
  411a4c:	stur	x1, [x29, #-16]
  411a50:	ldur	x9, [x29, #-8]
  411a54:	ldur	x1, [x29, #-16]
  411a58:	mov	x0, x9
  411a5c:	str	x8, [sp, #24]
  411a60:	str	x9, [sp, #16]
  411a64:	bl	414190 <sqrt@plt+0x124d0>
  411a68:	ldr	x8, [sp, #24]
  411a6c:	ldr	x9, [sp, #16]
  411a70:	str	x8, [x9]
  411a74:	ldur	x10, [x29, #-16]
  411a78:	cbz	x10, 411aa4 <sqrt@plt+0xfde4>
  411a7c:	ldur	x8, [x29, #-16]
  411a80:	ldr	x9, [x8]
  411a84:	ldr	x9, [x9, #24]
  411a88:	mov	x0, x8
  411a8c:	blr	x9
  411a90:	str	w0, [sp, #12]
  411a94:	b	411a98 <sqrt@plt+0xfdd8>
  411a98:	ldr	w0, [sp, #12]
  411a9c:	str	w0, [sp, #8]
  411aa0:	b	411aac <sqrt@plt+0xfdec>
  411aa4:	mov	w8, wzr
  411aa8:	str	w8, [sp, #8]
  411aac:	ldr	w8, [sp, #8]
  411ab0:	ldr	x9, [sp, #16]
  411ab4:	str	w8, [x9, #16]
  411ab8:	ldp	x29, x30, [sp, #64]
  411abc:	add	sp, sp, #0x50
  411ac0:	ret
  411ac4:	stur	x0, [x29, #-24]
  411ac8:	stur	w1, [x29, #-28]
  411acc:	ldr	x0, [sp, #16]
  411ad0:	bl	414bcc <sqrt@plt+0x12f0c>
  411ad4:	ldur	x0, [x29, #-24]
  411ad8:	bl	401c40 <_Unwind_Resume@plt>
  411adc:	sub	sp, sp, #0x40
  411ae0:	stp	x29, x30, [sp, #48]
  411ae4:	add	x29, sp, #0x30
  411ae8:	stur	x0, [x29, #-8]
  411aec:	stur	w1, [x29, #-12]
  411af0:	str	x2, [sp, #24]
  411af4:	str	x3, [sp, #16]
  411af8:	str	x4, [sp, #8]
  411afc:	ldur	x8, [x29, #-8]
  411b00:	ldr	x9, [x8, #8]
  411b04:	str	x8, [sp]
  411b08:	cbz	x9, 411b34 <sqrt@plt+0xfe74>
  411b0c:	ldr	x8, [sp]
  411b10:	ldr	x9, [x8, #8]
  411b14:	ldur	w1, [x29, #-12]
  411b18:	ldr	x2, [sp, #24]
  411b1c:	ldr	x3, [sp, #16]
  411b20:	ldr	x4, [sp, #8]
  411b24:	ldr	x10, [x9]
  411b28:	ldr	x10, [x10, #16]
  411b2c:	mov	x0, x9
  411b30:	blr	x10
  411b34:	ldp	x29, x30, [sp, #48]
  411b38:	add	sp, sp, #0x40
  411b3c:	ret
  411b40:	sub	sp, sp, #0x50
  411b44:	stp	x29, x30, [sp, #64]
  411b48:	add	x29, sp, #0x40
  411b4c:	stur	x0, [x29, #-8]
  411b50:	stur	w1, [x29, #-12]
  411b54:	stur	x2, [x29, #-24]
  411b58:	str	x3, [sp, #32]
  411b5c:	str	x4, [sp, #24]
  411b60:	ldur	x8, [x29, #-8]
  411b64:	ldur	x0, [x29, #-24]
  411b68:	str	x8, [sp, #8]
  411b6c:	bl	414178 <sqrt@plt+0x124b8>
  411b70:	str	x0, [sp, #16]
  411b74:	ldur	w9, [x29, #-12]
  411b78:	cbnz	w9, 411bc8 <sqrt@plt+0xff08>
  411b7c:	ldr	x8, [sp, #16]
  411b80:	cbz	x8, 411b94 <sqrt@plt+0xfed4>
  411b84:	ldr	x8, [sp, #16]
  411b88:	ldr	w9, [x8, #12]
  411b8c:	cmp	w9, #0x1
  411b90:	b.le	411bc8 <sqrt@plt+0xff08>
  411b94:	ldr	x8, [sp, #8]
  411b98:	ldr	x9, [x8, #8]
  411b9c:	cbz	x9, 411bc8 <sqrt@plt+0xff08>
  411ba0:	ldr	x8, [sp, #8]
  411ba4:	ldr	x9, [x8, #8]
  411ba8:	ldur	w1, [x29, #-12]
  411bac:	ldur	x2, [x29, #-24]
  411bb0:	ldr	x3, [sp, #32]
  411bb4:	ldr	x4, [sp, #24]
  411bb8:	ldr	x10, [x9]
  411bbc:	ldr	x10, [x10, #16]
  411bc0:	mov	x0, x9
  411bc4:	blr	x10
  411bc8:	ldp	x29, x30, [sp, #64]
  411bcc:	add	sp, sp, #0x50
  411bd0:	ret
  411bd4:	sub	sp, sp, #0x50
  411bd8:	stp	x29, x30, [sp, #64]
  411bdc:	add	x29, sp, #0x40
  411be0:	stur	x0, [x29, #-8]
  411be4:	stur	w1, [x29, #-12]
  411be8:	stur	x2, [x29, #-24]
  411bec:	str	x3, [sp, #32]
  411bf0:	str	x4, [sp, #24]
  411bf4:	ldur	x8, [x29, #-8]
  411bf8:	ldr	x0, [sp, #32]
  411bfc:	str	x8, [sp, #8]
  411c00:	bl	4050e8 <sqrt@plt+0x3428>
  411c04:	str	w0, [sp, #20]
  411c08:	ldr	x8, [sp, #24]
  411c0c:	ldr	w9, [x8]
  411c10:	cmp	w9, #0x0
  411c14:	cset	w9, lt  // lt = tstop
  411c18:	and	w9, w9, #0x1
  411c1c:	str	w9, [sp, #16]
  411c20:	ldr	x8, [sp, #8]
  411c24:	ldr	x10, [x8, #8]
  411c28:	cbz	x10, 411c54 <sqrt@plt+0xff94>
  411c2c:	ldr	x8, [sp, #8]
  411c30:	ldr	x9, [x8, #8]
  411c34:	ldur	w1, [x29, #-12]
  411c38:	ldur	x2, [x29, #-24]
  411c3c:	ldr	x3, [sp, #32]
  411c40:	ldr	x4, [sp, #24]
  411c44:	ldr	x10, [x9]
  411c48:	ldr	x10, [x10, #16]
  411c4c:	mov	x0, x9
  411c50:	blr	x10
  411c54:	ldr	w8, [sp, #16]
  411c58:	cbz	w8, 411c80 <sqrt@plt+0xffc0>
  411c5c:	ldr	w8, [sp, #20]
  411c60:	ldr	x9, [sp, #24]
  411c64:	str	w8, [x9]
  411c68:	ldr	x0, [sp, #32]
  411c6c:	bl	4050e8 <sqrt@plt+0x3428>
  411c70:	ldr	w8, [sp, #20]
  411c74:	subs	w8, w0, w8
  411c78:	ldr	x9, [sp, #24]
  411c7c:	str	w8, [x9, #4]
  411c80:	ldp	x29, x30, [sp, #64]
  411c84:	add	sp, sp, #0x50
  411c88:	ret
  411c8c:	sub	sp, sp, #0x90
  411c90:	stp	x29, x30, [sp, #128]
  411c94:	add	x29, sp, #0x80
  411c98:	stur	x0, [x29, #-8]
  411c9c:	stur	w1, [x29, #-12]
  411ca0:	stur	x2, [x29, #-24]
  411ca4:	stur	x3, [x29, #-32]
  411ca8:	stur	x4, [x29, #-40]
  411cac:	ldur	x8, [x29, #-8]
  411cb0:	ldr	x9, [x8, #8]
  411cb4:	str	x8, [sp, #40]
  411cb8:	cbz	x9, 411d80 <sqrt@plt+0x100c0>
  411cbc:	sub	x0, x29, #0x38
  411cc0:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  411cc4:	add	x0, sp, #0x40
  411cc8:	bl	409cec <sqrt@plt+0x802c>
  411ccc:	b	411cd0 <sqrt@plt+0x10010>
  411cd0:	ldr	x8, [sp, #40]
  411cd4:	ldr	x9, [x8, #8]
  411cd8:	ldur	w1, [x29, #-12]
  411cdc:	ldur	x2, [x29, #-24]
  411ce0:	ldr	x10, [x9]
  411ce4:	ldr	x10, [x10, #16]
  411ce8:	mov	x0, x9
  411cec:	sub	x3, x29, #0x38
  411cf0:	add	x4, sp, #0x40
  411cf4:	blr	x10
  411cf8:	b	411cfc <sqrt@plt+0x1003c>
  411cfc:	ldr	x8, [sp, #40]
  411d00:	ldr	x9, [x8, #16]
  411d04:	sub	x0, x29, #0x38
  411d08:	str	x9, [sp, #32]
  411d0c:	bl	4050d0 <sqrt@plt+0x3410>
  411d10:	str	x0, [sp, #24]
  411d14:	b	411d18 <sqrt@plt+0x10058>
  411d18:	sub	x0, x29, #0x38
  411d1c:	bl	4050d0 <sqrt@plt+0x3410>
  411d20:	str	x0, [sp, #16]
  411d24:	b	411d28 <sqrt@plt+0x10068>
  411d28:	sub	x0, x29, #0x38
  411d2c:	bl	4050e8 <sqrt@plt+0x3428>
  411d30:	str	w0, [sp, #12]
  411d34:	b	411d38 <sqrt@plt+0x10078>
  411d38:	ldr	w8, [sp, #12]
  411d3c:	mov	w0, w8
  411d40:	sxtw	x9, w0
  411d44:	ldr	x10, [sp, #16]
  411d48:	add	x1, x10, x9
  411d4c:	ldur	x2, [x29, #-32]
  411d50:	ldr	x0, [sp, #24]
  411d54:	ldr	x9, [sp, #32]
  411d58:	blr	x9
  411d5c:	b	411d60 <sqrt@plt+0x100a0>
  411d60:	sub	x0, x29, #0x38
  411d64:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  411d68:	b	411d80 <sqrt@plt+0x100c0>
  411d6c:	str	x0, [sp, #56]
  411d70:	str	w1, [sp, #52]
  411d74:	sub	x0, x29, #0x38
  411d78:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  411d7c:	b	411d8c <sqrt@plt+0x100cc>
  411d80:	ldp	x29, x30, [sp, #128]
  411d84:	add	sp, sp, #0x90
  411d88:	ret
  411d8c:	ldr	x0, [sp, #56]
  411d90:	bl	401c40 <_Unwind_Resume@plt>
  411d94:	sub	sp, sp, #0xf0
  411d98:	stp	x29, x30, [sp, #224]
  411d9c:	add	x29, sp, #0xe0
  411da0:	stur	x0, [x29, #-8]
  411da4:	stur	w1, [x29, #-12]
  411da8:	stur	x2, [x29, #-24]
  411dac:	stur	x3, [x29, #-32]
  411db0:	stur	x4, [x29, #-40]
  411db4:	ldur	x8, [x29, #-8]
  411db8:	ldr	x9, [x8, #8]
  411dbc:	stur	x8, [x29, #-104]
  411dc0:	cbz	x9, 411ff4 <sqrt@plt+0x10334>
  411dc4:	sub	x0, x29, #0x38
  411dc8:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  411dcc:	sub	x0, x29, #0x40
  411dd0:	bl	409cec <sqrt@plt+0x802c>
  411dd4:	b	411dd8 <sqrt@plt+0x10118>
  411dd8:	ldur	x8, [x29, #-104]
  411ddc:	ldr	x9, [x8, #8]
  411de0:	ldur	w1, [x29, #-12]
  411de4:	ldur	x2, [x29, #-24]
  411de8:	ldr	x10, [x9]
  411dec:	ldr	x10, [x10, #16]
  411df0:	mov	x0, x9
  411df4:	sub	x3, x29, #0x38
  411df8:	sub	x4, x29, #0x40
  411dfc:	blr	x10
  411e00:	b	411e04 <sqrt@plt+0x10144>
  411e04:	ldur	x8, [x29, #-104]
  411e08:	ldr	x9, [x8, #24]
  411e0c:	sub	x0, x29, #0x38
  411e10:	str	x9, [sp, #112]
  411e14:	bl	4050d0 <sqrt@plt+0x3410>
  411e18:	str	x0, [sp, #104]
  411e1c:	b	411e20 <sqrt@plt+0x10160>
  411e20:	sub	x0, x29, #0x38
  411e24:	bl	4050d0 <sqrt@plt+0x3410>
  411e28:	str	x0, [sp, #96]
  411e2c:	b	411e30 <sqrt@plt+0x10170>
  411e30:	sub	x0, x29, #0x38
  411e34:	bl	4050e8 <sqrt@plt+0x3428>
  411e38:	str	w0, [sp, #92]
  411e3c:	b	411e40 <sqrt@plt+0x10180>
  411e40:	ldr	w8, [sp, #92]
  411e44:	mov	w0, w8
  411e48:	sxtw	x9, w0
  411e4c:	ldr	x10, [sp, #96]
  411e50:	add	x1, x10, x9
  411e54:	ldr	x0, [sp, #104]
  411e58:	sub	x2, x29, #0x58
  411e5c:	ldr	x9, [sp, #112]
  411e60:	blr	x9
  411e64:	str	x0, [sp, #80]
  411e68:	b	411e6c <sqrt@plt+0x101ac>
  411e6c:	ldr	x8, [sp, #80]
  411e70:	stur	x8, [x29, #-96]
  411e74:	ldur	x9, [x29, #-104]
  411e78:	ldr	w10, [x9, #16]
  411e7c:	mov	w11, #0xffffffff            	// #-1
  411e80:	cmp	w10, w11
  411e84:	str	w10, [sp, #76]
  411e88:	b.eq	411f60 <sqrt@plt+0x102a0>  // b.none
  411e8c:	b	411e90 <sqrt@plt+0x101d0>
  411e90:	ldr	w8, [sp, #76]
  411e94:	cbz	w8, 411f34 <sqrt@plt+0x10274>
  411e98:	b	411e9c <sqrt@plt+0x101dc>
  411e9c:	ldr	w8, [sp, #76]
  411ea0:	cmp	w8, #0x1
  411ea4:	b.eq	411ec0 <sqrt@plt+0x10200>  // b.none
  411ea8:	b	411fd0 <sqrt@plt+0x10310>
  411eac:	stur	x0, [x29, #-72]
  411eb0:	stur	w1, [x29, #-76]
  411eb4:	sub	x0, x29, #0x38
  411eb8:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  411ebc:	b	412000 <sqrt@plt+0x10340>
  411ec0:	ldur	x8, [x29, #-96]
  411ec4:	cbz	x8, 411f20 <sqrt@plt+0x10260>
  411ec8:	ldur	x0, [x29, #-32]
  411ecc:	sub	x8, x29, #0x38
  411ed0:	str	x0, [sp, #64]
  411ed4:	mov	x0, x8
  411ed8:	bl	4050d0 <sqrt@plt+0x3410>
  411edc:	str	x0, [sp, #56]
  411ee0:	b	411ee4 <sqrt@plt+0x10224>
  411ee4:	ldur	x8, [x29, #-96]
  411ee8:	sub	x0, x29, #0x38
  411eec:	str	x8, [sp, #48]
  411ef0:	bl	4050d0 <sqrt@plt+0x3410>
  411ef4:	str	x0, [sp, #40]
  411ef8:	b	411efc <sqrt@plt+0x1023c>
  411efc:	ldr	x8, [sp, #48]
  411f00:	ldr	x9, [sp, #40]
  411f04:	subs	x10, x8, x9
  411f08:	ldr	x0, [sp, #64]
  411f0c:	ldr	x1, [sp, #56]
  411f10:	mov	w2, w10
  411f14:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  411f18:	b	411f1c <sqrt@plt+0x1025c>
  411f1c:	b	411f30 <sqrt@plt+0x10270>
  411f20:	ldur	x0, [x29, #-32]
  411f24:	sub	x1, x29, #0x38
  411f28:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  411f2c:	b	411f30 <sqrt@plt+0x10270>
  411f30:	b	411fec <sqrt@plt+0x1032c>
  411f34:	ldur	x8, [x29, #-96]
  411f38:	cbz	x8, 411f5c <sqrt@plt+0x1029c>
  411f3c:	ldur	x0, [x29, #-32]
  411f40:	ldur	x1, [x29, #-96]
  411f44:	ldur	x8, [x29, #-88]
  411f48:	ldur	x9, [x29, #-96]
  411f4c:	subs	x8, x8, x9
  411f50:	mov	w2, w8
  411f54:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  411f58:	b	411f5c <sqrt@plt+0x1029c>
  411f5c:	b	411fec <sqrt@plt+0x1032c>
  411f60:	ldur	x8, [x29, #-96]
  411f64:	cbz	x8, 411fcc <sqrt@plt+0x1030c>
  411f68:	ldur	x0, [x29, #-32]
  411f6c:	ldur	x1, [x29, #-88]
  411f70:	sub	x8, x29, #0x38
  411f74:	str	x0, [sp, #32]
  411f78:	mov	x0, x8
  411f7c:	str	x1, [sp, #24]
  411f80:	bl	4050d0 <sqrt@plt+0x3410>
  411f84:	str	x0, [sp, #16]
  411f88:	b	411f8c <sqrt@plt+0x102cc>
  411f8c:	sub	x0, x29, #0x38
  411f90:	bl	4050e8 <sqrt@plt+0x3428>
  411f94:	str	w0, [sp, #12]
  411f98:	b	411f9c <sqrt@plt+0x102dc>
  411f9c:	ldr	w8, [sp, #12]
  411fa0:	mov	w0, w8
  411fa4:	sxtw	x9, w0
  411fa8:	ldr	x10, [sp, #16]
  411fac:	add	x9, x10, x9
  411fb0:	ldur	x11, [x29, #-88]
  411fb4:	subs	x9, x9, x11
  411fb8:	ldr	x0, [sp, #32]
  411fbc:	ldr	x1, [sp, #24]
  411fc0:	mov	w2, w9
  411fc4:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  411fc8:	b	411fcc <sqrt@plt+0x1030c>
  411fcc:	b	411fec <sqrt@plt+0x1032c>
  411fd0:	mov	w8, wzr
  411fd4:	mov	w0, w8
  411fd8:	mov	w1, #0x2cc                 	// #716
  411fdc:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  411fe0:	add	x2, x2, #0x728
  411fe4:	bl	4052f0 <sqrt@plt+0x3630>
  411fe8:	b	411fec <sqrt@plt+0x1032c>
  411fec:	sub	x0, x29, #0x38
  411ff0:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  411ff4:	ldp	x29, x30, [sp, #224]
  411ff8:	add	sp, sp, #0xf0
  411ffc:	ret
  412000:	ldur	x0, [x29, #-72]
  412004:	bl	401c40 <_Unwind_Resume@plt>
  412008:	sub	sp, sp, #0x90
  41200c:	stp	x29, x30, [sp, #128]
  412010:	add	x29, sp, #0x80
  412014:	stur	x0, [x29, #-8]
  412018:	stur	w1, [x29, #-12]
  41201c:	stur	x2, [x29, #-24]
  412020:	stur	x3, [x29, #-32]
  412024:	stur	x4, [x29, #-40]
  412028:	ldur	x8, [x29, #-8]
  41202c:	ldr	x9, [x8, #8]
  412030:	str	x8, [sp, #24]
  412034:	cbz	x9, 412148 <sqrt@plt+0x10488>
  412038:	sub	x0, x29, #0x38
  41203c:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  412040:	add	x0, sp, #0x40
  412044:	bl	409cec <sqrt@plt+0x802c>
  412048:	b	41204c <sqrt@plt+0x1038c>
  41204c:	ldr	x8, [sp, #24]
  412050:	ldr	x9, [x8, #8]
  412054:	ldur	w1, [x29, #-12]
  412058:	ldur	x2, [x29, #-24]
  41205c:	ldr	x10, [x9]
  412060:	ldr	x10, [x10, #16]
  412064:	mov	x0, x9
  412068:	sub	x3, x29, #0x38
  41206c:	add	x4, sp, #0x40
  412070:	blr	x10
  412074:	b	412078 <sqrt@plt+0x103b8>
  412078:	sub	x0, x29, #0x38
  41207c:	bl	4050d0 <sqrt@plt+0x3410>
  412080:	str	x0, [sp, #16]
  412084:	b	412088 <sqrt@plt+0x103c8>
  412088:	ldr	x8, [sp, #16]
  41208c:	str	x8, [sp, #40]
  412090:	ldr	x9, [sp, #40]
  412094:	sub	x0, x29, #0x38
  412098:	str	x9, [sp, #8]
  41209c:	bl	4050e8 <sqrt@plt+0x3428>
  4120a0:	str	w0, [sp, #4]
  4120a4:	b	4120a8 <sqrt@plt+0x103e8>
  4120a8:	ldr	w8, [sp, #4]
  4120ac:	mov	w0, w8
  4120b0:	sxtw	x9, w0
  4120b4:	ldr	x10, [sp, #8]
  4120b8:	add	x9, x10, x9
  4120bc:	str	x9, [sp, #32]
  4120c0:	ldr	x9, [sp, #24]
  4120c4:	ldr	w11, [x9, #16]
  4120c8:	cmp	w11, #0x0
  4120cc:	cset	w11, le
  4120d0:	tbnz	w11, #0, 412108 <sqrt@plt+0x10448>
  4120d4:	ldr	x8, [sp, #24]
  4120d8:	ldr	w0, [x8, #16]
  4120dc:	ldr	x1, [sp, #40]
  4120e0:	ldr	x2, [sp, #32]
  4120e4:	ldur	x3, [x29, #-32]
  4120e8:	bl	41215c <sqrt@plt+0x1049c>
  4120ec:	b	4120f0 <sqrt@plt+0x10430>
  4120f0:	b	412140 <sqrt@plt+0x10480>
  4120f4:	str	x0, [sp, #56]
  4120f8:	str	w1, [sp, #52]
  4120fc:	sub	x0, x29, #0x38
  412100:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  412104:	b	412154 <sqrt@plt+0x10494>
  412108:	ldr	x8, [sp, #24]
  41210c:	ldr	w9, [x8, #16]
  412110:	cmp	w9, #0x0
  412114:	cset	w9, ge  // ge = tcont
  412118:	tbnz	w9, #0, 412140 <sqrt@plt+0x10480>
  41211c:	ldr	x8, [sp, #24]
  412120:	ldr	w9, [x8, #16]
  412124:	mov	w10, wzr
  412128:	subs	w0, w10, w9
  41212c:	ldr	x1, [sp, #40]
  412130:	ldr	x2, [sp, #32]
  412134:	ldur	x3, [x29, #-32]
  412138:	bl	41221c <sqrt@plt+0x1055c>
  41213c:	b	412140 <sqrt@plt+0x10480>
  412140:	sub	x0, x29, #0x38
  412144:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  412148:	ldp	x29, x30, [sp, #128]
  41214c:	add	sp, sp, #0x90
  412150:	ret
  412154:	ldr	x0, [sp, #56]
  412158:	bl	401c40 <_Unwind_Resume@plt>
  41215c:	sub	sp, sp, #0x50
  412160:	stp	x29, x30, [sp, #64]
  412164:	add	x29, sp, #0x40
  412168:	stur	w0, [x29, #-4]
  41216c:	stur	x1, [x29, #-16]
  412170:	stur	x2, [x29, #-24]
  412174:	str	x3, [sp, #32]
  412178:	sub	x0, x29, #0x10
  41217c:	ldur	x8, [x29, #-16]
  412180:	str	x8, [sp, #24]
  412184:	ldur	x1, [x29, #-24]
  412188:	bl	40e3d4 <sqrt@plt+0xc714>
  41218c:	cbnz	w0, 412194 <sqrt@plt+0x104d4>
  412190:	b	412210 <sqrt@plt+0x10550>
  412194:	ldr	x0, [sp, #24]
  412198:	ldur	x1, [x29, #-16]
  41219c:	bl	40e9e8 <sqrt@plt+0xcd28>
  4121a0:	str	x0, [sp, #16]
  4121a4:	ldr	x0, [sp, #16]
  4121a8:	ldr	x1, [sp, #24]
  4121ac:	ldur	x2, [x29, #-16]
  4121b0:	bl	40e748 <sqrt@plt+0xca88>
  4121b4:	str	w0, [sp, #12]
  4121b8:	ldr	w8, [sp, #12]
  4121bc:	cbz	w8, 4121dc <sqrt@plt+0x1051c>
  4121c0:	ldur	w8, [x29, #-4]
  4121c4:	subs	w8, w8, #0x1
  4121c8:	stur	w8, [x29, #-4]
  4121cc:	cmp	w8, #0x0
  4121d0:	cset	w8, ge  // ge = tcont
  4121d4:	tbnz	w8, #0, 4121dc <sqrt@plt+0x1051c>
  4121d8:	b	412210 <sqrt@plt+0x10550>
  4121dc:	ldr	w8, [sp, #12]
  4121e0:	cbnz	w8, 4121f0 <sqrt@plt+0x10530>
  4121e4:	ldr	x0, [sp, #16]
  4121e8:	bl	409ec0 <sqrt@plt+0x8200>
  4121ec:	cbz	w0, 41220c <sqrt@plt+0x1054c>
  4121f0:	ldr	x0, [sp, #32]
  4121f4:	ldr	x1, [sp, #24]
  4121f8:	ldur	x8, [x29, #-16]
  4121fc:	ldr	x9, [sp, #24]
  412200:	subs	x8, x8, x9
  412204:	mov	w2, w8
  412208:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  41220c:	b	412178 <sqrt@plt+0x104b8>
  412210:	ldp	x29, x30, [sp, #64]
  412214:	add	sp, sp, #0x50
  412218:	ret
  41221c:	sub	sp, sp, #0x70
  412220:	stp	x29, x30, [sp, #96]
  412224:	add	x29, sp, #0x60
  412228:	stur	w0, [x29, #-4]
  41222c:	stur	x1, [x29, #-16]
  412230:	stur	x2, [x29, #-24]
  412234:	stur	x3, [x29, #-32]
  412238:	ldur	x8, [x29, #-16]
  41223c:	stur	x8, [x29, #-40]
  412240:	stur	wzr, [x29, #-44]
  412244:	sub	x0, x29, #0x10
  412248:	ldur	x8, [x29, #-16]
  41224c:	str	x8, [sp, #40]
  412250:	ldur	x1, [x29, #-24]
  412254:	bl	40e3d4 <sqrt@plt+0xc714>
  412258:	cbnz	w0, 412260 <sqrt@plt+0x105a0>
  41225c:	b	412294 <sqrt@plt+0x105d4>
  412260:	ldr	x0, [sp, #40]
  412264:	ldur	x1, [x29, #-16]
  412268:	bl	40e9e8 <sqrt@plt+0xcd28>
  41226c:	str	x0, [sp, #32]
  412270:	ldr	x0, [sp, #32]
  412274:	ldr	x1, [sp, #40]
  412278:	ldur	x2, [x29, #-16]
  41227c:	bl	40e748 <sqrt@plt+0xca88>
  412280:	cbz	w0, 412290 <sqrt@plt+0x105d0>
  412284:	ldur	w8, [x29, #-44]
  412288:	add	w8, w8, #0x1
  41228c:	stur	w8, [x29, #-44]
  412290:	b	412244 <sqrt@plt+0x10584>
  412294:	ldur	x8, [x29, #-40]
  412298:	stur	x8, [x29, #-16]
  41229c:	ldur	w9, [x29, #-44]
  4122a0:	ldur	w10, [x29, #-4]
  4122a4:	subs	w9, w9, w10
  4122a8:	str	w9, [sp, #28]
  4122ac:	ldr	w9, [sp, #28]
  4122b0:	cmp	w9, #0x0
  4122b4:	cset	w9, le
  4122b8:	tbnz	w9, #0, 412338 <sqrt@plt+0x10678>
  4122bc:	sub	x0, x29, #0x10
  4122c0:	ldur	x8, [x29, #-16]
  4122c4:	str	x8, [sp, #16]
  4122c8:	ldur	x1, [x29, #-24]
  4122cc:	bl	40e3d4 <sqrt@plt+0xc714>
  4122d0:	cbnz	w0, 4122ec <sqrt@plt+0x1062c>
  4122d4:	mov	w8, wzr
  4122d8:	mov	w0, w8
  4122dc:	mov	w1, #0x2f4                 	// #756
  4122e0:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  4122e4:	add	x2, x2, #0x728
  4122e8:	bl	4052f0 <sqrt@plt+0x3630>
  4122ec:	ldr	x0, [sp, #16]
  4122f0:	ldur	x1, [x29, #-16]
  4122f4:	bl	40e9e8 <sqrt@plt+0xcd28>
  4122f8:	str	x0, [sp, #8]
  4122fc:	ldr	x0, [sp, #8]
  412300:	ldr	x1, [sp, #16]
  412304:	ldur	x2, [x29, #-16]
  412308:	bl	40e748 <sqrt@plt+0xca88>
  41230c:	cbz	w0, 412334 <sqrt@plt+0x10674>
  412310:	ldr	w8, [sp, #28]
  412314:	subs	w8, w8, #0x1
  412318:	str	w8, [sp, #28]
  41231c:	cmp	w8, #0x0
  412320:	cset	w8, ge  // ge = tcont
  412324:	tbnz	w8, #0, 412334 <sqrt@plt+0x10674>
  412328:	ldr	x8, [sp, #16]
  41232c:	stur	x8, [x29, #-16]
  412330:	b	412338 <sqrt@plt+0x10678>
  412334:	b	4122bc <sqrt@plt+0x105fc>
  412338:	ldur	w0, [x29, #-4]
  41233c:	ldur	x1, [x29, #-16]
  412340:	ldur	x2, [x29, #-24]
  412344:	ldur	x3, [x29, #-32]
  412348:	bl	41215c <sqrt@plt+0x1049c>
  41234c:	ldp	x29, x30, [sp, #96]
  412350:	add	sp, sp, #0x70
  412354:	ret
  412358:	sub	sp, sp, #0x50
  41235c:	stp	x29, x30, [sp, #64]
  412360:	add	x29, sp, #0x40
  412364:	stur	x0, [x29, #-8]
  412368:	stur	w1, [x29, #-12]
  41236c:	stur	x2, [x29, #-24]
  412370:	str	x3, [sp, #32]
  412374:	str	x4, [sp, #24]
  412378:	ldur	x8, [x29, #-8]
  41237c:	ldr	x0, [sp, #32]
  412380:	str	x8, [sp, #8]
  412384:	bl	4050e8 <sqrt@plt+0x3428>
  412388:	str	w0, [sp, #20]
  41238c:	ldr	x8, [sp, #8]
  412390:	ldr	x9, [x8, #8]
  412394:	cbz	x9, 4123c0 <sqrt@plt+0x10700>
  412398:	ldr	x8, [sp, #8]
  41239c:	ldr	x9, [x8, #8]
  4123a0:	ldur	w1, [x29, #-12]
  4123a4:	ldur	x2, [x29, #-24]
  4123a8:	ldr	x3, [sp, #32]
  4123ac:	ldr	x4, [sp, #24]
  4123b0:	ldr	x10, [x9]
  4123b4:	ldr	x10, [x10, #16]
  4123b8:	mov	x0, x9
  4123bc:	blr	x10
  4123c0:	ldr	x0, [sp, #32]
  4123c4:	bl	4050e8 <sqrt@plt+0x3428>
  4123c8:	ldr	w8, [sp, #20]
  4123cc:	cmp	w0, w8
  4123d0:	b.ne	412408 <sqrt@plt+0x10748>  // b.any
  4123d4:	ldr	x8, [sp, #8]
  4123d8:	ldr	x9, [x8, #16]
  4123dc:	cbz	x9, 412408 <sqrt@plt+0x10748>
  4123e0:	ldr	x8, [sp, #8]
  4123e4:	ldr	x9, [x8, #16]
  4123e8:	ldur	w1, [x29, #-12]
  4123ec:	ldur	x2, [x29, #-24]
  4123f0:	ldr	x3, [sp, #32]
  4123f4:	ldr	x4, [sp, #24]
  4123f8:	ldr	x10, [x9]
  4123fc:	ldr	x10, [x10, #16]
  412400:	mov	x0, x9
  412404:	blr	x10
  412408:	ldp	x29, x30, [sp, #64]
  41240c:	add	sp, sp, #0x50
  412410:	ret
  412414:	sub	sp, sp, #0x40
  412418:	stp	x29, x30, [sp, #48]
  41241c:	add	x29, sp, #0x30
  412420:	stur	x0, [x29, #-8]
  412424:	stur	w1, [x29, #-12]
  412428:	str	x2, [sp, #24]
  41242c:	str	x3, [sp, #16]
  412430:	str	x4, [sp, #8]
  412434:	ldur	x8, [x29, #-8]
  412438:	ldr	x9, [x8, #8]
  41243c:	str	x8, [sp]
  412440:	cbz	x9, 41246c <sqrt@plt+0x107ac>
  412444:	ldr	x8, [sp]
  412448:	ldr	x9, [x8, #8]
  41244c:	ldur	w1, [x29, #-12]
  412450:	ldr	x2, [sp, #24]
  412454:	ldr	x3, [sp, #16]
  412458:	ldr	x4, [sp, #8]
  41245c:	ldr	x10, [x9]
  412460:	ldr	x10, [x10, #16]
  412464:	mov	x0, x9
  412468:	blr	x10
  41246c:	ldr	x8, [sp]
  412470:	ldr	x9, [x8, #16]
  412474:	cbz	x9, 4124a0 <sqrt@plt+0x107e0>
  412478:	ldr	x8, [sp]
  41247c:	ldr	x9, [x8, #16]
  412480:	ldur	w1, [x29, #-12]
  412484:	ldr	x2, [sp, #24]
  412488:	ldr	x3, [sp, #16]
  41248c:	ldr	x4, [sp, #8]
  412490:	ldr	x10, [x9]
  412494:	ldr	x10, [x10, #16]
  412498:	mov	x0, x9
  41249c:	blr	x10
  4124a0:	ldp	x29, x30, [sp, #48]
  4124a4:	add	sp, sp, #0x40
  4124a8:	ret
  4124ac:	sub	sp, sp, #0x60
  4124b0:	stp	x29, x30, [sp, #80]
  4124b4:	add	x29, sp, #0x50
  4124b8:	stur	x0, [x29, #-8]
  4124bc:	stur	w1, [x29, #-12]
  4124c0:	stur	x2, [x29, #-24]
  4124c4:	stur	x3, [x29, #-32]
  4124c8:	str	x4, [sp, #40]
  4124cc:	ldur	x8, [x29, #-8]
  4124d0:	ldur	x0, [x29, #-32]
  4124d4:	str	x8, [sp, #24]
  4124d8:	bl	4050e8 <sqrt@plt+0x3428>
  4124dc:	str	w0, [sp, #36]
  4124e0:	ldr	x8, [sp, #24]
  4124e4:	ldr	x9, [x8, #8]
  4124e8:	cbz	x9, 412514 <sqrt@plt+0x10854>
  4124ec:	ldr	x8, [sp, #24]
  4124f0:	ldr	x9, [x8, #8]
  4124f4:	ldur	w1, [x29, #-12]
  4124f8:	ldur	x2, [x29, #-24]
  4124fc:	ldur	x3, [x29, #-32]
  412500:	ldr	x4, [sp, #40]
  412504:	ldr	x10, [x9]
  412508:	ldr	x10, [x10, #16]
  41250c:	mov	x0, x9
  412510:	blr	x10
  412514:	ldur	x0, [x29, #-32]
  412518:	bl	4050e8 <sqrt@plt+0x3428>
  41251c:	ldr	w8, [sp, #36]
  412520:	cmp	w0, w8
  412524:	b.le	4125a8 <sqrt@plt+0x108e8>
  412528:	ldur	x0, [x29, #-32]
  41252c:	ldur	x8, [x29, #-32]
  412530:	str	x0, [sp, #16]
  412534:	mov	x0, x8
  412538:	bl	4050e8 <sqrt@plt+0x3428>
  41253c:	subs	w1, w0, #0x1
  412540:	ldr	x0, [sp, #16]
  412544:	bl	405250 <sqrt@plt+0x3590>
  412548:	ldrb	w9, [x0]
  41254c:	cmp	w9, #0x2d
  412550:	b.ne	4125a8 <sqrt@plt+0x108e8>  // b.any
  412554:	ldur	x0, [x29, #-32]
  412558:	ldur	x8, [x29, #-32]
  41255c:	str	x0, [sp, #8]
  412560:	mov	x0, x8
  412564:	bl	4050e8 <sqrt@plt+0x3428>
  412568:	subs	w1, w0, #0x1
  41256c:	ldr	x0, [sp, #8]
  412570:	bl	41b6e8 <_ZdlPvm@@Base+0xe44>
  412574:	ldr	x8, [sp, #24]
  412578:	ldr	x9, [x8, #16]
  41257c:	cbz	x9, 4125a8 <sqrt@plt+0x108e8>
  412580:	ldr	x8, [sp, #24]
  412584:	ldr	x9, [x8, #16]
  412588:	ldur	w1, [x29, #-12]
  41258c:	ldur	x2, [x29, #-24]
  412590:	ldur	x3, [x29, #-32]
  412594:	ldr	x4, [sp, #40]
  412598:	ldr	x10, [x9]
  41259c:	ldr	x10, [x10, #16]
  4125a0:	mov	x0, x9
  4125a4:	blr	x10
  4125a8:	ldp	x29, x30, [sp, #80]
  4125ac:	add	sp, sp, #0x60
  4125b0:	ret
  4125b4:	sub	sp, sp, #0x80
  4125b8:	stp	x29, x30, [sp, #112]
  4125bc:	add	x29, sp, #0x70
  4125c0:	add	x8, sp, #0x38
  4125c4:	add	x9, sp, #0x30
  4125c8:	stur	x0, [x29, #-8]
  4125cc:	stur	w1, [x29, #-12]
  4125d0:	stur	x2, [x29, #-24]
  4125d4:	stur	x3, [x29, #-32]
  4125d8:	stur	x4, [x29, #-40]
  4125dc:	ldur	x10, [x29, #-8]
  4125e0:	mov	x0, x8
  4125e4:	str	x9, [sp, #24]
  4125e8:	str	x10, [sp, #16]
  4125ec:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  4125f0:	ldr	x0, [sp, #24]
  4125f4:	bl	409cec <sqrt@plt+0x802c>
  4125f8:	b	4125fc <sqrt@plt+0x1093c>
  4125fc:	ldr	x8, [sp, #16]
  412600:	ldr	x9, [x8, #8]
  412604:	cbz	x9, 41264c <sqrt@plt+0x1098c>
  412608:	ldr	x8, [sp, #16]
  41260c:	ldr	x9, [x8, #8]
  412610:	ldur	w1, [x29, #-12]
  412614:	ldur	x2, [x29, #-24]
  412618:	ldr	x10, [x9]
  41261c:	ldr	x10, [x10, #16]
  412620:	mov	x0, x9
  412624:	add	x3, sp, #0x38
  412628:	add	x4, sp, #0x30
  41262c:	blr	x10
  412630:	b	412634 <sqrt@plt+0x10974>
  412634:	b	41264c <sqrt@plt+0x1098c>
  412638:	str	x0, [sp, #40]
  41263c:	str	w1, [sp, #36]
  412640:	add	x0, sp, #0x38
  412644:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  412648:	b	4126f4 <sqrt@plt+0x10a34>
  41264c:	add	x0, sp, #0x38
  412650:	bl	4050e8 <sqrt@plt+0x3428>
  412654:	str	w0, [sp, #12]
  412658:	b	41265c <sqrt@plt+0x1099c>
  41265c:	ldr	w8, [sp, #12]
  412660:	cmp	w8, #0x0
  412664:	cset	w9, le
  412668:	tbnz	w9, #0, 4126a8 <sqrt@plt+0x109e8>
  41266c:	ldr	x8, [sp, #16]
  412670:	ldr	x9, [x8, #16]
  412674:	cbz	x9, 4126a4 <sqrt@plt+0x109e4>
  412678:	ldr	x8, [sp, #16]
  41267c:	ldr	x9, [x8, #16]
  412680:	ldur	w1, [x29, #-12]
  412684:	ldur	x2, [x29, #-24]
  412688:	ldur	x3, [x29, #-32]
  41268c:	ldur	x4, [x29, #-40]
  412690:	ldr	x10, [x9]
  412694:	ldr	x10, [x10, #16]
  412698:	mov	x0, x9
  41269c:	blr	x10
  4126a0:	b	4126a4 <sqrt@plt+0x109e4>
  4126a4:	b	4126e0 <sqrt@plt+0x10a20>
  4126a8:	ldr	x8, [sp, #16]
  4126ac:	ldr	x9, [x8, #24]
  4126b0:	cbz	x9, 4126e0 <sqrt@plt+0x10a20>
  4126b4:	ldr	x8, [sp, #16]
  4126b8:	ldr	x9, [x8, #24]
  4126bc:	ldur	w1, [x29, #-12]
  4126c0:	ldur	x2, [x29, #-24]
  4126c4:	ldur	x3, [x29, #-32]
  4126c8:	ldur	x4, [x29, #-40]
  4126cc:	ldr	x10, [x9]
  4126d0:	ldr	x10, [x10, #16]
  4126d4:	mov	x0, x9
  4126d8:	blr	x10
  4126dc:	b	4126e0 <sqrt@plt+0x10a20>
  4126e0:	add	x0, sp, #0x38
  4126e4:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  4126e8:	ldp	x29, x30, [sp, #112]
  4126ec:	add	sp, sp, #0x80
  4126f0:	ret
  4126f4:	ldr	x0, [sp, #40]
  4126f8:	bl	401c40 <_Unwind_Resume@plt>
  4126fc:	sub	sp, sp, #0x40
  412700:	stp	x29, x30, [sp, #48]
  412704:	add	x29, sp, #0x30
  412708:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  41270c:	add	x8, x8, #0xa58
  412710:	stur	x0, [x29, #-8]
  412714:	ldur	x9, [x29, #-8]
  412718:	ldr	x10, [x8]
  41271c:	str	x8, [sp, #24]
  412720:	str	x9, [sp, #16]
  412724:	cbz	x10, 4127a4 <sqrt@plt+0x10ae4>
  412728:	ldr	x8, [sp, #24]
  41272c:	ldr	x9, [x8]
  412730:	ldr	x10, [x9]
  412734:	ldr	x10, [x10, #24]
  412738:	mov	x0, x9
  41273c:	blr	x10
  412740:	and	w11, w0, #0x1
  412744:	cbz	w11, 4127a4 <sqrt@plt+0x10ae4>
  412748:	ldr	x8, [sp, #16]
  41274c:	add	x0, x8, #0x138
  412750:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  412754:	sub	x8, x29, #0x10
  412758:	mov	x0, x8
  41275c:	str	x8, [sp, #8]
  412760:	bl	409cec <sqrt@plt+0x802c>
  412764:	ldr	x8, [sp, #24]
  412768:	ldr	x9, [x8]
  41276c:	ldr	x10, [sp, #16]
  412770:	add	x3, x10, #0x138
  412774:	ldr	x11, [x9]
  412778:	ldr	x11, [x11, #16]
  41277c:	mov	x0, x9
  412780:	mov	w1, #0x1                   	// #1
  412784:	mov	x2, x10
  412788:	ldr	x4, [sp, #8]
  41278c:	blr	x11
  412790:	ldr	x8, [sp, #16]
  412794:	add	x0, x8, #0x138
  412798:	bl	4127b0 <sqrt@plt+0x10af0>
  41279c:	ldr	x8, [sp, #16]
  4127a0:	str	x0, [x8, #360]
  4127a4:	ldp	x29, x30, [sp, #48]
  4127a8:	add	sp, sp, #0x40
  4127ac:	ret
  4127b0:	sub	sp, sp, #0xb0
  4127b4:	stp	x29, x30, [sp, #160]
  4127b8:	add	x29, sp, #0xa0
  4127bc:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  4127c0:	add	x8, x8, #0xa80
  4127c4:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  4127c8:	add	x9, x9, #0xa88
  4127cc:	stur	x0, [x29, #-16]
  4127d0:	ldr	x10, [x8]
  4127d4:	str	x8, [sp, #72]
  4127d8:	str	x9, [sp, #64]
  4127dc:	cbnz	x10, 41283c <sqrt@plt+0x10b7c>
  4127e0:	mov	x0, #0x88                  	// #136
  4127e4:	bl	401870 <_Znam@plt>
  4127e8:	ldr	x8, [sp, #72]
  4127ec:	str	x0, [x8]
  4127f0:	mov	w9, #0x11                  	// #17
  4127f4:	ldr	x10, [sp, #64]
  4127f8:	str	w9, [x10]
  4127fc:	stur	wzr, [x29, #-20]
  412800:	ldur	w8, [x29, #-20]
  412804:	cmp	w8, #0x11
  412808:	b.ge	41283c <sqrt@plt+0x10b7c>  // b.tcont
  41280c:	ldr	x8, [sp, #72]
  412810:	ldr	x9, [x8]
  412814:	ldursw	x10, [x29, #-20]
  412818:	mov	x11, #0x8                   	// #8
  41281c:	mul	x10, x11, x10
  412820:	add	x9, x9, x10
  412824:	mov	x10, xzr
  412828:	str	x10, [x9]
  41282c:	ldur	w8, [x29, #-20]
  412830:	add	w8, w8, #0x1
  412834:	stur	w8, [x29, #-20]
  412838:	b	412800 <sqrt@plt+0x10b40>
  41283c:	ldur	x0, [x29, #-16]
  412840:	bl	4050d0 <sqrt@plt+0x3410>
  412844:	ldur	x8, [x29, #-16]
  412848:	str	x0, [sp, #56]
  41284c:	mov	x0, x8
  412850:	bl	4050e8 <sqrt@plt+0x3428>
  412854:	ldr	x1, [sp, #56]
  412858:	str	w0, [sp, #52]
  41285c:	mov	x0, x1
  412860:	ldr	w1, [sp, #52]
  412864:	bl	40ce0c <sqrt@plt+0xb14c>
  412868:	ldr	x8, [sp, #64]
  41286c:	ldr	w9, [x8]
  412870:	udiv	w10, w0, w9
  412874:	mul	w9, w10, w9
  412878:	subs	w9, w0, w9
  41287c:	stur	w9, [x29, #-24]
  412880:	ldr	x11, [sp, #72]
  412884:	ldr	x12, [x11]
  412888:	ldur	w9, [x29, #-24]
  41288c:	mov	w13, w9
  412890:	mov	x14, #0x8                   	// #8
  412894:	mul	x13, x14, x13
  412898:	add	x12, x12, x13
  41289c:	stur	x12, [x29, #-32]
  4128a0:	ldur	x8, [x29, #-32]
  4128a4:	ldr	x8, [x8]
  4128a8:	cbz	x8, 41299c <sqrt@plt+0x10cdc>
  4128ac:	ldur	x8, [x29, #-32]
  4128b0:	ldr	x8, [x8]
  4128b4:	ldr	w9, [x8, #4]
  4128b8:	ldur	x0, [x29, #-16]
  4128bc:	str	w9, [sp, #48]
  4128c0:	bl	4050e8 <sqrt@plt+0x3428>
  4128c4:	ldr	w9, [sp, #48]
  4128c8:	cmp	w9, w0
  4128cc:	b.ne	412948 <sqrt@plt+0x10c88>  // b.any
  4128d0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  4128d4:	add	x0, x0, #0xa70
  4128d8:	bl	4050d0 <sqrt@plt+0x3410>
  4128dc:	ldur	x8, [x29, #-32]
  4128e0:	ldr	x8, [x8]
  4128e4:	ldrsw	x8, [x8]
  4128e8:	add	x0, x0, x8
  4128ec:	ldur	x8, [x29, #-16]
  4128f0:	str	x0, [sp, #40]
  4128f4:	mov	x0, x8
  4128f8:	bl	4050d0 <sqrt@plt+0x3410>
  4128fc:	ldur	x8, [x29, #-16]
  412900:	str	x0, [sp, #32]
  412904:	mov	x0, x8
  412908:	bl	4050e8 <sqrt@plt+0x3428>
  41290c:	mov	w1, w0
  412910:	sxtw	x2, w1
  412914:	ldr	x0, [sp, #40]
  412918:	ldr	x1, [sp, #32]
  41291c:	bl	401990 <memcmp@plt>
  412920:	cbnz	w0, 412948 <sqrt@plt+0x10c88>
  412924:	ldur	x8, [x29, #-32]
  412928:	ldr	x8, [x8]
  41292c:	ldr	w9, [x8, #12]
  412930:	add	w9, w9, #0x1
  412934:	str	w9, [x8, #12]
  412938:	ldur	x8, [x29, #-32]
  41293c:	ldr	x8, [x8]
  412940:	stur	x8, [x29, #-8]
  412944:	b	412c08 <sqrt@plt+0x10f48>
  412948:	ldur	x8, [x29, #-32]
  41294c:	ldr	x9, [sp, #72]
  412950:	ldr	x10, [x9]
  412954:	cmp	x8, x10
  412958:	b.ne	412988 <sqrt@plt+0x10cc8>  // b.any
  41295c:	ldr	x8, [sp, #72]
  412960:	ldr	x9, [x8]
  412964:	ldr	x10, [sp, #64]
  412968:	ldrsw	x11, [x10]
  41296c:	mov	x12, #0x8                   	// #8
  412970:	mul	x11, x12, x11
  412974:	add	x9, x9, x11
  412978:	mov	x11, #0xfffffffffffffff8    	// #-8
  41297c:	add	x9, x9, x11
  412980:	stur	x9, [x29, #-32]
  412984:	b	412998 <sqrt@plt+0x10cd8>
  412988:	ldur	x8, [x29, #-32]
  41298c:	mov	x9, #0xfffffffffffffff8    	// #-8
  412990:	add	x8, x8, x9
  412994:	stur	x8, [x29, #-32]
  412998:	b	4128a0 <sqrt@plt+0x10be0>
  41299c:	mov	x0, #0x10                  	// #16
  4129a0:	bl	41a7a0 <_Znwm@@Base>
  4129a4:	ldur	x1, [x29, #-16]
  4129a8:	str	x0, [sp, #24]
  4129ac:	adrp	x8, 413000 <sqrt@plt+0x11340>
  4129b0:	add	x8, x8, #0x344
  4129b4:	blr	x8
  4129b8:	b	4129bc <sqrt@plt+0x10cfc>
  4129bc:	ldur	x8, [x29, #-32]
  4129c0:	ldr	x9, [sp, #24]
  4129c4:	str	x9, [x8]
  4129c8:	stur	x9, [x29, #-40]
  4129cc:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  4129d0:	add	x8, x8, #0xa8c
  4129d4:	ldr	w10, [x8]
  4129d8:	add	w10, w10, #0x1
  4129dc:	str	w10, [x8]
  4129e0:	mov	w11, #0x2                   	// #2
  4129e4:	mul	w10, w10, w11
  4129e8:	ldr	x8, [sp, #64]
  4129ec:	ldr	w11, [x8]
  4129f0:	cmp	w10, w11
  4129f4:	b.le	412c00 <sqrt@plt+0x10f40>
  4129f8:	ldr	x8, [sp, #72]
  4129fc:	ldr	x9, [x8]
  412a00:	stur	x9, [x29, #-64]
  412a04:	ldr	x9, [sp, #64]
  412a08:	ldr	w10, [x9]
  412a0c:	stur	w10, [x29, #-68]
  412a10:	ldr	w0, [x9]
  412a14:	bl	40cea4 <sqrt@plt+0xb1e4>
  412a18:	ldr	x8, [sp, #64]
  412a1c:	str	w0, [x8]
  412a20:	ldrsw	x9, [x8]
  412a24:	mov	x11, #0x8                   	// #8
  412a28:	mul	x12, x9, x11
  412a2c:	umulh	x9, x9, x11
  412a30:	mov	x11, #0xffffffffffffffff    	// #-1
  412a34:	cmp	x9, #0x0
  412a38:	csel	x0, x11, x12, ne  // ne = any
  412a3c:	bl	401870 <_Znam@plt>
  412a40:	ldr	x8, [sp, #72]
  412a44:	str	x0, [x8]
  412a48:	stur	wzr, [x29, #-72]
  412a4c:	ldur	w8, [x29, #-72]
  412a50:	ldr	x9, [sp, #64]
  412a54:	ldr	w10, [x9]
  412a58:	cmp	w8, w10
  412a5c:	b.ge	412aa4 <sqrt@plt+0x10de4>  // b.tcont
  412a60:	ldr	x8, [sp, #72]
  412a64:	ldr	x9, [x8]
  412a68:	ldursw	x10, [x29, #-72]
  412a6c:	mov	x11, #0x8                   	// #8
  412a70:	mul	x10, x11, x10
  412a74:	add	x9, x9, x10
  412a78:	mov	x10, xzr
  412a7c:	str	x10, [x9]
  412a80:	ldur	w8, [x29, #-72]
  412a84:	add	w8, w8, #0x1
  412a88:	stur	w8, [x29, #-72]
  412a8c:	b	412a4c <sqrt@plt+0x10d8c>
  412a90:	stur	x0, [x29, #-48]
  412a94:	stur	w1, [x29, #-52]
  412a98:	ldr	x0, [sp, #24]
  412a9c:	bl	41a878 <_ZdlPv@@Base>
  412aa0:	b	412c18 <sqrt@plt+0x10f58>
  412aa4:	stur	wzr, [x29, #-72]
  412aa8:	ldur	w8, [x29, #-72]
  412aac:	ldur	w9, [x29, #-68]
  412ab0:	cmp	w8, w9
  412ab4:	b.ge	412bec <sqrt@plt+0x10f2c>  // b.tcont
  412ab8:	ldur	x8, [x29, #-64]
  412abc:	ldursw	x9, [x29, #-72]
  412ac0:	mov	x10, #0x8                   	// #8
  412ac4:	mul	x9, x10, x9
  412ac8:	add	x8, x8, x9
  412acc:	ldr	x8, [x8]
  412ad0:	cbz	x8, 412bdc <sqrt@plt+0x10f1c>
  412ad4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  412ad8:	add	x0, x0, #0xa70
  412adc:	bl	4050d0 <sqrt@plt+0x3410>
  412ae0:	ldur	x8, [x29, #-64]
  412ae4:	ldursw	x9, [x29, #-72]
  412ae8:	mov	x10, #0x8                   	// #8
  412aec:	mul	x9, x10, x9
  412af0:	add	x8, x8, x9
  412af4:	ldr	x8, [x8]
  412af8:	ldrsw	x8, [x8]
  412afc:	add	x0, x0, x8
  412b00:	ldur	x8, [x29, #-64]
  412b04:	ldursw	x9, [x29, #-72]
  412b08:	mul	x9, x10, x9
  412b0c:	add	x8, x8, x9
  412b10:	ldr	x8, [x8]
  412b14:	ldr	w1, [x8, #4]
  412b18:	str	x10, [sp, #16]
  412b1c:	bl	40ce0c <sqrt@plt+0xb14c>
  412b20:	stur	w0, [x29, #-24]
  412b24:	ldr	x8, [sp, #72]
  412b28:	ldr	x9, [x8]
  412b2c:	ldur	w11, [x29, #-24]
  412b30:	ldr	x10, [sp, #64]
  412b34:	ldr	w12, [x10]
  412b38:	udiv	w13, w11, w12
  412b3c:	mul	w12, w13, w12
  412b40:	subs	w11, w11, w12
  412b44:	mov	w14, w11
  412b48:	ubfx	x14, x14, #0, #32
  412b4c:	ldr	x15, [sp, #16]
  412b50:	mul	x14, x15, x14
  412b54:	add	x9, x9, x14
  412b58:	str	x9, [sp, #80]
  412b5c:	ldr	x8, [sp, #80]
  412b60:	ldr	x8, [x8]
  412b64:	cbz	x8, 412bbc <sqrt@plt+0x10efc>
  412b68:	ldr	x8, [sp, #80]
  412b6c:	ldr	x9, [sp, #72]
  412b70:	ldr	x10, [x9]
  412b74:	cmp	x8, x10
  412b78:	b.ne	412ba8 <sqrt@plt+0x10ee8>  // b.any
  412b7c:	ldr	x8, [sp, #72]
  412b80:	ldr	x9, [x8]
  412b84:	ldr	x10, [sp, #64]
  412b88:	ldrsw	x11, [x10]
  412b8c:	mov	x12, #0x8                   	// #8
  412b90:	mul	x11, x12, x11
  412b94:	add	x9, x9, x11
  412b98:	mov	x11, #0xfffffffffffffff8    	// #-8
  412b9c:	add	x9, x9, x11
  412ba0:	str	x9, [sp, #80]
  412ba4:	b	412bb8 <sqrt@plt+0x10ef8>
  412ba8:	ldr	x8, [sp, #80]
  412bac:	mov	x9, #0xfffffffffffffff8    	// #-8
  412bb0:	add	x8, x8, x9
  412bb4:	str	x8, [sp, #80]
  412bb8:	b	412b5c <sqrt@plt+0x10e9c>
  412bbc:	ldur	x8, [x29, #-64]
  412bc0:	ldursw	x9, [x29, #-72]
  412bc4:	mov	x10, #0x8                   	// #8
  412bc8:	mul	x9, x10, x9
  412bcc:	add	x8, x8, x9
  412bd0:	ldr	x8, [x8]
  412bd4:	ldr	x9, [sp, #80]
  412bd8:	str	x8, [x9]
  412bdc:	ldur	w8, [x29, #-72]
  412be0:	add	w8, w8, #0x1
  412be4:	stur	w8, [x29, #-72]
  412be8:	b	412aa8 <sqrt@plt+0x10de8>
  412bec:	ldur	x8, [x29, #-64]
  412bf0:	str	x8, [sp, #8]
  412bf4:	cbz	x8, 412c00 <sqrt@plt+0x10f40>
  412bf8:	ldr	x0, [sp, #8]
  412bfc:	bl	401b40 <_ZdaPv@plt>
  412c00:	ldur	x8, [x29, #-40]
  412c04:	stur	x8, [x29, #-8]
  412c08:	ldur	x0, [x29, #-8]
  412c0c:	ldp	x29, x30, [sp, #160]
  412c10:	add	sp, sp, #0xb0
  412c14:	ret
  412c18:	ldur	x0, [x29, #-48]
  412c1c:	bl	401c40 <_Unwind_Resume@plt>
  412c20:	sub	sp, sp, #0x50
  412c24:	stp	x29, x30, [sp, #64]
  412c28:	add	x29, sp, #0x40
  412c2c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  412c30:	add	x8, x8, #0xa58
  412c34:	stur	x0, [x29, #-8]
  412c38:	ldur	x9, [x29, #-8]
  412c3c:	add	x0, x9, #0x138
  412c40:	str	x8, [sp, #8]
  412c44:	str	x9, [sp]
  412c48:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  412c4c:	ldr	x8, [sp, #8]
  412c50:	ldr	x9, [x8]
  412c54:	cbz	x9, 412c8c <sqrt@plt+0x10fcc>
  412c58:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  412c5c:	add	x8, x8, #0xa58
  412c60:	ldr	x8, [x8]
  412c64:	ldr	x9, [sp]
  412c68:	add	x3, x9, #0x138
  412c6c:	add	x4, x9, #0x148
  412c70:	ldr	x10, [x8]
  412c74:	ldr	x10, [x10, #16]
  412c78:	mov	x0, x8
  412c7c:	mov	w11, wzr
  412c80:	mov	w1, w11
  412c84:	mov	x2, x9
  412c88:	blr	x10
  412c8c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  412c90:	add	x8, x8, #0xb54
  412c94:	ldr	w9, [x8]
  412c98:	cbz	w9, 412ce0 <sqrt@plt+0x11020>
  412c9c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  412ca0:	add	x8, x8, #0xa68
  412ca4:	ldr	x8, [x8]
  412ca8:	cbz	x8, 412ce0 <sqrt@plt+0x11020>
  412cac:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  412cb0:	add	x8, x8, #0xa68
  412cb4:	ldr	x8, [x8]
  412cb8:	ldr	x9, [sp]
  412cbc:	add	x3, x9, #0x150
  412cc0:	add	x4, x9, #0x160
  412cc4:	ldr	x10, [x8]
  412cc8:	ldr	x10, [x10, #16]
  412ccc:	mov	x0, x8
  412cd0:	mov	w11, wzr
  412cd4:	mov	w1, w11
  412cd8:	mov	x2, x9
  412cdc:	blr	x10
  412ce0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  412ce4:	add	x8, x8, #0xaf8
  412ce8:	ldr	w9, [x8]
  412cec:	cbz	w9, 412d78 <sqrt@plt+0x110b8>
  412cf0:	sub	x0, x29, #0x18
  412cf4:	bl	41a9ec <_ZdlPvm@@Base+0x148>
  412cf8:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  412cfc:	add	x8, x8, #0xa60
  412d00:	ldr	x8, [x8]
  412d04:	cbz	x8, 412d60 <sqrt@plt+0x110a0>
  412d08:	add	x0, sp, #0x20
  412d0c:	bl	409cec <sqrt@plt+0x802c>
  412d10:	b	412d14 <sqrt@plt+0x11054>
  412d14:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  412d18:	add	x8, x8, #0xa60
  412d1c:	ldr	x8, [x8]
  412d20:	ldr	x9, [x8]
  412d24:	ldr	x9, [x9, #16]
  412d28:	mov	x0, x8
  412d2c:	mov	w10, wzr
  412d30:	mov	w1, w10
  412d34:	ldr	x2, [sp]
  412d38:	sub	x3, x29, #0x18
  412d3c:	add	x4, sp, #0x20
  412d40:	blr	x9
  412d44:	b	412d48 <sqrt@plt+0x11088>
  412d48:	b	412d60 <sqrt@plt+0x110a0>
  412d4c:	str	x0, [sp, #24]
  412d50:	str	w1, [sp, #20]
  412d54:	sub	x0, x29, #0x18
  412d58:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  412d5c:	b	412da4 <sqrt@plt+0x110e4>
  412d60:	ldr	x0, [sp]
  412d64:	sub	x1, x29, #0x18
  412d68:	bl	40984c <sqrt@plt+0x7b8c>
  412d6c:	b	412d70 <sqrt@plt+0x110b0>
  412d70:	sub	x0, x29, #0x18
  412d74:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  412d78:	ldr	x8, [sp]
  412d7c:	ldr	x9, [x8, #360]
  412d80:	cbz	x9, 412d98 <sqrt@plt+0x110d8>
  412d84:	ldr	x8, [sp]
  412d88:	ldr	x9, [x8, #360]
  412d8c:	ldr	w10, [x9, #8]
  412d90:	add	w10, w10, #0x1
  412d94:	str	w10, [x9, #8]
  412d98:	ldp	x29, x30, [sp, #64]
  412d9c:	add	sp, sp, #0x50
  412da0:	ret
  412da4:	ldr	x0, [sp, #24]
  412da8:	bl	401c40 <_Unwind_Resume@plt>
  412dac:	sub	sp, sp, #0x20
  412db0:	stp	x29, x30, [sp, #16]
  412db4:	add	x29, sp, #0x10
  412db8:	str	x0, [sp, #8]
  412dbc:	ldr	x8, [sp, #8]
  412dc0:	ldr	x9, [x8, #360]
  412dc4:	str	x8, [sp]
  412dc8:	cbz	x9, 412ddc <sqrt@plt+0x1111c>
  412dcc:	ldr	x8, [sp]
  412dd0:	ldr	x9, [x8, #360]
  412dd4:	mov	w10, #0x2                   	// #2
  412dd8:	str	w10, [x9, #12]
  412ddc:	ldr	x0, [sp]
  412de0:	bl	412c20 <sqrt@plt+0x10f60>
  412de4:	ldp	x29, x30, [sp, #16]
  412de8:	add	sp, sp, #0x20
  412dec:	ret
  412df0:	sub	sp, sp, #0x40
  412df4:	stp	x29, x30, [sp, #48]
  412df8:	add	x29, sp, #0x30
  412dfc:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  412e00:	add	x8, x8, #0xae4
  412e04:	stur	x0, [x29, #-16]
  412e08:	str	x1, [sp, #24]
  412e0c:	str	w2, [sp, #20]
  412e10:	str	w3, [sp, #16]
  412e14:	str	x4, [sp, #8]
  412e18:	ldur	x9, [x29, #-16]
  412e1c:	ldr	w10, [x8]
  412e20:	str	x9, [sp]
  412e24:	cbz	w10, 412e48 <sqrt@plt+0x11188>
  412e28:	ldr	x1, [sp, #24]
  412e2c:	ldr	w2, [sp, #20]
  412e30:	ldr	w3, [sp, #16]
  412e34:	ldr	x4, [sp, #8]
  412e38:	ldr	x0, [sp]
  412e3c:	bl	412e74 <sqrt@plt+0x111b4>
  412e40:	stur	w0, [x29, #-4]
  412e44:	b	412e64 <sqrt@plt+0x111a4>
  412e48:	ldr	x1, [sp, #24]
  412e4c:	ldr	w2, [sp, #20]
  412e50:	ldr	w3, [sp, #16]
  412e54:	ldr	x4, [sp, #8]
  412e58:	ldr	x0, [sp]
  412e5c:	bl	412fec <sqrt@plt+0x1132c>
  412e60:	stur	w0, [x29, #-4]
  412e64:	ldur	w0, [x29, #-4]
  412e68:	ldp	x29, x30, [sp, #48]
  412e6c:	add	sp, sp, #0x40
  412e70:	ret
  412e74:	sub	sp, sp, #0x60
  412e78:	stp	x29, x30, [sp, #80]
  412e7c:	add	x29, sp, #0x50
  412e80:	stur	x0, [x29, #-16]
  412e84:	stur	x1, [x29, #-24]
  412e88:	stur	w2, [x29, #-28]
  412e8c:	stur	w3, [x29, #-32]
  412e90:	str	x4, [sp, #40]
  412e94:	ldur	x8, [x29, #-16]
  412e98:	ldur	w9, [x29, #-28]
  412e9c:	cmp	w9, #0x1
  412ea0:	str	x8, [sp, #24]
  412ea4:	b.gt	412eb0 <sqrt@plt+0x111f0>
  412ea8:	stur	wzr, [x29, #-4]
  412eac:	b	412fdc <sqrt@plt+0x1131c>
  412eb0:	ldr	x0, [sp, #24]
  412eb4:	bl	40e3bc <sqrt@plt+0xc6fc>
  412eb8:	str	w0, [sp, #36]
  412ebc:	ldur	x8, [x29, #-24]
  412ec0:	ldr	x0, [x8]
  412ec4:	bl	40e3bc <sqrt@plt+0xc6fc>
  412ec8:	ldr	w9, [sp, #36]
  412ecc:	add	w9, w9, #0x1
  412ed0:	cmp	w0, w9
  412ed4:	b.ne	412ef4 <sqrt@plt+0x11234>  // b.any
  412ed8:	ldur	x8, [x29, #-24]
  412edc:	ldr	x0, [x8, #8]
  412ee0:	bl	40e3bc <sqrt@plt+0xc6fc>
  412ee4:	ldr	w9, [sp, #36]
  412ee8:	add	w9, w9, #0x2
  412eec:	cmp	w0, w9
  412ef0:	b.eq	412efc <sqrt@plt+0x1123c>  // b.none
  412ef4:	stur	wzr, [x29, #-4]
  412ef8:	b	412fdc <sqrt@plt+0x1131c>
  412efc:	mov	w8, #0x2                   	// #2
  412f00:	str	w8, [sp, #32]
  412f04:	ldr	w8, [sp, #32]
  412f08:	ldur	w9, [x29, #-28]
  412f0c:	cmp	w8, w9
  412f10:	b.ge	412f5c <sqrt@plt+0x1129c>  // b.tcont
  412f14:	ldur	x8, [x29, #-24]
  412f18:	ldrsw	x9, [sp, #32]
  412f1c:	mov	x10, #0x8                   	// #8
  412f20:	mul	x9, x10, x9
  412f24:	add	x8, x8, x9
  412f28:	ldr	x0, [x8]
  412f2c:	bl	40e3bc <sqrt@plt+0xc6fc>
  412f30:	ldr	w11, [sp, #36]
  412f34:	ldr	w12, [sp, #32]
  412f38:	add	w11, w11, w12
  412f3c:	add	w11, w11, #0x1
  412f40:	cmp	w0, w11
  412f44:	b.eq	412f4c <sqrt@plt+0x1128c>  // b.none
  412f48:	b	412f5c <sqrt@plt+0x1129c>
  412f4c:	ldr	w8, [sp, #32]
  412f50:	add	w8, w8, #0x1
  412f54:	str	w8, [sp, #32]
  412f58:	b	412f04 <sqrt@plt+0x11244>
  412f5c:	ldur	w1, [x29, #-32]
  412f60:	ldr	x0, [sp, #24]
  412f64:	bl	413294 <sqrt@plt+0x115d4>
  412f68:	ldr	x8, [sp, #40]
  412f6c:	str	x0, [sp, #16]
  412f70:	mov	x0, x8
  412f74:	ldr	x1, [sp, #16]
  412f78:	bl	41acac <_ZdlPvm@@Base+0x408>
  412f7c:	ldr	x8, [sp, #40]
  412f80:	mov	x0, x8
  412f84:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  412f88:	add	x1, x1, #0xae8
  412f8c:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  412f90:	ldur	x8, [x29, #-24]
  412f94:	ldr	w9, [sp, #32]
  412f98:	subs	w9, w9, #0x1
  412f9c:	mov	w1, w9
  412fa0:	sxtw	x10, w1
  412fa4:	mov	x11, #0x8                   	// #8
  412fa8:	mul	x10, x11, x10
  412fac:	add	x8, x8, x10
  412fb0:	ldr	x8, [x8]
  412fb4:	ldur	w1, [x29, #-32]
  412fb8:	mov	x0, x8
  412fbc:	bl	413294 <sqrt@plt+0x115d4>
  412fc0:	ldr	x8, [sp, #40]
  412fc4:	str	x0, [sp, #8]
  412fc8:	mov	x0, x8
  412fcc:	ldr	x1, [sp, #8]
  412fd0:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  412fd4:	ldr	w9, [sp, #32]
  412fd8:	stur	w9, [x29, #-4]
  412fdc:	ldur	w0, [x29, #-4]
  412fe0:	ldp	x29, x30, [sp, #80]
  412fe4:	add	sp, sp, #0x60
  412fe8:	ret
  412fec:	sub	sp, sp, #0xb0
  412ff0:	stp	x29, x30, [sp, #160]
  412ff4:	add	x29, sp, #0xa0
  412ff8:	stur	x0, [x29, #-16]
  412ffc:	stur	x1, [x29, #-24]
  413000:	stur	w2, [x29, #-28]
  413004:	stur	w3, [x29, #-32]
  413008:	stur	x4, [x29, #-40]
  41300c:	ldur	x8, [x29, #-16]
  413010:	ldur	w9, [x29, #-28]
  413014:	cmp	w9, #0x0
  413018:	cset	w9, gt
  41301c:	str	x8, [sp, #72]
  413020:	tbnz	w9, #0, 41302c <sqrt@plt+0x1136c>
  413024:	stur	wzr, [x29, #-4]
  413028:	b	413284 <sqrt@plt+0x115c4>
  41302c:	ldur	w1, [x29, #-32]
  413030:	ldr	x0, [sp, #72]
  413034:	bl	413294 <sqrt@plt+0x115d4>
  413038:	stur	x0, [x29, #-48]
  41303c:	ldur	w1, [x29, #-32]
  413040:	ldr	x0, [sp, #72]
  413044:	bl	4132ec <sqrt@plt+0x1162c>
  413048:	stur	x0, [x29, #-56]
  41304c:	ldur	x8, [x29, #-56]
  413050:	ldr	w9, [x8]
  413054:	cmp	w9, #0x0
  413058:	cset	w9, lt  // lt = tstop
  41305c:	tbnz	w9, #0, 4130d0 <sqrt@plt+0x11410>
  413060:	ldur	x8, [x29, #-56]
  413064:	ldr	w9, [x8]
  413068:	ldur	x8, [x29, #-24]
  41306c:	ldr	x0, [x8]
  413070:	ldur	w1, [x29, #-32]
  413074:	str	w9, [sp, #68]
  413078:	bl	4132ec <sqrt@plt+0x1162c>
  41307c:	ldr	w9, [x0]
  413080:	ldr	w10, [sp, #68]
  413084:	cmp	w10, w9
  413088:	b.ne	4130d0 <sqrt@plt+0x11410>  // b.any
  41308c:	ldur	x0, [x29, #-48]
  413090:	bl	4050d0 <sqrt@plt+0x3410>
  413094:	ldur	x8, [x29, #-24]
  413098:	ldr	x8, [x8]
  41309c:	ldur	w1, [x29, #-32]
  4130a0:	str	x0, [sp, #56]
  4130a4:	mov	x0, x8
  4130a8:	bl	413294 <sqrt@plt+0x115d4>
  4130ac:	bl	4050d0 <sqrt@plt+0x3410>
  4130b0:	ldur	x8, [x29, #-56]
  4130b4:	ldrsw	x2, [x8]
  4130b8:	ldr	x3, [sp, #56]
  4130bc:	str	x0, [sp, #48]
  4130c0:	mov	x0, x3
  4130c4:	ldr	x1, [sp, #48]
  4130c8:	bl	401990 <memcmp@plt>
  4130cc:	cbz	w0, 4130d8 <sqrt@plt+0x11418>
  4130d0:	stur	wzr, [x29, #-4]
  4130d4:	b	413284 <sqrt@plt+0x115c4>
  4130d8:	ldur	x1, [x29, #-48]
  4130dc:	ldur	x0, [x29, #-40]
  4130e0:	bl	41acac <_ZdlPvm@@Base+0x408>
  4130e4:	stur	wzr, [x29, #-60]
  4130e8:	ldur	x0, [x29, #-40]
  4130ec:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x748>
  4130f0:	add	x1, x1, #0xb30
  4130f4:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  4130f8:	ldur	x8, [x29, #-24]
  4130fc:	ldursw	x9, [x29, #-60]
  413100:	mov	x10, #0x8                   	// #8
  413104:	mul	x9, x10, x9
  413108:	add	x8, x8, x9
  41310c:	ldr	x8, [x8]
  413110:	ldur	w1, [x29, #-32]
  413114:	mov	x0, x8
  413118:	str	x10, [sp, #40]
  41311c:	bl	4132ec <sqrt@plt+0x1162c>
  413120:	stur	x0, [x29, #-72]
  413124:	ldur	x8, [x29, #-72]
  413128:	ldr	w11, [x8]
  41312c:	ldur	x8, [x29, #-72]
  413130:	ldr	w12, [x8, #4]
  413134:	add	w11, w11, w12
  413138:	stur	w11, [x29, #-76]
  41313c:	ldur	x0, [x29, #-40]
  413140:	ldur	x8, [x29, #-24]
  413144:	ldursw	x9, [x29, #-60]
  413148:	ldr	x10, [sp, #40]
  41314c:	mul	x9, x10, x9
  413150:	add	x8, x8, x9
  413154:	ldr	x8, [x8]
  413158:	ldur	w1, [x29, #-32]
  41315c:	str	x0, [sp, #32]
  413160:	mov	x0, x8
  413164:	bl	413294 <sqrt@plt+0x115d4>
  413168:	bl	4050d0 <sqrt@plt+0x3410>
  41316c:	ldursw	x8, [x29, #-76]
  413170:	add	x1, x0, x8
  413174:	ldur	x8, [x29, #-24]
  413178:	ldursw	x9, [x29, #-60]
  41317c:	ldr	x10, [sp, #40]
  413180:	mul	x9, x10, x9
  413184:	add	x8, x8, x9
  413188:	ldr	x0, [x8]
  41318c:	ldur	w11, [x29, #-32]
  413190:	str	x1, [sp, #24]
  413194:	mov	w1, w11
  413198:	bl	413294 <sqrt@plt+0x115d4>
  41319c:	bl	4050e8 <sqrt@plt+0x3428>
  4131a0:	ldur	w11, [x29, #-76]
  4131a4:	subs	w2, w0, w11
  4131a8:	ldr	x0, [sp, #32]
  4131ac:	ldr	x1, [sp, #24]
  4131b0:	bl	41b1f8 <_ZdlPvm@@Base+0x954>
  4131b4:	ldur	w8, [x29, #-60]
  4131b8:	add	w8, w8, #0x1
  4131bc:	stur	w8, [x29, #-60]
  4131c0:	ldur	w9, [x29, #-28]
  4131c4:	mov	w10, #0x0                   	// #0
  4131c8:	cmp	w8, w9
  4131cc:	str	w10, [sp, #20]
  4131d0:	b.ge	413274 <sqrt@plt+0x115b4>  // b.tcont
  4131d4:	ldur	x8, [x29, #-56]
  4131d8:	ldr	w9, [x8]
  4131dc:	ldur	x8, [x29, #-24]
  4131e0:	ldursw	x10, [x29, #-60]
  4131e4:	mov	x11, #0x8                   	// #8
  4131e8:	mul	x10, x11, x10
  4131ec:	add	x8, x8, x10
  4131f0:	ldr	x0, [x8]
  4131f4:	ldur	w1, [x29, #-32]
  4131f8:	str	w9, [sp, #16]
  4131fc:	bl	4132ec <sqrt@plt+0x1162c>
  413200:	ldr	w9, [x0]
  413204:	mov	w12, #0x0                   	// #0
  413208:	ldr	w13, [sp, #16]
  41320c:	cmp	w13, w9
  413210:	str	w12, [sp, #20]
  413214:	b.ne	413274 <sqrt@plt+0x115b4>  // b.any
  413218:	ldur	x0, [x29, #-48]
  41321c:	bl	4050d0 <sqrt@plt+0x3410>
  413220:	ldur	x8, [x29, #-24]
  413224:	ldursw	x9, [x29, #-60]
  413228:	mov	x10, #0x8                   	// #8
  41322c:	mul	x9, x10, x9
  413230:	add	x8, x8, x9
  413234:	ldr	x8, [x8]
  413238:	ldur	w1, [x29, #-32]
  41323c:	str	x0, [sp, #8]
  413240:	mov	x0, x8
  413244:	bl	413294 <sqrt@plt+0x115d4>
  413248:	bl	4050d0 <sqrt@plt+0x3410>
  41324c:	ldur	x8, [x29, #-56]
  413250:	ldrsw	x2, [x8]
  413254:	ldr	x3, [sp, #8]
  413258:	str	x0, [sp]
  41325c:	mov	x0, x3
  413260:	ldr	x1, [sp]
  413264:	bl	401990 <memcmp@plt>
  413268:	cmp	w0, #0x0
  41326c:	cset	w11, eq  // eq = none
  413270:	str	w11, [sp, #20]
  413274:	ldr	w8, [sp, #20]
  413278:	tbnz	w8, #0, 4130e8 <sqrt@plt+0x11428>
  41327c:	ldur	w8, [x29, #-60]
  413280:	stur	w8, [x29, #-4]
  413284:	ldur	w0, [x29, #-4]
  413288:	ldp	x29, x30, [sp, #160]
  41328c:	add	sp, sp, #0xb0
  413290:	ret
  413294:	sub	sp, sp, #0x20
  413298:	str	x0, [sp, #16]
  41329c:	str	w1, [sp, #12]
  4132a0:	ldr	x8, [sp, #16]
  4132a4:	ldr	w9, [sp, #12]
  4132a8:	cmp	w9, #0x1
  4132ac:	str	x8, [sp]
  4132b0:	b.ne	4132d4 <sqrt@plt+0x11614>  // b.any
  4132b4:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  4132b8:	add	x8, x8, #0xb54
  4132bc:	ldr	w9, [x8]
  4132c0:	cbz	w9, 4132d4 <sqrt@plt+0x11614>
  4132c4:	ldr	x8, [sp]
  4132c8:	add	x9, x8, #0x150
  4132cc:	str	x9, [sp, #24]
  4132d0:	b	4132e0 <sqrt@plt+0x11620>
  4132d4:	ldr	x8, [sp]
  4132d8:	add	x9, x8, #0x138
  4132dc:	str	x9, [sp, #24]
  4132e0:	ldr	x0, [sp, #24]
  4132e4:	add	sp, sp, #0x20
  4132e8:	ret
  4132ec:	sub	sp, sp, #0x20
  4132f0:	str	x0, [sp, #16]
  4132f4:	str	w1, [sp, #12]
  4132f8:	ldr	x8, [sp, #16]
  4132fc:	ldr	w9, [sp, #12]
  413300:	cmp	w9, #0x1
  413304:	str	x8, [sp]
  413308:	b.ne	41332c <sqrt@plt+0x1166c>  // b.any
  41330c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x748>
  413310:	add	x8, x8, #0xb54
  413314:	ldr	w9, [x8]
  413318:	cbz	w9, 41332c <sqrt@plt+0x1166c>
  41331c:	ldr	x8, [sp]
  413320:	add	x9, x8, #0x160
  413324:	str	x9, [sp, #24]
  413328:	b	413338 <sqrt@plt+0x11678>
  41332c:	ldr	x8, [sp]
  413330:	add	x9, x8, #0x148
  413334:	str	x9, [sp, #24]
  413338:	ldr	x0, [sp, #24]
  41333c:	add	sp, sp, #0x20
  413340:	ret
  413344:	sub	sp, sp, #0x40
  413348:	stp	x29, x30, [sp, #48]
  41334c:	add	x29, sp, #0x30
  413350:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  413354:	add	x8, x8, #0xa70
  413358:	mov	w9, #0x1                   	// #1
  41335c:	stur	x0, [x29, #-8]
  413360:	stur	x1, [x29, #-16]
  413364:	ldur	x10, [x29, #-8]
  413368:	mov	x0, x8
  41336c:	str	x8, [sp, #24]
  413370:	str	w9, [sp, #20]
  413374:	str	x10, [sp, #8]
  413378:	bl	4050e8 <sqrt@plt+0x3428>
  41337c:	ldr	x8, [sp, #8]
  413380:	str	w0, [x8]
  413384:	ldur	x0, [x29, #-16]
  413388:	bl	4050e8 <sqrt@plt+0x3428>
  41338c:	ldr	x8, [sp, #8]
  413390:	str	w0, [x8, #4]
  413394:	str	wzr, [x8, #8]
  413398:	ldr	w9, [sp, #20]
  41339c:	str	w9, [x8, #12]
  4133a0:	ldur	x1, [x29, #-16]
  4133a4:	ldr	x0, [sp, #24]
  4133a8:	bl	41b144 <_ZdlPvm@@Base+0x8a0>
  4133ac:	ldp	x29, x30, [sp, #48]
  4133b0:	add	sp, sp, #0x40
  4133b4:	ret
  4133b8:	sub	sp, sp, #0x20
  4133bc:	stp	x29, x30, [sp, #16]
  4133c0:	add	x29, sp, #0x10
  4133c4:	stur	wzr, [x29, #-4]
  4133c8:	ldur	w8, [x29, #-4]
  4133cc:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  4133d0:	add	x9, x9, #0xa88
  4133d4:	ldr	w10, [x9]
  4133d8:	cmp	w8, w10
  4133dc:	b.ge	413444 <sqrt@plt+0x11784>  // b.tcont
  4133e0:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  4133e4:	add	x8, x8, #0xa80
  4133e8:	ldr	x8, [x8]
  4133ec:	ldursw	x9, [x29, #-4]
  4133f0:	mov	x10, #0x8                   	// #8
  4133f4:	mul	x9, x10, x9
  4133f8:	add	x8, x8, x9
  4133fc:	ldr	x8, [x8]
  413400:	str	x8, [sp]
  413404:	cbz	x8, 413410 <sqrt@plt+0x11750>
  413408:	ldr	x0, [sp]
  41340c:	bl	41a878 <_ZdlPv@@Base>
  413410:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  413414:	add	x8, x8, #0xa80
  413418:	ldr	x8, [x8]
  41341c:	ldursw	x9, [x29, #-4]
  413420:	mov	x10, #0x8                   	// #8
  413424:	mul	x9, x10, x9
  413428:	add	x8, x8, x9
  41342c:	mov	x9, xzr
  413430:	str	x9, [x8]
  413434:	ldur	w8, [x29, #-4]
  413438:	add	w8, w8, #0x1
  41343c:	stur	w8, [x29, #-4]
  413440:	b	4133c8 <sqrt@plt+0x11708>
  413444:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  413448:	add	x8, x8, #0xa8c
  41344c:	str	wzr, [x8]
  413450:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  413454:	add	x0, x0, #0xa70
  413458:	bl	41b778 <_ZdlPvm@@Base+0xed4>
  41345c:	ldp	x29, x30, [sp, #16]
  413460:	add	sp, sp, #0x20
  413464:	ret
  413468:	sub	sp, sp, #0x30
  41346c:	stp	x29, x30, [sp, #32]
  413470:	add	x29, sp, #0x20
  413474:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  413478:	add	x8, x8, #0xa58
  41347c:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x748>
  413480:	add	x9, x9, #0xa78
  413484:	stur	x0, [x29, #-8]
  413488:	stur	w1, [x29, #-12]
  41348c:	ldr	x8, [x8]
  413490:	str	x9, [sp, #8]
  413494:	cbz	x8, 413524 <sqrt@plt+0x11864>
  413498:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  41349c:	add	x8, x8, #0xa58
  4134a0:	ldr	x8, [x8]
  4134a4:	ldr	x9, [x8]
  4134a8:	ldr	x9, [x9, #24]
  4134ac:	mov	x0, x8
  4134b0:	blr	x9
  4134b4:	and	w10, w0, #0x8
  4134b8:	cbz	w10, 413524 <sqrt@plt+0x11864>
  4134bc:	ldr	x0, [sp, #8]
  4134c0:	bl	4050e8 <sqrt@plt+0x3428>
  4134c4:	cmp	w0, #0x2
  4134c8:	b.lt	413524 <sqrt@plt+0x11864>  // b.tstop
  4134cc:	ldr	x0, [sp, #8]
  4134d0:	mov	w8, wzr
  4134d4:	mov	w1, w8
  4134d8:	bl	405250 <sqrt@plt+0x3590>
  4134dc:	ldrb	w8, [x0]
  4134e0:	cmp	w8, #0x41
  4134e4:	b.ne	413524 <sqrt@plt+0x11864>  // b.any
  4134e8:	ldr	x0, [sp, #8]
  4134ec:	mov	w1, #0x1                   	// #1
  4134f0:	bl	405250 <sqrt@plt+0x3590>
  4134f4:	ldrb	w8, [x0]
  4134f8:	cmp	w8, #0x2b
  4134fc:	b.ne	413524 <sqrt@plt+0x11864>  // b.any
  413500:	ldur	x0, [x29, #-8]
  413504:	ldur	x8, [x29, #-8]
  413508:	ldursw	x9, [x29, #-12]
  41350c:	mov	x10, #0x8                   	// #8
  413510:	mul	x9, x10, x9
  413514:	add	x1, x8, x9
  413518:	mov	w11, wzr
  41351c:	mov	w2, w11
  413520:	bl	413570 <sqrt@plt+0x118b0>
  413524:	str	wzr, [sp, #16]
  413528:	ldr	w8, [sp, #16]
  41352c:	ldur	w9, [x29, #-12]
  413530:	cmp	w8, w9
  413534:	b.ge	413564 <sqrt@plt+0x118a4>  // b.tcont
  413538:	ldur	x8, [x29, #-8]
  41353c:	ldrsw	x9, [sp, #16]
  413540:	mov	x10, #0x8                   	// #8
  413544:	mul	x9, x10, x9
  413548:	add	x8, x8, x9
  41354c:	ldr	x0, [x8]
  413550:	bl	412c20 <sqrt@plt+0x10f60>
  413554:	ldr	w8, [sp, #16]
  413558:	add	w8, w8, #0x1
  41355c:	str	w8, [sp, #16]
  413560:	b	413528 <sqrt@plt+0x11868>
  413564:	ldp	x29, x30, [sp, #32]
  413568:	add	sp, sp, #0x30
  41356c:	ret
  413570:	sub	sp, sp, #0x70
  413574:	stp	x29, x30, [sp, #96]
  413578:	add	x29, sp, #0x60
  41357c:	stur	x0, [x29, #-8]
  413580:	stur	x1, [x29, #-16]
  413584:	stur	w2, [x29, #-20]
  413588:	ldur	x8, [x29, #-8]
  41358c:	ldur	x9, [x29, #-16]
  413590:	cmp	x8, x9
  413594:	b.cc	41359c <sqrt@plt+0x118dc>  // b.lo, b.ul, b.last
  413598:	b	413828 <sqrt@plt+0x11b68>
  41359c:	ldur	x8, [x29, #-8]
  4135a0:	stur	x8, [x29, #-32]
  4135a4:	ldur	w9, [x29, #-20]
  4135a8:	ldur	x8, [x29, #-32]
  4135ac:	ldr	x0, [x8]
  4135b0:	str	w9, [sp, #20]
  4135b4:	bl	413c50 <sqrt@plt+0x11f90>
  4135b8:	ldr	w9, [sp, #20]
  4135bc:	cmp	w9, w0
  4135c0:	b.lt	41368c <sqrt@plt+0x119cc>  // b.tstop
  4135c4:	ldur	x8, [x29, #-32]
  4135c8:	add	x8, x8, #0x8
  4135cc:	stur	x8, [x29, #-32]
  4135d0:	ldur	x8, [x29, #-32]
  4135d4:	ldur	x9, [x29, #-16]
  4135d8:	mov	w10, #0x0                   	// #0
  4135dc:	cmp	x8, x9
  4135e0:	str	w10, [sp, #16]
  4135e4:	b.cs	41360c <sqrt@plt+0x1194c>  // b.hs, b.nlast
  4135e8:	ldur	w8, [x29, #-20]
  4135ec:	ldur	x9, [x29, #-32]
  4135f0:	ldr	x0, [x9]
  4135f4:	str	w8, [sp, #12]
  4135f8:	bl	413c50 <sqrt@plt+0x11f90>
  4135fc:	ldr	w8, [sp, #12]
  413600:	cmp	w8, w0
  413604:	cset	w10, ge  // ge = tcont
  413608:	str	w10, [sp, #16]
  41360c:	ldr	w8, [sp, #16]
  413610:	tbnz	w8, #0, 413618 <sqrt@plt+0x11958>
  413614:	b	413628 <sqrt@plt+0x11968>
  413618:	ldur	x8, [x29, #-32]
  41361c:	add	x8, x8, #0x8
  413620:	stur	x8, [x29, #-32]
  413624:	b	4135d0 <sqrt@plt+0x11910>
  413628:	ldur	x8, [x29, #-32]
  41362c:	ldur	x9, [x29, #-16]
  413630:	cmp	x8, x9
  413634:	b.cs	413684 <sqrt@plt+0x119c4>  // b.hs, b.nlast
  413638:	ldur	w8, [x29, #-20]
  41363c:	cmp	w8, #0x0
  413640:	cset	w8, le
  413644:	tbnz	w8, #0, 413684 <sqrt@plt+0x119c4>
  413648:	ldur	x8, [x29, #-8]
  41364c:	stur	x8, [x29, #-40]
  413650:	ldur	x8, [x29, #-40]
  413654:	ldur	x9, [x29, #-16]
  413658:	cmp	x8, x9
  41365c:	b.cs	413684 <sqrt@plt+0x119c4>  // b.hs, b.nlast
  413660:	ldur	x8, [x29, #-40]
  413664:	ldr	x0, [x8]
  413668:	ldur	w9, [x29, #-20]
  41366c:	subs	w1, w9, #0x1
  413670:	bl	413c18 <sqrt@plt+0x11f58>
  413674:	ldur	x8, [x29, #-40]
  413678:	add	x8, x8, #0x8
  41367c:	stur	x8, [x29, #-40]
  413680:	b	413650 <sqrt@plt+0x11990>
  413684:	ldur	x8, [x29, #-32]
  413688:	stur	x8, [x29, #-8]
  41368c:	ldur	x8, [x29, #-32]
  413690:	ldur	x9, [x29, #-16]
  413694:	cmp	x8, x9
  413698:	b.cs	413828 <sqrt@plt+0x11b68>  // b.hs, b.nlast
  41369c:	ldur	x8, [x29, #-32]
  4136a0:	str	x8, [sp, #48]
  4136a4:	ldur	x8, [x29, #-32]
  4136a8:	str	x8, [sp, #40]
  4136ac:	ldur	x8, [x29, #-32]
  4136b0:	add	x8, x8, #0x8
  4136b4:	stur	x8, [x29, #-32]
  4136b8:	ldur	x8, [x29, #-32]
  4136bc:	ldur	x9, [x29, #-16]
  4136c0:	mov	w10, #0x0                   	// #0
  4136c4:	cmp	x8, x9
  4136c8:	str	w10, [sp, #8]
  4136cc:	b.cs	41371c <sqrt@plt+0x11a5c>  // b.hs, b.nlast
  4136d0:	ldur	w8, [x29, #-20]
  4136d4:	ldur	x9, [x29, #-32]
  4136d8:	ldr	x0, [x9]
  4136dc:	str	w8, [sp, #4]
  4136e0:	bl	413c50 <sqrt@plt+0x11f90>
  4136e4:	mov	w8, #0x0                   	// #0
  4136e8:	ldr	w10, [sp, #4]
  4136ec:	cmp	w10, w0
  4136f0:	str	w8, [sp, #8]
  4136f4:	b.ge	41371c <sqrt@plt+0x11a5c>  // b.tcont
  4136f8:	ldr	x8, [sp, #48]
  4136fc:	ldr	x0, [x8]
  413700:	ldur	x8, [x29, #-32]
  413704:	ldr	x1, [x8]
  413708:	ldur	w2, [x29, #-20]
  41370c:	bl	413834 <sqrt@plt+0x11b74>
  413710:	cmp	w0, #0x0
  413714:	cset	w9, ne  // ne = any
  413718:	str	w9, [sp, #8]
  41371c:	ldr	w8, [sp, #8]
  413720:	tbnz	w8, #0, 413728 <sqrt@plt+0x11a68>
  413724:	b	413770 <sqrt@plt+0x11ab0>
  413728:	ldr	x8, [sp, #40]
  41372c:	ldr	x0, [x8]
  413730:	ldur	x8, [x29, #-32]
  413734:	ldr	x1, [x8]
  413738:	ldur	w2, [x29, #-20]
  41373c:	bl	413930 <sqrt@plt+0x11c70>
  413740:	cbnz	w0, 413760 <sqrt@plt+0x11aa0>
  413744:	ldr	x0, [sp, #40]
  413748:	ldur	x1, [x29, #-32]
  41374c:	ldur	w8, [x29, #-20]
  413750:	add	w2, w8, #0x1
  413754:	bl	413570 <sqrt@plt+0x118b0>
  413758:	ldur	x9, [x29, #-32]
  41375c:	str	x9, [sp, #40]
  413760:	ldur	x8, [x29, #-32]
  413764:	add	x8, x8, #0x8
  413768:	stur	x8, [x29, #-32]
  41376c:	b	4136b8 <sqrt@plt+0x119f8>
  413770:	ldr	x0, [sp, #40]
  413774:	ldur	x1, [x29, #-32]
  413778:	ldur	w8, [x29, #-20]
  41377c:	add	w2, w8, #0x1
  413780:	bl	413570 <sqrt@plt+0x118b0>
  413784:	ldr	x9, [sp, #48]
  413788:	ldr	x10, [sp, #40]
  41378c:	cmp	x9, x10
  413790:	b.ne	4137cc <sqrt@plt+0x11b0c>  // b.any
  413794:	ldr	x8, [sp, #48]
  413798:	str	x8, [sp, #32]
  41379c:	ldr	x8, [sp, #32]
  4137a0:	ldur	x9, [x29, #-32]
  4137a4:	cmp	x8, x9
  4137a8:	b.cs	4137cc <sqrt@plt+0x11b0c>  // b.hs, b.nlast
  4137ac:	ldr	x8, [sp, #32]
  4137b0:	ldr	x0, [x8]
  4137b4:	ldur	w1, [x29, #-20]
  4137b8:	bl	413be8 <sqrt@plt+0x11f28>
  4137bc:	ldr	x8, [sp, #32]
  4137c0:	add	x8, x8, #0x8
  4137c4:	str	x8, [sp, #32]
  4137c8:	b	41379c <sqrt@plt+0x11adc>
  4137cc:	ldr	x8, [sp, #40]
  4137d0:	ldur	x9, [x29, #-8]
  4137d4:	cmp	x8, x9
  4137d8:	b.hi	4137ec <sqrt@plt+0x11b2c>  // b.pmore
  4137dc:	ldur	x8, [x29, #-32]
  4137e0:	ldur	x9, [x29, #-16]
  4137e4:	cmp	x8, x9
  4137e8:	b.cs	413824 <sqrt@plt+0x11b64>  // b.hs, b.nlast
  4137ec:	ldr	x8, [sp, #48]
  4137f0:	str	x8, [sp, #24]
  4137f4:	ldr	x8, [sp, #24]
  4137f8:	ldur	x9, [x29, #-32]
  4137fc:	cmp	x8, x9
  413800:	b.cs	413824 <sqrt@plt+0x11b64>  // b.hs, b.nlast
  413804:	ldr	x8, [sp, #24]
  413808:	ldr	x0, [x8]
  41380c:	ldur	w1, [x29, #-20]
  413810:	bl	413c18 <sqrt@plt+0x11f58>
  413814:	ldr	x8, [sp, #24]
  413818:	add	x8, x8, #0x8
  41381c:	str	x8, [sp, #24]
  413820:	b	4137f4 <sqrt@plt+0x11b34>
  413824:	b	41368c <sqrt@plt+0x119cc>
  413828:	ldp	x29, x30, [sp, #96]
  41382c:	add	sp, sp, #0x70
  413830:	ret
  413834:	sub	sp, sp, #0x70
  413838:	stp	x29, x30, [sp, #96]
  41383c:	add	x29, sp, #0x60
  413840:	mov	w8, wzr
  413844:	sub	x4, x29, #0x28
  413848:	add	x9, sp, #0x28
  41384c:	stur	x0, [x29, #-16]
  413850:	stur	x1, [x29, #-24]
  413854:	stur	w2, [x29, #-28]
  413858:	ldur	x0, [x29, #-16]
  41385c:	ldur	w2, [x29, #-28]
  413860:	mov	w1, w8
  413864:	mov	w3, w8
  413868:	str	w8, [sp, #28]
  41386c:	str	x9, [sp, #16]
  413870:	bl	409a4c <sqrt@plt+0x7d8c>
  413874:	str	x0, [sp, #48]
  413878:	ldur	x0, [x29, #-24]
  41387c:	ldur	w2, [x29, #-28]
  413880:	ldr	w1, [sp, #28]
  413884:	ldr	w3, [sp, #28]
  413888:	ldr	x4, [sp, #16]
  41388c:	bl	409a4c <sqrt@plt+0x7d8c>
  413890:	str	x0, [sp, #32]
  413894:	ldr	x9, [sp, #48]
  413898:	cbnz	x9, 4138b0 <sqrt@plt+0x11bf0>
  41389c:	ldr	x8, [sp, #32]
  4138a0:	cbnz	x8, 4138b0 <sqrt@plt+0x11bf0>
  4138a4:	mov	w8, #0x1                   	// #1
  4138a8:	stur	w8, [x29, #-4]
  4138ac:	b	413920 <sqrt@plt+0x11c60>
  4138b0:	ldr	x8, [sp, #48]
  4138b4:	cbz	x8, 4138c0 <sqrt@plt+0x11c00>
  4138b8:	ldr	x8, [sp, #32]
  4138bc:	cbnz	x8, 4138c8 <sqrt@plt+0x11c08>
  4138c0:	stur	wzr, [x29, #-4]
  4138c4:	b	413920 <sqrt@plt+0x11c60>
  4138c8:	ldur	x8, [x29, #-40]
  4138cc:	ldr	x9, [sp, #48]
  4138d0:	subs	x8, x8, x9
  4138d4:	ldr	x9, [sp, #40]
  4138d8:	ldr	x10, [sp, #32]
  4138dc:	subs	x9, x9, x10
  4138e0:	mov	w11, #0x0                   	// #0
  4138e4:	cmp	x8, x9
  4138e8:	str	w11, [sp, #12]
  4138ec:	b.ne	413914 <sqrt@plt+0x11c54>  // b.any
  4138f0:	ldr	x0, [sp, #48]
  4138f4:	ldr	x1, [sp, #32]
  4138f8:	ldur	x8, [x29, #-40]
  4138fc:	ldr	x9, [sp, #48]
  413900:	subs	x2, x8, x9
  413904:	bl	401990 <memcmp@plt>
  413908:	cmp	w0, #0x0
  41390c:	cset	w10, eq  // eq = none
  413910:	str	w10, [sp, #12]
  413914:	ldr	w8, [sp, #12]
  413918:	and	w8, w8, #0x1
  41391c:	stur	w8, [x29, #-4]
  413920:	ldur	w0, [x29, #-4]
  413924:	ldp	x29, x30, [sp, #96]
  413928:	add	sp, sp, #0x70
  41392c:	ret
  413930:	sub	sp, sp, #0x70
  413934:	stp	x29, x30, [sp, #96]
  413938:	add	x29, sp, #0x60
  41393c:	mov	w8, wzr
  413940:	mov	w9, #0xffffffff            	// #-1
  413944:	sub	x4, x29, #0x28
  413948:	add	x10, sp, #0x28
  41394c:	stur	x0, [x29, #-16]
  413950:	stur	x1, [x29, #-24]
  413954:	stur	w2, [x29, #-28]
  413958:	ldur	x0, [x29, #-16]
  41395c:	ldur	w2, [x29, #-28]
  413960:	mov	w1, w8
  413964:	mov	w3, w9
  413968:	str	w8, [sp, #28]
  41396c:	str	w9, [sp, #24]
  413970:	str	x10, [sp, #16]
  413974:	bl	409a4c <sqrt@plt+0x7d8c>
  413978:	str	x0, [sp, #48]
  41397c:	ldur	x0, [x29, #-24]
  413980:	ldur	w2, [x29, #-28]
  413984:	ldr	w1, [sp, #28]
  413988:	ldr	w3, [sp, #24]
  41398c:	ldr	x4, [sp, #16]
  413990:	bl	409a4c <sqrt@plt+0x7d8c>
  413994:	str	x0, [sp, #32]
  413998:	ldr	x10, [sp, #48]
  41399c:	cbnz	x10, 4139b4 <sqrt@plt+0x11cf4>
  4139a0:	ldr	x8, [sp, #32]
  4139a4:	cbnz	x8, 4139b4 <sqrt@plt+0x11cf4>
  4139a8:	mov	w8, #0x1                   	// #1
  4139ac:	stur	w8, [x29, #-4]
  4139b0:	b	413a24 <sqrt@plt+0x11d64>
  4139b4:	ldr	x8, [sp, #48]
  4139b8:	cbz	x8, 4139c4 <sqrt@plt+0x11d04>
  4139bc:	ldr	x8, [sp, #32]
  4139c0:	cbnz	x8, 4139cc <sqrt@plt+0x11d0c>
  4139c4:	stur	wzr, [x29, #-4]
  4139c8:	b	413a24 <sqrt@plt+0x11d64>
  4139cc:	ldur	x8, [x29, #-40]
  4139d0:	ldr	x9, [sp, #48]
  4139d4:	subs	x8, x8, x9
  4139d8:	ldr	x9, [sp, #40]
  4139dc:	ldr	x10, [sp, #32]
  4139e0:	subs	x9, x9, x10
  4139e4:	mov	w11, #0x0                   	// #0
  4139e8:	cmp	x8, x9
  4139ec:	str	w11, [sp, #12]
  4139f0:	b.ne	413a18 <sqrt@plt+0x11d58>  // b.any
  4139f4:	ldr	x0, [sp, #48]
  4139f8:	ldr	x1, [sp, #32]
  4139fc:	ldur	x8, [x29, #-40]
  413a00:	ldr	x9, [sp, #48]
  413a04:	subs	x2, x8, x9
  413a08:	bl	401990 <memcmp@plt>
  413a0c:	cmp	w0, #0x0
  413a10:	cset	w10, eq  // eq = none
  413a14:	str	w10, [sp, #12]
  413a18:	ldr	w8, [sp, #12]
  413a1c:	and	w8, w8, #0x1
  413a20:	stur	w8, [x29, #-4]
  413a24:	ldur	w0, [x29, #-4]
  413a28:	ldp	x29, x30, [sp, #96]
  413a2c:	add	sp, sp, #0x70
  413a30:	ret
  413a34:	sub	sp, sp, #0x40
  413a38:	stp	x29, x30, [sp, #48]
  413a3c:	add	x29, sp, #0x30
  413a40:	mov	w8, #0x457                 	// #1111
  413a44:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  413a48:	add	x2, x2, #0x728
  413a4c:	stur	x0, [x29, #-8]
  413a50:	stur	w1, [x29, #-12]
  413a54:	ldur	x9, [x29, #-8]
  413a58:	ldur	w10, [x29, #-12]
  413a5c:	cmp	w10, #0x0
  413a60:	cset	w10, ge  // ge = tcont
  413a64:	and	w0, w10, #0x1
  413a68:	mov	w1, w8
  413a6c:	str	x9, [sp, #16]
  413a70:	bl	4052f0 <sqrt@plt+0x3630>
  413a74:	ldur	w8, [x29, #-12]
  413a78:	asr	w8, w8, #3
  413a7c:	stur	w8, [x29, #-16]
  413a80:	ldur	w8, [x29, #-16]
  413a84:	ldr	x0, [sp, #16]
  413a88:	str	w8, [sp, #12]
  413a8c:	bl	4050e8 <sqrt@plt+0x3428>
  413a90:	ldr	w8, [sp, #12]
  413a94:	cmp	w8, w0
  413a98:	b.lt	413af4 <sqrt@plt+0x11e34>  // b.tstop
  413a9c:	ldr	x0, [sp, #16]
  413aa0:	bl	4050e8 <sqrt@plt+0x3428>
  413aa4:	stur	w0, [x29, #-20]
  413aa8:	ldur	w8, [x29, #-16]
  413aac:	add	w1, w8, #0x1
  413ab0:	ldr	x0, [sp, #16]
  413ab4:	bl	41b6e8 <_ZdlPvm@@Base+0xe44>
  413ab8:	ldur	w8, [x29, #-20]
  413abc:	str	w8, [sp, #24]
  413ac0:	ldr	w8, [sp, #24]
  413ac4:	ldur	w9, [x29, #-16]
  413ac8:	cmp	w8, w9
  413acc:	b.gt	413af4 <sqrt@plt+0x11e34>
  413ad0:	ldr	w1, [sp, #24]
  413ad4:	ldr	x0, [sp, #16]
  413ad8:	bl	405250 <sqrt@plt+0x3590>
  413adc:	mov	w8, #0x0                   	// #0
  413ae0:	strb	w8, [x0]
  413ae4:	ldr	w8, [sp, #24]
  413ae8:	add	w8, w8, #0x1
  413aec:	str	w8, [sp, #24]
  413af0:	b	413ac0 <sqrt@plt+0x11e00>
  413af4:	ldur	w8, [x29, #-12]
  413af8:	and	w8, w8, #0x7
  413afc:	mov	w9, #0x1                   	// #1
  413b00:	lsl	w8, w9, w8
  413b04:	ldur	w1, [x29, #-16]
  413b08:	ldr	x0, [sp, #16]
  413b0c:	str	w8, [sp, #8]
  413b10:	bl	405250 <sqrt@plt+0x3590>
  413b14:	ldrb	w8, [x0]
  413b18:	ldr	w9, [sp, #8]
  413b1c:	orr	w8, w8, w9
  413b20:	strb	w8, [x0]
  413b24:	ldp	x29, x30, [sp, #48]
  413b28:	add	sp, sp, #0x40
  413b2c:	ret
  413b30:	sub	sp, sp, #0x30
  413b34:	stp	x29, x30, [sp, #32]
  413b38:	add	x29, sp, #0x20
  413b3c:	mov	w8, #0x464                 	// #1124
  413b40:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  413b44:	add	x2, x2, #0x728
  413b48:	stur	x0, [x29, #-8]
  413b4c:	stur	w1, [x29, #-12]
  413b50:	ldur	x9, [x29, #-8]
  413b54:	ldur	w10, [x29, #-12]
  413b58:	cmp	w10, #0x0
  413b5c:	cset	w10, ge  // ge = tcont
  413b60:	and	w0, w10, #0x1
  413b64:	mov	w1, w8
  413b68:	str	x9, [sp, #8]
  413b6c:	bl	4052f0 <sqrt@plt+0x3630>
  413b70:	ldur	w8, [x29, #-12]
  413b74:	asr	w8, w8, #3
  413b78:	str	w8, [sp, #16]
  413b7c:	ldr	w8, [sp, #16]
  413b80:	ldr	x0, [sp, #8]
  413b84:	str	w8, [sp, #4]
  413b88:	bl	4050e8 <sqrt@plt+0x3428>
  413b8c:	ldr	w8, [sp, #4]
  413b90:	cmp	w8, w0
  413b94:	b.lt	413ba4 <sqrt@plt+0x11ee4>  // b.tstop
  413b98:	mov	w8, wzr
  413b9c:	str	w8, [sp]
  413ba0:	b	413bd4 <sqrt@plt+0x11f14>
  413ba4:	ldr	w1, [sp, #16]
  413ba8:	ldr	x0, [sp, #8]
  413bac:	bl	40e2e8 <sqrt@plt+0xc628>
  413bb0:	and	w8, w0, #0xff
  413bb4:	ldur	w9, [x29, #-12]
  413bb8:	and	w9, w9, #0x7
  413bbc:	mov	w10, #0x1                   	// #1
  413bc0:	lsl	w9, w10, w9
  413bc4:	tst	w8, w9
  413bc8:	cset	w8, ne  // ne = any
  413bcc:	and	w8, w8, #0x1
  413bd0:	str	w8, [sp]
  413bd4:	ldr	w8, [sp]
  413bd8:	mov	w0, w8
  413bdc:	ldp	x29, x30, [sp, #32]
  413be0:	add	sp, sp, #0x30
  413be4:	ret
  413be8:	sub	sp, sp, #0x20
  413bec:	stp	x29, x30, [sp, #16]
  413bf0:	add	x29, sp, #0x10
  413bf4:	str	x0, [sp, #8]
  413bf8:	str	w1, [sp, #4]
  413bfc:	ldr	x8, [sp, #8]
  413c00:	add	x0, x8, #0x190
  413c04:	ldr	w1, [sp, #4]
  413c08:	bl	413a34 <sqrt@plt+0x11d74>
  413c0c:	ldp	x29, x30, [sp, #16]
  413c10:	add	sp, sp, #0x20
  413c14:	ret
  413c18:	sub	sp, sp, #0x20
  413c1c:	str	x0, [sp, #24]
  413c20:	str	w1, [sp, #20]
  413c24:	ldr	x8, [sp, #24]
  413c28:	ldr	w9, [sp, #20]
  413c2c:	ldr	w10, [x8, #388]
  413c30:	cmp	w9, w10
  413c34:	str	x8, [sp, #8]
  413c38:	b.le	413c48 <sqrt@plt+0x11f88>
  413c3c:	ldr	w8, [sp, #20]
  413c40:	ldr	x9, [sp, #8]
  413c44:	str	w8, [x9, #388]
  413c48:	add	sp, sp, #0x20
  413c4c:	ret
  413c50:	sub	sp, sp, #0x30
  413c54:	stp	x29, x30, [sp, #32]
  413c58:	add	x29, sp, #0x20
  413c5c:	stur	x0, [x29, #-8]
  413c60:	ldur	x8, [x29, #-8]
  413c64:	ldr	w9, [x8, #392]
  413c68:	cmp	w9, #0x0
  413c6c:	cset	w9, ge  // ge = tcont
  413c70:	str	x8, [sp]
  413c74:	tbnz	w9, #0, 413cac <sqrt@plt+0x11fec>
  413c78:	str	wzr, [sp, #12]
  413c7c:	ldr	w1, [sp, #12]
  413c80:	ldr	x0, [sp]
  413c84:	add	x2, sp, #0x10
  413c88:	bl	40967c <sqrt@plt+0x79bc>
  413c8c:	cbz	x0, 413ca0 <sqrt@plt+0x11fe0>
  413c90:	ldr	w8, [sp, #12]
  413c94:	add	w8, w8, #0x1
  413c98:	str	w8, [sp, #12]
  413c9c:	b	413c7c <sqrt@plt+0x11fbc>
  413ca0:	ldr	w8, [sp, #12]
  413ca4:	ldr	x9, [sp]
  413ca8:	str	w8, [x9, #392]
  413cac:	ldr	x8, [sp]
  413cb0:	ldr	w0, [x8, #392]
  413cb4:	ldp	x29, x30, [sp, #32]
  413cb8:	add	sp, sp, #0x30
  413cbc:	ret
  413cc0:	sub	sp, sp, #0x40
  413cc4:	stp	x29, x30, [sp, #48]
  413cc8:	add	x29, sp, #0x30
  413ccc:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  413cd0:	add	x8, x8, #0x5b8
  413cd4:	add	x8, x8, #0x10
  413cd8:	stur	x0, [x29, #-8]
  413cdc:	stur	x1, [x29, #-16]
  413ce0:	str	x2, [sp, #24]
  413ce4:	str	x3, [sp, #16]
  413ce8:	ldur	x9, [x29, #-8]
  413cec:	ldur	x1, [x29, #-16]
  413cf0:	ldr	x2, [sp, #24]
  413cf4:	ldr	x3, [sp, #16]
  413cf8:	mov	x0, x9
  413cfc:	str	x8, [sp, #8]
  413d00:	str	x9, [sp]
  413d04:	bl	414984 <sqrt@plt+0x12cc4>
  413d08:	ldr	x8, [sp, #8]
  413d0c:	ldr	x9, [sp]
  413d10:	str	x8, [x9]
  413d14:	ldp	x29, x30, [sp, #48]
  413d18:	add	sp, sp, #0x40
  413d1c:	ret
  413d20:	sub	sp, sp, #0x40
  413d24:	stp	x29, x30, [sp, #48]
  413d28:	add	x29, sp, #0x30
  413d2c:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  413d30:	add	x8, x8, #0x4a0
  413d34:	add	x8, x8, #0x10
  413d38:	stur	x0, [x29, #-8]
  413d3c:	stur	x1, [x29, #-16]
  413d40:	str	x2, [sp, #24]
  413d44:	ldur	x9, [x29, #-8]
  413d48:	ldur	x1, [x29, #-16]
  413d4c:	ldr	x2, [sp, #24]
  413d50:	mov	x0, x9
  413d54:	str	x8, [sp, #16]
  413d58:	str	x9, [sp, #8]
  413d5c:	bl	414ae0 <sqrt@plt+0x12e20>
  413d60:	ldr	x8, [sp, #16]
  413d64:	ldr	x9, [sp, #8]
  413d68:	str	x8, [x9]
  413d6c:	ldp	x29, x30, [sp, #48]
  413d70:	add	sp, sp, #0x40
  413d74:	ret
  413d78:	sub	sp, sp, #0x40
  413d7c:	stp	x29, x30, [sp, #48]
  413d80:	add	x29, sp, #0x30
  413d84:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  413d88:	add	x8, x8, #0x500
  413d8c:	add	x8, x8, #0x10
  413d90:	stur	x0, [x29, #-8]
  413d94:	stur	x1, [x29, #-16]
  413d98:	str	x2, [sp, #24]
  413d9c:	ldur	x9, [x29, #-8]
  413da0:	ldur	x1, [x29, #-16]
  413da4:	ldr	x2, [sp, #24]
  413da8:	mov	x0, x9
  413dac:	str	x8, [sp, #16]
  413db0:	str	x9, [sp, #8]
  413db4:	bl	414ae0 <sqrt@plt+0x12e20>
  413db8:	ldr	x8, [sp, #16]
  413dbc:	ldr	x9, [sp, #8]
  413dc0:	str	x8, [x9]
  413dc4:	ldp	x29, x30, [sp, #48]
  413dc8:	add	sp, sp, #0x40
  413dcc:	ret
  413dd0:	sub	sp, sp, #0x40
  413dd4:	stp	x29, x30, [sp, #48]
  413dd8:	add	x29, sp, #0x30
  413ddc:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  413de0:	add	x8, x8, #0x558
  413de4:	add	x8, x8, #0x10
  413de8:	stur	x0, [x29, #-8]
  413dec:	stur	x1, [x29, #-16]
  413df0:	str	x2, [sp, #24]
  413df4:	ldur	x9, [x29, #-8]
  413df8:	ldur	x1, [x29, #-16]
  413dfc:	ldr	x2, [sp, #24]
  413e00:	mov	x0, x9
  413e04:	str	x8, [sp, #16]
  413e08:	str	x9, [sp, #8]
  413e0c:	bl	414ae0 <sqrt@plt+0x12e20>
  413e10:	ldr	x8, [sp, #16]
  413e14:	ldr	x9, [sp, #8]
  413e18:	str	x8, [x9]
  413e1c:	ldp	x29, x30, [sp, #48]
  413e20:	add	sp, sp, #0x40
  413e24:	ret
  413e28:	sub	sp, sp, #0x30
  413e2c:	stp	x29, x30, [sp, #32]
  413e30:	add	x29, sp, #0x20
  413e34:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  413e38:	add	x8, x8, #0x178
  413e3c:	add	x8, x8, #0x10
  413e40:	stur	x0, [x29, #-8]
  413e44:	ldur	x9, [x29, #-8]
  413e48:	mov	x0, x9
  413e4c:	str	x8, [sp, #16]
  413e50:	str	x9, [sp, #8]
  413e54:	bl	4149f0 <sqrt@plt+0x12d30>
  413e58:	ldr	x8, [sp, #16]
  413e5c:	ldr	x9, [sp, #8]
  413e60:	str	x8, [x9]
  413e64:	ldp	x29, x30, [sp, #32]
  413e68:	add	sp, sp, #0x30
  413e6c:	ret
  413e70:	sub	sp, sp, #0x50
  413e74:	stp	x29, x30, [sp, #64]
  413e78:	add	x29, sp, #0x40
  413e7c:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  413e80:	add	x8, x8, #0x280
  413e84:	add	x8, x8, #0x10
  413e88:	stur	x0, [x29, #-8]
  413e8c:	stur	x1, [x29, #-16]
  413e90:	stur	w2, [x29, #-20]
  413e94:	ldur	x9, [x29, #-8]
  413e98:	mov	x0, x9
  413e9c:	str	x8, [sp, #16]
  413ea0:	str	x9, [sp, #8]
  413ea4:	bl	4149f0 <sqrt@plt+0x12d30>
  413ea8:	ldr	x8, [sp, #16]
  413eac:	ldr	x9, [sp, #8]
  413eb0:	str	x8, [x9]
  413eb4:	add	x0, x9, #0x8
  413eb8:	ldur	x1, [x29, #-16]
  413ebc:	ldur	w2, [x29, #-20]
  413ec0:	bl	41aa10 <_ZdlPvm@@Base+0x16c>
  413ec4:	b	413ec8 <sqrt@plt+0x12208>
  413ec8:	ldp	x29, x30, [sp, #64]
  413ecc:	add	sp, sp, #0x50
  413ed0:	ret
  413ed4:	str	x0, [sp, #32]
  413ed8:	str	w1, [sp, #28]
  413edc:	ldr	x0, [sp, #8]
  413ee0:	bl	414ac4 <sqrt@plt+0x12e04>
  413ee4:	ldr	x0, [sp, #32]
  413ee8:	bl	401c40 <_Unwind_Resume@plt>
  413eec:	sub	sp, sp, #0x30
  413ef0:	stp	x29, x30, [sp, #32]
  413ef4:	add	x29, sp, #0x20
  413ef8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  413efc:	add	x8, x8, #0x228
  413f00:	add	x8, x8, #0x10
  413f04:	stur	x0, [x29, #-8]
  413f08:	sturb	w1, [x29, #-9]
  413f0c:	str	w2, [sp, #16]
  413f10:	ldur	x9, [x29, #-8]
  413f14:	mov	x0, x9
  413f18:	str	x8, [sp, #8]
  413f1c:	str	x9, [sp]
  413f20:	bl	4149f0 <sqrt@plt+0x12d30>
  413f24:	ldr	x8, [sp, #8]
  413f28:	ldr	x9, [sp]
  413f2c:	str	x8, [x9]
  413f30:	ldr	w10, [sp, #16]
  413f34:	str	w10, [x9, #8]
  413f38:	ldurb	w10, [x29, #-9]
  413f3c:	strb	w10, [x9, #12]
  413f40:	ldp	x29, x30, [sp, #32]
  413f44:	add	sp, sp, #0x30
  413f48:	ret
  413f4c:	sub	sp, sp, #0x40
  413f50:	stp	x29, x30, [sp, #48]
  413f54:	add	x29, sp, #0x30
  413f58:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  413f5c:	add	x8, x8, #0x1d0
  413f60:	add	x8, x8, #0x10
  413f64:	stur	x0, [x29, #-8]
  413f68:	sturb	w1, [x29, #-9]
  413f6c:	stur	w2, [x29, #-16]
  413f70:	stur	w3, [x29, #-20]
  413f74:	ldur	x9, [x29, #-8]
  413f78:	mov	x0, x9
  413f7c:	str	x8, [sp, #16]
  413f80:	str	x9, [sp, #8]
  413f84:	bl	4149f0 <sqrt@plt+0x12d30>
  413f88:	ldr	x8, [sp, #16]
  413f8c:	ldr	x9, [sp, #8]
  413f90:	str	x8, [x9]
  413f94:	ldurb	w10, [x29, #-9]
  413f98:	strb	w10, [x9, #8]
  413f9c:	ldur	w10, [x29, #-16]
  413fa0:	str	w10, [x9, #12]
  413fa4:	ldur	w10, [x29, #-20]
  413fa8:	str	w10, [x9, #16]
  413fac:	ldp	x29, x30, [sp, #48]
  413fb0:	add	sp, sp, #0x40
  413fb4:	ret
  413fb8:	sub	sp, sp, #0x40
  413fbc:	stp	x29, x30, [sp, #48]
  413fc0:	add	x29, sp, #0x30
  413fc4:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  413fc8:	add	x8, x8, #0x330
  413fcc:	add	x8, x8, #0x10
  413fd0:	stur	x0, [x29, #-8]
  413fd4:	stur	x1, [x29, #-16]
  413fd8:	str	x2, [sp, #24]
  413fdc:	ldur	x9, [x29, #-8]
  413fe0:	ldur	x1, [x29, #-16]
  413fe4:	mov	x0, x9
  413fe8:	str	x8, [sp, #16]
  413fec:	str	x9, [sp, #8]
  413ff0:	bl	414190 <sqrt@plt+0x124d0>
  413ff4:	ldr	x8, [sp, #16]
  413ff8:	ldr	x9, [sp, #8]
  413ffc:	str	x8, [x9]
  414000:	ldr	x10, [sp, #24]
  414004:	str	x10, [x9, #16]
  414008:	ldp	x29, x30, [sp, #48]
  41400c:	add	sp, sp, #0x40
  414010:	ret
  414014:	sub	sp, sp, #0x40
  414018:	stp	x29, x30, [sp, #48]
  41401c:	add	x29, sp, #0x30
  414020:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  414024:	add	x8, x8, #0x388
  414028:	add	x8, x8, #0x10
  41402c:	stur	x0, [x29, #-8]
  414030:	stur	x1, [x29, #-16]
  414034:	str	x2, [sp, #24]
  414038:	str	w3, [sp, #20]
  41403c:	ldur	x9, [x29, #-8]
  414040:	ldur	x1, [x29, #-16]
  414044:	mov	x0, x9
  414048:	str	x8, [sp, #8]
  41404c:	str	x9, [sp]
  414050:	bl	414190 <sqrt@plt+0x124d0>
  414054:	ldr	x8, [sp, #8]
  414058:	ldr	x9, [sp]
  41405c:	str	x8, [x9]
  414060:	ldr	w10, [sp, #20]
  414064:	str	w10, [x9, #16]
  414068:	ldr	x11, [sp, #24]
  41406c:	str	x11, [x9, #24]
  414070:	ldp	x29, x30, [sp, #48]
  414074:	add	sp, sp, #0x40
  414078:	ret
  41407c:	sub	sp, sp, #0x40
  414080:	stp	x29, x30, [sp, #48]
  414084:	add	x29, sp, #0x30
  414088:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  41408c:	add	x8, x8, #0x3e8
  414090:	add	x8, x8, #0x10
  414094:	stur	x0, [x29, #-8]
  414098:	stur	x1, [x29, #-16]
  41409c:	stur	w2, [x29, #-20]
  4140a0:	ldur	x9, [x29, #-8]
  4140a4:	ldur	x1, [x29, #-16]
  4140a8:	mov	x0, x9
  4140ac:	str	x8, [sp, #16]
  4140b0:	str	x9, [sp, #8]
  4140b4:	bl	414190 <sqrt@plt+0x124d0>
  4140b8:	ldr	x8, [sp, #16]
  4140bc:	ldr	x9, [sp, #8]
  4140c0:	str	x8, [x9]
  4140c4:	ldur	w10, [x29, #-20]
  4140c8:	str	w10, [x9, #16]
  4140cc:	ldp	x29, x30, [sp, #48]
  4140d0:	add	sp, sp, #0x40
  4140d4:	ret
  4140d8:	sub	sp, sp, #0x30
  4140dc:	stp	x29, x30, [sp, #32]
  4140e0:	add	x29, sp, #0x20
  4140e4:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  4140e8:	add	x8, x8, #0x2d8
  4140ec:	add	x8, x8, #0x10
  4140f0:	stur	x0, [x29, #-8]
  4140f4:	str	x1, [sp, #16]
  4140f8:	ldur	x9, [x29, #-8]
  4140fc:	ldr	x1, [sp, #16]
  414100:	mov	x0, x9
  414104:	str	x8, [sp, #8]
  414108:	str	x9, [sp]
  41410c:	bl	414190 <sqrt@plt+0x124d0>
  414110:	ldr	x8, [sp, #8]
  414114:	ldr	x9, [sp]
  414118:	str	x8, [x9]
  41411c:	ldp	x29, x30, [sp, #32]
  414120:	add	sp, sp, #0x30
  414124:	ret
  414128:	sub	sp, sp, #0x30
  41412c:	stp	x29, x30, [sp, #32]
  414130:	add	x29, sp, #0x20
  414134:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  414138:	add	x8, x8, #0x440
  41413c:	add	x8, x8, #0x10
  414140:	stur	x0, [x29, #-8]
  414144:	str	x1, [sp, #16]
  414148:	ldur	x9, [x29, #-8]
  41414c:	ldr	x1, [sp, #16]
  414150:	mov	x0, x9
  414154:	str	x8, [sp, #8]
  414158:	str	x9, [sp]
  41415c:	bl	414190 <sqrt@plt+0x124d0>
  414160:	ldr	x8, [sp, #8]
  414164:	ldr	x9, [sp]
  414168:	str	x8, [x9]
  41416c:	ldp	x29, x30, [sp, #32]
  414170:	add	sp, sp, #0x30
  414174:	ret
  414178:	sub	sp, sp, #0x10
  41417c:	str	x0, [sp, #8]
  414180:	ldr	x8, [sp, #8]
  414184:	ldr	x0, [x8, #360]
  414188:	add	sp, sp, #0x10
  41418c:	ret
  414190:	sub	sp, sp, #0x30
  414194:	stp	x29, x30, [sp, #32]
  414198:	add	x29, sp, #0x20
  41419c:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  4141a0:	add	x8, x8, #0x890
  4141a4:	add	x8, x8, #0x10
  4141a8:	stur	x0, [x29, #-8]
  4141ac:	str	x1, [sp, #16]
  4141b0:	ldur	x9, [x29, #-8]
  4141b4:	mov	x0, x9
  4141b8:	str	x8, [sp, #8]
  4141bc:	str	x9, [sp]
  4141c0:	bl	4149f0 <sqrt@plt+0x12d30>
  4141c4:	ldr	x8, [sp, #8]
  4141c8:	ldr	x9, [sp]
  4141cc:	str	x8, [x9]
  4141d0:	ldr	x10, [sp, #16]
  4141d4:	str	x10, [x9, #8]
  4141d8:	ldp	x29, x30, [sp, #32]
  4141dc:	add	sp, sp, #0x30
  4141e0:	ret
  4141e4:	sub	sp, sp, #0x20
  4141e8:	stp	x29, x30, [sp, #16]
  4141ec:	add	x29, sp, #0x10
  4141f0:	str	x0, [sp, #8]
  4141f4:	ldr	x0, [sp, #8]
  4141f8:	bl	414ac4 <sqrt@plt+0x12e04>
  4141fc:	ldp	x29, x30, [sp, #16]
  414200:	add	sp, sp, #0x20
  414204:	ret
  414208:	sub	sp, sp, #0x20
  41420c:	stp	x29, x30, [sp, #16]
  414210:	add	x29, sp, #0x10
  414214:	str	x0, [sp, #8]
  414218:	ldr	x8, [sp, #8]
  41421c:	mov	x0, x8
  414220:	str	x8, [sp]
  414224:	bl	4141e4 <sqrt@plt+0x12524>
  414228:	ldr	x0, [sp]
  41422c:	bl	41a878 <_ZdlPv@@Base>
  414230:	ldp	x29, x30, [sp, #16]
  414234:	add	sp, sp, #0x20
  414238:	ret
  41423c:	sub	sp, sp, #0x10
  414240:	mov	w8, #0x9                   	// #9
  414244:	str	x0, [sp, #8]
  414248:	mov	w0, w8
  41424c:	add	sp, sp, #0x10
  414250:	ret
  414254:	sub	sp, sp, #0x20
  414258:	stp	x29, x30, [sp, #16]
  41425c:	add	x29, sp, #0x10
  414260:	str	x0, [sp, #8]
  414264:	ldr	x0, [sp, #8]
  414268:	bl	414ac4 <sqrt@plt+0x12e04>
  41426c:	ldp	x29, x30, [sp, #16]
  414270:	add	sp, sp, #0x20
  414274:	ret
  414278:	sub	sp, sp, #0x20
  41427c:	stp	x29, x30, [sp, #16]
  414280:	add	x29, sp, #0x10
  414284:	str	x0, [sp, #8]
  414288:	ldr	x8, [sp, #8]
  41428c:	mov	x0, x8
  414290:	str	x8, [sp]
  414294:	bl	414254 <sqrt@plt+0x12594>
  414298:	ldr	x0, [sp]
  41429c:	bl	41a878 <_ZdlPv@@Base>
  4142a0:	ldp	x29, x30, [sp, #16]
  4142a4:	add	sp, sp, #0x20
  4142a8:	ret
  4142ac:	sub	sp, sp, #0x10
  4142b0:	mov	w8, #0x4                   	// #4
  4142b4:	str	x0, [sp, #8]
  4142b8:	mov	w0, w8
  4142bc:	add	sp, sp, #0x10
  4142c0:	ret
  4142c4:	sub	sp, sp, #0x20
  4142c8:	stp	x29, x30, [sp, #16]
  4142cc:	add	x29, sp, #0x10
  4142d0:	str	x0, [sp, #8]
  4142d4:	ldr	x0, [sp, #8]
  4142d8:	bl	414ac4 <sqrt@plt+0x12e04>
  4142dc:	ldp	x29, x30, [sp, #16]
  4142e0:	add	sp, sp, #0x20
  4142e4:	ret
  4142e8:	sub	sp, sp, #0x20
  4142ec:	stp	x29, x30, [sp, #16]
  4142f0:	add	x29, sp, #0x10
  4142f4:	str	x0, [sp, #8]
  4142f8:	ldr	x8, [sp, #8]
  4142fc:	mov	x0, x8
  414300:	str	x8, [sp]
  414304:	bl	4142c4 <sqrt@plt+0x12604>
  414308:	ldr	x0, [sp]
  41430c:	bl	41a878 <_ZdlPv@@Base>
  414310:	ldp	x29, x30, [sp, #16]
  414314:	add	sp, sp, #0x20
  414318:	ret
  41431c:	sub	sp, sp, #0x10
  414320:	mov	w8, #0x1                   	// #1
  414324:	str	x0, [sp, #8]
  414328:	mov	w0, w8
  41432c:	add	sp, sp, #0x10
  414330:	ret
  414334:	sub	sp, sp, #0x20
  414338:	stp	x29, x30, [sp, #16]
  41433c:	add	x29, sp, #0x10
  414340:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  414344:	add	x8, x8, #0x280
  414348:	add	x8, x8, #0x10
  41434c:	str	x0, [sp, #8]
  414350:	ldr	x9, [sp, #8]
  414354:	str	x8, [x9]
  414358:	add	x0, x9, #0x8
  41435c:	str	x9, [sp]
  414360:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  414364:	ldr	x0, [sp]
  414368:	bl	414ac4 <sqrt@plt+0x12e04>
  41436c:	ldp	x29, x30, [sp, #16]
  414370:	add	sp, sp, #0x20
  414374:	ret
  414378:	sub	sp, sp, #0x20
  41437c:	stp	x29, x30, [sp, #16]
  414380:	add	x29, sp, #0x10
  414384:	str	x0, [sp, #8]
  414388:	ldr	x8, [sp, #8]
  41438c:	mov	x0, x8
  414390:	str	x8, [sp]
  414394:	bl	414334 <sqrt@plt+0x12674>
  414398:	ldr	x0, [sp]
  41439c:	bl	41a878 <_ZdlPv@@Base>
  4143a0:	ldp	x29, x30, [sp, #16]
  4143a4:	add	sp, sp, #0x20
  4143a8:	ret
  4143ac:	sub	sp, sp, #0x10
  4143b0:	mov	w8, wzr
  4143b4:	str	x0, [sp, #8]
  4143b8:	mov	w0, w8
  4143bc:	add	sp, sp, #0x10
  4143c0:	ret
  4143c4:	sub	sp, sp, #0x20
  4143c8:	stp	x29, x30, [sp, #16]
  4143cc:	add	x29, sp, #0x10
  4143d0:	str	x0, [sp, #8]
  4143d4:	ldr	x0, [sp, #8]
  4143d8:	bl	414bcc <sqrt@plt+0x12f0c>
  4143dc:	ldp	x29, x30, [sp, #16]
  4143e0:	add	sp, sp, #0x20
  4143e4:	ret
  4143e8:	sub	sp, sp, #0x20
  4143ec:	stp	x29, x30, [sp, #16]
  4143f0:	add	x29, sp, #0x10
  4143f4:	str	x0, [sp, #8]
  4143f8:	ldr	x8, [sp, #8]
  4143fc:	mov	x0, x8
  414400:	str	x8, [sp]
  414404:	bl	4143c4 <sqrt@plt+0x12704>
  414408:	ldr	x0, [sp]
  41440c:	bl	41a878 <_ZdlPv@@Base>
  414410:	ldp	x29, x30, [sp, #16]
  414414:	add	sp, sp, #0x20
  414418:	ret
  41441c:	sub	sp, sp, #0x30
  414420:	stp	x29, x30, [sp, #32]
  414424:	add	x29, sp, #0x20
  414428:	stur	x0, [x29, #-8]
  41442c:	ldur	x8, [x29, #-8]
  414430:	ldr	x9, [x8, #8]
  414434:	str	x8, [sp, #16]
  414438:	cbz	x9, 414460 <sqrt@plt+0x127a0>
  41443c:	ldr	x8, [sp, #16]
  414440:	ldr	x9, [x8, #8]
  414444:	ldr	x10, [x9]
  414448:	ldr	x10, [x10, #24]
  41444c:	mov	x0, x9
  414450:	blr	x10
  414454:	and	w11, w0, #0xfffffffe
  414458:	str	w11, [sp, #12]
  41445c:	b	414468 <sqrt@plt+0x127a8>
  414460:	mov	w8, wzr
  414464:	str	w8, [sp, #12]
  414468:	ldr	w8, [sp, #12]
  41446c:	orr	w0, w8, #0x2
  414470:	ldp	x29, x30, [sp, #32]
  414474:	add	sp, sp, #0x30
  414478:	ret
  41447c:	sub	sp, sp, #0x20
  414480:	stp	x29, x30, [sp, #16]
  414484:	add	x29, sp, #0x10
  414488:	str	x0, [sp, #8]
  41448c:	ldr	x0, [sp, #8]
  414490:	bl	414bcc <sqrt@plt+0x12f0c>
  414494:	ldp	x29, x30, [sp, #16]
  414498:	add	sp, sp, #0x20
  41449c:	ret
  4144a0:	sub	sp, sp, #0x20
  4144a4:	stp	x29, x30, [sp, #16]
  4144a8:	add	x29, sp, #0x10
  4144ac:	str	x0, [sp, #8]
  4144b0:	ldr	x8, [sp, #8]
  4144b4:	mov	x0, x8
  4144b8:	str	x8, [sp]
  4144bc:	bl	41447c <sqrt@plt+0x127bc>
  4144c0:	ldr	x0, [sp]
  4144c4:	bl	41a878 <_ZdlPv@@Base>
  4144c8:	ldp	x29, x30, [sp, #16]
  4144cc:	add	sp, sp, #0x20
  4144d0:	ret
  4144d4:	sub	sp, sp, #0x30
  4144d8:	stp	x29, x30, [sp, #32]
  4144dc:	add	x29, sp, #0x20
  4144e0:	stur	x0, [x29, #-8]
  4144e4:	ldur	x8, [x29, #-8]
  4144e8:	ldr	x9, [x8, #8]
  4144ec:	str	x8, [sp, #16]
  4144f0:	cbz	x9, 414514 <sqrt@plt+0x12854>
  4144f4:	ldr	x8, [sp, #16]
  4144f8:	ldr	x9, [x8, #8]
  4144fc:	ldr	x10, [x9]
  414500:	ldr	x10, [x10, #24]
  414504:	mov	x0, x9
  414508:	blr	x10
  41450c:	str	w0, [sp, #12]
  414510:	b	41451c <sqrt@plt+0x1285c>
  414514:	mov	w8, wzr
  414518:	str	w8, [sp, #12]
  41451c:	ldr	w8, [sp, #12]
  414520:	mov	w0, w8
  414524:	ldp	x29, x30, [sp, #32]
  414528:	add	sp, sp, #0x30
  41452c:	ret
  414530:	sub	sp, sp, #0x20
  414534:	stp	x29, x30, [sp, #16]
  414538:	add	x29, sp, #0x10
  41453c:	str	x0, [sp, #8]
  414540:	ldr	x0, [sp, #8]
  414544:	bl	414bcc <sqrt@plt+0x12f0c>
  414548:	ldp	x29, x30, [sp, #16]
  41454c:	add	sp, sp, #0x20
  414550:	ret
  414554:	sub	sp, sp, #0x20
  414558:	stp	x29, x30, [sp, #16]
  41455c:	add	x29, sp, #0x10
  414560:	str	x0, [sp, #8]
  414564:	ldr	x8, [sp, #8]
  414568:	mov	x0, x8
  41456c:	str	x8, [sp]
  414570:	bl	414530 <sqrt@plt+0x12870>
  414574:	ldr	x0, [sp]
  414578:	bl	41a878 <_ZdlPv@@Base>
  41457c:	ldp	x29, x30, [sp, #16]
  414580:	add	sp, sp, #0x20
  414584:	ret
  414588:	sub	sp, sp, #0x20
  41458c:	stp	x29, x30, [sp, #16]
  414590:	add	x29, sp, #0x10
  414594:	str	x0, [sp, #8]
  414598:	ldr	x0, [sp, #8]
  41459c:	bl	414bcc <sqrt@plt+0x12f0c>
  4145a0:	ldp	x29, x30, [sp, #16]
  4145a4:	add	sp, sp, #0x20
  4145a8:	ret
  4145ac:	sub	sp, sp, #0x20
  4145b0:	stp	x29, x30, [sp, #16]
  4145b4:	add	x29, sp, #0x10
  4145b8:	str	x0, [sp, #8]
  4145bc:	ldr	x8, [sp, #8]
  4145c0:	mov	x0, x8
  4145c4:	str	x8, [sp]
  4145c8:	bl	414588 <sqrt@plt+0x128c8>
  4145cc:	ldr	x0, [sp]
  4145d0:	bl	41a878 <_ZdlPv@@Base>
  4145d4:	ldp	x29, x30, [sp, #16]
  4145d8:	add	sp, sp, #0x20
  4145dc:	ret
  4145e0:	sub	sp, sp, #0x20
  4145e4:	stp	x29, x30, [sp, #16]
  4145e8:	add	x29, sp, #0x10
  4145ec:	str	x0, [sp, #8]
  4145f0:	ldr	x0, [sp, #8]
  4145f4:	bl	414bcc <sqrt@plt+0x12f0c>
  4145f8:	ldp	x29, x30, [sp, #16]
  4145fc:	add	sp, sp, #0x20
  414600:	ret
  414604:	sub	sp, sp, #0x20
  414608:	stp	x29, x30, [sp, #16]
  41460c:	add	x29, sp, #0x10
  414610:	str	x0, [sp, #8]
  414614:	ldr	x8, [sp, #8]
  414618:	mov	x0, x8
  41461c:	str	x8, [sp]
  414620:	bl	4145e0 <sqrt@plt+0x12920>
  414624:	ldr	x0, [sp]
  414628:	bl	41a878 <_ZdlPv@@Base>
  41462c:	ldp	x29, x30, [sp, #16]
  414630:	add	sp, sp, #0x20
  414634:	ret
  414638:	sub	sp, sp, #0x20
  41463c:	stp	x29, x30, [sp, #16]
  414640:	add	x29, sp, #0x10
  414644:	str	x0, [sp, #8]
  414648:	ldr	x0, [sp, #8]
  41464c:	bl	414b40 <sqrt@plt+0x12e80>
  414650:	ldp	x29, x30, [sp, #16]
  414654:	add	sp, sp, #0x20
  414658:	ret
  41465c:	sub	sp, sp, #0x20
  414660:	stp	x29, x30, [sp, #16]
  414664:	add	x29, sp, #0x10
  414668:	str	x0, [sp, #8]
  41466c:	ldr	x8, [sp, #8]
  414670:	mov	x0, x8
  414674:	str	x8, [sp]
  414678:	bl	414638 <sqrt@plt+0x12978>
  41467c:	ldr	x0, [sp]
  414680:	bl	41a878 <_ZdlPv@@Base>
  414684:	ldp	x29, x30, [sp, #16]
  414688:	add	sp, sp, #0x20
  41468c:	ret
  414690:	sub	sp, sp, #0x30
  414694:	stp	x29, x30, [sp, #32]
  414698:	add	x29, sp, #0x20
  41469c:	stur	x0, [x29, #-8]
  4146a0:	ldur	x8, [x29, #-8]
  4146a4:	ldr	x9, [x8, #8]
  4146a8:	str	x8, [sp, #16]
  4146ac:	cbz	x9, 4146d0 <sqrt@plt+0x12a10>
  4146b0:	ldr	x8, [sp, #16]
  4146b4:	ldr	x9, [x8, #8]
  4146b8:	ldr	x10, [x9]
  4146bc:	ldr	x10, [x10, #24]
  4146c0:	mov	x0, x9
  4146c4:	blr	x10
  4146c8:	str	w0, [sp, #12]
  4146cc:	b	4146d8 <sqrt@plt+0x12a18>
  4146d0:	mov	w8, wzr
  4146d4:	str	w8, [sp, #12]
  4146d8:	ldr	w8, [sp, #12]
  4146dc:	ldr	x9, [sp, #16]
  4146e0:	ldr	x10, [x9, #16]
  4146e4:	str	w8, [sp, #8]
  4146e8:	cbz	x10, 41470c <sqrt@plt+0x12a4c>
  4146ec:	ldr	x8, [sp, #16]
  4146f0:	ldr	x9, [x8, #16]
  4146f4:	ldr	x10, [x9]
  4146f8:	ldr	x10, [x10, #24]
  4146fc:	mov	x0, x9
  414700:	blr	x10
  414704:	str	w0, [sp, #4]
  414708:	b	414714 <sqrt@plt+0x12a54>
  41470c:	mov	w8, wzr
  414710:	str	w8, [sp, #4]
  414714:	ldr	w8, [sp, #4]
  414718:	ldr	w9, [sp, #8]
  41471c:	orr	w0, w9, w8
  414720:	ldp	x29, x30, [sp, #32]
  414724:	add	sp, sp, #0x30
  414728:	ret
  41472c:	sub	sp, sp, #0x20
  414730:	stp	x29, x30, [sp, #16]
  414734:	add	x29, sp, #0x10
  414738:	str	x0, [sp, #8]
  41473c:	ldr	x0, [sp, #8]
  414740:	bl	414b40 <sqrt@plt+0x12e80>
  414744:	ldp	x29, x30, [sp, #16]
  414748:	add	sp, sp, #0x20
  41474c:	ret
  414750:	sub	sp, sp, #0x20
  414754:	stp	x29, x30, [sp, #16]
  414758:	add	x29, sp, #0x10
  41475c:	str	x0, [sp, #8]
  414760:	ldr	x8, [sp, #8]
  414764:	mov	x0, x8
  414768:	str	x8, [sp]
  41476c:	bl	41472c <sqrt@plt+0x12a6c>
  414770:	ldr	x0, [sp]
  414774:	bl	41a878 <_ZdlPv@@Base>
  414778:	ldp	x29, x30, [sp, #16]
  41477c:	add	sp, sp, #0x20
  414780:	ret
  414784:	sub	sp, sp, #0x20
  414788:	stp	x29, x30, [sp, #16]
  41478c:	add	x29, sp, #0x10
  414790:	str	x0, [sp, #8]
  414794:	ldr	x0, [sp, #8]
  414798:	bl	414b40 <sqrt@plt+0x12e80>
  41479c:	ldp	x29, x30, [sp, #16]
  4147a0:	add	sp, sp, #0x20
  4147a4:	ret
  4147a8:	sub	sp, sp, #0x20
  4147ac:	stp	x29, x30, [sp, #16]
  4147b0:	add	x29, sp, #0x10
  4147b4:	str	x0, [sp, #8]
  4147b8:	ldr	x8, [sp, #8]
  4147bc:	mov	x0, x8
  4147c0:	str	x8, [sp]
  4147c4:	bl	414784 <sqrt@plt+0x12ac4>
  4147c8:	ldr	x0, [sp]
  4147cc:	bl	41a878 <_ZdlPv@@Base>
  4147d0:	ldp	x29, x30, [sp, #16]
  4147d4:	add	sp, sp, #0x20
  4147d8:	ret
  4147dc:	sub	sp, sp, #0x20
  4147e0:	stp	x29, x30, [sp, #16]
  4147e4:	add	x29, sp, #0x10
  4147e8:	str	x0, [sp, #8]
  4147ec:	ldr	x0, [sp, #8]
  4147f0:	bl	414a14 <sqrt@plt+0x12d54>
  4147f4:	ldp	x29, x30, [sp, #16]
  4147f8:	add	sp, sp, #0x20
  4147fc:	ret
  414800:	sub	sp, sp, #0x20
  414804:	stp	x29, x30, [sp, #16]
  414808:	add	x29, sp, #0x10
  41480c:	str	x0, [sp, #8]
  414810:	ldr	x8, [sp, #8]
  414814:	mov	x0, x8
  414818:	str	x8, [sp]
  41481c:	bl	4147dc <sqrt@plt+0x12b1c>
  414820:	ldr	x0, [sp]
  414824:	bl	41a878 <_ZdlPv@@Base>
  414828:	ldp	x29, x30, [sp, #16]
  41482c:	add	sp, sp, #0x20
  414830:	ret
  414834:	sub	sp, sp, #0x40
  414838:	stp	x29, x30, [sp, #48]
  41483c:	add	x29, sp, #0x30
  414840:	stur	x0, [x29, #-8]
  414844:	ldur	x8, [x29, #-8]
  414848:	ldr	x9, [x8, #8]
  41484c:	stur	x8, [x29, #-16]
  414850:	cbz	x9, 414874 <sqrt@plt+0x12bb4>
  414854:	ldur	x8, [x29, #-16]
  414858:	ldr	x9, [x8, #8]
  41485c:	ldr	x10, [x9]
  414860:	ldr	x10, [x10, #24]
  414864:	mov	x0, x9
  414868:	blr	x10
  41486c:	stur	w0, [x29, #-20]
  414870:	b	41487c <sqrt@plt+0x12bbc>
  414874:	mov	w8, wzr
  414878:	stur	w8, [x29, #-20]
  41487c:	ldur	w8, [x29, #-20]
  414880:	ldur	x9, [x29, #-16]
  414884:	ldr	x10, [x9, #16]
  414888:	str	w8, [sp, #24]
  41488c:	cbz	x10, 4148b0 <sqrt@plt+0x12bf0>
  414890:	ldur	x8, [x29, #-16]
  414894:	ldr	x9, [x8, #16]
  414898:	ldr	x10, [x9]
  41489c:	ldr	x10, [x10, #24]
  4148a0:	mov	x0, x9
  4148a4:	blr	x10
  4148a8:	str	w0, [sp, #20]
  4148ac:	b	4148b8 <sqrt@plt+0x12bf8>
  4148b0:	mov	w8, wzr
  4148b4:	str	w8, [sp, #20]
  4148b8:	ldr	w8, [sp, #20]
  4148bc:	ldr	w9, [sp, #24]
  4148c0:	orr	w8, w9, w8
  4148c4:	ldur	x10, [x29, #-16]
  4148c8:	ldr	x11, [x10, #24]
  4148cc:	str	w8, [sp, #16]
  4148d0:	cbz	x11, 4148f4 <sqrt@plt+0x12c34>
  4148d4:	ldur	x8, [x29, #-16]
  4148d8:	ldr	x9, [x8, #24]
  4148dc:	ldr	x10, [x9]
  4148e0:	ldr	x10, [x10, #24]
  4148e4:	mov	x0, x9
  4148e8:	blr	x10
  4148ec:	str	w0, [sp, #12]
  4148f0:	b	4148fc <sqrt@plt+0x12c3c>
  4148f4:	mov	w8, wzr
  4148f8:	str	w8, [sp, #12]
  4148fc:	ldr	w8, [sp, #12]
  414900:	ldr	w9, [sp, #16]
  414904:	orr	w0, w9, w8
  414908:	ldp	x29, x30, [sp, #48]
  41490c:	add	sp, sp, #0x40
  414910:	ret
  414914:	sub	sp, sp, #0x20
  414918:	stp	x29, x30, [sp, #16]
  41491c:	add	x29, sp, #0x10
  414920:	str	x0, [sp, #8]
  414924:	ldr	x0, [sp, #8]
  414928:	bl	414bcc <sqrt@plt+0x12f0c>
  41492c:	ldp	x29, x30, [sp, #16]
  414930:	add	sp, sp, #0x20
  414934:	ret
  414938:	sub	sp, sp, #0x20
  41493c:	stp	x29, x30, [sp, #16]
  414940:	add	x29, sp, #0x10
  414944:	str	x0, [sp, #8]
  414948:	ldr	x8, [sp, #8]
  41494c:	mov	x0, x8
  414950:	str	x8, [sp]
  414954:	bl	414914 <sqrt@plt+0x12c54>
  414958:	ldr	x0, [sp]
  41495c:	bl	41a878 <_ZdlPv@@Base>
  414960:	ldp	x29, x30, [sp, #16]
  414964:	add	sp, sp, #0x20
  414968:	ret
  41496c:	sub	sp, sp, #0x10
  414970:	str	x0, [sp, #8]
  414974:	ldr	x8, [sp, #8]
  414978:	ldr	w0, [x8, #16]
  41497c:	add	sp, sp, #0x10
  414980:	ret
  414984:	sub	sp, sp, #0x40
  414988:	stp	x29, x30, [sp, #48]
  41498c:	add	x29, sp, #0x30
  414990:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  414994:	add	x8, x8, #0x800
  414998:	add	x8, x8, #0x10
  41499c:	stur	x0, [x29, #-8]
  4149a0:	stur	x1, [x29, #-16]
  4149a4:	str	x2, [sp, #24]
  4149a8:	str	x3, [sp, #16]
  4149ac:	ldur	x9, [x29, #-8]
  4149b0:	mov	x0, x9
  4149b4:	str	x8, [sp, #8]
  4149b8:	str	x9, [sp]
  4149bc:	bl	4149f0 <sqrt@plt+0x12d30>
  4149c0:	ldr	x8, [sp, #8]
  4149c4:	ldr	x9, [sp]
  4149c8:	str	x8, [x9]
  4149cc:	ldur	x10, [x29, #-16]
  4149d0:	str	x10, [x9, #8]
  4149d4:	ldr	x10, [sp, #24]
  4149d8:	str	x10, [x9, #16]
  4149dc:	ldr	x10, [sp, #16]
  4149e0:	str	x10, [x9, #24]
  4149e4:	ldp	x29, x30, [sp, #48]
  4149e8:	add	sp, sp, #0x40
  4149ec:	ret
  4149f0:	sub	sp, sp, #0x10
  4149f4:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  4149f8:	add	x8, x8, #0x830
  4149fc:	add	x8, x8, #0x10
  414a00:	str	x0, [sp, #8]
  414a04:	ldr	x9, [sp, #8]
  414a08:	str	x8, [x9]
  414a0c:	add	sp, sp, #0x10
  414a10:	ret
  414a14:	sub	sp, sp, #0x40
  414a18:	stp	x29, x30, [sp, #48]
  414a1c:	add	x29, sp, #0x30
  414a20:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  414a24:	add	x8, x8, #0x800
  414a28:	add	x8, x8, #0x10
  414a2c:	stur	x0, [x29, #-8]
  414a30:	ldur	x9, [x29, #-8]
  414a34:	str	x8, [x9]
  414a38:	ldr	x8, [x9, #8]
  414a3c:	stur	x9, [x29, #-16]
  414a40:	str	x8, [sp, #24]
  414a44:	cbz	x8, 414a5c <sqrt@plt+0x12d9c>
  414a48:	ldr	x8, [sp, #24]
  414a4c:	ldr	x9, [x8]
  414a50:	ldr	x9, [x9, #8]
  414a54:	mov	x0, x8
  414a58:	blr	x9
  414a5c:	ldur	x8, [x29, #-16]
  414a60:	ldr	x9, [x8, #16]
  414a64:	str	x9, [sp, #16]
  414a68:	cbz	x9, 414a80 <sqrt@plt+0x12dc0>
  414a6c:	ldr	x8, [sp, #16]
  414a70:	ldr	x9, [x8]
  414a74:	ldr	x9, [x9, #8]
  414a78:	mov	x0, x8
  414a7c:	blr	x9
  414a80:	ldur	x8, [x29, #-16]
  414a84:	ldr	x9, [x8, #24]
  414a88:	str	x9, [sp, #8]
  414a8c:	cbz	x9, 414aa4 <sqrt@plt+0x12de4>
  414a90:	ldr	x8, [sp, #8]
  414a94:	ldr	x9, [x8]
  414a98:	ldr	x9, [x9, #8]
  414a9c:	mov	x0, x8
  414aa0:	blr	x9
  414aa4:	ldur	x0, [x29, #-16]
  414aa8:	bl	414ac4 <sqrt@plt+0x12e04>
  414aac:	ldp	x29, x30, [sp, #48]
  414ab0:	add	sp, sp, #0x40
  414ab4:	ret
  414ab8:	sub	sp, sp, #0x10
  414abc:	str	x0, [sp, #8]
  414ac0:	brk	#0x1
  414ac4:	sub	sp, sp, #0x10
  414ac8:	str	x0, [sp, #8]
  414acc:	add	sp, sp, #0x10
  414ad0:	ret
  414ad4:	sub	sp, sp, #0x10
  414ad8:	str	x0, [sp, #8]
  414adc:	brk	#0x1
  414ae0:	sub	sp, sp, #0x40
  414ae4:	stp	x29, x30, [sp, #48]
  414ae8:	add	x29, sp, #0x30
  414aec:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  414af0:	add	x8, x8, #0x860
  414af4:	add	x8, x8, #0x10
  414af8:	stur	x0, [x29, #-8]
  414afc:	stur	x1, [x29, #-16]
  414b00:	str	x2, [sp, #24]
  414b04:	ldur	x9, [x29, #-8]
  414b08:	mov	x0, x9
  414b0c:	str	x8, [sp, #16]
  414b10:	str	x9, [sp, #8]
  414b14:	bl	4149f0 <sqrt@plt+0x12d30>
  414b18:	ldr	x8, [sp, #16]
  414b1c:	ldr	x9, [sp, #8]
  414b20:	str	x8, [x9]
  414b24:	ldur	x10, [x29, #-16]
  414b28:	str	x10, [x9, #8]
  414b2c:	ldr	x10, [sp, #24]
  414b30:	str	x10, [x9, #16]
  414b34:	ldp	x29, x30, [sp, #48]
  414b38:	add	sp, sp, #0x40
  414b3c:	ret
  414b40:	sub	sp, sp, #0x30
  414b44:	stp	x29, x30, [sp, #32]
  414b48:	add	x29, sp, #0x20
  414b4c:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  414b50:	add	x8, x8, #0x860
  414b54:	add	x8, x8, #0x10
  414b58:	stur	x0, [x29, #-8]
  414b5c:	ldur	x9, [x29, #-8]
  414b60:	str	x8, [x9]
  414b64:	ldr	x8, [x9, #8]
  414b68:	str	x9, [sp, #16]
  414b6c:	str	x8, [sp, #8]
  414b70:	cbz	x8, 414b88 <sqrt@plt+0x12ec8>
  414b74:	ldr	x8, [sp, #8]
  414b78:	ldr	x9, [x8]
  414b7c:	ldr	x9, [x9, #8]
  414b80:	mov	x0, x8
  414b84:	blr	x9
  414b88:	ldr	x8, [sp, #16]
  414b8c:	ldr	x9, [x8, #16]
  414b90:	str	x9, [sp]
  414b94:	cbz	x9, 414bac <sqrt@plt+0x12eec>
  414b98:	ldr	x8, [sp]
  414b9c:	ldr	x9, [x8]
  414ba0:	ldr	x9, [x9, #8]
  414ba4:	mov	x0, x8
  414ba8:	blr	x9
  414bac:	ldr	x0, [sp, #16]
  414bb0:	bl	414ac4 <sqrt@plt+0x12e04>
  414bb4:	ldp	x29, x30, [sp, #32]
  414bb8:	add	sp, sp, #0x30
  414bbc:	ret
  414bc0:	sub	sp, sp, #0x10
  414bc4:	str	x0, [sp, #8]
  414bc8:	brk	#0x1
  414bcc:	sub	sp, sp, #0x30
  414bd0:	stp	x29, x30, [sp, #32]
  414bd4:	add	x29, sp, #0x20
  414bd8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  414bdc:	add	x8, x8, #0x890
  414be0:	add	x8, x8, #0x10
  414be4:	stur	x0, [x29, #-8]
  414be8:	ldur	x9, [x29, #-8]
  414bec:	str	x8, [x9]
  414bf0:	ldr	x8, [x9, #8]
  414bf4:	str	x9, [sp, #16]
  414bf8:	str	x8, [sp, #8]
  414bfc:	cbz	x8, 414c14 <sqrt@plt+0x12f54>
  414c00:	ldr	x8, [sp, #8]
  414c04:	ldr	x9, [x8]
  414c08:	ldr	x9, [x9, #8]
  414c0c:	mov	x0, x8
  414c10:	blr	x9
  414c14:	ldr	x0, [sp, #16]
  414c18:	bl	414ac4 <sqrt@plt+0x12e04>
  414c1c:	ldp	x29, x30, [sp, #32]
  414c20:	add	sp, sp, #0x30
  414c24:	ret
  414c28:	sub	sp, sp, #0x10
  414c2c:	str	x0, [sp, #8]
  414c30:	brk	#0x1
  414c34:	sub	sp, sp, #0x40
  414c38:	stp	x29, x30, [sp, #48]
  414c3c:	add	x29, sp, #0x30
  414c40:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  414c44:	add	x8, x8, #0x8c0
  414c48:	add	x8, x8, #0x10
  414c4c:	mov	x9, xzr
  414c50:	stur	x0, [x29, #-8]
  414c54:	stur	x1, [x29, #-16]
  414c58:	stur	w2, [x29, #-20]
  414c5c:	ldur	x10, [x29, #-8]
  414c60:	ldur	x1, [x29, #-16]
  414c64:	ldur	w2, [x29, #-20]
  414c68:	mov	x0, x10
  414c6c:	str	x8, [sp, #16]
  414c70:	str	x9, [sp, #8]
  414c74:	str	x10, [sp]
  414c78:	bl	419290 <sqrt@plt+0x175d0>
  414c7c:	ldr	x8, [sp, #16]
  414c80:	ldr	x9, [sp]
  414c84:	str	x8, [x9]
  414c88:	ldr	x10, [sp, #8]
  414c8c:	str	x10, [x9, #32]
  414c90:	str	x10, [x9, #80]
  414c94:	str	x10, [x9, #88]
  414c98:	str	wzr, [x9, #96]
  414c9c:	str	x10, [x9, #136]
  414ca0:	str	x10, [x9, #144]
  414ca4:	str	wzr, [x9, #152]
  414ca8:	str	x10, [x9, #160]
  414cac:	ldp	x29, x30, [sp, #48]
  414cb0:	add	sp, sp, #0x40
  414cb4:	ret
  414cb8:	sub	sp, sp, #0x90
  414cbc:	stp	x29, x30, [sp, #128]
  414cc0:	add	x29, sp, #0x80
  414cc4:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  414cc8:	add	x8, x8, #0x8c0
  414ccc:	add	x8, x8, #0x10
  414cd0:	stur	x0, [x29, #-8]
  414cd4:	ldur	x9, [x29, #-8]
  414cd8:	str	x8, [x9]
  414cdc:	ldr	x8, [x9, #80]
  414ce0:	str	x9, [sp, #64]
  414ce4:	cbz	x8, 414cf4 <sqrt@plt+0x13034>
  414ce8:	ldr	x8, [sp, #64]
  414cec:	ldr	x0, [x8, #80]
  414cf0:	bl	4019b0 <free@plt>
  414cf4:	ldr	x8, [sp, #64]
  414cf8:	ldr	x9, [x8, #88]
  414cfc:	cbz	x9, 414d88 <sqrt@plt+0x130c8>
  414d00:	ldr	x8, [sp, #64]
  414d04:	ldr	x0, [x8, #88]
  414d08:	ldr	w1, [x8, #96]
  414d0c:	bl	419440 <sqrt@plt+0x17780>
  414d10:	str	w0, [sp, #60]
  414d14:	b	414d18 <sqrt@plt+0x13058>
  414d18:	ldr	w8, [sp, #60]
  414d1c:	cmp	w8, #0x0
  414d20:	cset	w9, ge  // ge = tcont
  414d24:	tbnz	w9, #0, 414d88 <sqrt@plt+0x130c8>
  414d28:	bl	401b50 <__errno_location@plt>
  414d2c:	ldr	w0, [x0]
  414d30:	bl	401a00 <strerror@plt>
  414d34:	sub	x8, x29, #0x28
  414d38:	str	x0, [sp, #48]
  414d3c:	mov	x0, x8
  414d40:	ldr	x1, [sp, #48]
  414d44:	bl	419b9c <sqrt@plt+0x17edc>
  414d48:	b	414d4c <sqrt@plt+0x1308c>
  414d4c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  414d50:	add	x0, x0, #0x980
  414d54:	sub	x1, x29, #0x28
  414d58:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  414d5c:	add	x8, x8, #0xc30
  414d60:	mov	x2, x8
  414d64:	mov	x3, x8
  414d68:	bl	419f74 <sqrt@plt+0x182b4>
  414d6c:	b	414d70 <sqrt@plt+0x130b0>
  414d70:	b	414d88 <sqrt@plt+0x130c8>
  414d74:	stur	x0, [x29, #-16]
  414d78:	stur	w1, [x29, #-20]
  414d7c:	ldr	x0, [sp, #64]
  414d80:	bl	4192f4 <sqrt@plt+0x17634>
  414d84:	b	414e8c <sqrt@plt+0x131cc>
  414d88:	ldr	x8, [sp, #64]
  414d8c:	ldr	x9, [x8, #32]
  414d90:	cbz	x9, 414dd0 <sqrt@plt+0x13110>
  414d94:	ldr	x8, [sp, #64]
  414d98:	ldr	x9, [x8, #32]
  414d9c:	stur	x9, [x29, #-48]
  414da0:	ldr	x9, [x8, #32]
  414da4:	ldr	x9, [x9, #24]
  414da8:	str	x9, [x8, #32]
  414dac:	ldur	x9, [x29, #-48]
  414db0:	str	x9, [sp, #40]
  414db4:	cbz	x9, 414dcc <sqrt@plt+0x1310c>
  414db8:	ldr	x8, [sp, #40]
  414dbc:	ldr	x9, [x8]
  414dc0:	ldr	x9, [x9, #16]
  414dc4:	mov	x0, x8
  414dc8:	blr	x9
  414dcc:	b	414d88 <sqrt@plt+0x130c8>
  414dd0:	ldr	x8, [sp, #64]
  414dd4:	ldr	x9, [x8, #144]
  414dd8:	str	x9, [sp, #32]
  414ddc:	cbz	x9, 414de8 <sqrt@plt+0x13128>
  414de0:	ldr	x0, [sp, #32]
  414de4:	bl	401b40 <_ZdaPv@plt>
  414de8:	ldr	x8, [sp, #64]
  414dec:	ldr	x9, [x8, #136]
  414df0:	str	x9, [sp, #24]
  414df4:	cbz	x9, 414e00 <sqrt@plt+0x13140>
  414df8:	ldr	x0, [sp, #24]
  414dfc:	bl	401b40 <_ZdaPv@plt>
  414e00:	ldr	x8, [sp, #64]
  414e04:	ldr	x9, [x8, #160]
  414e08:	cbz	x9, 414e78 <sqrt@plt+0x131b8>
  414e0c:	stur	wzr, [x29, #-52]
  414e10:	ldur	w8, [x29, #-52]
  414e14:	ldr	x9, [sp, #64]
  414e18:	ldr	w10, [x9, #168]
  414e1c:	cmp	w8, w10
  414e20:	b.ge	414e60 <sqrt@plt+0x131a0>  // b.tcont
  414e24:	ldr	x8, [sp, #64]
  414e28:	ldr	x9, [x8, #160]
  414e2c:	ldursw	x10, [x29, #-52]
  414e30:	mov	x11, #0x8                   	// #8
  414e34:	mul	x10, x11, x10
  414e38:	add	x9, x9, x10
  414e3c:	ldr	x9, [x9]
  414e40:	str	x9, [sp, #16]
  414e44:	cbz	x9, 414e50 <sqrt@plt+0x13190>
  414e48:	ldr	x0, [sp, #16]
  414e4c:	bl	401b40 <_ZdaPv@plt>
  414e50:	ldur	w8, [x29, #-52]
  414e54:	add	w8, w8, #0x1
  414e58:	stur	w8, [x29, #-52]
  414e5c:	b	414e10 <sqrt@plt+0x13150>
  414e60:	ldr	x8, [sp, #64]
  414e64:	ldr	x9, [x8, #160]
  414e68:	str	x9, [sp, #8]
  414e6c:	cbz	x9, 414e78 <sqrt@plt+0x131b8>
  414e70:	ldr	x0, [sp, #8]
  414e74:	bl	401b40 <_ZdaPv@plt>
  414e78:	ldr	x0, [sp, #64]
  414e7c:	bl	4192f4 <sqrt@plt+0x17634>
  414e80:	ldp	x29, x30, [sp, #128]
  414e84:	add	sp, sp, #0x90
  414e88:	ret
  414e8c:	ldur	x0, [x29, #-16]
  414e90:	bl	40e2dc <sqrt@plt+0xc61c>
  414e94:	sub	sp, sp, #0x20
  414e98:	stp	x29, x30, [sp, #16]
  414e9c:	add	x29, sp, #0x10
  414ea0:	adrp	x8, 414000 <sqrt@plt+0x12340>
  414ea4:	add	x8, x8, #0xcb8
  414ea8:	str	x0, [sp, #8]
  414eac:	ldr	x9, [sp, #8]
  414eb0:	mov	x0, x9
  414eb4:	str	x9, [sp]
  414eb8:	blr	x8
  414ebc:	ldr	x0, [sp]
  414ec0:	bl	41a878 <_ZdlPv@@Base>
  414ec4:	ldp	x29, x30, [sp, #16]
  414ec8:	add	sp, sp, #0x20
  414ecc:	ret
  414ed0:	stp	x29, x30, [sp, #-32]!
  414ed4:	str	x28, [sp, #16]
  414ed8:	mov	x29, sp
  414edc:	sub	sp, sp, #0x220
  414ee0:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  414ee4:	add	x8, x8, #0xc30
  414ee8:	sub	x9, x29, #0x14
  414eec:	sub	x10, x29, #0x20
  414ef0:	stur	x0, [x29, #-16]
  414ef4:	stur	w1, [x29, #-20]
  414ef8:	ldur	x11, [x29, #-16]
  414efc:	mov	x0, x10
  414f00:	mov	x1, x9
  414f04:	str	x8, [sp, #72]
  414f08:	str	x10, [sp, #64]
  414f0c:	str	x11, [sp, #56]
  414f10:	bl	417348 <sqrt@plt+0x15688>
  414f14:	ldr	x0, [sp, #64]
  414f18:	bl	417368 <sqrt@plt+0x156a8>
  414f1c:	b	414f20 <sqrt@plt+0x13260>
  414f20:	ldur	w0, [x29, #-20]
  414f24:	sub	x1, x29, #0xb0
  414f28:	bl	41c298 <_ZdlPvm@@Base+0x19f4>
  414f2c:	cmp	w0, #0x0
  414f30:	cset	w8, ge  // ge = tcont
  414f34:	tbnz	w8, #0, 414fb0 <sqrt@plt+0x132f0>
  414f38:	ldr	x8, [sp, #56]
  414f3c:	ldr	x1, [x8, #8]
  414f40:	sub	x0, x29, #0xc0
  414f44:	bl	419b9c <sqrt@plt+0x17edc>
  414f48:	b	414f4c <sqrt@plt+0x1328c>
  414f4c:	bl	401b50 <__errno_location@plt>
  414f50:	ldr	w0, [x0]
  414f54:	bl	401a00 <strerror@plt>
  414f58:	sub	x8, x29, #0xd0
  414f5c:	str	x0, [sp, #48]
  414f60:	mov	x0, x8
  414f64:	ldr	x1, [sp, #48]
  414f68:	bl	419b9c <sqrt@plt+0x17edc>
  414f6c:	b	414f70 <sqrt@plt+0x132b0>
  414f70:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  414f74:	add	x0, x0, #0x98a
  414f78:	sub	x1, x29, #0xc0
  414f7c:	sub	x2, x29, #0xd0
  414f80:	ldr	x3, [sp, #72]
  414f84:	bl	419f74 <sqrt@plt+0x182b4>
  414f88:	b	414f8c <sqrt@plt+0x132cc>
  414f8c:	stur	wzr, [x29, #-4]
  414f90:	mov	w8, #0x1                   	// #1
  414f94:	stur	w8, [x29, #-212]
  414f98:	b	41545c <sqrt@plt+0x1379c>
  414f9c:	stur	x0, [x29, #-40]
  414fa0:	stur	w1, [x29, #-44]
  414fa4:	sub	x0, x29, #0x20
  414fa8:	bl	417378 <sqrt@plt+0x156b8>
  414fac:	b	415478 <sqrt@plt+0x137b8>
  414fb0:	ldur	w8, [x29, #-160]
  414fb4:	and	w8, w8, #0xf000
  414fb8:	cmp	w8, #0x8, lsl #12
  414fbc:	b.eq	415000 <sqrt@plt+0x13340>  // b.none
  414fc0:	ldr	x8, [sp, #56]
  414fc4:	ldr	x1, [x8, #8]
  414fc8:	sub	x0, x29, #0xe8
  414fcc:	bl	419b9c <sqrt@plt+0x17edc>
  414fd0:	b	414fd4 <sqrt@plt+0x13314>
  414fd4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  414fd8:	add	x0, x0, #0x99f
  414fdc:	sub	x1, x29, #0xe8
  414fe0:	ldr	x2, [sp, #72]
  414fe4:	ldr	x3, [sp, #72]
  414fe8:	bl	419f74 <sqrt@plt+0x182b4>
  414fec:	b	414ff0 <sqrt@plt+0x13330>
  414ff0:	stur	wzr, [x29, #-4]
  414ff4:	mov	w8, #0x1                   	// #1
  414ff8:	stur	w8, [x29, #-212]
  414ffc:	b	41545c <sqrt@plt+0x1379c>
  415000:	ldur	x8, [x29, #-88]
  415004:	ldr	x9, [sp, #56]
  415008:	str	x8, [x9, #184]
  41500c:	ldur	x8, [x29, #-128]
  415010:	stur	w8, [x29, #-236]
  415014:	ldur	w8, [x29, #-236]
  415018:	cbnz	w8, 41505c <sqrt@plt+0x1339c>
  41501c:	ldr	x8, [sp, #56]
  415020:	ldr	x1, [x8, #8]
  415024:	sub	x0, x29, #0x100
  415028:	bl	419b9c <sqrt@plt+0x17edc>
  41502c:	b	415030 <sqrt@plt+0x13370>
  415030:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  415034:	add	x0, x0, #0x9ba
  415038:	sub	x1, x29, #0x100
  41503c:	ldr	x2, [sp, #72]
  415040:	ldr	x3, [sp, #72]
  415044:	bl	419f74 <sqrt@plt+0x182b4>
  415048:	b	41504c <sqrt@plt+0x1338c>
  41504c:	stur	wzr, [x29, #-4]
  415050:	mov	w8, #0x1                   	// #1
  415054:	stur	w8, [x29, #-212]
  415058:	b	41545c <sqrt@plt+0x1379c>
  41505c:	ldur	w0, [x29, #-20]
  415060:	ldur	w1, [x29, #-236]
  415064:	bl	4193b8 <sqrt@plt+0x176f8>
  415068:	str	x0, [sp, #40]
  41506c:	b	415070 <sqrt@plt+0x133b0>
  415070:	ldr	x8, [sp, #40]
  415074:	ldr	x9, [sp, #56]
  415078:	str	x8, [x9, #88]
  41507c:	ldr	x10, [x9, #88]
  415080:	cbz	x10, 41509c <sqrt@plt+0x133dc>
  415084:	ldr	x8, [sp, #56]
  415088:	ldr	x9, [x8, #88]
  41508c:	str	x9, [sp, #280]
  415090:	ldur	w10, [x29, #-236]
  415094:	str	w10, [x8, #96]
  415098:	b	41521c <sqrt@plt+0x1355c>
  41509c:	ldursw	x0, [x29, #-236]
  4150a0:	bl	401bd0 <malloc@plt>
  4150a4:	ldr	x8, [sp, #56]
  4150a8:	str	x0, [x8, #80]
  4150ac:	str	x0, [sp, #280]
  4150b0:	ldr	x9, [x8, #80]
  4150b4:	cbnz	x9, 4150f8 <sqrt@plt+0x13438>
  4150b8:	ldr	x8, [sp, #56]
  4150bc:	ldr	x1, [x8, #8]
  4150c0:	add	x0, sp, #0x108
  4150c4:	bl	419b9c <sqrt@plt+0x17edc>
  4150c8:	b	4150cc <sqrt@plt+0x1340c>
  4150cc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  4150d0:	add	x0, x0, #0x9d0
  4150d4:	add	x1, sp, #0x108
  4150d8:	ldr	x2, [sp, #72]
  4150dc:	ldr	x3, [sp, #72]
  4150e0:	bl	419f74 <sqrt@plt+0x182b4>
  4150e4:	b	4150e8 <sqrt@plt+0x13428>
  4150e8:	stur	wzr, [x29, #-4]
  4150ec:	mov	w8, #0x1                   	// #1
  4150f0:	stur	w8, [x29, #-212]
  4150f4:	b	41545c <sqrt@plt+0x1379c>
  4150f8:	ldr	x8, [sp, #56]
  4150fc:	ldr	x9, [x8, #80]
  415100:	str	x9, [sp, #256]
  415104:	ldur	w10, [x29, #-236]
  415108:	str	w10, [sp, #252]
  41510c:	ldr	w8, [sp, #252]
  415110:	cmp	w8, #0x0
  415114:	cset	w8, le
  415118:	tbnz	w8, #0, 41521c <sqrt@plt+0x1355c>
  41511c:	ldur	w0, [x29, #-20]
  415120:	ldr	x1, [sp, #256]
  415124:	ldrsw	x2, [sp, #252]
  415128:	bl	4019f0 <read@plt>
  41512c:	str	x0, [sp, #32]
  415130:	b	415134 <sqrt@plt+0x13474>
  415134:	ldr	x8, [sp, #32]
  415138:	str	w8, [sp, #248]
  41513c:	ldr	w8, [sp, #248]
  415140:	cbnz	w8, 415184 <sqrt@plt+0x134c4>
  415144:	ldr	x8, [sp, #56]
  415148:	ldr	x1, [x8, #8]
  41514c:	add	x0, sp, #0xe8
  415150:	bl	419b9c <sqrt@plt+0x17edc>
  415154:	b	415158 <sqrt@plt+0x13498>
  415158:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41515c:	add	x0, x0, #0x9ef
  415160:	add	x1, sp, #0xe8
  415164:	ldr	x2, [sp, #72]
  415168:	ldr	x3, [sp, #72]
  41516c:	bl	419f74 <sqrt@plt+0x182b4>
  415170:	b	415174 <sqrt@plt+0x134b4>
  415174:	stur	wzr, [x29, #-4]
  415178:	mov	w8, #0x1                   	// #1
  41517c:	stur	w8, [x29, #-212]
  415180:	b	41545c <sqrt@plt+0x1379c>
  415184:	ldr	w8, [sp, #248]
  415188:	cmp	w8, #0x0
  41518c:	cset	w8, ge  // ge = tcont
  415190:	tbnz	w8, #0, 4151f8 <sqrt@plt+0x13538>
  415194:	ldr	x8, [sp, #56]
  415198:	ldr	x1, [x8, #8]
  41519c:	add	x0, sp, #0xd8
  4151a0:	bl	419b9c <sqrt@plt+0x17edc>
  4151a4:	b	4151a8 <sqrt@plt+0x134e8>
  4151a8:	bl	401b50 <__errno_location@plt>
  4151ac:	ldr	w0, [x0]
  4151b0:	bl	401a00 <strerror@plt>
  4151b4:	add	x8, sp, #0xc8
  4151b8:	str	x0, [sp, #24]
  4151bc:	mov	x0, x8
  4151c0:	ldr	x1, [sp, #24]
  4151c4:	bl	419b9c <sqrt@plt+0x17edc>
  4151c8:	b	4151cc <sqrt@plt+0x1350c>
  4151cc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  4151d0:	add	x0, x0, #0xa06
  4151d4:	add	x1, sp, #0xd8
  4151d8:	add	x2, sp, #0xc8
  4151dc:	ldr	x3, [sp, #72]
  4151e0:	bl	419f74 <sqrt@plt+0x182b4>
  4151e4:	b	4151e8 <sqrt@plt+0x13528>
  4151e8:	stur	wzr, [x29, #-4]
  4151ec:	mov	w8, #0x1                   	// #1
  4151f0:	stur	w8, [x29, #-212]
  4151f4:	b	41545c <sqrt@plt+0x1379c>
  4151f8:	ldr	w8, [sp, #248]
  4151fc:	ldr	w9, [sp, #252]
  415200:	subs	w8, w9, w8
  415204:	str	w8, [sp, #252]
  415208:	ldrsw	x10, [sp, #248]
  41520c:	ldr	x11, [sp, #256]
  415210:	add	x10, x11, x10
  415214:	str	x10, [sp, #256]
  415218:	b	41510c <sqrt@plt+0x1344c>
  41521c:	ldr	x1, [sp, #280]
  415220:	ldr	x8, [sp, #56]
  415224:	add	x0, x8, #0x28
  415228:	mov	x2, #0x24                  	// #36
  41522c:	bl	4018a0 <memcpy@plt>
  415230:	ldr	x8, [sp, #56]
  415234:	ldr	w9, [x8, #40]
  415238:	mov	w10, #0x1964                	// #6500
  41523c:	movk	w10, #0x2302, lsl #16
  415240:	cmp	w9, w10
  415244:	b.eq	415288 <sqrt@plt+0x135c8>  // b.none
  415248:	ldr	x8, [sp, #56]
  41524c:	ldr	x1, [x8, #8]
  415250:	add	x0, sp, #0xb8
  415254:	bl	419b9c <sqrt@plt+0x17edc>
  415258:	b	41525c <sqrt@plt+0x1359c>
  41525c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  415260:	add	x0, x0, #0xa1d
  415264:	add	x1, sp, #0xb8
  415268:	ldr	x2, [sp, #72]
  41526c:	ldr	x3, [sp, #72]
  415270:	bl	419f74 <sqrt@plt+0x182b4>
  415274:	b	415278 <sqrt@plt+0x135b8>
  415278:	stur	wzr, [x29, #-4]
  41527c:	mov	w8, #0x1                   	// #1
  415280:	stur	w8, [x29, #-212]
  415284:	b	41545c <sqrt@plt+0x1379c>
  415288:	ldr	x8, [sp, #56]
  41528c:	ldr	w9, [x8, #44]
  415290:	cmp	w9, #0x1
  415294:	b.eq	4152fc <sqrt@plt+0x1363c>  // b.none
  415298:	ldr	x8, [sp, #56]
  41529c:	ldr	x1, [x8, #8]
  4152a0:	add	x0, sp, #0xa8
  4152a4:	bl	419b9c <sqrt@plt+0x17edc>
  4152a8:	b	4152ac <sqrt@plt+0x135ec>
  4152ac:	ldr	x8, [sp, #56]
  4152b0:	ldr	w1, [x8, #44]
  4152b4:	add	x0, sp, #0x98
  4152b8:	bl	419c04 <sqrt@plt+0x17f44>
  4152bc:	b	4152c0 <sqrt@plt+0x13600>
  4152c0:	add	x0, sp, #0x88
  4152c4:	mov	w1, #0x1                   	// #1
  4152c8:	bl	419c04 <sqrt@plt+0x17f44>
  4152cc:	b	4152d0 <sqrt@plt+0x13610>
  4152d0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  4152d4:	add	x0, x0, #0xa4b
  4152d8:	add	x1, sp, #0xa8
  4152dc:	add	x2, sp, #0x98
  4152e0:	add	x3, sp, #0x88
  4152e4:	bl	419f74 <sqrt@plt+0x182b4>
  4152e8:	b	4152ec <sqrt@plt+0x1362c>
  4152ec:	stur	wzr, [x29, #-4]
  4152f0:	mov	w8, #0x1                   	// #1
  4152f4:	stur	w8, [x29, #-212]
  4152f8:	b	41545c <sqrt@plt+0x1379c>
  4152fc:	ldr	x8, [sp, #56]
  415300:	ldrsw	x9, [x8, #48]
  415304:	mov	x10, #0xc                   	// #12
  415308:	mul	x9, x9, x10
  41530c:	ldrsw	x10, [x8, #56]
  415310:	mov	x11, #0x4                   	// #4
  415314:	mul	x10, x10, x11
  415318:	add	x9, x9, x10
  41531c:	ldrsw	x10, [x8, #52]
  415320:	mul	x10, x10, x11
  415324:	add	x9, x9, x10
  415328:	ldrsw	x10, [x8, #60]
  41532c:	add	x9, x9, x10
  415330:	add	x9, x9, #0x24
  415334:	str	w9, [sp, #132]
  415338:	ldr	w9, [sp, #132]
  41533c:	ldur	w12, [x29, #-236]
  415340:	cmp	w9, w12
  415344:	b.eq	4153a8 <sqrt@plt+0x136e8>  // b.none
  415348:	ldr	x8, [sp, #56]
  41534c:	ldr	x1, [x8, #8]
  415350:	add	x0, sp, #0x70
  415354:	bl	419b9c <sqrt@plt+0x17edc>
  415358:	b	41535c <sqrt@plt+0x1369c>
  41535c:	ldur	w1, [x29, #-236]
  415360:	add	x0, sp, #0x60
  415364:	bl	419c04 <sqrt@plt+0x17f44>
  415368:	b	41536c <sqrt@plt+0x136ac>
  41536c:	ldr	w1, [sp, #132]
  415370:	add	x0, sp, #0x50
  415374:	bl	419c04 <sqrt@plt+0x17f44>
  415378:	b	41537c <sqrt@plt+0x136bc>
  41537c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  415380:	add	x0, x0, #0xa81
  415384:	add	x1, sp, #0x70
  415388:	add	x2, sp, #0x60
  41538c:	add	x3, sp, #0x50
  415390:	bl	419f74 <sqrt@plt+0x182b4>
  415394:	b	415398 <sqrt@plt+0x136d8>
  415398:	stur	wzr, [x29, #-4]
  41539c:	mov	w8, #0x1                   	// #1
  4153a0:	stur	w8, [x29, #-212]
  4153a4:	b	41545c <sqrt@plt+0x1379c>
  4153a8:	ldr	x8, [sp, #280]
  4153ac:	add	x8, x8, #0x24
  4153b0:	ldr	x9, [sp, #56]
  4153b4:	str	x8, [x9, #104]
  4153b8:	ldr	x8, [x9, #104]
  4153bc:	ldrsw	x10, [x9, #48]
  4153c0:	mov	x11, #0xc                   	// #12
  4153c4:	mul	x10, x11, x10
  4153c8:	add	x8, x8, x10
  4153cc:	str	x8, [x9, #120]
  4153d0:	ldr	x8, [x9, #120]
  4153d4:	ldrsw	x10, [x9, #56]
  4153d8:	mov	x11, #0x4                   	// #4
  4153dc:	mul	x10, x11, x10
  4153e0:	add	x8, x8, x10
  4153e4:	str	x8, [x9, #112]
  4153e8:	ldr	x8, [x9, #112]
  4153ec:	ldrsw	x10, [x9, #52]
  4153f0:	mul	x10, x11, x10
  4153f4:	add	x8, x8, x10
  4153f8:	str	x8, [x9, #128]
  4153fc:	ldr	x0, [x9, #128]
  415400:	mov	w12, wzr
  415404:	mov	w1, w12
  415408:	str	w12, [sp, #20]
  41540c:	bl	4019c0 <strchr@plt>
  415410:	add	x0, x0, #0x1
  415414:	ldr	w1, [sp, #20]
  415418:	bl	4019c0 <strchr@plt>
  41541c:	add	x8, x0, #0x1
  415420:	ldr	x9, [sp, #56]
  415424:	str	x8, [x9, #176]
  415428:	ldrsw	x0, [x9, #64]
  41542c:	bl	401870 <_Znam@plt>
  415430:	str	x0, [sp, #8]
  415434:	b	415438 <sqrt@plt+0x13778>
  415438:	ldr	x8, [sp, #8]
  41543c:	ldr	x9, [sp, #56]
  415440:	str	x8, [x9, #136]
  415444:	mov	x0, x9
  415448:	bl	415480 <sqrt@plt+0x137c0>
  41544c:	b	415450 <sqrt@plt+0x13790>
  415450:	mov	w8, #0x1                   	// #1
  415454:	stur	w8, [x29, #-4]
  415458:	stur	w8, [x29, #-212]
  41545c:	sub	x0, x29, #0x20
  415460:	bl	417378 <sqrt@plt+0x156b8>
  415464:	ldur	w0, [x29, #-4]
  415468:	add	sp, sp, #0x220
  41546c:	ldr	x28, [sp, #16]
  415470:	ldp	x29, x30, [sp], #32
  415474:	ret
  415478:	ldur	x0, [x29, #-40]
  41547c:	bl	401c40 <_Unwind_Resume@plt>
  415480:	sub	sp, sp, #0x90
  415484:	stp	x29, x30, [sp, #128]
  415488:	add	x29, sp, #0x80
  41548c:	stur	x0, [x29, #-8]
  415490:	ldur	x8, [x29, #-8]
  415494:	ldr	w9, [x8, #72]
  415498:	cmp	w9, #0x0
  41549c:	cset	w9, gt
  4154a0:	str	x8, [sp, #40]
  4154a4:	tbnz	w9, #0, 4154ac <sqrt@plt+0x137ec>
  4154a8:	b	415864 <sqrt@plt+0x13ba4>
  4154ac:	ldr	x8, [sp, #40]
  4154b0:	ldr	x0, [x8, #128]
  4154b4:	mov	w9, wzr
  4154b8:	mov	w1, w9
  4154bc:	bl	4019c0 <strchr@plt>
  4154c0:	add	x1, x0, #0x1
  4154c4:	ldr	x0, [sp, #40]
  4154c8:	bl	416ca4 <sqrt@plt+0x14fe4>
  4154cc:	stur	x0, [x29, #-16]
  4154d0:	bl	401b50 <__errno_location@plt>
  4154d4:	str	wzr, [x0]
  4154d8:	ldur	x0, [x29, #-16]
  4154dc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  4154e0:	add	x1, x1, #0x721
  4154e4:	bl	401b60 <fopen@plt>
  4154e8:	stur	x0, [x29, #-24]
  4154ec:	ldur	x8, [x29, #-24]
  4154f0:	cbnz	x8, 41554c <sqrt@plt+0x1388c>
  4154f4:	ldur	x1, [x29, #-16]
  4154f8:	sub	x8, x29, #0x28
  4154fc:	mov	x0, x8
  415500:	str	x8, [sp, #32]
  415504:	bl	419b9c <sqrt@plt+0x17edc>
  415508:	bl	401b50 <__errno_location@plt>
  41550c:	ldr	w0, [x0]
  415510:	bl	401a00 <strerror@plt>
  415514:	sub	x8, x29, #0x38
  415518:	str	x0, [sp, #24]
  41551c:	mov	x0, x8
  415520:	ldr	x1, [sp, #24]
  415524:	str	x8, [sp, #16]
  415528:	bl	419b9c <sqrt@plt+0x17edc>
  41552c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  415530:	add	x0, x0, #0x2e1
  415534:	ldr	x1, [sp, #32]
  415538:	ldr	x2, [sp, #16]
  41553c:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0xb748>
  415540:	add	x3, x3, #0xc30
  415544:	bl	419f74 <sqrt@plt+0x182b4>
  415548:	b	415864 <sqrt@plt+0x13ba4>
  41554c:	ldr	x8, [sp, #40]
  415550:	ldr	w9, [x8, #72]
  415554:	mov	w10, #0x2                   	// #2
  415558:	mul	w9, w10, w9
  41555c:	add	w9, w9, #0x1
  415560:	str	w9, [x8, #168]
  415564:	ldr	x8, [sp, #40]
  415568:	ldr	w0, [x8, #168]
  41556c:	bl	41a8d4 <_ZdlPvm@@Base+0x30>
  415570:	cmp	w0, #0x0
  415574:	cset	w9, ne  // ne = any
  415578:	eor	w9, w9, #0x1
  41557c:	tbnz	w9, #0, 415584 <sqrt@plt+0x138c4>
  415580:	b	415598 <sqrt@plt+0x138d8>
  415584:	ldr	x8, [sp, #40]
  415588:	ldr	w9, [x8, #168]
  41558c:	add	w9, w9, #0x1
  415590:	str	w9, [x8, #168]
  415594:	b	415564 <sqrt@plt+0x138a4>
  415598:	ldr	x8, [sp, #40]
  41559c:	ldrsw	x9, [x8, #168]
  4155a0:	mov	x10, #0x8                   	// #8
  4155a4:	mul	x11, x9, x10
  4155a8:	umulh	x9, x9, x10
  4155ac:	mov	x10, #0xffffffffffffffff    	// #-1
  4155b0:	cmp	x9, #0x0
  4155b4:	csel	x0, x10, x11, ne  // ne = any
  4155b8:	bl	401870 <_Znam@plt>
  4155bc:	ldr	x8, [sp, #40]
  4155c0:	str	x0, [x8, #160]
  4155c4:	stur	wzr, [x29, #-60]
  4155c8:	ldur	w8, [x29, #-60]
  4155cc:	ldr	x9, [sp, #40]
  4155d0:	ldr	w10, [x9, #168]
  4155d4:	cmp	w8, w10
  4155d8:	b.ge	41560c <sqrt@plt+0x1394c>  // b.tcont
  4155dc:	ldr	x8, [sp, #40]
  4155e0:	ldr	x9, [x8, #160]
  4155e4:	ldursw	x10, [x29, #-60]
  4155e8:	mov	x11, #0x8                   	// #8
  4155ec:	mul	x10, x11, x10
  4155f0:	add	x9, x9, x10
  4155f4:	mov	x10, xzr
  4155f8:	str	x10, [x9]
  4155fc:	ldur	w8, [x29, #-60]
  415600:	add	w8, w8, #0x1
  415604:	stur	w8, [x29, #-60]
  415608:	b	4155c8 <sqrt@plt+0x13908>
  41560c:	str	wzr, [sp, #64]
  415610:	str	wzr, [sp, #60]
  415614:	ldur	x0, [x29, #-24]
  415618:	bl	401a90 <getc@plt>
  41561c:	str	w0, [sp, #56]
  415620:	ldr	w8, [sp, #56]
  415624:	mov	w9, #0xffffffff            	// #-1
  415628:	mov	w10, #0x0                   	// #0
  41562c:	cmp	w8, w9
  415630:	str	w10, [sp, #12]
  415634:	b.eq	41565c <sqrt@plt+0x1399c>  // b.none
  415638:	ldr	w8, [sp, #56]
  41563c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  415640:	add	x0, x0, #0x825
  415644:	mov	w1, w8
  415648:	bl	40536c <sqrt@plt+0x36ac>
  41564c:	cmp	w0, #0x0
  415650:	cset	w8, ne  // ne = any
  415654:	eor	w8, w8, #0x1
  415658:	str	w8, [sp, #12]
  41565c:	ldr	w8, [sp, #12]
  415660:	tbnz	w8, #0, 415668 <sqrt@plt+0x139a8>
  415664:	b	415678 <sqrt@plt+0x139b8>
  415668:	ldur	x0, [x29, #-24]
  41566c:	bl	401a90 <getc@plt>
  415670:	str	w0, [sp, #56]
  415674:	b	415620 <sqrt@plt+0x13960>
  415678:	ldr	w8, [sp, #56]
  41567c:	mov	w9, #0xffffffff            	// #-1
  415680:	cmp	w8, w9
  415684:	b.ne	41568c <sqrt@plt+0x139cc>  // b.any
  415688:	b	41585c <sqrt@plt+0x13b9c>
  41568c:	ldr	w8, [sp, #60]
  415690:	ldr	x9, [sp, #40]
  415694:	ldr	w10, [x9, #64]
  415698:	cmp	w8, w10
  41569c:	b.ge	4156d4 <sqrt@plt+0x13a14>  // b.tcont
  4156a0:	ldr	w8, [sp, #56]
  4156a4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  4156a8:	add	x0, x0, #0xf1d
  4156ac:	mov	w1, w8
  4156b0:	bl	405348 <sqrt@plt+0x3688>
  4156b4:	ldr	x9, [sp, #40]
  4156b8:	ldr	x10, [x9, #136]
  4156bc:	ldrsw	x11, [sp, #60]
  4156c0:	mov	w8, w11
  4156c4:	add	w8, w8, #0x1
  4156c8:	str	w8, [sp, #60]
  4156cc:	add	x10, x10, x11
  4156d0:	strb	w0, [x10]
  4156d4:	ldur	x0, [x29, #-24]
  4156d8:	bl	401a90 <getc@plt>
  4156dc:	str	w0, [sp, #56]
  4156e0:	ldr	w8, [sp, #56]
  4156e4:	mov	w9, #0xffffffff            	// #-1
  4156e8:	mov	w10, #0x0                   	// #0
  4156ec:	cmp	w8, w9
  4156f0:	str	w10, [sp, #8]
  4156f4:	b.eq	415718 <sqrt@plt+0x13a58>  // b.none
  4156f8:	ldr	w8, [sp, #56]
  4156fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  415700:	add	x0, x0, #0x825
  415704:	mov	w1, w8
  415708:	bl	40536c <sqrt@plt+0x36ac>
  41570c:	cmp	w0, #0x0
  415710:	cset	w8, ne  // ne = any
  415714:	str	w8, [sp, #8]
  415718:	ldr	w8, [sp, #8]
  41571c:	tbnz	w8, #0, 41568c <sqrt@plt+0x139cc>
  415720:	ldr	w8, [sp, #60]
  415724:	ldr	x9, [sp, #40]
  415728:	ldr	w10, [x9, #68]
  41572c:	cmp	w8, w10
  415730:	b.lt	415820 <sqrt@plt+0x13b60>  // b.tstop
  415734:	ldr	x8, [sp, #40]
  415738:	ldr	x0, [x8, #136]
  41573c:	ldr	w1, [sp, #60]
  415740:	bl	41946c <sqrt@plt+0x177ac>
  415744:	ldr	x8, [sp, #40]
  415748:	ldr	w9, [x8, #168]
  41574c:	udiv	w10, w0, w9
  415750:	mul	w9, w10, w9
  415754:	subs	w9, w0, w9
  415758:	str	w9, [sp, #52]
  41575c:	ldr	x8, [sp, #40]
  415760:	ldr	x9, [x8, #160]
  415764:	ldrsw	x10, [sp, #52]
  415768:	mov	x11, #0x8                   	// #8
  41576c:	mul	x10, x11, x10
  415770:	add	x9, x9, x10
  415774:	ldr	x9, [x9]
  415778:	cbz	x9, 4157a0 <sqrt@plt+0x13ae0>
  41577c:	ldr	w8, [sp, #52]
  415780:	cbnz	w8, 415790 <sqrt@plt+0x13ad0>
  415784:	ldr	x8, [sp, #40]
  415788:	ldr	w9, [x8, #168]
  41578c:	str	w9, [sp, #52]
  415790:	ldr	w8, [sp, #52]
  415794:	subs	w8, w8, #0x1
  415798:	str	w8, [sp, #52]
  41579c:	b	41575c <sqrt@plt+0x13a9c>
  4157a0:	ldr	w8, [sp, #60]
  4157a4:	add	w8, w8, #0x1
  4157a8:	mov	w0, w8
  4157ac:	sxtw	x0, w0
  4157b0:	bl	401870 <_Znam@plt>
  4157b4:	ldr	x9, [sp, #40]
  4157b8:	ldr	x10, [x9, #160]
  4157bc:	ldrsw	x11, [sp, #52]
  4157c0:	mov	x12, #0x8                   	// #8
  4157c4:	mul	x11, x12, x11
  4157c8:	add	x10, x10, x11
  4157cc:	str	x0, [x10]
  4157d0:	ldr	x10, [x9, #160]
  4157d4:	ldrsw	x11, [sp, #52]
  4157d8:	mul	x11, x12, x11
  4157dc:	add	x10, x10, x11
  4157e0:	ldr	x0, [x10]
  4157e4:	ldr	x1, [x9, #136]
  4157e8:	ldrsw	x2, [sp, #60]
  4157ec:	str	x12, [sp]
  4157f0:	bl	4018a0 <memcpy@plt>
  4157f4:	ldr	x9, [sp, #40]
  4157f8:	ldr	x10, [x9, #160]
  4157fc:	ldrsw	x11, [sp, #52]
  415800:	ldr	x12, [sp]
  415804:	mul	x11, x12, x11
  415808:	add	x10, x10, x11
  41580c:	ldr	x10, [x10]
  415810:	ldrsw	x11, [sp, #60]
  415814:	add	x10, x10, x11
  415818:	mov	w8, #0x0                   	// #0
  41581c:	strb	w8, [x10]
  415820:	ldr	w8, [sp, #64]
  415824:	add	w8, w8, #0x1
  415828:	str	w8, [sp, #64]
  41582c:	ldr	x9, [sp, #40]
  415830:	ldr	w10, [x9, #72]
  415834:	cmp	w8, w10
  415838:	b.lt	415840 <sqrt@plt+0x13b80>  // b.tstop
  41583c:	b	41585c <sqrt@plt+0x13b9c>
  415840:	str	wzr, [sp, #60]
  415844:	ldr	w8, [sp, #56]
  415848:	mov	w9, #0xffffffff            	// #-1
  41584c:	cmp	w8, w9
  415850:	b.ne	415858 <sqrt@plt+0x13b98>  // b.any
  415854:	b	41585c <sqrt@plt+0x13b9c>
  415858:	b	415614 <sqrt@plt+0x13954>
  41585c:	ldur	x0, [x29, #-24]
  415860:	bl	401970 <fclose@plt>
  415864:	ldp	x29, x30, [sp, #128]
  415868:	add	sp, sp, #0x90
  41586c:	ret
  415870:	sub	sp, sp, #0x30
  415874:	str	x0, [sp, #32]
  415878:	ldr	x8, [sp, #32]
  41587c:	ldr	x9, [x8, #104]
  415880:	str	x8, [sp, #8]
  415884:	cbnz	x9, 415898 <sqrt@plt+0x13bd8>
  415888:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  41588c:	add	x8, x8, #0xaad
  415890:	str	x8, [sp, #40]
  415894:	b	415ad4 <sqrt@plt+0x13e14>
  415898:	ldr	x8, [sp, #8]
  41589c:	ldr	x9, [x8, #120]
  4158a0:	ldr	w10, [x8, #56]
  4158a4:	subs	w10, w10, #0x1
  4158a8:	ldr	w10, [x9, w10, sxtw #2]
  4158ac:	cmp	w10, #0x0
  4158b0:	cset	w10, lt  // lt = tstop
  4158b4:	tbnz	w10, #0, 4158c8 <sqrt@plt+0x13c08>
  4158b8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  4158bc:	add	x8, x8, #0xab8
  4158c0:	str	x8, [sp, #40]
  4158c4:	b	415ad4 <sqrt@plt+0x13e14>
  4158c8:	str	wzr, [sp, #28]
  4158cc:	ldr	w8, [sp, #28]
  4158d0:	ldr	x9, [sp, #8]
  4158d4:	ldr	w10, [x9, #52]
  4158d8:	cmp	w8, w10
  4158dc:	b.ge	4159d8 <sqrt@plt+0x13d18>  // b.tcont
  4158e0:	ldr	x8, [sp, #8]
  4158e4:	ldr	x9, [x8, #112]
  4158e8:	ldrsw	x10, [sp, #28]
  4158ec:	ldr	w11, [x9, x10, lsl #2]
  4158f0:	str	w11, [sp, #24]
  4158f4:	ldr	w11, [sp, #24]
  4158f8:	ldr	w12, [x8, #56]
  4158fc:	cmp	w11, w12
  415900:	b.lt	415914 <sqrt@plt+0x13c54>  // b.tstop
  415904:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  415908:	add	x8, x8, #0xad7
  41590c:	str	x8, [sp, #40]
  415910:	b	415ad4 <sqrt@plt+0x13e14>
  415914:	ldr	w8, [sp, #24]
  415918:	cmp	w8, #0x0
  41591c:	cset	w8, lt  // lt = tstop
  415920:	tbnz	w8, #0, 4159c8 <sqrt@plt+0x13d08>
  415924:	ldr	x8, [sp, #8]
  415928:	ldr	x9, [x8, #120]
  41592c:	ldrsw	x10, [sp, #24]
  415930:	mov	x11, #0x4                   	// #4
  415934:	mul	x10, x11, x10
  415938:	add	x9, x9, x10
  41593c:	str	x9, [sp, #16]
  415940:	ldr	x8, [sp, #16]
  415944:	ldr	w9, [x8]
  415948:	cmp	w9, #0x0
  41594c:	cset	w9, lt  // lt = tstop
  415950:	tbnz	w9, #0, 4159c8 <sqrt@plt+0x13d08>
  415954:	ldr	x8, [sp, #16]
  415958:	ldr	w9, [x8]
  41595c:	ldr	x8, [sp, #8]
  415960:	ldr	w10, [x8, #48]
  415964:	cmp	w9, w10
  415968:	b.lt	41597c <sqrt@plt+0x13cbc>  // b.tstop
  41596c:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  415970:	add	x8, x8, #0xae6
  415974:	str	x8, [sp, #40]
  415978:	b	415ad4 <sqrt@plt+0x13e14>
  41597c:	ldr	x8, [sp, #16]
  415980:	ldr	w9, [x8]
  415984:	ldr	x8, [sp, #16]
  415988:	ldr	w10, [x8, #4]
  41598c:	cmp	w9, w10
  415990:	b.lt	4159b8 <sqrt@plt+0x13cf8>  // b.tstop
  415994:	ldr	x8, [sp, #16]
  415998:	ldr	w9, [x8, #4]
  41599c:	cmp	w9, #0x0
  4159a0:	cset	w9, lt  // lt = tstop
  4159a4:	tbnz	w9, #0, 4159b8 <sqrt@plt+0x13cf8>
  4159a8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  4159ac:	add	x8, x8, #0xaf4
  4159b0:	str	x8, [sp, #40]
  4159b4:	b	415ad4 <sqrt@plt+0x13e14>
  4159b8:	ldr	x8, [sp, #16]
  4159bc:	add	x8, x8, #0x4
  4159c0:	str	x8, [sp, #16]
  4159c4:	b	415940 <sqrt@plt+0x13c80>
  4159c8:	ldr	w8, [sp, #28]
  4159cc:	add	w8, w8, #0x1
  4159d0:	str	w8, [sp, #28]
  4159d4:	b	4158cc <sqrt@plt+0x13c0c>
  4159d8:	str	wzr, [sp, #28]
  4159dc:	ldr	w8, [sp, #28]
  4159e0:	ldr	x9, [sp, #8]
  4159e4:	ldr	w10, [x9, #48]
  4159e8:	cmp	w8, w10
  4159ec:	b.ge	415aa4 <sqrt@plt+0x13de4>  // b.tcont
  4159f0:	ldr	x8, [sp, #8]
  4159f4:	ldr	x9, [x8, #104]
  4159f8:	ldrsw	x10, [sp, #28]
  4159fc:	mov	x11, #0xc                   	// #12
  415a00:	mul	x10, x11, x10
  415a04:	ldr	w12, [x9, x10]
  415a08:	ldr	w13, [x8, #60]
  415a0c:	cmp	w12, w13
  415a10:	b.lt	415a24 <sqrt@plt+0x13d64>  // b.tstop
  415a14:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  415a18:	add	x8, x8, #0xb05
  415a1c:	str	x8, [sp, #40]
  415a20:	b	415ad4 <sqrt@plt+0x13e14>
  415a24:	ldr	x8, [sp, #8]
  415a28:	ldr	x9, [x8, #104]
  415a2c:	ldrsw	x10, [sp, #28]
  415a30:	mov	x11, #0xc                   	// #12
  415a34:	mul	x10, x11, x10
  415a38:	add	x9, x9, x10
  415a3c:	ldr	w12, [x9, #8]
  415a40:	cmp	w12, #0x0
  415a44:	cset	w12, ge  // ge = tcont
  415a48:	tbnz	w12, #0, 415a5c <sqrt@plt+0x13d9c>
  415a4c:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  415a50:	add	x8, x8, #0xb17
  415a54:	str	x8, [sp, #40]
  415a58:	b	415ad4 <sqrt@plt+0x13e14>
  415a5c:	ldr	x8, [sp, #8]
  415a60:	ldr	x9, [x8, #104]
  415a64:	ldrsw	x10, [sp, #28]
  415a68:	mov	x11, #0xc                   	// #12
  415a6c:	mul	x10, x11, x10
  415a70:	add	x9, x9, x10
  415a74:	ldr	w12, [x9, #4]
  415a78:	cmp	w12, #0x0
  415a7c:	cset	w12, ge  // ge = tcont
  415a80:	tbnz	w12, #0, 415a94 <sqrt@plt+0x13dd4>
  415a84:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  415a88:	add	x8, x8, #0xb2a
  415a8c:	str	x8, [sp, #40]
  415a90:	b	415ad4 <sqrt@plt+0x13e14>
  415a94:	ldr	w8, [sp, #28]
  415a98:	add	w8, w8, #0x1
  415a9c:	str	w8, [sp, #28]
  415aa0:	b	4159dc <sqrt@plt+0x13d1c>
  415aa4:	ldr	x8, [sp, #8]
  415aa8:	ldr	x9, [x8, #128]
  415aac:	ldr	w10, [x8, #60]
  415ab0:	subs	w10, w10, #0x1
  415ab4:	ldrb	w10, [x9, w10, sxtw]
  415ab8:	cbz	w10, 415acc <sqrt@plt+0x13e0c>
  415abc:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  415ac0:	add	x8, x8, #0xb3c
  415ac4:	str	x8, [sp, #40]
  415ac8:	b	415ad4 <sqrt@plt+0x13e14>
  415acc:	mov	x8, xzr
  415ad0:	str	x8, [sp, #40]
  415ad4:	ldr	x0, [sp, #40]
  415ad8:	add	sp, sp, #0x30
  415adc:	ret
  415ae0:	sub	sp, sp, #0x60
  415ae4:	stp	x29, x30, [sp, #80]
  415ae8:	add	x29, sp, #0x50
  415aec:	stur	x0, [x29, #-16]
  415af0:	ldur	x8, [x29, #-16]
  415af4:	mov	x0, x8
  415af8:	str	x8, [sp, #16]
  415afc:	bl	415870 <sqrt@plt+0x13bb0>
  415b00:	stur	x0, [x29, #-24]
  415b04:	ldur	x8, [x29, #-24]
  415b08:	cbnz	x8, 415b18 <sqrt@plt+0x13e58>
  415b0c:	mov	w8, #0x1                   	// #1
  415b10:	stur	w8, [x29, #-4]
  415b14:	b	415b64 <sqrt@plt+0x13ea4>
  415b18:	ldr	x8, [sp, #16]
  415b1c:	ldr	x1, [x8, #8]
  415b20:	add	x9, sp, #0x28
  415b24:	mov	x0, x9
  415b28:	str	x9, [sp, #8]
  415b2c:	bl	419b9c <sqrt@plt+0x17edc>
  415b30:	ldur	x1, [x29, #-24]
  415b34:	add	x8, sp, #0x18
  415b38:	mov	x0, x8
  415b3c:	str	x8, [sp]
  415b40:	bl	419b9c <sqrt@plt+0x17edc>
  415b44:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  415b48:	add	x0, x0, #0xb5b
  415b4c:	ldr	x1, [sp, #8]
  415b50:	ldr	x2, [sp]
  415b54:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0xb748>
  415b58:	add	x3, x3, #0xc30
  415b5c:	bl	419f74 <sqrt@plt+0x182b4>
  415b60:	stur	wzr, [x29, #-4]
  415b64:	ldur	w0, [x29, #-4]
  415b68:	ldp	x29, x30, [sp, #80]
  415b6c:	add	sp, sp, #0x60
  415b70:	ret
  415b74:	sub	sp, sp, #0x10
  415b78:	str	x0, [sp, #8]
  415b7c:	ldr	x8, [sp, #8]
  415b80:	ldr	w9, [x8, #16]
  415b84:	ldr	w10, [x8, #60]
  415b88:	add	w9, w9, w10
  415b8c:	add	w0, w9, #0x1
  415b90:	add	sp, sp, #0x10
  415b94:	ret
  415b98:	sub	sp, sp, #0x50
  415b9c:	stp	x29, x30, [sp, #64]
  415ba0:	add	x29, sp, #0x40
  415ba4:	mov	x8, #0x70                  	// #112
  415ba8:	adrp	x9, 415000 <sqrt@plt+0x13340>
  415bac:	add	x9, x9, #0xf58
  415bb0:	stur	x0, [x29, #-8]
  415bb4:	stur	x1, [x29, #-16]
  415bb8:	ldur	x1, [x29, #-8]
  415bbc:	mov	x0, x8
  415bc0:	str	x9, [sp, #24]
  415bc4:	str	x1, [sp, #16]
  415bc8:	bl	41a7a0 <_Znwm@@Base>
  415bcc:	ldur	x2, [x29, #-16]
  415bd0:	str	x0, [sp, #8]
  415bd4:	ldr	x1, [sp, #16]
  415bd8:	ldr	x8, [sp, #24]
  415bdc:	blr	x8
  415be0:	b	415be4 <sqrt@plt+0x13f24>
  415be4:	ldr	x0, [sp, #8]
  415be8:	ldp	x29, x30, [sp, #64]
  415bec:	add	sp, sp, #0x50
  415bf0:	ret
  415bf4:	stur	x0, [x29, #-24]
  415bf8:	stur	w1, [x29, #-28]
  415bfc:	ldr	x0, [sp, #8]
  415c00:	bl	41a878 <_ZdlPv@@Base>
  415c04:	ldur	x0, [x29, #-24]
  415c08:	bl	401c40 <_Unwind_Resume@plt>
  415c0c:	sub	sp, sp, #0x80
  415c10:	stp	x29, x30, [sp, #112]
  415c14:	add	x29, sp, #0x70
  415c18:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  415c1c:	add	x8, x8, #0xb6b
  415c20:	mov	w9, wzr
  415c24:	stur	x0, [x29, #-16]
  415c28:	stur	w1, [x29, #-20]
  415c2c:	ldur	x0, [x29, #-16]
  415c30:	str	x8, [sp, #40]
  415c34:	str	w9, [sp, #36]
  415c38:	bl	401900 <strlen@plt>
  415c3c:	add	x0, x0, #0x3
  415c40:	bl	401870 <_Znam@plt>
  415c44:	stur	x0, [x29, #-32]
  415c48:	ldur	x0, [x29, #-32]
  415c4c:	ldur	x1, [x29, #-16]
  415c50:	bl	401a10 <strcpy@plt>
  415c54:	ldur	x8, [x29, #-32]
  415c58:	mov	x0, x8
  415c5c:	ldr	x1, [sp, #40]
  415c60:	bl	401c90 <strcat@plt>
  415c64:	ldur	x8, [x29, #-32]
  415c68:	mov	x0, x8
  415c6c:	ldr	w1, [sp, #36]
  415c70:	bl	401950 <open@plt>
  415c74:	stur	w0, [x29, #-36]
  415c78:	ldur	w9, [x29, #-36]
  415c7c:	cmp	w9, #0x0
  415c80:	cset	w9, ge  // ge = tcont
  415c84:	tbnz	w9, #0, 415c94 <sqrt@plt+0x13fd4>
  415c88:	mov	x8, xzr
  415c8c:	stur	x8, [x29, #-8]
  415c90:	b	415d84 <sqrt@plt+0x140c4>
  415c94:	mov	x0, #0xc0                  	// #192
  415c98:	bl	41a7a0 <_Znwm@@Base>
  415c9c:	ldur	x1, [x29, #-32]
  415ca0:	ldur	w2, [x29, #-20]
  415ca4:	str	x0, [sp, #24]
  415ca8:	adrp	x8, 414000 <sqrt@plt+0x12340>
  415cac:	add	x8, x8, #0xc34
  415cb0:	blr	x8
  415cb4:	b	415cb8 <sqrt@plt+0x13ff8>
  415cb8:	ldr	x8, [sp, #24]
  415cbc:	stur	x8, [x29, #-48]
  415cc0:	ldur	x9, [x29, #-32]
  415cc4:	str	x9, [sp, #16]
  415cc8:	cbz	x9, 415cd4 <sqrt@plt+0x14014>
  415ccc:	ldr	x0, [sp, #16]
  415cd0:	bl	401b40 <_ZdaPv@plt>
  415cd4:	ldur	x0, [x29, #-48]
  415cd8:	ldur	w1, [x29, #-36]
  415cdc:	bl	414ed0 <sqrt@plt+0x13210>
  415ce0:	cbnz	w0, 415d2c <sqrt@plt+0x1406c>
  415ce4:	ldur	w0, [x29, #-36]
  415ce8:	bl	401b70 <close@plt>
  415cec:	ldur	x8, [x29, #-48]
  415cf0:	str	x8, [sp, #8]
  415cf4:	cbz	x8, 415d0c <sqrt@plt+0x1404c>
  415cf8:	ldr	x8, [sp, #8]
  415cfc:	ldr	x9, [x8]
  415d00:	ldr	x9, [x9, #16]
  415d04:	mov	x0, x8
  415d08:	blr	x9
  415d0c:	mov	x8, xzr
  415d10:	stur	x8, [x29, #-8]
  415d14:	b	415d84 <sqrt@plt+0x140c4>
  415d18:	str	x0, [sp, #56]
  415d1c:	str	w1, [sp, #52]
  415d20:	ldr	x0, [sp, #24]
  415d24:	bl	41a878 <_ZdlPv@@Base>
  415d28:	b	415d94 <sqrt@plt+0x140d4>
  415d2c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  415d30:	add	x8, x8, #0xb14
  415d34:	ldr	w9, [x8]
  415d38:	cbz	w9, 415d74 <sqrt@plt+0x140b4>
  415d3c:	ldur	x0, [x29, #-48]
  415d40:	bl	415ae0 <sqrt@plt+0x13e20>
  415d44:	cbnz	w0, 415d74 <sqrt@plt+0x140b4>
  415d48:	ldur	x8, [x29, #-48]
  415d4c:	str	x8, [sp]
  415d50:	cbz	x8, 415d68 <sqrt@plt+0x140a8>
  415d54:	ldr	x8, [sp]
  415d58:	ldr	x9, [x8]
  415d5c:	ldr	x9, [x9, #16]
  415d60:	mov	x0, x8
  415d64:	blr	x9
  415d68:	mov	x8, xzr
  415d6c:	stur	x8, [x29, #-8]
  415d70:	b	415d84 <sqrt@plt+0x140c4>
  415d74:	ldur	x0, [x29, #-48]
  415d78:	bl	415d9c <sqrt@plt+0x140dc>
  415d7c:	ldur	x8, [x29, #-48]
  415d80:	stur	x8, [x29, #-8]
  415d84:	ldur	x0, [x29, #-8]
  415d88:	ldp	x29, x30, [sp, #112]
  415d8c:	add	sp, sp, #0x80
  415d90:	ret
  415d94:	ldr	x0, [sp, #56]
  415d98:	bl	401c40 <_Unwind_Resume@plt>
  415d9c:	sub	sp, sp, #0x140
  415da0:	stp	x29, x30, [sp, #288]
  415da4:	str	x28, [sp, #304]
  415da8:	add	x29, sp, #0x120
  415dac:	mov	w8, wzr
  415db0:	stur	x0, [x29, #-8]
  415db4:	ldur	x9, [x29, #-8]
  415db8:	ldr	x10, [x9, #128]
  415dbc:	ldrsw	x11, [x9, #60]
  415dc0:	add	x10, x10, x11
  415dc4:	stur	x10, [x29, #-16]
  415dc8:	ldr	x0, [x9, #176]
  415dcc:	mov	w1, w8
  415dd0:	str	x9, [sp, #48]
  415dd4:	bl	4019c0 <strchr@plt>
  415dd8:	add	x9, x0, #0x1
  415ddc:	stur	x9, [x29, #-24]
  415de0:	ldur	x8, [x29, #-24]
  415de4:	ldur	x9, [x29, #-16]
  415de8:	cmp	x8, x9
  415dec:	b.cs	415f48 <sqrt@plt+0x14288>  // b.hs, b.nlast
  415df0:	ldur	x1, [x29, #-24]
  415df4:	ldr	x0, [sp, #48]
  415df8:	bl	416ca4 <sqrt@plt+0x14fe4>
  415dfc:	stur	x0, [x29, #-32]
  415e00:	ldur	x0, [x29, #-32]
  415e04:	add	x1, sp, #0x80
  415e08:	bl	41c288 <_ZdlPvm@@Base+0x19e4>
  415e0c:	cmp	w0, #0x0
  415e10:	cset	w8, ge  // ge = tcont
  415e14:	tbnz	w8, #0, 415e70 <sqrt@plt+0x141b0>
  415e18:	ldur	x1, [x29, #-32]
  415e1c:	add	x8, sp, #0x70
  415e20:	mov	x0, x8
  415e24:	str	x8, [sp, #40]
  415e28:	bl	419b9c <sqrt@plt+0x17edc>
  415e2c:	bl	401b50 <__errno_location@plt>
  415e30:	ldr	w0, [x0]
  415e34:	bl	401a00 <strerror@plt>
  415e38:	add	x8, sp, #0x60
  415e3c:	str	x0, [sp, #32]
  415e40:	mov	x0, x8
  415e44:	ldr	x1, [sp, #32]
  415e48:	str	x8, [sp, #24]
  415e4c:	bl	419b9c <sqrt@plt+0x17edc>
  415e50:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  415e54:	add	x0, x0, #0xbf0
  415e58:	ldr	x1, [sp, #40]
  415e5c:	ldr	x2, [sp, #24]
  415e60:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0xb748>
  415e64:	add	x3, x3, #0xc30
  415e68:	bl	419f74 <sqrt@plt+0x182b4>
  415e6c:	b	415f2c <sqrt@plt+0x1426c>
  415e70:	ldr	x8, [sp, #216]
  415e74:	ldr	x9, [sp, #48]
  415e78:	ldr	x10, [x9, #184]
  415e7c:	cmp	x8, x10
  415e80:	b.le	415f2c <sqrt@plt+0x1426c>
  415e84:	ldur	x0, [x29, #-32]
  415e88:	mov	w8, wzr
  415e8c:	mov	w1, w8
  415e90:	bl	401950 <open@plt>
  415e94:	str	w0, [sp, #92]
  415e98:	ldr	w8, [sp, #92]
  415e9c:	cmp	w8, #0x0
  415ea0:	cset	w8, ge  // ge = tcont
  415ea4:	tbnz	w8, #0, 415f00 <sqrt@plt+0x14240>
  415ea8:	ldur	x1, [x29, #-32]
  415eac:	add	x8, sp, #0x48
  415eb0:	mov	x0, x8
  415eb4:	str	x8, [sp, #16]
  415eb8:	bl	419b9c <sqrt@plt+0x17edc>
  415ebc:	bl	401b50 <__errno_location@plt>
  415ec0:	ldr	w0, [x0]
  415ec4:	bl	401a00 <strerror@plt>
  415ec8:	add	x8, sp, #0x38
  415ecc:	str	x0, [sp, #8]
  415ed0:	mov	x0, x8
  415ed4:	ldr	x1, [sp, #8]
  415ed8:	str	x8, [sp]
  415edc:	bl	419b9c <sqrt@plt+0x17edc>
  415ee0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  415ee4:	add	x0, x0, #0x2e1
  415ee8:	ldr	x1, [sp, #16]
  415eec:	ldr	x2, [sp]
  415ef0:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0xb748>
  415ef4:	add	x3, x3, #0xc30
  415ef8:	bl	419f74 <sqrt@plt+0x182b4>
  415efc:	b	415f2c <sqrt@plt+0x1426c>
  415f00:	ldr	w1, [sp, #92]
  415f04:	ldur	x2, [x29, #-32]
  415f08:	ldr	x8, [sp, #48]
  415f0c:	ldrsw	x9, [x8, #16]
  415f10:	ldur	x10, [x29, #-24]
  415f14:	ldr	x11, [x8, #128]
  415f18:	subs	x10, x10, x11
  415f1c:	add	x9, x9, x10
  415f20:	mov	x0, x8
  415f24:	mov	w3, w9
  415f28:	bl	416e04 <sqrt@plt+0x15144>
  415f2c:	ldur	x0, [x29, #-24]
  415f30:	mov	w8, wzr
  415f34:	mov	w1, w8
  415f38:	bl	4019c0 <strchr@plt>
  415f3c:	add	x9, x0, #0x1
  415f40:	stur	x9, [x29, #-24]
  415f44:	b	415de0 <sqrt@plt+0x14120>
  415f48:	ldr	x28, [sp, #304]
  415f4c:	ldp	x29, x30, [sp, #288]
  415f50:	add	sp, sp, #0x140
  415f54:	ret
  415f58:	sub	sp, sp, #0xa0
  415f5c:	stp	x29, x30, [sp, #144]
  415f60:	add	x29, sp, #0x90
  415f64:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  415f68:	add	x8, x8, #0x8f0
  415f6c:	add	x8, x8, #0x10
  415f70:	mov	x9, xzr
  415f74:	stur	x0, [x29, #-8]
  415f78:	stur	x1, [x29, #-16]
  415f7c:	stur	x2, [x29, #-24]
  415f80:	ldur	x10, [x29, #-8]
  415f84:	mov	x0, x10
  415f88:	stur	x8, [x29, #-64]
  415f8c:	str	x9, [sp, #72]
  415f90:	str	x10, [sp, #64]
  415f94:	bl	4173ac <sqrt@plt+0x156ec>
  415f98:	ldur	x8, [x29, #-64]
  415f9c:	ldr	x9, [sp, #64]
  415fa0:	str	x8, [x9]
  415fa4:	ldur	x10, [x29, #-16]
  415fa8:	str	x10, [x9, #16]
  415fac:	ldr	x10, [sp, #72]
  415fb0:	str	x10, [x9, #24]
  415fb4:	str	x10, [x9, #32]
  415fb8:	str	x10, [x9, #48]
  415fbc:	str	x10, [x9, #56]
  415fc0:	str	wzr, [x9, #64]
  415fc4:	add	x11, x9, #0x48
  415fc8:	ldur	x1, [x29, #-24]
  415fcc:	ldur	x0, [x29, #-24]
  415fd0:	str	x11, [sp, #56]
  415fd4:	str	x1, [sp, #48]
  415fd8:	bl	401900 <strlen@plt>
  415fdc:	ldur	x8, [x29, #-16]
  415fe0:	ldr	x3, [x8, #176]
  415fe4:	ldur	x8, [x29, #-16]
  415fe8:	ldr	w4, [x8, #64]
  415fec:	ldr	x8, [sp, #56]
  415ff0:	str	w0, [sp, #44]
  415ff4:	mov	x0, x8
  415ff8:	ldr	x1, [sp, #48]
  415ffc:	ldr	w2, [sp, #44]
  416000:	bl	4183c4 <sqrt@plt+0x16704>
  416004:	b	416008 <sqrt@plt+0x14348>
  416008:	ldur	x0, [x29, #-24]
  41600c:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  416010:	str	x0, [sp, #32]
  416014:	b	416018 <sqrt@plt+0x14358>
  416018:	ldr	x8, [sp, #32]
  41601c:	ldr	x9, [sp, #64]
  416020:	str	x8, [x9, #104]
  416024:	ldr	x0, [x9, #16]
  416028:	ldur	x1, [x29, #-24]
  41602c:	ldur	x10, [x29, #-24]
  416030:	str	x0, [sp, #24]
  416034:	mov	x0, x10
  416038:	str	x1, [sp, #16]
  41603c:	bl	401900 <strlen@plt>
  416040:	ldr	x8, [sp, #64]
  416044:	add	x3, x8, #0x30
  416048:	ldr	x9, [sp, #24]
  41604c:	str	w0, [sp, #12]
  416050:	mov	x0, x9
  416054:	ldr	x1, [sp, #16]
  416058:	ldr	w2, [sp, #12]
  41605c:	bl	416104 <sqrt@plt+0x14444>
  416060:	str	x0, [sp]
  416064:	b	416068 <sqrt@plt+0x143a8>
  416068:	ldr	x8, [sp]
  41606c:	ldr	x9, [sp, #64]
  416070:	str	x8, [x9, #40]
  416074:	ldr	x10, [x9, #40]
  416078:	cbnz	x10, 4160e8 <sqrt@plt+0x14428>
  41607c:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  416080:	add	x8, x8, #0x778
  416084:	ldr	x9, [sp, #64]
  416088:	str	x8, [x9, #40]
  41608c:	ldr	x8, [x9, #16]
  416090:	ldr	x1, [x8, #8]
  416094:	sub	x0, x29, #0x38
  416098:	bl	419b9c <sqrt@plt+0x17edc>
  41609c:	b	4160a0 <sqrt@plt+0x143e0>
  4160a0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  4160a4:	add	x0, x0, #0xb6e
  4160a8:	sub	x1, x29, #0x38
  4160ac:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4160b0:	add	x8, x8, #0xc30
  4160b4:	mov	x2, x8
  4160b8:	mov	x3, x8
  4160bc:	bl	41a020 <sqrt@plt+0x18360>
  4160c0:	b	4160c4 <sqrt@plt+0x14404>
  4160c4:	b	4160e8 <sqrt@plt+0x14428>
  4160c8:	stur	x0, [x29, #-32]
  4160cc:	stur	w1, [x29, #-36]
  4160d0:	b	4160f4 <sqrt@plt+0x14434>
  4160d4:	stur	x0, [x29, #-32]
  4160d8:	stur	w1, [x29, #-36]
  4160dc:	ldr	x0, [sp, #56]
  4160e0:	bl	418678 <sqrt@plt+0x169b8>
  4160e4:	b	4160f4 <sqrt@plt+0x14434>
  4160e8:	ldp	x29, x30, [sp, #144]
  4160ec:	add	sp, sp, #0xa0
  4160f0:	ret
  4160f4:	ldr	x0, [sp, #64]
  4160f8:	bl	41939c <sqrt@plt+0x176dc>
  4160fc:	ldur	x0, [x29, #-32]
  416100:	bl	401c40 <_Unwind_Resume@plt>
  416104:	sub	sp, sp, #0xa0
  416108:	stp	x29, x30, [sp, #144]
  41610c:	add	x29, sp, #0x90
  416110:	stur	x0, [x29, #-16]
  416114:	stur	x1, [x29, #-24]
  416118:	stur	w2, [x29, #-28]
  41611c:	stur	x3, [x29, #-40]
  416120:	ldur	x8, [x29, #-16]
  416124:	ldur	x9, [x29, #-24]
  416128:	ldursw	x10, [x29, #-28]
  41612c:	add	x9, x9, x10
  416130:	stur	x9, [x29, #-48]
  416134:	ldur	x9, [x29, #-40]
  416138:	ldr	x9, [x9]
  41613c:	str	x8, [sp, #40]
  416140:	cbz	x9, 416168 <sqrt@plt+0x144a8>
  416144:	ldur	x8, [x29, #-40]
  416148:	ldr	x8, [x8]
  41614c:	str	x8, [sp, #32]
  416150:	cbz	x8, 41615c <sqrt@plt+0x1449c>
  416154:	ldr	x0, [sp, #32]
  416158:	bl	401b40 <_ZdaPv@plt>
  41615c:	ldur	x8, [x29, #-40]
  416160:	mov	x9, xzr
  416164:	str	x9, [x8]
  416168:	mov	x8, xzr
  41616c:	stur	x8, [x29, #-56]
  416170:	ldur	x8, [x29, #-24]
  416174:	ldur	x9, [x29, #-48]
  416178:	mov	w10, #0x0                   	// #0
  41617c:	cmp	x8, x9
  416180:	str	w10, [sp, #28]
  416184:	b.cs	4161a8 <sqrt@plt+0x144e8>  // b.hs, b.nlast
  416188:	ldur	x2, [x29, #-48]
  41618c:	ldr	x0, [sp, #40]
  416190:	sub	x1, x29, #0x18
  416194:	bl	416ed4 <sqrt@plt+0x15214>
  416198:	stur	x0, [x29, #-56]
  41619c:	cmp	x0, #0x0
  4161a0:	cset	w8, eq  // eq = none
  4161a4:	str	w8, [sp, #28]
  4161a8:	ldr	w8, [sp, #28]
  4161ac:	tbnz	w8, #0, 4161b4 <sqrt@plt+0x144f4>
  4161b0:	b	4161b8 <sqrt@plt+0x144f8>
  4161b4:	b	416170 <sqrt@plt+0x144b0>
  4161b8:	ldur	x8, [x29, #-56]
  4161bc:	cbnz	x8, 4161cc <sqrt@plt+0x1450c>
  4161c0:	mov	x8, xzr
  4161c4:	stur	x8, [x29, #-8]
  4161c8:	b	41641c <sqrt@plt+0x1475c>
  4161cc:	ldur	x8, [x29, #-56]
  4161d0:	ldr	w9, [x8]
  4161d4:	cmp	w9, #0x0
  4161d8:	cset	w9, ge  // ge = tcont
  4161dc:	tbnz	w9, #0, 4161ec <sqrt@plt+0x1452c>
  4161e0:	ldur	x8, [x29, #-56]
  4161e4:	stur	x8, [x29, #-8]
  4161e8:	b	41641c <sqrt@plt+0x1475c>
  4161ec:	mov	x8, xzr
  4161f0:	stur	x8, [x29, #-64]
  4161f4:	ldur	x8, [x29, #-24]
  4161f8:	ldur	x9, [x29, #-48]
  4161fc:	mov	w10, #0x0                   	// #0
  416200:	cmp	x8, x9
  416204:	str	w10, [sp, #24]
  416208:	b.cs	41622c <sqrt@plt+0x1456c>  // b.hs, b.nlast
  41620c:	ldur	x2, [x29, #-48]
  416210:	ldr	x0, [sp, #40]
  416214:	sub	x1, x29, #0x18
  416218:	bl	416ed4 <sqrt@plt+0x15214>
  41621c:	stur	x0, [x29, #-64]
  416220:	cmp	x0, #0x0
  416224:	cset	w8, eq  // eq = none
  416228:	str	w8, [sp, #24]
  41622c:	ldr	w8, [sp, #24]
  416230:	tbnz	w8, #0, 416238 <sqrt@plt+0x14578>
  416234:	b	41623c <sqrt@plt+0x1457c>
  416238:	b	4161f4 <sqrt@plt+0x14534>
  41623c:	ldur	x8, [x29, #-64]
  416240:	cbnz	x8, 416250 <sqrt@plt+0x14590>
  416244:	ldur	x8, [x29, #-56]
  416248:	stur	x8, [x29, #-8]
  41624c:	b	41641c <sqrt@plt+0x1475c>
  416250:	ldur	x8, [x29, #-64]
  416254:	ldr	w9, [x8]
  416258:	cmp	w9, #0x0
  41625c:	cset	w9, ge  // ge = tcont
  416260:	tbnz	w9, #0, 416270 <sqrt@plt+0x145b0>
  416264:	ldur	x8, [x29, #-64]
  416268:	stur	x8, [x29, #-8]
  41626c:	b	41641c <sqrt@plt+0x1475c>
  416270:	ldur	x8, [x29, #-56]
  416274:	str	x8, [sp, #72]
  416278:	ldr	x8, [sp, #72]
  41627c:	ldr	w9, [x8]
  416280:	cmp	w9, #0x0
  416284:	cset	w9, lt  // lt = tstop
  416288:	tbnz	w9, #0, 41629c <sqrt@plt+0x145dc>
  41628c:	ldr	x8, [sp, #72]
  416290:	add	x8, x8, #0x4
  416294:	str	x8, [sp, #72]
  416298:	b	416278 <sqrt@plt+0x145b8>
  41629c:	ldr	x8, [sp, #72]
  4162a0:	ldur	x9, [x29, #-56]
  4162a4:	subs	x8, x8, x9
  4162a8:	mov	x9, #0x4                   	// #4
  4162ac:	sdiv	x8, x8, x9
  4162b0:	str	w8, [sp, #68]
  4162b4:	ldur	x9, [x29, #-64]
  4162b8:	str	x9, [sp, #72]
  4162bc:	ldr	x8, [sp, #72]
  4162c0:	ldr	w9, [x8]
  4162c4:	cmp	w9, #0x0
  4162c8:	cset	w9, lt  // lt = tstop
  4162cc:	tbnz	w9, #0, 4162e0 <sqrt@plt+0x14620>
  4162d0:	ldr	x8, [sp, #72]
  4162d4:	add	x8, x8, #0x4
  4162d8:	str	x8, [sp, #72]
  4162dc:	b	4162bc <sqrt@plt+0x145fc>
  4162e0:	ldr	x8, [sp, #72]
  4162e4:	ldur	x9, [x29, #-64]
  4162e8:	subs	x8, x8, x9
  4162ec:	mov	x9, #0x4                   	// #4
  4162f0:	sdiv	x8, x8, x9
  4162f4:	ldrsw	x9, [sp, #68]
  4162f8:	cmp	x8, x9
  4162fc:	b.ge	416318 <sqrt@plt+0x14658>  // b.tcont
  416300:	ldr	x8, [sp, #72]
  416304:	ldur	x9, [x29, #-64]
  416308:	subs	x8, x8, x9
  41630c:	mov	x9, #0x4                   	// #4
  416310:	sdiv	x8, x8, x9
  416314:	str	w8, [sp, #68]
  416318:	ldr	w8, [sp, #68]
  41631c:	add	w8, w8, #0x1
  416320:	mov	w0, w8
  416324:	sxtw	x9, w0
  416328:	mov	x10, #0x4                   	// #4
  41632c:	mov	w11, #0x4                   	// #4
  416330:	smull	x12, w8, w11
  416334:	umulh	x9, x9, x10
  416338:	mov	x10, #0xffffffffffffffff    	// #-1
  41633c:	cmp	x9, #0x0
  416340:	csel	x0, x10, x12, ne  // ne = any
  416344:	bl	401870 <_Znam@plt>
  416348:	str	x0, [sp, #56]
  41634c:	ldr	x0, [sp, #56]
  416350:	ldur	x1, [x29, #-56]
  416354:	ldur	x2, [x29, #-64]
  416358:	bl	417274 <sqrt@plt+0x155b4>
  41635c:	ldur	x8, [x29, #-24]
  416360:	ldur	x9, [x29, #-48]
  416364:	cmp	x8, x9
  416368:	b.cs	416408 <sqrt@plt+0x14748>  // b.hs, b.nlast
  41636c:	ldur	x2, [x29, #-48]
  416370:	ldr	x0, [sp, #40]
  416374:	sub	x1, x29, #0x18
  416378:	bl	416ed4 <sqrt@plt+0x15214>
  41637c:	str	x0, [sp, #48]
  416380:	ldr	x8, [sp, #48]
  416384:	cbz	x8, 416404 <sqrt@plt+0x14744>
  416388:	ldr	x8, [sp, #48]
  41638c:	ldr	w9, [x8]
  416390:	cmp	w9, #0x0
  416394:	cset	w9, ge  // ge = tcont
  416398:	tbnz	w9, #0, 4163bc <sqrt@plt+0x146fc>
  41639c:	ldr	x8, [sp, #56]
  4163a0:	str	x8, [sp, #16]
  4163a4:	cbz	x8, 4163b0 <sqrt@plt+0x146f0>
  4163a8:	ldr	x0, [sp, #16]
  4163ac:	bl	401b40 <_ZdaPv@plt>
  4163b0:	ldr	x8, [sp, #48]
  4163b4:	stur	x8, [x29, #-8]
  4163b8:	b	41641c <sqrt@plt+0x1475c>
  4163bc:	ldr	x0, [sp, #56]
  4163c0:	ldr	x1, [sp, #56]
  4163c4:	ldr	x2, [sp, #48]
  4163c8:	bl	417274 <sqrt@plt+0x155b4>
  4163cc:	ldr	x8, [sp, #56]
  4163d0:	ldr	w9, [x8]
  4163d4:	cmp	w9, #0x0
  4163d8:	cset	w9, ge  // ge = tcont
  4163dc:	tbnz	w9, #0, 416404 <sqrt@plt+0x14744>
  4163e0:	ldr	x8, [sp, #56]
  4163e4:	str	x8, [sp, #8]
  4163e8:	cbz	x8, 4163f4 <sqrt@plt+0x14734>
  4163ec:	ldr	x0, [sp, #8]
  4163f0:	bl	401b40 <_ZdaPv@plt>
  4163f4:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  4163f8:	add	x8, x8, #0x778
  4163fc:	stur	x8, [x29, #-8]
  416400:	b	41641c <sqrt@plt+0x1475c>
  416404:	b	41635c <sqrt@plt+0x1469c>
  416408:	ldr	x8, [sp, #56]
  41640c:	ldur	x9, [x29, #-40]
  416410:	str	x8, [x9]
  416414:	ldr	x8, [sp, #56]
  416418:	stur	x8, [x29, #-8]
  41641c:	ldur	x0, [x29, #-8]
  416420:	ldp	x29, x30, [sp, #144]
  416424:	add	sp, sp, #0xa0
  416428:	ret
  41642c:	sub	sp, sp, #0x40
  416430:	stp	x29, x30, [sp, #48]
  416434:	add	x29, sp, #0x30
  416438:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  41643c:	add	x8, x8, #0x8f0
  416440:	add	x8, x8, #0x10
  416444:	stur	x0, [x29, #-8]
  416448:	ldur	x9, [x29, #-8]
  41644c:	str	x8, [x9]
  416450:	ldr	x8, [x9, #48]
  416454:	stur	x9, [x29, #-16]
  416458:	str	x8, [sp, #24]
  41645c:	cbz	x8, 416468 <sqrt@plt+0x147a8>
  416460:	ldr	x0, [sp, #24]
  416464:	bl	401b40 <_ZdaPv@plt>
  416468:	ldur	x8, [x29, #-16]
  41646c:	ldr	x9, [x8, #56]
  416470:	str	x9, [sp, #16]
  416474:	cbz	x9, 416480 <sqrt@plt+0x147c0>
  416478:	ldr	x0, [sp, #16]
  41647c:	bl	401b40 <_ZdaPv@plt>
  416480:	ldur	x8, [x29, #-16]
  416484:	ldr	x9, [x8, #104]
  416488:	str	x9, [sp, #8]
  41648c:	cbz	x9, 416498 <sqrt@plt+0x147d8>
  416490:	ldr	x0, [sp, #8]
  416494:	bl	401b40 <_ZdaPv@plt>
  416498:	ldur	x8, [x29, #-16]
  41649c:	ldr	x9, [x8, #24]
  4164a0:	str	x9, [sp]
  4164a4:	cbz	x9, 4164bc <sqrt@plt+0x147fc>
  4164a8:	ldr	x8, [sp]
  4164ac:	ldr	x9, [x8]
  4164b0:	ldr	x9, [x9, #8]
  4164b4:	mov	x0, x8
  4164b8:	blr	x9
  4164bc:	ldur	x8, [x29, #-16]
  4164c0:	add	x0, x8, #0x48
  4164c4:	bl	418678 <sqrt@plt+0x169b8>
  4164c8:	ldur	x0, [x29, #-16]
  4164cc:	bl	41939c <sqrt@plt+0x176dc>
  4164d0:	ldp	x29, x30, [sp, #48]
  4164d4:	add	sp, sp, #0x40
  4164d8:	ret
  4164dc:	sub	sp, sp, #0x20
  4164e0:	stp	x29, x30, [sp, #16]
  4164e4:	add	x29, sp, #0x10
  4164e8:	adrp	x8, 416000 <sqrt@plt+0x14340>
  4164ec:	add	x8, x8, #0x42c
  4164f0:	str	x0, [sp, #8]
  4164f4:	ldr	x9, [sp, #8]
  4164f8:	mov	x0, x9
  4164fc:	str	x9, [sp]
  416500:	blr	x8
  416504:	ldr	x0, [sp]
  416508:	bl	41a878 <_ZdlPv@@Base>
  41650c:	ldp	x29, x30, [sp, #16]
  416510:	add	sp, sp, #0x20
  416514:	ret
  416518:	sub	sp, sp, #0x60
  41651c:	stp	x29, x30, [sp, #80]
  416520:	add	x29, sp, #0x50
  416524:	stur	x0, [x29, #-16]
  416528:	stur	x1, [x29, #-24]
  41652c:	stur	x2, [x29, #-32]
  416530:	str	x3, [sp, #40]
  416534:	str	x4, [sp, #32]
  416538:	ldur	x8, [x29, #-16]
  41653c:	ldr	x9, [x8, #40]
  416540:	str	x8, [sp, #16]
  416544:	cbz	x9, 4165c4 <sqrt@plt+0x14904>
  416548:	ldr	x8, [sp, #16]
  41654c:	ldr	x9, [x8, #40]
  416550:	ldr	w10, [x9]
  416554:	str	w10, [sp, #28]
  416558:	ldr	w10, [sp, #28]
  41655c:	mov	w11, #0xffffffff            	// #-1
  416560:	cmp	w10, w11
  416564:	b.ne	41656c <sqrt@plt+0x148ac>  // b.any
  416568:	b	4165ac <sqrt@plt+0x148ec>
  41656c:	ldr	x8, [sp, #16]
  416570:	ldr	x9, [x8, #40]
  416574:	add	x9, x9, #0x4
  416578:	str	x9, [x8, #40]
  41657c:	ldr	w1, [sp, #28]
  416580:	add	x2, x8, #0x48
  416584:	ldur	x3, [x29, #-32]
  416588:	ldr	x4, [sp, #40]
  41658c:	ldr	x5, [sp, #32]
  416590:	mov	x0, x8
  416594:	bl	41668c <sqrt@plt+0x149cc>
  416598:	cbz	w0, 4165a8 <sqrt@plt+0x148e8>
  41659c:	mov	w8, #0x1                   	// #1
  4165a0:	stur	w8, [x29, #-4]
  4165a4:	b	41667c <sqrt@plt+0x149bc>
  4165a8:	b	416548 <sqrt@plt+0x14888>
  4165ac:	mov	x8, xzr
  4165b0:	ldr	x9, [sp, #16]
  4165b4:	str	x8, [x9, #40]
  4165b8:	ldr	x8, [x9, #16]
  4165bc:	ldr	x8, [x8, #32]
  4165c0:	str	x8, [x9, #32]
  4165c4:	ldr	x8, [sp, #16]
  4165c8:	ldr	x9, [x8, #32]
  4165cc:	cbz	x9, 416678 <sqrt@plt+0x149b8>
  4165d0:	ldr	x8, [sp, #16]
  4165d4:	ldr	x9, [x8, #24]
  4165d8:	cbnz	x9, 416600 <sqrt@plt+0x14940>
  4165dc:	ldr	x8, [sp, #16]
  4165e0:	ldr	x9, [x8, #32]
  4165e4:	ldr	x1, [x8, #104]
  4165e8:	ldr	x10, [x9]
  4165ec:	ldr	x10, [x10]
  4165f0:	mov	x0, x9
  4165f4:	blr	x10
  4165f8:	ldr	x8, [sp, #16]
  4165fc:	str	x0, [x8, #24]
  416600:	ldr	x8, [sp, #16]
  416604:	ldr	x9, [x8, #24]
  416608:	add	x1, x8, #0x48
  41660c:	ldur	x2, [x29, #-32]
  416610:	ldr	x3, [sp, #40]
  416614:	ldr	x4, [sp, #32]
  416618:	ldr	x10, [x9]
  41661c:	ldr	x10, [x10, #16]
  416620:	mov	x0, x9
  416624:	blr	x10
  416628:	cbz	w0, 416638 <sqrt@plt+0x14978>
  41662c:	mov	w8, #0x1                   	// #1
  416630:	stur	w8, [x29, #-4]
  416634:	b	41667c <sqrt@plt+0x149bc>
  416638:	ldr	x8, [sp, #16]
  41663c:	ldr	x9, [x8, #24]
  416640:	str	x9, [sp, #8]
  416644:	cbz	x9, 41665c <sqrt@plt+0x1499c>
  416648:	ldr	x8, [sp, #8]
  41664c:	ldr	x9, [x8]
  416650:	ldr	x9, [x9, #8]
  416654:	mov	x0, x8
  416658:	blr	x9
  41665c:	mov	x8, xzr
  416660:	ldr	x9, [sp, #16]
  416664:	str	x8, [x9, #24]
  416668:	ldr	x8, [x9, #32]
  41666c:	ldr	x8, [x8, #24]
  416670:	str	x8, [x9, #32]
  416674:	b	4165c4 <sqrt@plt+0x14904>
  416678:	stur	wzr, [x29, #-4]
  41667c:	ldur	w0, [x29, #-4]
  416680:	ldp	x29, x30, [sp, #80]
  416684:	add	sp, sp, #0x60
  416688:	ret
  41668c:	stp	x29, x30, [sp, #-32]!
  416690:	str	x28, [sp, #16]
  416694:	mov	x29, sp
  416698:	sub	sp, sp, #0x230
  41669c:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4166a0:	add	x8, x8, #0xc30
  4166a4:	stur	x0, [x29, #-16]
  4166a8:	stur	w1, [x29, #-20]
  4166ac:	stur	x2, [x29, #-32]
  4166b0:	stur	x3, [x29, #-40]
  4166b4:	stur	x4, [x29, #-48]
  4166b8:	stur	x5, [x29, #-56]
  4166bc:	ldur	x9, [x29, #-16]
  4166c0:	ldur	w10, [x29, #-20]
  4166c4:	cmp	w10, #0x0
  4166c8:	cset	w10, lt  // lt = tstop
  4166cc:	str	x8, [sp, #136]
  4166d0:	str	x9, [sp, #128]
  4166d4:	tbnz	w10, #0, 4166f0 <sqrt@plt+0x14a30>
  4166d8:	ldur	w8, [x29, #-20]
  4166dc:	ldr	x9, [sp, #128]
  4166e0:	ldr	x10, [x9, #16]
  4166e4:	ldr	w11, [x10, #48]
  4166e8:	cmp	w8, w11
  4166ec:	b.lt	416710 <sqrt@plt+0x14a50>  // b.tstop
  4166f0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  4166f4:	add	x0, x0, #0xbac
  4166f8:	ldr	x1, [sp, #136]
  4166fc:	ldr	x2, [sp, #136]
  416700:	ldr	x3, [sp, #136]
  416704:	bl	419f74 <sqrt@plt+0x182b4>
  416708:	stur	wzr, [x29, #-4]
  41670c:	b	416c90 <sqrt@plt+0x14fd0>
  416710:	ldr	x8, [sp, #128]
  416714:	ldr	x9, [x8, #16]
  416718:	ldr	x9, [x9, #104]
  41671c:	ldursw	x10, [x29, #-20]
  416720:	mov	x11, #0xc                   	// #12
  416724:	mul	x10, x11, x10
  416728:	add	x9, x9, x10
  41672c:	stur	x9, [x29, #-64]
  416730:	ldr	x0, [x8, #16]
  416734:	ldr	x9, [x8, #16]
  416738:	ldr	x9, [x9, #128]
  41673c:	ldur	x10, [x29, #-64]
  416740:	ldrsw	x10, [x10]
  416744:	add	x1, x9, x10
  416748:	bl	416ca4 <sqrt@plt+0x14fe4>
  41674c:	stur	x0, [x29, #-72]
  416750:	ldur	x0, [x29, #-72]
  416754:	mov	w12, wzr
  416758:	mov	w1, w12
  41675c:	bl	401950 <open@plt>
  416760:	stur	w0, [x29, #-76]
  416764:	ldur	w12, [x29, #-76]
  416768:	cmp	w12, #0x0
  41676c:	cset	w12, ge  // ge = tcont
  416770:	tbnz	w12, #0, 4167cc <sqrt@plt+0x14b0c>
  416774:	ldur	x1, [x29, #-72]
  416778:	sub	x8, x29, #0x60
  41677c:	mov	x0, x8
  416780:	str	x8, [sp, #120]
  416784:	bl	419b9c <sqrt@plt+0x17edc>
  416788:	bl	401b50 <__errno_location@plt>
  41678c:	ldr	w0, [x0]
  416790:	bl	401a00 <strerror@plt>
  416794:	sub	x8, x29, #0x70
  416798:	str	x0, [sp, #112]
  41679c:	mov	x0, x8
  4167a0:	ldr	x1, [sp, #112]
  4167a4:	str	x8, [sp, #104]
  4167a8:	bl	419b9c <sqrt@plt+0x17edc>
  4167ac:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  4167b0:	add	x0, x0, #0x2e1
  4167b4:	ldr	x1, [sp, #120]
  4167b8:	ldr	x2, [sp, #104]
  4167bc:	ldr	x3, [sp, #136]
  4167c0:	bl	419f74 <sqrt@plt+0x182b4>
  4167c4:	stur	wzr, [x29, #-4]
  4167c8:	b	416c90 <sqrt@plt+0x14fd0>
  4167cc:	ldur	w0, [x29, #-76]
  4167d0:	sub	x1, x29, #0xf0
  4167d4:	bl	41c298 <_ZdlPvm@@Base+0x19f4>
  4167d8:	cmp	w0, #0x0
  4167dc:	cset	w8, ge  // ge = tcont
  4167e0:	tbnz	w8, #0, 416830 <sqrt@plt+0x14b70>
  4167e4:	bl	401b50 <__errno_location@plt>
  4167e8:	ldr	w0, [x0]
  4167ec:	bl	401a00 <strerror@plt>
  4167f0:	sub	x8, x29, #0x100
  4167f4:	str	x0, [sp, #96]
  4167f8:	mov	x0, x8
  4167fc:	ldr	x1, [sp, #96]
  416800:	str	x8, [sp, #88]
  416804:	bl	419b9c <sqrt@plt+0x17edc>
  416808:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41680c:	add	x0, x0, #0xbbb
  416810:	ldr	x1, [sp, #88]
  416814:	ldr	x2, [sp, #136]
  416818:	ldr	x3, [sp, #136]
  41681c:	bl	419f74 <sqrt@plt+0x182b4>
  416820:	ldur	w0, [x29, #-76]
  416824:	bl	401b70 <close@plt>
  416828:	stur	wzr, [x29, #-4]
  41682c:	b	416c90 <sqrt@plt+0x14fd0>
  416830:	ldur	x8, [x29, #-152]
  416834:	str	x8, [sp, #296]
  416838:	ldr	x8, [sp, #296]
  41683c:	ldr	x9, [sp, #128]
  416840:	ldr	x10, [x9, #16]
  416844:	ldr	x10, [x10, #184]
  416848:	cmp	x8, x10
  41684c:	b.le	416880 <sqrt@plt+0x14bc0>
  416850:	ldr	x8, [sp, #128]
  416854:	ldr	x0, [x8, #16]
  416858:	ldur	w1, [x29, #-76]
  41685c:	ldur	x2, [x29, #-72]
  416860:	ldr	x9, [x8, #16]
  416864:	ldr	w10, [x9, #16]
  416868:	ldur	x9, [x29, #-64]
  41686c:	ldr	w11, [x9]
  416870:	add	w3, w10, w11
  416874:	bl	416e04 <sqrt@plt+0x15144>
  416878:	stur	wzr, [x29, #-4]
  41687c:	b	416c90 <sqrt@plt+0x14fd0>
  416880:	str	wzr, [sp, #292]
  416884:	ldur	w0, [x29, #-76]
  416888:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  41688c:	add	x1, x1, #0x721
  416890:	bl	401c50 <fdopen@plt>
  416894:	str	x0, [sp, #280]
  416898:	ldr	x8, [sp, #280]
  41689c:	cbnz	x8, 4168c8 <sqrt@plt+0x14c08>
  4168a0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  4168a4:	add	x0, x0, #0xbcb
  4168a8:	ldr	x1, [sp, #136]
  4168ac:	ldr	x2, [sp, #136]
  4168b0:	ldr	x3, [sp, #136]
  4168b4:	bl	419f74 <sqrt@plt+0x182b4>
  4168b8:	ldur	w0, [x29, #-76]
  4168bc:	bl	401b70 <close@plt>
  4168c0:	stur	wzr, [x29, #-4]
  4168c4:	b	416c90 <sqrt@plt+0x14fd0>
  4168c8:	ldur	x8, [x29, #-64]
  4168cc:	ldr	w9, [x8, #4]
  4168d0:	cbz	w9, 41694c <sqrt@plt+0x14c8c>
  4168d4:	ldr	x0, [sp, #280]
  4168d8:	ldur	x8, [x29, #-64]
  4168dc:	ldrsw	x1, [x8, #4]
  4168e0:	mov	w9, wzr
  4168e4:	mov	w2, w9
  4168e8:	bl	401ca0 <fseek@plt>
  4168ec:	cmp	w0, #0x0
  4168f0:	cset	w9, ge  // ge = tcont
  4168f4:	tbnz	w9, #0, 41694c <sqrt@plt+0x14c8c>
  4168f8:	ldur	x1, [x29, #-72]
  4168fc:	add	x8, sp, #0x108
  416900:	mov	x0, x8
  416904:	str	x8, [sp, #80]
  416908:	bl	419b9c <sqrt@plt+0x17edc>
  41690c:	bl	401b50 <__errno_location@plt>
  416910:	ldr	w0, [x0]
  416914:	bl	401a00 <strerror@plt>
  416918:	add	x8, sp, #0xf8
  41691c:	str	x0, [sp, #72]
  416920:	mov	x0, x8
  416924:	ldr	x1, [sp, #72]
  416928:	str	x8, [sp, #64]
  41692c:	bl	419b9c <sqrt@plt+0x17edc>
  416930:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  416934:	add	x0, x0, #0xbd9
  416938:	ldr	x1, [sp, #80]
  41693c:	ldr	x2, [sp, #64]
  416940:	ldr	x3, [sp, #136]
  416944:	bl	419f74 <sqrt@plt+0x182b4>
  416948:	b	416c80 <sqrt@plt+0x14fc0>
  41694c:	ldur	x8, [x29, #-64]
  416950:	ldr	w9, [x8, #8]
  416954:	str	w9, [sp, #244]
  416958:	str	wzr, [sp, #240]
  41695c:	ldr	w9, [sp, #244]
  416960:	cbnz	w9, 416a2c <sqrt@plt+0x14d6c>
  416964:	ldr	x0, [sp, #280]
  416968:	bl	401920 <fileno@plt>
  41696c:	sub	x1, x29, #0xf0
  416970:	bl	41c298 <_ZdlPvm@@Base+0x19f4>
  416974:	cmp	w0, #0x0
  416978:	cset	w8, ge  // ge = tcont
  41697c:	tbnz	w8, #0, 4169dc <sqrt@plt+0x14d1c>
  416980:	ldur	x1, [x29, #-72]
  416984:	add	x8, sp, #0xe0
  416988:	mov	x0, x8
  41698c:	str	x8, [sp, #56]
  416990:	bl	419b9c <sqrt@plt+0x17edc>
  416994:	bl	401b50 <__errno_location@plt>
  416998:	ldr	w0, [x0]
  41699c:	bl	401a00 <strerror@plt>
  4169a0:	add	x8, sp, #0xd0
  4169a4:	str	x0, [sp, #48]
  4169a8:	mov	x0, x8
  4169ac:	ldr	x1, [sp, #48]
  4169b0:	str	x8, [sp, #40]
  4169b4:	bl	419b9c <sqrt@plt+0x17edc>
  4169b8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  4169bc:	add	x0, x0, #0xbf0
  4169c0:	ldr	x1, [sp, #56]
  4169c4:	ldr	x2, [sp, #40]
  4169c8:	ldr	x3, [sp, #136]
  4169cc:	bl	419f74 <sqrt@plt+0x182b4>
  4169d0:	mov	w9, #0x1                   	// #1
  4169d4:	str	w9, [sp, #240]
  4169d8:	b	416a2c <sqrt@plt+0x14d6c>
  4169dc:	ldur	w8, [x29, #-224]
  4169e0:	and	w8, w8, #0xf000
  4169e4:	cmp	w8, #0x8, lsl #12
  4169e8:	b.eq	416a24 <sqrt@plt+0x14d64>  // b.none
  4169ec:	ldur	x1, [x29, #-72]
  4169f0:	add	x8, sp, #0xc0
  4169f4:	mov	x0, x8
  4169f8:	str	x8, [sp, #32]
  4169fc:	bl	419b9c <sqrt@plt+0x17edc>
  416a00:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  416a04:	add	x0, x0, #0x99f
  416a08:	ldr	x1, [sp, #32]
  416a0c:	ldr	x2, [sp, #136]
  416a10:	ldr	x3, [sp, #136]
  416a14:	bl	419f74 <sqrt@plt+0x182b4>
  416a18:	mov	w9, #0x1                   	// #1
  416a1c:	str	w9, [sp, #240]
  416a20:	b	416a2c <sqrt@plt+0x14d6c>
  416a24:	ldur	x8, [x29, #-192]
  416a28:	str	w8, [sp, #244]
  416a2c:	ldr	w8, [sp, #240]
  416a30:	cbnz	w8, 416c80 <sqrt@plt+0x14fc0>
  416a34:	ldr	w8, [sp, #244]
  416a38:	add	w8, w8, #0x2
  416a3c:	ldr	x9, [sp, #128]
  416a40:	ldr	w10, [x9, #64]
  416a44:	cmp	w8, w10
  416a48:	b.le	416a84 <sqrt@plt+0x14dc4>
  416a4c:	ldr	x8, [sp, #128]
  416a50:	ldr	x9, [x8, #56]
  416a54:	str	x9, [sp, #24]
  416a58:	cbz	x9, 416a64 <sqrt@plt+0x14da4>
  416a5c:	ldr	x0, [sp, #24]
  416a60:	bl	401b40 <_ZdaPv@plt>
  416a64:	ldr	w8, [sp, #244]
  416a68:	add	w8, w8, #0x2
  416a6c:	ldr	x9, [sp, #128]
  416a70:	str	w8, [x9, #64]
  416a74:	ldrsw	x0, [x9, #64]
  416a78:	bl	401870 <_Znam@plt>
  416a7c:	ldr	x9, [sp, #128]
  416a80:	str	x0, [x9, #56]
  416a84:	ldr	x8, [sp, #128]
  416a88:	ldr	x9, [x8, #56]
  416a8c:	add	x0, x9, #0x1
  416a90:	ldrsw	x2, [sp, #244]
  416a94:	ldr	x3, [sp, #280]
  416a98:	mov	x1, #0x1                   	// #1
  416a9c:	bl	4018b0 <fread@plt>
  416aa0:	ldrsw	x8, [sp, #244]
  416aa4:	cmp	x0, x8
  416aa8:	b.eq	416b00 <sqrt@plt+0x14e40>  // b.none
  416aac:	ldur	x1, [x29, #-72]
  416ab0:	add	x8, sp, #0xb0
  416ab4:	mov	x0, x8
  416ab8:	str	x8, [sp, #16]
  416abc:	bl	419b9c <sqrt@plt+0x17edc>
  416ac0:	bl	401b50 <__errno_location@plt>
  416ac4:	ldr	w0, [x0]
  416ac8:	bl	401a00 <strerror@plt>
  416acc:	add	x8, sp, #0xa0
  416ad0:	str	x0, [sp, #8]
  416ad4:	mov	x0, x8
  416ad8:	ldr	x1, [sp, #8]
  416adc:	str	x8, [sp]
  416ae0:	bl	419b9c <sqrt@plt+0x17edc>
  416ae4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  416ae8:	add	x0, x0, #0xc04
  416aec:	ldr	x1, [sp, #16]
  416af0:	ldr	x2, [sp]
  416af4:	ldr	x3, [sp, #136]
  416af8:	bl	419f74 <sqrt@plt+0x182b4>
  416afc:	b	416c80 <sqrt@plt+0x14fc0>
  416b00:	ldr	x8, [sp, #128]
  416b04:	ldr	x9, [x8, #56]
  416b08:	mov	w10, #0xa                   	// #10
  416b0c:	strb	w10, [x9]
  416b10:	mov	w10, #0x1                   	// #1
  416b14:	str	w10, [sp, #156]
  416b18:	str	w10, [sp, #152]
  416b1c:	ldr	w8, [sp, #156]
  416b20:	ldr	w9, [sp, #244]
  416b24:	add	w9, w9, #0x1
  416b28:	cmp	w8, w9
  416b2c:	b.ge	416bec <sqrt@plt+0x14f2c>  // b.tcont
  416b30:	ldr	x8, [sp, #128]
  416b34:	ldr	x9, [x8, #56]
  416b38:	ldrsw	x10, [sp, #156]
  416b3c:	ldrb	w11, [x9, x10]
  416b40:	cmp	w11, #0xd
  416b44:	b.ne	416b9c <sqrt@plt+0x14edc>  // b.any
  416b48:	ldr	x8, [sp, #128]
  416b4c:	ldr	x9, [x8, #56]
  416b50:	ldr	w10, [sp, #156]
  416b54:	add	w10, w10, #0x1
  416b58:	str	w10, [sp, #156]
  416b5c:	ldrb	w10, [x9, w10, sxtw]
  416b60:	cmp	w10, #0xa
  416b64:	b.eq	416b90 <sqrt@plt+0x14ed0>  // b.none
  416b68:	ldr	x8, [sp, #128]
  416b6c:	ldr	x9, [x8, #56]
  416b70:	ldrsw	x10, [sp, #152]
  416b74:	mov	w11, w10
  416b78:	add	w11, w11, #0x1
  416b7c:	str	w11, [sp, #152]
  416b80:	add	x9, x9, x10
  416b84:	mov	w11, #0xd                   	// #13
  416b88:	strb	w11, [x9]
  416b8c:	b	416b9c <sqrt@plt+0x14edc>
  416b90:	ldr	w8, [sp, #244]
  416b94:	subs	w8, w8, #0x1
  416b98:	str	w8, [sp, #244]
  416b9c:	ldr	w8, [sp, #156]
  416ba0:	ldr	w9, [sp, #152]
  416ba4:	cmp	w8, w9
  416ba8:	b.eq	416bd0 <sqrt@plt+0x14f10>  // b.none
  416bac:	ldr	x8, [sp, #128]
  416bb0:	ldr	x9, [x8, #56]
  416bb4:	ldrsw	x10, [sp, #156]
  416bb8:	add	x9, x9, x10
  416bbc:	ldrb	w11, [x9]
  416bc0:	ldr	x9, [x8, #56]
  416bc4:	ldrsw	x10, [sp, #152]
  416bc8:	add	x9, x9, x10
  416bcc:	strb	w11, [x9]
  416bd0:	ldr	w8, [sp, #156]
  416bd4:	add	w8, w8, #0x1
  416bd8:	str	w8, [sp, #156]
  416bdc:	ldr	w8, [sp, #152]
  416be0:	add	w8, w8, #0x1
  416be4:	str	w8, [sp, #152]
  416be8:	b	416b1c <sqrt@plt+0x14e5c>
  416bec:	ldr	x8, [sp, #128]
  416bf0:	ldr	x9, [x8, #56]
  416bf4:	ldr	w10, [sp, #244]
  416bf8:	add	w10, w10, #0x1
  416bfc:	mov	w0, w10
  416c00:	sxtw	x11, w0
  416c04:	add	x9, x9, x11
  416c08:	mov	w10, #0xa                   	// #10
  416c0c:	strb	w10, [x9]
  416c10:	ldur	x0, [x29, #-32]
  416c14:	ldr	x9, [x8, #56]
  416c18:	add	x1, x9, #0x1
  416c1c:	ldr	x9, [x8, #56]
  416c20:	add	x9, x9, #0x2
  416c24:	ldrsw	x11, [sp, #244]
  416c28:	add	x2, x9, x11
  416c2c:	ldur	x3, [x29, #-40]
  416c30:	ldur	x4, [x29, #-48]
  416c34:	bl	418718 <sqrt@plt+0x16a58>
  416c38:	str	w0, [sp, #292]
  416c3c:	ldr	w10, [sp, #292]
  416c40:	cbz	w10, 416c80 <sqrt@plt+0x14fc0>
  416c44:	ldur	x8, [x29, #-56]
  416c48:	cbz	x8, 416c80 <sqrt@plt+0x14fc0>
  416c4c:	ldr	x8, [sp, #128]
  416c50:	ldr	x9, [x8, #16]
  416c54:	ldr	w10, [x9, #16]
  416c58:	ldur	x9, [x29, #-64]
  416c5c:	ldr	w11, [x9]
  416c60:	add	w1, w10, w11
  416c64:	ldur	x9, [x29, #-64]
  416c68:	ldr	w2, [x9, #4]
  416c6c:	add	x0, sp, #0x90
  416c70:	bl	4173d0 <sqrt@plt+0x15710>
  416c74:	ldur	x8, [x29, #-56]
  416c78:	ldr	x9, [sp, #144]
  416c7c:	str	x9, [x8]
  416c80:	ldr	x0, [sp, #280]
  416c84:	bl	401970 <fclose@plt>
  416c88:	ldr	w8, [sp, #292]
  416c8c:	stur	w8, [x29, #-4]
  416c90:	ldur	w0, [x29, #-4]
  416c94:	add	sp, sp, #0x230
  416c98:	ldr	x28, [sp, #16]
  416c9c:	ldp	x29, x30, [sp], #32
  416ca0:	ret
  416ca4:	sub	sp, sp, #0x60
  416ca8:	stp	x29, x30, [sp, #80]
  416cac:	add	x29, sp, #0x50
  416cb0:	stur	x0, [x29, #-16]
  416cb4:	stur	x1, [x29, #-24]
  416cb8:	ldur	x8, [x29, #-16]
  416cbc:	ldur	x9, [x29, #-24]
  416cc0:	ldrb	w10, [x9]
  416cc4:	cmp	w10, #0x2f
  416cc8:	str	x8, [sp, #32]
  416ccc:	b.ne	416cdc <sqrt@plt+0x1501c>  // b.any
  416cd0:	ldur	x8, [x29, #-24]
  416cd4:	stur	x8, [x29, #-8]
  416cd8:	b	416df4 <sqrt@plt+0x15134>
  416cdc:	ldr	x8, [sp, #32]
  416ce0:	ldr	x9, [x8, #128]
  416ce4:	stur	x9, [x29, #-32]
  416ce8:	ldur	x9, [x29, #-32]
  416cec:	ldrb	w10, [x9]
  416cf0:	mov	w11, #0x0                   	// #0
  416cf4:	str	w11, [sp, #28]
  416cf8:	cbz	w10, 416d28 <sqrt@plt+0x15068>
  416cfc:	ldur	x0, [x29, #-32]
  416d00:	mov	w8, wzr
  416d04:	mov	w1, w8
  416d08:	bl	4019c0 <strchr@plt>
  416d0c:	ldurb	w1, [x0, #-1]
  416d10:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  416d14:	add	x0, x0, #0xc1d
  416d18:	bl	4019c0 <strchr@plt>
  416d1c:	cmp	x0, #0x0
  416d20:	cset	w8, eq  // eq = none
  416d24:	str	w8, [sp, #28]
  416d28:	ldr	w8, [sp, #28]
  416d2c:	and	w8, w8, #0x1
  416d30:	stur	w8, [x29, #-36]
  416d34:	ldur	x0, [x29, #-32]
  416d38:	bl	401900 <strlen@plt>
  416d3c:	ldur	x9, [x29, #-24]
  416d40:	str	x0, [sp, #16]
  416d44:	mov	x0, x9
  416d48:	bl	401900 <strlen@plt>
  416d4c:	ldr	x9, [sp, #16]
  416d50:	add	x10, x9, x0
  416d54:	ldursw	x11, [x29, #-36]
  416d58:	add	x10, x10, x11
  416d5c:	add	x10, x10, #0x1
  416d60:	str	w10, [sp, #40]
  416d64:	ldr	w8, [sp, #40]
  416d68:	ldr	x11, [sp, #32]
  416d6c:	ldr	w10, [x11, #152]
  416d70:	cmp	w8, w10
  416d74:	b.le	416dac <sqrt@plt+0x150ec>
  416d78:	ldr	x8, [sp, #32]
  416d7c:	ldr	x9, [x8, #144]
  416d80:	str	x9, [sp, #8]
  416d84:	cbz	x9, 416d90 <sqrt@plt+0x150d0>
  416d88:	ldr	x0, [sp, #8]
  416d8c:	bl	401b40 <_ZdaPv@plt>
  416d90:	ldr	w8, [sp, #40]
  416d94:	ldr	x9, [sp, #32]
  416d98:	str	w8, [x9, #152]
  416d9c:	ldrsw	x0, [sp, #40]
  416da0:	bl	401870 <_Znam@plt>
  416da4:	ldr	x9, [sp, #32]
  416da8:	str	x0, [x9, #144]
  416dac:	ldr	x8, [sp, #32]
  416db0:	ldr	x0, [x8, #144]
  416db4:	ldur	x1, [x29, #-32]
  416db8:	bl	401a10 <strcpy@plt>
  416dbc:	ldur	w9, [x29, #-36]
  416dc0:	cbz	w9, 416dd8 <sqrt@plt+0x15118>
  416dc4:	ldr	x8, [sp, #32]
  416dc8:	ldr	x0, [x8, #144]
  416dcc:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x275c>
  416dd0:	add	x1, x1, #0xc1d
  416dd4:	bl	401c90 <strcat@plt>
  416dd8:	ldr	x8, [sp, #32]
  416ddc:	ldr	x0, [x8, #144]
  416de0:	ldur	x1, [x29, #-24]
  416de4:	bl	401c90 <strcat@plt>
  416de8:	ldr	x8, [sp, #32]
  416dec:	ldr	x9, [x8, #144]
  416df0:	stur	x9, [x29, #-8]
  416df4:	ldur	x0, [x29, #-8]
  416df8:	ldp	x29, x30, [sp, #80]
  416dfc:	add	sp, sp, #0x60
  416e00:	ret
  416e04:	sub	sp, sp, #0x70
  416e08:	stp	x29, x30, [sp, #96]
  416e0c:	add	x29, sp, #0x60
  416e10:	stur	x0, [x29, #-8]
  416e14:	stur	w1, [x29, #-12]
  416e18:	stur	x2, [x29, #-24]
  416e1c:	stur	w3, [x29, #-28]
  416e20:	ldur	x8, [x29, #-8]
  416e24:	add	x9, x8, #0x20
  416e28:	stur	x9, [x29, #-40]
  416e2c:	str	x8, [sp, #16]
  416e30:	ldur	x8, [x29, #-40]
  416e34:	ldr	x8, [x8]
  416e38:	cbz	x8, 416e68 <sqrt@plt+0x151a8>
  416e3c:	ldur	x8, [x29, #-40]
  416e40:	ldr	x0, [x8]
  416e44:	ldur	x1, [x29, #-24]
  416e48:	bl	419344 <sqrt@plt+0x17684>
  416e4c:	cbz	w0, 416e54 <sqrt@plt+0x15194>
  416e50:	b	416ec8 <sqrt@plt+0x15208>
  416e54:	ldur	x8, [x29, #-40]
  416e58:	ldr	x8, [x8]
  416e5c:	add	x8, x8, #0x18
  416e60:	stur	x8, [x29, #-40]
  416e64:	b	416e30 <sqrt@plt+0x15170>
  416e68:	ldur	w0, [x29, #-12]
  416e6c:	ldur	x1, [x29, #-24]
  416e70:	ldur	w2, [x29, #-28]
  416e74:	bl	4189c8 <sqrt@plt+0x16d08>
  416e78:	ldur	x8, [x29, #-40]
  416e7c:	str	x0, [x8]
  416e80:	ldur	x1, [x29, #-24]
  416e84:	add	x8, sp, #0x28
  416e88:	mov	x0, x8
  416e8c:	str	x8, [sp, #8]
  416e90:	bl	419b9c <sqrt@plt+0x17edc>
  416e94:	ldr	x8, [sp, #16]
  416e98:	ldr	x1, [x8, #8]
  416e9c:	add	x9, sp, #0x18
  416ea0:	mov	x0, x9
  416ea4:	str	x9, [sp]
  416ea8:	bl	419b9c <sqrt@plt+0x17edc>
  416eac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  416eb0:	add	x0, x0, #0xc1f
  416eb4:	ldr	x1, [sp, #8]
  416eb8:	ldr	x2, [sp]
  416ebc:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0xb748>
  416ec0:	add	x3, x3, #0xc30
  416ec4:	bl	41a020 <sqrt@plt+0x18360>
  416ec8:	ldp	x29, x30, [sp, #96]
  416ecc:	add	sp, sp, #0x70
  416ed0:	ret
  416ed4:	sub	sp, sp, #0x70
  416ed8:	stp	x29, x30, [sp, #96]
  416edc:	add	x29, sp, #0x60
  416ee0:	stur	x0, [x29, #-16]
  416ee4:	stur	x1, [x29, #-24]
  416ee8:	stur	x2, [x29, #-32]
  416eec:	ldur	x8, [x29, #-16]
  416ef0:	str	x8, [sp, #24]
  416ef4:	ldur	x8, [x29, #-24]
  416ef8:	ldr	x8, [x8]
  416efc:	ldur	x9, [x29, #-32]
  416f00:	mov	w10, #0x0                   	// #0
  416f04:	cmp	x8, x9
  416f08:	str	w10, [sp, #20]
  416f0c:	b.cs	416f38 <sqrt@plt+0x15278>  // b.hs, b.nlast
  416f10:	ldur	x8, [x29, #-24]
  416f14:	ldr	x8, [x8]
  416f18:	ldrb	w1, [x8]
  416f1c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  416f20:	add	x0, x0, #0x825
  416f24:	bl	40536c <sqrt@plt+0x36ac>
  416f28:	cmp	w0, #0x0
  416f2c:	cset	w9, ne  // ne = any
  416f30:	eor	w9, w9, #0x1
  416f34:	str	w9, [sp, #20]
  416f38:	ldr	w8, [sp, #20]
  416f3c:	tbnz	w8, #0, 416f44 <sqrt@plt+0x15284>
  416f40:	b	416f58 <sqrt@plt+0x15298>
  416f44:	ldur	x8, [x29, #-24]
  416f48:	ldr	x9, [x8]
  416f4c:	add	x9, x9, #0x1
  416f50:	str	x9, [x8]
  416f54:	b	416ef4 <sqrt@plt+0x15234>
  416f58:	ldur	x8, [x29, #-24]
  416f5c:	ldr	x8, [x8]
  416f60:	ldur	x9, [x29, #-32]
  416f64:	cmp	x8, x9
  416f68:	b.cc	416f78 <sqrt@plt+0x152b8>  // b.lo, b.ul, b.last
  416f6c:	mov	x8, xzr
  416f70:	stur	x8, [x29, #-8]
  416f74:	b	417264 <sqrt@plt+0x155a4>
  416f78:	ldur	x8, [x29, #-24]
  416f7c:	ldr	x8, [x8]
  416f80:	stur	x8, [x29, #-40]
  416f84:	ldur	x8, [x29, #-24]
  416f88:	ldr	x8, [x8]
  416f8c:	ldur	x9, [x29, #-32]
  416f90:	mov	w10, #0x0                   	// #0
  416f94:	cmp	x8, x9
  416f98:	str	w10, [sp, #16]
  416f9c:	b.cs	416fc4 <sqrt@plt+0x15304>  // b.hs, b.nlast
  416fa0:	ldur	x8, [x29, #-24]
  416fa4:	ldr	x8, [x8]
  416fa8:	ldrb	w1, [x8]
  416fac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  416fb0:	add	x0, x0, #0x825
  416fb4:	bl	40536c <sqrt@plt+0x36ac>
  416fb8:	cmp	w0, #0x0
  416fbc:	cset	w9, ne  // ne = any
  416fc0:	str	w9, [sp, #16]
  416fc4:	ldr	w8, [sp, #16]
  416fc8:	tbnz	w8, #0, 416fd0 <sqrt@plt+0x15310>
  416fcc:	b	416fe4 <sqrt@plt+0x15324>
  416fd0:	ldur	x8, [x29, #-24]
  416fd4:	ldr	x9, [x8]
  416fd8:	add	x9, x9, #0x1
  416fdc:	str	x9, [x8]
  416fe0:	b	416f84 <sqrt@plt+0x152c4>
  416fe4:	ldur	x8, [x29, #-24]
  416fe8:	ldr	x8, [x8]
  416fec:	ldur	x9, [x29, #-40]
  416ff0:	subs	x8, x8, x9
  416ff4:	stur	w8, [x29, #-44]
  416ff8:	ldur	w8, [x29, #-44]
  416ffc:	ldr	x9, [sp, #24]
  417000:	ldr	w10, [x9, #68]
  417004:	cmp	w8, w10
  417008:	b.ge	417018 <sqrt@plt+0x15358>  // b.tcont
  41700c:	mov	x8, xzr
  417010:	stur	x8, [x29, #-8]
  417014:	b	417264 <sqrt@plt+0x155a4>
  417018:	ldur	w8, [x29, #-44]
  41701c:	ldr	x9, [sp, #24]
  417020:	ldr	w10, [x9, #64]
  417024:	cmp	w8, w10
  417028:	b.le	417038 <sqrt@plt+0x15378>
  41702c:	ldr	x8, [sp, #24]
  417030:	ldr	w9, [x8, #64]
  417034:	stur	w9, [x29, #-44]
  417038:	mov	w8, #0x1                   	// #1
  41703c:	str	w8, [sp, #48]
  417040:	str	wzr, [sp, #44]
  417044:	ldr	w8, [sp, #44]
  417048:	ldur	w9, [x29, #-44]
  41704c:	cmp	w8, w9
  417050:	b.ge	4170d8 <sqrt@plt+0x15418>  // b.tcont
  417054:	ldur	x8, [x29, #-40]
  417058:	ldrsw	x9, [sp, #44]
  41705c:	ldrb	w1, [x8, x9]
  417060:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  417064:	add	x0, x0, #0x425
  417068:	bl	40536c <sqrt@plt+0x36ac>
  41706c:	cbz	w0, 417098 <sqrt@plt+0x153d8>
  417070:	ldur	x8, [x29, #-40]
  417074:	ldrsw	x9, [sp, #44]
  417078:	add	x8, x8, x9
  41707c:	ldrb	w10, [x8]
  417080:	ldr	x8, [sp, #24]
  417084:	ldr	x9, [x8, #136]
  417088:	ldrsw	x11, [sp, #44]
  41708c:	add	x9, x9, x11
  417090:	strb	w10, [x9]
  417094:	b	4170c8 <sqrt@plt+0x15408>
  417098:	ldur	x8, [x29, #-40]
  41709c:	ldrsw	x9, [sp, #44]
  4170a0:	ldrb	w1, [x8, x9]
  4170a4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  4170a8:	add	x0, x0, #0xf1d
  4170ac:	bl	405348 <sqrt@plt+0x3688>
  4170b0:	ldr	x8, [sp, #24]
  4170b4:	ldr	x9, [x8, #136]
  4170b8:	ldrsw	x10, [sp, #44]
  4170bc:	add	x9, x9, x10
  4170c0:	strb	w0, [x9]
  4170c4:	str	wzr, [sp, #48]
  4170c8:	ldr	w8, [sp, #44]
  4170cc:	add	w8, w8, #0x1
  4170d0:	str	w8, [sp, #44]
  4170d4:	b	417044 <sqrt@plt+0x15384>
  4170d8:	ldr	w8, [sp, #48]
  4170dc:	cbz	w8, 417118 <sqrt@plt+0x15458>
  4170e0:	ldur	w8, [x29, #-44]
  4170e4:	cmp	w8, #0x4
  4170e8:	b.ne	41710c <sqrt@plt+0x1544c>  // b.any
  4170ec:	ldur	x8, [x29, #-40]
  4170f0:	ldrb	w9, [x8]
  4170f4:	cmp	w9, #0x31
  4170f8:	b.ne	41710c <sqrt@plt+0x1544c>  // b.any
  4170fc:	ldur	x8, [x29, #-40]
  417100:	ldrb	w9, [x8, #1]
  417104:	cmp	w9, #0x39
  417108:	b.eq	417118 <sqrt@plt+0x15458>  // b.none
  41710c:	mov	x8, xzr
  417110:	stur	x8, [x29, #-8]
  417114:	b	417264 <sqrt@plt+0x155a4>
  417118:	ldr	x8, [sp, #24]
  41711c:	ldr	x0, [x8, #136]
  417120:	ldur	w1, [x29, #-44]
  417124:	bl	41946c <sqrt@plt+0x177ac>
  417128:	str	w0, [sp, #40]
  41712c:	ldr	x8, [sp, #24]
  417130:	ldr	x9, [x8, #160]
  417134:	cbz	x9, 4171fc <sqrt@plt+0x1553c>
  417138:	ldr	w8, [sp, #40]
  41713c:	ldr	x9, [sp, #24]
  417140:	ldr	w10, [x9, #168]
  417144:	udiv	w11, w8, w10
  417148:	mul	w10, w11, w10
  41714c:	subs	w8, w8, w10
  417150:	str	w8, [sp, #36]
  417154:	ldr	x8, [sp, #24]
  417158:	ldr	x9, [x8, #160]
  41715c:	ldrsw	x10, [sp, #36]
  417160:	mov	x11, #0x8                   	// #8
  417164:	mul	x10, x11, x10
  417168:	add	x9, x9, x10
  41716c:	ldr	x9, [x9]
  417170:	cbz	x9, 4171fc <sqrt@plt+0x1553c>
  417174:	ldr	x8, [sp, #24]
  417178:	ldr	x9, [x8, #160]
  41717c:	ldrsw	x10, [sp, #36]
  417180:	mov	x11, #0x8                   	// #8
  417184:	mul	x10, x11, x10
  417188:	add	x9, x9, x10
  41718c:	ldr	x0, [x9]
  417190:	bl	401900 <strlen@plt>
  417194:	ldursw	x8, [x29, #-44]
  417198:	cmp	x0, x8
  41719c:	b.ne	4171d8 <sqrt@plt+0x15518>  // b.any
  4171a0:	ldr	x8, [sp, #24]
  4171a4:	ldr	x9, [x8, #160]
  4171a8:	ldrsw	x10, [sp, #36]
  4171ac:	mov	x11, #0x8                   	// #8
  4171b0:	mul	x10, x11, x10
  4171b4:	add	x9, x9, x10
  4171b8:	ldr	x0, [x9]
  4171bc:	ldr	x1, [x8, #136]
  4171c0:	ldursw	x2, [x29, #-44]
  4171c4:	bl	401990 <memcmp@plt>
  4171c8:	cbnz	w0, 4171d8 <sqrt@plt+0x15518>
  4171cc:	mov	x8, xzr
  4171d0:	stur	x8, [x29, #-8]
  4171d4:	b	417264 <sqrt@plt+0x155a4>
  4171d8:	ldr	w8, [sp, #36]
  4171dc:	cbnz	w8, 4171ec <sqrt@plt+0x1552c>
  4171e0:	ldr	x8, [sp, #24]
  4171e4:	ldr	w9, [x8, #168]
  4171e8:	str	w9, [sp, #36]
  4171ec:	ldr	w8, [sp, #36]
  4171f0:	subs	w8, w8, #0x1
  4171f4:	str	w8, [sp, #36]
  4171f8:	b	417154 <sqrt@plt+0x15494>
  4171fc:	ldr	x8, [sp, #24]
  417200:	ldr	x9, [x8, #112]
  417204:	ldr	w10, [sp, #40]
  417208:	ldr	w11, [x8, #52]
  41720c:	udiv	w12, w10, w11
  417210:	mul	w11, w12, w11
  417214:	subs	w10, w10, w11
  417218:	ldr	w10, [x9, w10, sxtw #2]
  41721c:	str	w10, [sp, #32]
  417220:	ldr	w10, [sp, #32]
  417224:	cmp	w10, #0x0
  417228:	cset	w10, ge  // ge = tcont
  41722c:	tbnz	w10, #0, 417240 <sqrt@plt+0x15580>
  417230:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  417234:	add	x8, x8, #0x778
  417238:	str	x8, [sp, #8]
  41723c:	b	41725c <sqrt@plt+0x1559c>
  417240:	ldr	x8, [sp, #24]
  417244:	ldr	x9, [x8, #120]
  417248:	ldrsw	x10, [sp, #32]
  41724c:	mov	x11, #0x4                   	// #4
  417250:	mul	x10, x11, x10
  417254:	add	x9, x9, x10
  417258:	str	x9, [sp, #8]
  41725c:	ldr	x8, [sp, #8]
  417260:	stur	x8, [x29, #-8]
  417264:	ldur	x0, [x29, #-8]
  417268:	ldp	x29, x30, [sp, #96]
  41726c:	add	sp, sp, #0x70
  417270:	ret
  417274:	sub	sp, sp, #0x20
  417278:	str	x0, [sp, #24]
  41727c:	str	x1, [sp, #16]
  417280:	str	x2, [sp, #8]
  417284:	ldr	x8, [sp, #16]
  417288:	ldr	w9, [x8]
  41728c:	cmp	w9, #0x0
  417290:	cset	w9, lt  // lt = tstop
  417294:	tbnz	w9, #0, 41732c <sqrt@plt+0x1566c>
  417298:	ldr	x8, [sp, #8]
  41729c:	ldr	w9, [x8]
  4172a0:	cmp	w9, #0x0
  4172a4:	cset	w9, lt  // lt = tstop
  4172a8:	mov	w10, #0x0                   	// #0
  4172ac:	str	w10, [sp, #4]
  4172b0:	tbnz	w9, #0, 4172d0 <sqrt@plt+0x15610>
  4172b4:	ldr	x8, [sp, #8]
  4172b8:	ldr	w9, [x8]
  4172bc:	ldr	x8, [sp, #16]
  4172c0:	ldr	w10, [x8]
  4172c4:	cmp	w9, w10
  4172c8:	cset	w9, lt  // lt = tstop
  4172cc:	str	w9, [sp, #4]
  4172d0:	ldr	w8, [sp, #4]
  4172d4:	tbnz	w8, #0, 4172dc <sqrt@plt+0x1561c>
  4172d8:	b	4172ec <sqrt@plt+0x1562c>
  4172dc:	ldr	x8, [sp, #8]
  4172e0:	add	x8, x8, #0x4
  4172e4:	str	x8, [sp, #8]
  4172e8:	b	417298 <sqrt@plt+0x155d8>
  4172ec:	ldr	x8, [sp, #8]
  4172f0:	ldr	w9, [x8]
  4172f4:	ldr	x8, [sp, #16]
  4172f8:	ldr	w10, [x8]
  4172fc:	cmp	w9, w10
  417300:	b.ne	41731c <sqrt@plt+0x1565c>  // b.any
  417304:	ldr	x8, [sp, #8]
  417308:	ldr	w9, [x8]
  41730c:	ldr	x8, [sp, #24]
  417310:	add	x10, x8, #0x4
  417314:	str	x10, [sp, #24]
  417318:	str	w9, [x8]
  41731c:	ldr	x8, [sp, #16]
  417320:	add	x8, x8, #0x4
  417324:	str	x8, [sp, #16]
  417328:	b	417284 <sqrt@plt+0x155c4>
  41732c:	ldr	x8, [sp, #24]
  417330:	add	x9, x8, #0x4
  417334:	str	x9, [sp, #24]
  417338:	mov	w10, #0xffffffff            	// #-1
  41733c:	str	w10, [x8]
  417340:	add	sp, sp, #0x20
  417344:	ret
  417348:	sub	sp, sp, #0x10
  41734c:	str	x0, [sp, #8]
  417350:	str	x1, [sp]
  417354:	ldr	x8, [sp, #8]
  417358:	ldr	x9, [sp]
  41735c:	str	x9, [x8]
  417360:	add	sp, sp, #0x10
  417364:	ret
  417368:	sub	sp, sp, #0x10
  41736c:	str	x0, [sp, #8]
  417370:	add	sp, sp, #0x10
  417374:	ret
  417378:	sub	sp, sp, #0x20
  41737c:	stp	x29, x30, [sp, #16]
  417380:	add	x29, sp, #0x10
  417384:	str	x0, [sp, #8]
  417388:	ldr	x8, [sp, #8]
  41738c:	ldr	x8, [x8]
  417390:	ldr	w0, [x8]
  417394:	bl	401b70 <close@plt>
  417398:	b	41739c <sqrt@plt+0x156dc>
  41739c:	ldp	x29, x30, [sp, #16]
  4173a0:	add	sp, sp, #0x20
  4173a4:	ret
  4173a8:	bl	40e2dc <sqrt@plt+0xc61c>
  4173ac:	sub	sp, sp, #0x10
  4173b0:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  4173b4:	add	x8, x8, #0xdf0
  4173b8:	add	x8, x8, #0x10
  4173bc:	str	x0, [sp, #8]
  4173c0:	ldr	x9, [sp, #8]
  4173c4:	str	x8, [x9]
  4173c8:	add	sp, sp, #0x10
  4173cc:	ret
  4173d0:	sub	sp, sp, #0x10
  4173d4:	str	x0, [sp, #8]
  4173d8:	str	w1, [sp, #4]
  4173dc:	str	w2, [sp]
  4173e0:	ldr	x8, [sp, #8]
  4173e4:	ldr	w9, [sp, #4]
  4173e8:	str	w9, [x8]
  4173ec:	ldr	w9, [sp]
  4173f0:	str	w9, [x8, #4]
  4173f4:	add	sp, sp, #0x10
  4173f8:	ret
  4173fc:	sub	sp, sp, #0x40
  417400:	stp	x29, x30, [sp, #48]
  417404:	add	x29, sp, #0x30
  417408:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  41740c:	add	x8, x8, #0xc1b
  417410:	stur	x0, [x29, #-8]
  417414:	stur	wzr, [x29, #-12]
  417418:	str	x8, [sp, #24]
  41741c:	ldur	w8, [x29, #-12]
  417420:	cmp	w8, #0x100
  417424:	b.ge	41748c <sqrt@plt+0x157cc>  // b.tcont
  417428:	ldur	w8, [x29, #-12]
  41742c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  417430:	add	x0, x0, #0x825
  417434:	mov	w1, w8
  417438:	bl	40536c <sqrt@plt+0x36ac>
  41743c:	cbz	w0, 41745c <sqrt@plt+0x1579c>
  417440:	ldur	w8, [x29, #-12]
  417444:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0xa748>
  417448:	add	x0, x0, #0xf1d
  41744c:	mov	w1, w8
  417450:	bl	405348 <sqrt@plt+0x3688>
  417454:	str	w0, [sp, #20]
  417458:	b	417464 <sqrt@plt+0x157a4>
  41745c:	mov	w8, wzr
  417460:	str	w8, [sp, #20]
  417464:	ldr	w8, [sp, #20]
  417468:	ldursw	x9, [x29, #-12]
  41746c:	adrp	x10, 43d000 <stderr@@GLIBC_2.17+0xa748>
  417470:	add	x10, x10, #0xb1b
  417474:	add	x9, x10, x9
  417478:	strb	w8, [x9]
  41747c:	ldur	w8, [x29, #-12]
  417480:	add	w8, w8, #0x1
  417484:	stur	w8, [x29, #-12]
  417488:	b	41741c <sqrt@plt+0x1575c>
  41748c:	stur	wzr, [x29, #-12]
  417490:	ldur	w8, [x29, #-12]
  417494:	cmp	w8, #0x100
  417498:	b.ge	417590 <sqrt@plt+0x158d0>  // b.tcont
  41749c:	ldur	w8, [x29, #-12]
  4174a0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4174a4:	add	x0, x0, #0x325
  4174a8:	mov	w1, w8
  4174ac:	bl	40536c <sqrt@plt+0x36ac>
  4174b0:	cbz	w0, 417518 <sqrt@plt+0x15858>
  4174b4:	ldur	w8, [x29, #-12]
  4174b8:	ldursw	x9, [x29, #-12]
  4174bc:	mov	x10, #0x3                   	// #3
  4174c0:	mul	x9, x10, x9
  4174c4:	ldr	x11, [sp, #24]
  4174c8:	add	x9, x11, x9
  4174cc:	strb	w8, [x9]
  4174d0:	ldur	w8, [x29, #-12]
  4174d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4174d8:	add	x0, x0, #0x1d
  4174dc:	mov	w1, w8
  4174e0:	str	x10, [sp, #8]
  4174e4:	bl	405348 <sqrt@plt+0x3688>
  4174e8:	ldursw	x9, [x29, #-12]
  4174ec:	ldr	x10, [sp, #8]
  4174f0:	mul	x9, x10, x9
  4174f4:	ldr	x11, [sp, #24]
  4174f8:	add	x9, x11, x9
  4174fc:	strb	w0, [x9, #1]
  417500:	ldursw	x9, [x29, #-12]
  417504:	mul	x9, x10, x9
  417508:	add	x9, x11, x9
  41750c:	mov	w8, #0x0                   	// #0
  417510:	strb	w8, [x9, #2]
  417514:	b	417580 <sqrt@plt+0x158c0>
  417518:	ldur	w8, [x29, #-12]
  41751c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  417520:	add	x0, x0, #0x425
  417524:	mov	w1, w8
  417528:	bl	40536c <sqrt@plt+0x36ac>
  41752c:	cbz	w0, 417564 <sqrt@plt+0x158a4>
  417530:	ldur	w8, [x29, #-12]
  417534:	ldursw	x9, [x29, #-12]
  417538:	mov	x10, #0x3                   	// #3
  41753c:	mul	x9, x10, x9
  417540:	ldr	x11, [sp, #24]
  417544:	add	x9, x11, x9
  417548:	strb	w8, [x9]
  41754c:	ldursw	x9, [x29, #-12]
  417550:	mul	x9, x10, x9
  417554:	add	x9, x11, x9
  417558:	mov	w8, #0x0                   	// #0
  41755c:	strb	w8, [x9, #1]
  417560:	b	417580 <sqrt@plt+0x158c0>
  417564:	ldursw	x8, [x29, #-12]
  417568:	mov	x9, #0x3                   	// #3
  41756c:	mul	x8, x9, x8
  417570:	ldr	x9, [sp, #24]
  417574:	add	x8, x9, x8
  417578:	mov	w10, #0x0                   	// #0
  41757c:	strb	w10, [x8]
  417580:	ldur	w8, [x29, #-12]
  417584:	add	w8, w8, #0x1
  417588:	stur	w8, [x29, #-12]
  41758c:	b	417490 <sqrt@plt+0x157d0>
  417590:	ldp	x29, x30, [sp, #48]
  417594:	add	sp, sp, #0x40
  417598:	ret
  41759c:	sub	sp, sp, #0x40
  4175a0:	stp	x29, x30, [sp, #48]
  4175a4:	add	x29, sp, #0x30
  4175a8:	stur	x0, [x29, #-8]
  4175ac:	stur	x1, [x29, #-16]
  4175b0:	stur	w2, [x29, #-20]
  4175b4:	ldur	x8, [x29, #-8]
  4175b8:	ldur	w9, [x29, #-20]
  4175bc:	str	w9, [x8, #8]
  4175c0:	ldrsw	x0, [x8, #8]
  4175c4:	str	x8, [sp, #8]
  4175c8:	bl	401870 <_Znam@plt>
  4175cc:	ldr	x8, [sp, #8]
  4175d0:	str	x0, [x8]
  4175d4:	str	wzr, [sp, #24]
  4175d8:	ldr	w8, [sp, #24]
  4175dc:	ldr	x9, [sp, #8]
  4175e0:	ldr	w10, [x9, #8]
  4175e4:	cmp	w8, w10
  4175e8:	b.ge	417630 <sqrt@plt+0x15970>  // b.tcont
  4175ec:	ldur	x8, [x29, #-16]
  4175f0:	ldrsw	x9, [sp, #24]
  4175f4:	ldrb	w10, [x8, x9]
  4175f8:	mov	w8, w10
  4175fc:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  417600:	add	x9, x9, #0xb1b
  417604:	add	x8, x9, x8
  417608:	ldrb	w10, [x8]
  41760c:	ldr	x8, [sp, #8]
  417610:	ldr	x9, [x8]
  417614:	ldrsw	x11, [sp, #24]
  417618:	add	x9, x9, x11
  41761c:	strb	w10, [x9]
  417620:	ldr	w8, [sp, #24]
  417624:	add	w8, w8, #0x1
  417628:	str	w8, [sp, #24]
  41762c:	b	4175d8 <sqrt@plt+0x15918>
  417630:	str	wzr, [sp, #24]
  417634:	ldr	w8, [sp, #24]
  417638:	cmp	w8, #0x100
  41763c:	b.ge	417664 <sqrt@plt+0x159a4>  // b.tcont
  417640:	ldr	x8, [sp, #8]
  417644:	ldr	w9, [x8, #8]
  417648:	add	x10, x8, #0xc
  41764c:	ldrsw	x11, [sp, #24]
  417650:	str	w9, [x10, x11, lsl #2]
  417654:	ldr	w8, [sp, #24]
  417658:	add	w8, w8, #0x1
  41765c:	str	w8, [sp, #24]
  417660:	b	417634 <sqrt@plt+0x15974>
  417664:	str	wzr, [sp, #24]
  417668:	ldr	w8, [sp, #24]
  41766c:	ldr	x9, [sp, #8]
  417670:	ldr	w10, [x9, #8]
  417674:	cmp	w8, w10
  417678:	b.ge	4176fc <sqrt@plt+0x15a3c>  // b.tcont
  41767c:	ldr	x8, [sp, #8]
  417680:	ldr	x9, [x8]
  417684:	ldrsw	x10, [sp, #24]
  417688:	ldrb	w11, [x9, x10]
  41768c:	mov	w9, w11
  417690:	mov	x10, #0x3                   	// #3
  417694:	mul	x9, x10, x9
  417698:	adrp	x10, 43d000 <stderr@@GLIBC_2.17+0xa748>
  41769c:	add	x10, x10, #0xc1b
  4176a0:	add	x9, x10, x9
  4176a4:	str	x9, [sp, #16]
  4176a8:	ldr	x8, [sp, #16]
  4176ac:	ldrb	w9, [x8]
  4176b0:	cbz	w9, 4176ec <sqrt@plt+0x15a2c>
  4176b4:	ldr	x8, [sp, #8]
  4176b8:	ldr	w9, [x8, #8]
  4176bc:	ldr	w10, [sp, #24]
  4176c0:	subs	w9, w9, w10
  4176c4:	subs	w9, w9, #0x1
  4176c8:	add	x11, x8, #0xc
  4176cc:	ldr	x12, [sp, #16]
  4176d0:	ldrb	w10, [x12]
  4176d4:	mov	w12, w10
  4176d8:	str	w9, [x11, x12, lsl #2]
  4176dc:	ldr	x8, [sp, #16]
  4176e0:	add	x8, x8, #0x1
  4176e4:	str	x8, [sp, #16]
  4176e8:	b	4176a8 <sqrt@plt+0x159e8>
  4176ec:	ldr	w8, [sp, #24]
  4176f0:	add	w8, w8, #0x1
  4176f4:	str	w8, [sp, #24]
  4176f8:	b	417668 <sqrt@plt+0x159a8>
  4176fc:	ldp	x29, x30, [sp, #48]
  417700:	add	sp, sp, #0x40
  417704:	ret
  417708:	sub	sp, sp, #0x70
  41770c:	str	x0, [sp, #96]
  417710:	str	x1, [sp, #88]
  417714:	str	x2, [sp, #80]
  417718:	ldr	x8, [sp, #96]
  41771c:	ldr	x9, [sp, #80]
  417720:	ldr	x10, [sp, #88]
  417724:	subs	x9, x9, x10
  417728:	str	w9, [sp, #76]
  41772c:	ldr	w9, [x8, #8]
  417730:	ldr	w11, [sp, #76]
  417734:	cmp	w9, w11
  417738:	str	x8, [sp, #16]
  41773c:	b.le	41774c <sqrt@plt+0x15a8c>
  417740:	mov	x8, xzr
  417744:	str	x8, [sp, #104]
  417748:	b	417940 <sqrt@plt+0x15c80>
  41774c:	ldr	w8, [sp, #76]
  417750:	ldr	x9, [sp, #16]
  417754:	ldr	w10, [x9, #8]
  417758:	mov	w11, #0x4                   	// #4
  41775c:	mul	w10, w10, w11
  417760:	cmp	w8, w10
  417764:	b.le	417790 <sqrt@plt+0x15ad0>
  417768:	ldr	x8, [sp, #80]
  41776c:	ldr	x9, [sp, #16]
  417770:	ldr	w10, [x9, #8]
  417774:	mov	w11, #0x4                   	// #4
  417778:	mul	w10, w10, w11
  41777c:	mov	x12, xzr
  417780:	subs	x12, x12, w10, sxtw
  417784:	add	x8, x8, x12
  417788:	str	x8, [sp, #64]
  41778c:	b	417798 <sqrt@plt+0x15ad8>
  417790:	ldr	x8, [sp, #88]
  417794:	str	x8, [sp, #64]
  417798:	ldr	x8, [sp, #88]
  41779c:	ldr	x9, [sp, #16]
  4177a0:	ldrsw	x10, [x9, #8]
  4177a4:	add	x8, x8, x10
  4177a8:	mov	x10, #0xffffffffffffffff    	// #-1
  4177ac:	add	x8, x8, x10
  4177b0:	str	x8, [sp, #56]
  4177b4:	add	x8, x9, #0xc
  4177b8:	str	x8, [sp, #48]
  4177bc:	ldr	x8, [x9]
  4177c0:	str	x8, [sp, #40]
  4177c4:	ldr	x8, [sp, #56]
  4177c8:	ldr	x9, [sp, #64]
  4177cc:	cmp	x8, x9
  4177d0:	b.cs	41784c <sqrt@plt+0x15b8c>  // b.hs, b.nlast
  4177d4:	ldr	x8, [sp, #48]
  4177d8:	ldr	x9, [sp, #56]
  4177dc:	ldrb	w10, [x9]
  4177e0:	mov	w9, w10
  4177e4:	ldr	w10, [x8, x9, lsl #2]
  4177e8:	str	w10, [sp, #36]
  4177ec:	ldr	w10, [sp, #36]
  4177f0:	cbnz	w10, 4177f8 <sqrt@plt+0x15b38>
  4177f4:	b	41784c <sqrt@plt+0x15b8c>
  4177f8:	ldrsw	x8, [sp, #36]
  4177fc:	ldr	x9, [sp, #56]
  417800:	add	x8, x9, x8
  417804:	str	x8, [sp, #56]
  417808:	ldr	x8, [sp, #48]
  41780c:	ldr	x9, [sp, #56]
  417810:	ldrb	w10, [x9]
  417814:	mov	w9, w10
  417818:	ldrsw	x8, [x8, x9, lsl #2]
  41781c:	ldr	x9, [sp, #56]
  417820:	add	x8, x9, x8
  417824:	str	x8, [sp, #56]
  417828:	ldr	x8, [sp, #48]
  41782c:	ldr	x9, [sp, #56]
  417830:	ldrb	w10, [x9]
  417834:	mov	w9, w10
  417838:	ldrsw	x8, [x8, x9, lsl #2]
  41783c:	ldr	x9, [sp, #56]
  417840:	add	x8, x9, x8
  417844:	str	x8, [sp, #56]
  417848:	b	4177c4 <sqrt@plt+0x15b04>
  41784c:	ldr	x8, [sp, #56]
  417850:	ldr	x9, [sp, #80]
  417854:	mov	w10, #0x0                   	// #0
  417858:	cmp	x8, x9
  41785c:	str	w10, [sp, #12]
  417860:	b.cs	417884 <sqrt@plt+0x15bc4>  // b.hs, b.nlast
  417864:	ldr	x8, [sp, #48]
  417868:	ldr	x9, [sp, #56]
  41786c:	ldrb	w10, [x9]
  417870:	mov	w9, w10
  417874:	ldr	w10, [x8, x9, lsl #2]
  417878:	cmp	w10, #0x0
  41787c:	cset	w10, ne  // ne = any
  417880:	str	w10, [sp, #12]
  417884:	ldr	w8, [sp, #12]
  417888:	tbnz	w8, #0, 417890 <sqrt@plt+0x15bd0>
  41788c:	b	4178a0 <sqrt@plt+0x15be0>
  417890:	ldr	x8, [sp, #56]
  417894:	add	x8, x8, #0x1
  417898:	str	x8, [sp, #56]
  41789c:	b	41784c <sqrt@plt+0x15b8c>
  4178a0:	ldr	x8, [sp, #56]
  4178a4:	ldr	x9, [sp, #80]
  4178a8:	cmp	x8, x9
  4178ac:	b.ne	4178b4 <sqrt@plt+0x15bf4>  // b.any
  4178b0:	b	417938 <sqrt@plt+0x15c78>
  4178b4:	ldr	x8, [sp, #16]
  4178b8:	ldr	w9, [x8, #8]
  4178bc:	subs	w9, w9, #0x1
  4178c0:	str	w9, [sp, #32]
  4178c4:	ldr	x10, [sp, #56]
  4178c8:	str	x10, [sp, #24]
  4178cc:	ldr	w8, [sp, #32]
  4178d0:	cbnz	w8, 4178e0 <sqrt@plt+0x15c20>
  4178d4:	ldr	x8, [sp, #24]
  4178d8:	str	x8, [sp, #104]
  4178dc:	b	417940 <sqrt@plt+0x15c80>
  4178e0:	ldr	x8, [sp, #24]
  4178e4:	mov	x9, #0xffffffffffffffff    	// #-1
  4178e8:	add	x9, x8, x9
  4178ec:	str	x9, [sp, #24]
  4178f0:	ldurb	w10, [x8, #-1]
  4178f4:	mov	w8, w10
  4178f8:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  4178fc:	add	x9, x9, #0xb1b
  417900:	ldrb	w10, [x9, x8]
  417904:	ldr	x8, [sp, #40]
  417908:	ldr	w11, [sp, #32]
  41790c:	subs	w11, w11, #0x1
  417910:	str	w11, [sp, #32]
  417914:	ldrb	w11, [x8, w11, sxtw]
  417918:	cmp	w10, w11
  41791c:	b.eq	417924 <sqrt@plt+0x15c64>  // b.none
  417920:	b	417928 <sqrt@plt+0x15c68>
  417924:	b	4178cc <sqrt@plt+0x15c0c>
  417928:	ldr	x8, [sp, #56]
  41792c:	add	x8, x8, #0x1
  417930:	str	x8, [sp, #56]
  417934:	b	4177c4 <sqrt@plt+0x15b04>
  417938:	mov	x8, xzr
  41793c:	str	x8, [sp, #104]
  417940:	ldr	x0, [sp, #104]
  417944:	add	sp, sp, #0x70
  417948:	ret
  41794c:	sub	sp, sp, #0x20
  417950:	stp	x29, x30, [sp, #16]
  417954:	add	x29, sp, #0x10
  417958:	str	x0, [sp, #8]
  41795c:	ldr	x8, [sp, #8]
  417960:	ldr	x8, [x8]
  417964:	str	x8, [sp]
  417968:	cbz	x8, 417974 <sqrt@plt+0x15cb4>
  41796c:	ldr	x0, [sp]
  417970:	bl	401b40 <_ZdaPv@plt>
  417974:	ldp	x29, x30, [sp, #16]
  417978:	add	sp, sp, #0x20
  41797c:	ret
  417980:	sub	sp, sp, #0x90
  417984:	stp	x29, x30, [sp, #128]
  417988:	add	x29, sp, #0x80
  41798c:	mov	w8, #0x9f                  	// #159
  417990:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  417994:	add	x9, x9, #0xc40
  417998:	mov	w10, #0xa0                  	// #160
  41799c:	stur	x0, [x29, #-16]
  4179a0:	stur	x1, [x29, #-24]
  4179a4:	stur	x2, [x29, #-32]
  4179a8:	stur	x3, [x29, #-40]
  4179ac:	stur	x4, [x29, #-48]
  4179b0:	ldur	x0, [x29, #-16]
  4179b4:	ldur	x11, [x29, #-32]
  4179b8:	ldurb	w12, [x11, #-1]
  4179bc:	cmp	w12, #0xa
  4179c0:	cset	w12, eq  // eq = none
  4179c4:	and	w12, w12, #0x1
  4179c8:	str	x0, [sp, #56]
  4179cc:	mov	w0, w12
  4179d0:	mov	w1, w8
  4179d4:	mov	x2, x9
  4179d8:	str	x9, [sp, #48]
  4179dc:	str	w10, [sp, #44]
  4179e0:	bl	4052f0 <sqrt@plt+0x3630>
  4179e4:	ldur	x9, [x29, #-40]
  4179e8:	ldurb	w8, [x9, #-1]
  4179ec:	cmp	w8, #0xa
  4179f0:	cset	w8, eq  // eq = none
  4179f4:	and	w0, w8, #0x1
  4179f8:	ldr	w1, [sp, #44]
  4179fc:	ldr	x2, [sp, #48]
  417a00:	bl	4052f0 <sqrt@plt+0x3630>
  417a04:	ldur	x9, [x29, #-32]
  417a08:	stur	x9, [x29, #-56]
  417a0c:	ldur	x0, [x29, #-24]
  417a10:	ldur	x1, [x29, #-56]
  417a14:	ldur	x2, [x29, #-40]
  417a18:	bl	417708 <sqrt@plt+0x15a48>
  417a1c:	str	x0, [sp, #64]
  417a20:	ldr	x8, [sp, #64]
  417a24:	cbnz	x8, 417a2c <sqrt@plt+0x15d6c>
  417a28:	b	417a88 <sqrt@plt+0x15dc8>
  417a2c:	ldur	x1, [x29, #-32]
  417a30:	ldur	x2, [x29, #-40]
  417a34:	ldr	x3, [sp, #64]
  417a38:	ldur	x0, [x29, #-24]
  417a3c:	str	x1, [sp, #32]
  417a40:	str	x2, [sp, #24]
  417a44:	str	x3, [sp, #16]
  417a48:	bl	418e0c <sqrt@plt+0x1714c>
  417a4c:	ldur	x6, [x29, #-48]
  417a50:	ldr	x8, [sp, #56]
  417a54:	str	w0, [sp, #12]
  417a58:	mov	x0, x8
  417a5c:	ldr	x1, [sp, #32]
  417a60:	ldr	x2, [sp, #24]
  417a64:	ldr	x3, [sp, #16]
  417a68:	ldr	w4, [sp, #12]
  417a6c:	sub	x5, x29, #0x38
  417a70:	bl	417aa0 <sqrt@plt+0x15de0>
  417a74:	cbz	w0, 417a84 <sqrt@plt+0x15dc4>
  417a78:	ldr	x8, [sp, #64]
  417a7c:	stur	x8, [x29, #-8]
  417a80:	b	417a90 <sqrt@plt+0x15dd0>
  417a84:	b	417a0c <sqrt@plt+0x15d4c>
  417a88:	mov	x8, xzr
  417a8c:	stur	x8, [x29, #-8]
  417a90:	ldur	x0, [x29, #-8]
  417a94:	ldp	x29, x30, [sp, #128]
  417a98:	add	sp, sp, #0x90
  417a9c:	ret
  417aa0:	sub	sp, sp, #0x90
  417aa4:	stp	x29, x30, [sp, #128]
  417aa8:	add	x29, sp, #0x80
  417aac:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0xa748>
  417ab0:	add	x8, x8, #0xb1b
  417ab4:	stur	x0, [x29, #-16]
  417ab8:	stur	x1, [x29, #-24]
  417abc:	stur	x2, [x29, #-32]
  417ac0:	stur	x3, [x29, #-40]
  417ac4:	stur	w4, [x29, #-44]
  417ac8:	stur	x5, [x29, #-56]
  417acc:	str	x6, [sp, #64]
  417ad0:	ldur	x9, [x29, #-16]
  417ad4:	ldur	x10, [x29, #-40]
  417ad8:	add	x10, x10, #0x1
  417adc:	ldur	x11, [x29, #-56]
  417ae0:	str	x10, [x11]
  417ae4:	ldr	w12, [x9, #8]
  417ae8:	cmp	w12, #0x0
  417aec:	cset	w12, le
  417af0:	str	x8, [sp, #32]
  417af4:	str	x9, [sp, #24]
  417af8:	tbnz	w12, #0, 417b10 <sqrt@plt+0x15e50>
  417afc:	ldur	w8, [x29, #-44]
  417b00:	ldr	x9, [sp, #24]
  417b04:	ldr	w10, [x9, #8]
  417b08:	cmp	w8, w10
  417b0c:	b.ge	417b34 <sqrt@plt+0x15e74>  // b.tcont
  417b10:	ldur	x8, [x29, #-40]
  417b14:	ldursw	x9, [x29, #-44]
  417b18:	ldrb	w10, [x8, x9]
  417b1c:	mov	w8, w10
  417b20:	ldr	x9, [sp, #32]
  417b24:	ldrb	w10, [x9, x8]
  417b28:	cbz	w10, 417b34 <sqrt@plt+0x15e74>
  417b2c:	stur	wzr, [x29, #-4]
  417b30:	b	417e28 <sqrt@plt+0x16168>
  417b34:	ldur	x8, [x29, #-40]
  417b38:	ldur	x9, [x29, #-24]
  417b3c:	subs	x8, x8, x9
  417b40:	str	x8, [sp, #16]
  417b44:	cbz	x8, 417b6c <sqrt@plt+0x15eac>
  417b48:	b	417b4c <sqrt@plt+0x15e8c>
  417b4c:	ldr	x8, [sp, #16]
  417b50:	cmp	x8, #0x1
  417b54:	b.eq	417b70 <sqrt@plt+0x15eb0>  // b.none
  417b58:	b	417b5c <sqrt@plt+0x15e9c>
  417b5c:	ldr	x8, [sp, #16]
  417b60:	cmp	x8, #0x2
  417b64:	b.eq	417ba4 <sqrt@plt+0x15ee4>  // b.none
  417b68:	b	417c10 <sqrt@plt+0x15f50>
  417b6c:	b	417cb8 <sqrt@plt+0x15ff8>
  417b70:	ldur	x8, [x29, #-40]
  417b74:	ldurb	w9, [x8, #-1]
  417b78:	cmp	w9, #0x25
  417b7c:	b.eq	417b98 <sqrt@plt+0x15ed8>  // b.none
  417b80:	ldur	x8, [x29, #-40]
  417b84:	ldurb	w9, [x8, #-1]
  417b88:	mov	w8, w9
  417b8c:	ldr	x10, [sp, #32]
  417b90:	ldrb	w9, [x10, x8]
  417b94:	cbz	w9, 417ba0 <sqrt@plt+0x15ee0>
  417b98:	stur	wzr, [x29, #-4]
  417b9c:	b	417e28 <sqrt@plt+0x16168>
  417ba0:	b	417cb8 <sqrt@plt+0x15ff8>
  417ba4:	ldur	x8, [x29, #-40]
  417ba8:	ldurb	w9, [x8, #-1]
  417bac:	mov	w8, w9
  417bb0:	ldr	x10, [sp, #32]
  417bb4:	ldrb	w9, [x10, x8]
  417bb8:	cbz	w9, 417bd4 <sqrt@plt+0x15f14>
  417bbc:	ldur	x8, [x29, #-40]
  417bc0:	ldurb	w9, [x8, #-2]
  417bc4:	cmp	w9, #0x25
  417bc8:	b.eq	417bd4 <sqrt@plt+0x15f14>  // b.none
  417bcc:	stur	wzr, [x29, #-4]
  417bd0:	b	417e28 <sqrt@plt+0x16168>
  417bd4:	ldur	x8, [x29, #-40]
  417bd8:	ldurb	w9, [x8, #-1]
  417bdc:	cmp	w9, #0x25
  417be0:	b.ne	417c0c <sqrt@plt+0x15f4c>  // b.any
  417be4:	ldur	x8, [x29, #-40]
  417be8:	ldurb	w9, [x8, #-2]
  417bec:	cmp	w9, #0xa
  417bf0:	b.eq	417c04 <sqrt@plt+0x15f44>  // b.none
  417bf4:	ldur	x8, [x29, #-40]
  417bf8:	ldurb	w9, [x8, #-2]
  417bfc:	cmp	w9, #0x25
  417c00:	b.ne	417c0c <sqrt@plt+0x15f4c>  // b.any
  417c04:	stur	wzr, [x29, #-4]
  417c08:	b	417e28 <sqrt@plt+0x16168>
  417c0c:	b	417cb8 <sqrt@plt+0x15ff8>
  417c10:	ldur	x8, [x29, #-40]
  417c14:	ldurb	w9, [x8, #-1]
  417c18:	mov	w8, w9
  417c1c:	ldr	x10, [sp, #32]
  417c20:	ldrb	w9, [x10, x8]
  417c24:	cbz	w9, 417c70 <sqrt@plt+0x15fb0>
  417c28:	ldur	x8, [x29, #-40]
  417c2c:	ldurb	w9, [x8, #-2]
  417c30:	cmp	w9, #0x25
  417c34:	b.ne	417c68 <sqrt@plt+0x15fa8>  // b.any
  417c38:	ldur	x8, [x29, #-40]
  417c3c:	ldurb	w9, [x8, #-3]
  417c40:	cmp	w9, #0xa
  417c44:	b.eq	417c70 <sqrt@plt+0x15fb0>  // b.none
  417c48:	ldur	x8, [x29, #-40]
  417c4c:	ldurb	w9, [x8, #-3]
  417c50:	cmp	w9, #0x25
  417c54:	b.ne	417c68 <sqrt@plt+0x15fa8>  // b.any
  417c58:	ldur	x8, [x29, #-40]
  417c5c:	ldurb	w9, [x8, #-4]
  417c60:	cmp	w9, #0xa
  417c64:	b.eq	417c70 <sqrt@plt+0x15fb0>  // b.none
  417c68:	stur	wzr, [x29, #-4]
  417c6c:	b	417e28 <sqrt@plt+0x16168>
  417c70:	ldur	x8, [x29, #-40]
  417c74:	ldurb	w9, [x8, #-1]
  417c78:	cmp	w9, #0x25
  417c7c:	b.ne	417cb8 <sqrt@plt+0x15ff8>  // b.any
  417c80:	ldur	x8, [x29, #-40]
  417c84:	ldurb	w9, [x8, #-2]
  417c88:	cmp	w9, #0xa
  417c8c:	b.eq	417cb0 <sqrt@plt+0x15ff0>  // b.none
  417c90:	ldur	x8, [x29, #-40]
  417c94:	ldurb	w9, [x8, #-2]
  417c98:	cmp	w9, #0x25
  417c9c:	b.ne	417cb8 <sqrt@plt+0x15ff8>  // b.any
  417ca0:	ldur	x8, [x29, #-40]
  417ca4:	ldurb	w9, [x8, #-3]
  417ca8:	cmp	w9, #0xa
  417cac:	b.ne	417cb8 <sqrt@plt+0x15ff8>  // b.any
  417cb0:	stur	wzr, [x29, #-4]
  417cb4:	b	417e28 <sqrt@plt+0x16168>
  417cb8:	ldur	x8, [x29, #-40]
  417cbc:	str	x8, [sp, #56]
  417cc0:	str	wzr, [sp, #52]
  417cc4:	ldr	x8, [sp, #56]
  417cc8:	ldrb	w9, [x8]
  417ccc:	cmp	w9, #0xa
  417cd0:	b.ne	417e0c <sqrt@plt+0x1614c>  // b.any
  417cd4:	ldr	w8, [sp, #52]
  417cd8:	cbnz	w8, 417d48 <sqrt@plt+0x16088>
  417cdc:	ldr	x8, [sp, #56]
  417ce0:	ldrb	w9, [x8, #1]
  417ce4:	cmp	w9, #0x25
  417ce8:	b.ne	417d48 <sqrt@plt+0x16088>  // b.any
  417cec:	ldr	x8, [sp, #56]
  417cf0:	ldrb	w9, [x8, #2]
  417cf4:	cbz	w9, 417d34 <sqrt@plt+0x16074>
  417cf8:	ldr	x8, [sp, #24]
  417cfc:	ldr	x0, [x8]
  417d00:	ldr	x9, [sp, #56]
  417d04:	ldrb	w1, [x9, #2]
  417d08:	bl	4019c0 <strchr@plt>
  417d0c:	cbz	x0, 417d34 <sqrt@plt+0x16074>
  417d10:	ldur	x0, [x29, #-32]
  417d14:	ldur	x8, [x29, #-40]
  417d18:	ldursw	x9, [x29, #-44]
  417d1c:	add	x1, x8, x9
  417d20:	bl	417e38 <sqrt@plt+0x16178>
  417d24:	ldur	x8, [x29, #-56]
  417d28:	str	x0, [x8]
  417d2c:	stur	wzr, [x29, #-4]
  417d30:	b	417e28 <sqrt@plt+0x16168>
  417d34:	ldr	x8, [sp, #64]
  417d38:	cbnz	x8, 417d40 <sqrt@plt+0x16080>
  417d3c:	b	417e20 <sqrt@plt+0x16160>
  417d40:	mov	w8, #0x1                   	// #1
  417d44:	str	w8, [sp, #52]
  417d48:	ldr	x8, [sp, #56]
  417d4c:	ldur	x9, [x29, #-24]
  417d50:	cmp	x8, x9
  417d54:	b.hi	417d7c <sqrt@plt+0x160bc>  // b.pmore
  417d58:	ldr	x8, [sp, #64]
  417d5c:	cbz	x8, 417d70 <sqrt@plt+0x160b0>
  417d60:	ldr	x8, [sp, #56]
  417d64:	add	x8, x8, #0x1
  417d68:	ldr	x9, [sp, #64]
  417d6c:	str	x8, [x9]
  417d70:	mov	w8, #0x1                   	// #1
  417d74:	stur	w8, [x29, #-4]
  417d78:	b	417e28 <sqrt@plt+0x16168>
  417d7c:	ldr	x8, [sp, #56]
  417d80:	mov	x9, #0xffffffffffffffff    	// #-1
  417d84:	add	x8, x8, x9
  417d88:	str	x8, [sp, #40]
  417d8c:	ldr	x8, [sp, #40]
  417d90:	ldrb	w9, [x8]
  417d94:	mov	w10, #0x1                   	// #1
  417d98:	cmp	w9, #0x20
  417d9c:	str	w10, [sp, #12]
  417da0:	b.eq	417db8 <sqrt@plt+0x160f8>  // b.none
  417da4:	ldr	x8, [sp, #40]
  417da8:	ldrb	w9, [x8]
  417dac:	cmp	w9, #0x9
  417db0:	cset	w9, eq  // eq = none
  417db4:	str	w9, [sp, #12]
  417db8:	ldr	w8, [sp, #12]
  417dbc:	tbnz	w8, #0, 417dc4 <sqrt@plt+0x16104>
  417dc0:	b	417dd8 <sqrt@plt+0x16118>
  417dc4:	ldr	x8, [sp, #40]
  417dc8:	mov	x9, #0xffffffffffffffff    	// #-1
  417dcc:	add	x8, x8, x9
  417dd0:	str	x8, [sp, #40]
  417dd4:	b	417d8c <sqrt@plt+0x160cc>
  417dd8:	ldr	x8, [sp, #40]
  417ddc:	ldrb	w9, [x8]
  417de0:	cmp	w9, #0xa
  417de4:	b.ne	417e04 <sqrt@plt+0x16144>  // b.any
  417de8:	ldr	x8, [sp, #64]
  417dec:	cbz	x8, 417e00 <sqrt@plt+0x16140>
  417df0:	ldr	x8, [sp, #56]
  417df4:	add	x8, x8, #0x1
  417df8:	ldr	x9, [sp, #64]
  417dfc:	str	x8, [x9]
  417e00:	b	417e20 <sqrt@plt+0x16160>
  417e04:	ldr	x8, [sp, #40]
  417e08:	str	x8, [sp, #56]
  417e0c:	ldr	x8, [sp, #56]
  417e10:	mov	x9, #0xffffffffffffffff    	// #-1
  417e14:	add	x8, x8, x9
  417e18:	str	x8, [sp, #56]
  417e1c:	b	417cc4 <sqrt@plt+0x16004>
  417e20:	mov	w8, #0x1                   	// #1
  417e24:	stur	w8, [x29, #-4]
  417e28:	ldur	w0, [x29, #-4]
  417e2c:	ldp	x29, x30, [sp, #128]
  417e30:	add	sp, sp, #0x90
  417e34:	ret
  417e38:	sub	sp, sp, #0x20
  417e3c:	str	x0, [sp, #24]
  417e40:	str	x1, [sp, #16]
  417e44:	ldr	x8, [sp, #16]
  417e48:	add	x9, x8, #0x1
  417e4c:	str	x9, [sp, #16]
  417e50:	ldrb	w10, [x8]
  417e54:	cmp	w10, #0xa
  417e58:	b.ne	417ef0 <sqrt@plt+0x16230>  // b.any
  417e5c:	ldr	x8, [sp, #16]
  417e60:	ldr	x9, [sp, #24]
  417e64:	cmp	x8, x9
  417e68:	b.eq	417e7c <sqrt@plt+0x161bc>  // b.none
  417e6c:	ldr	x8, [sp, #16]
  417e70:	ldrb	w9, [x8]
  417e74:	cmp	w9, #0x25
  417e78:	b.ne	417e80 <sqrt@plt+0x161c0>  // b.any
  417e7c:	b	417ef4 <sqrt@plt+0x16234>
  417e80:	ldr	x8, [sp, #16]
  417e84:	str	x8, [sp, #8]
  417e88:	ldr	x8, [sp, #8]
  417e8c:	ldrb	w9, [x8]
  417e90:	mov	w10, #0x1                   	// #1
  417e94:	cmp	w9, #0x20
  417e98:	str	w10, [sp, #4]
  417e9c:	b.eq	417eb4 <sqrt@plt+0x161f4>  // b.none
  417ea0:	ldr	x8, [sp, #8]
  417ea4:	ldrb	w9, [x8]
  417ea8:	cmp	w9, #0x9
  417eac:	cset	w9, eq  // eq = none
  417eb0:	str	w9, [sp, #4]
  417eb4:	ldr	w8, [sp, #4]
  417eb8:	tbnz	w8, #0, 417ec0 <sqrt@plt+0x16200>
  417ebc:	b	417ed0 <sqrt@plt+0x16210>
  417ec0:	ldr	x8, [sp, #8]
  417ec4:	add	x8, x8, #0x1
  417ec8:	str	x8, [sp, #8]
  417ecc:	b	417e88 <sqrt@plt+0x161c8>
  417ed0:	ldr	x8, [sp, #8]
  417ed4:	ldrb	w9, [x8]
  417ed8:	cmp	w9, #0xa
  417edc:	b.ne	417ee4 <sqrt@plt+0x16224>  // b.any
  417ee0:	b	417ef4 <sqrt@plt+0x16234>
  417ee4:	ldr	x8, [sp, #8]
  417ee8:	add	x8, x8, #0x1
  417eec:	str	x8, [sp, #16]
  417ef0:	b	417e44 <sqrt@plt+0x16184>
  417ef4:	ldr	x0, [sp, #16]
  417ef8:	add	sp, sp, #0x20
  417efc:	ret
  417f00:	sub	sp, sp, #0x10
  417f04:	mov	x8, xzr
  417f08:	str	x0, [sp, #8]
  417f0c:	ldr	x9, [sp, #8]
  417f10:	str	x8, [x9]
  417f14:	str	x8, [x9, #8]
  417f18:	add	sp, sp, #0x10
  417f1c:	ret
  417f20:	sub	sp, sp, #0x20
  417f24:	stp	x29, x30, [sp, #16]
  417f28:	add	x29, sp, #0x10
  417f2c:	str	x0, [sp, #8]
  417f30:	ldr	x8, [sp, #8]
  417f34:	ldr	x8, [x8]
  417f38:	str	x8, [sp]
  417f3c:	cbz	x8, 417f48 <sqrt@plt+0x16288>
  417f40:	ldr	x0, [sp]
  417f44:	bl	401b40 <_ZdaPv@plt>
  417f48:	ldp	x29, x30, [sp, #16]
  417f4c:	add	sp, sp, #0x20
  417f50:	ret
  417f54:	sub	sp, sp, #0x20
  417f58:	str	x0, [sp, #24]
  417f5c:	ldr	x8, [sp, #24]
  417f60:	ldr	x9, [x8]
  417f64:	str	x8, [sp, #16]
  417f68:	cbz	x9, 417f80 <sqrt@plt+0x162c0>
  417f6c:	ldr	x8, [sp, #16]
  417f70:	ldr	x9, [x8]
  417f74:	add	x9, x9, #0x4
  417f78:	str	x9, [sp, #8]
  417f7c:	b	417f88 <sqrt@plt+0x162c8>
  417f80:	mov	x8, xzr
  417f84:	str	x8, [sp, #8]
  417f88:	ldr	x8, [sp, #8]
  417f8c:	mov	x0, x8
  417f90:	add	sp, sp, #0x20
  417f94:	ret
  417f98:	sub	sp, sp, #0x10
  417f9c:	str	x0, [sp, #8]
  417fa0:	ldr	x8, [sp, #8]
  417fa4:	ldr	x0, [x8, #8]
  417fa8:	add	sp, sp, #0x10
  417fac:	ret
  417fb0:	sub	sp, sp, #0x1d0
  417fb4:	stp	x29, x30, [sp, #432]
  417fb8:	str	x28, [sp, #448]
  417fbc:	add	x29, sp, #0x1b0
  417fc0:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  417fc4:	add	x8, x8, #0xc30
  417fc8:	sub	x9, x29, #0xa0
  417fcc:	stur	x0, [x29, #-16]
  417fd0:	stur	w1, [x29, #-20]
  417fd4:	stur	x2, [x29, #-32]
  417fd8:	ldur	x10, [x29, #-16]
  417fdc:	ldur	w0, [x29, #-20]
  417fe0:	mov	x1, x9
  417fe4:	str	x8, [sp, #112]
  417fe8:	str	x10, [sp, #104]
  417fec:	bl	41c298 <_ZdlPvm@@Base+0x19f4>
  417ff0:	cmp	w0, #0x0
  417ff4:	cset	w11, ge  // ge = tcont
  417ff8:	tbnz	w11, #0, 418050 <sqrt@plt+0x16390>
  417ffc:	ldur	x1, [x29, #-32]
  418000:	sub	x8, x29, #0xb0
  418004:	mov	x0, x8
  418008:	str	x8, [sp, #96]
  41800c:	bl	419b9c <sqrt@plt+0x17edc>
  418010:	bl	401b50 <__errno_location@plt>
  418014:	ldr	w0, [x0]
  418018:	bl	401a00 <strerror@plt>
  41801c:	sub	x8, x29, #0xc0
  418020:	str	x0, [sp, #88]
  418024:	mov	x0, x8
  418028:	ldr	x1, [sp, #88]
  41802c:	str	x8, [sp, #80]
  418030:	bl	419b9c <sqrt@plt+0x17edc>
  418034:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  418038:	add	x0, x0, #0x98a
  41803c:	ldr	x1, [sp, #96]
  418040:	ldr	x2, [sp, #80]
  418044:	ldr	x3, [sp, #112]
  418048:	bl	419f74 <sqrt@plt+0x182b4>
  41804c:	b	4183a4 <sqrt@plt+0x166e4>
  418050:	ldur	w8, [x29, #-144]
  418054:	and	w8, w8, #0xf000
  418058:	cmp	w8, #0x8, lsl #12
  41805c:	b.eq	418090 <sqrt@plt+0x163d0>  // b.none
  418060:	ldur	x1, [x29, #-32]
  418064:	sub	x8, x29, #0xd0
  418068:	mov	x0, x8
  41806c:	str	x8, [sp, #72]
  418070:	bl	419b9c <sqrt@plt+0x17edc>
  418074:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  418078:	add	x0, x0, #0x99f
  41807c:	ldr	x1, [sp, #72]
  418080:	ldr	x2, [sp, #112]
  418084:	ldr	x3, [sp, #112]
  418088:	bl	419f74 <sqrt@plt+0x182b4>
  41808c:	b	4183a4 <sqrt@plt+0x166e4>
  418090:	ldur	x8, [x29, #-112]
  418094:	stur	w8, [x29, #-212]
  418098:	ldur	w8, [x29, #-212]
  41809c:	add	w8, w8, #0x4
  4180a0:	add	w8, w8, #0x1
  4180a4:	mov	w0, w8
  4180a8:	sxtw	x0, w0
  4180ac:	bl	401870 <_Znam@plt>
  4180b0:	ldr	x9, [sp, #104]
  4180b4:	str	x0, [x9]
  4180b8:	ldur	w0, [x29, #-20]
  4180bc:	ldr	x10, [x9]
  4180c0:	add	x1, x10, #0x4
  4180c4:	ldursw	x2, [x29, #-212]
  4180c8:	bl	4019f0 <read@plt>
  4180cc:	str	w0, [sp, #216]
  4180d0:	ldr	w8, [sp, #216]
  4180d4:	cmp	w8, #0x0
  4180d8:	cset	w8, ge  // ge = tcont
  4180dc:	tbnz	w8, #0, 418134 <sqrt@plt+0x16474>
  4180e0:	ldur	x1, [x29, #-32]
  4180e4:	add	x8, sp, #0xc8
  4180e8:	mov	x0, x8
  4180ec:	str	x8, [sp, #64]
  4180f0:	bl	419b9c <sqrt@plt+0x17edc>
  4180f4:	bl	401b50 <__errno_location@plt>
  4180f8:	ldr	w0, [x0]
  4180fc:	bl	401a00 <strerror@plt>
  418100:	add	x8, sp, #0xb8
  418104:	str	x0, [sp, #56]
  418108:	mov	x0, x8
  41810c:	ldr	x1, [sp, #56]
  418110:	str	x8, [sp, #48]
  418114:	bl	419b9c <sqrt@plt+0x17edc>
  418118:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41811c:	add	x0, x0, #0xc5b
  418120:	ldr	x1, [sp, #64]
  418124:	ldr	x2, [sp, #48]
  418128:	ldr	x3, [sp, #112]
  41812c:	bl	419f74 <sqrt@plt+0x182b4>
  418130:	b	418380 <sqrt@plt+0x166c0>
  418134:	ldr	w8, [sp, #216]
  418138:	ldur	w9, [x29, #-212]
  41813c:	cmp	w8, w9
  418140:	b.eq	418174 <sqrt@plt+0x164b4>  // b.none
  418144:	ldur	x1, [x29, #-32]
  418148:	add	x8, sp, #0xa8
  41814c:	mov	x0, x8
  418150:	str	x8, [sp, #40]
  418154:	bl	419b9c <sqrt@plt+0x17edc>
  418158:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41815c:	add	x0, x0, #0xc72
  418160:	ldr	x1, [sp, #40]
  418164:	ldr	x2, [sp, #112]
  418168:	ldr	x3, [sp, #112]
  41816c:	bl	419f74 <sqrt@plt+0x182b4>
  418170:	b	418380 <sqrt@plt+0x166c0>
  418174:	ldur	w0, [x29, #-20]
  418178:	add	x1, sp, #0xa7
  41817c:	mov	x2, #0x1                   	// #1
  418180:	bl	4019f0 <read@plt>
  418184:	str	w0, [sp, #216]
  418188:	ldr	w8, [sp, #216]
  41818c:	cbz	w8, 4181c0 <sqrt@plt+0x16500>
  418190:	ldur	x1, [x29, #-32]
  418194:	add	x8, sp, #0x90
  418198:	mov	x0, x8
  41819c:	str	x8, [sp, #32]
  4181a0:	bl	419b9c <sqrt@plt+0x17edc>
  4181a4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  4181a8:	add	x0, x0, #0xc89
  4181ac:	ldr	x1, [sp, #32]
  4181b0:	ldr	x2, [sp, #112]
  4181b4:	ldr	x3, [sp, #112]
  4181b8:	bl	419f74 <sqrt@plt+0x182b4>
  4181bc:	b	418380 <sqrt@plt+0x166c0>
  4181c0:	ldr	x8, [sp, #104]
  4181c4:	ldr	x9, [x8]
  4181c8:	add	x0, x9, #0x4
  4181cc:	ldur	w10, [x29, #-212]
  4181d0:	cmp	w10, #0x400
  4181d4:	str	x0, [sp, #24]
  4181d8:	b.ge	4181e8 <sqrt@plt+0x16528>  // b.tcont
  4181dc:	ldur	w8, [x29, #-212]
  4181e0:	str	w8, [sp, #20]
  4181e4:	b	4181f0 <sqrt@plt+0x16530>
  4181e8:	mov	w8, #0x400                 	// #1024
  4181ec:	str	w8, [sp, #20]
  4181f0:	ldr	w8, [sp, #20]
  4181f4:	mov	w0, w8
  4181f8:	sxtw	x2, w0
  4181fc:	ldr	x0, [sp, #24]
  418200:	mov	w8, wzr
  418204:	mov	w1, w8
  418208:	bl	401a60 <memchr@plt>
  41820c:	cbz	x0, 418240 <sqrt@plt+0x16580>
  418210:	ldur	x1, [x29, #-32]
  418214:	add	x8, sp, #0x80
  418218:	mov	x0, x8
  41821c:	str	x8, [sp, #8]
  418220:	bl	419b9c <sqrt@plt+0x17edc>
  418224:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  418228:	add	x0, x0, #0xca0
  41822c:	ldr	x1, [sp, #8]
  418230:	ldr	x2, [sp, #112]
  418234:	ldr	x3, [sp, #112]
  418238:	bl	419f74 <sqrt@plt+0x182b4>
  41823c:	b	418380 <sqrt@plt+0x166c0>
  418240:	ldur	w0, [x29, #-20]
  418244:	bl	401b70 <close@plt>
  418248:	ldr	x8, [sp, #104]
  41824c:	ldr	x9, [x8]
  418250:	mov	w10, #0xa                   	// #10
  418254:	strb	w10, [x9, #3]
  418258:	mov	w10, #0x4                   	// #4
  41825c:	str	w10, [sp, #124]
  418260:	str	w10, [sp, #120]
  418264:	ldr	w8, [sp, #124]
  418268:	ldur	w9, [x29, #-212]
  41826c:	add	w9, w9, #0x4
  418270:	cmp	w8, w9
  418274:	b.ge	418334 <sqrt@plt+0x16674>  // b.tcont
  418278:	ldr	x8, [sp, #104]
  41827c:	ldr	x9, [x8]
  418280:	ldrsw	x10, [sp, #124]
  418284:	ldrb	w11, [x9, x10]
  418288:	cmp	w11, #0xd
  41828c:	b.ne	4182e4 <sqrt@plt+0x16624>  // b.any
  418290:	ldr	x8, [sp, #104]
  418294:	ldr	x9, [x8]
  418298:	ldr	w10, [sp, #124]
  41829c:	add	w10, w10, #0x1
  4182a0:	str	w10, [sp, #124]
  4182a4:	ldrb	w10, [x9, w10, sxtw]
  4182a8:	cmp	w10, #0xa
  4182ac:	b.eq	4182d8 <sqrt@plt+0x16618>  // b.none
  4182b0:	ldr	x8, [sp, #104]
  4182b4:	ldr	x9, [x8]
  4182b8:	ldrsw	x10, [sp, #120]
  4182bc:	mov	w11, w10
  4182c0:	add	w11, w11, #0x1
  4182c4:	str	w11, [sp, #120]
  4182c8:	add	x9, x9, x10
  4182cc:	mov	w11, #0xd                   	// #13
  4182d0:	strb	w11, [x9]
  4182d4:	b	4182e4 <sqrt@plt+0x16624>
  4182d8:	ldur	w8, [x29, #-212]
  4182dc:	subs	w8, w8, #0x1
  4182e0:	stur	w8, [x29, #-212]
  4182e4:	ldr	w8, [sp, #124]
  4182e8:	ldr	w9, [sp, #120]
  4182ec:	cmp	w8, w9
  4182f0:	b.eq	418318 <sqrt@plt+0x16658>  // b.none
  4182f4:	ldr	x8, [sp, #104]
  4182f8:	ldr	x9, [x8]
  4182fc:	ldrsw	x10, [sp, #124]
  418300:	add	x9, x9, x10
  418304:	ldrb	w11, [x9]
  418308:	ldr	x9, [x8]
  41830c:	ldrsw	x10, [sp, #120]
  418310:	add	x9, x9, x10
  418314:	strb	w11, [x9]
  418318:	ldr	w8, [sp, #124]
  41831c:	add	w8, w8, #0x1
  418320:	str	w8, [sp, #124]
  418324:	ldr	w8, [sp, #120]
  418328:	add	w8, w8, #0x1
  41832c:	str	w8, [sp, #120]
  418330:	b	418264 <sqrt@plt+0x165a4>
  418334:	ldr	x8, [sp, #104]
  418338:	ldr	x9, [x8]
  41833c:	add	x9, x9, #0x4
  418340:	ldursw	x10, [x29, #-212]
  418344:	add	x9, x9, x10
  418348:	str	x9, [x8, #8]
  41834c:	ldr	x9, [x8, #8]
  418350:	ldurb	w11, [x9, #-1]
  418354:	cmp	w11, #0xa
  418358:	b.eq	418374 <sqrt@plt+0x166b4>  // b.none
  41835c:	ldr	x8, [sp, #104]
  418360:	ldr	x9, [x8, #8]
  418364:	add	x10, x9, #0x1
  418368:	str	x10, [x8, #8]
  41836c:	mov	w11, #0xa                   	// #10
  418370:	strb	w11, [x9]
  418374:	mov	w8, #0x1                   	// #1
  418378:	stur	w8, [x29, #-4]
  41837c:	b	4183b0 <sqrt@plt+0x166f0>
  418380:	ldr	x8, [sp, #104]
  418384:	ldr	x9, [x8]
  418388:	str	x9, [sp]
  41838c:	cbz	x9, 418398 <sqrt@plt+0x166d8>
  418390:	ldr	x0, [sp]
  418394:	bl	401b40 <_ZdaPv@plt>
  418398:	mov	x8, xzr
  41839c:	ldr	x9, [sp, #104]
  4183a0:	str	x8, [x9]
  4183a4:	ldur	w0, [x29, #-20]
  4183a8:	bl	401b70 <close@plt>
  4183ac:	stur	wzr, [x29, #-4]
  4183b0:	ldur	w0, [x29, #-4]
  4183b4:	ldr	x28, [sp, #448]
  4183b8:	ldp	x29, x30, [sp, #432]
  4183bc:	add	sp, sp, #0x1d0
  4183c0:	ret
  4183c4:	sub	sp, sp, #0x90
  4183c8:	stp	x29, x30, [sp, #128]
  4183cc:	add	x29, sp, #0x80
  4183d0:	mov	x8, xzr
  4183d4:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0xa748>
  4183d8:	add	x9, x9, #0xb1b
  4183dc:	stur	x0, [x29, #-8]
  4183e0:	stur	x1, [x29, #-16]
  4183e4:	stur	w2, [x29, #-20]
  4183e8:	stur	x3, [x29, #-32]
  4183ec:	stur	w4, [x29, #-36]
  4183f0:	ldur	x10, [x29, #-8]
  4183f4:	ldur	x11, [x29, #-32]
  4183f8:	str	x11, [x10]
  4183fc:	ldur	w12, [x29, #-36]
  418400:	str	w12, [x10, #8]
  418404:	str	x8, [x10, #16]
  418408:	str	wzr, [x10, #24]
  41840c:	ldur	x8, [x29, #-16]
  418410:	ldursw	x11, [x29, #-20]
  418414:	add	x8, x8, x11
  418418:	stur	x8, [x29, #-48]
  41841c:	stur	wzr, [x29, #-52]
  418420:	ldur	x8, [x29, #-16]
  418424:	str	x8, [sp, #64]
  418428:	str	x9, [sp, #32]
  41842c:	str	x10, [sp, #24]
  418430:	ldr	x8, [sp, #64]
  418434:	ldur	x9, [x29, #-48]
  418438:	cmp	x8, x9
  41843c:	b.cs	418498 <sqrt@plt+0x167d8>  // b.hs, b.nlast
  418440:	ldr	x8, [sp, #64]
  418444:	ldrb	w9, [x8]
  418448:	mov	w8, w9
  41844c:	ldr	x10, [sp, #32]
  418450:	ldrb	w9, [x10, x8]
  418454:	cbz	w9, 418488 <sqrt@plt+0x167c8>
  418458:	ldr	x8, [sp, #64]
  41845c:	ldrb	w9, [x8, #1]
  418460:	cbz	w9, 41847c <sqrt@plt+0x167bc>
  418464:	ldr	x8, [sp, #64]
  418468:	ldrb	w9, [x8, #1]
  41846c:	mov	w8, w9
  418470:	ldr	x10, [sp, #32]
  418474:	ldrb	w9, [x10, x8]
  418478:	cbnz	w9, 418488 <sqrt@plt+0x167c8>
  41847c:	ldur	w8, [x29, #-52]
  418480:	add	w8, w8, #0x1
  418484:	stur	w8, [x29, #-52]
  418488:	ldr	x8, [sp, #64]
  41848c:	add	x8, x8, #0x1
  418490:	str	x8, [sp, #64]
  418494:	b	418430 <sqrt@plt+0x16770>
  418498:	ldur	w8, [x29, #-52]
  41849c:	cbnz	w8, 4184a4 <sqrt@plt+0x167e4>
  4184a0:	b	418664 <sqrt@plt+0x169a4>
  4184a4:	ldursw	x8, [x29, #-52]
  4184a8:	mov	x9, #0x8                   	// #8
  4184ac:	mul	x10, x8, x9
  4184b0:	umulh	x8, x8, x9
  4184b4:	mov	x9, #0xffffffffffffffff    	// #-1
  4184b8:	cmp	x8, #0x0
  4184bc:	csel	x0, x9, x10, ne  // ne = any
  4184c0:	bl	401870 <_Znam@plt>
  4184c4:	ldr	x8, [sp, #24]
  4184c8:	str	x0, [x8, #16]
  4184cc:	ldur	x9, [x29, #-16]
  4184d0:	str	x9, [sp, #64]
  4184d4:	ldr	x8, [sp, #64]
  4184d8:	ldur	x9, [x29, #-48]
  4184dc:	mov	w10, #0x0                   	// #0
  4184e0:	cmp	x8, x9
  4184e4:	str	w10, [sp, #20]
  4184e8:	b.cs	41850c <sqrt@plt+0x1684c>  // b.hs, b.nlast
  4184ec:	ldr	x8, [sp, #64]
  4184f0:	ldrb	w9, [x8]
  4184f4:	mov	w8, w9
  4184f8:	ldr	x10, [sp, #32]
  4184fc:	ldrb	w9, [x10, x8]
  418500:	cmp	w9, #0x0
  418504:	cset	w9, eq  // eq = none
  418508:	str	w9, [sp, #20]
  41850c:	ldr	w8, [sp, #20]
  418510:	tbnz	w8, #0, 418518 <sqrt@plt+0x16858>
  418514:	b	418528 <sqrt@plt+0x16868>
  418518:	ldr	x8, [sp, #64]
  41851c:	add	x8, x8, #0x1
  418520:	str	x8, [sp, #64]
  418524:	b	4184d4 <sqrt@plt+0x16814>
  418528:	ldr	x8, [sp, #64]
  41852c:	ldur	x9, [x29, #-48]
  418530:	cmp	x8, x9
  418534:	b.ne	41853c <sqrt@plt+0x1687c>  // b.any
  418538:	b	41860c <sqrt@plt+0x1694c>
  41853c:	ldr	x8, [sp, #64]
  418540:	str	x8, [sp, #56]
  418544:	ldr	x8, [sp, #64]
  418548:	ldur	x9, [x29, #-48]
  41854c:	mov	w10, #0x0                   	// #0
  418550:	cmp	x8, x9
  418554:	str	w10, [sp, #16]
  418558:	b.cs	41857c <sqrt@plt+0x168bc>  // b.hs, b.nlast
  41855c:	ldr	x8, [sp, #64]
  418560:	ldrb	w9, [x8]
  418564:	mov	w8, w9
  418568:	ldr	x10, [sp, #32]
  41856c:	ldrb	w9, [x10, x8]
  418570:	cmp	w9, #0x0
  418574:	cset	w9, ne  // ne = any
  418578:	str	w9, [sp, #16]
  41857c:	ldr	w8, [sp, #16]
  418580:	tbnz	w8, #0, 418588 <sqrt@plt+0x168c8>
  418584:	b	418598 <sqrt@plt+0x168d8>
  418588:	ldr	x8, [sp, #64]
  41858c:	add	x8, x8, #0x1
  418590:	str	x8, [sp, #64]
  418594:	b	418544 <sqrt@plt+0x16884>
  418598:	mov	x0, #0x410                 	// #1040
  41859c:	bl	41a7a0 <_Znwm@@Base>
  4185a0:	ldr	x1, [sp, #56]
  4185a4:	ldr	x8, [sp, #64]
  4185a8:	ldr	x9, [sp, #56]
  4185ac:	subs	x8, x8, x9
  4185b0:	str	x0, [sp, #8]
  4185b4:	mov	w2, w8
  4185b8:	adrp	x9, 417000 <sqrt@plt+0x15340>
  4185bc:	add	x9, x9, #0x59c
  4185c0:	blr	x9
  4185c4:	b	4185c8 <sqrt@plt+0x16908>
  4185c8:	ldr	x8, [sp, #24]
  4185cc:	ldr	x9, [x8, #16]
  4185d0:	ldrsw	x10, [x8, #24]
  4185d4:	mov	w11, w10
  4185d8:	add	w11, w11, #0x1
  4185dc:	str	w11, [x8, #24]
  4185e0:	mov	x12, #0x8                   	// #8
  4185e4:	mul	x10, x12, x10
  4185e8:	add	x9, x9, x10
  4185ec:	ldr	x10, [sp, #8]
  4185f0:	str	x10, [x9]
  4185f4:	b	4184d4 <sqrt@plt+0x16814>
  4185f8:	str	x0, [sp, #48]
  4185fc:	str	w1, [sp, #44]
  418600:	ldr	x0, [sp, #8]
  418604:	bl	41a878 <_ZdlPv@@Base>
  418608:	b	418670 <sqrt@plt+0x169b0>
  41860c:	ldr	x8, [sp, #24]
  418610:	ldr	w9, [x8, #24]
  418614:	ldur	w10, [x29, #-52]
  418618:	cmp	w9, w10
  41861c:	cset	w9, le
  418620:	and	w0, w9, #0x1
  418624:	mov	w1, #0x17f                 	// #383
  418628:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  41862c:	add	x2, x2, #0xc40
  418630:	bl	4052f0 <sqrt@plt+0x3630>
  418634:	ldr	x8, [sp, #24]
  418638:	ldr	w9, [x8, #24]
  41863c:	cbnz	w9, 418664 <sqrt@plt+0x169a4>
  418640:	ldr	x8, [sp, #24]
  418644:	ldr	x9, [x8, #16]
  418648:	str	x9, [sp]
  41864c:	cbz	x9, 418658 <sqrt@plt+0x16998>
  418650:	ldr	x0, [sp]
  418654:	bl	401b40 <_ZdaPv@plt>
  418658:	mov	x8, xzr
  41865c:	ldr	x9, [sp, #24]
  418660:	str	x8, [x9, #16]
  418664:	ldp	x29, x30, [sp, #128]
  418668:	add	sp, sp, #0x90
  41866c:	ret
  418670:	ldr	x0, [sp, #48]
  418674:	bl	401c40 <_Unwind_Resume@plt>
  418678:	sub	sp, sp, #0x40
  41867c:	stp	x29, x30, [sp, #48]
  418680:	add	x29, sp, #0x30
  418684:	stur	x0, [x29, #-8]
  418688:	ldur	x8, [x29, #-8]
  41868c:	stur	wzr, [x29, #-12]
  418690:	str	x8, [sp, #24]
  418694:	ldur	w8, [x29, #-12]
  418698:	ldr	x9, [sp, #24]
  41869c:	ldr	w10, [x9, #24]
  4186a0:	cmp	w8, w10
  4186a4:	b.ge	4186f4 <sqrt@plt+0x16a34>  // b.tcont
  4186a8:	ldr	x8, [sp, #24]
  4186ac:	ldr	x9, [x8, #16]
  4186b0:	ldursw	x10, [x29, #-12]
  4186b4:	mov	x11, #0x8                   	// #8
  4186b8:	mul	x10, x11, x10
  4186bc:	add	x9, x9, x10
  4186c0:	ldr	x9, [x9]
  4186c4:	str	x9, [sp, #16]
  4186c8:	cbz	x9, 4186e4 <sqrt@plt+0x16a24>
  4186cc:	ldr	x0, [sp, #16]
  4186d0:	adrp	x8, 417000 <sqrt@plt+0x15340>
  4186d4:	add	x8, x8, #0x94c
  4186d8:	blr	x8
  4186dc:	ldr	x0, [sp, #16]
  4186e0:	bl	41a878 <_ZdlPv@@Base>
  4186e4:	ldur	w8, [x29, #-12]
  4186e8:	add	w8, w8, #0x1
  4186ec:	stur	w8, [x29, #-12]
  4186f0:	b	418694 <sqrt@plt+0x169d4>
  4186f4:	ldr	x8, [sp, #24]
  4186f8:	ldr	x9, [x8, #16]
  4186fc:	str	x9, [sp, #8]
  418700:	cbz	x9, 41870c <sqrt@plt+0x16a4c>
  418704:	ldr	x0, [sp, #8]
  418708:	bl	401b40 <_ZdaPv@plt>
  41870c:	ldp	x29, x30, [sp, #48]
  418710:	add	sp, sp, #0x40
  418714:	ret
  418718:	sub	sp, sp, #0x90
  41871c:	stp	x29, x30, [sp, #128]
  418720:	add	x29, sp, #0x80
  418724:	mov	w8, #0x190                 	// #400
  418728:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  41872c:	add	x9, x9, #0xc40
  418730:	mov	w10, #0x191                 	// #401
  418734:	mov	w11, #0x192                 	// #402
  418738:	stur	x0, [x29, #-16]
  41873c:	stur	x1, [x29, #-24]
  418740:	stur	x2, [x29, #-32]
  418744:	stur	x3, [x29, #-40]
  418748:	stur	x4, [x29, #-48]
  41874c:	ldur	x12, [x29, #-16]
  418750:	ldur	x13, [x29, #-32]
  418754:	ldur	x14, [x29, #-24]
  418758:	subs	x13, x13, x14
  41875c:	cmp	x13, #0x0
  418760:	cset	w15, gt
  418764:	and	w0, w15, #0x1
  418768:	mov	w1, w8
  41876c:	mov	x2, x9
  418770:	str	x9, [sp, #40]
  418774:	str	w10, [sp, #36]
  418778:	str	w11, [sp, #32]
  41877c:	str	x12, [sp, #24]
  418780:	bl	4052f0 <sqrt@plt+0x3630>
  418784:	ldur	x9, [x29, #-24]
  418788:	ldurb	w8, [x9, #-1]
  41878c:	cmp	w8, #0xa
  418790:	cset	w8, eq  // eq = none
  418794:	and	w0, w8, #0x1
  418798:	ldr	w1, [sp, #36]
  41879c:	ldr	x2, [sp, #40]
  4187a0:	bl	4052f0 <sqrt@plt+0x3630>
  4187a4:	ldur	x9, [x29, #-32]
  4187a8:	ldurb	w8, [x9, #-1]
  4187ac:	cmp	w8, #0xa
  4187b0:	cset	w8, eq  // eq = none
  4187b4:	and	w0, w8, #0x1
  4187b8:	ldr	w1, [sp, #32]
  4187bc:	ldr	x2, [sp, #40]
  4187c0:	bl	4052f0 <sqrt@plt+0x3630>
  4187c4:	ldr	x9, [sp, #24]
  4187c8:	ldr	w8, [x9, #24]
  4187cc:	cbnz	w8, 4187d8 <sqrt@plt+0x16b18>
  4187d0:	stur	wzr, [x29, #-4]
  4187d4:	b	418900 <sqrt@plt+0x16c40>
  4187d8:	ldr	x8, [sp, #24]
  4187dc:	ldr	x9, [x8, #16]
  4187e0:	ldr	x1, [x9]
  4187e4:	ldur	x2, [x29, #-24]
  4187e8:	ldur	x3, [x29, #-32]
  4187ec:	mov	x0, x8
  4187f0:	sub	x4, x29, #0x38
  4187f4:	bl	417980 <sqrt@plt+0x15cc0>
  4187f8:	str	x0, [sp, #64]
  4187fc:	ldr	x8, [sp, #64]
  418800:	cbnz	x8, 418808 <sqrt@plt+0x16b48>
  418804:	b	4188fc <sqrt@plt+0x16c3c>
  418808:	ldur	x0, [x29, #-32]
  41880c:	ldr	x8, [sp, #64]
  418810:	ldr	x9, [sp, #24]
  418814:	ldr	x10, [x9, #16]
  418818:	ldr	x10, [x10]
  41881c:	str	x0, [sp, #16]
  418820:	mov	x0, x10
  418824:	str	x8, [sp, #8]
  418828:	bl	418e0c <sqrt@plt+0x1714c>
  41882c:	mov	w1, w0
  418830:	sxtw	x8, w1
  418834:	ldr	x9, [sp, #8]
  418838:	add	x1, x9, x8
  41883c:	ldr	x0, [sp, #16]
  418840:	bl	418910 <sqrt@plt+0x16c50>
  418844:	str	x0, [sp, #56]
  418848:	mov	w11, #0x1                   	// #1
  41884c:	str	w11, [sp, #52]
  418850:	ldr	w8, [sp, #52]
  418854:	ldr	x9, [sp, #24]
  418858:	ldr	w10, [x9, #24]
  41885c:	cmp	w8, w10
  418860:	b.ge	4188b0 <sqrt@plt+0x16bf0>  // b.tcont
  418864:	ldr	x8, [sp, #24]
  418868:	ldr	x9, [x8, #16]
  41886c:	ldrsw	x10, [sp, #52]
  418870:	mov	x11, #0x8                   	// #8
  418874:	mul	x10, x11, x10
  418878:	add	x9, x9, x10
  41887c:	ldr	x1, [x9]
  418880:	ldur	x2, [x29, #-56]
  418884:	ldr	x3, [sp, #56]
  418888:	mov	x0, x8
  41888c:	mov	x9, xzr
  418890:	mov	x4, x9
  418894:	bl	417980 <sqrt@plt+0x15cc0>
  418898:	cbnz	x0, 4188a0 <sqrt@plt+0x16be0>
  41889c:	b	4188b0 <sqrt@plt+0x16bf0>
  4188a0:	ldr	w8, [sp, #52]
  4188a4:	add	w8, w8, #0x1
  4188a8:	str	w8, [sp, #52]
  4188ac:	b	418850 <sqrt@plt+0x16b90>
  4188b0:	ldr	w8, [sp, #52]
  4188b4:	ldr	x9, [sp, #24]
  4188b8:	ldr	w10, [x9, #24]
  4188bc:	cmp	w8, w10
  4188c0:	b.lt	4188f0 <sqrt@plt+0x16c30>  // b.tstop
  4188c4:	ldur	x8, [x29, #-56]
  4188c8:	ldur	x9, [x29, #-40]
  4188cc:	str	x8, [x9]
  4188d0:	ldr	x8, [sp, #56]
  4188d4:	ldur	x9, [x29, #-56]
  4188d8:	subs	x8, x8, x9
  4188dc:	ldur	x9, [x29, #-48]
  4188e0:	str	w8, [x9]
  4188e4:	mov	w8, #0x1                   	// #1
  4188e8:	stur	w8, [x29, #-4]
  4188ec:	b	418900 <sqrt@plt+0x16c40>
  4188f0:	ldr	x8, [sp, #56]
  4188f4:	stur	x8, [x29, #-24]
  4188f8:	b	4187d8 <sqrt@plt+0x16b18>
  4188fc:	stur	wzr, [x29, #-4]
  418900:	ldur	w0, [x29, #-4]
  418904:	ldp	x29, x30, [sp, #128]
  418908:	add	sp, sp, #0x90
  41890c:	ret
  418910:	sub	sp, sp, #0x20
  418914:	str	x0, [sp, #24]
  418918:	str	x1, [sp, #16]
  41891c:	ldr	x8, [sp, #16]
  418920:	add	x9, x8, #0x1
  418924:	str	x9, [sp, #16]
  418928:	ldrb	w10, [x8]
  41892c:	cmp	w10, #0xa
  418930:	b.ne	4189b8 <sqrt@plt+0x16cf8>  // b.any
  418934:	ldr	x8, [sp, #16]
  418938:	ldr	x9, [sp, #24]
  41893c:	cmp	x8, x9
  418940:	b.ne	418948 <sqrt@plt+0x16c88>  // b.any
  418944:	b	4189bc <sqrt@plt+0x16cfc>
  418948:	ldr	x8, [sp, #16]
  41894c:	str	x8, [sp, #8]
  418950:	ldr	x8, [sp, #8]
  418954:	ldrb	w9, [x8]
  418958:	mov	w10, #0x1                   	// #1
  41895c:	cmp	w9, #0x20
  418960:	str	w10, [sp, #4]
  418964:	b.eq	41897c <sqrt@plt+0x16cbc>  // b.none
  418968:	ldr	x8, [sp, #8]
  41896c:	ldrb	w9, [x8]
  418970:	cmp	w9, #0x9
  418974:	cset	w9, eq  // eq = none
  418978:	str	w9, [sp, #4]
  41897c:	ldr	w8, [sp, #4]
  418980:	tbnz	w8, #0, 418988 <sqrt@plt+0x16cc8>
  418984:	b	418998 <sqrt@plt+0x16cd8>
  418988:	ldr	x8, [sp, #8]
  41898c:	add	x8, x8, #0x1
  418990:	str	x8, [sp, #8]
  418994:	b	418950 <sqrt@plt+0x16c90>
  418998:	ldr	x8, [sp, #8]
  41899c:	ldrb	w9, [x8]
  4189a0:	cmp	w9, #0xa
  4189a4:	b.ne	4189ac <sqrt@plt+0x16cec>  // b.any
  4189a8:	b	4189bc <sqrt@plt+0x16cfc>
  4189ac:	ldr	x8, [sp, #8]
  4189b0:	add	x8, x8, #0x1
  4189b4:	str	x8, [sp, #16]
  4189b8:	b	41891c <sqrt@plt+0x16c5c>
  4189bc:	ldr	x0, [sp, #16]
  4189c0:	add	sp, sp, #0x20
  4189c4:	ret
  4189c8:	sub	sp, sp, #0x60
  4189cc:	stp	x29, x30, [sp, #80]
  4189d0:	add	x29, sp, #0x50
  4189d4:	mov	x8, #0x30                  	// #48
  4189d8:	adrp	x9, 418000 <sqrt@plt+0x16340>
  4189dc:	add	x9, x9, #0xabc
  4189e0:	stur	w0, [x29, #-12]
  4189e4:	stur	x1, [x29, #-24]
  4189e8:	stur	w2, [x29, #-28]
  4189ec:	mov	x0, x8
  4189f0:	str	x9, [sp, #16]
  4189f4:	bl	41a7a0 <_Znwm@@Base>
  4189f8:	ldur	x1, [x29, #-24]
  4189fc:	ldur	w2, [x29, #-28]
  418a00:	str	x0, [sp, #8]
  418a04:	ldr	x8, [sp, #16]
  418a08:	blr	x8
  418a0c:	b	418a10 <sqrt@plt+0x16d50>
  418a10:	ldr	x8, [sp, #8]
  418a14:	str	x8, [sp, #40]
  418a18:	ldr	x0, [sp, #40]
  418a1c:	ldur	w1, [x29, #-12]
  418a20:	bl	418a88 <sqrt@plt+0x16dc8>
  418a24:	cbnz	w0, 418a68 <sqrt@plt+0x16da8>
  418a28:	ldr	x8, [sp, #40]
  418a2c:	str	x8, [sp]
  418a30:	cbz	x8, 418a48 <sqrt@plt+0x16d88>
  418a34:	ldr	x8, [sp]
  418a38:	ldr	x9, [x8]
  418a3c:	ldr	x9, [x9, #16]
  418a40:	mov	x0, x8
  418a44:	blr	x9
  418a48:	mov	x8, xzr
  418a4c:	stur	x8, [x29, #-8]
  418a50:	b	418a70 <sqrt@plt+0x16db0>
  418a54:	str	x0, [sp, #32]
  418a58:	str	w1, [sp, #28]
  418a5c:	ldr	x0, [sp, #8]
  418a60:	bl	41a878 <_ZdlPv@@Base>
  418a64:	b	418a80 <sqrt@plt+0x16dc0>
  418a68:	ldr	x8, [sp, #40]
  418a6c:	stur	x8, [x29, #-8]
  418a70:	ldur	x0, [x29, #-8]
  418a74:	ldp	x29, x30, [sp, #80]
  418a78:	add	sp, sp, #0x60
  418a7c:	ret
  418a80:	ldr	x0, [sp, #32]
  418a84:	bl	401c40 <_Unwind_Resume@plt>
  418a88:	sub	sp, sp, #0x20
  418a8c:	stp	x29, x30, [sp, #16]
  418a90:	add	x29, sp, #0x10
  418a94:	str	x0, [sp, #8]
  418a98:	str	w1, [sp, #4]
  418a9c:	ldr	x8, [sp, #8]
  418aa0:	add	x0, x8, #0x20
  418aa4:	ldr	w1, [sp, #4]
  418aa8:	ldr	x2, [x8, #8]
  418aac:	bl	417fb0 <sqrt@plt+0x162f0>
  418ab0:	ldp	x29, x30, [sp, #16]
  418ab4:	add	sp, sp, #0x20
  418ab8:	ret
  418abc:	sub	sp, sp, #0x50
  418ac0:	stp	x29, x30, [sp, #64]
  418ac4:	add	x29, sp, #0x40
  418ac8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  418acc:	add	x8, x8, #0xcc0
  418ad0:	add	x8, x8, #0x10
  418ad4:	adrp	x9, 417000 <sqrt@plt+0x15340>
  418ad8:	add	x9, x9, #0xf00
  418adc:	stur	x0, [x29, #-8]
  418ae0:	stur	x1, [x29, #-16]
  418ae4:	stur	w2, [x29, #-20]
  418ae8:	ldur	x10, [x29, #-8]
  418aec:	ldur	x1, [x29, #-16]
  418af0:	ldur	w2, [x29, #-20]
  418af4:	mov	x0, x10
  418af8:	str	x8, [sp, #16]
  418afc:	str	x9, [sp, #8]
  418b00:	str	x10, [sp]
  418b04:	bl	419290 <sqrt@plt+0x175d0>
  418b08:	ldr	x8, [sp, #16]
  418b0c:	ldr	x9, [sp]
  418b10:	str	x8, [x9]
  418b14:	add	x0, x9, #0x20
  418b18:	ldr	x10, [sp, #8]
  418b1c:	blr	x10
  418b20:	b	418b24 <sqrt@plt+0x16e64>
  418b24:	ldp	x29, x30, [sp, #64]
  418b28:	add	sp, sp, #0x50
  418b2c:	ret
  418b30:	str	x0, [sp, #32]
  418b34:	str	w1, [sp, #28]
  418b38:	ldr	x0, [sp]
  418b3c:	bl	4192f4 <sqrt@plt+0x17634>
  418b40:	ldr	x0, [sp, #32]
  418b44:	bl	401c40 <_Unwind_Resume@plt>
  418b48:	sub	sp, sp, #0x20
  418b4c:	stp	x29, x30, [sp, #16]
  418b50:	add	x29, sp, #0x10
  418b54:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  418b58:	add	x8, x8, #0xcc0
  418b5c:	add	x8, x8, #0x10
  418b60:	adrp	x9, 417000 <sqrt@plt+0x15340>
  418b64:	add	x9, x9, #0xf20
  418b68:	str	x0, [sp, #8]
  418b6c:	ldr	x10, [sp, #8]
  418b70:	str	x8, [x10]
  418b74:	add	x0, x10, #0x20
  418b78:	str	x10, [sp]
  418b7c:	blr	x9
  418b80:	ldr	x0, [sp]
  418b84:	bl	4192f4 <sqrt@plt+0x17634>
  418b88:	ldp	x29, x30, [sp, #16]
  418b8c:	add	sp, sp, #0x20
  418b90:	ret
  418b94:	sub	sp, sp, #0x20
  418b98:	stp	x29, x30, [sp, #16]
  418b9c:	add	x29, sp, #0x10
  418ba0:	adrp	x8, 418000 <sqrt@plt+0x16340>
  418ba4:	add	x8, x8, #0xb48
  418ba8:	str	x0, [sp, #8]
  418bac:	ldr	x9, [sp, #8]
  418bb0:	mov	x0, x9
  418bb4:	str	x9, [sp]
  418bb8:	blr	x8
  418bbc:	ldr	x0, [sp]
  418bc0:	bl	41a878 <_ZdlPv@@Base>
  418bc4:	ldp	x29, x30, [sp, #16]
  418bc8:	add	sp, sp, #0x20
  418bcc:	ret
  418bd0:	sub	sp, sp, #0x50
  418bd4:	stp	x29, x30, [sp, #64]
  418bd8:	add	x29, sp, #0x40
  418bdc:	mov	x8, #0x20                  	// #32
  418be0:	adrp	x9, 418000 <sqrt@plt+0x16340>
  418be4:	add	x9, x9, #0xc44
  418be8:	stur	x0, [x29, #-8]
  418bec:	stur	x1, [x29, #-16]
  418bf0:	ldur	x1, [x29, #-8]
  418bf4:	mov	x0, x8
  418bf8:	str	x9, [sp, #24]
  418bfc:	str	x1, [sp, #16]
  418c00:	bl	41a7a0 <_Znwm@@Base>
  418c04:	ldur	x2, [x29, #-16]
  418c08:	str	x0, [sp, #8]
  418c0c:	ldr	x1, [sp, #16]
  418c10:	ldr	x8, [sp, #24]
  418c14:	blr	x8
  418c18:	b	418c1c <sqrt@plt+0x16f5c>
  418c1c:	ldr	x0, [sp, #8]
  418c20:	ldp	x29, x30, [sp, #64]
  418c24:	add	sp, sp, #0x50
  418c28:	ret
  418c2c:	stur	x0, [x29, #-24]
  418c30:	stur	w1, [x29, #-28]
  418c34:	ldr	x0, [sp, #8]
  418c38:	bl	41a878 <_ZdlPv@@Base>
  418c3c:	ldur	x0, [x29, #-24]
  418c40:	bl	401c40 <_Unwind_Resume@plt>
  418c44:	sub	sp, sp, #0x40
  418c48:	stp	x29, x30, [sp, #48]
  418c4c:	add	x29, sp, #0x30
  418c50:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  418c54:	add	x8, x8, #0xcf0
  418c58:	add	x8, x8, #0x10
  418c5c:	stur	x0, [x29, #-8]
  418c60:	stur	x1, [x29, #-16]
  418c64:	str	x2, [sp, #24]
  418c68:	ldur	x9, [x29, #-8]
  418c6c:	mov	x0, x9
  418c70:	str	x8, [sp, #16]
  418c74:	str	x9, [sp, #8]
  418c78:	bl	4173ac <sqrt@plt+0x156ec>
  418c7c:	ldr	x8, [sp, #16]
  418c80:	ldr	x9, [sp, #8]
  418c84:	str	x8, [x9]
  418c88:	ldur	x10, [x29, #-16]
  418c8c:	str	x10, [x9, #16]
  418c90:	str	wzr, [x9, #24]
  418c94:	ldp	x29, x30, [sp, #48]
  418c98:	add	sp, sp, #0x40
  418c9c:	ret
  418ca0:	sub	sp, sp, #0x20
  418ca4:	stp	x29, x30, [sp, #16]
  418ca8:	add	x29, sp, #0x10
  418cac:	str	x0, [sp, #8]
  418cb0:	ldr	x0, [sp, #8]
  418cb4:	bl	41939c <sqrt@plt+0x176dc>
  418cb8:	ldp	x29, x30, [sp, #16]
  418cbc:	add	sp, sp, #0x20
  418cc0:	ret
  418cc4:	sub	sp, sp, #0x20
  418cc8:	stp	x29, x30, [sp, #16]
  418ccc:	add	x29, sp, #0x10
  418cd0:	adrp	x8, 418000 <sqrt@plt+0x16340>
  418cd4:	add	x8, x8, #0xca0
  418cd8:	str	x0, [sp, #8]
  418cdc:	ldr	x9, [sp, #8]
  418ce0:	mov	x0, x9
  418ce4:	str	x9, [sp]
  418ce8:	blr	x8
  418cec:	ldr	x0, [sp]
  418cf0:	bl	41a878 <_ZdlPv@@Base>
  418cf4:	ldp	x29, x30, [sp, #16]
  418cf8:	add	sp, sp, #0x20
  418cfc:	ret
  418d00:	sub	sp, sp, #0x70
  418d04:	stp	x29, x30, [sp, #96]
  418d08:	add	x29, sp, #0x60
  418d0c:	stur	x0, [x29, #-16]
  418d10:	stur	x1, [x29, #-24]
  418d14:	stur	x2, [x29, #-32]
  418d18:	stur	x3, [x29, #-40]
  418d1c:	str	x4, [sp, #48]
  418d20:	ldur	x8, [x29, #-16]
  418d24:	ldr	x9, [x8, #16]
  418d28:	add	x0, x9, #0x20
  418d2c:	str	x8, [sp, #8]
  418d30:	bl	417f54 <sqrt@plt+0x16294>
  418d34:	str	x0, [sp, #40]
  418d38:	ldr	x8, [sp, #8]
  418d3c:	ldr	x9, [x8, #16]
  418d40:	add	x0, x9, #0x20
  418d44:	bl	417f98 <sqrt@plt+0x162d8>
  418d48:	str	x0, [sp, #32]
  418d4c:	ldr	x8, [sp, #40]
  418d50:	ldr	x9, [sp, #8]
  418d54:	ldrsw	x10, [x9, #24]
  418d58:	add	x8, x8, x10
  418d5c:	str	x8, [sp, #24]
  418d60:	ldr	x8, [sp, #24]
  418d64:	ldr	x10, [sp, #32]
  418d68:	cmp	x8, x10
  418d6c:	b.cs	418df8 <sqrt@plt+0x17138>  // b.hs, b.nlast
  418d70:	ldur	x0, [x29, #-24]
  418d74:	ldr	x1, [sp, #24]
  418d78:	ldr	x2, [sp, #32]
  418d7c:	ldur	x3, [x29, #-32]
  418d80:	ldur	x4, [x29, #-40]
  418d84:	bl	418718 <sqrt@plt+0x16a58>
  418d88:	cbz	w0, 418df8 <sqrt@plt+0x17138>
  418d8c:	ldur	x8, [x29, #-32]
  418d90:	ldr	x8, [x8]
  418d94:	ldur	x9, [x29, #-40]
  418d98:	ldrsw	x9, [x9]
  418d9c:	add	x8, x8, x9
  418da0:	ldr	x9, [sp, #40]
  418da4:	subs	x8, x8, x9
  418da8:	ldr	x9, [sp, #8]
  418dac:	str	w8, [x9, #24]
  418db0:	ldr	x10, [sp, #48]
  418db4:	cbz	x10, 418dec <sqrt@plt+0x1712c>
  418db8:	ldr	x8, [sp, #8]
  418dbc:	ldr	x9, [x8, #16]
  418dc0:	ldr	w1, [x9, #16]
  418dc4:	ldur	x9, [x29, #-32]
  418dc8:	ldr	x9, [x9]
  418dcc:	ldr	x10, [sp, #40]
  418dd0:	subs	x9, x9, x10
  418dd4:	add	x0, sp, #0x10
  418dd8:	mov	w2, w9
  418ddc:	bl	4173d0 <sqrt@plt+0x15710>
  418de0:	ldr	x8, [sp, #48]
  418de4:	ldr	x10, [sp, #16]
  418de8:	str	x10, [x8]
  418dec:	mov	w8, #0x1                   	// #1
  418df0:	stur	w8, [x29, #-4]
  418df4:	b	418dfc <sqrt@plt+0x1713c>
  418df8:	stur	wzr, [x29, #-4]
  418dfc:	ldur	w0, [x29, #-4]
  418e00:	ldp	x29, x30, [sp, #96]
  418e04:	add	sp, sp, #0x70
  418e08:	ret
  418e0c:	sub	sp, sp, #0x10
  418e10:	str	x0, [sp, #8]
  418e14:	ldr	x8, [sp, #8]
  418e18:	ldr	w0, [x8, #8]
  418e1c:	add	sp, sp, #0x10
  418e20:	ret
  418e24:	sub	sp, sp, #0x10
  418e28:	mov	x8, xzr
  418e2c:	mov	w9, #0x1                   	// #1
  418e30:	str	x0, [sp, #8]
  418e34:	ldr	x10, [sp, #8]
  418e38:	str	x8, [x10]
  418e3c:	str	wzr, [x10, #8]
  418e40:	str	w9, [x10, #12]
  418e44:	add	sp, sp, #0x10
  418e48:	ret
  418e4c:	sub	sp, sp, #0x30
  418e50:	stp	x29, x30, [sp, #32]
  418e54:	add	x29, sp, #0x20
  418e58:	mov	w1, #0x2c                  	// #44
  418e5c:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  418e60:	add	x2, x2, #0xd80
  418e64:	stur	x0, [x29, #-8]
  418e68:	ldur	x8, [x29, #-8]
  418e6c:	ldr	w9, [x8, #8]
  418e70:	cmp	w9, #0x0
  418e74:	cset	w9, eq  // eq = none
  418e78:	and	w0, w9, #0x1
  418e7c:	str	x8, [sp, #8]
  418e80:	bl	4052f0 <sqrt@plt+0x3630>
  418e84:	b	418e88 <sqrt@plt+0x171c8>
  418e88:	ldr	x8, [sp, #8]
  418e8c:	ldr	x9, [x8]
  418e90:	cbz	x9, 418ed4 <sqrt@plt+0x17214>
  418e94:	ldr	x8, [sp, #8]
  418e98:	ldr	x9, [x8]
  418e9c:	ldr	x9, [x9, #24]
  418ea0:	str	x9, [sp, #16]
  418ea4:	ldr	x9, [x8]
  418ea8:	str	x9, [sp]
  418eac:	cbz	x9, 418ec4 <sqrt@plt+0x17204>
  418eb0:	ldr	x8, [sp]
  418eb4:	ldr	x9, [x8]
  418eb8:	ldr	x9, [x9, #16]
  418ebc:	mov	x0, x8
  418ec0:	blr	x9
  418ec4:	ldr	x8, [sp, #16]
  418ec8:	ldr	x9, [sp, #8]
  418ecc:	str	x8, [x9]
  418ed0:	b	418e88 <sqrt@plt+0x171c8>
  418ed4:	ldp	x29, x30, [sp, #32]
  418ed8:	add	sp, sp, #0x30
  418edc:	ret
  418ee0:	bl	40e2dc <sqrt@plt+0xc61c>
  418ee4:	sub	sp, sp, #0x80
  418ee8:	stp	x29, x30, [sp, #112]
  418eec:	add	x29, sp, #0x70
  418ef0:	stur	x0, [x29, #-8]
  418ef4:	stur	x1, [x29, #-16]
  418ef8:	stur	w2, [x29, #-20]
  418efc:	ldur	x8, [x29, #-8]
  418f00:	ldur	x0, [x29, #-16]
  418f04:	ldr	w1, [x8, #12]
  418f08:	str	x8, [sp, #24]
  418f0c:	bl	415c0c <sqrt@plt+0x13f4c>
  418f10:	stur	x0, [x29, #-32]
  418f14:	ldur	x8, [x29, #-32]
  418f18:	cbnz	x8, 418fb8 <sqrt@plt+0x172f8>
  418f1c:	ldur	x0, [x29, #-16]
  418f20:	mov	w8, wzr
  418f24:	mov	w1, w8
  418f28:	bl	401950 <open@plt>
  418f2c:	stur	w0, [x29, #-36]
  418f30:	ldur	w8, [x29, #-36]
  418f34:	cmp	w8, #0x0
  418f38:	cset	w8, ge  // ge = tcont
  418f3c:	tbnz	w8, #0, 418fa0 <sqrt@plt+0x172e0>
  418f40:	ldur	w8, [x29, #-20]
  418f44:	cbnz	w8, 418f9c <sqrt@plt+0x172dc>
  418f48:	ldur	x1, [x29, #-16]
  418f4c:	add	x8, sp, #0x38
  418f50:	mov	x0, x8
  418f54:	str	x8, [sp, #16]
  418f58:	bl	419b9c <sqrt@plt+0x17edc>
  418f5c:	bl	401b50 <__errno_location@plt>
  418f60:	ldr	w0, [x0]
  418f64:	bl	401a00 <strerror@plt>
  418f68:	add	x8, sp, #0x28
  418f6c:	str	x0, [sp, #8]
  418f70:	mov	x0, x8
  418f74:	ldr	x1, [sp, #8]
  418f78:	str	x8, [sp]
  418f7c:	bl	419b9c <sqrt@plt+0x17edc>
  418f80:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x175c>
  418f84:	add	x0, x0, #0x2e1
  418f88:	ldr	x1, [sp, #16]
  418f8c:	ldr	x2, [sp]
  418f90:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0xb748>
  418f94:	add	x3, x3, #0xc30
  418f98:	bl	419f74 <sqrt@plt+0x182b4>
  418f9c:	b	418fb8 <sqrt@plt+0x172f8>
  418fa0:	ldur	w0, [x29, #-36]
  418fa4:	ldur	x1, [x29, #-16]
  418fa8:	ldr	x8, [sp, #24]
  418fac:	ldr	w2, [x8, #12]
  418fb0:	bl	4189c8 <sqrt@plt+0x16d08>
  418fb4:	stur	x0, [x29, #-32]
  418fb8:	ldur	x8, [x29, #-32]
  418fbc:	cbz	x8, 419010 <sqrt@plt+0x17350>
  418fc0:	ldr	x8, [sp, #24]
  418fc4:	str	x8, [sp, #32]
  418fc8:	ldr	x8, [sp, #32]
  418fcc:	ldr	x8, [x8]
  418fd0:	cbz	x8, 418fe8 <sqrt@plt+0x17328>
  418fd4:	ldr	x8, [sp, #32]
  418fd8:	ldr	x8, [x8]
  418fdc:	add	x8, x8, #0x18
  418fe0:	str	x8, [sp, #32]
  418fe4:	b	418fc8 <sqrt@plt+0x17308>
  418fe8:	ldur	x8, [x29, #-32]
  418fec:	ldr	x9, [sp, #32]
  418ff0:	str	x8, [x9]
  418ff4:	ldur	x8, [x29, #-32]
  418ff8:	ldr	x9, [x8]
  418ffc:	ldr	x9, [x9, #24]
  419000:	mov	x0, x8
  419004:	blr	x9
  419008:	ldr	x8, [sp, #24]
  41900c:	str	w0, [x8, #12]
  419010:	ldp	x29, x30, [sp, #112]
  419014:	add	sp, sp, #0x80
  419018:	ret
  41901c:	sub	sp, sp, #0x20
  419020:	str	x0, [sp, #24]
  419024:	ldr	x8, [sp, #24]
  419028:	str	wzr, [sp, #20]
  41902c:	ldr	x8, [x8]
  419030:	str	x8, [sp, #8]
  419034:	ldr	x8, [sp, #8]
  419038:	cbz	x8, 419058 <sqrt@plt+0x17398>
  41903c:	ldr	w8, [sp, #20]
  419040:	add	w8, w8, #0x1
  419044:	str	w8, [sp, #20]
  419048:	ldr	x8, [sp, #8]
  41904c:	ldr	x8, [x8, #24]
  419050:	str	x8, [sp, #8]
  419054:	b	419034 <sqrt@plt+0x17374>
  419058:	ldr	w0, [sp, #20]
  41905c:	add	sp, sp, #0x20
  419060:	ret
  419064:	sub	sp, sp, #0x60
  419068:	stp	x29, x30, [sp, #80]
  41906c:	add	x29, sp, #0x50
  419070:	mov	x8, xzr
  419074:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  419078:	add	x9, x9, #0x788
  41907c:	adrp	x10, 432000 <_Znam@GLIBCXX_3.4>
  419080:	add	x10, x10, #0x780
  419084:	stur	x0, [x29, #-8]
  419088:	stur	x1, [x29, #-16]
  41908c:	stur	x2, [x29, #-24]
  419090:	ldur	x11, [x29, #-8]
  419094:	ldur	x12, [x29, #-16]
  419098:	str	x12, [x11]
  41909c:	ldur	x12, [x29, #-16]
  4190a0:	ldr	x12, [x12]
  4190a4:	str	x12, [x11, #8]
  4190a8:	str	x8, [x11, #16]
  4190ac:	ldur	x0, [x29, #-24]
  4190b0:	stur	x9, [x29, #-32]
  4190b4:	str	x10, [sp, #40]
  4190b8:	str	x11, [sp, #32]
  4190bc:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  4190c0:	ldr	x8, [sp, #32]
  4190c4:	str	x0, [x8, #24]
  4190c8:	add	x0, x8, #0x20
  4190cc:	ldur	x1, [x29, #-24]
  4190d0:	ldur	x9, [x29, #-24]
  4190d4:	str	x0, [sp, #24]
  4190d8:	mov	x0, x9
  4190dc:	str	x1, [sp, #16]
  4190e0:	bl	401900 <strlen@plt>
  4190e4:	ldur	x8, [x29, #-32]
  4190e8:	ldr	x3, [x8]
  4190ec:	ldr	x9, [sp, #40]
  4190f0:	ldr	w4, [x9]
  4190f4:	ldr	x10, [sp, #24]
  4190f8:	str	w0, [sp, #12]
  4190fc:	mov	x0, x10
  419100:	ldr	x1, [sp, #16]
  419104:	ldr	w2, [sp, #12]
  419108:	bl	4183c4 <sqrt@plt+0x16704>
  41910c:	ldr	x8, [sp, #32]
  419110:	ldr	x9, [x8]
  419114:	ldr	w13, [x9, #8]
  419118:	add	w13, w13, #0x1
  41911c:	str	w13, [x9, #8]
  419120:	ldp	x29, x30, [sp, #80]
  419124:	add	sp, sp, #0x60
  419128:	ret
  41912c:	sub	sp, sp, #0x30
  419130:	stp	x29, x30, [sp, #32]
  419134:	add	x29, sp, #0x20
  419138:	stur	x0, [x29, #-8]
  41913c:	ldur	x8, [x29, #-8]
  419140:	ldr	x9, [x8]
  419144:	ldr	w10, [x9, #8]
  419148:	subs	w10, w10, #0x1
  41914c:	str	w10, [x9, #8]
  419150:	ldr	x9, [x8, #24]
  419154:	str	x8, [sp, #16]
  419158:	str	x9, [sp, #8]
  41915c:	cbz	x9, 419168 <sqrt@plt+0x174a8>
  419160:	ldr	x0, [sp, #8]
  419164:	bl	401b40 <_ZdaPv@plt>
  419168:	ldr	x8, [sp, #16]
  41916c:	ldr	x9, [x8, #16]
  419170:	str	x9, [sp]
  419174:	cbz	x9, 41918c <sqrt@plt+0x174cc>
  419178:	ldr	x8, [sp]
  41917c:	ldr	x9, [x8]
  419180:	ldr	x9, [x9, #8]
  419184:	mov	x0, x8
  419188:	blr	x9
  41918c:	ldr	x8, [sp, #16]
  419190:	add	x0, x8, #0x20
  419194:	bl	418678 <sqrt@plt+0x169b8>
  419198:	ldp	x29, x30, [sp, #32]
  41919c:	add	sp, sp, #0x30
  4191a0:	ret
  4191a4:	sub	sp, sp, #0x50
  4191a8:	stp	x29, x30, [sp, #64]
  4191ac:	add	x29, sp, #0x40
  4191b0:	stur	x0, [x29, #-16]
  4191b4:	stur	x1, [x29, #-24]
  4191b8:	str	x2, [sp, #32]
  4191bc:	str	x3, [sp, #24]
  4191c0:	ldur	x8, [x29, #-16]
  4191c4:	str	x8, [sp, #16]
  4191c8:	ldr	x8, [sp, #16]
  4191cc:	ldr	x9, [x8, #8]
  4191d0:	cbz	x9, 41927c <sqrt@plt+0x175bc>
  4191d4:	ldr	x8, [sp, #16]
  4191d8:	ldr	x9, [x8, #16]
  4191dc:	cbnz	x9, 419204 <sqrt@plt+0x17544>
  4191e0:	ldr	x8, [sp, #16]
  4191e4:	ldr	x9, [x8, #8]
  4191e8:	ldr	x1, [x8, #24]
  4191ec:	ldr	x10, [x9]
  4191f0:	ldr	x10, [x10]
  4191f4:	mov	x0, x9
  4191f8:	blr	x10
  4191fc:	ldr	x8, [sp, #16]
  419200:	str	x0, [x8, #16]
  419204:	ldr	x8, [sp, #16]
  419208:	ldr	x9, [x8, #16]
  41920c:	add	x1, x8, #0x20
  419210:	ldur	x2, [x29, #-24]
  419214:	ldr	x3, [sp, #32]
  419218:	ldr	x4, [sp, #24]
  41921c:	ldr	x10, [x9]
  419220:	ldr	x10, [x10, #16]
  419224:	mov	x0, x9
  419228:	blr	x10
  41922c:	cbz	w0, 41923c <sqrt@plt+0x1757c>
  419230:	mov	w8, #0x1                   	// #1
  419234:	stur	w8, [x29, #-4]
  419238:	b	419280 <sqrt@plt+0x175c0>
  41923c:	ldr	x8, [sp, #16]
  419240:	ldr	x9, [x8, #16]
  419244:	str	x9, [sp, #8]
  419248:	cbz	x9, 419260 <sqrt@plt+0x175a0>
  41924c:	ldr	x8, [sp, #8]
  419250:	ldr	x9, [x8]
  419254:	ldr	x9, [x9, #8]
  419258:	mov	x0, x8
  41925c:	blr	x9
  419260:	mov	x8, xzr
  419264:	ldr	x9, [sp, #16]
  419268:	str	x8, [x9, #16]
  41926c:	ldr	x8, [x9, #8]
  419270:	ldr	x8, [x8, #24]
  419274:	str	x8, [x9, #8]
  419278:	b	4191c8 <sqrt@plt+0x17508>
  41927c:	stur	wzr, [x29, #-4]
  419280:	ldur	w0, [x29, #-4]
  419284:	ldp	x29, x30, [sp, #64]
  419288:	add	sp, sp, #0x50
  41928c:	ret
  419290:	sub	sp, sp, #0x40
  419294:	stp	x29, x30, [sp, #48]
  419298:	add	x29, sp, #0x30
  41929c:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  4192a0:	add	x8, x8, #0xda0
  4192a4:	add	x8, x8, #0x10
  4192a8:	mov	x9, xzr
  4192ac:	stur	x0, [x29, #-8]
  4192b0:	stur	x1, [x29, #-16]
  4192b4:	stur	w2, [x29, #-20]
  4192b8:	ldur	x10, [x29, #-8]
  4192bc:	str	x8, [x10]
  4192c0:	ldur	x0, [x29, #-16]
  4192c4:	str	x9, [sp, #16]
  4192c8:	str	x10, [sp, #8]
  4192cc:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  4192d0:	ldr	x8, [sp, #8]
  4192d4:	str	x0, [x8, #8]
  4192d8:	ldur	w11, [x29, #-20]
  4192dc:	str	w11, [x8, #16]
  4192e0:	ldr	x9, [sp, #16]
  4192e4:	str	x9, [x8, #24]
  4192e8:	ldp	x29, x30, [sp, #48]
  4192ec:	add	sp, sp, #0x40
  4192f0:	ret
  4192f4:	sub	sp, sp, #0x20
  4192f8:	stp	x29, x30, [sp, #16]
  4192fc:	add	x29, sp, #0x10
  419300:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  419304:	add	x8, x8, #0xda0
  419308:	add	x8, x8, #0x10
  41930c:	str	x0, [sp, #8]
  419310:	ldr	x9, [sp, #8]
  419314:	str	x8, [x9]
  419318:	ldr	x8, [x9, #8]
  41931c:	str	x8, [sp]
  419320:	cbz	x8, 41932c <sqrt@plt+0x1766c>
  419324:	ldr	x0, [sp]
  419328:	bl	401b40 <_ZdaPv@plt>
  41932c:	ldp	x29, x30, [sp, #16]
  419330:	add	sp, sp, #0x20
  419334:	ret
  419338:	sub	sp, sp, #0x10
  41933c:	str	x0, [sp, #8]
  419340:	brk	#0x1
  419344:	sub	sp, sp, #0x20
  419348:	stp	x29, x30, [sp, #16]
  41934c:	add	x29, sp, #0x10
  419350:	str	x0, [sp, #8]
  419354:	str	x1, [sp]
  419358:	ldr	x8, [sp, #8]
  41935c:	ldr	x0, [x8, #8]
  419360:	ldr	x1, [sp]
  419364:	bl	401b80 <strcmp@plt>
  419368:	cmp	w0, #0x0
  41936c:	cset	w9, eq  // eq = none
  419370:	and	w0, w9, #0x1
  419374:	ldp	x29, x30, [sp, #16]
  419378:	add	sp, sp, #0x20
  41937c:	ret
  419380:	sub	sp, sp, #0x10
  419384:	str	x0, [sp, #8]
  419388:	ldr	x8, [sp, #8]
  41938c:	ldr	w9, [x8, #16]
  419390:	add	w0, w9, #0x1
  419394:	add	sp, sp, #0x10
  419398:	ret
  41939c:	sub	sp, sp, #0x10
  4193a0:	str	x0, [sp, #8]
  4193a4:	add	sp, sp, #0x10
  4193a8:	ret
  4193ac:	sub	sp, sp, #0x10
  4193b0:	str	x0, [sp, #8]
  4193b4:	brk	#0x1
  4193b8:	sub	sp, sp, #0x30
  4193bc:	stp	x29, x30, [sp, #32]
  4193c0:	add	x29, sp, #0x20
  4193c4:	mov	x8, xzr
  4193c8:	mov	x2, x8
  4193cc:	mov	w9, #0x1                   	// #1
  4193d0:	mov	w3, #0x2                   	// #2
  4193d4:	mov	x10, #0xffffffffffffffff    	// #-1
  4193d8:	stur	w0, [x29, #-12]
  4193dc:	str	w1, [sp, #16]
  4193e0:	ldrsw	x1, [sp, #16]
  4193e4:	ldur	w4, [x29, #-12]
  4193e8:	mov	x0, x2
  4193ec:	mov	w2, w9
  4193f0:	mov	x5, x8
  4193f4:	str	x10, [sp]
  4193f8:	bl	401aa0 <mmap@plt>
  4193fc:	str	x0, [sp, #8]
  419400:	ldr	x8, [sp, #8]
  419404:	ldr	x10, [sp]
  419408:	cmp	x8, x10
  41940c:	b.ne	41941c <sqrt@plt+0x1775c>  // b.any
  419410:	mov	x8, xzr
  419414:	stur	x8, [x29, #-8]
  419418:	b	419430 <sqrt@plt+0x17770>
  41941c:	ldr	x8, [sp, #8]
  419420:	cbnz	x8, 419428 <sqrt@plt+0x17768>
  419424:	bl	401c00 <abort@plt>
  419428:	ldr	x8, [sp, #8]
  41942c:	stur	x8, [x29, #-8]
  419430:	ldur	x0, [x29, #-8]
  419434:	ldp	x29, x30, [sp, #32]
  419438:	add	sp, sp, #0x30
  41943c:	ret
  419440:	sub	sp, sp, #0x20
  419444:	stp	x29, x30, [sp, #16]
  419448:	add	x29, sp, #0x10
  41944c:	str	x0, [sp, #8]
  419450:	str	w1, [sp, #4]
  419454:	ldr	x0, [sp, #8]
  419458:	ldrsw	x1, [sp, #4]
  41945c:	bl	401ae0 <munmap@plt>
  419460:	ldp	x29, x30, [sp, #16]
  419464:	add	sp, sp, #0x20
  419468:	ret
  41946c:	sub	sp, sp, #0x10
  419470:	str	x0, [sp, #8]
  419474:	str	w1, [sp, #4]
  419478:	str	wzr, [sp]
  41947c:	ldr	w8, [sp, #4]
  419480:	subs	w8, w8, #0x1
  419484:	str	w8, [sp, #4]
  419488:	cmp	w8, #0x0
  41948c:	cset	w8, lt  // lt = tstop
  419490:	tbnz	w8, #0, 4194c0 <sqrt@plt+0x17800>
  419494:	ldr	x8, [sp, #8]
  419498:	add	x9, x8, #0x1
  41949c:	str	x9, [sp, #8]
  4194a0:	ldrb	w10, [x8]
  4194a4:	ldr	w11, [sp]
  4194a8:	mov	w12, #0x33                  	// #51
  4194ac:	movk	w12, #0x1, lsl #16
  4194b0:	mul	w11, w12, w11
  4194b4:	add	w10, w10, w11
  4194b8:	str	w10, [sp]
  4194bc:	b	41947c <sqrt@plt+0x177bc>
  4194c0:	ldr	w0, [sp]
  4194c4:	add	sp, sp, #0x10
  4194c8:	ret
  4194cc:	sub	sp, sp, #0x30
  4194d0:	stp	x29, x30, [sp, #32]
  4194d4:	add	x29, sp, #0x20
  4194d8:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4194dc:	add	x8, x8, #0xc80
  4194e0:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  4194e4:	add	x9, x9, #0x8b8
  4194e8:	stur	w0, [x29, #-4]
  4194ec:	str	x1, [sp, #16]
  4194f0:	ldr	x8, [x8]
  4194f4:	str	x9, [sp, #8]
  4194f8:	cbz	x8, 41951c <sqrt@plt+0x1785c>
  4194fc:	ldr	x8, [sp, #8]
  419500:	ldr	x0, [x8]
  419504:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419508:	add	x9, x9, #0xc80
  41950c:	ldr	x2, [x9]
  419510:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x275c>
  419514:	add	x1, x1, #0xe40
  419518:	bl	401910 <fprintf@plt>
  41951c:	ldr	x8, [sp, #8]
  419520:	ldr	x0, [x8]
  419524:	ldur	w2, [x29, #-4]
  419528:	ldr	x3, [sp, #16]
  41952c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x275c>
  419530:	add	x1, x1, #0xe45
  419534:	bl	401910 <fprintf@plt>
  419538:	ldr	x8, [sp, #8]
  41953c:	ldr	x9, [x8]
  419540:	mov	x0, x9
  419544:	bl	401b00 <fflush@plt>
  419548:	bl	401c00 <abort@plt>
  41954c:	sub	sp, sp, #0x20
  419550:	str	x0, [sp, #24]
  419554:	ldr	x8, [sp, #24]
  419558:	str	x8, [sp, #16]
  41955c:	str	wzr, [sp, #12]
  419560:	ldr	w8, [sp, #12]
  419564:	cmp	w8, #0xff
  419568:	b.gt	419590 <sqrt@plt+0x178d0>
  41956c:	ldr	w8, [sp, #12]
  419570:	ldr	x9, [sp, #16]
  419574:	ldrsw	x10, [sp, #12]
  419578:	add	x9, x9, x10
  41957c:	strb	w8, [x9]
  419580:	ldr	w8, [sp, #12]
  419584:	add	w8, w8, #0x1
  419588:	str	w8, [sp, #12]
  41958c:	b	419560 <sqrt@plt+0x178a0>
  419590:	add	sp, sp, #0x20
  419594:	ret
  419598:	sub	sp, sp, #0x10
  41959c:	str	x0, [sp, #8]
  4195a0:	str	w1, [sp, #4]
  4195a4:	add	sp, sp, #0x10
  4195a8:	ret
  4195ac:	sub	sp, sp, #0x30
  4195b0:	stp	x29, x30, [sp, #32]
  4195b4:	add	x29, sp, #0x20
  4195b8:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4195bc:	add	x8, x8, #0x120
  4195c0:	stur	x0, [x29, #-8]
  4195c4:	ldr	w9, [x8]
  4195c8:	cbz	w9, 4195d0 <sqrt@plt+0x17910>
  4195cc:	b	419690 <sqrt@plt+0x179d0>
  4195d0:	mov	w8, #0x1                   	// #1
  4195d4:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4195d8:	add	x9, x9, #0x120
  4195dc:	str	w8, [x9]
  4195e0:	stur	wzr, [x29, #-12]
  4195e4:	ldur	w8, [x29, #-12]
  4195e8:	cmp	w8, #0xff
  4195ec:	b.gt	419690 <sqrt@plt+0x179d0>
  4195f0:	ldur	w8, [x29, #-12]
  4195f4:	and	w8, w8, #0xffffff80
  4195f8:	cbnz	w8, 419618 <sqrt@plt+0x17958>
  4195fc:	ldur	w0, [x29, #-12]
  419600:	bl	401960 <islower@plt>
  419604:	cbz	w0, 419618 <sqrt@plt+0x17958>
  419608:	ldur	w0, [x29, #-12]
  41960c:	bl	401b90 <toupper@plt>
  419610:	str	w0, [sp, #16]
  419614:	b	419620 <sqrt@plt+0x17960>
  419618:	ldur	w8, [x29, #-12]
  41961c:	str	w8, [sp, #16]
  419620:	ldr	w8, [sp, #16]
  419624:	ldursw	x9, [x29, #-12]
  419628:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41962c:	add	x10, x10, #0x1d
  419630:	add	x9, x10, x9
  419634:	strb	w8, [x9]
  419638:	ldur	w8, [x29, #-12]
  41963c:	and	w8, w8, #0xffffff80
  419640:	cbnz	w8, 419660 <sqrt@plt+0x179a0>
  419644:	ldur	w0, [x29, #-12]
  419648:	bl	401ac0 <isupper@plt>
  41964c:	cbz	w0, 419660 <sqrt@plt+0x179a0>
  419650:	ldur	w0, [x29, #-12]
  419654:	bl	4018c0 <tolower@plt>
  419658:	str	w0, [sp, #12]
  41965c:	b	419668 <sqrt@plt+0x179a8>
  419660:	ldur	w8, [x29, #-12]
  419664:	str	w8, [sp, #12]
  419668:	ldr	w8, [sp, #12]
  41966c:	ldursw	x9, [x29, #-12]
  419670:	adrp	x10, 43d000 <stderr@@GLIBC_2.17+0xa748>
  419674:	add	x10, x10, #0xf1d
  419678:	add	x9, x10, x9
  41967c:	strb	w8, [x9]
  419680:	ldur	w8, [x29, #-12]
  419684:	add	w8, w8, #0x1
  419688:	stur	w8, [x29, #-12]
  41968c:	b	4195e4 <sqrt@plt+0x17924>
  419690:	ldp	x29, x30, [sp, #32]
  419694:	add	sp, sp, #0x30
  419698:	ret
  41969c:	sub	sp, sp, #0x20
  4196a0:	str	x0, [sp, #24]
  4196a4:	ldr	x8, [sp, #24]
  4196a8:	str	x8, [sp, #16]
  4196ac:	str	wzr, [sp, #12]
  4196b0:	ldr	w8, [sp, #12]
  4196b4:	cmp	w8, #0xff
  4196b8:	b.gt	4196e0 <sqrt@plt+0x17a20>
  4196bc:	ldr	x8, [sp, #16]
  4196c0:	ldrsw	x9, [sp, #12]
  4196c4:	add	x8, x8, x9
  4196c8:	mov	w10, #0x0                   	// #0
  4196cc:	strb	w10, [x8]
  4196d0:	ldr	w8, [sp, #12]
  4196d4:	add	w8, w8, #0x1
  4196d8:	str	w8, [sp, #12]
  4196dc:	b	4196b0 <sqrt@plt+0x179f0>
  4196e0:	add	sp, sp, #0x20
  4196e4:	ret
  4196e8:	sub	sp, sp, #0x20
  4196ec:	stp	x29, x30, [sp, #16]
  4196f0:	add	x29, sp, #0x10
  4196f4:	str	x0, [sp, #8]
  4196f8:	ldr	x0, [sp, #8]
  4196fc:	bl	41969c <sqrt@plt+0x179dc>
  419700:	ldp	x29, x30, [sp, #16]
  419704:	add	sp, sp, #0x20
  419708:	ret
  41970c:	sub	sp, sp, #0x30
  419710:	stp	x29, x30, [sp, #32]
  419714:	add	x29, sp, #0x20
  419718:	stur	x0, [x29, #-8]
  41971c:	str	x1, [sp, #16]
  419720:	ldur	x8, [x29, #-8]
  419724:	mov	x0, x8
  419728:	str	x8, [sp, #8]
  41972c:	bl	41969c <sqrt@plt+0x179dc>
  419730:	ldr	x8, [sp, #16]
  419734:	ldrb	w9, [x8]
  419738:	cbz	w9, 419764 <sqrt@plt+0x17aa4>
  41973c:	ldr	x8, [sp, #16]
  419740:	add	x9, x8, #0x1
  419744:	str	x9, [sp, #16]
  419748:	ldrb	w10, [x8]
  41974c:	mov	w8, w10
  419750:	ldr	x9, [sp, #8]
  419754:	add	x8, x9, x8
  419758:	mov	w10, #0x1                   	// #1
  41975c:	strb	w10, [x8]
  419760:	b	419730 <sqrt@plt+0x17a70>
  419764:	ldp	x29, x30, [sp, #32]
  419768:	add	sp, sp, #0x30
  41976c:	ret
  419770:	sub	sp, sp, #0x30
  419774:	stp	x29, x30, [sp, #32]
  419778:	add	x29, sp, #0x20
  41977c:	stur	x0, [x29, #-8]
  419780:	str	x1, [sp, #16]
  419784:	ldur	x8, [x29, #-8]
  419788:	mov	x0, x8
  41978c:	str	x8, [sp, #8]
  419790:	bl	41969c <sqrt@plt+0x179dc>
  419794:	ldr	x8, [sp, #16]
  419798:	ldrb	w9, [x8]
  41979c:	cbz	w9, 4197c8 <sqrt@plt+0x17b08>
  4197a0:	ldr	x8, [sp, #16]
  4197a4:	add	x9, x8, #0x1
  4197a8:	str	x9, [sp, #16]
  4197ac:	ldrb	w10, [x8]
  4197b0:	mov	w8, w10
  4197b4:	ldr	x9, [sp, #8]
  4197b8:	add	x8, x9, x8
  4197bc:	mov	w10, #0x1                   	// #1
  4197c0:	strb	w10, [x8]
  4197c4:	b	419794 <sqrt@plt+0x17ad4>
  4197c8:	ldp	x29, x30, [sp, #32]
  4197cc:	add	sp, sp, #0x30
  4197d0:	ret
  4197d4:	sub	sp, sp, #0x10
  4197d8:	str	x0, [sp, #8]
  4197dc:	str	w1, [sp, #4]
  4197e0:	add	sp, sp, #0x10
  4197e4:	ret
  4197e8:	sub	sp, sp, #0x20
  4197ec:	str	x0, [sp, #24]
  4197f0:	str	x1, [sp, #16]
  4197f4:	ldr	x8, [sp, #24]
  4197f8:	str	wzr, [sp, #12]
  4197fc:	str	x8, [sp]
  419800:	ldr	w8, [sp, #12]
  419804:	cmp	w8, #0xff
  419808:	b.gt	419844 <sqrt@plt+0x17b84>
  41980c:	ldr	x8, [sp, #16]
  419810:	ldrsw	x9, [sp, #12]
  419814:	add	x8, x8, x9
  419818:	ldrb	w10, [x8]
  41981c:	cbz	w10, 419834 <sqrt@plt+0x17b74>
  419820:	ldrsw	x8, [sp, #12]
  419824:	ldr	x9, [sp]
  419828:	add	x8, x9, x8
  41982c:	mov	w10, #0x1                   	// #1
  419830:	strb	w10, [x8]
  419834:	ldr	w8, [sp, #12]
  419838:	add	w8, w8, #0x1
  41983c:	str	w8, [sp, #12]
  419840:	b	419800 <sqrt@plt+0x17b40>
  419844:	ldr	x0, [sp]
  419848:	add	sp, sp, #0x20
  41984c:	ret
  419850:	sub	sp, sp, #0x50
  419854:	stp	x29, x30, [sp, #64]
  419858:	add	x29, sp, #0x40
  41985c:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419860:	add	x8, x8, #0xc28
  419864:	stur	x0, [x29, #-8]
  419868:	ldr	w9, [x8]
  41986c:	cbz	w9, 419874 <sqrt@plt+0x17bb4>
  419870:	b	419b90 <sqrt@plt+0x17ed0>
  419874:	mov	w8, #0x1                   	// #1
  419878:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41987c:	add	x9, x9, #0xc28
  419880:	str	w8, [x9]
  419884:	stur	wzr, [x29, #-12]
  419888:	ldur	w8, [x29, #-12]
  41988c:	cmp	w8, #0xff
  419890:	b.gt	419b90 <sqrt@plt+0x17ed0>
  419894:	ldur	w8, [x29, #-12]
  419898:	and	w8, w8, #0xffffff80
  41989c:	mov	w9, #0x0                   	// #0
  4198a0:	stur	w9, [x29, #-16]
  4198a4:	cbnz	w8, 4198bc <sqrt@plt+0x17bfc>
  4198a8:	ldur	w0, [x29, #-12]
  4198ac:	bl	401b30 <isalpha@plt>
  4198b0:	cmp	w0, #0x0
  4198b4:	cset	w8, ne  // ne = any
  4198b8:	stur	w8, [x29, #-16]
  4198bc:	ldur	w8, [x29, #-16]
  4198c0:	and	w8, w8, #0x1
  4198c4:	ldursw	x9, [x29, #-12]
  4198c8:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4198cc:	add	x10, x10, #0x125
  4198d0:	add	x9, x10, x9
  4198d4:	strb	w8, [x9]
  4198d8:	ldur	w8, [x29, #-12]
  4198dc:	and	w8, w8, #0xffffff80
  4198e0:	mov	w11, #0x0                   	// #0
  4198e4:	stur	w11, [x29, #-20]
  4198e8:	cbnz	w8, 419900 <sqrt@plt+0x17c40>
  4198ec:	ldur	w0, [x29, #-12]
  4198f0:	bl	401ac0 <isupper@plt>
  4198f4:	cmp	w0, #0x0
  4198f8:	cset	w8, ne  // ne = any
  4198fc:	stur	w8, [x29, #-20]
  419900:	ldur	w8, [x29, #-20]
  419904:	and	w8, w8, #0x1
  419908:	ldursw	x9, [x29, #-12]
  41990c:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419910:	add	x10, x10, #0x225
  419914:	add	x9, x10, x9
  419918:	strb	w8, [x9]
  41991c:	ldur	w8, [x29, #-12]
  419920:	and	w8, w8, #0xffffff80
  419924:	mov	w11, #0x0                   	// #0
  419928:	stur	w11, [x29, #-24]
  41992c:	cbnz	w8, 419944 <sqrt@plt+0x17c84>
  419930:	ldur	w0, [x29, #-12]
  419934:	bl	401960 <islower@plt>
  419938:	cmp	w0, #0x0
  41993c:	cset	w8, ne  // ne = any
  419940:	stur	w8, [x29, #-24]
  419944:	ldur	w8, [x29, #-24]
  419948:	and	w8, w8, #0x1
  41994c:	ldursw	x9, [x29, #-12]
  419950:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419954:	add	x10, x10, #0x325
  419958:	add	x9, x10, x9
  41995c:	strb	w8, [x9]
  419960:	ldur	w8, [x29, #-12]
  419964:	and	w8, w8, #0xffffff80
  419968:	mov	w11, #0x0                   	// #0
  41996c:	stur	w11, [x29, #-28]
  419970:	cbnz	w8, 419988 <sqrt@plt+0x17cc8>
  419974:	ldur	w0, [x29, #-12]
  419978:	bl	401bb0 <isdigit@plt>
  41997c:	cmp	w0, #0x0
  419980:	cset	w8, ne  // ne = any
  419984:	stur	w8, [x29, #-28]
  419988:	ldur	w8, [x29, #-28]
  41998c:	and	w8, w8, #0x1
  419990:	ldursw	x9, [x29, #-12]
  419994:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419998:	add	x10, x10, #0x425
  41999c:	add	x9, x10, x9
  4199a0:	strb	w8, [x9]
  4199a4:	ldur	w8, [x29, #-12]
  4199a8:	and	w8, w8, #0xffffff80
  4199ac:	mov	w11, #0x0                   	// #0
  4199b0:	str	w11, [sp, #32]
  4199b4:	cbnz	w8, 4199cc <sqrt@plt+0x17d0c>
  4199b8:	ldur	w0, [x29, #-12]
  4199bc:	bl	401a30 <isxdigit@plt>
  4199c0:	cmp	w0, #0x0
  4199c4:	cset	w8, ne  // ne = any
  4199c8:	str	w8, [sp, #32]
  4199cc:	ldr	w8, [sp, #32]
  4199d0:	and	w8, w8, #0x1
  4199d4:	ldursw	x9, [x29, #-12]
  4199d8:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  4199dc:	add	x10, x10, #0x525
  4199e0:	add	x9, x10, x9
  4199e4:	strb	w8, [x9]
  4199e8:	ldur	w8, [x29, #-12]
  4199ec:	and	w8, w8, #0xffffff80
  4199f0:	mov	w11, #0x0                   	// #0
  4199f4:	str	w11, [sp, #28]
  4199f8:	cbnz	w8, 419a10 <sqrt@plt+0x17d50>
  4199fc:	ldur	w0, [x29, #-12]
  419a00:	bl	401980 <isspace@plt>
  419a04:	cmp	w0, #0x0
  419a08:	cset	w8, ne  // ne = any
  419a0c:	str	w8, [sp, #28]
  419a10:	ldr	w8, [sp, #28]
  419a14:	and	w8, w8, #0x1
  419a18:	ldursw	x9, [x29, #-12]
  419a1c:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419a20:	add	x10, x10, #0x625
  419a24:	add	x9, x10, x9
  419a28:	strb	w8, [x9]
  419a2c:	ldur	w8, [x29, #-12]
  419a30:	and	w8, w8, #0xffffff80
  419a34:	mov	w11, #0x0                   	// #0
  419a38:	str	w11, [sp, #24]
  419a3c:	cbnz	w8, 419a54 <sqrt@plt+0x17d94>
  419a40:	ldur	w0, [x29, #-12]
  419a44:	bl	401be0 <ispunct@plt>
  419a48:	cmp	w0, #0x0
  419a4c:	cset	w8, ne  // ne = any
  419a50:	str	w8, [sp, #24]
  419a54:	ldr	w8, [sp, #24]
  419a58:	and	w8, w8, #0x1
  419a5c:	ldursw	x9, [x29, #-12]
  419a60:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419a64:	add	x10, x10, #0x725
  419a68:	add	x9, x10, x9
  419a6c:	strb	w8, [x9]
  419a70:	ldur	w8, [x29, #-12]
  419a74:	and	w8, w8, #0xffffff80
  419a78:	mov	w11, #0x0                   	// #0
  419a7c:	str	w11, [sp, #20]
  419a80:	cbnz	w8, 419a98 <sqrt@plt+0x17dd8>
  419a84:	ldur	w0, [x29, #-12]
  419a88:	bl	4018f0 <isalnum@plt>
  419a8c:	cmp	w0, #0x0
  419a90:	cset	w8, ne  // ne = any
  419a94:	str	w8, [sp, #20]
  419a98:	ldr	w8, [sp, #20]
  419a9c:	and	w8, w8, #0x1
  419aa0:	ldursw	x9, [x29, #-12]
  419aa4:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419aa8:	add	x10, x10, #0x825
  419aac:	add	x9, x10, x9
  419ab0:	strb	w8, [x9]
  419ab4:	ldur	w8, [x29, #-12]
  419ab8:	and	w8, w8, #0xffffff80
  419abc:	mov	w11, #0x0                   	// #0
  419ac0:	str	w11, [sp, #16]
  419ac4:	cbnz	w8, 419adc <sqrt@plt+0x17e1c>
  419ac8:	ldur	w0, [x29, #-12]
  419acc:	bl	401ab0 <isprint@plt>
  419ad0:	cmp	w0, #0x0
  419ad4:	cset	w8, ne  // ne = any
  419ad8:	str	w8, [sp, #16]
  419adc:	ldr	w8, [sp, #16]
  419ae0:	and	w8, w8, #0x1
  419ae4:	ldursw	x9, [x29, #-12]
  419ae8:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419aec:	add	x10, x10, #0x925
  419af0:	add	x9, x10, x9
  419af4:	strb	w8, [x9]
  419af8:	ldur	w8, [x29, #-12]
  419afc:	and	w8, w8, #0xffffff80
  419b00:	mov	w11, #0x0                   	// #0
  419b04:	str	w11, [sp, #12]
  419b08:	cbnz	w8, 419b20 <sqrt@plt+0x17e60>
  419b0c:	ldur	w0, [x29, #-12]
  419b10:	bl	401a80 <isgraph@plt>
  419b14:	cmp	w0, #0x0
  419b18:	cset	w8, ne  // ne = any
  419b1c:	str	w8, [sp, #12]
  419b20:	ldr	w8, [sp, #12]
  419b24:	and	w8, w8, #0x1
  419b28:	ldursw	x9, [x29, #-12]
  419b2c:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419b30:	add	x10, x10, #0xa25
  419b34:	add	x9, x10, x9
  419b38:	strb	w8, [x9]
  419b3c:	ldur	w8, [x29, #-12]
  419b40:	and	w8, w8, #0xffffff80
  419b44:	mov	w11, #0x0                   	// #0
  419b48:	str	w11, [sp, #8]
  419b4c:	cbnz	w8, 419b64 <sqrt@plt+0x17ea4>
  419b50:	ldur	w0, [x29, #-12]
  419b54:	bl	401bf0 <iscntrl@plt>
  419b58:	cmp	w0, #0x0
  419b5c:	cset	w8, ne  // ne = any
  419b60:	str	w8, [sp, #8]
  419b64:	ldr	w8, [sp, #8]
  419b68:	and	w8, w8, #0x1
  419b6c:	ldursw	x9, [x29, #-12]
  419b70:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419b74:	add	x10, x10, #0xb25
  419b78:	add	x9, x10, x9
  419b7c:	strb	w8, [x9]
  419b80:	ldur	w8, [x29, #-12]
  419b84:	add	w8, w8, #0x1
  419b88:	stur	w8, [x29, #-12]
  419b8c:	b	419888 <sqrt@plt+0x17bc8>
  419b90:	ldp	x29, x30, [sp, #64]
  419b94:	add	sp, sp, #0x50
  419b98:	ret
  419b9c:	sub	sp, sp, #0x20
  419ba0:	mov	w8, #0x1                   	// #1
  419ba4:	str	x0, [sp, #24]
  419ba8:	str	x1, [sp, #16]
  419bac:	ldr	x9, [sp, #24]
  419bb0:	str	w8, [x9]
  419bb4:	ldr	x10, [sp, #16]
  419bb8:	str	x9, [sp, #8]
  419bbc:	cbz	x10, 419bcc <sqrt@plt+0x17f0c>
  419bc0:	ldr	x8, [sp, #16]
  419bc4:	str	x8, [sp]
  419bc8:	b	419bd8 <sqrt@plt+0x17f18>
  419bcc:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  419bd0:	add	x8, x8, #0xec4
  419bd4:	str	x8, [sp]
  419bd8:	ldr	x8, [sp]
  419bdc:	ldr	x9, [sp, #8]
  419be0:	str	x8, [x9, #8]
  419be4:	add	sp, sp, #0x20
  419be8:	ret
  419bec:	sub	sp, sp, #0x10
  419bf0:	str	x0, [sp, #8]
  419bf4:	ldr	x8, [sp, #8]
  419bf8:	str	wzr, [x8]
  419bfc:	add	sp, sp, #0x10
  419c00:	ret
  419c04:	sub	sp, sp, #0x10
  419c08:	mov	w8, #0x3                   	// #3
  419c0c:	str	x0, [sp, #8]
  419c10:	str	w1, [sp, #4]
  419c14:	ldr	x9, [sp, #8]
  419c18:	str	w8, [x9]
  419c1c:	ldr	w8, [sp, #4]
  419c20:	str	w8, [x9, #8]
  419c24:	add	sp, sp, #0x10
  419c28:	ret
  419c2c:	sub	sp, sp, #0x10
  419c30:	mov	w8, #0x4                   	// #4
  419c34:	str	x0, [sp, #8]
  419c38:	str	w1, [sp, #4]
  419c3c:	ldr	x9, [sp, #8]
  419c40:	str	w8, [x9]
  419c44:	ldr	w8, [sp, #4]
  419c48:	str	w8, [x9, #8]
  419c4c:	add	sp, sp, #0x10
  419c50:	ret
  419c54:	sub	sp, sp, #0x10
  419c58:	mov	w8, #0x2                   	// #2
  419c5c:	str	x0, [sp, #8]
  419c60:	strb	w1, [sp, #7]
  419c64:	ldr	x9, [sp, #8]
  419c68:	str	w8, [x9]
  419c6c:	ldrb	w8, [sp, #7]
  419c70:	strb	w8, [x9, #8]
  419c74:	add	sp, sp, #0x10
  419c78:	ret
  419c7c:	sub	sp, sp, #0x10
  419c80:	mov	w8, #0x2                   	// #2
  419c84:	str	x0, [sp, #8]
  419c88:	strb	w1, [sp, #7]
  419c8c:	ldr	x9, [sp, #8]
  419c90:	str	w8, [x9]
  419c94:	ldrb	w8, [sp, #7]
  419c98:	strb	w8, [x9, #8]
  419c9c:	add	sp, sp, #0x10
  419ca0:	ret
  419ca4:	sub	sp, sp, #0x10
  419ca8:	mov	w8, #0x5                   	// #5
  419cac:	str	x0, [sp, #8]
  419cb0:	str	d0, [sp]
  419cb4:	ldr	x9, [sp, #8]
  419cb8:	str	w8, [x9]
  419cbc:	ldr	x10, [sp]
  419cc0:	str	x10, [x9, #8]
  419cc4:	add	sp, sp, #0x10
  419cc8:	ret
  419ccc:	sub	sp, sp, #0x10
  419cd0:	str	x0, [sp, #8]
  419cd4:	ldr	x8, [sp, #8]
  419cd8:	ldr	w9, [x8]
  419cdc:	cmp	w9, #0x0
  419ce0:	cset	w9, eq  // eq = none
  419ce4:	and	w0, w9, #0x1
  419ce8:	add	sp, sp, #0x10
  419cec:	ret
  419cf0:	sub	sp, sp, #0x30
  419cf4:	stp	x29, x30, [sp, #32]
  419cf8:	add	x29, sp, #0x20
  419cfc:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  419d00:	add	x8, x8, #0x8b8
  419d04:	stur	x0, [x29, #-8]
  419d08:	ldur	x9, [x29, #-8]
  419d0c:	ldr	w10, [x9]
  419d10:	subs	w10, w10, #0x0
  419d14:	mov	w11, w10
  419d18:	ubfx	x11, x11, #0, #32
  419d1c:	cmp	x11, #0x5
  419d20:	str	x8, [sp, #16]
  419d24:	str	x9, [sp, #8]
  419d28:	str	x11, [sp]
  419d2c:	b.hi	419dd0 <sqrt@plt+0x18110>  // b.pmore
  419d30:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  419d34:	add	x8, x8, #0xe70
  419d38:	ldr	x11, [sp]
  419d3c:	ldrsw	x10, [x8, x11, lsl #2]
  419d40:	add	x9, x8, x10
  419d44:	br	x9
  419d48:	ldr	x8, [sp, #8]
  419d4c:	ldr	w0, [x8, #8]
  419d50:	bl	41a3c4 <sqrt@plt+0x18704>
  419d54:	ldr	x8, [sp, #16]
  419d58:	ldr	x1, [x8]
  419d5c:	bl	401890 <fputs@plt>
  419d60:	b	419dd0 <sqrt@plt+0x18110>
  419d64:	ldr	x8, [sp, #8]
  419d68:	ldr	w0, [x8, #8]
  419d6c:	bl	41a4a8 <sqrt@plt+0x187e8>
  419d70:	ldr	x8, [sp, #16]
  419d74:	ldr	x1, [x8]
  419d78:	bl	401890 <fputs@plt>
  419d7c:	b	419dd0 <sqrt@plt+0x18110>
  419d80:	ldr	x8, [sp, #8]
  419d84:	ldrb	w0, [x8, #8]
  419d88:	ldr	x9, [sp, #16]
  419d8c:	ldr	x1, [x9]
  419d90:	bl	401940 <putc@plt>
  419d94:	b	419dd0 <sqrt@plt+0x18110>
  419d98:	ldr	x8, [sp, #8]
  419d9c:	ldr	x0, [x8, #8]
  419da0:	ldr	x9, [sp, #16]
  419da4:	ldr	x1, [x9]
  419da8:	bl	401890 <fputs@plt>
  419dac:	b	419dd0 <sqrt@plt+0x18110>
  419db0:	ldr	x8, [sp, #16]
  419db4:	ldr	x0, [x8]
  419db8:	ldr	x9, [sp, #8]
  419dbc:	ldr	d0, [x9, #8]
  419dc0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x275c>
  419dc4:	add	x1, x1, #0xecb
  419dc8:	bl	401910 <fprintf@plt>
  419dcc:	b	419dd0 <sqrt@plt+0x18110>
  419dd0:	ldp	x29, x30, [sp, #32]
  419dd4:	add	sp, sp, #0x30
  419dd8:	ret
  419ddc:	sub	sp, sp, #0x50
  419de0:	stp	x29, x30, [sp, #64]
  419de4:	add	x29, sp, #0x40
  419de8:	mov	w8, #0x62                  	// #98
  419dec:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  419df0:	add	x9, x9, #0xece
  419df4:	stur	x0, [x29, #-8]
  419df8:	stur	x1, [x29, #-16]
  419dfc:	stur	x2, [x29, #-24]
  419e00:	str	x3, [sp, #32]
  419e04:	ldur	x10, [x29, #-8]
  419e08:	cmp	x10, #0x0
  419e0c:	cset	w11, ne  // ne = any
  419e10:	and	w0, w11, #0x1
  419e14:	mov	w1, w8
  419e18:	mov	x2, x9
  419e1c:	str	x9, [sp, #16]
  419e20:	bl	4052f0 <sqrt@plt+0x3630>
  419e24:	ldur	x8, [x29, #-8]
  419e28:	add	x9, x8, #0x1
  419e2c:	stur	x9, [x29, #-8]
  419e30:	ldrb	w10, [x8]
  419e34:	strb	w10, [sp, #31]
  419e38:	cbz	w10, 419f68 <sqrt@plt+0x182a8>
  419e3c:	ldrb	w8, [sp, #31]
  419e40:	cmp	w8, #0x25
  419e44:	b.ne	419f50 <sqrt@plt+0x18290>  // b.any
  419e48:	ldur	x8, [x29, #-8]
  419e4c:	add	x9, x8, #0x1
  419e50:	stur	x9, [x29, #-8]
  419e54:	ldrb	w10, [x8]
  419e58:	strb	w10, [sp, #31]
  419e5c:	ldrb	w10, [sp, #31]
  419e60:	subs	w10, w10, #0x25
  419e64:	mov	w8, w10
  419e68:	ubfx	x8, x8, #0, #32
  419e6c:	cmp	x8, #0xe
  419e70:	str	x8, [sp, #8]
  419e74:	b.hi	419f38 <sqrt@plt+0x18278>  // b.pmore
  419e78:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  419e7c:	add	x8, x8, #0xe88
  419e80:	ldr	x11, [sp, #8]
  419e84:	ldrsw	x10, [x8, x11, lsl #2]
  419e88:	add	x9, x8, x10
  419e8c:	br	x9
  419e90:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  419e94:	add	x8, x8, #0x8b8
  419e98:	ldr	x1, [x8]
  419e9c:	mov	w0, #0x25                  	// #37
  419ea0:	bl	401ad0 <fputc@plt>
  419ea4:	b	419f4c <sqrt@plt+0x1828c>
  419ea8:	ldur	x0, [x29, #-16]
  419eac:	bl	419ccc <sqrt@plt+0x1800c>
  419eb0:	cmp	w0, #0x0
  419eb4:	cset	w8, ne  // ne = any
  419eb8:	eor	w8, w8, #0x1
  419ebc:	and	w0, w8, #0x1
  419ec0:	mov	w1, #0x6c                  	// #108
  419ec4:	ldr	x2, [sp, #16]
  419ec8:	bl	4052f0 <sqrt@plt+0x3630>
  419ecc:	ldur	x0, [x29, #-16]
  419ed0:	bl	419cf0 <sqrt@plt+0x18030>
  419ed4:	b	419f4c <sqrt@plt+0x1828c>
  419ed8:	ldur	x0, [x29, #-24]
  419edc:	bl	419ccc <sqrt@plt+0x1800c>
  419ee0:	cmp	w0, #0x0
  419ee4:	cset	w8, ne  // ne = any
  419ee8:	eor	w8, w8, #0x1
  419eec:	and	w0, w8, #0x1
  419ef0:	mov	w1, #0x70                  	// #112
  419ef4:	ldr	x2, [sp, #16]
  419ef8:	bl	4052f0 <sqrt@plt+0x3630>
  419efc:	ldur	x0, [x29, #-24]
  419f00:	bl	419cf0 <sqrt@plt+0x18030>
  419f04:	b	419f4c <sqrt@plt+0x1828c>
  419f08:	ldr	x0, [sp, #32]
  419f0c:	bl	419ccc <sqrt@plt+0x1800c>
  419f10:	cmp	w0, #0x0
  419f14:	cset	w8, ne  // ne = any
  419f18:	eor	w8, w8, #0x1
  419f1c:	and	w0, w8, #0x1
  419f20:	mov	w1, #0x74                  	// #116
  419f24:	ldr	x2, [sp, #16]
  419f28:	bl	4052f0 <sqrt@plt+0x3630>
  419f2c:	ldr	x0, [sp, #32]
  419f30:	bl	419cf0 <sqrt@plt+0x18030>
  419f34:	b	419f4c <sqrt@plt+0x1828c>
  419f38:	mov	w8, wzr
  419f3c:	mov	w0, w8
  419f40:	mov	w1, #0x78                  	// #120
  419f44:	ldr	x2, [sp, #16]
  419f48:	bl	4052f0 <sqrt@plt+0x3630>
  419f4c:	b	419f64 <sqrt@plt+0x182a4>
  419f50:	ldrb	w0, [sp, #31]
  419f54:	adrp	x8, 432000 <_Znam@GLIBCXX_3.4>
  419f58:	add	x8, x8, #0x8b8
  419f5c:	ldr	x1, [x8]
  419f60:	bl	401940 <putc@plt>
  419f64:	b	419e24 <sqrt@plt+0x18164>
  419f68:	ldp	x29, x30, [sp, #64]
  419f6c:	add	sp, sp, #0x50
  419f70:	ret
  419f74:	sub	sp, sp, #0x30
  419f78:	stp	x29, x30, [sp, #32]
  419f7c:	add	x29, sp, #0x20
  419f80:	mov	w8, #0x1                   	// #1
  419f84:	stur	x0, [x29, #-8]
  419f88:	str	x1, [sp, #16]
  419f8c:	str	x2, [sp, #8]
  419f90:	str	x3, [sp]
  419f94:	ldur	x1, [x29, #-8]
  419f98:	ldr	x2, [sp, #16]
  419f9c:	ldr	x3, [sp, #8]
  419fa0:	ldr	x4, [sp]
  419fa4:	mov	w0, w8
  419fa8:	bl	419fb8 <sqrt@plt+0x182f8>
  419fac:	ldp	x29, x30, [sp, #32]
  419fb0:	add	sp, sp, #0x30
  419fb4:	ret
  419fb8:	sub	sp, sp, #0x40
  419fbc:	stp	x29, x30, [sp, #48]
  419fc0:	add	x29, sp, #0x30
  419fc4:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419fc8:	add	x8, x8, #0xc40
  419fcc:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419fd0:	add	x9, x9, #0xc48
  419fd4:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  419fd8:	add	x10, x10, #0xc7c
  419fdc:	stur	w0, [x29, #-4]
  419fe0:	stur	x1, [x29, #-16]
  419fe4:	str	x2, [sp, #24]
  419fe8:	str	x3, [sp, #16]
  419fec:	str	x4, [sp, #8]
  419ff0:	ldr	x0, [x8]
  419ff4:	ldr	x1, [x9]
  419ff8:	ldr	w2, [x10]
  419ffc:	ldur	w3, [x29, #-4]
  41a000:	ldur	x4, [x29, #-16]
  41a004:	ldr	x5, [sp, #24]
  41a008:	ldr	x6, [sp, #16]
  41a00c:	ldr	x7, [sp, #8]
  41a010:	bl	41a104 <sqrt@plt+0x18444>
  41a014:	ldp	x29, x30, [sp, #48]
  41a018:	add	sp, sp, #0x40
  41a01c:	ret
  41a020:	sub	sp, sp, #0x30
  41a024:	stp	x29, x30, [sp, #32]
  41a028:	add	x29, sp, #0x20
  41a02c:	mov	w8, wzr
  41a030:	stur	x0, [x29, #-8]
  41a034:	str	x1, [sp, #16]
  41a038:	str	x2, [sp, #8]
  41a03c:	str	x3, [sp]
  41a040:	ldur	x1, [x29, #-8]
  41a044:	ldr	x2, [sp, #16]
  41a048:	ldr	x3, [sp, #8]
  41a04c:	ldr	x4, [sp]
  41a050:	mov	w0, w8
  41a054:	bl	419fb8 <sqrt@plt+0x182f8>
  41a058:	ldp	x29, x30, [sp, #32]
  41a05c:	add	sp, sp, #0x30
  41a060:	ret
  41a064:	sub	sp, sp, #0x30
  41a068:	stp	x29, x30, [sp, #32]
  41a06c:	add	x29, sp, #0x20
  41a070:	mov	w8, #0x2                   	// #2
  41a074:	stur	x0, [x29, #-8]
  41a078:	str	x1, [sp, #16]
  41a07c:	str	x2, [sp, #8]
  41a080:	str	x3, [sp]
  41a084:	ldur	x1, [x29, #-8]
  41a088:	ldr	x2, [sp, #16]
  41a08c:	ldr	x3, [sp, #8]
  41a090:	ldr	x4, [sp]
  41a094:	mov	w0, w8
  41a098:	bl	419fb8 <sqrt@plt+0x182f8>
  41a09c:	ldp	x29, x30, [sp, #32]
  41a0a0:	add	sp, sp, #0x30
  41a0a4:	ret
  41a0a8:	sub	sp, sp, #0x40
  41a0ac:	stp	x29, x30, [sp, #48]
  41a0b0:	add	x29, sp, #0x30
  41a0b4:	mov	x8, xzr
  41a0b8:	mov	w9, #0x1                   	// #1
  41a0bc:	stur	x0, [x29, #-8]
  41a0c0:	stur	w1, [x29, #-12]
  41a0c4:	str	x2, [sp, #24]
  41a0c8:	str	x3, [sp, #16]
  41a0cc:	str	x4, [sp, #8]
  41a0d0:	str	x5, [sp]
  41a0d4:	ldur	x0, [x29, #-8]
  41a0d8:	ldur	w2, [x29, #-12]
  41a0dc:	ldr	x4, [sp, #24]
  41a0e0:	ldr	x5, [sp, #16]
  41a0e4:	ldr	x6, [sp, #8]
  41a0e8:	ldr	x7, [sp]
  41a0ec:	mov	x1, x8
  41a0f0:	mov	w3, w9
  41a0f4:	bl	41a104 <sqrt@plt+0x18444>
  41a0f8:	ldp	x29, x30, [sp, #48]
  41a0fc:	add	sp, sp, #0x40
  41a100:	ret
  41a104:	sub	sp, sp, #0x60
  41a108:	stp	x29, x30, [sp, #80]
  41a10c:	add	x29, sp, #0x50
  41a110:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41a114:	add	x8, x8, #0xc80
  41a118:	adrp	x9, 432000 <_Znam@GLIBCXX_3.4>
  41a11c:	add	x9, x9, #0x8b8
  41a120:	stur	x0, [x29, #-8]
  41a124:	stur	x1, [x29, #-16]
  41a128:	stur	w2, [x29, #-20]
  41a12c:	stur	w3, [x29, #-24]
  41a130:	stur	x4, [x29, #-32]
  41a134:	str	x5, [sp, #40]
  41a138:	str	x6, [sp, #32]
  41a13c:	str	x7, [sp, #24]
  41a140:	str	wzr, [sp, #20]
  41a144:	ldr	x8, [x8]
  41a148:	str	x9, [sp, #8]
  41a14c:	cbz	x8, 41a178 <sqrt@plt+0x184b8>
  41a150:	ldr	x8, [sp, #8]
  41a154:	ldr	x0, [x8]
  41a158:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41a15c:	add	x9, x9, #0xc80
  41a160:	ldr	x2, [x9]
  41a164:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x275c>
  41a168:	add	x1, x1, #0xeeb
  41a16c:	bl	401910 <fprintf@plt>
  41a170:	mov	w10, #0x1                   	// #1
  41a174:	str	w10, [sp, #20]
  41a178:	ldur	w8, [x29, #-20]
  41a17c:	cmp	w8, #0x0
  41a180:	cset	w8, lt  // lt = tstop
  41a184:	tbnz	w8, #0, 41a200 <sqrt@plt+0x18540>
  41a188:	ldur	x8, [x29, #-8]
  41a18c:	cbz	x8, 41a200 <sqrt@plt+0x18540>
  41a190:	ldur	x0, [x29, #-8]
  41a194:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x175c>
  41a198:	add	x1, x1, #0xd9a
  41a19c:	bl	401b80 <strcmp@plt>
  41a1a0:	cbnz	w0, 41a1b0 <sqrt@plt+0x184f0>
  41a1a4:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  41a1a8:	add	x8, x8, #0x2d0
  41a1ac:	stur	x8, [x29, #-8]
  41a1b0:	ldur	x8, [x29, #-16]
  41a1b4:	cbz	x8, 41a1dc <sqrt@plt+0x1851c>
  41a1b8:	ldr	x8, [sp, #8]
  41a1bc:	ldr	x0, [x8]
  41a1c0:	ldur	x2, [x29, #-8]
  41a1c4:	ldur	x3, [x29, #-16]
  41a1c8:	ldur	w4, [x29, #-20]
  41a1cc:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x275c>
  41a1d0:	add	x1, x1, #0xeef
  41a1d4:	bl	401910 <fprintf@plt>
  41a1d8:	b	41a1f8 <sqrt@plt+0x18538>
  41a1dc:	ldr	x8, [sp, #8]
  41a1e0:	ldr	x0, [x8]
  41a1e4:	ldur	x2, [x29, #-8]
  41a1e8:	ldur	w3, [x29, #-20]
  41a1ec:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x275c>
  41a1f0:	add	x1, x1, #0xefb
  41a1f4:	bl	401910 <fprintf@plt>
  41a1f8:	mov	w8, #0x1                   	// #1
  41a1fc:	str	w8, [sp, #20]
  41a200:	ldr	w8, [sp, #20]
  41a204:	cbz	w8, 41a21c <sqrt@plt+0x1855c>
  41a208:	ldr	x8, [sp, #8]
  41a20c:	ldr	x1, [x8]
  41a210:	mov	w0, #0x20                  	// #32
  41a214:	bl	401ad0 <fputc@plt>
  41a218:	str	wzr, [sp, #20]
  41a21c:	ldur	w8, [x29, #-24]
  41a220:	str	w8, [sp, #4]
  41a224:	cbz	w8, 41a278 <sqrt@plt+0x185b8>
  41a228:	b	41a22c <sqrt@plt+0x1856c>
  41a22c:	ldr	w8, [sp, #4]
  41a230:	cmp	w8, #0x1
  41a234:	b.eq	41a274 <sqrt@plt+0x185b4>  // b.none
  41a238:	b	41a23c <sqrt@plt+0x1857c>
  41a23c:	ldr	w8, [sp, #4]
  41a240:	cmp	w8, #0x2
  41a244:	cset	w9, eq  // eq = none
  41a248:	eor	w9, w9, #0x1
  41a24c:	tbnz	w9, #0, 41a294 <sqrt@plt+0x185d4>
  41a250:	b	41a254 <sqrt@plt+0x18594>
  41a254:	ldr	x8, [sp, #8]
  41a258:	ldr	x1, [x8]
  41a25c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41a260:	add	x0, x0, #0xf02
  41a264:	bl	401890 <fputs@plt>
  41a268:	mov	w9, #0x1                   	// #1
  41a26c:	str	w9, [sp, #20]
  41a270:	b	41a294 <sqrt@plt+0x185d4>
  41a274:	b	41a294 <sqrt@plt+0x185d4>
  41a278:	ldr	x8, [sp, #8]
  41a27c:	ldr	x1, [x8]
  41a280:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41a284:	add	x0, x0, #0xf0f
  41a288:	bl	401890 <fputs@plt>
  41a28c:	mov	w9, #0x1                   	// #1
  41a290:	str	w9, [sp, #20]
  41a294:	ldr	w8, [sp, #20]
  41a298:	cbz	w8, 41a2ac <sqrt@plt+0x185ec>
  41a29c:	ldr	x8, [sp, #8]
  41a2a0:	ldr	x1, [x8]
  41a2a4:	mov	w0, #0x20                  	// #32
  41a2a8:	bl	401ad0 <fputc@plt>
  41a2ac:	ldur	x0, [x29, #-32]
  41a2b0:	ldr	x1, [sp, #40]
  41a2b4:	ldr	x2, [sp, #32]
  41a2b8:	ldr	x3, [sp, #24]
  41a2bc:	bl	419ddc <sqrt@plt+0x1811c>
  41a2c0:	ldr	x8, [sp, #8]
  41a2c4:	ldr	x1, [x8]
  41a2c8:	mov	w0, #0xa                   	// #10
  41a2cc:	bl	401ad0 <fputc@plt>
  41a2d0:	ldr	x8, [sp, #8]
  41a2d4:	ldr	x9, [x8]
  41a2d8:	mov	x0, x9
  41a2dc:	bl	401b00 <fflush@plt>
  41a2e0:	ldur	w10, [x29, #-24]
  41a2e4:	cmp	w10, #0x2
  41a2e8:	b.ne	41a2f0 <sqrt@plt+0x18630>  // b.any
  41a2ec:	bl	41a3b4 <sqrt@plt+0x186f4>
  41a2f0:	ldp	x29, x30, [sp, #80]
  41a2f4:	add	sp, sp, #0x60
  41a2f8:	ret
  41a2fc:	sub	sp, sp, #0x40
  41a300:	stp	x29, x30, [sp, #48]
  41a304:	add	x29, sp, #0x30
  41a308:	mov	x8, xzr
  41a30c:	mov	w9, wzr
  41a310:	stur	x0, [x29, #-8]
  41a314:	stur	w1, [x29, #-12]
  41a318:	str	x2, [sp, #24]
  41a31c:	str	x3, [sp, #16]
  41a320:	str	x4, [sp, #8]
  41a324:	str	x5, [sp]
  41a328:	ldur	x0, [x29, #-8]
  41a32c:	ldur	w2, [x29, #-12]
  41a330:	ldr	x4, [sp, #24]
  41a334:	ldr	x5, [sp, #16]
  41a338:	ldr	x6, [sp, #8]
  41a33c:	ldr	x7, [sp]
  41a340:	mov	x1, x8
  41a344:	mov	w3, w9
  41a348:	bl	41a104 <sqrt@plt+0x18444>
  41a34c:	ldp	x29, x30, [sp, #48]
  41a350:	add	sp, sp, #0x40
  41a354:	ret
  41a358:	sub	sp, sp, #0x40
  41a35c:	stp	x29, x30, [sp, #48]
  41a360:	add	x29, sp, #0x30
  41a364:	mov	x8, xzr
  41a368:	mov	w9, #0x2                   	// #2
  41a36c:	stur	x0, [x29, #-8]
  41a370:	stur	w1, [x29, #-12]
  41a374:	str	x2, [sp, #24]
  41a378:	str	x3, [sp, #16]
  41a37c:	str	x4, [sp, #8]
  41a380:	str	x5, [sp]
  41a384:	ldur	x0, [x29, #-8]
  41a388:	ldur	w2, [x29, #-12]
  41a38c:	ldr	x4, [sp, #24]
  41a390:	ldr	x5, [sp, #16]
  41a394:	ldr	x6, [sp, #8]
  41a398:	ldr	x7, [sp]
  41a39c:	mov	x1, x8
  41a3a0:	mov	w3, w9
  41a3a4:	bl	41a104 <sqrt@plt+0x18444>
  41a3a8:	ldp	x29, x30, [sp, #48]
  41a3ac:	add	sp, sp, #0x40
  41a3b0:	ret
  41a3b4:	stp	x29, x30, [sp, #-16]!
  41a3b8:	mov	x29, sp
  41a3bc:	mov	w0, #0x3                   	// #3
  41a3c0:	bl	401c30 <exit@plt>
  41a3c4:	sub	sp, sp, #0x20
  41a3c8:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41a3cc:	add	x8, x8, #0xc50
  41a3d0:	add	x8, x8, #0x14
  41a3d4:	str	w0, [sp, #20]
  41a3d8:	str	x8, [sp, #8]
  41a3dc:	ldr	w9, [sp, #20]
  41a3e0:	cmp	w9, #0x0
  41a3e4:	cset	w9, lt  // lt = tstop
  41a3e8:	tbnz	w9, #0, 41a438 <sqrt@plt+0x18778>
  41a3ec:	ldr	w8, [sp, #20]
  41a3f0:	mov	w9, #0xa                   	// #10
  41a3f4:	sdiv	w10, w8, w9
  41a3f8:	mul	w10, w10, w9
  41a3fc:	subs	w8, w8, w10
  41a400:	add	w8, w8, #0x30
  41a404:	ldr	x11, [sp, #8]
  41a408:	mov	x12, #0xffffffffffffffff    	// #-1
  41a40c:	add	x11, x11, x12
  41a410:	str	x11, [sp, #8]
  41a414:	strb	w8, [x11]
  41a418:	ldr	w8, [sp, #20]
  41a41c:	sdiv	w8, w8, w9
  41a420:	str	w8, [sp, #20]
  41a424:	ldr	w8, [sp, #20]
  41a428:	cbnz	w8, 41a3ec <sqrt@plt+0x1872c>
  41a42c:	ldr	x8, [sp, #8]
  41a430:	str	x8, [sp, #24]
  41a434:	b	41a49c <sqrt@plt+0x187dc>
  41a438:	ldr	w8, [sp, #20]
  41a43c:	mov	w9, #0xa                   	// #10
  41a440:	sdiv	w10, w8, w9
  41a444:	mul	w10, w10, w9
  41a448:	subs	w8, w8, w10
  41a44c:	mov	w10, #0x30                  	// #48
  41a450:	subs	w8, w10, w8
  41a454:	ldr	x11, [sp, #8]
  41a458:	mov	x12, #0xffffffffffffffff    	// #-1
  41a45c:	add	x11, x11, x12
  41a460:	str	x11, [sp, #8]
  41a464:	strb	w8, [x11]
  41a468:	ldr	w8, [sp, #20]
  41a46c:	sdiv	w8, w8, w9
  41a470:	str	w8, [sp, #20]
  41a474:	ldr	w8, [sp, #20]
  41a478:	cbnz	w8, 41a438 <sqrt@plt+0x18778>
  41a47c:	ldr	x8, [sp, #8]
  41a480:	mov	x9, #0xffffffffffffffff    	// #-1
  41a484:	add	x8, x8, x9
  41a488:	str	x8, [sp, #8]
  41a48c:	mov	w10, #0x2d                  	// #45
  41a490:	strb	w10, [x8]
  41a494:	ldr	x8, [sp, #8]
  41a498:	str	x8, [sp, #24]
  41a49c:	ldr	x0, [sp, #24]
  41a4a0:	add	sp, sp, #0x20
  41a4a4:	ret
  41a4a8:	sub	sp, sp, #0x10
  41a4ac:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41a4b0:	add	x8, x8, #0xc65
  41a4b4:	add	x8, x8, #0x14
  41a4b8:	str	w0, [sp, #12]
  41a4bc:	str	x8, [sp]
  41a4c0:	ldr	w8, [sp, #12]
  41a4c4:	mov	w9, #0xa                   	// #10
  41a4c8:	udiv	w10, w8, w9
  41a4cc:	mul	w10, w10, w9
  41a4d0:	subs	w8, w8, w10
  41a4d4:	add	w8, w8, #0x30
  41a4d8:	ldr	x11, [sp]
  41a4dc:	mov	x12, #0xffffffffffffffff    	// #-1
  41a4e0:	add	x11, x11, x12
  41a4e4:	str	x11, [sp]
  41a4e8:	strb	w8, [x11]
  41a4ec:	ldr	w8, [sp, #12]
  41a4f0:	udiv	w8, w8, w9
  41a4f4:	str	w8, [sp, #12]
  41a4f8:	ldr	w8, [sp, #12]
  41a4fc:	cbnz	w8, 41a4c0 <sqrt@plt+0x18800>
  41a500:	ldr	x0, [sp]
  41a504:	add	sp, sp, #0x10
  41a508:	ret
  41a50c:	sub	sp, sp, #0x60
  41a510:	stp	x29, x30, [sp, #80]
  41a514:	add	x29, sp, #0x50
  41a518:	stur	x0, [x29, #-16]
  41a51c:	ldur	x8, [x29, #-16]
  41a520:	ldrb	w9, [x8]
  41a524:	cmp	w9, #0x20
  41a528:	b.ne	41a53c <sqrt@plt+0x1887c>  // b.any
  41a52c:	ldur	x8, [x29, #-16]
  41a530:	add	x8, x8, #0x1
  41a534:	stur	x8, [x29, #-16]
  41a538:	b	41a51c <sqrt@plt+0x1885c>
  41a53c:	ldur	x8, [x29, #-16]
  41a540:	ldrb	w1, [x8]
  41a544:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41a548:	add	x0, x0, #0x425
  41a54c:	bl	40536c <sqrt@plt+0x36ac>
  41a550:	cbnz	w0, 41a55c <sqrt@plt+0x1889c>
  41a554:	stur	wzr, [x29, #-4]
  41a558:	b	41a778 <sqrt@plt+0x18ab8>
  41a55c:	stur	wzr, [x29, #-20]
  41a560:	ldur	w8, [x29, #-20]
  41a564:	mov	w9, #0xa                   	// #10
  41a568:	mul	w8, w8, w9
  41a56c:	stur	w8, [x29, #-20]
  41a570:	ldur	x10, [x29, #-16]
  41a574:	add	x11, x10, #0x1
  41a578:	stur	x11, [x29, #-16]
  41a57c:	ldrb	w8, [x10]
  41a580:	subs	w8, w8, #0x30
  41a584:	ldur	w9, [x29, #-20]
  41a588:	add	w8, w9, w8
  41a58c:	stur	w8, [x29, #-20]
  41a590:	ldur	x8, [x29, #-16]
  41a594:	ldrb	w1, [x8]
  41a598:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41a59c:	add	x0, x0, #0x425
  41a5a0:	bl	40536c <sqrt@plt+0x36ac>
  41a5a4:	cbnz	w0, 41a560 <sqrt@plt+0x188a0>
  41a5a8:	ldur	x8, [x29, #-16]
  41a5ac:	ldrb	w9, [x8]
  41a5b0:	cmp	w9, #0x20
  41a5b4:	b.eq	41a5dc <sqrt@plt+0x1891c>  // b.none
  41a5b8:	ldur	x8, [x29, #-16]
  41a5bc:	ldrb	w9, [x8]
  41a5c0:	cmp	w9, #0xa
  41a5c4:	b.eq	41a5dc <sqrt@plt+0x1891c>  // b.none
  41a5c8:	ldur	x8, [x29, #-16]
  41a5cc:	ldrb	w9, [x8]
  41a5d0:	cbz	w9, 41a5dc <sqrt@plt+0x1891c>
  41a5d4:	stur	wzr, [x29, #-4]
  41a5d8:	b	41a778 <sqrt@plt+0x18ab8>
  41a5dc:	ldur	x8, [x29, #-16]
  41a5e0:	ldrb	w9, [x8]
  41a5e4:	cmp	w9, #0x20
  41a5e8:	b.ne	41a5fc <sqrt@plt+0x1893c>  // b.any
  41a5ec:	ldur	x8, [x29, #-16]
  41a5f0:	add	x8, x8, #0x1
  41a5f4:	stur	x8, [x29, #-16]
  41a5f8:	b	41a5dc <sqrt@plt+0x1891c>
  41a5fc:	ldur	x8, [x29, #-16]
  41a600:	ldrb	w9, [x8]
  41a604:	cbz	w9, 41a618 <sqrt@plt+0x18958>
  41a608:	ldur	x8, [x29, #-16]
  41a60c:	ldrb	w9, [x8]
  41a610:	cmp	w9, #0xa
  41a614:	b.ne	41a62c <sqrt@plt+0x1896c>  // b.any
  41a618:	ldur	w0, [x29, #-20]
  41a61c:	bl	41c1b4 <_ZdlPvm@@Base+0x1910>
  41a620:	mov	w8, #0x1                   	// #1
  41a624:	stur	w8, [x29, #-4]
  41a628:	b	41a778 <sqrt@plt+0x18ab8>
  41a62c:	ldur	x8, [x29, #-16]
  41a630:	stur	x8, [x29, #-32]
  41a634:	ldur	x8, [x29, #-32]
  41a638:	ldrb	w9, [x8]
  41a63c:	mov	w10, #0x0                   	// #0
  41a640:	str	w10, [sp, #8]
  41a644:	cbz	w9, 41a68c <sqrt@plt+0x189cc>
  41a648:	ldur	x8, [x29, #-32]
  41a64c:	ldrb	w9, [x8]
  41a650:	mov	w10, #0x0                   	// #0
  41a654:	cmp	w9, #0x20
  41a658:	str	w10, [sp, #8]
  41a65c:	b.eq	41a68c <sqrt@plt+0x189cc>  // b.none
  41a660:	ldur	x8, [x29, #-32]
  41a664:	ldrb	w9, [x8]
  41a668:	mov	w10, #0x0                   	// #0
  41a66c:	cmp	w9, #0xa
  41a670:	str	w10, [sp, #8]
  41a674:	b.eq	41a68c <sqrt@plt+0x189cc>  // b.none
  41a678:	ldur	x8, [x29, #-32]
  41a67c:	ldrb	w9, [x8]
  41a680:	cmp	w9, #0x5c
  41a684:	cset	w9, ne  // ne = any
  41a688:	str	w9, [sp, #8]
  41a68c:	ldr	w8, [sp, #8]
  41a690:	tbnz	w8, #0, 41a698 <sqrt@plt+0x189d8>
  41a694:	b	41a6a8 <sqrt@plt+0x189e8>
  41a698:	ldur	x8, [x29, #-32]
  41a69c:	add	x8, x8, #0x1
  41a6a0:	stur	x8, [x29, #-32]
  41a6a4:	b	41a634 <sqrt@plt+0x18974>
  41a6a8:	ldur	x1, [x29, #-16]
  41a6ac:	ldur	x8, [x29, #-32]
  41a6b0:	ldur	x9, [x29, #-16]
  41a6b4:	subs	x8, x8, x9
  41a6b8:	add	x0, sp, #0x20
  41a6bc:	mov	w2, w8
  41a6c0:	bl	41aa10 <_ZdlPvm@@Base+0x16c>
  41a6c4:	ldur	x8, [x29, #-32]
  41a6c8:	ldrb	w9, [x8]
  41a6cc:	cmp	w9, #0x20
  41a6d0:	b.ne	41a6e4 <sqrt@plt+0x18a24>  // b.any
  41a6d4:	ldur	x8, [x29, #-32]
  41a6d8:	add	x8, x8, #0x1
  41a6dc:	stur	x8, [x29, #-32]
  41a6e0:	b	41a6c4 <sqrt@plt+0x18a04>
  41a6e4:	ldur	x8, [x29, #-32]
  41a6e8:	ldrb	w9, [x8]
  41a6ec:	cmp	w9, #0xa
  41a6f0:	b.eq	41a710 <sqrt@plt+0x18a50>  // b.none
  41a6f4:	ldur	x8, [x29, #-32]
  41a6f8:	ldrb	w9, [x8]
  41a6fc:	cbz	w9, 41a710 <sqrt@plt+0x18a50>
  41a700:	stur	wzr, [x29, #-4]
  41a704:	mov	w8, #0x1                   	// #1
  41a708:	str	w8, [sp, #28]
  41a70c:	b	41a770 <sqrt@plt+0x18ab0>
  41a710:	add	x0, sp, #0x20
  41a714:	mov	w8, wzr
  41a718:	mov	w1, w8
  41a71c:	bl	405198 <sqrt@plt+0x34d8>
  41a720:	b	41a724 <sqrt@plt+0x18a64>
  41a724:	add	x0, sp, #0x20
  41a728:	bl	4050d0 <sqrt@plt+0x3410>
  41a72c:	str	x0, [sp]
  41a730:	b	41a734 <sqrt@plt+0x18a74>
  41a734:	ldr	x0, [sp]
  41a738:	bl	41c15c <_ZdlPvm@@Base+0x18b8>
  41a73c:	b	41a740 <sqrt@plt+0x18a80>
  41a740:	ldur	w0, [x29, #-20]
  41a744:	bl	41c1b4 <_ZdlPvm@@Base+0x1910>
  41a748:	b	41a74c <sqrt@plt+0x18a8c>
  41a74c:	mov	w8, #0x1                   	// #1
  41a750:	stur	w8, [x29, #-4]
  41a754:	str	w8, [sp, #28]
  41a758:	b	41a770 <sqrt@plt+0x18ab0>
  41a75c:	str	x0, [sp, #16]
  41a760:	str	w1, [sp, #12]
  41a764:	add	x0, sp, #0x20
  41a768:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  41a76c:	b	41a788 <sqrt@plt+0x18ac8>
  41a770:	add	x0, sp, #0x20
  41a774:	bl	41ac44 <_ZdlPvm@@Base+0x3a0>
  41a778:	ldur	w0, [x29, #-4]
  41a77c:	ldp	x29, x30, [sp, #80]
  41a780:	add	sp, sp, #0x60
  41a784:	ret
  41a788:	ldr	x0, [sp, #16]
  41a78c:	bl	401c40 <_Unwind_Resume@plt>
  41a790:	sub	sp, sp, #0x10
  41a794:	str	x0, [sp, #8]
  41a798:	add	sp, sp, #0x10
  41a79c:	ret

000000000041a7a0 <_Znwm@@Base>:
  41a7a0:	sub	sp, sp, #0x20
  41a7a4:	stp	x29, x30, [sp, #16]
  41a7a8:	add	x29, sp, #0x10
  41a7ac:	str	x0, [sp, #8]
  41a7b0:	ldr	x8, [sp, #8]
  41a7b4:	cbnz	x8, 41a7c4 <_Znwm@@Base+0x24>
  41a7b8:	ldr	x8, [sp, #8]
  41a7bc:	add	x8, x8, #0x1
  41a7c0:	str	x8, [sp, #8]
  41a7c4:	ldr	x8, [sp, #8]
  41a7c8:	and	x0, x8, #0xffffffff
  41a7cc:	bl	401bd0 <malloc@plt>
  41a7d0:	str	x0, [sp]
  41a7d4:	ldr	x8, [sp]
  41a7d8:	cbnz	x8, 41a81c <_Znwm@@Base+0x7c>
  41a7dc:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41a7e0:	add	x8, x8, #0xc80
  41a7e4:	ldr	x8, [x8]
  41a7e8:	cbz	x8, 41a808 <_Znwm@@Base+0x68>
  41a7ec:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41a7f0:	add	x8, x8, #0xc80
  41a7f4:	ldr	x0, [x8]
  41a7f8:	bl	41a82c <_Znwm@@Base+0x8c>
  41a7fc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41a800:	add	x0, x0, #0xe42
  41a804:	bl	41a82c <_Znwm@@Base+0x8c>
  41a808:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41a80c:	add	x0, x0, #0xf18
  41a810:	bl	41a82c <_Znwm@@Base+0x8c>
  41a814:	mov	w0, #0xffffffff            	// #-1
  41a818:	bl	4019e0 <_exit@plt>
  41a81c:	ldr	x0, [sp]
  41a820:	ldp	x29, x30, [sp, #16]
  41a824:	add	sp, sp, #0x20
  41a828:	ret
  41a82c:	sub	sp, sp, #0x30
  41a830:	stp	x29, x30, [sp, #32]
  41a834:	add	x29, sp, #0x20
  41a838:	mov	w8, #0x2                   	// #2
  41a83c:	stur	x0, [x29, #-8]
  41a840:	ldur	x1, [x29, #-8]
  41a844:	ldur	x0, [x29, #-8]
  41a848:	stur	w8, [x29, #-12]
  41a84c:	str	x1, [sp, #8]
  41a850:	bl	401900 <strlen@plt>
  41a854:	ldur	w8, [x29, #-12]
  41a858:	str	x0, [sp]
  41a85c:	mov	w0, w8
  41a860:	ldr	x1, [sp, #8]
  41a864:	ldr	x2, [sp]
  41a868:	bl	401bc0 <write@plt>
  41a86c:	ldp	x29, x30, [sp, #32]
  41a870:	add	sp, sp, #0x30
  41a874:	ret

000000000041a878 <_ZdlPv@@Base>:
  41a878:	sub	sp, sp, #0x20
  41a87c:	stp	x29, x30, [sp, #16]
  41a880:	add	x29, sp, #0x10
  41a884:	str	x0, [sp, #8]
  41a888:	ldr	x8, [sp, #8]
  41a88c:	cbz	x8, 41a898 <_ZdlPv@@Base+0x20>
  41a890:	ldr	x0, [sp, #8]
  41a894:	bl	4019b0 <free@plt>
  41a898:	ldp	x29, x30, [sp, #16]
  41a89c:	add	sp, sp, #0x20
  41a8a0:	ret

000000000041a8a4 <_ZdlPvm@@Base>:
  41a8a4:	sub	sp, sp, #0x20
  41a8a8:	stp	x29, x30, [sp, #16]
  41a8ac:	add	x29, sp, #0x10
  41a8b0:	str	x0, [sp, #8]
  41a8b4:	str	x1, [sp]
  41a8b8:	ldr	x8, [sp, #8]
  41a8bc:	cbz	x8, 41a8c8 <_ZdlPvm@@Base+0x24>
  41a8c0:	ldr	x0, [sp, #8]
  41a8c4:	bl	4019b0 <free@plt>
  41a8c8:	ldp	x29, x30, [sp, #16]
  41a8cc:	add	sp, sp, #0x20
  41a8d0:	ret
  41a8d4:	sub	sp, sp, #0x20
  41a8d8:	stp	x29, x30, [sp, #16]
  41a8dc:	add	x29, sp, #0x10
  41a8e0:	str	w0, [sp, #8]
  41a8e4:	ldr	w8, [sp, #8]
  41a8e8:	cmp	w8, #0x3
  41a8ec:	b.hi	41a8fc <_ZdlPvm@@Base+0x58>  // b.pmore
  41a8f0:	mov	w8, #0x1                   	// #1
  41a8f4:	stur	w8, [x29, #-4]
  41a8f8:	b	41a9dc <_ZdlPvm@@Base+0x138>
  41a8fc:	ldr	w8, [sp, #8]
  41a900:	and	w8, w8, #0x1
  41a904:	cbnz	w8, 41a910 <_ZdlPvm@@Base+0x6c>
  41a908:	stur	wzr, [x29, #-4]
  41a90c:	b	41a9dc <_ZdlPvm@@Base+0x138>
  41a910:	ldr	w8, [sp, #8]
  41a914:	mov	w9, #0x3                   	// #3
  41a918:	udiv	w10, w8, w9
  41a91c:	mul	w9, w10, w9
  41a920:	subs	w8, w8, w9
  41a924:	cbnz	w8, 41a930 <_ZdlPvm@@Base+0x8c>
  41a928:	stur	wzr, [x29, #-4]
  41a92c:	b	41a9dc <_ZdlPvm@@Base+0x138>
  41a930:	ldr	s0, [sp, #8]
  41a934:	mov	v1.16b, v0.16b
  41a938:	ucvtf	d0, d1
  41a93c:	bl	401cc0 <sqrt@plt>
  41a940:	fcvtzu	w8, d0
  41a944:	str	w8, [sp, #4]
  41a948:	mov	w8, #0x5                   	// #5
  41a94c:	str	w8, [sp]
  41a950:	ldr	w8, [sp]
  41a954:	ldr	w9, [sp, #4]
  41a958:	cmp	w8, w9
  41a95c:	b.ls	41a964 <_ZdlPvm@@Base+0xc0>  // b.plast
  41a960:	b	41a9d4 <_ZdlPvm@@Base+0x130>
  41a964:	ldr	w8, [sp, #8]
  41a968:	ldr	w9, [sp]
  41a96c:	udiv	w10, w8, w9
  41a970:	mul	w9, w10, w9
  41a974:	subs	w8, w8, w9
  41a978:	cbnz	w8, 41a984 <_ZdlPvm@@Base+0xe0>
  41a97c:	stur	wzr, [x29, #-4]
  41a980:	b	41a9dc <_ZdlPvm@@Base+0x138>
  41a984:	ldr	w8, [sp]
  41a988:	add	w8, w8, #0x2
  41a98c:	str	w8, [sp]
  41a990:	ldr	w8, [sp]
  41a994:	ldr	w9, [sp, #4]
  41a998:	cmp	w8, w9
  41a99c:	b.ls	41a9a4 <_ZdlPvm@@Base+0x100>  // b.plast
  41a9a0:	b	41a9d4 <_ZdlPvm@@Base+0x130>
  41a9a4:	ldr	w8, [sp, #8]
  41a9a8:	ldr	w9, [sp]
  41a9ac:	udiv	w10, w8, w9
  41a9b0:	mul	w9, w10, w9
  41a9b4:	subs	w8, w8, w9
  41a9b8:	cbnz	w8, 41a9c4 <_ZdlPvm@@Base+0x120>
  41a9bc:	stur	wzr, [x29, #-4]
  41a9c0:	b	41a9dc <_ZdlPvm@@Base+0x138>
  41a9c4:	ldr	w8, [sp]
  41a9c8:	add	w8, w8, #0x4
  41a9cc:	str	w8, [sp]
  41a9d0:	b	41a950 <_ZdlPvm@@Base+0xac>
  41a9d4:	mov	w8, #0x1                   	// #1
  41a9d8:	stur	w8, [x29, #-4]
  41a9dc:	ldur	w0, [x29, #-4]
  41a9e0:	ldp	x29, x30, [sp, #16]
  41a9e4:	add	sp, sp, #0x20
  41a9e8:	ret
  41a9ec:	sub	sp, sp, #0x10
  41a9f0:	mov	x8, xzr
  41a9f4:	str	x0, [sp, #8]
  41a9f8:	ldr	x9, [sp, #8]
  41a9fc:	str	x8, [x9]
  41aa00:	str	wzr, [x9, #8]
  41aa04:	str	wzr, [x9, #12]
  41aa08:	add	sp, sp, #0x10
  41aa0c:	ret
  41aa10:	sub	sp, sp, #0x30
  41aa14:	stp	x29, x30, [sp, #32]
  41aa18:	add	x29, sp, #0x20
  41aa1c:	mov	w8, #0x57                  	// #87
  41aa20:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x275c>
  41aa24:	add	x9, x9, #0xf27
  41aa28:	stur	x0, [x29, #-8]
  41aa2c:	str	x1, [sp, #16]
  41aa30:	str	w2, [sp, #12]
  41aa34:	ldur	x10, [x29, #-8]
  41aa38:	ldr	w11, [sp, #12]
  41aa3c:	str	w11, [x10, #8]
  41aa40:	ldr	w11, [sp, #12]
  41aa44:	cmp	w11, #0x0
  41aa48:	cset	w11, ge  // ge = tcont
  41aa4c:	and	w0, w11, #0x1
  41aa50:	mov	w1, w8
  41aa54:	mov	x2, x9
  41aa58:	str	x10, [sp]
  41aa5c:	bl	4052f0 <sqrt@plt+0x3630>
  41aa60:	ldr	w0, [sp, #12]
  41aa64:	ldr	x9, [sp]
  41aa68:	add	x1, x9, #0xc
  41aa6c:	bl	41aaa0 <_ZdlPvm@@Base+0x1fc>
  41aa70:	ldr	x9, [sp]
  41aa74:	str	x0, [x9]
  41aa78:	ldr	w8, [sp, #12]
  41aa7c:	cbz	w8, 41aa94 <_ZdlPvm@@Base+0x1f0>
  41aa80:	ldr	x8, [sp]
  41aa84:	ldr	x0, [x8]
  41aa88:	ldr	x1, [sp, #16]
  41aa8c:	ldrsw	x2, [sp, #12]
  41aa90:	bl	4018a0 <memcpy@plt>
  41aa94:	ldp	x29, x30, [sp, #32]
  41aa98:	add	sp, sp, #0x30
  41aa9c:	ret
  41aaa0:	sub	sp, sp, #0x30
  41aaa4:	stp	x29, x30, [sp, #32]
  41aaa8:	add	x29, sp, #0x20
  41aaac:	stur	w0, [x29, #-12]
  41aab0:	str	x1, [sp, #8]
  41aab4:	ldur	w8, [x29, #-12]
  41aab8:	cbnz	w8, 41aad0 <_ZdlPvm@@Base+0x22c>
  41aabc:	ldr	x8, [sp, #8]
  41aac0:	str	wzr, [x8]
  41aac4:	mov	x8, xzr
  41aac8:	stur	x8, [x29, #-8]
  41aacc:	b	41aaf4 <_ZdlPvm@@Base+0x250>
  41aad0:	ldur	w8, [x29, #-12]
  41aad4:	mov	w9, #0x2                   	// #2
  41aad8:	mul	w8, w8, w9
  41aadc:	ldr	x10, [sp, #8]
  41aae0:	str	w8, [x10]
  41aae4:	mov	w0, w8
  41aae8:	sxtw	x0, w0
  41aaec:	bl	401870 <_Znam@plt>
  41aaf0:	stur	x0, [x29, #-8]
  41aaf4:	ldur	x0, [x29, #-8]
  41aaf8:	ldp	x29, x30, [sp, #32]
  41aafc:	add	sp, sp, #0x30
  41ab00:	ret
  41ab04:	sub	sp, sp, #0x30
  41ab08:	stp	x29, x30, [sp, #32]
  41ab0c:	add	x29, sp, #0x20
  41ab10:	stur	x0, [x29, #-8]
  41ab14:	str	x1, [sp, #16]
  41ab18:	ldur	x8, [x29, #-8]
  41ab1c:	ldr	x9, [sp, #16]
  41ab20:	str	x8, [sp, #8]
  41ab24:	cbnz	x9, 41ab40 <_ZdlPvm@@Base+0x29c>
  41ab28:	ldr	x8, [sp, #8]
  41ab2c:	str	wzr, [x8, #8]
  41ab30:	mov	x9, xzr
  41ab34:	str	x9, [x8]
  41ab38:	str	wzr, [x8, #12]
  41ab3c:	b	41ab80 <_ZdlPvm@@Base+0x2dc>
  41ab40:	ldr	x0, [sp, #16]
  41ab44:	bl	401900 <strlen@plt>
  41ab48:	ldr	x8, [sp, #8]
  41ab4c:	str	w0, [x8, #8]
  41ab50:	ldr	w0, [x8, #8]
  41ab54:	add	x1, x8, #0xc
  41ab58:	bl	41aaa0 <_ZdlPvm@@Base+0x1fc>
  41ab5c:	ldr	x8, [sp, #8]
  41ab60:	str	x0, [x8]
  41ab64:	ldr	w9, [x8, #8]
  41ab68:	cbz	w9, 41ab80 <_ZdlPvm@@Base+0x2dc>
  41ab6c:	ldr	x8, [sp, #8]
  41ab70:	ldr	x0, [x8]
  41ab74:	ldr	x1, [sp, #16]
  41ab78:	ldrsw	x2, [x8, #8]
  41ab7c:	bl	4018a0 <memcpy@plt>
  41ab80:	ldp	x29, x30, [sp, #32]
  41ab84:	add	sp, sp, #0x30
  41ab88:	ret
  41ab8c:	sub	sp, sp, #0x30
  41ab90:	stp	x29, x30, [sp, #32]
  41ab94:	add	x29, sp, #0x20
  41ab98:	mov	w8, #0x1                   	// #1
  41ab9c:	stur	x0, [x29, #-8]
  41aba0:	sturb	w1, [x29, #-9]
  41aba4:	ldur	x9, [x29, #-8]
  41aba8:	str	w8, [x9, #8]
  41abac:	add	x1, x9, #0xc
  41abb0:	mov	w0, w8
  41abb4:	str	x9, [sp, #8]
  41abb8:	bl	41aaa0 <_ZdlPvm@@Base+0x1fc>
  41abbc:	ldr	x9, [sp, #8]
  41abc0:	str	x0, [x9]
  41abc4:	ldurb	w8, [x29, #-9]
  41abc8:	ldr	x10, [x9]
  41abcc:	strb	w8, [x10]
  41abd0:	ldp	x29, x30, [sp, #32]
  41abd4:	add	sp, sp, #0x30
  41abd8:	ret
  41abdc:	sub	sp, sp, #0x30
  41abe0:	stp	x29, x30, [sp, #32]
  41abe4:	add	x29, sp, #0x20
  41abe8:	stur	x0, [x29, #-8]
  41abec:	str	x1, [sp, #16]
  41abf0:	ldur	x8, [x29, #-8]
  41abf4:	ldr	x9, [sp, #16]
  41abf8:	ldr	w10, [x9, #8]
  41abfc:	str	w10, [x8, #8]
  41ac00:	ldr	w0, [x8, #8]
  41ac04:	add	x1, x8, #0xc
  41ac08:	str	x8, [sp, #8]
  41ac0c:	bl	41aaa0 <_ZdlPvm@@Base+0x1fc>
  41ac10:	ldr	x8, [sp, #8]
  41ac14:	str	x0, [x8]
  41ac18:	ldr	w10, [x8, #8]
  41ac1c:	cbz	w10, 41ac38 <_ZdlPvm@@Base+0x394>
  41ac20:	ldr	x8, [sp, #8]
  41ac24:	ldr	x0, [x8]
  41ac28:	ldr	x9, [sp, #16]
  41ac2c:	ldr	x1, [x9]
  41ac30:	ldrsw	x2, [x8, #8]
  41ac34:	bl	4018a0 <memcpy@plt>
  41ac38:	ldp	x29, x30, [sp, #32]
  41ac3c:	add	sp, sp, #0x30
  41ac40:	ret
  41ac44:	sub	sp, sp, #0x20
  41ac48:	stp	x29, x30, [sp, #16]
  41ac4c:	add	x29, sp, #0x10
  41ac50:	str	x0, [sp, #8]
  41ac54:	ldr	x8, [sp, #8]
  41ac58:	ldr	x0, [x8]
  41ac5c:	ldr	w1, [x8, #12]
  41ac60:	bl	41ac78 <_ZdlPvm@@Base+0x3d4>
  41ac64:	b	41ac68 <_ZdlPvm@@Base+0x3c4>
  41ac68:	ldp	x29, x30, [sp, #16]
  41ac6c:	add	sp, sp, #0x20
  41ac70:	ret
  41ac74:	bl	40e2dc <sqrt@plt+0xc61c>
  41ac78:	sub	sp, sp, #0x30
  41ac7c:	stp	x29, x30, [sp, #32]
  41ac80:	add	x29, sp, #0x20
  41ac84:	stur	x0, [x29, #-8]
  41ac88:	stur	w1, [x29, #-12]
  41ac8c:	ldur	x8, [x29, #-8]
  41ac90:	str	x8, [sp, #8]
  41ac94:	cbz	x8, 41aca0 <_ZdlPvm@@Base+0x3fc>
  41ac98:	ldr	x0, [sp, #8]
  41ac9c:	bl	401b40 <_ZdaPv@plt>
  41aca0:	ldp	x29, x30, [sp, #32]
  41aca4:	add	sp, sp, #0x30
  41aca8:	ret
  41acac:	sub	sp, sp, #0x30
  41acb0:	stp	x29, x30, [sp, #32]
  41acb4:	add	x29, sp, #0x20
  41acb8:	stur	x0, [x29, #-8]
  41acbc:	str	x1, [sp, #16]
  41acc0:	ldur	x8, [x29, #-8]
  41acc4:	ldr	x0, [x8]
  41acc8:	ldr	w1, [x8, #12]
  41accc:	ldr	x9, [sp, #16]
  41acd0:	ldr	w2, [x9, #8]
  41acd4:	add	x3, x8, #0xc
  41acd8:	str	x8, [sp, #8]
  41acdc:	bl	41ad24 <_ZdlPvm@@Base+0x480>
  41ace0:	ldr	x8, [sp, #8]
  41ace4:	str	x0, [x8]
  41ace8:	ldr	x9, [sp, #16]
  41acec:	ldr	w10, [x9, #8]
  41acf0:	str	w10, [x8, #8]
  41acf4:	ldr	w10, [x8, #8]
  41acf8:	cbz	w10, 41ad14 <_ZdlPvm@@Base+0x470>
  41acfc:	ldr	x8, [sp, #8]
  41ad00:	ldr	x0, [x8]
  41ad04:	ldr	x9, [sp, #16]
  41ad08:	ldr	x1, [x9]
  41ad0c:	ldrsw	x2, [x8, #8]
  41ad10:	bl	4018a0 <memcpy@plt>
  41ad14:	ldr	x0, [sp, #8]
  41ad18:	ldp	x29, x30, [sp, #32]
  41ad1c:	add	sp, sp, #0x30
  41ad20:	ret
  41ad24:	sub	sp, sp, #0x40
  41ad28:	stp	x29, x30, [sp, #48]
  41ad2c:	add	x29, sp, #0x30
  41ad30:	stur	x0, [x29, #-16]
  41ad34:	stur	w1, [x29, #-20]
  41ad38:	str	w2, [sp, #24]
  41ad3c:	str	x3, [sp, #16]
  41ad40:	ldur	w8, [x29, #-20]
  41ad44:	ldr	w9, [sp, #24]
  41ad48:	cmp	w8, w9
  41ad4c:	b.lt	41ad68 <_ZdlPvm@@Base+0x4c4>  // b.tstop
  41ad50:	ldur	w8, [x29, #-20]
  41ad54:	ldr	x9, [sp, #16]
  41ad58:	str	w8, [x9]
  41ad5c:	ldur	x9, [x29, #-16]
  41ad60:	stur	x9, [x29, #-8]
  41ad64:	b	41adbc <_ZdlPvm@@Base+0x518>
  41ad68:	ldur	x8, [x29, #-16]
  41ad6c:	str	x8, [sp, #8]
  41ad70:	cbz	x8, 41ad7c <_ZdlPvm@@Base+0x4d8>
  41ad74:	ldr	x0, [sp, #8]
  41ad78:	bl	401b40 <_ZdaPv@plt>
  41ad7c:	ldr	w8, [sp, #24]
  41ad80:	cbnz	w8, 41ad98 <_ZdlPvm@@Base+0x4f4>
  41ad84:	ldr	x8, [sp, #16]
  41ad88:	str	wzr, [x8]
  41ad8c:	mov	x8, xzr
  41ad90:	stur	x8, [x29, #-8]
  41ad94:	b	41adbc <_ZdlPvm@@Base+0x518>
  41ad98:	ldr	w8, [sp, #24]
  41ad9c:	mov	w9, #0x2                   	// #2
  41ada0:	mul	w8, w8, w9
  41ada4:	ldr	x10, [sp, #16]
  41ada8:	str	w8, [x10]
  41adac:	mov	w0, w8
  41adb0:	sxtw	x0, w0
  41adb4:	bl	401870 <_Znam@plt>
  41adb8:	stur	x0, [x29, #-8]
  41adbc:	ldur	x0, [x29, #-8]
  41adc0:	ldp	x29, x30, [sp, #48]
  41adc4:	add	sp, sp, #0x40
  41adc8:	ret
  41adcc:	sub	sp, sp, #0x30
  41add0:	stp	x29, x30, [sp, #32]
  41add4:	add	x29, sp, #0x20
  41add8:	stur	x0, [x29, #-8]
  41addc:	str	x1, [sp, #16]
  41ade0:	ldur	x8, [x29, #-8]
  41ade4:	ldr	x9, [sp, #16]
  41ade8:	str	x8, [sp]
  41adec:	cbnz	x9, 41ae18 <_ZdlPvm@@Base+0x574>
  41adf0:	ldr	x8, [sp]
  41adf4:	ldr	x0, [x8]
  41adf8:	ldr	w1, [x8, #8]
  41adfc:	bl	41ac78 <_ZdlPvm@@Base+0x3d4>
  41ae00:	ldr	x8, [sp]
  41ae04:	str	wzr, [x8, #8]
  41ae08:	mov	x9, xzr
  41ae0c:	str	x9, [x8]
  41ae10:	str	wzr, [x8, #12]
  41ae14:	b	41ae68 <_ZdlPvm@@Base+0x5c4>
  41ae18:	ldr	x0, [sp, #16]
  41ae1c:	bl	401900 <strlen@plt>
  41ae20:	str	w0, [sp, #12]
  41ae24:	ldr	x8, [sp]
  41ae28:	ldr	x0, [x8]
  41ae2c:	ldr	w1, [x8, #12]
  41ae30:	ldr	w2, [sp, #12]
  41ae34:	add	x3, x8, #0xc
  41ae38:	bl	41ad24 <_ZdlPvm@@Base+0x480>
  41ae3c:	ldr	x8, [sp]
  41ae40:	str	x0, [x8]
  41ae44:	ldr	w9, [sp, #12]
  41ae48:	str	w9, [x8, #8]
  41ae4c:	ldr	w9, [x8, #8]
  41ae50:	cbz	w9, 41ae68 <_ZdlPvm@@Base+0x5c4>
  41ae54:	ldr	x8, [sp]
  41ae58:	ldr	x0, [x8]
  41ae5c:	ldr	x1, [sp, #16]
  41ae60:	ldrsw	x2, [x8, #8]
  41ae64:	bl	4018a0 <memcpy@plt>
  41ae68:	ldr	x0, [sp]
  41ae6c:	ldp	x29, x30, [sp, #32]
  41ae70:	add	sp, sp, #0x30
  41ae74:	ret
  41ae78:	sub	sp, sp, #0x30
  41ae7c:	stp	x29, x30, [sp, #32]
  41ae80:	add	x29, sp, #0x20
  41ae84:	mov	w8, #0x1                   	// #1
  41ae88:	stur	x0, [x29, #-8]
  41ae8c:	sturb	w1, [x29, #-9]
  41ae90:	ldur	x9, [x29, #-8]
  41ae94:	ldr	x0, [x9]
  41ae98:	ldr	w1, [x9, #12]
  41ae9c:	add	x3, x9, #0xc
  41aea0:	mov	w2, w8
  41aea4:	str	w8, [sp, #16]
  41aea8:	str	x9, [sp, #8]
  41aeac:	bl	41ad24 <_ZdlPvm@@Base+0x480>
  41aeb0:	ldr	x9, [sp, #8]
  41aeb4:	str	x0, [x9]
  41aeb8:	ldr	w8, [sp, #16]
  41aebc:	str	w8, [x9, #8]
  41aec0:	ldurb	w10, [x29, #-9]
  41aec4:	ldr	x11, [x9]
  41aec8:	strb	w10, [x11]
  41aecc:	mov	x0, x9
  41aed0:	ldp	x29, x30, [sp, #32]
  41aed4:	add	sp, sp, #0x30
  41aed8:	ret
  41aedc:	sub	sp, sp, #0x30
  41aee0:	stp	x29, x30, [sp, #32]
  41aee4:	add	x29, sp, #0x20
  41aee8:	mov	x8, xzr
  41aeec:	stur	x0, [x29, #-8]
  41aef0:	str	x1, [sp, #16]
  41aef4:	ldur	x9, [x29, #-8]
  41aef8:	ldr	x0, [x9]
  41aefc:	ldr	w1, [x9, #12]
  41af00:	str	x8, [sp, #8]
  41af04:	str	x9, [sp]
  41af08:	bl	41ac78 <_ZdlPvm@@Base+0x3d4>
  41af0c:	ldr	x8, [sp, #16]
  41af10:	ldr	x8, [x8]
  41af14:	ldr	x9, [sp]
  41af18:	str	x8, [x9]
  41af1c:	ldr	x8, [sp, #16]
  41af20:	ldr	w10, [x8, #8]
  41af24:	str	w10, [x9, #8]
  41af28:	ldr	x8, [sp, #16]
  41af2c:	ldr	w10, [x8, #12]
  41af30:	str	w10, [x9, #12]
  41af34:	ldr	x8, [sp, #16]
  41af38:	ldr	x11, [sp, #8]
  41af3c:	str	x11, [x8]
  41af40:	ldr	x8, [sp, #16]
  41af44:	str	wzr, [x8, #8]
  41af48:	ldr	x8, [sp, #16]
  41af4c:	str	wzr, [x8, #12]
  41af50:	ldp	x29, x30, [sp, #32]
  41af54:	add	sp, sp, #0x30
  41af58:	ret
  41af5c:	sub	sp, sp, #0x20
  41af60:	stp	x29, x30, [sp, #16]
  41af64:	add	x29, sp, #0x10
  41af68:	str	x0, [sp, #8]
  41af6c:	ldr	x8, [sp, #8]
  41af70:	ldr	x0, [x8]
  41af74:	ldr	w1, [x8, #12]
  41af78:	ldr	w2, [x8, #8]
  41af7c:	ldr	w9, [x8, #8]
  41af80:	add	w3, w9, #0x1
  41af84:	add	x4, x8, #0xc
  41af88:	str	x8, [sp]
  41af8c:	bl	41afa4 <_ZdlPvm@@Base+0x700>
  41af90:	ldr	x8, [sp]
  41af94:	str	x0, [x8]
  41af98:	ldp	x29, x30, [sp, #16]
  41af9c:	add	sp, sp, #0x20
  41afa0:	ret
  41afa4:	sub	sp, sp, #0x50
  41afa8:	stp	x29, x30, [sp, #64]
  41afac:	add	x29, sp, #0x40
  41afb0:	stur	x0, [x29, #-16]
  41afb4:	stur	w1, [x29, #-20]
  41afb8:	stur	w2, [x29, #-24]
  41afbc:	stur	w3, [x29, #-28]
  41afc0:	str	x4, [sp, #24]
  41afc4:	ldur	w8, [x29, #-20]
  41afc8:	ldur	w9, [x29, #-28]
  41afcc:	cmp	w8, w9
  41afd0:	b.lt	41afec <_ZdlPvm@@Base+0x748>  // b.tstop
  41afd4:	ldur	w8, [x29, #-20]
  41afd8:	ldr	x9, [sp, #24]
  41afdc:	str	w8, [x9]
  41afe0:	ldur	x9, [x29, #-16]
  41afe4:	stur	x9, [x29, #-8]
  41afe8:	b	41b084 <_ZdlPvm@@Base+0x7e0>
  41afec:	ldur	w8, [x29, #-28]
  41aff0:	cbnz	w8, 41b01c <_ZdlPvm@@Base+0x778>
  41aff4:	ldur	x8, [x29, #-16]
  41aff8:	str	x8, [sp, #8]
  41affc:	cbz	x8, 41b008 <_ZdlPvm@@Base+0x764>
  41b000:	ldr	x0, [sp, #8]
  41b004:	bl	401b40 <_ZdaPv@plt>
  41b008:	ldr	x8, [sp, #24]
  41b00c:	str	wzr, [x8]
  41b010:	mov	x8, xzr
  41b014:	stur	x8, [x29, #-8]
  41b018:	b	41b084 <_ZdlPvm@@Base+0x7e0>
  41b01c:	ldur	w8, [x29, #-28]
  41b020:	mov	w9, #0x2                   	// #2
  41b024:	mul	w8, w8, w9
  41b028:	ldr	x10, [sp, #24]
  41b02c:	str	w8, [x10]
  41b030:	mov	w0, w8
  41b034:	sxtw	x0, w0
  41b038:	bl	401870 <_Znam@plt>
  41b03c:	str	x0, [sp, #16]
  41b040:	ldur	w8, [x29, #-24]
  41b044:	ldur	w9, [x29, #-28]
  41b048:	cmp	w8, w9
  41b04c:	b.ge	41b068 <_ZdlPvm@@Base+0x7c4>  // b.tcont
  41b050:	ldur	w8, [x29, #-24]
  41b054:	cbz	w8, 41b068 <_ZdlPvm@@Base+0x7c4>
  41b058:	ldr	x0, [sp, #16]
  41b05c:	ldur	x1, [x29, #-16]
  41b060:	ldursw	x2, [x29, #-24]
  41b064:	bl	4018a0 <memcpy@plt>
  41b068:	ldur	x8, [x29, #-16]
  41b06c:	str	x8, [sp]
  41b070:	cbz	x8, 41b07c <_ZdlPvm@@Base+0x7d8>
  41b074:	ldr	x0, [sp]
  41b078:	bl	401b40 <_ZdaPv@plt>
  41b07c:	ldr	x8, [sp, #16]
  41b080:	stur	x8, [x29, #-8]
  41b084:	ldur	x0, [x29, #-8]
  41b088:	ldp	x29, x30, [sp, #64]
  41b08c:	add	sp, sp, #0x50
  41b090:	ret
  41b094:	sub	sp, sp, #0x30
  41b098:	stp	x29, x30, [sp, #32]
  41b09c:	add	x29, sp, #0x20
  41b0a0:	stur	x0, [x29, #-8]
  41b0a4:	str	x1, [sp, #16]
  41b0a8:	ldur	x8, [x29, #-8]
  41b0ac:	ldr	x9, [sp, #16]
  41b0b0:	str	x8, [sp]
  41b0b4:	cbz	x9, 41b134 <_ZdlPvm@@Base+0x890>
  41b0b8:	ldr	x0, [sp, #16]
  41b0bc:	bl	401900 <strlen@plt>
  41b0c0:	str	w0, [sp, #12]
  41b0c4:	ldr	x8, [sp]
  41b0c8:	ldr	w9, [x8, #8]
  41b0cc:	ldr	w10, [sp, #12]
  41b0d0:	add	w9, w9, w10
  41b0d4:	str	w9, [sp, #8]
  41b0d8:	ldr	w9, [sp, #8]
  41b0dc:	ldr	w10, [x8, #12]
  41b0e0:	cmp	w9, w10
  41b0e4:	b.le	41b10c <_ZdlPvm@@Base+0x868>
  41b0e8:	ldr	x8, [sp]
  41b0ec:	ldr	x0, [x8]
  41b0f0:	ldr	w1, [x8, #12]
  41b0f4:	ldr	w2, [x8, #8]
  41b0f8:	ldr	w3, [sp, #8]
  41b0fc:	add	x4, x8, #0xc
  41b100:	bl	41afa4 <_ZdlPvm@@Base+0x700>
  41b104:	ldr	x8, [sp]
  41b108:	str	x0, [x8]
  41b10c:	ldr	x8, [sp]
  41b110:	ldr	x9, [x8]
  41b114:	ldrsw	x10, [x8, #8]
  41b118:	add	x0, x9, x10
  41b11c:	ldr	x1, [sp, #16]
  41b120:	ldrsw	x2, [sp, #12]
  41b124:	bl	4018a0 <memcpy@plt>
  41b128:	ldr	w11, [sp, #8]
  41b12c:	ldr	x8, [sp]
  41b130:	str	w11, [x8, #8]
  41b134:	ldr	x0, [sp]
  41b138:	ldp	x29, x30, [sp, #32]
  41b13c:	add	sp, sp, #0x30
  41b140:	ret
  41b144:	sub	sp, sp, #0x30
  41b148:	stp	x29, x30, [sp, #32]
  41b14c:	add	x29, sp, #0x20
  41b150:	stur	x0, [x29, #-8]
  41b154:	str	x1, [sp, #16]
  41b158:	ldur	x8, [x29, #-8]
  41b15c:	ldr	x9, [sp, #16]
  41b160:	ldr	w10, [x9, #8]
  41b164:	str	x8, [sp]
  41b168:	cbz	w10, 41b1e8 <_ZdlPvm@@Base+0x944>
  41b16c:	ldr	x8, [sp]
  41b170:	ldr	w9, [x8, #8]
  41b174:	ldr	x10, [sp, #16]
  41b178:	ldr	w11, [x10, #8]
  41b17c:	add	w9, w9, w11
  41b180:	str	w9, [sp, #12]
  41b184:	ldr	w9, [sp, #12]
  41b188:	ldr	w11, [x8, #12]
  41b18c:	cmp	w9, w11
  41b190:	b.le	41b1b8 <_ZdlPvm@@Base+0x914>
  41b194:	ldr	x8, [sp]
  41b198:	ldr	x0, [x8]
  41b19c:	ldr	w1, [x8, #12]
  41b1a0:	ldr	w2, [x8, #8]
  41b1a4:	ldr	w3, [sp, #12]
  41b1a8:	add	x4, x8, #0xc
  41b1ac:	bl	41afa4 <_ZdlPvm@@Base+0x700>
  41b1b0:	ldr	x8, [sp]
  41b1b4:	str	x0, [x8]
  41b1b8:	ldr	x8, [sp]
  41b1bc:	ldr	x9, [x8]
  41b1c0:	ldrsw	x10, [x8, #8]
  41b1c4:	add	x0, x9, x10
  41b1c8:	ldr	x9, [sp, #16]
  41b1cc:	ldr	x1, [x9]
  41b1d0:	ldr	x9, [sp, #16]
  41b1d4:	ldrsw	x2, [x9, #8]
  41b1d8:	bl	4018a0 <memcpy@plt>
  41b1dc:	ldr	w11, [sp, #12]
  41b1e0:	ldr	x8, [sp]
  41b1e4:	str	w11, [x8, #8]
  41b1e8:	ldr	x0, [sp]
  41b1ec:	ldp	x29, x30, [sp, #32]
  41b1f0:	add	sp, sp, #0x30
  41b1f4:	ret
  41b1f8:	sub	sp, sp, #0x30
  41b1fc:	stp	x29, x30, [sp, #32]
  41b200:	add	x29, sp, #0x20
  41b204:	stur	x0, [x29, #-8]
  41b208:	str	x1, [sp, #16]
  41b20c:	str	w2, [sp, #12]
  41b210:	ldur	x8, [x29, #-8]
  41b214:	ldr	w9, [sp, #12]
  41b218:	cmp	w9, #0x0
  41b21c:	cset	w9, le
  41b220:	str	x8, [sp]
  41b224:	tbnz	w9, #0, 41b298 <_ZdlPvm@@Base+0x9f4>
  41b228:	ldr	x8, [sp]
  41b22c:	ldr	w9, [x8, #8]
  41b230:	ldr	w10, [sp, #12]
  41b234:	add	w9, w9, w10
  41b238:	str	w9, [sp, #8]
  41b23c:	ldr	w9, [sp, #8]
  41b240:	ldr	w10, [x8, #12]
  41b244:	cmp	w9, w10
  41b248:	b.le	41b270 <_ZdlPvm@@Base+0x9cc>
  41b24c:	ldr	x8, [sp]
  41b250:	ldr	x0, [x8]
  41b254:	ldr	w1, [x8, #12]
  41b258:	ldr	w2, [x8, #8]
  41b25c:	ldr	w3, [sp, #8]
  41b260:	add	x4, x8, #0xc
  41b264:	bl	41afa4 <_ZdlPvm@@Base+0x700>
  41b268:	ldr	x8, [sp]
  41b26c:	str	x0, [x8]
  41b270:	ldr	x8, [sp]
  41b274:	ldr	x9, [x8]
  41b278:	ldrsw	x10, [x8, #8]
  41b27c:	add	x0, x9, x10
  41b280:	ldr	x1, [sp, #16]
  41b284:	ldrsw	x2, [sp, #12]
  41b288:	bl	4018a0 <memcpy@plt>
  41b28c:	ldr	w11, [sp, #8]
  41b290:	ldr	x8, [sp]
  41b294:	str	w11, [x8, #8]
  41b298:	ldp	x29, x30, [sp, #32]
  41b29c:	add	sp, sp, #0x30
  41b2a0:	ret
  41b2a4:	sub	sp, sp, #0x50
  41b2a8:	stp	x29, x30, [sp, #64]
  41b2ac:	add	x29, sp, #0x40
  41b2b0:	stur	x0, [x29, #-8]
  41b2b4:	stur	x1, [x29, #-16]
  41b2b8:	stur	w2, [x29, #-20]
  41b2bc:	str	x3, [sp, #32]
  41b2c0:	str	w4, [sp, #28]
  41b2c4:	ldur	x8, [x29, #-8]
  41b2c8:	ldur	w9, [x29, #-20]
  41b2cc:	cmp	w9, #0x0
  41b2d0:	cset	w9, lt  // lt = tstop
  41b2d4:	mov	w10, #0x0                   	// #0
  41b2d8:	str	x8, [sp, #16]
  41b2dc:	str	w10, [sp, #12]
  41b2e0:	tbnz	w9, #0, 41b2f4 <_ZdlPvm@@Base+0xa50>
  41b2e4:	ldr	w8, [sp, #28]
  41b2e8:	cmp	w8, #0x0
  41b2ec:	cset	w8, ge  // ge = tcont
  41b2f0:	str	w8, [sp, #12]
  41b2f4:	ldr	w8, [sp, #12]
  41b2f8:	and	w0, w8, #0x1
  41b2fc:	mov	w1, #0xd7                  	// #215
  41b300:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  41b304:	add	x2, x2, #0xf27
  41b308:	bl	4052f0 <sqrt@plt+0x3630>
  41b30c:	ldur	w8, [x29, #-20]
  41b310:	ldr	w9, [sp, #28]
  41b314:	add	w8, w8, w9
  41b318:	ldr	x10, [sp, #16]
  41b31c:	str	w8, [x10, #8]
  41b320:	ldr	w8, [x10, #8]
  41b324:	cbnz	w8, 41b33c <_ZdlPvm@@Base+0xa98>
  41b328:	ldr	x8, [sp, #16]
  41b32c:	str	wzr, [x8, #12]
  41b330:	mov	x9, xzr
  41b334:	str	x9, [x8]
  41b338:	b	41b3ac <_ZdlPvm@@Base+0xb08>
  41b33c:	ldr	x8, [sp, #16]
  41b340:	ldr	w0, [x8, #8]
  41b344:	add	x1, x8, #0xc
  41b348:	bl	41aaa0 <_ZdlPvm@@Base+0x1fc>
  41b34c:	ldr	x8, [sp, #16]
  41b350:	str	x0, [x8]
  41b354:	ldur	w9, [x29, #-20]
  41b358:	cbnz	w9, 41b374 <_ZdlPvm@@Base+0xad0>
  41b35c:	ldr	x8, [sp, #16]
  41b360:	ldr	x0, [x8]
  41b364:	ldr	x1, [sp, #32]
  41b368:	ldrsw	x2, [sp, #28]
  41b36c:	bl	4018a0 <memcpy@plt>
  41b370:	b	41b3ac <_ZdlPvm@@Base+0xb08>
  41b374:	ldr	x8, [sp, #16]
  41b378:	ldr	x0, [x8]
  41b37c:	ldur	x1, [x29, #-16]
  41b380:	ldursw	x2, [x29, #-20]
  41b384:	bl	4018a0 <memcpy@plt>
  41b388:	ldr	w9, [sp, #28]
  41b38c:	cbz	w9, 41b3ac <_ZdlPvm@@Base+0xb08>
  41b390:	ldr	x8, [sp, #16]
  41b394:	ldr	x9, [x8]
  41b398:	ldursw	x10, [x29, #-20]
  41b39c:	add	x0, x9, x10
  41b3a0:	ldr	x1, [sp, #32]
  41b3a4:	ldrsw	x2, [sp, #28]
  41b3a8:	bl	4018a0 <memcpy@plt>
  41b3ac:	ldp	x29, x30, [sp, #64]
  41b3b0:	add	sp, sp, #0x50
  41b3b4:	ret
  41b3b8:	sub	sp, sp, #0x30
  41b3bc:	stp	x29, x30, [sp, #32]
  41b3c0:	add	x29, sp, #0x20
  41b3c4:	stur	x0, [x29, #-8]
  41b3c8:	str	x1, [sp, #16]
  41b3cc:	ldur	x8, [x29, #-8]
  41b3d0:	ldr	w9, [x8, #8]
  41b3d4:	ldr	x8, [sp, #16]
  41b3d8:	ldr	w10, [x8, #8]
  41b3dc:	cmp	w9, w10
  41b3e0:	b.gt	41b42c <_ZdlPvm@@Base+0xb88>
  41b3e4:	ldur	x8, [x29, #-8]
  41b3e8:	ldr	w9, [x8, #8]
  41b3ec:	mov	w10, #0x1                   	// #1
  41b3f0:	str	w10, [sp, #12]
  41b3f4:	cbz	w9, 41b420 <_ZdlPvm@@Base+0xb7c>
  41b3f8:	ldur	x8, [x29, #-8]
  41b3fc:	ldr	x0, [x8]
  41b400:	ldr	x8, [sp, #16]
  41b404:	ldr	x1, [x8]
  41b408:	ldur	x8, [x29, #-8]
  41b40c:	ldrsw	x2, [x8, #8]
  41b410:	bl	401990 <memcmp@plt>
  41b414:	cmp	w0, #0x0
  41b418:	cset	w9, le
  41b41c:	str	w9, [sp, #12]
  41b420:	ldr	w8, [sp, #12]
  41b424:	str	w8, [sp, #8]
  41b428:	b	41b470 <_ZdlPvm@@Base+0xbcc>
  41b42c:	ldr	x8, [sp, #16]
  41b430:	ldr	w9, [x8, #8]
  41b434:	mov	w10, #0x0                   	// #0
  41b438:	str	w10, [sp, #4]
  41b43c:	cbz	w9, 41b468 <_ZdlPvm@@Base+0xbc4>
  41b440:	ldur	x8, [x29, #-8]
  41b444:	ldr	x0, [x8]
  41b448:	ldr	x8, [sp, #16]
  41b44c:	ldr	x1, [x8]
  41b450:	ldr	x8, [sp, #16]
  41b454:	ldrsw	x2, [x8, #8]
  41b458:	bl	401990 <memcmp@plt>
  41b45c:	cmp	w0, #0x0
  41b460:	cset	w9, lt  // lt = tstop
  41b464:	str	w9, [sp, #4]
  41b468:	ldr	w8, [sp, #4]
  41b46c:	str	w8, [sp, #8]
  41b470:	ldr	w8, [sp, #8]
  41b474:	and	w0, w8, #0x1
  41b478:	ldp	x29, x30, [sp, #32]
  41b47c:	add	sp, sp, #0x30
  41b480:	ret
  41b484:	sub	sp, sp, #0x30
  41b488:	stp	x29, x30, [sp, #32]
  41b48c:	add	x29, sp, #0x20
  41b490:	stur	x0, [x29, #-8]
  41b494:	str	x1, [sp, #16]
  41b498:	ldur	x8, [x29, #-8]
  41b49c:	ldr	w9, [x8, #8]
  41b4a0:	ldr	x8, [sp, #16]
  41b4a4:	ldr	w10, [x8, #8]
  41b4a8:	cmp	w9, w10
  41b4ac:	b.ge	41b4f8 <_ZdlPvm@@Base+0xc54>  // b.tcont
  41b4b0:	ldur	x8, [x29, #-8]
  41b4b4:	ldr	w9, [x8, #8]
  41b4b8:	mov	w10, #0x1                   	// #1
  41b4bc:	str	w10, [sp, #12]
  41b4c0:	cbz	w9, 41b4ec <_ZdlPvm@@Base+0xc48>
  41b4c4:	ldur	x8, [x29, #-8]
  41b4c8:	ldr	x0, [x8]
  41b4cc:	ldr	x8, [sp, #16]
  41b4d0:	ldr	x1, [x8]
  41b4d4:	ldur	x8, [x29, #-8]
  41b4d8:	ldrsw	x2, [x8, #8]
  41b4dc:	bl	401990 <memcmp@plt>
  41b4e0:	cmp	w0, #0x0
  41b4e4:	cset	w9, le
  41b4e8:	str	w9, [sp, #12]
  41b4ec:	ldr	w8, [sp, #12]
  41b4f0:	str	w8, [sp, #8]
  41b4f4:	b	41b53c <_ZdlPvm@@Base+0xc98>
  41b4f8:	ldr	x8, [sp, #16]
  41b4fc:	ldr	w9, [x8, #8]
  41b500:	mov	w10, #0x0                   	// #0
  41b504:	str	w10, [sp, #4]
  41b508:	cbz	w9, 41b534 <_ZdlPvm@@Base+0xc90>
  41b50c:	ldur	x8, [x29, #-8]
  41b510:	ldr	x0, [x8]
  41b514:	ldr	x8, [sp, #16]
  41b518:	ldr	x1, [x8]
  41b51c:	ldr	x8, [sp, #16]
  41b520:	ldrsw	x2, [x8, #8]
  41b524:	bl	401990 <memcmp@plt>
  41b528:	cmp	w0, #0x0
  41b52c:	cset	w9, lt  // lt = tstop
  41b530:	str	w9, [sp, #4]
  41b534:	ldr	w8, [sp, #4]
  41b538:	str	w8, [sp, #8]
  41b53c:	ldr	w8, [sp, #8]
  41b540:	and	w0, w8, #0x1
  41b544:	ldp	x29, x30, [sp, #32]
  41b548:	add	sp, sp, #0x30
  41b54c:	ret
  41b550:	sub	sp, sp, #0x30
  41b554:	stp	x29, x30, [sp, #32]
  41b558:	add	x29, sp, #0x20
  41b55c:	stur	x0, [x29, #-8]
  41b560:	str	x1, [sp, #16]
  41b564:	ldur	x8, [x29, #-8]
  41b568:	ldr	w9, [x8, #8]
  41b56c:	ldr	x8, [sp, #16]
  41b570:	ldr	w10, [x8, #8]
  41b574:	cmp	w9, w10
  41b578:	b.lt	41b5c4 <_ZdlPvm@@Base+0xd20>  // b.tstop
  41b57c:	ldr	x8, [sp, #16]
  41b580:	ldr	w9, [x8, #8]
  41b584:	mov	w10, #0x1                   	// #1
  41b588:	str	w10, [sp, #12]
  41b58c:	cbz	w9, 41b5b8 <_ZdlPvm@@Base+0xd14>
  41b590:	ldur	x8, [x29, #-8]
  41b594:	ldr	x0, [x8]
  41b598:	ldr	x8, [sp, #16]
  41b59c:	ldr	x1, [x8]
  41b5a0:	ldr	x8, [sp, #16]
  41b5a4:	ldrsw	x2, [x8, #8]
  41b5a8:	bl	401990 <memcmp@plt>
  41b5ac:	cmp	w0, #0x0
  41b5b0:	cset	w9, ge  // ge = tcont
  41b5b4:	str	w9, [sp, #12]
  41b5b8:	ldr	w8, [sp, #12]
  41b5bc:	str	w8, [sp, #8]
  41b5c0:	b	41b608 <_ZdlPvm@@Base+0xd64>
  41b5c4:	ldur	x8, [x29, #-8]
  41b5c8:	ldr	w9, [x8, #8]
  41b5cc:	mov	w10, #0x0                   	// #0
  41b5d0:	str	w10, [sp, #4]
  41b5d4:	cbz	w9, 41b600 <_ZdlPvm@@Base+0xd5c>
  41b5d8:	ldur	x8, [x29, #-8]
  41b5dc:	ldr	x0, [x8]
  41b5e0:	ldr	x8, [sp, #16]
  41b5e4:	ldr	x1, [x8]
  41b5e8:	ldur	x8, [x29, #-8]
  41b5ec:	ldrsw	x2, [x8, #8]
  41b5f0:	bl	401990 <memcmp@plt>
  41b5f4:	cmp	w0, #0x0
  41b5f8:	cset	w9, gt
  41b5fc:	str	w9, [sp, #4]
  41b600:	ldr	w8, [sp, #4]
  41b604:	str	w8, [sp, #8]
  41b608:	ldr	w8, [sp, #8]
  41b60c:	and	w0, w8, #0x1
  41b610:	ldp	x29, x30, [sp, #32]
  41b614:	add	sp, sp, #0x30
  41b618:	ret
  41b61c:	sub	sp, sp, #0x30
  41b620:	stp	x29, x30, [sp, #32]
  41b624:	add	x29, sp, #0x20
  41b628:	stur	x0, [x29, #-8]
  41b62c:	str	x1, [sp, #16]
  41b630:	ldur	x8, [x29, #-8]
  41b634:	ldr	w9, [x8, #8]
  41b638:	ldr	x8, [sp, #16]
  41b63c:	ldr	w10, [x8, #8]
  41b640:	cmp	w9, w10
  41b644:	b.le	41b690 <_ZdlPvm@@Base+0xdec>
  41b648:	ldr	x8, [sp, #16]
  41b64c:	ldr	w9, [x8, #8]
  41b650:	mov	w10, #0x1                   	// #1
  41b654:	str	w10, [sp, #12]
  41b658:	cbz	w9, 41b684 <_ZdlPvm@@Base+0xde0>
  41b65c:	ldur	x8, [x29, #-8]
  41b660:	ldr	x0, [x8]
  41b664:	ldr	x8, [sp, #16]
  41b668:	ldr	x1, [x8]
  41b66c:	ldr	x8, [sp, #16]
  41b670:	ldrsw	x2, [x8, #8]
  41b674:	bl	401990 <memcmp@plt>
  41b678:	cmp	w0, #0x0
  41b67c:	cset	w9, ge  // ge = tcont
  41b680:	str	w9, [sp, #12]
  41b684:	ldr	w8, [sp, #12]
  41b688:	str	w8, [sp, #8]
  41b68c:	b	41b6d4 <_ZdlPvm@@Base+0xe30>
  41b690:	ldur	x8, [x29, #-8]
  41b694:	ldr	w9, [x8, #8]
  41b698:	mov	w10, #0x0                   	// #0
  41b69c:	str	w10, [sp, #4]
  41b6a0:	cbz	w9, 41b6cc <_ZdlPvm@@Base+0xe28>
  41b6a4:	ldur	x8, [x29, #-8]
  41b6a8:	ldr	x0, [x8]
  41b6ac:	ldr	x8, [sp, #16]
  41b6b0:	ldr	x1, [x8]
  41b6b4:	ldur	x8, [x29, #-8]
  41b6b8:	ldrsw	x2, [x8, #8]
  41b6bc:	bl	401990 <memcmp@plt>
  41b6c0:	cmp	w0, #0x0
  41b6c4:	cset	w9, gt
  41b6c8:	str	w9, [sp, #4]
  41b6cc:	ldr	w8, [sp, #4]
  41b6d0:	str	w8, [sp, #8]
  41b6d4:	ldr	w8, [sp, #8]
  41b6d8:	and	w0, w8, #0x1
  41b6dc:	ldp	x29, x30, [sp, #32]
  41b6e0:	add	sp, sp, #0x30
  41b6e4:	ret
  41b6e8:	sub	sp, sp, #0x30
  41b6ec:	stp	x29, x30, [sp, #32]
  41b6f0:	add	x29, sp, #0x20
  41b6f4:	mov	w8, #0x107                 	// #263
  41b6f8:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x275c>
  41b6fc:	add	x2, x2, #0xf27
  41b700:	stur	x0, [x29, #-8]
  41b704:	stur	w1, [x29, #-12]
  41b708:	ldur	x9, [x29, #-8]
  41b70c:	ldur	w10, [x29, #-12]
  41b710:	cmp	w10, #0x0
  41b714:	cset	w10, ge  // ge = tcont
  41b718:	and	w0, w10, #0x1
  41b71c:	mov	w1, w8
  41b720:	str	x9, [sp, #8]
  41b724:	bl	4052f0 <sqrt@plt+0x3630>
  41b728:	ldur	w8, [x29, #-12]
  41b72c:	ldr	x9, [sp, #8]
  41b730:	ldr	w10, [x9, #12]
  41b734:	cmp	w8, w10
  41b738:	b.le	41b760 <_ZdlPvm@@Base+0xebc>
  41b73c:	ldr	x8, [sp, #8]
  41b740:	ldr	x0, [x8]
  41b744:	ldr	w1, [x8, #12]
  41b748:	ldr	w2, [x8, #8]
  41b74c:	ldur	w3, [x29, #-12]
  41b750:	add	x4, x8, #0xc
  41b754:	bl	41afa4 <_ZdlPvm@@Base+0x700>
  41b758:	ldr	x8, [sp, #8]
  41b75c:	str	x0, [x8]
  41b760:	ldur	w8, [x29, #-12]
  41b764:	ldr	x9, [sp, #8]
  41b768:	str	w8, [x9, #8]
  41b76c:	ldp	x29, x30, [sp, #32]
  41b770:	add	sp, sp, #0x30
  41b774:	ret
  41b778:	sub	sp, sp, #0x10
  41b77c:	str	x0, [sp, #8]
  41b780:	ldr	x8, [sp, #8]
  41b784:	str	wzr, [x8, #8]
  41b788:	add	sp, sp, #0x10
  41b78c:	ret
  41b790:	sub	sp, sp, #0x40
  41b794:	stp	x29, x30, [sp, #48]
  41b798:	add	x29, sp, #0x30
  41b79c:	stur	x0, [x29, #-8]
  41b7a0:	sturb	w1, [x29, #-9]
  41b7a4:	ldur	x8, [x29, #-8]
  41b7a8:	ldr	x9, [x8]
  41b7ac:	str	x8, [sp, #16]
  41b7b0:	cbz	x9, 41b7d0 <_ZdlPvm@@Base+0xf2c>
  41b7b4:	ldr	x8, [sp, #16]
  41b7b8:	ldr	x0, [x8]
  41b7bc:	ldurb	w1, [x29, #-9]
  41b7c0:	ldrsw	x2, [x8, #8]
  41b7c4:	bl	401a60 <memchr@plt>
  41b7c8:	str	x0, [sp, #8]
  41b7cc:	b	41b7d8 <_ZdlPvm@@Base+0xf34>
  41b7d0:	mov	x8, xzr
  41b7d4:	str	x8, [sp, #8]
  41b7d8:	ldr	x8, [sp, #8]
  41b7dc:	str	x8, [sp, #24]
  41b7e0:	ldr	x8, [sp, #24]
  41b7e4:	cbz	x8, 41b800 <_ZdlPvm@@Base+0xf5c>
  41b7e8:	ldr	x8, [sp, #24]
  41b7ec:	ldr	x9, [sp, #16]
  41b7f0:	ldr	x10, [x9]
  41b7f4:	subs	x8, x8, x10
  41b7f8:	str	x8, [sp]
  41b7fc:	b	41b808 <_ZdlPvm@@Base+0xf64>
  41b800:	mov	x8, #0xffffffffffffffff    	// #-1
  41b804:	str	x8, [sp]
  41b808:	ldr	x8, [sp]
  41b80c:	mov	w0, w8
  41b810:	ldp	x29, x30, [sp, #48]
  41b814:	add	sp, sp, #0x40
  41b818:	ret
  41b81c:	sub	sp, sp, #0x40
  41b820:	stp	x29, x30, [sp, #48]
  41b824:	add	x29, sp, #0x30
  41b828:	stur	x0, [x29, #-8]
  41b82c:	ldur	x8, [x29, #-8]
  41b830:	ldr	x9, [x8]
  41b834:	stur	x9, [x29, #-16]
  41b838:	ldr	w10, [x8, #8]
  41b83c:	stur	w10, [x29, #-20]
  41b840:	str	wzr, [sp, #24]
  41b844:	str	wzr, [sp, #20]
  41b848:	ldr	w8, [sp, #20]
  41b84c:	ldur	w9, [x29, #-20]
  41b850:	cmp	w8, w9
  41b854:	b.ge	41b884 <_ZdlPvm@@Base+0xfe0>  // b.tcont
  41b858:	ldur	x8, [x29, #-16]
  41b85c:	ldrsw	x9, [sp, #20]
  41b860:	ldrb	w10, [x8, x9]
  41b864:	cbnz	w10, 41b874 <_ZdlPvm@@Base+0xfd0>
  41b868:	ldr	w8, [sp, #24]
  41b86c:	add	w8, w8, #0x1
  41b870:	str	w8, [sp, #24]
  41b874:	ldr	w8, [sp, #20]
  41b878:	add	w8, w8, #0x1
  41b87c:	str	w8, [sp, #20]
  41b880:	b	41b848 <_ZdlPvm@@Base+0xfa4>
  41b884:	ldur	w8, [x29, #-20]
  41b888:	add	w8, w8, #0x1
  41b88c:	ldr	w9, [sp, #24]
  41b890:	subs	w8, w8, w9
  41b894:	mov	w0, w8
  41b898:	sxtw	x0, w0
  41b89c:	bl	401bd0 <malloc@plt>
  41b8a0:	str	x0, [sp, #8]
  41b8a4:	ldr	x10, [sp, #8]
  41b8a8:	str	x10, [sp]
  41b8ac:	str	wzr, [sp, #20]
  41b8b0:	ldr	w8, [sp, #20]
  41b8b4:	ldur	w9, [x29, #-20]
  41b8b8:	cmp	w8, w9
  41b8bc:	b.ge	41b900 <_ZdlPvm@@Base+0x105c>  // b.tcont
  41b8c0:	ldur	x8, [x29, #-16]
  41b8c4:	ldrsw	x9, [sp, #20]
  41b8c8:	ldrb	w10, [x8, x9]
  41b8cc:	cbz	w10, 41b8f0 <_ZdlPvm@@Base+0x104c>
  41b8d0:	ldur	x8, [x29, #-16]
  41b8d4:	ldrsw	x9, [sp, #20]
  41b8d8:	add	x8, x8, x9
  41b8dc:	ldrb	w10, [x8]
  41b8e0:	ldr	x8, [sp]
  41b8e4:	add	x9, x8, #0x1
  41b8e8:	str	x9, [sp]
  41b8ec:	strb	w10, [x8]
  41b8f0:	ldr	w8, [sp, #20]
  41b8f4:	add	w8, w8, #0x1
  41b8f8:	str	w8, [sp, #20]
  41b8fc:	b	41b8b0 <_ZdlPvm@@Base+0x100c>
  41b900:	ldr	x8, [sp]
  41b904:	mov	w9, #0x0                   	// #0
  41b908:	strb	w9, [x8]
  41b90c:	ldr	x0, [sp, #8]
  41b910:	ldp	x29, x30, [sp, #48]
  41b914:	add	sp, sp, #0x40
  41b918:	ret
  41b91c:	sub	sp, sp, #0x50
  41b920:	stp	x29, x30, [sp, #64]
  41b924:	add	x29, sp, #0x40
  41b928:	stur	x0, [x29, #-8]
  41b92c:	ldur	x8, [x29, #-8]
  41b930:	ldr	w9, [x8, #8]
  41b934:	subs	w9, w9, #0x1
  41b938:	stur	w9, [x29, #-12]
  41b93c:	str	x8, [sp, #24]
  41b940:	ldur	w8, [x29, #-12]
  41b944:	cmp	w8, #0x0
  41b948:	cset	w8, lt  // lt = tstop
  41b94c:	mov	w9, #0x0                   	// #0
  41b950:	str	w9, [sp, #20]
  41b954:	tbnz	w8, #0, 41b974 <_ZdlPvm@@Base+0x10d0>
  41b958:	ldr	x8, [sp, #24]
  41b95c:	ldr	x9, [x8]
  41b960:	ldursw	x10, [x29, #-12]
  41b964:	ldrb	w11, [x9, x10]
  41b968:	cmp	w11, #0x20
  41b96c:	cset	w11, eq  // eq = none
  41b970:	str	w11, [sp, #20]
  41b974:	ldr	w8, [sp, #20]
  41b978:	tbnz	w8, #0, 41b980 <_ZdlPvm@@Base+0x10dc>
  41b97c:	b	41b990 <_ZdlPvm@@Base+0x10ec>
  41b980:	ldur	w8, [x29, #-12]
  41b984:	subs	w8, w8, #0x1
  41b988:	stur	w8, [x29, #-12]
  41b98c:	b	41b940 <_ZdlPvm@@Base+0x109c>
  41b990:	ldr	x8, [sp, #24]
  41b994:	ldr	x9, [x8]
  41b998:	stur	x9, [x29, #-24]
  41b99c:	ldur	w10, [x29, #-12]
  41b9a0:	cmp	w10, #0x0
  41b9a4:	cset	w10, le
  41b9a8:	tbnz	w10, #0, 41b9d8 <_ZdlPvm@@Base+0x1134>
  41b9ac:	ldur	x8, [x29, #-24]
  41b9b0:	ldrb	w9, [x8]
  41b9b4:	cmp	w9, #0x20
  41b9b8:	b.ne	41b9d8 <_ZdlPvm@@Base+0x1134>  // b.any
  41b9bc:	ldur	x8, [x29, #-24]
  41b9c0:	add	x8, x8, #0x1
  41b9c4:	stur	x8, [x29, #-24]
  41b9c8:	ldur	w9, [x29, #-12]
  41b9cc:	subs	w9, w9, #0x1
  41b9d0:	stur	w9, [x29, #-12]
  41b9d4:	b	41b9ac <_ZdlPvm@@Base+0x1108>
  41b9d8:	ldr	x8, [sp, #24]
  41b9dc:	ldr	w9, [x8, #8]
  41b9e0:	subs	w9, w9, #0x1
  41b9e4:	ldur	w10, [x29, #-12]
  41b9e8:	cmp	w9, w10
  41b9ec:	b.eq	41ba90 <_ZdlPvm@@Base+0x11ec>  // b.none
  41b9f0:	ldur	w8, [x29, #-12]
  41b9f4:	cmp	w8, #0x0
  41b9f8:	cset	w8, lt  // lt = tstop
  41b9fc:	tbnz	w8, #0, 41ba58 <_ZdlPvm@@Base+0x11b4>
  41ba00:	ldur	w8, [x29, #-12]
  41ba04:	add	w8, w8, #0x1
  41ba08:	ldr	x9, [sp, #24]
  41ba0c:	str	w8, [x9, #8]
  41ba10:	ldrsw	x0, [x9, #12]
  41ba14:	bl	401870 <_Znam@plt>
  41ba18:	str	x0, [sp, #32]
  41ba1c:	ldr	x0, [sp, #32]
  41ba20:	ldur	x1, [x29, #-24]
  41ba24:	ldr	x9, [sp, #24]
  41ba28:	ldrsw	x2, [x9, #8]
  41ba2c:	bl	4018a0 <memcpy@plt>
  41ba30:	ldr	x9, [sp, #24]
  41ba34:	ldr	x10, [x9]
  41ba38:	str	x10, [sp, #8]
  41ba3c:	cbz	x10, 41ba48 <_ZdlPvm@@Base+0x11a4>
  41ba40:	ldr	x0, [sp, #8]
  41ba44:	bl	401b40 <_ZdaPv@plt>
  41ba48:	ldr	x8, [sp, #32]
  41ba4c:	ldr	x9, [sp, #24]
  41ba50:	str	x8, [x9]
  41ba54:	b	41ba90 <_ZdlPvm@@Base+0x11ec>
  41ba58:	ldr	x8, [sp, #24]
  41ba5c:	str	wzr, [x8, #8]
  41ba60:	ldr	x9, [x8]
  41ba64:	cbz	x9, 41ba90 <_ZdlPvm@@Base+0x11ec>
  41ba68:	ldr	x8, [sp, #24]
  41ba6c:	ldr	x9, [x8]
  41ba70:	str	x9, [sp]
  41ba74:	cbz	x9, 41ba80 <_ZdlPvm@@Base+0x11dc>
  41ba78:	ldr	x0, [sp]
  41ba7c:	bl	401b40 <_ZdaPv@plt>
  41ba80:	mov	x8, xzr
  41ba84:	ldr	x9, [sp, #24]
  41ba88:	str	x8, [x9]
  41ba8c:	str	wzr, [x9, #12]
  41ba90:	ldp	x29, x30, [sp, #64]
  41ba94:	add	sp, sp, #0x50
  41ba98:	ret
  41ba9c:	sub	sp, sp, #0x40
  41baa0:	stp	x29, x30, [sp, #48]
  41baa4:	add	x29, sp, #0x30
  41baa8:	stur	x0, [x29, #-8]
  41baac:	stur	x1, [x29, #-16]
  41bab0:	ldur	x0, [x29, #-8]
  41bab4:	bl	4050e8 <sqrt@plt+0x3428>
  41bab8:	stur	w0, [x29, #-20]
  41babc:	ldur	x0, [x29, #-8]
  41bac0:	bl	4050d0 <sqrt@plt+0x3410>
  41bac4:	str	x0, [sp, #16]
  41bac8:	str	wzr, [sp, #12]
  41bacc:	ldr	w8, [sp, #12]
  41bad0:	ldur	w9, [x29, #-20]
  41bad4:	cmp	w8, w9
  41bad8:	b.ge	41bb00 <_ZdlPvm@@Base+0x125c>  // b.tcont
  41badc:	ldr	x8, [sp, #16]
  41bae0:	ldrsw	x9, [sp, #12]
  41bae4:	ldrb	w0, [x8, x9]
  41bae8:	ldur	x1, [x29, #-16]
  41baec:	bl	401940 <putc@plt>
  41baf0:	ldr	w8, [sp, #12]
  41baf4:	add	w8, w8, #0x1
  41baf8:	str	w8, [sp, #12]
  41bafc:	b	41bacc <_ZdlPvm@@Base+0x1228>
  41bb00:	ldp	x29, x30, [sp, #48]
  41bb04:	add	sp, sp, #0x40
  41bb08:	ret
  41bb0c:	sub	sp, sp, #0x40
  41bb10:	stp	x29, x30, [sp, #48]
  41bb14:	add	x29, sp, #0x30
  41bb18:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41bb1c:	add	x9, x9, #0xc88
  41bb20:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x275c>
  41bb24:	add	x1, x1, #0xf44
  41bb28:	adrp	x10, 41a000 <sqrt@plt+0x18340>
  41bb2c:	add	x10, x10, #0xb04
  41bb30:	stur	x8, [x29, #-8]
  41bb34:	stur	w0, [x29, #-12]
  41bb38:	ldur	w2, [x29, #-12]
  41bb3c:	mov	x0, x9
  41bb40:	str	x8, [sp, #24]
  41bb44:	str	x9, [sp, #16]
  41bb48:	str	x10, [sp, #8]
  41bb4c:	bl	401a20 <sprintf@plt>
  41bb50:	ldr	x8, [sp, #24]
  41bb54:	mov	x0, x8
  41bb58:	ldr	x1, [sp, #16]
  41bb5c:	ldr	x9, [sp, #8]
  41bb60:	blr	x9
  41bb64:	ldp	x29, x30, [sp, #48]
  41bb68:	add	sp, sp, #0x40
  41bb6c:	ret
  41bb70:	sub	sp, sp, #0x30
  41bb74:	stp	x29, x30, [sp, #32]
  41bb78:	add	x29, sp, #0x20
  41bb7c:	str	x0, [sp, #16]
  41bb80:	ldr	x8, [sp, #16]
  41bb84:	cbnz	x8, 41bb94 <_ZdlPvm@@Base+0x12f0>
  41bb88:	mov	x8, xzr
  41bb8c:	stur	x8, [x29, #-8]
  41bb90:	b	41bbbc <_ZdlPvm@@Base+0x1318>
  41bb94:	ldr	x0, [sp, #16]
  41bb98:	bl	401900 <strlen@plt>
  41bb9c:	add	x0, x0, #0x1
  41bba0:	bl	401bd0 <malloc@plt>
  41bba4:	str	x0, [sp, #8]
  41bba8:	ldr	x0, [sp, #8]
  41bbac:	ldr	x1, [sp, #16]
  41bbb0:	bl	401a10 <strcpy@plt>
  41bbb4:	ldr	x8, [sp, #8]
  41bbb8:	stur	x8, [x29, #-8]
  41bbbc:	ldur	x0, [x29, #-8]
  41bbc0:	ldp	x29, x30, [sp, #32]
  41bbc4:	add	sp, sp, #0x30
  41bbc8:	ret
  41bbcc:	sub	sp, sp, #0x60
  41bbd0:	stp	x29, x30, [sp, #80]
  41bbd4:	add	x29, sp, #0x50
  41bbd8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  41bbdc:	add	x8, x8, #0xf47
  41bbe0:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41bbe4:	add	x9, x9, #0xc98
  41bbe8:	stur	x0, [x29, #-8]
  41bbec:	mov	x0, x8
  41bbf0:	str	x9, [sp, #16]
  41bbf4:	bl	401c10 <getenv@plt>
  41bbf8:	stur	x0, [x29, #-16]
  41bbfc:	cbnz	x0, 41bc20 <_ZdlPvm@@Base+0x137c>
  41bc00:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41bc04:	add	x0, x0, #0xf4d
  41bc08:	bl	401c10 <getenv@plt>
  41bc0c:	stur	x0, [x29, #-16]
  41bc10:	cbnz	x0, 41bc20 <_ZdlPvm@@Base+0x137c>
  41bc14:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  41bc18:	add	x8, x8, #0xf54
  41bc1c:	stur	x8, [x29, #-16]
  41bc20:	ldur	x0, [x29, #-16]
  41bc24:	bl	401900 <strlen@plt>
  41bc28:	stur	x0, [x29, #-24]
  41bc2c:	ldur	x8, [x29, #-16]
  41bc30:	ldur	x9, [x29, #-24]
  41bc34:	add	x8, x8, x9
  41bc38:	mov	x9, #0xffffffffffffffff    	// #-1
  41bc3c:	add	x8, x8, x9
  41bc40:	stur	x8, [x29, #-32]
  41bc44:	ldur	x8, [x29, #-32]
  41bc48:	ldrb	w1, [x8]
  41bc4c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41bc50:	add	x0, x0, #0xc1d
  41bc54:	bl	4019c0 <strchr@plt>
  41bc58:	mov	w10, wzr
  41bc5c:	mov	w11, #0x1                   	// #1
  41bc60:	cmp	x0, #0x0
  41bc64:	csel	w10, w11, w10, eq  // eq = none
  41bc68:	stur	w10, [x29, #-36]
  41bc6c:	ldur	x8, [x29, #-24]
  41bc70:	ldursw	x9, [x29, #-36]
  41bc74:	add	x8, x8, x9
  41bc78:	add	x0, x8, #0x1
  41bc7c:	bl	401870 <_Znam@plt>
  41bc80:	str	x0, [sp, #32]
  41bc84:	ldr	x0, [sp, #32]
  41bc88:	ldur	x1, [x29, #-16]
  41bc8c:	bl	401a10 <strcpy@plt>
  41bc90:	ldur	w10, [x29, #-36]
  41bc94:	cbz	w10, 41bca8 <_ZdlPvm@@Base+0x1404>
  41bc98:	ldr	x0, [sp, #32]
  41bc9c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x275c>
  41bca0:	add	x1, x1, #0xc1d
  41bca4:	bl	401c90 <strcat@plt>
  41bca8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x275c>
  41bcac:	add	x8, x8, #0xf59
  41bcb0:	str	x8, [sp, #24]
  41bcb4:	ldr	x0, [sp, #32]
  41bcb8:	bl	41c1d4 <_ZdlPvm@@Base+0x1930>
  41bcbc:	cmp	x0, #0xe
  41bcc0:	b.hi	41bce0 <_ZdlPvm@@Base+0x143c>  // b.pmore
  41bcc4:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x175c>
  41bcc8:	add	x8, x8, #0x681
  41bccc:	str	x8, [sp, #24]
  41bcd0:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41bcd4:	add	x8, x8, #0xca8
  41bcd8:	mov	w9, #0x1                   	// #1
  41bcdc:	str	w9, [x8]
  41bce0:	ldur	x8, [x29, #-24]
  41bce4:	ldursw	x9, [x29, #-36]
  41bce8:	add	x8, x8, x9
  41bcec:	ldr	x0, [sp, #24]
  41bcf0:	str	x8, [sp, #8]
  41bcf4:	bl	401900 <strlen@plt>
  41bcf8:	ldr	x8, [sp, #8]
  41bcfc:	add	x9, x8, x0
  41bd00:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41bd04:	add	x10, x10, #0xca0
  41bd08:	str	x9, [x10]
  41bd0c:	ldr	x9, [x10]
  41bd10:	add	x0, x9, #0x1
  41bd14:	bl	401870 <_Znam@plt>
  41bd18:	ldr	x8, [sp, #16]
  41bd1c:	str	x0, [x8]
  41bd20:	ldr	x0, [x8]
  41bd24:	ldr	x1, [sp, #32]
  41bd28:	bl	401a10 <strcpy@plt>
  41bd2c:	ldr	x8, [sp, #16]
  41bd30:	ldr	x9, [x8]
  41bd34:	ldr	x1, [sp, #24]
  41bd38:	mov	x0, x9
  41bd3c:	bl	401c90 <strcat@plt>
  41bd40:	ldr	x8, [sp, #32]
  41bd44:	str	x8, [sp]
  41bd48:	cbz	x8, 41bd54 <_ZdlPvm@@Base+0x14b0>
  41bd4c:	ldr	x0, [sp]
  41bd50:	bl	401b40 <_ZdaPv@plt>
  41bd54:	ldp	x29, x30, [sp, #80]
  41bd58:	add	sp, sp, #0x60
  41bd5c:	ret
  41bd60:	sub	sp, sp, #0x20
  41bd64:	stp	x29, x30, [sp, #16]
  41bd68:	add	x29, sp, #0x10
  41bd6c:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41bd70:	add	x8, x8, #0xc98
  41bd74:	str	x0, [sp, #8]
  41bd78:	ldr	x8, [x8]
  41bd7c:	str	x8, [sp]
  41bd80:	cbz	x8, 41bd8c <_ZdlPvm@@Base+0x14e8>
  41bd84:	ldr	x0, [sp]
  41bd88:	bl	401b40 <_ZdaPv@plt>
  41bd8c:	ldp	x29, x30, [sp, #16]
  41bd90:	add	sp, sp, #0x20
  41bd94:	ret
  41bd98:	sub	sp, sp, #0x40
  41bd9c:	stp	x29, x30, [sp, #48]
  41bda0:	add	x29, sp, #0x30
  41bda4:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41bda8:	add	x8, x8, #0xca8
  41bdac:	stur	x0, [x29, #-8]
  41bdb0:	stur	x1, [x29, #-16]
  41bdb4:	ldr	w9, [x8]
  41bdb8:	cbz	w9, 41bdc8 <_ZdlPvm@@Base+0x1524>
  41bdbc:	ldur	x8, [x29, #-16]
  41bdc0:	str	x8, [sp]
  41bdc4:	b	41bdd0 <_ZdlPvm@@Base+0x152c>
  41bdc8:	ldur	x8, [x29, #-8]
  41bdcc:	str	x8, [sp]
  41bdd0:	ldr	x8, [sp]
  41bdd4:	str	x8, [sp, #24]
  41bdd8:	str	wzr, [sp, #20]
  41bddc:	ldr	x8, [sp, #24]
  41bde0:	cbz	x8, 41bdf0 <_ZdlPvm@@Base+0x154c>
  41bde4:	ldr	x0, [sp, #24]
  41bde8:	bl	401900 <strlen@plt>
  41bdec:	str	w0, [sp, #20]
  41bdf0:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41bdf4:	add	x8, x8, #0xca0
  41bdf8:	ldr	x8, [x8]
  41bdfc:	ldrsw	x9, [sp, #20]
  41be00:	add	x8, x8, x9
  41be04:	add	x8, x8, #0x6
  41be08:	add	x0, x8, #0x1
  41be0c:	bl	401870 <_Znam@plt>
  41be10:	str	x0, [sp, #8]
  41be14:	ldr	x0, [sp, #8]
  41be18:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41be1c:	add	x8, x8, #0xc98
  41be20:	ldr	x1, [x8]
  41be24:	bl	401a10 <strcpy@plt>
  41be28:	ldr	w10, [sp, #20]
  41be2c:	cmp	w10, #0x0
  41be30:	cset	w10, le
  41be34:	tbnz	w10, #0, 41be44 <_ZdlPvm@@Base+0x15a0>
  41be38:	ldr	x0, [sp, #8]
  41be3c:	ldr	x1, [sp, #24]
  41be40:	bl	401c90 <strcat@plt>
  41be44:	ldr	x0, [sp, #8]
  41be48:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x275c>
  41be4c:	add	x1, x1, #0xf5f
  41be50:	bl	401c90 <strcat@plt>
  41be54:	ldr	x8, [sp, #8]
  41be58:	mov	x0, x8
  41be5c:	ldp	x29, x30, [sp, #48]
  41be60:	add	sp, sp, #0x40
  41be64:	ret
  41be68:	sub	sp, sp, #0x60
  41be6c:	stp	x29, x30, [sp, #80]
  41be70:	add	x29, sp, #0x50
  41be74:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41be78:	add	x8, x8, #0xcb0
  41be7c:	stur	x0, [x29, #-8]
  41be80:	ldr	x8, [x8]
  41be84:	stur	x8, [x29, #-16]
  41be88:	ldur	x8, [x29, #-16]
  41be8c:	cbz	x8, 41bf44 <_ZdlPvm@@Base+0x16a0>
  41be90:	ldur	x8, [x29, #-16]
  41be94:	ldr	x0, [x8]
  41be98:	bl	401a40 <unlink@plt>
  41be9c:	cmp	w0, #0x0
  41bea0:	cset	w9, ge  // ge = tcont
  41bea4:	tbnz	w9, #0, 41bf00 <_ZdlPvm@@Base+0x165c>
  41bea8:	ldur	x8, [x29, #-16]
  41beac:	ldr	x1, [x8]
  41beb0:	sub	x0, x29, #0x20
  41beb4:	bl	419b9c <sqrt@plt+0x17edc>
  41beb8:	b	41bebc <_ZdlPvm@@Base+0x1618>
  41bebc:	bl	401b50 <__errno_location@plt>
  41bec0:	ldr	w0, [x0]
  41bec4:	bl	401a00 <strerror@plt>
  41bec8:	add	x8, sp, #0x20
  41becc:	str	x0, [sp, #16]
  41bed0:	mov	x0, x8
  41bed4:	ldr	x1, [sp, #16]
  41bed8:	bl	419b9c <sqrt@plt+0x17edc>
  41bedc:	b	41bee0 <_ZdlPvm@@Base+0x163c>
  41bee0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41bee4:	add	x0, x0, #0xf66
  41bee8:	sub	x1, x29, #0x20
  41beec:	add	x2, sp, #0x20
  41bef0:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41bef4:	add	x3, x3, #0xc30
  41bef8:	bl	419f74 <sqrt@plt+0x182b4>
  41befc:	b	41bf00 <_ZdlPvm@@Base+0x165c>
  41bf00:	ldur	x8, [x29, #-16]
  41bf04:	str	x8, [sp, #24]
  41bf08:	ldur	x8, [x29, #-16]
  41bf0c:	ldr	x8, [x8, #8]
  41bf10:	stur	x8, [x29, #-16]
  41bf14:	ldr	x8, [sp, #24]
  41bf18:	ldr	x8, [x8]
  41bf1c:	str	x8, [sp, #8]
  41bf20:	cbz	x8, 41bf2c <_ZdlPvm@@Base+0x1688>
  41bf24:	ldr	x0, [sp, #8]
  41bf28:	bl	401b40 <_ZdaPv@plt>
  41bf2c:	ldr	x8, [sp, #24]
  41bf30:	str	x8, [sp]
  41bf34:	cbz	x8, 41bf40 <_ZdlPvm@@Base+0x169c>
  41bf38:	ldr	x0, [sp]
  41bf3c:	bl	41a878 <_ZdlPv@@Base>
  41bf40:	b	41be88 <_ZdlPvm@@Base+0x15e4>
  41bf44:	ldp	x29, x30, [sp, #80]
  41bf48:	add	sp, sp, #0x60
  41bf4c:	ret
  41bf50:	bl	40e2dc <sqrt@plt+0xc61c>
  41bf54:	sub	sp, sp, #0xa0
  41bf58:	stp	x29, x30, [sp, #144]
  41bf5c:	add	x29, sp, #0x90
  41bf60:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41bf64:	add	x8, x8, #0xc30
  41bf68:	stur	x0, [x29, #-8]
  41bf6c:	stur	x1, [x29, #-16]
  41bf70:	stur	x2, [x29, #-24]
  41bf74:	stur	w3, [x29, #-28]
  41bf78:	ldur	x0, [x29, #-16]
  41bf7c:	ldur	x1, [x29, #-24]
  41bf80:	str	x8, [sp, #48]
  41bf84:	bl	41bd98 <_ZdlPvm@@Base+0x14f4>
  41bf88:	stur	x0, [x29, #-40]
  41bf8c:	bl	401b50 <__errno_location@plt>
  41bf90:	str	wzr, [x0]
  41bf94:	ldur	x0, [x29, #-40]
  41bf98:	bl	401a70 <mkstemp@plt>
  41bf9c:	stur	w0, [x29, #-44]
  41bfa0:	ldur	w9, [x29, #-44]
  41bfa4:	cmp	w9, #0x0
  41bfa8:	cset	w9, ge  // ge = tcont
  41bfac:	tbnz	w9, #0, 41bfec <_ZdlPvm@@Base+0x1748>
  41bfb0:	bl	401b50 <__errno_location@plt>
  41bfb4:	ldr	w0, [x0]
  41bfb8:	bl	401a00 <strerror@plt>
  41bfbc:	sub	x8, x29, #0x40
  41bfc0:	str	x0, [sp, #40]
  41bfc4:	mov	x0, x8
  41bfc8:	ldr	x1, [sp, #40]
  41bfcc:	str	x8, [sp, #32]
  41bfd0:	bl	419b9c <sqrt@plt+0x17edc>
  41bfd4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41bfd8:	add	x0, x0, #0xf7d
  41bfdc:	ldr	x1, [sp, #32]
  41bfe0:	ldr	x2, [sp, #48]
  41bfe4:	ldr	x3, [sp, #48]
  41bfe8:	bl	41a064 <sqrt@plt+0x183a4>
  41bfec:	bl	401b50 <__errno_location@plt>
  41bff0:	str	wzr, [x0]
  41bff4:	ldur	w0, [x29, #-44]
  41bff8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x275c>
  41bffc:	add	x1, x1, #0xf9e
  41c000:	bl	401c50 <fdopen@plt>
  41c004:	str	x0, [sp, #72]
  41c008:	ldr	x8, [sp, #72]
  41c00c:	cbnz	x8, 41c04c <_ZdlPvm@@Base+0x17a8>
  41c010:	bl	401b50 <__errno_location@plt>
  41c014:	ldr	w0, [x0]
  41c018:	bl	401a00 <strerror@plt>
  41c01c:	add	x8, sp, #0x38
  41c020:	str	x0, [sp, #24]
  41c024:	mov	x0, x8
  41c028:	ldr	x1, [sp, #24]
  41c02c:	str	x8, [sp, #16]
  41c030:	bl	419b9c <sqrt@plt+0x17edc>
  41c034:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x275c>
  41c038:	add	x0, x0, #0xfa1
  41c03c:	ldr	x1, [sp, #16]
  41c040:	ldr	x2, [sp, #48]
  41c044:	ldr	x3, [sp, #48]
  41c048:	bl	41a064 <sqrt@plt+0x183a4>
  41c04c:	ldur	w8, [x29, #-28]
  41c050:	cbz	w8, 41c05c <_ZdlPvm@@Base+0x17b8>
  41c054:	ldur	x0, [x29, #-40]
  41c058:	bl	41c098 <_ZdlPvm@@Base+0x17f4>
  41c05c:	ldur	x8, [x29, #-8]
  41c060:	cbz	x8, 41c074 <_ZdlPvm@@Base+0x17d0>
  41c064:	ldur	x8, [x29, #-40]
  41c068:	ldur	x9, [x29, #-8]
  41c06c:	str	x8, [x9]
  41c070:	b	41c088 <_ZdlPvm@@Base+0x17e4>
  41c074:	ldur	x8, [x29, #-40]
  41c078:	str	x8, [sp, #8]
  41c07c:	cbz	x8, 41c088 <_ZdlPvm@@Base+0x17e4>
  41c080:	ldr	x0, [sp, #8]
  41c084:	bl	401b40 <_ZdaPv@plt>
  41c088:	ldr	x0, [sp, #72]
  41c08c:	ldp	x29, x30, [sp, #144]
  41c090:	add	sp, sp, #0xa0
  41c094:	ret
  41c098:	sub	sp, sp, #0x50
  41c09c:	stp	x29, x30, [sp, #64]
  41c0a0:	add	x29, sp, #0x40
  41c0a4:	mov	x8, #0x10                  	// #16
  41c0a8:	stur	x0, [x29, #-8]
  41c0ac:	ldur	x0, [x29, #-8]
  41c0b0:	str	x8, [sp, #16]
  41c0b4:	bl	401900 <strlen@plt>
  41c0b8:	add	x0, x0, #0x1
  41c0bc:	bl	401870 <_Znam@plt>
  41c0c0:	stur	x0, [x29, #-16]
  41c0c4:	ldur	x0, [x29, #-16]
  41c0c8:	ldur	x1, [x29, #-8]
  41c0cc:	bl	401a10 <strcpy@plt>
  41c0d0:	ldr	x8, [sp, #16]
  41c0d4:	mov	x0, x8
  41c0d8:	bl	41a7a0 <_Znwm@@Base>
  41c0dc:	ldur	x1, [x29, #-16]
  41c0e0:	str	x0, [sp, #8]
  41c0e4:	bl	41c134 <_ZdlPvm@@Base+0x1890>
  41c0e8:	b	41c0ec <_ZdlPvm@@Base+0x1848>
  41c0ec:	ldr	x8, [sp, #8]
  41c0f0:	stur	x8, [x29, #-24]
  41c0f4:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41c0f8:	add	x9, x9, #0xcb0
  41c0fc:	ldr	x10, [x9]
  41c100:	ldur	x11, [x29, #-24]
  41c104:	str	x10, [x11, #8]
  41c108:	ldur	x10, [x29, #-24]
  41c10c:	str	x10, [x9]
  41c110:	ldp	x29, x30, [sp, #64]
  41c114:	add	sp, sp, #0x50
  41c118:	ret
  41c11c:	str	x0, [sp, #32]
  41c120:	str	w1, [sp, #28]
  41c124:	ldr	x0, [sp, #8]
  41c128:	bl	41a878 <_ZdlPv@@Base>
  41c12c:	ldr	x0, [sp, #32]
  41c130:	bl	401c40 <_Unwind_Resume@plt>
  41c134:	sub	sp, sp, #0x10
  41c138:	mov	x8, xzr
  41c13c:	str	x0, [sp, #8]
  41c140:	str	x1, [sp]
  41c144:	ldr	x9, [sp, #8]
  41c148:	ldr	x10, [sp]
  41c14c:	str	x10, [x9]
  41c150:	str	x8, [x9, #8]
  41c154:	add	sp, sp, #0x10
  41c158:	ret
  41c15c:	sub	sp, sp, #0x20
  41c160:	stp	x29, x30, [sp, #16]
  41c164:	add	x29, sp, #0x10
  41c168:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41c16c:	add	x8, x8, #0xc40
  41c170:	str	x0, [sp, #8]
  41c174:	ldr	x9, [x8]
  41c178:	str	x8, [sp]
  41c17c:	cbz	x9, 41c198 <_ZdlPvm@@Base+0x18f4>
  41c180:	ldr	x8, [sp]
  41c184:	ldr	x0, [x8]
  41c188:	ldr	x1, [sp, #8]
  41c18c:	bl	401b80 <strcmp@plt>
  41c190:	cbnz	w0, 41c198 <_ZdlPvm@@Base+0x18f4>
  41c194:	b	41c1a8 <_ZdlPvm@@Base+0x1904>
  41c198:	ldr	x0, [sp, #8]
  41c19c:	bl	41bb70 <_ZdlPvm@@Base+0x12cc>
  41c1a0:	ldr	x8, [sp]
  41c1a4:	str	x0, [x8]
  41c1a8:	ldp	x29, x30, [sp, #16]
  41c1ac:	add	sp, sp, #0x20
  41c1b0:	ret
  41c1b4:	sub	sp, sp, #0x10
  41c1b8:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0xb748>
  41c1bc:	add	x8, x8, #0xc7c
  41c1c0:	str	w0, [sp, #12]
  41c1c4:	ldr	w9, [sp, #12]
  41c1c8:	str	w9, [x8]
  41c1cc:	add	sp, sp, #0x10
  41c1d0:	ret
  41c1d4:	sub	sp, sp, #0x20
  41c1d8:	stp	x29, x30, [sp, #16]
  41c1dc:	add	x29, sp, #0x10
  41c1e0:	mov	w1, #0x3                   	// #3
  41c1e4:	str	x0, [sp, #8]
  41c1e8:	ldr	x0, [sp, #8]
  41c1ec:	bl	401b10 <pathconf@plt>
  41c1f0:	ldp	x29, x30, [sp, #16]
  41c1f4:	add	sp, sp, #0x20
  41c1f8:	ret
  41c1fc:	nop
  41c200:	stp	x29, x30, [sp, #-64]!
  41c204:	mov	x29, sp
  41c208:	stp	x19, x20, [sp, #16]
  41c20c:	adrp	x20, 431000 <_ZdlPvm@@Base+0x1675c>
  41c210:	add	x20, x20, #0xd10
  41c214:	stp	x21, x22, [sp, #32]
  41c218:	adrp	x21, 431000 <_ZdlPvm@@Base+0x1675c>
  41c21c:	add	x21, x21, #0xca8
  41c220:	sub	x20, x20, x21
  41c224:	mov	w22, w0
  41c228:	stp	x23, x24, [sp, #48]
  41c22c:	mov	x23, x1
  41c230:	mov	x24, x2
  41c234:	bl	401830 <_Znam@plt-0x40>
  41c238:	cmp	xzr, x20, asr #3
  41c23c:	b.eq	41c268 <_ZdlPvm@@Base+0x19c4>  // b.none
  41c240:	asr	x20, x20, #3
  41c244:	mov	x19, #0x0                   	// #0
  41c248:	ldr	x3, [x21, x19, lsl #3]
  41c24c:	mov	x2, x24
  41c250:	add	x19, x19, #0x1
  41c254:	mov	x1, x23
  41c258:	mov	w0, w22
  41c25c:	blr	x3
  41c260:	cmp	x20, x19
  41c264:	b.ne	41c248 <_ZdlPvm@@Base+0x19a4>  // b.any
  41c268:	ldp	x19, x20, [sp, #16]
  41c26c:	ldp	x21, x22, [sp, #32]
  41c270:	ldp	x23, x24, [sp, #48]
  41c274:	ldp	x29, x30, [sp], #64
  41c278:	ret
  41c27c:	nop
  41c280:	ret
  41c284:	nop
  41c288:	mov	x2, x1
  41c28c:	mov	x1, x0
  41c290:	mov	w0, #0x0                   	// #0
  41c294:	b	401ba0 <__xstat@plt>
  41c298:	mov	x2, x1
  41c29c:	mov	w1, w0
  41c2a0:	mov	w0, #0x0                   	// #0
  41c2a4:	b	401880 <__fxstat@plt>

Disassembly of section .fini:

000000000041c2a8 <.fini>:
  41c2a8:	stp	x29, x30, [sp, #-16]!
  41c2ac:	mov	x29, sp
  41c2b0:	ldp	x29, x30, [sp], #16
  41c2b4:	ret
