// Seed: 2338402250
module module_0;
  assign id_0 = id_0;
  logic id_1;
  tri   id_2 = id_2[1], id_3;
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3
);
  type_6 id_4 (
      .id_0(1),
      .id_1(1),
      .id_2(id_3)
  );
endmodule
