Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/BCD_adder_testbench_isim_beh.exe -prj X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/BCD_adder_testbench_beh.prj work.BCD_adder_testbench work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/xor.v" into library work
Analyzing Verilog file "X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/Full_Adder.v" into library work
Analyzing Verilog file "X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/four_bit_binary_adder_subtractor.v" into library work
Analyzing Verilog file "X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/../BCD_adder.v" into library work
Analyzing Verilog file "X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/BCD_adder_testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/../BCD_adder.v" Line 12: Size mismatch in connection of port <C>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/../BCD_adder.v" Line 28: Size mismatch in connection of port <C>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1007 - "X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/../BCD_adder.v" Line 25: Element index 4 into B is out of bounds
Completed static elaboration
Compiling module Xor
Compiling module Full_Adder
Compiling module four_bit_binary_adder_subtractor
Compiling module BCD_adder
Compiling module BCD_adder_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/BCD_adder_testbench_isim_beh.exe
Fuse Memory Usage: 27656 KB
Fuse CPU Usage: 623 ms
