$date
	Fri Dec 19 19:35:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_and_gate $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
0$
1#
#30
1$
#40
0$
0#
1"
#50
1$
#60
0$
1#
#70
1!
1$
#80
