library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tens_digit is
    Port ( Z : in  STD_LOGIC;
           D1 : out STD_LOGIC_VECTOR(3 downto 0));
end tens_digit;

architecture Behavioral of tens_digit is
begin
    -- Output "0001" (representing '1') when Z is 1 (i.e., X > 9)
    D1 <= "0001" when (Z = '1') else "0000"; -- D1 = 1 if X > 9, else 0
end Behavioral;
