-- VHDL for IBM SMS ALD page 13.66.06.1
-- Title: F CH WRONG LENGTH RECORD
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/9/2020 12:23:55 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_66_06_1_F_CH_WRONG_LENGTH_RECORD is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_A:	 in STD_LOGIC;
		PS_FILE_OP:	 in STD_LOGIC;
		PS_B_CH_GROUP_MARK_DOT_WM:	 in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		PS_Q_OR_V_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_FILE_SET_F_CH_NO_TRF_B:	 in STD_LOGIC;
		PS_FILE_RING_7_LATCH:	 in STD_LOGIC;
		MS_F_CH_CHECK_BUS:	 in STD_LOGIC;
		MS_Q_OR_V_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_F_CH_UNIT_NUMBER_0:	 in STD_LOGIC;
		PS_F_CH_CLR_LATCH_STAR_1414_STAR:	 in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_A_DELAY:	 in STD_LOGIC;
		PS_F_CH_ANY_STATUS_ON:	 in STD_LOGIC;
		PS_PROGRAM_RESET:	 in STD_LOGIC;
		PS_UNIT_CTRL_OP_CODE:	 in STD_LOGIC;
		MS_M_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_F_CH_RESET_CORR_REC_LENGTH:	 in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B:	 in STD_LOGIC;
		PS_F_CH_END_OF_RECORD_LATCH:	 in STD_LOGIC;
		PS_RESET_F_CH_CLR_LAT_STAR_1414_STAR:	 in STD_LOGIC;
		MS_F1_REG_FULL:	 in STD_LOGIC;
		MS_F2_REG_FULL:	 in STD_LOGIC;
		MS_F_CH_STROBE_TRIGGER:	 in STD_LOGIC;
		MS_F_CH_RESET:	 in STD_LOGIC;
		MS_F_CH_FILE_DOT_NO_TRANSFER_BUS:	 in STD_LOGIC;
		PS_FILE_WRONG_LENGTH_ADDR_CON:	 in STD_LOGIC;
		PS_F_CH_READY_BUS:	 in STD_LOGIC;
		MS_F_CH_BUSY_BUS:	 in STD_LOGIC;
		MS_F_CH_CORRECT_LENGTH_RECORD:	 out STD_LOGIC;
		PS_F_CH_WRONG_LENGTH_RECORD:	 out STD_LOGIC;
		MS_F_CH_WRONG_LENGTH_RECORD:	 out STD_LOGIC;
		MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_F_CH:	 out STD_LOGIC;
		MS_F_CH_FILE_SET_W_DOT_L_DOT_ADDR:	 out STD_LOGIC;
		LAMP_15A1H17:	 out STD_LOGIC);
end ALD_13_66_06_1_F_CH_WRONG_LENGTH_RECORD;

architecture behavioral of ALD_13_66_06_1_F_CH_WRONG_LENGTH_RECORD is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_3A_D: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_4D_E: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_3E_R: STD_LOGIC;
	signal OUT_3E_R_Latch: STD_LOGIC;
	signal OUT_2E_E: STD_LOGIC;
	signal OUT_2E_E_Latch: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_2F_L: STD_LOGIC;
	signal OUT_3G_K: STD_LOGIC;
	signal OUT_3G_K_Latch: STD_LOGIC;
	signal OUT_2G_Q: STD_LOGIC;
	signal OUT_1G_E: STD_LOGIC;
	signal OUT_1G_E_Latch: STD_LOGIC;
	signal OUT_5H_E: STD_LOGIC;
	signal OUT_4H_D: STD_LOGIC;
	signal OUT_3H_E: STD_LOGIC;
	signal OUT_2H_A: STD_LOGIC;
	signal OUT_1H_A: STD_LOGIC;
	signal OUT_2I_K: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_2D: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;
	signal OUT_DOT_2I: STD_LOGIC;

begin

	OUT_4A_G <= NOT(PS_F_CH_STATUS_SAMPLE_A AND PS_FILE_OP AND PS_B_CH_GROUP_MARK_DOT_WM );
	OUT_3A_D <= NOT(PS_F_CH_STATUS_SAMPLE_A AND PS_Q_OR_V_SYMBOL_OP_MODIFIER AND MS_F_CH_SELECT_UNIT_F );
	OUT_5B_D <= NOT(MS_F_CH_CHECK_BUS AND MS_Q_OR_V_SYMBOL_OP_MODIFIER AND MS_F_CH_UNIT_NUMBER_0 );
	OUT_4B_G <= NOT(OUT_5B_D AND PS_FILE_RING_7_LATCH );
	OUT_2B_C <= NOT(OUT_3A_D AND MS_FILE_SET_F_CH_NO_TRF_B );
	OUT_4C_C <= NOT(PS_F_CH_STATUS_SAMPLE_A_DELAY AND PS_F_CH_ANY_STATUS_ON AND OUT_2G_Q );
	OUT_4D_E <= NOT(PS_F_CH_STATUS_SAMPLE_A AND PS_UNIT_CTRL_OP_CODE AND MS_M_SYMBOL_OP_MODIFIER );
	OUT_2D_D <= NOT(OUT_4C_C AND OUT_4D_E AND OUT_DOT_4B );
	OUT_4E_P <= NOT(PS_F_CH_END_OF_RECORD_LATCH AND PS_F_CH_STATUS_SAMPLE_B );
	OUT_3E_R_Latch <= NOT(MS_F_CH_RESET_CORR_REC_LENGTH AND OUT_DOT_2D );
	OUT_2E_E_Latch <= NOT(OUT_3F_C AND OUT_DOT_4E AND OUT_DOT_3E );
	OUT_4F_C <= NOT(MS_F1_REG_FULL AND MS_F_CH_STROBE_TRIGGER AND MS_F2_REG_FULL );
	OUT_3F_C <= NOT(PS_PROGRAM_RESET AND OUT_2G_Q );
	OUT_2F_L <= OUT_DOT_3E;
	LAMP_15A1H17 <= OUT_2H_A;
	OUT_3G_K_Latch <= NOT(MS_F_CH_RESET AND OUT_1G_E );
	OUT_2G_Q <= OUT_3G_K;
	OUT_1G_E_Latch <= NOT(OUT_3G_K AND OUT_DOT_2I AND OUT_4H_D );
	OUT_5H_E <= NOT(MS_F2_REG_FULL AND MS_F_CH_STROBE_TRIGGER AND PS_F_CH_END_OF_RECORD_LATCH );
	OUT_4H_D <= NOT(OUT_5H_E AND PS_F_CH_STATUS_SAMPLE_B AND MS_F_CH_FILE_DOT_NO_TRANSFER_BUS );
	OUT_3H_E <= NOT(PS_F_CH_STATUS_SAMPLE_A AND PS_FILE_OP AND PS_FILE_WRONG_LENGTH_ADDR_CON );
	OUT_2H_A <= NOT OUT_2G_Q;
	OUT_1H_A <= OUT_2G_Q;
	OUT_2I_K <= NOT(PS_F_CH_READY_BUS AND MS_F_CH_BUSY_BUS );
	OUT_DOT_4B <= OUT_4A_G OR OUT_4B_G;
	OUT_DOT_2D <= OUT_2B_C OR OUT_2D_D OR PS_F_CH_CLR_LATCH_STAR_1414_STAR OR OUT_2E_E;
	OUT_DOT_4E <= OUT_4E_P OR OUT_4F_C;
	OUT_DOT_3E <= OUT_3E_R OR PS_RESET_F_CH_CLR_LAT_STAR_1414_STAR;
	OUT_DOT_2I <= OUT_3H_E OR OUT_2I_K;

	MS_F_CH_CORRECT_LENGTH_RECORD <= OUT_2F_L;
	MS_F_CH_WRONG_LENGTH_RECORD <= OUT_2G_Q;
	PS_F_CH_WRONG_LENGTH_RECORD <= OUT_1G_E;
	MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_F_CH <= OUT_1H_A;
	MS_F_CH_FILE_SET_W_DOT_L_DOT_ADDR <= OUT_DOT_2I;

	Latch_3E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3E_R_Latch,
		Q => OUT_3E_R,
		QBar => OPEN );

	Latch_2E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2E_E_Latch,
		Q => OUT_2E_E,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_K_Latch,
		Q => OUT_3G_K,
		QBar => OPEN );

	Latch_1G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1G_E_Latch,
		Q => OUT_1G_E,
		QBar => OPEN );


end;
