# do practica2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/decoder_2_to_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:35:29 on Oct 12,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/decoder_2_to_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decoder_2_to_4
# -- Compiling architecture function_table of decoder_2_to_4
# End time: 07:35:30 on Oct 12,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/cont2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:35:30 on Oct 12,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/cont2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cont2
# -- Compiling architecture Behavioral of cont2
# End time: 07:35:30 on Oct 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/div_freq.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:35:30 on Oct 12,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/div_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div_freq
# -- Compiling architecture Behavioral of div_freq
# End time: 07:35:30 on Oct 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/mux_4_to_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:35:30 on Oct 12,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/mux_4_to_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_4_to_1
# -- Compiling architecture function_table of mux_4_to_1
# End time: 07:35:30 on Oct 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/bcd_to_7_segment.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:35:30 on Oct 12,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/bcd_to_7_segment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bcd_to_7_segment
# -- Compiling architecture led_table of bcd_to_7_segment
# End time: 07:35:30 on Oct 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/arithmetic_circuit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:35:30 on Oct 12,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/arithmetic_circuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity arithmetic_circuit
# -- Compiling architecture table of arithmetic_circuit
# End time: 07:35:30 on Oct 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/logic_circuit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:35:30 on Oct 12,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/logic_circuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity logic_circuit
# -- Compiling architecture table of logic_circuit
# End time: 07:35:30 on Oct 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/shifter_circuit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:35:30 on Oct 12,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/shifter_circuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter_circuit
# -- Compiling architecture table of shifter_circuit
# End time: 07:35:30 on Oct 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/mux_2_to_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:35:30 on Oct 12,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/mux_2_to_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_2_to_1
# -- Compiling architecture function_table of mux_2_to_1
# End time: 07:35:30 on Oct 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/zero_detect.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:35:30 on Oct 12,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/zero_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity zero_detect
# -- Compiling architecture function_table of zero_detect
# End time: 07:35:30 on Oct 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/practica4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:35:30 on Oct 12,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/practica4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity practica4
# -- Compiling architecture bdf_type of practica4
# ** Error: /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/practica4.vhd(147): (vcom-1436) Actual expression (infix expression) of formal "S" is not globally static.
# ** Error: /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/practica4.vhd(178): VHDL Compiler exiting
# End time: 07:35:31 on Oct 12,2018, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /opt/altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./practica2_run_msim_rtl_vhdl.do line 18
# /opt/altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica4/practica4.vhd}"
# 
# stdin: <EOF>
vsim work.mux_2_to_1(function_table)
# vsim work.mux_2_to_1(function_table) 
# Start time: 07:35:40 on Oct 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mux_2_to_1(function_table)
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/mux_2_to_1/S
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 0000000000000000 -range 15 0 -starttime 0ps -endtime 1000ps sim:/mux_2_to_1/A
wave create -driver freeze -pattern constant -value 1111111111111111 -range 15 0 -starttime 0ps -endtime 1000ps sim:/mux_2_to_1/B
run -all
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/mux_2_to_1/S
run -all
# End time: 07:37:04 on Oct 12,2018, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
