var namespacegpu_1_1xetla_1_1group =
[
    [ "detail", "namespacegpu_1_1xetla_1_1group_1_1detail.html", [
      [ "load_store_attr_xe", "namespacegpu_1_1xetla_1_1group_1_1detail.html#a81e3c44e8ad2d127ac44bdafa8094964", null ],
      [ "alignment_bytes_xe", "namespacegpu_1_1xetla_1_1group_1_1detail.html#a8c2cc241467025c937470a1d59ad4634", null ]
    ] ],
    [ "brgemm_selector_t", "classgpu_1_1xetla_1_1group_1_1brgemm__selector__t.html", null ],
    [ "brgemm_selector_t< dtype_a, dtype_b, mem_layout_a, mem_layout_b, mem_space_a, mem_space_b, alignment_a, alignment_b, dtype_acc, tile_shape, k_stride, mma_engine::fpu, gpu_arch::Xe, stages, sync_freq, std::enable_if_t<((sizeof(dtype_a) *alignment_a) % detail::alignment_bytes_xe==0) &&((sizeof(dtype_b) *alignment_b) % detail::alignment_bytes_xe==0)> >", "classgpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a386cb0b79347ebe3b83ae4c1287ebfe6.html", "classgpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a386cb0b79347ebe3b83ae4c1287ebfe6" ],
    [ "brgemm_selector_t< dtype_a, dtype_b, mem_layout_a, mem_layout_b, mem_space_a, mem_space_b, alignment_a, alignment_b, dtype_acc, tile_shape, k_stride, mma_engine::xmx, gpu_arch::Xe, stages, sync_freq, std::enable_if_t<((sizeof(dtype_a) *alignment_a) % detail::alignment_bytes_xe==0) &&((sizeof(dtype_b) *alignment_b) % detail::alignment_bytes_xe==0)> >", "classgpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__ab0bba904540e3123bc567c0c77d1dc34.html", "classgpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__ab0bba904540e3123bc567c0c77d1dc34" ],
    [ "brgemm_t", "classgpu_1_1xetla_1_1group_1_1brgemm__t.html", null ],
    [ "brgemm_t< compute_policy_default_fpu< compute_attr_, perf_tuning_knob_, gpu_arch::Xe >, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ >", "classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html", "classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d" ],
    [ "brgemm_t< compute_policy_default_xmx< compute_attr_, perf_tuning_knob_, gpu_arch::Xe >, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ >", "classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html", "classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda" ],
    [ "brgemm_t< compute_policy_int4_dequantize_xmx< compute_attr_, perf_tuning_knob_, dtype_scale_, dtype_zero_pt_, dequant_s_, gpu_arch::Xe >, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ >", "classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__int4__dequantize__xmx_3_01compute__24f3c78d093451e94a933a805396fcda.html", "classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__int4__dequantize__xmx_3_01compute__24f3c78d093451e94a933a805396fcda" ],
    [ "compute_attr_t", "structgpu_1_1xetla_1_1group_1_1compute__attr__t.html", "structgpu_1_1xetla_1_1group_1_1compute__attr__t" ],
    [ "compute_policy_default_fpu", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html", null ],
    [ "compute_policy_default_fpu< compute_attr_, perf_tuning_knob_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96" ],
    [ "compute_policy_default_xmx", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html", null ],
    [ "compute_policy_default_xmx< compute_attr_, perf_tuning_knob_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b" ],
    [ "compute_policy_int4_dequantize_xmx", "structgpu_1_1xetla_1_1group_1_1compute__policy__int4__dequantize__xmx.html", null ],
    [ "compute_policy_int4_dequantize_xmx< compute_attr_, perf_tuning_knob_, dtype_scale_, dtype_zero_pt_, dequant_s_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1compute__policy__int4__dequantize__xmx_3_01compute__attr___00_01p7b1e16dedc509103289b93f481925e4b.html", "structgpu_1_1xetla_1_1group_1_1compute__policy__int4__dequantize__xmx_3_01compute__attr___00_01p7b1e16dedc509103289b93f481925e4b" ],
    [ "cooperative_reduce_t", "classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t.html", null ],
    [ "cooperative_reduce_t< reduce_kind, tile_shape_, matAcc_t, 1, gpu_arch::Xe >", "classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01ma142eceda8d4b0cef3b9990847430423a.html", "classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01ma142eceda8d4b0cef3b9990847430423a" ],
    [ "cooperative_reduce_t< reduce_kind, tile_shape_, matAcc_t, num_cooperative_wg, gpu_arch::Xe >", "classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01mad5d1adea938e137c96761a4611a4c7d3.html", "classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01mad5d1adea938e137c96761a4611a4c7d3" ],
    [ "epilogue_policy_default", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__default.html", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__default" ],
    [ "epilogue_policy_quant_op", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op.html", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op" ],
    [ "epilogue_policy_tile_op", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op.html", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op" ],
    [ "epilogue_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t.html", null ],
    [ "epilogue_t< epilogue_policy_default< update_method_, gpu_arch::Xe >, tile_shape_, mem_desc_c_t_ >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_859d08e089de62b8785eb323001884e1.html", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_859d08e089de62b8785eb323001884e1" ],
    [ "epilogue_t< epilogue_policy_quant_op< tile_op_t_, quant_op_t_, gpu_arch::Xe >, tile_shape_, mem_desc_c_t_ >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_0342488e5e34a93e1ec1669be28813e3c.html", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_0342488e5e34a93e1ec1669be28813e3c" ],
    [ "epilogue_t< epilogue_policy_tile_op< tile_op_t_, gpu_arch::Xe >, tile_shape_, mem_desc_c_t_ >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01fdfffbb48a21b909e0f0376722b8d7a2.html", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01fdfffbb48a21b909e0f0376722b8d7a2" ],
    [ "group_reduce_t", "structgpu_1_1xetla_1_1group_1_1group__reduce__t.html", null ],
    [ "group_reduce_t< T, SZ, N, Op, 1, is_all_reduce, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html", "structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c" ],
    [ "group_reduce_t< T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html", "structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07" ],
    [ "group_row_reduce_store_t", "structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html", null ],
    [ "group_row_reduce_store_t< dtype_acc, dtype_out, row_size, wg_size_x, 1, max_simd_len, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html", "structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb" ],
    [ "group_row_reduce_store_t< dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html", "structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906" ],
    [ "ln_bwd_fused_op_arguments_t", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__arguments__t.html", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__arguments__t" ],
    [ "ln_bwd_fused_op_t", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t.html", null ],
    [ "ln_bwd_fused_op_t< ln_bwd_fused_kind::bias_dropout_resAdd_ln, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1bias__dropout__cb4d0474e0a28c140fa444d1da09a494.html", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1bias__dropout__cb4d0474e0a28c140fa444d1da09a494" ],
    [ "ln_bwd_fused_op_t< ln_bwd_fused_kind::ln_dropout, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout_00_85855d35f221cf3a31c3a01f77253cdf.html", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout_00_85855d35f221cf3a31c3a01f77253cdf" ],
    [ "ln_bwd_fused_op_t< ln_bwd_fused_kind::ln_dropout_gradAdd, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout__gra92c7b1e7d0db3d047617e99aa09b9df.html", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout__gra92c7b1e7d0db3d047617e99aa09b9df" ],
    [ "ln_bwd_fused_op_t< ln_fused_op_kind_, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___b59b7c4dd4da8b28b7c493261d10e46c.html", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___b59b7c4dd4da8b28b7c493261d10e46c" ],
    [ "ln_fwd_fused_op_arguments_t", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__arguments__t.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__arguments__t" ],
    [ "ln_fwd_fused_op_t", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t.html", null ],
    [ "ln_fwd_fused_op_t< ln_fused_op_kind_, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___d9ef3e21b9ea10bf2a0134a87c3add4a.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___d9ef3e21b9ea10bf2a0134a87c3add4a" ],
    [ "ln_fwd_fused_op_t< ln_fwd_fused_kind::bias_dropout_resAdd_ln, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__dropout__7bd6ac5d5274c089bfc0bfda44480c4d.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__dropout__7bd6ac5d5274c089bfc0bfda44480c4d" ],
    [ "ln_fwd_fused_op_t< ln_fwd_fused_kind::bias_rng_dropout_resAdd_ln, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__rng__dropf3eeeee8529b0a6363a01d09fe71097b.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__rng__dropf3eeeee8529b0a6363a01d09fe71097b" ],
    [ "ln_fwd_fused_op_t< ln_fwd_fused_kind::ln_dropout, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__dropout_00_34050c7e3cd4aeb73d90116cb43adeb3.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__dropout_00_34050c7e3cd4aeb73d90116cb43adeb3" ],
    [ "ln_fwd_fused_op_t< ln_fwd_fused_kind::ln_rng_dropout, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__rng__dropou7cd6e677abcfc7a2bed3e7feb170def7.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__rng__dropou7cd6e677abcfc7a2bed3e7feb170def7" ],
    [ "mask_gen_t", "structgpu_1_1xetla_1_1group_1_1mask__gen__t.html", "structgpu_1_1xetla_1_1group_1_1mask__gen__t" ],
    [ "perf_tuning_knob_t", "structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html", null ],
    [ "pre_processing_default_t", "structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html", null ],
    [ "pre_processing_default_t< tile_shape_, gpu_arch::Xe >", "classgpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4.html", "classgpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4" ],
    [ "pre_processing_matA_neg_filter_t", "structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html", null ],
    [ "pre_processing_matA_neg_filter_t< tile_shape_, gpu_arch::Xe >", "classgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4.html", "classgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4" ],
    [ "row_reduction_fused_op_t", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t.html", null ],
    [ "row_reduction_fused_op_t< fused_op_kind_, dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__inf93d2b0c91f6c4d3d0687dc6743768bc.html", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__inf93d2b0c91f6c4d3d0687dc6743768bc" ],
    [ "row_reduction_fused_op_t< reduction_fused_kind::bias_dropout_bwd, dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__6377f80bb195328d444af2dd5e7849c7.html", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__6377f80bb195328d444af2dd5e7849c7" ],
    [ "row_reduction_fused_op_t< reduction_fused_kind::bias_gelu_w_bwd, dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__c0f9f338d5e993265bcff2430f6030ee.html", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__c0f9f338d5e993265bcff2430f6030ee" ],
    [ "softmax_policy_bwd", "structgpu_1_1xetla_1_1group_1_1softmax__policy__bwd.html", null ],
    [ "softmax_policy_fwd", "structgpu_1_1xetla_1_1group_1_1softmax__policy__fwd.html", null ],
    [ "softmax_t", "classgpu_1_1xetla_1_1group_1_1softmax__t.html", null ],
    [ "softmax_t< softmax_policy_bwd< dtype_in_, dtype_acc_, gpu_arch::Xe >, tile_shape_ >", "classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acda1a271441348bf3d3e23aa53bad6eb9.html", "classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acda1a271441348bf3d3e23aa53bad6eb9" ],
    [ "softmax_t< softmax_policy_fwd< dtype_acc_, gpu_arch::Xe >, tile_shape_ >", "classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arc90582f6f8cb5a09b900a35996a4b06fd.html", "classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arc90582f6f8cb5a09b900a35996a4b06fd" ],
    [ "tile_shape_t", "structgpu_1_1xetla_1_1group_1_1tile__shape__t.html", "structgpu_1_1xetla_1_1group_1_1tile__shape__t" ],
    [ "xetla_row_reduction_fused_op_arguments_t", "structgpu_1_1xetla_1_1group_1_1xetla__row__reduction__fused__op__arguments__t.html", "structgpu_1_1xetla_1_1group_1_1xetla__row__reduction__fused__op__arguments__t" ]
];