

================================================================
== Vivado HLS Report for 'result_write'
================================================================
* Date:           Thu Nov  7 01:35:37 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%output_V_offset_read = call i58 @_ssdm_op_Read.ap_fifo.i58P(i58* %output_V_offset)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 9 'read' 'output_V_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%cmpr_chunk_num_0_i_c_read = call i2 @_ssdm_op_Read.ap_fifo.i2P(i2* %cmpr_chunk_num_0_i_c)" [tancoeff/tancoeff/tancalc.cpp:60->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 10 'read' 'cmpr_chunk_num_0_i_c_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%data_num_0_i_c1_read = call i6 @_ssdm_op_Read.ap_fifo.i6P(i6* %data_num_0_i_c1)" [tancoeff/tancoeff/tancalc.cpp:60->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 11 'read' 'data_num_0_i_c1_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %cmpr_chunk_num_0_i_c_read, i6 %data_num_0_i_c1_read)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 12 'bitconcatenate' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i8 %tmp_i_i to i59" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 13 'zext' 'zext_ln332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln332_1 = zext i58 %output_V_offset_read to i59" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 14 'zext' 'zext_ln332_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln332 = add i59 %zext_ln332_1, %zext_ln332" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 15 'add' 'add_ln332' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%result_local_15_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_15_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 16 'read' 'result_local_15_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%result_local_14_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_14_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 17 'read' 'result_local_14_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%result_local_13_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_13_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 18 'read' 'result_local_13_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%result_local_12_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_12_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 19 'read' 'result_local_12_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%result_local_11_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_11_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 20 'read' 'result_local_11_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%result_local_10_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_10_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 21 'read' 'result_local_10_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%result_local_9_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_9_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 22 'read' 'result_local_9_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%result_local_8_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_8_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 23 'read' 'result_local_8_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%result_local_7_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_7_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 24 'read' 'result_local_7_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%result_local_6_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_6_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 25 'read' 'result_local_6_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%result_local_5_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_5_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 26 'read' 'result_local_5_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%result_local_4_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_4_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 27 'read' 'result_local_4_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%result_local_3_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_3_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 28 'read' 'result_local_3_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%result_local_2_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_2_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 29 'read' 'result_local_2_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%result_local_1_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_1_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 30 'read' 'result_local_1_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%result_local_0_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %result_local_0_V_read_2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 31 'read' 'result_local_0_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_4)   --->   "%or_ln66 = or i1 %result_local_0_V_read, %result_local_1_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 32 'or' 'or_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_4)   --->   "%or_ln66_1 = or i1 %or_ln66, %result_local_2_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 33 'or' 'or_ln66_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_4)   --->   "%or_ln66_2 = or i1 %or_ln66_1, %result_local_3_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 34 'or' 'or_ln66_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_4)   --->   "%or_ln66_3 = or i1 %or_ln66_2, %result_local_4_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 35 'or' 'or_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_4 = or i1 %or_ln66_3, %result_local_5_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 36 'or' 'or_ln66_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_5 = or i1 %or_ln66_4, %result_local_6_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 37 'or' 'or_ln66_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_6 = or i1 %or_ln66_5, %result_local_7_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 38 'or' 'or_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_7 = or i1 %or_ln66_6, %result_local_8_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 39 'or' 'or_ln66_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_8 = or i1 %or_ln66_7, %result_local_9_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 40 'or' 'or_ln66_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_9 = or i1 %or_ln66_8, %result_local_10_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 41 'or' 'or_ln66_9' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_10 = or i1 %or_ln66_9, %result_local_11_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 42 'or' 'or_ln66_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_11 = or i1 %or_ln66_10, %result_local_12_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 43 'or' 'or_ln66_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_12 = or i1 %or_ln66_11, %result_local_13_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 44 'or' 'or_ln66_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_13 = or i1 %result_local_14_V_read, %result_local_15_V_read" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 45 'or' 'or_ln66_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_14 = or i1 %or_ln66_12, %or_ln66_13" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 46 'or' 'or_ln66_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln332_2 = zext i59 %add_ln332 to i64" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 47 'zext' 'zext_ln332_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i512* %output_V, i64 %zext_ln332_2" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 48 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.43ns)   --->   "%output_V_addr_i_i_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %output_V_addr, i32 1)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 49 'writereq' 'output_V_addr_i_i_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i1 %or_ln66_14 to i512" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 50 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i512P(i512* %output_V_addr, i512 %zext_ln295, i64 -1)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 51 'write' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 52 [5/5] (2.43ns)   --->   "%output_V_addr_i_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %output_V_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 52 'writeresp' 'output_V_addr_i_i_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 53 [4/5] (2.43ns)   --->   "%output_V_addr_i_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %output_V_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 53 'writeresp' 'output_V_addr_i_i_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 54 [3/5] (2.43ns)   --->   "%output_V_addr_i_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %output_V_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 54 'writeresp' 'output_V_addr_i_i_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 55 [2/5] (2.43ns)   --->   "%output_V_addr_i_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %output_V_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 55 'writeresp' 'output_V_addr_i_i_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %cmpr_chunk_num_0_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_num_0_i_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i58* %output_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_num_0_i_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %cmpr_chunk_num_0_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/5] (2.43ns)   --->   "%output_V_addr_i_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %output_V_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 65 'writeresp' 'output_V_addr_i_i_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_local_0_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_1_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_2_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_3_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_4_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_5_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_6_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_7_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_8_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_9_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_10_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_11_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_12_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_13_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_14_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_local_15_V_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmpr_chunk_num_0_i_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_num_0_i_c1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_V_offset_read      (read          ) [ 000000000]
cmpr_chunk_num_0_i_c_read (read          ) [ 000000000]
data_num_0_i_c1_read      (read          ) [ 000000000]
tmp_i_i                   (bitconcatenate) [ 000000000]
zext_ln332                (zext          ) [ 000000000]
zext_ln332_1              (zext          ) [ 000000000]
add_ln332                 (add           ) [ 001000000]
result_local_15_V_read    (read          ) [ 000000000]
result_local_14_V_read    (read          ) [ 000000000]
result_local_13_V_read    (read          ) [ 000000000]
result_local_12_V_read    (read          ) [ 000000000]
result_local_11_V_read    (read          ) [ 000000000]
result_local_10_V_read    (read          ) [ 000000000]
result_local_9_V_read     (read          ) [ 000000000]
result_local_8_V_read     (read          ) [ 000000000]
result_local_7_V_read     (read          ) [ 000000000]
result_local_6_V_read     (read          ) [ 000000000]
result_local_5_V_read     (read          ) [ 000000000]
result_local_4_V_read     (read          ) [ 000000000]
result_local_3_V_read     (read          ) [ 000000000]
result_local_2_V_read     (read          ) [ 000000000]
result_local_1_V_read     (read          ) [ 000000000]
result_local_0_V_read     (read          ) [ 000000000]
or_ln66                   (or            ) [ 000000000]
or_ln66_1                 (or            ) [ 000000000]
or_ln66_2                 (or            ) [ 000000000]
or_ln66_3                 (or            ) [ 000000000]
or_ln66_4                 (or            ) [ 000000000]
or_ln66_5                 (or            ) [ 000000000]
or_ln66_6                 (or            ) [ 000000000]
or_ln66_7                 (or            ) [ 000000000]
or_ln66_8                 (or            ) [ 000000000]
or_ln66_9                 (or            ) [ 000000000]
or_ln66_10                (or            ) [ 000000000]
or_ln66_11                (or            ) [ 000000000]
or_ln66_12                (or            ) [ 000000000]
or_ln66_13                (or            ) [ 000000000]
or_ln66_14                (or            ) [ 000100000]
zext_ln332_2              (zext          ) [ 000000000]
output_V_addr             (getelementptr ) [ 000111111]
output_V_addr_i_i_req     (writereq      ) [ 000000000]
zext_ln295                (zext          ) [ 000000000]
write_ln68                (write         ) [ 000000000]
specinterface_ln0         (specinterface ) [ 000000000]
specinterface_ln0         (specinterface ) [ 000000000]
specinterface_ln0         (specinterface ) [ 000000000]
specinterface_ln0         (specinterface ) [ 000000000]
specinterface_ln0         (specinterface ) [ 000000000]
specinterface_ln0         (specinterface ) [ 000000000]
specinterface_ln0         (specinterface ) [ 000000000]
specinterface_ln0         (specinterface ) [ 000000000]
specinterface_ln0         (specinterface ) [ 000000000]
output_V_addr_i_i_resp    (writeresp     ) [ 000000000]
ret_ln138                 (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_local_0_V_read_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_0_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_local_1_V_read_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_1_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_local_2_V_read_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_2_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_local_3_V_read_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_3_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_local_4_V_read_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_4_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="result_local_5_V_read_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_5_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="result_local_6_V_read_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_6_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="result_local_7_V_read_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_7_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="result_local_8_V_read_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_8_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="result_local_9_V_read_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_9_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="result_local_10_V_read_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_10_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="result_local_11_V_read_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_11_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="result_local_12_V_read_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_12_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="result_local_13_V_read_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_13_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="result_local_14_V_read_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_14_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="result_local_15_V_read_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_local_15_V_read_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cmpr_chunk_num_0_i_c">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_chunk_num_0_i_c"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_num_0_i_c1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_num_0_i_c1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i58P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i2P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i6P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="output_V_offset_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="58" slack="0"/>
<pin id="86" dir="0" index="1" bw="58" slack="0"/>
<pin id="87" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_V_offset_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cmpr_chunk_num_0_i_c_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="0"/>
<pin id="93" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmpr_chunk_num_0_i_c_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_num_0_i_c1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_num_0_i_c1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="result_local_15_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_15_V_read/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="result_local_14_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_14_V_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="result_local_13_V_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_13_V_read/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="result_local_12_V_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_12_V_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="result_local_11_V_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_11_V_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="result_local_10_V_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_10_V_read/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="result_local_9_V_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_9_V_read/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="result_local_8_V_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_8_V_read/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="result_local_7_V_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_7_V_read/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="result_local_6_V_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_6_V_read/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="result_local_5_V_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_5_V_read/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="result_local_4_V_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_4_V_read/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="result_local_3_V_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_3_V_read/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="result_local_2_V_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_2_V_read/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="result_local_1_V_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_1_V_read/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="result_local_0_V_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_local_0_V_read/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_writeresp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="512" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="output_V_addr_i_i_req/2 output_V_addr_i_i_resp/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln68_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="512" slack="1"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="0" index="3" bw="1" slack="0"/>
<pin id="210" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_i_i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="0"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln332_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln332/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln332_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="58" slack="0"/>
<pin id="228" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln332_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln332_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="58" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln66_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_ln66_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln66_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln66_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln66_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_4/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln66_5_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_5/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln66_6_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_6/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="or_ln66_7_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_7/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln66_8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_8/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="or_ln66_9_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_9/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln66_10_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_10/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_ln66_11_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_11/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="or_ln66_12_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_12/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln66_13_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_13/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_ln66_14_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_14/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln332_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="59" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln332_2/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="output_V_addr_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="512" slack="0"/>
<pin id="331" dir="0" index="1" bw="59" slack="0"/>
<pin id="332" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln295_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln295/3 "/>
</bind>
</comp>

<comp id="340" class="1005" name="add_ln332_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="59" slack="1"/>
<pin id="342" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="add_ln332 "/>
</bind>
</comp>

<comp id="345" class="1005" name="or_ln66_14_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln66_14 "/>
</bind>
</comp>

<comp id="350" class="1005" name="output_V_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="512" slack="1"/>
<pin id="352" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="54" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="90" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="96" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="84" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="192" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="186" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="180" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="174" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="168" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="162" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="156" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="150" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="144" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="138" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="132" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="126" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="120" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="114" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="108" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="102" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="308" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="343"><net_src comp="230" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="348"><net_src comp="320" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="353"><net_src comp="329" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="198" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: result_write : output_V_offset | {1 }
	Port: result_write : result_local_0_V_read_2 | {2 }
	Port: result_write : result_local_1_V_read_2 | {2 }
	Port: result_write : result_local_2_V_read_2 | {2 }
	Port: result_write : result_local_3_V_read_2 | {2 }
	Port: result_write : result_local_4_V_read_2 | {2 }
	Port: result_write : result_local_5_V_read_2 | {2 }
	Port: result_write : result_local_6_V_read_2 | {2 }
	Port: result_write : result_local_7_V_read_2 | {2 }
	Port: result_write : result_local_8_V_read_2 | {2 }
	Port: result_write : result_local_9_V_read_2 | {2 }
	Port: result_write : result_local_10_V_read_2 | {2 }
	Port: result_write : result_local_11_V_read_2 | {2 }
	Port: result_write : result_local_12_V_read_2 | {2 }
	Port: result_write : result_local_13_V_read_2 | {2 }
	Port: result_write : result_local_14_V_read_2 | {2 }
	Port: result_write : result_local_15_V_read_2 | {2 }
	Port: result_write : cmpr_chunk_num_0_i_c | {1 }
	Port: result_write : data_num_0_i_c1 | {1 }
  - Chain level:
	State 1
		zext_ln332 : 1
		add_ln332 : 2
	State 2
		output_V_addr : 1
		output_V_addr_i_i_req : 2
	State 3
		write_ln68 : 1
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |           add_ln332_fu_230           |    0    |    58   |
|----------|--------------------------------------|---------|---------|
|          |            or_ln66_fu_236            |    0    |    2    |
|          |           or_ln66_1_fu_242           |    0    |    2    |
|          |           or_ln66_2_fu_248           |    0    |    2    |
|          |           or_ln66_3_fu_254           |    0    |    2    |
|          |           or_ln66_4_fu_260           |    0    |    2    |
|          |           or_ln66_5_fu_266           |    0    |    2    |
|          |           or_ln66_6_fu_272           |    0    |    2    |
|    or    |           or_ln66_7_fu_278           |    0    |    2    |
|          |           or_ln66_8_fu_284           |    0    |    2    |
|          |           or_ln66_9_fu_290           |    0    |    2    |
|          |           or_ln66_10_fu_296          |    0    |    2    |
|          |           or_ln66_11_fu_302          |    0    |    2    |
|          |           or_ln66_12_fu_308          |    0    |    2    |
|          |           or_ln66_13_fu_314          |    0    |    2    |
|          |           or_ln66_14_fu_320          |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|          |    output_V_offset_read_read_fu_84   |    0    |    0    |
|          | cmpr_chunk_num_0_i_c_read_read_fu_90 |    0    |    0    |
|          |    data_num_0_i_c1_read_read_fu_96   |    0    |    0    |
|          |  result_local_15_V_read_read_fu_102  |    0    |    0    |
|          |  result_local_14_V_read_read_fu_108  |    0    |    0    |
|          |  result_local_13_V_read_read_fu_114  |    0    |    0    |
|          |  result_local_12_V_read_read_fu_120  |    0    |    0    |
|          |  result_local_11_V_read_read_fu_126  |    0    |    0    |
|          |  result_local_10_V_read_read_fu_132  |    0    |    0    |
|   read   |   result_local_9_V_read_read_fu_138  |    0    |    0    |
|          |   result_local_8_V_read_read_fu_144  |    0    |    0    |
|          |   result_local_7_V_read_read_fu_150  |    0    |    0    |
|          |   result_local_6_V_read_read_fu_156  |    0    |    0    |
|          |   result_local_5_V_read_read_fu_162  |    0    |    0    |
|          |   result_local_4_V_read_read_fu_168  |    0    |    0    |
|          |   result_local_3_V_read_read_fu_174  |    0    |    0    |
|          |   result_local_2_V_read_read_fu_180  |    0    |    0    |
|          |   result_local_1_V_read_read_fu_186  |    0    |    0    |
|          |   result_local_0_V_read_read_fu_192  |    0    |    0    |
|----------|--------------------------------------|---------|---------|
| writeresp|         grp_writeresp_fu_198         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |        write_ln68_write_fu_205       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|bitconcatenate|            tmp_i_i_fu_214            |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |           zext_ln332_fu_222          |    0    |    0    |
|   zext   |          zext_ln332_1_fu_226         |    0    |    0    |
|          |          zext_ln332_2_fu_326         |    0    |    0    |
|          |           zext_ln295_fu_336          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    88   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln332_reg_340  |   59   |
|  or_ln66_14_reg_345 |    1   |
|output_V_addr_reg_350|   512  |
+---------------------+--------+
|        Total        |   572  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_198 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_198 |  p1  |   2  |  512 |  1024  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1026  ||  1.206  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   88   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   572  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   572  |   97   |
+-----------+--------+--------+--------+
