usb_data_fifo.v,verilog,xil_defaultlib,../../../../SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/sim/usb_data_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
