{
 "Device" : "GW2AR-18C",
 "Files" : [
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jt2413.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_acc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_csr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_div.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_eg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_eg_cnt.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_eg_comb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_eg_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_eg_final.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_eg_pure.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_eg_step.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_exprom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_lfo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_logsin.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_mmr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_noise.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_op.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_pg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_pg_comb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_pg_inc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_pg_rhy.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_pg_sum.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_pm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_reg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_reg_ch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_sh.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_sh_rst.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_single_acc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_slot_cnt.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopl_timers.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopll_mmr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopll_reg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/jtopl/jtopll_reg_ch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/msx_debug/timing_debug.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/pulse_min_max/pulse_max.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/pulse_min_max/pulse_min.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/bios_msx2p.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/gowin/clk_108p.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/gowin_clkdiv/gowin_clkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/impulse.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/logo_fm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/megaram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/memory.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/msx2p_debug.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/ocm/rtc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/psg_filter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/subrom_msx2p.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/uart_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/wondertang/crc16.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/wondertang/dpram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/wondertang/flash.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/wondertang/pinfilter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/wondertang/sd_reader.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/wondertang/sdcmd_ctrl.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/clockdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/gowin/clk_135.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/hdmi/audio_clock_regeneration_packet.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/hdmi/audio_info_frame.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/hdmi/audio_sample_packet.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/hdmi/auxiliary_video_information_info_frame.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/hdmi/hdmi.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/hdmi/packet_assembler.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/hdmi/packet_picker.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/hdmi/serializer.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/hdmi/source_product_description_info_frame.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/hdmi/tmds_channel.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/memory_controller.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/sdram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/v9958_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/top.v",
   "Type" : "verilog"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/G80A/T80s.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/G80A/g80a.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/G80A/t80.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/G80A/t80_alu.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/G80A/t80_mcode.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/G80A/t80_pack.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/G80A/t80_reg.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/PSG_YM2149/YM2149.vhdl",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/denoise/denoise.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/monostable/monostable.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/gowin_clkdiv2/gowin_clkdiv2.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/ocm/lpf.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/ocm/scc_wave2.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/src/ocm/swioports.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/ram.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_colordec.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_command.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_doublebuf.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_graphic123m.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_graphic4567.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_hvcounter.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_interrupt.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_linebuf.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_ntsc_pal.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_package.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_register.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_spinforam.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_sprite.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_ssg.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_text12.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_vga.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vdp_wait_control.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/tn_vdp_v3_v9958/src/vdp/vencode.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/datos/proyectos/43_Tang_Nano_20k/95_MSXgoauld_tn20k/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}