`timescale 1ns/1ns

module my_boolean_circuit (output myout);
  wire x, y , not_inb, not_ina;
  not (not_inb, inb , );
  and (y, inb , not_ina);
  and (x, ina , not_inb);
  or (myout, x , y);
endmodule