//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30410653
// Unknown Toolkit Version
// Based on LLVM 3.4svn
//

.version 7.4
.target sm_75, texmode_independent
.address_size 64

	// .globl	deconv_2d
.global .samplerref SAMPLER = { addr_mode_0 = clamp_to_border, addr_mode_1 = clamp_to_border, addr_mode_2 = clamp_to_border, filter_mode = nearest, force_unnormalized_coords = 1 };

.entry deconv_2d(
	.param .u32 deconv_2d_param_0,
	.param .u32 deconv_2d_param_1,
	.param .u32 deconv_2d_param_2,
	.param .texref deconv_2d_param_3,
	.param .texref deconv_2d_param_4,
	.param .texref deconv_2d_param_5,
	.param .surfref deconv_2d_param_6,
	.param .align 8 .b8 deconv_2d_param_7[8],
	.param .align 8 .b8 deconv_2d_param_8[8],
	.param .align 8 .b8 deconv_2d_param_9[8],
	.param .align 8 .b8 deconv_2d_param_10[8],
	.param .align 8 .b8 deconv_2d_param_11[8],
	.param .align 8 .b8 deconv_2d_param_12[8],
	.param .u32 deconv_2d_param_13,
	.param .u32 deconv_2d_param_14,
	.param .u32 deconv_2d_param_15
)
{
	.reg .pred 	%p<21>;
	.reg .f32 	%f<118>;
	.reg .b32 	%r<131>;
	.reg .b64 	%rd<6>;


	ld.param.u32 	%r42, [deconv_2d_param_0];
	ld.param.u32 	%r43, [deconv_2d_param_1];
	ld.param.u32 	%r44, [deconv_2d_param_2];
	ld.param.v2.u32 	{%r45, %r46}, [deconv_2d_param_7];
	ld.param.v2.u32 	{%r47, %r48}, [deconv_2d_param_8];
	ld.param.v2.u32 	{%r49, %r50}, [deconv_2d_param_9];
	ld.param.v2.u32 	{%r51, %r52}, [deconv_2d_param_10];
	ld.param.v2.u32 	{%r53, %r54}, [deconv_2d_param_11];
	ld.param.v2.u32 	{%r55, %r56}, [deconv_2d_param_12];
	ld.param.u32 	%r40, [deconv_2d_param_13];
	ld.param.u32 	%r41, [deconv_2d_param_14];
	mov.b32	%r57, %envreg3;
	mov.u32 	%r58, %ctaid.x;
	mov.u32 	%r59, %ntid.x;
	mad.lo.s32 	%r60, %r58, %r59, %r57;
	mov.u32 	%r61, %tid.x;
	add.s32 	%r1, %r60, %r61;
	mov.u32 	%r62, %ctaid.y;
	mov.u32 	%r63, %ntid.y;
	mov.b32	%r64, %envreg4;
	mad.lo.s32 	%r65, %r62, %r63, %r64;
	mov.u32 	%r66, %tid.y;
	add.s32 	%r2, %r65, %r66;
	mov.u32 	%r67, %ctaid.z;
	mov.u32 	%r68, %ntid.z;
	mov.b32	%r69, %envreg5;
	mad.lo.s32 	%r70, %r67, %r68, %r69;
	mov.u32 	%r71, %tid.z;
	add.s32 	%r3, %r70, %r71;
	setp.ge.s32	%p1, %r1, %r42;
	setp.ge.s32	%p2, %r2, %r43;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r44;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_19;

	mov.u32 	%r126, 0;
	tex.2d.v4.f32.s32	{%f106, %f107, %f108, %f109}, [deconv_2d_param_5, SAMPLER, {%r1, %r126}];
	rem.s32 	%r81, %r3, %r47;
	add.s32 	%r82, %r2, %r52;
	div.s32 	%r83, %r82, %r50;
	max.s32 	%r73, %r126, %r83;
	add.s32 	%r84, %r81, %r51;
	div.s32 	%r85, %r84, %r49;
	max.s32 	%r77, %r126, %r85;
	// inline asm
	mad.lo.s32 	%r72, %r73, %r50, %r54;
	// inline asm
	add.s32 	%r86, %r56, %r2;
	add.s32 	%r87, %r86, -1;
	sub.s32 	%r10, %r87, %r72;
	// inline asm
	mad.lo.s32 	%r76, %r77, %r49, %r53;
	// inline asm
	add.s32 	%r88, %r55, %r81;
	add.s32 	%r89, %r88, -1;
	sub.s32 	%r11, %r89, %r76;
	setp.lt.s32	%p6, %r41, 1;
	@%p6 bra 	BB0_8;

	div.s32 	%r14, %r3, %r47;

BB0_3:
	shl.b32 	%r16, %r126, 2;
	setp.lt.s32	%p7, %r11, 0;
	mov.u32 	%r127, %r77;
	mov.u32 	%r128, %r11;
	@%p7 bra 	BB0_7;

BB0_4:
	// inline asm
	mad.lo.s32 	%r91, %r14, %r45, %r127;
	// inline asm
	setp.ge.s32	%p8, %r127, %r45;
	selp.u32	%r95, 1, 0, %p8;
	shr.u32 	%r96, %r127, 31;
	or.b32  	%r97, %r95, %r96;
	setp.eq.s32	%p9, %r97, 0;
	selp.b32	%r19, %r91, -1, %p9;
	setp.lt.s32	%p10, %r10, 0;
	mov.u32 	%r129, %r10;
	mov.u32 	%r130, %r73;
	@%p10 bra 	BB0_6;

BB0_5:
	// inline asm
	mad.lo.s32 	%r98, %r128, %r56, %r129;
	// inline asm
	// inline asm
	mad.lo.s32 	%r102, %r1, %r40, %r98;
	// inline asm
	tex.2d.v4.f32.s32	{%f62, %f63, %f64, %f65}, [deconv_2d_param_4, SAMPLER, {%r16, %r102}];
	add.s32 	%r109, %r16, 1;
	tex.2d.v4.f32.s32	{%f66, %f67, %f68, %f69}, [deconv_2d_param_4, SAMPLER, {%r109, %r102}];
	add.s32 	%r110, %r16, 2;
	tex.2d.v4.f32.s32	{%f70, %f71, %f72, %f73}, [deconv_2d_param_4, SAMPLER, {%r110, %r102}];
	add.s32 	%r111, %r16, 3;
	tex.2d.v4.f32.s32	{%f74, %f75, %f76, %f77}, [deconv_2d_param_4, SAMPLER, {%r111, %r102}];
	// inline asm
	mul24.lo.s32 	%r106, %r126, %r46;
	// inline asm
	add.s32 	%r112, %r106, %r130;
	setp.ge.s32	%p11, %r130, %r46;
	selp.u32	%r113, 1, 0, %p11;
	shr.u32 	%r114, %r130, 31;
	or.b32  	%r115, %r113, %r114;
	setp.eq.s32	%p12, %r115, 0;
	selp.b32	%r116, %r112, -1, %p12;
	tex.2d.v4.f32.s32	{%f78, %f79, %f80, %f81}, [deconv_2d_param_3, SAMPLER, {%r116, %r19}];
	fma.rn.f32 	%f82, %f78, %f62, %f106;
	fma.rn.f32 	%f83, %f78, %f63, %f107;
	fma.rn.f32 	%f84, %f78, %f64, %f108;
	fma.rn.f32 	%f85, %f78, %f65, %f109;
	fma.rn.f32 	%f86, %f79, %f66, %f82;
	fma.rn.f32 	%f87, %f79, %f67, %f83;
	fma.rn.f32 	%f88, %f79, %f68, %f84;
	fma.rn.f32 	%f89, %f79, %f69, %f85;
	fma.rn.f32 	%f90, %f80, %f70, %f86;
	fma.rn.f32 	%f91, %f80, %f71, %f87;
	fma.rn.f32 	%f92, %f80, %f72, %f88;
	fma.rn.f32 	%f93, %f80, %f73, %f89;
	fma.rn.f32 	%f106, %f81, %f74, %f90;
	fma.rn.f32 	%f107, %f81, %f75, %f91;
	fma.rn.f32 	%f108, %f81, %f76, %f92;
	fma.rn.f32 	%f109, %f81, %f77, %f93;
	add.s32 	%r130, %r130, 1;
	sub.s32 	%r129, %r129, %r50;
	setp.gt.s32	%p13, %r129, -1;
	@%p13 bra 	BB0_5;

BB0_6:
	add.s32 	%r127, %r127, 1;
	sub.s32 	%r128, %r128, %r49;
	setp.gt.s32	%p14, %r128, -1;
	@%p14 bra 	BB0_4;

BB0_7:
	add.s32 	%r126, %r126, 1;
	setp.lt.s32	%p15, %r126, %r41;
	@%p15 bra 	BB0_3;

BB0_8:
	mov.f32 	%f94, 0f00000000;
	max.f32 	%f38, %f106, %f94;
	max.f32 	%f116, %f107, %f94;
	max.f32 	%f117, %f108, %f94;
	max.f32 	%f41, %f109, %f94;
	// inline asm
	mad.lo.s32 	%r117, %r1, %r48, %r2;
	// inline asm
	suq.channel_order.b32 	%r121, [deconv_2d_param_6];
	setp.gt.s32	%p16, %r121, 4277;
	@%p16 bra 	BB0_12;

	setp.eq.s32	%p19, %r121, 4273;
	@%p19 bra 	BB0_17;
	bra.uni 	BB0_10;

BB0_17:
	mov.f32 	%f115, 0f00000000;
	mov.f32 	%f114, %f41;
	mov.f32 	%f116, %f115;
	mov.f32 	%f117, %f115;
	bra.uni 	BB0_18;

BB0_12:
	setp.eq.s32	%p17, %r121, 4278;
	@%p17 bra 	BB0_13;

	setp.ne.s32	%p18, %r121, 4279;
	@%p18 bra 	BB0_15;

	mov.f32 	%f114, %f41;
	mov.f32 	%f115, %f38;
	bra.uni 	BB0_18;

BB0_10:
	setp.eq.s32	%p20, %r121, 4275;
	@%p20 bra 	BB0_11;
	bra.uni 	BB0_15;

BB0_11:
	mov.f32 	%f114, %f38;
	mov.f32 	%f115, %f41;
	mov.f32 	%f116, %f94;
	mov.f32 	%f117, %f94;
	bra.uni 	BB0_18;

BB0_13:
	mov.f32 	%f114, %f117;
	mov.f32 	%f115, %f116;
	mov.f32 	%f116, %f38;
	mov.f32 	%f117, %f41;
	bra.uni 	BB0_18;

BB0_15:
	mov.f32 	%f114, %f38;
	mov.f32 	%f115, %f116;
	mov.f32 	%f116, %f117;
	mov.f32 	%f117, %f41;

BB0_18:
	mov.b32 	 %r122, %f114;
	mov.b32 	 %r123, %f115;
	mov.b32 	 %r124, %f116;
	mov.b32 	 %r125, %f117;
	sust.p.2d.v4.b32.trap 	[deconv_2d_param_6, {%r117, %r3}], {%r122, %r123, %r124, %r125};

BB0_19:
	ret;
}

	// .globl	iohw2oihw
.entry iohw2oihw(
	.param .u64 .ptr .global .align 4 iohw2oihw_param_0,
	.param .u64 .ptr .global .align 4 iohw2oihw_param_1,
	.param .u32 iohw2oihw_param_2,
	.param .u32 iohw2oihw_param_3,
	.param .u32 iohw2oihw_param_4
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<25>;


	ld.param.u64 	%rd7, [iohw2oihw_param_0];
	ld.param.u64 	%rd8, [iohw2oihw_param_1];
	ld.param.u32 	%r16, [iohw2oihw_param_2];
	ld.param.u32 	%r17, [iohw2oihw_param_3];
	ld.param.u32 	%r18, [iohw2oihw_param_4];
	mov.b32	%r19, %envreg3;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %ntid.x;
	mad.lo.s32 	%r1, %r20, %r21, %r19;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r1, %r2;
	mov.u32 	%r22, %ctaid.y;
	mov.u32 	%r23, %ntid.y;
	mov.b32	%r24, %envreg4;
	mad.lo.s32 	%r4, %r22, %r23, %r24;
	mov.u32 	%r5, %tid.y;
	add.s32 	%r6, %r4, %r5;
	setp.lt.s32	%p1, %r3, %r17;
	setp.lt.s32	%p2, %r6, %r18;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB1_11;
	bra.uni 	BB1_1;

BB1_1:
	mad.lo.s32 	%r25, %r3, %r18, %r6;
	mul.lo.s32 	%r7, %r25, %r16;
	mad.lo.s32 	%r26, %r6, %r17, %r3;
	mul.lo.s32 	%r8, %r26, %r16;
	setp.lt.s32	%p4, %r16, 1;
	@%p4 bra 	BB1_11;

	and.b32  	%r30, %r16, 3;
	mov.u32 	%r42, 0;
	setp.eq.s32	%p5, %r30, 0;
	@%p5 bra 	BB1_8;

	setp.eq.s32	%p6, %r30, 1;
	@%p6 bra 	BB1_7;

	setp.eq.s32	%p7, %r30, 2;
	@%p7 bra 	BB1_6;

	mul.wide.s32 	%rd9, %r7, 4;
	add.s64 	%rd10, %rd7, %rd9;
	ld.global.f32 	%f1, [%rd10];
	mul.wide.s32 	%rd11, %r8, 4;
	add.s64 	%rd12, %rd8, %rd11;
	st.global.f32 	[%rd12], %f1;
	mov.u32 	%r42, 1;

BB1_6:
	add.s32 	%r32, %r42, %r7;
	mul.wide.s32 	%rd13, %r32, 4;
	add.s64 	%rd14, %rd7, %rd13;
	ld.global.f32 	%f2, [%rd14];
	add.s32 	%r33, %r42, %r8;
	mul.wide.s32 	%rd15, %r33, 4;
	add.s64 	%rd16, %rd8, %rd15;
	st.global.f32 	[%rd16], %f2;
	add.s32 	%r42, %r42, 1;

BB1_7:
	add.s32 	%r34, %r42, %r7;
	mul.wide.s32 	%rd17, %r34, 4;
	add.s64 	%rd18, %rd7, %rd17;
	ld.global.f32 	%f3, [%rd18];
	add.s32 	%r35, %r42, %r8;
	mul.wide.s32 	%rd19, %r35, 4;
	add.s64 	%rd20, %rd8, %rd19;
	st.global.f32 	[%rd20], %f3;
	add.s32 	%r42, %r42, 1;

BB1_8:
	setp.lt.u32	%p8, %r16, 4;
	@%p8 bra 	BB1_11;

	mad.lo.s32 	%r38, %r17, %r6, %r3;
	mad.lo.s32 	%r39, %r16, %r38, %r42;
	mul.wide.s32 	%rd21, %r39, 4;
	add.s64 	%rd24, %rd8, %rd21;
	mad.lo.s32 	%r40, %r18, %r3, %r6;
	mad.lo.s32 	%r41, %r16, %r40, %r42;
	mul.wide.s32 	%rd22, %r41, 4;
	add.s64 	%rd23, %rd7, %rd22;

BB1_10:
	ld.global.f32 	%f4, [%rd23];
	st.global.f32 	[%rd24], %f4;
	ld.global.f32 	%f5, [%rd23+4];
	st.global.f32 	[%rd24+4], %f5;
	ld.global.f32 	%f6, [%rd23+8];
	st.global.f32 	[%rd24+8], %f6;
	ld.global.f32 	%f7, [%rd23+12];
	st.global.f32 	[%rd24+12], %f7;
	add.s64 	%rd24, %rd24, 16;
	add.s64 	%rd23, %rd23, 16;
	add.s32 	%r42, %r42, 4;
	setp.lt.s32	%p9, %r42, %r16;
	@%p9 bra 	BB1_10;

BB1_11:
	ret;
}


  