# compile vhdl design source files
vhdl xil_defaultlib  "../../../P2.srcs/sim_1/new/P1simulation.vhd"

# Do not sort compile order
nosort
