

================================================================
== Vitis HLS Report for 'keccak_absorb_once_hls_Pipeline_absorb_remaining'
================================================================
* Date:           Tue Aug  5 17:14:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_256_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z010-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- absorb_remaining  |        ?|        ?|        34|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 2, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../fips202.c:292]   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%pos_0_lcssa_sel_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %pos_0_lcssa_sel"   --->   Operation 39 'read' 'pos_0_lcssa_sel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sub_ln262_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %sub_ln262"   --->   Operation 40 'read' 'sub_ln262_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln292 = store i64 0, i64 %i" [../fips202.c:292]   --->   Operation 41 'store' 'store_ln292' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i_2 = load i64 %i" [../fips202.c:294]   --->   Operation 43 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.52ns)   --->   "%icmp_ln292 = icmp_eq  i64 %i_2, i64 %sub_ln262_read" [../fips202.c:292]   --->   Operation 44 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (3.52ns)   --->   "%add_ln292 = add i64 %i_2, i64 1" [../fips202.c:292]   --->   Operation 45 'add' 'add_ln292' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %icmp_ln292, void %for.inc28.split, void %for.end30.loopexit.exitStub" [../fips202.c:292]   --->   Operation 46 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln292 = trunc i64 %i_2" [../fips202.c:292]   --->   Operation 47 'trunc' 'trunc_ln292' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.63ns)   --->   "%add_ln294 = add i11 %trunc_ln292, i11 %pos_0_lcssa_sel_read" [../fips202.c:294]   --->   Operation 48 'add' 'add_ln294' <Predicate = (!icmp_ln292)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i64 %i_2" [../fips202.c:294]   --->   Operation 49 'trunc' 'trunc_ln294' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln294_2 = partselect i29 @_ssdm_op_PartSelect.i29.i64.i32.i32, i64 %i_2, i32 3, i32 31" [../fips202.c:294]   --->   Operation 50 'partselect' 'trunc_ln294_2' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 51 [33/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 51 'urem' 'urem_ln294' <Predicate = (!icmp_ln292)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln292 = store i64 %add_ln292, i64 %i" [../fips202.c:292]   --->   Operation 52 'store' 'store_ln292' <Predicate = (!icmp_ln292)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln292 = br void %for.inc28" [../fips202.c:292]   --->   Operation 53 'br' 'br_ln292' <Predicate = (!icmp_ln292)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln294_4 = zext i29 %trunc_ln294_2" [../fips202.c:294]   --->   Operation 54 'zext' 'zext_ln294_4' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%mul_ln294 = mul i59 %zext_ln294_4, i59 858993460" [../fips202.c:294]   --->   Operation 55 'mul' 'mul_ln294' <Predicate = (!icmp_ln292)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [32/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 56 'urem' 'urem_ln294' <Predicate = (!icmp_ln292)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%mul_ln294 = mul i59 %zext_ln294_4, i59 858993460" [../fips202.c:294]   --->   Operation 57 'mul' 'mul_ln294' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i59.i32.i32, i59 %mul_ln294, i32 32, i32 58" [../fips202.c:294]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln294_2 = zext i27 %tmp" [../fips202.c:294]   --->   Operation 59 'zext' 'zext_ln294_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [31/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 60 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%s_0_addr = getelementptr i64 %s_0, i64 0, i64 %zext_ln294_2" [../fips202.c:294]   --->   Operation 61 'getelementptr' 's_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%s_1_addr = getelementptr i64 %s_1, i64 0, i64 %zext_ln294_2" [../fips202.c:294]   --->   Operation 62 'getelementptr' 's_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%s_2_addr = getelementptr i64 %s_2, i64 0, i64 %zext_ln294_2" [../fips202.c:294]   --->   Operation 63 'getelementptr' 's_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%s_3_addr = getelementptr i64 %s_3, i64 0, i64 %zext_ln294_2" [../fips202.c:294]   --->   Operation 64 'getelementptr' 's_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%s_4_addr = getelementptr i64 %s_4, i64 0, i64 %zext_ln294_2" [../fips202.c:294]   --->   Operation 65 'getelementptr' 's_4_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.24>
ST_5 : Operation 66 [30/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 66 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.24>
ST_6 : Operation 67 [29/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 67 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.24>
ST_7 : Operation 68 [28/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 68 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 69 [27/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 69 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.24>
ST_9 : Operation 70 [26/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 70 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.24>
ST_10 : Operation 71 [25/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 71 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.24>
ST_11 : Operation 72 [24/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 72 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.24>
ST_12 : Operation 73 [23/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 73 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.24>
ST_13 : Operation 74 [22/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 74 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.24>
ST_14 : Operation 75 [21/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 75 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.24>
ST_15 : Operation 76 [20/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 76 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.24>
ST_16 : Operation 77 [19/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 77 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.24>
ST_17 : Operation 78 [18/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 78 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.24>
ST_18 : Operation 79 [17/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 79 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.24>
ST_19 : Operation 80 [16/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 80 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.24>
ST_20 : Operation 81 [15/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 81 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.24>
ST_21 : Operation 82 [14/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 82 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.24>
ST_22 : Operation 83 [13/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 83 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.24>
ST_23 : Operation 84 [12/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 84 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.24>
ST_24 : Operation 85 [11/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 85 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.24>
ST_25 : Operation 86 [10/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 86 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.24>
ST_26 : Operation 87 [9/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 87 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.24>
ST_27 : Operation 88 [8/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 88 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.24>
ST_28 : Operation 89 [7/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 89 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.24>
ST_29 : Operation 90 [6/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 90 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.24>
ST_30 : Operation 91 [5/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 91 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.24>
ST_31 : Operation 92 [4/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 92 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.24>
ST_32 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln294_3 = zext i11 %add_ln294" [../fips202.c:294]   --->   Operation 93 'zext' 'zext_ln294_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 94 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i8 %in_r, i64 0, i64 %zext_ln294_3" [../fips202.c:294]   --->   Operation 94 'getelementptr' 'in_r_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 95 [2/2] (3.25ns)   --->   "%in_r_load = load i11 %in_r_addr" [../fips202.c:294]   --->   Operation 95 'load' 'in_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_32 : Operation 96 [3/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 96 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.24>
ST_33 : Operation 97 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load = load i11 %in_r_addr" [../fips202.c:294]   --->   Operation 97 'load' 'in_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_33 : Operation 98 [2/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 98 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 130 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (icmp_ln292)> <Delay = 1.58>

State 34 <SV = 33> <Delay = 4.24>
ST_34 : Operation 99 [1/33] (4.24ns)   --->   "%urem_ln294 = urem i29 %trunc_ln294_2, i29 5" [../fips202.c:294]   --->   Operation 99 'urem' 'urem_ln294' <Predicate = true> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 100 [2/2] (2.32ns)   --->   "%s_0_load = load i3 %s_0_addr" [../fips202.c:294]   --->   Operation 100 'load' 's_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_34 : Operation 101 [2/2] (2.32ns)   --->   "%s_1_load = load i3 %s_1_addr" [../fips202.c:294]   --->   Operation 101 'load' 's_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_34 : Operation 102 [2/2] (2.32ns)   --->   "%s_2_load = load i3 %s_2_addr" [../fips202.c:294]   --->   Operation 102 'load' 's_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_34 : Operation 103 [2/2] (2.32ns)   --->   "%s_3_load = load i3 %s_3_addr" [../fips202.c:294]   --->   Operation 103 'load' 's_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_34 : Operation 104 [2/2] (2.32ns)   --->   "%s_4_load = load i3 %s_4_addr" [../fips202.c:294]   --->   Operation 104 'load' 's_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 35 <SV = 34> <Delay = 7.57>
ST_35 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../fips202.c:293]   --->   Operation 105 'specpipeline' 'specpipeline_ln293' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../fips202.c:292]   --->   Operation 106 'specloopname' 'specloopname_ln292' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i8 %in_r_load" [../fips202.c:294]   --->   Operation 107 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln294, i3 0" [../fips202.c:294]   --->   Operation 108 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln294_1 = zext i6 %shl_ln2" [../fips202.c:294]   --->   Operation 109 'zext' 'zext_ln294_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 110 [1/1] (3.14ns)   --->   "%shl_ln294 = shl i64 %zext_ln294, i64 %zext_ln294_1" [../fips202.c:294]   --->   Operation 110 'shl' 'shl_ln294' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln294_1 = trunc i3 %urem_ln294" [../fips202.c:294]   --->   Operation 111 'trunc' 'trunc_ln294_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 112 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_0_load = load i3 %s_0_addr" [../fips202.c:294]   --->   Operation 112 'load' 's_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 113 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_1_load = load i3 %s_1_addr" [../fips202.c:294]   --->   Operation 113 'load' 's_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 114 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_2_load = load i3 %s_2_addr" [../fips202.c:294]   --->   Operation 114 'load' 's_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 115 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_3_load = load i3 %s_3_addr" [../fips202.c:294]   --->   Operation 115 'load' 's_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 116 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_4_load = load i3 %s_4_addr" [../fips202.c:294]   --->   Operation 116 'load' 's_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 117 [1/1] (1.94ns)   --->   "%tmp_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.5i64.i64.i3, i3 0, i64 %s_0_load, i3 1, i64 %s_1_load, i3 2, i64 %s_2_load, i3 3, i64 %s_3_load, i3 4, i64 %s_4_load, i64 0, i3 %trunc_ln294_1" [../fips202.c:294]   --->   Operation 117 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 1.94> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 118 [1/1] (0.99ns)   --->   "%xor_ln294 = xor i64 %tmp_2, i64 %shl_ln294" [../fips202.c:294]   --->   Operation 118 'xor' 'xor_ln294' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 119 [1/1] (1.65ns)   --->   "%switch_ln294 = switch i3 %trunc_ln294_1, void %arrayidx265.case.4, i3 0, void %arrayidx265.case.0, i3 1, void %arrayidx265.case.1, i3 2, void %arrayidx265.case.2, i3 3, void %arrayidx265.case.3" [../fips202.c:294]   --->   Operation 119 'switch' 'switch_ln294' <Predicate = true> <Delay = 1.65>
ST_35 : Operation 120 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln294 = store i64 %xor_ln294, i3 %s_3_addr" [../fips202.c:294]   --->   Operation 120 'store' 'store_ln294' <Predicate = (trunc_ln294_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln294 = br void %arrayidx265.exit" [../fips202.c:294]   --->   Operation 121 'br' 'br_ln294' <Predicate = (trunc_ln294_1 == 3)> <Delay = 0.00>
ST_35 : Operation 122 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln294 = store i64 %xor_ln294, i3 %s_2_addr" [../fips202.c:294]   --->   Operation 122 'store' 'store_ln294' <Predicate = (trunc_ln294_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln294 = br void %arrayidx265.exit" [../fips202.c:294]   --->   Operation 123 'br' 'br_ln294' <Predicate = (trunc_ln294_1 == 2)> <Delay = 0.00>
ST_35 : Operation 124 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln294 = store i64 %xor_ln294, i3 %s_1_addr" [../fips202.c:294]   --->   Operation 124 'store' 'store_ln294' <Predicate = (trunc_ln294_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln294 = br void %arrayidx265.exit" [../fips202.c:294]   --->   Operation 125 'br' 'br_ln294' <Predicate = (trunc_ln294_1 == 1)> <Delay = 0.00>
ST_35 : Operation 126 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln294 = store i64 %xor_ln294, i3 %s_0_addr" [../fips202.c:294]   --->   Operation 126 'store' 'store_ln294' <Predicate = (trunc_ln294_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln294 = br void %arrayidx265.exit" [../fips202.c:294]   --->   Operation 127 'br' 'br_ln294' <Predicate = (trunc_ln294_1 == 0)> <Delay = 0.00>
ST_35 : Operation 128 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln294 = store i64 %xor_ln294, i3 %s_4_addr" [../fips202.c:294]   --->   Operation 128 'store' 'store_ln294' <Predicate = (trunc_ln294_1 != 0 & trunc_ln294_1 != 1 & trunc_ln294_1 != 2 & trunc_ln294_1 != 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln294 = br void %arrayidx265.exit" [../fips202.c:294]   --->   Operation 129 'br' 'br_ln294' <Predicate = (trunc_ln294_1 != 0 & trunc_ln294_1 != 1 & trunc_ln294_1 != 2 & trunc_ln294_1 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 64 bit ('i', ../fips202.c:292) [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln292', ../fips202.c:292) of constant 0 on local variable 'i', ../fips202.c:292 [13]  (1.588 ns)

 <State 2>: 5.108ns
The critical path consists of the following:
	'load' operation 64 bit ('i', ../fips202.c:294) on local variable 'i', ../fips202.c:292 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln292', ../fips202.c:292) [17]  (3.520 ns)
	'store' operation 0 bit ('store_ln292', ../fips202.c:292) of variable 'add_ln292', ../fips202.c:292 on local variable 'i', ../fips202.c:292 [69]  (1.588 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	'mul' operation 59 bit ('mul_ln294', ../fips202.c:294) [35]  (6.912 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 59 bit ('mul_ln294', ../fips202.c:294) [35]  (6.912 ns)

 <State 5>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 6>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 7>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 8>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 9>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 10>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 11>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 12>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 13>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 14>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 15>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 16>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 17>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 18>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 19>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 20>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 21>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 22>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 23>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 24>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 25>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 26>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 27>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 28>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 29>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 30>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 31>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 32>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 33>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 34>: 4.248ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln294', ../fips202.c:294) [38]  (4.248 ns)

 <State 35>: 7.580ns
The critical path consists of the following:
	'load' operation 64 bit ('s_0_load', ../fips202.c:294) on array 's_0' [45]  (2.322 ns)
	'sparsemux' operation 64 bit ('tmp_2', ../fips202.c:294) [50]  (1.946 ns)
	'xor' operation 64 bit ('xor_ln294', ../fips202.c:294) [51]  (0.990 ns)
	'store' operation 0 bit ('store_ln294', ../fips202.c:294) of variable 'xor_ln294', ../fips202.c:294 on array 's_3' [54]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
