<stg><name>FFT</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %FFT_input_real), !map !9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %FFT_input_imag), !map !15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %FFT_output_real), !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %FFT_output_imag), !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @FFT_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:5  %FFT_rev_real = alloca [8 x float], align 4

]]></Node>
<StgValue><ssdm name="FFT_rev_real"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:6  %FFT_rev_imag = alloca [8 x float], align 4

]]></Node>
<StgValue><ssdm name="FFT_rev_imag"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln17 = icmp eq i4 %i_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln17, label %bitreverse.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln18 = zext i4 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %rev8_addr = getelementptr [8 x i3]* @rev8, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="rev8_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3">
<![CDATA[
:3  %rev8_load = load i3* %rev8_addr, align 1

]]></Node>
<StgValue><ssdm name="rev8_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
bitreverse.exit:0  call fastcc void @FFT_stages([8 x float]* %FFT_rev_real, [8 x float]* %FFT_rev_imag, [8 x float]* %FFT_output_real, [8 x float]* %FFT_output_imag)

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3">
<![CDATA[
:3  %rev8_load = load i3* %rev8_addr, align 1

]]></Node>
<StgValue><ssdm name="rev8_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="3">
<![CDATA[
:4  %zext_ln18_1 = zext i3 %rev8_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %FFT_input_real_addr = getelementptr [8 x float]* %FFT_input_real, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="FFT_input_real_addr"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="3">
<![CDATA[
:6  %FFT_input_real_load = load float* %FFT_input_real_addr, align 4

]]></Node>
<StgValue><ssdm name="FFT_input_real_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %FFT_input_imag_addr = getelementptr [8 x float]* %FFT_input_imag, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="FFT_input_imag_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="3">
<![CDATA[
:8  %FFT_input_imag_load = load float* %FFT_input_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="FFT_input_imag_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="3">
<![CDATA[
:6  %FFT_input_real_load = load float* %FFT_input_real_addr, align 4

]]></Node>
<StgValue><ssdm name="FFT_input_real_load"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="3">
<![CDATA[
:8  %FFT_input_imag_load = load float* %FFT_input_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="FFT_input_imag_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %FFT_rev_real_addr = getelementptr [8 x float]* %FFT_rev_real, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="FFT_rev_real_addr"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %FFT_rev_imag_addr = getelementptr [8 x float]* %FFT_rev_imag, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="FFT_rev_imag_addr"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:11  store float %FFT_input_real_load, float* %FFT_rev_real_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:12  store float %FFT_input_imag_load, float* %FFT_rev_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
bitreverse.exit:0  call fastcc void @FFT_stages([8 x float]* %FFT_rev_real, [8 x float]* %FFT_rev_imag, [8 x float]* %FFT_output_real, [8 x float]* %FFT_output_imag)

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
bitreverse.exit:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="FFT_input_real" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_input_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="FFT_input_imag" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_input_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="FFT_output_real" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_output_real"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="FFT_output_imag" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_output_imag"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="rev8" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="rev8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="53" from="FFT_input_real" to="specbitsmap_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="55" from="FFT_input_imag" to="specbitsmap_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="57" from="FFT_output_real" to="specbitsmap_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="59" from="FFT_output_imag" to="specbitsmap_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="63" from="FFT_str" to="spectopmodule_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_64" to="FFT_rev_real" fromId="64" toId="11">
</dataflow>
<dataflow id="66" from="StgValue_64" to="FFT_rev_imag" fromId="64" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_67" to="i_0_i" fromId="67" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="69" from="br_ln17" to="i_0_i" fromId="13" toId="14">
</dataflow>
<dataflow id="70" from="i" to="i_0_i" fromId="17" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="71" from="br_ln17" to="i_0_i" fromId="36" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="72" from="i_0_i" to="icmp_ln17" fromId="14" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln17" fromId="73" toId="15">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="75" toId="16">
</dataflow>
<dataflow id="78" from="StgValue_77" to="empty" fromId="77" toId="16">
</dataflow>
<dataflow id="79" from="StgValue_77" to="empty" fromId="77" toId="16">
</dataflow>
<dataflow id="80" from="StgValue_77" to="empty" fromId="77" toId="16">
</dataflow>
<dataflow id="81" from="i_0_i" to="i" fromId="14" toId="17">
</dataflow>
<dataflow id="83" from="StgValue_82" to="i" fromId="82" toId="17">
</dataflow>
<dataflow id="84" from="icmp_ln17" to="br_ln17" fromId="15" toId="18">
</dataflow>
<dataflow id="85" from="i_0_i" to="zext_ln18" fromId="14" toId="19">
</dataflow>
<dataflow id="86" from="rev8" to="rev8_addr" fromId="50" toId="20">
</dataflow>
<dataflow id="88" from="StgValue_87" to="rev8_addr" fromId="87" toId="20">
</dataflow>
<dataflow id="89" from="zext_ln18" to="rev8_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="90" from="rev8_addr" to="rev8_load" fromId="20" toId="21">
</dataflow>
<dataflow id="92" from="FFT_stages" to="call_ln51" fromId="91" toId="22">
</dataflow>
<dataflow id="93" from="FFT_rev_real" to="call_ln51" fromId="11" toId="22">
</dataflow>
<dataflow id="94" from="FFT_rev_imag" to="call_ln51" fromId="12" toId="22">
</dataflow>
<dataflow id="95" from="FFT_output_real" to="call_ln51" fromId="48" toId="22">
</dataflow>
<dataflow id="96" from="FFT_output_imag" to="call_ln51" fromId="49" toId="22">
</dataflow>
<dataflow id="97" from="rev8_addr" to="rev8_load" fromId="20" toId="23">
</dataflow>
<dataflow id="98" from="rev8_load" to="zext_ln18_1" fromId="23" toId="24">
</dataflow>
<dataflow id="99" from="FFT_input_real" to="FFT_input_real_addr" fromId="46" toId="25">
</dataflow>
<dataflow id="100" from="StgValue_87" to="FFT_input_real_addr" fromId="87" toId="25">
</dataflow>
<dataflow id="101" from="zext_ln18_1" to="FFT_input_real_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="102" from="FFT_input_real_addr" to="FFT_input_real_load" fromId="25" toId="26">
</dataflow>
<dataflow id="103" from="FFT_input_imag" to="FFT_input_imag_addr" fromId="47" toId="27">
</dataflow>
<dataflow id="104" from="StgValue_87" to="FFT_input_imag_addr" fromId="87" toId="27">
</dataflow>
<dataflow id="105" from="zext_ln18_1" to="FFT_input_imag_addr" fromId="24" toId="27">
</dataflow>
<dataflow id="106" from="FFT_input_imag_addr" to="FFT_input_imag_load" fromId="27" toId="28">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="107" toId="29">
</dataflow>
<dataflow id="110" from="p_str" to="specloopname_ln17" fromId="109" toId="29">
</dataflow>
<dataflow id="111" from="FFT_input_real_addr" to="FFT_input_real_load" fromId="25" toId="30">
</dataflow>
<dataflow id="112" from="FFT_input_imag_addr" to="FFT_input_imag_load" fromId="27" toId="31">
</dataflow>
<dataflow id="113" from="FFT_rev_real" to="FFT_rev_real_addr" fromId="11" toId="32">
</dataflow>
<dataflow id="114" from="StgValue_87" to="FFT_rev_real_addr" fromId="87" toId="32">
</dataflow>
<dataflow id="115" from="zext_ln18" to="FFT_rev_real_addr" fromId="19" toId="32">
</dataflow>
<dataflow id="116" from="FFT_rev_imag" to="FFT_rev_imag_addr" fromId="12" toId="33">
</dataflow>
<dataflow id="117" from="StgValue_87" to="FFT_rev_imag_addr" fromId="87" toId="33">
</dataflow>
<dataflow id="118" from="zext_ln18" to="FFT_rev_imag_addr" fromId="19" toId="33">
</dataflow>
<dataflow id="119" from="FFT_input_real_load" to="store_ln18" fromId="30" toId="34">
</dataflow>
<dataflow id="120" from="FFT_rev_real_addr" to="store_ln18" fromId="32" toId="34">
</dataflow>
<dataflow id="121" from="FFT_input_imag_load" to="store_ln18" fromId="31" toId="35">
</dataflow>
<dataflow id="122" from="FFT_rev_imag_addr" to="store_ln18" fromId="33" toId="35">
</dataflow>
<dataflow id="123" from="FFT_stages" to="call_ln51" fromId="91" toId="37">
</dataflow>
<dataflow id="124" from="FFT_rev_real" to="call_ln51" fromId="11" toId="37">
</dataflow>
<dataflow id="125" from="FFT_rev_imag" to="call_ln51" fromId="12" toId="37">
</dataflow>
<dataflow id="126" from="FFT_output_real" to="call_ln51" fromId="48" toId="37">
</dataflow>
<dataflow id="127" from="FFT_output_imag" to="call_ln51" fromId="49" toId="37">
</dataflow>
<dataflow id="128" from="icmp_ln17" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
