
*** Running vivado
    with args -log arp_loop_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arp_loop_top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source arp_loop_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/utils_1/imports/synth_1/mdio_driver.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/utils_1/imports/synth_1/mdio_driver.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top arp_loop_top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11196
WARNING: [Synth 8-9887] parameter declaration becomes local in 'arp_rx' with formal parameter declaration list [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_rx.v:31]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'arp_rx' with formal parameter declaration list [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_rx.v:33]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'arp_tx' with formal parameter declaration list [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_tx.v:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1678.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'arp_loop_top' [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_loop_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.runs/synth_1/.Xil/Vivado-7088-Zou/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.runs/synth_1/.Xil/Vivado-7088-Zou/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'gmii2rgmii' [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/gmii2rgmii.v:1]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgmii_rx' [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/rgmii_rx.v:11]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57312]
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57312]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57177]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57177]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1343]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1343]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/rgmii_rx.v:53]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57299]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57299]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_rx' (0#1) [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/rgmii_rx.v:11]
INFO: [Synth 8-6157] synthesizing module 'rgmii_tx' [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/rgmii_tx.v:12]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:74748]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/scripts/rt/data/unisim_comp.v:74748]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_tx' (0#1) [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/rgmii_tx.v:12]
INFO: [Synth 8-6155] done synthesizing module 'gmii2rgmii' (0#1) [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/gmii2rgmii.v:1]
INFO: [Synth 8-6157] synthesizing module 'arp_ctrl' [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_ctrl.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arp_ctrl' (0#1) [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp' [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp.v:11]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_rx.v:11]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (0#1) [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_rx.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_tx.v:11]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_tx.v:255]
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (0#1) [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_tx.v:11]
INFO: [Synth 8-6157] synthesizing module 'crc32_d8' [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/crc32_d8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'crc32_d8' (0#1) [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/crc32_d8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arp_loop_top' (0#1) [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_loop_top.v:1]
WARNING: [Synth 8-3848] Net clk in module/entity arp does not have driver. [D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp.v:94]
WARNING: [Synth 8-7129] Port crc_data[31] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module arp_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1678.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1678.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1678.031 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1678.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_driven_clk'
Finished Parsing XDC File [d:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_driven_clk'
Parsing XDC File [D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/constrs_1/new/pin.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/constrs_1/new/pin.xdc:1]
Finished Parsing XDC File [D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/arp_loop_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/arp_loop_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1728.207 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for u_driven_clk. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                     PRE |                            00010 |                            00010
                    HEAD |                            00100 |                            00100
                    DATA |                            01000 |                            01000
                    WAIT |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                     PRE |                            00010 |                            00010
                    HEAD |                            00100 |                            00100
                    DATA |                            01000 |                            01000
                     CRC |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 46    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   5 Input    6 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port crc_data[31] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module arp_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz    |     1|
|2     |BUFG       |     1|
|3     |BUFIO      |     1|
|4     |IDDR       |     5|
|5     |IDELAYCTRL |     1|
|6     |IDELAYE2   |     5|
|7     |LUT1       |     1|
|8     |LUT2       |   157|
|9     |LUT3       |    30|
|10    |LUT4       |    54|
|11    |LUT5       |    49|
|12    |LUT6       |   178|
|13    |MUXF7      |     4|
|14    |ODDR       |     5|
|15    |FDCE       |   325|
|16    |FDPE       |    61|
|17    |IBUF       |     8|
|18    |OBUF       |     7|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1728.207 ; gain = 50.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1728.207 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1728.207 ; gain = 50.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1728.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bb50baa6
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1728.207 ; gain = 50.176
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.runs/synth_1/arp_loop_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arp_loop_top_utilization_synth.rpt -pb arp_loop_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  7 15:31:52 2022...
