$date
	Wed Nov  4 16:34:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module BancoPruebas $end
$var wire 1 # valid_out_dest1_estr $end
$var wire 1 $ valid_out_dest1 $end
$var wire 1 % valid_out_dest0_estr $end
$var wire 1 & valid_out_dest0 $end
$var wire 1 ' valid_VC1 $end
$var wire 1 ( valid_VC $end
$var wire 1 ) reset $end
$var wire 5 * data_out_dest_estr [4:0] $end
$var wire 5 + data_out_dest [4:0] $end
$var wire 5 , data_in1 [4:0] $end
$var wire 5 - data_in0 [4:0] $end
$var wire 1 . clk $end
$scope module mux_dest $end
$var wire 1 ' valid_VC1 $end
$var wire 1 ( valid_VC0 $end
$var wire 1 ) reset $end
$var wire 5 / data_in1 [4:0] $end
$var wire 5 0 data_in0 [4:0] $end
$var wire 1 . clk $end
$var reg 6 1 ValueHold_Out [5:0] $end
$var reg 5 2 data_out_dest [4:0] $end
$var reg 1 3 interValidValue0 $end
$var reg 1 4 interValidValue1 $end
$var reg 1 & valid_out_dest0 $end
$var reg 1 $ valid_out_dest1 $end
$upscope $end
$scope module mux_dest_synth $end
$var wire 1 5 interValidValue0 $end
$var wire 1 # valid_out_dest1 $end
$var wire 1 % valid_out_dest0 $end
$var wire 1 ' valid_VC1 $end
$var wire 1 ( valid_VC0 $end
$var wire 1 ) reset $end
$var wire 5 6 data_out_dest [4:0] $end
$var wire 5 7 data_in1 [4:0] $end
$var wire 5 8 data_in0 [4:0] $end
$var wire 1 . clk $end
$var wire 1 9 _22_ $end
$var wire 1 : _21_ $end
$var wire 1 ; _20_ $end
$var wire 1 < _19_ $end
$var wire 1 = _18_ $end
$var wire 1 > _17_ $end
$var wire 1 ? _16_ $end
$var wire 1 @ _15_ $end
$var wire 1 A _14_ $end
$var wire 1 B _13_ $end
$var wire 1 C _12_ $end
$var wire 1 D _11_ $end
$var wire 1 E _10_ $end
$var wire 1 F _09_ $end
$var wire 1 G _08_ $end
$var wire 1 H _07_ $end
$var wire 1 I _06_ $end
$var wire 1 J _05_ $end
$var wire 1 K _04_ $end
$var wire 1 L _03_ $end
$var wire 1 M _02_ $end
$var wire 1 N _01_ $end
$var wire 5 O _00_ [4:0] $end
$var wire 6 P ValueHold_Out [5:0] $end
$scope module _23_ $end
$var wire 1 L Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _24_ $end
$var wire 1 K Y $end
$var wire 1 ) A $end
$upscope $end
$scope module _25_ $end
$var wire 1 J Y $end
$var wire 1 ' A $end
$upscope $end
$scope module _26_ $end
$var wire 1 L A $end
$var wire 1 K B $end
$var wire 1 I Y $end
$upscope $end
$scope module _27_ $end
$var wire 1 H Y $end
$var wire 1 ) B $end
$var wire 1 ( A $end
$upscope $end
$scope module _28_ $end
$var wire 1 Q A $end
$var wire 1 I B $end
$var wire 1 G Y $end
$upscope $end
$scope module _29_ $end
$var wire 1 L A $end
$var wire 1 F Y $end
$var wire 1 ) B $end
$upscope $end
$scope module _30_ $end
$var wire 1 J A $end
$var wire 1 F B $end
$var wire 1 E Y $end
$upscope $end
$scope module _31_ $end
$var wire 1 E A $end
$var wire 1 D Y $end
$upscope $end
$scope module _32_ $end
$var wire 1 R A $end
$var wire 1 E B $end
$var wire 1 C Y $end
$upscope $end
$scope module _33_ $end
$var wire 1 G A $end
$var wire 1 C B $end
$var wire 1 S Y $end
$upscope $end
$scope module _34_ $end
$var wire 1 T A $end
$var wire 1 I B $end
$var wire 1 B Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 U A $end
$var wire 1 E B $end
$var wire 1 A Y $end
$upscope $end
$scope module _36_ $end
$var wire 1 B A $end
$var wire 1 A B $end
$var wire 1 V Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 W A $end
$var wire 1 I B $end
$var wire 1 @ Y $end
$upscope $end
$scope module _38_ $end
$var wire 1 X A $end
$var wire 1 E B $end
$var wire 1 ? Y $end
$upscope $end
$scope module _39_ $end
$var wire 1 @ A $end
$var wire 1 ? B $end
$var wire 1 Y Y $end
$upscope $end
$scope module _40_ $end
$var wire 1 Z A $end
$var wire 1 I B $end
$var wire 1 > Y $end
$upscope $end
$scope module _41_ $end
$var wire 1 [ A $end
$var wire 1 E B $end
$var wire 1 = Y $end
$upscope $end
$scope module _42_ $end
$var wire 1 > A $end
$var wire 1 = B $end
$var wire 1 \ Y $end
$upscope $end
$scope module _43_ $end
$var wire 1 ] A $end
$var wire 1 I B $end
$var wire 1 < Y $end
$upscope $end
$scope module _44_ $end
$var wire 1 ^ A $end
$var wire 1 E B $end
$var wire 1 ; Y $end
$upscope $end
$scope module _45_ $end
$var wire 1 < A $end
$var wire 1 ; B $end
$var wire 1 _ Y $end
$upscope $end
$scope module _46_ $end
$var wire 1 K A $end
$var wire 1 : Y $end
$var wire 1 # B $end
$upscope $end
$scope module _47_ $end
$var wire 1 D A $end
$var wire 1 : B $end
$var wire 1 M Y $end
$upscope $end
$scope module _48_ $end
$var wire 1 K A $end
$var wire 1 9 Y $end
$var wire 1 % B $end
$upscope $end
$scope module _49_ $end
$var wire 1 H A $end
$var wire 1 9 B $end
$var wire 1 N Y $end
$upscope $end
$scope module _50_ $end
$var wire 1 N D $end
$var wire 1 . C $end
$var reg 1 % Q $end
$upscope $end
$scope module _51_ $end
$var wire 1 M D $end
$var wire 1 . C $end
$var reg 1 # Q $end
$upscope $end
$scope module _52_ $end
$var wire 1 ` D $end
$var wire 1 . C $end
$var reg 1 a Q $end
$upscope $end
$scope module _53_ $end
$var wire 1 b D $end
$var wire 1 . C $end
$var reg 1 c Q $end
$upscope $end
$scope module _54_ $end
$var wire 1 d D $end
$var wire 1 . C $end
$var reg 1 e Q $end
$upscope $end
$scope module _55_ $end
$var wire 1 f D $end
$var wire 1 . C $end
$var reg 1 g Q $end
$upscope $end
$scope module _56_ $end
$var wire 1 h D $end
$var wire 1 . C $end
$var reg 1 i Q $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 5 j data_out_dest [4:0] $end
$var wire 5 k data_out_dest_estr [4:0] $end
$var wire 1 & valid_out_dest0 $end
$var wire 1 % valid_out_dest0_estr $end
$var wire 1 $ valid_out_dest1 $end
$var wire 1 # valid_out_dest1_estr $end
$var reg 1 . clk $end
$var reg 5 l data_in0 [4:0] $end
$var reg 5 m data_in1 [4:0] $end
$var reg 1 ) reset $end
$var reg 1 ( valid_VC0 $end
$var reg 1 ' valid_VC1 $end
$upscope $end
$upscope $end
$scope module DFFSR $end
$var wire 1 n C $end
$var wire 1 o D $end
$var wire 1 p R $end
$var wire 1 q S $end
$var reg 1 r Q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xr
zq
zp
zo
zn
b0 m
b0 l
bx k
bx j
xi
0h
xg
0f
xe
0d
xc
0b
xa
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
b0zzzzz P
b0 O
xN
xM
1L
1K
1J
0I
1H
1G
1F
0E
1D
1C
1B
1A
1@
1?
1>
1=
1<
1;
x:
x9
b0 8
b0 7
bx 6
05
04
03
bx 2
b0 1
b0 0
b0 /
0.
b0 -
b0 ,
bx +
bx *
0)
0(
0'
x&
x%
x$
x#
z"
z!
$end
#40
0M
0N
1:
19
0F
0K
b0 +
b0 2
b0 j
0a
0c
0e
0g
b0 *
b0 6
b0 k
0i
1)
1.
#80
0.
#120
1X
1U
1R
1W
1Q
b111 ,
b111 /
b111 7
b111 m
b101 -
b101 0
b101 8
b101 l
0#
0%
0$
0&
1.
#160
0.
#200
1d
b100 O
1Y
0@
1N
1I
1F
0H
1[
0X
0U
0R
0Q
0L
13
b100 1
b1000 ,
b1000 /
b1000 7
b1000 m
b100 -
b100 0
b100 8
b100 l
15
1(
1.
#240
0.
#280
1`
1S
0d
1M
0Y
0C
0A
1b
0D
b11 O
1V
1@
1E
0N
1B
0I
0F
1H
0[
1U
1R
1T
0J
1L
03
14
b11 1
b11 ,
b11 /
b11 7
b11 m
b110 -
b110 0
b110 8
b110 l
1'
05
0(
b100 *
b100 6
b100 k
1e
1%
b100 +
b100 2
b100 j
1&
1.
#320
0.
#360
0`
0S
0f
0b
0M
0\
b0 O
0V
1C
1D
1=
1A
0E
1[
0U
1Z
0W
0T
1J
04
b0 1
b11 +
b11 2
b11 j
1$
0&
0%
1#
1a
1c
b11 *
b11 6
b11 k
0e
b1001 ,
b1001 /
b1001 7
b1001 m
b1000 -
b1000 0
b1000 8
b1000 l
0'
1.
#400
0.
#440
1`
1d
1S
b101 O
1Y
0G
0@
1N
1I
1F
0H
0[
1X
1U
0Z
1W
1Q
0L
13
b101 1
b111 ,
b111 /
b111 7
b111 m
b101 -
b101 0
b101 8
b101 l
15
1(
0c
b0 *
b0 6
b0 k
0a
0#
b0 +
b0 2
b0 j
0$
1.
#480
0.
#520
b101 +
b101 2
b101 j
1&
1%
1a
b101 *
b101 6
b101 k
1e
1.
