design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/drewarosa/RISC-V-Single-Cycle-CPU-Core/openlane/risc_v,RISC_V,22_08_30_17_25,flow completed,0h43m42s0ms,0h31m30s0ms,-10.0,1.2497499346250003,-1,10.24,4896.16,-1,0,0,0,0,0,0,0,78,0,-1,-1,1029052,145288,0.0,-0.42,0.0,0.0,-1,0.0,-0.81,0.0,0.0,-1,422761561.0,0.0,21.1,20.04,13.51,12.55,-1,7867,11399,133,3665,0,0,0,9918,32,0,38,127,457,183,3,5136,2127,2176,34,808,17255,0,18063,1210130.6112,0.00702,0.00362,8.64e-05,0.00881,0.00462,1.78e-07,0.0101,0.00546,2.38e-07,28.12,21.0,47.61904761904762,20,AREA 0,25,10,1,153.6,153.18,0.52,0.25,sky130_fd_sc_hd,4,4
