$date
	Mon Sep  5 10:19:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module l3 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & g1 $end
$var wire 1 ' g2 $end
$var wire 1 ( g3 $end
$var wire 1 ) h $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
0'
1&
0%
0$
0#
0"
1!
$end
#20
1'
0&
1%
#40
1&
0'
0(
0%
1$
#60
0!
1)
0&
1%
#80
0!
1)
0'
0%
0$
1#
#100
1!
0)
1'
1%
#120
0!
1)
0'
0%
1$
#140
1%
#160
1!
0)
0'
1&
1(
0%
0$
0#
#180
1'
0&
1%
#200
1&
0'
0(
0%
1$
#220
0!
1)
0&
1%
#240
0%
0$
1#
1"
#260
1%
#280
0%
1$
#300
1%
#320
1!
0)
1&
1(
0%
0$
0#
#340
0&
1%
#360
1&
0(
0%
1$
#380
0!
1)
0&
1%
#400
