using System;

#if NET7_0_OR_GREATER
using System.Runtime.Intrinsics;
using System.Runtime.Intrinsics.Arm;
using System.Runtime.Intrinsics.X86;
#endif

namespace Sparrow
{
    internal static class AdvInstructionSet
    {
        // PERF: Because all those values are static readonly booleans that are defined during the process of loading the type,
        // the JIT will detect them as such and will use the values instead. 
        // https://alexandrnikitin.github.io/blog/jit-optimization-static-readonly-to-const/

        public static readonly bool IsAcceleratedVector128;
        public static readonly bool IsAcceleratedVector256;
        public static readonly bool IsAcceleratedVector512;

        static AdvInstructionSet()
        {
#if NET7_0_OR_GREATER
            IsAcceleratedVector128 = Vector128.IsHardwareAccelerated;
            IsAcceleratedVector256 = Vector256.IsHardwareAccelerated;
#else
            IsAcceleratedVector128 = false;
            IsAcceleratedVector256 = false;
#endif

#if NET8_0_OR_GREATER
            IsAcceleratedVector512 = Vector512.IsHardwareAccelerated;
#else
            IsAcceleratedVector512 = false;
#endif
            if (bool.TryParse(Environment.GetEnvironmentVariable("RAVENDB_SIMD_DISABLE"), out var isDisabled) == false)
                isDisabled = false;

            if (isDisabled)
            {
                // We are disabling the whole SIMD support (at all levels) and activating fallback mechanisms.
                // Some algorithms will not have fallback mechanism and therefore use the vector versions anyways.
                // But this allows us to distinguish the case where when we know that not having the support
                // implies we are better off using a different algorithm altogether.
                IsAcceleratedVector128 = false;
                IsAcceleratedVector256 = false;
                IsAcceleratedVector512 = false;
            }

            switch (Environment.GetEnvironmentVariable("RAVENDB_SIMD_DISABLEVECTORSBIGGERTHAN")?.ToLowerInvariant())
            {
                case "256":
                    IsAcceleratedVector512 = false;
                    goto case "128";
                case "128":
                    IsAcceleratedVector256 = false;
                    break;
                case "0":
                case "all":
                    IsAcceleratedVector128 = false;
                    break;
            }
        }

        public static class X86
        {
            public static readonly bool IsSupportedSse;
            public static readonly bool IsSupportedAvx256;
            public static readonly bool IsSupportedAvx512;

            static X86()
            {

#if NET7_0_OR_GREATER
                IsSupportedSse = Sse42.IsSupported & Popcnt.X64.IsSupported; // We will only enable SSE if it support up to SSE 4.2
                IsSupportedAvx256 = IsSupportedSse & Avx2.IsSupported; // We will only enable AVX if it support up to AVX2
#else
                IsSupportedSse = false;
                IsSupportedAvx256 = false;
#endif

#if NET8_0_OR_GREATER
                // We require the full set of instructions set to be enabled in order to support AVX-512
                IsSupportedAvx512 = IsSupportedAvx256 & Avx512CD.IsSupported & Avx512BW.IsSupported & Avx512DQ.IsSupported & Avx512Vbmi.IsSupported & Avx512F.IsSupported;
#else
                IsSupportedAvx512 = false;
#endif

                if (bool.TryParse(Environment.GetEnvironmentVariable("RAVENDB_SIMD_DISABLE"), out var isDisabled) == false)
                    isDisabled = false;

                if (isDisabled)
                {
                    // We are disabling the whole SIMD support (at all levels) and activating fallback mechanisms.
                    // Some algorithms will not have fallback mechanism and therefore use the vector versions without acceleration.
                    // When special operations are needed we can switch on and off accordingly.
                    IsSupportedSse = false;
                    IsSupportedAvx256 = false;
                    IsSupportedAvx512 = false;
                }

                // We assume for simplicity in the testing matrix and to simplify our life that whenever AVX512 also is AVX2, etc.
                // This allow us an easier upgrade path for our algorithms without having to rely on a highly complex architecture selector.
                
                switch (Environment.GetEnvironmentVariable("RAVENDB_SIMD_DISABLEINTEL")?.ToLowerInvariant())
                {
                    case "sse":
                        IsSupportedSse = false;
                        goto case "avx256";
                    case "avx256":
                        IsSupportedAvx256 = false;
                        goto case "avx512";
                    case "avx512":
                        IsSupportedAvx512 = false;
                        break;
                }
            }
        }

        public static class Arm
        {
            public static readonly bool IsSupported;
            public static readonly bool IsSupportedArm64;

            static Arm()
            {
#if NET7_0_OR_GREATER
                IsSupported = AdvSimd.IsSupported;
                IsSupportedArm64 = IsSupported & AdvSimd.Arm64.IsSupported;
#else
                IsSupported = false;
                IsSupportedArm64 = false;
#endif

                if (bool.TryParse(Environment.GetEnvironmentVariable("RAVENDB_SIMD_DISABLE"), out var isDisabled) == false)
                    isDisabled = false;

                if (isDisabled)
                {
                    // We are disabling the whole SIMD support (at all levels) and activating fallback mechanisms.
                    // Some algorithms will not have fallback mechanism and therefore use the vector versions without acceleration.
                    // When special operations are needed we can switch on and off accordingly.
                    IsSupported = false;
                    IsSupportedArm64 = false;
                }

                // We assume for simplicity in the testing matrix and to simplify our life that whenever NEON is used, etc.
                // This allow us an easier upgrade path for our algorithms without having to rely on a highly complex architecture selector.
                switch (Environment.GetEnvironmentVariable("RAVENDB_SIMD_DISABLEARM")?.ToLowerInvariant())
                {
                    case "base":
                        IsSupported = false;
                        goto case "arm64";
                    case "arm64":
                        IsSupportedArm64 = false;
                        break;
                }
            }
        }
    }
}
