Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:10:12 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 227 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 107 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.359        0.000                      0                 1947        0.145        0.000                      0                 1947        3.000        0.000                       0                   787  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.359        0.000                      0                 1947        0.145        0.000                      0                 1947        3.000        0.000                       0                   787  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 1.366ns (22.048%)  route 4.829ns (77.952%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.973     0.973    fsm8/clk
    SLICE_X34Y41         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[0]/Q
                         net (fo=16, routed)          0.908     2.399    fsm8/fsm8_out[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124     2.523 f  fsm8/out[0]_i_2__1/O
                         net (fo=11, routed)          0.513     3.037    fsm5/out_reg[0]_6
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.161 f  fsm5/A_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.835     3.996    fsm0/A_addr1_0_sn_1
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.150     4.146 f  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=13, routed)          0.517     4.662    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326     4.988 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=133, routed)         1.091     6.080    mult1/out_tmp_reg_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.204 r  mult1/out_tmp_reg_i_32/O
                         net (fo=2, routed)           0.965     7.168    mult0/A[1]
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=790, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     7.527    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.366ns (22.263%)  route 4.770ns (77.737%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.973     0.973    fsm8/clk
    SLICE_X34Y41         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[0]/Q
                         net (fo=16, routed)          0.908     2.399    fsm8/fsm8_out[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124     2.523 f  fsm8/out[0]_i_2__1/O
                         net (fo=11, routed)          0.513     3.037    fsm5/out_reg[0]_6
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.161 f  fsm5/A_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.835     3.996    fsm0/A_addr1_0_sn_1
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.150     4.146 f  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=13, routed)          0.517     4.662    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326     4.988 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=133, routed)         1.079     6.068    mult1/out_tmp_reg_0
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.192 r  mult1/out_tmp_reg_i_30/O
                         net (fo=2, routed)           0.917     7.109    mult0/A[3]
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=790, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     7.527    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 1.366ns (22.672%)  route 4.659ns (77.328%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.973     0.973    fsm8/clk
    SLICE_X34Y41         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[0]/Q
                         net (fo=16, routed)          0.908     2.399    fsm8/fsm8_out[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124     2.523 f  fsm8/out[0]_i_2__1/O
                         net (fo=11, routed)          0.513     3.037    fsm5/out_reg[0]_6
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.161 f  fsm5/A_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.835     3.996    fsm0/A_addr1_0_sn_1
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.150     4.146 f  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=13, routed)          0.517     4.662    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326     4.988 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=133, routed)         1.062     6.051    mult1/out_tmp_reg_0
    SLICE_X37Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.175 r  mult1/out_tmp_reg_i_31/O
                         net (fo=2, routed)           0.823     6.998    mult0/A[2]
    DSP48_X2Y12          DSP48E1                                      r  mult0/out_tmp0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=790, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y12          DSP48E1                                      r  mult0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450     7.439    mult0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 fsm3/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_tmp0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.204ns (20.072%)  route 4.794ns (79.928%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.973     0.973    fsm3/clk
    SLICE_X21Y42         FDRE                                         r  fsm3/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[16]/Q
                         net (fo=6, routed)           0.865     2.294    fsm3/fsm3_out[16]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.152     2.446 f  fsm3/D_addr0[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.735     3.181    fsm3/D_addr0[3]_INST_0_i_20_n_0
    SLICE_X20Y44         LUT6 (Prop_lut6_I1_O)        0.348     3.529 f  fsm3/D_addr0[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.983     4.511    fsm3/D_addr0[3]_INST_0_i_9_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.635 f  fsm3/out_tmp_reg_i_36__0/O
                         net (fo=66, routed)          1.314     5.949    fsm3/out_reg[3]_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.073 r  fsm3/out_tmp_reg_i_27__1/O
                         net (fo=2, routed)           0.898     6.971    mult3/out_tmp0_0[6]
    DSP48_X0Y15          DSP48E1                                      r  mult3/out_tmp0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=790, unset)          0.924     7.924    mult3/clk
    DSP48_X0Y15          DSP48E1                                      r  mult3/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450     7.439    mult3/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.366ns (22.839%)  route 4.615ns (77.161%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.973     0.973    fsm8/clk
    SLICE_X34Y41         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[0]/Q
                         net (fo=16, routed)          0.908     2.399    fsm8/fsm8_out[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124     2.523 f  fsm8/out[0]_i_2__1/O
                         net (fo=11, routed)          0.513     3.037    fsm5/out_reg[0]_6
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.161 f  fsm5/A_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.835     3.996    fsm0/A_addr1_0_sn_1
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.150     4.146 f  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=13, routed)          0.517     4.662    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326     4.988 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=133, routed)         1.091     6.080    mult1/out_tmp_reg_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.204 r  mult1/out_tmp_reg_i_32/O
                         net (fo=2, routed)           0.750     6.954    mult0/A[1]
    DSP48_X2Y12          DSP48E1                                      r  mult0/out_tmp0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=790, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y12          DSP48E1                                      r  mult0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450     7.439    mult0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.366ns (22.574%)  route 4.685ns (77.426%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.973     0.973    fsm8/clk
    SLICE_X34Y41         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[0]/Q
                         net (fo=16, routed)          0.908     2.399    fsm8/fsm8_out[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124     2.523 f  fsm8/out[0]_i_2__1/O
                         net (fo=11, routed)          0.513     3.037    fsm5/out_reg[0]_6
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.161 f  fsm5/A_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.835     3.996    fsm0/A_addr1_0_sn_1
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.150     4.146 f  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=13, routed)          0.517     4.662    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326     4.988 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=133, routed)         1.074     6.063    mult1/out_tmp_reg_0
    SLICE_X37Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.187 r  mult1/out_tmp_reg_i_17/O
                         net (fo=2, routed)           0.837     7.024    mult0/A[16]
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=790, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     7.527    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.366ns (22.914%)  route 4.595ns (77.086%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.973     0.973    fsm8/clk
    SLICE_X34Y41         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[0]/Q
                         net (fo=16, routed)          0.908     2.399    fsm8/fsm8_out[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124     2.523 f  fsm8/out[0]_i_2__1/O
                         net (fo=11, routed)          0.513     3.037    fsm5/out_reg[0]_6
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.161 f  fsm5/A_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.835     3.996    fsm0/A_addr1_0_sn_1
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.150     4.146 f  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=13, routed)          0.517     4.662    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326     4.988 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=133, routed)         1.057     6.046    mult1/out_tmp_reg_0
    SLICE_X37Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.170 r  mult1/out_tmp_reg__0_i_8/O
                         net (fo=1, routed)           0.765     6.934    mult0/out_tmp_reg__0_0[7]
    DSP48_X2Y13          DSP48E1                                      r  mult0/out_tmp_reg__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=790, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y13          DSP48E1                                      r  mult0/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450     7.439    mult0/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.366ns (22.924%)  route 4.593ns (77.076%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.973     0.973    fsm8/clk
    SLICE_X34Y41         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[0]/Q
                         net (fo=16, routed)          0.908     2.399    fsm8/fsm8_out[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124     2.523 f  fsm8/out[0]_i_2__1/O
                         net (fo=11, routed)          0.513     3.037    fsm5/out_reg[0]_6
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.161 f  fsm5/A_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.835     3.996    fsm0/A_addr1_0_sn_1
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.150     4.146 f  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=13, routed)          0.517     4.662    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326     4.988 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=133, routed)         1.263     6.252    mult1/out_tmp_reg_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.376 r  mult1/out_tmp_reg_i_9/O
                         net (fo=1, routed)           0.556     6.932    mult0/B[7]
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=790, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450     7.439    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.366ns (22.963%)  route 4.583ns (77.037%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.973     0.973    fsm8/clk
    SLICE_X34Y41         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[0]/Q
                         net (fo=16, routed)          0.908     2.399    fsm8/fsm8_out[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124     2.523 f  fsm8/out[0]_i_2__1/O
                         net (fo=11, routed)          0.513     3.037    fsm5/out_reg[0]_6
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.161 f  fsm5/A_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.835     3.996    fsm0/A_addr1_0_sn_1
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.150     4.146 f  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=13, routed)          0.517     4.662    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326     4.988 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=133, routed)         1.253     6.242    mult1/out_tmp_reg_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.366 r  mult1/out_tmp_reg_i_6/O
                         net (fo=1, routed)           0.556     6.922    mult0/B[10]
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=790, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     7.439    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.366ns (22.768%)  route 4.634ns (77.232%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.973     0.973    fsm8/clk
    SLICE_X34Y41         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[0]/Q
                         net (fo=16, routed)          0.908     2.399    fsm8/fsm8_out[0]
    SLICE_X35Y39         LUT5 (Prop_lut5_I2_O)        0.124     2.523 f  fsm8/out[0]_i_2__1/O
                         net (fo=11, routed)          0.513     3.037    fsm5/out_reg[0]_6
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.161 f  fsm5/A_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.835     3.996    fsm0/A_addr1_0_sn_1
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.150     4.146 f  fsm0/A_addr0[3]_INST_0_i_1/O
                         net (fo=13, routed)          0.517     4.662    fsm0/A_addr0[3]_INST_0_i_1_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326     4.988 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=133, routed)         1.090     6.078    mult1/out_tmp_reg_0
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.202 r  mult1/out_tmp_reg_i_29/O
                         net (fo=2, routed)           0.771     6.973    mult0/A[4]
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=790, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y11          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362     7.527    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  0.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mult3/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v10/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.410     0.410    mult3/clk
    SLICE_X13Y35         FDRE                                         r  mult3/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_reg[6]/Q
                         net (fo=1, routed)           0.101     0.652    v10/Q[6]
    SLICE_X15Y35         FDRE                                         r  v10/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.432     0.432    v10/clk
    SLICE_X15Y35         FDRE                                         r  v10/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.075     0.507    v10/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.410     0.410    mult2/clk
    SLICE_X20Y34         FDRE                                         r  mult2/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult2/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.055     0.614    mult2/p_1_in[7]
    SLICE_X20Y34         FDRE                                         r  mult2/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.432     0.432    mult2/clk
    SLICE_X20Y34         FDRE                                         r  mult2/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.023     0.455    mult2/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.410     0.410    mult3/clk
    SLICE_X14Y37         FDRE                                         r  mult3/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult3/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.055     0.614    mult3/p_1_in[15]
    SLICE_X14Y37         FDRE                                         r  mult3/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.432     0.432    mult3/clk
    SLICE_X14Y37         FDRE                                         r  mult3/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.023     0.455    mult3/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult3/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.410     0.410    mult3/clk
    SLICE_X17Y39         FDRE                                         r  mult3/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.110     0.661    mult3/done_buf_reg[0]__0
    SLICE_X17Y38         FDRE                                         r  mult3/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.432     0.432    mult3/clk
    SLICE_X17Y38         FDRE                                         r  mult3/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.070     0.502    mult3/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v10/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.410     0.410    mult3/clk
    SLICE_X15Y34         FDRE                                         r  mult3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_reg[1]/Q
                         net (fo=1, routed)           0.110     0.661    v10/Q[1]
    SLICE_X15Y33         FDRE                                         r  v10/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.432     0.432    v10/clk
    SLICE_X15Y33         FDRE                                         r  v10/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y33         FDRE (Hold_fdre_C_D)         0.070     0.502    v10/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult3/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v10/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.410     0.410    mult3/clk
    SLICE_X15Y34         FDRE                                         r  mult3/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_reg[3]/Q
                         net (fo=1, routed)           0.110     0.661    v10/Q[3]
    SLICE_X15Y33         FDRE                                         r  v10/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.432     0.432    v10/clk
    SLICE_X15Y33         FDRE                                         r  v10/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y33         FDRE (Hold_fdre_C_D)         0.070     0.502    v10/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.410     0.410    mult3/clk
    SLICE_X13Y36         FDRE                                         r  mult3/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.099     0.650    mult3/p_1_in[9]
    SLICE_X14Y35         FDRE                                         r  mult3/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.432     0.432    mult3/clk
    SLICE_X14Y35         FDRE                                         r  mult3/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.059     0.491    mult3/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 v10/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.410     0.410    v10/clk
    SLICE_X15Y35         FDRE                                         r  v10/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v10/out_reg[10]/Q
                         net (fo=1, routed)           0.113     0.664    DWrite10/out_reg[10]_1
    SLICE_X17Y34         FDRE                                         r  DWrite10/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.432     0.432    DWrite10/clk
    SLICE_X17Y34         FDRE                                         r  DWrite10/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.070     0.502    DWrite10/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.410     0.410    mult2/clk
    SLICE_X22Y34         FDRE                                         r  mult2/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult2/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.059     0.617    mult2/p_1_in[0]
    SLICE_X22Y34         FDRE                                         r  mult2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.432     0.432    mult2/clk
    SLICE_X22Y34         FDRE                                         r  mult2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.022     0.454    mult2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 v10/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.410     0.410    v10/clk
    SLICE_X15Y33         FDRE                                         r  v10/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v10/out_reg[3]/Q
                         net (fo=1, routed)           0.117     0.668    DWrite10/out_reg[3]_1
    SLICE_X17Y33         FDRE                                         r  DWrite10/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=790, unset)          0.432     0.432    DWrite10/clk
    SLICE_X17Y33         FDRE                                         r  DWrite10/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y33         FDRE (Hold_fdre_C_D)         0.072     0.504    DWrite10/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y11   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y12   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y12   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y14   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y13   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y16   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y16   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X0Y16   mult3/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y35  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y37  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y35  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y37  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y37  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y38  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y38  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y39  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y38  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y39  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y35  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y35  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y35  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y37  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y37  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y38  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y38  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y39  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y38  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y39  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y35  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y35  ARead00/out_reg[18]/C



