# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lsfr.srcs/sources_1/new/mylsfr.vhd" \
"../../../../lsfr.srcs/sim_1/new/lsfrsim.vhd" \

# Do not sort compile order
nosort
