#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x140e100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13e9160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1401780 .functor NOT 1, L_0x14465d0, C4<0>, C4<0>, C4<0>;
L_0x1445cb0 .functor XOR 5, L_0x1446200, L_0x1446330, C4<00000>, C4<00000>;
L_0x14464c0 .functor XOR 5, L_0x1445cb0, L_0x1446420, C4<00000>, C4<00000>;
v0x1432970_0 .net *"_ivl_10", 4 0, L_0x1446420;  1 drivers
v0x1432a70_0 .net *"_ivl_12", 4 0, L_0x14464c0;  1 drivers
v0x1432b50_0 .net *"_ivl_2", 4 0, L_0x1446160;  1 drivers
v0x1432c10_0 .net *"_ivl_4", 4 0, L_0x1446200;  1 drivers
v0x1432cf0_0 .net *"_ivl_6", 4 0, L_0x1446330;  1 drivers
v0x1432e20_0 .net *"_ivl_8", 4 0, L_0x1445cb0;  1 drivers
v0x1432f00_0 .var "clk", 0 0;
v0x1432fa0_0 .var/2u "stats1", 159 0;
v0x1433060_0 .var/2u "strobe", 0 0;
v0x14331b0_0 .net "sum_dut", 4 0, L_0x1445dc0;  1 drivers
v0x1433270_0 .net "sum_ref", 4 0, L_0x1433980;  1 drivers
v0x1433310_0 .net "tb_match", 0 0, L_0x14465d0;  1 drivers
v0x14333b0_0 .net "tb_mismatch", 0 0, L_0x1401780;  1 drivers
v0x1433470_0 .net "x", 3 0, v0x142f140_0;  1 drivers
v0x1433530_0 .net "y", 3 0, v0x142f200_0;  1 drivers
L_0x1446160 .concat [ 5 0 0 0], L_0x1433980;
L_0x1446200 .concat [ 5 0 0 0], L_0x1433980;
L_0x1446330 .concat [ 5 0 0 0], L_0x1445dc0;
L_0x1446420 .concat [ 5 0 0 0], L_0x1433980;
L_0x14465d0 .cmp/eeq 5, L_0x1446160, L_0x14464c0;
S_0x140c0e0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x13e9160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x13f36b0_0 .net *"_ivl_0", 4 0, L_0x1433670;  1 drivers
L_0x7f0e7695b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13f9200_0 .net *"_ivl_3", 0 0, L_0x7f0e7695b018;  1 drivers
v0x13f6640_0 .net *"_ivl_4", 4 0, L_0x1433800;  1 drivers
L_0x7f0e7695b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13f3a50_0 .net *"_ivl_7", 0 0, L_0x7f0e7695b060;  1 drivers
v0x142ead0_0 .net "sum", 4 0, L_0x1433980;  alias, 1 drivers
v0x142ec00_0 .net "x", 3 0, v0x142f140_0;  alias, 1 drivers
v0x142ece0_0 .net "y", 3 0, v0x142f200_0;  alias, 1 drivers
L_0x1433670 .concat [ 4 1 0 0], v0x142f140_0, L_0x7f0e7695b018;
L_0x1433800 .concat [ 4 1 0 0], v0x142f200_0, L_0x7f0e7695b060;
L_0x1433980 .arith/sum 5, L_0x1433670, L_0x1433800;
S_0x142ee40 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x13e9160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x142f060_0 .net "clk", 0 0, v0x1432f00_0;  1 drivers
v0x142f140_0 .var "x", 3 0;
v0x142f200_0 .var "y", 3 0;
E_0x13fcc30/0 .event negedge, v0x142f060_0;
E_0x13fcc30/1 .event posedge, v0x142f060_0;
E_0x13fcc30 .event/or E_0x13fcc30/0, E_0x13fcc30/1;
S_0x142f2e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x13e9160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x7f0e7695b0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1432150_0 .net/2s *"_ivl_4", 31 0, L_0x7f0e7695b0a8;  1 drivers
v0x1432250_0 .net *"_ivl_47", 0 0, L_0x1446070;  1 drivers
v0x1432330_0 .net "c_out", 3 0, L_0x1445d20;  1 drivers
v0x14323f0_0 .net "sum", 4 0, L_0x1445dc0;  alias, 1 drivers
v0x14324d0_0 .net "x", 3 0, v0x142f140_0;  alias, 1 drivers
v0x14325e0_0 .net "y", 3 0, v0x142f200_0;  alias, 1 drivers
L_0x1433fc0 .part v0x142f140_0, 0, 1;
L_0x14340f0 .part v0x142f200_0, 0, 1;
L_0x1444230 .part L_0x7f0e7695b0a8, 0, 1;
L_0x1444850 .part v0x142f140_0, 1, 1;
L_0x14449b0 .part v0x142f200_0, 1, 1;
L_0x1444ae0 .part L_0x1445d20, 0, 1;
L_0x1445090 .part v0x142f140_0, 2, 1;
L_0x14451c0 .part v0x142f200_0, 2, 1;
L_0x1445340 .part L_0x1445d20, 1, 1;
L_0x14458d0 .part v0x142f140_0, 3, 1;
L_0x1445a60 .part v0x142f200_0, 3, 1;
L_0x1445c10 .part L_0x1445d20, 2, 1;
L_0x1445d20 .concat8 [ 1 1 1 1], L_0x1433e70, L_0x1444700, L_0x1444f40, L_0x1445780;
LS_0x1445dc0_0_0 .concat8 [ 1 1 1 1], L_0x1433ac0, L_0x1444370, L_0x1444c30, L_0x1445450;
LS_0x1445dc0_0_4 .concat8 [ 1 0 0 0], L_0x1446070;
L_0x1445dc0 .concat8 [ 4 1 0 0], LS_0x1445dc0_0_0, LS_0x1445dc0_0_4;
L_0x1446070 .part L_0x1445d20, 3, 1;
S_0x142f4c0 .scope module, "FA0" "full_adder" 4 11, 4 20 0, S_0x142f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x140fa70 .functor XOR 1, L_0x1433fc0, L_0x14340f0, C4<0>, C4<0>;
L_0x1433ac0 .functor XOR 1, L_0x140fa70, L_0x1444230, C4<0>, C4<0>;
L_0x1433b80 .functor AND 1, L_0x1433fc0, L_0x14340f0, C4<1>, C4<1>;
L_0x1433cc0 .functor XOR 1, L_0x1433fc0, L_0x14340f0, C4<0>, C4<0>;
L_0x1433d60 .functor AND 1, L_0x1444230, L_0x1433cc0, C4<1>, C4<1>;
L_0x1433e70 .functor OR 1, L_0x1433b80, L_0x1433d60, C4<0>, C4<0>;
v0x142f750_0 .net *"_ivl_0", 0 0, L_0x140fa70;  1 drivers
v0x142f850_0 .net *"_ivl_4", 0 0, L_0x1433b80;  1 drivers
v0x142f930_0 .net *"_ivl_6", 0 0, L_0x1433cc0;  1 drivers
v0x142fa20_0 .net *"_ivl_8", 0 0, L_0x1433d60;  1 drivers
v0x142fb00_0 .net "a", 0 0, L_0x1433fc0;  1 drivers
v0x142fc10_0 .net "b", 0 0, L_0x14340f0;  1 drivers
v0x142fcd0_0 .net "c_in", 0 0, L_0x1444230;  1 drivers
v0x142fd90_0 .net "c_out", 0 0, L_0x1433e70;  1 drivers
v0x142fe50_0 .net "sum", 0 0, L_0x1433ac0;  1 drivers
S_0x142ffb0 .scope module, "FA1" "full_adder" 4 12, 4 20 0, S_0x142f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x14442d0 .functor XOR 1, L_0x1444850, L_0x14449b0, C4<0>, C4<0>;
L_0x1444370 .functor XOR 1, L_0x14442d0, L_0x1444ae0, C4<0>, C4<0>;
L_0x1444410 .functor AND 1, L_0x1444850, L_0x14449b0, C4<1>, C4<1>;
L_0x1444550 .functor XOR 1, L_0x1444850, L_0x14449b0, C4<0>, C4<0>;
L_0x14445f0 .functor AND 1, L_0x1444ae0, L_0x1444550, C4<1>, C4<1>;
L_0x1444700 .functor OR 1, L_0x1444410, L_0x14445f0, C4<0>, C4<0>;
v0x1430210_0 .net *"_ivl_0", 0 0, L_0x14442d0;  1 drivers
v0x14302f0_0 .net *"_ivl_4", 0 0, L_0x1444410;  1 drivers
v0x14303d0_0 .net *"_ivl_6", 0 0, L_0x1444550;  1 drivers
v0x14304c0_0 .net *"_ivl_8", 0 0, L_0x14445f0;  1 drivers
v0x14305a0_0 .net "a", 0 0, L_0x1444850;  1 drivers
v0x14306b0_0 .net "b", 0 0, L_0x14449b0;  1 drivers
v0x1430770_0 .net "c_in", 0 0, L_0x1444ae0;  1 drivers
v0x1430830_0 .net "c_out", 0 0, L_0x1444700;  1 drivers
v0x14308f0_0 .net "sum", 0 0, L_0x1444370;  1 drivers
S_0x1430ae0 .scope module, "FA2" "full_adder" 4 13, 4 20 0, S_0x142f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1444bc0 .functor XOR 1, L_0x1445090, L_0x14451c0, C4<0>, C4<0>;
L_0x1444c30 .functor XOR 1, L_0x1444bc0, L_0x1445340, C4<0>, C4<0>;
L_0x1444ca0 .functor AND 1, L_0x1445090, L_0x14451c0, C4<1>, C4<1>;
L_0x1444d90 .functor XOR 1, L_0x1445090, L_0x14451c0, C4<0>, C4<0>;
L_0x1444e30 .functor AND 1, L_0x1445340, L_0x1444d90, C4<1>, C4<1>;
L_0x1444f40 .functor OR 1, L_0x1444ca0, L_0x1444e30, C4<0>, C4<0>;
v0x1430d50_0 .net *"_ivl_0", 0 0, L_0x1444bc0;  1 drivers
v0x1430e30_0 .net *"_ivl_4", 0 0, L_0x1444ca0;  1 drivers
v0x1430f10_0 .net *"_ivl_6", 0 0, L_0x1444d90;  1 drivers
v0x1431000_0 .net *"_ivl_8", 0 0, L_0x1444e30;  1 drivers
v0x14310e0_0 .net "a", 0 0, L_0x1445090;  1 drivers
v0x14311f0_0 .net "b", 0 0, L_0x14451c0;  1 drivers
v0x14312b0_0 .net "c_in", 0 0, L_0x1445340;  1 drivers
v0x1431370_0 .net "c_out", 0 0, L_0x1444f40;  1 drivers
v0x1431430_0 .net "sum", 0 0, L_0x1444c30;  1 drivers
S_0x1431620 .scope module, "FA3" "full_adder" 4 14, 4 20 0, S_0x142f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x14453e0 .functor XOR 1, L_0x14458d0, L_0x1445a60, C4<0>, C4<0>;
L_0x1445450 .functor XOR 1, L_0x14453e0, L_0x1445c10, C4<0>, C4<0>;
L_0x14454c0 .functor AND 1, L_0x14458d0, L_0x1445a60, C4<1>, C4<1>;
L_0x14455d0 .functor XOR 1, L_0x14458d0, L_0x1445a60, C4<0>, C4<0>;
L_0x1445670 .functor AND 1, L_0x1445c10, L_0x14455d0, C4<1>, C4<1>;
L_0x1445780 .functor OR 1, L_0x14454c0, L_0x1445670, C4<0>, C4<0>;
v0x1431860_0 .net *"_ivl_0", 0 0, L_0x14453e0;  1 drivers
v0x1431960_0 .net *"_ivl_4", 0 0, L_0x14454c0;  1 drivers
v0x1431a40_0 .net *"_ivl_6", 0 0, L_0x14455d0;  1 drivers
v0x1431b30_0 .net *"_ivl_8", 0 0, L_0x1445670;  1 drivers
v0x1431c10_0 .net "a", 0 0, L_0x14458d0;  1 drivers
v0x1431d20_0 .net "b", 0 0, L_0x1445a60;  1 drivers
v0x1431de0_0 .net "c_in", 0 0, L_0x1445c10;  1 drivers
v0x1431ea0_0 .net "c_out", 0 0, L_0x1445780;  1 drivers
v0x1431f60_0 .net "sum", 0 0, L_0x1445450;  1 drivers
S_0x1432770 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x13e9160;
 .timescale -12 -12;
E_0x13fd0e0 .event anyedge, v0x1433060_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1433060_0;
    %nor/r;
    %assign/vec4 v0x1433060_0, 0;
    %wait E_0x13fd0e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x142ee40;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13fcc30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x142f200_0, 0;
    %assign/vec4 v0x142f140_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13e9160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1432f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1433060_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x13e9160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1432f00_0;
    %inv;
    %store/vec4 v0x1432f00_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x13e9160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x142f060_0, v0x14333b0_0, v0x1433470_0, v0x1433530_0, v0x1433270_0, v0x14331b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x13e9160;
T_5 ;
    %load/vec4 v0x1432fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1432fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1432fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1432fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1432fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1432fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1432fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x13e9160;
T_6 ;
    %wait E_0x13fcc30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1432fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1432fa0_0, 4, 32;
    %load/vec4 v0x1433310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1432fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1432fa0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1432fa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1432fa0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1433270_0;
    %load/vec4 v0x1433270_0;
    %load/vec4 v0x14331b0_0;
    %xor;
    %load/vec4 v0x1433270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1432fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1432fa0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1432fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1432fa0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/m2014_q4j/iter0/response13/top_module.sv";
