#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 24 15:25:43 2025
# Process ID: 230995
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/vivado.jou
# Running On: coder-hftsoi-hls1, OS: Linux, CPU Frequency: 2553.795 MHz, CPU Physical cores: 16, Host memory: 1081722 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.000 ; gain = 114.992 ; free physical = 784807 ; free virtual = 989957
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 231005
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.488 ; gain = 392.652 ; free physical = 784135 ; free virtual = 989285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_40_6_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 3 - type: integer 
	Parameter din14_WIDTH bound to: 3 - type: integer 
	Parameter din15_WIDTH bound to: 3 - type: integer 
	Parameter din16_WIDTH bound to: 3 - type: integer 
	Parameter din17_WIDTH bound to: 3 - type: integer 
	Parameter din18_WIDTH bound to: 3 - type: integer 
	Parameter din19_WIDTH bound to: 3 - type: integer 
	Parameter din20_WIDTH bound to: 3 - type: integer 
	Parameter din21_WIDTH bound to: 3 - type: integer 
	Parameter din22_WIDTH bound to: 3 - type: integer 
	Parameter din23_WIDTH bound to: 3 - type: integer 
	Parameter din24_WIDTH bound to: 3 - type: integer 
	Parameter din25_WIDTH bound to: 3 - type: integer 
	Parameter din26_WIDTH bound to: 3 - type: integer 
	Parameter din27_WIDTH bound to: 3 - type: integer 
	Parameter din28_WIDTH bound to: 3 - type: integer 
	Parameter din29_WIDTH bound to: 3 - type: integer 
	Parameter din30_WIDTH bound to: 3 - type: integer 
	Parameter din31_WIDTH bound to: 3 - type: integer 
	Parameter din32_WIDTH bound to: 3 - type: integer 
	Parameter din33_WIDTH bound to: 3 - type: integer 
	Parameter din34_WIDTH bound to: 3 - type: integer 
	Parameter din35_WIDTH bound to: 3 - type: integer 
	Parameter din36_WIDTH bound to: 3 - type: integer 
	Parameter din37_WIDTH bound to: 3 - type: integer 
	Parameter din38_WIDTH bound to: 3 - type: integer 
	Parameter din39_WIDTH bound to: 3 - type: integer 
	Parameter din40_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_40_6_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:141]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:142]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:143]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:144]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:145]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:146]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:147]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:148]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:149]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:150]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_flow_control_loop_pipe_sequential_init' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_flow_control_loop_pipe_sequential_init' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p5-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w3_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3001.270 ; gain = 568.434 ; free physical = 783937 ; free virtual = 989089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3001.270 ; gain = 568.434 ; free physical = 783892 ; free virtual = 989045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.273 ; gain = 576.438 ; free physical = 783892 ; free virtual = 989045
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3129.242 ; gain = 696.406 ; free physical = 783743 ; free virtual = 988898
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 40    
	   3 Input    4 Bit       Adders := 40    
	   2 Input    4 Bit       Adders := 24    
	   4 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 140   
+---XORs : 
	   2 Input      1 Bit         XORs := 120   
+---Registers : 
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 387   
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 69    
	                2 Bit    Registers := 70    
	                1 Bit    Registers := 265   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 67    
	   2 Input    8 Bit        Muxes := 815   
	  10 Input    8 Bit        Muxes := 20    
	   2 Input    7 Bit        Muxes := 58    
	   2 Input    6 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 100   
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 73    
	   2 Input    1 Bit        Muxes := 433   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 4414.328 ; gain = 1981.492 ; free physical = 782514 ; free virtual = 987681
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 4414.328 ; gain = 1981.492 ; free physical = 782551 ; free virtual = 987718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 4414.328 ; gain = 1981.492 ; free physical = 782522 ; free virtual = 987689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 4414.328 ; gain = 1981.492 ; free physical = 782507 ; free virtual = 987674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 4414.328 ; gain = 1981.492 ; free physical = 782507 ; free virtual = 987674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 4414.328 ; gain = 1981.492 ; free physical = 782462 ; free virtual = 987629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 4414.328 ; gain = 1981.492 ; free physical = 782477 ; free virtual = 987674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 4414.328 ; gain = 1981.492 ; free physical = 782601 ; free virtual = 987768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 4414.328 ; gain = 1981.492 ; free physical = 782601 ; free virtual = 987768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   165|
|3     |LUT1   |    87|
|4     |LUT2   |   330|
|5     |LUT3   |   731|
|6     |LUT4   |  1756|
|7     |LUT5   |  1489|
|8     |LUT6   |  2650|
|9     |FDRE   |  3502|
|10    |FDSE   |   214|
|11    |IBUF   |   324|
|12    |OBUF   |   363|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                                       |Module                                                                                     |Cells |
+------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                            |                                                                                           | 11612|
|2     |  Block_entry28_proc_U0                                                        |hls_dummy_Block_entry28_proc                                                               |   320|
|3     |  flatten_out_10_U                                                             |hls_dummy_fifo_w8_d2_S                                                                     |    40|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_158                                                        |    32|
|5     |  flatten_out_11_U                                                             |hls_dummy_fifo_w8_d2_S_0                                                                   |    41|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_157                                                        |    32|
|7     |  flatten_out_12_U                                                             |hls_dummy_fifo_w8_d2_S_1                                                                   |    40|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_156                                                        |    32|
|9     |  flatten_out_13_U                                                             |hls_dummy_fifo_w8_d2_S_2                                                                   |    40|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_155                                                        |    32|
|11    |  flatten_out_14_U                                                             |hls_dummy_fifo_w8_d2_S_3                                                                   |    40|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_154                                                        |    32|
|13    |  flatten_out_15_U                                                             |hls_dummy_fifo_w8_d2_S_4                                                                   |    40|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_153                                                        |    32|
|15    |  flatten_out_16_U                                                             |hls_dummy_fifo_w8_d2_S_5                                                                   |    40|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_152                                                        |    32|
|17    |  flatten_out_17_U                                                             |hls_dummy_fifo_w8_d2_S_6                                                                   |    40|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_151                                                        |    32|
|19    |  flatten_out_18_U                                                             |hls_dummy_fifo_w8_d2_S_7                                                                   |    41|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_150                                                        |    32|
|21    |  flatten_out_19_U                                                             |hls_dummy_fifo_w8_d2_S_8                                                                   |    40|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_149                                                        |    32|
|23    |  flatten_out_1_U                                                              |hls_dummy_fifo_w8_d2_S_9                                                                   |    43|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_148                                                        |    32|
|25    |  flatten_out_20_U                                                             |hls_dummy_fifo_w8_d2_S_10                                                                  |    41|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_147                                                        |    32|
|27    |  flatten_out_21_U                                                             |hls_dummy_fifo_w8_d2_S_11                                                                  |    41|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_146                                                        |    32|
|29    |  flatten_out_22_U                                                             |hls_dummy_fifo_w8_d2_S_12                                                                  |    40|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_145                                                        |    32|
|31    |  flatten_out_23_U                                                             |hls_dummy_fifo_w8_d2_S_13                                                                  |    40|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_144                                                        |    32|
|33    |  flatten_out_24_U                                                             |hls_dummy_fifo_w8_d2_S_14                                                                  |    40|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_143                                                        |    32|
|35    |  flatten_out_25_U                                                             |hls_dummy_fifo_w8_d2_S_15                                                                  |    40|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_142                                                        |    32|
|37    |  flatten_out_26_U                                                             |hls_dummy_fifo_w8_d2_S_16                                                                  |    40|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_141                                                        |    32|
|39    |  flatten_out_27_U                                                             |hls_dummy_fifo_w8_d2_S_17                                                                  |    40|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_140                                                        |    32|
|41    |  flatten_out_28_U                                                             |hls_dummy_fifo_w8_d2_S_18                                                                  |    41|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_139                                                        |    32|
|43    |  flatten_out_29_U                                                             |hls_dummy_fifo_w8_d2_S_19                                                                  |    40|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_138                                                        |    32|
|45    |  flatten_out_2_U                                                              |hls_dummy_fifo_w8_d2_S_20                                                                  |    40|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_137                                                        |    32|
|47    |  flatten_out_30_U                                                             |hls_dummy_fifo_w8_d2_S_21                                                                  |    41|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_136                                                        |    32|
|49    |  flatten_out_31_U                                                             |hls_dummy_fifo_w8_d2_S_22                                                                  |    41|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_135                                                        |    32|
|51    |  flatten_out_32_U                                                             |hls_dummy_fifo_w8_d2_S_23                                                                  |    41|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_134                                                        |    32|
|53    |  flatten_out_33_U                                                             |hls_dummy_fifo_w8_d2_S_24                                                                  |    41|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_133                                                        |    32|
|55    |  flatten_out_34_U                                                             |hls_dummy_fifo_w8_d2_S_25                                                                  |    41|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_132                                                        |    32|
|57    |  flatten_out_35_U                                                             |hls_dummy_fifo_w8_d2_S_26                                                                  |    40|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_131                                                        |    32|
|59    |  flatten_out_36_U                                                             |hls_dummy_fifo_w8_d2_S_27                                                                  |    41|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_130                                                        |    32|
|61    |  flatten_out_37_U                                                             |hls_dummy_fifo_w8_d2_S_28                                                                  |    40|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_129                                                        |    32|
|63    |  flatten_out_38_U                                                             |hls_dummy_fifo_w8_d2_S_29                                                                  |    40|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_128                                                        |    32|
|65    |  flatten_out_39_U                                                             |hls_dummy_fifo_w8_d2_S_30                                                                  |    40|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_127                                                        |    32|
|67    |  flatten_out_3_U                                                              |hls_dummy_fifo_w8_d2_S_31                                                                  |    42|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_126                                                        |    32|
|69    |  flatten_out_4_U                                                              |hls_dummy_fifo_w8_d2_S_32                                                                  |    42|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_125                                                        |    32|
|71    |  flatten_out_5_U                                                              |hls_dummy_fifo_w8_d2_S_33                                                                  |    40|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_124                                                        |    32|
|73    |  flatten_out_6_U                                                              |hls_dummy_fifo_w8_d2_S_34                                                                  |    40|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_123                                                        |    32|
|75    |  flatten_out_7_U                                                              |hls_dummy_fifo_w8_d2_S_35                                                                  |    41|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_122                                                        |    32|
|77    |  flatten_out_8_U                                                              |hls_dummy_fifo_w8_d2_S_36                                                                  |    40|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_121                                                        |    32|
|79    |  flatten_out_9_U                                                              |hls_dummy_fifo_w8_d2_S_37                                                                  |    40|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_120                                                        |    32|
|81    |  flatten_out_U                                                                |hls_dummy_fifo_w8_d2_S_38                                                                  |    40|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_119                                                        |    32|
|83    |  sparse_arr_feat_conv1_out_1_U                                                |hls_dummy_fifo_w8_d2_S_39                                                                  |   121|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_118                                                        |   112|
|85    |  sparse_arr_feat_conv1_out_2_U                                                |hls_dummy_fifo_w8_d2_S_40                                                                  |   217|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_117                                                        |   206|
|87    |  sparse_arr_feat_conv1_out_3_U                                                |hls_dummy_fifo_w8_d2_S_41                                                                  |    36|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_116                                                        |    26|
|89    |  sparse_arr_feat_conv1_out_4_U                                                |hls_dummy_fifo_w8_d2_S_42                                                                  |    35|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_115                                                        |    26|
|91    |  sparse_arr_feat_conv1_out_U                                                  |hls_dummy_fifo_w8_d2_S_43                                                                  |    33|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_114                                                        |    24|
|93    |  sparse_arr_feat_reduce_out_1_U                                               |hls_dummy_fifo_w8_d2_S_44                                                                  |   270|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_113                                                        |   261|
|95    |  sparse_arr_feat_reduce_out_2_U                                               |hls_dummy_fifo_w8_d2_S_45                                                                  |   237|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_112                                                        |   227|
|97    |  sparse_arr_feat_reduce_out_3_U                                               |hls_dummy_fifo_w8_d2_S_46                                                                  |   202|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_111                                                        |   193|
|99    |  sparse_arr_feat_reduce_out_4_U                                               |hls_dummy_fifo_w8_d2_S_47                                                                  |   168|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg_110                                                        |   159|
|101   |  sparse_arr_feat_reduce_out_U                                                 |hls_dummy_fifo_w8_d2_S_48                                                                  |   304|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                          |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   295|
|103   |  sparse_arr_hash_reduce_out_1_c13_channel_U                                   |hls_dummy_fifo_w3_d2_S                                                                     |   120|
|104   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_109                                                        |   108|
|105   |  sparse_arr_hash_reduce_out_1_c_U                                             |hls_dummy_fifo_w3_d2_S_49                                                                  |    19|
|106   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_108                                                        |    10|
|107   |  sparse_arr_hash_reduce_out_2_c14_channel_U                                   |hls_dummy_fifo_w3_d2_S_50                                                                  |    38|
|108   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_107                                                        |    29|
|109   |  sparse_arr_hash_reduce_out_2_c_U                                             |hls_dummy_fifo_w3_d2_S_51                                                                  |    19|
|110   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_106                                                        |    10|
|111   |  sparse_arr_hash_reduce_out_3_c15_channel_U                                   |hls_dummy_fifo_w3_d2_S_52                                                                  |    34|
|112   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_105                                                        |    25|
|113   |  sparse_arr_hash_reduce_out_3_c_U                                             |hls_dummy_fifo_w3_d2_S_53                                                                  |    21|
|114   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_104                                                        |    12|
|115   |  sparse_arr_hash_reduce_out_4_c16_channel_U                                   |hls_dummy_fifo_w3_d2_S_54                                                                  |    40|
|116   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_103                                                        |    31|
|117   |  sparse_arr_hash_reduce_out_4_c_U                                             |hls_dummy_fifo_w3_d2_S_55                                                                  |    20|
|118   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_102                                                        |    10|
|119   |  sparse_arr_hash_reduce_out_5_c17_channel_U                                   |hls_dummy_fifo_w3_d2_S_56                                                                  |    90|
|120   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_101                                                        |    81|
|121   |  sparse_arr_hash_reduce_out_5_c_U                                             |hls_dummy_fifo_w3_d2_S_57                                                                  |    19|
|122   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_100                                                        |    10|
|123   |  sparse_arr_hash_reduce_out_6_c18_channel_U                                   |hls_dummy_fifo_w3_d2_S_58                                                                  |    44|
|124   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_99                                                         |    34|
|125   |  sparse_arr_hash_reduce_out_6_c_U                                             |hls_dummy_fifo_w3_d2_S_59                                                                  |    19|
|126   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_98                                                         |    10|
|127   |  sparse_arr_hash_reduce_out_7_c19_channel_U                                   |hls_dummy_fifo_w3_d2_S_60                                                                  |   148|
|128   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_97                                                         |   137|
|129   |  sparse_arr_hash_reduce_out_7_c_U                                             |hls_dummy_fifo_w3_d2_S_61                                                                  |    20|
|130   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_96                                                         |    10|
|131   |  sparse_arr_hash_reduce_out_8_c20_channel_U                                   |hls_dummy_fifo_w3_d2_S_62                                                                  |    39|
|132   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_95                                                         |    30|
|133   |  sparse_arr_hash_reduce_out_8_c_U                                             |hls_dummy_fifo_w3_d2_S_63                                                                  |    19|
|134   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_94                                                         |    10|
|135   |  sparse_arr_hash_reduce_out_9_c21_channel_U                                   |hls_dummy_fifo_w3_d2_S_64                                                                  |    63|
|136   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_93                                                         |    53|
|137   |  sparse_arr_hash_reduce_out_9_c_U                                             |hls_dummy_fifo_w3_d2_S_65                                                                  |    19|
|138   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_92                                                         |    10|
|139   |  sparse_arr_hash_reduce_out_c12_channel_U                                     |hls_dummy_fifo_w3_d2_S_66                                                                  |    45|
|140   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg_91                                                         |    36|
|141   |  sparse_arr_hash_reduce_out_c_U                                               |hls_dummy_fifo_w3_d2_S_67                                                                  |    19|
|142   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                          |hls_dummy_fifo_w3_d2_S_ShiftReg                                                            |    10|
|143   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_U0           |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s                |  1439|
|144   |    mul_8s_7ns_14_1_1_U10                                                      |hls_dummy_mul_8s_7ns_14_1_1                                                                |     8|
|145   |    mul_8s_7ns_14_1_1_U16                                                      |hls_dummy_mul_8s_7ns_14_1_1_68                                                             |     8|
|146   |    mul_8s_7ns_14_1_1_U22                                                      |hls_dummy_mul_8s_7ns_14_1_1_69                                                             |     8|
|147   |    mul_8s_7ns_14_1_1_U28                                                      |hls_dummy_mul_8s_7ns_14_1_1_70                                                             |     8|
|148   |    mul_8s_7ns_14_1_1_U34                                                      |hls_dummy_mul_8s_7ns_14_1_1_71                                                             |     8|
|149   |    mul_8s_8s_14_1_1_U11                                                       |hls_dummy_mul_8s_8s_14_1_1                                                                 |    23|
|150   |    mul_8s_8s_14_1_1_U12                                                       |hls_dummy_mul_8s_8s_14_1_1_72                                                              |    22|
|151   |    mul_8s_8s_14_1_1_U13                                                       |hls_dummy_mul_8s_8s_14_1_1_73                                                              |    22|
|152   |    mul_8s_8s_14_1_1_U14                                                       |hls_dummy_mul_8s_8s_14_1_1_74                                                              |    34|
|153   |    mul_8s_8s_14_1_1_U15                                                       |hls_dummy_mul_8s_8s_14_1_1_75                                                              |    17|
|154   |    mul_8s_8s_14_1_1_U17                                                       |hls_dummy_mul_8s_8s_14_1_1_76                                                              |    22|
|155   |    mul_8s_8s_14_1_1_U18                                                       |hls_dummy_mul_8s_8s_14_1_1_77                                                              |    22|
|156   |    mul_8s_8s_14_1_1_U19                                                       |hls_dummy_mul_8s_8s_14_1_1_78                                                              |    35|
|157   |    mul_8s_8s_14_1_1_U20                                                       |hls_dummy_mul_8s_8s_14_1_1_79                                                              |    17|
|158   |    mul_8s_8s_14_1_1_U21                                                       |hls_dummy_mul_8s_8s_14_1_1_80                                                              |    16|
|159   |    mul_8s_8s_14_1_1_U23                                                       |hls_dummy_mul_8s_8s_14_1_1_81                                                              |    22|
|160   |    mul_8s_8s_14_1_1_U24                                                       |hls_dummy_mul_8s_8s_14_1_1_82                                                              |    35|
|161   |    mul_8s_8s_14_1_1_U25                                                       |hls_dummy_mul_8s_8s_14_1_1_83                                                              |    17|
|162   |    mul_8s_8s_14_1_1_U26                                                       |hls_dummy_mul_8s_8s_14_1_1_84                                                              |    16|
|163   |    mul_8s_8s_14_1_1_U27                                                       |hls_dummy_mul_8s_8s_14_1_1_85                                                              |    16|
|164   |    mul_8s_8s_14_1_1_U29                                                       |hls_dummy_mul_8s_8s_14_1_1_86                                                              |    35|
|165   |    mul_8s_8s_14_1_1_U30                                                       |hls_dummy_mul_8s_8s_14_1_1_87                                                              |    17|
|166   |    mul_8s_8s_14_1_1_U31                                                       |hls_dummy_mul_8s_8s_14_1_1_88                                                              |    16|
|167   |    mul_8s_8s_14_1_1_U32                                                       |hls_dummy_mul_8s_8s_14_1_1_89                                                              |    16|
|168   |    mul_8s_8s_14_1_1_U33                                                       |hls_dummy_mul_8s_8s_14_1_1_90                                                              |    29|
|169   |    w2_U                                                                       |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s_w2_ROM_AUTObkb |   589|
|170   |  sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_U0                      |hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s                           |  3719|
|171   |    grp_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr_fu_466 |hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_8_5_1_5_Pipeline_FillFlatArr                  |  3217|
|172   |      flow_control_loop_pipe_sequential_init_U                                 |hls_dummy_flow_control_loop_pipe_sequential_init                                           |     9|
|173   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_4_U0               |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_4                      |  1289|
+------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 4414.328 ; gain = 1981.492 ; free physical = 782601 ; free virtual = 987768
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 4414.328 ; gain = 1981.492 ; free physical = 782601 ; free virtual = 987768
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 4414.336 ; gain = 1981.492 ; free physical = 782601 ; free virtual = 987768
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4414.336 ; gain = 0.000 ; free physical = 782897 ; free virtual = 988065
INFO: [Netlist 29-17] Analyzing 490 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4470.355 ; gain = 0.000 ; free physical = 782919 ; free virtual = 988087
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 325 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 324 instances

Synth Design complete | Checksum: 40d48b13
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 4470.355 ; gain = 2061.355 ; free physical = 782925 ; free virtual = 988092
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4070.685; main = 3798.341; forked = 368.438
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5381.688; main = 4470.359; forked = 967.355
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4534.387 ; gain = 64.031 ; free physical = 782911 ; free virtual = 988078

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12825b2f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4573.965 ; gain = 39.578 ; free physical = 782952 ; free virtual = 988119

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 188e26f79

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4573.965 ; gain = 0.000 ; free physical = 782909 ; free virtual = 988076
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 189649fd5

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4573.965 ; gain = 0.000 ; free physical = 782902 ; free virtual = 988069
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 113813a02

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4573.965 ; gain = 0.000 ; free physical = 782900 ; free virtual = 988067
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: a9ad1a1c

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4573.965 ; gain = 0.000 ; free physical = 782895 ; free virtual = 988062
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: a9ad1a1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4573.965 ; gain = 0.000 ; free physical = 782895 ; free virtual = 988062
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a9ad1a1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4573.965 ; gain = 0.000 ; free physical = 782895 ; free virtual = 988062

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a9ad1a1c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4573.965 ; gain = 0.000 ; free physical = 782895 ; free virtual = 988063

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a9ad1a1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4573.965 ; gain = 0.000 ; free physical = 782895 ; free virtual = 988063

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4573.965 ; gain = 0.000 ; free physical = 782895 ; free virtual = 988063
Ending Netlist Obfuscation Task | Checksum: a9ad1a1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4573.965 ; gain = 0.000 ; free physical = 782895 ; free virtual = 988063
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4573.965 ; gain = 103.609 ; free physical = 782895 ; free virtual = 988063
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 24 15:27:00 2025...
