// Seed: 3337087581
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input wand id_5,
    input tri1 id_6,
    output wand id_7,
    output wire id_8,
    input tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    output tri0 id_12,
    output tri1 id_13,
    input supply1 id_14,
    output tri0 id_15,
    input wand id_16,
    input wand id_17,
    output uwire id_18,
    output tri1 id_19
);
  wire id_21;
  id_22(
      .id_0(id_6), .id_1(1), .id_2(id_14 == id_16)
  );
endmodule
module module_1 (
    input supply0 id_0
    , id_24,
    input uwire id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    input wor id_7,
    output tri1 id_8,
    input wand id_9,
    input tri id_10,
    input supply1 id_11,
    input wand id_12,
    output wand id_13,
    input tri0 id_14,
    output tri id_15,
    input wire id_16,
    input tri0 id_17,
    input supply1 id_18,
    input uwire id_19,
    input supply1 id_20,
    output tri0 id_21,
    output tri0 id_22
);
  module_0(
      id_2,
      id_18,
      id_2,
      id_5,
      id_16,
      id_16,
      id_18,
      id_15,
      id_22,
      id_9,
      id_2,
      id_9,
      id_22,
      id_8,
      id_1,
      id_22,
      id_18,
      id_4,
      id_15,
      id_15
  );
  always @* force id_13 = 1'b0;
endmodule
