{
  "design": {
    "design_info": {
      "boundary_crc": "0x329B9DB16EDDDE91",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "jtag_axi_0": "",
      "axi_gpio_0": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_0": "",
      "axi_gpio_1": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "reset_inv_0": "",
      "axi_smc": "",
      "fsm_0": ""
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "dinb_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "web_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "rstb_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "jtag_axi_0": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "xci_name": "design_1_jtag_axi_0_1",
        "parameters": {
          "PROTOCOL": {
            "value": "2"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_1",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_1",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_2",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_7",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.067"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "99.281"
          },
          "CLKOUT2_JITTER": {
            "value": "138.050"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "99.281"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "75.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "CLK_IN2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.750"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "9.750"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "13"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_7",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "reset_inv_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_reset_inv_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "fsm_0": {
        "vlnv": "xilinx.com:module_ref:fsm:1.0",
        "xci_name": "design_1_fsm_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fsm",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "cmdreg": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "gpio_rd": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_offset": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "gpio_mult": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "BRAM_PORT_RD_dout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_PORT_RD_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_PORT_RD_en": {
            "direction": "O"
          },
          "clk_sm": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "75000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_smc/M02_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "jtag_axi_0_M_AXI": {
        "interface_ports": [
          "jtag_axi_0/M_AXI",
          "axi_smc/S00_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "axi_gpio_0/S_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "jtag_axi_0/aclk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "axi_gpio_0/s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk",
          "axi_smc/aclk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "jtag_axi_0/aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_smc/aresetn"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "reset_inv_0/Op1"
        ]
      },
      "reset_inv_0_Res": {
        "ports": [
          "reset_inv_0/Res",
          "clk_wiz/reset",
          "fsm_0/rst"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "fsm_0/cmdreg"
        ]
      },
      "fsm_0_gpio_rd": {
        "ports": [
          "fsm_0/gpio_rd",
          "axi_gpio_0/gpio2_io_i"
        ]
      },
      "clk_wiz_clk_out2": {
        "ports": [
          "clk_wiz/clk_out2",
          "blk_mem_gen_0/clkb",
          "fsm_0/clk_sm"
        ]
      },
      "fsm_0_BRAM_PORT_RD_en": {
        "ports": [
          "fsm_0/BRAM_PORT_RD_en",
          "blk_mem_gen_0/enb"
        ]
      },
      "fsm_0_BRAM_PORT_RD_addr": {
        "ports": [
          "fsm_0/BRAM_PORT_RD_addr",
          "blk_mem_gen_0/addrb"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "fsm_0/BRAM_PORT_RD_dout"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_io_o",
          "fsm_0/gpio_offset"
        ]
      },
      "axi_gpio_1_gpio2_io_o": {
        "ports": [
          "axi_gpio_1/gpio2_io_o",
          "fsm_0/gpio_mult"
        ]
      },
      "dinb_0_1": {
        "ports": [
          "dinb_0",
          "blk_mem_gen_0/dinb"
        ]
      },
      "web_0_1": {
        "ports": [
          "web_0",
          "blk_mem_gen_0/web"
        ]
      },
      "rstb_0_1": {
        "ports": [
          "rstb_0",
          "blk_mem_gen_0/rstb"
        ]
      }
    },
    "addressing": {
      "/jtag_axi_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "4K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "4K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}