#ifndef _CCM_REGS_H_
#define _CCM_REGS_H_

#include <io.h>
#include <psp.h>

#define CCM_BASE_ADDRESS            0x30380000UL
#define CCM_GPR0_OFFSET              0x0UL
#define CCM_OBSERVE0_OFFSET          0x0400UL
#define CCM_CTRL0_OFFSET             0x0800UL
#define CCM_CCGR0_OFFSET             0x4000UL
#define CCM_ROOT0_TARGET_OFFSET		0x8000UL

#define ARM_A53_CLK_ROOT_TYPICAL        (CLK_ROOT_ON | ARM_A53_CLK_ROOT_FROM_ARM_PLL_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV2)
#define MAIN_AXI_CLK_ROOT_TYPICAL       (CLK_ROOT_ON | MAIN_AXI_CLK_ROOT_FROM_SYSTEM_PLL2_333M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)
#define ARM_M4_CLK_ROOT_TYPICAL         (CLK_ROOT_ON | ARM_M4_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)
#define DRAM_ALT_CLK_ROOT_TYPICAL       (CLK_ROOT_ON | DRAM_APB_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)
#define DRAM_APB_CLK_ROOT_TYPICAL       (CLK_ROOT_ON | DRAM_APB_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)
#define VPU_A53_CLK_ROOT_TYPICAL        (CLK_ROOT_ON | VPU_A53_CLK_ROOT_FROM_ARM_PLL_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)
#define NAND_USDHC_BUS_CLK_ROOT_TYPICAL (CLK_ROOT_ON | NAND_USDHC_BUS_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)
#define AHB_CLK_ROOT_TYPICAL            (CLK_ROOT_ON | AHB_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)
#define NAND_CLK_ROOT_TYPICAL           (CLK_ROOT_ON | NAND_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)
#define QSPI_CLK_ROOT_TYPICAL           (CLK_ROOT_ON | QSPI_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)
#define USDHC1_CLK_ROOT_TYPICAL         (CLK_ROOT_ON | USDHC1_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV2)
#define USDHC2_CLK_ROOT_TYPICAL         (CLK_ROOT_ON | USDHC2_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV2)
#define USDHC3_CLK_ROOT_TYPICAL         (CLK_ROOT_ON | USDHC3_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV2)
#define ECSPI1_CLK_ROOT_TYPICAL         (CLK_ROOT_ON | ECSPI1_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV4)
#define ECSPI2_CLK_ROOT_TYPICAL         (CLK_ROOT_ON | ECSPI1_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV4)
#define ECSPI3_CLK_ROOT_TYPICAL         (CLK_ROOT_ON | ECSPI1_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV4)
#define WRCLK_CLK_ROOT_TYPICAL          (CLK_ROOT_OFF | WRCLK_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)

#define USB_BUS_CLK_ROOT_TYPICAL        (CLK_ROOT_ON | USB_BUS_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)
#define USB_PHY_REF_CLK_ROOT_TYPICAL    (CLK_ROOT_ON | USB_REF_CLK_PHY_ROOT_FROM_SYSTEM_PLL1_100M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV1)
#define NOC_CLK_ROOT_TYPICAL            (CLK_ROOT_ON | NOC_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK | CLK_ROOT_PRE_DIV1 | CLK_ROOT_POST_DIV2)

#define CCM_CLK_ON_MSK	0x03

#define CCM_ROOT_TGT_POST_DIV_SHIFT	0
#define CCM_ROOT_TGT_PRE_DIV_SHIFT	15
#define CCM_ROOT_TGT_MUX_SHIFT		24
#define CCM_ROOT_TGT_ENABLE_SHIFT 	28
#define CCM_ROOT_TGT_POST_DIV_MSK	0x3F
#define CCM_ROOT_TGT_PRE_DIV_MSK	(0x07 << CCM_ROOT_TGT_PRE_DIV_SHIFT)
#define CCM_ROOT_TGT_MUX_MSK		(0x07 << CCM_ROOT_TGT_MUX_SHIFT)
#define CCM_ROOT_TGT_ENABLE_MSK 	(0x01 << CCM_ROOT_TGT_ENABLE_SHIFT)

#define CCM_ROOT_TGT_POST_DIV(x)	((((x) - 1) << CCM_ROOT_TGT_POST_DIV_SHIFT) & CCM_ROOT_TGT_POST_DIV_MSK)
#define CCM_ROOT_TGT_PRE_DIV(x)		((((x) - 1) << CCM_ROOT_TGT_PRE_DIV_SHIFT) & CCM_ROOT_TGT_PRE_DIV_MSK)
#define CCM_ROOT_TGT_MUX_TO(x)		((((x) - 1) << CCM_ROOT_TGT_MUX_SHIFT) & CCM_ROOT_TGT_MUX_MSK)

/*
 * Field value defines
 */
#define CLK_ROOT_ON 0x10000000
#define CLK_ROOT_OFF 0x0

#define CLK_ROOT_ALT0 0x00000000
#define CLK_ROOT_ALT1 0x01000000
#define CLK_ROOT_ALT2 0x02000000
#define CLK_ROOT_ALT3 0x03000000
#define CLK_ROOT_ALT4 0x04000000
#define CLK_ROOT_ALT5 0x05000000
#define CLK_ROOT_ALT6 0x06000000
#define CLK_ROOT_ALT7 0x07000000
#define CLK_ROOT_ALT_MASK (0x07000000u)
#define CLK_ROOT_ALT_SHIFT (24u)

#define CLK_ROOT_PRE_DIV1 0x00000000
#define CLK_ROOT_PRE_DIV2 0x00010000
#define CLK_ROOT_PRE_DIV3 0x00020000
#define CLK_ROOT_PRE_DIV4 0x00030000
#define CLK_ROOT_PRE_DIV5 0x00040000
#define CLK_ROOT_PRE_DIV6 0x00050000
#define CLK_ROOT_PRE_DIV7 0x00060000
#define CLK_ROOT_PRE_DIV8 0x00070000

#define CLK_ROOT_POST_DIV1  0x00000000
#define CLK_ROOT_POST_DIV2  0x00000001
#define CLK_ROOT_POST_DIV3  0x00000002
#define CLK_ROOT_POST_DIV4  0x00000003
#define CLK_ROOT_POST_DIV5  0x00000004
#define CLK_ROOT_POST_DIV6  0x00000005
#define CLK_ROOT_POST_DIV7  0x00000006
#define CLK_ROOT_POST_DIV8  0x00000007
#define CLK_ROOT_POST_DIV9  0x00000008
#define CLK_ROOT_POST_DIV10 0x00000009
#define CLK_ROOT_POST_DIV11 0x0000000a
#define CLK_ROOT_POST_DIV12 0x0000000b
#define CLK_ROOT_POST_DIV13 0x0000000c
#define CLK_ROOT_POST_DIV14 0x0000000d
#define CLK_ROOT_POST_DIV15 0x0000000e
#define CLK_ROOT_POST_DIV16 0x0000000f
#define CLK_ROOT_POST_DIV17 0x00000010
#define CLK_ROOT_POST_DIV18 0x00000011
#define CLK_ROOT_POST_DIV19 0x00000012
#define CLK_ROOT_POST_DIV20 0x00000013
#define CLK_ROOT_POST_DIV21 0x00000014
#define CLK_ROOT_POST_DIV22 0x00000015
#define CLK_ROOT_POST_DIV23 0x00000016
#define CLK_ROOT_POST_DIV24 0x00000017
#define CLK_ROOT_POST_DIV25 0x00000018
#define CLK_ROOT_POST_DIV26 0x00000019
#define CLK_ROOT_POST_DIV27 0x0000001a
#define CLK_ROOT_POST_DIV28 0x0000001b
#define CLK_ROOT_POST_DIV29 0x0000001c
#define CLK_ROOT_POST_DIV30 0x0000001d
#define CLK_ROOT_POST_DIV31 0x0000001e
#define CLK_ROOT_POST_DIV32 0x0000001f

#define CLK_ROOT_POST_DIV_MASK 0x0000001f
#define CLK_ROOT_PRE_DIV_MASK 0x00070000

#define CLK_ROOT_POST_DIV_SHIFT	0
#define CLK_ROOT_PRE_DIV_SHIFT 16


#define CLK_ROOT_AUTO_ON    0x00001000
#define CLK_ROOT_AUTO_OFF   0x0

#define CLK_ROOT_AUTO_DIV1   0x00000000
#define CLK_ROOT_AUTO_DIV2   0x00000100
#define CLK_ROOT_AUTO_DIV4   0x00000200
#define CLK_ROOT_AUTO_DIV8   0x00000300
#define CLK_ROOT_AUTO_DIV16  0x00000400
#define CLK_ROOT_AUTO_DIV32  0x00000500
#define CLK_ROOT_AUTO_DIV64  0x00000600
#define CLK_ROOT_AUTO_DIV128 0x00000700


//ARM_A53_CLK_ROOT
#define ARM_A53_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define ARM_A53_CLK_ROOT_FROM_ARM_PLL_CLK  (0x01000000)
#define ARM_A53_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x04000000)
#define ARM_A53_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  (0x05000000)
#define ARM_A53_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  (0x03000000)
#define ARM_A53_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  (0x02000000)
#define ARM_A53_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x07000000)
#define ARM_A53_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x06000000)

//ARM_M4_CLK_ROOT
#define ARM_M4_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define ARM_M4_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x04000000)
#define ARM_M4_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK  (0x03000000)
#define ARM_M4_CLK_ROOT_FROM_SYSTEM_PLL2_250M_CLK  (0x02000000)
#define ARM_M4_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x01000000)
#define ARM_M4_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x07000000)
#define ARM_M4_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x05000000)
#define ARM_M4_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x06000000)
   
//VPU_A53_CLK_ROOT
#define VPU_A53_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define VPU_A53_CLK_ROOT_FROM_ARM_PLL_CLK  (0x01000000)
#define VPU_A53_CLK_ROOT_FROM_VPU_PLL_CLK  (0x07000000)
#define VPU_A53_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x04000000)
#define VPU_A53_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  (0x05000000)
#define VPU_A53_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  (0x03000000)
#define VPU_A53_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  (0x02000000)
#define VPU_A53_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x06000000)   
   
//;GPU_CORE_CLK_ROOT
#define GPU_CORE_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define GPU_CORE_CLK_ROOT_FROM_GPU_PLL_CLK  0x01000000
#define GPU_CORE_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define GPU_CORE_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x03000000
#define GPU_CORE_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  0x04000000
#define GPU_CORE_CLK_ROOT_FROM_AUDIO_PLL1_CLK  0x05000000
#define GPU_CORE_CLK_ROOT_FROM_VIDEO_PLL_CLK  0x06000000
#define GPU_CORE_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x07000000

//;GPU_SHADER_CLK_ROOT
#define GPU_SHADER_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define GPU_SHADER_CLK_ROOT_FROM_GPU_PLL_CLK  0x01000000
#define GPU_SHADER_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define GPU_SHADER_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x03000000
#define GPU_SHADER_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  0x04000000
#define GPU_SHADER_CLK_ROOT_FROM_AUDIO_PLL1_CLK  0x05000000
#define GPU_SHADER_CLK_ROOT_FROM_VIDEO_PLL_CLK  0x06000000
#define GPU_SHADER_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x07000000

//;MAIN_AXI_CLK_ROOT
#define MAIN_AXI_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define MAIN_AXI_CLK_ROOT_FROM_SYSTEM_PLL2_333M_CLK  0x01000000
#define MAIN_AXI_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define MAIN_AXI_CLK_ROOT_FROM_SYSTEM_PLL2_250M_CLK  0x03000000
#define MAIN_AXI_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  0x04000000
#define MAIN_AXI_CLK_ROOT_FROM_AUDIO_PLL1_CLK  0x05000000
#define MAIN_AXI_CLK_ROOT_FROM_VIDEO_PLL_CLK  0x06000000
#define MAIN_AXI_CLK_ROOT_FROM_SYSTEM_PLL1_100M_CLK  0x07000000

//;ENET_AXI_CLK_ROOT
#define ENET_AXI_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define ENET_AXI_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK  0x01000000
#define ENET_AXI_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define ENET_AXI_CLK_ROOT_FROM_SYSTEM_PLL2_250M_CLK  0x03000000
#define ENET_AXI_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  0x04000000
#define ENET_AXI_CLK_ROOT_FROM_AUDIO_PLL1_CLK  0x05000000
#define ENET_AXI_CLK_ROOT_FROM_VIDEO_PLL_CLK  0x06000000
#define ENET_AXI_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x07000000

//NAND_USDHC_BUS_CLK_ROOT
#define NAND_USDHC_BUS_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define NAND_USDHC_BUS_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x02000000)
#define NAND_USDHC_BUS_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK  (0x01000000)
#define NAND_USDHC_BUS_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x04000000)
#define NAND_USDHC_BUS_CLK_ROOT_FROM_SYSTEM_PLL2_250M_CLK  (0x06000000)
#define NAND_USDHC_BUS_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x03000000)
#define NAND_USDHC_BUS_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define NAND_USDHC_BUS_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x07000000)

//;VPU_BUS_CLK_ROOT
#define VPU_BUS_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define VPU_BUS_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x01000000
#define VPU_BUS_CLK_ROOT_FROM_VPU_PLL_CLK  0x02000000
#define VPU_BUS_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x03000000
#define VPU_BUS_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x04000000
#define VPU_BUS_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  0x05000000
#define VPU_BUS_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  0x06000000
#define VPU_BUS_CLK_ROOT_FROM_SYSTEM_PLL1_100M_CLK  0x07000000

//;DISPLAY_AXI_CLK_ROOT
#define DISPLAY_AXI_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define DISPLAY_AXI_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define DISPLAY_AXI_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  0x04000000
#define DISPLAY_AXI_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  0x01000000
#define DISPLAY_AXI_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x03000000
#define DISPLAY_AXI_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x05000000
#define DISPLAY_AXI_CLK_ROOT_FROM_EXT_CLK_1  0x06000000
#define DISPLAY_AXI_CLK_ROOT_FROM_EXT_CLK_4  0x07000000

//;DISPLAY_APB_CLK_ROOT
#define DISPLAY_APB_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define DISPLAY_APB_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define DISPLAY_APB_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  0x04000000
#define DISPLAY_APB_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  0x01000000
#define DISPLAY_APB_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x03000000
#define DISPLAY_APB_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x05000000
#define DISPLAY_APB_CLK_ROOT_FROM_EXT_CLK_1  0x06000000
#define DISPLAY_APB_CLK_ROOT_FROM_EXT_CLK_3  0x07000000

//;USB_BUS_CLK_ROOT
#define USB_BUS_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define USB_BUS_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  0x01000000
#define USB_BUS_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define USB_BUS_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  0x03000000
#define USB_BUS_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  0x04000000
#define USB_BUS_CLK_ROOT_FROM_EXT_CLK_2  0x05000000
#define USB_BUS_CLK_ROOT_FROM_EXT_CLK_4  0x06000000
#define USB_BUS_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x07000000

//;GPU_AXI_CLK_ROOT
#define GPU_AXI_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define GPU_AXI_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x01000000
#define GPU_AXI_CLK_ROOT_FROM_GPU_PLL_CLK  0x02000000
#define GPU_AXI_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x03000000
#define GPU_AXI_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  0x04000000
#define GPU_AXI_CLK_ROOT_FROM_AUDIO_PLL1_CLK  0x05000000
#define GPU_AXI_CLK_ROOT_FROM_VIDEO_PLL_CLK  0x06000000
#define GPU_AXI_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x07000000

//;GPU_AHB_CLK_ROOT
#define GPU_AHB_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define GPU_AHB_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x01000000
#define GPU_AHB_CLK_ROOT_FROM_GPU_PLL_CLK  0x02000000
#define GPU_AHB_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x03000000
#define GPU_AHB_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  0x04000000
#define GPU_AHB_CLK_ROOT_FROM_AUDIO_PLL1_CLK  0x05000000
#define GPU_AHB_CLK_ROOT_FROM_VIDEO_PLL_CLK  0x06000000
#define GPU_AHB_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x07000000
 
//;NOC_CLK_ROOT
#define NOC_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define NOC_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x01000000
#define NOC_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x02000000
#define NOC_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  0x03000000
#define NOC_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  0x04000000
#define NOC_CLK_ROOT_FROM_AUDIO_PLL1_CLK  0x05000000
#define NOC_CLK_ROOT_FROM_VIDEO_PLL_CLK  0x06000000
#define NOC_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x07000000

//;AHB_CLK_ROOT
#define AHB_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define AHB_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  0x01000000
#define AHB_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define AHB_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  0x03000000
#define AHB_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  0x04000000
#define AHB_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x05000000
#define AHB_CLK_ROOT_FROM_AUDIO_PLL1_CLK  0x06000000
#define AHB_CLK_ROOT_FROM_VIDEO_PLL_CLK  0x07000000

//;AUDIO_AHB_CLK_ROOT
#define AUDIO_AHB_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define AUDIO_AHB_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  0x01000000
#define AUDIO_AHB_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define AUDIO_AHB_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  0x03000000
#define AUDIO_AHB_CLK_ROOT_FROM_SYSTEM_PLL2_166M_CLK  0x04000000
#define AUDIO_AHB_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x05000000
#define AUDIO_AHB_CLK_ROOT_FROM_AUDIO_PLL1_CLK  0x06000000
#define AUDIO_AHB_CLK_ROOT_FROM_VIDEO_PLL_CLK  0x07000000

//DRAM_ALT_CLK_ROOT
#define DRAM_ALT_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define DRAM_ALT_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x01000000)
#define DRAM_ALT_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  (0x05000000)
#define DRAM_ALT_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK  (0x07000000)
#define DRAM_ALT_CLK_ROOT_FROM_SYSTEM_PLL1_100M_CLK  (0x02000000)
#define DRAM_ALT_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  (0x03000000)
#define DRAM_ALT_CLK_ROOT_FROM_SYSTEM_PLL2_250M_CLK  (0x04000000)
#define DRAM_ALT_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x06000000)

//DRAM_APB_CLK_ROOT
#define DRAM_APB_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define DRAM_APB_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x04000000)
#define DRAM_APB_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x03000000)
#define DRAM_APB_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x02000000)
#define DRAM_APB_CLK_ROOT_FROM_SYSTEM_PLL2_250M_CLK  (0x06000000)
#define DRAM_APB_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x01000000)
#define DRAM_APB_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define DRAM_APB_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x07000000)

//VPU_DECODER_CLK_ROOT
#define VPU_DECODER_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define VPU_DECODER_CLK_ROOT_FROM_VPU_PLL_CLK  (0x01000000)
#define VPU_DECODER_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x02000000)
#define VPU_DECODER_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK  (0x05000000)
#define VPU_DECODER_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  (0x07000000)
#define VPU_DECODER_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x04000000)
#define VPU_DECODER_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x06000000)
#define VPU_DECODER_CLK_ROOT_FROM_EXT_CLK_3  (0x03000000)

//VPU_CABAC_CLK_ROOT
#define VPU_CABAC_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define VPU_CABAC_CLK_ROOT_FROM_VPU_PLL_CLK  (0x01000000)
#define VPU_CABAC_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x03000000)
#define VPU_CABAC_CLK_ROOT_FROM_SYSTEM_PLL1_200M_CLK  (0x04000000)
#define VPU_CABAC_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  (0x07000000)
#define VPU_CABAC_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define VPU_CABAC_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x02000000)
#define VPU_CABAC_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x06000000)

//VPU_RESERVED1_CLK_ROOT
#define VPU_RESERVED1_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define VPU_RESERVED1_CLK_ROOT_FROM_VPU_PLL_CLK  (0x01000000)
#define VPU_RESERVED1_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x03000000)
#define VPU_RESERVED1_CLK_ROOT_FROM_SYSTEM_PLL1_200M_CLK  (0x04000000)
#define VPU_RESERVED1_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define VPU_RESERVED1_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x07000000)
#define VPU_RESERVED1_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x02000000)
#define VPU_RESERVED1_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x06000000)

//VPU_RESERVED2_CLK_ROOT
#define VPU_RESERVED2_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define VPU_RESERVED2_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x02000000)
#define VPU_RESERVED2_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x01000000)
#define VPU_RESERVED2_CLK_ROOT_FROM_SYSTEM_PLL1_80M_CLK  (0x04000000)
#define VPU_RESERVED2_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  (0x03000000)
#define VPU_RESERVED2_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x06000000)
#define VPU_RESERVED2_CLK_ROOT_FROM_EXT_CLK_2  (0x05000000)
#define VPU_RESERVED2_CLK_ROOT_FROM_EXT_CLK_3  (0x07000000)

//PCIE_CTRL_CLK_ROOT
#define PCIE_CTRL_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define PCIE_CTRL_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x04000000)
#define PCIE_CTRL_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK  (0x03000000)
#define PCIE_CTRL_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  (0x05000000)
#define PCIE_CTRL_CLK_ROOT_FROM_SYSTEM_PLL2_333M_CLK  (0x06000000)
#define PCIE_CTRL_CLK_ROOT_FROM_SYSTEM_PLL2_250M_CLK  (0x01000000)
#define PCIE_CTRL_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x02000000)
#define PCIE_CTRL_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x07000000)

//PCIE_PHY_CLK_ROOT
#define PCIE_PHY_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define PCIE_PHY_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  (0x07000000)
#define PCIE_PHY_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  (0x02000000)
#define PCIE_PHY_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x01000000)
#define PCIE_PHY_CLK_ROOT_FROM_EXT_CLK_1  (0x03000000)
#define PCIE_PHY_CLK_ROOT_FROM_EXT_CLK_2  (0x04000000)
#define PCIE_PHY_CLK_ROOT_FROM_EXT_CLK_3  (0x05000000)
#define PCIE_PHY_CLK_ROOT_FROM_EXT_CLK_4  (0x06000000)

//DISPLAY_PXL_CLK_ROOT
#define DISPLAY_PXL_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define DISPLAY_PXL_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x03000000)
#define DISPLAY_PXL_CLK_ROOT_FROM_SYSTEM_PLL1_100M_CLK  (0x06000000)
#define DISPLAY_PXL_CLK_ROOT_FROM_SYSTEM_PLL2_1000M_CLK  (0x04000000)
#define DISPLAY_PXL_CLK_ROOT_FROM_SYSTEM_PLL2_333M_CLK  (0x02000000)
#define DISPLAY_PXL_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define DISPLAY_PXL_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x07000000)
#define DISPLAY_PXL_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x01000000)

//SAI1_CLK_ROOT
#define SAI1_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define SAI1_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x03000000)
#define SAI1_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x01000000)
#define SAI1_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x06000000)
#define SAI1_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define SAI1_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x02000000)
#define SAI1_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x04000000)
#define SAI1_CLK_ROOT_FROM_EXT_CLK_2  (0x07000000)

//SAI2_CLK_ROOT
#define SAI2_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define SAI2_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x03000000)
#define SAI2_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x01000000)
#define SAI2_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x06000000)
#define SAI2_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define SAI2_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x02000000)
#define SAI2_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x04000000)
#define SAI2_CLK_ROOT_FROM_EXT_CLK_2  (0x07000000)

//SAI3_CLK_ROOT
#define SAI3_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define SAI3_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x03000000)
#define SAI3_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x01000000)
#define SAI3_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x06000000)
#define SAI3_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define SAI3_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x02000000)
#define SAI3_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x04000000)
#define SAI3_CLK_ROOT_FROM_EXT_CLK_3  (0x07000000)

//SAI4_CLK_ROOT
#define SAI4_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define SAI4_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x03000000)
#define SAI4_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x01000000)
#define SAI4_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x06000000)
#define SAI4_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define SAI4_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x02000000)
#define SAI4_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x04000000)
#define SAI4_CLK_ROOT_FROM_EXT_CLK_4  (0x07000000)

//SPDIF1_CLK_ROOT
#define SPDIF1_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define SPDIF1_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x03000000)
#define SPDIF1_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x01000000)
#define SPDIF1_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x06000000)
#define SPDIF1_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define SPDIF1_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x02000000)
#define SPDIF1_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x04000000)
#define SPDIF1_CLK_ROOT_FROM_EXT_CLK_3  (0x07000000)

//SPDIF2_CLK_ROOT
#define SPDIF2_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define SPDIF2_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x03000000)
#define SPDIF2_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x01000000)
#define SPDIF2_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x06000000)
#define SPDIF2_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define SPDIF2_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x02000000)
#define SPDIF2_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x04000000)
#define SPDIF2_CLK_ROOT_FROM_EXT_CLK_4  (0x07000000)

//ENET1_REF_CLK_ROOT
#define ENET1_REF_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define ENET1_REF_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x04000000)
#define ENET1_REF_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x01000000)
#define ENET1_REF_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x03000000)
#define ENET1_REF_CLK_ROOT_FROM_SYSTEM_PLL2_50M_CLK  (0x02000000)
#define ENET1_REF_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x05000000)
#define ENET1_REF_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x06000000)
#define ENET1_REF_CLK_ROOT_FROM_EXT_CLK_4  (0x07000000)

//ENET1_TIME_CLK_ROOT
#define ENET1_TIME_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define ENET1_TIME_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x01000000)
#define ENET1_TIME_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x02000000)
#define ENET1_TIME_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x07000000)
#define ENET1_TIME_CLK_ROOT_FROM_EXT_CLK_1  (0x03000000)
#define ENET1_TIME_CLK_ROOT_FROM_EXT_CLK_2  (0x04000000)
#define ENET1_TIME_CLK_ROOT_FROM_EXT_CLK_3  (0x05000000)
#define ENET1_TIME_CLK_ROOT_FROM_EXT_CLK_4  (0x06000000)

//ESAI1_CLK_ROOT
#define ESAI1_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define ESAI1_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x01000000)
#define ESAI1_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  (0x02000000)
#define ESAI1_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x04000000)
#define ESAI1_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x03000000)
#define ESAI1_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x05000000)
#define ESAI1_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x06000000)
#define ESAI1_CLK_ROOT_FROM_EXT_CLK_4  (0x07000000)

//ESAI2_CLK_ROOT
#define ESAI2_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define ESAI2_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x01000000)
#define ESAI2_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  (0x02000000)
#define ESAI2_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x04000000)
#define ESAI2_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x03000000)
#define ESAI2_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x05000000)
#define ESAI2_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x06000000)
#define ESAI2_CLK_ROOT_FROM_EXT_CLK_4  (0x07000000)

//ENET_PHY_REF_CLK_ROOT
#define ENET_PHY_REF_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define ENET_PHY_REF_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  (0x04000000)
#define ENET_PHY_REF_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x03000000)
#define ENET_PHY_REF_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x02000000)
#define ENET_PHY_REF_CLK_ROOT_FROM_SYSTEM_PLL2_50M_CLK  (0x01000000)
#define ENET_PHY_REF_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x05000000)
#define ENET_PHY_REF_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x07000000)
#define ENET_PHY_REF_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x06000000)

//NAND_CLK_ROOT
#define NAND_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define NAND_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  (0x03000000)
#define NAND_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  (0x01000000)
#define NAND_CLK_ROOT_FROM_SYSTEM_PLL2_250M_CLK  (0x06000000)
#define NAND_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define NAND_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x02000000)
#define NAND_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x04000000)
#define NAND_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x07000000)

//QSPI_CLK_ROOT
#define QSPI_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define QSPI_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  (0x01000000)
#define QSPI_CLK_ROOT_FROM_SYSTEM_PLL2_333M_CLK  (0x02000000)
#define QSPI_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  (0x03000000)
#define QSPI_CLK_ROOT_FROM_AUDIO_PLL2_650M_CLK   (0x04000000)
#define QSPI_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK  (0x05000000)
#define QSPI_CLK_ROOT_FROM_SYSTEM_PLL3_CLK       (0x06000000)
#define QSPI_CLK_ROOT_FROM_SYSTEM_PLL1_100M_CLK  (0x07000000)
#define QSPI_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x04000000)

//;USDHC1_CLK_ROOT
#define USDHC1_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define USDHC1_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  0x01000000
#define USDHC1_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define USDHC1_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  0x03000000
#define USDHC1_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x04000000
#define USDHC1_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK  0x05000000
#define USDHC1_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x06000000
#define USDHC1_CLK_ROOT_FROM_SYSTEM_PLL1_100M_CLK  0x07000000

//;USDHC2_CLK_ROOT
#define USDHC2_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define USDHC2_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  0x01000000
#define USDHC2_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define USDHC2_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  0x03000000
#define USDHC2_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x04000000
#define USDHC2_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK  0x05000000
#define USDHC2_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x06000000
#define USDHC2_CLK_ROOT_FROM_SYSTEM_PLL1_100M_CLK  0x07000000

//;USDHC3_CLK_ROOT
#define USDHC3_CLK_ROOT_FROM_OSC_25M_CLK  0x00000000
#define USDHC3_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  0x01000000
#define USDHC3_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  0x02000000
#define USDHC3_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  0x03000000
#define USDHC3_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  0x04000000
#define USDHC3_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK  0x05000000
#define USDHC3_CLK_ROOT_FROM_AUDIO_PLL2_CLK  0x06000000
#define USDHC3_CLK_ROOT_FROM_SYSTEM_PLL1_100M_CLK  0x07000000

//I2C1_CLK_ROOT
#define I2C1_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define I2C1_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x01000000)
#define I2C1_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x07000000)
#define I2C1_CLK_ROOT_FROM_SYSTEM_PLL2_50M_CLK  (0x02000000)
#define I2C1_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x03000000)
#define I2C1_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x04000000)
#define I2C1_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x06000000)
#define I2C1_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x05000000)

//I2C2_CLK_ROOT
#define I2C2_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define I2C2_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x01000000)
#define I2C2_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x07000000)
#define I2C2_CLK_ROOT_FROM_SYSTEM_PLL2_50M_CLK  (0x02000000)
#define I2C2_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x03000000)
#define I2C2_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x04000000)
#define I2C2_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x06000000)
#define I2C2_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x05000000)

//I2C3_CLK_ROOT
#define I2C3_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define I2C3_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x01000000)
#define I2C3_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x07000000)
#define I2C3_CLK_ROOT_FROM_SYSTEM_PLL2_50M_CLK  (0x02000000)
#define I2C3_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x03000000)
#define I2C3_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x04000000)
#define I2C3_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x06000000)
#define I2C3_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x05000000)

//I2C4_CLK_ROOT
#define I2C4_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define I2C4_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x01000000)
#define I2C4_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x07000000)
#define I2C4_CLK_ROOT_FROM_SYSTEM_PLL2_50M_CLK  (0x02000000)
#define I2C4_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x03000000)
#define I2C4_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x04000000)
#define I2C4_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x06000000)
#define I2C4_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x05000000)

//UART1_CLK_ROOT
#define UART1_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define UART1_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x02000000)
#define UART1_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x01000000)
#define UART1_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x03000000)
#define UART1_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x04000000)
#define UART1_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x07000000)
#define UART1_CLK_ROOT_FROM_EXT_CLK_2  (0x05000000)
#define UART1_CLK_ROOT_FROM_EXT_CLK_4  (0x06000000)

//UART2_CLK_ROOT
#define UART2_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define UART2_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x02000000)
#define UART2_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x01000000)
#define UART2_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x03000000)
#define UART2_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x04000000)
#define UART2_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x07000000)
#define UART2_CLK_ROOT_FROM_EXT_CLK_2  (0x05000000)
#define UART2_CLK_ROOT_FROM_EXT_CLK_3  (0x06000000)

//UART3_CLK_ROOT
#define UART3_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define UART3_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x02000000)
#define UART3_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x01000000)
#define UART3_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x03000000)
#define UART3_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x04000000)
#define UART3_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x07000000)
#define UART3_CLK_ROOT_FROM_EXT_CLK_2  (0x05000000)
#define UART3_CLK_ROOT_FROM_EXT_CLK_4  (0x06000000)

//UART4_CLK_ROOT
#define UART4_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define UART4_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x02000000)
#define UART4_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x01000000)
#define UART4_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x03000000)
#define UART4_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x04000000)
#define UART4_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x07000000)
#define UART4_CLK_ROOT_FROM_EXT_CLK_2  (0x05000000)
#define UART4_CLK_ROOT_FROM_EXT_CLK_3  (0x06000000)

//;USB_REF_CLK_CONTROLLER_ROOT
#define USB_REF_CLK_CONTROLLER_ROOT_FROM_OSC_25M_CLK  0x00000000
#define USB_REF_CLK_CONTROLLER_ROOT_FROM_XOSC_PLL_100M_CLK  0x01000000
#define USB_REF_CLK_CONTROLLER_ROOT_FROM_SYSTEM_PLL1_40M_CLK  0x02000000
#define USB_REF_CLK_CONTROLLER_ROOT_FROM_SYSTEM_PLL2_100M_CLK  0x03000000
#define USB_REF_CLK_CONTROLLER_ROOT_FROM_SYSTEM_PLL2_200M_CLK  0x04000000
#define USB_REF_CLK_CONTROLLER_ROOT_FROM_EXT_CLK_2  0x05000000
#define USB_REF_CLK_CONTROLLER_ROOT_FROM_EXT_CLK_3  0x06000000
#define USB_REF_CLK_CONTROLLER_ROOT_FROM_AUDIO_PLL2_CLK  0x07000000

//;USB_REF_CLK_PHY_ROOT
#define USB_REF_CLK_PHY_ROOT_FROM_OSC_25M_CLK  0x00000000
#define USB_REF_CLK_PHY_ROOT_FROM_SYSTEM_PLL1_100M_CLK  0x01000000
#define USB_REF_CLK_PHY_ROOT_FROM_SYSTEM_PLL1_40M_CLK  0x02000000
#define USB_REF_CLK_PHY_ROOT_FROM_SYSTEM_PLL2_100M_CLK  0x03000000
#define USB_REF_CLK_PHY_ROOT_FROM_SYSTEM_PLL2_200M_CLK  0x04000000
#define USB_REF_CLK_PHY_ROOT_FROM_EXT_CLK_2  0x05000000
#define USB_REF_CLK_PHY_ROOT_FROM_EXT_CLK_3  0x06000000
#define USB_REF_CLK_PHY_ROOT_FROM_AUDIO_PLL2_CLK  0x07000000

//GIC_CLK_ROOT
#define GIC_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define GIC_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x04000000)
#define GIC_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x02000000)
#define GIC_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x01000000)
#define GIC_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x03000000)
#define GIC_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x07000000)
#define GIC_CLK_ROOT_FROM_EXT_CLK_2  (0x05000000)
#define GIC_CLK_ROOT_FROM_EXT_CLK_4  (0x06000000)

//ECSPI1_CLK_ROOT
#define ECSPI1_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define ECSPI1_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x04000000)
#define ECSPI1_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x03000000)
#define ECSPI1_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x02000000)
#define ECSPI1_CLK_ROOT_FROM_SYSTEM_PLL2_250M_CLK  (0x06000000)
#define ECSPI1_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x01000000)
#define ECSPI1_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define ECSPI1_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x07000000)

//ECSPI2_CLK_ROOT
#define ECSPI2_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define ECSPI2_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x04000000)
#define ECSPI2_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x03000000)
#define ECSPI2_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x02000000)
#define ECSPI2_CLK_ROOT_FROM_SYSTEM_PLL2_250M_CLK  (0x06000000)
#define ECSPI2_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x01000000)
#define ECSPI2_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define ECSPI2_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x07000000)

//ECSPI3_CLK_ROOT
#define ECSPI3_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define ECSPI3_CLK_ROOT_FROM_SYSTEM_PLL1_800M_CLK  (0x04000000)
#define ECSPI3_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x03000000)
#define ECSPI3_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x02000000)
#define ECSPI3_CLK_ROOT_FROM_SYSTEM_PLL2_250M_CLK  (0x06000000)
#define ECSPI3_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x01000000)
#define ECSPI3_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define ECSPI3_CLK_ROOT_FROM_AUDIO_PLL2_CLK  (0x07000000)

//PWM1_CLK_ROOT
#define PWM1_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define PWM1_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x02000000)
#define PWM1_CLK_ROOT_FROM_SYSTEM_PLL1_80M_CLK  (0x06000000)
#define PWM1_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x03000000)
#define PWM1_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x01000000)
#define PWM1_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x04000000)
#define PWM1_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x07000000)
#define PWM1_CLK_ROOT_FROM_EXT_CLK_1  (0x05000000)

//PWM2_CLK_ROOT
#define PWM2_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define PWM2_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x02000000)
#define PWM2_CLK_ROOT_FROM_SYSTEM_PLL1_80M_CLK  (0x06000000)
#define PWM2_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x03000000)
#define PWM2_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x01000000)
#define PWM2_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x04000000)
#define PWM2_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x07000000)
#define PWM2_CLK_ROOT_FROM_EXT_CLK_1  (0x05000000)

//PWM3_CLK_ROOT
#define PWM3_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define PWM3_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x02000000)
#define PWM3_CLK_ROOT_FROM_SYSTEM_PLL1_80M_CLK  (0x06000000)
#define PWM3_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x03000000)
#define PWM3_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x01000000)
#define PWM3_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x04000000)
#define PWM3_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x07000000)
#define PWM3_CLK_ROOT_FROM_EXT_CLK_2  (0x05000000)

//PWM4_CLK_ROOT
#define PWM4_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define PWM4_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x02000000)
#define PWM4_CLK_ROOT_FROM_SYSTEM_PLL1_80M_CLK  (0x06000000)
#define PWM4_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x03000000)
#define PWM4_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x01000000)
#define PWM4_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x04000000)
#define PWM4_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x07000000)
#define PWM4_CLK_ROOT_FROM_EXT_CLK_2  (0x05000000)

//GPT1_CLK_ROOT
#define GPT1_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define GPT1_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  (0x02000000)
#define GPT1_CLK_ROOT_FROM_SYSTEM_PLL1_80M_CLK  (0x05000000)
#define GPT1_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x03000000)
#define GPT1_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x01000000)
#define GPT1_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x06000000)
#define GPT1_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x04000000)
#define GPT1_CLK_ROOT_FROM_EXT_CLK_1  (0x07000000)

//GPT2_CLK_ROOT
#define GPT2_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define GPT2_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  (0x02000000)
#define GPT2_CLK_ROOT_FROM_SYSTEM_PLL1_80M_CLK  (0x05000000)
#define GPT2_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x03000000)
#define GPT2_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x01000000)
#define GPT2_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x06000000)
#define GPT2_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x04000000)
#define GPT2_CLK_ROOT_FROM_EXT_CLK_2  (0x07000000)

//GPT3_CLK_ROOT
#define GPT3_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define GPT3_CLK_ROOT_FROM_SYSTEM_PLL1_400M_CLK  (0x02000000)
#define GPT3_CLK_ROOT_FROM_SYSTEM_PLL1_80M_CLK  (0x05000000)
#define GPT3_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x03000000)
#define GPT3_CLK_ROOT_FROM_SYSTEM_PLL2_100M_CLK  (0x01000000)
#define GPT3_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x06000000)
#define GPT3_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x04000000)
#define GPT3_CLK_ROOT_FROM_EXT_CLK_3  (0x07000000)

//TRACE_CLK_ROOT
#define TRACE_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define TRACE_CLK_ROOT_FROM_DRAM_PLL2_CLK  (0x03000000)
#define TRACE_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x02000000)
#define TRACE_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x01000000)
#define TRACE_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x04000000)
#define TRACE_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)
#define TRACE_CLK_ROOT_FROM_EXT_CLK_1  (0x06000000)
#define TRACE_CLK_ROOT_FROM_EXT_CLK_3  (0x07000000)

//WDOG_CLK_ROOT
#define WDOG_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define WDOG_CLK_ROOT_FROM_DRAM_PLL2_CLK  (0x03000000)
#define WDOG_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x02000000)
#define WDOG_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x01000000)
#define WDOG_CLK_ROOT_FROM_SYSTEM_PLL1_80M_CLK  (0x06000000)
#define WDOG_CLK_ROOT_FROM_SYSTEM_PLL2_166M_CLK  (0x07000000)
#define WDOG_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x04000000)
#define WDOG_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x05000000)

////AUDIO_MCLK_CLK_ROOT
//#define AUDIO_MCLK_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
//#define AUDIO_MCLK_CLK_ROOT_FROM_DRAM_PLL2_CLK  (0x03000000)
//#define AUDIO_MCLK_CLK_ROOT_FROM_SYSTEM_PLL1_160M_CLK  (0x02000000)
//#define AUDIO_MCLK_CLK_ROOT_FROM_SYSTEM_PLL1_133M_CLK  (0x01000000)
//#define AUDIO_MCLK_CLK_ROOT_FROM_SYSTEM_PLL2_125M_CLK  (0x04000000)
//#define AUDIO_MCLK_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x07000000)
//#define AUDIO_MCLK_CLK_ROOT_FROM_AUDIO_PLL1_CLK  (0x05000000)
//#define AUDIO_MCLK_CLK_ROOT_FROM_VIDEO_PLL_CLK  (0x06000000)

//WRCLK_CLK_ROOT
#define WRCLK_CLK_ROOT_FROM_OSC_25M_CLK  (0x00000000)
#define WRCLK_CLK_ROOT_FROM_DRAM_PLL2_CLK  (0x02000000)
#define WRCLK_CLK_ROOT_FROM_SYSTEM_PLL1_266M_CLK  (0x05000000)
#define WRCLK_CLK_ROOT_FROM_SYSTEM_PLL1_100M_CLK  (0x07000000)
#define WRCLK_CLK_ROOT_FROM_SYSTEM_PLL1_40M_CLK  (0x01000000)
#define WRCLK_CLK_ROOT_FROM_SYSTEM_PLL2_500M_CLK  (0x06000000)
#define WRCLK_CLK_ROOT_FROM_SYSTEM_PLL2_200M_CLK  (0x04000000)
#define WRCLK_CLK_ROOT_FROM_SYSTEM_PLL3_CLK  (0x03000000)

//IPP_DO_CLKO1
#define IPP_DO_CLKO1_FROM_OSC_25M_CLK  (0x00000000)
#define IPP_DO_CLKO1_FROM_DRAM_PLL2_CLK  (0x06000000)
#define IPP_DO_CLKO1_FROM_SYSTEM_PLL1_800M_CLK  (0x01000000)
#define IPP_DO_CLKO1_FROM_SYSTEM_PLL1_200M_CLK  (0x03000000)
#define IPP_DO_CLKO1_FROM_SYSTEM_PLL1_80M_CLK  (0x07000000)
#define IPP_DO_CLKO1_FROM_SYSTEM_PLL2_500M_CLK  (0x05000000)
#define IPP_DO_CLKO1_FROM_AUDIO_PLL2_CLK  (0x04000000)
#define IPP_DO_CLKO1_FROM_OSC_27M_CLK  (0x02000000)

//IPP_DO_CLKO2
#define IPP_DO_CLKO2_FROM_OSC_25M_CLK  (0x00000000)
#define IPP_DO_CLKO2_FROM_SYSTEM_PLL1_400M_CLK  (0x02000000)
#define IPP_DO_CLKO2_FROM_SYSTEM_PLL2_200M_CLK  (0x01000000)
#define IPP_DO_CLKO2_FROM_SYSTEM_PLL2_166M_CLK  (0x03000000)
#define IPP_DO_CLKO2_FROM_SYSTEM_PLL3_CLK  (0x04000000)
#define IPP_DO_CLKO2_FROM_AUDIO_PLL1_CLK  (0x05000000)
#define IPP_DO_CLKO2_FROM_VIDEO_PLL_CLK  (0x06000000)
#define IPP_DO_CLKO2_FROM_OSC_32K_CLK  (0x07000000)

#endif
