
OLED_ssd1309.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acd8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003a14  0800ae68  0800ae68  0001ae68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e87c  0800e87c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e87c  0800e87c  0001e87c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e884  0800e884  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e884  0800e884  0001e884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e888  0800e888  0001e888  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e88c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          00000630  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000814  20000814  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016994  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002eea  00000000  00000000  00036ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011c0  00000000  00000000  00039a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023e64  00000000  00000000  0003ac58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013e26  00000000  00000000  0005eabc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4d0d  00000000  00000000  000728e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001475ef  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00001090  00000000  00000000  00147648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005fdc  00000000  00000000  001486d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ae50 	.word	0x0800ae50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800ae50 	.word	0x0800ae50

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff0:	f002 fea0 	bl	8003d34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff4:	f000 f818 	bl	8001028 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff8:	f000 f998 	bl	800132c <MX_GPIO_Init>
  MX_RTC_Init();
 8000ffc:	f000 f87e 	bl	80010fc <MX_RTC_Init>
  MX_TIM6_Init();
 8001000:	f000 f90c 	bl	800121c <MX_TIM6_Init>
  MX_SPI1_Init();
 8001004:	f000 f8d4 	bl	80011b0 <MX_SPI1_Init>
  MX_DMA_Init();
 8001008:	f000 f968 	bl	80012dc <MX_DMA_Init>
  MX_UART4_Init();
 800100c:	f000 f93c 	bl	8001288 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  SSD1309_init();
 8001010:	f002 f966 	bl	80032e0 <SSD1309_init>
  SSD1309_Clear();
 8001014:	f002 fa1c 	bl	8003450 <SSD1309_Clear>
  SSD1309_UpdateScreen_1();
 8001018:	f002 f9e4 	bl	80033e4 <SSD1309_UpdateScreen_1>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
{
	  menu_display();
 800101c:	f000 fc66 	bl	80018ec <menu_display>
	  tick_ms();
 8001020:	f000 fc40 	bl	80018a4 <tick_ms>
	  menu_display();
 8001024:	e7fa      	b.n	800101c <main+0x30>
	...

08001028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b094      	sub	sp, #80	; 0x50
 800102c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800102e:	f107 0320 	add.w	r3, r7, #32
 8001032:	2230      	movs	r2, #48	; 0x30
 8001034:	2100      	movs	r1, #0
 8001036:	4618      	mov	r0, r3
 8001038:	f005 fae8 	bl	800660c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800103c:	f107 030c 	add.w	r3, r7, #12
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
 800104a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800104c:	2300      	movs	r3, #0
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	4b28      	ldr	r3, [pc, #160]	; (80010f4 <SystemClock_Config+0xcc>)
 8001052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001054:	4a27      	ldr	r2, [pc, #156]	; (80010f4 <SystemClock_Config+0xcc>)
 8001056:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800105a:	6413      	str	r3, [r2, #64]	; 0x40
 800105c:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <SystemClock_Config+0xcc>)
 800105e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001060:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001068:	2300      	movs	r3, #0
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	4b22      	ldr	r3, [pc, #136]	; (80010f8 <SystemClock_Config+0xd0>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a21      	ldr	r2, [pc, #132]	; (80010f8 <SystemClock_Config+0xd0>)
 8001072:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001076:	6013      	str	r3, [r2, #0]
 8001078:	4b1f      	ldr	r3, [pc, #124]	; (80010f8 <SystemClock_Config+0xd0>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001084:	230a      	movs	r3, #10
 8001086:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001088:	2301      	movs	r3, #1
 800108a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800108c:	2310      	movs	r3, #16
 800108e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001090:	2301      	movs	r3, #1
 8001092:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001094:	2302      	movs	r3, #2
 8001096:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001098:	2300      	movs	r3, #0
 800109a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800109c:	2308      	movs	r3, #8
 800109e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010a0:	23a8      	movs	r3, #168	; 0xa8
 80010a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010a4:	2302      	movs	r3, #2
 80010a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010a8:	2304      	movs	r3, #4
 80010aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ac:	f107 0320 	add.w	r3, r7, #32
 80010b0:	4618      	mov	r0, r3
 80010b2:	f003 fc93 	bl	80049dc <HAL_RCC_OscConfig>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80010bc:	f000 fa53 	bl	8001566 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010c0:	230f      	movs	r3, #15
 80010c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010c4:	2302      	movs	r3, #2
 80010c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80010c8:	2380      	movs	r3, #128	; 0x80
 80010ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010cc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010d6:	f107 030c 	add.w	r3, r7, #12
 80010da:	2102      	movs	r1, #2
 80010dc:	4618      	mov	r0, r3
 80010de:	f003 fef5 	bl	8004ecc <HAL_RCC_ClockConfig>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80010e8:	f000 fa3d 	bl	8001566 <Error_Handler>
  }
}
 80010ec:	bf00      	nop
 80010ee:	3750      	adds	r7, #80	; 0x50
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40007000 	.word	0x40007000

080010fc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001110:	2300      	movs	r3, #0
 8001112:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001114:	4b24      	ldr	r3, [pc, #144]	; (80011a8 <MX_RTC_Init+0xac>)
 8001116:	4a25      	ldr	r2, [pc, #148]	; (80011ac <MX_RTC_Init+0xb0>)
 8001118:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800111a:	4b23      	ldr	r3, [pc, #140]	; (80011a8 <MX_RTC_Init+0xac>)
 800111c:	2200      	movs	r2, #0
 800111e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001120:	4b21      	ldr	r3, [pc, #132]	; (80011a8 <MX_RTC_Init+0xac>)
 8001122:	227f      	movs	r2, #127	; 0x7f
 8001124:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001126:	4b20      	ldr	r3, [pc, #128]	; (80011a8 <MX_RTC_Init+0xac>)
 8001128:	22ff      	movs	r2, #255	; 0xff
 800112a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800112c:	4b1e      	ldr	r3, [pc, #120]	; (80011a8 <MX_RTC_Init+0xac>)
 800112e:	2200      	movs	r2, #0
 8001130:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001132:	4b1d      	ldr	r3, [pc, #116]	; (80011a8 <MX_RTC_Init+0xac>)
 8001134:	2200      	movs	r2, #0
 8001136:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001138:	4b1b      	ldr	r3, [pc, #108]	; (80011a8 <MX_RTC_Init+0xac>)
 800113a:	2200      	movs	r2, #0
 800113c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800113e:	481a      	ldr	r0, [pc, #104]	; (80011a8 <MX_RTC_Init+0xac>)
 8001140:	f004 f9a2 	bl	8005488 <HAL_RTC_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800114a:	f000 fa0c 	bl	8001566 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800114e:	2300      	movs	r3, #0
 8001150:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001152:	2300      	movs	r3, #0
 8001154:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001156:	2300      	movs	r3, #0
 8001158:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001162:	1d3b      	adds	r3, r7, #4
 8001164:	2201      	movs	r2, #1
 8001166:	4619      	mov	r1, r3
 8001168:	480f      	ldr	r0, [pc, #60]	; (80011a8 <MX_RTC_Init+0xac>)
 800116a:	f004 fa1e 	bl	80055aa <HAL_RTC_SetTime>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001174:	f000 f9f7 	bl	8001566 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001178:	2301      	movs	r3, #1
 800117a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800117c:	2301      	movs	r3, #1
 800117e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001180:	2301      	movs	r3, #1
 8001182:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001184:	2300      	movs	r3, #0
 8001186:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001188:	463b      	mov	r3, r7
 800118a:	2201      	movs	r2, #1
 800118c:	4619      	mov	r1, r3
 800118e:	4806      	ldr	r0, [pc, #24]	; (80011a8 <MX_RTC_Init+0xac>)
 8001190:	f004 fb26 	bl	80057e0 <HAL_RTC_SetDate>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800119a:	f000 f9e4 	bl	8001566 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800119e:	bf00      	nop
 80011a0:	3718      	adds	r7, #24
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000638 	.word	0x20000638
 80011ac:	40002800 	.word	0x40002800

080011b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011b4:	4b17      	ldr	r3, [pc, #92]	; (8001214 <MX_SPI1_Init+0x64>)
 80011b6:	4a18      	ldr	r2, [pc, #96]	; (8001218 <MX_SPI1_Init+0x68>)
 80011b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011ba:	4b16      	ldr	r3, [pc, #88]	; (8001214 <MX_SPI1_Init+0x64>)
 80011bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011c2:	4b14      	ldr	r3, [pc, #80]	; (8001214 <MX_SPI1_Init+0x64>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <MX_SPI1_Init+0x64>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011ce:	4b11      	ldr	r3, [pc, #68]	; (8001214 <MX_SPI1_Init+0x64>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011d4:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <MX_SPI1_Init+0x64>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <MX_SPI1_Init+0x64>)
 80011dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80011e2:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <MX_SPI1_Init+0x64>)
 80011e4:	2218      	movs	r2, #24
 80011e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011e8:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <MX_SPI1_Init+0x64>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011ee:	4b09      	ldr	r3, [pc, #36]	; (8001214 <MX_SPI1_Init+0x64>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011f4:	4b07      	ldr	r3, [pc, #28]	; (8001214 <MX_SPI1_Init+0x64>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011fa:	4b06      	ldr	r3, [pc, #24]	; (8001214 <MX_SPI1_Init+0x64>)
 80011fc:	220a      	movs	r2, #10
 80011fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001200:	4804      	ldr	r0, [pc, #16]	; (8001214 <MX_SPI1_Init+0x64>)
 8001202:	f004 fc73 	bl	8005aec <HAL_SPI_Init>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800120c:	f000 f9ab 	bl	8001566 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001210:	bf00      	nop
 8001212:	bd80      	pop	{r7, pc}
 8001214:	200006e4 	.word	0x200006e4
 8001218:	40013000 	.word	0x40013000

0800121c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001222:	463b      	mov	r3, r7
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800122a:	4b15      	ldr	r3, [pc, #84]	; (8001280 <MX_TIM6_Init+0x64>)
 800122c:	4a15      	ldr	r2, [pc, #84]	; (8001284 <MX_TIM6_Init+0x68>)
 800122e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4200;
 8001230:	4b13      	ldr	r3, [pc, #76]	; (8001280 <MX_TIM6_Init+0x64>)
 8001232:	f241 0268 	movw	r2, #4200	; 0x1068
 8001236:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001238:	4b11      	ldr	r3, [pc, #68]	; (8001280 <MX_TIM6_Init+0x64>)
 800123a:	2200      	movs	r2, #0
 800123c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 50000;
 800123e:	4b10      	ldr	r3, [pc, #64]	; (8001280 <MX_TIM6_Init+0x64>)
 8001240:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001244:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001246:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <MX_TIM6_Init+0x64>)
 8001248:	2200      	movs	r2, #0
 800124a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800124c:	480c      	ldr	r0, [pc, #48]	; (8001280 <MX_TIM6_Init+0x64>)
 800124e:	f004 fcd6 	bl	8005bfe <HAL_TIM_Base_Init>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001258:	f000 f985 	bl	8001566 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800125c:	2300      	movs	r3, #0
 800125e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001260:	2300      	movs	r3, #0
 8001262:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001264:	463b      	mov	r3, r7
 8001266:	4619      	mov	r1, r3
 8001268:	4805      	ldr	r0, [pc, #20]	; (8001280 <MX_TIM6_Init+0x64>)
 800126a:	f004 fef1 	bl	8006050 <HAL_TIMEx_MasterConfigSynchronization>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001274:	f000 f977 	bl	8001566 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000658 	.word	0x20000658
 8001284:	40001000 	.word	0x40001000

08001288 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800128c:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <MX_UART4_Init+0x4c>)
 800128e:	4a12      	ldr	r2, [pc, #72]	; (80012d8 <MX_UART4_Init+0x50>)
 8001290:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001292:	4b10      	ldr	r3, [pc, #64]	; (80012d4 <MX_UART4_Init+0x4c>)
 8001294:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001298:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800129a:	4b0e      	ldr	r3, [pc, #56]	; (80012d4 <MX_UART4_Init+0x4c>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <MX_UART4_Init+0x4c>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80012a6:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <MX_UART4_Init+0x4c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80012ac:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <MX_UART4_Init+0x4c>)
 80012ae:	220c      	movs	r2, #12
 80012b0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b2:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <MX_UART4_Init+0x4c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b8:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <MX_UART4_Init+0x4c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80012be:	4805      	ldr	r0, [pc, #20]	; (80012d4 <MX_UART4_Init+0x4c>)
 80012c0:	f004 ff56 	bl	8006170 <HAL_UART_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80012ca:	f000 f94c 	bl	8001566 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	200006a0 	.word	0x200006a0
 80012d8:	40004c00 	.word	0x40004c00

080012dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	607b      	str	r3, [r7, #4]
 80012e6:	4b10      	ldr	r3, [pc, #64]	; (8001328 <MX_DMA_Init+0x4c>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	4a0f      	ldr	r2, [pc, #60]	; (8001328 <MX_DMA_Init+0x4c>)
 80012ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012f0:	6313      	str	r3, [r2, #48]	; 0x30
 80012f2:	4b0d      	ldr	r3, [pc, #52]	; (8001328 <MX_DMA_Init+0x4c>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80012fe:	2200      	movs	r2, #0
 8001300:	2100      	movs	r1, #0
 8001302:	2038      	movs	r0, #56	; 0x38
 8001304:	f002 fe63 	bl	8003fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001308:	2038      	movs	r0, #56	; 0x38
 800130a:	f002 fe7c 	bl	8004006 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800130e:	2200      	movs	r2, #0
 8001310:	2100      	movs	r1, #0
 8001312:	203b      	movs	r0, #59	; 0x3b
 8001314:	f002 fe5b 	bl	8003fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001318:	203b      	movs	r0, #59	; 0x3b
 800131a:	f002 fe74 	bl	8004006 <HAL_NVIC_EnableIRQ>

}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40023800 	.word	0x40023800

0800132c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08c      	sub	sp, #48	; 0x30
 8001330:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001332:	f107 031c 	add.w	r3, r7, #28
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
 8001340:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	61bb      	str	r3, [r7, #24]
 8001346:	4b7c      	ldr	r3, [pc, #496]	; (8001538 <MX_GPIO_Init+0x20c>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	4a7b      	ldr	r2, [pc, #492]	; (8001538 <MX_GPIO_Init+0x20c>)
 800134c:	f043 0310 	orr.w	r3, r3, #16
 8001350:	6313      	str	r3, [r2, #48]	; 0x30
 8001352:	4b79      	ldr	r3, [pc, #484]	; (8001538 <MX_GPIO_Init+0x20c>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001356:	f003 0310 	and.w	r3, r3, #16
 800135a:	61bb      	str	r3, [r7, #24]
 800135c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	617b      	str	r3, [r7, #20]
 8001362:	4b75      	ldr	r3, [pc, #468]	; (8001538 <MX_GPIO_Init+0x20c>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	4a74      	ldr	r2, [pc, #464]	; (8001538 <MX_GPIO_Init+0x20c>)
 8001368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800136c:	6313      	str	r3, [r2, #48]	; 0x30
 800136e:	4b72      	ldr	r3, [pc, #456]	; (8001538 <MX_GPIO_Init+0x20c>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001376:	617b      	str	r3, [r7, #20]
 8001378:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	4b6e      	ldr	r3, [pc, #440]	; (8001538 <MX_GPIO_Init+0x20c>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	4a6d      	ldr	r2, [pc, #436]	; (8001538 <MX_GPIO_Init+0x20c>)
 8001384:	f043 0304 	orr.w	r3, r3, #4
 8001388:	6313      	str	r3, [r2, #48]	; 0x30
 800138a:	4b6b      	ldr	r3, [pc, #428]	; (8001538 <MX_GPIO_Init+0x20c>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	f003 0304 	and.w	r3, r3, #4
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	4b67      	ldr	r3, [pc, #412]	; (8001538 <MX_GPIO_Init+0x20c>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	4a66      	ldr	r2, [pc, #408]	; (8001538 <MX_GPIO_Init+0x20c>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6313      	str	r3, [r2, #48]	; 0x30
 80013a6:	4b64      	ldr	r3, [pc, #400]	; (8001538 <MX_GPIO_Init+0x20c>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	60bb      	str	r3, [r7, #8]
 80013b6:	4b60      	ldr	r3, [pc, #384]	; (8001538 <MX_GPIO_Init+0x20c>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	4a5f      	ldr	r2, [pc, #380]	; (8001538 <MX_GPIO_Init+0x20c>)
 80013bc:	f043 0308 	orr.w	r3, r3, #8
 80013c0:	6313      	str	r3, [r2, #48]	; 0x30
 80013c2:	4b5d      	ldr	r3, [pc, #372]	; (8001538 <MX_GPIO_Init+0x20c>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	f003 0308 	and.w	r3, r3, #8
 80013ca:	60bb      	str	r3, [r7, #8]
 80013cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
 80013d2:	4b59      	ldr	r3, [pc, #356]	; (8001538 <MX_GPIO_Init+0x20c>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a58      	ldr	r2, [pc, #352]	; (8001538 <MX_GPIO_Init+0x20c>)
 80013d8:	f043 0302 	orr.w	r3, r3, #2
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b56      	ldr	r3, [pc, #344]	; (8001538 <MX_GPIO_Init+0x20c>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2108      	movs	r1, #8
 80013ee:	4853      	ldr	r0, [pc, #332]	; (800153c <MX_GPIO_Init+0x210>)
 80013f0:	f003 fac2 	bl	8004978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80013f4:	2200      	movs	r2, #0
 80013f6:	2108      	movs	r1, #8
 80013f8:	4851      	ldr	r0, [pc, #324]	; (8001540 <MX_GPIO_Init+0x214>)
 80013fa:	f003 fabd 	bl	8004978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 80013fe:	2200      	movs	r2, #0
 8001400:	210a      	movs	r1, #10
 8001402:	4850      	ldr	r0, [pc, #320]	; (8001544 <MX_GPIO_Init+0x218>)
 8001404:	f003 fab8 	bl	8004978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8001408:	2200      	movs	r2, #0
 800140a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800140e:	484e      	ldr	r0, [pc, #312]	; (8001548 <MX_GPIO_Init+0x21c>)
 8001410:	f003 fab2 	bl	8004978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D0_Pin|D1_Pin|D2_Pin|D3_Pin
 8001414:	2201      	movs	r2, #1
 8001416:	21ff      	movs	r1, #255	; 0xff
 8001418:	484b      	ldr	r0, [pc, #300]	; (8001548 <MX_GPIO_Init+0x21c>)
 800141a:	f003 faad 	bl	8004978 <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RD_E_Pin|WR_Pin|CS_Pin|D_C_Pin
 800141e:	2201      	movs	r2, #1
 8001420:	21f8      	movs	r1, #248	; 0xf8
 8001422:	484a      	ldr	r0, [pc, #296]	; (800154c <MX_GPIO_Init+0x220>)
 8001424:	f003 faa8 	bl	8004978 <HAL_GPIO_WritePin>
                          |RES_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001428:	2308      	movs	r3, #8
 800142a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142c:	2301      	movs	r3, #1
 800142e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	2300      	movs	r3, #0
 8001436:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001438:	f107 031c 	add.w	r3, r7, #28
 800143c:	4619      	mov	r1, r3
 800143e:	483f      	ldr	r0, [pc, #252]	; (800153c <MX_GPIO_Init+0x210>)
 8001440:	f003 f8e6 	bl	8004610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001444:	2308      	movs	r3, #8
 8001446:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001448:	2301      	movs	r3, #1
 800144a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001450:	2300      	movs	r3, #0
 8001452:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001454:	f107 031c 	add.w	r3, r7, #28
 8001458:	4619      	mov	r1, r3
 800145a:	4839      	ldr	r0, [pc, #228]	; (8001540 <MX_GPIO_Init+0x214>)
 800145c:	f003 f8d8 	bl	8004610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001460:	2301      	movs	r3, #1
 8001462:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001464:	2300      	movs	r3, #0
 8001466:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001468:	2302      	movs	r3, #2
 800146a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800146c:	f107 031c 	add.w	r3, r7, #28
 8001470:	4619      	mov	r1, r3
 8001472:	4834      	ldr	r0, [pc, #208]	; (8001544 <MX_GPIO_Init+0x218>)
 8001474:	f003 f8cc 	bl	8004610 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001478:	230a      	movs	r3, #10
 800147a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147c:	2301      	movs	r3, #1
 800147e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001484:	2300      	movs	r3, #0
 8001486:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001488:	f107 031c 	add.w	r3, r7, #28
 800148c:	4619      	mov	r1, r3
 800148e:	482d      	ldr	r0, [pc, #180]	; (8001544 <MX_GPIO_Init+0x218>)
 8001490:	f003 f8be 	bl	8004610 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001494:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001498:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800149a:	2300      	movs	r3, #0
 800149c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800149e:	2302      	movs	r3, #2
 80014a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014a2:	f107 031c 	add.w	r3, r7, #28
 80014a6:	4619      	mov	r1, r3
 80014a8:	4824      	ldr	r0, [pc, #144]	; (800153c <MX_GPIO_Init+0x210>)
 80014aa:	f003 f8b1 	bl	8004610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80014ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b4:	2301      	movs	r3, #1
 80014b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014bc:	2300      	movs	r3, #0
 80014be:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014c0:	f107 031c 	add.w	r3, r7, #28
 80014c4:	4619      	mov	r1, r3
 80014c6:	4820      	ldr	r0, [pc, #128]	; (8001548 <MX_GPIO_Init+0x21c>)
 80014c8:	f003 f8a2 	bl	8004610 <HAL_GPIO_Init>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin D5_Pin D6_Pin D7_Pin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin
 80014cc:	23ff      	movs	r3, #255	; 0xff
 80014ce:	61fb      	str	r3, [r7, #28]
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d0:	2301      	movs	r3, #1
 80014d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d4:	2300      	movs	r3, #0
 80014d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d8:	2303      	movs	r3, #3
 80014da:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014dc:	f107 031c 	add.w	r3, r7, #28
 80014e0:	4619      	mov	r1, r3
 80014e2:	4819      	ldr	r0, [pc, #100]	; (8001548 <MX_GPIO_Init+0x21c>)
 80014e4:	f003 f894 	bl	8004610 <HAL_GPIO_Init>

  /*Configure GPIO pins : RD_E_Pin WR_Pin CS_Pin D_C_Pin
                           RES_Pin */
  GPIO_InitStruct.Pin = RD_E_Pin|WR_Pin|CS_Pin|D_C_Pin
 80014e8:	23f8      	movs	r3, #248	; 0xf8
 80014ea:	61fb      	str	r3, [r7, #28]
                          |RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ec:	2301      	movs	r3, #1
 80014ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f4:	2303      	movs	r3, #3
 80014f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f8:	f107 031c 	add.w	r3, r7, #28
 80014fc:	4619      	mov	r1, r3
 80014fe:	4813      	ldr	r0, [pc, #76]	; (800154c <MX_GPIO_Init+0x220>)
 8001500:	f003 f886 	bl	8004610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001504:	2301      	movs	r3, #1
 8001506:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001508:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800150c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001512:	f107 031c 	add.w	r3, r7, #28
 8001516:	4619      	mov	r1, r3
 8001518:	4808      	ldr	r0, [pc, #32]	; (800153c <MX_GPIO_Init+0x210>)
 800151a:	f003 f879 	bl	8004610 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2100      	movs	r1, #0
 8001522:	2006      	movs	r0, #6
 8001524:	f002 fd53 	bl	8003fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001528:	2006      	movs	r0, #6
 800152a:	f002 fd6c 	bl	8004006 <HAL_NVIC_EnableIRQ>

}
 800152e:	bf00      	nop
 8001530:	3730      	adds	r7, #48	; 0x30
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40023800 	.word	0x40023800
 800153c:	40021000 	.word	0x40021000
 8001540:	40020800 	.word	0x40020800
 8001544:	40020000 	.word	0x40020000
 8001548:	40020c00 	.word	0x40020c00
 800154c:	40020400 	.word	0x40020400

08001550 <HAL_GPIO_EXTI_Callback>:
{
		flag_rx = 1;
}*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
   {
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	80fb      	strh	r3, [r7, #6]
     /* Prevent unused argument(s) compilation warning */
     //UNUSED(GPIO_Pin);
     /* NOTE: This function Should not be modified, when the callback is needed,
              the HAL_GPIO_EXTI_Callback could be implemented in the user file
      */
   }
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001566:	b480      	push	{r7}
 8001568:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800156a:	b672      	cpsid	i
}
 800156c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800156e:	e7fe      	b.n	800156e <Error_Handler+0x8>

08001570 <button_rattle_GPIO>:

extern RTC_HandleTypeDef hrtc;
//extern TIM_HandleTypeDef htim6;

void button_rattle_GPIO(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	807b      	strh	r3, [r7, #2]
	static uint8_t flag_key1_press = 1;
	static uint32_t time_key1_press = 0;

	if (HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) == GPIO_PIN_SET && flag_key1_press)
 800157c:	887b      	ldrh	r3, [r7, #2]
 800157e:	4619      	mov	r1, r3
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f003 f9e1 	bl	8004948 <HAL_GPIO_ReadPin>
 8001586:	4603      	mov	r3, r0
 8001588:	2b01      	cmp	r3, #1
 800158a:	d10e      	bne.n	80015aa <button_rattle_GPIO+0x3a>
 800158c:	4b11      	ldr	r3, [pc, #68]	; (80015d4 <button_rattle_GPIO+0x64>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d00a      	beq.n	80015aa <button_rattle_GPIO+0x3a>
	{
		flag_key1_press = 0;
 8001594:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <button_rattle_GPIO+0x64>)
 8001596:	2200      	movs	r2, #0
 8001598:	701a      	strb	r2, [r3, #0]
		// Click Action
		button_gpio = 1;
 800159a:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <button_rattle_GPIO+0x68>)
 800159c:	2201      	movs	r2, #1
 800159e:	701a      	strb	r2, [r3, #0]
		time_key1_press = HAL_GetTick();
 80015a0:	f002 fc2e 	bl	8003e00 <HAL_GetTick>
 80015a4:	4603      	mov	r3, r0
 80015a6:	4a0d      	ldr	r2, [pc, #52]	; (80015dc <button_rattle_GPIO+0x6c>)
 80015a8:	6013      	str	r3, [r2, #0]
	}

	if (!flag_key1_press && (HAL_GetTick() - time_key1_press) > 300)
 80015aa:	4b0a      	ldr	r3, [pc, #40]	; (80015d4 <button_rattle_GPIO+0x64>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d10b      	bne.n	80015ca <button_rattle_GPIO+0x5a>
 80015b2:	f002 fc25 	bl	8003e00 <HAL_GetTick>
 80015b6:	4602      	mov	r2, r0
 80015b8:	4b08      	ldr	r3, [pc, #32]	; (80015dc <button_rattle_GPIO+0x6c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80015c2:	d902      	bls.n	80015ca <button_rattle_GPIO+0x5a>
	{
		flag_key1_press = 1;
 80015c4:	4b03      	ldr	r3, [pc, #12]	; (80015d4 <button_rattle_GPIO+0x64>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	701a      	strb	r2, [r3, #0]
	}
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000000 	.word	0x20000000
 80015d8:	20000224 	.word	0x20000224
 80015dc:	20000228 	.word	0x20000228

080015e0 <get_time>:
void get_time(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b088      	sub	sp, #32
 80015e4:	af02      	add	r7, sp, #8
	RTC_TimeTypeDef sTime =
 80015e6:	1d3b      	adds	r3, r7, #4
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
	{ 0 };
	RTC_DateTypeDef sDate =
 80015f4:	2300      	movs	r3, #0
 80015f6:	603b      	str	r3, [r7, #0]
	{ 0 };

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); // RTC_FORMAT_BIN , RTC_FORMAT_BCD
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	2200      	movs	r2, #0
 80015fc:	4619      	mov	r1, r3
 80015fe:	4814      	ldr	r0, [pc, #80]	; (8001650 <get_time+0x70>)
 8001600:	f004 f890 	bl	8005724 <HAL_RTC_GetTime>
	snprintf(buff_time, 15, "%02d:%02d:%02d", sTime.Hours, sTime.Minutes,
 8001604:	793b      	ldrb	r3, [r7, #4]
 8001606:	4619      	mov	r1, r3
 8001608:	797b      	ldrb	r3, [r7, #5]
			sTime.Seconds);
 800160a:	79ba      	ldrb	r2, [r7, #6]
	snprintf(buff_time, 15, "%02d:%02d:%02d", sTime.Hours, sTime.Minutes,
 800160c:	9201      	str	r2, [sp, #4]
 800160e:	9300      	str	r3, [sp, #0]
 8001610:	460b      	mov	r3, r1
 8001612:	4a10      	ldr	r2, [pc, #64]	; (8001654 <get_time+0x74>)
 8001614:	210f      	movs	r1, #15
 8001616:	4810      	ldr	r0, [pc, #64]	; (8001658 <get_time+0x78>)
 8001618:	f001 fdd2 	bl	80031c0 <snprintf_>

	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800161c:	463b      	mov	r3, r7
 800161e:	2200      	movs	r2, #0
 8001620:	4619      	mov	r1, r3
 8001622:	480b      	ldr	r0, [pc, #44]	; (8001650 <get_time+0x70>)
 8001624:	f004 f983 	bl	800592e <HAL_RTC_GetDate>
	snprintf(buff_date, 15, "%02d-%02d-%d", sDate.Date, sDate.Month,
 8001628:	78bb      	ldrb	r3, [r7, #2]
 800162a:	4619      	mov	r1, r3
 800162c:	787b      	ldrb	r3, [r7, #1]
 800162e:	461a      	mov	r2, r3
			2000 + sDate.Year);
 8001630:	78fb      	ldrb	r3, [r7, #3]
	snprintf(buff_date, 15, "%02d-%02d-%d", sDate.Date, sDate.Month,
 8001632:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001636:	9301      	str	r3, [sp, #4]
 8001638:	9200      	str	r2, [sp, #0]
 800163a:	460b      	mov	r3, r1
 800163c:	4a07      	ldr	r2, [pc, #28]	; (800165c <get_time+0x7c>)
 800163e:	210f      	movs	r1, #15
 8001640:	4807      	ldr	r0, [pc, #28]	; (8001660 <get_time+0x80>)
 8001642:	f001 fdbd 	bl	80031c0 <snprintf_>
}
 8001646:	bf00      	nop
 8001648:	3718      	adds	r7, #24
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000638 	.word	0x20000638
 8001654:	0800ae68 	.word	0x0800ae68
 8001658:	20000200 	.word	0x20000200
 800165c:	0800ae78 	.word	0x0800ae78
 8001660:	20000210 	.word	0x20000210

08001664 <data_time>:
void data_time (void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
	if (flag_tick == 1)
 8001668:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <data_time+0x4c>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d107      	bne.n	8001680 <data_time+0x1c>
	{
		timer = HAL_GetTick();
 8001670:	f002 fbc6 	bl	8003e00 <HAL_GetTick>
 8001674:	4603      	mov	r3, r0
 8001676:	4a0f      	ldr	r2, [pc, #60]	; (80016b4 <data_time+0x50>)
 8001678:	6013      	str	r3, [r2, #0]
		flag_tick = 0;
 800167a:	4b0d      	ldr	r3, [pc, #52]	; (80016b0 <data_time+0x4c>)
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
	}
	get_time();
 8001680:	f7ff ffae 	bl	80015e0 <get_time>
	SSD1309_Clear();
 8001684:	f001 fee4 	bl	8003450 <SSD1309_Clear>
	SSD1309_GotoXY(40, 10);
 8001688:	210a      	movs	r1, #10
 800168a:	2028      	movs	r0, #40	; 0x28
 800168c:	f001 feec 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(buff_time, pt12);
 8001690:	210c      	movs	r1, #12
 8001692:	4809      	ldr	r0, [pc, #36]	; (80016b8 <data_time+0x54>)
 8001694:	f001 fefe 	bl	8003494 <Output_String_Arial>
	SSD1309_GotoXY(25, 32);
 8001698:	2120      	movs	r1, #32
 800169a:	2019      	movs	r0, #25
 800169c:	f001 fee4 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(buff_date, pt12);
 80016a0:	210c      	movs	r1, #12
 80016a2:	4806      	ldr	r0, [pc, #24]	; (80016bc <data_time+0x58>)
 80016a4:	f001 fef6 	bl	8003494 <Output_String_Arial>
	SSD1309_UpdateScreen_1();
 80016a8:	f001 fe9c 	bl	80033e4 <SSD1309_UpdateScreen_1>
}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000225 	.word	0x20000225
 80016b4:	20000220 	.word	0x20000220
 80016b8:	20000200 	.word	0x20000200
 80016bc:	20000210 	.word	0x20000210

080016c0 <volume>:
 void volume (void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
	if (flag_tick == 1)
 80016c4:	4b18      	ldr	r3, [pc, #96]	; (8001728 <volume+0x68>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d107      	bne.n	80016dc <volume+0x1c>
	{
		timer = HAL_GetTick();
 80016cc:	f002 fb98 	bl	8003e00 <HAL_GetTick>
 80016d0:	4603      	mov	r3, r0
 80016d2:	4a16      	ldr	r2, [pc, #88]	; (800172c <volume+0x6c>)
 80016d4:	6013      	str	r3, [r2, #0]
		flag_tick = 0;
 80016d6:	4b14      	ldr	r3, [pc, #80]	; (8001728 <volume+0x68>)
 80016d8:	2200      	movs	r2, #0
 80016da:	701a      	strb	r2, [r3, #0]
	}
	SSD1309_Clear();
 80016dc:	f001 feb8 	bl	8003450 <SSD1309_Clear>
	SSD1309_GotoXY(0, 0);
 80016e0:	2100      	movs	r1, #0
 80016e2:	2000      	movs	r0, #0
 80016e4:	f001 fec0 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(" :", pt10);
 80016e8:	210a      	movs	r1, #10
 80016ea:	4811      	ldr	r0, [pc, #68]	; (8001730 <volume+0x70>)
 80016ec:	f001 fed2 	bl	8003494 <Output_String_Arial>
	SSD1309_GotoXY(5, 20);
 80016f0:	2114      	movs	r1, #20
 80016f2:	2005      	movs	r0, #5
 80016f4:	f001 feb8 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(" Q [ /]", pt12);
 80016f8:	210c      	movs	r1, #12
 80016fa:	480e      	ldr	r0, [pc, #56]	; (8001734 <volume+0x74>)
 80016fc:	f001 feca 	bl	8003494 <Output_String_Arial>
	SSD1309_GotoXY(88, 15);
 8001700:	210f      	movs	r1, #15
 8001702:	2058      	movs	r0, #88	; 0x58
 8001704:	f001 feb0 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial("3", pt8);
 8001708:	2108      	movs	r1, #8
 800170a:	480b      	ldr	r0, [pc, #44]	; (8001738 <volume+0x78>)
 800170c:	f001 fec2 	bl	8003494 <Output_String_Arial>
	SSD1309_GotoXY(10, 40);
 8001710:	2128      	movs	r1, #40	; 0x28
 8001712:	200a      	movs	r0, #10
 8001714:	f001 fea8 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial("  0000000,00", pt12);
 8001718:	210c      	movs	r1, #12
 800171a:	4808      	ldr	r0, [pc, #32]	; (800173c <volume+0x7c>)
 800171c:	f001 feba 	bl	8003494 <Output_String_Arial>
	SSD1309_UpdateScreen_1();
 8001720:	f001 fe60 	bl	80033e4 <SSD1309_UpdateScreen_1>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000225 	.word	0x20000225
 800172c:	20000220 	.word	0x20000220
 8001730:	0800ae88 	.word	0x0800ae88
 8001734:	0800ae9c 	.word	0x0800ae9c
 8001738:	0800aeac 	.word	0x0800aeac
 800173c:	0800aeb0 	.word	0x0800aeb0

08001740 <expenses>:
  void expenses (void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	if (flag_tick == 1)
 8001744:	4b18      	ldr	r3, [pc, #96]	; (80017a8 <expenses+0x68>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d107      	bne.n	800175c <expenses+0x1c>
	{
		timer = HAL_GetTick();
 800174c:	f002 fb58 	bl	8003e00 <HAL_GetTick>
 8001750:	4603      	mov	r3, r0
 8001752:	4a16      	ldr	r2, [pc, #88]	; (80017ac <expenses+0x6c>)
 8001754:	6013      	str	r3, [r2, #0]
		flag_tick = 0;
 8001756:	4b14      	ldr	r3, [pc, #80]	; (80017a8 <expenses+0x68>)
 8001758:	2200      	movs	r2, #0
 800175a:	701a      	strb	r2, [r3, #0]
	}
	SSD1309_Clear();
 800175c:	f001 fe78 	bl	8003450 <SSD1309_Clear>
	SSD1309_GotoXY(0, 0);
 8001760:	2100      	movs	r1, #0
 8001762:	2000      	movs	r0, #0
 8001764:	f001 fe80 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(" :", pt10);
 8001768:	210a      	movs	r1, #10
 800176a:	4811      	ldr	r0, [pc, #68]	; (80017b0 <expenses+0x70>)
 800176c:	f001 fe92 	bl	8003494 <Output_String_Arial>
	SSD1309_GotoXY(5, 20);
 8001770:	2114      	movs	r1, #20
 8001772:	2005      	movs	r0, #5
 8001774:	f001 fe78 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(" . [ ]", pt12);
 8001778:	210c      	movs	r1, #12
 800177a:	480e      	ldr	r0, [pc, #56]	; (80017b4 <expenses+0x74>)
 800177c:	f001 fe8a 	bl	8003494 <Output_String_Arial>
	SSD1309_GotoXY(113, 15);
 8001780:	210f      	movs	r1, #15
 8001782:	2071      	movs	r0, #113	; 0x71
 8001784:	f001 fe70 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial("3", pt8);
 8001788:	2108      	movs	r1, #8
 800178a:	480b      	ldr	r0, [pc, #44]	; (80017b8 <expenses+0x78>)
 800178c:	f001 fe82 	bl	8003494 <Output_String_Arial>
	SSD1309_GotoXY(10, 40);
 8001790:	2128      	movs	r1, #40	; 0x28
 8001792:	200a      	movs	r0, #10
 8001794:	f001 fe68 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial("  0000000,00", pt12);
 8001798:	210c      	movs	r1, #12
 800179a:	4808      	ldr	r0, [pc, #32]	; (80017bc <expenses+0x7c>)
 800179c:	f001 fe7a 	bl	8003494 <Output_String_Arial>
	SSD1309_UpdateScreen_1();
 80017a0:	f001 fe20 	bl	80033e4 <SSD1309_UpdateScreen_1>
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20000225 	.word	0x20000225
 80017ac:	20000220 	.word	0x20000220
 80017b0:	0800ae88 	.word	0x0800ae88
 80017b4:	0800aec0 	.word	0x0800aec0
 80017b8:	0800aeac 	.word	0x0800aeac
 80017bc:	0800aeb0 	.word	0x0800aeb0

080017c0 <temp_press>:

  void temp_press(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
	if (flag_tick == 1)
 80017c4:	4b17      	ldr	r3, [pc, #92]	; (8001824 <temp_press+0x64>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d107      	bne.n	80017dc <temp_press+0x1c>
	{
		timer = HAL_GetTick();
 80017cc:	f002 fb18 	bl	8003e00 <HAL_GetTick>
 80017d0:	4603      	mov	r3, r0
 80017d2:	4a15      	ldr	r2, [pc, #84]	; (8001828 <temp_press+0x68>)
 80017d4:	6013      	str	r3, [r2, #0]
		flag_tick = 0;
 80017d6:	4b13      	ldr	r3, [pc, #76]	; (8001824 <temp_press+0x64>)
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]
	}
	SSD1309_Clear();
 80017dc:	f001 fe38 	bl	8003450 <SSD1309_Clear>
	SSD1309_GotoXY(0, 0);
 80017e0:	2100      	movs	r1, #0
 80017e2:	2000      	movs	r0, #0
 80017e4:	f001 fe40 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(" :", pt10);
 80017e8:	210a      	movs	r1, #10
 80017ea:	4810      	ldr	r0, [pc, #64]	; (800182c <temp_press+0x6c>)
 80017ec:	f001 fe52 	bl	8003494 <Output_String_Arial>
	SSD1309_GotoXY(3, 20);
 80017f0:	2114      	movs	r1, #20
 80017f2:	2003      	movs	r0, #3
 80017f4:	f001 fe38 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(". +27,5  ", pt12);
 80017f8:	210c      	movs	r1, #12
 80017fa:	480d      	ldr	r0, [pc, #52]	; (8001830 <temp_press+0x70>)
 80017fc:	f001 fe4a 	bl	8003494 <Output_String_Arial>
	ssd1309_DrawCircle(89, 21, 2);
 8001800:	2202      	movs	r2, #2
 8001802:	2115      	movs	r1, #21
 8001804:	2059      	movs	r0, #89	; 0x59
 8001806:	f001 ff57 	bl	80036b8 <ssd1309_DrawCircle>
	SSD1309_GotoXY(3, 40);
 800180a:	2128      	movs	r1, #40	; 0x28
 800180c:	2003      	movs	r0, #3
 800180e:	f001 fe2b 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(". 105,35 ", pt12);
 8001812:	210c      	movs	r1, #12
 8001814:	4807      	ldr	r0, [pc, #28]	; (8001834 <temp_press+0x74>)
 8001816:	f001 fe3d 	bl	8003494 <Output_String_Arial>
	SSD1309_UpdateScreen_1();
 800181a:	f001 fde3 	bl	80033e4 <SSD1309_UpdateScreen_1>
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20000225 	.word	0x20000225
 8001828:	20000220 	.word	0x20000220
 800182c:	0800ae88 	.word	0x0800ae88
 8001830:	0800aed4 	.word	0x0800aed4
 8001834:	0800aee4 	.word	0x0800aee4

08001838 <battery_status>:
void battery_status (void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
	if (flag_tick == 1)
 800183c:	4b14      	ldr	r3, [pc, #80]	; (8001890 <battery_status+0x58>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d107      	bne.n	8001854 <battery_status+0x1c>
	{
		timer = HAL_GetTick();
 8001844:	f002 fadc 	bl	8003e00 <HAL_GetTick>
 8001848:	4603      	mov	r3, r0
 800184a:	4a12      	ldr	r2, [pc, #72]	; (8001894 <battery_status+0x5c>)
 800184c:	6013      	str	r3, [r2, #0]
		flag_tick = 0;
 800184e:	4b10      	ldr	r3, [pc, #64]	; (8001890 <battery_status+0x58>)
 8001850:	2200      	movs	r2, #0
 8001852:	701a      	strb	r2, [r3, #0]
	}
	SSD1309_Clear();
 8001854:	f001 fdfc 	bl	8003450 <SSD1309_Clear>
	SSD1309_GotoXY(0, 0);
 8001858:	2100      	movs	r1, #0
 800185a:	2000      	movs	r0, #0
 800185c:	f001 fe04 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(" :", pt12);
 8001860:	210c      	movs	r1, #12
 8001862:	480d      	ldr	r0, [pc, #52]	; (8001898 <battery_status+0x60>)
 8001864:	f001 fe16 	bl	8003494 <Output_String_Arial>
	SSD1309_GotoXY(5, 20);
 8001868:	2114      	movs	r1, #20
 800186a:	2005      	movs	r0, #5
 800186c:	f001 fdfc 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(".      75%", pt12);
 8001870:	210c      	movs	r1, #12
 8001872:	480a      	ldr	r0, [pc, #40]	; (800189c <battery_status+0x64>)
 8001874:	f001 fe0e 	bl	8003494 <Output_String_Arial>
	SSD1309_GotoXY(5, 40);
 8001878:	2128      	movs	r1, #40	; 0x28
 800187a:	2005      	movs	r0, #5
 800187c:	f001 fdf4 	bl	8003468 <SSD1309_GotoXY>
	Output_String_Arial(".         100%", pt12);
 8001880:	210c      	movs	r1, #12
 8001882:	4807      	ldr	r0, [pc, #28]	; (80018a0 <battery_status+0x68>)
 8001884:	f001 fe06 	bl	8003494 <Output_String_Arial>
	SSD1309_UpdateScreen_1();
 8001888:	f001 fdac 	bl	80033e4 <SSD1309_UpdateScreen_1>
}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000225 	.word	0x20000225
 8001894:	20000220 	.word	0x20000220
 8001898:	0800aef8 	.word	0x0800aef8
 800189c:	0800af08 	.word	0x0800af08
 80018a0:	0800af18 	.word	0x0800af18

080018a4 <tick_ms>:

 void tick_ms(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
	 if ((HAL_GetTick() - timer) > 30000)
 80018a8:	f002 faaa 	bl	8003e00 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	4b0c      	ldr	r3, [pc, #48]	; (80018e0 <tick_ms+0x3c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	f247 5230 	movw	r2, #30000	; 0x7530
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d90e      	bls.n	80018da <tick_ms+0x36>
	 	 {
		 	 a = 0;
 80018bc:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <tick_ms+0x40>)
 80018be:	2200      	movs	r2, #0
 80018c0:	701a      	strb	r2, [r3, #0]
	 		 SSD1309_Clear();
 80018c2:	f001 fdc5 	bl	8003450 <SSD1309_Clear>
	 		 SSD1309_UpdateScreen_1();
 80018c6:	f001 fd8d 	bl	80033e4 <SSD1309_UpdateScreen_1>
	 		 flag_tick = 1;
 80018ca:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <tick_ms+0x44>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	701a      	strb	r2, [r3, #0]
	 		 timer = HAL_GetTick();
 80018d0:	f002 fa96 	bl	8003e00 <HAL_GetTick>
 80018d4:	4603      	mov	r3, r0
 80018d6:	4a02      	ldr	r2, [pc, #8]	; (80018e0 <tick_ms+0x3c>)
 80018d8:	6013      	str	r3, [r2, #0]
	 	}
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000220 	.word	0x20000220
 80018e4:	20000226 	.word	0x20000226
 80018e8:	20000225 	.word	0x20000225

080018ec <menu_display>:
	}
	if (a > 5) {a = 0; a++;}
}*/

 void menu_display (void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
	 button_rattle_GPIO(GPIOA, GPIO_PIN_0);
 80018f0:	2101      	movs	r1, #1
 80018f2:	481c      	ldr	r0, [pc, #112]	; (8001964 <menu_display+0x78>)
 80018f4:	f7ff fe3c 	bl	8001570 <button_rattle_GPIO>
	 	if (button_gpio == 1)
 80018f8:	4b1b      	ldr	r3, [pc, #108]	; (8001968 <menu_display+0x7c>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d10d      	bne.n	800191c <menu_display+0x30>
	 	{
	 		timer = HAL_GetTick();
 8001900:	f002 fa7e 	bl	8003e00 <HAL_GetTick>
 8001904:	4603      	mov	r3, r0
 8001906:	4a19      	ldr	r2, [pc, #100]	; (800196c <menu_display+0x80>)
 8001908:	6013      	str	r3, [r2, #0]
	 		button_gpio = 0;
 800190a:	4b17      	ldr	r3, [pc, #92]	; (8001968 <menu_display+0x7c>)
 800190c:	2200      	movs	r2, #0
 800190e:	701a      	strb	r2, [r3, #0]
	 		a++;
 8001910:	4b17      	ldr	r3, [pc, #92]	; (8001970 <menu_display+0x84>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	3301      	adds	r3, #1
 8001916:	b2da      	uxtb	r2, r3
 8001918:	4b15      	ldr	r3, [pc, #84]	; (8001970 <menu_display+0x84>)
 800191a:	701a      	strb	r2, [r3, #0]
	 	}
  switch(a)
 800191c:	4b14      	ldr	r3, [pc, #80]	; (8001970 <menu_display+0x84>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	3b01      	subs	r3, #1
 8001922:	2b04      	cmp	r3, #4
 8001924:	d81b      	bhi.n	800195e <menu_display+0x72>
 8001926:	a201      	add	r2, pc, #4	; (adr r2, 800192c <menu_display+0x40>)
 8001928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192c:	08001941 	.word	0x08001941
 8001930:	08001947 	.word	0x08001947
 8001934:	0800194d 	.word	0x0800194d
 8001938:	08001953 	.word	0x08001953
 800193c:	08001959 	.word	0x08001959
  {
    case 1:
     {
    	 data_time();
 8001940:	f7ff fe90 	bl	8001664 <data_time>
    	 break;
 8001944:	e00b      	b.n	800195e <menu_display+0x72>
     }
    case 2:
     {
    	 volume();
 8001946:	f7ff febb 	bl	80016c0 <volume>
    	 break;
 800194a:	e008      	b.n	800195e <menu_display+0x72>
     }
    case 3:
     {
    	 expenses();
 800194c:	f7ff fef8 	bl	8001740 <expenses>
    	 break;
 8001950:	e005      	b.n	800195e <menu_display+0x72>
     }
    case 4:
     {
    	 temp_press();
 8001952:	f7ff ff35 	bl	80017c0 <temp_press>
    	 break;
 8001956:	e002      	b.n	800195e <menu_display+0x72>
     }
    case 5:
     {
    	 battery_status();
 8001958:	f7ff ff6e 	bl	8001838 <battery_status>
    	 break;
 800195c:	bf00      	nop
     if (a > 5) {a = 0; a++;}
    //default  : a = 0;
  // a++;
    //break;
  }
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40020000 	.word	0x40020000
 8001968:	20000224 	.word	0x20000224
 800196c:	20000220 	.word	0x20000220
 8001970:	20000226 	.word	0x20000226

08001974 <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	60b9      	str	r1, [r7, #8]
 800197c:	607a      	str	r2, [r7, #4]
 800197e:	603b      	str	r3, [r7, #0]
 8001980:	4603      	mov	r3, r0
 8001982:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	429a      	cmp	r2, r3
 800198a:	d204      	bcs.n	8001996 <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 800198c:	68ba      	ldr	r2, [r7, #8]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	7bfa      	ldrb	r2, [r7, #15]
 8001994:	701a      	strb	r2, [r3, #0]
  }
}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b085      	sub	sp, #20
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
 80019ac:	603b      	str	r3, [r7, #0]
 80019ae:	4603      	mov	r3, r0
 80019b0:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 80019b2:	bf00      	nop
 80019b4:	3714      	adds	r7, #20
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 80019be:	b480      	push	{r7}
 80019c0:	b085      	sub	sp, #20
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
 80019c6:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	e002      	b.n	80019d4 <_strnlen_s+0x16>
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	3301      	adds	r3, #1
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d004      	beq.n	80019e6 <_strnlen_s+0x28>
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	1e5a      	subs	r2, r3, #1
 80019e0:	603a      	str	r2, [r7, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1f3      	bne.n	80019ce <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	1ad3      	subs	r3, r2, r3
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	2b2f      	cmp	r3, #47	; 0x2f
 8001a06:	d904      	bls.n	8001a12 <_is_digit+0x1a>
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	2b39      	cmp	r3, #57	; 0x39
 8001a0c:	d801      	bhi.n	8001a12 <_is_digit+0x1a>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <_is_digit+0x1c>
 8001a12:	2300      	movs	r3, #0
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	b2db      	uxtb	r3, r3
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr

08001a26 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b084      	sub	sp, #16
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8001a32:	e00e      	b.n	8001a52 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8001a34:	68fa      	ldr	r2, [r7, #12]
 8001a36:	4613      	mov	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	4413      	add	r3, r2
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	4618      	mov	r0, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	1c59      	adds	r1, r3, #1
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	6011      	str	r1, [r2, #0]
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	4403      	add	r3, r0
 8001a4e:	3b30      	subs	r3, #48	; 0x30
 8001a50:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ffcd 	bl	80019f8 <_is_digit>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d1e7      	bne.n	8001a34 <_atoi+0xe>
  }
  return i;
 8001a64:	68fb      	ldr	r3, [r7, #12]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8001a6e:	b590      	push	{r4, r7, lr}
 8001a70:	b087      	sub	sp, #28
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	60f8      	str	r0, [r7, #12]
 8001a76:	60b9      	str	r1, [r7, #8]
 8001a78:	607a      	str	r2, [r7, #4]
 8001a7a:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8001a80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a82:	f003 0302 	and.w	r3, r3, #2
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d125      	bne.n	8001ad6 <_out_rev+0x68>
 8001a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a8c:	f003 0301 	and.w	r3, r3, #1
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d120      	bne.n	8001ad6 <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 8001a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	e00a      	b.n	8001ab0 <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	1c53      	adds	r3, r2, #1
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	68fc      	ldr	r4, [r7, #12]
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	68b9      	ldr	r1, [r7, #8]
 8001aa6:	2020      	movs	r0, #32
 8001aa8:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	3301      	adds	r3, #1
 8001aae:	617b      	str	r3, [r7, #20]
 8001ab0:	697a      	ldr	r2, [r7, #20]
 8001ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d3f0      	bcc.n	8001a9a <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 8001ab8:	e00d      	b.n	8001ad6 <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 8001aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001abc:	3b01      	subs	r3, #1
 8001abe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ac0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac4:	4413      	add	r3, r2
 8001ac6:	7818      	ldrb	r0, [r3, #0]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	1c53      	adds	r3, r2, #1
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	68fc      	ldr	r4, [r7, #12]
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	47a0      	blx	r4
  while (len) {
 8001ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1ee      	bne.n	8001aba <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8001adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d00e      	beq.n	8001b04 <_out_rev+0x96>
    while (idx - start_idx < width) {
 8001ae6:	e007      	b.n	8001af8 <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	1c53      	adds	r3, r2, #1
 8001aec:	607b      	str	r3, [r7, #4]
 8001aee:	68fc      	ldr	r4, [r7, #12]
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	68b9      	ldr	r1, [r7, #8]
 8001af4:	2020      	movs	r0, #32
 8001af6:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d8f1      	bhi.n	8001ae8 <_out_rev+0x7a>
    }
  }

  return idx;
 8001b04:	687b      	ldr	r3, [r7, #4]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	371c      	adds	r7, #28
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd90      	pop	{r4, r7, pc}

08001b0e <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b088      	sub	sp, #32
 8001b12:	af04      	add	r7, sp, #16
 8001b14:	60f8      	str	r0, [r7, #12]
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
 8001b1a:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8001b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d136      	bne.n	8001b94 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8001b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d018      	beq.n	8001b5e <_ntoa_format+0x50>
 8001b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d013      	beq.n	8001b5e <_ntoa_format+0x50>
 8001b36:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d104      	bne.n	8001b48 <_ntoa_format+0x3a>
 8001b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b40:	f003 030c 	and.w	r3, r3, #12
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d00a      	beq.n	8001b5e <_ntoa_format+0x50>
      width--;
 8001b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001b4e:	e006      	b.n	8001b5e <_ntoa_format+0x50>
      buf[len++] = '0';
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	1c5a      	adds	r2, r3, #1
 8001b54:	61fa      	str	r2, [r7, #28]
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	4413      	add	r3, r2
 8001b5a:	2230      	movs	r2, #48	; 0x30
 8001b5c:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001b5e:	69fa      	ldr	r2, [r7, #28]
 8001b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d20a      	bcs.n	8001b7c <_ntoa_format+0x6e>
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	2b1f      	cmp	r3, #31
 8001b6a:	d9f1      	bls.n	8001b50 <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001b6c:	e006      	b.n	8001b7c <_ntoa_format+0x6e>
      buf[len++] = '0';
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	1c5a      	adds	r2, r3, #1
 8001b72:	61fa      	str	r2, [r7, #28]
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4413      	add	r3, r2
 8001b78:	2230      	movs	r2, #48	; 0x30
 8001b7a:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d006      	beq.n	8001b94 <_ntoa_format+0x86>
 8001b86:	69fa      	ldr	r2, [r7, #28]
 8001b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d202      	bcs.n	8001b94 <_ntoa_format+0x86>
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	2b1f      	cmp	r3, #31
 8001b92:	d9ec      	bls.n	8001b6e <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8001b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b96:	f003 0310 	and.w	r3, r3, #16
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d058      	beq.n	8001c50 <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8001b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ba0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d116      	bne.n	8001bd6 <_ntoa_format+0xc8>
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d013      	beq.n	8001bd6 <_ntoa_format+0xc8>
 8001bae:	69fa      	ldr	r2, [r7, #28]
 8001bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d003      	beq.n	8001bbe <_ntoa_format+0xb0>
 8001bb6:	69fa      	ldr	r2, [r7, #28]
 8001bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d10b      	bne.n	8001bd6 <_ntoa_format+0xc8>
      len--;
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d005      	beq.n	8001bd6 <_ntoa_format+0xc8>
 8001bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bcc:	2b10      	cmp	r3, #16
 8001bce:	d102      	bne.n	8001bd6 <_ntoa_format+0xc8>
        len--;
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd8:	2b10      	cmp	r3, #16
 8001bda:	d10f      	bne.n	8001bfc <_ntoa_format+0xee>
 8001bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bde:	f003 0320 	and.w	r3, r3, #32
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d10a      	bne.n	8001bfc <_ntoa_format+0xee>
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	2b1f      	cmp	r3, #31
 8001bea:	d807      	bhi.n	8001bfc <_ntoa_format+0xee>
      buf[len++] = 'x';
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	1c5a      	adds	r2, r3, #1
 8001bf0:	61fa      	str	r2, [r7, #28]
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	2278      	movs	r2, #120	; 0x78
 8001bf8:	701a      	strb	r2, [r3, #0]
 8001bfa:	e01f      	b.n	8001c3c <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfe:	2b10      	cmp	r3, #16
 8001c00:	d10f      	bne.n	8001c22 <_ntoa_format+0x114>
 8001c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c04:	f003 0320 	and.w	r3, r3, #32
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d00a      	beq.n	8001c22 <_ntoa_format+0x114>
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	2b1f      	cmp	r3, #31
 8001c10:	d807      	bhi.n	8001c22 <_ntoa_format+0x114>
      buf[len++] = 'X';
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	1c5a      	adds	r2, r3, #1
 8001c16:	61fa      	str	r2, [r7, #28]
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	2258      	movs	r2, #88	; 0x58
 8001c1e:	701a      	strb	r2, [r3, #0]
 8001c20:	e00c      	b.n	8001c3c <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8001c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d109      	bne.n	8001c3c <_ntoa_format+0x12e>
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	2b1f      	cmp	r3, #31
 8001c2c:	d806      	bhi.n	8001c3c <_ntoa_format+0x12e>
      buf[len++] = 'b';
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	1c5a      	adds	r2, r3, #1
 8001c32:	61fa      	str	r2, [r7, #28]
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	4413      	add	r3, r2
 8001c38:	2262      	movs	r2, #98	; 0x62
 8001c3a:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	2b1f      	cmp	r3, #31
 8001c40:	d806      	bhi.n	8001c50 <_ntoa_format+0x142>
      buf[len++] = '0';
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	1c5a      	adds	r2, r3, #1
 8001c46:	61fa      	str	r2, [r7, #28]
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	2230      	movs	r2, #48	; 0x30
 8001c4e:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	2b1f      	cmp	r3, #31
 8001c54:	d824      	bhi.n	8001ca0 <_ntoa_format+0x192>
    if (negative) {
 8001c56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d007      	beq.n	8001c6e <_ntoa_format+0x160>
      buf[len++] = '-';
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	1c5a      	adds	r2, r3, #1
 8001c62:	61fa      	str	r2, [r7, #28]
 8001c64:	69ba      	ldr	r2, [r7, #24]
 8001c66:	4413      	add	r3, r2
 8001c68:	222d      	movs	r2, #45	; 0x2d
 8001c6a:	701a      	strb	r2, [r3, #0]
 8001c6c:	e018      	b.n	8001ca0 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 8001c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c70:	f003 0304 	and.w	r3, r3, #4
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d007      	beq.n	8001c88 <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	1c5a      	adds	r2, r3, #1
 8001c7c:	61fa      	str	r2, [r7, #28]
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	4413      	add	r3, r2
 8001c82:	222b      	movs	r2, #43	; 0x2b
 8001c84:	701a      	strb	r2, [r3, #0]
 8001c86:	e00b      	b.n	8001ca0 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 8001c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c8a:	f003 0308 	and.w	r3, r3, #8
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d006      	beq.n	8001ca0 <_ntoa_format+0x192>
      buf[len++] = ' ';
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	1c5a      	adds	r2, r3, #1
 8001c96:	61fa      	str	r2, [r7, #28]
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	2220      	movs	r2, #32
 8001c9e:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8001ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ca2:	9303      	str	r3, [sp, #12]
 8001ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ca6:	9302      	str	r3, [sp, #8]
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	9301      	str	r3, [sp, #4]
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	68b9      	ldr	r1, [r7, #8]
 8001cb6:	68f8      	ldr	r0, [r7, #12]
 8001cb8:	f7ff fed9 	bl	8001a6e <_out_rev>
 8001cbc:	4603      	mov	r3, r0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b096      	sub	sp, #88	; 0x58
 8001cca:	af08      	add	r7, sp, #32
 8001ccc:	60f8      	str	r0, [r7, #12]
 8001cce:	60b9      	str	r1, [r7, #8]
 8001cd0:	607a      	str	r2, [r7, #4]
 8001cd2:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8001cd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d103      	bne.n	8001ce6 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8001cde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ce0:	f023 0310 	bic.w	r3, r3, #16
 8001ce4:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8001ce6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ce8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d002      	beq.n	8001cf6 <_ntoa_long+0x30>
 8001cf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d033      	beq.n	8001d5e <_ntoa_long+0x98>
    do {
      const char digit = (char)(value % base);
 8001cf6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cf8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001cfa:	fbb3 f2f2 	udiv	r2, r3, r2
 8001cfe:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001d00:	fb01 f202 	mul.w	r2, r1, r2
 8001d04:	1a9b      	subs	r3, r3, r2
 8001d06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8001d0a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001d0e:	2b09      	cmp	r3, #9
 8001d10:	d804      	bhi.n	8001d1c <_ntoa_long+0x56>
 8001d12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001d16:	3330      	adds	r3, #48	; 0x30
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	e00d      	b.n	8001d38 <_ntoa_long+0x72>
 8001d1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d1e:	f003 0320 	and.w	r3, r3, #32
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <_ntoa_long+0x64>
 8001d26:	2241      	movs	r2, #65	; 0x41
 8001d28:	e000      	b.n	8001d2c <_ntoa_long+0x66>
 8001d2a:	2261      	movs	r2, #97	; 0x61
 8001d2c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001d30:	4413      	add	r3, r2
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	3b0a      	subs	r3, #10
 8001d36:	b2da      	uxtb	r2, r3
 8001d38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d3a:	1c59      	adds	r1, r3, #1
 8001d3c:	6379      	str	r1, [r7, #52]	; 0x34
 8001d3e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001d42:	440b      	add	r3, r1
 8001d44:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8001d48:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001d4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d50:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8001d52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d002      	beq.n	8001d5e <_ntoa_long+0x98>
 8001d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d5a:	2b1f      	cmp	r3, #31
 8001d5c:	d9cb      	bls.n	8001cf6 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8001d5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d60:	9306      	str	r3, [sp, #24]
 8001d62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d64:	9305      	str	r3, [sp, #20]
 8001d66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d68:	9304      	str	r3, [sp, #16]
 8001d6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d6c:	9303      	str	r3, [sp, #12]
 8001d6e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001d72:	9302      	str	r3, [sp, #8]
 8001d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d76:	9301      	str	r3, [sp, #4]
 8001d78:	f107 0310 	add.w	r3, r7, #16
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	68b9      	ldr	r1, [r7, #8]
 8001d84:	68f8      	ldr	r0, [r7, #12]
 8001d86:	f7ff fec2 	bl	8001b0e <_ntoa_format>
 8001d8a:	4603      	mov	r3, r0
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3738      	adds	r7, #56	; 0x38
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b096      	sub	sp, #88	; 0x58
 8001d98:	af08      	add	r7, sp, #32
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
 8001da0:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8001da2:	2300      	movs	r3, #0
 8001da4:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8001da6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001daa:	4313      	orrs	r3, r2
 8001dac:	d103      	bne.n	8001db6 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8001dae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001db0:	f023 0310 	bic.w	r3, r3, #16
 8001db4:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8001db6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001db8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d003      	beq.n	8001dc8 <_ntoa_long_long+0x34>
 8001dc0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	d038      	beq.n	8001e3a <_ntoa_long_long+0xa6>
    do {
      const char digit = (char)(value % base);
 8001dc8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001dcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001dd0:	f7fe ff5a 	bl	8000c88 <__aeabi_uldivmod>
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8001dda:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001dde:	2b09      	cmp	r3, #9
 8001de0:	d804      	bhi.n	8001dec <_ntoa_long_long+0x58>
 8001de2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001de6:	3330      	adds	r3, #48	; 0x30
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	e00d      	b.n	8001e08 <_ntoa_long_long+0x74>
 8001dec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001dee:	f003 0320 	and.w	r3, r3, #32
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <_ntoa_long_long+0x66>
 8001df6:	2241      	movs	r2, #65	; 0x41
 8001df8:	e000      	b.n	8001dfc <_ntoa_long_long+0x68>
 8001dfa:	2261      	movs	r2, #97	; 0x61
 8001dfc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001e00:	4413      	add	r3, r2
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	3b0a      	subs	r3, #10
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e0a:	1c59      	adds	r1, r3, #1
 8001e0c:	6379      	str	r1, [r7, #52]	; 0x34
 8001e0e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001e12:	440b      	add	r3, r1
 8001e14:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8001e18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001e1c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001e20:	f7fe ff32 	bl	8000c88 <__aeabi_uldivmod>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8001e2c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001e30:	4313      	orrs	r3, r2
 8001e32:	d002      	beq.n	8001e3a <_ntoa_long_long+0xa6>
 8001e34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e36:	2b1f      	cmp	r3, #31
 8001e38:	d9c6      	bls.n	8001dc8 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8001e3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e3c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e3e:	9206      	str	r2, [sp, #24]
 8001e40:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001e42:	9205      	str	r2, [sp, #20]
 8001e44:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001e46:	9204      	str	r2, [sp, #16]
 8001e48:	9303      	str	r3, [sp, #12]
 8001e4a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001e4e:	9302      	str	r3, [sp, #8]
 8001e50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e52:	9301      	str	r3, [sp, #4]
 8001e54:	f107 0310 	add.w	r3, r7, #16
 8001e58:	9300      	str	r3, [sp, #0]
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	68b9      	ldr	r1, [r7, #8]
 8001e60:	68f8      	ldr	r0, [r7, #12]
 8001e62:	f7ff fe54 	bl	8001b0e <_ntoa_format>
 8001e66:	4603      	mov	r3, r0
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3738      	adds	r7, #56	; 0x38
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8001e70:	b590      	push	{r4, r7, lr}
 8001e72:	b09d      	sub	sp, #116	; 0x74
 8001e74:	af04      	add	r7, sp, #16
 8001e76:	6178      	str	r0, [r7, #20]
 8001e78:	6139      	str	r1, [r7, #16]
 8001e7a:	60fa      	str	r2, [r7, #12]
 8001e7c:	60bb      	str	r3, [r7, #8]
 8001e7e:	ed87 0b00 	vstr	d0, [r7]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8001e82:	2300      	movs	r3, #0
 8001e84:	65fb      	str	r3, [r7, #92]	; 0x5c
  double diff = 0.0;
 8001e86:	f04f 0200 	mov.w	r2, #0
 8001e8a:	f04f 0300 	mov.w	r3, #0
 8001e8e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 8001e92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e9a:	f7fe fe15 	bl	8000ac8 <__aeabi_dcmpeq>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d10f      	bne.n	8001ec4 <_ftoa+0x54>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8001ea4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ea6:	9303      	str	r3, [sp, #12]
 8001ea8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001eaa:	9302      	str	r3, [sp, #8]
 8001eac:	2303      	movs	r3, #3
 8001eae:	9301      	str	r3, [sp, #4]
 8001eb0:	4ba9      	ldr	r3, [pc, #676]	; (8002158 <_ftoa+0x2e8>)
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	6939      	ldr	r1, [r7, #16]
 8001eba:	6978      	ldr	r0, [r7, #20]
 8001ebc:	f7ff fdd7 	bl	8001a6e <_out_rev>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	e22b      	b.n	800231c <_ftoa+0x4ac>
  if (value < -DBL_MAX)
 8001ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ec8:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8001ecc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ed0:	f7fe fe04 	bl	8000adc <__aeabi_dcmplt>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00f      	beq.n	8001efa <_ftoa+0x8a>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8001eda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001edc:	9303      	str	r3, [sp, #12]
 8001ede:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ee0:	9302      	str	r3, [sp, #8]
 8001ee2:	2304      	movs	r3, #4
 8001ee4:	9301      	str	r3, [sp, #4]
 8001ee6:	4b9d      	ldr	r3, [pc, #628]	; (800215c <_ftoa+0x2ec>)
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	68fa      	ldr	r2, [r7, #12]
 8001eee:	6939      	ldr	r1, [r7, #16]
 8001ef0:	6978      	ldr	r0, [r7, #20]
 8001ef2:	f7ff fdbc 	bl	8001a6e <_out_rev>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	e210      	b.n	800231c <_ftoa+0x4ac>
  if (value > DBL_MAX)
 8001efa:	f04f 32ff 	mov.w	r2, #4294967295
 8001efe:	4b98      	ldr	r3, [pc, #608]	; (8002160 <_ftoa+0x2f0>)
 8001f00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f04:	f7fe fe08 	bl	8000b18 <__aeabi_dcmpgt>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d01d      	beq.n	8001f4a <_ftoa+0xda>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8001f0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f10:	f003 0304 	and.w	r3, r3, #4
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <_ftoa+0xac>
 8001f18:	4b92      	ldr	r3, [pc, #584]	; (8002164 <_ftoa+0x2f4>)
 8001f1a:	e000      	b.n	8001f1e <_ftoa+0xae>
 8001f1c:	4b92      	ldr	r3, [pc, #584]	; (8002168 <_ftoa+0x2f8>)
 8001f1e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001f20:	f002 0204 	and.w	r2, r2, #4
 8001f24:	2a00      	cmp	r2, #0
 8001f26:	d001      	beq.n	8001f2c <_ftoa+0xbc>
 8001f28:	2204      	movs	r2, #4
 8001f2a:	e000      	b.n	8001f2e <_ftoa+0xbe>
 8001f2c:	2203      	movs	r2, #3
 8001f2e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001f30:	9103      	str	r1, [sp, #12]
 8001f32:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8001f34:	9102      	str	r1, [sp, #8]
 8001f36:	9201      	str	r2, [sp, #4]
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	68fa      	ldr	r2, [r7, #12]
 8001f3e:	6939      	ldr	r1, [r7, #16]
 8001f40:	6978      	ldr	r0, [r7, #20]
 8001f42:	f7ff fd94 	bl	8001a6e <_out_rev>
 8001f46:	4603      	mov	r3, r0
 8001f48:	e1e8      	b.n	800231c <_ftoa+0x4ac>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8001f4a:	a37f      	add	r3, pc, #508	; (adr r3, 8002148 <_ftoa+0x2d8>)
 8001f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f54:	f7fe fde0 	bl	8000b18 <__aeabi_dcmpgt>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d109      	bne.n	8001f72 <_ftoa+0x102>
 8001f5e:	a37c      	add	r3, pc, #496	; (adr r3, 8002150 <_ftoa+0x2e0>)
 8001f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f68:	f7fe fdb8 	bl	8000adc <__aeabi_dcmplt>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d00f      	beq.n	8001f92 <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8001f72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f74:	9302      	str	r3, [sp, #8]
 8001f76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f78:	9301      	str	r3, [sp, #4]
 8001f7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	ed97 0b00 	vldr	d0, [r7]
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	68fa      	ldr	r2, [r7, #12]
 8001f86:	6939      	ldr	r1, [r7, #16]
 8001f88:	6978      	ldr	r0, [r7, #20]
 8001f8a:	f000 f9d1 	bl	8002330 <_etoa>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	e1c4      	b.n	800231c <_ftoa+0x4ac>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8001f92:	2300      	movs	r3, #0
 8001f94:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
  if (value < 0) {
 8001f98:	f04f 0200 	mov.w	r2, #0
 8001f9c:	f04f 0300 	mov.w	r3, #0
 8001fa0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fa4:	f7fe fd9a 	bl	8000adc <__aeabi_dcmplt>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00e      	beq.n	8001fcc <_ftoa+0x15c>
    negative = true;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    value = 0 - value;
 8001fb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fb8:	f04f 0000 	mov.w	r0, #0
 8001fbc:	f04f 0100 	mov.w	r1, #0
 8001fc0:	f7fe f962 	bl	8000288 <__aeabi_dsub>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	e9c7 2300 	strd	r2, r3, [r7]
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8001fcc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d10e      	bne.n	8001ff4 <_ftoa+0x184>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8001fd6:	2306      	movs	r3, #6
 8001fd8:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8001fda:	e00b      	b.n	8001ff4 <_ftoa+0x184>
    buf[len++] = '0';
 8001fdc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fde:	1c5a      	adds	r2, r3, #1
 8001fe0:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001fe2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001fe6:	4413      	add	r3, r2
 8001fe8:	2230      	movs	r2, #48	; 0x30
 8001fea:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8001fee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8001ff4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ff6:	2b1f      	cmp	r3, #31
 8001ff8:	d802      	bhi.n	8002000 <_ftoa+0x190>
 8001ffa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ffc:	2b09      	cmp	r3, #9
 8001ffe:	d8ed      	bhi.n	8001fdc <_ftoa+0x16c>
  }

  int whole = (int)value;
 8002000:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002004:	f7fe fda8 	bl	8000b58 <__aeabi_d2iz>
 8002008:	4603      	mov	r3, r0
 800200a:	657b      	str	r3, [r7, #84]	; 0x54
  double tmp = (value - whole) * pow10[prec];
 800200c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800200e:	f7fe fa89 	bl	8000524 <__aeabi_i2d>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	e9d7 0100 	ldrd	r0, r1, [r7]
 800201a:	f7fe f935 	bl	8000288 <__aeabi_dsub>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	4610      	mov	r0, r2
 8002024:	4619      	mov	r1, r3
 8002026:	4a51      	ldr	r2, [pc, #324]	; (800216c <_ftoa+0x2fc>)
 8002028:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800202a:	00db      	lsls	r3, r3, #3
 800202c:	4413      	add	r3, r2
 800202e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002032:	f7fe fae1 	bl	80005f8 <__aeabi_dmul>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  unsigned long frac = (unsigned long)tmp;
 800203e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002042:	f7fe fdb1 	bl	8000ba8 <__aeabi_d2uiz>
 8002046:	4603      	mov	r3, r0
 8002048:	653b      	str	r3, [r7, #80]	; 0x50
  diff = tmp - frac;
 800204a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800204c:	f7fe fa5a 	bl	8000504 <__aeabi_ui2d>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002058:	f7fe f916 	bl	8000288 <__aeabi_dsub>
 800205c:	4602      	mov	r2, r0
 800205e:	460b      	mov	r3, r1
 8002060:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  if (diff > 0.5) {
 8002064:	f04f 0200 	mov.w	r2, #0
 8002068:	4b41      	ldr	r3, [pc, #260]	; (8002170 <_ftoa+0x300>)
 800206a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800206e:	f7fe fd53 	bl	8000b18 <__aeabi_dcmpgt>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d016      	beq.n	80020a6 <_ftoa+0x236>
    ++frac;
 8002078:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800207a:	3301      	adds	r3, #1
 800207c:	653b      	str	r3, [r7, #80]	; 0x50
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 800207e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002080:	f7fe fa40 	bl	8000504 <__aeabi_ui2d>
 8002084:	4a39      	ldr	r2, [pc, #228]	; (800216c <_ftoa+0x2fc>)
 8002086:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	4413      	add	r3, r2
 800208c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002090:	f7fe fd38 	bl	8000b04 <__aeabi_dcmpge>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d01a      	beq.n	80020d0 <_ftoa+0x260>
      frac = 0;
 800209a:	2300      	movs	r3, #0
 800209c:	653b      	str	r3, [r7, #80]	; 0x50
      ++whole;
 800209e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020a0:	3301      	adds	r3, #1
 80020a2:	657b      	str	r3, [r7, #84]	; 0x54
 80020a4:	e014      	b.n	80020d0 <_ftoa+0x260>
    }
  }
  else if (diff < 0.5) {
 80020a6:	f04f 0200 	mov.w	r2, #0
 80020aa:	4b31      	ldr	r3, [pc, #196]	; (8002170 <_ftoa+0x300>)
 80020ac:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80020b0:	f7fe fd14 	bl	8000adc <__aeabi_dcmplt>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10a      	bne.n	80020d0 <_ftoa+0x260>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 80020ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d004      	beq.n	80020ca <_ftoa+0x25a>
 80020c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020c2:	f003 0301 	and.w	r3, r3, #1
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d002      	beq.n	80020d0 <_ftoa+0x260>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 80020ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020cc:	3301      	adds	r3, #1
 80020ce:	653b      	str	r3, [r7, #80]	; 0x50
  }

  if (prec == 0U) {
 80020d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d134      	bne.n	8002140 <_ftoa+0x2d0>
    diff = value - (double)whole;
 80020d6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80020d8:	f7fe fa24 	bl	8000524 <__aeabi_i2d>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80020e4:	f7fe f8d0 	bl	8000288 <__aeabi_dsub>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 80020f0:	2301      	movs	r3, #1
 80020f2:	461c      	mov	r4, r3
 80020f4:	f04f 0200 	mov.w	r2, #0
 80020f8:	4b1d      	ldr	r3, [pc, #116]	; (8002170 <_ftoa+0x300>)
 80020fa:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80020fe:	f7fe fced 	bl	8000adc <__aeabi_dcmplt>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d101      	bne.n	800210c <_ftoa+0x29c>
 8002108:	2300      	movs	r3, #0
 800210a:	461c      	mov	r4, r3
 800210c:	b2e3      	uxtb	r3, r4
 800210e:	f083 0301 	eor.w	r3, r3, #1
 8002112:	b2db      	uxtb	r3, r3
 8002114:	2b00      	cmp	r3, #0
 8002116:	d109      	bne.n	800212c <_ftoa+0x2bc>
 8002118:	f04f 0200 	mov.w	r2, #0
 800211c:	4b14      	ldr	r3, [pc, #80]	; (8002170 <_ftoa+0x300>)
 800211e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002122:	f7fe fcf9 	bl	8000b18 <__aeabi_dcmpgt>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d067      	beq.n	80021fc <_ftoa+0x38c>
 800212c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	2b00      	cmp	r3, #0
 8002134:	f000 8085 	beq.w	8002242 <_ftoa+0x3d2>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 8002138:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800213a:	3301      	adds	r3, #1
 800213c:	657b      	str	r3, [r7, #84]	; 0x54
 800213e:	e080      	b.n	8002242 <_ftoa+0x3d2>
    }
  }
  else {
    unsigned int count = prec;
 8002140:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002142:	64fb      	str	r3, [r7, #76]	; 0x4c
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8002144:	e037      	b.n	80021b6 <_ftoa+0x346>
 8002146:	bf00      	nop
 8002148:	00000000 	.word	0x00000000
 800214c:	41cdcd65 	.word	0x41cdcd65
 8002150:	00000000 	.word	0x00000000
 8002154:	c1cdcd65 	.word	0xc1cdcd65
 8002158:	0800af2c 	.word	0x0800af2c
 800215c:	0800af30 	.word	0x0800af30
 8002160:	7fefffff 	.word	0x7fefffff
 8002164:	0800af38 	.word	0x0800af38
 8002168:	0800af40 	.word	0x0800af40
 800216c:	0800e358 	.word	0x0800e358
 8002170:	3fe00000 	.word	0x3fe00000
      --count;
 8002174:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002176:	3b01      	subs	r3, #1
 8002178:	64fb      	str	r3, [r7, #76]	; 0x4c
      buf[len++] = (char)(48U + (frac % 10U));
 800217a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800217c:	4b69      	ldr	r3, [pc, #420]	; (8002324 <_ftoa+0x4b4>)
 800217e:	fba3 2301 	umull	r2, r3, r3, r1
 8002182:	08da      	lsrs	r2, r3, #3
 8002184:	4613      	mov	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	1aca      	subs	r2, r1, r3
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002192:	1c59      	adds	r1, r3, #1
 8002194:	65f9      	str	r1, [r7, #92]	; 0x5c
 8002196:	3230      	adds	r2, #48	; 0x30
 8002198:	b2d2      	uxtb	r2, r2
 800219a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800219e:	440b      	add	r3, r1
 80021a0:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 80021a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021a6:	4a5f      	ldr	r2, [pc, #380]	; (8002324 <_ftoa+0x4b4>)
 80021a8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ac:	08db      	lsrs	r3, r3, #3
 80021ae:	653b      	str	r3, [r7, #80]	; 0x50
 80021b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <_ftoa+0x34e>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80021b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021b8:	2b1f      	cmp	r3, #31
 80021ba:	d9db      	bls.n	8002174 <_ftoa+0x304>
 80021bc:	e00a      	b.n	80021d4 <_ftoa+0x364>
        break;
 80021be:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80021c0:	e008      	b.n	80021d4 <_ftoa+0x364>
      buf[len++] = '0';
 80021c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021c4:	1c5a      	adds	r2, r3, #1
 80021c6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80021c8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80021cc:	4413      	add	r3, r2
 80021ce:	2230      	movs	r2, #48	; 0x30
 80021d0:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80021d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021d6:	2b1f      	cmp	r3, #31
 80021d8:	d804      	bhi.n	80021e4 <_ftoa+0x374>
 80021da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80021dc:	1e5a      	subs	r2, r3, #1
 80021de:	64fa      	str	r2, [r7, #76]	; 0x4c
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1ee      	bne.n	80021c2 <_ftoa+0x352>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80021e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021e6:	2b1f      	cmp	r3, #31
 80021e8:	d82b      	bhi.n	8002242 <_ftoa+0x3d2>
      // add decimal
      buf[len++] = '.';
 80021ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021ec:	1c5a      	adds	r2, r3, #1
 80021ee:	65fa      	str	r2, [r7, #92]	; 0x5c
 80021f0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80021f4:	4413      	add	r3, r2
 80021f6:	222e      	movs	r2, #46	; 0x2e
 80021f8:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80021fc:	e021      	b.n	8002242 <_ftoa+0x3d2>
    buf[len++] = (char)(48 + (whole % 10));
 80021fe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002200:	4b49      	ldr	r3, [pc, #292]	; (8002328 <_ftoa+0x4b8>)
 8002202:	fb83 1302 	smull	r1, r3, r3, r2
 8002206:	1099      	asrs	r1, r3, #2
 8002208:	17d3      	asrs	r3, r2, #31
 800220a:	1ac9      	subs	r1, r1, r3
 800220c:	460b      	mov	r3, r1
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	440b      	add	r3, r1
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	1ad1      	subs	r1, r2, r3
 8002216:	b2ca      	uxtb	r2, r1
 8002218:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800221a:	1c59      	adds	r1, r3, #1
 800221c:	65f9      	str	r1, [r7, #92]	; 0x5c
 800221e:	3230      	adds	r2, #48	; 0x30
 8002220:	b2d2      	uxtb	r2, r2
 8002222:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8002226:	440b      	add	r3, r1
 8002228:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 800222c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800222e:	4a3e      	ldr	r2, [pc, #248]	; (8002328 <_ftoa+0x4b8>)
 8002230:	fb82 1203 	smull	r1, r2, r2, r3
 8002234:	1092      	asrs	r2, r2, #2
 8002236:	17db      	asrs	r3, r3, #31
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	657b      	str	r3, [r7, #84]	; 0x54
 800223c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <_ftoa+0x3da>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8002242:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002244:	2b1f      	cmp	r3, #31
 8002246:	d9da      	bls.n	80021fe <_ftoa+0x38e>
 8002248:	e000      	b.n	800224c <_ftoa+0x3dc>
      break;
 800224a:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 800224c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d124      	bne.n	80022a0 <_ftoa+0x430>
 8002256:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002258:	f003 0301 	and.w	r3, r3, #1
 800225c:	2b00      	cmp	r3, #0
 800225e:	d01f      	beq.n	80022a0 <_ftoa+0x430>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8002260:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002262:	2b00      	cmp	r3, #0
 8002264:	d015      	beq.n	8002292 <_ftoa+0x422>
 8002266:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800226a:	2b00      	cmp	r3, #0
 800226c:	d104      	bne.n	8002278 <_ftoa+0x408>
 800226e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002270:	f003 030c 	and.w	r3, r3, #12
 8002274:	2b00      	cmp	r3, #0
 8002276:	d00c      	beq.n	8002292 <_ftoa+0x422>
      width--;
 8002278:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800227a:	3b01      	subs	r3, #1
 800227c:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800227e:	e008      	b.n	8002292 <_ftoa+0x422>
      buf[len++] = '0';
 8002280:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002282:	1c5a      	adds	r2, r3, #1
 8002284:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002286:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800228a:	4413      	add	r3, r2
 800228c:	2230      	movs	r2, #48	; 0x30
 800228e:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8002292:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002294:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002296:	429a      	cmp	r2, r3
 8002298:	d202      	bcs.n	80022a0 <_ftoa+0x430>
 800229a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800229c:	2b1f      	cmp	r3, #31
 800229e:	d9ef      	bls.n	8002280 <_ftoa+0x410>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80022a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022a2:	2b1f      	cmp	r3, #31
 80022a4:	d82a      	bhi.n	80022fc <_ftoa+0x48c>
    if (negative) {
 80022a6:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d009      	beq.n	80022c2 <_ftoa+0x452>
      buf[len++] = '-';
 80022ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022b0:	1c5a      	adds	r2, r3, #1
 80022b2:	65fa      	str	r2, [r7, #92]	; 0x5c
 80022b4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80022b8:	4413      	add	r3, r2
 80022ba:	222d      	movs	r2, #45	; 0x2d
 80022bc:	f803 2c48 	strb.w	r2, [r3, #-72]
 80022c0:	e01c      	b.n	80022fc <_ftoa+0x48c>
    }
    else if (flags & FLAGS_PLUS) {
 80022c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022c4:	f003 0304 	and.w	r3, r3, #4
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d009      	beq.n	80022e0 <_ftoa+0x470>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80022cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022ce:	1c5a      	adds	r2, r3, #1
 80022d0:	65fa      	str	r2, [r7, #92]	; 0x5c
 80022d2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80022d6:	4413      	add	r3, r2
 80022d8:	222b      	movs	r2, #43	; 0x2b
 80022da:	f803 2c48 	strb.w	r2, [r3, #-72]
 80022de:	e00d      	b.n	80022fc <_ftoa+0x48c>
    }
    else if (flags & FLAGS_SPACE) {
 80022e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d008      	beq.n	80022fc <_ftoa+0x48c>
      buf[len++] = ' ';
 80022ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022ec:	1c5a      	adds	r2, r3, #1
 80022ee:	65fa      	str	r2, [r7, #92]	; 0x5c
 80022f0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80022f4:	4413      	add	r3, r2
 80022f6:	2220      	movs	r2, #32
 80022f8:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80022fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022fe:	9303      	str	r3, [sp, #12]
 8002300:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002302:	9302      	str	r3, [sp, #8]
 8002304:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002306:	9301      	str	r3, [sp, #4]
 8002308:	f107 0318 	add.w	r3, r7, #24
 800230c:	9300      	str	r3, [sp, #0]
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	6939      	ldr	r1, [r7, #16]
 8002314:	6978      	ldr	r0, [r7, #20]
 8002316:	f7ff fbaa 	bl	8001a6e <_out_rev>
 800231a:	4603      	mov	r3, r0
}
 800231c:	4618      	mov	r0, r3
 800231e:	3764      	adds	r7, #100	; 0x64
 8002320:	46bd      	mov	sp, r7
 8002322:	bd90      	pop	{r4, r7, pc}
 8002324:	cccccccd 	.word	0xcccccccd
 8002328:	66666667 	.word	0x66666667
 800232c:	00000000 	.word	0x00000000

08002330 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002334:	b09d      	sub	sp, #116	; 0x74
 8002336:	af06      	add	r7, sp, #24
 8002338:	61f8      	str	r0, [r7, #28]
 800233a:	61b9      	str	r1, [r7, #24]
 800233c:	617a      	str	r2, [r7, #20]
 800233e:	613b      	str	r3, [r7, #16]
 8002340:	ed87 0b02 	vstr	d0, [r7, #8]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8002344:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002348:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800234c:	f7fe fbbc 	bl	8000ac8 <__aeabi_dcmpeq>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d014      	beq.n	8002380 <_etoa+0x50>
 8002356:	f04f 32ff 	mov.w	r2, #4294967295
 800235a:	4bc3      	ldr	r3, [pc, #780]	; (8002668 <_etoa+0x338>)
 800235c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002360:	f7fe fbda 	bl	8000b18 <__aeabi_dcmpgt>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d10a      	bne.n	8002380 <_etoa+0x50>
 800236a:	f04f 32ff 	mov.w	r2, #4294967295
 800236e:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8002372:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002376:	f7fe fbb1 	bl	8000adc <__aeabi_dcmplt>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d012      	beq.n	80023a6 <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8002380:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002384:	9302      	str	r3, [sp, #8]
 8002386:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800238a:	9301      	str	r3, [sp, #4]
 800238c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	ed97 0b02 	vldr	d0, [r7, #8]
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	697a      	ldr	r2, [r7, #20]
 800239a:	69b9      	ldr	r1, [r7, #24]
 800239c:	69f8      	ldr	r0, [r7, #28]
 800239e:	f7ff fd67 	bl	8001e70 <_ftoa>
 80023a2:	4603      	mov	r3, r0
 80023a4:	e245      	b.n	8002832 <_etoa+0x502>
  }

  // determine the sign
  const bool negative = value < 0;
 80023a6:	2301      	movs	r3, #1
 80023a8:	461e      	mov	r6, r3
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	f04f 0300 	mov.w	r3, #0
 80023b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80023b6:	f7fe fb91 	bl	8000adc <__aeabi_dcmplt>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d101      	bne.n	80023c4 <_etoa+0x94>
 80023c0:	2300      	movs	r3, #0
 80023c2:	461e      	mov	r6, r3
 80023c4:	f887 604b 	strb.w	r6, [r7, #75]	; 0x4b
  if (negative) {
 80023c8:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <_etoa+0xac>
    value = -value;
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	60bb      	str	r3, [r7, #8]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80023da:	60fb      	str	r3, [r7, #12]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 80023dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80023e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d102      	bne.n	80023ee <_etoa+0xbe>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80023e8:	2306      	movs	r3, #6
 80023ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 80023ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023f2:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 80023f6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80023fa:	f04f 0200 	mov.w	r2, #0
 80023fe:	f04f 0300 	mov.w	r3, #0
 8002402:	0d0a      	lsrs	r2, r1, #20
 8002404:	2300      	movs	r3, #0
 8002406:	4613      	mov	r3, r2
 8002408:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800240c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8002410:	647b      	str	r3, [r7, #68]	; 0x44
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8002412:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002416:	f04f 30ff 	mov.w	r0, #4294967295
 800241a:	4994      	ldr	r1, [pc, #592]	; (800266c <_etoa+0x33c>)
 800241c:	ea02 0400 	and.w	r4, r2, r0
 8002420:	ea03 0501 	and.w	r5, r3, r1
 8002424:	f04f 0200 	mov.w	r2, #0
 8002428:	4b91      	ldr	r3, [pc, #580]	; (8002670 <_etoa+0x340>)
 800242a:	ea44 0802 	orr.w	r8, r4, r2
 800242e:	ea45 0903 	orr.w	r9, r5, r3
 8002432:	e9c7 8908 	strd	r8, r9, [r7, #32]
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8002436:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002438:	f7fe f874 	bl	8000524 <__aeabi_i2d>
 800243c:	a37e      	add	r3, pc, #504	; (adr r3, 8002638 <_etoa+0x308>)
 800243e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002442:	f7fe f8d9 	bl	80005f8 <__aeabi_dmul>
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	4610      	mov	r0, r2
 800244c:	4619      	mov	r1, r3
 800244e:	a37c      	add	r3, pc, #496	; (adr r3, 8002640 <_etoa+0x310>)
 8002450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002454:	f7fd ff1a 	bl	800028c <__adddf3>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	4614      	mov	r4, r2
 800245e:	461d      	mov	r5, r3
 8002460:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	4b82      	ldr	r3, [pc, #520]	; (8002674 <_etoa+0x344>)
 800246a:	f7fd ff0d 	bl	8000288 <__aeabi_dsub>
 800246e:	4602      	mov	r2, r0
 8002470:	460b      	mov	r3, r1
 8002472:	4610      	mov	r0, r2
 8002474:	4619      	mov	r1, r3
 8002476:	a374      	add	r3, pc, #464	; (adr r3, 8002648 <_etoa+0x318>)
 8002478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247c:	f7fe f8bc 	bl	80005f8 <__aeabi_dmul>
 8002480:	4602      	mov	r2, r0
 8002482:	460b      	mov	r3, r1
 8002484:	4620      	mov	r0, r4
 8002486:	4629      	mov	r1, r5
 8002488:	f7fd ff00 	bl	800028c <__adddf3>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	4610      	mov	r0, r2
 8002492:	4619      	mov	r1, r3
 8002494:	f7fe fb60 	bl	8000b58 <__aeabi_d2iz>
 8002498:	4603      	mov	r3, r0
 800249a:	657b      	str	r3, [r7, #84]	; 0x54
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 800249c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800249e:	f7fe f841 	bl	8000524 <__aeabi_i2d>
 80024a2:	a36b      	add	r3, pc, #428	; (adr r3, 8002650 <_etoa+0x320>)
 80024a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a8:	f7fe f8a6 	bl	80005f8 <__aeabi_dmul>
 80024ac:	4602      	mov	r2, r0
 80024ae:	460b      	mov	r3, r1
 80024b0:	4610      	mov	r0, r2
 80024b2:	4619      	mov	r1, r3
 80024b4:	f04f 0200 	mov.w	r2, #0
 80024b8:	4b6f      	ldr	r3, [pc, #444]	; (8002678 <_etoa+0x348>)
 80024ba:	f7fd fee7 	bl	800028c <__adddf3>
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	4610      	mov	r0, r2
 80024c4:	4619      	mov	r1, r3
 80024c6:	f7fe fb47 	bl	8000b58 <__aeabi_d2iz>
 80024ca:	4603      	mov	r3, r0
 80024cc:	647b      	str	r3, [r7, #68]	; 0x44
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 80024ce:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80024d0:	f7fe f828 	bl	8000524 <__aeabi_i2d>
 80024d4:	a360      	add	r3, pc, #384	; (adr r3, 8002658 <_etoa+0x328>)
 80024d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024da:	f7fe f88d 	bl	80005f8 <__aeabi_dmul>
 80024de:	4602      	mov	r2, r0
 80024e0:	460b      	mov	r3, r1
 80024e2:	4614      	mov	r4, r2
 80024e4:	461d      	mov	r5, r3
 80024e6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80024e8:	f7fe f81c 	bl	8000524 <__aeabi_i2d>
 80024ec:	a35c      	add	r3, pc, #368	; (adr r3, 8002660 <_etoa+0x330>)
 80024ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f2:	f7fe f881 	bl	80005f8 <__aeabi_dmul>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	4620      	mov	r0, r4
 80024fc:	4629      	mov	r1, r5
 80024fe:	f7fd fec3 	bl	8000288 <__aeabi_dsub>
 8002502:	4602      	mov	r2, r0
 8002504:	460b      	mov	r3, r1
 8002506:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  const double z2 = z * z;
 800250a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800250e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002512:	f7fe f871 	bl	80005f8 <__aeabi_dmul>
 8002516:	4602      	mov	r2, r0
 8002518:	460b      	mov	r3, r1
 800251a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 800251e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002520:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8002524:	4618      	mov	r0, r3
 8002526:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800252a:	f04f 0200 	mov.w	r2, #0
 800252e:	f04f 0300 	mov.w	r3, #0
 8002532:	0503      	lsls	r3, r0, #20
 8002534:	2200      	movs	r2, #0
 8002536:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800253a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800253e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002542:	4602      	mov	r2, r0
 8002544:	460b      	mov	r3, r1
 8002546:	f7fd fea1 	bl	800028c <__adddf3>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4690      	mov	r8, r2
 8002550:	4699      	mov	r9, r3
 8002552:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002556:	f04f 0000 	mov.w	r0, #0
 800255a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800255e:	f7fd fe93 	bl	8000288 <__aeabi_dsub>
 8002562:	4602      	mov	r2, r0
 8002564:	460b      	mov	r3, r1
 8002566:	4692      	mov	sl, r2
 8002568:	469b      	mov	fp, r3
 800256a:	f04f 0200 	mov.w	r2, #0
 800256e:	4b43      	ldr	r3, [pc, #268]	; (800267c <_etoa+0x34c>)
 8002570:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002574:	f7fe f96a 	bl	800084c <__aeabi_ddiv>
 8002578:	4602      	mov	r2, r0
 800257a:	460b      	mov	r3, r1
 800257c:	4610      	mov	r0, r2
 800257e:	4619      	mov	r1, r3
 8002580:	f04f 0200 	mov.w	r2, #0
 8002584:	4b3e      	ldr	r3, [pc, #248]	; (8002680 <_etoa+0x350>)
 8002586:	f7fd fe81 	bl	800028c <__adddf3>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002592:	f7fe f95b 	bl	800084c <__aeabi_ddiv>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
 800259a:	4610      	mov	r0, r2
 800259c:	4619      	mov	r1, r3
 800259e:	f04f 0200 	mov.w	r2, #0
 80025a2:	4b38      	ldr	r3, [pc, #224]	; (8002684 <_etoa+0x354>)
 80025a4:	f7fd fe72 	bl	800028c <__adddf3>
 80025a8:	4602      	mov	r2, r0
 80025aa:	460b      	mov	r3, r1
 80025ac:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80025b0:	f7fe f94c 	bl	800084c <__aeabi_ddiv>
 80025b4:	4602      	mov	r2, r0
 80025b6:	460b      	mov	r3, r1
 80025b8:	4650      	mov	r0, sl
 80025ba:	4659      	mov	r1, fp
 80025bc:	f7fd fe66 	bl	800028c <__adddf3>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4640      	mov	r0, r8
 80025c6:	4649      	mov	r1, r9
 80025c8:	f7fe f940 	bl	800084c <__aeabi_ddiv>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	4610      	mov	r0, r2
 80025d2:	4619      	mov	r1, r3
 80025d4:	f04f 0200 	mov.w	r2, #0
 80025d8:	4b25      	ldr	r3, [pc, #148]	; (8002670 <_etoa+0x340>)
 80025da:	f7fd fe57 	bl	800028c <__adddf3>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	4620      	mov	r0, r4
 80025e4:	4629      	mov	r1, r5
 80025e6:	f7fe f807 	bl	80005f8 <__aeabi_dmul>
 80025ea:	4602      	mov	r2, r0
 80025ec:	460b      	mov	r3, r1
 80025ee:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // correct for rounding errors
  if (value < conv.F) {
 80025f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80025f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80025fa:	f7fe fa6f 	bl	8000adc <__aeabi_dcmplt>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00d      	beq.n	8002620 <_etoa+0x2f0>
    expval--;
 8002604:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002606:	3b01      	subs	r3, #1
 8002608:	657b      	str	r3, [r7, #84]	; 0x54
    conv.F /= 10;
 800260a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800260e:	f04f 0200 	mov.w	r2, #0
 8002612:	4b1b      	ldr	r3, [pc, #108]	; (8002680 <_etoa+0x350>)
 8002614:	f7fe f91a 	bl	800084c <__aeabi_ddiv>
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	e9c7 2308 	strd	r2, r3, [r7, #32]
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8002620:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002622:	2b63      	cmp	r3, #99	; 0x63
 8002624:	dc30      	bgt.n	8002688 <_etoa+0x358>
 8002626:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002628:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800262c:	db2c      	blt.n	8002688 <_etoa+0x358>
 800262e:	2304      	movs	r3, #4
 8002630:	e02b      	b.n	800268a <_etoa+0x35a>
 8002632:	bf00      	nop
 8002634:	f3af 8000 	nop.w
 8002638:	509f79fb 	.word	0x509f79fb
 800263c:	3fd34413 	.word	0x3fd34413
 8002640:	8b60c8b3 	.word	0x8b60c8b3
 8002644:	3fc68a28 	.word	0x3fc68a28
 8002648:	636f4361 	.word	0x636f4361
 800264c:	3fd287a7 	.word	0x3fd287a7
 8002650:	0979a371 	.word	0x0979a371
 8002654:	400a934f 	.word	0x400a934f
 8002658:	bbb55516 	.word	0xbbb55516
 800265c:	40026bb1 	.word	0x40026bb1
 8002660:	fefa39ef 	.word	0xfefa39ef
 8002664:	3fe62e42 	.word	0x3fe62e42
 8002668:	7fefffff 	.word	0x7fefffff
 800266c:	000fffff 	.word	0x000fffff
 8002670:	3ff00000 	.word	0x3ff00000
 8002674:	3ff80000 	.word	0x3ff80000
 8002678:	3fe00000 	.word	0x3fe00000
 800267c:	402c0000 	.word	0x402c0000
 8002680:	40240000 	.word	0x40240000
 8002684:	40180000 	.word	0x40180000
 8002688:	2305      	movs	r3, #5
 800268a:	653b      	str	r3, [r7, #80]	; 0x50

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 800268c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002690:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002694:	2b00      	cmp	r3, #0
 8002696:	d03d      	beq.n	8002714 <_etoa+0x3e4>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8002698:	a369      	add	r3, pc, #420	; (adr r3, 8002840 <_etoa+0x510>)
 800269a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026a2:	f7fe fa2f 	bl	8000b04 <__aeabi_dcmpge>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d024      	beq.n	80026f6 <_etoa+0x3c6>
 80026ac:	a366      	add	r3, pc, #408	; (adr r3, 8002848 <_etoa+0x518>)
 80026ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026b6:	f7fe fa11 	bl	8000adc <__aeabi_dcmplt>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d01a      	beq.n	80026f6 <_etoa+0x3c6>
      if ((int)prec > expval) {
 80026c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80026c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80026c6:	429a      	cmp	r2, r3
 80026c8:	da07      	bge.n	80026da <_etoa+0x3aa>
        prec = (unsigned)((int)prec - expval - 1);
 80026ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80026ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	3b01      	subs	r3, #1
 80026d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80026d8:	e002      	b.n	80026e0 <_etoa+0x3b0>
      }
      else {
        prec = 0;
 80026da:	2300      	movs	r3, #0
 80026dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 80026e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80026e4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      // no characters in exponent
      minwidth = 0U;
 80026ec:	2300      	movs	r3, #0
 80026ee:	653b      	str	r3, [r7, #80]	; 0x50
      expval   = 0;
 80026f0:	2300      	movs	r3, #0
 80026f2:	657b      	str	r3, [r7, #84]	; 0x54
 80026f4:	e00e      	b.n	8002714 <_etoa+0x3e4>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 80026f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00a      	beq.n	8002714 <_etoa+0x3e4>
 80026fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002702:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002706:	2b00      	cmp	r3, #0
 8002708:	d004      	beq.n	8002714 <_etoa+0x3e4>
        --prec;
 800270a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800270e:	3b01      	subs	r3, #1
 8002710:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8002714:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002718:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (width > minwidth) {
 800271a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800271e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002720:	429a      	cmp	r2, r3
 8002722:	d904      	bls.n	800272e <_etoa+0x3fe>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8002724:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002726:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800272c:	e001      	b.n	8002732 <_etoa+0x402>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 800272e:	2300      	movs	r3, #0
 8002730:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 8002732:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d004      	beq.n	8002748 <_etoa+0x418>
 800273e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <_etoa+0x418>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8002744:	2300      	movs	r3, #0
 8002746:	64fb      	str	r3, [r7, #76]	; 0x4c
  }

  // rescale the float value
  if (expval) {
 8002748:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800274a:	2b00      	cmp	r3, #0
 800274c:	d009      	beq.n	8002762 <_etoa+0x432>
    value /= conv.F;
 800274e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002752:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002756:	f7fe f879 	bl	800084c <__aeabi_ddiv>
 800275a:	4602      	mov	r2, r0
 800275c:	460b      	mov	r3, r1
 800275e:	e9c7 2302 	strd	r2, r3, [r7, #8]
  }

  // output the floating part
  const size_t start_idx = idx;
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	62fb      	str	r3, [r7, #44]	; 0x2c
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8002766:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800276a:	2b00      	cmp	r3, #0
 800276c:	d006      	beq.n	800277c <_etoa+0x44c>
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	603b      	str	r3, [r7, #0]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002778:	607b      	str	r3, [r7, #4]
 800277a:	e003      	b.n	8002784 <_etoa+0x454>
 800277c:	ed97 7b02 	vldr	d7, [r7, #8]
 8002780:	ed87 7b00 	vstr	d7, [r7]
 8002784:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002788:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800278c:	9302      	str	r3, [sp, #8]
 800278e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002790:	9301      	str	r3, [sp, #4]
 8002792:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002796:	9300      	str	r3, [sp, #0]
 8002798:	ed97 0b00 	vldr	d0, [r7]
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	69b9      	ldr	r1, [r7, #24]
 80027a2:	69f8      	ldr	r0, [r7, #28]
 80027a4:	f7ff fb64 	bl	8001e70 <_ftoa>
 80027a8:	6178      	str	r0, [r7, #20]

  // output the exponent part
  if (minwidth) {
 80027aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d03f      	beq.n	8002830 <_etoa+0x500>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 80027b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80027b4:	f003 0320 	and.w	r3, r3, #32
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <_etoa+0x490>
 80027bc:	2045      	movs	r0, #69	; 0x45
 80027be:	e000      	b.n	80027c2 <_etoa+0x492>
 80027c0:	2065      	movs	r0, #101	; 0x65
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	1c53      	adds	r3, r2, #1
 80027c6:	617b      	str	r3, [r7, #20]
 80027c8:	69fc      	ldr	r4, [r7, #28]
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	69b9      	ldr	r1, [r7, #24]
 80027ce:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 80027d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	bfb8      	it	lt
 80027d6:	425b      	neglt	r3, r3
 80027d8:	4618      	mov	r0, r3
 80027da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027dc:	0fdb      	lsrs	r3, r3, #31
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80027e2:	3a01      	subs	r2, #1
 80027e4:	2105      	movs	r1, #5
 80027e6:	9105      	str	r1, [sp, #20]
 80027e8:	9204      	str	r2, [sp, #16]
 80027ea:	2200      	movs	r2, #0
 80027ec:	9203      	str	r2, [sp, #12]
 80027ee:	220a      	movs	r2, #10
 80027f0:	9202      	str	r2, [sp, #8]
 80027f2:	9301      	str	r3, [sp, #4]
 80027f4:	9000      	str	r0, [sp, #0]
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	697a      	ldr	r2, [r7, #20]
 80027fa:	69b9      	ldr	r1, [r7, #24]
 80027fc:	69f8      	ldr	r0, [r7, #28]
 80027fe:	f7ff fa62 	bl	8001cc6 <_ntoa_long>
 8002802:	6178      	str	r0, [r7, #20]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8002804:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d00f      	beq.n	8002830 <_etoa+0x500>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8002810:	e007      	b.n	8002822 <_etoa+0x4f2>
 8002812:	697a      	ldr	r2, [r7, #20]
 8002814:	1c53      	adds	r3, r2, #1
 8002816:	617b      	str	r3, [r7, #20]
 8002818:	69fc      	ldr	r4, [r7, #28]
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	69b9      	ldr	r1, [r7, #24]
 800281e:	2020      	movs	r0, #32
 8002820:	47a0      	blx	r4
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800282c:	429a      	cmp	r2, r3
 800282e:	d8f0      	bhi.n	8002812 <_etoa+0x4e2>
    }
  }
  return idx;
 8002830:	697b      	ldr	r3, [r7, #20]
}
 8002832:	4618      	mov	r0, r3
 8002834:	375c      	adds	r7, #92	; 0x5c
 8002836:	46bd      	mov	sp, r7
 8002838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800283c:	f3af 8000 	nop.w
 8002840:	eb1c432d 	.word	0xeb1c432d
 8002844:	3f1a36e2 	.word	0x3f1a36e2
 8002848:	00000000 	.word	0x00000000
 800284c:	412e8480 	.word	0x412e8480

08002850 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8002850:	b5b0      	push	{r4, r5, r7, lr}
 8002852:	b0a0      	sub	sp, #128	; 0x80
 8002854:	af0a      	add	r7, sp, #40	; 0x28
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
 800285c:	603b      	str	r3, [r7, #0]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 800285e:	2300      	movs	r3, #0
 8002860:	647b      	str	r3, [r7, #68]	; 0x44

  if (!buffer) {
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	2b00      	cmp	r3, #0
 8002866:	f040 8494 	bne.w	8003192 <_vsnprintf+0x942>
    // use null output function
    out = _out_null;
 800286a:	4ba0      	ldr	r3, [pc, #640]	; (8002aec <_vsnprintf+0x29c>)
 800286c:	60fb      	str	r3, [r7, #12]
  }

  while (*format)
 800286e:	f000 bc90 	b.w	8003192 <_vsnprintf+0x942>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	2b25      	cmp	r3, #37	; 0x25
 8002878:	d00d      	beq.n	8002896 <_vsnprintf+0x46>
      // no
      out(*format, buffer, idx++, maxlen);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	7818      	ldrb	r0, [r3, #0]
 800287e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002880:	1c53      	adds	r3, r2, #1
 8002882:	647b      	str	r3, [r7, #68]	; 0x44
 8002884:	68fc      	ldr	r4, [r7, #12]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	68b9      	ldr	r1, [r7, #8]
 800288a:	47a0      	blx	r4
      format++;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	3301      	adds	r3, #1
 8002890:	603b      	str	r3, [r7, #0]
      continue;
 8002892:	f000 bc7e 	b.w	8003192 <_vsnprintf+0x942>
    }
    else {
      // yes, evaluate it
      format++;
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	3301      	adds	r3, #1
 800289a:	603b      	str	r3, [r7, #0]
    }

    // evaluate flags
    flags = 0U;
 800289c:	2300      	movs	r3, #0
 800289e:	657b      	str	r3, [r7, #84]	; 0x54
    do {
      switch (*format) {
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	3b20      	subs	r3, #32
 80028a6:	2b10      	cmp	r3, #16
 80028a8:	d856      	bhi.n	8002958 <_vsnprintf+0x108>
 80028aa:	a201      	add	r2, pc, #4	; (adr r2, 80028b0 <_vsnprintf+0x60>)
 80028ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028b0:	08002931 	.word	0x08002931
 80028b4:	08002959 	.word	0x08002959
 80028b8:	08002959 	.word	0x08002959
 80028bc:	08002945 	.word	0x08002945
 80028c0:	08002959 	.word	0x08002959
 80028c4:	08002959 	.word	0x08002959
 80028c8:	08002959 	.word	0x08002959
 80028cc:	08002959 	.word	0x08002959
 80028d0:	08002959 	.word	0x08002959
 80028d4:	08002959 	.word	0x08002959
 80028d8:	08002959 	.word	0x08002959
 80028dc:	0800291d 	.word	0x0800291d
 80028e0:	08002959 	.word	0x08002959
 80028e4:	08002909 	.word	0x08002909
 80028e8:	08002959 	.word	0x08002959
 80028ec:	08002959 	.word	0x08002959
 80028f0:	080028f5 	.word	0x080028f5
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 80028f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028f6:	f043 0301 	orr.w	r3, r3, #1
 80028fa:	657b      	str	r3, [r7, #84]	; 0x54
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	3301      	adds	r3, #1
 8002900:	603b      	str	r3, [r7, #0]
 8002902:	2301      	movs	r3, #1
 8002904:	64bb      	str	r3, [r7, #72]	; 0x48
 8002906:	e02a      	b.n	800295e <_vsnprintf+0x10e>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8002908:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800290a:	f043 0302 	orr.w	r3, r3, #2
 800290e:	657b      	str	r3, [r7, #84]	; 0x54
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	3301      	adds	r3, #1
 8002914:	603b      	str	r3, [r7, #0]
 8002916:	2301      	movs	r3, #1
 8002918:	64bb      	str	r3, [r7, #72]	; 0x48
 800291a:	e020      	b.n	800295e <_vsnprintf+0x10e>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 800291c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800291e:	f043 0304 	orr.w	r3, r3, #4
 8002922:	657b      	str	r3, [r7, #84]	; 0x54
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	3301      	adds	r3, #1
 8002928:	603b      	str	r3, [r7, #0]
 800292a:	2301      	movs	r3, #1
 800292c:	64bb      	str	r3, [r7, #72]	; 0x48
 800292e:	e016      	b.n	800295e <_vsnprintf+0x10e>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8002930:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002932:	f043 0308 	orr.w	r3, r3, #8
 8002936:	657b      	str	r3, [r7, #84]	; 0x54
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	3301      	adds	r3, #1
 800293c:	603b      	str	r3, [r7, #0]
 800293e:	2301      	movs	r3, #1
 8002940:	64bb      	str	r3, [r7, #72]	; 0x48
 8002942:	e00c      	b.n	800295e <_vsnprintf+0x10e>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8002944:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002946:	f043 0310 	orr.w	r3, r3, #16
 800294a:	657b      	str	r3, [r7, #84]	; 0x54
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	3301      	adds	r3, #1
 8002950:	603b      	str	r3, [r7, #0]
 8002952:	2301      	movs	r3, #1
 8002954:	64bb      	str	r3, [r7, #72]	; 0x48
 8002956:	e002      	b.n	800295e <_vsnprintf+0x10e>
        default :                                   n = 0U; break;
 8002958:	2300      	movs	r3, #0
 800295a:	64bb      	str	r3, [r7, #72]	; 0x48
 800295c:	bf00      	nop
      }
    } while (n);
 800295e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002960:	2b00      	cmp	r3, #0
 8002962:	d19d      	bne.n	80028a0 <_vsnprintf+0x50>

    // evaluate width field
    width = 0U;
 8002964:	2300      	movs	r3, #0
 8002966:	653b      	str	r3, [r7, #80]	; 0x50
    if (_is_digit(*format)) {
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	4618      	mov	r0, r3
 800296e:	f7ff f843 	bl	80019f8 <_is_digit>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d005      	beq.n	8002984 <_vsnprintf+0x134>
      width = _atoi(&format);
 8002978:	463b      	mov	r3, r7
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff f853 	bl	8001a26 <_atoi>
 8002980:	6538      	str	r0, [r7, #80]	; 0x50
 8002982:	e018      	b.n	80029b6 <_vsnprintf+0x166>
    }
    else if (*format == '*') {
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	2b2a      	cmp	r3, #42	; 0x2a
 800298a:	d114      	bne.n	80029b6 <_vsnprintf+0x166>
      const int w = va_arg(va, int);
 800298c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800298e:	1d1a      	adds	r2, r3, #4
 8002990:	66ba      	str	r2, [r7, #104]	; 0x68
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	633b      	str	r3, [r7, #48]	; 0x30
      if (w < 0) {
 8002996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002998:	2b00      	cmp	r3, #0
 800299a:	da07      	bge.n	80029ac <_vsnprintf+0x15c>
        flags |= FLAGS_LEFT;    // reverse padding
 800299c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800299e:	f043 0302 	orr.w	r3, r3, #2
 80029a2:	657b      	str	r3, [r7, #84]	; 0x54
        width = (unsigned int)-w;
 80029a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029a6:	425b      	negs	r3, r3
 80029a8:	653b      	str	r3, [r7, #80]	; 0x50
 80029aa:	e001      	b.n	80029b0 <_vsnprintf+0x160>
      }
      else {
        width = (unsigned int)w;
 80029ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029ae:	653b      	str	r3, [r7, #80]	; 0x50
      }
      format++;
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	3301      	adds	r3, #1
 80029b4:	603b      	str	r3, [r7, #0]
    }

    // evaluate precision field
    precision = 0U;
 80029b6:	2300      	movs	r3, #0
 80029b8:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (*format == '.') {
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	2b2e      	cmp	r3, #46	; 0x2e
 80029c0:	d124      	bne.n	8002a0c <_vsnprintf+0x1bc>
      flags |= FLAGS_PRECISION;
 80029c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029c8:	657b      	str	r3, [r7, #84]	; 0x54
      format++;
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	3301      	adds	r3, #1
 80029ce:	603b      	str	r3, [r7, #0]
      if (_is_digit(*format)) {
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7ff f80f 	bl	80019f8 <_is_digit>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d005      	beq.n	80029ec <_vsnprintf+0x19c>
        precision = _atoi(&format);
 80029e0:	463b      	mov	r3, r7
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff f81f 	bl	8001a26 <_atoi>
 80029e8:	64f8      	str	r0, [r7, #76]	; 0x4c
 80029ea:	e00f      	b.n	8002a0c <_vsnprintf+0x1bc>
      }
      else if (*format == '*') {
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	2b2a      	cmp	r3, #42	; 0x2a
 80029f2:	d10b      	bne.n	8002a0c <_vsnprintf+0x1bc>
        const int prec = (int)va_arg(va, int);
 80029f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80029f6:	1d1a      	adds	r2, r3, #4
 80029f8:	66ba      	str	r2, [r7, #104]	; 0x68
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        precision = prec > 0 ? (unsigned int)prec : 0U;
 80029fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a00:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002a04:	64fb      	str	r3, [r7, #76]	; 0x4c
        format++;
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	603b      	str	r3, [r7, #0]
      }
    }

    // evaluate length field
    switch (*format) {
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	3b68      	subs	r3, #104	; 0x68
 8002a12:	2b12      	cmp	r3, #18
 8002a14:	d866      	bhi.n	8002ae4 <_vsnprintf+0x294>
 8002a16:	a201      	add	r2, pc, #4	; (adr r2, 8002a1c <_vsnprintf+0x1cc>)
 8002a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a1c:	08002a8f 	.word	0x08002a8f
 8002a20:	08002ae5 	.word	0x08002ae5
 8002a24:	08002ac5 	.word	0x08002ac5
 8002a28:	08002ae5 	.word	0x08002ae5
 8002a2c:	08002a69 	.word	0x08002a69
 8002a30:	08002ae5 	.word	0x08002ae5
 8002a34:	08002ae5 	.word	0x08002ae5
 8002a38:	08002ae5 	.word	0x08002ae5
 8002a3c:	08002ae5 	.word	0x08002ae5
 8002a40:	08002ae5 	.word	0x08002ae5
 8002a44:	08002ae5 	.word	0x08002ae5
 8002a48:	08002ae5 	.word	0x08002ae5
 8002a4c:	08002ab5 	.word	0x08002ab5
 8002a50:	08002ae5 	.word	0x08002ae5
 8002a54:	08002ae5 	.word	0x08002ae5
 8002a58:	08002ae5 	.word	0x08002ae5
 8002a5c:	08002ae5 	.word	0x08002ae5
 8002a60:	08002ae5 	.word	0x08002ae5
 8002a64:	08002ad5 	.word	0x08002ad5
      case 'l' :
        flags |= FLAGS_LONG;
 8002a68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a6e:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	3301      	adds	r3, #1
 8002a74:	603b      	str	r3, [r7, #0]
        if (*format == 'l') {
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	2b6c      	cmp	r3, #108	; 0x6c
 8002a7c:	d134      	bne.n	8002ae8 <_vsnprintf+0x298>
          flags |= FLAGS_LONG_LONG;
 8002a7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a84:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	603b      	str	r3, [r7, #0]
        }
        break;
 8002a8c:	e02c      	b.n	8002ae8 <_vsnprintf+0x298>
      case 'h' :
        flags |= FLAGS_SHORT;
 8002a8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a94:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	3301      	adds	r3, #1
 8002a9a:	603b      	str	r3, [r7, #0]
        if (*format == 'h') {
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	2b68      	cmp	r3, #104	; 0x68
 8002aa2:	d125      	bne.n	8002af0 <_vsnprintf+0x2a0>
          flags |= FLAGS_CHAR;
 8002aa4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002aa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002aaa:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	603b      	str	r3, [r7, #0]
        }
        break;
 8002ab2:	e01d      	b.n	8002af0 <_vsnprintf+0x2a0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8002ab4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ab6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aba:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	603b      	str	r3, [r7, #0]
        break;
 8002ac2:	e016      	b.n	8002af2 <_vsnprintf+0x2a2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8002ac4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ac6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002aca:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	3301      	adds	r3, #1
 8002ad0:	603b      	str	r3, [r7, #0]
        break;
 8002ad2:	e00e      	b.n	8002af2 <_vsnprintf+0x2a2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8002ad4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ad6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ada:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	3301      	adds	r3, #1
 8002ae0:	603b      	str	r3, [r7, #0]
        break;
 8002ae2:	e006      	b.n	8002af2 <_vsnprintf+0x2a2>
      default :
        break;
 8002ae4:	bf00      	nop
 8002ae6:	e004      	b.n	8002af2 <_vsnprintf+0x2a2>
        break;
 8002ae8:	bf00      	nop
 8002aea:	e002      	b.n	8002af2 <_vsnprintf+0x2a2>
 8002aec:	080019a3 	.word	0x080019a3
        break;
 8002af0:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	3b25      	subs	r3, #37	; 0x25
 8002af8:	2b53      	cmp	r3, #83	; 0x53
 8002afa:	f200 833d 	bhi.w	8003178 <_vsnprintf+0x928>
 8002afe:	a201      	add	r2, pc, #4	; (adr r2, 8002b04 <_vsnprintf+0x2b4>)
 8002b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b04:	08003161 	.word	0x08003161
 8002b08:	08003179 	.word	0x08003179
 8002b0c:	08003179 	.word	0x08003179
 8002b10:	08003179 	.word	0x08003179
 8002b14:	08003179 	.word	0x08003179
 8002b18:	08003179 	.word	0x08003179
 8002b1c:	08003179 	.word	0x08003179
 8002b20:	08003179 	.word	0x08003179
 8002b24:	08003179 	.word	0x08003179
 8002b28:	08003179 	.word	0x08003179
 8002b2c:	08003179 	.word	0x08003179
 8002b30:	08003179 	.word	0x08003179
 8002b34:	08003179 	.word	0x08003179
 8002b38:	08003179 	.word	0x08003179
 8002b3c:	08003179 	.word	0x08003179
 8002b40:	08003179 	.word	0x08003179
 8002b44:	08003179 	.word	0x08003179
 8002b48:	08003179 	.word	0x08003179
 8002b4c:	08003179 	.word	0x08003179
 8002b50:	08003179 	.word	0x08003179
 8002b54:	08003179 	.word	0x08003179
 8002b58:	08003179 	.word	0x08003179
 8002b5c:	08003179 	.word	0x08003179
 8002b60:	08003179 	.word	0x08003179
 8002b64:	08003179 	.word	0x08003179
 8002b68:	08003179 	.word	0x08003179
 8002b6c:	08003179 	.word	0x08003179
 8002b70:	08003179 	.word	0x08003179
 8002b74:	08003179 	.word	0x08003179
 8002b78:	08003179 	.word	0x08003179
 8002b7c:	08003179 	.word	0x08003179
 8002b80:	08003179 	.word	0x08003179
 8002b84:	08002f2f 	.word	0x08002f2f
 8002b88:	08002ee3 	.word	0x08002ee3
 8002b8c:	08002f2f 	.word	0x08002f2f
 8002b90:	08003179 	.word	0x08003179
 8002b94:	08003179 	.word	0x08003179
 8002b98:	08003179 	.word	0x08003179
 8002b9c:	08003179 	.word	0x08003179
 8002ba0:	08003179 	.word	0x08003179
 8002ba4:	08003179 	.word	0x08003179
 8002ba8:	08003179 	.word	0x08003179
 8002bac:	08003179 	.word	0x08003179
 8002bb0:	08003179 	.word	0x08003179
 8002bb4:	08003179 	.word	0x08003179
 8002bb8:	08003179 	.word	0x08003179
 8002bbc:	08003179 	.word	0x08003179
 8002bc0:	08003179 	.word	0x08003179
 8002bc4:	08003179 	.word	0x08003179
 8002bc8:	08003179 	.word	0x08003179
 8002bcc:	08003179 	.word	0x08003179
 8002bd0:	08002c55 	.word	0x08002c55
 8002bd4:	08003179 	.word	0x08003179
 8002bd8:	08003179 	.word	0x08003179
 8002bdc:	08003179 	.word	0x08003179
 8002be0:	08003179 	.word	0x08003179
 8002be4:	08003179 	.word	0x08003179
 8002be8:	08003179 	.word	0x08003179
 8002bec:	08003179 	.word	0x08003179
 8002bf0:	08003179 	.word	0x08003179
 8002bf4:	08003179 	.word	0x08003179
 8002bf8:	08002c55 	.word	0x08002c55
 8002bfc:	08002f9b 	.word	0x08002f9b
 8002c00:	08002c55 	.word	0x08002c55
 8002c04:	08002f2f 	.word	0x08002f2f
 8002c08:	08002ee3 	.word	0x08002ee3
 8002c0c:	08002f2f 	.word	0x08002f2f
 8002c10:	08003179 	.word	0x08003179
 8002c14:	08002c55 	.word	0x08002c55
 8002c18:	08003179 	.word	0x08003179
 8002c1c:	08003179 	.word	0x08003179
 8002c20:	08003179 	.word	0x08003179
 8002c24:	08003179 	.word	0x08003179
 8002c28:	08003179 	.word	0x08003179
 8002c2c:	08002c55 	.word	0x08002c55
 8002c30:	080030d3 	.word	0x080030d3
 8002c34:	08003179 	.word	0x08003179
 8002c38:	08003179 	.word	0x08003179
 8002c3c:	0800300f 	.word	0x0800300f
 8002c40:	08003179 	.word	0x08003179
 8002c44:	08002c55 	.word	0x08002c55
 8002c48:	08003179 	.word	0x08003179
 8002c4c:	08003179 	.word	0x08003179
 8002c50:	08002c55 	.word	0x08002c55
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	2b78      	cmp	r3, #120	; 0x78
 8002c5a:	d003      	beq.n	8002c64 <_vsnprintf+0x414>
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	2b58      	cmp	r3, #88	; 0x58
 8002c62:	d102      	bne.n	8002c6a <_vsnprintf+0x41a>
          base = 16U;
 8002c64:	2310      	movs	r3, #16
 8002c66:	643b      	str	r3, [r7, #64]	; 0x40
 8002c68:	e013      	b.n	8002c92 <_vsnprintf+0x442>
        }
        else if (*format == 'o') {
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	2b6f      	cmp	r3, #111	; 0x6f
 8002c70:	d102      	bne.n	8002c78 <_vsnprintf+0x428>
          base =  8U;
 8002c72:	2308      	movs	r3, #8
 8002c74:	643b      	str	r3, [r7, #64]	; 0x40
 8002c76:	e00c      	b.n	8002c92 <_vsnprintf+0x442>
        }
        else if (*format == 'b') {
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b62      	cmp	r3, #98	; 0x62
 8002c7e:	d102      	bne.n	8002c86 <_vsnprintf+0x436>
          base =  2U;
 8002c80:	2302      	movs	r3, #2
 8002c82:	643b      	str	r3, [r7, #64]	; 0x40
 8002c84:	e005      	b.n	8002c92 <_vsnprintf+0x442>
        }
        else {
          base = 10U;
 8002c86:	230a      	movs	r3, #10
 8002c88:	643b      	str	r3, [r7, #64]	; 0x40
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8002c8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c8c:	f023 0310 	bic.w	r3, r3, #16
 8002c90:	657b      	str	r3, [r7, #84]	; 0x54
        }
        // uppercase
        if (*format == 'X') {
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	2b58      	cmp	r3, #88	; 0x58
 8002c98:	d103      	bne.n	8002ca2 <_vsnprintf+0x452>
          flags |= FLAGS_UPPERCASE;
 8002c9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c9c:	f043 0320 	orr.w	r3, r3, #32
 8002ca0:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	2b69      	cmp	r3, #105	; 0x69
 8002ca8:	d007      	beq.n	8002cba <_vsnprintf+0x46a>
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	2b64      	cmp	r3, #100	; 0x64
 8002cb0:	d003      	beq.n	8002cba <_vsnprintf+0x46a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8002cb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cb4:	f023 030c 	bic.w	r3, r3, #12
 8002cb8:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8002cba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d003      	beq.n	8002ccc <_vsnprintf+0x47c>
          flags &= ~FLAGS_ZEROPAD;
 8002cc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cc6:	f023 0301 	bic.w	r3, r3, #1
 8002cca:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	2b69      	cmp	r3, #105	; 0x69
 8002cd2:	d004      	beq.n	8002cde <_vsnprintf+0x48e>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	2b64      	cmp	r3, #100	; 0x64
 8002cda:	f040 808e 	bne.w	8002dfa <_vsnprintf+0x5aa>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8002cde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ce0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d02f      	beq.n	8002d48 <_vsnprintf+0x4f8>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8002ce8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002cea:	3307      	adds	r3, #7
 8002cec:	f023 0307 	bic.w	r3, r3, #7
 8002cf0:	f103 0208 	add.w	r2, r3, #8
 8002cf4:	66ba      	str	r2, [r7, #104]	; 0x68
 8002cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cfa:	e9c7 2304 	strd	r2, r3, [r7, #16]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8002cfe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002d02:	2a00      	cmp	r2, #0
 8002d04:	f173 0100 	sbcs.w	r1, r3, #0
 8002d08:	da02      	bge.n	8002d10 <_vsnprintf+0x4c0>
 8002d0a:	4252      	negs	r2, r2
 8002d0c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002d10:	4610      	mov	r0, r2
 8002d12:	4619      	mov	r1, r3
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	0fdb      	lsrs	r3, r3, #31
 8002d18:	b2dc      	uxtb	r4, r3
 8002d1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	f04f 0300 	mov.w	r3, #0
 8002d22:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 8002d24:	9508      	str	r5, [sp, #32]
 8002d26:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 8002d28:	9507      	str	r5, [sp, #28]
 8002d2a:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
 8002d2c:	9506      	str	r5, [sp, #24]
 8002d2e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002d32:	9402      	str	r4, [sp, #8]
 8002d34:	e9cd 0100 	strd	r0, r1, [sp]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d3c:	68b9      	ldr	r1, [r7, #8]
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f7ff f828 	bl	8001d94 <_ntoa_long_long>
 8002d44:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 8002d46:	e0c8      	b.n	8002eda <_vsnprintf+0x68a>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8002d48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d01e      	beq.n	8002d90 <_vsnprintf+0x540>
            const long value = va_arg(va, long);
 8002d52:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d54:	1d1a      	adds	r2, r3, #4
 8002d56:	66ba      	str	r2, [r7, #104]	; 0x68
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	61fb      	str	r3, [r7, #28]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	bfb8      	it	lt
 8002d62:	425b      	neglt	r3, r3
 8002d64:	4619      	mov	r1, r3
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	0fdb      	lsrs	r3, r3, #31
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002d6e:	9205      	str	r2, [sp, #20]
 8002d70:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d72:	9204      	str	r2, [sp, #16]
 8002d74:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d76:	9203      	str	r2, [sp, #12]
 8002d78:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d7a:	9202      	str	r2, [sp, #8]
 8002d7c:	9301      	str	r3, [sp, #4]
 8002d7e:	9100      	str	r1, [sp, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d84:	68b9      	ldr	r1, [r7, #8]
 8002d86:	68f8      	ldr	r0, [r7, #12]
 8002d88:	f7fe ff9d 	bl	8001cc6 <_ntoa_long>
 8002d8c:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 8002d8e:	e0a4      	b.n	8002eda <_vsnprintf+0x68a>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8002d90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d005      	beq.n	8002da6 <_vsnprintf+0x556>
 8002d9a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d9c:	1d1a      	adds	r2, r3, #4
 8002d9e:	66ba      	str	r2, [r7, #104]	; 0x68
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	e00e      	b.n	8002dc4 <_vsnprintf+0x574>
 8002da6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002da8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d005      	beq.n	8002dbc <_vsnprintf+0x56c>
 8002db0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002db2:	1d1a      	adds	r2, r3, #4
 8002db4:	66ba      	str	r2, [r7, #104]	; 0x68
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	b21b      	sxth	r3, r3
 8002dba:	e003      	b.n	8002dc4 <_vsnprintf+0x574>
 8002dbc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002dbe:	1d1a      	adds	r2, r3, #4
 8002dc0:	66ba      	str	r2, [r7, #104]	; 0x68
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	623b      	str	r3, [r7, #32]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	bfb8      	it	lt
 8002dcc:	425b      	neglt	r3, r3
 8002dce:	4619      	mov	r1, r3
 8002dd0:	6a3b      	ldr	r3, [r7, #32]
 8002dd2:	0fdb      	lsrs	r3, r3, #31
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002dd8:	9205      	str	r2, [sp, #20]
 8002dda:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002ddc:	9204      	str	r2, [sp, #16]
 8002dde:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002de0:	9203      	str	r2, [sp, #12]
 8002de2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002de4:	9202      	str	r2, [sp, #8]
 8002de6:	9301      	str	r3, [sp, #4]
 8002de8:	9100      	str	r1, [sp, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002dee:	68b9      	ldr	r1, [r7, #8]
 8002df0:	68f8      	ldr	r0, [r7, #12]
 8002df2:	f7fe ff68 	bl	8001cc6 <_ntoa_long>
 8002df6:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 8002df8:	e06f      	b.n	8002eda <_vsnprintf+0x68a>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8002dfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d020      	beq.n	8002e46 <_vsnprintf+0x5f6>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8002e04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e06:	3307      	adds	r3, #7
 8002e08:	f023 0307 	bic.w	r3, r3, #7
 8002e0c:	f103 0208 	add.w	r2, r3, #8
 8002e10:	66ba      	str	r2, [r7, #104]	; 0x68
 8002e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e16:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002e18:	4608      	mov	r0, r1
 8002e1a:	f04f 0100 	mov.w	r1, #0
 8002e1e:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 8002e20:	9408      	str	r4, [sp, #32]
 8002e22:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 8002e24:	9407      	str	r4, [sp, #28]
 8002e26:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
 8002e28:	9406      	str	r4, [sp, #24]
 8002e2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002e2e:	2100      	movs	r1, #0
 8002e30:	9102      	str	r1, [sp, #8]
 8002e32:	e9cd 2300 	strd	r2, r3, [sp]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e3a:	68b9      	ldr	r1, [r7, #8]
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f7fe ffa9 	bl	8001d94 <_ntoa_long_long>
 8002e42:	6478      	str	r0, [r7, #68]	; 0x44
 8002e44:	e049      	b.n	8002eda <_vsnprintf+0x68a>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8002e46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d016      	beq.n	8002e7e <_vsnprintf+0x62e>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8002e50:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e52:	1d1a      	adds	r2, r3, #4
 8002e54:	66ba      	str	r2, [r7, #104]	; 0x68
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002e5a:	9205      	str	r2, [sp, #20]
 8002e5c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e5e:	9204      	str	r2, [sp, #16]
 8002e60:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002e62:	9203      	str	r2, [sp, #12]
 8002e64:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002e66:	9202      	str	r2, [sp, #8]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	9201      	str	r2, [sp, #4]
 8002e6c:	9300      	str	r3, [sp, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e72:	68b9      	ldr	r1, [r7, #8]
 8002e74:	68f8      	ldr	r0, [r7, #12]
 8002e76:	f7fe ff26 	bl	8001cc6 <_ntoa_long>
 8002e7a:	6478      	str	r0, [r7, #68]	; 0x44
 8002e7c:	e02d      	b.n	8002eda <_vsnprintf+0x68a>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8002e7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d005      	beq.n	8002e94 <_vsnprintf+0x644>
 8002e88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e8a:	1d1a      	adds	r2, r3, #4
 8002e8c:	66ba      	str	r2, [r7, #104]	; 0x68
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	e00e      	b.n	8002eb2 <_vsnprintf+0x662>
 8002e94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d005      	beq.n	8002eaa <_vsnprintf+0x65a>
 8002e9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ea0:	1d1a      	adds	r2, r3, #4
 8002ea2:	66ba      	str	r2, [r7, #104]	; 0x68
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	e003      	b.n	8002eb2 <_vsnprintf+0x662>
 8002eaa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002eac:	1d1a      	adds	r2, r3, #4
 8002eae:	66ba      	str	r2, [r7, #104]	; 0x68
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8002eb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002eb6:	9305      	str	r3, [sp, #20]
 8002eb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002eba:	9304      	str	r3, [sp, #16]
 8002ebc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ebe:	9303      	str	r3, [sp, #12]
 8002ec0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ec2:	9302      	str	r3, [sp, #8]
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	9301      	str	r3, [sp, #4]
 8002ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eca:	9300      	str	r3, [sp, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ed0:	68b9      	ldr	r1, [r7, #8]
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f7fe fef7 	bl	8001cc6 <_ntoa_long>
 8002ed8:	6478      	str	r0, [r7, #68]	; 0x44
          }
        }
        format++;
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	3301      	adds	r3, #1
 8002ede:	603b      	str	r3, [r7, #0]
        break;
 8002ee0:	e157      	b.n	8003192 <_vsnprintf+0x942>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	2b46      	cmp	r3, #70	; 0x46
 8002ee8:	d103      	bne.n	8002ef2 <_vsnprintf+0x6a2>
 8002eea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002eec:	f043 0320 	orr.w	r3, r3, #32
 8002ef0:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8002ef2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ef4:	3307      	adds	r3, #7
 8002ef6:	f023 0307 	bic.w	r3, r3, #7
 8002efa:	f103 0208 	add.w	r2, r3, #8
 8002efe:	66ba      	str	r2, [r7, #104]	; 0x68
 8002f00:	ed93 7b00 	vldr	d7, [r3]
 8002f04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f06:	9302      	str	r3, [sp, #8]
 8002f08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f0a:	9301      	str	r3, [sp, #4]
 8002f0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	eeb0 0a47 	vmov.f32	s0, s14
 8002f14:	eef0 0a67 	vmov.f32	s1, s15
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f1c:	68b9      	ldr	r1, [r7, #8]
 8002f1e:	68f8      	ldr	r0, [r7, #12]
 8002f20:	f7fe ffa6 	bl	8001e70 <_ftoa>
 8002f24:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	603b      	str	r3, [r7, #0]
        break;
 8002f2c:	e131      	b.n	8003192 <_vsnprintf+0x942>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	2b67      	cmp	r3, #103	; 0x67
 8002f34:	d003      	beq.n	8002f3e <_vsnprintf+0x6ee>
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	2b47      	cmp	r3, #71	; 0x47
 8002f3c:	d103      	bne.n	8002f46 <_vsnprintf+0x6f6>
 8002f3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f44:	657b      	str	r3, [r7, #84]	; 0x54
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b45      	cmp	r3, #69	; 0x45
 8002f4c:	d003      	beq.n	8002f56 <_vsnprintf+0x706>
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b47      	cmp	r3, #71	; 0x47
 8002f54:	d103      	bne.n	8002f5e <_vsnprintf+0x70e>
 8002f56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f58:	f043 0320 	orr.w	r3, r3, #32
 8002f5c:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8002f5e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f60:	3307      	adds	r3, #7
 8002f62:	f023 0307 	bic.w	r3, r3, #7
 8002f66:	f103 0208 	add.w	r2, r3, #8
 8002f6a:	66ba      	str	r2, [r7, #104]	; 0x68
 8002f6c:	ed93 7b00 	vldr	d7, [r3]
 8002f70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f72:	9302      	str	r3, [sp, #8]
 8002f74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f76:	9301      	str	r3, [sp, #4]
 8002f78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	eeb0 0a47 	vmov.f32	s0, s14
 8002f80:	eef0 0a67 	vmov.f32	s1, s15
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f88:	68b9      	ldr	r1, [r7, #8]
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f7ff f9d0 	bl	8002330 <_etoa>
 8002f90:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	3301      	adds	r3, #1
 8002f96:	603b      	str	r3, [r7, #0]
        break;
 8002f98:	e0fb      	b.n	8003192 <_vsnprintf+0x942>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8002f9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002fa0:	f003 0302 	and.w	r3, r3, #2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d10e      	bne.n	8002fc6 <_vsnprintf+0x776>
          while (l++ < width) {
 8002fa8:	e007      	b.n	8002fba <_vsnprintf+0x76a>
            out(' ', buffer, idx++, maxlen);
 8002faa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002fac:	1c53      	adds	r3, r2, #1
 8002fae:	647b      	str	r3, [r7, #68]	; 0x44
 8002fb0:	68fc      	ldr	r4, [r7, #12]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	68b9      	ldr	r1, [r7, #8]
 8002fb6:	2020      	movs	r0, #32
 8002fb8:	47a0      	blx	r4
          while (l++ < width) {
 8002fba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fbc:	1c5a      	adds	r2, r3, #1
 8002fbe:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002fc0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d8f1      	bhi.n	8002faa <_vsnprintf+0x75a>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8002fc6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fc8:	1d1a      	adds	r2, r3, #4
 8002fca:	66ba      	str	r2, [r7, #104]	; 0x68
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	b2d8      	uxtb	r0, r3
 8002fd0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002fd2:	1c53      	adds	r3, r2, #1
 8002fd4:	647b      	str	r3, [r7, #68]	; 0x44
 8002fd6:	68fc      	ldr	r4, [r7, #12]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68b9      	ldr	r1, [r7, #8]
 8002fdc:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8002fde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00e      	beq.n	8003006 <_vsnprintf+0x7b6>
          while (l++ < width) {
 8002fe8:	e007      	b.n	8002ffa <_vsnprintf+0x7aa>
            out(' ', buffer, idx++, maxlen);
 8002fea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002fec:	1c53      	adds	r3, r2, #1
 8002fee:	647b      	str	r3, [r7, #68]	; 0x44
 8002ff0:	68fc      	ldr	r4, [r7, #12]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	68b9      	ldr	r1, [r7, #8]
 8002ff6:	2020      	movs	r0, #32
 8002ff8:	47a0      	blx	r4
          while (l++ < width) {
 8002ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ffc:	1c5a      	adds	r2, r3, #1
 8002ffe:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003000:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003002:	429a      	cmp	r2, r3
 8003004:	d8f1      	bhi.n	8002fea <_vsnprintf+0x79a>
          }
        }
        format++;
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	3301      	adds	r3, #1
 800300a:	603b      	str	r3, [r7, #0]
        break;
 800300c:	e0c1      	b.n	8003192 <_vsnprintf+0x942>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 800300e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003010:	1d1a      	adds	r2, r3, #4
 8003012:	66ba      	str	r2, [r7, #104]	; 0x68
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	63bb      	str	r3, [r7, #56]	; 0x38
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8003018:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <_vsnprintf+0x7d2>
 800301e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003020:	e001      	b.n	8003026 <_vsnprintf+0x7d6>
 8003022:	f04f 33ff 	mov.w	r3, #4294967295
 8003026:	4619      	mov	r1, r3
 8003028:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800302a:	f7fe fcc8 	bl	80019be <_strnlen_s>
 800302e:	6378      	str	r0, [r7, #52]	; 0x34
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8003030:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003032:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003036:	2b00      	cmp	r3, #0
 8003038:	d005      	beq.n	8003046 <_vsnprintf+0x7f6>
          l = (l < precision ? l : precision);
 800303a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800303c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800303e:	4293      	cmp	r3, r2
 8003040:	bf28      	it	cs
 8003042:	4613      	movcs	r3, r2
 8003044:	637b      	str	r3, [r7, #52]	; 0x34
        }
        if (!(flags & FLAGS_LEFT)) {
 8003046:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d11a      	bne.n	8003086 <_vsnprintf+0x836>
          while (l++ < width) {
 8003050:	e007      	b.n	8003062 <_vsnprintf+0x812>
            out(' ', buffer, idx++, maxlen);
 8003052:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003054:	1c53      	adds	r3, r2, #1
 8003056:	647b      	str	r3, [r7, #68]	; 0x44
 8003058:	68fc      	ldr	r4, [r7, #12]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	68b9      	ldr	r1, [r7, #8]
 800305e:	2020      	movs	r0, #32
 8003060:	47a0      	blx	r4
          while (l++ < width) {
 8003062:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003064:	1c5a      	adds	r2, r3, #1
 8003066:	637a      	str	r2, [r7, #52]	; 0x34
 8003068:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800306a:	429a      	cmp	r2, r3
 800306c:	d8f1      	bhi.n	8003052 <_vsnprintf+0x802>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800306e:	e00a      	b.n	8003086 <_vsnprintf+0x836>
          out(*(p++), buffer, idx++, maxlen);
 8003070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003072:	1c5a      	adds	r2, r3, #1
 8003074:	63ba      	str	r2, [r7, #56]	; 0x38
 8003076:	7818      	ldrb	r0, [r3, #0]
 8003078:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800307a:	1c53      	adds	r3, r2, #1
 800307c:	647b      	str	r3, [r7, #68]	; 0x44
 800307e:	68fc      	ldr	r4, [r7, #12]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	68b9      	ldr	r1, [r7, #8]
 8003084:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8003086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d009      	beq.n	80030a2 <_vsnprintf+0x852>
 800308e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003094:	2b00      	cmp	r3, #0
 8003096:	d0eb      	beq.n	8003070 <_vsnprintf+0x820>
 8003098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800309a:	1e5a      	subs	r2, r3, #1
 800309c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1e6      	bne.n	8003070 <_vsnprintf+0x820>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 80030a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00e      	beq.n	80030ca <_vsnprintf+0x87a>
          while (l++ < width) {
 80030ac:	e007      	b.n	80030be <_vsnprintf+0x86e>
            out(' ', buffer, idx++, maxlen);
 80030ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80030b0:	1c53      	adds	r3, r2, #1
 80030b2:	647b      	str	r3, [r7, #68]	; 0x44
 80030b4:	68fc      	ldr	r4, [r7, #12]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	68b9      	ldr	r1, [r7, #8]
 80030ba:	2020      	movs	r0, #32
 80030bc:	47a0      	blx	r4
          while (l++ < width) {
 80030be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	637a      	str	r2, [r7, #52]	; 0x34
 80030c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d8f1      	bhi.n	80030ae <_vsnprintf+0x85e>
          }
        }
        format++;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	3301      	adds	r3, #1
 80030ce:	603b      	str	r3, [r7, #0]
        break;
 80030d0:	e05f      	b.n	8003192 <_vsnprintf+0x942>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 80030d2:	2308      	movs	r3, #8
 80030d4:	653b      	str	r3, [r7, #80]	; 0x50
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 80030d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030d8:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 80030dc:	657b      	str	r3, [r7, #84]	; 0x54
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 80030de:	2300      	movs	r3, #0
 80030e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        if (is_ll) {
 80030e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d01e      	beq.n	800312a <_vsnprintf+0x8da>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 80030ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80030ee:	1d1a      	adds	r2, r3, #4
 80030f0:	66ba      	str	r2, [r7, #104]	; 0x68
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	461a      	mov	r2, r3
 80030f6:	f04f 0300 	mov.w	r3, #0
 80030fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80030fc:	9108      	str	r1, [sp, #32]
 80030fe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003100:	9107      	str	r1, [sp, #28]
 8003102:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003104:	9106      	str	r1, [sp, #24]
 8003106:	f04f 0010 	mov.w	r0, #16
 800310a:	f04f 0100 	mov.w	r1, #0
 800310e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003112:	2100      	movs	r1, #0
 8003114:	9102      	str	r1, [sp, #8]
 8003116:	e9cd 2300 	strd	r2, r3, [sp]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800311e:	68b9      	ldr	r1, [r7, #8]
 8003120:	68f8      	ldr	r0, [r7, #12]
 8003122:	f7fe fe37 	bl	8001d94 <_ntoa_long_long>
 8003126:	6478      	str	r0, [r7, #68]	; 0x44
 8003128:	e016      	b.n	8003158 <_vsnprintf+0x908>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 800312a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800312c:	1d1a      	adds	r2, r3, #4
 800312e:	66ba      	str	r2, [r7, #104]	; 0x68
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	461a      	mov	r2, r3
 8003134:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003136:	9305      	str	r3, [sp, #20]
 8003138:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800313a:	9304      	str	r3, [sp, #16]
 800313c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800313e:	9303      	str	r3, [sp, #12]
 8003140:	2310      	movs	r3, #16
 8003142:	9302      	str	r3, [sp, #8]
 8003144:	2300      	movs	r3, #0
 8003146:	9301      	str	r3, [sp, #4]
 8003148:	9200      	str	r2, [sp, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800314e:	68b9      	ldr	r1, [r7, #8]
 8003150:	68f8      	ldr	r0, [r7, #12]
 8003152:	f7fe fdb8 	bl	8001cc6 <_ntoa_long>
 8003156:	6478      	str	r0, [r7, #68]	; 0x44
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	3301      	adds	r3, #1
 800315c:	603b      	str	r3, [r7, #0]
        break;
 800315e:	e018      	b.n	8003192 <_vsnprintf+0x942>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 8003160:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003162:	1c53      	adds	r3, r2, #1
 8003164:	647b      	str	r3, [r7, #68]	; 0x44
 8003166:	68fc      	ldr	r4, [r7, #12]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	68b9      	ldr	r1, [r7, #8]
 800316c:	2025      	movs	r0, #37	; 0x25
 800316e:	47a0      	blx	r4
        format++;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	3301      	adds	r3, #1
 8003174:	603b      	str	r3, [r7, #0]
        break;
 8003176:	e00c      	b.n	8003192 <_vsnprintf+0x942>

      default :
        out(*format, buffer, idx++, maxlen);
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	7818      	ldrb	r0, [r3, #0]
 800317c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800317e:	1c53      	adds	r3, r2, #1
 8003180:	647b      	str	r3, [r7, #68]	; 0x44
 8003182:	68fc      	ldr	r4, [r7, #12]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68b9      	ldr	r1, [r7, #8]
 8003188:	47a0      	blx	r4
        format++;
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	3301      	adds	r3, #1
 800318e:	603b      	str	r3, [r7, #0]
        break;
 8003190:	bf00      	nop
  while (*format)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	2b00      	cmp	r3, #0
 8003198:	f47f ab6b 	bne.w	8002872 <_vsnprintf+0x22>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 800319c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d302      	bcc.n	80031aa <_vsnprintf+0x95a>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	1e5a      	subs	r2, r3, #1
 80031a8:	e000      	b.n	80031ac <_vsnprintf+0x95c>
 80031aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80031ac:	68fc      	ldr	r4, [r7, #12]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68b9      	ldr	r1, [r7, #8]
 80031b2:	2000      	movs	r0, #0
 80031b4:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 80031b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3758      	adds	r7, #88	; 0x58
 80031bc:	46bd      	mov	sp, r7
 80031be:	bdb0      	pop	{r4, r5, r7, pc}

080031c0 <snprintf_>:
  return ret;
}


int snprintf_(char* buffer, size_t count, const char* format, ...)
{
 80031c0:	b40c      	push	{r2, r3}
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b086      	sub	sp, #24
 80031c6:	af02      	add	r7, sp, #8
 80031c8:	6078      	str	r0, [r7, #4]
 80031ca:	6039      	str	r1, [r7, #0]
  va_list va;
  va_start(va, format);
 80031cc:	f107 031c 	add.w	r3, r7, #28
 80031d0:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	9300      	str	r3, [sp, #0]
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	6879      	ldr	r1, [r7, #4]
 80031dc:	4805      	ldr	r0, [pc, #20]	; (80031f4 <snprintf_+0x34>)
 80031de:	f7ff fb37 	bl	8002850 <_vsnprintf>
 80031e2:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 80031e4:	68fb      	ldr	r3, [r7, #12]
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3710      	adds	r7, #16
 80031ea:	46bd      	mov	sp, r7
 80031ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80031f0:	b002      	add	sp, #8
 80031f2:	4770      	bx	lr
 80031f4:	08001975 	.word	0x08001975

080031f8 <Reset_ssd1309>:
 * parameters:		-
 *
 * on return:		-
 ------------------------------------------------------------------------------------*/
 void Reset_ssd1309(void)
 {
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
    __WRITE_GPIO (CS_GPIO_Port, CS_Pin, 0);
 80031fc:	2200      	movs	r2, #0
 80031fe:	2120      	movs	r1, #32
 8003200:	480c      	ldr	r0, [pc, #48]	; (8003234 <Reset_ssd1309+0x3c>)
 8003202:	f001 fbb9 	bl	8004978 <HAL_GPIO_WritePin>
	__WRITE_GPIO (RES_GPIO_Port, RES_Pin, 1);
 8003206:	2201      	movs	r2, #1
 8003208:	2180      	movs	r1, #128	; 0x80
 800320a:	480a      	ldr	r0, [pc, #40]	; (8003234 <Reset_ssd1309+0x3c>)
 800320c:	f001 fbb4 	bl	8004978 <HAL_GPIO_WritePin>
    __WRITE_GPIO (RES_GPIO_Port, RES_Pin, 0);
 8003210:	2200      	movs	r2, #0
 8003212:	2180      	movs	r1, #128	; 0x80
 8003214:	4807      	ldr	r0, [pc, #28]	; (8003234 <Reset_ssd1309+0x3c>)
 8003216:	f001 fbaf 	bl	8004978 <HAL_GPIO_WritePin>
 	__WRITE_GPIO (RES_GPIO_Port, RES_Pin, 1);
 800321a:	2201      	movs	r2, #1
 800321c:	2180      	movs	r1, #128	; 0x80
 800321e:	4805      	ldr	r0, [pc, #20]	; (8003234 <Reset_ssd1309+0x3c>)
 8003220:	f001 fbaa 	bl	8004978 <HAL_GPIO_WritePin>
	__WRITE_GPIO (CS_GPIO_Port, CS_Pin, 1);
 8003224:	2201      	movs	r2, #1
 8003226:	2120      	movs	r1, #32
 8003228:	4802      	ldr	r0, [pc, #8]	; (8003234 <Reset_ssd1309+0x3c>)
 800322a:	f001 fba5 	bl	8004978 <HAL_GPIO_WritePin>
 }
 800322e:	bf00      	nop
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40020400 	.word	0x40020400

08003238 <SendCommand>:
  * parameters:		-uint8_t Command
  *
  * on return:		-
  ------------------------------------------------------------------------------------*/
 void SendCommand(uint8_t Command)
 {
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	4603      	mov	r3, r0
 8003240:	71fb      	strb	r3, [r7, #7]
	  __WRITE_GPIO (CS_GPIO_Port, CS_Pin, 0);
 8003242:	2200      	movs	r2, #0
 8003244:	2120      	movs	r1, #32
 8003246:	480f      	ldr	r0, [pc, #60]	; (8003284 <SendCommand+0x4c>)
 8003248:	f001 fb96 	bl	8004978 <HAL_GPIO_WritePin>
	  __WRITE_GPIO (D_C_GPIO_Port, D_C_Pin, 0);
 800324c:	2200      	movs	r2, #0
 800324e:	2140      	movs	r1, #64	; 0x40
 8003250:	480c      	ldr	r0, [pc, #48]	; (8003284 <SendCommand+0x4c>)
 8003252:	f001 fb91 	bl	8004978 <HAL_GPIO_WritePin>
	  __WRITE_GPIO (WR_GPIO_Port, WR_Pin, 0);
 8003256:	2200      	movs	r2, #0
 8003258:	2110      	movs	r1, #16
 800325a:	480a      	ldr	r0, [pc, #40]	; (8003284 <SendCommand+0x4c>)
 800325c:	f001 fb8c 	bl	8004978 <HAL_GPIO_WritePin>
	  __WRITE_bits_0_7 (GPIOD, Command);
 8003260:	4a09      	ldr	r2, [pc, #36]	; (8003288 <SendCommand+0x50>)
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	6153      	str	r3, [r2, #20]
 	  __WRITE_GPIO (WR_GPIO_Port, WR_Pin, 1);
 8003266:	2201      	movs	r2, #1
 8003268:	2110      	movs	r1, #16
 800326a:	4806      	ldr	r0, [pc, #24]	; (8003284 <SendCommand+0x4c>)
 800326c:	f001 fb84 	bl	8004978 <HAL_GPIO_WritePin>
 	  __WRITE_GPIO (CS_GPIO_Port, CS_Pin, 1);
 8003270:	2201      	movs	r2, #1
 8003272:	2120      	movs	r1, #32
 8003274:	4803      	ldr	r0, [pc, #12]	; (8003284 <SendCommand+0x4c>)
 8003276:	f001 fb7f 	bl	8004978 <HAL_GPIO_WritePin>
 }
 800327a:	bf00      	nop
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	40020400 	.word	0x40020400
 8003288:	40020c00 	.word	0x40020c00

0800328c <SendData>:
   * parameters:	-uint8_t Data
   *
   * on return:		-
   ------------------------------------------------------------------------------------*/
 void SendData (uint8_t Data)
 {
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	4603      	mov	r3, r0
 8003294:	71fb      	strb	r3, [r7, #7]
	 __WRITE_GPIO (CS_GPIO_Port, CS_Pin, 0);
 8003296:	2200      	movs	r2, #0
 8003298:	2120      	movs	r1, #32
 800329a:	480f      	ldr	r0, [pc, #60]	; (80032d8 <SendData+0x4c>)
 800329c:	f001 fb6c 	bl	8004978 <HAL_GPIO_WritePin>
	 __WRITE_GPIO (D_C_GPIO_Port, D_C_Pin, 1);
 80032a0:	2201      	movs	r2, #1
 80032a2:	2140      	movs	r1, #64	; 0x40
 80032a4:	480c      	ldr	r0, [pc, #48]	; (80032d8 <SendData+0x4c>)
 80032a6:	f001 fb67 	bl	8004978 <HAL_GPIO_WritePin>
	 __WRITE_GPIO (WR_GPIO_Port, WR_Pin, 0);
 80032aa:	2200      	movs	r2, #0
 80032ac:	2110      	movs	r1, #16
 80032ae:	480a      	ldr	r0, [pc, #40]	; (80032d8 <SendData+0x4c>)
 80032b0:	f001 fb62 	bl	8004978 <HAL_GPIO_WritePin>
	 __WRITE_bits_0_7 (GPIOD, Data);
 80032b4:	4a09      	ldr	r2, [pc, #36]	; (80032dc <SendData+0x50>)
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	6153      	str	r3, [r2, #20]
 	 __WRITE_GPIO (WR_GPIO_Port, WR_Pin, 1);
 80032ba:	2201      	movs	r2, #1
 80032bc:	2110      	movs	r1, #16
 80032be:	4806      	ldr	r0, [pc, #24]	; (80032d8 <SendData+0x4c>)
 80032c0:	f001 fb5a 	bl	8004978 <HAL_GPIO_WritePin>
 	 __WRITE_GPIO (CS_GPIO_Port, CS_Pin, 1);
 80032c4:	2201      	movs	r2, #1
 80032c6:	2120      	movs	r1, #32
 80032c8:	4803      	ldr	r0, [pc, #12]	; (80032d8 <SendData+0x4c>)
 80032ca:	f001 fb55 	bl	8004978 <HAL_GPIO_WritePin>
 }
 80032ce:	bf00      	nop
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	40020400 	.word	0x40020400
 80032dc:	40020c00 	.word	0x40020c00

080032e0 <SSD1309_init>:
 * parameters:		-
 *
 * on return:		-
 ------------------------------------------------------------------------------------*/
void SSD1309_init(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
	Reset_ssd1309();
 80032e4:	f7ff ff88 	bl	80031f8 <Reset_ssd1309>
	__WRITE_GPIO (CS_GPIO_Port, CS_Pin, 0);
 80032e8:	2200      	movs	r2, #0
 80032ea:	2120      	movs	r1, #32
 80032ec:	4822      	ldr	r0, [pc, #136]	; (8003378 <SSD1309_init+0x98>)
 80032ee:	f001 fb43 	bl	8004978 <HAL_GPIO_WritePin>
	SendCommand(0xAE);	// display off
 80032f2:	20ae      	movs	r0, #174	; 0xae
 80032f4:	f7ff ffa0 	bl	8003238 <SendCommand>
	SSD1309_Clear();
 80032f8:	f000 f8aa 	bl	8003450 <SSD1309_Clear>

	SendCommand(0xB0);
 80032fc:	20b0      	movs	r0, #176	; 0xb0
 80032fe:	f7ff ff9b 	bl	8003238 <SendCommand>
	SendCommand(0x81);
 8003302:	2081      	movs	r0, #129	; 0x81
 8003304:	f7ff ff98 	bl	8003238 <SendCommand>
	SendCommand(0xC8);
 8003308:	20c8      	movs	r0, #200	; 0xc8
 800330a:	f7ff ff95 	bl	8003238 <SendCommand>
	//////////////////
	SendCommand(0xC8);		//Remapped (C0h / C8h)
 800330e:	20c8      	movs	r0, #200	; 0xc8
 8003310:	f7ff ff92 	bl	8003238 <SendCommand>
	SendCommand(0x00); //---set low column address
 8003314:	2000      	movs	r0, #0
 8003316:	f7ff ff8f 	bl	8003238 <SendCommand>
	SendCommand(0x10); //---set high column address
 800331a:	2010      	movs	r0, #16
 800331c:	f7ff ff8c 	bl	8003238 <SendCommand>
	/////////////////
	SendCommand(0xAF);
 8003320:	20af      	movs	r0, #175	; 0xaf
 8003322:	f7ff ff89 	bl	8003238 <SendCommand>

	SendCommand(0x20);
 8003326:	2020      	movs	r0, #32
 8003328:	f7ff ff86 	bl	8003238 <SendCommand>
	SendCommand(0x00);
 800332c:	2000      	movs	r0, #0
 800332e:	f7ff ff83 	bl	8003238 <SendCommand>
	SendCommand(0x21);
 8003332:	2021      	movs	r0, #33	; 0x21
 8003334:	f7ff ff80 	bl	8003238 <SendCommand>
	SendCommand(0x00);
 8003338:	2000      	movs	r0, #0
 800333a:	f7ff ff7d 	bl	8003238 <SendCommand>
	SendCommand(0x7F);
 800333e:	207f      	movs	r0, #127	; 0x7f
 8003340:	f7ff ff7a 	bl	8003238 <SendCommand>
	SendCommand(0x22);
 8003344:	2022      	movs	r0, #34	; 0x22
 8003346:	f7ff ff77 	bl	8003238 <SendCommand>
	SendCommand(0x00);
 800334a:	2000      	movs	r0, #0
 800334c:	f7ff ff74 	bl	8003238 <SendCommand>
	SendCommand(0x07);
 8003350:	2007      	movs	r0, #7
 8003352:	f7ff ff71 	bl	8003238 <SendCommand>

	SendCommand(0xA1);
 8003356:	20a1      	movs	r0, #161	; 0xa1
 8003358:	f7ff ff6e 	bl	8003238 <SendCommand>
	__WRITE_GPIO (CS_GPIO_Port, CS_Pin, 1);
 800335c:	2201      	movs	r2, #1
 800335e:	2120      	movs	r1, #32
 8003360:	4805      	ldr	r0, [pc, #20]	; (8003378 <SSD1309_init+0x98>)
 8003362:	f001 fb09 	bl	8004978 <HAL_GPIO_WritePin>
	// Set default values for screen object

	SSD1309.CurrentX = 0;
 8003366:	4b05      	ldr	r3, [pc, #20]	; (800337c <SSD1309_init+0x9c>)
 8003368:	2200      	movs	r2, #0
 800336a:	801a      	strh	r2, [r3, #0]
	SSD1309.CurrentY = 0;
 800336c:	4b03      	ldr	r3, [pc, #12]	; (800337c <SSD1309_init+0x9c>)
 800336e:	2200      	movs	r2, #0
 8003370:	805a      	strh	r2, [r3, #2]
}
 8003372:	bf00      	nop
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	40020400 	.word	0x40020400
 800337c:	200007fc 	.word	0x200007fc

08003380 <SetPixel>:
 * parameters:		-
 *
 * on return:			-
 ------------------------------------------------------------------------------------*/
static void SetPixel(uint8_t x, uint8_t y)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	4603      	mov	r3, r0
 8003388:	460a      	mov	r2, r1
 800338a:	71fb      	strb	r3, [r7, #7]
 800338c:	4613      	mov	r3, r2
 800338e:	71bb      	strb	r3, [r7, #6]
	if (x >= SSD1309_WIDTH || y >= SSD1309_HEIGHT)
 8003390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003394:	2b00      	cmp	r3, #0
 8003396:	db1d      	blt.n	80033d4 <SetPixel+0x54>
 8003398:	79bb      	ldrb	r3, [r7, #6]
 800339a:	2b3f      	cmp	r3, #63	; 0x3f
 800339c:	d81a      	bhi.n	80033d4 <SetPixel+0x54>
	{
		// Don't write outside the buffer
		return;
	}
	pixelBuffer[x + (y / 8) * SSD1309_X_SIZE] |= (1 << (y % 8));
 800339e:	79fa      	ldrb	r2, [r7, #7]
 80033a0:	79bb      	ldrb	r3, [r7, #6]
 80033a2:	08db      	lsrs	r3, r3, #3
 80033a4:	b2d8      	uxtb	r0, r3
 80033a6:	4603      	mov	r3, r0
 80033a8:	01db      	lsls	r3, r3, #7
 80033aa:	4413      	add	r3, r2
 80033ac:	4a0c      	ldr	r2, [pc, #48]	; (80033e0 <SetPixel+0x60>)
 80033ae:	5cd3      	ldrb	r3, [r2, r3]
 80033b0:	b25a      	sxtb	r2, r3
 80033b2:	79bb      	ldrb	r3, [r7, #6]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	2101      	movs	r1, #1
 80033ba:	fa01 f303 	lsl.w	r3, r1, r3
 80033be:	b25b      	sxtb	r3, r3
 80033c0:	4313      	orrs	r3, r2
 80033c2:	b259      	sxtb	r1, r3
 80033c4:	79fa      	ldrb	r2, [r7, #7]
 80033c6:	4603      	mov	r3, r0
 80033c8:	01db      	lsls	r3, r3, #7
 80033ca:	4413      	add	r3, r2
 80033cc:	b2c9      	uxtb	r1, r1
 80033ce:	4a04      	ldr	r2, [pc, #16]	; (80033e0 <SetPixel+0x60>)
 80033d0:	54d1      	strb	r1, [r2, r3]
 80033d2:	e000      	b.n	80033d6 <SetPixel+0x56>
		return;
 80033d4:	bf00      	nop
}
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr
 80033e0:	2000022c 	.word	0x2000022c

080033e4 <SSD1309_UpdateScreen_1>:
 * parameters:		-
 *
 * on return:			-
 ------------------------------------------------------------------------------------*/
 void SSD1309_UpdateScreen_1(void)
  {
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
	  for(uint8_t m = 0; m < 8; m++)
 80033ea:	2300      	movs	r3, #0
 80033ec:	71fb      	strb	r3, [r7, #7]
 80033ee:	e025      	b.n	800343c <SSD1309_UpdateScreen_1+0x58>
	  {
		  SendCommand(0xB0 + m);
 80033f0:	79fb      	ldrb	r3, [r7, #7]
 80033f2:	3b50      	subs	r3, #80	; 0x50
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7ff ff1e 	bl	8003238 <SendCommand>
		  SendCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80033fc:	2000      	movs	r0, #0
 80033fe:	f7ff ff1b 	bl	8003238 <SendCommand>
		  SendCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8003402:	2010      	movs	r0, #16
 8003404:	f7ff ff18 	bl	8003238 <SendCommand>
		  uint16_t a = m*128;
 8003408:	79fb      	ldrb	r3, [r7, #7]
 800340a:	b29b      	uxth	r3, r3
 800340c:	01db      	lsls	r3, r3, #7
 800340e:	80bb      	strh	r3, [r7, #4]
		  	 for(uint8_t i = 0; i < 128; i++)
 8003410:	2300      	movs	r3, #0
 8003412:	70fb      	strb	r3, [r7, #3]
 8003414:	e00b      	b.n	800342e <SSD1309_UpdateScreen_1+0x4a>
		  	 {
		  		 a++;
 8003416:	88bb      	ldrh	r3, [r7, #4]
 8003418:	3301      	adds	r3, #1
 800341a:	80bb      	strh	r3, [r7, #4]
		  		SendData(pixelBuffer[a]);
 800341c:	88bb      	ldrh	r3, [r7, #4]
 800341e:	4a0b      	ldr	r2, [pc, #44]	; (800344c <SSD1309_UpdateScreen_1+0x68>)
 8003420:	5cd3      	ldrb	r3, [r2, r3]
 8003422:	4618      	mov	r0, r3
 8003424:	f7ff ff32 	bl	800328c <SendData>
		  	 for(uint8_t i = 0; i < 128; i++)
 8003428:	78fb      	ldrb	r3, [r7, #3]
 800342a:	3301      	adds	r3, #1
 800342c:	70fb      	strb	r3, [r7, #3]
 800342e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003432:	2b00      	cmp	r3, #0
 8003434:	daef      	bge.n	8003416 <SSD1309_UpdateScreen_1+0x32>
	  for(uint8_t m = 0; m < 8; m++)
 8003436:	79fb      	ldrb	r3, [r7, #7]
 8003438:	3301      	adds	r3, #1
 800343a:	71fb      	strb	r3, [r7, #7]
 800343c:	79fb      	ldrb	r3, [r7, #7]
 800343e:	2b07      	cmp	r3, #7
 8003440:	d9d6      	bls.n	80033f0 <SSD1309_UpdateScreen_1+0xc>
		  	 }
	  }
  }
 8003442:	bf00      	nop
 8003444:	bf00      	nop
 8003446:	3708      	adds	r7, #8
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}
 800344c:	2000022c 	.word	0x2000022c

08003450 <SSD1309_Clear>:
 * parameters:		-
 *
 * on return:			-
 ------------------------------------------------------------------------------------*/
void SSD1309_Clear(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
	memset(pixelBuffer, 0x00, sizeof(pixelBuffer));
 8003454:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003458:	2100      	movs	r1, #0
 800345a:	4802      	ldr	r0, [pc, #8]	; (8003464 <SSD1309_Clear+0x14>)
 800345c:	f003 f8d6 	bl	800660c <memset>
}
 8003460:	bf00      	nop
 8003462:	bd80      	pop	{r7, pc}
 8003464:	2000022c 	.word	0x2000022c

08003468 <SSD1309_GotoXY>:
 * parameters:		-
 *
 * on return:			-
 ------------------------------------------------------------------------------------*/
void SSD1309_GotoXY(uint16_t x, uint16_t y)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	4603      	mov	r3, r0
 8003470:	460a      	mov	r2, r1
 8003472:	80fb      	strh	r3, [r7, #6]
 8003474:	4613      	mov	r3, r2
 8003476:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1309.CurrentX = x;
 8003478:	4a05      	ldr	r2, [pc, #20]	; (8003490 <SSD1309_GotoXY+0x28>)
 800347a:	88fb      	ldrh	r3, [r7, #6]
 800347c:	8013      	strh	r3, [r2, #0]
	SSD1309.CurrentY = y;
 800347e:	4a04      	ldr	r2, [pc, #16]	; (8003490 <SSD1309_GotoXY+0x28>)
 8003480:	88bb      	ldrh	r3, [r7, #4]
 8003482:	8053      	strh	r3, [r2, #2]
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr
 8003490:	200007fc 	.word	0x200007fc

08003494 <Output_String_Arial>:
 * parameters:		- const char *string
 *
 * on return:		-
 ------------------------------------------------------------------------------------*/
void Output_String_Arial(const char *string, fontSize PtType)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	460b      	mov	r3, r1
 800349e:	70fb      	strb	r3, [r7, #3]
	while (*string != 0)
 80034a0:	e009      	b.n	80034b6 <Output_String_Arial+0x22>
	{
		if (*string < 0x100) // 256
		{
			Output_Char_Arial(*string, PtType);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	78fa      	ldrb	r2, [r7, #3]
 80034a8:	4611      	mov	r1, r2
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 f80c 	bl	80034c8 <Output_Char_Arial>
		}
		string++;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	3301      	adds	r3, #1
 80034b4:	607b      	str	r3, [r7, #4]
	while (*string != 0)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1f1      	bne.n	80034a2 <Output_String_Arial+0xe>
	}
}
 80034be:	bf00      	nop
 80034c0:	bf00      	nop
 80034c2:	3708      	adds	r7, #8
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <Output_Char_Arial>:
 * parameters:		- char out_char
 *
 * on return:			-
 ------------------------------------------------------------------------------------*/
void Output_Char_Arial(char out_char, fontSize PtType)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	4603      	mov	r3, r0
 80034d0:	460a      	mov	r2, r1
 80034d2:	71fb      	strb	r3, [r7, #7]
 80034d4:	4613      	mov	r3, r2
 80034d6:	71bb      	strb	r3, [r7, #6]
	uint16_t begin_bitmap;
	uint8_t b, offset, height, width_bitmap;
	uint32_t a = 0;
 80034d8:	2300      	movs	r3, #0
 80034da:	60fb      	str	r3, [r7, #12]
	uint8_t x0, y0;

	switch (PtType)
 80034dc:	79bb      	ldrb	r3, [r7, #6]
 80034de:	3b08      	subs	r3, #8
 80034e0:	2b06      	cmp	r3, #6
 80034e2:	d859      	bhi.n	8003598 <Output_Char_Arial+0xd0>
 80034e4:	a201      	add	r2, pc, #4	; (adr r2, 80034ec <Output_Char_Arial+0x24>)
 80034e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ea:	bf00      	nop
 80034ec:	08003509 	.word	0x08003509
 80034f0:	08003599 	.word	0x08003599
 80034f4:	0800352d 	.word	0x0800352d
 80034f8:	08003599 	.word	0x08003599
 80034fc:	08003551 	.word	0x08003551
 8003500:	08003599 	.word	0x08003599
 8003504:	08003575 	.word	0x08003575
	{
	case pt8:
		begin_bitmap = Arial_8ptDescriptors[out_char - ' '][1];
 8003508:	79fb      	ldrb	r3, [r7, #7]
 800350a:	3b20      	subs	r3, #32
 800350c:	4a61      	ldr	r2, [pc, #388]	; (8003694 <Output_Char_Arial+0x1cc>)
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4413      	add	r3, r2
 8003512:	885b      	ldrh	r3, [r3, #2]
 8003514:	82fb      	strh	r3, [r7, #22]
		width_bitmap = Arial_8ptDescriptors[out_char - ' '][0];
 8003516:	79fb      	ldrb	r3, [r7, #7]
 8003518:	3b20      	subs	r3, #32
 800351a:	4a5e      	ldr	r2, [pc, #376]	; (8003694 <Output_Char_Arial+0x1cc>)
 800351c:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8003520:	74bb      	strb	r3, [r7, #18]
		height = 2;
 8003522:	2302      	movs	r3, #2
 8003524:	74fb      	strb	r3, [r7, #19]
		offset = 2;
 8003526:	2302      	movs	r3, #2
 8003528:	753b      	strb	r3, [r7, #20]
		break;
 800352a:	e035      	b.n	8003598 <Output_Char_Arial+0xd0>
	case pt10:
		begin_bitmap = Arial_10ptDescriptors[out_char - ' '][1];
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	3b20      	subs	r3, #32
 8003530:	4a59      	ldr	r2, [pc, #356]	; (8003698 <Output_Char_Arial+0x1d0>)
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	885b      	ldrh	r3, [r3, #2]
 8003538:	82fb      	strh	r3, [r7, #22]
		width_bitmap = Arial_10ptDescriptors[out_char - ' '][0];
 800353a:	79fb      	ldrb	r3, [r7, #7]
 800353c:	3b20      	subs	r3, #32
 800353e:	4a56      	ldr	r2, [pc, #344]	; (8003698 <Output_Char_Arial+0x1d0>)
 8003540:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8003544:	74bb      	strb	r3, [r7, #18]
		height = 2;
 8003546:	2302      	movs	r3, #2
 8003548:	74fb      	strb	r3, [r7, #19]
		offset = 2;
 800354a:	2302      	movs	r3, #2
 800354c:	753b      	strb	r3, [r7, #20]
		break;
 800354e:	e023      	b.n	8003598 <Output_Char_Arial+0xd0>
	case pt12:
		begin_bitmap = Arial_12ptDescriptors[out_char - ' '][1];
 8003550:	79fb      	ldrb	r3, [r7, #7]
 8003552:	3b20      	subs	r3, #32
 8003554:	4a51      	ldr	r2, [pc, #324]	; (800369c <Output_Char_Arial+0x1d4>)
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	4413      	add	r3, r2
 800355a:	885b      	ldrh	r3, [r3, #2]
 800355c:	82fb      	strh	r3, [r7, #22]
		width_bitmap = Arial_12ptDescriptors[out_char - ' '][0];
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	3b20      	subs	r3, #32
 8003562:	4a4e      	ldr	r2, [pc, #312]	; (800369c <Output_Char_Arial+0x1d4>)
 8003564:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8003568:	74bb      	strb	r3, [r7, #18]
		height = 2;
 800356a:	2302      	movs	r3, #2
 800356c:	74fb      	strb	r3, [r7, #19]
		offset = 3;
 800356e:	2303      	movs	r3, #3
 8003570:	753b      	strb	r3, [r7, #20]
		break;
 8003572:	e011      	b.n	8003598 <Output_Char_Arial+0xd0>
	case pt14:
		begin_bitmap = Arial_14ptDescriptors[out_char - ' '][1];
 8003574:	79fb      	ldrb	r3, [r7, #7]
 8003576:	3b20      	subs	r3, #32
 8003578:	4a49      	ldr	r2, [pc, #292]	; (80036a0 <Output_Char_Arial+0x1d8>)
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	4413      	add	r3, r2
 800357e:	885b      	ldrh	r3, [r3, #2]
 8003580:	82fb      	strh	r3, [r7, #22]
		width_bitmap = Arial_14ptDescriptors[out_char - ' '][0];
 8003582:	79fb      	ldrb	r3, [r7, #7]
 8003584:	3b20      	subs	r3, #32
 8003586:	4a46      	ldr	r2, [pc, #280]	; (80036a0 <Output_Char_Arial+0x1d8>)
 8003588:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800358c:	74bb      	strb	r3, [r7, #18]
		height = 3;
 800358e:	2303      	movs	r3, #3
 8003590:	74fb      	strb	r3, [r7, #19]
		offset = 3;
 8003592:	2303      	movs	r3, #3
 8003594:	753b      	strb	r3, [r7, #20]
		break;
 8003596:	bf00      	nop
		width_bitmap = Arial_16ptDescriptors[out_char - ' '][0];
		height = 3;
		break;*/
	}
	/* getting bytes horizontally */
	for (x0 = 1; x0 <= width_bitmap; x0++)
 8003598:	2301      	movs	r3, #1
 800359a:	72fb      	strb	r3, [r7, #11]
 800359c:	e068      	b.n	8003670 <Output_Char_Arial+0x1a8>
	{
		// writing vertical bytes into one
		for (uint8_t i = 0; i < height; i++)
 800359e:	2300      	movs	r3, #0
 80035a0:	727b      	strb	r3, [r7, #9]
 80035a2:	e035      	b.n	8003610 <Output_Char_Arial+0x148>
		{
			if (PtType == 14)
 80035a4:	79bb      	ldrb	r3, [r7, #6]
 80035a6:	2b0e      	cmp	r3, #14
 80035a8:	d106      	bne.n	80035b8 <Output_Char_Arial+0xf0>
			{
				b = Arial_14ptBitmaps[begin_bitmap + i];
 80035aa:	8afa      	ldrh	r2, [r7, #22]
 80035ac:	7a7b      	ldrb	r3, [r7, #9]
 80035ae:	4413      	add	r3, r2
 80035b0:	4a3c      	ldr	r2, [pc, #240]	; (80036a4 <Output_Char_Arial+0x1dc>)
 80035b2:	5cd3      	ldrb	r3, [r2, r3]
 80035b4:	757b      	strb	r3, [r7, #21]
 80035b6:	e01c      	b.n	80035f2 <Output_Char_Arial+0x12a>
			}
			else if (PtType == 8)
 80035b8:	79bb      	ldrb	r3, [r7, #6]
 80035ba:	2b08      	cmp	r3, #8
 80035bc:	d106      	bne.n	80035cc <Output_Char_Arial+0x104>
			{
				b = Arial_8ptBitmaps[begin_bitmap + i];
 80035be:	8afa      	ldrh	r2, [r7, #22]
 80035c0:	7a7b      	ldrb	r3, [r7, #9]
 80035c2:	4413      	add	r3, r2
 80035c4:	4a38      	ldr	r2, [pc, #224]	; (80036a8 <Output_Char_Arial+0x1e0>)
 80035c6:	5cd3      	ldrb	r3, [r2, r3]
 80035c8:	757b      	strb	r3, [r7, #21]
 80035ca:	e012      	b.n	80035f2 <Output_Char_Arial+0x12a>
			}
			else if (PtType == 10)
 80035cc:	79bb      	ldrb	r3, [r7, #6]
 80035ce:	2b0a      	cmp	r3, #10
 80035d0:	d106      	bne.n	80035e0 <Output_Char_Arial+0x118>
			{
				b = Arial_10ptBitmaps[begin_bitmap + i];
 80035d2:	8afa      	ldrh	r2, [r7, #22]
 80035d4:	7a7b      	ldrb	r3, [r7, #9]
 80035d6:	4413      	add	r3, r2
 80035d8:	4a34      	ldr	r2, [pc, #208]	; (80036ac <Output_Char_Arial+0x1e4>)
 80035da:	5cd3      	ldrb	r3, [r2, r3]
 80035dc:	757b      	strb	r3, [r7, #21]
 80035de:	e008      	b.n	80035f2 <Output_Char_Arial+0x12a>
			}
			else if (PtType == 12)
 80035e0:	79bb      	ldrb	r3, [r7, #6]
 80035e2:	2b0c      	cmp	r3, #12
 80035e4:	d105      	bne.n	80035f2 <Output_Char_Arial+0x12a>
			{
				b = Arial_12ptBitmaps[begin_bitmap + i];
 80035e6:	8afa      	ldrh	r2, [r7, #22]
 80035e8:	7a7b      	ldrb	r3, [r7, #9]
 80035ea:	4413      	add	r3, r2
 80035ec:	4a30      	ldr	r2, [pc, #192]	; (80036b0 <Output_Char_Arial+0x1e8>)
 80035ee:	5cd3      	ldrb	r3, [r2, r3]
 80035f0:	757b      	strb	r3, [r7, #21]
			}
			/*else if (PtType == 16)
			{
				b = Arial_16ptBitmaps[begin_bitmap + i];
			}*/
			a |= b << (((height - 1) - i) * 8);
 80035f2:	7d7a      	ldrb	r2, [r7, #21]
 80035f4:	7cfb      	ldrb	r3, [r7, #19]
 80035f6:	1e59      	subs	r1, r3, #1
 80035f8:	7a7b      	ldrb	r3, [r7, #9]
 80035fa:	1acb      	subs	r3, r1, r3
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	461a      	mov	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	4313      	orrs	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]
		for (uint8_t i = 0; i < height; i++)
 800360a:	7a7b      	ldrb	r3, [r7, #9]
 800360c:	3301      	adds	r3, #1
 800360e:	727b      	strb	r3, [r7, #9]
 8003610:	7a7a      	ldrb	r2, [r7, #9]
 8003612:	7cfb      	ldrb	r3, [r7, #19]
 8003614:	429a      	cmp	r2, r3
 8003616:	d3c5      	bcc.n	80035a4 <Output_Char_Arial+0xdc>
		}
		/* writing height byte pixels */
		for (y0 = 0; y0 < height * 8; y0++)
 8003618:	2300      	movs	r3, #0
 800361a:	72bb      	strb	r3, [r7, #10]
 800361c:	e019      	b.n	8003652 <Output_Char_Arial+0x18a>
		{
			if ((a >> y0) & 1)
 800361e:	7abb      	ldrb	r3, [r7, #10]
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	fa22 f303 	lsr.w	r3, r2, r3
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b00      	cmp	r3, #0
 800362c:	d00e      	beq.n	800364c <Output_Char_Arial+0x184>
			{
				SetPixel(SSD1309.CurrentX + x0, SSD1309.CurrentY + y0);
 800362e:	4b21      	ldr	r3, [pc, #132]	; (80036b4 <Output_Char_Arial+0x1ec>)
 8003630:	881b      	ldrh	r3, [r3, #0]
 8003632:	b2da      	uxtb	r2, r3
 8003634:	7afb      	ldrb	r3, [r7, #11]
 8003636:	4413      	add	r3, r2
 8003638:	b2d8      	uxtb	r0, r3
 800363a:	4b1e      	ldr	r3, [pc, #120]	; (80036b4 <Output_Char_Arial+0x1ec>)
 800363c:	885b      	ldrh	r3, [r3, #2]
 800363e:	b2da      	uxtb	r2, r3
 8003640:	7abb      	ldrb	r3, [r7, #10]
 8003642:	4413      	add	r3, r2
 8003644:	b2db      	uxtb	r3, r3
 8003646:	4619      	mov	r1, r3
 8003648:	f7ff fe9a 	bl	8003380 <SetPixel>
		for (y0 = 0; y0 < height * 8; y0++)
 800364c:	7abb      	ldrb	r3, [r7, #10]
 800364e:	3301      	adds	r3, #1
 8003650:	72bb      	strb	r3, [r7, #10]
 8003652:	7aba      	ldrb	r2, [r7, #10]
 8003654:	7cfb      	ldrb	r3, [r7, #19]
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	429a      	cmp	r2, r3
 800365a:	dbe0      	blt.n	800361e <Output_Char_Arial+0x156>
			}
		}
		a = 0;
 800365c:	2300      	movs	r3, #0
 800365e:	60fb      	str	r3, [r7, #12]
		/* begin next vertical bytes */
		begin_bitmap = begin_bitmap + offset;
 8003660:	7d3b      	ldrb	r3, [r7, #20]
 8003662:	b29a      	uxth	r2, r3
 8003664:	8afb      	ldrh	r3, [r7, #22]
 8003666:	4413      	add	r3, r2
 8003668:	82fb      	strh	r3, [r7, #22]
	for (x0 = 1; x0 <= width_bitmap; x0++)
 800366a:	7afb      	ldrb	r3, [r7, #11]
 800366c:	3301      	adds	r3, #1
 800366e:	72fb      	strb	r3, [r7, #11]
 8003670:	7afa      	ldrb	r2, [r7, #11]
 8003672:	7cbb      	ldrb	r3, [r7, #18]
 8003674:	429a      	cmp	r2, r3
 8003676:	d992      	bls.n	800359e <Output_Char_Arial+0xd6>
	}
	/* Increase pointer */
	SSD1309.CurrentX += width_bitmap + 2;
 8003678:	4b0e      	ldr	r3, [pc, #56]	; (80036b4 <Output_Char_Arial+0x1ec>)
 800367a:	881a      	ldrh	r2, [r3, #0]
 800367c:	7cbb      	ldrb	r3, [r7, #18]
 800367e:	b29b      	uxth	r3, r3
 8003680:	4413      	add	r3, r2
 8003682:	b29b      	uxth	r3, r3
 8003684:	3302      	adds	r3, #2
 8003686:	b29a      	uxth	r2, r3
 8003688:	4b0a      	ldr	r3, [pc, #40]	; (80036b4 <Output_Char_Arial+0x1ec>)
 800368a:	801a      	strh	r2, [r3, #0]
}
 800368c:	bf00      	nop
 800368e:	3718      	adds	r7, #24
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	0800b4f0 	.word	0x0800b4f0
 8003698:	0800bef4 	.word	0x0800bef4
 800369c:	0800ce18 	.word	0x0800ce18
 80036a0:	0800dfcc 	.word	0x0800dfcc
 80036a4:	0800d1a0 	.word	0x0800d1a0
 80036a8:	0800af44 	.word	0x0800af44
 80036ac:	0800b878 	.word	0x0800b878
 80036b0:	0800c27c 	.word	0x0800c27c
 80036b4:	200007fc 	.word	0x200007fc

080036b8 <ssd1309_DrawCircle>:
 * parameters:		-
 *
 * on return:		-
 ------------------------------------------------------------------------------------*/
void ssd1309_DrawCircle(uint8_t par_x, uint8_t par_y, uint8_t par_r)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af00      	add	r7, sp, #0
 80036be:	4603      	mov	r3, r0
 80036c0:	71fb      	strb	r3, [r7, #7]
 80036c2:	460b      	mov	r3, r1
 80036c4:	71bb      	strb	r3, [r7, #6]
 80036c6:	4613      	mov	r3, r2
 80036c8:	717b      	strb	r3, [r7, #5]
	int32_t x = -par_r;
 80036ca:	797b      	ldrb	r3, [r7, #5]
 80036cc:	425b      	negs	r3, r3
 80036ce:	617b      	str	r3, [r7, #20]
	int32_t y = 0;
 80036d0:	2300      	movs	r3, #0
 80036d2:	613b      	str	r3, [r7, #16]
	int32_t err = 2 - 2 * par_r;
 80036d4:	797b      	ldrb	r3, [r7, #5]
 80036d6:	f1c3 0301 	rsb	r3, r3, #1
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	60fb      	str	r3, [r7, #12]
	int32_t e2;

	if (par_x >= SSD1309_WIDTH || par_y >= SSD1309_HEIGHT)
 80036de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	db61      	blt.n	80037aa <ssd1309_DrawCircle+0xf2>
 80036e6:	79bb      	ldrb	r3, [r7, #6]
 80036e8:	2b3f      	cmp	r3, #63	; 0x3f
 80036ea:	d85e      	bhi.n	80037aa <ssd1309_DrawCircle+0xf2>
		return;
	}

	do
	{
		SetPixel(par_x - x, par_y + y);
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	79fa      	ldrb	r2, [r7, #7]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	b2d8      	uxtb	r0, r3
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	79bb      	ldrb	r3, [r7, #6]
 80036fc:	4413      	add	r3, r2
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	4619      	mov	r1, r3
 8003702:	f7ff fe3d 	bl	8003380 <SetPixel>
		SetPixel(par_x + x, par_y + y);
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	b2da      	uxtb	r2, r3
 800370a:	79fb      	ldrb	r3, [r7, #7]
 800370c:	4413      	add	r3, r2
 800370e:	b2d8      	uxtb	r0, r3
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	b2da      	uxtb	r2, r3
 8003714:	79bb      	ldrb	r3, [r7, #6]
 8003716:	4413      	add	r3, r2
 8003718:	b2db      	uxtb	r3, r3
 800371a:	4619      	mov	r1, r3
 800371c:	f7ff fe30 	bl	8003380 <SetPixel>
		SetPixel(par_x + x, par_y - y);
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	b2da      	uxtb	r2, r3
 8003724:	79fb      	ldrb	r3, [r7, #7]
 8003726:	4413      	add	r3, r2
 8003728:	b2d8      	uxtb	r0, r3
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	79ba      	ldrb	r2, [r7, #6]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	b2db      	uxtb	r3, r3
 8003734:	4619      	mov	r1, r3
 8003736:	f7ff fe23 	bl	8003380 <SetPixel>
		SetPixel(par_x - x, par_y - y);
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	b2db      	uxtb	r3, r3
 800373e:	79fa      	ldrb	r2, [r7, #7]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	b2d8      	uxtb	r0, r3
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	b2db      	uxtb	r3, r3
 8003748:	79ba      	ldrb	r2, [r7, #6]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	b2db      	uxtb	r3, r3
 800374e:	4619      	mov	r1, r3
 8003750:	f7ff fe16 	bl	8003380 <SetPixel>
		e2 = err;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	60bb      	str	r3, [r7, #8]
		if (e2 <= y)
 8003758:	68ba      	ldr	r2, [r7, #8]
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	429a      	cmp	r2, r3
 800375e:	dc13      	bgt.n	8003788 <ssd1309_DrawCircle+0xd0>
		{
			y++;
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	3301      	adds	r3, #1
 8003764:	613b      	str	r3, [r7, #16]
			err = err + (y * 2 + 1);
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	3301      	adds	r3, #1
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	4413      	add	r3, r2
 8003770:	60fb      	str	r3, [r7, #12]
			if (-x == y && e2 <= x)
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	425b      	negs	r3, r3
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	429a      	cmp	r2, r3
 800377a:	d105      	bne.n	8003788 <ssd1309_DrawCircle+0xd0>
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	429a      	cmp	r2, r3
 8003782:	dc01      	bgt.n	8003788 <ssd1309_DrawCircle+0xd0>
			{
				e2 = 0;
 8003784:	2300      	movs	r3, #0
 8003786:	60bb      	str	r3, [r7, #8]
		}
		else
		{
			/*nothing to do*/
		}
		if (e2 > x)
 8003788:	68ba      	ldr	r2, [r7, #8]
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	429a      	cmp	r2, r3
 800378e:	dd08      	ble.n	80037a2 <ssd1309_DrawCircle+0xea>
		{
			x++;
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	3301      	adds	r3, #1
 8003794:	617b      	str	r3, [r7, #20]
			err = err + (x * 2 + 1);
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	3301      	adds	r3, #1
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	4413      	add	r3, r2
 80037a0:	60fb      	str	r3, [r7, #12]
		}
		else
		{
			/*nothing to do*/
		}
	} while (x <= 0);
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	dda1      	ble.n	80036ec <ssd1309_DrawCircle+0x34>

	return;
 80037a8:	e000      	b.n	80037ac <ssd1309_DrawCircle+0xf4>
		return;
 80037aa:	bf00      	nop
}
 80037ac:	3718      	adds	r7, #24
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
	...

080037b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037ba:	2300      	movs	r3, #0
 80037bc:	607b      	str	r3, [r7, #4]
 80037be:	4b10      	ldr	r3, [pc, #64]	; (8003800 <HAL_MspInit+0x4c>)
 80037c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c2:	4a0f      	ldr	r2, [pc, #60]	; (8003800 <HAL_MspInit+0x4c>)
 80037c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037c8:	6453      	str	r3, [r2, #68]	; 0x44
 80037ca:	4b0d      	ldr	r3, [pc, #52]	; (8003800 <HAL_MspInit+0x4c>)
 80037cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037d2:	607b      	str	r3, [r7, #4]
 80037d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037d6:	2300      	movs	r3, #0
 80037d8:	603b      	str	r3, [r7, #0]
 80037da:	4b09      	ldr	r3, [pc, #36]	; (8003800 <HAL_MspInit+0x4c>)
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	4a08      	ldr	r2, [pc, #32]	; (8003800 <HAL_MspInit+0x4c>)
 80037e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037e4:	6413      	str	r3, [r2, #64]	; 0x40
 80037e6:	4b06      	ldr	r3, [pc, #24]	; (8003800 <HAL_MspInit+0x4c>)
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ee:	603b      	str	r3, [r7, #0]
 80037f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037f2:	bf00      	nop
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop
 8003800:	40023800 	.word	0x40023800

08003804 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800380c:	f107 0308 	add.w	r3, r7, #8
 8003810:	2200      	movs	r2, #0
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	605a      	str	r2, [r3, #4]
 8003816:	609a      	str	r2, [r3, #8]
 8003818:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a0c      	ldr	r2, [pc, #48]	; (8003850 <HAL_RTC_MspInit+0x4c>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d111      	bne.n	8003848 <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003824:	2302      	movs	r3, #2
 8003826:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003828:	f44f 7300 	mov.w	r3, #512	; 0x200
 800382c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800382e:	f107 0308 	add.w	r3, r7, #8
 8003832:	4618      	mov	r0, r3
 8003834:	f001 fd46 	bl	80052c4 <HAL_RCCEx_PeriphCLKConfig>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800383e:	f7fd fe92 	bl	8001566 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003842:	4b04      	ldr	r3, [pc, #16]	; (8003854 <HAL_RTC_MspInit+0x50>)
 8003844:	2201      	movs	r2, #1
 8003846:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003848:	bf00      	nop
 800384a:	3718      	adds	r7, #24
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	40002800 	.word	0x40002800
 8003854:	42470e3c 	.word	0x42470e3c

08003858 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b08a      	sub	sp, #40	; 0x28
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003860:	f107 0314 	add.w	r3, r7, #20
 8003864:	2200      	movs	r2, #0
 8003866:	601a      	str	r2, [r3, #0]
 8003868:	605a      	str	r2, [r3, #4]
 800386a:	609a      	str	r2, [r3, #8]
 800386c:	60da      	str	r2, [r3, #12]
 800386e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a47      	ldr	r2, [pc, #284]	; (8003994 <HAL_SPI_MspInit+0x13c>)
 8003876:	4293      	cmp	r3, r2
 8003878:	f040 8088 	bne.w	800398c <HAL_SPI_MspInit+0x134>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800387c:	2300      	movs	r3, #0
 800387e:	613b      	str	r3, [r7, #16]
 8003880:	4b45      	ldr	r3, [pc, #276]	; (8003998 <HAL_SPI_MspInit+0x140>)
 8003882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003884:	4a44      	ldr	r2, [pc, #272]	; (8003998 <HAL_SPI_MspInit+0x140>)
 8003886:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800388a:	6453      	str	r3, [r2, #68]	; 0x44
 800388c:	4b42      	ldr	r3, [pc, #264]	; (8003998 <HAL_SPI_MspInit+0x140>)
 800388e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003890:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003894:	613b      	str	r3, [r7, #16]
 8003896:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003898:	2300      	movs	r3, #0
 800389a:	60fb      	str	r3, [r7, #12]
 800389c:	4b3e      	ldr	r3, [pc, #248]	; (8003998 <HAL_SPI_MspInit+0x140>)
 800389e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a0:	4a3d      	ldr	r2, [pc, #244]	; (8003998 <HAL_SPI_MspInit+0x140>)
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	6313      	str	r3, [r2, #48]	; 0x30
 80038a8:	4b3b      	ldr	r3, [pc, #236]	; (8003998 <HAL_SPI_MspInit+0x140>)
 80038aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ac:	f003 0301 	and.w	r3, r3, #1
 80038b0:	60fb      	str	r3, [r7, #12]
 80038b2:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80038b4:	23e0      	movs	r3, #224	; 0xe0
 80038b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b8:	2302      	movs	r3, #2
 80038ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038bc:	2300      	movs	r3, #0
 80038be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038c0:	2303      	movs	r3, #3
 80038c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80038c4:	2305      	movs	r3, #5
 80038c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038c8:	f107 0314 	add.w	r3, r7, #20
 80038cc:	4619      	mov	r1, r3
 80038ce:	4833      	ldr	r0, [pc, #204]	; (800399c <HAL_SPI_MspInit+0x144>)
 80038d0:	f000 fe9e 	bl	8004610 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80038d4:	4b32      	ldr	r3, [pc, #200]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 80038d6:	4a33      	ldr	r2, [pc, #204]	; (80039a4 <HAL_SPI_MspInit+0x14c>)
 80038d8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80038da:	4b31      	ldr	r3, [pc, #196]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 80038dc:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80038e0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80038e2:	4b2f      	ldr	r3, [pc, #188]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 80038e4:	2240      	movs	r2, #64	; 0x40
 80038e6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038e8:	4b2d      	ldr	r3, [pc, #180]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80038ee:	4b2c      	ldr	r3, [pc, #176]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 80038f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038f4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80038f6:	4b2a      	ldr	r3, [pc, #168]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80038fc:	4b28      	ldr	r3, [pc, #160]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 80038fe:	2200      	movs	r2, #0
 8003900:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003902:	4b27      	ldr	r3, [pc, #156]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 8003904:	2200      	movs	r2, #0
 8003906:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003908:	4b25      	ldr	r3, [pc, #148]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 800390a:	2200      	movs	r2, #0
 800390c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800390e:	4b24      	ldr	r3, [pc, #144]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 8003910:	2200      	movs	r2, #0
 8003912:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003914:	4822      	ldr	r0, [pc, #136]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 8003916:	f000 fb91 	bl	800403c <HAL_DMA_Init>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8003920:	f7fd fe21 	bl	8001566 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a1e      	ldr	r2, [pc, #120]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 8003928:	649a      	str	r2, [r3, #72]	; 0x48
 800392a:	4a1d      	ldr	r2, [pc, #116]	; (80039a0 <HAL_SPI_MspInit+0x148>)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8003930:	4b1d      	ldr	r3, [pc, #116]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 8003932:	4a1e      	ldr	r2, [pc, #120]	; (80039ac <HAL_SPI_MspInit+0x154>)
 8003934:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8003936:	4b1c      	ldr	r3, [pc, #112]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 8003938:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800393c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800393e:	4b1a      	ldr	r3, [pc, #104]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 8003940:	2200      	movs	r2, #0
 8003942:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003944:	4b18      	ldr	r3, [pc, #96]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 8003946:	2200      	movs	r2, #0
 8003948:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800394a:	4b17      	ldr	r3, [pc, #92]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 800394c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003950:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003952:	4b15      	ldr	r3, [pc, #84]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 8003954:	2200      	movs	r2, #0
 8003956:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003958:	4b13      	ldr	r3, [pc, #76]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 800395a:	2200      	movs	r2, #0
 800395c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800395e:	4b12      	ldr	r3, [pc, #72]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 8003960:	2200      	movs	r2, #0
 8003962:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003964:	4b10      	ldr	r3, [pc, #64]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 8003966:	2200      	movs	r2, #0
 8003968:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800396a:	4b0f      	ldr	r3, [pc, #60]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 800396c:	2200      	movs	r2, #0
 800396e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003970:	480d      	ldr	r0, [pc, #52]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 8003972:	f000 fb63 	bl	800403c <HAL_DMA_Init>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d001      	beq.n	8003980 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 800397c:	f7fd fdf3 	bl	8001566 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a09      	ldr	r2, [pc, #36]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 8003984:	64da      	str	r2, [r3, #76]	; 0x4c
 8003986:	4a08      	ldr	r2, [pc, #32]	; (80039a8 <HAL_SPI_MspInit+0x150>)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800398c:	bf00      	nop
 800398e:	3728      	adds	r7, #40	; 0x28
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	40013000 	.word	0x40013000
 8003998:	40023800 	.word	0x40023800
 800399c:	40020000 	.word	0x40020000
 80039a0:	2000079c 	.word	0x2000079c
 80039a4:	40026458 	.word	0x40026458
 80039a8:	2000073c 	.word	0x2000073c
 80039ac:	40026410 	.word	0x40026410

080039b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a0e      	ldr	r2, [pc, #56]	; (80039f8 <HAL_TIM_Base_MspInit+0x48>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d115      	bne.n	80039ee <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80039c2:	2300      	movs	r3, #0
 80039c4:	60fb      	str	r3, [r7, #12]
 80039c6:	4b0d      	ldr	r3, [pc, #52]	; (80039fc <HAL_TIM_Base_MspInit+0x4c>)
 80039c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ca:	4a0c      	ldr	r2, [pc, #48]	; (80039fc <HAL_TIM_Base_MspInit+0x4c>)
 80039cc:	f043 0310 	orr.w	r3, r3, #16
 80039d0:	6413      	str	r3, [r2, #64]	; 0x40
 80039d2:	4b0a      	ldr	r3, [pc, #40]	; (80039fc <HAL_TIM_Base_MspInit+0x4c>)
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	f003 0310 	and.w	r3, r3, #16
 80039da:	60fb      	str	r3, [r7, #12]
 80039dc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80039de:	2200      	movs	r2, #0
 80039e0:	2100      	movs	r1, #0
 80039e2:	2036      	movs	r0, #54	; 0x36
 80039e4:	f000 faf3 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80039e8:	2036      	movs	r0, #54	; 0x36
 80039ea:	f000 fb0c 	bl	8004006 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80039ee:	bf00      	nop
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	40001000 	.word	0x40001000
 80039fc:	40023800 	.word	0x40023800

08003a00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08a      	sub	sp, #40	; 0x28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a08:	f107 0314 	add.w	r3, r7, #20
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	605a      	str	r2, [r3, #4]
 8003a12:	609a      	str	r2, [r3, #8]
 8003a14:	60da      	str	r2, [r3, #12]
 8003a16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a19      	ldr	r2, [pc, #100]	; (8003a84 <HAL_UART_MspInit+0x84>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d12c      	bne.n	8003a7c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003a22:	2300      	movs	r3, #0
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	4b18      	ldr	r3, [pc, #96]	; (8003a88 <HAL_UART_MspInit+0x88>)
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	4a17      	ldr	r2, [pc, #92]	; (8003a88 <HAL_UART_MspInit+0x88>)
 8003a2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003a30:	6413      	str	r3, [r2, #64]	; 0x40
 8003a32:	4b15      	ldr	r3, [pc, #84]	; (8003a88 <HAL_UART_MspInit+0x88>)
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a3a:	613b      	str	r3, [r7, #16]
 8003a3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	4b11      	ldr	r3, [pc, #68]	; (8003a88 <HAL_UART_MspInit+0x88>)
 8003a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a46:	4a10      	ldr	r2, [pc, #64]	; (8003a88 <HAL_UART_MspInit+0x88>)
 8003a48:	f043 0304 	orr.w	r3, r3, #4
 8003a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a4e:	4b0e      	ldr	r3, [pc, #56]	; (8003a88 <HAL_UART_MspInit+0x88>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a52:	f003 0304 	and.w	r3, r3, #4
 8003a56:	60fb      	str	r3, [r7, #12]
 8003a58:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003a5a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a60:	2302      	movs	r3, #2
 8003a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a64:	2300      	movs	r3, #0
 8003a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003a6c:	2308      	movs	r3, #8
 8003a6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a70:	f107 0314 	add.w	r3, r7, #20
 8003a74:	4619      	mov	r1, r3
 8003a76:	4805      	ldr	r0, [pc, #20]	; (8003a8c <HAL_UART_MspInit+0x8c>)
 8003a78:	f000 fdca 	bl	8004610 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8003a7c:	bf00      	nop
 8003a7e:	3728      	adds	r7, #40	; 0x28
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	40004c00 	.word	0x40004c00
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	40020800 	.word	0x40020800

08003a90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a94:	e7fe      	b.n	8003a94 <NMI_Handler+0x4>

08003a96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a96:	b480      	push	{r7}
 8003a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a9a:	e7fe      	b.n	8003a9a <HardFault_Handler+0x4>

08003a9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003aa0:	e7fe      	b.n	8003aa0 <MemManage_Handler+0x4>

08003aa2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003aa6:	e7fe      	b.n	8003aa6 <BusFault_Handler+0x4>

08003aa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003aac:	e7fe      	b.n	8003aac <UsageFault_Handler+0x4>

08003aae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003aae:	b480      	push	{r7}
 8003ab0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ab2:	bf00      	nop
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003abc:	b480      	push	{r7}
 8003abe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ac0:	bf00      	nop
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003aca:	b480      	push	{r7}
 8003acc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ace:	bf00      	nop
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003adc:	f000 f97c 	bl	8003dd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ae0:	bf00      	nop
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D0_Pin);
 8003ae8:	2001      	movs	r0, #1
 8003aea:	f000 ff5f 	bl	80049ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003aee:	bf00      	nop
 8003af0:	bd80      	pop	{r7, pc}
	...

08003af4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003af8:	4802      	ldr	r0, [pc, #8]	; (8003b04 <TIM6_DAC_IRQHandler+0x10>)
 8003afa:	f002 f8cf 	bl	8005c9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003afe:	bf00      	nop
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	20000658 	.word	0x20000658

08003b08 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003b0c:	4802      	ldr	r0, [pc, #8]	; (8003b18 <DMA2_Stream0_IRQHandler+0x10>)
 8003b0e:	f000 fb43 	bl	8004198 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003b12:	bf00      	nop
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	2000073c 	.word	0x2000073c

08003b1c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003b20:	4802      	ldr	r0, [pc, #8]	; (8003b2c <DMA2_Stream3_IRQHandler+0x10>)
 8003b22:	f000 fb39 	bl	8004198 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003b26:	bf00      	nop
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	2000079c 	.word	0x2000079c

08003b30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
	return 1;
 8003b34:	2301      	movs	r3, #1
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <_kill>:

int _kill(int pid, int sig)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003b4a:	f002 fd27 	bl	800659c <__errno>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2216      	movs	r2, #22
 8003b52:	601a      	str	r2, [r3, #0]
	return -1;
 8003b54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3708      	adds	r7, #8
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <_exit>:

void _exit (int status)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003b68:	f04f 31ff 	mov.w	r1, #4294967295
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f7ff ffe7 	bl	8003b40 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003b72:	e7fe      	b.n	8003b72 <_exit+0x12>

08003b74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b80:	2300      	movs	r3, #0
 8003b82:	617b      	str	r3, [r7, #20]
 8003b84:	e00a      	b.n	8003b9c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003b86:	f3af 8000 	nop.w
 8003b8a:	4601      	mov	r1, r0
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	60ba      	str	r2, [r7, #8]
 8003b92:	b2ca      	uxtb	r2, r1
 8003b94:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	dbf0      	blt.n	8003b86 <_read+0x12>
	}

return len;
 8003ba4:	687b      	ldr	r3, [r7, #4]
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3718      	adds	r7, #24
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}

08003bae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003bae:	b580      	push	{r7, lr}
 8003bb0:	b086      	sub	sp, #24
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	60f8      	str	r0, [r7, #12]
 8003bb6:	60b9      	str	r1, [r7, #8]
 8003bb8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bba:	2300      	movs	r3, #0
 8003bbc:	617b      	str	r3, [r7, #20]
 8003bbe:	e009      	b.n	8003bd4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	1c5a      	adds	r2, r3, #1
 8003bc4:	60ba      	str	r2, [r7, #8]
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	617b      	str	r3, [r7, #20]
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	dbf1      	blt.n	8003bc0 <_write+0x12>
	}
	return len;
 8003bdc:	687b      	ldr	r3, [r7, #4]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3718      	adds	r7, #24
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}

08003be6 <_close>:

int _close(int file)
{
 8003be6:	b480      	push	{r7}
 8003be8:	b083      	sub	sp, #12
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
	return -1;
 8003bee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	370c      	adds	r7, #12
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr

08003bfe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003bfe:	b480      	push	{r7}
 8003c00:	b083      	sub	sp, #12
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
 8003c06:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c0e:	605a      	str	r2, [r3, #4]
	return 0;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	370c      	adds	r7, #12
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr

08003c1e <_isatty>:

int _isatty(int file)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	b083      	sub	sp, #12
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
	return 1;
 8003c26:	2301      	movs	r3, #1
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b085      	sub	sp, #20
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
	return 0;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3714      	adds	r7, #20
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
	...

08003c50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c58:	4a14      	ldr	r2, [pc, #80]	; (8003cac <_sbrk+0x5c>)
 8003c5a:	4b15      	ldr	r3, [pc, #84]	; (8003cb0 <_sbrk+0x60>)
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c64:	4b13      	ldr	r3, [pc, #76]	; (8003cb4 <_sbrk+0x64>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d102      	bne.n	8003c72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c6c:	4b11      	ldr	r3, [pc, #68]	; (8003cb4 <_sbrk+0x64>)
 8003c6e:	4a12      	ldr	r2, [pc, #72]	; (8003cb8 <_sbrk+0x68>)
 8003c70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c72:	4b10      	ldr	r3, [pc, #64]	; (8003cb4 <_sbrk+0x64>)
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4413      	add	r3, r2
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d207      	bcs.n	8003c90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c80:	f002 fc8c 	bl	800659c <__errno>
 8003c84:	4603      	mov	r3, r0
 8003c86:	220c      	movs	r2, #12
 8003c88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c8e:	e009      	b.n	8003ca4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c90:	4b08      	ldr	r3, [pc, #32]	; (8003cb4 <_sbrk+0x64>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c96:	4b07      	ldr	r3, [pc, #28]	; (8003cb4 <_sbrk+0x64>)
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	4a05      	ldr	r2, [pc, #20]	; (8003cb4 <_sbrk+0x64>)
 8003ca0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3718      	adds	r7, #24
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	20020000 	.word	0x20020000
 8003cb0:	00000400 	.word	0x00000400
 8003cb4:	2000062c 	.word	0x2000062c
 8003cb8:	20000818 	.word	0x20000818

08003cbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003cc0:	4b06      	ldr	r3, [pc, #24]	; (8003cdc <SystemInit+0x20>)
 8003cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc6:	4a05      	ldr	r2, [pc, #20]	; (8003cdc <SystemInit+0x20>)
 8003cc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ccc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003cd0:	bf00      	nop
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	e000ed00 	.word	0xe000ed00

08003ce0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, = _estack     /* set stack pointer */
 8003ce0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003ce4:	480d      	ldr	r0, [pc, #52]	; (8003d1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003ce6:	490e      	ldr	r1, [pc, #56]	; (8003d20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003ce8:	4a0e      	ldr	r2, [pc, #56]	; (8003d24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003cea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003cec:	e002      	b.n	8003cf4 <LoopCopyDataInit>

08003cee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cf2:	3304      	adds	r3, #4

08003cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003cf8:	d3f9      	bcc.n	8003cee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cfa:	4a0b      	ldr	r2, [pc, #44]	; (8003d28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003cfc:	4c0b      	ldr	r4, [pc, #44]	; (8003d2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8003cfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d00:	e001      	b.n	8003d06 <LoopFillZerobss>

08003d02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d04:	3204      	adds	r2, #4

08003d06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d08:	d3fb      	bcc.n	8003d02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003d0a:	f7ff ffd7 	bl	8003cbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003d0e:	f002 fc4b 	bl	80065a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d12:	f7fd f96b 	bl	8000fec <main>
  bx  lr    
 8003d16:	4770      	bx	lr
  ldr   sp, = _estack     /* set stack pointer */
 8003d18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003d1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d20:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003d24:	0800e88c 	.word	0x0800e88c
  ldr r2, =_sbss
 8003d28:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8003d2c:	20000814 	.word	0x20000814

08003d30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d30:	e7fe      	b.n	8003d30 <ADC_IRQHandler>
	...

08003d34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003d38:	4b0e      	ldr	r3, [pc, #56]	; (8003d74 <HAL_Init+0x40>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a0d      	ldr	r2, [pc, #52]	; (8003d74 <HAL_Init+0x40>)
 8003d3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003d44:	4b0b      	ldr	r3, [pc, #44]	; (8003d74 <HAL_Init+0x40>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a0a      	ldr	r2, [pc, #40]	; (8003d74 <HAL_Init+0x40>)
 8003d4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d50:	4b08      	ldr	r3, [pc, #32]	; (8003d74 <HAL_Init+0x40>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a07      	ldr	r2, [pc, #28]	; (8003d74 <HAL_Init+0x40>)
 8003d56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d5c:	2003      	movs	r0, #3
 8003d5e:	f000 f92b 	bl	8003fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d62:	200f      	movs	r0, #15
 8003d64:	f000 f808 	bl	8003d78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d68:	f7ff fd24 	bl	80037b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	40023c00 	.word	0x40023c00

08003d78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d80:	4b12      	ldr	r3, [pc, #72]	; (8003dcc <HAL_InitTick+0x54>)
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	4b12      	ldr	r3, [pc, #72]	; (8003dd0 <HAL_InitTick+0x58>)
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	4619      	mov	r1, r3
 8003d8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 f943 	bl	8004022 <HAL_SYSTICK_Config>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e00e      	b.n	8003dc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2b0f      	cmp	r3, #15
 8003daa:	d80a      	bhi.n	8003dc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003dac:	2200      	movs	r2, #0
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	f04f 30ff 	mov.w	r0, #4294967295
 8003db4:	f000 f90b 	bl	8003fce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003db8:	4a06      	ldr	r2, [pc, #24]	; (8003dd4 <HAL_InitTick+0x5c>)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	e000      	b.n	8003dc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3708      	adds	r7, #8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	20000004 	.word	0x20000004
 8003dd0:	2000000c 	.word	0x2000000c
 8003dd4:	20000008 	.word	0x20000008

08003dd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ddc:	4b06      	ldr	r3, [pc, #24]	; (8003df8 <HAL_IncTick+0x20>)
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	461a      	mov	r2, r3
 8003de2:	4b06      	ldr	r3, [pc, #24]	; (8003dfc <HAL_IncTick+0x24>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4413      	add	r3, r2
 8003de8:	4a04      	ldr	r2, [pc, #16]	; (8003dfc <HAL_IncTick+0x24>)
 8003dea:	6013      	str	r3, [r2, #0]
}
 8003dec:	bf00      	nop
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	2000000c 	.word	0x2000000c
 8003dfc:	20000800 	.word	0x20000800

08003e00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	af00      	add	r7, sp, #0
  return uwTick;
 8003e04:	4b03      	ldr	r3, [pc, #12]	; (8003e14 <HAL_GetTick+0x14>)
 8003e06:	681b      	ldr	r3, [r3, #0]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	20000800 	.word	0x20000800

08003e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e28:	4b0c      	ldr	r3, [pc, #48]	; (8003e5c <__NVIC_SetPriorityGrouping+0x44>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e34:	4013      	ands	r3, r2
 8003e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e4a:	4a04      	ldr	r2, [pc, #16]	; (8003e5c <__NVIC_SetPriorityGrouping+0x44>)
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	60d3      	str	r3, [r2, #12]
}
 8003e50:	bf00      	nop
 8003e52:	3714      	adds	r7, #20
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr
 8003e5c:	e000ed00 	.word	0xe000ed00

08003e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e64:	4b04      	ldr	r3, [pc, #16]	; (8003e78 <__NVIC_GetPriorityGrouping+0x18>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	0a1b      	lsrs	r3, r3, #8
 8003e6a:	f003 0307 	and.w	r3, r3, #7
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	e000ed00 	.word	0xe000ed00

08003e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	db0b      	blt.n	8003ea6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e8e:	79fb      	ldrb	r3, [r7, #7]
 8003e90:	f003 021f 	and.w	r2, r3, #31
 8003e94:	4907      	ldr	r1, [pc, #28]	; (8003eb4 <__NVIC_EnableIRQ+0x38>)
 8003e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e9a:	095b      	lsrs	r3, r3, #5
 8003e9c:	2001      	movs	r0, #1
 8003e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ea6:	bf00      	nop
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	e000e100 	.word	0xe000e100

08003eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	6039      	str	r1, [r7, #0]
 8003ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	db0a      	blt.n	8003ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	490c      	ldr	r1, [pc, #48]	; (8003f04 <__NVIC_SetPriority+0x4c>)
 8003ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed6:	0112      	lsls	r2, r2, #4
 8003ed8:	b2d2      	uxtb	r2, r2
 8003eda:	440b      	add	r3, r1
 8003edc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ee0:	e00a      	b.n	8003ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	b2da      	uxtb	r2, r3
 8003ee6:	4908      	ldr	r1, [pc, #32]	; (8003f08 <__NVIC_SetPriority+0x50>)
 8003ee8:	79fb      	ldrb	r3, [r7, #7]
 8003eea:	f003 030f 	and.w	r3, r3, #15
 8003eee:	3b04      	subs	r3, #4
 8003ef0:	0112      	lsls	r2, r2, #4
 8003ef2:	b2d2      	uxtb	r2, r2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	761a      	strb	r2, [r3, #24]
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr
 8003f04:	e000e100 	.word	0xe000e100
 8003f08:	e000ed00 	.word	0xe000ed00

08003f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b089      	sub	sp, #36	; 0x24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f003 0307 	and.w	r3, r3, #7
 8003f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	f1c3 0307 	rsb	r3, r3, #7
 8003f26:	2b04      	cmp	r3, #4
 8003f28:	bf28      	it	cs
 8003f2a:	2304      	movcs	r3, #4
 8003f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	3304      	adds	r3, #4
 8003f32:	2b06      	cmp	r3, #6
 8003f34:	d902      	bls.n	8003f3c <NVIC_EncodePriority+0x30>
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	3b03      	subs	r3, #3
 8003f3a:	e000      	b.n	8003f3e <NVIC_EncodePriority+0x32>
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f40:	f04f 32ff 	mov.w	r2, #4294967295
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4a:	43da      	mvns	r2, r3
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	401a      	ands	r2, r3
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f54:	f04f 31ff 	mov.w	r1, #4294967295
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f5e:	43d9      	mvns	r1, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f64:	4313      	orrs	r3, r2
         );
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3724      	adds	r7, #36	; 0x24
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
	...

08003f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f84:	d301      	bcc.n	8003f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f86:	2301      	movs	r3, #1
 8003f88:	e00f      	b.n	8003faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f8a:	4a0a      	ldr	r2, [pc, #40]	; (8003fb4 <SysTick_Config+0x40>)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f92:	210f      	movs	r1, #15
 8003f94:	f04f 30ff 	mov.w	r0, #4294967295
 8003f98:	f7ff ff8e 	bl	8003eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f9c:	4b05      	ldr	r3, [pc, #20]	; (8003fb4 <SysTick_Config+0x40>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fa2:	4b04      	ldr	r3, [pc, #16]	; (8003fb4 <SysTick_Config+0x40>)
 8003fa4:	2207      	movs	r2, #7
 8003fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	e000e010 	.word	0xe000e010

08003fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f7ff ff29 	bl	8003e18 <__NVIC_SetPriorityGrouping>
}
 8003fc6:	bf00      	nop
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b086      	sub	sp, #24
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	60b9      	str	r1, [r7, #8]
 8003fd8:	607a      	str	r2, [r7, #4]
 8003fda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fe0:	f7ff ff3e 	bl	8003e60 <__NVIC_GetPriorityGrouping>
 8003fe4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	6978      	ldr	r0, [r7, #20]
 8003fec:	f7ff ff8e 	bl	8003f0c <NVIC_EncodePriority>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ff6:	4611      	mov	r1, r2
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7ff ff5d 	bl	8003eb8 <__NVIC_SetPriority>
}
 8003ffe:	bf00      	nop
 8004000:	3718      	adds	r7, #24
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b082      	sub	sp, #8
 800400a:	af00      	add	r7, sp, #0
 800400c:	4603      	mov	r3, r0
 800400e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff ff31 	bl	8003e7c <__NVIC_EnableIRQ>
}
 800401a:	bf00      	nop
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b082      	sub	sp, #8
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7ff ffa2 	bl	8003f74 <SysTick_Config>
 8004030:	4603      	mov	r3, r0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
	...

0800403c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b086      	sub	sp, #24
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004044:	2300      	movs	r3, #0
 8004046:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004048:	f7ff feda 	bl	8003e00 <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d101      	bne.n	8004058 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e099      	b.n	800418c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2202      	movs	r2, #2
 800405c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0201 	bic.w	r2, r2, #1
 8004076:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004078:	e00f      	b.n	800409a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800407a:	f7ff fec1 	bl	8003e00 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	2b05      	cmp	r3, #5
 8004086:	d908      	bls.n	800409a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2220      	movs	r2, #32
 800408c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2203      	movs	r2, #3
 8004092:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e078      	b.n	800418c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1e8      	bne.n	800407a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	4b38      	ldr	r3, [pc, #224]	; (8004194 <HAL_DMA_Init+0x158>)
 80040b4:	4013      	ands	r3, r2
 80040b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f0:	2b04      	cmp	r3, #4
 80040f2:	d107      	bne.n	8004104 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fc:	4313      	orrs	r3, r2
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	4313      	orrs	r3, r2
 8004102:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	f023 0307 	bic.w	r3, r3, #7
 800411a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	4313      	orrs	r3, r2
 8004124:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412a:	2b04      	cmp	r3, #4
 800412c:	d117      	bne.n	800415e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	4313      	orrs	r3, r2
 8004136:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00e      	beq.n	800415e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 f9e9 	bl	8004518 <DMA_CheckFifoParam>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d008      	beq.n	800415e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2240      	movs	r2, #64	; 0x40
 8004150:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2201      	movs	r2, #1
 8004156:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800415a:	2301      	movs	r3, #1
 800415c:	e016      	b.n	800418c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 f9a0 	bl	80044ac <DMA_CalcBaseAndBitshift>
 800416c:	4603      	mov	r3, r0
 800416e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004174:	223f      	movs	r2, #63	; 0x3f
 8004176:	409a      	lsls	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3718      	adds	r7, #24
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}
 8004194:	f010803f 	.word	0xf010803f

08004198 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80041a4:	4b92      	ldr	r3, [pc, #584]	; (80043f0 <HAL_DMA_IRQHandler+0x258>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a92      	ldr	r2, [pc, #584]	; (80043f4 <HAL_DMA_IRQHandler+0x25c>)
 80041aa:	fba2 2303 	umull	r2, r3, r2, r3
 80041ae:	0a9b      	lsrs	r3, r3, #10
 80041b0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041b6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041c2:	2208      	movs	r2, #8
 80041c4:	409a      	lsls	r2, r3
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	4013      	ands	r3, r2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d01a      	beq.n	8004204 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0304 	and.w	r3, r3, #4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d013      	beq.n	8004204 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 0204 	bic.w	r2, r2, #4
 80041ea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f0:	2208      	movs	r2, #8
 80041f2:	409a      	lsls	r2, r3
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fc:	f043 0201 	orr.w	r2, r3, #1
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004208:	2201      	movs	r2, #1
 800420a:	409a      	lsls	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4013      	ands	r3, r2
 8004210:	2b00      	cmp	r3, #0
 8004212:	d012      	beq.n	800423a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	695b      	ldr	r3, [r3, #20]
 800421a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00b      	beq.n	800423a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004226:	2201      	movs	r2, #1
 8004228:	409a      	lsls	r2, r3
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004232:	f043 0202 	orr.w	r2, r3, #2
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800423e:	2204      	movs	r2, #4
 8004240:	409a      	lsls	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	4013      	ands	r3, r2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d012      	beq.n	8004270 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00b      	beq.n	8004270 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800425c:	2204      	movs	r2, #4
 800425e:	409a      	lsls	r2, r3
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004268:	f043 0204 	orr.w	r2, r3, #4
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004274:	2210      	movs	r2, #16
 8004276:	409a      	lsls	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	4013      	ands	r3, r2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d043      	beq.n	8004308 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0308 	and.w	r3, r3, #8
 800428a:	2b00      	cmp	r3, #0
 800428c:	d03c      	beq.n	8004308 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004292:	2210      	movs	r2, #16
 8004294:	409a      	lsls	r2, r3
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d018      	beq.n	80042da <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d108      	bne.n	80042c8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d024      	beq.n	8004308 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	4798      	blx	r3
 80042c6:	e01f      	b.n	8004308 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d01b      	beq.n	8004308 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	4798      	blx	r3
 80042d8:	e016      	b.n	8004308 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d107      	bne.n	80042f8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f022 0208 	bic.w	r2, r2, #8
 80042f6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d003      	beq.n	8004308 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800430c:	2220      	movs	r2, #32
 800430e:	409a      	lsls	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	4013      	ands	r3, r2
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 808e 	beq.w	8004436 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0310 	and.w	r3, r3, #16
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 8086 	beq.w	8004436 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800432e:	2220      	movs	r2, #32
 8004330:	409a      	lsls	r2, r3
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800433c:	b2db      	uxtb	r3, r3
 800433e:	2b05      	cmp	r3, #5
 8004340:	d136      	bne.n	80043b0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f022 0216 	bic.w	r2, r2, #22
 8004350:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	695a      	ldr	r2, [r3, #20]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004360:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004366:	2b00      	cmp	r3, #0
 8004368:	d103      	bne.n	8004372 <HAL_DMA_IRQHandler+0x1da>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800436e:	2b00      	cmp	r3, #0
 8004370:	d007      	beq.n	8004382 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f022 0208 	bic.w	r2, r2, #8
 8004380:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004386:	223f      	movs	r2, #63	; 0x3f
 8004388:	409a      	lsls	r2, r3
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d07d      	beq.n	80044a2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	4798      	blx	r3
        }
        return;
 80043ae:	e078      	b.n	80044a2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d01c      	beq.n	80043f8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d108      	bne.n	80043de <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d030      	beq.n	8004436 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	4798      	blx	r3
 80043dc:	e02b      	b.n	8004436 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d027      	beq.n	8004436 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	4798      	blx	r3
 80043ee:	e022      	b.n	8004436 <HAL_DMA_IRQHandler+0x29e>
 80043f0:	20000004 	.word	0x20000004
 80043f4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10f      	bne.n	8004426 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f022 0210 	bic.w	r2, r2, #16
 8004414:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800443a:	2b00      	cmp	r3, #0
 800443c:	d032      	beq.n	80044a4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	d022      	beq.n	8004490 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2205      	movs	r2, #5
 800444e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 0201 	bic.w	r2, r2, #1
 8004460:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	3301      	adds	r3, #1
 8004466:	60bb      	str	r3, [r7, #8]
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	429a      	cmp	r2, r3
 800446c:	d307      	bcc.n	800447e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	2b00      	cmp	r3, #0
 800447a:	d1f2      	bne.n	8004462 <HAL_DMA_IRQHandler+0x2ca>
 800447c:	e000      	b.n	8004480 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800447e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	4798      	blx	r3
 80044a0:	e000      	b.n	80044a4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80044a2:	bf00      	nop
    }
  }
}
 80044a4:	3718      	adds	r7, #24
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop

080044ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	3b10      	subs	r3, #16
 80044bc:	4a14      	ldr	r2, [pc, #80]	; (8004510 <DMA_CalcBaseAndBitshift+0x64>)
 80044be:	fba2 2303 	umull	r2, r3, r2, r3
 80044c2:	091b      	lsrs	r3, r3, #4
 80044c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80044c6:	4a13      	ldr	r2, [pc, #76]	; (8004514 <DMA_CalcBaseAndBitshift+0x68>)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4413      	add	r3, r2
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	461a      	mov	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2b03      	cmp	r3, #3
 80044d8:	d909      	bls.n	80044ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044e2:	f023 0303 	bic.w	r3, r3, #3
 80044e6:	1d1a      	adds	r2, r3, #4
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	659a      	str	r2, [r3, #88]	; 0x58
 80044ec:	e007      	b.n	80044fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044f6:	f023 0303 	bic.w	r3, r3, #3
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004502:	4618      	mov	r0, r3
 8004504:	3714      	adds	r7, #20
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	aaaaaaab 	.word	0xaaaaaaab
 8004514:	0800e3c0 	.word	0x0800e3c0

08004518 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004520:	2300      	movs	r3, #0
 8004522:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004528:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d11f      	bne.n	8004572 <DMA_CheckFifoParam+0x5a>
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	2b03      	cmp	r3, #3
 8004536:	d856      	bhi.n	80045e6 <DMA_CheckFifoParam+0xce>
 8004538:	a201      	add	r2, pc, #4	; (adr r2, 8004540 <DMA_CheckFifoParam+0x28>)
 800453a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800453e:	bf00      	nop
 8004540:	08004551 	.word	0x08004551
 8004544:	08004563 	.word	0x08004563
 8004548:	08004551 	.word	0x08004551
 800454c:	080045e7 	.word	0x080045e7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004554:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d046      	beq.n	80045ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004560:	e043      	b.n	80045ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004566:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800456a:	d140      	bne.n	80045ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004570:	e03d      	b.n	80045ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800457a:	d121      	bne.n	80045c0 <DMA_CheckFifoParam+0xa8>
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	2b03      	cmp	r3, #3
 8004580:	d837      	bhi.n	80045f2 <DMA_CheckFifoParam+0xda>
 8004582:	a201      	add	r2, pc, #4	; (adr r2, 8004588 <DMA_CheckFifoParam+0x70>)
 8004584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004588:	08004599 	.word	0x08004599
 800458c:	0800459f 	.word	0x0800459f
 8004590:	08004599 	.word	0x08004599
 8004594:	080045b1 	.word	0x080045b1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	73fb      	strb	r3, [r7, #15]
      break;
 800459c:	e030      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d025      	beq.n	80045f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045ae:	e022      	b.n	80045f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045b8:	d11f      	bne.n	80045fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80045be:	e01c      	b.n	80045fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d903      	bls.n	80045ce <DMA_CheckFifoParam+0xb6>
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	2b03      	cmp	r3, #3
 80045ca:	d003      	beq.n	80045d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045cc:	e018      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	73fb      	strb	r3, [r7, #15]
      break;
 80045d2:	e015      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d00e      	beq.n	80045fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	73fb      	strb	r3, [r7, #15]
      break;
 80045e4:	e00b      	b.n	80045fe <DMA_CheckFifoParam+0xe6>
      break;
 80045e6:	bf00      	nop
 80045e8:	e00a      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;
 80045ea:	bf00      	nop
 80045ec:	e008      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;
 80045ee:	bf00      	nop
 80045f0:	e006      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;
 80045f2:	bf00      	nop
 80045f4:	e004      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;
 80045f6:	bf00      	nop
 80045f8:	e002      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;   
 80045fa:	bf00      	nop
 80045fc:	e000      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;
 80045fe:	bf00      	nop
    }
  } 
  
  return status; 
 8004600:	7bfb      	ldrb	r3, [r7, #15]
}
 8004602:	4618      	mov	r0, r3
 8004604:	3714      	adds	r7, #20
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop

08004610 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004610:	b480      	push	{r7}
 8004612:	b089      	sub	sp, #36	; 0x24
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800461a:	2300      	movs	r3, #0
 800461c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800461e:	2300      	movs	r3, #0
 8004620:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004622:	2300      	movs	r3, #0
 8004624:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004626:	2300      	movs	r3, #0
 8004628:	61fb      	str	r3, [r7, #28]
 800462a:	e16b      	b.n	8004904 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800462c:	2201      	movs	r2, #1
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	fa02 f303 	lsl.w	r3, r2, r3
 8004634:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	4013      	ands	r3, r2
 800463e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	429a      	cmp	r2, r3
 8004646:	f040 815a 	bne.w	80048fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f003 0303 	and.w	r3, r3, #3
 8004652:	2b01      	cmp	r3, #1
 8004654:	d005      	beq.n	8004662 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800465e:	2b02      	cmp	r3, #2
 8004660:	d130      	bne.n	80046c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	2203      	movs	r2, #3
 800466e:	fa02 f303 	lsl.w	r3, r2, r3
 8004672:	43db      	mvns	r3, r3
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	4013      	ands	r3, r2
 8004678:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	68da      	ldr	r2, [r3, #12]
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	005b      	lsls	r3, r3, #1
 8004682:	fa02 f303 	lsl.w	r3, r2, r3
 8004686:	69ba      	ldr	r2, [r7, #24]
 8004688:	4313      	orrs	r3, r2
 800468a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	69ba      	ldr	r2, [r7, #24]
 8004690:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004698:	2201      	movs	r2, #1
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	fa02 f303 	lsl.w	r3, r2, r3
 80046a0:	43db      	mvns	r3, r3
 80046a2:	69ba      	ldr	r2, [r7, #24]
 80046a4:	4013      	ands	r3, r2
 80046a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	091b      	lsrs	r3, r3, #4
 80046ae:	f003 0201 	and.w	r2, r3, #1
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	fa02 f303 	lsl.w	r3, r2, r3
 80046b8:	69ba      	ldr	r2, [r7, #24]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	69ba      	ldr	r2, [r7, #24]
 80046c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f003 0303 	and.w	r3, r3, #3
 80046cc:	2b03      	cmp	r3, #3
 80046ce:	d017      	beq.n	8004700 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	005b      	lsls	r3, r3, #1
 80046da:	2203      	movs	r2, #3
 80046dc:	fa02 f303 	lsl.w	r3, r2, r3
 80046e0:	43db      	mvns	r3, r3
 80046e2:	69ba      	ldr	r2, [r7, #24]
 80046e4:	4013      	ands	r3, r2
 80046e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	005b      	lsls	r3, r3, #1
 80046f0:	fa02 f303 	lsl.w	r3, r2, r3
 80046f4:	69ba      	ldr	r2, [r7, #24]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	69ba      	ldr	r2, [r7, #24]
 80046fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f003 0303 	and.w	r3, r3, #3
 8004708:	2b02      	cmp	r3, #2
 800470a:	d123      	bne.n	8004754 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	08da      	lsrs	r2, r3, #3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	3208      	adds	r2, #8
 8004714:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004718:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	f003 0307 	and.w	r3, r3, #7
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	220f      	movs	r2, #15
 8004724:	fa02 f303 	lsl.w	r3, r2, r3
 8004728:	43db      	mvns	r3, r3
 800472a:	69ba      	ldr	r2, [r7, #24]
 800472c:	4013      	ands	r3, r2
 800472e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	691a      	ldr	r2, [r3, #16]
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	f003 0307 	and.w	r3, r3, #7
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	fa02 f303 	lsl.w	r3, r2, r3
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	4313      	orrs	r3, r2
 8004744:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	08da      	lsrs	r2, r3, #3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	3208      	adds	r2, #8
 800474e:	69b9      	ldr	r1, [r7, #24]
 8004750:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	2203      	movs	r2, #3
 8004760:	fa02 f303 	lsl.w	r3, r2, r3
 8004764:	43db      	mvns	r3, r3
 8004766:	69ba      	ldr	r2, [r7, #24]
 8004768:	4013      	ands	r3, r2
 800476a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	f003 0203 	and.w	r2, r3, #3
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	4313      	orrs	r3, r2
 8004780:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	69ba      	ldr	r2, [r7, #24]
 8004786:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004790:	2b00      	cmp	r3, #0
 8004792:	f000 80b4 	beq.w	80048fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004796:	2300      	movs	r3, #0
 8004798:	60fb      	str	r3, [r7, #12]
 800479a:	4b60      	ldr	r3, [pc, #384]	; (800491c <HAL_GPIO_Init+0x30c>)
 800479c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800479e:	4a5f      	ldr	r2, [pc, #380]	; (800491c <HAL_GPIO_Init+0x30c>)
 80047a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047a4:	6453      	str	r3, [r2, #68]	; 0x44
 80047a6:	4b5d      	ldr	r3, [pc, #372]	; (800491c <HAL_GPIO_Init+0x30c>)
 80047a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047ae:	60fb      	str	r3, [r7, #12]
 80047b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047b2:	4a5b      	ldr	r2, [pc, #364]	; (8004920 <HAL_GPIO_Init+0x310>)
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	089b      	lsrs	r3, r3, #2
 80047b8:	3302      	adds	r3, #2
 80047ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	f003 0303 	and.w	r3, r3, #3
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	220f      	movs	r2, #15
 80047ca:	fa02 f303 	lsl.w	r3, r2, r3
 80047ce:	43db      	mvns	r3, r3
 80047d0:	69ba      	ldr	r2, [r7, #24]
 80047d2:	4013      	ands	r3, r2
 80047d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a52      	ldr	r2, [pc, #328]	; (8004924 <HAL_GPIO_Init+0x314>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d02b      	beq.n	8004836 <HAL_GPIO_Init+0x226>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a51      	ldr	r2, [pc, #324]	; (8004928 <HAL_GPIO_Init+0x318>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d025      	beq.n	8004832 <HAL_GPIO_Init+0x222>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a50      	ldr	r2, [pc, #320]	; (800492c <HAL_GPIO_Init+0x31c>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d01f      	beq.n	800482e <HAL_GPIO_Init+0x21e>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a4f      	ldr	r2, [pc, #316]	; (8004930 <HAL_GPIO_Init+0x320>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d019      	beq.n	800482a <HAL_GPIO_Init+0x21a>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a4e      	ldr	r2, [pc, #312]	; (8004934 <HAL_GPIO_Init+0x324>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d013      	beq.n	8004826 <HAL_GPIO_Init+0x216>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a4d      	ldr	r2, [pc, #308]	; (8004938 <HAL_GPIO_Init+0x328>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d00d      	beq.n	8004822 <HAL_GPIO_Init+0x212>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a4c      	ldr	r2, [pc, #304]	; (800493c <HAL_GPIO_Init+0x32c>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d007      	beq.n	800481e <HAL_GPIO_Init+0x20e>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a4b      	ldr	r2, [pc, #300]	; (8004940 <HAL_GPIO_Init+0x330>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d101      	bne.n	800481a <HAL_GPIO_Init+0x20a>
 8004816:	2307      	movs	r3, #7
 8004818:	e00e      	b.n	8004838 <HAL_GPIO_Init+0x228>
 800481a:	2308      	movs	r3, #8
 800481c:	e00c      	b.n	8004838 <HAL_GPIO_Init+0x228>
 800481e:	2306      	movs	r3, #6
 8004820:	e00a      	b.n	8004838 <HAL_GPIO_Init+0x228>
 8004822:	2305      	movs	r3, #5
 8004824:	e008      	b.n	8004838 <HAL_GPIO_Init+0x228>
 8004826:	2304      	movs	r3, #4
 8004828:	e006      	b.n	8004838 <HAL_GPIO_Init+0x228>
 800482a:	2303      	movs	r3, #3
 800482c:	e004      	b.n	8004838 <HAL_GPIO_Init+0x228>
 800482e:	2302      	movs	r3, #2
 8004830:	e002      	b.n	8004838 <HAL_GPIO_Init+0x228>
 8004832:	2301      	movs	r3, #1
 8004834:	e000      	b.n	8004838 <HAL_GPIO_Init+0x228>
 8004836:	2300      	movs	r3, #0
 8004838:	69fa      	ldr	r2, [r7, #28]
 800483a:	f002 0203 	and.w	r2, r2, #3
 800483e:	0092      	lsls	r2, r2, #2
 8004840:	4093      	lsls	r3, r2
 8004842:	69ba      	ldr	r2, [r7, #24]
 8004844:	4313      	orrs	r3, r2
 8004846:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004848:	4935      	ldr	r1, [pc, #212]	; (8004920 <HAL_GPIO_Init+0x310>)
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	089b      	lsrs	r3, r3, #2
 800484e:	3302      	adds	r3, #2
 8004850:	69ba      	ldr	r2, [r7, #24]
 8004852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004856:	4b3b      	ldr	r3, [pc, #236]	; (8004944 <HAL_GPIO_Init+0x334>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	43db      	mvns	r3, r3
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	4013      	ands	r3, r2
 8004864:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	4313      	orrs	r3, r2
 8004878:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800487a:	4a32      	ldr	r2, [pc, #200]	; (8004944 <HAL_GPIO_Init+0x334>)
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004880:	4b30      	ldr	r3, [pc, #192]	; (8004944 <HAL_GPIO_Init+0x334>)
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	43db      	mvns	r3, r3
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	4013      	ands	r3, r2
 800488e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d003      	beq.n	80048a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800489c:	69ba      	ldr	r2, [r7, #24]
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048a4:	4a27      	ldr	r2, [pc, #156]	; (8004944 <HAL_GPIO_Init+0x334>)
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048aa:	4b26      	ldr	r3, [pc, #152]	; (8004944 <HAL_GPIO_Init+0x334>)
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	43db      	mvns	r3, r3
 80048b4:	69ba      	ldr	r2, [r7, #24]
 80048b6:	4013      	ands	r3, r2
 80048b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80048c6:	69ba      	ldr	r2, [r7, #24]
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048ce:	4a1d      	ldr	r2, [pc, #116]	; (8004944 <HAL_GPIO_Init+0x334>)
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048d4:	4b1b      	ldr	r3, [pc, #108]	; (8004944 <HAL_GPIO_Init+0x334>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	43db      	mvns	r3, r3
 80048de:	69ba      	ldr	r2, [r7, #24]
 80048e0:	4013      	ands	r3, r2
 80048e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d003      	beq.n	80048f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80048f0:	69ba      	ldr	r2, [r7, #24]
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048f8:	4a12      	ldr	r2, [pc, #72]	; (8004944 <HAL_GPIO_Init+0x334>)
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	3301      	adds	r3, #1
 8004902:	61fb      	str	r3, [r7, #28]
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	2b0f      	cmp	r3, #15
 8004908:	f67f ae90 	bls.w	800462c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800490c:	bf00      	nop
 800490e:	bf00      	nop
 8004910:	3724      	adds	r7, #36	; 0x24
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	40023800 	.word	0x40023800
 8004920:	40013800 	.word	0x40013800
 8004924:	40020000 	.word	0x40020000
 8004928:	40020400 	.word	0x40020400
 800492c:	40020800 	.word	0x40020800
 8004930:	40020c00 	.word	0x40020c00
 8004934:	40021000 	.word	0x40021000
 8004938:	40021400 	.word	0x40021400
 800493c:	40021800 	.word	0x40021800
 8004940:	40021c00 	.word	0x40021c00
 8004944:	40013c00 	.word	0x40013c00

08004948 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004948:	b480      	push	{r7}
 800494a:	b085      	sub	sp, #20
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	460b      	mov	r3, r1
 8004952:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	691a      	ldr	r2, [r3, #16]
 8004958:	887b      	ldrh	r3, [r7, #2]
 800495a:	4013      	ands	r3, r2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d002      	beq.n	8004966 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004960:	2301      	movs	r3, #1
 8004962:	73fb      	strb	r3, [r7, #15]
 8004964:	e001      	b.n	800496a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004966:	2300      	movs	r3, #0
 8004968:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800496a:	7bfb      	ldrb	r3, [r7, #15]
}
 800496c:	4618      	mov	r0, r3
 800496e:	3714      	adds	r7, #20
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	460b      	mov	r3, r1
 8004982:	807b      	strh	r3, [r7, #2]
 8004984:	4613      	mov	r3, r2
 8004986:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004988:	787b      	ldrb	r3, [r7, #1]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d003      	beq.n	8004996 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800498e:	887a      	ldrh	r2, [r7, #2]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004994:	e003      	b.n	800499e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004996:	887b      	ldrh	r3, [r7, #2]
 8004998:	041a      	lsls	r2, r3, #16
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	619a      	str	r2, [r3, #24]
}
 800499e:	bf00      	nop
 80049a0:	370c      	adds	r7, #12
 80049a2:	46bd      	mov	sp, r7
 80049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a8:	4770      	bx	lr
	...

080049ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	4603      	mov	r3, r0
 80049b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80049b6:	4b08      	ldr	r3, [pc, #32]	; (80049d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049b8:	695a      	ldr	r2, [r3, #20]
 80049ba:	88fb      	ldrh	r3, [r7, #6]
 80049bc:	4013      	ands	r3, r2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d006      	beq.n	80049d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80049c2:	4a05      	ldr	r2, [pc, #20]	; (80049d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049c4:	88fb      	ldrh	r3, [r7, #6]
 80049c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049c8:	88fb      	ldrh	r3, [r7, #6]
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7fc fdc0 	bl	8001550 <HAL_GPIO_EXTI_Callback>
  }
}
 80049d0:	bf00      	nop
 80049d2:	3708      	adds	r7, #8
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	40013c00 	.word	0x40013c00

080049dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d101      	bne.n	80049ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e264      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0301 	and.w	r3, r3, #1
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d075      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80049fa:	4ba3      	ldr	r3, [pc, #652]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f003 030c 	and.w	r3, r3, #12
 8004a02:	2b04      	cmp	r3, #4
 8004a04:	d00c      	beq.n	8004a20 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a06:	4ba0      	ldr	r3, [pc, #640]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a0e:	2b08      	cmp	r3, #8
 8004a10:	d112      	bne.n	8004a38 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a12:	4b9d      	ldr	r3, [pc, #628]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a1e:	d10b      	bne.n	8004a38 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a20:	4b99      	ldr	r3, [pc, #612]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d05b      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x108>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d157      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e23f      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a40:	d106      	bne.n	8004a50 <HAL_RCC_OscConfig+0x74>
 8004a42:	4b91      	ldr	r3, [pc, #580]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a90      	ldr	r2, [pc, #576]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	e01d      	b.n	8004a8c <HAL_RCC_OscConfig+0xb0>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a58:	d10c      	bne.n	8004a74 <HAL_RCC_OscConfig+0x98>
 8004a5a:	4b8b      	ldr	r3, [pc, #556]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a8a      	ldr	r2, [pc, #552]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a64:	6013      	str	r3, [r2, #0]
 8004a66:	4b88      	ldr	r3, [pc, #544]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a87      	ldr	r2, [pc, #540]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a70:	6013      	str	r3, [r2, #0]
 8004a72:	e00b      	b.n	8004a8c <HAL_RCC_OscConfig+0xb0>
 8004a74:	4b84      	ldr	r3, [pc, #528]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a83      	ldr	r2, [pc, #524]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a7e:	6013      	str	r3, [r2, #0]
 8004a80:	4b81      	ldr	r3, [pc, #516]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a80      	ldr	r2, [pc, #512]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004a86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d013      	beq.n	8004abc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a94:	f7ff f9b4 	bl	8003e00 <HAL_GetTick>
 8004a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a9a:	e008      	b.n	8004aae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a9c:	f7ff f9b0 	bl	8003e00 <HAL_GetTick>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	2b64      	cmp	r3, #100	; 0x64
 8004aa8:	d901      	bls.n	8004aae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e204      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aae:	4b76      	ldr	r3, [pc, #472]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d0f0      	beq.n	8004a9c <HAL_RCC_OscConfig+0xc0>
 8004aba:	e014      	b.n	8004ae6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004abc:	f7ff f9a0 	bl	8003e00 <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ac4:	f7ff f99c 	bl	8003e00 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b64      	cmp	r3, #100	; 0x64
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e1f0      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ad6:	4b6c      	ldr	r3, [pc, #432]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1f0      	bne.n	8004ac4 <HAL_RCC_OscConfig+0xe8>
 8004ae2:	e000      	b.n	8004ae6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ae4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d063      	beq.n	8004bba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004af2:	4b65      	ldr	r3, [pc, #404]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 030c 	and.w	r3, r3, #12
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00b      	beq.n	8004b16 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004afe:	4b62      	ldr	r3, [pc, #392]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b06:	2b08      	cmp	r3, #8
 8004b08:	d11c      	bne.n	8004b44 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b0a:	4b5f      	ldr	r3, [pc, #380]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d116      	bne.n	8004b44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b16:	4b5c      	ldr	r3, [pc, #368]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d005      	beq.n	8004b2e <HAL_RCC_OscConfig+0x152>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d001      	beq.n	8004b2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e1c4      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b2e:	4b56      	ldr	r3, [pc, #344]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	00db      	lsls	r3, r3, #3
 8004b3c:	4952      	ldr	r1, [pc, #328]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b42:	e03a      	b.n	8004bba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d020      	beq.n	8004b8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b4c:	4b4f      	ldr	r3, [pc, #316]	; (8004c8c <HAL_RCC_OscConfig+0x2b0>)
 8004b4e:	2201      	movs	r2, #1
 8004b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b52:	f7ff f955 	bl	8003e00 <HAL_GetTick>
 8004b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b58:	e008      	b.n	8004b6c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b5a:	f7ff f951 	bl	8003e00 <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d901      	bls.n	8004b6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e1a5      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b6c:	4b46      	ldr	r3, [pc, #280]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0302 	and.w	r3, r3, #2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d0f0      	beq.n	8004b5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b78:	4b43      	ldr	r3, [pc, #268]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	00db      	lsls	r3, r3, #3
 8004b86:	4940      	ldr	r1, [pc, #256]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	600b      	str	r3, [r1, #0]
 8004b8c:	e015      	b.n	8004bba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b8e:	4b3f      	ldr	r3, [pc, #252]	; (8004c8c <HAL_RCC_OscConfig+0x2b0>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b94:	f7ff f934 	bl	8003e00 <HAL_GetTick>
 8004b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b9a:	e008      	b.n	8004bae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b9c:	f7ff f930 	bl	8003e00 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e184      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bae:	4b36      	ldr	r3, [pc, #216]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1f0      	bne.n	8004b9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0308 	and.w	r3, r3, #8
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d030      	beq.n	8004c28 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d016      	beq.n	8004bfc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bce:	4b30      	ldr	r3, [pc, #192]	; (8004c90 <HAL_RCC_OscConfig+0x2b4>)
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd4:	f7ff f914 	bl	8003e00 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bdc:	f7ff f910 	bl	8003e00 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e164      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bee:	4b26      	ldr	r3, [pc, #152]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004bf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d0f0      	beq.n	8004bdc <HAL_RCC_OscConfig+0x200>
 8004bfa:	e015      	b.n	8004c28 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bfc:	4b24      	ldr	r3, [pc, #144]	; (8004c90 <HAL_RCC_OscConfig+0x2b4>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c02:	f7ff f8fd 	bl	8003e00 <HAL_GetTick>
 8004c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c08:	e008      	b.n	8004c1c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c0a:	f7ff f8f9 	bl	8003e00 <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d901      	bls.n	8004c1c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e14d      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c1c:	4b1a      	ldr	r3, [pc, #104]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004c1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d1f0      	bne.n	8004c0a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0304 	and.w	r3, r3, #4
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	f000 80a0 	beq.w	8004d76 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c36:	2300      	movs	r3, #0
 8004c38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c3a:	4b13      	ldr	r3, [pc, #76]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d10f      	bne.n	8004c66 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c46:	2300      	movs	r3, #0
 8004c48:	60bb      	str	r3, [r7, #8]
 8004c4a:	4b0f      	ldr	r3, [pc, #60]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	4a0e      	ldr	r2, [pc, #56]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c54:	6413      	str	r3, [r2, #64]	; 0x40
 8004c56:	4b0c      	ldr	r3, [pc, #48]	; (8004c88 <HAL_RCC_OscConfig+0x2ac>)
 8004c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c5e:	60bb      	str	r3, [r7, #8]
 8004c60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c62:	2301      	movs	r3, #1
 8004c64:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c66:	4b0b      	ldr	r3, [pc, #44]	; (8004c94 <HAL_RCC_OscConfig+0x2b8>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d121      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c72:	4b08      	ldr	r3, [pc, #32]	; (8004c94 <HAL_RCC_OscConfig+0x2b8>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a07      	ldr	r2, [pc, #28]	; (8004c94 <HAL_RCC_OscConfig+0x2b8>)
 8004c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c7e:	f7ff f8bf 	bl	8003e00 <HAL_GetTick>
 8004c82:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c84:	e011      	b.n	8004caa <HAL_RCC_OscConfig+0x2ce>
 8004c86:	bf00      	nop
 8004c88:	40023800 	.word	0x40023800
 8004c8c:	42470000 	.word	0x42470000
 8004c90:	42470e80 	.word	0x42470e80
 8004c94:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c98:	f7ff f8b2 	bl	8003e00 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d901      	bls.n	8004caa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e106      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004caa:	4b85      	ldr	r3, [pc, #532]	; (8004ec0 <HAL_RCC_OscConfig+0x4e4>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d0f0      	beq.n	8004c98 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d106      	bne.n	8004ccc <HAL_RCC_OscConfig+0x2f0>
 8004cbe:	4b81      	ldr	r3, [pc, #516]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc2:	4a80      	ldr	r2, [pc, #512]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004cc4:	f043 0301 	orr.w	r3, r3, #1
 8004cc8:	6713      	str	r3, [r2, #112]	; 0x70
 8004cca:	e01c      	b.n	8004d06 <HAL_RCC_OscConfig+0x32a>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	2b05      	cmp	r3, #5
 8004cd2:	d10c      	bne.n	8004cee <HAL_RCC_OscConfig+0x312>
 8004cd4:	4b7b      	ldr	r3, [pc, #492]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd8:	4a7a      	ldr	r2, [pc, #488]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004cda:	f043 0304 	orr.w	r3, r3, #4
 8004cde:	6713      	str	r3, [r2, #112]	; 0x70
 8004ce0:	4b78      	ldr	r3, [pc, #480]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004ce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce4:	4a77      	ldr	r2, [pc, #476]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004ce6:	f043 0301 	orr.w	r3, r3, #1
 8004cea:	6713      	str	r3, [r2, #112]	; 0x70
 8004cec:	e00b      	b.n	8004d06 <HAL_RCC_OscConfig+0x32a>
 8004cee:	4b75      	ldr	r3, [pc, #468]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf2:	4a74      	ldr	r2, [pc, #464]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004cf4:	f023 0301 	bic.w	r3, r3, #1
 8004cf8:	6713      	str	r3, [r2, #112]	; 0x70
 8004cfa:	4b72      	ldr	r3, [pc, #456]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cfe:	4a71      	ldr	r2, [pc, #452]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004d00:	f023 0304 	bic.w	r3, r3, #4
 8004d04:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d015      	beq.n	8004d3a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d0e:	f7ff f877 	bl	8003e00 <HAL_GetTick>
 8004d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d14:	e00a      	b.n	8004d2c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d16:	f7ff f873 	bl	8003e00 <HAL_GetTick>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d901      	bls.n	8004d2c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e0c5      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d2c:	4b65      	ldr	r3, [pc, #404]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d30:	f003 0302 	and.w	r3, r3, #2
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d0ee      	beq.n	8004d16 <HAL_RCC_OscConfig+0x33a>
 8004d38:	e014      	b.n	8004d64 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d3a:	f7ff f861 	bl	8003e00 <HAL_GetTick>
 8004d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d40:	e00a      	b.n	8004d58 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d42:	f7ff f85d 	bl	8003e00 <HAL_GetTick>
 8004d46:	4602      	mov	r2, r0
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e0af      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d58:	4b5a      	ldr	r3, [pc, #360]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004d5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1ee      	bne.n	8004d42 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d64:	7dfb      	ldrb	r3, [r7, #23]
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d105      	bne.n	8004d76 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d6a:	4b56      	ldr	r3, [pc, #344]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6e:	4a55      	ldr	r2, [pc, #340]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004d70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d74:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	f000 809b 	beq.w	8004eb6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d80:	4b50      	ldr	r3, [pc, #320]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	f003 030c 	and.w	r3, r3, #12
 8004d88:	2b08      	cmp	r3, #8
 8004d8a:	d05c      	beq.n	8004e46 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d141      	bne.n	8004e18 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d94:	4b4c      	ldr	r3, [pc, #304]	; (8004ec8 <HAL_RCC_OscConfig+0x4ec>)
 8004d96:	2200      	movs	r2, #0
 8004d98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d9a:	f7ff f831 	bl	8003e00 <HAL_GetTick>
 8004d9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004da0:	e008      	b.n	8004db4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004da2:	f7ff f82d 	bl	8003e00 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d901      	bls.n	8004db4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e081      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004db4:	4b43      	ldr	r3, [pc, #268]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1f0      	bne.n	8004da2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	69da      	ldr	r2, [r3, #28]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a1b      	ldr	r3, [r3, #32]
 8004dc8:	431a      	orrs	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dce:	019b      	lsls	r3, r3, #6
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd6:	085b      	lsrs	r3, r3, #1
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	041b      	lsls	r3, r3, #16
 8004ddc:	431a      	orrs	r2, r3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de2:	061b      	lsls	r3, r3, #24
 8004de4:	4937      	ldr	r1, [pc, #220]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dea:	4b37      	ldr	r3, [pc, #220]	; (8004ec8 <HAL_RCC_OscConfig+0x4ec>)
 8004dec:	2201      	movs	r2, #1
 8004dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004df0:	f7ff f806 	bl	8003e00 <HAL_GetTick>
 8004df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004df6:	e008      	b.n	8004e0a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004df8:	f7ff f802 	bl	8003e00 <HAL_GetTick>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d901      	bls.n	8004e0a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e056      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e0a:	4b2e      	ldr	r3, [pc, #184]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d0f0      	beq.n	8004df8 <HAL_RCC_OscConfig+0x41c>
 8004e16:	e04e      	b.n	8004eb6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e18:	4b2b      	ldr	r3, [pc, #172]	; (8004ec8 <HAL_RCC_OscConfig+0x4ec>)
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e1e:	f7fe ffef 	bl	8003e00 <HAL_GetTick>
 8004e22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e24:	e008      	b.n	8004e38 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e26:	f7fe ffeb 	bl	8003e00 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e03f      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e38:	4b22      	ldr	r3, [pc, #136]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1f0      	bne.n	8004e26 <HAL_RCC_OscConfig+0x44a>
 8004e44:	e037      	b.n	8004eb6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d101      	bne.n	8004e52 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e032      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e52:	4b1c      	ldr	r3, [pc, #112]	; (8004ec4 <HAL_RCC_OscConfig+0x4e8>)
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	699b      	ldr	r3, [r3, #24]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d028      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d121      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d11a      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e82:	4013      	ands	r3, r2
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e88:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d111      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e98:	085b      	lsrs	r3, r3, #1
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d107      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eac:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d001      	beq.n	8004eb6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e000      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3718      	adds	r7, #24
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	40007000 	.word	0x40007000
 8004ec4:	40023800 	.word	0x40023800
 8004ec8:	42470060 	.word	0x42470060

08004ecc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d101      	bne.n	8004ee0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	e0cc      	b.n	800507a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ee0:	4b68      	ldr	r3, [pc, #416]	; (8005084 <HAL_RCC_ClockConfig+0x1b8>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f003 0307 	and.w	r3, r3, #7
 8004ee8:	683a      	ldr	r2, [r7, #0]
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d90c      	bls.n	8004f08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eee:	4b65      	ldr	r3, [pc, #404]	; (8005084 <HAL_RCC_ClockConfig+0x1b8>)
 8004ef0:	683a      	ldr	r2, [r7, #0]
 8004ef2:	b2d2      	uxtb	r2, r2
 8004ef4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ef6:	4b63      	ldr	r3, [pc, #396]	; (8005084 <HAL_RCC_ClockConfig+0x1b8>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0307 	and.w	r3, r3, #7
 8004efe:	683a      	ldr	r2, [r7, #0]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d001      	beq.n	8004f08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e0b8      	b.n	800507a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0302 	and.w	r3, r3, #2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d020      	beq.n	8004f56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0304 	and.w	r3, r3, #4
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d005      	beq.n	8004f2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f20:	4b59      	ldr	r3, [pc, #356]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	4a58      	ldr	r2, [pc, #352]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004f26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f2a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0308 	and.w	r3, r3, #8
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d005      	beq.n	8004f44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f38:	4b53      	ldr	r3, [pc, #332]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	4a52      	ldr	r2, [pc, #328]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f44:	4b50      	ldr	r3, [pc, #320]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	494d      	ldr	r1, [pc, #308]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0301 	and.w	r3, r3, #1
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d044      	beq.n	8004fec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d107      	bne.n	8004f7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f6a:	4b47      	ldr	r3, [pc, #284]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d119      	bne.n	8004faa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e07f      	b.n	800507a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d003      	beq.n	8004f8a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f86:	2b03      	cmp	r3, #3
 8004f88:	d107      	bne.n	8004f9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f8a:	4b3f      	ldr	r3, [pc, #252]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d109      	bne.n	8004faa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e06f      	b.n	800507a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f9a:	4b3b      	ldr	r3, [pc, #236]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0302 	and.w	r3, r3, #2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e067      	b.n	800507a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004faa:	4b37      	ldr	r3, [pc, #220]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f023 0203 	bic.w	r2, r3, #3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	4934      	ldr	r1, [pc, #208]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fbc:	f7fe ff20 	bl	8003e00 <HAL_GetTick>
 8004fc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc2:	e00a      	b.n	8004fda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fc4:	f7fe ff1c 	bl	8003e00 <HAL_GetTick>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e04f      	b.n	800507a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fda:	4b2b      	ldr	r3, [pc, #172]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f003 020c 	and.w	r2, r3, #12
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d1eb      	bne.n	8004fc4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fec:	4b25      	ldr	r3, [pc, #148]	; (8005084 <HAL_RCC_ClockConfig+0x1b8>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0307 	and.w	r3, r3, #7
 8004ff4:	683a      	ldr	r2, [r7, #0]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d20c      	bcs.n	8005014 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ffa:	4b22      	ldr	r3, [pc, #136]	; (8005084 <HAL_RCC_ClockConfig+0x1b8>)
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	b2d2      	uxtb	r2, r2
 8005000:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005002:	4b20      	ldr	r3, [pc, #128]	; (8005084 <HAL_RCC_ClockConfig+0x1b8>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0307 	and.w	r3, r3, #7
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	429a      	cmp	r2, r3
 800500e:	d001      	beq.n	8005014 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	e032      	b.n	800507a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0304 	and.w	r3, r3, #4
 800501c:	2b00      	cmp	r3, #0
 800501e:	d008      	beq.n	8005032 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005020:	4b19      	ldr	r3, [pc, #100]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	4916      	ldr	r1, [pc, #88]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 800502e:	4313      	orrs	r3, r2
 8005030:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0308 	and.w	r3, r3, #8
 800503a:	2b00      	cmp	r3, #0
 800503c:	d009      	beq.n	8005052 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800503e:	4b12      	ldr	r3, [pc, #72]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	00db      	lsls	r3, r3, #3
 800504c:	490e      	ldr	r1, [pc, #56]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 800504e:	4313      	orrs	r3, r2
 8005050:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005052:	f000 f821 	bl	8005098 <HAL_RCC_GetSysClockFreq>
 8005056:	4602      	mov	r2, r0
 8005058:	4b0b      	ldr	r3, [pc, #44]	; (8005088 <HAL_RCC_ClockConfig+0x1bc>)
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	091b      	lsrs	r3, r3, #4
 800505e:	f003 030f 	and.w	r3, r3, #15
 8005062:	490a      	ldr	r1, [pc, #40]	; (800508c <HAL_RCC_ClockConfig+0x1c0>)
 8005064:	5ccb      	ldrb	r3, [r1, r3]
 8005066:	fa22 f303 	lsr.w	r3, r2, r3
 800506a:	4a09      	ldr	r2, [pc, #36]	; (8005090 <HAL_RCC_ClockConfig+0x1c4>)
 800506c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800506e:	4b09      	ldr	r3, [pc, #36]	; (8005094 <HAL_RCC_ClockConfig+0x1c8>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4618      	mov	r0, r3
 8005074:	f7fe fe80 	bl	8003d78 <HAL_InitTick>

  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	40023c00 	.word	0x40023c00
 8005088:	40023800 	.word	0x40023800
 800508c:	0800e3a8 	.word	0x0800e3a8
 8005090:	20000004 	.word	0x20000004
 8005094:	20000008 	.word	0x20000008

08005098 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005098:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800509c:	b084      	sub	sp, #16
 800509e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80050a0:	2300      	movs	r3, #0
 80050a2:	607b      	str	r3, [r7, #4]
 80050a4:	2300      	movs	r3, #0
 80050a6:	60fb      	str	r3, [r7, #12]
 80050a8:	2300      	movs	r3, #0
 80050aa:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80050ac:	2300      	movs	r3, #0
 80050ae:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050b0:	4b67      	ldr	r3, [pc, #412]	; (8005250 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f003 030c 	and.w	r3, r3, #12
 80050b8:	2b08      	cmp	r3, #8
 80050ba:	d00d      	beq.n	80050d8 <HAL_RCC_GetSysClockFreq+0x40>
 80050bc:	2b08      	cmp	r3, #8
 80050be:	f200 80bd 	bhi.w	800523c <HAL_RCC_GetSysClockFreq+0x1a4>
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d002      	beq.n	80050cc <HAL_RCC_GetSysClockFreq+0x34>
 80050c6:	2b04      	cmp	r3, #4
 80050c8:	d003      	beq.n	80050d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80050ca:	e0b7      	b.n	800523c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050cc:	4b61      	ldr	r3, [pc, #388]	; (8005254 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80050ce:	60bb      	str	r3, [r7, #8]
       break;
 80050d0:	e0b7      	b.n	8005242 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050d2:	4b61      	ldr	r3, [pc, #388]	; (8005258 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80050d4:	60bb      	str	r3, [r7, #8]
      break;
 80050d6:	e0b4      	b.n	8005242 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050d8:	4b5d      	ldr	r3, [pc, #372]	; (8005250 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050e0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050e2:	4b5b      	ldr	r3, [pc, #364]	; (8005250 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d04d      	beq.n	800518a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050ee:	4b58      	ldr	r3, [pc, #352]	; (8005250 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	099b      	lsrs	r3, r3, #6
 80050f4:	461a      	mov	r2, r3
 80050f6:	f04f 0300 	mov.w	r3, #0
 80050fa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80050fe:	f04f 0100 	mov.w	r1, #0
 8005102:	ea02 0800 	and.w	r8, r2, r0
 8005106:	ea03 0901 	and.w	r9, r3, r1
 800510a:	4640      	mov	r0, r8
 800510c:	4649      	mov	r1, r9
 800510e:	f04f 0200 	mov.w	r2, #0
 8005112:	f04f 0300 	mov.w	r3, #0
 8005116:	014b      	lsls	r3, r1, #5
 8005118:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800511c:	0142      	lsls	r2, r0, #5
 800511e:	4610      	mov	r0, r2
 8005120:	4619      	mov	r1, r3
 8005122:	ebb0 0008 	subs.w	r0, r0, r8
 8005126:	eb61 0109 	sbc.w	r1, r1, r9
 800512a:	f04f 0200 	mov.w	r2, #0
 800512e:	f04f 0300 	mov.w	r3, #0
 8005132:	018b      	lsls	r3, r1, #6
 8005134:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005138:	0182      	lsls	r2, r0, #6
 800513a:	1a12      	subs	r2, r2, r0
 800513c:	eb63 0301 	sbc.w	r3, r3, r1
 8005140:	f04f 0000 	mov.w	r0, #0
 8005144:	f04f 0100 	mov.w	r1, #0
 8005148:	00d9      	lsls	r1, r3, #3
 800514a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800514e:	00d0      	lsls	r0, r2, #3
 8005150:	4602      	mov	r2, r0
 8005152:	460b      	mov	r3, r1
 8005154:	eb12 0208 	adds.w	r2, r2, r8
 8005158:	eb43 0309 	adc.w	r3, r3, r9
 800515c:	f04f 0000 	mov.w	r0, #0
 8005160:	f04f 0100 	mov.w	r1, #0
 8005164:	0259      	lsls	r1, r3, #9
 8005166:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800516a:	0250      	lsls	r0, r2, #9
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	4610      	mov	r0, r2
 8005172:	4619      	mov	r1, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	461a      	mov	r2, r3
 8005178:	f04f 0300 	mov.w	r3, #0
 800517c:	f7fb fd84 	bl	8000c88 <__aeabi_uldivmod>
 8005180:	4602      	mov	r2, r0
 8005182:	460b      	mov	r3, r1
 8005184:	4613      	mov	r3, r2
 8005186:	60fb      	str	r3, [r7, #12]
 8005188:	e04a      	b.n	8005220 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800518a:	4b31      	ldr	r3, [pc, #196]	; (8005250 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	099b      	lsrs	r3, r3, #6
 8005190:	461a      	mov	r2, r3
 8005192:	f04f 0300 	mov.w	r3, #0
 8005196:	f240 10ff 	movw	r0, #511	; 0x1ff
 800519a:	f04f 0100 	mov.w	r1, #0
 800519e:	ea02 0400 	and.w	r4, r2, r0
 80051a2:	ea03 0501 	and.w	r5, r3, r1
 80051a6:	4620      	mov	r0, r4
 80051a8:	4629      	mov	r1, r5
 80051aa:	f04f 0200 	mov.w	r2, #0
 80051ae:	f04f 0300 	mov.w	r3, #0
 80051b2:	014b      	lsls	r3, r1, #5
 80051b4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80051b8:	0142      	lsls	r2, r0, #5
 80051ba:	4610      	mov	r0, r2
 80051bc:	4619      	mov	r1, r3
 80051be:	1b00      	subs	r0, r0, r4
 80051c0:	eb61 0105 	sbc.w	r1, r1, r5
 80051c4:	f04f 0200 	mov.w	r2, #0
 80051c8:	f04f 0300 	mov.w	r3, #0
 80051cc:	018b      	lsls	r3, r1, #6
 80051ce:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80051d2:	0182      	lsls	r2, r0, #6
 80051d4:	1a12      	subs	r2, r2, r0
 80051d6:	eb63 0301 	sbc.w	r3, r3, r1
 80051da:	f04f 0000 	mov.w	r0, #0
 80051de:	f04f 0100 	mov.w	r1, #0
 80051e2:	00d9      	lsls	r1, r3, #3
 80051e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80051e8:	00d0      	lsls	r0, r2, #3
 80051ea:	4602      	mov	r2, r0
 80051ec:	460b      	mov	r3, r1
 80051ee:	1912      	adds	r2, r2, r4
 80051f0:	eb45 0303 	adc.w	r3, r5, r3
 80051f4:	f04f 0000 	mov.w	r0, #0
 80051f8:	f04f 0100 	mov.w	r1, #0
 80051fc:	0299      	lsls	r1, r3, #10
 80051fe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005202:	0290      	lsls	r0, r2, #10
 8005204:	4602      	mov	r2, r0
 8005206:	460b      	mov	r3, r1
 8005208:	4610      	mov	r0, r2
 800520a:	4619      	mov	r1, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	461a      	mov	r2, r3
 8005210:	f04f 0300 	mov.w	r3, #0
 8005214:	f7fb fd38 	bl	8000c88 <__aeabi_uldivmod>
 8005218:	4602      	mov	r2, r0
 800521a:	460b      	mov	r3, r1
 800521c:	4613      	mov	r3, r2
 800521e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005220:	4b0b      	ldr	r3, [pc, #44]	; (8005250 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	0c1b      	lsrs	r3, r3, #16
 8005226:	f003 0303 	and.w	r3, r3, #3
 800522a:	3301      	adds	r3, #1
 800522c:	005b      	lsls	r3, r3, #1
 800522e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	fbb2 f3f3 	udiv	r3, r2, r3
 8005238:	60bb      	str	r3, [r7, #8]
      break;
 800523a:	e002      	b.n	8005242 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800523c:	4b05      	ldr	r3, [pc, #20]	; (8005254 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800523e:	60bb      	str	r3, [r7, #8]
      break;
 8005240:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005242:	68bb      	ldr	r3, [r7, #8]
}
 8005244:	4618      	mov	r0, r3
 8005246:	3710      	adds	r7, #16
 8005248:	46bd      	mov	sp, r7
 800524a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800524e:	bf00      	nop
 8005250:	40023800 	.word	0x40023800
 8005254:	00f42400 	.word	0x00f42400
 8005258:	007a1200 	.word	0x007a1200

0800525c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800525c:	b480      	push	{r7}
 800525e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005260:	4b03      	ldr	r3, [pc, #12]	; (8005270 <HAL_RCC_GetHCLKFreq+0x14>)
 8005262:	681b      	ldr	r3, [r3, #0]
}
 8005264:	4618      	mov	r0, r3
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	20000004 	.word	0x20000004

08005274 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005278:	f7ff fff0 	bl	800525c <HAL_RCC_GetHCLKFreq>
 800527c:	4602      	mov	r2, r0
 800527e:	4b05      	ldr	r3, [pc, #20]	; (8005294 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	0a9b      	lsrs	r3, r3, #10
 8005284:	f003 0307 	and.w	r3, r3, #7
 8005288:	4903      	ldr	r1, [pc, #12]	; (8005298 <HAL_RCC_GetPCLK1Freq+0x24>)
 800528a:	5ccb      	ldrb	r3, [r1, r3]
 800528c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005290:	4618      	mov	r0, r3
 8005292:	bd80      	pop	{r7, pc}
 8005294:	40023800 	.word	0x40023800
 8005298:	0800e3b8 	.word	0x0800e3b8

0800529c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80052a0:	f7ff ffdc 	bl	800525c <HAL_RCC_GetHCLKFreq>
 80052a4:	4602      	mov	r2, r0
 80052a6:	4b05      	ldr	r3, [pc, #20]	; (80052bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	0b5b      	lsrs	r3, r3, #13
 80052ac:	f003 0307 	and.w	r3, r3, #7
 80052b0:	4903      	ldr	r1, [pc, #12]	; (80052c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052b2:	5ccb      	ldrb	r3, [r1, r3]
 80052b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	40023800 	.word	0x40023800
 80052c0:	0800e3b8 	.word	0x0800e3b8

080052c4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b086      	sub	sp, #24
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052cc:	2300      	movs	r3, #0
 80052ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80052d0:	2300      	movs	r3, #0
 80052d2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0301 	and.w	r3, r3, #1
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d105      	bne.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d035      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80052ec:	4b62      	ldr	r3, [pc, #392]	; (8005478 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052f2:	f7fe fd85 	bl	8003e00 <HAL_GetTick>
 80052f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052f8:	e008      	b.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80052fa:	f7fe fd81 	bl	8003e00 <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	2b02      	cmp	r3, #2
 8005306:	d901      	bls.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e0b0      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800530c:	4b5b      	ldr	r3, [pc, #364]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1f0      	bne.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	019a      	lsls	r2, r3, #6
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	071b      	lsls	r3, r3, #28
 8005324:	4955      	ldr	r1, [pc, #340]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005326:	4313      	orrs	r3, r2
 8005328:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800532c:	4b52      	ldr	r3, [pc, #328]	; (8005478 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800532e:	2201      	movs	r2, #1
 8005330:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005332:	f7fe fd65 	bl	8003e00 <HAL_GetTick>
 8005336:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005338:	e008      	b.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800533a:	f7fe fd61 	bl	8003e00 <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	2b02      	cmp	r3, #2
 8005346:	d901      	bls.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e090      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800534c:	4b4b      	ldr	r3, [pc, #300]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d0f0      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0302 	and.w	r3, r3, #2
 8005360:	2b00      	cmp	r3, #0
 8005362:	f000 8083 	beq.w	800546c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005366:	2300      	movs	r3, #0
 8005368:	60fb      	str	r3, [r7, #12]
 800536a:	4b44      	ldr	r3, [pc, #272]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800536c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536e:	4a43      	ldr	r2, [pc, #268]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005374:	6413      	str	r3, [r2, #64]	; 0x40
 8005376:	4b41      	ldr	r3, [pc, #260]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800537e:	60fb      	str	r3, [r7, #12]
 8005380:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005382:	4b3f      	ldr	r3, [pc, #252]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a3e      	ldr	r2, [pc, #248]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800538c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800538e:	f7fe fd37 	bl	8003e00 <HAL_GetTick>
 8005392:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005394:	e008      	b.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005396:	f7fe fd33 	bl	8003e00 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d901      	bls.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e062      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80053a8:	4b35      	ldr	r3, [pc, #212]	; (8005480 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d0f0      	beq.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80053b4:	4b31      	ldr	r3, [pc, #196]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053bc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d02f      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053cc:	693a      	ldr	r2, [r7, #16]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d028      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053d2:	4b2a      	ldr	r3, [pc, #168]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053da:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053dc:	4b29      	ldr	r3, [pc, #164]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80053de:	2201      	movs	r2, #1
 80053e0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053e2:	4b28      	ldr	r3, [pc, #160]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80053e8:	4a24      	ldr	r2, [pc, #144]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80053ee:	4b23      	ldr	r3, [pc, #140]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d114      	bne.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80053fa:	f7fe fd01 	bl	8003e00 <HAL_GetTick>
 80053fe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005400:	e00a      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005402:	f7fe fcfd 	bl	8003e00 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005410:	4293      	cmp	r3, r2
 8005412:	d901      	bls.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e02a      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005418:	4b18      	ldr	r3, [pc, #96]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800541a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800541c:	f003 0302 	and.w	r3, r3, #2
 8005420:	2b00      	cmp	r3, #0
 8005422:	d0ee      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800542c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005430:	d10d      	bne.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005432:	4b12      	ldr	r3, [pc, #72]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005442:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005446:	490d      	ldr	r1, [pc, #52]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005448:	4313      	orrs	r3, r2
 800544a:	608b      	str	r3, [r1, #8]
 800544c:	e005      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800544e:	4b0b      	ldr	r3, [pc, #44]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	4a0a      	ldr	r2, [pc, #40]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005454:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005458:	6093      	str	r3, [r2, #8]
 800545a:	4b08      	ldr	r3, [pc, #32]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800545c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005466:	4905      	ldr	r1, [pc, #20]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005468:	4313      	orrs	r3, r2
 800546a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3718      	adds	r7, #24
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	42470068 	.word	0x42470068
 800547c:	40023800 	.word	0x40023800
 8005480:	40007000 	.word	0x40007000
 8005484:	42470e40 	.word	0x42470e40

08005488 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e083      	b.n	80055a2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	7f5b      	ldrb	r3, [r3, #29]
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d105      	bne.n	80054b0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f7fe f9aa 	bl	8003804 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2202      	movs	r2, #2
 80054b4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	22ca      	movs	r2, #202	; 0xca
 80054bc:	625a      	str	r2, [r3, #36]	; 0x24
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2253      	movs	r2, #83	; 0x53
 80054c4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 faa8 	bl	8005a1c <RTC_EnterInitMode>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d008      	beq.n	80054e4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	22ff      	movs	r2, #255	; 0xff
 80054d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2204      	movs	r2, #4
 80054de:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e05e      	b.n	80055a2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6812      	ldr	r2, [r2, #0]
 80054ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80054f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054f6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	6899      	ldr	r1, [r3, #8]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685a      	ldr	r2, [r3, #4]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	431a      	orrs	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	695b      	ldr	r3, [r3, #20]
 800550c:	431a      	orrs	r2, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	430a      	orrs	r2, r1
 8005514:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	68d2      	ldr	r2, [r2, #12]
 800551e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	6919      	ldr	r1, [r3, #16]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	041a      	lsls	r2, r3, #16
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	430a      	orrs	r2, r1
 8005532:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	68da      	ldr	r2, [r3, #12]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005542:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f003 0320 	and.w	r3, r3, #32
 800554e:	2b00      	cmp	r3, #0
 8005550:	d10e      	bne.n	8005570 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 fa3a 	bl	80059cc <HAL_RTC_WaitForSynchro>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d008      	beq.n	8005570 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	22ff      	movs	r2, #255	; 0xff
 8005564:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2204      	movs	r2, #4
 800556a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e018      	b.n	80055a2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800557e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	699a      	ldr	r2, [r3, #24]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	430a      	orrs	r2, r1
 8005590:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	22ff      	movs	r2, #255	; 0xff
 8005598:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2201      	movs	r2, #1
 800559e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80055a0:	2300      	movs	r3, #0
  }
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3708      	adds	r7, #8
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80055aa:	b590      	push	{r4, r7, lr}
 80055ac:	b087      	sub	sp, #28
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	60f8      	str	r0, [r7, #12]
 80055b2:	60b9      	str	r1, [r7, #8]
 80055b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80055b6:	2300      	movs	r3, #0
 80055b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	7f1b      	ldrb	r3, [r3, #28]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <HAL_RTC_SetTime+0x1c>
 80055c2:	2302      	movs	r3, #2
 80055c4:	e0aa      	b.n	800571c <HAL_RTC_SetTime+0x172>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2201      	movs	r2, #1
 80055ca:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2202      	movs	r2, #2
 80055d0:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d126      	bne.n	8005626 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d102      	bne.n	80055ec <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	2200      	movs	r2, #0
 80055ea:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	4618      	mov	r0, r3
 80055f2:	f000 fa3f 	bl	8005a74 <RTC_ByteToBcd2>
 80055f6:	4603      	mov	r3, r0
 80055f8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	785b      	ldrb	r3, [r3, #1]
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 fa38 	bl	8005a74 <RTC_ByteToBcd2>
 8005604:	4603      	mov	r3, r0
 8005606:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005608:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	789b      	ldrb	r3, [r3, #2]
 800560e:	4618      	mov	r0, r3
 8005610:	f000 fa30 	bl	8005a74 <RTC_ByteToBcd2>
 8005614:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005616:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	78db      	ldrb	r3, [r3, #3]
 800561e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005620:	4313      	orrs	r3, r2
 8005622:	617b      	str	r3, [r7, #20]
 8005624:	e018      	b.n	8005658 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005630:	2b00      	cmp	r3, #0
 8005632:	d102      	bne.n	800563a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	2200      	movs	r2, #0
 8005638:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	781b      	ldrb	r3, [r3, #0]
 800563e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	785b      	ldrb	r3, [r3, #1]
 8005644:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005646:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800564c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	78db      	ldrb	r3, [r3, #3]
 8005652:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005654:	4313      	orrs	r3, r2
 8005656:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	22ca      	movs	r2, #202	; 0xca
 800565e:	625a      	str	r2, [r3, #36]	; 0x24
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2253      	movs	r2, #83	; 0x53
 8005666:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f000 f9d7 	bl	8005a1c <RTC_EnterInitMode>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00b      	beq.n	800568c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	22ff      	movs	r2, #255	; 0xff
 800567a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2204      	movs	r2, #4
 8005680:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e047      	b.n	800571c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005696:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800569a:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689a      	ldr	r2, [r3, #8]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80056aa:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6899      	ldr	r1, [r3, #8]
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	68da      	ldr	r2, [r3, #12]
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	431a      	orrs	r2, r3
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	430a      	orrs	r2, r1
 80056c2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	68da      	ldr	r2, [r3, #12]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056d2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f003 0320 	and.w	r3, r3, #32
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d111      	bne.n	8005706 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80056e2:	68f8      	ldr	r0, [r7, #12]
 80056e4:	f000 f972 	bl	80059cc <HAL_RTC_WaitForSynchro>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00b      	beq.n	8005706 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	22ff      	movs	r2, #255	; 0xff
 80056f4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2204      	movs	r2, #4
 80056fa:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e00a      	b.n	800571c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	22ff      	movs	r2, #255	; 0xff
 800570c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2201      	movs	r2, #1
 8005712:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800571a:	2300      	movs	r3, #0
  }
}
 800571c:	4618      	mov	r0, r3
 800571e:	371c      	adds	r7, #28
 8005720:	46bd      	mov	sp, r7
 8005722:	bd90      	pop	{r4, r7, pc}

08005724 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b086      	sub	sp, #24
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005730:	2300      	movs	r3, #0
 8005732:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	691b      	ldr	r3, [r3, #16]
 8005744:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005756:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800575a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	0c1b      	lsrs	r3, r3, #16
 8005760:	b2db      	uxtb	r3, r3
 8005762:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005766:	b2da      	uxtb	r2, r3
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	0a1b      	lsrs	r3, r3, #8
 8005770:	b2db      	uxtb	r3, r3
 8005772:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005776:	b2da      	uxtb	r2, r3
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	b2db      	uxtb	r3, r3
 8005780:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005784:	b2da      	uxtb	r2, r3
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	0c1b      	lsrs	r3, r3, #16
 800578e:	b2db      	uxtb	r3, r3
 8005790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005794:	b2da      	uxtb	r2, r3
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d11a      	bne.n	80057d6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	4618      	mov	r0, r3
 80057a6:	f000 f983 	bl	8005ab0 <RTC_Bcd2ToByte>
 80057aa:	4603      	mov	r3, r0
 80057ac:	461a      	mov	r2, r3
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	785b      	ldrb	r3, [r3, #1]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f000 f97a 	bl	8005ab0 <RTC_Bcd2ToByte>
 80057bc:	4603      	mov	r3, r0
 80057be:	461a      	mov	r2, r3
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	789b      	ldrb	r3, [r3, #2]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f000 f971 	bl	8005ab0 <RTC_Bcd2ToByte>
 80057ce:	4603      	mov	r3, r0
 80057d0:	461a      	mov	r2, r3
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3718      	adds	r7, #24
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80057e0:	b590      	push	{r4, r7, lr}
 80057e2:	b087      	sub	sp, #28
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80057ec:	2300      	movs	r3, #0
 80057ee:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	7f1b      	ldrb	r3, [r3, #28]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d101      	bne.n	80057fc <HAL_RTC_SetDate+0x1c>
 80057f8:	2302      	movs	r3, #2
 80057fa:	e094      	b.n	8005926 <HAL_RTC_SetDate+0x146>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2201      	movs	r2, #1
 8005800:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2202      	movs	r2, #2
 8005806:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d10e      	bne.n	800582c <HAL_RTC_SetDate+0x4c>
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	785b      	ldrb	r3, [r3, #1]
 8005812:	f003 0310 	and.w	r3, r3, #16
 8005816:	2b00      	cmp	r3, #0
 8005818:	d008      	beq.n	800582c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	785b      	ldrb	r3, [r3, #1]
 800581e:	f023 0310 	bic.w	r3, r3, #16
 8005822:	b2db      	uxtb	r3, r3
 8005824:	330a      	adds	r3, #10
 8005826:	b2da      	uxtb	r2, r3
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d11c      	bne.n	800586c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	78db      	ldrb	r3, [r3, #3]
 8005836:	4618      	mov	r0, r3
 8005838:	f000 f91c 	bl	8005a74 <RTC_ByteToBcd2>
 800583c:	4603      	mov	r3, r0
 800583e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	785b      	ldrb	r3, [r3, #1]
 8005844:	4618      	mov	r0, r3
 8005846:	f000 f915 	bl	8005a74 <RTC_ByteToBcd2>
 800584a:	4603      	mov	r3, r0
 800584c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800584e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	789b      	ldrb	r3, [r3, #2]
 8005854:	4618      	mov	r0, r3
 8005856:	f000 f90d 	bl	8005a74 <RTC_ByteToBcd2>
 800585a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800585c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005866:	4313      	orrs	r3, r2
 8005868:	617b      	str	r3, [r7, #20]
 800586a:	e00e      	b.n	800588a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	78db      	ldrb	r3, [r3, #3]
 8005870:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	785b      	ldrb	r3, [r3, #1]
 8005876:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005878:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800587e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005886:	4313      	orrs	r3, r2
 8005888:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	22ca      	movs	r2, #202	; 0xca
 8005890:	625a      	str	r2, [r3, #36]	; 0x24
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	2253      	movs	r2, #83	; 0x53
 8005898:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f000 f8be 	bl	8005a1c <RTC_EnterInitMode>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00b      	beq.n	80058be <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	22ff      	movs	r2, #255	; 0xff
 80058ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2204      	movs	r2, #4
 80058b2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2200      	movs	r2, #0
 80058b8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e033      	b.n	8005926 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80058c8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80058cc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68da      	ldr	r2, [r3, #12]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058dc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	f003 0320 	and.w	r3, r3, #32
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d111      	bne.n	8005910 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	f000 f86d 	bl	80059cc <HAL_RTC_WaitForSynchro>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00b      	beq.n	8005910 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	22ff      	movs	r2, #255	; 0xff
 80058fe:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2204      	movs	r2, #4
 8005904:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	e00a      	b.n	8005926 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	22ff      	movs	r2, #255	; 0xff
 8005916:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2201      	movs	r2, #1
 800591c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2200      	movs	r2, #0
 8005922:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005924:	2300      	movs	r3, #0
  }
}
 8005926:	4618      	mov	r0, r3
 8005928:	371c      	adds	r7, #28
 800592a:	46bd      	mov	sp, r7
 800592c:	bd90      	pop	{r4, r7, pc}

0800592e <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b086      	sub	sp, #24
 8005932:	af00      	add	r7, sp, #0
 8005934:	60f8      	str	r0, [r7, #12]
 8005936:	60b9      	str	r1, [r7, #8]
 8005938:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800593a:	2300      	movs	r3, #0
 800593c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005948:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800594c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	0c1b      	lsrs	r3, r3, #16
 8005952:	b2da      	uxtb	r2, r3
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	0a1b      	lsrs	r3, r3, #8
 800595c:	b2db      	uxtb	r3, r3
 800595e:	f003 031f 	and.w	r3, r3, #31
 8005962:	b2da      	uxtb	r2, r3
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	b2db      	uxtb	r3, r3
 800596c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005970:	b2da      	uxtb	r2, r3
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	0b5b      	lsrs	r3, r3, #13
 800597a:	b2db      	uxtb	r3, r3
 800597c:	f003 0307 	and.w	r3, r3, #7
 8005980:	b2da      	uxtb	r2, r3
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d11a      	bne.n	80059c2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	78db      	ldrb	r3, [r3, #3]
 8005990:	4618      	mov	r0, r3
 8005992:	f000 f88d 	bl	8005ab0 <RTC_Bcd2ToByte>
 8005996:	4603      	mov	r3, r0
 8005998:	461a      	mov	r2, r3
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	785b      	ldrb	r3, [r3, #1]
 80059a2:	4618      	mov	r0, r3
 80059a4:	f000 f884 	bl	8005ab0 <RTC_Bcd2ToByte>
 80059a8:	4603      	mov	r3, r0
 80059aa:	461a      	mov	r2, r3
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	789b      	ldrb	r3, [r3, #2]
 80059b4:	4618      	mov	r0, r3
 80059b6:	f000 f87b 	bl	8005ab0 <RTC_Bcd2ToByte>
 80059ba:	4603      	mov	r3, r0
 80059bc:	461a      	mov	r2, r3
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3718      	adds	r7, #24
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059d4:	2300      	movs	r3, #0
 80059d6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68da      	ldr	r2, [r3, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80059e6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80059e8:	f7fe fa0a 	bl	8003e00 <HAL_GetTick>
 80059ec:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80059ee:	e009      	b.n	8005a04 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80059f0:	f7fe fa06 	bl	8003e00 <HAL_GetTick>
 80059f4:	4602      	mov	r2, r0
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80059fe:	d901      	bls.n	8005a04 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e007      	b.n	8005a14 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	f003 0320 	and.w	r3, r3, #32
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d0ee      	beq.n	80059f0 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005a12:	2300      	movs	r3, #0
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a24:	2300      	movs	r3, #0
 8005a26:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d119      	bne.n	8005a6a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a3e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a40:	f7fe f9de 	bl	8003e00 <HAL_GetTick>
 8005a44:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005a46:	e009      	b.n	8005a5c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005a48:	f7fe f9da 	bl	8003e00 <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a56:	d901      	bls.n	8005a5c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e007      	b.n	8005a6c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d0ee      	beq.n	8005a48 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3710      	adds	r7, #16
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8005a82:	e005      	b.n	8005a90 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	3301      	adds	r3, #1
 8005a88:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005a8a:	79fb      	ldrb	r3, [r7, #7]
 8005a8c:	3b0a      	subs	r3, #10
 8005a8e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8005a90:	79fb      	ldrb	r3, [r7, #7]
 8005a92:	2b09      	cmp	r3, #9
 8005a94:	d8f6      	bhi.n	8005a84 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	011b      	lsls	r3, r3, #4
 8005a9c:	b2da      	uxtb	r2, r3
 8005a9e:	79fb      	ldrb	r3, [r7, #7]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	b2db      	uxtb	r3, r3
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3714      	adds	r7, #20
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005aba:	2300      	movs	r3, #0
 8005abc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005abe:	79fb      	ldrb	r3, [r7, #7]
 8005ac0:	091b      	lsrs	r3, r3, #4
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	4413      	add	r3, r2
 8005acc:	005b      	lsls	r3, r3, #1
 8005ace:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005ad0:	79fb      	ldrb	r3, [r7, #7]
 8005ad2:	f003 030f 	and.w	r3, r3, #15
 8005ad6:	b2da      	uxtb	r2, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	4413      	add	r3, r2
 8005ade:	b2db      	uxtb	r3, r3
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3714      	adds	r7, #20
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d101      	bne.n	8005afe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e07b      	b.n	8005bf6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d108      	bne.n	8005b18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b0e:	d009      	beq.n	8005b24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	61da      	str	r2, [r3, #28]
 8005b16:	e005      	b.n	8005b24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d106      	bne.n	8005b44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f7fd fe8a 	bl	8003858 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2202      	movs	r2, #2
 8005b48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b5a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005b6c:	431a      	orrs	r2, r3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b76:	431a      	orrs	r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	691b      	ldr	r3, [r3, #16]
 8005b7c:	f003 0302 	and.w	r3, r3, #2
 8005b80:	431a      	orrs	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	699b      	ldr	r3, [r3, #24]
 8005b90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b94:	431a      	orrs	r2, r3
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	69db      	ldr	r3, [r3, #28]
 8005b9a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b9e:	431a      	orrs	r2, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a1b      	ldr	r3, [r3, #32]
 8005ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ba8:	ea42 0103 	orr.w	r1, r2, r3
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	430a      	orrs	r2, r1
 8005bba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	699b      	ldr	r3, [r3, #24]
 8005bc0:	0c1b      	lsrs	r3, r3, #16
 8005bc2:	f003 0104 	and.w	r1, r3, #4
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bca:	f003 0210 	and.w	r2, r3, #16
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	430a      	orrs	r2, r1
 8005bd4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	69da      	ldr	r2, [r3, #28]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005be4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3708      	adds	r7, #8
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}

08005bfe <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bfe:	b580      	push	{r7, lr}
 8005c00:	b082      	sub	sp, #8
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d101      	bne.n	8005c10 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e041      	b.n	8005c94 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d106      	bne.n	8005c2a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f7fd fec3 	bl	80039b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2202      	movs	r2, #2
 8005c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	3304      	adds	r3, #4
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	4610      	mov	r0, r2
 8005c3e:	f000 f967 	bl	8005f10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2201      	movs	r2, #1
 8005c46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2201      	movs	r2, #1
 8005c56:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2201      	movs	r2, #1
 8005c86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3708      	adds	r7, #8
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b082      	sub	sp, #8
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	691b      	ldr	r3, [r3, #16]
 8005caa:	f003 0302 	and.w	r3, r3, #2
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d122      	bne.n	8005cf8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	f003 0302 	and.w	r3, r3, #2
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	d11b      	bne.n	8005cf8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f06f 0202 	mvn.w	r2, #2
 8005cc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	f003 0303 	and.w	r3, r3, #3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d003      	beq.n	8005ce6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f000 f8f8 	bl	8005ed4 <HAL_TIM_IC_CaptureCallback>
 8005ce4:	e005      	b.n	8005cf2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f000 f8ea 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f000 f8fb 	bl	8005ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	f003 0304 	and.w	r3, r3, #4
 8005d02:	2b04      	cmp	r3, #4
 8005d04:	d122      	bne.n	8005d4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	f003 0304 	and.w	r3, r3, #4
 8005d10:	2b04      	cmp	r3, #4
 8005d12:	d11b      	bne.n	8005d4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f06f 0204 	mvn.w	r2, #4
 8005d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2202      	movs	r2, #2
 8005d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d003      	beq.n	8005d3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 f8ce 	bl	8005ed4 <HAL_TIM_IC_CaptureCallback>
 8005d38:	e005      	b.n	8005d46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 f8c0 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f000 f8d1 	bl	8005ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	f003 0308 	and.w	r3, r3, #8
 8005d56:	2b08      	cmp	r3, #8
 8005d58:	d122      	bne.n	8005da0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	f003 0308 	and.w	r3, r3, #8
 8005d64:	2b08      	cmp	r3, #8
 8005d66:	d11b      	bne.n	8005da0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f06f 0208 	mvn.w	r2, #8
 8005d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2204      	movs	r2, #4
 8005d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	69db      	ldr	r3, [r3, #28]
 8005d7e:	f003 0303 	and.w	r3, r3, #3
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d003      	beq.n	8005d8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 f8a4 	bl	8005ed4 <HAL_TIM_IC_CaptureCallback>
 8005d8c:	e005      	b.n	8005d9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f000 f896 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 f8a7 	bl	8005ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	691b      	ldr	r3, [r3, #16]
 8005da6:	f003 0310 	and.w	r3, r3, #16
 8005daa:	2b10      	cmp	r3, #16
 8005dac:	d122      	bne.n	8005df4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	f003 0310 	and.w	r3, r3, #16
 8005db8:	2b10      	cmp	r3, #16
 8005dba:	d11b      	bne.n	8005df4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f06f 0210 	mvn.w	r2, #16
 8005dc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2208      	movs	r2, #8
 8005dca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d003      	beq.n	8005de2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 f87a 	bl	8005ed4 <HAL_TIM_IC_CaptureCallback>
 8005de0:	e005      	b.n	8005dee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 f86c 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f000 f87d 	bl	8005ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	f003 0301 	and.w	r3, r3, #1
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d10e      	bne.n	8005e20 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	f003 0301 	and.w	r3, r3, #1
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d107      	bne.n	8005e20 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f06f 0201 	mvn.w	r2, #1
 8005e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f846 	bl	8005eac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e2a:	2b80      	cmp	r3, #128	; 0x80
 8005e2c:	d10e      	bne.n	8005e4c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e38:	2b80      	cmp	r3, #128	; 0x80
 8005e3a:	d107      	bne.n	8005e4c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 f988 	bl	800615c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e56:	2b40      	cmp	r3, #64	; 0x40
 8005e58:	d10e      	bne.n	8005e78 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e64:	2b40      	cmp	r3, #64	; 0x40
 8005e66:	d107      	bne.n	8005e78 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 f842 	bl	8005efc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	f003 0320 	and.w	r3, r3, #32
 8005e82:	2b20      	cmp	r3, #32
 8005e84:	d10e      	bne.n	8005ea4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	f003 0320 	and.w	r3, r3, #32
 8005e90:	2b20      	cmp	r3, #32
 8005e92:	d107      	bne.n	8005ea4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f06f 0220 	mvn.w	r2, #32
 8005e9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f952 	bl	8006148 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ea4:	bf00      	nop
 8005ea6:	3708      	adds	r7, #8
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4a40      	ldr	r2, [pc, #256]	; (8006024 <TIM_Base_SetConfig+0x114>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d013      	beq.n	8005f50 <TIM_Base_SetConfig+0x40>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f2e:	d00f      	beq.n	8005f50 <TIM_Base_SetConfig+0x40>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a3d      	ldr	r2, [pc, #244]	; (8006028 <TIM_Base_SetConfig+0x118>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d00b      	beq.n	8005f50 <TIM_Base_SetConfig+0x40>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a3c      	ldr	r2, [pc, #240]	; (800602c <TIM_Base_SetConfig+0x11c>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d007      	beq.n	8005f50 <TIM_Base_SetConfig+0x40>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a3b      	ldr	r2, [pc, #236]	; (8006030 <TIM_Base_SetConfig+0x120>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d003      	beq.n	8005f50 <TIM_Base_SetConfig+0x40>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a3a      	ldr	r2, [pc, #232]	; (8006034 <TIM_Base_SetConfig+0x124>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d108      	bne.n	8005f62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a2f      	ldr	r2, [pc, #188]	; (8006024 <TIM_Base_SetConfig+0x114>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d02b      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f70:	d027      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a2c      	ldr	r2, [pc, #176]	; (8006028 <TIM_Base_SetConfig+0x118>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d023      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a2b      	ldr	r2, [pc, #172]	; (800602c <TIM_Base_SetConfig+0x11c>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d01f      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a2a      	ldr	r2, [pc, #168]	; (8006030 <TIM_Base_SetConfig+0x120>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d01b      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a29      	ldr	r2, [pc, #164]	; (8006034 <TIM_Base_SetConfig+0x124>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d017      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a28      	ldr	r2, [pc, #160]	; (8006038 <TIM_Base_SetConfig+0x128>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d013      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a27      	ldr	r2, [pc, #156]	; (800603c <TIM_Base_SetConfig+0x12c>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d00f      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a26      	ldr	r2, [pc, #152]	; (8006040 <TIM_Base_SetConfig+0x130>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d00b      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a25      	ldr	r2, [pc, #148]	; (8006044 <TIM_Base_SetConfig+0x134>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d007      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a24      	ldr	r2, [pc, #144]	; (8006048 <TIM_Base_SetConfig+0x138>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d003      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a23      	ldr	r2, [pc, #140]	; (800604c <TIM_Base_SetConfig+0x13c>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d108      	bne.n	8005fd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	689a      	ldr	r2, [r3, #8]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a0a      	ldr	r2, [pc, #40]	; (8006024 <TIM_Base_SetConfig+0x114>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d003      	beq.n	8006008 <TIM_Base_SetConfig+0xf8>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a0c      	ldr	r2, [pc, #48]	; (8006034 <TIM_Base_SetConfig+0x124>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d103      	bne.n	8006010 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	691a      	ldr	r2, [r3, #16]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	615a      	str	r2, [r3, #20]
}
 8006016:	bf00      	nop
 8006018:	3714      	adds	r7, #20
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	40010000 	.word	0x40010000
 8006028:	40000400 	.word	0x40000400
 800602c:	40000800 	.word	0x40000800
 8006030:	40000c00 	.word	0x40000c00
 8006034:	40010400 	.word	0x40010400
 8006038:	40014000 	.word	0x40014000
 800603c:	40014400 	.word	0x40014400
 8006040:	40014800 	.word	0x40014800
 8006044:	40001800 	.word	0x40001800
 8006048:	40001c00 	.word	0x40001c00
 800604c:	40002000 	.word	0x40002000

08006050 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006060:	2b01      	cmp	r3, #1
 8006062:	d101      	bne.n	8006068 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006064:	2302      	movs	r3, #2
 8006066:	e05a      	b.n	800611e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800608e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68fa      	ldr	r2, [r7, #12]
 8006096:	4313      	orrs	r3, r2
 8006098:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a21      	ldr	r2, [pc, #132]	; (800612c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d022      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060b4:	d01d      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a1d      	ldr	r2, [pc, #116]	; (8006130 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d018      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a1b      	ldr	r2, [pc, #108]	; (8006134 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d013      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a1a      	ldr	r2, [pc, #104]	; (8006138 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d00e      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a18      	ldr	r2, [pc, #96]	; (800613c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d009      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a17      	ldr	r2, [pc, #92]	; (8006140 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d004      	beq.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a15      	ldr	r2, [pc, #84]	; (8006144 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d10c      	bne.n	800610c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	4313      	orrs	r3, r2
 8006102:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68ba      	ldr	r2, [r7, #8]
 800610a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800611c:	2300      	movs	r3, #0
}
 800611e:	4618      	mov	r0, r3
 8006120:	3714      	adds	r7, #20
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	40010000 	.word	0x40010000
 8006130:	40000400 	.word	0x40000400
 8006134:	40000800 	.word	0x40000800
 8006138:	40000c00 	.word	0x40000c00
 800613c:	40010400 	.word	0x40010400
 8006140:	40014000 	.word	0x40014000
 8006144:	40001800 	.word	0x40001800

08006148 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006150:	bf00      	nop
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006164:	bf00      	nop
 8006166:	370c      	adds	r7, #12
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b082      	sub	sp, #8
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d101      	bne.n	8006182 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e03f      	b.n	8006202 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006188:	b2db      	uxtb	r3, r3
 800618a:	2b00      	cmp	r3, #0
 800618c:	d106      	bne.n	800619c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f7fd fc32 	bl	8003a00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2224      	movs	r2, #36	; 0x24
 80061a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68da      	ldr	r2, [r3, #12]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f000 f829 	bl	800620c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	691a      	ldr	r2, [r3, #16]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	695a      	ldr	r2, [r3, #20]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68da      	ldr	r2, [r3, #12]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2220      	movs	r2, #32
 80061f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2220      	movs	r2, #32
 80061fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006200:	2300      	movs	r3, #0
}
 8006202:	4618      	mov	r0, r3
 8006204:	3708      	adds	r7, #8
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
	...

0800620c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800620c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006210:	b09f      	sub	sp, #124	; 0x7c
 8006212:	af00      	add	r7, sp, #0
 8006214:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006216:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	691b      	ldr	r3, [r3, #16]
 800621c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006220:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006222:	68d9      	ldr	r1, [r3, #12]
 8006224:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	ea40 0301 	orr.w	r3, r0, r1
 800622c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800622e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006230:	689a      	ldr	r2, [r3, #8]
 8006232:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	431a      	orrs	r2, r3
 8006238:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	431a      	orrs	r2, r3
 800623e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006240:	69db      	ldr	r3, [r3, #28]
 8006242:	4313      	orrs	r3, r2
 8006244:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006246:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006250:	f021 010c 	bic.w	r1, r1, #12
 8006254:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800625a:	430b      	orrs	r3, r1
 800625c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800625e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	695b      	ldr	r3, [r3, #20]
 8006264:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006268:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800626a:	6999      	ldr	r1, [r3, #24]
 800626c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	ea40 0301 	orr.w	r3, r0, r1
 8006274:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	4bc5      	ldr	r3, [pc, #788]	; (8006590 <UART_SetConfig+0x384>)
 800627c:	429a      	cmp	r2, r3
 800627e:	d004      	beq.n	800628a <UART_SetConfig+0x7e>
 8006280:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	4bc3      	ldr	r3, [pc, #780]	; (8006594 <UART_SetConfig+0x388>)
 8006286:	429a      	cmp	r2, r3
 8006288:	d103      	bne.n	8006292 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800628a:	f7ff f807 	bl	800529c <HAL_RCC_GetPCLK2Freq>
 800628e:	6778      	str	r0, [r7, #116]	; 0x74
 8006290:	e002      	b.n	8006298 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006292:	f7fe ffef 	bl	8005274 <HAL_RCC_GetPCLK1Freq>
 8006296:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006298:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800629a:	69db      	ldr	r3, [r3, #28]
 800629c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062a0:	f040 80b6 	bne.w	8006410 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80062a6:	461c      	mov	r4, r3
 80062a8:	f04f 0500 	mov.w	r5, #0
 80062ac:	4622      	mov	r2, r4
 80062ae:	462b      	mov	r3, r5
 80062b0:	1891      	adds	r1, r2, r2
 80062b2:	6439      	str	r1, [r7, #64]	; 0x40
 80062b4:	415b      	adcs	r3, r3
 80062b6:	647b      	str	r3, [r7, #68]	; 0x44
 80062b8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80062bc:	1912      	adds	r2, r2, r4
 80062be:	eb45 0303 	adc.w	r3, r5, r3
 80062c2:	f04f 0000 	mov.w	r0, #0
 80062c6:	f04f 0100 	mov.w	r1, #0
 80062ca:	00d9      	lsls	r1, r3, #3
 80062cc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80062d0:	00d0      	lsls	r0, r2, #3
 80062d2:	4602      	mov	r2, r0
 80062d4:	460b      	mov	r3, r1
 80062d6:	1911      	adds	r1, r2, r4
 80062d8:	6639      	str	r1, [r7, #96]	; 0x60
 80062da:	416b      	adcs	r3, r5
 80062dc:	667b      	str	r3, [r7, #100]	; 0x64
 80062de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	461a      	mov	r2, r3
 80062e4:	f04f 0300 	mov.w	r3, #0
 80062e8:	1891      	adds	r1, r2, r2
 80062ea:	63b9      	str	r1, [r7, #56]	; 0x38
 80062ec:	415b      	adcs	r3, r3
 80062ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80062f4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80062f8:	f7fa fcc6 	bl	8000c88 <__aeabi_uldivmod>
 80062fc:	4602      	mov	r2, r0
 80062fe:	460b      	mov	r3, r1
 8006300:	4ba5      	ldr	r3, [pc, #660]	; (8006598 <UART_SetConfig+0x38c>)
 8006302:	fba3 2302 	umull	r2, r3, r3, r2
 8006306:	095b      	lsrs	r3, r3, #5
 8006308:	011e      	lsls	r6, r3, #4
 800630a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800630c:	461c      	mov	r4, r3
 800630e:	f04f 0500 	mov.w	r5, #0
 8006312:	4622      	mov	r2, r4
 8006314:	462b      	mov	r3, r5
 8006316:	1891      	adds	r1, r2, r2
 8006318:	6339      	str	r1, [r7, #48]	; 0x30
 800631a:	415b      	adcs	r3, r3
 800631c:	637b      	str	r3, [r7, #52]	; 0x34
 800631e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006322:	1912      	adds	r2, r2, r4
 8006324:	eb45 0303 	adc.w	r3, r5, r3
 8006328:	f04f 0000 	mov.w	r0, #0
 800632c:	f04f 0100 	mov.w	r1, #0
 8006330:	00d9      	lsls	r1, r3, #3
 8006332:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006336:	00d0      	lsls	r0, r2, #3
 8006338:	4602      	mov	r2, r0
 800633a:	460b      	mov	r3, r1
 800633c:	1911      	adds	r1, r2, r4
 800633e:	65b9      	str	r1, [r7, #88]	; 0x58
 8006340:	416b      	adcs	r3, r5
 8006342:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006344:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	461a      	mov	r2, r3
 800634a:	f04f 0300 	mov.w	r3, #0
 800634e:	1891      	adds	r1, r2, r2
 8006350:	62b9      	str	r1, [r7, #40]	; 0x28
 8006352:	415b      	adcs	r3, r3
 8006354:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006356:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800635a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800635e:	f7fa fc93 	bl	8000c88 <__aeabi_uldivmod>
 8006362:	4602      	mov	r2, r0
 8006364:	460b      	mov	r3, r1
 8006366:	4b8c      	ldr	r3, [pc, #560]	; (8006598 <UART_SetConfig+0x38c>)
 8006368:	fba3 1302 	umull	r1, r3, r3, r2
 800636c:	095b      	lsrs	r3, r3, #5
 800636e:	2164      	movs	r1, #100	; 0x64
 8006370:	fb01 f303 	mul.w	r3, r1, r3
 8006374:	1ad3      	subs	r3, r2, r3
 8006376:	00db      	lsls	r3, r3, #3
 8006378:	3332      	adds	r3, #50	; 0x32
 800637a:	4a87      	ldr	r2, [pc, #540]	; (8006598 <UART_SetConfig+0x38c>)
 800637c:	fba2 2303 	umull	r2, r3, r2, r3
 8006380:	095b      	lsrs	r3, r3, #5
 8006382:	005b      	lsls	r3, r3, #1
 8006384:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006388:	441e      	add	r6, r3
 800638a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800638c:	4618      	mov	r0, r3
 800638e:	f04f 0100 	mov.w	r1, #0
 8006392:	4602      	mov	r2, r0
 8006394:	460b      	mov	r3, r1
 8006396:	1894      	adds	r4, r2, r2
 8006398:	623c      	str	r4, [r7, #32]
 800639a:	415b      	adcs	r3, r3
 800639c:	627b      	str	r3, [r7, #36]	; 0x24
 800639e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80063a2:	1812      	adds	r2, r2, r0
 80063a4:	eb41 0303 	adc.w	r3, r1, r3
 80063a8:	f04f 0400 	mov.w	r4, #0
 80063ac:	f04f 0500 	mov.w	r5, #0
 80063b0:	00dd      	lsls	r5, r3, #3
 80063b2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80063b6:	00d4      	lsls	r4, r2, #3
 80063b8:	4622      	mov	r2, r4
 80063ba:	462b      	mov	r3, r5
 80063bc:	1814      	adds	r4, r2, r0
 80063be:	653c      	str	r4, [r7, #80]	; 0x50
 80063c0:	414b      	adcs	r3, r1
 80063c2:	657b      	str	r3, [r7, #84]	; 0x54
 80063c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	461a      	mov	r2, r3
 80063ca:	f04f 0300 	mov.w	r3, #0
 80063ce:	1891      	adds	r1, r2, r2
 80063d0:	61b9      	str	r1, [r7, #24]
 80063d2:	415b      	adcs	r3, r3
 80063d4:	61fb      	str	r3, [r7, #28]
 80063d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063da:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80063de:	f7fa fc53 	bl	8000c88 <__aeabi_uldivmod>
 80063e2:	4602      	mov	r2, r0
 80063e4:	460b      	mov	r3, r1
 80063e6:	4b6c      	ldr	r3, [pc, #432]	; (8006598 <UART_SetConfig+0x38c>)
 80063e8:	fba3 1302 	umull	r1, r3, r3, r2
 80063ec:	095b      	lsrs	r3, r3, #5
 80063ee:	2164      	movs	r1, #100	; 0x64
 80063f0:	fb01 f303 	mul.w	r3, r1, r3
 80063f4:	1ad3      	subs	r3, r2, r3
 80063f6:	00db      	lsls	r3, r3, #3
 80063f8:	3332      	adds	r3, #50	; 0x32
 80063fa:	4a67      	ldr	r2, [pc, #412]	; (8006598 <UART_SetConfig+0x38c>)
 80063fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006400:	095b      	lsrs	r3, r3, #5
 8006402:	f003 0207 	and.w	r2, r3, #7
 8006406:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4432      	add	r2, r6
 800640c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800640e:	e0b9      	b.n	8006584 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006410:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006412:	461c      	mov	r4, r3
 8006414:	f04f 0500 	mov.w	r5, #0
 8006418:	4622      	mov	r2, r4
 800641a:	462b      	mov	r3, r5
 800641c:	1891      	adds	r1, r2, r2
 800641e:	6139      	str	r1, [r7, #16]
 8006420:	415b      	adcs	r3, r3
 8006422:	617b      	str	r3, [r7, #20]
 8006424:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006428:	1912      	adds	r2, r2, r4
 800642a:	eb45 0303 	adc.w	r3, r5, r3
 800642e:	f04f 0000 	mov.w	r0, #0
 8006432:	f04f 0100 	mov.w	r1, #0
 8006436:	00d9      	lsls	r1, r3, #3
 8006438:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800643c:	00d0      	lsls	r0, r2, #3
 800643e:	4602      	mov	r2, r0
 8006440:	460b      	mov	r3, r1
 8006442:	eb12 0804 	adds.w	r8, r2, r4
 8006446:	eb43 0905 	adc.w	r9, r3, r5
 800644a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	4618      	mov	r0, r3
 8006450:	f04f 0100 	mov.w	r1, #0
 8006454:	f04f 0200 	mov.w	r2, #0
 8006458:	f04f 0300 	mov.w	r3, #0
 800645c:	008b      	lsls	r3, r1, #2
 800645e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006462:	0082      	lsls	r2, r0, #2
 8006464:	4640      	mov	r0, r8
 8006466:	4649      	mov	r1, r9
 8006468:	f7fa fc0e 	bl	8000c88 <__aeabi_uldivmod>
 800646c:	4602      	mov	r2, r0
 800646e:	460b      	mov	r3, r1
 8006470:	4b49      	ldr	r3, [pc, #292]	; (8006598 <UART_SetConfig+0x38c>)
 8006472:	fba3 2302 	umull	r2, r3, r3, r2
 8006476:	095b      	lsrs	r3, r3, #5
 8006478:	011e      	lsls	r6, r3, #4
 800647a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800647c:	4618      	mov	r0, r3
 800647e:	f04f 0100 	mov.w	r1, #0
 8006482:	4602      	mov	r2, r0
 8006484:	460b      	mov	r3, r1
 8006486:	1894      	adds	r4, r2, r2
 8006488:	60bc      	str	r4, [r7, #8]
 800648a:	415b      	adcs	r3, r3
 800648c:	60fb      	str	r3, [r7, #12]
 800648e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006492:	1812      	adds	r2, r2, r0
 8006494:	eb41 0303 	adc.w	r3, r1, r3
 8006498:	f04f 0400 	mov.w	r4, #0
 800649c:	f04f 0500 	mov.w	r5, #0
 80064a0:	00dd      	lsls	r5, r3, #3
 80064a2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80064a6:	00d4      	lsls	r4, r2, #3
 80064a8:	4622      	mov	r2, r4
 80064aa:	462b      	mov	r3, r5
 80064ac:	1814      	adds	r4, r2, r0
 80064ae:	64bc      	str	r4, [r7, #72]	; 0x48
 80064b0:	414b      	adcs	r3, r1
 80064b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	4618      	mov	r0, r3
 80064ba:	f04f 0100 	mov.w	r1, #0
 80064be:	f04f 0200 	mov.w	r2, #0
 80064c2:	f04f 0300 	mov.w	r3, #0
 80064c6:	008b      	lsls	r3, r1, #2
 80064c8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80064cc:	0082      	lsls	r2, r0, #2
 80064ce:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80064d2:	f7fa fbd9 	bl	8000c88 <__aeabi_uldivmod>
 80064d6:	4602      	mov	r2, r0
 80064d8:	460b      	mov	r3, r1
 80064da:	4b2f      	ldr	r3, [pc, #188]	; (8006598 <UART_SetConfig+0x38c>)
 80064dc:	fba3 1302 	umull	r1, r3, r3, r2
 80064e0:	095b      	lsrs	r3, r3, #5
 80064e2:	2164      	movs	r1, #100	; 0x64
 80064e4:	fb01 f303 	mul.w	r3, r1, r3
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	011b      	lsls	r3, r3, #4
 80064ec:	3332      	adds	r3, #50	; 0x32
 80064ee:	4a2a      	ldr	r2, [pc, #168]	; (8006598 <UART_SetConfig+0x38c>)
 80064f0:	fba2 2303 	umull	r2, r3, r2, r3
 80064f4:	095b      	lsrs	r3, r3, #5
 80064f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064fa:	441e      	add	r6, r3
 80064fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80064fe:	4618      	mov	r0, r3
 8006500:	f04f 0100 	mov.w	r1, #0
 8006504:	4602      	mov	r2, r0
 8006506:	460b      	mov	r3, r1
 8006508:	1894      	adds	r4, r2, r2
 800650a:	603c      	str	r4, [r7, #0]
 800650c:	415b      	adcs	r3, r3
 800650e:	607b      	str	r3, [r7, #4]
 8006510:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006514:	1812      	adds	r2, r2, r0
 8006516:	eb41 0303 	adc.w	r3, r1, r3
 800651a:	f04f 0400 	mov.w	r4, #0
 800651e:	f04f 0500 	mov.w	r5, #0
 8006522:	00dd      	lsls	r5, r3, #3
 8006524:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006528:	00d4      	lsls	r4, r2, #3
 800652a:	4622      	mov	r2, r4
 800652c:	462b      	mov	r3, r5
 800652e:	eb12 0a00 	adds.w	sl, r2, r0
 8006532:	eb43 0b01 	adc.w	fp, r3, r1
 8006536:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	4618      	mov	r0, r3
 800653c:	f04f 0100 	mov.w	r1, #0
 8006540:	f04f 0200 	mov.w	r2, #0
 8006544:	f04f 0300 	mov.w	r3, #0
 8006548:	008b      	lsls	r3, r1, #2
 800654a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800654e:	0082      	lsls	r2, r0, #2
 8006550:	4650      	mov	r0, sl
 8006552:	4659      	mov	r1, fp
 8006554:	f7fa fb98 	bl	8000c88 <__aeabi_uldivmod>
 8006558:	4602      	mov	r2, r0
 800655a:	460b      	mov	r3, r1
 800655c:	4b0e      	ldr	r3, [pc, #56]	; (8006598 <UART_SetConfig+0x38c>)
 800655e:	fba3 1302 	umull	r1, r3, r3, r2
 8006562:	095b      	lsrs	r3, r3, #5
 8006564:	2164      	movs	r1, #100	; 0x64
 8006566:	fb01 f303 	mul.w	r3, r1, r3
 800656a:	1ad3      	subs	r3, r2, r3
 800656c:	011b      	lsls	r3, r3, #4
 800656e:	3332      	adds	r3, #50	; 0x32
 8006570:	4a09      	ldr	r2, [pc, #36]	; (8006598 <UART_SetConfig+0x38c>)
 8006572:	fba2 2303 	umull	r2, r3, r2, r3
 8006576:	095b      	lsrs	r3, r3, #5
 8006578:	f003 020f 	and.w	r2, r3, #15
 800657c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4432      	add	r2, r6
 8006582:	609a      	str	r2, [r3, #8]
}
 8006584:	bf00      	nop
 8006586:	377c      	adds	r7, #124	; 0x7c
 8006588:	46bd      	mov	sp, r7
 800658a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800658e:	bf00      	nop
 8006590:	40011000 	.word	0x40011000
 8006594:	40011400 	.word	0x40011400
 8006598:	51eb851f 	.word	0x51eb851f

0800659c <__errno>:
 800659c:	4b01      	ldr	r3, [pc, #4]	; (80065a4 <__errno+0x8>)
 800659e:	6818      	ldr	r0, [r3, #0]
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop
 80065a4:	20000010 	.word	0x20000010

080065a8 <__libc_init_array>:
 80065a8:	b570      	push	{r4, r5, r6, lr}
 80065aa:	4d0d      	ldr	r5, [pc, #52]	; (80065e0 <__libc_init_array+0x38>)
 80065ac:	4c0d      	ldr	r4, [pc, #52]	; (80065e4 <__libc_init_array+0x3c>)
 80065ae:	1b64      	subs	r4, r4, r5
 80065b0:	10a4      	asrs	r4, r4, #2
 80065b2:	2600      	movs	r6, #0
 80065b4:	42a6      	cmp	r6, r4
 80065b6:	d109      	bne.n	80065cc <__libc_init_array+0x24>
 80065b8:	4d0b      	ldr	r5, [pc, #44]	; (80065e8 <__libc_init_array+0x40>)
 80065ba:	4c0c      	ldr	r4, [pc, #48]	; (80065ec <__libc_init_array+0x44>)
 80065bc:	f004 fc48 	bl	800ae50 <_init>
 80065c0:	1b64      	subs	r4, r4, r5
 80065c2:	10a4      	asrs	r4, r4, #2
 80065c4:	2600      	movs	r6, #0
 80065c6:	42a6      	cmp	r6, r4
 80065c8:	d105      	bne.n	80065d6 <__libc_init_array+0x2e>
 80065ca:	bd70      	pop	{r4, r5, r6, pc}
 80065cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80065d0:	4798      	blx	r3
 80065d2:	3601      	adds	r6, #1
 80065d4:	e7ee      	b.n	80065b4 <__libc_init_array+0xc>
 80065d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80065da:	4798      	blx	r3
 80065dc:	3601      	adds	r6, #1
 80065de:	e7f2      	b.n	80065c6 <__libc_init_array+0x1e>
 80065e0:	0800e884 	.word	0x0800e884
 80065e4:	0800e884 	.word	0x0800e884
 80065e8:	0800e884 	.word	0x0800e884
 80065ec:	0800e888 	.word	0x0800e888

080065f0 <memcpy>:
 80065f0:	440a      	add	r2, r1
 80065f2:	4291      	cmp	r1, r2
 80065f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80065f8:	d100      	bne.n	80065fc <memcpy+0xc>
 80065fa:	4770      	bx	lr
 80065fc:	b510      	push	{r4, lr}
 80065fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006602:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006606:	4291      	cmp	r1, r2
 8006608:	d1f9      	bne.n	80065fe <memcpy+0xe>
 800660a:	bd10      	pop	{r4, pc}

0800660c <memset>:
 800660c:	4402      	add	r2, r0
 800660e:	4603      	mov	r3, r0
 8006610:	4293      	cmp	r3, r2
 8006612:	d100      	bne.n	8006616 <memset+0xa>
 8006614:	4770      	bx	lr
 8006616:	f803 1b01 	strb.w	r1, [r3], #1
 800661a:	e7f9      	b.n	8006610 <memset+0x4>

0800661c <__cvt>:
 800661c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006620:	ec55 4b10 	vmov	r4, r5, d0
 8006624:	2d00      	cmp	r5, #0
 8006626:	460e      	mov	r6, r1
 8006628:	4619      	mov	r1, r3
 800662a:	462b      	mov	r3, r5
 800662c:	bfbb      	ittet	lt
 800662e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006632:	461d      	movlt	r5, r3
 8006634:	2300      	movge	r3, #0
 8006636:	232d      	movlt	r3, #45	; 0x2d
 8006638:	700b      	strb	r3, [r1, #0]
 800663a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800663c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006640:	4691      	mov	r9, r2
 8006642:	f023 0820 	bic.w	r8, r3, #32
 8006646:	bfbc      	itt	lt
 8006648:	4622      	movlt	r2, r4
 800664a:	4614      	movlt	r4, r2
 800664c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006650:	d005      	beq.n	800665e <__cvt+0x42>
 8006652:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006656:	d100      	bne.n	800665a <__cvt+0x3e>
 8006658:	3601      	adds	r6, #1
 800665a:	2102      	movs	r1, #2
 800665c:	e000      	b.n	8006660 <__cvt+0x44>
 800665e:	2103      	movs	r1, #3
 8006660:	ab03      	add	r3, sp, #12
 8006662:	9301      	str	r3, [sp, #4]
 8006664:	ab02      	add	r3, sp, #8
 8006666:	9300      	str	r3, [sp, #0]
 8006668:	ec45 4b10 	vmov	d0, r4, r5
 800666c:	4653      	mov	r3, sl
 800666e:	4632      	mov	r2, r6
 8006670:	f001 fdb6 	bl	80081e0 <_dtoa_r>
 8006674:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006678:	4607      	mov	r7, r0
 800667a:	d102      	bne.n	8006682 <__cvt+0x66>
 800667c:	f019 0f01 	tst.w	r9, #1
 8006680:	d022      	beq.n	80066c8 <__cvt+0xac>
 8006682:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006686:	eb07 0906 	add.w	r9, r7, r6
 800668a:	d110      	bne.n	80066ae <__cvt+0x92>
 800668c:	783b      	ldrb	r3, [r7, #0]
 800668e:	2b30      	cmp	r3, #48	; 0x30
 8006690:	d10a      	bne.n	80066a8 <__cvt+0x8c>
 8006692:	2200      	movs	r2, #0
 8006694:	2300      	movs	r3, #0
 8006696:	4620      	mov	r0, r4
 8006698:	4629      	mov	r1, r5
 800669a:	f7fa fa15 	bl	8000ac8 <__aeabi_dcmpeq>
 800669e:	b918      	cbnz	r0, 80066a8 <__cvt+0x8c>
 80066a0:	f1c6 0601 	rsb	r6, r6, #1
 80066a4:	f8ca 6000 	str.w	r6, [sl]
 80066a8:	f8da 3000 	ldr.w	r3, [sl]
 80066ac:	4499      	add	r9, r3
 80066ae:	2200      	movs	r2, #0
 80066b0:	2300      	movs	r3, #0
 80066b2:	4620      	mov	r0, r4
 80066b4:	4629      	mov	r1, r5
 80066b6:	f7fa fa07 	bl	8000ac8 <__aeabi_dcmpeq>
 80066ba:	b108      	cbz	r0, 80066c0 <__cvt+0xa4>
 80066bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80066c0:	2230      	movs	r2, #48	; 0x30
 80066c2:	9b03      	ldr	r3, [sp, #12]
 80066c4:	454b      	cmp	r3, r9
 80066c6:	d307      	bcc.n	80066d8 <__cvt+0xbc>
 80066c8:	9b03      	ldr	r3, [sp, #12]
 80066ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066cc:	1bdb      	subs	r3, r3, r7
 80066ce:	4638      	mov	r0, r7
 80066d0:	6013      	str	r3, [r2, #0]
 80066d2:	b004      	add	sp, #16
 80066d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066d8:	1c59      	adds	r1, r3, #1
 80066da:	9103      	str	r1, [sp, #12]
 80066dc:	701a      	strb	r2, [r3, #0]
 80066de:	e7f0      	b.n	80066c2 <__cvt+0xa6>

080066e0 <__exponent>:
 80066e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066e2:	4603      	mov	r3, r0
 80066e4:	2900      	cmp	r1, #0
 80066e6:	bfb8      	it	lt
 80066e8:	4249      	neglt	r1, r1
 80066ea:	f803 2b02 	strb.w	r2, [r3], #2
 80066ee:	bfb4      	ite	lt
 80066f0:	222d      	movlt	r2, #45	; 0x2d
 80066f2:	222b      	movge	r2, #43	; 0x2b
 80066f4:	2909      	cmp	r1, #9
 80066f6:	7042      	strb	r2, [r0, #1]
 80066f8:	dd2a      	ble.n	8006750 <__exponent+0x70>
 80066fa:	f10d 0407 	add.w	r4, sp, #7
 80066fe:	46a4      	mov	ip, r4
 8006700:	270a      	movs	r7, #10
 8006702:	46a6      	mov	lr, r4
 8006704:	460a      	mov	r2, r1
 8006706:	fb91 f6f7 	sdiv	r6, r1, r7
 800670a:	fb07 1516 	mls	r5, r7, r6, r1
 800670e:	3530      	adds	r5, #48	; 0x30
 8006710:	2a63      	cmp	r2, #99	; 0x63
 8006712:	f104 34ff 	add.w	r4, r4, #4294967295
 8006716:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800671a:	4631      	mov	r1, r6
 800671c:	dcf1      	bgt.n	8006702 <__exponent+0x22>
 800671e:	3130      	adds	r1, #48	; 0x30
 8006720:	f1ae 0502 	sub.w	r5, lr, #2
 8006724:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006728:	1c44      	adds	r4, r0, #1
 800672a:	4629      	mov	r1, r5
 800672c:	4561      	cmp	r1, ip
 800672e:	d30a      	bcc.n	8006746 <__exponent+0x66>
 8006730:	f10d 0209 	add.w	r2, sp, #9
 8006734:	eba2 020e 	sub.w	r2, r2, lr
 8006738:	4565      	cmp	r5, ip
 800673a:	bf88      	it	hi
 800673c:	2200      	movhi	r2, #0
 800673e:	4413      	add	r3, r2
 8006740:	1a18      	subs	r0, r3, r0
 8006742:	b003      	add	sp, #12
 8006744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006746:	f811 2b01 	ldrb.w	r2, [r1], #1
 800674a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800674e:	e7ed      	b.n	800672c <__exponent+0x4c>
 8006750:	2330      	movs	r3, #48	; 0x30
 8006752:	3130      	adds	r1, #48	; 0x30
 8006754:	7083      	strb	r3, [r0, #2]
 8006756:	70c1      	strb	r1, [r0, #3]
 8006758:	1d03      	adds	r3, r0, #4
 800675a:	e7f1      	b.n	8006740 <__exponent+0x60>

0800675c <_printf_float>:
 800675c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006760:	ed2d 8b02 	vpush	{d8}
 8006764:	b08d      	sub	sp, #52	; 0x34
 8006766:	460c      	mov	r4, r1
 8006768:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800676c:	4616      	mov	r6, r2
 800676e:	461f      	mov	r7, r3
 8006770:	4605      	mov	r5, r0
 8006772:	f002 fe91 	bl	8009498 <_localeconv_r>
 8006776:	f8d0 a000 	ldr.w	sl, [r0]
 800677a:	4650      	mov	r0, sl
 800677c:	f7f9 fd28 	bl	80001d0 <strlen>
 8006780:	2300      	movs	r3, #0
 8006782:	930a      	str	r3, [sp, #40]	; 0x28
 8006784:	6823      	ldr	r3, [r4, #0]
 8006786:	9305      	str	r3, [sp, #20]
 8006788:	f8d8 3000 	ldr.w	r3, [r8]
 800678c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006790:	3307      	adds	r3, #7
 8006792:	f023 0307 	bic.w	r3, r3, #7
 8006796:	f103 0208 	add.w	r2, r3, #8
 800679a:	f8c8 2000 	str.w	r2, [r8]
 800679e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80067a6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80067aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80067ae:	9307      	str	r3, [sp, #28]
 80067b0:	f8cd 8018 	str.w	r8, [sp, #24]
 80067b4:	ee08 0a10 	vmov	s16, r0
 80067b8:	4b9f      	ldr	r3, [pc, #636]	; (8006a38 <_printf_float+0x2dc>)
 80067ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067be:	f04f 32ff 	mov.w	r2, #4294967295
 80067c2:	f7fa f9b3 	bl	8000b2c <__aeabi_dcmpun>
 80067c6:	bb88      	cbnz	r0, 800682c <_printf_float+0xd0>
 80067c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067cc:	4b9a      	ldr	r3, [pc, #616]	; (8006a38 <_printf_float+0x2dc>)
 80067ce:	f04f 32ff 	mov.w	r2, #4294967295
 80067d2:	f7fa f98d 	bl	8000af0 <__aeabi_dcmple>
 80067d6:	bb48      	cbnz	r0, 800682c <_printf_float+0xd0>
 80067d8:	2200      	movs	r2, #0
 80067da:	2300      	movs	r3, #0
 80067dc:	4640      	mov	r0, r8
 80067de:	4649      	mov	r1, r9
 80067e0:	f7fa f97c 	bl	8000adc <__aeabi_dcmplt>
 80067e4:	b110      	cbz	r0, 80067ec <_printf_float+0x90>
 80067e6:	232d      	movs	r3, #45	; 0x2d
 80067e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067ec:	4b93      	ldr	r3, [pc, #588]	; (8006a3c <_printf_float+0x2e0>)
 80067ee:	4894      	ldr	r0, [pc, #592]	; (8006a40 <_printf_float+0x2e4>)
 80067f0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80067f4:	bf94      	ite	ls
 80067f6:	4698      	movls	r8, r3
 80067f8:	4680      	movhi	r8, r0
 80067fa:	2303      	movs	r3, #3
 80067fc:	6123      	str	r3, [r4, #16]
 80067fe:	9b05      	ldr	r3, [sp, #20]
 8006800:	f023 0204 	bic.w	r2, r3, #4
 8006804:	6022      	str	r2, [r4, #0]
 8006806:	f04f 0900 	mov.w	r9, #0
 800680a:	9700      	str	r7, [sp, #0]
 800680c:	4633      	mov	r3, r6
 800680e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006810:	4621      	mov	r1, r4
 8006812:	4628      	mov	r0, r5
 8006814:	f000 f9d8 	bl	8006bc8 <_printf_common>
 8006818:	3001      	adds	r0, #1
 800681a:	f040 8090 	bne.w	800693e <_printf_float+0x1e2>
 800681e:	f04f 30ff 	mov.w	r0, #4294967295
 8006822:	b00d      	add	sp, #52	; 0x34
 8006824:	ecbd 8b02 	vpop	{d8}
 8006828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800682c:	4642      	mov	r2, r8
 800682e:	464b      	mov	r3, r9
 8006830:	4640      	mov	r0, r8
 8006832:	4649      	mov	r1, r9
 8006834:	f7fa f97a 	bl	8000b2c <__aeabi_dcmpun>
 8006838:	b140      	cbz	r0, 800684c <_printf_float+0xf0>
 800683a:	464b      	mov	r3, r9
 800683c:	2b00      	cmp	r3, #0
 800683e:	bfbc      	itt	lt
 8006840:	232d      	movlt	r3, #45	; 0x2d
 8006842:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006846:	487f      	ldr	r0, [pc, #508]	; (8006a44 <_printf_float+0x2e8>)
 8006848:	4b7f      	ldr	r3, [pc, #508]	; (8006a48 <_printf_float+0x2ec>)
 800684a:	e7d1      	b.n	80067f0 <_printf_float+0x94>
 800684c:	6863      	ldr	r3, [r4, #4]
 800684e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006852:	9206      	str	r2, [sp, #24]
 8006854:	1c5a      	adds	r2, r3, #1
 8006856:	d13f      	bne.n	80068d8 <_printf_float+0x17c>
 8006858:	2306      	movs	r3, #6
 800685a:	6063      	str	r3, [r4, #4]
 800685c:	9b05      	ldr	r3, [sp, #20]
 800685e:	6861      	ldr	r1, [r4, #4]
 8006860:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006864:	2300      	movs	r3, #0
 8006866:	9303      	str	r3, [sp, #12]
 8006868:	ab0a      	add	r3, sp, #40	; 0x28
 800686a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800686e:	ab09      	add	r3, sp, #36	; 0x24
 8006870:	ec49 8b10 	vmov	d0, r8, r9
 8006874:	9300      	str	r3, [sp, #0]
 8006876:	6022      	str	r2, [r4, #0]
 8006878:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800687c:	4628      	mov	r0, r5
 800687e:	f7ff fecd 	bl	800661c <__cvt>
 8006882:	9b06      	ldr	r3, [sp, #24]
 8006884:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006886:	2b47      	cmp	r3, #71	; 0x47
 8006888:	4680      	mov	r8, r0
 800688a:	d108      	bne.n	800689e <_printf_float+0x142>
 800688c:	1cc8      	adds	r0, r1, #3
 800688e:	db02      	blt.n	8006896 <_printf_float+0x13a>
 8006890:	6863      	ldr	r3, [r4, #4]
 8006892:	4299      	cmp	r1, r3
 8006894:	dd41      	ble.n	800691a <_printf_float+0x1be>
 8006896:	f1ab 0b02 	sub.w	fp, fp, #2
 800689a:	fa5f fb8b 	uxtb.w	fp, fp
 800689e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80068a2:	d820      	bhi.n	80068e6 <_printf_float+0x18a>
 80068a4:	3901      	subs	r1, #1
 80068a6:	465a      	mov	r2, fp
 80068a8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80068ac:	9109      	str	r1, [sp, #36]	; 0x24
 80068ae:	f7ff ff17 	bl	80066e0 <__exponent>
 80068b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068b4:	1813      	adds	r3, r2, r0
 80068b6:	2a01      	cmp	r2, #1
 80068b8:	4681      	mov	r9, r0
 80068ba:	6123      	str	r3, [r4, #16]
 80068bc:	dc02      	bgt.n	80068c4 <_printf_float+0x168>
 80068be:	6822      	ldr	r2, [r4, #0]
 80068c0:	07d2      	lsls	r2, r2, #31
 80068c2:	d501      	bpl.n	80068c8 <_printf_float+0x16c>
 80068c4:	3301      	adds	r3, #1
 80068c6:	6123      	str	r3, [r4, #16]
 80068c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d09c      	beq.n	800680a <_printf_float+0xae>
 80068d0:	232d      	movs	r3, #45	; 0x2d
 80068d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068d6:	e798      	b.n	800680a <_printf_float+0xae>
 80068d8:	9a06      	ldr	r2, [sp, #24]
 80068da:	2a47      	cmp	r2, #71	; 0x47
 80068dc:	d1be      	bne.n	800685c <_printf_float+0x100>
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1bc      	bne.n	800685c <_printf_float+0x100>
 80068e2:	2301      	movs	r3, #1
 80068e4:	e7b9      	b.n	800685a <_printf_float+0xfe>
 80068e6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80068ea:	d118      	bne.n	800691e <_printf_float+0x1c2>
 80068ec:	2900      	cmp	r1, #0
 80068ee:	6863      	ldr	r3, [r4, #4]
 80068f0:	dd0b      	ble.n	800690a <_printf_float+0x1ae>
 80068f2:	6121      	str	r1, [r4, #16]
 80068f4:	b913      	cbnz	r3, 80068fc <_printf_float+0x1a0>
 80068f6:	6822      	ldr	r2, [r4, #0]
 80068f8:	07d0      	lsls	r0, r2, #31
 80068fa:	d502      	bpl.n	8006902 <_printf_float+0x1a6>
 80068fc:	3301      	adds	r3, #1
 80068fe:	440b      	add	r3, r1
 8006900:	6123      	str	r3, [r4, #16]
 8006902:	65a1      	str	r1, [r4, #88]	; 0x58
 8006904:	f04f 0900 	mov.w	r9, #0
 8006908:	e7de      	b.n	80068c8 <_printf_float+0x16c>
 800690a:	b913      	cbnz	r3, 8006912 <_printf_float+0x1b6>
 800690c:	6822      	ldr	r2, [r4, #0]
 800690e:	07d2      	lsls	r2, r2, #31
 8006910:	d501      	bpl.n	8006916 <_printf_float+0x1ba>
 8006912:	3302      	adds	r3, #2
 8006914:	e7f4      	b.n	8006900 <_printf_float+0x1a4>
 8006916:	2301      	movs	r3, #1
 8006918:	e7f2      	b.n	8006900 <_printf_float+0x1a4>
 800691a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800691e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006920:	4299      	cmp	r1, r3
 8006922:	db05      	blt.n	8006930 <_printf_float+0x1d4>
 8006924:	6823      	ldr	r3, [r4, #0]
 8006926:	6121      	str	r1, [r4, #16]
 8006928:	07d8      	lsls	r0, r3, #31
 800692a:	d5ea      	bpl.n	8006902 <_printf_float+0x1a6>
 800692c:	1c4b      	adds	r3, r1, #1
 800692e:	e7e7      	b.n	8006900 <_printf_float+0x1a4>
 8006930:	2900      	cmp	r1, #0
 8006932:	bfd4      	ite	le
 8006934:	f1c1 0202 	rsble	r2, r1, #2
 8006938:	2201      	movgt	r2, #1
 800693a:	4413      	add	r3, r2
 800693c:	e7e0      	b.n	8006900 <_printf_float+0x1a4>
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	055a      	lsls	r2, r3, #21
 8006942:	d407      	bmi.n	8006954 <_printf_float+0x1f8>
 8006944:	6923      	ldr	r3, [r4, #16]
 8006946:	4642      	mov	r2, r8
 8006948:	4631      	mov	r1, r6
 800694a:	4628      	mov	r0, r5
 800694c:	47b8      	blx	r7
 800694e:	3001      	adds	r0, #1
 8006950:	d12c      	bne.n	80069ac <_printf_float+0x250>
 8006952:	e764      	b.n	800681e <_printf_float+0xc2>
 8006954:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006958:	f240 80e0 	bls.w	8006b1c <_printf_float+0x3c0>
 800695c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006960:	2200      	movs	r2, #0
 8006962:	2300      	movs	r3, #0
 8006964:	f7fa f8b0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006968:	2800      	cmp	r0, #0
 800696a:	d034      	beq.n	80069d6 <_printf_float+0x27a>
 800696c:	4a37      	ldr	r2, [pc, #220]	; (8006a4c <_printf_float+0x2f0>)
 800696e:	2301      	movs	r3, #1
 8006970:	4631      	mov	r1, r6
 8006972:	4628      	mov	r0, r5
 8006974:	47b8      	blx	r7
 8006976:	3001      	adds	r0, #1
 8006978:	f43f af51 	beq.w	800681e <_printf_float+0xc2>
 800697c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006980:	429a      	cmp	r2, r3
 8006982:	db02      	blt.n	800698a <_printf_float+0x22e>
 8006984:	6823      	ldr	r3, [r4, #0]
 8006986:	07d8      	lsls	r0, r3, #31
 8006988:	d510      	bpl.n	80069ac <_printf_float+0x250>
 800698a:	ee18 3a10 	vmov	r3, s16
 800698e:	4652      	mov	r2, sl
 8006990:	4631      	mov	r1, r6
 8006992:	4628      	mov	r0, r5
 8006994:	47b8      	blx	r7
 8006996:	3001      	adds	r0, #1
 8006998:	f43f af41 	beq.w	800681e <_printf_float+0xc2>
 800699c:	f04f 0800 	mov.w	r8, #0
 80069a0:	f104 091a 	add.w	r9, r4, #26
 80069a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069a6:	3b01      	subs	r3, #1
 80069a8:	4543      	cmp	r3, r8
 80069aa:	dc09      	bgt.n	80069c0 <_printf_float+0x264>
 80069ac:	6823      	ldr	r3, [r4, #0]
 80069ae:	079b      	lsls	r3, r3, #30
 80069b0:	f100 8105 	bmi.w	8006bbe <_printf_float+0x462>
 80069b4:	68e0      	ldr	r0, [r4, #12]
 80069b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069b8:	4298      	cmp	r0, r3
 80069ba:	bfb8      	it	lt
 80069bc:	4618      	movlt	r0, r3
 80069be:	e730      	b.n	8006822 <_printf_float+0xc6>
 80069c0:	2301      	movs	r3, #1
 80069c2:	464a      	mov	r2, r9
 80069c4:	4631      	mov	r1, r6
 80069c6:	4628      	mov	r0, r5
 80069c8:	47b8      	blx	r7
 80069ca:	3001      	adds	r0, #1
 80069cc:	f43f af27 	beq.w	800681e <_printf_float+0xc2>
 80069d0:	f108 0801 	add.w	r8, r8, #1
 80069d4:	e7e6      	b.n	80069a4 <_printf_float+0x248>
 80069d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069d8:	2b00      	cmp	r3, #0
 80069da:	dc39      	bgt.n	8006a50 <_printf_float+0x2f4>
 80069dc:	4a1b      	ldr	r2, [pc, #108]	; (8006a4c <_printf_float+0x2f0>)
 80069de:	2301      	movs	r3, #1
 80069e0:	4631      	mov	r1, r6
 80069e2:	4628      	mov	r0, r5
 80069e4:	47b8      	blx	r7
 80069e6:	3001      	adds	r0, #1
 80069e8:	f43f af19 	beq.w	800681e <_printf_float+0xc2>
 80069ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069f0:	4313      	orrs	r3, r2
 80069f2:	d102      	bne.n	80069fa <_printf_float+0x29e>
 80069f4:	6823      	ldr	r3, [r4, #0]
 80069f6:	07d9      	lsls	r1, r3, #31
 80069f8:	d5d8      	bpl.n	80069ac <_printf_float+0x250>
 80069fa:	ee18 3a10 	vmov	r3, s16
 80069fe:	4652      	mov	r2, sl
 8006a00:	4631      	mov	r1, r6
 8006a02:	4628      	mov	r0, r5
 8006a04:	47b8      	blx	r7
 8006a06:	3001      	adds	r0, #1
 8006a08:	f43f af09 	beq.w	800681e <_printf_float+0xc2>
 8006a0c:	f04f 0900 	mov.w	r9, #0
 8006a10:	f104 0a1a 	add.w	sl, r4, #26
 8006a14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a16:	425b      	negs	r3, r3
 8006a18:	454b      	cmp	r3, r9
 8006a1a:	dc01      	bgt.n	8006a20 <_printf_float+0x2c4>
 8006a1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a1e:	e792      	b.n	8006946 <_printf_float+0x1ea>
 8006a20:	2301      	movs	r3, #1
 8006a22:	4652      	mov	r2, sl
 8006a24:	4631      	mov	r1, r6
 8006a26:	4628      	mov	r0, r5
 8006a28:	47b8      	blx	r7
 8006a2a:	3001      	adds	r0, #1
 8006a2c:	f43f aef7 	beq.w	800681e <_printf_float+0xc2>
 8006a30:	f109 0901 	add.w	r9, r9, #1
 8006a34:	e7ee      	b.n	8006a14 <_printf_float+0x2b8>
 8006a36:	bf00      	nop
 8006a38:	7fefffff 	.word	0x7fefffff
 8006a3c:	0800e3cc 	.word	0x0800e3cc
 8006a40:	0800e3d0 	.word	0x0800e3d0
 8006a44:	0800e3d8 	.word	0x0800e3d8
 8006a48:	0800e3d4 	.word	0x0800e3d4
 8006a4c:	0800e3dc 	.word	0x0800e3dc
 8006a50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a52:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a54:	429a      	cmp	r2, r3
 8006a56:	bfa8      	it	ge
 8006a58:	461a      	movge	r2, r3
 8006a5a:	2a00      	cmp	r2, #0
 8006a5c:	4691      	mov	r9, r2
 8006a5e:	dc37      	bgt.n	8006ad0 <_printf_float+0x374>
 8006a60:	f04f 0b00 	mov.w	fp, #0
 8006a64:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a68:	f104 021a 	add.w	r2, r4, #26
 8006a6c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a6e:	9305      	str	r3, [sp, #20]
 8006a70:	eba3 0309 	sub.w	r3, r3, r9
 8006a74:	455b      	cmp	r3, fp
 8006a76:	dc33      	bgt.n	8006ae0 <_printf_float+0x384>
 8006a78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	db3b      	blt.n	8006af8 <_printf_float+0x39c>
 8006a80:	6823      	ldr	r3, [r4, #0]
 8006a82:	07da      	lsls	r2, r3, #31
 8006a84:	d438      	bmi.n	8006af8 <_printf_float+0x39c>
 8006a86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a88:	9b05      	ldr	r3, [sp, #20]
 8006a8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a8c:	1ad3      	subs	r3, r2, r3
 8006a8e:	eba2 0901 	sub.w	r9, r2, r1
 8006a92:	4599      	cmp	r9, r3
 8006a94:	bfa8      	it	ge
 8006a96:	4699      	movge	r9, r3
 8006a98:	f1b9 0f00 	cmp.w	r9, #0
 8006a9c:	dc35      	bgt.n	8006b0a <_printf_float+0x3ae>
 8006a9e:	f04f 0800 	mov.w	r8, #0
 8006aa2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006aa6:	f104 0a1a 	add.w	sl, r4, #26
 8006aaa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006aae:	1a9b      	subs	r3, r3, r2
 8006ab0:	eba3 0309 	sub.w	r3, r3, r9
 8006ab4:	4543      	cmp	r3, r8
 8006ab6:	f77f af79 	ble.w	80069ac <_printf_float+0x250>
 8006aba:	2301      	movs	r3, #1
 8006abc:	4652      	mov	r2, sl
 8006abe:	4631      	mov	r1, r6
 8006ac0:	4628      	mov	r0, r5
 8006ac2:	47b8      	blx	r7
 8006ac4:	3001      	adds	r0, #1
 8006ac6:	f43f aeaa 	beq.w	800681e <_printf_float+0xc2>
 8006aca:	f108 0801 	add.w	r8, r8, #1
 8006ace:	e7ec      	b.n	8006aaa <_printf_float+0x34e>
 8006ad0:	4613      	mov	r3, r2
 8006ad2:	4631      	mov	r1, r6
 8006ad4:	4642      	mov	r2, r8
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	47b8      	blx	r7
 8006ada:	3001      	adds	r0, #1
 8006adc:	d1c0      	bne.n	8006a60 <_printf_float+0x304>
 8006ade:	e69e      	b.n	800681e <_printf_float+0xc2>
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	4631      	mov	r1, r6
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	9205      	str	r2, [sp, #20]
 8006ae8:	47b8      	blx	r7
 8006aea:	3001      	adds	r0, #1
 8006aec:	f43f ae97 	beq.w	800681e <_printf_float+0xc2>
 8006af0:	9a05      	ldr	r2, [sp, #20]
 8006af2:	f10b 0b01 	add.w	fp, fp, #1
 8006af6:	e7b9      	b.n	8006a6c <_printf_float+0x310>
 8006af8:	ee18 3a10 	vmov	r3, s16
 8006afc:	4652      	mov	r2, sl
 8006afe:	4631      	mov	r1, r6
 8006b00:	4628      	mov	r0, r5
 8006b02:	47b8      	blx	r7
 8006b04:	3001      	adds	r0, #1
 8006b06:	d1be      	bne.n	8006a86 <_printf_float+0x32a>
 8006b08:	e689      	b.n	800681e <_printf_float+0xc2>
 8006b0a:	9a05      	ldr	r2, [sp, #20]
 8006b0c:	464b      	mov	r3, r9
 8006b0e:	4442      	add	r2, r8
 8006b10:	4631      	mov	r1, r6
 8006b12:	4628      	mov	r0, r5
 8006b14:	47b8      	blx	r7
 8006b16:	3001      	adds	r0, #1
 8006b18:	d1c1      	bne.n	8006a9e <_printf_float+0x342>
 8006b1a:	e680      	b.n	800681e <_printf_float+0xc2>
 8006b1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b1e:	2a01      	cmp	r2, #1
 8006b20:	dc01      	bgt.n	8006b26 <_printf_float+0x3ca>
 8006b22:	07db      	lsls	r3, r3, #31
 8006b24:	d538      	bpl.n	8006b98 <_printf_float+0x43c>
 8006b26:	2301      	movs	r3, #1
 8006b28:	4642      	mov	r2, r8
 8006b2a:	4631      	mov	r1, r6
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	47b8      	blx	r7
 8006b30:	3001      	adds	r0, #1
 8006b32:	f43f ae74 	beq.w	800681e <_printf_float+0xc2>
 8006b36:	ee18 3a10 	vmov	r3, s16
 8006b3a:	4652      	mov	r2, sl
 8006b3c:	4631      	mov	r1, r6
 8006b3e:	4628      	mov	r0, r5
 8006b40:	47b8      	blx	r7
 8006b42:	3001      	adds	r0, #1
 8006b44:	f43f ae6b 	beq.w	800681e <_printf_float+0xc2>
 8006b48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	2300      	movs	r3, #0
 8006b50:	f7f9 ffba 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b54:	b9d8      	cbnz	r0, 8006b8e <_printf_float+0x432>
 8006b56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b58:	f108 0201 	add.w	r2, r8, #1
 8006b5c:	3b01      	subs	r3, #1
 8006b5e:	4631      	mov	r1, r6
 8006b60:	4628      	mov	r0, r5
 8006b62:	47b8      	blx	r7
 8006b64:	3001      	adds	r0, #1
 8006b66:	d10e      	bne.n	8006b86 <_printf_float+0x42a>
 8006b68:	e659      	b.n	800681e <_printf_float+0xc2>
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	4652      	mov	r2, sl
 8006b6e:	4631      	mov	r1, r6
 8006b70:	4628      	mov	r0, r5
 8006b72:	47b8      	blx	r7
 8006b74:	3001      	adds	r0, #1
 8006b76:	f43f ae52 	beq.w	800681e <_printf_float+0xc2>
 8006b7a:	f108 0801 	add.w	r8, r8, #1
 8006b7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b80:	3b01      	subs	r3, #1
 8006b82:	4543      	cmp	r3, r8
 8006b84:	dcf1      	bgt.n	8006b6a <_printf_float+0x40e>
 8006b86:	464b      	mov	r3, r9
 8006b88:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006b8c:	e6dc      	b.n	8006948 <_printf_float+0x1ec>
 8006b8e:	f04f 0800 	mov.w	r8, #0
 8006b92:	f104 0a1a 	add.w	sl, r4, #26
 8006b96:	e7f2      	b.n	8006b7e <_printf_float+0x422>
 8006b98:	2301      	movs	r3, #1
 8006b9a:	4642      	mov	r2, r8
 8006b9c:	e7df      	b.n	8006b5e <_printf_float+0x402>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	464a      	mov	r2, r9
 8006ba2:	4631      	mov	r1, r6
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	47b8      	blx	r7
 8006ba8:	3001      	adds	r0, #1
 8006baa:	f43f ae38 	beq.w	800681e <_printf_float+0xc2>
 8006bae:	f108 0801 	add.w	r8, r8, #1
 8006bb2:	68e3      	ldr	r3, [r4, #12]
 8006bb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006bb6:	1a5b      	subs	r3, r3, r1
 8006bb8:	4543      	cmp	r3, r8
 8006bba:	dcf0      	bgt.n	8006b9e <_printf_float+0x442>
 8006bbc:	e6fa      	b.n	80069b4 <_printf_float+0x258>
 8006bbe:	f04f 0800 	mov.w	r8, #0
 8006bc2:	f104 0919 	add.w	r9, r4, #25
 8006bc6:	e7f4      	b.n	8006bb2 <_printf_float+0x456>

08006bc8 <_printf_common>:
 8006bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bcc:	4616      	mov	r6, r2
 8006bce:	4699      	mov	r9, r3
 8006bd0:	688a      	ldr	r2, [r1, #8]
 8006bd2:	690b      	ldr	r3, [r1, #16]
 8006bd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	bfb8      	it	lt
 8006bdc:	4613      	movlt	r3, r2
 8006bde:	6033      	str	r3, [r6, #0]
 8006be0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006be4:	4607      	mov	r7, r0
 8006be6:	460c      	mov	r4, r1
 8006be8:	b10a      	cbz	r2, 8006bee <_printf_common+0x26>
 8006bea:	3301      	adds	r3, #1
 8006bec:	6033      	str	r3, [r6, #0]
 8006bee:	6823      	ldr	r3, [r4, #0]
 8006bf0:	0699      	lsls	r1, r3, #26
 8006bf2:	bf42      	ittt	mi
 8006bf4:	6833      	ldrmi	r3, [r6, #0]
 8006bf6:	3302      	addmi	r3, #2
 8006bf8:	6033      	strmi	r3, [r6, #0]
 8006bfa:	6825      	ldr	r5, [r4, #0]
 8006bfc:	f015 0506 	ands.w	r5, r5, #6
 8006c00:	d106      	bne.n	8006c10 <_printf_common+0x48>
 8006c02:	f104 0a19 	add.w	sl, r4, #25
 8006c06:	68e3      	ldr	r3, [r4, #12]
 8006c08:	6832      	ldr	r2, [r6, #0]
 8006c0a:	1a9b      	subs	r3, r3, r2
 8006c0c:	42ab      	cmp	r3, r5
 8006c0e:	dc26      	bgt.n	8006c5e <_printf_common+0x96>
 8006c10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c14:	1e13      	subs	r3, r2, #0
 8006c16:	6822      	ldr	r2, [r4, #0]
 8006c18:	bf18      	it	ne
 8006c1a:	2301      	movne	r3, #1
 8006c1c:	0692      	lsls	r2, r2, #26
 8006c1e:	d42b      	bmi.n	8006c78 <_printf_common+0xb0>
 8006c20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c24:	4649      	mov	r1, r9
 8006c26:	4638      	mov	r0, r7
 8006c28:	47c0      	blx	r8
 8006c2a:	3001      	adds	r0, #1
 8006c2c:	d01e      	beq.n	8006c6c <_printf_common+0xa4>
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	68e5      	ldr	r5, [r4, #12]
 8006c32:	6832      	ldr	r2, [r6, #0]
 8006c34:	f003 0306 	and.w	r3, r3, #6
 8006c38:	2b04      	cmp	r3, #4
 8006c3a:	bf08      	it	eq
 8006c3c:	1aad      	subeq	r5, r5, r2
 8006c3e:	68a3      	ldr	r3, [r4, #8]
 8006c40:	6922      	ldr	r2, [r4, #16]
 8006c42:	bf0c      	ite	eq
 8006c44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c48:	2500      	movne	r5, #0
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	bfc4      	itt	gt
 8006c4e:	1a9b      	subgt	r3, r3, r2
 8006c50:	18ed      	addgt	r5, r5, r3
 8006c52:	2600      	movs	r6, #0
 8006c54:	341a      	adds	r4, #26
 8006c56:	42b5      	cmp	r5, r6
 8006c58:	d11a      	bne.n	8006c90 <_printf_common+0xc8>
 8006c5a:	2000      	movs	r0, #0
 8006c5c:	e008      	b.n	8006c70 <_printf_common+0xa8>
 8006c5e:	2301      	movs	r3, #1
 8006c60:	4652      	mov	r2, sl
 8006c62:	4649      	mov	r1, r9
 8006c64:	4638      	mov	r0, r7
 8006c66:	47c0      	blx	r8
 8006c68:	3001      	adds	r0, #1
 8006c6a:	d103      	bne.n	8006c74 <_printf_common+0xac>
 8006c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c74:	3501      	adds	r5, #1
 8006c76:	e7c6      	b.n	8006c06 <_printf_common+0x3e>
 8006c78:	18e1      	adds	r1, r4, r3
 8006c7a:	1c5a      	adds	r2, r3, #1
 8006c7c:	2030      	movs	r0, #48	; 0x30
 8006c7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c82:	4422      	add	r2, r4
 8006c84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c8c:	3302      	adds	r3, #2
 8006c8e:	e7c7      	b.n	8006c20 <_printf_common+0x58>
 8006c90:	2301      	movs	r3, #1
 8006c92:	4622      	mov	r2, r4
 8006c94:	4649      	mov	r1, r9
 8006c96:	4638      	mov	r0, r7
 8006c98:	47c0      	blx	r8
 8006c9a:	3001      	adds	r0, #1
 8006c9c:	d0e6      	beq.n	8006c6c <_printf_common+0xa4>
 8006c9e:	3601      	adds	r6, #1
 8006ca0:	e7d9      	b.n	8006c56 <_printf_common+0x8e>
	...

08006ca4 <_printf_i>:
 8006ca4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ca8:	460c      	mov	r4, r1
 8006caa:	4691      	mov	r9, r2
 8006cac:	7e27      	ldrb	r7, [r4, #24]
 8006cae:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006cb0:	2f78      	cmp	r7, #120	; 0x78
 8006cb2:	4680      	mov	r8, r0
 8006cb4:	469a      	mov	sl, r3
 8006cb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006cba:	d807      	bhi.n	8006ccc <_printf_i+0x28>
 8006cbc:	2f62      	cmp	r7, #98	; 0x62
 8006cbe:	d80a      	bhi.n	8006cd6 <_printf_i+0x32>
 8006cc0:	2f00      	cmp	r7, #0
 8006cc2:	f000 80d8 	beq.w	8006e76 <_printf_i+0x1d2>
 8006cc6:	2f58      	cmp	r7, #88	; 0x58
 8006cc8:	f000 80a3 	beq.w	8006e12 <_printf_i+0x16e>
 8006ccc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006cd0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006cd4:	e03a      	b.n	8006d4c <_printf_i+0xa8>
 8006cd6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006cda:	2b15      	cmp	r3, #21
 8006cdc:	d8f6      	bhi.n	8006ccc <_printf_i+0x28>
 8006cde:	a001      	add	r0, pc, #4	; (adr r0, 8006ce4 <_printf_i+0x40>)
 8006ce0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006ce4:	08006d3d 	.word	0x08006d3d
 8006ce8:	08006d51 	.word	0x08006d51
 8006cec:	08006ccd 	.word	0x08006ccd
 8006cf0:	08006ccd 	.word	0x08006ccd
 8006cf4:	08006ccd 	.word	0x08006ccd
 8006cf8:	08006ccd 	.word	0x08006ccd
 8006cfc:	08006d51 	.word	0x08006d51
 8006d00:	08006ccd 	.word	0x08006ccd
 8006d04:	08006ccd 	.word	0x08006ccd
 8006d08:	08006ccd 	.word	0x08006ccd
 8006d0c:	08006ccd 	.word	0x08006ccd
 8006d10:	08006e5d 	.word	0x08006e5d
 8006d14:	08006d81 	.word	0x08006d81
 8006d18:	08006e3f 	.word	0x08006e3f
 8006d1c:	08006ccd 	.word	0x08006ccd
 8006d20:	08006ccd 	.word	0x08006ccd
 8006d24:	08006e7f 	.word	0x08006e7f
 8006d28:	08006ccd 	.word	0x08006ccd
 8006d2c:	08006d81 	.word	0x08006d81
 8006d30:	08006ccd 	.word	0x08006ccd
 8006d34:	08006ccd 	.word	0x08006ccd
 8006d38:	08006e47 	.word	0x08006e47
 8006d3c:	680b      	ldr	r3, [r1, #0]
 8006d3e:	1d1a      	adds	r2, r3, #4
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	600a      	str	r2, [r1, #0]
 8006d44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006d48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e0a3      	b.n	8006e98 <_printf_i+0x1f4>
 8006d50:	6825      	ldr	r5, [r4, #0]
 8006d52:	6808      	ldr	r0, [r1, #0]
 8006d54:	062e      	lsls	r6, r5, #24
 8006d56:	f100 0304 	add.w	r3, r0, #4
 8006d5a:	d50a      	bpl.n	8006d72 <_printf_i+0xce>
 8006d5c:	6805      	ldr	r5, [r0, #0]
 8006d5e:	600b      	str	r3, [r1, #0]
 8006d60:	2d00      	cmp	r5, #0
 8006d62:	da03      	bge.n	8006d6c <_printf_i+0xc8>
 8006d64:	232d      	movs	r3, #45	; 0x2d
 8006d66:	426d      	negs	r5, r5
 8006d68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d6c:	485e      	ldr	r0, [pc, #376]	; (8006ee8 <_printf_i+0x244>)
 8006d6e:	230a      	movs	r3, #10
 8006d70:	e019      	b.n	8006da6 <_printf_i+0x102>
 8006d72:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006d76:	6805      	ldr	r5, [r0, #0]
 8006d78:	600b      	str	r3, [r1, #0]
 8006d7a:	bf18      	it	ne
 8006d7c:	b22d      	sxthne	r5, r5
 8006d7e:	e7ef      	b.n	8006d60 <_printf_i+0xbc>
 8006d80:	680b      	ldr	r3, [r1, #0]
 8006d82:	6825      	ldr	r5, [r4, #0]
 8006d84:	1d18      	adds	r0, r3, #4
 8006d86:	6008      	str	r0, [r1, #0]
 8006d88:	0628      	lsls	r0, r5, #24
 8006d8a:	d501      	bpl.n	8006d90 <_printf_i+0xec>
 8006d8c:	681d      	ldr	r5, [r3, #0]
 8006d8e:	e002      	b.n	8006d96 <_printf_i+0xf2>
 8006d90:	0669      	lsls	r1, r5, #25
 8006d92:	d5fb      	bpl.n	8006d8c <_printf_i+0xe8>
 8006d94:	881d      	ldrh	r5, [r3, #0]
 8006d96:	4854      	ldr	r0, [pc, #336]	; (8006ee8 <_printf_i+0x244>)
 8006d98:	2f6f      	cmp	r7, #111	; 0x6f
 8006d9a:	bf0c      	ite	eq
 8006d9c:	2308      	moveq	r3, #8
 8006d9e:	230a      	movne	r3, #10
 8006da0:	2100      	movs	r1, #0
 8006da2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006da6:	6866      	ldr	r6, [r4, #4]
 8006da8:	60a6      	str	r6, [r4, #8]
 8006daa:	2e00      	cmp	r6, #0
 8006dac:	bfa2      	ittt	ge
 8006dae:	6821      	ldrge	r1, [r4, #0]
 8006db0:	f021 0104 	bicge.w	r1, r1, #4
 8006db4:	6021      	strge	r1, [r4, #0]
 8006db6:	b90d      	cbnz	r5, 8006dbc <_printf_i+0x118>
 8006db8:	2e00      	cmp	r6, #0
 8006dba:	d04d      	beq.n	8006e58 <_printf_i+0x1b4>
 8006dbc:	4616      	mov	r6, r2
 8006dbe:	fbb5 f1f3 	udiv	r1, r5, r3
 8006dc2:	fb03 5711 	mls	r7, r3, r1, r5
 8006dc6:	5dc7      	ldrb	r7, [r0, r7]
 8006dc8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006dcc:	462f      	mov	r7, r5
 8006dce:	42bb      	cmp	r3, r7
 8006dd0:	460d      	mov	r5, r1
 8006dd2:	d9f4      	bls.n	8006dbe <_printf_i+0x11a>
 8006dd4:	2b08      	cmp	r3, #8
 8006dd6:	d10b      	bne.n	8006df0 <_printf_i+0x14c>
 8006dd8:	6823      	ldr	r3, [r4, #0]
 8006dda:	07df      	lsls	r7, r3, #31
 8006ddc:	d508      	bpl.n	8006df0 <_printf_i+0x14c>
 8006dde:	6923      	ldr	r3, [r4, #16]
 8006de0:	6861      	ldr	r1, [r4, #4]
 8006de2:	4299      	cmp	r1, r3
 8006de4:	bfde      	ittt	le
 8006de6:	2330      	movle	r3, #48	; 0x30
 8006de8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006dec:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006df0:	1b92      	subs	r2, r2, r6
 8006df2:	6122      	str	r2, [r4, #16]
 8006df4:	f8cd a000 	str.w	sl, [sp]
 8006df8:	464b      	mov	r3, r9
 8006dfa:	aa03      	add	r2, sp, #12
 8006dfc:	4621      	mov	r1, r4
 8006dfe:	4640      	mov	r0, r8
 8006e00:	f7ff fee2 	bl	8006bc8 <_printf_common>
 8006e04:	3001      	adds	r0, #1
 8006e06:	d14c      	bne.n	8006ea2 <_printf_i+0x1fe>
 8006e08:	f04f 30ff 	mov.w	r0, #4294967295
 8006e0c:	b004      	add	sp, #16
 8006e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e12:	4835      	ldr	r0, [pc, #212]	; (8006ee8 <_printf_i+0x244>)
 8006e14:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006e18:	6823      	ldr	r3, [r4, #0]
 8006e1a:	680e      	ldr	r6, [r1, #0]
 8006e1c:	061f      	lsls	r7, r3, #24
 8006e1e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006e22:	600e      	str	r6, [r1, #0]
 8006e24:	d514      	bpl.n	8006e50 <_printf_i+0x1ac>
 8006e26:	07d9      	lsls	r1, r3, #31
 8006e28:	bf44      	itt	mi
 8006e2a:	f043 0320 	orrmi.w	r3, r3, #32
 8006e2e:	6023      	strmi	r3, [r4, #0]
 8006e30:	b91d      	cbnz	r5, 8006e3a <_printf_i+0x196>
 8006e32:	6823      	ldr	r3, [r4, #0]
 8006e34:	f023 0320 	bic.w	r3, r3, #32
 8006e38:	6023      	str	r3, [r4, #0]
 8006e3a:	2310      	movs	r3, #16
 8006e3c:	e7b0      	b.n	8006da0 <_printf_i+0xfc>
 8006e3e:	6823      	ldr	r3, [r4, #0]
 8006e40:	f043 0320 	orr.w	r3, r3, #32
 8006e44:	6023      	str	r3, [r4, #0]
 8006e46:	2378      	movs	r3, #120	; 0x78
 8006e48:	4828      	ldr	r0, [pc, #160]	; (8006eec <_printf_i+0x248>)
 8006e4a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e4e:	e7e3      	b.n	8006e18 <_printf_i+0x174>
 8006e50:	065e      	lsls	r6, r3, #25
 8006e52:	bf48      	it	mi
 8006e54:	b2ad      	uxthmi	r5, r5
 8006e56:	e7e6      	b.n	8006e26 <_printf_i+0x182>
 8006e58:	4616      	mov	r6, r2
 8006e5a:	e7bb      	b.n	8006dd4 <_printf_i+0x130>
 8006e5c:	680b      	ldr	r3, [r1, #0]
 8006e5e:	6826      	ldr	r6, [r4, #0]
 8006e60:	6960      	ldr	r0, [r4, #20]
 8006e62:	1d1d      	adds	r5, r3, #4
 8006e64:	600d      	str	r5, [r1, #0]
 8006e66:	0635      	lsls	r5, r6, #24
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	d501      	bpl.n	8006e70 <_printf_i+0x1cc>
 8006e6c:	6018      	str	r0, [r3, #0]
 8006e6e:	e002      	b.n	8006e76 <_printf_i+0x1d2>
 8006e70:	0671      	lsls	r1, r6, #25
 8006e72:	d5fb      	bpl.n	8006e6c <_printf_i+0x1c8>
 8006e74:	8018      	strh	r0, [r3, #0]
 8006e76:	2300      	movs	r3, #0
 8006e78:	6123      	str	r3, [r4, #16]
 8006e7a:	4616      	mov	r6, r2
 8006e7c:	e7ba      	b.n	8006df4 <_printf_i+0x150>
 8006e7e:	680b      	ldr	r3, [r1, #0]
 8006e80:	1d1a      	adds	r2, r3, #4
 8006e82:	600a      	str	r2, [r1, #0]
 8006e84:	681e      	ldr	r6, [r3, #0]
 8006e86:	6862      	ldr	r2, [r4, #4]
 8006e88:	2100      	movs	r1, #0
 8006e8a:	4630      	mov	r0, r6
 8006e8c:	f7f9 f9a8 	bl	80001e0 <memchr>
 8006e90:	b108      	cbz	r0, 8006e96 <_printf_i+0x1f2>
 8006e92:	1b80      	subs	r0, r0, r6
 8006e94:	6060      	str	r0, [r4, #4]
 8006e96:	6863      	ldr	r3, [r4, #4]
 8006e98:	6123      	str	r3, [r4, #16]
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ea0:	e7a8      	b.n	8006df4 <_printf_i+0x150>
 8006ea2:	6923      	ldr	r3, [r4, #16]
 8006ea4:	4632      	mov	r2, r6
 8006ea6:	4649      	mov	r1, r9
 8006ea8:	4640      	mov	r0, r8
 8006eaa:	47d0      	blx	sl
 8006eac:	3001      	adds	r0, #1
 8006eae:	d0ab      	beq.n	8006e08 <_printf_i+0x164>
 8006eb0:	6823      	ldr	r3, [r4, #0]
 8006eb2:	079b      	lsls	r3, r3, #30
 8006eb4:	d413      	bmi.n	8006ede <_printf_i+0x23a>
 8006eb6:	68e0      	ldr	r0, [r4, #12]
 8006eb8:	9b03      	ldr	r3, [sp, #12]
 8006eba:	4298      	cmp	r0, r3
 8006ebc:	bfb8      	it	lt
 8006ebe:	4618      	movlt	r0, r3
 8006ec0:	e7a4      	b.n	8006e0c <_printf_i+0x168>
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	4632      	mov	r2, r6
 8006ec6:	4649      	mov	r1, r9
 8006ec8:	4640      	mov	r0, r8
 8006eca:	47d0      	blx	sl
 8006ecc:	3001      	adds	r0, #1
 8006ece:	d09b      	beq.n	8006e08 <_printf_i+0x164>
 8006ed0:	3501      	adds	r5, #1
 8006ed2:	68e3      	ldr	r3, [r4, #12]
 8006ed4:	9903      	ldr	r1, [sp, #12]
 8006ed6:	1a5b      	subs	r3, r3, r1
 8006ed8:	42ab      	cmp	r3, r5
 8006eda:	dcf2      	bgt.n	8006ec2 <_printf_i+0x21e>
 8006edc:	e7eb      	b.n	8006eb6 <_printf_i+0x212>
 8006ede:	2500      	movs	r5, #0
 8006ee0:	f104 0619 	add.w	r6, r4, #25
 8006ee4:	e7f5      	b.n	8006ed2 <_printf_i+0x22e>
 8006ee6:	bf00      	nop
 8006ee8:	0800e3de 	.word	0x0800e3de
 8006eec:	0800e3ef 	.word	0x0800e3ef

08006ef0 <_scanf_float>:
 8006ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef4:	b087      	sub	sp, #28
 8006ef6:	4617      	mov	r7, r2
 8006ef8:	9303      	str	r3, [sp, #12]
 8006efa:	688b      	ldr	r3, [r1, #8]
 8006efc:	1e5a      	subs	r2, r3, #1
 8006efe:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006f02:	bf83      	ittte	hi
 8006f04:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006f08:	195b      	addhi	r3, r3, r5
 8006f0a:	9302      	strhi	r3, [sp, #8]
 8006f0c:	2300      	movls	r3, #0
 8006f0e:	bf86      	itte	hi
 8006f10:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006f14:	608b      	strhi	r3, [r1, #8]
 8006f16:	9302      	strls	r3, [sp, #8]
 8006f18:	680b      	ldr	r3, [r1, #0]
 8006f1a:	468b      	mov	fp, r1
 8006f1c:	2500      	movs	r5, #0
 8006f1e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006f22:	f84b 3b1c 	str.w	r3, [fp], #28
 8006f26:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006f2a:	4680      	mov	r8, r0
 8006f2c:	460c      	mov	r4, r1
 8006f2e:	465e      	mov	r6, fp
 8006f30:	46aa      	mov	sl, r5
 8006f32:	46a9      	mov	r9, r5
 8006f34:	9501      	str	r5, [sp, #4]
 8006f36:	68a2      	ldr	r2, [r4, #8]
 8006f38:	b152      	cbz	r2, 8006f50 <_scanf_float+0x60>
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	2b4e      	cmp	r3, #78	; 0x4e
 8006f40:	d864      	bhi.n	800700c <_scanf_float+0x11c>
 8006f42:	2b40      	cmp	r3, #64	; 0x40
 8006f44:	d83c      	bhi.n	8006fc0 <_scanf_float+0xd0>
 8006f46:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006f4a:	b2c8      	uxtb	r0, r1
 8006f4c:	280e      	cmp	r0, #14
 8006f4e:	d93a      	bls.n	8006fc6 <_scanf_float+0xd6>
 8006f50:	f1b9 0f00 	cmp.w	r9, #0
 8006f54:	d003      	beq.n	8006f5e <_scanf_float+0x6e>
 8006f56:	6823      	ldr	r3, [r4, #0]
 8006f58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f5c:	6023      	str	r3, [r4, #0]
 8006f5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f62:	f1ba 0f01 	cmp.w	sl, #1
 8006f66:	f200 8113 	bhi.w	8007190 <_scanf_float+0x2a0>
 8006f6a:	455e      	cmp	r6, fp
 8006f6c:	f200 8105 	bhi.w	800717a <_scanf_float+0x28a>
 8006f70:	2501      	movs	r5, #1
 8006f72:	4628      	mov	r0, r5
 8006f74:	b007      	add	sp, #28
 8006f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f7a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006f7e:	2a0d      	cmp	r2, #13
 8006f80:	d8e6      	bhi.n	8006f50 <_scanf_float+0x60>
 8006f82:	a101      	add	r1, pc, #4	; (adr r1, 8006f88 <_scanf_float+0x98>)
 8006f84:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006f88:	080070c7 	.word	0x080070c7
 8006f8c:	08006f51 	.word	0x08006f51
 8006f90:	08006f51 	.word	0x08006f51
 8006f94:	08006f51 	.word	0x08006f51
 8006f98:	08007127 	.word	0x08007127
 8006f9c:	080070ff 	.word	0x080070ff
 8006fa0:	08006f51 	.word	0x08006f51
 8006fa4:	08006f51 	.word	0x08006f51
 8006fa8:	080070d5 	.word	0x080070d5
 8006fac:	08006f51 	.word	0x08006f51
 8006fb0:	08006f51 	.word	0x08006f51
 8006fb4:	08006f51 	.word	0x08006f51
 8006fb8:	08006f51 	.word	0x08006f51
 8006fbc:	0800708d 	.word	0x0800708d
 8006fc0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006fc4:	e7db      	b.n	8006f7e <_scanf_float+0x8e>
 8006fc6:	290e      	cmp	r1, #14
 8006fc8:	d8c2      	bhi.n	8006f50 <_scanf_float+0x60>
 8006fca:	a001      	add	r0, pc, #4	; (adr r0, 8006fd0 <_scanf_float+0xe0>)
 8006fcc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006fd0:	0800707f 	.word	0x0800707f
 8006fd4:	08006f51 	.word	0x08006f51
 8006fd8:	0800707f 	.word	0x0800707f
 8006fdc:	08007113 	.word	0x08007113
 8006fe0:	08006f51 	.word	0x08006f51
 8006fe4:	0800702d 	.word	0x0800702d
 8006fe8:	08007069 	.word	0x08007069
 8006fec:	08007069 	.word	0x08007069
 8006ff0:	08007069 	.word	0x08007069
 8006ff4:	08007069 	.word	0x08007069
 8006ff8:	08007069 	.word	0x08007069
 8006ffc:	08007069 	.word	0x08007069
 8007000:	08007069 	.word	0x08007069
 8007004:	08007069 	.word	0x08007069
 8007008:	08007069 	.word	0x08007069
 800700c:	2b6e      	cmp	r3, #110	; 0x6e
 800700e:	d809      	bhi.n	8007024 <_scanf_float+0x134>
 8007010:	2b60      	cmp	r3, #96	; 0x60
 8007012:	d8b2      	bhi.n	8006f7a <_scanf_float+0x8a>
 8007014:	2b54      	cmp	r3, #84	; 0x54
 8007016:	d077      	beq.n	8007108 <_scanf_float+0x218>
 8007018:	2b59      	cmp	r3, #89	; 0x59
 800701a:	d199      	bne.n	8006f50 <_scanf_float+0x60>
 800701c:	2d07      	cmp	r5, #7
 800701e:	d197      	bne.n	8006f50 <_scanf_float+0x60>
 8007020:	2508      	movs	r5, #8
 8007022:	e029      	b.n	8007078 <_scanf_float+0x188>
 8007024:	2b74      	cmp	r3, #116	; 0x74
 8007026:	d06f      	beq.n	8007108 <_scanf_float+0x218>
 8007028:	2b79      	cmp	r3, #121	; 0x79
 800702a:	e7f6      	b.n	800701a <_scanf_float+0x12a>
 800702c:	6821      	ldr	r1, [r4, #0]
 800702e:	05c8      	lsls	r0, r1, #23
 8007030:	d51a      	bpl.n	8007068 <_scanf_float+0x178>
 8007032:	9b02      	ldr	r3, [sp, #8]
 8007034:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007038:	6021      	str	r1, [r4, #0]
 800703a:	f109 0901 	add.w	r9, r9, #1
 800703e:	b11b      	cbz	r3, 8007048 <_scanf_float+0x158>
 8007040:	3b01      	subs	r3, #1
 8007042:	3201      	adds	r2, #1
 8007044:	9302      	str	r3, [sp, #8]
 8007046:	60a2      	str	r2, [r4, #8]
 8007048:	68a3      	ldr	r3, [r4, #8]
 800704a:	3b01      	subs	r3, #1
 800704c:	60a3      	str	r3, [r4, #8]
 800704e:	6923      	ldr	r3, [r4, #16]
 8007050:	3301      	adds	r3, #1
 8007052:	6123      	str	r3, [r4, #16]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	3b01      	subs	r3, #1
 8007058:	2b00      	cmp	r3, #0
 800705a:	607b      	str	r3, [r7, #4]
 800705c:	f340 8084 	ble.w	8007168 <_scanf_float+0x278>
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	3301      	adds	r3, #1
 8007064:	603b      	str	r3, [r7, #0]
 8007066:	e766      	b.n	8006f36 <_scanf_float+0x46>
 8007068:	eb1a 0f05 	cmn.w	sl, r5
 800706c:	f47f af70 	bne.w	8006f50 <_scanf_float+0x60>
 8007070:	6822      	ldr	r2, [r4, #0]
 8007072:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007076:	6022      	str	r2, [r4, #0]
 8007078:	f806 3b01 	strb.w	r3, [r6], #1
 800707c:	e7e4      	b.n	8007048 <_scanf_float+0x158>
 800707e:	6822      	ldr	r2, [r4, #0]
 8007080:	0610      	lsls	r0, r2, #24
 8007082:	f57f af65 	bpl.w	8006f50 <_scanf_float+0x60>
 8007086:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800708a:	e7f4      	b.n	8007076 <_scanf_float+0x186>
 800708c:	f1ba 0f00 	cmp.w	sl, #0
 8007090:	d10e      	bne.n	80070b0 <_scanf_float+0x1c0>
 8007092:	f1b9 0f00 	cmp.w	r9, #0
 8007096:	d10e      	bne.n	80070b6 <_scanf_float+0x1c6>
 8007098:	6822      	ldr	r2, [r4, #0]
 800709a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800709e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80070a2:	d108      	bne.n	80070b6 <_scanf_float+0x1c6>
 80070a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80070a8:	6022      	str	r2, [r4, #0]
 80070aa:	f04f 0a01 	mov.w	sl, #1
 80070ae:	e7e3      	b.n	8007078 <_scanf_float+0x188>
 80070b0:	f1ba 0f02 	cmp.w	sl, #2
 80070b4:	d055      	beq.n	8007162 <_scanf_float+0x272>
 80070b6:	2d01      	cmp	r5, #1
 80070b8:	d002      	beq.n	80070c0 <_scanf_float+0x1d0>
 80070ba:	2d04      	cmp	r5, #4
 80070bc:	f47f af48 	bne.w	8006f50 <_scanf_float+0x60>
 80070c0:	3501      	adds	r5, #1
 80070c2:	b2ed      	uxtb	r5, r5
 80070c4:	e7d8      	b.n	8007078 <_scanf_float+0x188>
 80070c6:	f1ba 0f01 	cmp.w	sl, #1
 80070ca:	f47f af41 	bne.w	8006f50 <_scanf_float+0x60>
 80070ce:	f04f 0a02 	mov.w	sl, #2
 80070d2:	e7d1      	b.n	8007078 <_scanf_float+0x188>
 80070d4:	b97d      	cbnz	r5, 80070f6 <_scanf_float+0x206>
 80070d6:	f1b9 0f00 	cmp.w	r9, #0
 80070da:	f47f af3c 	bne.w	8006f56 <_scanf_float+0x66>
 80070de:	6822      	ldr	r2, [r4, #0]
 80070e0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80070e4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80070e8:	f47f af39 	bne.w	8006f5e <_scanf_float+0x6e>
 80070ec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80070f0:	6022      	str	r2, [r4, #0]
 80070f2:	2501      	movs	r5, #1
 80070f4:	e7c0      	b.n	8007078 <_scanf_float+0x188>
 80070f6:	2d03      	cmp	r5, #3
 80070f8:	d0e2      	beq.n	80070c0 <_scanf_float+0x1d0>
 80070fa:	2d05      	cmp	r5, #5
 80070fc:	e7de      	b.n	80070bc <_scanf_float+0x1cc>
 80070fe:	2d02      	cmp	r5, #2
 8007100:	f47f af26 	bne.w	8006f50 <_scanf_float+0x60>
 8007104:	2503      	movs	r5, #3
 8007106:	e7b7      	b.n	8007078 <_scanf_float+0x188>
 8007108:	2d06      	cmp	r5, #6
 800710a:	f47f af21 	bne.w	8006f50 <_scanf_float+0x60>
 800710e:	2507      	movs	r5, #7
 8007110:	e7b2      	b.n	8007078 <_scanf_float+0x188>
 8007112:	6822      	ldr	r2, [r4, #0]
 8007114:	0591      	lsls	r1, r2, #22
 8007116:	f57f af1b 	bpl.w	8006f50 <_scanf_float+0x60>
 800711a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800711e:	6022      	str	r2, [r4, #0]
 8007120:	f8cd 9004 	str.w	r9, [sp, #4]
 8007124:	e7a8      	b.n	8007078 <_scanf_float+0x188>
 8007126:	6822      	ldr	r2, [r4, #0]
 8007128:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800712c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007130:	d006      	beq.n	8007140 <_scanf_float+0x250>
 8007132:	0550      	lsls	r0, r2, #21
 8007134:	f57f af0c 	bpl.w	8006f50 <_scanf_float+0x60>
 8007138:	f1b9 0f00 	cmp.w	r9, #0
 800713c:	f43f af0f 	beq.w	8006f5e <_scanf_float+0x6e>
 8007140:	0591      	lsls	r1, r2, #22
 8007142:	bf58      	it	pl
 8007144:	9901      	ldrpl	r1, [sp, #4]
 8007146:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800714a:	bf58      	it	pl
 800714c:	eba9 0101 	subpl.w	r1, r9, r1
 8007150:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007154:	bf58      	it	pl
 8007156:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800715a:	6022      	str	r2, [r4, #0]
 800715c:	f04f 0900 	mov.w	r9, #0
 8007160:	e78a      	b.n	8007078 <_scanf_float+0x188>
 8007162:	f04f 0a03 	mov.w	sl, #3
 8007166:	e787      	b.n	8007078 <_scanf_float+0x188>
 8007168:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800716c:	4639      	mov	r1, r7
 800716e:	4640      	mov	r0, r8
 8007170:	4798      	blx	r3
 8007172:	2800      	cmp	r0, #0
 8007174:	f43f aedf 	beq.w	8006f36 <_scanf_float+0x46>
 8007178:	e6ea      	b.n	8006f50 <_scanf_float+0x60>
 800717a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800717e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007182:	463a      	mov	r2, r7
 8007184:	4640      	mov	r0, r8
 8007186:	4798      	blx	r3
 8007188:	6923      	ldr	r3, [r4, #16]
 800718a:	3b01      	subs	r3, #1
 800718c:	6123      	str	r3, [r4, #16]
 800718e:	e6ec      	b.n	8006f6a <_scanf_float+0x7a>
 8007190:	1e6b      	subs	r3, r5, #1
 8007192:	2b06      	cmp	r3, #6
 8007194:	d825      	bhi.n	80071e2 <_scanf_float+0x2f2>
 8007196:	2d02      	cmp	r5, #2
 8007198:	d836      	bhi.n	8007208 <_scanf_float+0x318>
 800719a:	455e      	cmp	r6, fp
 800719c:	f67f aee8 	bls.w	8006f70 <_scanf_float+0x80>
 80071a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80071a4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80071a8:	463a      	mov	r2, r7
 80071aa:	4640      	mov	r0, r8
 80071ac:	4798      	blx	r3
 80071ae:	6923      	ldr	r3, [r4, #16]
 80071b0:	3b01      	subs	r3, #1
 80071b2:	6123      	str	r3, [r4, #16]
 80071b4:	e7f1      	b.n	800719a <_scanf_float+0x2aa>
 80071b6:	9802      	ldr	r0, [sp, #8]
 80071b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80071bc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80071c0:	9002      	str	r0, [sp, #8]
 80071c2:	463a      	mov	r2, r7
 80071c4:	4640      	mov	r0, r8
 80071c6:	4798      	blx	r3
 80071c8:	6923      	ldr	r3, [r4, #16]
 80071ca:	3b01      	subs	r3, #1
 80071cc:	6123      	str	r3, [r4, #16]
 80071ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80071d2:	fa5f fa8a 	uxtb.w	sl, sl
 80071d6:	f1ba 0f02 	cmp.w	sl, #2
 80071da:	d1ec      	bne.n	80071b6 <_scanf_float+0x2c6>
 80071dc:	3d03      	subs	r5, #3
 80071de:	b2ed      	uxtb	r5, r5
 80071e0:	1b76      	subs	r6, r6, r5
 80071e2:	6823      	ldr	r3, [r4, #0]
 80071e4:	05da      	lsls	r2, r3, #23
 80071e6:	d52f      	bpl.n	8007248 <_scanf_float+0x358>
 80071e8:	055b      	lsls	r3, r3, #21
 80071ea:	d510      	bpl.n	800720e <_scanf_float+0x31e>
 80071ec:	455e      	cmp	r6, fp
 80071ee:	f67f aebf 	bls.w	8006f70 <_scanf_float+0x80>
 80071f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80071f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80071fa:	463a      	mov	r2, r7
 80071fc:	4640      	mov	r0, r8
 80071fe:	4798      	blx	r3
 8007200:	6923      	ldr	r3, [r4, #16]
 8007202:	3b01      	subs	r3, #1
 8007204:	6123      	str	r3, [r4, #16]
 8007206:	e7f1      	b.n	80071ec <_scanf_float+0x2fc>
 8007208:	46aa      	mov	sl, r5
 800720a:	9602      	str	r6, [sp, #8]
 800720c:	e7df      	b.n	80071ce <_scanf_float+0x2de>
 800720e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007212:	6923      	ldr	r3, [r4, #16]
 8007214:	2965      	cmp	r1, #101	; 0x65
 8007216:	f103 33ff 	add.w	r3, r3, #4294967295
 800721a:	f106 35ff 	add.w	r5, r6, #4294967295
 800721e:	6123      	str	r3, [r4, #16]
 8007220:	d00c      	beq.n	800723c <_scanf_float+0x34c>
 8007222:	2945      	cmp	r1, #69	; 0x45
 8007224:	d00a      	beq.n	800723c <_scanf_float+0x34c>
 8007226:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800722a:	463a      	mov	r2, r7
 800722c:	4640      	mov	r0, r8
 800722e:	4798      	blx	r3
 8007230:	6923      	ldr	r3, [r4, #16]
 8007232:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007236:	3b01      	subs	r3, #1
 8007238:	1eb5      	subs	r5, r6, #2
 800723a:	6123      	str	r3, [r4, #16]
 800723c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007240:	463a      	mov	r2, r7
 8007242:	4640      	mov	r0, r8
 8007244:	4798      	blx	r3
 8007246:	462e      	mov	r6, r5
 8007248:	6825      	ldr	r5, [r4, #0]
 800724a:	f015 0510 	ands.w	r5, r5, #16
 800724e:	d158      	bne.n	8007302 <_scanf_float+0x412>
 8007250:	7035      	strb	r5, [r6, #0]
 8007252:	6823      	ldr	r3, [r4, #0]
 8007254:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007258:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800725c:	d11c      	bne.n	8007298 <_scanf_float+0x3a8>
 800725e:	9b01      	ldr	r3, [sp, #4]
 8007260:	454b      	cmp	r3, r9
 8007262:	eba3 0209 	sub.w	r2, r3, r9
 8007266:	d124      	bne.n	80072b2 <_scanf_float+0x3c2>
 8007268:	2200      	movs	r2, #0
 800726a:	4659      	mov	r1, fp
 800726c:	4640      	mov	r0, r8
 800726e:	f000 fe9d 	bl	8007fac <_strtod_r>
 8007272:	9b03      	ldr	r3, [sp, #12]
 8007274:	6821      	ldr	r1, [r4, #0]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f011 0f02 	tst.w	r1, #2
 800727c:	ec57 6b10 	vmov	r6, r7, d0
 8007280:	f103 0204 	add.w	r2, r3, #4
 8007284:	d020      	beq.n	80072c8 <_scanf_float+0x3d8>
 8007286:	9903      	ldr	r1, [sp, #12]
 8007288:	600a      	str	r2, [r1, #0]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	e9c3 6700 	strd	r6, r7, [r3]
 8007290:	68e3      	ldr	r3, [r4, #12]
 8007292:	3301      	adds	r3, #1
 8007294:	60e3      	str	r3, [r4, #12]
 8007296:	e66c      	b.n	8006f72 <_scanf_float+0x82>
 8007298:	9b04      	ldr	r3, [sp, #16]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d0e4      	beq.n	8007268 <_scanf_float+0x378>
 800729e:	9905      	ldr	r1, [sp, #20]
 80072a0:	230a      	movs	r3, #10
 80072a2:	462a      	mov	r2, r5
 80072a4:	3101      	adds	r1, #1
 80072a6:	4640      	mov	r0, r8
 80072a8:	f000 ff0a 	bl	80080c0 <_strtol_r>
 80072ac:	9b04      	ldr	r3, [sp, #16]
 80072ae:	9e05      	ldr	r6, [sp, #20]
 80072b0:	1ac2      	subs	r2, r0, r3
 80072b2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80072b6:	429e      	cmp	r6, r3
 80072b8:	bf28      	it	cs
 80072ba:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80072be:	4912      	ldr	r1, [pc, #72]	; (8007308 <_scanf_float+0x418>)
 80072c0:	4630      	mov	r0, r6
 80072c2:	f000 f82b 	bl	800731c <siprintf>
 80072c6:	e7cf      	b.n	8007268 <_scanf_float+0x378>
 80072c8:	f011 0f04 	tst.w	r1, #4
 80072cc:	9903      	ldr	r1, [sp, #12]
 80072ce:	600a      	str	r2, [r1, #0]
 80072d0:	d1db      	bne.n	800728a <_scanf_float+0x39a>
 80072d2:	f8d3 8000 	ldr.w	r8, [r3]
 80072d6:	ee10 2a10 	vmov	r2, s0
 80072da:	ee10 0a10 	vmov	r0, s0
 80072de:	463b      	mov	r3, r7
 80072e0:	4639      	mov	r1, r7
 80072e2:	f7f9 fc23 	bl	8000b2c <__aeabi_dcmpun>
 80072e6:	b128      	cbz	r0, 80072f4 <_scanf_float+0x404>
 80072e8:	4808      	ldr	r0, [pc, #32]	; (800730c <_scanf_float+0x41c>)
 80072ea:	f000 f811 	bl	8007310 <nanf>
 80072ee:	ed88 0a00 	vstr	s0, [r8]
 80072f2:	e7cd      	b.n	8007290 <_scanf_float+0x3a0>
 80072f4:	4630      	mov	r0, r6
 80072f6:	4639      	mov	r1, r7
 80072f8:	f7f9 fc76 	bl	8000be8 <__aeabi_d2f>
 80072fc:	f8c8 0000 	str.w	r0, [r8]
 8007300:	e7c6      	b.n	8007290 <_scanf_float+0x3a0>
 8007302:	2500      	movs	r5, #0
 8007304:	e635      	b.n	8006f72 <_scanf_float+0x82>
 8007306:	bf00      	nop
 8007308:	0800e400 	.word	0x0800e400
 800730c:	0800e818 	.word	0x0800e818

08007310 <nanf>:
 8007310:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007318 <nanf+0x8>
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop
 8007318:	7fc00000 	.word	0x7fc00000

0800731c <siprintf>:
 800731c:	b40e      	push	{r1, r2, r3}
 800731e:	b500      	push	{lr}
 8007320:	b09c      	sub	sp, #112	; 0x70
 8007322:	ab1d      	add	r3, sp, #116	; 0x74
 8007324:	9002      	str	r0, [sp, #8]
 8007326:	9006      	str	r0, [sp, #24]
 8007328:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800732c:	4809      	ldr	r0, [pc, #36]	; (8007354 <siprintf+0x38>)
 800732e:	9107      	str	r1, [sp, #28]
 8007330:	9104      	str	r1, [sp, #16]
 8007332:	4909      	ldr	r1, [pc, #36]	; (8007358 <siprintf+0x3c>)
 8007334:	f853 2b04 	ldr.w	r2, [r3], #4
 8007338:	9105      	str	r1, [sp, #20]
 800733a:	6800      	ldr	r0, [r0, #0]
 800733c:	9301      	str	r3, [sp, #4]
 800733e:	a902      	add	r1, sp, #8
 8007340:	f002 fe98 	bl	800a074 <_svfiprintf_r>
 8007344:	9b02      	ldr	r3, [sp, #8]
 8007346:	2200      	movs	r2, #0
 8007348:	701a      	strb	r2, [r3, #0]
 800734a:	b01c      	add	sp, #112	; 0x70
 800734c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007350:	b003      	add	sp, #12
 8007352:	4770      	bx	lr
 8007354:	20000010 	.word	0x20000010
 8007358:	ffff0208 	.word	0xffff0208

0800735c <sulp>:
 800735c:	b570      	push	{r4, r5, r6, lr}
 800735e:	4604      	mov	r4, r0
 8007360:	460d      	mov	r5, r1
 8007362:	ec45 4b10 	vmov	d0, r4, r5
 8007366:	4616      	mov	r6, r2
 8007368:	f002 fc20 	bl	8009bac <__ulp>
 800736c:	ec51 0b10 	vmov	r0, r1, d0
 8007370:	b17e      	cbz	r6, 8007392 <sulp+0x36>
 8007372:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007376:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800737a:	2b00      	cmp	r3, #0
 800737c:	dd09      	ble.n	8007392 <sulp+0x36>
 800737e:	051b      	lsls	r3, r3, #20
 8007380:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007384:	2400      	movs	r4, #0
 8007386:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800738a:	4622      	mov	r2, r4
 800738c:	462b      	mov	r3, r5
 800738e:	f7f9 f933 	bl	80005f8 <__aeabi_dmul>
 8007392:	bd70      	pop	{r4, r5, r6, pc}
 8007394:	0000      	movs	r0, r0
	...

08007398 <_strtod_l>:
 8007398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800739c:	b0a3      	sub	sp, #140	; 0x8c
 800739e:	461f      	mov	r7, r3
 80073a0:	2300      	movs	r3, #0
 80073a2:	931e      	str	r3, [sp, #120]	; 0x78
 80073a4:	4ba4      	ldr	r3, [pc, #656]	; (8007638 <_strtod_l+0x2a0>)
 80073a6:	9219      	str	r2, [sp, #100]	; 0x64
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	9307      	str	r3, [sp, #28]
 80073ac:	4604      	mov	r4, r0
 80073ae:	4618      	mov	r0, r3
 80073b0:	4688      	mov	r8, r1
 80073b2:	f7f8 ff0d 	bl	80001d0 <strlen>
 80073b6:	f04f 0a00 	mov.w	sl, #0
 80073ba:	4605      	mov	r5, r0
 80073bc:	f04f 0b00 	mov.w	fp, #0
 80073c0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80073c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80073c6:	781a      	ldrb	r2, [r3, #0]
 80073c8:	2a2b      	cmp	r2, #43	; 0x2b
 80073ca:	d04c      	beq.n	8007466 <_strtod_l+0xce>
 80073cc:	d839      	bhi.n	8007442 <_strtod_l+0xaa>
 80073ce:	2a0d      	cmp	r2, #13
 80073d0:	d832      	bhi.n	8007438 <_strtod_l+0xa0>
 80073d2:	2a08      	cmp	r2, #8
 80073d4:	d832      	bhi.n	800743c <_strtod_l+0xa4>
 80073d6:	2a00      	cmp	r2, #0
 80073d8:	d03c      	beq.n	8007454 <_strtod_l+0xbc>
 80073da:	2300      	movs	r3, #0
 80073dc:	930e      	str	r3, [sp, #56]	; 0x38
 80073de:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80073e0:	7833      	ldrb	r3, [r6, #0]
 80073e2:	2b30      	cmp	r3, #48	; 0x30
 80073e4:	f040 80b4 	bne.w	8007550 <_strtod_l+0x1b8>
 80073e8:	7873      	ldrb	r3, [r6, #1]
 80073ea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80073ee:	2b58      	cmp	r3, #88	; 0x58
 80073f0:	d16c      	bne.n	80074cc <_strtod_l+0x134>
 80073f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073f4:	9301      	str	r3, [sp, #4]
 80073f6:	ab1e      	add	r3, sp, #120	; 0x78
 80073f8:	9702      	str	r7, [sp, #8]
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	4a8f      	ldr	r2, [pc, #572]	; (800763c <_strtod_l+0x2a4>)
 80073fe:	ab1f      	add	r3, sp, #124	; 0x7c
 8007400:	a91d      	add	r1, sp, #116	; 0x74
 8007402:	4620      	mov	r0, r4
 8007404:	f001 fd40 	bl	8008e88 <__gethex>
 8007408:	f010 0707 	ands.w	r7, r0, #7
 800740c:	4605      	mov	r5, r0
 800740e:	d005      	beq.n	800741c <_strtod_l+0x84>
 8007410:	2f06      	cmp	r7, #6
 8007412:	d12a      	bne.n	800746a <_strtod_l+0xd2>
 8007414:	3601      	adds	r6, #1
 8007416:	2300      	movs	r3, #0
 8007418:	961d      	str	r6, [sp, #116]	; 0x74
 800741a:	930e      	str	r3, [sp, #56]	; 0x38
 800741c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800741e:	2b00      	cmp	r3, #0
 8007420:	f040 8596 	bne.w	8007f50 <_strtod_l+0xbb8>
 8007424:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007426:	b1db      	cbz	r3, 8007460 <_strtod_l+0xc8>
 8007428:	4652      	mov	r2, sl
 800742a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800742e:	ec43 2b10 	vmov	d0, r2, r3
 8007432:	b023      	add	sp, #140	; 0x8c
 8007434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007438:	2a20      	cmp	r2, #32
 800743a:	d1ce      	bne.n	80073da <_strtod_l+0x42>
 800743c:	3301      	adds	r3, #1
 800743e:	931d      	str	r3, [sp, #116]	; 0x74
 8007440:	e7c0      	b.n	80073c4 <_strtod_l+0x2c>
 8007442:	2a2d      	cmp	r2, #45	; 0x2d
 8007444:	d1c9      	bne.n	80073da <_strtod_l+0x42>
 8007446:	2201      	movs	r2, #1
 8007448:	920e      	str	r2, [sp, #56]	; 0x38
 800744a:	1c5a      	adds	r2, r3, #1
 800744c:	921d      	str	r2, [sp, #116]	; 0x74
 800744e:	785b      	ldrb	r3, [r3, #1]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d1c4      	bne.n	80073de <_strtod_l+0x46>
 8007454:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007456:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800745a:	2b00      	cmp	r3, #0
 800745c:	f040 8576 	bne.w	8007f4c <_strtod_l+0xbb4>
 8007460:	4652      	mov	r2, sl
 8007462:	465b      	mov	r3, fp
 8007464:	e7e3      	b.n	800742e <_strtod_l+0x96>
 8007466:	2200      	movs	r2, #0
 8007468:	e7ee      	b.n	8007448 <_strtod_l+0xb0>
 800746a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800746c:	b13a      	cbz	r2, 800747e <_strtod_l+0xe6>
 800746e:	2135      	movs	r1, #53	; 0x35
 8007470:	a820      	add	r0, sp, #128	; 0x80
 8007472:	f002 fca6 	bl	8009dc2 <__copybits>
 8007476:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007478:	4620      	mov	r0, r4
 800747a:	f002 f86b 	bl	8009554 <_Bfree>
 800747e:	3f01      	subs	r7, #1
 8007480:	2f05      	cmp	r7, #5
 8007482:	d807      	bhi.n	8007494 <_strtod_l+0xfc>
 8007484:	e8df f007 	tbb	[pc, r7]
 8007488:	1d180b0e 	.word	0x1d180b0e
 800748c:	030e      	.short	0x030e
 800748e:	f04f 0b00 	mov.w	fp, #0
 8007492:	46da      	mov	sl, fp
 8007494:	0728      	lsls	r0, r5, #28
 8007496:	d5c1      	bpl.n	800741c <_strtod_l+0x84>
 8007498:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800749c:	e7be      	b.n	800741c <_strtod_l+0x84>
 800749e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80074a2:	e7f7      	b.n	8007494 <_strtod_l+0xfc>
 80074a4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80074a8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80074aa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80074ae:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80074b2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80074b6:	e7ed      	b.n	8007494 <_strtod_l+0xfc>
 80074b8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8007640 <_strtod_l+0x2a8>
 80074bc:	f04f 0a00 	mov.w	sl, #0
 80074c0:	e7e8      	b.n	8007494 <_strtod_l+0xfc>
 80074c2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80074c6:	f04f 3aff 	mov.w	sl, #4294967295
 80074ca:	e7e3      	b.n	8007494 <_strtod_l+0xfc>
 80074cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80074ce:	1c5a      	adds	r2, r3, #1
 80074d0:	921d      	str	r2, [sp, #116]	; 0x74
 80074d2:	785b      	ldrb	r3, [r3, #1]
 80074d4:	2b30      	cmp	r3, #48	; 0x30
 80074d6:	d0f9      	beq.n	80074cc <_strtod_l+0x134>
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d09f      	beq.n	800741c <_strtod_l+0x84>
 80074dc:	2301      	movs	r3, #1
 80074de:	f04f 0900 	mov.w	r9, #0
 80074e2:	9304      	str	r3, [sp, #16]
 80074e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80074e6:	930a      	str	r3, [sp, #40]	; 0x28
 80074e8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80074ec:	464f      	mov	r7, r9
 80074ee:	220a      	movs	r2, #10
 80074f0:	981d      	ldr	r0, [sp, #116]	; 0x74
 80074f2:	7806      	ldrb	r6, [r0, #0]
 80074f4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80074f8:	b2d9      	uxtb	r1, r3
 80074fa:	2909      	cmp	r1, #9
 80074fc:	d92a      	bls.n	8007554 <_strtod_l+0x1bc>
 80074fe:	9907      	ldr	r1, [sp, #28]
 8007500:	462a      	mov	r2, r5
 8007502:	f002 fed1 	bl	800a2a8 <strncmp>
 8007506:	b398      	cbz	r0, 8007570 <_strtod_l+0x1d8>
 8007508:	2000      	movs	r0, #0
 800750a:	4633      	mov	r3, r6
 800750c:	463d      	mov	r5, r7
 800750e:	9007      	str	r0, [sp, #28]
 8007510:	4602      	mov	r2, r0
 8007512:	2b65      	cmp	r3, #101	; 0x65
 8007514:	d001      	beq.n	800751a <_strtod_l+0x182>
 8007516:	2b45      	cmp	r3, #69	; 0x45
 8007518:	d118      	bne.n	800754c <_strtod_l+0x1b4>
 800751a:	b91d      	cbnz	r5, 8007524 <_strtod_l+0x18c>
 800751c:	9b04      	ldr	r3, [sp, #16]
 800751e:	4303      	orrs	r3, r0
 8007520:	d098      	beq.n	8007454 <_strtod_l+0xbc>
 8007522:	2500      	movs	r5, #0
 8007524:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8007528:	f108 0301 	add.w	r3, r8, #1
 800752c:	931d      	str	r3, [sp, #116]	; 0x74
 800752e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007532:	2b2b      	cmp	r3, #43	; 0x2b
 8007534:	d075      	beq.n	8007622 <_strtod_l+0x28a>
 8007536:	2b2d      	cmp	r3, #45	; 0x2d
 8007538:	d07b      	beq.n	8007632 <_strtod_l+0x29a>
 800753a:	f04f 0c00 	mov.w	ip, #0
 800753e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007542:	2909      	cmp	r1, #9
 8007544:	f240 8082 	bls.w	800764c <_strtod_l+0x2b4>
 8007548:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800754c:	2600      	movs	r6, #0
 800754e:	e09d      	b.n	800768c <_strtod_l+0x2f4>
 8007550:	2300      	movs	r3, #0
 8007552:	e7c4      	b.n	80074de <_strtod_l+0x146>
 8007554:	2f08      	cmp	r7, #8
 8007556:	bfd8      	it	le
 8007558:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800755a:	f100 0001 	add.w	r0, r0, #1
 800755e:	bfda      	itte	le
 8007560:	fb02 3301 	mlale	r3, r2, r1, r3
 8007564:	9309      	strle	r3, [sp, #36]	; 0x24
 8007566:	fb02 3909 	mlagt	r9, r2, r9, r3
 800756a:	3701      	adds	r7, #1
 800756c:	901d      	str	r0, [sp, #116]	; 0x74
 800756e:	e7bf      	b.n	80074f0 <_strtod_l+0x158>
 8007570:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007572:	195a      	adds	r2, r3, r5
 8007574:	921d      	str	r2, [sp, #116]	; 0x74
 8007576:	5d5b      	ldrb	r3, [r3, r5]
 8007578:	2f00      	cmp	r7, #0
 800757a:	d037      	beq.n	80075ec <_strtod_l+0x254>
 800757c:	9007      	str	r0, [sp, #28]
 800757e:	463d      	mov	r5, r7
 8007580:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007584:	2a09      	cmp	r2, #9
 8007586:	d912      	bls.n	80075ae <_strtod_l+0x216>
 8007588:	2201      	movs	r2, #1
 800758a:	e7c2      	b.n	8007512 <_strtod_l+0x17a>
 800758c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800758e:	1c5a      	adds	r2, r3, #1
 8007590:	921d      	str	r2, [sp, #116]	; 0x74
 8007592:	785b      	ldrb	r3, [r3, #1]
 8007594:	3001      	adds	r0, #1
 8007596:	2b30      	cmp	r3, #48	; 0x30
 8007598:	d0f8      	beq.n	800758c <_strtod_l+0x1f4>
 800759a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800759e:	2a08      	cmp	r2, #8
 80075a0:	f200 84db 	bhi.w	8007f5a <_strtod_l+0xbc2>
 80075a4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80075a6:	9007      	str	r0, [sp, #28]
 80075a8:	2000      	movs	r0, #0
 80075aa:	920a      	str	r2, [sp, #40]	; 0x28
 80075ac:	4605      	mov	r5, r0
 80075ae:	3b30      	subs	r3, #48	; 0x30
 80075b0:	f100 0201 	add.w	r2, r0, #1
 80075b4:	d014      	beq.n	80075e0 <_strtod_l+0x248>
 80075b6:	9907      	ldr	r1, [sp, #28]
 80075b8:	4411      	add	r1, r2
 80075ba:	9107      	str	r1, [sp, #28]
 80075bc:	462a      	mov	r2, r5
 80075be:	eb00 0e05 	add.w	lr, r0, r5
 80075c2:	210a      	movs	r1, #10
 80075c4:	4572      	cmp	r2, lr
 80075c6:	d113      	bne.n	80075f0 <_strtod_l+0x258>
 80075c8:	182a      	adds	r2, r5, r0
 80075ca:	2a08      	cmp	r2, #8
 80075cc:	f105 0501 	add.w	r5, r5, #1
 80075d0:	4405      	add	r5, r0
 80075d2:	dc1c      	bgt.n	800760e <_strtod_l+0x276>
 80075d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075d6:	220a      	movs	r2, #10
 80075d8:	fb02 3301 	mla	r3, r2, r1, r3
 80075dc:	9309      	str	r3, [sp, #36]	; 0x24
 80075de:	2200      	movs	r2, #0
 80075e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80075e2:	1c59      	adds	r1, r3, #1
 80075e4:	911d      	str	r1, [sp, #116]	; 0x74
 80075e6:	785b      	ldrb	r3, [r3, #1]
 80075e8:	4610      	mov	r0, r2
 80075ea:	e7c9      	b.n	8007580 <_strtod_l+0x1e8>
 80075ec:	4638      	mov	r0, r7
 80075ee:	e7d2      	b.n	8007596 <_strtod_l+0x1fe>
 80075f0:	2a08      	cmp	r2, #8
 80075f2:	dc04      	bgt.n	80075fe <_strtod_l+0x266>
 80075f4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80075f6:	434e      	muls	r6, r1
 80075f8:	9609      	str	r6, [sp, #36]	; 0x24
 80075fa:	3201      	adds	r2, #1
 80075fc:	e7e2      	b.n	80075c4 <_strtod_l+0x22c>
 80075fe:	f102 0c01 	add.w	ip, r2, #1
 8007602:	f1bc 0f10 	cmp.w	ip, #16
 8007606:	bfd8      	it	le
 8007608:	fb01 f909 	mulle.w	r9, r1, r9
 800760c:	e7f5      	b.n	80075fa <_strtod_l+0x262>
 800760e:	2d10      	cmp	r5, #16
 8007610:	bfdc      	itt	le
 8007612:	220a      	movle	r2, #10
 8007614:	fb02 3909 	mlale	r9, r2, r9, r3
 8007618:	e7e1      	b.n	80075de <_strtod_l+0x246>
 800761a:	2300      	movs	r3, #0
 800761c:	9307      	str	r3, [sp, #28]
 800761e:	2201      	movs	r2, #1
 8007620:	e77c      	b.n	800751c <_strtod_l+0x184>
 8007622:	f04f 0c00 	mov.w	ip, #0
 8007626:	f108 0302 	add.w	r3, r8, #2
 800762a:	931d      	str	r3, [sp, #116]	; 0x74
 800762c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8007630:	e785      	b.n	800753e <_strtod_l+0x1a6>
 8007632:	f04f 0c01 	mov.w	ip, #1
 8007636:	e7f6      	b.n	8007626 <_strtod_l+0x28e>
 8007638:	0800e658 	.word	0x0800e658
 800763c:	0800e408 	.word	0x0800e408
 8007640:	7ff00000 	.word	0x7ff00000
 8007644:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007646:	1c59      	adds	r1, r3, #1
 8007648:	911d      	str	r1, [sp, #116]	; 0x74
 800764a:	785b      	ldrb	r3, [r3, #1]
 800764c:	2b30      	cmp	r3, #48	; 0x30
 800764e:	d0f9      	beq.n	8007644 <_strtod_l+0x2ac>
 8007650:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8007654:	2908      	cmp	r1, #8
 8007656:	f63f af79 	bhi.w	800754c <_strtod_l+0x1b4>
 800765a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800765e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007660:	9308      	str	r3, [sp, #32]
 8007662:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007664:	1c59      	adds	r1, r3, #1
 8007666:	911d      	str	r1, [sp, #116]	; 0x74
 8007668:	785b      	ldrb	r3, [r3, #1]
 800766a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800766e:	2e09      	cmp	r6, #9
 8007670:	d937      	bls.n	80076e2 <_strtod_l+0x34a>
 8007672:	9e08      	ldr	r6, [sp, #32]
 8007674:	1b89      	subs	r1, r1, r6
 8007676:	2908      	cmp	r1, #8
 8007678:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800767c:	dc02      	bgt.n	8007684 <_strtod_l+0x2ec>
 800767e:	4576      	cmp	r6, lr
 8007680:	bfa8      	it	ge
 8007682:	4676      	movge	r6, lr
 8007684:	f1bc 0f00 	cmp.w	ip, #0
 8007688:	d000      	beq.n	800768c <_strtod_l+0x2f4>
 800768a:	4276      	negs	r6, r6
 800768c:	2d00      	cmp	r5, #0
 800768e:	d14f      	bne.n	8007730 <_strtod_l+0x398>
 8007690:	9904      	ldr	r1, [sp, #16]
 8007692:	4301      	orrs	r1, r0
 8007694:	f47f aec2 	bne.w	800741c <_strtod_l+0x84>
 8007698:	2a00      	cmp	r2, #0
 800769a:	f47f aedb 	bne.w	8007454 <_strtod_l+0xbc>
 800769e:	2b69      	cmp	r3, #105	; 0x69
 80076a0:	d027      	beq.n	80076f2 <_strtod_l+0x35a>
 80076a2:	dc24      	bgt.n	80076ee <_strtod_l+0x356>
 80076a4:	2b49      	cmp	r3, #73	; 0x49
 80076a6:	d024      	beq.n	80076f2 <_strtod_l+0x35a>
 80076a8:	2b4e      	cmp	r3, #78	; 0x4e
 80076aa:	f47f aed3 	bne.w	8007454 <_strtod_l+0xbc>
 80076ae:	499e      	ldr	r1, [pc, #632]	; (8007928 <_strtod_l+0x590>)
 80076b0:	a81d      	add	r0, sp, #116	; 0x74
 80076b2:	f001 fe41 	bl	8009338 <__match>
 80076b6:	2800      	cmp	r0, #0
 80076b8:	f43f aecc 	beq.w	8007454 <_strtod_l+0xbc>
 80076bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	2b28      	cmp	r3, #40	; 0x28
 80076c2:	d12d      	bne.n	8007720 <_strtod_l+0x388>
 80076c4:	4999      	ldr	r1, [pc, #612]	; (800792c <_strtod_l+0x594>)
 80076c6:	aa20      	add	r2, sp, #128	; 0x80
 80076c8:	a81d      	add	r0, sp, #116	; 0x74
 80076ca:	f001 fe49 	bl	8009360 <__hexnan>
 80076ce:	2805      	cmp	r0, #5
 80076d0:	d126      	bne.n	8007720 <_strtod_l+0x388>
 80076d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076d4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 80076d8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80076dc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80076e0:	e69c      	b.n	800741c <_strtod_l+0x84>
 80076e2:	210a      	movs	r1, #10
 80076e4:	fb01 3e0e 	mla	lr, r1, lr, r3
 80076e8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80076ec:	e7b9      	b.n	8007662 <_strtod_l+0x2ca>
 80076ee:	2b6e      	cmp	r3, #110	; 0x6e
 80076f0:	e7db      	b.n	80076aa <_strtod_l+0x312>
 80076f2:	498f      	ldr	r1, [pc, #572]	; (8007930 <_strtod_l+0x598>)
 80076f4:	a81d      	add	r0, sp, #116	; 0x74
 80076f6:	f001 fe1f 	bl	8009338 <__match>
 80076fa:	2800      	cmp	r0, #0
 80076fc:	f43f aeaa 	beq.w	8007454 <_strtod_l+0xbc>
 8007700:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007702:	498c      	ldr	r1, [pc, #560]	; (8007934 <_strtod_l+0x59c>)
 8007704:	3b01      	subs	r3, #1
 8007706:	a81d      	add	r0, sp, #116	; 0x74
 8007708:	931d      	str	r3, [sp, #116]	; 0x74
 800770a:	f001 fe15 	bl	8009338 <__match>
 800770e:	b910      	cbnz	r0, 8007716 <_strtod_l+0x37e>
 8007710:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007712:	3301      	adds	r3, #1
 8007714:	931d      	str	r3, [sp, #116]	; 0x74
 8007716:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8007944 <_strtod_l+0x5ac>
 800771a:	f04f 0a00 	mov.w	sl, #0
 800771e:	e67d      	b.n	800741c <_strtod_l+0x84>
 8007720:	4885      	ldr	r0, [pc, #532]	; (8007938 <_strtod_l+0x5a0>)
 8007722:	f002 fda9 	bl	800a278 <nan>
 8007726:	ed8d 0b04 	vstr	d0, [sp, #16]
 800772a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800772e:	e675      	b.n	800741c <_strtod_l+0x84>
 8007730:	9b07      	ldr	r3, [sp, #28]
 8007732:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007734:	1af3      	subs	r3, r6, r3
 8007736:	2f00      	cmp	r7, #0
 8007738:	bf08      	it	eq
 800773a:	462f      	moveq	r7, r5
 800773c:	2d10      	cmp	r5, #16
 800773e:	9308      	str	r3, [sp, #32]
 8007740:	46a8      	mov	r8, r5
 8007742:	bfa8      	it	ge
 8007744:	f04f 0810 	movge.w	r8, #16
 8007748:	f7f8 fedc 	bl	8000504 <__aeabi_ui2d>
 800774c:	2d09      	cmp	r5, #9
 800774e:	4682      	mov	sl, r0
 8007750:	468b      	mov	fp, r1
 8007752:	dd13      	ble.n	800777c <_strtod_l+0x3e4>
 8007754:	4b79      	ldr	r3, [pc, #484]	; (800793c <_strtod_l+0x5a4>)
 8007756:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800775a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800775e:	f7f8 ff4b 	bl	80005f8 <__aeabi_dmul>
 8007762:	4682      	mov	sl, r0
 8007764:	4648      	mov	r0, r9
 8007766:	468b      	mov	fp, r1
 8007768:	f7f8 fecc 	bl	8000504 <__aeabi_ui2d>
 800776c:	4602      	mov	r2, r0
 800776e:	460b      	mov	r3, r1
 8007770:	4650      	mov	r0, sl
 8007772:	4659      	mov	r1, fp
 8007774:	f7f8 fd8a 	bl	800028c <__adddf3>
 8007778:	4682      	mov	sl, r0
 800777a:	468b      	mov	fp, r1
 800777c:	2d0f      	cmp	r5, #15
 800777e:	dc38      	bgt.n	80077f2 <_strtod_l+0x45a>
 8007780:	9b08      	ldr	r3, [sp, #32]
 8007782:	2b00      	cmp	r3, #0
 8007784:	f43f ae4a 	beq.w	800741c <_strtod_l+0x84>
 8007788:	dd24      	ble.n	80077d4 <_strtod_l+0x43c>
 800778a:	2b16      	cmp	r3, #22
 800778c:	dc0b      	bgt.n	80077a6 <_strtod_l+0x40e>
 800778e:	4d6b      	ldr	r5, [pc, #428]	; (800793c <_strtod_l+0x5a4>)
 8007790:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007794:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007798:	4652      	mov	r2, sl
 800779a:	465b      	mov	r3, fp
 800779c:	f7f8 ff2c 	bl	80005f8 <__aeabi_dmul>
 80077a0:	4682      	mov	sl, r0
 80077a2:	468b      	mov	fp, r1
 80077a4:	e63a      	b.n	800741c <_strtod_l+0x84>
 80077a6:	9a08      	ldr	r2, [sp, #32]
 80077a8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80077ac:	4293      	cmp	r3, r2
 80077ae:	db20      	blt.n	80077f2 <_strtod_l+0x45a>
 80077b0:	4c62      	ldr	r4, [pc, #392]	; (800793c <_strtod_l+0x5a4>)
 80077b2:	f1c5 050f 	rsb	r5, r5, #15
 80077b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80077ba:	4652      	mov	r2, sl
 80077bc:	465b      	mov	r3, fp
 80077be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077c2:	f7f8 ff19 	bl	80005f8 <__aeabi_dmul>
 80077c6:	9b08      	ldr	r3, [sp, #32]
 80077c8:	1b5d      	subs	r5, r3, r5
 80077ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80077ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 80077d2:	e7e3      	b.n	800779c <_strtod_l+0x404>
 80077d4:	9b08      	ldr	r3, [sp, #32]
 80077d6:	3316      	adds	r3, #22
 80077d8:	db0b      	blt.n	80077f2 <_strtod_l+0x45a>
 80077da:	9b07      	ldr	r3, [sp, #28]
 80077dc:	4a57      	ldr	r2, [pc, #348]	; (800793c <_strtod_l+0x5a4>)
 80077de:	1b9e      	subs	r6, r3, r6
 80077e0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80077e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80077e8:	4650      	mov	r0, sl
 80077ea:	4659      	mov	r1, fp
 80077ec:	f7f9 f82e 	bl	800084c <__aeabi_ddiv>
 80077f0:	e7d6      	b.n	80077a0 <_strtod_l+0x408>
 80077f2:	9b08      	ldr	r3, [sp, #32]
 80077f4:	eba5 0808 	sub.w	r8, r5, r8
 80077f8:	4498      	add	r8, r3
 80077fa:	f1b8 0f00 	cmp.w	r8, #0
 80077fe:	dd71      	ble.n	80078e4 <_strtod_l+0x54c>
 8007800:	f018 030f 	ands.w	r3, r8, #15
 8007804:	d00a      	beq.n	800781c <_strtod_l+0x484>
 8007806:	494d      	ldr	r1, [pc, #308]	; (800793c <_strtod_l+0x5a4>)
 8007808:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800780c:	4652      	mov	r2, sl
 800780e:	465b      	mov	r3, fp
 8007810:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007814:	f7f8 fef0 	bl	80005f8 <__aeabi_dmul>
 8007818:	4682      	mov	sl, r0
 800781a:	468b      	mov	fp, r1
 800781c:	f038 080f 	bics.w	r8, r8, #15
 8007820:	d04d      	beq.n	80078be <_strtod_l+0x526>
 8007822:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007826:	dd22      	ble.n	800786e <_strtod_l+0x4d6>
 8007828:	2500      	movs	r5, #0
 800782a:	462e      	mov	r6, r5
 800782c:	9509      	str	r5, [sp, #36]	; 0x24
 800782e:	9507      	str	r5, [sp, #28]
 8007830:	2322      	movs	r3, #34	; 0x22
 8007832:	f8df b110 	ldr.w	fp, [pc, #272]	; 8007944 <_strtod_l+0x5ac>
 8007836:	6023      	str	r3, [r4, #0]
 8007838:	f04f 0a00 	mov.w	sl, #0
 800783c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800783e:	2b00      	cmp	r3, #0
 8007840:	f43f adec 	beq.w	800741c <_strtod_l+0x84>
 8007844:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007846:	4620      	mov	r0, r4
 8007848:	f001 fe84 	bl	8009554 <_Bfree>
 800784c:	9907      	ldr	r1, [sp, #28]
 800784e:	4620      	mov	r0, r4
 8007850:	f001 fe80 	bl	8009554 <_Bfree>
 8007854:	4631      	mov	r1, r6
 8007856:	4620      	mov	r0, r4
 8007858:	f001 fe7c 	bl	8009554 <_Bfree>
 800785c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800785e:	4620      	mov	r0, r4
 8007860:	f001 fe78 	bl	8009554 <_Bfree>
 8007864:	4629      	mov	r1, r5
 8007866:	4620      	mov	r0, r4
 8007868:	f001 fe74 	bl	8009554 <_Bfree>
 800786c:	e5d6      	b.n	800741c <_strtod_l+0x84>
 800786e:	2300      	movs	r3, #0
 8007870:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007874:	4650      	mov	r0, sl
 8007876:	4659      	mov	r1, fp
 8007878:	4699      	mov	r9, r3
 800787a:	f1b8 0f01 	cmp.w	r8, #1
 800787e:	dc21      	bgt.n	80078c4 <_strtod_l+0x52c>
 8007880:	b10b      	cbz	r3, 8007886 <_strtod_l+0x4ee>
 8007882:	4682      	mov	sl, r0
 8007884:	468b      	mov	fp, r1
 8007886:	4b2e      	ldr	r3, [pc, #184]	; (8007940 <_strtod_l+0x5a8>)
 8007888:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800788c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007890:	4652      	mov	r2, sl
 8007892:	465b      	mov	r3, fp
 8007894:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007898:	f7f8 feae 	bl	80005f8 <__aeabi_dmul>
 800789c:	4b29      	ldr	r3, [pc, #164]	; (8007944 <_strtod_l+0x5ac>)
 800789e:	460a      	mov	r2, r1
 80078a0:	400b      	ands	r3, r1
 80078a2:	4929      	ldr	r1, [pc, #164]	; (8007948 <_strtod_l+0x5b0>)
 80078a4:	428b      	cmp	r3, r1
 80078a6:	4682      	mov	sl, r0
 80078a8:	d8be      	bhi.n	8007828 <_strtod_l+0x490>
 80078aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80078ae:	428b      	cmp	r3, r1
 80078b0:	bf86      	itte	hi
 80078b2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800794c <_strtod_l+0x5b4>
 80078b6:	f04f 3aff 	movhi.w	sl, #4294967295
 80078ba:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80078be:	2300      	movs	r3, #0
 80078c0:	9304      	str	r3, [sp, #16]
 80078c2:	e081      	b.n	80079c8 <_strtod_l+0x630>
 80078c4:	f018 0f01 	tst.w	r8, #1
 80078c8:	d007      	beq.n	80078da <_strtod_l+0x542>
 80078ca:	4b1d      	ldr	r3, [pc, #116]	; (8007940 <_strtod_l+0x5a8>)
 80078cc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80078d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d4:	f7f8 fe90 	bl	80005f8 <__aeabi_dmul>
 80078d8:	2301      	movs	r3, #1
 80078da:	f109 0901 	add.w	r9, r9, #1
 80078de:	ea4f 0868 	mov.w	r8, r8, asr #1
 80078e2:	e7ca      	b.n	800787a <_strtod_l+0x4e2>
 80078e4:	d0eb      	beq.n	80078be <_strtod_l+0x526>
 80078e6:	f1c8 0800 	rsb	r8, r8, #0
 80078ea:	f018 020f 	ands.w	r2, r8, #15
 80078ee:	d00a      	beq.n	8007906 <_strtod_l+0x56e>
 80078f0:	4b12      	ldr	r3, [pc, #72]	; (800793c <_strtod_l+0x5a4>)
 80078f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078f6:	4650      	mov	r0, sl
 80078f8:	4659      	mov	r1, fp
 80078fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fe:	f7f8 ffa5 	bl	800084c <__aeabi_ddiv>
 8007902:	4682      	mov	sl, r0
 8007904:	468b      	mov	fp, r1
 8007906:	ea5f 1828 	movs.w	r8, r8, asr #4
 800790a:	d0d8      	beq.n	80078be <_strtod_l+0x526>
 800790c:	f1b8 0f1f 	cmp.w	r8, #31
 8007910:	dd1e      	ble.n	8007950 <_strtod_l+0x5b8>
 8007912:	2500      	movs	r5, #0
 8007914:	462e      	mov	r6, r5
 8007916:	9509      	str	r5, [sp, #36]	; 0x24
 8007918:	9507      	str	r5, [sp, #28]
 800791a:	2322      	movs	r3, #34	; 0x22
 800791c:	f04f 0a00 	mov.w	sl, #0
 8007920:	f04f 0b00 	mov.w	fp, #0
 8007924:	6023      	str	r3, [r4, #0]
 8007926:	e789      	b.n	800783c <_strtod_l+0x4a4>
 8007928:	0800e3d9 	.word	0x0800e3d9
 800792c:	0800e41c 	.word	0x0800e41c
 8007930:	0800e3d1 	.word	0x0800e3d1
 8007934:	0800e55c 	.word	0x0800e55c
 8007938:	0800e818 	.word	0x0800e818
 800793c:	0800e6f8 	.word	0x0800e6f8
 8007940:	0800e6d0 	.word	0x0800e6d0
 8007944:	7ff00000 	.word	0x7ff00000
 8007948:	7ca00000 	.word	0x7ca00000
 800794c:	7fefffff 	.word	0x7fefffff
 8007950:	f018 0310 	ands.w	r3, r8, #16
 8007954:	bf18      	it	ne
 8007956:	236a      	movne	r3, #106	; 0x6a
 8007958:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8007d10 <_strtod_l+0x978>
 800795c:	9304      	str	r3, [sp, #16]
 800795e:	4650      	mov	r0, sl
 8007960:	4659      	mov	r1, fp
 8007962:	2300      	movs	r3, #0
 8007964:	f018 0f01 	tst.w	r8, #1
 8007968:	d004      	beq.n	8007974 <_strtod_l+0x5dc>
 800796a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800796e:	f7f8 fe43 	bl	80005f8 <__aeabi_dmul>
 8007972:	2301      	movs	r3, #1
 8007974:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007978:	f109 0908 	add.w	r9, r9, #8
 800797c:	d1f2      	bne.n	8007964 <_strtod_l+0x5cc>
 800797e:	b10b      	cbz	r3, 8007984 <_strtod_l+0x5ec>
 8007980:	4682      	mov	sl, r0
 8007982:	468b      	mov	fp, r1
 8007984:	9b04      	ldr	r3, [sp, #16]
 8007986:	b1bb      	cbz	r3, 80079b8 <_strtod_l+0x620>
 8007988:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800798c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007990:	2b00      	cmp	r3, #0
 8007992:	4659      	mov	r1, fp
 8007994:	dd10      	ble.n	80079b8 <_strtod_l+0x620>
 8007996:	2b1f      	cmp	r3, #31
 8007998:	f340 8128 	ble.w	8007bec <_strtod_l+0x854>
 800799c:	2b34      	cmp	r3, #52	; 0x34
 800799e:	bfde      	ittt	le
 80079a0:	3b20      	suble	r3, #32
 80079a2:	f04f 32ff 	movle.w	r2, #4294967295
 80079a6:	fa02 f303 	lslle.w	r3, r2, r3
 80079aa:	f04f 0a00 	mov.w	sl, #0
 80079ae:	bfcc      	ite	gt
 80079b0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80079b4:	ea03 0b01 	andle.w	fp, r3, r1
 80079b8:	2200      	movs	r2, #0
 80079ba:	2300      	movs	r3, #0
 80079bc:	4650      	mov	r0, sl
 80079be:	4659      	mov	r1, fp
 80079c0:	f7f9 f882 	bl	8000ac8 <__aeabi_dcmpeq>
 80079c4:	2800      	cmp	r0, #0
 80079c6:	d1a4      	bne.n	8007912 <_strtod_l+0x57a>
 80079c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ca:	9300      	str	r3, [sp, #0]
 80079cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80079ce:	462b      	mov	r3, r5
 80079d0:	463a      	mov	r2, r7
 80079d2:	4620      	mov	r0, r4
 80079d4:	f001 fe2a 	bl	800962c <__s2b>
 80079d8:	9009      	str	r0, [sp, #36]	; 0x24
 80079da:	2800      	cmp	r0, #0
 80079dc:	f43f af24 	beq.w	8007828 <_strtod_l+0x490>
 80079e0:	9b07      	ldr	r3, [sp, #28]
 80079e2:	1b9e      	subs	r6, r3, r6
 80079e4:	9b08      	ldr	r3, [sp, #32]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	bfb4      	ite	lt
 80079ea:	4633      	movlt	r3, r6
 80079ec:	2300      	movge	r3, #0
 80079ee:	9310      	str	r3, [sp, #64]	; 0x40
 80079f0:	9b08      	ldr	r3, [sp, #32]
 80079f2:	2500      	movs	r5, #0
 80079f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80079f8:	9318      	str	r3, [sp, #96]	; 0x60
 80079fa:	462e      	mov	r6, r5
 80079fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079fe:	4620      	mov	r0, r4
 8007a00:	6859      	ldr	r1, [r3, #4]
 8007a02:	f001 fd67 	bl	80094d4 <_Balloc>
 8007a06:	9007      	str	r0, [sp, #28]
 8007a08:	2800      	cmp	r0, #0
 8007a0a:	f43f af11 	beq.w	8007830 <_strtod_l+0x498>
 8007a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a10:	691a      	ldr	r2, [r3, #16]
 8007a12:	3202      	adds	r2, #2
 8007a14:	f103 010c 	add.w	r1, r3, #12
 8007a18:	0092      	lsls	r2, r2, #2
 8007a1a:	300c      	adds	r0, #12
 8007a1c:	f7fe fde8 	bl	80065f0 <memcpy>
 8007a20:	ec4b ab10 	vmov	d0, sl, fp
 8007a24:	aa20      	add	r2, sp, #128	; 0x80
 8007a26:	a91f      	add	r1, sp, #124	; 0x7c
 8007a28:	4620      	mov	r0, r4
 8007a2a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8007a2e:	f002 f939 	bl	8009ca4 <__d2b>
 8007a32:	901e      	str	r0, [sp, #120]	; 0x78
 8007a34:	2800      	cmp	r0, #0
 8007a36:	f43f aefb 	beq.w	8007830 <_strtod_l+0x498>
 8007a3a:	2101      	movs	r1, #1
 8007a3c:	4620      	mov	r0, r4
 8007a3e:	f001 fe8f 	bl	8009760 <__i2b>
 8007a42:	4606      	mov	r6, r0
 8007a44:	2800      	cmp	r0, #0
 8007a46:	f43f aef3 	beq.w	8007830 <_strtod_l+0x498>
 8007a4a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a4c:	9904      	ldr	r1, [sp, #16]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	bfab      	itete	ge
 8007a52:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8007a54:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8007a56:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007a58:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8007a5c:	bfac      	ite	ge
 8007a5e:	eb03 0902 	addge.w	r9, r3, r2
 8007a62:	1ad7      	sublt	r7, r2, r3
 8007a64:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007a66:	eba3 0801 	sub.w	r8, r3, r1
 8007a6a:	4490      	add	r8, r2
 8007a6c:	4ba3      	ldr	r3, [pc, #652]	; (8007cfc <_strtod_l+0x964>)
 8007a6e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007a72:	4598      	cmp	r8, r3
 8007a74:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007a78:	f280 80cc 	bge.w	8007c14 <_strtod_l+0x87c>
 8007a7c:	eba3 0308 	sub.w	r3, r3, r8
 8007a80:	2b1f      	cmp	r3, #31
 8007a82:	eba2 0203 	sub.w	r2, r2, r3
 8007a86:	f04f 0101 	mov.w	r1, #1
 8007a8a:	f300 80b6 	bgt.w	8007bfa <_strtod_l+0x862>
 8007a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8007a92:	9311      	str	r3, [sp, #68]	; 0x44
 8007a94:	2300      	movs	r3, #0
 8007a96:	930c      	str	r3, [sp, #48]	; 0x30
 8007a98:	eb09 0802 	add.w	r8, r9, r2
 8007a9c:	9b04      	ldr	r3, [sp, #16]
 8007a9e:	45c1      	cmp	r9, r8
 8007aa0:	4417      	add	r7, r2
 8007aa2:	441f      	add	r7, r3
 8007aa4:	464b      	mov	r3, r9
 8007aa6:	bfa8      	it	ge
 8007aa8:	4643      	movge	r3, r8
 8007aaa:	42bb      	cmp	r3, r7
 8007aac:	bfa8      	it	ge
 8007aae:	463b      	movge	r3, r7
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	bfc2      	ittt	gt
 8007ab4:	eba8 0803 	subgt.w	r8, r8, r3
 8007ab8:	1aff      	subgt	r7, r7, r3
 8007aba:	eba9 0903 	subgt.w	r9, r9, r3
 8007abe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	dd17      	ble.n	8007af4 <_strtod_l+0x75c>
 8007ac4:	4631      	mov	r1, r6
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	4620      	mov	r0, r4
 8007aca:	f001 ff05 	bl	80098d8 <__pow5mult>
 8007ace:	4606      	mov	r6, r0
 8007ad0:	2800      	cmp	r0, #0
 8007ad2:	f43f aead 	beq.w	8007830 <_strtod_l+0x498>
 8007ad6:	4601      	mov	r1, r0
 8007ad8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007ada:	4620      	mov	r0, r4
 8007adc:	f001 fe56 	bl	800978c <__multiply>
 8007ae0:	900f      	str	r0, [sp, #60]	; 0x3c
 8007ae2:	2800      	cmp	r0, #0
 8007ae4:	f43f aea4 	beq.w	8007830 <_strtod_l+0x498>
 8007ae8:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007aea:	4620      	mov	r0, r4
 8007aec:	f001 fd32 	bl	8009554 <_Bfree>
 8007af0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007af2:	931e      	str	r3, [sp, #120]	; 0x78
 8007af4:	f1b8 0f00 	cmp.w	r8, #0
 8007af8:	f300 8091 	bgt.w	8007c1e <_strtod_l+0x886>
 8007afc:	9b08      	ldr	r3, [sp, #32]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	dd08      	ble.n	8007b14 <_strtod_l+0x77c>
 8007b02:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007b04:	9907      	ldr	r1, [sp, #28]
 8007b06:	4620      	mov	r0, r4
 8007b08:	f001 fee6 	bl	80098d8 <__pow5mult>
 8007b0c:	9007      	str	r0, [sp, #28]
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	f43f ae8e 	beq.w	8007830 <_strtod_l+0x498>
 8007b14:	2f00      	cmp	r7, #0
 8007b16:	dd08      	ble.n	8007b2a <_strtod_l+0x792>
 8007b18:	9907      	ldr	r1, [sp, #28]
 8007b1a:	463a      	mov	r2, r7
 8007b1c:	4620      	mov	r0, r4
 8007b1e:	f001 ff35 	bl	800998c <__lshift>
 8007b22:	9007      	str	r0, [sp, #28]
 8007b24:	2800      	cmp	r0, #0
 8007b26:	f43f ae83 	beq.w	8007830 <_strtod_l+0x498>
 8007b2a:	f1b9 0f00 	cmp.w	r9, #0
 8007b2e:	dd08      	ble.n	8007b42 <_strtod_l+0x7aa>
 8007b30:	4631      	mov	r1, r6
 8007b32:	464a      	mov	r2, r9
 8007b34:	4620      	mov	r0, r4
 8007b36:	f001 ff29 	bl	800998c <__lshift>
 8007b3a:	4606      	mov	r6, r0
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	f43f ae77 	beq.w	8007830 <_strtod_l+0x498>
 8007b42:	9a07      	ldr	r2, [sp, #28]
 8007b44:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007b46:	4620      	mov	r0, r4
 8007b48:	f001 ffa8 	bl	8009a9c <__mdiff>
 8007b4c:	4605      	mov	r5, r0
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	f43f ae6e 	beq.w	8007830 <_strtod_l+0x498>
 8007b54:	68c3      	ldr	r3, [r0, #12]
 8007b56:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b58:	2300      	movs	r3, #0
 8007b5a:	60c3      	str	r3, [r0, #12]
 8007b5c:	4631      	mov	r1, r6
 8007b5e:	f001 ff81 	bl	8009a64 <__mcmp>
 8007b62:	2800      	cmp	r0, #0
 8007b64:	da65      	bge.n	8007c32 <_strtod_l+0x89a>
 8007b66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b68:	ea53 030a 	orrs.w	r3, r3, sl
 8007b6c:	f040 8087 	bne.w	8007c7e <_strtod_l+0x8e6>
 8007b70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	f040 8082 	bne.w	8007c7e <_strtod_l+0x8e6>
 8007b7a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b7e:	0d1b      	lsrs	r3, r3, #20
 8007b80:	051b      	lsls	r3, r3, #20
 8007b82:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007b86:	d97a      	bls.n	8007c7e <_strtod_l+0x8e6>
 8007b88:	696b      	ldr	r3, [r5, #20]
 8007b8a:	b913      	cbnz	r3, 8007b92 <_strtod_l+0x7fa>
 8007b8c:	692b      	ldr	r3, [r5, #16]
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	dd75      	ble.n	8007c7e <_strtod_l+0x8e6>
 8007b92:	4629      	mov	r1, r5
 8007b94:	2201      	movs	r2, #1
 8007b96:	4620      	mov	r0, r4
 8007b98:	f001 fef8 	bl	800998c <__lshift>
 8007b9c:	4631      	mov	r1, r6
 8007b9e:	4605      	mov	r5, r0
 8007ba0:	f001 ff60 	bl	8009a64 <__mcmp>
 8007ba4:	2800      	cmp	r0, #0
 8007ba6:	dd6a      	ble.n	8007c7e <_strtod_l+0x8e6>
 8007ba8:	9904      	ldr	r1, [sp, #16]
 8007baa:	4a55      	ldr	r2, [pc, #340]	; (8007d00 <_strtod_l+0x968>)
 8007bac:	465b      	mov	r3, fp
 8007bae:	2900      	cmp	r1, #0
 8007bb0:	f000 8085 	beq.w	8007cbe <_strtod_l+0x926>
 8007bb4:	ea02 010b 	and.w	r1, r2, fp
 8007bb8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007bbc:	dc7f      	bgt.n	8007cbe <_strtod_l+0x926>
 8007bbe:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007bc2:	f77f aeaa 	ble.w	800791a <_strtod_l+0x582>
 8007bc6:	4a4f      	ldr	r2, [pc, #316]	; (8007d04 <_strtod_l+0x96c>)
 8007bc8:	2300      	movs	r3, #0
 8007bca:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007bce:	4650      	mov	r0, sl
 8007bd0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8007bd4:	4659      	mov	r1, fp
 8007bd6:	f7f8 fd0f 	bl	80005f8 <__aeabi_dmul>
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4303      	orrs	r3, r0
 8007bde:	bf08      	it	eq
 8007be0:	2322      	moveq	r3, #34	; 0x22
 8007be2:	4682      	mov	sl, r0
 8007be4:	468b      	mov	fp, r1
 8007be6:	bf08      	it	eq
 8007be8:	6023      	streq	r3, [r4, #0]
 8007bea:	e62b      	b.n	8007844 <_strtod_l+0x4ac>
 8007bec:	f04f 32ff 	mov.w	r2, #4294967295
 8007bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8007bf4:	ea03 0a0a 	and.w	sl, r3, sl
 8007bf8:	e6de      	b.n	80079b8 <_strtod_l+0x620>
 8007bfa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007bfe:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007c02:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007c06:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007c0a:	fa01 f308 	lsl.w	r3, r1, r8
 8007c0e:	930c      	str	r3, [sp, #48]	; 0x30
 8007c10:	9111      	str	r1, [sp, #68]	; 0x44
 8007c12:	e741      	b.n	8007a98 <_strtod_l+0x700>
 8007c14:	2300      	movs	r3, #0
 8007c16:	930c      	str	r3, [sp, #48]	; 0x30
 8007c18:	2301      	movs	r3, #1
 8007c1a:	9311      	str	r3, [sp, #68]	; 0x44
 8007c1c:	e73c      	b.n	8007a98 <_strtod_l+0x700>
 8007c1e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007c20:	4642      	mov	r2, r8
 8007c22:	4620      	mov	r0, r4
 8007c24:	f001 feb2 	bl	800998c <__lshift>
 8007c28:	901e      	str	r0, [sp, #120]	; 0x78
 8007c2a:	2800      	cmp	r0, #0
 8007c2c:	f47f af66 	bne.w	8007afc <_strtod_l+0x764>
 8007c30:	e5fe      	b.n	8007830 <_strtod_l+0x498>
 8007c32:	465f      	mov	r7, fp
 8007c34:	d16e      	bne.n	8007d14 <_strtod_l+0x97c>
 8007c36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c38:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007c3c:	b342      	cbz	r2, 8007c90 <_strtod_l+0x8f8>
 8007c3e:	4a32      	ldr	r2, [pc, #200]	; (8007d08 <_strtod_l+0x970>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d128      	bne.n	8007c96 <_strtod_l+0x8fe>
 8007c44:	9b04      	ldr	r3, [sp, #16]
 8007c46:	4650      	mov	r0, sl
 8007c48:	b1eb      	cbz	r3, 8007c86 <_strtod_l+0x8ee>
 8007c4a:	4a2d      	ldr	r2, [pc, #180]	; (8007d00 <_strtod_l+0x968>)
 8007c4c:	403a      	ands	r2, r7
 8007c4e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007c52:	f04f 31ff 	mov.w	r1, #4294967295
 8007c56:	d819      	bhi.n	8007c8c <_strtod_l+0x8f4>
 8007c58:	0d12      	lsrs	r2, r2, #20
 8007c5a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8007c62:	4298      	cmp	r0, r3
 8007c64:	d117      	bne.n	8007c96 <_strtod_l+0x8fe>
 8007c66:	4b29      	ldr	r3, [pc, #164]	; (8007d0c <_strtod_l+0x974>)
 8007c68:	429f      	cmp	r7, r3
 8007c6a:	d102      	bne.n	8007c72 <_strtod_l+0x8da>
 8007c6c:	3001      	adds	r0, #1
 8007c6e:	f43f addf 	beq.w	8007830 <_strtod_l+0x498>
 8007c72:	4b23      	ldr	r3, [pc, #140]	; (8007d00 <_strtod_l+0x968>)
 8007c74:	403b      	ands	r3, r7
 8007c76:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007c7a:	f04f 0a00 	mov.w	sl, #0
 8007c7e:	9b04      	ldr	r3, [sp, #16]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d1a0      	bne.n	8007bc6 <_strtod_l+0x82e>
 8007c84:	e5de      	b.n	8007844 <_strtod_l+0x4ac>
 8007c86:	f04f 33ff 	mov.w	r3, #4294967295
 8007c8a:	e7ea      	b.n	8007c62 <_strtod_l+0x8ca>
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	e7e8      	b.n	8007c62 <_strtod_l+0x8ca>
 8007c90:	ea53 030a 	orrs.w	r3, r3, sl
 8007c94:	d088      	beq.n	8007ba8 <_strtod_l+0x810>
 8007c96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c98:	b1db      	cbz	r3, 8007cd2 <_strtod_l+0x93a>
 8007c9a:	423b      	tst	r3, r7
 8007c9c:	d0ef      	beq.n	8007c7e <_strtod_l+0x8e6>
 8007c9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ca0:	9a04      	ldr	r2, [sp, #16]
 8007ca2:	4650      	mov	r0, sl
 8007ca4:	4659      	mov	r1, fp
 8007ca6:	b1c3      	cbz	r3, 8007cda <_strtod_l+0x942>
 8007ca8:	f7ff fb58 	bl	800735c <sulp>
 8007cac:	4602      	mov	r2, r0
 8007cae:	460b      	mov	r3, r1
 8007cb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cb4:	f7f8 faea 	bl	800028c <__adddf3>
 8007cb8:	4682      	mov	sl, r0
 8007cba:	468b      	mov	fp, r1
 8007cbc:	e7df      	b.n	8007c7e <_strtod_l+0x8e6>
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007cc4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007cc8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007ccc:	f04f 3aff 	mov.w	sl, #4294967295
 8007cd0:	e7d5      	b.n	8007c7e <_strtod_l+0x8e6>
 8007cd2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007cd4:	ea13 0f0a 	tst.w	r3, sl
 8007cd8:	e7e0      	b.n	8007c9c <_strtod_l+0x904>
 8007cda:	f7ff fb3f 	bl	800735c <sulp>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	460b      	mov	r3, r1
 8007ce2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ce6:	f7f8 facf 	bl	8000288 <__aeabi_dsub>
 8007cea:	2200      	movs	r2, #0
 8007cec:	2300      	movs	r3, #0
 8007cee:	4682      	mov	sl, r0
 8007cf0:	468b      	mov	fp, r1
 8007cf2:	f7f8 fee9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	d0c1      	beq.n	8007c7e <_strtod_l+0x8e6>
 8007cfa:	e60e      	b.n	800791a <_strtod_l+0x582>
 8007cfc:	fffffc02 	.word	0xfffffc02
 8007d00:	7ff00000 	.word	0x7ff00000
 8007d04:	39500000 	.word	0x39500000
 8007d08:	000fffff 	.word	0x000fffff
 8007d0c:	7fefffff 	.word	0x7fefffff
 8007d10:	0800e430 	.word	0x0800e430
 8007d14:	4631      	mov	r1, r6
 8007d16:	4628      	mov	r0, r5
 8007d18:	f002 f820 	bl	8009d5c <__ratio>
 8007d1c:	ec59 8b10 	vmov	r8, r9, d0
 8007d20:	ee10 0a10 	vmov	r0, s0
 8007d24:	2200      	movs	r2, #0
 8007d26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007d2a:	4649      	mov	r1, r9
 8007d2c:	f7f8 fee0 	bl	8000af0 <__aeabi_dcmple>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	d07c      	beq.n	8007e2e <_strtod_l+0xa96>
 8007d34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d04c      	beq.n	8007dd4 <_strtod_l+0xa3c>
 8007d3a:	4b95      	ldr	r3, [pc, #596]	; (8007f90 <_strtod_l+0xbf8>)
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007d42:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007f90 <_strtod_l+0xbf8>
 8007d46:	f04f 0800 	mov.w	r8, #0
 8007d4a:	4b92      	ldr	r3, [pc, #584]	; (8007f94 <_strtod_l+0xbfc>)
 8007d4c:	403b      	ands	r3, r7
 8007d4e:	9311      	str	r3, [sp, #68]	; 0x44
 8007d50:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007d52:	4b91      	ldr	r3, [pc, #580]	; (8007f98 <_strtod_l+0xc00>)
 8007d54:	429a      	cmp	r2, r3
 8007d56:	f040 80b2 	bne.w	8007ebe <_strtod_l+0xb26>
 8007d5a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007d5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d62:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007d66:	ec4b ab10 	vmov	d0, sl, fp
 8007d6a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8007d6e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007d72:	f001 ff1b 	bl	8009bac <__ulp>
 8007d76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d7a:	ec53 2b10 	vmov	r2, r3, d0
 8007d7e:	f7f8 fc3b 	bl	80005f8 <__aeabi_dmul>
 8007d82:	4652      	mov	r2, sl
 8007d84:	465b      	mov	r3, fp
 8007d86:	f7f8 fa81 	bl	800028c <__adddf3>
 8007d8a:	460b      	mov	r3, r1
 8007d8c:	4981      	ldr	r1, [pc, #516]	; (8007f94 <_strtod_l+0xbfc>)
 8007d8e:	4a83      	ldr	r2, [pc, #524]	; (8007f9c <_strtod_l+0xc04>)
 8007d90:	4019      	ands	r1, r3
 8007d92:	4291      	cmp	r1, r2
 8007d94:	4682      	mov	sl, r0
 8007d96:	d95e      	bls.n	8007e56 <_strtod_l+0xabe>
 8007d98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d9a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d103      	bne.n	8007daa <_strtod_l+0xa12>
 8007da2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007da4:	3301      	adds	r3, #1
 8007da6:	f43f ad43 	beq.w	8007830 <_strtod_l+0x498>
 8007daa:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007fa8 <_strtod_l+0xc10>
 8007dae:	f04f 3aff 	mov.w	sl, #4294967295
 8007db2:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007db4:	4620      	mov	r0, r4
 8007db6:	f001 fbcd 	bl	8009554 <_Bfree>
 8007dba:	9907      	ldr	r1, [sp, #28]
 8007dbc:	4620      	mov	r0, r4
 8007dbe:	f001 fbc9 	bl	8009554 <_Bfree>
 8007dc2:	4631      	mov	r1, r6
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	f001 fbc5 	bl	8009554 <_Bfree>
 8007dca:	4629      	mov	r1, r5
 8007dcc:	4620      	mov	r0, r4
 8007dce:	f001 fbc1 	bl	8009554 <_Bfree>
 8007dd2:	e613      	b.n	80079fc <_strtod_l+0x664>
 8007dd4:	f1ba 0f00 	cmp.w	sl, #0
 8007dd8:	d11b      	bne.n	8007e12 <_strtod_l+0xa7a>
 8007dda:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007dde:	b9f3      	cbnz	r3, 8007e1e <_strtod_l+0xa86>
 8007de0:	4b6b      	ldr	r3, [pc, #428]	; (8007f90 <_strtod_l+0xbf8>)
 8007de2:	2200      	movs	r2, #0
 8007de4:	4640      	mov	r0, r8
 8007de6:	4649      	mov	r1, r9
 8007de8:	f7f8 fe78 	bl	8000adc <__aeabi_dcmplt>
 8007dec:	b9d0      	cbnz	r0, 8007e24 <_strtod_l+0xa8c>
 8007dee:	4640      	mov	r0, r8
 8007df0:	4649      	mov	r1, r9
 8007df2:	4b6b      	ldr	r3, [pc, #428]	; (8007fa0 <_strtod_l+0xc08>)
 8007df4:	2200      	movs	r2, #0
 8007df6:	f7f8 fbff 	bl	80005f8 <__aeabi_dmul>
 8007dfa:	4680      	mov	r8, r0
 8007dfc:	4689      	mov	r9, r1
 8007dfe:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007e02:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8007e06:	931b      	str	r3, [sp, #108]	; 0x6c
 8007e08:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8007e0c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007e10:	e79b      	b.n	8007d4a <_strtod_l+0x9b2>
 8007e12:	f1ba 0f01 	cmp.w	sl, #1
 8007e16:	d102      	bne.n	8007e1e <_strtod_l+0xa86>
 8007e18:	2f00      	cmp	r7, #0
 8007e1a:	f43f ad7e 	beq.w	800791a <_strtod_l+0x582>
 8007e1e:	4b61      	ldr	r3, [pc, #388]	; (8007fa4 <_strtod_l+0xc0c>)
 8007e20:	2200      	movs	r2, #0
 8007e22:	e78c      	b.n	8007d3e <_strtod_l+0x9a6>
 8007e24:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007fa0 <_strtod_l+0xc08>
 8007e28:	f04f 0800 	mov.w	r8, #0
 8007e2c:	e7e7      	b.n	8007dfe <_strtod_l+0xa66>
 8007e2e:	4b5c      	ldr	r3, [pc, #368]	; (8007fa0 <_strtod_l+0xc08>)
 8007e30:	4640      	mov	r0, r8
 8007e32:	4649      	mov	r1, r9
 8007e34:	2200      	movs	r2, #0
 8007e36:	f7f8 fbdf 	bl	80005f8 <__aeabi_dmul>
 8007e3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e3c:	4680      	mov	r8, r0
 8007e3e:	4689      	mov	r9, r1
 8007e40:	b933      	cbnz	r3, 8007e50 <_strtod_l+0xab8>
 8007e42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e46:	9012      	str	r0, [sp, #72]	; 0x48
 8007e48:	9313      	str	r3, [sp, #76]	; 0x4c
 8007e4a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007e4e:	e7dd      	b.n	8007e0c <_strtod_l+0xa74>
 8007e50:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8007e54:	e7f9      	b.n	8007e4a <_strtod_l+0xab2>
 8007e56:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007e5a:	9b04      	ldr	r3, [sp, #16]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d1a8      	bne.n	8007db2 <_strtod_l+0xa1a>
 8007e60:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007e64:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007e66:	0d1b      	lsrs	r3, r3, #20
 8007e68:	051b      	lsls	r3, r3, #20
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d1a1      	bne.n	8007db2 <_strtod_l+0xa1a>
 8007e6e:	4640      	mov	r0, r8
 8007e70:	4649      	mov	r1, r9
 8007e72:	f7f8 ff21 	bl	8000cb8 <__aeabi_d2lz>
 8007e76:	f7f8 fb91 	bl	800059c <__aeabi_l2d>
 8007e7a:	4602      	mov	r2, r0
 8007e7c:	460b      	mov	r3, r1
 8007e7e:	4640      	mov	r0, r8
 8007e80:	4649      	mov	r1, r9
 8007e82:	f7f8 fa01 	bl	8000288 <__aeabi_dsub>
 8007e86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007e88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e8c:	ea43 030a 	orr.w	r3, r3, sl
 8007e90:	4313      	orrs	r3, r2
 8007e92:	4680      	mov	r8, r0
 8007e94:	4689      	mov	r9, r1
 8007e96:	d053      	beq.n	8007f40 <_strtod_l+0xba8>
 8007e98:	a335      	add	r3, pc, #212	; (adr r3, 8007f70 <_strtod_l+0xbd8>)
 8007e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9e:	f7f8 fe1d 	bl	8000adc <__aeabi_dcmplt>
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	f47f acce 	bne.w	8007844 <_strtod_l+0x4ac>
 8007ea8:	a333      	add	r3, pc, #204	; (adr r3, 8007f78 <_strtod_l+0xbe0>)
 8007eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eae:	4640      	mov	r0, r8
 8007eb0:	4649      	mov	r1, r9
 8007eb2:	f7f8 fe31 	bl	8000b18 <__aeabi_dcmpgt>
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	f43f af7b 	beq.w	8007db2 <_strtod_l+0xa1a>
 8007ebc:	e4c2      	b.n	8007844 <_strtod_l+0x4ac>
 8007ebe:	9b04      	ldr	r3, [sp, #16]
 8007ec0:	b333      	cbz	r3, 8007f10 <_strtod_l+0xb78>
 8007ec2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ec4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007ec8:	d822      	bhi.n	8007f10 <_strtod_l+0xb78>
 8007eca:	a32d      	add	r3, pc, #180	; (adr r3, 8007f80 <_strtod_l+0xbe8>)
 8007ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed0:	4640      	mov	r0, r8
 8007ed2:	4649      	mov	r1, r9
 8007ed4:	f7f8 fe0c 	bl	8000af0 <__aeabi_dcmple>
 8007ed8:	b1a0      	cbz	r0, 8007f04 <_strtod_l+0xb6c>
 8007eda:	4649      	mov	r1, r9
 8007edc:	4640      	mov	r0, r8
 8007ede:	f7f8 fe63 	bl	8000ba8 <__aeabi_d2uiz>
 8007ee2:	2801      	cmp	r0, #1
 8007ee4:	bf38      	it	cc
 8007ee6:	2001      	movcc	r0, #1
 8007ee8:	f7f8 fb0c 	bl	8000504 <__aeabi_ui2d>
 8007eec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007eee:	4680      	mov	r8, r0
 8007ef0:	4689      	mov	r9, r1
 8007ef2:	bb13      	cbnz	r3, 8007f3a <_strtod_l+0xba2>
 8007ef4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ef8:	9014      	str	r0, [sp, #80]	; 0x50
 8007efa:	9315      	str	r3, [sp, #84]	; 0x54
 8007efc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007f00:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007f04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f06:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007f08:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007f0c:	1a9b      	subs	r3, r3, r2
 8007f0e:	930d      	str	r3, [sp, #52]	; 0x34
 8007f10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f14:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007f18:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007f1c:	f001 fe46 	bl	8009bac <__ulp>
 8007f20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f24:	ec53 2b10 	vmov	r2, r3, d0
 8007f28:	f7f8 fb66 	bl	80005f8 <__aeabi_dmul>
 8007f2c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007f30:	f7f8 f9ac 	bl	800028c <__adddf3>
 8007f34:	4682      	mov	sl, r0
 8007f36:	468b      	mov	fp, r1
 8007f38:	e78f      	b.n	8007e5a <_strtod_l+0xac2>
 8007f3a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8007f3e:	e7dd      	b.n	8007efc <_strtod_l+0xb64>
 8007f40:	a311      	add	r3, pc, #68	; (adr r3, 8007f88 <_strtod_l+0xbf0>)
 8007f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f46:	f7f8 fdc9 	bl	8000adc <__aeabi_dcmplt>
 8007f4a:	e7b4      	b.n	8007eb6 <_strtod_l+0xb1e>
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	930e      	str	r3, [sp, #56]	; 0x38
 8007f50:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007f52:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007f54:	6013      	str	r3, [r2, #0]
 8007f56:	f7ff ba65 	b.w	8007424 <_strtod_l+0x8c>
 8007f5a:	2b65      	cmp	r3, #101	; 0x65
 8007f5c:	f43f ab5d 	beq.w	800761a <_strtod_l+0x282>
 8007f60:	2b45      	cmp	r3, #69	; 0x45
 8007f62:	f43f ab5a 	beq.w	800761a <_strtod_l+0x282>
 8007f66:	2201      	movs	r2, #1
 8007f68:	f7ff bb92 	b.w	8007690 <_strtod_l+0x2f8>
 8007f6c:	f3af 8000 	nop.w
 8007f70:	94a03595 	.word	0x94a03595
 8007f74:	3fdfffff 	.word	0x3fdfffff
 8007f78:	35afe535 	.word	0x35afe535
 8007f7c:	3fe00000 	.word	0x3fe00000
 8007f80:	ffc00000 	.word	0xffc00000
 8007f84:	41dfffff 	.word	0x41dfffff
 8007f88:	94a03595 	.word	0x94a03595
 8007f8c:	3fcfffff 	.word	0x3fcfffff
 8007f90:	3ff00000 	.word	0x3ff00000
 8007f94:	7ff00000 	.word	0x7ff00000
 8007f98:	7fe00000 	.word	0x7fe00000
 8007f9c:	7c9fffff 	.word	0x7c9fffff
 8007fa0:	3fe00000 	.word	0x3fe00000
 8007fa4:	bff00000 	.word	0xbff00000
 8007fa8:	7fefffff 	.word	0x7fefffff

08007fac <_strtod_r>:
 8007fac:	4b01      	ldr	r3, [pc, #4]	; (8007fb4 <_strtod_r+0x8>)
 8007fae:	f7ff b9f3 	b.w	8007398 <_strtod_l>
 8007fb2:	bf00      	nop
 8007fb4:	20000078 	.word	0x20000078

08007fb8 <_strtol_l.isra.0>:
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fbe:	d001      	beq.n	8007fc4 <_strtol_l.isra.0+0xc>
 8007fc0:	2b24      	cmp	r3, #36	; 0x24
 8007fc2:	d906      	bls.n	8007fd2 <_strtol_l.isra.0+0x1a>
 8007fc4:	f7fe faea 	bl	800659c <__errno>
 8007fc8:	2316      	movs	r3, #22
 8007fca:	6003      	str	r3, [r0, #0]
 8007fcc:	2000      	movs	r0, #0
 8007fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fd2:	4f3a      	ldr	r7, [pc, #232]	; (80080bc <_strtol_l.isra.0+0x104>)
 8007fd4:	468e      	mov	lr, r1
 8007fd6:	4676      	mov	r6, lr
 8007fd8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007fdc:	5de5      	ldrb	r5, [r4, r7]
 8007fde:	f015 0508 	ands.w	r5, r5, #8
 8007fe2:	d1f8      	bne.n	8007fd6 <_strtol_l.isra.0+0x1e>
 8007fe4:	2c2d      	cmp	r4, #45	; 0x2d
 8007fe6:	d134      	bne.n	8008052 <_strtol_l.isra.0+0x9a>
 8007fe8:	f89e 4000 	ldrb.w	r4, [lr]
 8007fec:	f04f 0801 	mov.w	r8, #1
 8007ff0:	f106 0e02 	add.w	lr, r6, #2
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d05c      	beq.n	80080b2 <_strtol_l.isra.0+0xfa>
 8007ff8:	2b10      	cmp	r3, #16
 8007ffa:	d10c      	bne.n	8008016 <_strtol_l.isra.0+0x5e>
 8007ffc:	2c30      	cmp	r4, #48	; 0x30
 8007ffe:	d10a      	bne.n	8008016 <_strtol_l.isra.0+0x5e>
 8008000:	f89e 4000 	ldrb.w	r4, [lr]
 8008004:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008008:	2c58      	cmp	r4, #88	; 0x58
 800800a:	d14d      	bne.n	80080a8 <_strtol_l.isra.0+0xf0>
 800800c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008010:	2310      	movs	r3, #16
 8008012:	f10e 0e02 	add.w	lr, lr, #2
 8008016:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800801a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800801e:	2600      	movs	r6, #0
 8008020:	fbbc f9f3 	udiv	r9, ip, r3
 8008024:	4635      	mov	r5, r6
 8008026:	fb03 ca19 	mls	sl, r3, r9, ip
 800802a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800802e:	2f09      	cmp	r7, #9
 8008030:	d818      	bhi.n	8008064 <_strtol_l.isra.0+0xac>
 8008032:	463c      	mov	r4, r7
 8008034:	42a3      	cmp	r3, r4
 8008036:	dd24      	ble.n	8008082 <_strtol_l.isra.0+0xca>
 8008038:	2e00      	cmp	r6, #0
 800803a:	db1f      	blt.n	800807c <_strtol_l.isra.0+0xc4>
 800803c:	45a9      	cmp	r9, r5
 800803e:	d31d      	bcc.n	800807c <_strtol_l.isra.0+0xc4>
 8008040:	d101      	bne.n	8008046 <_strtol_l.isra.0+0x8e>
 8008042:	45a2      	cmp	sl, r4
 8008044:	db1a      	blt.n	800807c <_strtol_l.isra.0+0xc4>
 8008046:	fb05 4503 	mla	r5, r5, r3, r4
 800804a:	2601      	movs	r6, #1
 800804c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008050:	e7eb      	b.n	800802a <_strtol_l.isra.0+0x72>
 8008052:	2c2b      	cmp	r4, #43	; 0x2b
 8008054:	bf08      	it	eq
 8008056:	f89e 4000 	ldrbeq.w	r4, [lr]
 800805a:	46a8      	mov	r8, r5
 800805c:	bf08      	it	eq
 800805e:	f106 0e02 	addeq.w	lr, r6, #2
 8008062:	e7c7      	b.n	8007ff4 <_strtol_l.isra.0+0x3c>
 8008064:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008068:	2f19      	cmp	r7, #25
 800806a:	d801      	bhi.n	8008070 <_strtol_l.isra.0+0xb8>
 800806c:	3c37      	subs	r4, #55	; 0x37
 800806e:	e7e1      	b.n	8008034 <_strtol_l.isra.0+0x7c>
 8008070:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008074:	2f19      	cmp	r7, #25
 8008076:	d804      	bhi.n	8008082 <_strtol_l.isra.0+0xca>
 8008078:	3c57      	subs	r4, #87	; 0x57
 800807a:	e7db      	b.n	8008034 <_strtol_l.isra.0+0x7c>
 800807c:	f04f 36ff 	mov.w	r6, #4294967295
 8008080:	e7e4      	b.n	800804c <_strtol_l.isra.0+0x94>
 8008082:	2e00      	cmp	r6, #0
 8008084:	da05      	bge.n	8008092 <_strtol_l.isra.0+0xda>
 8008086:	2322      	movs	r3, #34	; 0x22
 8008088:	6003      	str	r3, [r0, #0]
 800808a:	4665      	mov	r5, ip
 800808c:	b942      	cbnz	r2, 80080a0 <_strtol_l.isra.0+0xe8>
 800808e:	4628      	mov	r0, r5
 8008090:	e79d      	b.n	8007fce <_strtol_l.isra.0+0x16>
 8008092:	f1b8 0f00 	cmp.w	r8, #0
 8008096:	d000      	beq.n	800809a <_strtol_l.isra.0+0xe2>
 8008098:	426d      	negs	r5, r5
 800809a:	2a00      	cmp	r2, #0
 800809c:	d0f7      	beq.n	800808e <_strtol_l.isra.0+0xd6>
 800809e:	b10e      	cbz	r6, 80080a4 <_strtol_l.isra.0+0xec>
 80080a0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80080a4:	6011      	str	r1, [r2, #0]
 80080a6:	e7f2      	b.n	800808e <_strtol_l.isra.0+0xd6>
 80080a8:	2430      	movs	r4, #48	; 0x30
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d1b3      	bne.n	8008016 <_strtol_l.isra.0+0x5e>
 80080ae:	2308      	movs	r3, #8
 80080b0:	e7b1      	b.n	8008016 <_strtol_l.isra.0+0x5e>
 80080b2:	2c30      	cmp	r4, #48	; 0x30
 80080b4:	d0a4      	beq.n	8008000 <_strtol_l.isra.0+0x48>
 80080b6:	230a      	movs	r3, #10
 80080b8:	e7ad      	b.n	8008016 <_strtol_l.isra.0+0x5e>
 80080ba:	bf00      	nop
 80080bc:	0800e459 	.word	0x0800e459

080080c0 <_strtol_r>:
 80080c0:	f7ff bf7a 	b.w	8007fb8 <_strtol_l.isra.0>

080080c4 <quorem>:
 80080c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c8:	6903      	ldr	r3, [r0, #16]
 80080ca:	690c      	ldr	r4, [r1, #16]
 80080cc:	42a3      	cmp	r3, r4
 80080ce:	4607      	mov	r7, r0
 80080d0:	f2c0 8081 	blt.w	80081d6 <quorem+0x112>
 80080d4:	3c01      	subs	r4, #1
 80080d6:	f101 0814 	add.w	r8, r1, #20
 80080da:	f100 0514 	add.w	r5, r0, #20
 80080de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080e2:	9301      	str	r3, [sp, #4]
 80080e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080ec:	3301      	adds	r3, #1
 80080ee:	429a      	cmp	r2, r3
 80080f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80080f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80080fc:	d331      	bcc.n	8008162 <quorem+0x9e>
 80080fe:	f04f 0e00 	mov.w	lr, #0
 8008102:	4640      	mov	r0, r8
 8008104:	46ac      	mov	ip, r5
 8008106:	46f2      	mov	sl, lr
 8008108:	f850 2b04 	ldr.w	r2, [r0], #4
 800810c:	b293      	uxth	r3, r2
 800810e:	fb06 e303 	mla	r3, r6, r3, lr
 8008112:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008116:	b29b      	uxth	r3, r3
 8008118:	ebaa 0303 	sub.w	r3, sl, r3
 800811c:	0c12      	lsrs	r2, r2, #16
 800811e:	f8dc a000 	ldr.w	sl, [ip]
 8008122:	fb06 e202 	mla	r2, r6, r2, lr
 8008126:	fa13 f38a 	uxtah	r3, r3, sl
 800812a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800812e:	fa1f fa82 	uxth.w	sl, r2
 8008132:	f8dc 2000 	ldr.w	r2, [ip]
 8008136:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800813a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800813e:	b29b      	uxth	r3, r3
 8008140:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008144:	4581      	cmp	r9, r0
 8008146:	f84c 3b04 	str.w	r3, [ip], #4
 800814a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800814e:	d2db      	bcs.n	8008108 <quorem+0x44>
 8008150:	f855 300b 	ldr.w	r3, [r5, fp]
 8008154:	b92b      	cbnz	r3, 8008162 <quorem+0x9e>
 8008156:	9b01      	ldr	r3, [sp, #4]
 8008158:	3b04      	subs	r3, #4
 800815a:	429d      	cmp	r5, r3
 800815c:	461a      	mov	r2, r3
 800815e:	d32e      	bcc.n	80081be <quorem+0xfa>
 8008160:	613c      	str	r4, [r7, #16]
 8008162:	4638      	mov	r0, r7
 8008164:	f001 fc7e 	bl	8009a64 <__mcmp>
 8008168:	2800      	cmp	r0, #0
 800816a:	db24      	blt.n	80081b6 <quorem+0xf2>
 800816c:	3601      	adds	r6, #1
 800816e:	4628      	mov	r0, r5
 8008170:	f04f 0c00 	mov.w	ip, #0
 8008174:	f858 2b04 	ldr.w	r2, [r8], #4
 8008178:	f8d0 e000 	ldr.w	lr, [r0]
 800817c:	b293      	uxth	r3, r2
 800817e:	ebac 0303 	sub.w	r3, ip, r3
 8008182:	0c12      	lsrs	r2, r2, #16
 8008184:	fa13 f38e 	uxtah	r3, r3, lr
 8008188:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800818c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008190:	b29b      	uxth	r3, r3
 8008192:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008196:	45c1      	cmp	r9, r8
 8008198:	f840 3b04 	str.w	r3, [r0], #4
 800819c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80081a0:	d2e8      	bcs.n	8008174 <quorem+0xb0>
 80081a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081aa:	b922      	cbnz	r2, 80081b6 <quorem+0xf2>
 80081ac:	3b04      	subs	r3, #4
 80081ae:	429d      	cmp	r5, r3
 80081b0:	461a      	mov	r2, r3
 80081b2:	d30a      	bcc.n	80081ca <quorem+0x106>
 80081b4:	613c      	str	r4, [r7, #16]
 80081b6:	4630      	mov	r0, r6
 80081b8:	b003      	add	sp, #12
 80081ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081be:	6812      	ldr	r2, [r2, #0]
 80081c0:	3b04      	subs	r3, #4
 80081c2:	2a00      	cmp	r2, #0
 80081c4:	d1cc      	bne.n	8008160 <quorem+0x9c>
 80081c6:	3c01      	subs	r4, #1
 80081c8:	e7c7      	b.n	800815a <quorem+0x96>
 80081ca:	6812      	ldr	r2, [r2, #0]
 80081cc:	3b04      	subs	r3, #4
 80081ce:	2a00      	cmp	r2, #0
 80081d0:	d1f0      	bne.n	80081b4 <quorem+0xf0>
 80081d2:	3c01      	subs	r4, #1
 80081d4:	e7eb      	b.n	80081ae <quorem+0xea>
 80081d6:	2000      	movs	r0, #0
 80081d8:	e7ee      	b.n	80081b8 <quorem+0xf4>
 80081da:	0000      	movs	r0, r0
 80081dc:	0000      	movs	r0, r0
	...

080081e0 <_dtoa_r>:
 80081e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e4:	ed2d 8b02 	vpush	{d8}
 80081e8:	ec57 6b10 	vmov	r6, r7, d0
 80081ec:	b095      	sub	sp, #84	; 0x54
 80081ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80081f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80081f4:	9105      	str	r1, [sp, #20]
 80081f6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80081fa:	4604      	mov	r4, r0
 80081fc:	9209      	str	r2, [sp, #36]	; 0x24
 80081fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008200:	b975      	cbnz	r5, 8008220 <_dtoa_r+0x40>
 8008202:	2010      	movs	r0, #16
 8008204:	f001 f94c 	bl	80094a0 <malloc>
 8008208:	4602      	mov	r2, r0
 800820a:	6260      	str	r0, [r4, #36]	; 0x24
 800820c:	b920      	cbnz	r0, 8008218 <_dtoa_r+0x38>
 800820e:	4bb2      	ldr	r3, [pc, #712]	; (80084d8 <_dtoa_r+0x2f8>)
 8008210:	21ea      	movs	r1, #234	; 0xea
 8008212:	48b2      	ldr	r0, [pc, #712]	; (80084dc <_dtoa_r+0x2fc>)
 8008214:	f002 f868 	bl	800a2e8 <__assert_func>
 8008218:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800821c:	6005      	str	r5, [r0, #0]
 800821e:	60c5      	str	r5, [r0, #12]
 8008220:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008222:	6819      	ldr	r1, [r3, #0]
 8008224:	b151      	cbz	r1, 800823c <_dtoa_r+0x5c>
 8008226:	685a      	ldr	r2, [r3, #4]
 8008228:	604a      	str	r2, [r1, #4]
 800822a:	2301      	movs	r3, #1
 800822c:	4093      	lsls	r3, r2
 800822e:	608b      	str	r3, [r1, #8]
 8008230:	4620      	mov	r0, r4
 8008232:	f001 f98f 	bl	8009554 <_Bfree>
 8008236:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008238:	2200      	movs	r2, #0
 800823a:	601a      	str	r2, [r3, #0]
 800823c:	1e3b      	subs	r3, r7, #0
 800823e:	bfb9      	ittee	lt
 8008240:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008244:	9303      	strlt	r3, [sp, #12]
 8008246:	2300      	movge	r3, #0
 8008248:	f8c8 3000 	strge.w	r3, [r8]
 800824c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008250:	4ba3      	ldr	r3, [pc, #652]	; (80084e0 <_dtoa_r+0x300>)
 8008252:	bfbc      	itt	lt
 8008254:	2201      	movlt	r2, #1
 8008256:	f8c8 2000 	strlt.w	r2, [r8]
 800825a:	ea33 0309 	bics.w	r3, r3, r9
 800825e:	d11b      	bne.n	8008298 <_dtoa_r+0xb8>
 8008260:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008262:	f242 730f 	movw	r3, #9999	; 0x270f
 8008266:	6013      	str	r3, [r2, #0]
 8008268:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800826c:	4333      	orrs	r3, r6
 800826e:	f000 857a 	beq.w	8008d66 <_dtoa_r+0xb86>
 8008272:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008274:	b963      	cbnz	r3, 8008290 <_dtoa_r+0xb0>
 8008276:	4b9b      	ldr	r3, [pc, #620]	; (80084e4 <_dtoa_r+0x304>)
 8008278:	e024      	b.n	80082c4 <_dtoa_r+0xe4>
 800827a:	4b9b      	ldr	r3, [pc, #620]	; (80084e8 <_dtoa_r+0x308>)
 800827c:	9300      	str	r3, [sp, #0]
 800827e:	3308      	adds	r3, #8
 8008280:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008282:	6013      	str	r3, [r2, #0]
 8008284:	9800      	ldr	r0, [sp, #0]
 8008286:	b015      	add	sp, #84	; 0x54
 8008288:	ecbd 8b02 	vpop	{d8}
 800828c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008290:	4b94      	ldr	r3, [pc, #592]	; (80084e4 <_dtoa_r+0x304>)
 8008292:	9300      	str	r3, [sp, #0]
 8008294:	3303      	adds	r3, #3
 8008296:	e7f3      	b.n	8008280 <_dtoa_r+0xa0>
 8008298:	ed9d 7b02 	vldr	d7, [sp, #8]
 800829c:	2200      	movs	r2, #0
 800829e:	ec51 0b17 	vmov	r0, r1, d7
 80082a2:	2300      	movs	r3, #0
 80082a4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80082a8:	f7f8 fc0e 	bl	8000ac8 <__aeabi_dcmpeq>
 80082ac:	4680      	mov	r8, r0
 80082ae:	b158      	cbz	r0, 80082c8 <_dtoa_r+0xe8>
 80082b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80082b2:	2301      	movs	r3, #1
 80082b4:	6013      	str	r3, [r2, #0]
 80082b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	f000 8551 	beq.w	8008d60 <_dtoa_r+0xb80>
 80082be:	488b      	ldr	r0, [pc, #556]	; (80084ec <_dtoa_r+0x30c>)
 80082c0:	6018      	str	r0, [r3, #0]
 80082c2:	1e43      	subs	r3, r0, #1
 80082c4:	9300      	str	r3, [sp, #0]
 80082c6:	e7dd      	b.n	8008284 <_dtoa_r+0xa4>
 80082c8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80082cc:	aa12      	add	r2, sp, #72	; 0x48
 80082ce:	a913      	add	r1, sp, #76	; 0x4c
 80082d0:	4620      	mov	r0, r4
 80082d2:	f001 fce7 	bl	8009ca4 <__d2b>
 80082d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80082da:	4683      	mov	fp, r0
 80082dc:	2d00      	cmp	r5, #0
 80082de:	d07c      	beq.n	80083da <_dtoa_r+0x1fa>
 80082e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082e2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80082e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082ea:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80082ee:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80082f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80082f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80082fa:	4b7d      	ldr	r3, [pc, #500]	; (80084f0 <_dtoa_r+0x310>)
 80082fc:	2200      	movs	r2, #0
 80082fe:	4630      	mov	r0, r6
 8008300:	4639      	mov	r1, r7
 8008302:	f7f7 ffc1 	bl	8000288 <__aeabi_dsub>
 8008306:	a36e      	add	r3, pc, #440	; (adr r3, 80084c0 <_dtoa_r+0x2e0>)
 8008308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830c:	f7f8 f974 	bl	80005f8 <__aeabi_dmul>
 8008310:	a36d      	add	r3, pc, #436	; (adr r3, 80084c8 <_dtoa_r+0x2e8>)
 8008312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008316:	f7f7 ffb9 	bl	800028c <__adddf3>
 800831a:	4606      	mov	r6, r0
 800831c:	4628      	mov	r0, r5
 800831e:	460f      	mov	r7, r1
 8008320:	f7f8 f900 	bl	8000524 <__aeabi_i2d>
 8008324:	a36a      	add	r3, pc, #424	; (adr r3, 80084d0 <_dtoa_r+0x2f0>)
 8008326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832a:	f7f8 f965 	bl	80005f8 <__aeabi_dmul>
 800832e:	4602      	mov	r2, r0
 8008330:	460b      	mov	r3, r1
 8008332:	4630      	mov	r0, r6
 8008334:	4639      	mov	r1, r7
 8008336:	f7f7 ffa9 	bl	800028c <__adddf3>
 800833a:	4606      	mov	r6, r0
 800833c:	460f      	mov	r7, r1
 800833e:	f7f8 fc0b 	bl	8000b58 <__aeabi_d2iz>
 8008342:	2200      	movs	r2, #0
 8008344:	4682      	mov	sl, r0
 8008346:	2300      	movs	r3, #0
 8008348:	4630      	mov	r0, r6
 800834a:	4639      	mov	r1, r7
 800834c:	f7f8 fbc6 	bl	8000adc <__aeabi_dcmplt>
 8008350:	b148      	cbz	r0, 8008366 <_dtoa_r+0x186>
 8008352:	4650      	mov	r0, sl
 8008354:	f7f8 f8e6 	bl	8000524 <__aeabi_i2d>
 8008358:	4632      	mov	r2, r6
 800835a:	463b      	mov	r3, r7
 800835c:	f7f8 fbb4 	bl	8000ac8 <__aeabi_dcmpeq>
 8008360:	b908      	cbnz	r0, 8008366 <_dtoa_r+0x186>
 8008362:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008366:	f1ba 0f16 	cmp.w	sl, #22
 800836a:	d854      	bhi.n	8008416 <_dtoa_r+0x236>
 800836c:	4b61      	ldr	r3, [pc, #388]	; (80084f4 <_dtoa_r+0x314>)
 800836e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008376:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800837a:	f7f8 fbaf 	bl	8000adc <__aeabi_dcmplt>
 800837e:	2800      	cmp	r0, #0
 8008380:	d04b      	beq.n	800841a <_dtoa_r+0x23a>
 8008382:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008386:	2300      	movs	r3, #0
 8008388:	930e      	str	r3, [sp, #56]	; 0x38
 800838a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800838c:	1b5d      	subs	r5, r3, r5
 800838e:	1e6b      	subs	r3, r5, #1
 8008390:	9304      	str	r3, [sp, #16]
 8008392:	bf43      	ittte	mi
 8008394:	2300      	movmi	r3, #0
 8008396:	f1c5 0801 	rsbmi	r8, r5, #1
 800839a:	9304      	strmi	r3, [sp, #16]
 800839c:	f04f 0800 	movpl.w	r8, #0
 80083a0:	f1ba 0f00 	cmp.w	sl, #0
 80083a4:	db3b      	blt.n	800841e <_dtoa_r+0x23e>
 80083a6:	9b04      	ldr	r3, [sp, #16]
 80083a8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80083ac:	4453      	add	r3, sl
 80083ae:	9304      	str	r3, [sp, #16]
 80083b0:	2300      	movs	r3, #0
 80083b2:	9306      	str	r3, [sp, #24]
 80083b4:	9b05      	ldr	r3, [sp, #20]
 80083b6:	2b09      	cmp	r3, #9
 80083b8:	d869      	bhi.n	800848e <_dtoa_r+0x2ae>
 80083ba:	2b05      	cmp	r3, #5
 80083bc:	bfc4      	itt	gt
 80083be:	3b04      	subgt	r3, #4
 80083c0:	9305      	strgt	r3, [sp, #20]
 80083c2:	9b05      	ldr	r3, [sp, #20]
 80083c4:	f1a3 0302 	sub.w	r3, r3, #2
 80083c8:	bfcc      	ite	gt
 80083ca:	2500      	movgt	r5, #0
 80083cc:	2501      	movle	r5, #1
 80083ce:	2b03      	cmp	r3, #3
 80083d0:	d869      	bhi.n	80084a6 <_dtoa_r+0x2c6>
 80083d2:	e8df f003 	tbb	[pc, r3]
 80083d6:	4e2c      	.short	0x4e2c
 80083d8:	5a4c      	.short	0x5a4c
 80083da:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80083de:	441d      	add	r5, r3
 80083e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80083e4:	2b20      	cmp	r3, #32
 80083e6:	bfc1      	itttt	gt
 80083e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80083ec:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80083f0:	fa09 f303 	lslgt.w	r3, r9, r3
 80083f4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80083f8:	bfda      	itte	le
 80083fa:	f1c3 0320 	rsble	r3, r3, #32
 80083fe:	fa06 f003 	lslle.w	r0, r6, r3
 8008402:	4318      	orrgt	r0, r3
 8008404:	f7f8 f87e 	bl	8000504 <__aeabi_ui2d>
 8008408:	2301      	movs	r3, #1
 800840a:	4606      	mov	r6, r0
 800840c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008410:	3d01      	subs	r5, #1
 8008412:	9310      	str	r3, [sp, #64]	; 0x40
 8008414:	e771      	b.n	80082fa <_dtoa_r+0x11a>
 8008416:	2301      	movs	r3, #1
 8008418:	e7b6      	b.n	8008388 <_dtoa_r+0x1a8>
 800841a:	900e      	str	r0, [sp, #56]	; 0x38
 800841c:	e7b5      	b.n	800838a <_dtoa_r+0x1aa>
 800841e:	f1ca 0300 	rsb	r3, sl, #0
 8008422:	9306      	str	r3, [sp, #24]
 8008424:	2300      	movs	r3, #0
 8008426:	eba8 080a 	sub.w	r8, r8, sl
 800842a:	930d      	str	r3, [sp, #52]	; 0x34
 800842c:	e7c2      	b.n	80083b4 <_dtoa_r+0x1d4>
 800842e:	2300      	movs	r3, #0
 8008430:	9308      	str	r3, [sp, #32]
 8008432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008434:	2b00      	cmp	r3, #0
 8008436:	dc39      	bgt.n	80084ac <_dtoa_r+0x2cc>
 8008438:	f04f 0901 	mov.w	r9, #1
 800843c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008440:	464b      	mov	r3, r9
 8008442:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008446:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008448:	2200      	movs	r2, #0
 800844a:	6042      	str	r2, [r0, #4]
 800844c:	2204      	movs	r2, #4
 800844e:	f102 0614 	add.w	r6, r2, #20
 8008452:	429e      	cmp	r6, r3
 8008454:	6841      	ldr	r1, [r0, #4]
 8008456:	d92f      	bls.n	80084b8 <_dtoa_r+0x2d8>
 8008458:	4620      	mov	r0, r4
 800845a:	f001 f83b 	bl	80094d4 <_Balloc>
 800845e:	9000      	str	r0, [sp, #0]
 8008460:	2800      	cmp	r0, #0
 8008462:	d14b      	bne.n	80084fc <_dtoa_r+0x31c>
 8008464:	4b24      	ldr	r3, [pc, #144]	; (80084f8 <_dtoa_r+0x318>)
 8008466:	4602      	mov	r2, r0
 8008468:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800846c:	e6d1      	b.n	8008212 <_dtoa_r+0x32>
 800846e:	2301      	movs	r3, #1
 8008470:	e7de      	b.n	8008430 <_dtoa_r+0x250>
 8008472:	2300      	movs	r3, #0
 8008474:	9308      	str	r3, [sp, #32]
 8008476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008478:	eb0a 0903 	add.w	r9, sl, r3
 800847c:	f109 0301 	add.w	r3, r9, #1
 8008480:	2b01      	cmp	r3, #1
 8008482:	9301      	str	r3, [sp, #4]
 8008484:	bfb8      	it	lt
 8008486:	2301      	movlt	r3, #1
 8008488:	e7dd      	b.n	8008446 <_dtoa_r+0x266>
 800848a:	2301      	movs	r3, #1
 800848c:	e7f2      	b.n	8008474 <_dtoa_r+0x294>
 800848e:	2501      	movs	r5, #1
 8008490:	2300      	movs	r3, #0
 8008492:	9305      	str	r3, [sp, #20]
 8008494:	9508      	str	r5, [sp, #32]
 8008496:	f04f 39ff 	mov.w	r9, #4294967295
 800849a:	2200      	movs	r2, #0
 800849c:	f8cd 9004 	str.w	r9, [sp, #4]
 80084a0:	2312      	movs	r3, #18
 80084a2:	9209      	str	r2, [sp, #36]	; 0x24
 80084a4:	e7cf      	b.n	8008446 <_dtoa_r+0x266>
 80084a6:	2301      	movs	r3, #1
 80084a8:	9308      	str	r3, [sp, #32]
 80084aa:	e7f4      	b.n	8008496 <_dtoa_r+0x2b6>
 80084ac:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80084b0:	f8cd 9004 	str.w	r9, [sp, #4]
 80084b4:	464b      	mov	r3, r9
 80084b6:	e7c6      	b.n	8008446 <_dtoa_r+0x266>
 80084b8:	3101      	adds	r1, #1
 80084ba:	6041      	str	r1, [r0, #4]
 80084bc:	0052      	lsls	r2, r2, #1
 80084be:	e7c6      	b.n	800844e <_dtoa_r+0x26e>
 80084c0:	636f4361 	.word	0x636f4361
 80084c4:	3fd287a7 	.word	0x3fd287a7
 80084c8:	8b60c8b3 	.word	0x8b60c8b3
 80084cc:	3fc68a28 	.word	0x3fc68a28
 80084d0:	509f79fb 	.word	0x509f79fb
 80084d4:	3fd34413 	.word	0x3fd34413
 80084d8:	0800e566 	.word	0x0800e566
 80084dc:	0800e57d 	.word	0x0800e57d
 80084e0:	7ff00000 	.word	0x7ff00000
 80084e4:	0800e562 	.word	0x0800e562
 80084e8:	0800e559 	.word	0x0800e559
 80084ec:	0800e3dd 	.word	0x0800e3dd
 80084f0:	3ff80000 	.word	0x3ff80000
 80084f4:	0800e6f8 	.word	0x0800e6f8
 80084f8:	0800e5dc 	.word	0x0800e5dc
 80084fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084fe:	9a00      	ldr	r2, [sp, #0]
 8008500:	601a      	str	r2, [r3, #0]
 8008502:	9b01      	ldr	r3, [sp, #4]
 8008504:	2b0e      	cmp	r3, #14
 8008506:	f200 80ad 	bhi.w	8008664 <_dtoa_r+0x484>
 800850a:	2d00      	cmp	r5, #0
 800850c:	f000 80aa 	beq.w	8008664 <_dtoa_r+0x484>
 8008510:	f1ba 0f00 	cmp.w	sl, #0
 8008514:	dd36      	ble.n	8008584 <_dtoa_r+0x3a4>
 8008516:	4ac3      	ldr	r2, [pc, #780]	; (8008824 <_dtoa_r+0x644>)
 8008518:	f00a 030f 	and.w	r3, sl, #15
 800851c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008520:	ed93 7b00 	vldr	d7, [r3]
 8008524:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008528:	ea4f 172a 	mov.w	r7, sl, asr #4
 800852c:	eeb0 8a47 	vmov.f32	s16, s14
 8008530:	eef0 8a67 	vmov.f32	s17, s15
 8008534:	d016      	beq.n	8008564 <_dtoa_r+0x384>
 8008536:	4bbc      	ldr	r3, [pc, #752]	; (8008828 <_dtoa_r+0x648>)
 8008538:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800853c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008540:	f7f8 f984 	bl	800084c <__aeabi_ddiv>
 8008544:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008548:	f007 070f 	and.w	r7, r7, #15
 800854c:	2503      	movs	r5, #3
 800854e:	4eb6      	ldr	r6, [pc, #728]	; (8008828 <_dtoa_r+0x648>)
 8008550:	b957      	cbnz	r7, 8008568 <_dtoa_r+0x388>
 8008552:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008556:	ec53 2b18 	vmov	r2, r3, d8
 800855a:	f7f8 f977 	bl	800084c <__aeabi_ddiv>
 800855e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008562:	e029      	b.n	80085b8 <_dtoa_r+0x3d8>
 8008564:	2502      	movs	r5, #2
 8008566:	e7f2      	b.n	800854e <_dtoa_r+0x36e>
 8008568:	07f9      	lsls	r1, r7, #31
 800856a:	d508      	bpl.n	800857e <_dtoa_r+0x39e>
 800856c:	ec51 0b18 	vmov	r0, r1, d8
 8008570:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008574:	f7f8 f840 	bl	80005f8 <__aeabi_dmul>
 8008578:	ec41 0b18 	vmov	d8, r0, r1
 800857c:	3501      	adds	r5, #1
 800857e:	107f      	asrs	r7, r7, #1
 8008580:	3608      	adds	r6, #8
 8008582:	e7e5      	b.n	8008550 <_dtoa_r+0x370>
 8008584:	f000 80a6 	beq.w	80086d4 <_dtoa_r+0x4f4>
 8008588:	f1ca 0600 	rsb	r6, sl, #0
 800858c:	4ba5      	ldr	r3, [pc, #660]	; (8008824 <_dtoa_r+0x644>)
 800858e:	4fa6      	ldr	r7, [pc, #664]	; (8008828 <_dtoa_r+0x648>)
 8008590:	f006 020f 	and.w	r2, r6, #15
 8008594:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800859c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80085a0:	f7f8 f82a 	bl	80005f8 <__aeabi_dmul>
 80085a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085a8:	1136      	asrs	r6, r6, #4
 80085aa:	2300      	movs	r3, #0
 80085ac:	2502      	movs	r5, #2
 80085ae:	2e00      	cmp	r6, #0
 80085b0:	f040 8085 	bne.w	80086be <_dtoa_r+0x4de>
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d1d2      	bne.n	800855e <_dtoa_r+0x37e>
 80085b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f000 808c 	beq.w	80086d8 <_dtoa_r+0x4f8>
 80085c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80085c4:	4b99      	ldr	r3, [pc, #612]	; (800882c <_dtoa_r+0x64c>)
 80085c6:	2200      	movs	r2, #0
 80085c8:	4630      	mov	r0, r6
 80085ca:	4639      	mov	r1, r7
 80085cc:	f7f8 fa86 	bl	8000adc <__aeabi_dcmplt>
 80085d0:	2800      	cmp	r0, #0
 80085d2:	f000 8081 	beq.w	80086d8 <_dtoa_r+0x4f8>
 80085d6:	9b01      	ldr	r3, [sp, #4]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d07d      	beq.n	80086d8 <_dtoa_r+0x4f8>
 80085dc:	f1b9 0f00 	cmp.w	r9, #0
 80085e0:	dd3c      	ble.n	800865c <_dtoa_r+0x47c>
 80085e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80085e6:	9307      	str	r3, [sp, #28]
 80085e8:	2200      	movs	r2, #0
 80085ea:	4b91      	ldr	r3, [pc, #580]	; (8008830 <_dtoa_r+0x650>)
 80085ec:	4630      	mov	r0, r6
 80085ee:	4639      	mov	r1, r7
 80085f0:	f7f8 f802 	bl	80005f8 <__aeabi_dmul>
 80085f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085f8:	3501      	adds	r5, #1
 80085fa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80085fe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008602:	4628      	mov	r0, r5
 8008604:	f7f7 ff8e 	bl	8000524 <__aeabi_i2d>
 8008608:	4632      	mov	r2, r6
 800860a:	463b      	mov	r3, r7
 800860c:	f7f7 fff4 	bl	80005f8 <__aeabi_dmul>
 8008610:	4b88      	ldr	r3, [pc, #544]	; (8008834 <_dtoa_r+0x654>)
 8008612:	2200      	movs	r2, #0
 8008614:	f7f7 fe3a 	bl	800028c <__adddf3>
 8008618:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800861c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008620:	9303      	str	r3, [sp, #12]
 8008622:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008624:	2b00      	cmp	r3, #0
 8008626:	d15c      	bne.n	80086e2 <_dtoa_r+0x502>
 8008628:	4b83      	ldr	r3, [pc, #524]	; (8008838 <_dtoa_r+0x658>)
 800862a:	2200      	movs	r2, #0
 800862c:	4630      	mov	r0, r6
 800862e:	4639      	mov	r1, r7
 8008630:	f7f7 fe2a 	bl	8000288 <__aeabi_dsub>
 8008634:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008638:	4606      	mov	r6, r0
 800863a:	460f      	mov	r7, r1
 800863c:	f7f8 fa6c 	bl	8000b18 <__aeabi_dcmpgt>
 8008640:	2800      	cmp	r0, #0
 8008642:	f040 8296 	bne.w	8008b72 <_dtoa_r+0x992>
 8008646:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800864a:	4630      	mov	r0, r6
 800864c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008650:	4639      	mov	r1, r7
 8008652:	f7f8 fa43 	bl	8000adc <__aeabi_dcmplt>
 8008656:	2800      	cmp	r0, #0
 8008658:	f040 8288 	bne.w	8008b6c <_dtoa_r+0x98c>
 800865c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008660:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008664:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008666:	2b00      	cmp	r3, #0
 8008668:	f2c0 8158 	blt.w	800891c <_dtoa_r+0x73c>
 800866c:	f1ba 0f0e 	cmp.w	sl, #14
 8008670:	f300 8154 	bgt.w	800891c <_dtoa_r+0x73c>
 8008674:	4b6b      	ldr	r3, [pc, #428]	; (8008824 <_dtoa_r+0x644>)
 8008676:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800867a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800867e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008680:	2b00      	cmp	r3, #0
 8008682:	f280 80e3 	bge.w	800884c <_dtoa_r+0x66c>
 8008686:	9b01      	ldr	r3, [sp, #4]
 8008688:	2b00      	cmp	r3, #0
 800868a:	f300 80df 	bgt.w	800884c <_dtoa_r+0x66c>
 800868e:	f040 826d 	bne.w	8008b6c <_dtoa_r+0x98c>
 8008692:	4b69      	ldr	r3, [pc, #420]	; (8008838 <_dtoa_r+0x658>)
 8008694:	2200      	movs	r2, #0
 8008696:	4640      	mov	r0, r8
 8008698:	4649      	mov	r1, r9
 800869a:	f7f7 ffad 	bl	80005f8 <__aeabi_dmul>
 800869e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80086a2:	f7f8 fa2f 	bl	8000b04 <__aeabi_dcmpge>
 80086a6:	9e01      	ldr	r6, [sp, #4]
 80086a8:	4637      	mov	r7, r6
 80086aa:	2800      	cmp	r0, #0
 80086ac:	f040 8243 	bne.w	8008b36 <_dtoa_r+0x956>
 80086b0:	9d00      	ldr	r5, [sp, #0]
 80086b2:	2331      	movs	r3, #49	; 0x31
 80086b4:	f805 3b01 	strb.w	r3, [r5], #1
 80086b8:	f10a 0a01 	add.w	sl, sl, #1
 80086bc:	e23f      	b.n	8008b3e <_dtoa_r+0x95e>
 80086be:	07f2      	lsls	r2, r6, #31
 80086c0:	d505      	bpl.n	80086ce <_dtoa_r+0x4ee>
 80086c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086c6:	f7f7 ff97 	bl	80005f8 <__aeabi_dmul>
 80086ca:	3501      	adds	r5, #1
 80086cc:	2301      	movs	r3, #1
 80086ce:	1076      	asrs	r6, r6, #1
 80086d0:	3708      	adds	r7, #8
 80086d2:	e76c      	b.n	80085ae <_dtoa_r+0x3ce>
 80086d4:	2502      	movs	r5, #2
 80086d6:	e76f      	b.n	80085b8 <_dtoa_r+0x3d8>
 80086d8:	9b01      	ldr	r3, [sp, #4]
 80086da:	f8cd a01c 	str.w	sl, [sp, #28]
 80086de:	930c      	str	r3, [sp, #48]	; 0x30
 80086e0:	e78d      	b.n	80085fe <_dtoa_r+0x41e>
 80086e2:	9900      	ldr	r1, [sp, #0]
 80086e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80086e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086e8:	4b4e      	ldr	r3, [pc, #312]	; (8008824 <_dtoa_r+0x644>)
 80086ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 80086ee:	4401      	add	r1, r0
 80086f0:	9102      	str	r1, [sp, #8]
 80086f2:	9908      	ldr	r1, [sp, #32]
 80086f4:	eeb0 8a47 	vmov.f32	s16, s14
 80086f8:	eef0 8a67 	vmov.f32	s17, s15
 80086fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008700:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008704:	2900      	cmp	r1, #0
 8008706:	d045      	beq.n	8008794 <_dtoa_r+0x5b4>
 8008708:	494c      	ldr	r1, [pc, #304]	; (800883c <_dtoa_r+0x65c>)
 800870a:	2000      	movs	r0, #0
 800870c:	f7f8 f89e 	bl	800084c <__aeabi_ddiv>
 8008710:	ec53 2b18 	vmov	r2, r3, d8
 8008714:	f7f7 fdb8 	bl	8000288 <__aeabi_dsub>
 8008718:	9d00      	ldr	r5, [sp, #0]
 800871a:	ec41 0b18 	vmov	d8, r0, r1
 800871e:	4639      	mov	r1, r7
 8008720:	4630      	mov	r0, r6
 8008722:	f7f8 fa19 	bl	8000b58 <__aeabi_d2iz>
 8008726:	900c      	str	r0, [sp, #48]	; 0x30
 8008728:	f7f7 fefc 	bl	8000524 <__aeabi_i2d>
 800872c:	4602      	mov	r2, r0
 800872e:	460b      	mov	r3, r1
 8008730:	4630      	mov	r0, r6
 8008732:	4639      	mov	r1, r7
 8008734:	f7f7 fda8 	bl	8000288 <__aeabi_dsub>
 8008738:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800873a:	3330      	adds	r3, #48	; 0x30
 800873c:	f805 3b01 	strb.w	r3, [r5], #1
 8008740:	ec53 2b18 	vmov	r2, r3, d8
 8008744:	4606      	mov	r6, r0
 8008746:	460f      	mov	r7, r1
 8008748:	f7f8 f9c8 	bl	8000adc <__aeabi_dcmplt>
 800874c:	2800      	cmp	r0, #0
 800874e:	d165      	bne.n	800881c <_dtoa_r+0x63c>
 8008750:	4632      	mov	r2, r6
 8008752:	463b      	mov	r3, r7
 8008754:	4935      	ldr	r1, [pc, #212]	; (800882c <_dtoa_r+0x64c>)
 8008756:	2000      	movs	r0, #0
 8008758:	f7f7 fd96 	bl	8000288 <__aeabi_dsub>
 800875c:	ec53 2b18 	vmov	r2, r3, d8
 8008760:	f7f8 f9bc 	bl	8000adc <__aeabi_dcmplt>
 8008764:	2800      	cmp	r0, #0
 8008766:	f040 80b9 	bne.w	80088dc <_dtoa_r+0x6fc>
 800876a:	9b02      	ldr	r3, [sp, #8]
 800876c:	429d      	cmp	r5, r3
 800876e:	f43f af75 	beq.w	800865c <_dtoa_r+0x47c>
 8008772:	4b2f      	ldr	r3, [pc, #188]	; (8008830 <_dtoa_r+0x650>)
 8008774:	ec51 0b18 	vmov	r0, r1, d8
 8008778:	2200      	movs	r2, #0
 800877a:	f7f7 ff3d 	bl	80005f8 <__aeabi_dmul>
 800877e:	4b2c      	ldr	r3, [pc, #176]	; (8008830 <_dtoa_r+0x650>)
 8008780:	ec41 0b18 	vmov	d8, r0, r1
 8008784:	2200      	movs	r2, #0
 8008786:	4630      	mov	r0, r6
 8008788:	4639      	mov	r1, r7
 800878a:	f7f7 ff35 	bl	80005f8 <__aeabi_dmul>
 800878e:	4606      	mov	r6, r0
 8008790:	460f      	mov	r7, r1
 8008792:	e7c4      	b.n	800871e <_dtoa_r+0x53e>
 8008794:	ec51 0b17 	vmov	r0, r1, d7
 8008798:	f7f7 ff2e 	bl	80005f8 <__aeabi_dmul>
 800879c:	9b02      	ldr	r3, [sp, #8]
 800879e:	9d00      	ldr	r5, [sp, #0]
 80087a0:	930c      	str	r3, [sp, #48]	; 0x30
 80087a2:	ec41 0b18 	vmov	d8, r0, r1
 80087a6:	4639      	mov	r1, r7
 80087a8:	4630      	mov	r0, r6
 80087aa:	f7f8 f9d5 	bl	8000b58 <__aeabi_d2iz>
 80087ae:	9011      	str	r0, [sp, #68]	; 0x44
 80087b0:	f7f7 feb8 	bl	8000524 <__aeabi_i2d>
 80087b4:	4602      	mov	r2, r0
 80087b6:	460b      	mov	r3, r1
 80087b8:	4630      	mov	r0, r6
 80087ba:	4639      	mov	r1, r7
 80087bc:	f7f7 fd64 	bl	8000288 <__aeabi_dsub>
 80087c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80087c2:	3330      	adds	r3, #48	; 0x30
 80087c4:	f805 3b01 	strb.w	r3, [r5], #1
 80087c8:	9b02      	ldr	r3, [sp, #8]
 80087ca:	429d      	cmp	r5, r3
 80087cc:	4606      	mov	r6, r0
 80087ce:	460f      	mov	r7, r1
 80087d0:	f04f 0200 	mov.w	r2, #0
 80087d4:	d134      	bne.n	8008840 <_dtoa_r+0x660>
 80087d6:	4b19      	ldr	r3, [pc, #100]	; (800883c <_dtoa_r+0x65c>)
 80087d8:	ec51 0b18 	vmov	r0, r1, d8
 80087dc:	f7f7 fd56 	bl	800028c <__adddf3>
 80087e0:	4602      	mov	r2, r0
 80087e2:	460b      	mov	r3, r1
 80087e4:	4630      	mov	r0, r6
 80087e6:	4639      	mov	r1, r7
 80087e8:	f7f8 f996 	bl	8000b18 <__aeabi_dcmpgt>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	d175      	bne.n	80088dc <_dtoa_r+0x6fc>
 80087f0:	ec53 2b18 	vmov	r2, r3, d8
 80087f4:	4911      	ldr	r1, [pc, #68]	; (800883c <_dtoa_r+0x65c>)
 80087f6:	2000      	movs	r0, #0
 80087f8:	f7f7 fd46 	bl	8000288 <__aeabi_dsub>
 80087fc:	4602      	mov	r2, r0
 80087fe:	460b      	mov	r3, r1
 8008800:	4630      	mov	r0, r6
 8008802:	4639      	mov	r1, r7
 8008804:	f7f8 f96a 	bl	8000adc <__aeabi_dcmplt>
 8008808:	2800      	cmp	r0, #0
 800880a:	f43f af27 	beq.w	800865c <_dtoa_r+0x47c>
 800880e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008810:	1e6b      	subs	r3, r5, #1
 8008812:	930c      	str	r3, [sp, #48]	; 0x30
 8008814:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008818:	2b30      	cmp	r3, #48	; 0x30
 800881a:	d0f8      	beq.n	800880e <_dtoa_r+0x62e>
 800881c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008820:	e04a      	b.n	80088b8 <_dtoa_r+0x6d8>
 8008822:	bf00      	nop
 8008824:	0800e6f8 	.word	0x0800e6f8
 8008828:	0800e6d0 	.word	0x0800e6d0
 800882c:	3ff00000 	.word	0x3ff00000
 8008830:	40240000 	.word	0x40240000
 8008834:	401c0000 	.word	0x401c0000
 8008838:	40140000 	.word	0x40140000
 800883c:	3fe00000 	.word	0x3fe00000
 8008840:	4baf      	ldr	r3, [pc, #700]	; (8008b00 <_dtoa_r+0x920>)
 8008842:	f7f7 fed9 	bl	80005f8 <__aeabi_dmul>
 8008846:	4606      	mov	r6, r0
 8008848:	460f      	mov	r7, r1
 800884a:	e7ac      	b.n	80087a6 <_dtoa_r+0x5c6>
 800884c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008850:	9d00      	ldr	r5, [sp, #0]
 8008852:	4642      	mov	r2, r8
 8008854:	464b      	mov	r3, r9
 8008856:	4630      	mov	r0, r6
 8008858:	4639      	mov	r1, r7
 800885a:	f7f7 fff7 	bl	800084c <__aeabi_ddiv>
 800885e:	f7f8 f97b 	bl	8000b58 <__aeabi_d2iz>
 8008862:	9002      	str	r0, [sp, #8]
 8008864:	f7f7 fe5e 	bl	8000524 <__aeabi_i2d>
 8008868:	4642      	mov	r2, r8
 800886a:	464b      	mov	r3, r9
 800886c:	f7f7 fec4 	bl	80005f8 <__aeabi_dmul>
 8008870:	4602      	mov	r2, r0
 8008872:	460b      	mov	r3, r1
 8008874:	4630      	mov	r0, r6
 8008876:	4639      	mov	r1, r7
 8008878:	f7f7 fd06 	bl	8000288 <__aeabi_dsub>
 800887c:	9e02      	ldr	r6, [sp, #8]
 800887e:	9f01      	ldr	r7, [sp, #4]
 8008880:	3630      	adds	r6, #48	; 0x30
 8008882:	f805 6b01 	strb.w	r6, [r5], #1
 8008886:	9e00      	ldr	r6, [sp, #0]
 8008888:	1bae      	subs	r6, r5, r6
 800888a:	42b7      	cmp	r7, r6
 800888c:	4602      	mov	r2, r0
 800888e:	460b      	mov	r3, r1
 8008890:	d137      	bne.n	8008902 <_dtoa_r+0x722>
 8008892:	f7f7 fcfb 	bl	800028c <__adddf3>
 8008896:	4642      	mov	r2, r8
 8008898:	464b      	mov	r3, r9
 800889a:	4606      	mov	r6, r0
 800889c:	460f      	mov	r7, r1
 800889e:	f7f8 f93b 	bl	8000b18 <__aeabi_dcmpgt>
 80088a2:	b9c8      	cbnz	r0, 80088d8 <_dtoa_r+0x6f8>
 80088a4:	4642      	mov	r2, r8
 80088a6:	464b      	mov	r3, r9
 80088a8:	4630      	mov	r0, r6
 80088aa:	4639      	mov	r1, r7
 80088ac:	f7f8 f90c 	bl	8000ac8 <__aeabi_dcmpeq>
 80088b0:	b110      	cbz	r0, 80088b8 <_dtoa_r+0x6d8>
 80088b2:	9b02      	ldr	r3, [sp, #8]
 80088b4:	07d9      	lsls	r1, r3, #31
 80088b6:	d40f      	bmi.n	80088d8 <_dtoa_r+0x6f8>
 80088b8:	4620      	mov	r0, r4
 80088ba:	4659      	mov	r1, fp
 80088bc:	f000 fe4a 	bl	8009554 <_Bfree>
 80088c0:	2300      	movs	r3, #0
 80088c2:	702b      	strb	r3, [r5, #0]
 80088c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088c6:	f10a 0001 	add.w	r0, sl, #1
 80088ca:	6018      	str	r0, [r3, #0]
 80088cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	f43f acd8 	beq.w	8008284 <_dtoa_r+0xa4>
 80088d4:	601d      	str	r5, [r3, #0]
 80088d6:	e4d5      	b.n	8008284 <_dtoa_r+0xa4>
 80088d8:	f8cd a01c 	str.w	sl, [sp, #28]
 80088dc:	462b      	mov	r3, r5
 80088de:	461d      	mov	r5, r3
 80088e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088e4:	2a39      	cmp	r2, #57	; 0x39
 80088e6:	d108      	bne.n	80088fa <_dtoa_r+0x71a>
 80088e8:	9a00      	ldr	r2, [sp, #0]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d1f7      	bne.n	80088de <_dtoa_r+0x6fe>
 80088ee:	9a07      	ldr	r2, [sp, #28]
 80088f0:	9900      	ldr	r1, [sp, #0]
 80088f2:	3201      	adds	r2, #1
 80088f4:	9207      	str	r2, [sp, #28]
 80088f6:	2230      	movs	r2, #48	; 0x30
 80088f8:	700a      	strb	r2, [r1, #0]
 80088fa:	781a      	ldrb	r2, [r3, #0]
 80088fc:	3201      	adds	r2, #1
 80088fe:	701a      	strb	r2, [r3, #0]
 8008900:	e78c      	b.n	800881c <_dtoa_r+0x63c>
 8008902:	4b7f      	ldr	r3, [pc, #508]	; (8008b00 <_dtoa_r+0x920>)
 8008904:	2200      	movs	r2, #0
 8008906:	f7f7 fe77 	bl	80005f8 <__aeabi_dmul>
 800890a:	2200      	movs	r2, #0
 800890c:	2300      	movs	r3, #0
 800890e:	4606      	mov	r6, r0
 8008910:	460f      	mov	r7, r1
 8008912:	f7f8 f8d9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008916:	2800      	cmp	r0, #0
 8008918:	d09b      	beq.n	8008852 <_dtoa_r+0x672>
 800891a:	e7cd      	b.n	80088b8 <_dtoa_r+0x6d8>
 800891c:	9a08      	ldr	r2, [sp, #32]
 800891e:	2a00      	cmp	r2, #0
 8008920:	f000 80c4 	beq.w	8008aac <_dtoa_r+0x8cc>
 8008924:	9a05      	ldr	r2, [sp, #20]
 8008926:	2a01      	cmp	r2, #1
 8008928:	f300 80a8 	bgt.w	8008a7c <_dtoa_r+0x89c>
 800892c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800892e:	2a00      	cmp	r2, #0
 8008930:	f000 80a0 	beq.w	8008a74 <_dtoa_r+0x894>
 8008934:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008938:	9e06      	ldr	r6, [sp, #24]
 800893a:	4645      	mov	r5, r8
 800893c:	9a04      	ldr	r2, [sp, #16]
 800893e:	2101      	movs	r1, #1
 8008940:	441a      	add	r2, r3
 8008942:	4620      	mov	r0, r4
 8008944:	4498      	add	r8, r3
 8008946:	9204      	str	r2, [sp, #16]
 8008948:	f000 ff0a 	bl	8009760 <__i2b>
 800894c:	4607      	mov	r7, r0
 800894e:	2d00      	cmp	r5, #0
 8008950:	dd0b      	ble.n	800896a <_dtoa_r+0x78a>
 8008952:	9b04      	ldr	r3, [sp, #16]
 8008954:	2b00      	cmp	r3, #0
 8008956:	dd08      	ble.n	800896a <_dtoa_r+0x78a>
 8008958:	42ab      	cmp	r3, r5
 800895a:	9a04      	ldr	r2, [sp, #16]
 800895c:	bfa8      	it	ge
 800895e:	462b      	movge	r3, r5
 8008960:	eba8 0803 	sub.w	r8, r8, r3
 8008964:	1aed      	subs	r5, r5, r3
 8008966:	1ad3      	subs	r3, r2, r3
 8008968:	9304      	str	r3, [sp, #16]
 800896a:	9b06      	ldr	r3, [sp, #24]
 800896c:	b1fb      	cbz	r3, 80089ae <_dtoa_r+0x7ce>
 800896e:	9b08      	ldr	r3, [sp, #32]
 8008970:	2b00      	cmp	r3, #0
 8008972:	f000 809f 	beq.w	8008ab4 <_dtoa_r+0x8d4>
 8008976:	2e00      	cmp	r6, #0
 8008978:	dd11      	ble.n	800899e <_dtoa_r+0x7be>
 800897a:	4639      	mov	r1, r7
 800897c:	4632      	mov	r2, r6
 800897e:	4620      	mov	r0, r4
 8008980:	f000 ffaa 	bl	80098d8 <__pow5mult>
 8008984:	465a      	mov	r2, fp
 8008986:	4601      	mov	r1, r0
 8008988:	4607      	mov	r7, r0
 800898a:	4620      	mov	r0, r4
 800898c:	f000 fefe 	bl	800978c <__multiply>
 8008990:	4659      	mov	r1, fp
 8008992:	9007      	str	r0, [sp, #28]
 8008994:	4620      	mov	r0, r4
 8008996:	f000 fddd 	bl	8009554 <_Bfree>
 800899a:	9b07      	ldr	r3, [sp, #28]
 800899c:	469b      	mov	fp, r3
 800899e:	9b06      	ldr	r3, [sp, #24]
 80089a0:	1b9a      	subs	r2, r3, r6
 80089a2:	d004      	beq.n	80089ae <_dtoa_r+0x7ce>
 80089a4:	4659      	mov	r1, fp
 80089a6:	4620      	mov	r0, r4
 80089a8:	f000 ff96 	bl	80098d8 <__pow5mult>
 80089ac:	4683      	mov	fp, r0
 80089ae:	2101      	movs	r1, #1
 80089b0:	4620      	mov	r0, r4
 80089b2:	f000 fed5 	bl	8009760 <__i2b>
 80089b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	4606      	mov	r6, r0
 80089bc:	dd7c      	ble.n	8008ab8 <_dtoa_r+0x8d8>
 80089be:	461a      	mov	r2, r3
 80089c0:	4601      	mov	r1, r0
 80089c2:	4620      	mov	r0, r4
 80089c4:	f000 ff88 	bl	80098d8 <__pow5mult>
 80089c8:	9b05      	ldr	r3, [sp, #20]
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	4606      	mov	r6, r0
 80089ce:	dd76      	ble.n	8008abe <_dtoa_r+0x8de>
 80089d0:	2300      	movs	r3, #0
 80089d2:	9306      	str	r3, [sp, #24]
 80089d4:	6933      	ldr	r3, [r6, #16]
 80089d6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80089da:	6918      	ldr	r0, [r3, #16]
 80089dc:	f000 fe70 	bl	80096c0 <__hi0bits>
 80089e0:	f1c0 0020 	rsb	r0, r0, #32
 80089e4:	9b04      	ldr	r3, [sp, #16]
 80089e6:	4418      	add	r0, r3
 80089e8:	f010 001f 	ands.w	r0, r0, #31
 80089ec:	f000 8086 	beq.w	8008afc <_dtoa_r+0x91c>
 80089f0:	f1c0 0320 	rsb	r3, r0, #32
 80089f4:	2b04      	cmp	r3, #4
 80089f6:	dd7f      	ble.n	8008af8 <_dtoa_r+0x918>
 80089f8:	f1c0 001c 	rsb	r0, r0, #28
 80089fc:	9b04      	ldr	r3, [sp, #16]
 80089fe:	4403      	add	r3, r0
 8008a00:	4480      	add	r8, r0
 8008a02:	4405      	add	r5, r0
 8008a04:	9304      	str	r3, [sp, #16]
 8008a06:	f1b8 0f00 	cmp.w	r8, #0
 8008a0a:	dd05      	ble.n	8008a18 <_dtoa_r+0x838>
 8008a0c:	4659      	mov	r1, fp
 8008a0e:	4642      	mov	r2, r8
 8008a10:	4620      	mov	r0, r4
 8008a12:	f000 ffbb 	bl	800998c <__lshift>
 8008a16:	4683      	mov	fp, r0
 8008a18:	9b04      	ldr	r3, [sp, #16]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	dd05      	ble.n	8008a2a <_dtoa_r+0x84a>
 8008a1e:	4631      	mov	r1, r6
 8008a20:	461a      	mov	r2, r3
 8008a22:	4620      	mov	r0, r4
 8008a24:	f000 ffb2 	bl	800998c <__lshift>
 8008a28:	4606      	mov	r6, r0
 8008a2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d069      	beq.n	8008b04 <_dtoa_r+0x924>
 8008a30:	4631      	mov	r1, r6
 8008a32:	4658      	mov	r0, fp
 8008a34:	f001 f816 	bl	8009a64 <__mcmp>
 8008a38:	2800      	cmp	r0, #0
 8008a3a:	da63      	bge.n	8008b04 <_dtoa_r+0x924>
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	4659      	mov	r1, fp
 8008a40:	220a      	movs	r2, #10
 8008a42:	4620      	mov	r0, r4
 8008a44:	f000 fda8 	bl	8009598 <__multadd>
 8008a48:	9b08      	ldr	r3, [sp, #32]
 8008a4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a4e:	4683      	mov	fp, r0
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	f000 818f 	beq.w	8008d74 <_dtoa_r+0xb94>
 8008a56:	4639      	mov	r1, r7
 8008a58:	2300      	movs	r3, #0
 8008a5a:	220a      	movs	r2, #10
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	f000 fd9b 	bl	8009598 <__multadd>
 8008a62:	f1b9 0f00 	cmp.w	r9, #0
 8008a66:	4607      	mov	r7, r0
 8008a68:	f300 808e 	bgt.w	8008b88 <_dtoa_r+0x9a8>
 8008a6c:	9b05      	ldr	r3, [sp, #20]
 8008a6e:	2b02      	cmp	r3, #2
 8008a70:	dc50      	bgt.n	8008b14 <_dtoa_r+0x934>
 8008a72:	e089      	b.n	8008b88 <_dtoa_r+0x9a8>
 8008a74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a7a:	e75d      	b.n	8008938 <_dtoa_r+0x758>
 8008a7c:	9b01      	ldr	r3, [sp, #4]
 8008a7e:	1e5e      	subs	r6, r3, #1
 8008a80:	9b06      	ldr	r3, [sp, #24]
 8008a82:	42b3      	cmp	r3, r6
 8008a84:	bfbf      	itttt	lt
 8008a86:	9b06      	ldrlt	r3, [sp, #24]
 8008a88:	9606      	strlt	r6, [sp, #24]
 8008a8a:	1af2      	sublt	r2, r6, r3
 8008a8c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008a8e:	bfb6      	itet	lt
 8008a90:	189b      	addlt	r3, r3, r2
 8008a92:	1b9e      	subge	r6, r3, r6
 8008a94:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008a96:	9b01      	ldr	r3, [sp, #4]
 8008a98:	bfb8      	it	lt
 8008a9a:	2600      	movlt	r6, #0
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	bfb5      	itete	lt
 8008aa0:	eba8 0503 	sublt.w	r5, r8, r3
 8008aa4:	9b01      	ldrge	r3, [sp, #4]
 8008aa6:	2300      	movlt	r3, #0
 8008aa8:	4645      	movge	r5, r8
 8008aaa:	e747      	b.n	800893c <_dtoa_r+0x75c>
 8008aac:	9e06      	ldr	r6, [sp, #24]
 8008aae:	9f08      	ldr	r7, [sp, #32]
 8008ab0:	4645      	mov	r5, r8
 8008ab2:	e74c      	b.n	800894e <_dtoa_r+0x76e>
 8008ab4:	9a06      	ldr	r2, [sp, #24]
 8008ab6:	e775      	b.n	80089a4 <_dtoa_r+0x7c4>
 8008ab8:	9b05      	ldr	r3, [sp, #20]
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	dc18      	bgt.n	8008af0 <_dtoa_r+0x910>
 8008abe:	9b02      	ldr	r3, [sp, #8]
 8008ac0:	b9b3      	cbnz	r3, 8008af0 <_dtoa_r+0x910>
 8008ac2:	9b03      	ldr	r3, [sp, #12]
 8008ac4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ac8:	b9a3      	cbnz	r3, 8008af4 <_dtoa_r+0x914>
 8008aca:	9b03      	ldr	r3, [sp, #12]
 8008acc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ad0:	0d1b      	lsrs	r3, r3, #20
 8008ad2:	051b      	lsls	r3, r3, #20
 8008ad4:	b12b      	cbz	r3, 8008ae2 <_dtoa_r+0x902>
 8008ad6:	9b04      	ldr	r3, [sp, #16]
 8008ad8:	3301      	adds	r3, #1
 8008ada:	9304      	str	r3, [sp, #16]
 8008adc:	f108 0801 	add.w	r8, r8, #1
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	9306      	str	r3, [sp, #24]
 8008ae4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	f47f af74 	bne.w	80089d4 <_dtoa_r+0x7f4>
 8008aec:	2001      	movs	r0, #1
 8008aee:	e779      	b.n	80089e4 <_dtoa_r+0x804>
 8008af0:	2300      	movs	r3, #0
 8008af2:	e7f6      	b.n	8008ae2 <_dtoa_r+0x902>
 8008af4:	9b02      	ldr	r3, [sp, #8]
 8008af6:	e7f4      	b.n	8008ae2 <_dtoa_r+0x902>
 8008af8:	d085      	beq.n	8008a06 <_dtoa_r+0x826>
 8008afa:	4618      	mov	r0, r3
 8008afc:	301c      	adds	r0, #28
 8008afe:	e77d      	b.n	80089fc <_dtoa_r+0x81c>
 8008b00:	40240000 	.word	0x40240000
 8008b04:	9b01      	ldr	r3, [sp, #4]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	dc38      	bgt.n	8008b7c <_dtoa_r+0x99c>
 8008b0a:	9b05      	ldr	r3, [sp, #20]
 8008b0c:	2b02      	cmp	r3, #2
 8008b0e:	dd35      	ble.n	8008b7c <_dtoa_r+0x99c>
 8008b10:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008b14:	f1b9 0f00 	cmp.w	r9, #0
 8008b18:	d10d      	bne.n	8008b36 <_dtoa_r+0x956>
 8008b1a:	4631      	mov	r1, r6
 8008b1c:	464b      	mov	r3, r9
 8008b1e:	2205      	movs	r2, #5
 8008b20:	4620      	mov	r0, r4
 8008b22:	f000 fd39 	bl	8009598 <__multadd>
 8008b26:	4601      	mov	r1, r0
 8008b28:	4606      	mov	r6, r0
 8008b2a:	4658      	mov	r0, fp
 8008b2c:	f000 ff9a 	bl	8009a64 <__mcmp>
 8008b30:	2800      	cmp	r0, #0
 8008b32:	f73f adbd 	bgt.w	80086b0 <_dtoa_r+0x4d0>
 8008b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b38:	9d00      	ldr	r5, [sp, #0]
 8008b3a:	ea6f 0a03 	mvn.w	sl, r3
 8008b3e:	f04f 0800 	mov.w	r8, #0
 8008b42:	4631      	mov	r1, r6
 8008b44:	4620      	mov	r0, r4
 8008b46:	f000 fd05 	bl	8009554 <_Bfree>
 8008b4a:	2f00      	cmp	r7, #0
 8008b4c:	f43f aeb4 	beq.w	80088b8 <_dtoa_r+0x6d8>
 8008b50:	f1b8 0f00 	cmp.w	r8, #0
 8008b54:	d005      	beq.n	8008b62 <_dtoa_r+0x982>
 8008b56:	45b8      	cmp	r8, r7
 8008b58:	d003      	beq.n	8008b62 <_dtoa_r+0x982>
 8008b5a:	4641      	mov	r1, r8
 8008b5c:	4620      	mov	r0, r4
 8008b5e:	f000 fcf9 	bl	8009554 <_Bfree>
 8008b62:	4639      	mov	r1, r7
 8008b64:	4620      	mov	r0, r4
 8008b66:	f000 fcf5 	bl	8009554 <_Bfree>
 8008b6a:	e6a5      	b.n	80088b8 <_dtoa_r+0x6d8>
 8008b6c:	2600      	movs	r6, #0
 8008b6e:	4637      	mov	r7, r6
 8008b70:	e7e1      	b.n	8008b36 <_dtoa_r+0x956>
 8008b72:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008b74:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008b78:	4637      	mov	r7, r6
 8008b7a:	e599      	b.n	80086b0 <_dtoa_r+0x4d0>
 8008b7c:	9b08      	ldr	r3, [sp, #32]
 8008b7e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	f000 80fd 	beq.w	8008d82 <_dtoa_r+0xba2>
 8008b88:	2d00      	cmp	r5, #0
 8008b8a:	dd05      	ble.n	8008b98 <_dtoa_r+0x9b8>
 8008b8c:	4639      	mov	r1, r7
 8008b8e:	462a      	mov	r2, r5
 8008b90:	4620      	mov	r0, r4
 8008b92:	f000 fefb 	bl	800998c <__lshift>
 8008b96:	4607      	mov	r7, r0
 8008b98:	9b06      	ldr	r3, [sp, #24]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d05c      	beq.n	8008c58 <_dtoa_r+0xa78>
 8008b9e:	6879      	ldr	r1, [r7, #4]
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	f000 fc97 	bl	80094d4 <_Balloc>
 8008ba6:	4605      	mov	r5, r0
 8008ba8:	b928      	cbnz	r0, 8008bb6 <_dtoa_r+0x9d6>
 8008baa:	4b80      	ldr	r3, [pc, #512]	; (8008dac <_dtoa_r+0xbcc>)
 8008bac:	4602      	mov	r2, r0
 8008bae:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008bb2:	f7ff bb2e 	b.w	8008212 <_dtoa_r+0x32>
 8008bb6:	693a      	ldr	r2, [r7, #16]
 8008bb8:	3202      	adds	r2, #2
 8008bba:	0092      	lsls	r2, r2, #2
 8008bbc:	f107 010c 	add.w	r1, r7, #12
 8008bc0:	300c      	adds	r0, #12
 8008bc2:	f7fd fd15 	bl	80065f0 <memcpy>
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	4629      	mov	r1, r5
 8008bca:	4620      	mov	r0, r4
 8008bcc:	f000 fede 	bl	800998c <__lshift>
 8008bd0:	9b00      	ldr	r3, [sp, #0]
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	9301      	str	r3, [sp, #4]
 8008bd6:	9b00      	ldr	r3, [sp, #0]
 8008bd8:	444b      	add	r3, r9
 8008bda:	9307      	str	r3, [sp, #28]
 8008bdc:	9b02      	ldr	r3, [sp, #8]
 8008bde:	f003 0301 	and.w	r3, r3, #1
 8008be2:	46b8      	mov	r8, r7
 8008be4:	9306      	str	r3, [sp, #24]
 8008be6:	4607      	mov	r7, r0
 8008be8:	9b01      	ldr	r3, [sp, #4]
 8008bea:	4631      	mov	r1, r6
 8008bec:	3b01      	subs	r3, #1
 8008bee:	4658      	mov	r0, fp
 8008bf0:	9302      	str	r3, [sp, #8]
 8008bf2:	f7ff fa67 	bl	80080c4 <quorem>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	3330      	adds	r3, #48	; 0x30
 8008bfa:	9004      	str	r0, [sp, #16]
 8008bfc:	4641      	mov	r1, r8
 8008bfe:	4658      	mov	r0, fp
 8008c00:	9308      	str	r3, [sp, #32]
 8008c02:	f000 ff2f 	bl	8009a64 <__mcmp>
 8008c06:	463a      	mov	r2, r7
 8008c08:	4681      	mov	r9, r0
 8008c0a:	4631      	mov	r1, r6
 8008c0c:	4620      	mov	r0, r4
 8008c0e:	f000 ff45 	bl	8009a9c <__mdiff>
 8008c12:	68c2      	ldr	r2, [r0, #12]
 8008c14:	9b08      	ldr	r3, [sp, #32]
 8008c16:	4605      	mov	r5, r0
 8008c18:	bb02      	cbnz	r2, 8008c5c <_dtoa_r+0xa7c>
 8008c1a:	4601      	mov	r1, r0
 8008c1c:	4658      	mov	r0, fp
 8008c1e:	f000 ff21 	bl	8009a64 <__mcmp>
 8008c22:	9b08      	ldr	r3, [sp, #32]
 8008c24:	4602      	mov	r2, r0
 8008c26:	4629      	mov	r1, r5
 8008c28:	4620      	mov	r0, r4
 8008c2a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008c2e:	f000 fc91 	bl	8009554 <_Bfree>
 8008c32:	9b05      	ldr	r3, [sp, #20]
 8008c34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c36:	9d01      	ldr	r5, [sp, #4]
 8008c38:	ea43 0102 	orr.w	r1, r3, r2
 8008c3c:	9b06      	ldr	r3, [sp, #24]
 8008c3e:	430b      	orrs	r3, r1
 8008c40:	9b08      	ldr	r3, [sp, #32]
 8008c42:	d10d      	bne.n	8008c60 <_dtoa_r+0xa80>
 8008c44:	2b39      	cmp	r3, #57	; 0x39
 8008c46:	d029      	beq.n	8008c9c <_dtoa_r+0xabc>
 8008c48:	f1b9 0f00 	cmp.w	r9, #0
 8008c4c:	dd01      	ble.n	8008c52 <_dtoa_r+0xa72>
 8008c4e:	9b04      	ldr	r3, [sp, #16]
 8008c50:	3331      	adds	r3, #49	; 0x31
 8008c52:	9a02      	ldr	r2, [sp, #8]
 8008c54:	7013      	strb	r3, [r2, #0]
 8008c56:	e774      	b.n	8008b42 <_dtoa_r+0x962>
 8008c58:	4638      	mov	r0, r7
 8008c5a:	e7b9      	b.n	8008bd0 <_dtoa_r+0x9f0>
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	e7e2      	b.n	8008c26 <_dtoa_r+0xa46>
 8008c60:	f1b9 0f00 	cmp.w	r9, #0
 8008c64:	db06      	blt.n	8008c74 <_dtoa_r+0xa94>
 8008c66:	9905      	ldr	r1, [sp, #20]
 8008c68:	ea41 0909 	orr.w	r9, r1, r9
 8008c6c:	9906      	ldr	r1, [sp, #24]
 8008c6e:	ea59 0101 	orrs.w	r1, r9, r1
 8008c72:	d120      	bne.n	8008cb6 <_dtoa_r+0xad6>
 8008c74:	2a00      	cmp	r2, #0
 8008c76:	ddec      	ble.n	8008c52 <_dtoa_r+0xa72>
 8008c78:	4659      	mov	r1, fp
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	9301      	str	r3, [sp, #4]
 8008c80:	f000 fe84 	bl	800998c <__lshift>
 8008c84:	4631      	mov	r1, r6
 8008c86:	4683      	mov	fp, r0
 8008c88:	f000 feec 	bl	8009a64 <__mcmp>
 8008c8c:	2800      	cmp	r0, #0
 8008c8e:	9b01      	ldr	r3, [sp, #4]
 8008c90:	dc02      	bgt.n	8008c98 <_dtoa_r+0xab8>
 8008c92:	d1de      	bne.n	8008c52 <_dtoa_r+0xa72>
 8008c94:	07da      	lsls	r2, r3, #31
 8008c96:	d5dc      	bpl.n	8008c52 <_dtoa_r+0xa72>
 8008c98:	2b39      	cmp	r3, #57	; 0x39
 8008c9a:	d1d8      	bne.n	8008c4e <_dtoa_r+0xa6e>
 8008c9c:	9a02      	ldr	r2, [sp, #8]
 8008c9e:	2339      	movs	r3, #57	; 0x39
 8008ca0:	7013      	strb	r3, [r2, #0]
 8008ca2:	462b      	mov	r3, r5
 8008ca4:	461d      	mov	r5, r3
 8008ca6:	3b01      	subs	r3, #1
 8008ca8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008cac:	2a39      	cmp	r2, #57	; 0x39
 8008cae:	d050      	beq.n	8008d52 <_dtoa_r+0xb72>
 8008cb0:	3201      	adds	r2, #1
 8008cb2:	701a      	strb	r2, [r3, #0]
 8008cb4:	e745      	b.n	8008b42 <_dtoa_r+0x962>
 8008cb6:	2a00      	cmp	r2, #0
 8008cb8:	dd03      	ble.n	8008cc2 <_dtoa_r+0xae2>
 8008cba:	2b39      	cmp	r3, #57	; 0x39
 8008cbc:	d0ee      	beq.n	8008c9c <_dtoa_r+0xabc>
 8008cbe:	3301      	adds	r3, #1
 8008cc0:	e7c7      	b.n	8008c52 <_dtoa_r+0xa72>
 8008cc2:	9a01      	ldr	r2, [sp, #4]
 8008cc4:	9907      	ldr	r1, [sp, #28]
 8008cc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008cca:	428a      	cmp	r2, r1
 8008ccc:	d02a      	beq.n	8008d24 <_dtoa_r+0xb44>
 8008cce:	4659      	mov	r1, fp
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	220a      	movs	r2, #10
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f000 fc5f 	bl	8009598 <__multadd>
 8008cda:	45b8      	cmp	r8, r7
 8008cdc:	4683      	mov	fp, r0
 8008cde:	f04f 0300 	mov.w	r3, #0
 8008ce2:	f04f 020a 	mov.w	r2, #10
 8008ce6:	4641      	mov	r1, r8
 8008ce8:	4620      	mov	r0, r4
 8008cea:	d107      	bne.n	8008cfc <_dtoa_r+0xb1c>
 8008cec:	f000 fc54 	bl	8009598 <__multadd>
 8008cf0:	4680      	mov	r8, r0
 8008cf2:	4607      	mov	r7, r0
 8008cf4:	9b01      	ldr	r3, [sp, #4]
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	9301      	str	r3, [sp, #4]
 8008cfa:	e775      	b.n	8008be8 <_dtoa_r+0xa08>
 8008cfc:	f000 fc4c 	bl	8009598 <__multadd>
 8008d00:	4639      	mov	r1, r7
 8008d02:	4680      	mov	r8, r0
 8008d04:	2300      	movs	r3, #0
 8008d06:	220a      	movs	r2, #10
 8008d08:	4620      	mov	r0, r4
 8008d0a:	f000 fc45 	bl	8009598 <__multadd>
 8008d0e:	4607      	mov	r7, r0
 8008d10:	e7f0      	b.n	8008cf4 <_dtoa_r+0xb14>
 8008d12:	f1b9 0f00 	cmp.w	r9, #0
 8008d16:	9a00      	ldr	r2, [sp, #0]
 8008d18:	bfcc      	ite	gt
 8008d1a:	464d      	movgt	r5, r9
 8008d1c:	2501      	movle	r5, #1
 8008d1e:	4415      	add	r5, r2
 8008d20:	f04f 0800 	mov.w	r8, #0
 8008d24:	4659      	mov	r1, fp
 8008d26:	2201      	movs	r2, #1
 8008d28:	4620      	mov	r0, r4
 8008d2a:	9301      	str	r3, [sp, #4]
 8008d2c:	f000 fe2e 	bl	800998c <__lshift>
 8008d30:	4631      	mov	r1, r6
 8008d32:	4683      	mov	fp, r0
 8008d34:	f000 fe96 	bl	8009a64 <__mcmp>
 8008d38:	2800      	cmp	r0, #0
 8008d3a:	dcb2      	bgt.n	8008ca2 <_dtoa_r+0xac2>
 8008d3c:	d102      	bne.n	8008d44 <_dtoa_r+0xb64>
 8008d3e:	9b01      	ldr	r3, [sp, #4]
 8008d40:	07db      	lsls	r3, r3, #31
 8008d42:	d4ae      	bmi.n	8008ca2 <_dtoa_r+0xac2>
 8008d44:	462b      	mov	r3, r5
 8008d46:	461d      	mov	r5, r3
 8008d48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d4c:	2a30      	cmp	r2, #48	; 0x30
 8008d4e:	d0fa      	beq.n	8008d46 <_dtoa_r+0xb66>
 8008d50:	e6f7      	b.n	8008b42 <_dtoa_r+0x962>
 8008d52:	9a00      	ldr	r2, [sp, #0]
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d1a5      	bne.n	8008ca4 <_dtoa_r+0xac4>
 8008d58:	f10a 0a01 	add.w	sl, sl, #1
 8008d5c:	2331      	movs	r3, #49	; 0x31
 8008d5e:	e779      	b.n	8008c54 <_dtoa_r+0xa74>
 8008d60:	4b13      	ldr	r3, [pc, #76]	; (8008db0 <_dtoa_r+0xbd0>)
 8008d62:	f7ff baaf 	b.w	80082c4 <_dtoa_r+0xe4>
 8008d66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f47f aa86 	bne.w	800827a <_dtoa_r+0x9a>
 8008d6e:	4b11      	ldr	r3, [pc, #68]	; (8008db4 <_dtoa_r+0xbd4>)
 8008d70:	f7ff baa8 	b.w	80082c4 <_dtoa_r+0xe4>
 8008d74:	f1b9 0f00 	cmp.w	r9, #0
 8008d78:	dc03      	bgt.n	8008d82 <_dtoa_r+0xba2>
 8008d7a:	9b05      	ldr	r3, [sp, #20]
 8008d7c:	2b02      	cmp	r3, #2
 8008d7e:	f73f aec9 	bgt.w	8008b14 <_dtoa_r+0x934>
 8008d82:	9d00      	ldr	r5, [sp, #0]
 8008d84:	4631      	mov	r1, r6
 8008d86:	4658      	mov	r0, fp
 8008d88:	f7ff f99c 	bl	80080c4 <quorem>
 8008d8c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008d90:	f805 3b01 	strb.w	r3, [r5], #1
 8008d94:	9a00      	ldr	r2, [sp, #0]
 8008d96:	1aaa      	subs	r2, r5, r2
 8008d98:	4591      	cmp	r9, r2
 8008d9a:	ddba      	ble.n	8008d12 <_dtoa_r+0xb32>
 8008d9c:	4659      	mov	r1, fp
 8008d9e:	2300      	movs	r3, #0
 8008da0:	220a      	movs	r2, #10
 8008da2:	4620      	mov	r0, r4
 8008da4:	f000 fbf8 	bl	8009598 <__multadd>
 8008da8:	4683      	mov	fp, r0
 8008daa:	e7eb      	b.n	8008d84 <_dtoa_r+0xba4>
 8008dac:	0800e5dc 	.word	0x0800e5dc
 8008db0:	0800e3dc 	.word	0x0800e3dc
 8008db4:	0800e559 	.word	0x0800e559

08008db8 <rshift>:
 8008db8:	6903      	ldr	r3, [r0, #16]
 8008dba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008dbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008dc2:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008dc6:	f100 0414 	add.w	r4, r0, #20
 8008dca:	dd45      	ble.n	8008e58 <rshift+0xa0>
 8008dcc:	f011 011f 	ands.w	r1, r1, #31
 8008dd0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008dd4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008dd8:	d10c      	bne.n	8008df4 <rshift+0x3c>
 8008dda:	f100 0710 	add.w	r7, r0, #16
 8008dde:	4629      	mov	r1, r5
 8008de0:	42b1      	cmp	r1, r6
 8008de2:	d334      	bcc.n	8008e4e <rshift+0x96>
 8008de4:	1a9b      	subs	r3, r3, r2
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	1eea      	subs	r2, r5, #3
 8008dea:	4296      	cmp	r6, r2
 8008dec:	bf38      	it	cc
 8008dee:	2300      	movcc	r3, #0
 8008df0:	4423      	add	r3, r4
 8008df2:	e015      	b.n	8008e20 <rshift+0x68>
 8008df4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008df8:	f1c1 0820 	rsb	r8, r1, #32
 8008dfc:	40cf      	lsrs	r7, r1
 8008dfe:	f105 0e04 	add.w	lr, r5, #4
 8008e02:	46a1      	mov	r9, r4
 8008e04:	4576      	cmp	r6, lr
 8008e06:	46f4      	mov	ip, lr
 8008e08:	d815      	bhi.n	8008e36 <rshift+0x7e>
 8008e0a:	1a9b      	subs	r3, r3, r2
 8008e0c:	009a      	lsls	r2, r3, #2
 8008e0e:	3a04      	subs	r2, #4
 8008e10:	3501      	adds	r5, #1
 8008e12:	42ae      	cmp	r6, r5
 8008e14:	bf38      	it	cc
 8008e16:	2200      	movcc	r2, #0
 8008e18:	18a3      	adds	r3, r4, r2
 8008e1a:	50a7      	str	r7, [r4, r2]
 8008e1c:	b107      	cbz	r7, 8008e20 <rshift+0x68>
 8008e1e:	3304      	adds	r3, #4
 8008e20:	1b1a      	subs	r2, r3, r4
 8008e22:	42a3      	cmp	r3, r4
 8008e24:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008e28:	bf08      	it	eq
 8008e2a:	2300      	moveq	r3, #0
 8008e2c:	6102      	str	r2, [r0, #16]
 8008e2e:	bf08      	it	eq
 8008e30:	6143      	streq	r3, [r0, #20]
 8008e32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e36:	f8dc c000 	ldr.w	ip, [ip]
 8008e3a:	fa0c fc08 	lsl.w	ip, ip, r8
 8008e3e:	ea4c 0707 	orr.w	r7, ip, r7
 8008e42:	f849 7b04 	str.w	r7, [r9], #4
 8008e46:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008e4a:	40cf      	lsrs	r7, r1
 8008e4c:	e7da      	b.n	8008e04 <rshift+0x4c>
 8008e4e:	f851 cb04 	ldr.w	ip, [r1], #4
 8008e52:	f847 cf04 	str.w	ip, [r7, #4]!
 8008e56:	e7c3      	b.n	8008de0 <rshift+0x28>
 8008e58:	4623      	mov	r3, r4
 8008e5a:	e7e1      	b.n	8008e20 <rshift+0x68>

08008e5c <__hexdig_fun>:
 8008e5c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008e60:	2b09      	cmp	r3, #9
 8008e62:	d802      	bhi.n	8008e6a <__hexdig_fun+0xe>
 8008e64:	3820      	subs	r0, #32
 8008e66:	b2c0      	uxtb	r0, r0
 8008e68:	4770      	bx	lr
 8008e6a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008e6e:	2b05      	cmp	r3, #5
 8008e70:	d801      	bhi.n	8008e76 <__hexdig_fun+0x1a>
 8008e72:	3847      	subs	r0, #71	; 0x47
 8008e74:	e7f7      	b.n	8008e66 <__hexdig_fun+0xa>
 8008e76:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008e7a:	2b05      	cmp	r3, #5
 8008e7c:	d801      	bhi.n	8008e82 <__hexdig_fun+0x26>
 8008e7e:	3827      	subs	r0, #39	; 0x27
 8008e80:	e7f1      	b.n	8008e66 <__hexdig_fun+0xa>
 8008e82:	2000      	movs	r0, #0
 8008e84:	4770      	bx	lr
	...

08008e88 <__gethex>:
 8008e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e8c:	ed2d 8b02 	vpush	{d8}
 8008e90:	b089      	sub	sp, #36	; 0x24
 8008e92:	ee08 0a10 	vmov	s16, r0
 8008e96:	9304      	str	r3, [sp, #16]
 8008e98:	4bbc      	ldr	r3, [pc, #752]	; (800918c <__gethex+0x304>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	9301      	str	r3, [sp, #4]
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	468b      	mov	fp, r1
 8008ea2:	4690      	mov	r8, r2
 8008ea4:	f7f7 f994 	bl	80001d0 <strlen>
 8008ea8:	9b01      	ldr	r3, [sp, #4]
 8008eaa:	f8db 2000 	ldr.w	r2, [fp]
 8008eae:	4403      	add	r3, r0
 8008eb0:	4682      	mov	sl, r0
 8008eb2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008eb6:	9305      	str	r3, [sp, #20]
 8008eb8:	1c93      	adds	r3, r2, #2
 8008eba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008ebe:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008ec2:	32fe      	adds	r2, #254	; 0xfe
 8008ec4:	18d1      	adds	r1, r2, r3
 8008ec6:	461f      	mov	r7, r3
 8008ec8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008ecc:	9100      	str	r1, [sp, #0]
 8008ece:	2830      	cmp	r0, #48	; 0x30
 8008ed0:	d0f8      	beq.n	8008ec4 <__gethex+0x3c>
 8008ed2:	f7ff ffc3 	bl	8008e5c <__hexdig_fun>
 8008ed6:	4604      	mov	r4, r0
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	d13a      	bne.n	8008f52 <__gethex+0xca>
 8008edc:	9901      	ldr	r1, [sp, #4]
 8008ede:	4652      	mov	r2, sl
 8008ee0:	4638      	mov	r0, r7
 8008ee2:	f001 f9e1 	bl	800a2a8 <strncmp>
 8008ee6:	4605      	mov	r5, r0
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	d168      	bne.n	8008fbe <__gethex+0x136>
 8008eec:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008ef0:	eb07 060a 	add.w	r6, r7, sl
 8008ef4:	f7ff ffb2 	bl	8008e5c <__hexdig_fun>
 8008ef8:	2800      	cmp	r0, #0
 8008efa:	d062      	beq.n	8008fc2 <__gethex+0x13a>
 8008efc:	4633      	mov	r3, r6
 8008efe:	7818      	ldrb	r0, [r3, #0]
 8008f00:	2830      	cmp	r0, #48	; 0x30
 8008f02:	461f      	mov	r7, r3
 8008f04:	f103 0301 	add.w	r3, r3, #1
 8008f08:	d0f9      	beq.n	8008efe <__gethex+0x76>
 8008f0a:	f7ff ffa7 	bl	8008e5c <__hexdig_fun>
 8008f0e:	2301      	movs	r3, #1
 8008f10:	fab0 f480 	clz	r4, r0
 8008f14:	0964      	lsrs	r4, r4, #5
 8008f16:	4635      	mov	r5, r6
 8008f18:	9300      	str	r3, [sp, #0]
 8008f1a:	463a      	mov	r2, r7
 8008f1c:	4616      	mov	r6, r2
 8008f1e:	3201      	adds	r2, #1
 8008f20:	7830      	ldrb	r0, [r6, #0]
 8008f22:	f7ff ff9b 	bl	8008e5c <__hexdig_fun>
 8008f26:	2800      	cmp	r0, #0
 8008f28:	d1f8      	bne.n	8008f1c <__gethex+0x94>
 8008f2a:	9901      	ldr	r1, [sp, #4]
 8008f2c:	4652      	mov	r2, sl
 8008f2e:	4630      	mov	r0, r6
 8008f30:	f001 f9ba 	bl	800a2a8 <strncmp>
 8008f34:	b980      	cbnz	r0, 8008f58 <__gethex+0xd0>
 8008f36:	b94d      	cbnz	r5, 8008f4c <__gethex+0xc4>
 8008f38:	eb06 050a 	add.w	r5, r6, sl
 8008f3c:	462a      	mov	r2, r5
 8008f3e:	4616      	mov	r6, r2
 8008f40:	3201      	adds	r2, #1
 8008f42:	7830      	ldrb	r0, [r6, #0]
 8008f44:	f7ff ff8a 	bl	8008e5c <__hexdig_fun>
 8008f48:	2800      	cmp	r0, #0
 8008f4a:	d1f8      	bne.n	8008f3e <__gethex+0xb6>
 8008f4c:	1bad      	subs	r5, r5, r6
 8008f4e:	00ad      	lsls	r5, r5, #2
 8008f50:	e004      	b.n	8008f5c <__gethex+0xd4>
 8008f52:	2400      	movs	r4, #0
 8008f54:	4625      	mov	r5, r4
 8008f56:	e7e0      	b.n	8008f1a <__gethex+0x92>
 8008f58:	2d00      	cmp	r5, #0
 8008f5a:	d1f7      	bne.n	8008f4c <__gethex+0xc4>
 8008f5c:	7833      	ldrb	r3, [r6, #0]
 8008f5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008f62:	2b50      	cmp	r3, #80	; 0x50
 8008f64:	d13b      	bne.n	8008fde <__gethex+0x156>
 8008f66:	7873      	ldrb	r3, [r6, #1]
 8008f68:	2b2b      	cmp	r3, #43	; 0x2b
 8008f6a:	d02c      	beq.n	8008fc6 <__gethex+0x13e>
 8008f6c:	2b2d      	cmp	r3, #45	; 0x2d
 8008f6e:	d02e      	beq.n	8008fce <__gethex+0x146>
 8008f70:	1c71      	adds	r1, r6, #1
 8008f72:	f04f 0900 	mov.w	r9, #0
 8008f76:	7808      	ldrb	r0, [r1, #0]
 8008f78:	f7ff ff70 	bl	8008e5c <__hexdig_fun>
 8008f7c:	1e43      	subs	r3, r0, #1
 8008f7e:	b2db      	uxtb	r3, r3
 8008f80:	2b18      	cmp	r3, #24
 8008f82:	d82c      	bhi.n	8008fde <__gethex+0x156>
 8008f84:	f1a0 0210 	sub.w	r2, r0, #16
 8008f88:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008f8c:	f7ff ff66 	bl	8008e5c <__hexdig_fun>
 8008f90:	1e43      	subs	r3, r0, #1
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	2b18      	cmp	r3, #24
 8008f96:	d91d      	bls.n	8008fd4 <__gethex+0x14c>
 8008f98:	f1b9 0f00 	cmp.w	r9, #0
 8008f9c:	d000      	beq.n	8008fa0 <__gethex+0x118>
 8008f9e:	4252      	negs	r2, r2
 8008fa0:	4415      	add	r5, r2
 8008fa2:	f8cb 1000 	str.w	r1, [fp]
 8008fa6:	b1e4      	cbz	r4, 8008fe2 <__gethex+0x15a>
 8008fa8:	9b00      	ldr	r3, [sp, #0]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	bf14      	ite	ne
 8008fae:	2700      	movne	r7, #0
 8008fb0:	2706      	moveq	r7, #6
 8008fb2:	4638      	mov	r0, r7
 8008fb4:	b009      	add	sp, #36	; 0x24
 8008fb6:	ecbd 8b02 	vpop	{d8}
 8008fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fbe:	463e      	mov	r6, r7
 8008fc0:	4625      	mov	r5, r4
 8008fc2:	2401      	movs	r4, #1
 8008fc4:	e7ca      	b.n	8008f5c <__gethex+0xd4>
 8008fc6:	f04f 0900 	mov.w	r9, #0
 8008fca:	1cb1      	adds	r1, r6, #2
 8008fcc:	e7d3      	b.n	8008f76 <__gethex+0xee>
 8008fce:	f04f 0901 	mov.w	r9, #1
 8008fd2:	e7fa      	b.n	8008fca <__gethex+0x142>
 8008fd4:	230a      	movs	r3, #10
 8008fd6:	fb03 0202 	mla	r2, r3, r2, r0
 8008fda:	3a10      	subs	r2, #16
 8008fdc:	e7d4      	b.n	8008f88 <__gethex+0x100>
 8008fde:	4631      	mov	r1, r6
 8008fe0:	e7df      	b.n	8008fa2 <__gethex+0x11a>
 8008fe2:	1bf3      	subs	r3, r6, r7
 8008fe4:	3b01      	subs	r3, #1
 8008fe6:	4621      	mov	r1, r4
 8008fe8:	2b07      	cmp	r3, #7
 8008fea:	dc0b      	bgt.n	8009004 <__gethex+0x17c>
 8008fec:	ee18 0a10 	vmov	r0, s16
 8008ff0:	f000 fa70 	bl	80094d4 <_Balloc>
 8008ff4:	4604      	mov	r4, r0
 8008ff6:	b940      	cbnz	r0, 800900a <__gethex+0x182>
 8008ff8:	4b65      	ldr	r3, [pc, #404]	; (8009190 <__gethex+0x308>)
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	21de      	movs	r1, #222	; 0xde
 8008ffe:	4865      	ldr	r0, [pc, #404]	; (8009194 <__gethex+0x30c>)
 8009000:	f001 f972 	bl	800a2e8 <__assert_func>
 8009004:	3101      	adds	r1, #1
 8009006:	105b      	asrs	r3, r3, #1
 8009008:	e7ee      	b.n	8008fe8 <__gethex+0x160>
 800900a:	f100 0914 	add.w	r9, r0, #20
 800900e:	f04f 0b00 	mov.w	fp, #0
 8009012:	f1ca 0301 	rsb	r3, sl, #1
 8009016:	f8cd 9008 	str.w	r9, [sp, #8]
 800901a:	f8cd b000 	str.w	fp, [sp]
 800901e:	9306      	str	r3, [sp, #24]
 8009020:	42b7      	cmp	r7, r6
 8009022:	d340      	bcc.n	80090a6 <__gethex+0x21e>
 8009024:	9802      	ldr	r0, [sp, #8]
 8009026:	9b00      	ldr	r3, [sp, #0]
 8009028:	f840 3b04 	str.w	r3, [r0], #4
 800902c:	eba0 0009 	sub.w	r0, r0, r9
 8009030:	1080      	asrs	r0, r0, #2
 8009032:	0146      	lsls	r6, r0, #5
 8009034:	6120      	str	r0, [r4, #16]
 8009036:	4618      	mov	r0, r3
 8009038:	f000 fb42 	bl	80096c0 <__hi0bits>
 800903c:	1a30      	subs	r0, r6, r0
 800903e:	f8d8 6000 	ldr.w	r6, [r8]
 8009042:	42b0      	cmp	r0, r6
 8009044:	dd63      	ble.n	800910e <__gethex+0x286>
 8009046:	1b87      	subs	r7, r0, r6
 8009048:	4639      	mov	r1, r7
 800904a:	4620      	mov	r0, r4
 800904c:	f000 fedc 	bl	8009e08 <__any_on>
 8009050:	4682      	mov	sl, r0
 8009052:	b1a8      	cbz	r0, 8009080 <__gethex+0x1f8>
 8009054:	1e7b      	subs	r3, r7, #1
 8009056:	1159      	asrs	r1, r3, #5
 8009058:	f003 021f 	and.w	r2, r3, #31
 800905c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009060:	f04f 0a01 	mov.w	sl, #1
 8009064:	fa0a f202 	lsl.w	r2, sl, r2
 8009068:	420a      	tst	r2, r1
 800906a:	d009      	beq.n	8009080 <__gethex+0x1f8>
 800906c:	4553      	cmp	r3, sl
 800906e:	dd05      	ble.n	800907c <__gethex+0x1f4>
 8009070:	1eb9      	subs	r1, r7, #2
 8009072:	4620      	mov	r0, r4
 8009074:	f000 fec8 	bl	8009e08 <__any_on>
 8009078:	2800      	cmp	r0, #0
 800907a:	d145      	bne.n	8009108 <__gethex+0x280>
 800907c:	f04f 0a02 	mov.w	sl, #2
 8009080:	4639      	mov	r1, r7
 8009082:	4620      	mov	r0, r4
 8009084:	f7ff fe98 	bl	8008db8 <rshift>
 8009088:	443d      	add	r5, r7
 800908a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800908e:	42ab      	cmp	r3, r5
 8009090:	da4c      	bge.n	800912c <__gethex+0x2a4>
 8009092:	ee18 0a10 	vmov	r0, s16
 8009096:	4621      	mov	r1, r4
 8009098:	f000 fa5c 	bl	8009554 <_Bfree>
 800909c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800909e:	2300      	movs	r3, #0
 80090a0:	6013      	str	r3, [r2, #0]
 80090a2:	27a3      	movs	r7, #163	; 0xa3
 80090a4:	e785      	b.n	8008fb2 <__gethex+0x12a>
 80090a6:	1e73      	subs	r3, r6, #1
 80090a8:	9a05      	ldr	r2, [sp, #20]
 80090aa:	9303      	str	r3, [sp, #12]
 80090ac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d019      	beq.n	80090e8 <__gethex+0x260>
 80090b4:	f1bb 0f20 	cmp.w	fp, #32
 80090b8:	d107      	bne.n	80090ca <__gethex+0x242>
 80090ba:	9b02      	ldr	r3, [sp, #8]
 80090bc:	9a00      	ldr	r2, [sp, #0]
 80090be:	f843 2b04 	str.w	r2, [r3], #4
 80090c2:	9302      	str	r3, [sp, #8]
 80090c4:	2300      	movs	r3, #0
 80090c6:	9300      	str	r3, [sp, #0]
 80090c8:	469b      	mov	fp, r3
 80090ca:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80090ce:	f7ff fec5 	bl	8008e5c <__hexdig_fun>
 80090d2:	9b00      	ldr	r3, [sp, #0]
 80090d4:	f000 000f 	and.w	r0, r0, #15
 80090d8:	fa00 f00b 	lsl.w	r0, r0, fp
 80090dc:	4303      	orrs	r3, r0
 80090de:	9300      	str	r3, [sp, #0]
 80090e0:	f10b 0b04 	add.w	fp, fp, #4
 80090e4:	9b03      	ldr	r3, [sp, #12]
 80090e6:	e00d      	b.n	8009104 <__gethex+0x27c>
 80090e8:	9b03      	ldr	r3, [sp, #12]
 80090ea:	9a06      	ldr	r2, [sp, #24]
 80090ec:	4413      	add	r3, r2
 80090ee:	42bb      	cmp	r3, r7
 80090f0:	d3e0      	bcc.n	80090b4 <__gethex+0x22c>
 80090f2:	4618      	mov	r0, r3
 80090f4:	9901      	ldr	r1, [sp, #4]
 80090f6:	9307      	str	r3, [sp, #28]
 80090f8:	4652      	mov	r2, sl
 80090fa:	f001 f8d5 	bl	800a2a8 <strncmp>
 80090fe:	9b07      	ldr	r3, [sp, #28]
 8009100:	2800      	cmp	r0, #0
 8009102:	d1d7      	bne.n	80090b4 <__gethex+0x22c>
 8009104:	461e      	mov	r6, r3
 8009106:	e78b      	b.n	8009020 <__gethex+0x198>
 8009108:	f04f 0a03 	mov.w	sl, #3
 800910c:	e7b8      	b.n	8009080 <__gethex+0x1f8>
 800910e:	da0a      	bge.n	8009126 <__gethex+0x29e>
 8009110:	1a37      	subs	r7, r6, r0
 8009112:	4621      	mov	r1, r4
 8009114:	ee18 0a10 	vmov	r0, s16
 8009118:	463a      	mov	r2, r7
 800911a:	f000 fc37 	bl	800998c <__lshift>
 800911e:	1bed      	subs	r5, r5, r7
 8009120:	4604      	mov	r4, r0
 8009122:	f100 0914 	add.w	r9, r0, #20
 8009126:	f04f 0a00 	mov.w	sl, #0
 800912a:	e7ae      	b.n	800908a <__gethex+0x202>
 800912c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009130:	42a8      	cmp	r0, r5
 8009132:	dd72      	ble.n	800921a <__gethex+0x392>
 8009134:	1b45      	subs	r5, r0, r5
 8009136:	42ae      	cmp	r6, r5
 8009138:	dc36      	bgt.n	80091a8 <__gethex+0x320>
 800913a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800913e:	2b02      	cmp	r3, #2
 8009140:	d02a      	beq.n	8009198 <__gethex+0x310>
 8009142:	2b03      	cmp	r3, #3
 8009144:	d02c      	beq.n	80091a0 <__gethex+0x318>
 8009146:	2b01      	cmp	r3, #1
 8009148:	d115      	bne.n	8009176 <__gethex+0x2ee>
 800914a:	42ae      	cmp	r6, r5
 800914c:	d113      	bne.n	8009176 <__gethex+0x2ee>
 800914e:	2e01      	cmp	r6, #1
 8009150:	d10b      	bne.n	800916a <__gethex+0x2e2>
 8009152:	9a04      	ldr	r2, [sp, #16]
 8009154:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009158:	6013      	str	r3, [r2, #0]
 800915a:	2301      	movs	r3, #1
 800915c:	6123      	str	r3, [r4, #16]
 800915e:	f8c9 3000 	str.w	r3, [r9]
 8009162:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009164:	2762      	movs	r7, #98	; 0x62
 8009166:	601c      	str	r4, [r3, #0]
 8009168:	e723      	b.n	8008fb2 <__gethex+0x12a>
 800916a:	1e71      	subs	r1, r6, #1
 800916c:	4620      	mov	r0, r4
 800916e:	f000 fe4b 	bl	8009e08 <__any_on>
 8009172:	2800      	cmp	r0, #0
 8009174:	d1ed      	bne.n	8009152 <__gethex+0x2ca>
 8009176:	ee18 0a10 	vmov	r0, s16
 800917a:	4621      	mov	r1, r4
 800917c:	f000 f9ea 	bl	8009554 <_Bfree>
 8009180:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009182:	2300      	movs	r3, #0
 8009184:	6013      	str	r3, [r2, #0]
 8009186:	2750      	movs	r7, #80	; 0x50
 8009188:	e713      	b.n	8008fb2 <__gethex+0x12a>
 800918a:	bf00      	nop
 800918c:	0800e658 	.word	0x0800e658
 8009190:	0800e5dc 	.word	0x0800e5dc
 8009194:	0800e5ed 	.word	0x0800e5ed
 8009198:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800919a:	2b00      	cmp	r3, #0
 800919c:	d1eb      	bne.n	8009176 <__gethex+0x2ee>
 800919e:	e7d8      	b.n	8009152 <__gethex+0x2ca>
 80091a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d1d5      	bne.n	8009152 <__gethex+0x2ca>
 80091a6:	e7e6      	b.n	8009176 <__gethex+0x2ee>
 80091a8:	1e6f      	subs	r7, r5, #1
 80091aa:	f1ba 0f00 	cmp.w	sl, #0
 80091ae:	d131      	bne.n	8009214 <__gethex+0x38c>
 80091b0:	b127      	cbz	r7, 80091bc <__gethex+0x334>
 80091b2:	4639      	mov	r1, r7
 80091b4:	4620      	mov	r0, r4
 80091b6:	f000 fe27 	bl	8009e08 <__any_on>
 80091ba:	4682      	mov	sl, r0
 80091bc:	117b      	asrs	r3, r7, #5
 80091be:	2101      	movs	r1, #1
 80091c0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80091c4:	f007 071f 	and.w	r7, r7, #31
 80091c8:	fa01 f707 	lsl.w	r7, r1, r7
 80091cc:	421f      	tst	r7, r3
 80091ce:	4629      	mov	r1, r5
 80091d0:	4620      	mov	r0, r4
 80091d2:	bf18      	it	ne
 80091d4:	f04a 0a02 	orrne.w	sl, sl, #2
 80091d8:	1b76      	subs	r6, r6, r5
 80091da:	f7ff fded 	bl	8008db8 <rshift>
 80091de:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80091e2:	2702      	movs	r7, #2
 80091e4:	f1ba 0f00 	cmp.w	sl, #0
 80091e8:	d048      	beq.n	800927c <__gethex+0x3f4>
 80091ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80091ee:	2b02      	cmp	r3, #2
 80091f0:	d015      	beq.n	800921e <__gethex+0x396>
 80091f2:	2b03      	cmp	r3, #3
 80091f4:	d017      	beq.n	8009226 <__gethex+0x39e>
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d109      	bne.n	800920e <__gethex+0x386>
 80091fa:	f01a 0f02 	tst.w	sl, #2
 80091fe:	d006      	beq.n	800920e <__gethex+0x386>
 8009200:	f8d9 0000 	ldr.w	r0, [r9]
 8009204:	ea4a 0a00 	orr.w	sl, sl, r0
 8009208:	f01a 0f01 	tst.w	sl, #1
 800920c:	d10e      	bne.n	800922c <__gethex+0x3a4>
 800920e:	f047 0710 	orr.w	r7, r7, #16
 8009212:	e033      	b.n	800927c <__gethex+0x3f4>
 8009214:	f04f 0a01 	mov.w	sl, #1
 8009218:	e7d0      	b.n	80091bc <__gethex+0x334>
 800921a:	2701      	movs	r7, #1
 800921c:	e7e2      	b.n	80091e4 <__gethex+0x35c>
 800921e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009220:	f1c3 0301 	rsb	r3, r3, #1
 8009224:	9315      	str	r3, [sp, #84]	; 0x54
 8009226:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009228:	2b00      	cmp	r3, #0
 800922a:	d0f0      	beq.n	800920e <__gethex+0x386>
 800922c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009230:	f104 0314 	add.w	r3, r4, #20
 8009234:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009238:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800923c:	f04f 0c00 	mov.w	ip, #0
 8009240:	4618      	mov	r0, r3
 8009242:	f853 2b04 	ldr.w	r2, [r3], #4
 8009246:	f1b2 3fff 	cmp.w	r2, #4294967295
 800924a:	d01c      	beq.n	8009286 <__gethex+0x3fe>
 800924c:	3201      	adds	r2, #1
 800924e:	6002      	str	r2, [r0, #0]
 8009250:	2f02      	cmp	r7, #2
 8009252:	f104 0314 	add.w	r3, r4, #20
 8009256:	d13f      	bne.n	80092d8 <__gethex+0x450>
 8009258:	f8d8 2000 	ldr.w	r2, [r8]
 800925c:	3a01      	subs	r2, #1
 800925e:	42b2      	cmp	r2, r6
 8009260:	d10a      	bne.n	8009278 <__gethex+0x3f0>
 8009262:	1171      	asrs	r1, r6, #5
 8009264:	2201      	movs	r2, #1
 8009266:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800926a:	f006 061f 	and.w	r6, r6, #31
 800926e:	fa02 f606 	lsl.w	r6, r2, r6
 8009272:	421e      	tst	r6, r3
 8009274:	bf18      	it	ne
 8009276:	4617      	movne	r7, r2
 8009278:	f047 0720 	orr.w	r7, r7, #32
 800927c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800927e:	601c      	str	r4, [r3, #0]
 8009280:	9b04      	ldr	r3, [sp, #16]
 8009282:	601d      	str	r5, [r3, #0]
 8009284:	e695      	b.n	8008fb2 <__gethex+0x12a>
 8009286:	4299      	cmp	r1, r3
 8009288:	f843 cc04 	str.w	ip, [r3, #-4]
 800928c:	d8d8      	bhi.n	8009240 <__gethex+0x3b8>
 800928e:	68a3      	ldr	r3, [r4, #8]
 8009290:	459b      	cmp	fp, r3
 8009292:	db19      	blt.n	80092c8 <__gethex+0x440>
 8009294:	6861      	ldr	r1, [r4, #4]
 8009296:	ee18 0a10 	vmov	r0, s16
 800929a:	3101      	adds	r1, #1
 800929c:	f000 f91a 	bl	80094d4 <_Balloc>
 80092a0:	4681      	mov	r9, r0
 80092a2:	b918      	cbnz	r0, 80092ac <__gethex+0x424>
 80092a4:	4b1a      	ldr	r3, [pc, #104]	; (8009310 <__gethex+0x488>)
 80092a6:	4602      	mov	r2, r0
 80092a8:	2184      	movs	r1, #132	; 0x84
 80092aa:	e6a8      	b.n	8008ffe <__gethex+0x176>
 80092ac:	6922      	ldr	r2, [r4, #16]
 80092ae:	3202      	adds	r2, #2
 80092b0:	f104 010c 	add.w	r1, r4, #12
 80092b4:	0092      	lsls	r2, r2, #2
 80092b6:	300c      	adds	r0, #12
 80092b8:	f7fd f99a 	bl	80065f0 <memcpy>
 80092bc:	4621      	mov	r1, r4
 80092be:	ee18 0a10 	vmov	r0, s16
 80092c2:	f000 f947 	bl	8009554 <_Bfree>
 80092c6:	464c      	mov	r4, r9
 80092c8:	6923      	ldr	r3, [r4, #16]
 80092ca:	1c5a      	adds	r2, r3, #1
 80092cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80092d0:	6122      	str	r2, [r4, #16]
 80092d2:	2201      	movs	r2, #1
 80092d4:	615a      	str	r2, [r3, #20]
 80092d6:	e7bb      	b.n	8009250 <__gethex+0x3c8>
 80092d8:	6922      	ldr	r2, [r4, #16]
 80092da:	455a      	cmp	r2, fp
 80092dc:	dd0b      	ble.n	80092f6 <__gethex+0x46e>
 80092de:	2101      	movs	r1, #1
 80092e0:	4620      	mov	r0, r4
 80092e2:	f7ff fd69 	bl	8008db8 <rshift>
 80092e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80092ea:	3501      	adds	r5, #1
 80092ec:	42ab      	cmp	r3, r5
 80092ee:	f6ff aed0 	blt.w	8009092 <__gethex+0x20a>
 80092f2:	2701      	movs	r7, #1
 80092f4:	e7c0      	b.n	8009278 <__gethex+0x3f0>
 80092f6:	f016 061f 	ands.w	r6, r6, #31
 80092fa:	d0fa      	beq.n	80092f2 <__gethex+0x46a>
 80092fc:	449a      	add	sl, r3
 80092fe:	f1c6 0620 	rsb	r6, r6, #32
 8009302:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009306:	f000 f9db 	bl	80096c0 <__hi0bits>
 800930a:	42b0      	cmp	r0, r6
 800930c:	dbe7      	blt.n	80092de <__gethex+0x456>
 800930e:	e7f0      	b.n	80092f2 <__gethex+0x46a>
 8009310:	0800e5dc 	.word	0x0800e5dc

08009314 <L_shift>:
 8009314:	f1c2 0208 	rsb	r2, r2, #8
 8009318:	0092      	lsls	r2, r2, #2
 800931a:	b570      	push	{r4, r5, r6, lr}
 800931c:	f1c2 0620 	rsb	r6, r2, #32
 8009320:	6843      	ldr	r3, [r0, #4]
 8009322:	6804      	ldr	r4, [r0, #0]
 8009324:	fa03 f506 	lsl.w	r5, r3, r6
 8009328:	432c      	orrs	r4, r5
 800932a:	40d3      	lsrs	r3, r2
 800932c:	6004      	str	r4, [r0, #0]
 800932e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009332:	4288      	cmp	r0, r1
 8009334:	d3f4      	bcc.n	8009320 <L_shift+0xc>
 8009336:	bd70      	pop	{r4, r5, r6, pc}

08009338 <__match>:
 8009338:	b530      	push	{r4, r5, lr}
 800933a:	6803      	ldr	r3, [r0, #0]
 800933c:	3301      	adds	r3, #1
 800933e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009342:	b914      	cbnz	r4, 800934a <__match+0x12>
 8009344:	6003      	str	r3, [r0, #0]
 8009346:	2001      	movs	r0, #1
 8009348:	bd30      	pop	{r4, r5, pc}
 800934a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800934e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009352:	2d19      	cmp	r5, #25
 8009354:	bf98      	it	ls
 8009356:	3220      	addls	r2, #32
 8009358:	42a2      	cmp	r2, r4
 800935a:	d0f0      	beq.n	800933e <__match+0x6>
 800935c:	2000      	movs	r0, #0
 800935e:	e7f3      	b.n	8009348 <__match+0x10>

08009360 <__hexnan>:
 8009360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009364:	680b      	ldr	r3, [r1, #0]
 8009366:	6801      	ldr	r1, [r0, #0]
 8009368:	115e      	asrs	r6, r3, #5
 800936a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800936e:	f013 031f 	ands.w	r3, r3, #31
 8009372:	b087      	sub	sp, #28
 8009374:	bf18      	it	ne
 8009376:	3604      	addne	r6, #4
 8009378:	2500      	movs	r5, #0
 800937a:	1f37      	subs	r7, r6, #4
 800937c:	4682      	mov	sl, r0
 800937e:	4690      	mov	r8, r2
 8009380:	9301      	str	r3, [sp, #4]
 8009382:	f846 5c04 	str.w	r5, [r6, #-4]
 8009386:	46b9      	mov	r9, r7
 8009388:	463c      	mov	r4, r7
 800938a:	9502      	str	r5, [sp, #8]
 800938c:	46ab      	mov	fp, r5
 800938e:	784a      	ldrb	r2, [r1, #1]
 8009390:	1c4b      	adds	r3, r1, #1
 8009392:	9303      	str	r3, [sp, #12]
 8009394:	b342      	cbz	r2, 80093e8 <__hexnan+0x88>
 8009396:	4610      	mov	r0, r2
 8009398:	9105      	str	r1, [sp, #20]
 800939a:	9204      	str	r2, [sp, #16]
 800939c:	f7ff fd5e 	bl	8008e5c <__hexdig_fun>
 80093a0:	2800      	cmp	r0, #0
 80093a2:	d14f      	bne.n	8009444 <__hexnan+0xe4>
 80093a4:	9a04      	ldr	r2, [sp, #16]
 80093a6:	9905      	ldr	r1, [sp, #20]
 80093a8:	2a20      	cmp	r2, #32
 80093aa:	d818      	bhi.n	80093de <__hexnan+0x7e>
 80093ac:	9b02      	ldr	r3, [sp, #8]
 80093ae:	459b      	cmp	fp, r3
 80093b0:	dd13      	ble.n	80093da <__hexnan+0x7a>
 80093b2:	454c      	cmp	r4, r9
 80093b4:	d206      	bcs.n	80093c4 <__hexnan+0x64>
 80093b6:	2d07      	cmp	r5, #7
 80093b8:	dc04      	bgt.n	80093c4 <__hexnan+0x64>
 80093ba:	462a      	mov	r2, r5
 80093bc:	4649      	mov	r1, r9
 80093be:	4620      	mov	r0, r4
 80093c0:	f7ff ffa8 	bl	8009314 <L_shift>
 80093c4:	4544      	cmp	r4, r8
 80093c6:	d950      	bls.n	800946a <__hexnan+0x10a>
 80093c8:	2300      	movs	r3, #0
 80093ca:	f1a4 0904 	sub.w	r9, r4, #4
 80093ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80093d2:	f8cd b008 	str.w	fp, [sp, #8]
 80093d6:	464c      	mov	r4, r9
 80093d8:	461d      	mov	r5, r3
 80093da:	9903      	ldr	r1, [sp, #12]
 80093dc:	e7d7      	b.n	800938e <__hexnan+0x2e>
 80093de:	2a29      	cmp	r2, #41	; 0x29
 80093e0:	d156      	bne.n	8009490 <__hexnan+0x130>
 80093e2:	3102      	adds	r1, #2
 80093e4:	f8ca 1000 	str.w	r1, [sl]
 80093e8:	f1bb 0f00 	cmp.w	fp, #0
 80093ec:	d050      	beq.n	8009490 <__hexnan+0x130>
 80093ee:	454c      	cmp	r4, r9
 80093f0:	d206      	bcs.n	8009400 <__hexnan+0xa0>
 80093f2:	2d07      	cmp	r5, #7
 80093f4:	dc04      	bgt.n	8009400 <__hexnan+0xa0>
 80093f6:	462a      	mov	r2, r5
 80093f8:	4649      	mov	r1, r9
 80093fa:	4620      	mov	r0, r4
 80093fc:	f7ff ff8a 	bl	8009314 <L_shift>
 8009400:	4544      	cmp	r4, r8
 8009402:	d934      	bls.n	800946e <__hexnan+0x10e>
 8009404:	f1a8 0204 	sub.w	r2, r8, #4
 8009408:	4623      	mov	r3, r4
 800940a:	f853 1b04 	ldr.w	r1, [r3], #4
 800940e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009412:	429f      	cmp	r7, r3
 8009414:	d2f9      	bcs.n	800940a <__hexnan+0xaa>
 8009416:	1b3b      	subs	r3, r7, r4
 8009418:	f023 0303 	bic.w	r3, r3, #3
 800941c:	3304      	adds	r3, #4
 800941e:	3401      	adds	r4, #1
 8009420:	3e03      	subs	r6, #3
 8009422:	42b4      	cmp	r4, r6
 8009424:	bf88      	it	hi
 8009426:	2304      	movhi	r3, #4
 8009428:	4443      	add	r3, r8
 800942a:	2200      	movs	r2, #0
 800942c:	f843 2b04 	str.w	r2, [r3], #4
 8009430:	429f      	cmp	r7, r3
 8009432:	d2fb      	bcs.n	800942c <__hexnan+0xcc>
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	b91b      	cbnz	r3, 8009440 <__hexnan+0xe0>
 8009438:	4547      	cmp	r7, r8
 800943a:	d127      	bne.n	800948c <__hexnan+0x12c>
 800943c:	2301      	movs	r3, #1
 800943e:	603b      	str	r3, [r7, #0]
 8009440:	2005      	movs	r0, #5
 8009442:	e026      	b.n	8009492 <__hexnan+0x132>
 8009444:	3501      	adds	r5, #1
 8009446:	2d08      	cmp	r5, #8
 8009448:	f10b 0b01 	add.w	fp, fp, #1
 800944c:	dd06      	ble.n	800945c <__hexnan+0xfc>
 800944e:	4544      	cmp	r4, r8
 8009450:	d9c3      	bls.n	80093da <__hexnan+0x7a>
 8009452:	2300      	movs	r3, #0
 8009454:	f844 3c04 	str.w	r3, [r4, #-4]
 8009458:	2501      	movs	r5, #1
 800945a:	3c04      	subs	r4, #4
 800945c:	6822      	ldr	r2, [r4, #0]
 800945e:	f000 000f 	and.w	r0, r0, #15
 8009462:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009466:	6022      	str	r2, [r4, #0]
 8009468:	e7b7      	b.n	80093da <__hexnan+0x7a>
 800946a:	2508      	movs	r5, #8
 800946c:	e7b5      	b.n	80093da <__hexnan+0x7a>
 800946e:	9b01      	ldr	r3, [sp, #4]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d0df      	beq.n	8009434 <__hexnan+0xd4>
 8009474:	f04f 32ff 	mov.w	r2, #4294967295
 8009478:	f1c3 0320 	rsb	r3, r3, #32
 800947c:	fa22 f303 	lsr.w	r3, r2, r3
 8009480:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009484:	401a      	ands	r2, r3
 8009486:	f846 2c04 	str.w	r2, [r6, #-4]
 800948a:	e7d3      	b.n	8009434 <__hexnan+0xd4>
 800948c:	3f04      	subs	r7, #4
 800948e:	e7d1      	b.n	8009434 <__hexnan+0xd4>
 8009490:	2004      	movs	r0, #4
 8009492:	b007      	add	sp, #28
 8009494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009498 <_localeconv_r>:
 8009498:	4800      	ldr	r0, [pc, #0]	; (800949c <_localeconv_r+0x4>)
 800949a:	4770      	bx	lr
 800949c:	20000168 	.word	0x20000168

080094a0 <malloc>:
 80094a0:	4b02      	ldr	r3, [pc, #8]	; (80094ac <malloc+0xc>)
 80094a2:	4601      	mov	r1, r0
 80094a4:	6818      	ldr	r0, [r3, #0]
 80094a6:	f000 bd2f 	b.w	8009f08 <_malloc_r>
 80094aa:	bf00      	nop
 80094ac:	20000010 	.word	0x20000010

080094b0 <__ascii_mbtowc>:
 80094b0:	b082      	sub	sp, #8
 80094b2:	b901      	cbnz	r1, 80094b6 <__ascii_mbtowc+0x6>
 80094b4:	a901      	add	r1, sp, #4
 80094b6:	b142      	cbz	r2, 80094ca <__ascii_mbtowc+0x1a>
 80094b8:	b14b      	cbz	r3, 80094ce <__ascii_mbtowc+0x1e>
 80094ba:	7813      	ldrb	r3, [r2, #0]
 80094bc:	600b      	str	r3, [r1, #0]
 80094be:	7812      	ldrb	r2, [r2, #0]
 80094c0:	1e10      	subs	r0, r2, #0
 80094c2:	bf18      	it	ne
 80094c4:	2001      	movne	r0, #1
 80094c6:	b002      	add	sp, #8
 80094c8:	4770      	bx	lr
 80094ca:	4610      	mov	r0, r2
 80094cc:	e7fb      	b.n	80094c6 <__ascii_mbtowc+0x16>
 80094ce:	f06f 0001 	mvn.w	r0, #1
 80094d2:	e7f8      	b.n	80094c6 <__ascii_mbtowc+0x16>

080094d4 <_Balloc>:
 80094d4:	b570      	push	{r4, r5, r6, lr}
 80094d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80094d8:	4604      	mov	r4, r0
 80094da:	460d      	mov	r5, r1
 80094dc:	b976      	cbnz	r6, 80094fc <_Balloc+0x28>
 80094de:	2010      	movs	r0, #16
 80094e0:	f7ff ffde 	bl	80094a0 <malloc>
 80094e4:	4602      	mov	r2, r0
 80094e6:	6260      	str	r0, [r4, #36]	; 0x24
 80094e8:	b920      	cbnz	r0, 80094f4 <_Balloc+0x20>
 80094ea:	4b18      	ldr	r3, [pc, #96]	; (800954c <_Balloc+0x78>)
 80094ec:	4818      	ldr	r0, [pc, #96]	; (8009550 <_Balloc+0x7c>)
 80094ee:	2166      	movs	r1, #102	; 0x66
 80094f0:	f000 fefa 	bl	800a2e8 <__assert_func>
 80094f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094f8:	6006      	str	r6, [r0, #0]
 80094fa:	60c6      	str	r6, [r0, #12]
 80094fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80094fe:	68f3      	ldr	r3, [r6, #12]
 8009500:	b183      	cbz	r3, 8009524 <_Balloc+0x50>
 8009502:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009504:	68db      	ldr	r3, [r3, #12]
 8009506:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800950a:	b9b8      	cbnz	r0, 800953c <_Balloc+0x68>
 800950c:	2101      	movs	r1, #1
 800950e:	fa01 f605 	lsl.w	r6, r1, r5
 8009512:	1d72      	adds	r2, r6, #5
 8009514:	0092      	lsls	r2, r2, #2
 8009516:	4620      	mov	r0, r4
 8009518:	f000 fc97 	bl	8009e4a <_calloc_r>
 800951c:	b160      	cbz	r0, 8009538 <_Balloc+0x64>
 800951e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009522:	e00e      	b.n	8009542 <_Balloc+0x6e>
 8009524:	2221      	movs	r2, #33	; 0x21
 8009526:	2104      	movs	r1, #4
 8009528:	4620      	mov	r0, r4
 800952a:	f000 fc8e 	bl	8009e4a <_calloc_r>
 800952e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009530:	60f0      	str	r0, [r6, #12]
 8009532:	68db      	ldr	r3, [r3, #12]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d1e4      	bne.n	8009502 <_Balloc+0x2e>
 8009538:	2000      	movs	r0, #0
 800953a:	bd70      	pop	{r4, r5, r6, pc}
 800953c:	6802      	ldr	r2, [r0, #0]
 800953e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009542:	2300      	movs	r3, #0
 8009544:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009548:	e7f7      	b.n	800953a <_Balloc+0x66>
 800954a:	bf00      	nop
 800954c:	0800e566 	.word	0x0800e566
 8009550:	0800e66c 	.word	0x0800e66c

08009554 <_Bfree>:
 8009554:	b570      	push	{r4, r5, r6, lr}
 8009556:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009558:	4605      	mov	r5, r0
 800955a:	460c      	mov	r4, r1
 800955c:	b976      	cbnz	r6, 800957c <_Bfree+0x28>
 800955e:	2010      	movs	r0, #16
 8009560:	f7ff ff9e 	bl	80094a0 <malloc>
 8009564:	4602      	mov	r2, r0
 8009566:	6268      	str	r0, [r5, #36]	; 0x24
 8009568:	b920      	cbnz	r0, 8009574 <_Bfree+0x20>
 800956a:	4b09      	ldr	r3, [pc, #36]	; (8009590 <_Bfree+0x3c>)
 800956c:	4809      	ldr	r0, [pc, #36]	; (8009594 <_Bfree+0x40>)
 800956e:	218a      	movs	r1, #138	; 0x8a
 8009570:	f000 feba 	bl	800a2e8 <__assert_func>
 8009574:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009578:	6006      	str	r6, [r0, #0]
 800957a:	60c6      	str	r6, [r0, #12]
 800957c:	b13c      	cbz	r4, 800958e <_Bfree+0x3a>
 800957e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009580:	6862      	ldr	r2, [r4, #4]
 8009582:	68db      	ldr	r3, [r3, #12]
 8009584:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009588:	6021      	str	r1, [r4, #0]
 800958a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800958e:	bd70      	pop	{r4, r5, r6, pc}
 8009590:	0800e566 	.word	0x0800e566
 8009594:	0800e66c 	.word	0x0800e66c

08009598 <__multadd>:
 8009598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800959c:	690e      	ldr	r6, [r1, #16]
 800959e:	4607      	mov	r7, r0
 80095a0:	4698      	mov	r8, r3
 80095a2:	460c      	mov	r4, r1
 80095a4:	f101 0014 	add.w	r0, r1, #20
 80095a8:	2300      	movs	r3, #0
 80095aa:	6805      	ldr	r5, [r0, #0]
 80095ac:	b2a9      	uxth	r1, r5
 80095ae:	fb02 8101 	mla	r1, r2, r1, r8
 80095b2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80095b6:	0c2d      	lsrs	r5, r5, #16
 80095b8:	fb02 c505 	mla	r5, r2, r5, ip
 80095bc:	b289      	uxth	r1, r1
 80095be:	3301      	adds	r3, #1
 80095c0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80095c4:	429e      	cmp	r6, r3
 80095c6:	f840 1b04 	str.w	r1, [r0], #4
 80095ca:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80095ce:	dcec      	bgt.n	80095aa <__multadd+0x12>
 80095d0:	f1b8 0f00 	cmp.w	r8, #0
 80095d4:	d022      	beq.n	800961c <__multadd+0x84>
 80095d6:	68a3      	ldr	r3, [r4, #8]
 80095d8:	42b3      	cmp	r3, r6
 80095da:	dc19      	bgt.n	8009610 <__multadd+0x78>
 80095dc:	6861      	ldr	r1, [r4, #4]
 80095de:	4638      	mov	r0, r7
 80095e0:	3101      	adds	r1, #1
 80095e2:	f7ff ff77 	bl	80094d4 <_Balloc>
 80095e6:	4605      	mov	r5, r0
 80095e8:	b928      	cbnz	r0, 80095f6 <__multadd+0x5e>
 80095ea:	4602      	mov	r2, r0
 80095ec:	4b0d      	ldr	r3, [pc, #52]	; (8009624 <__multadd+0x8c>)
 80095ee:	480e      	ldr	r0, [pc, #56]	; (8009628 <__multadd+0x90>)
 80095f0:	21b5      	movs	r1, #181	; 0xb5
 80095f2:	f000 fe79 	bl	800a2e8 <__assert_func>
 80095f6:	6922      	ldr	r2, [r4, #16]
 80095f8:	3202      	adds	r2, #2
 80095fa:	f104 010c 	add.w	r1, r4, #12
 80095fe:	0092      	lsls	r2, r2, #2
 8009600:	300c      	adds	r0, #12
 8009602:	f7fc fff5 	bl	80065f0 <memcpy>
 8009606:	4621      	mov	r1, r4
 8009608:	4638      	mov	r0, r7
 800960a:	f7ff ffa3 	bl	8009554 <_Bfree>
 800960e:	462c      	mov	r4, r5
 8009610:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009614:	3601      	adds	r6, #1
 8009616:	f8c3 8014 	str.w	r8, [r3, #20]
 800961a:	6126      	str	r6, [r4, #16]
 800961c:	4620      	mov	r0, r4
 800961e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009622:	bf00      	nop
 8009624:	0800e5dc 	.word	0x0800e5dc
 8009628:	0800e66c 	.word	0x0800e66c

0800962c <__s2b>:
 800962c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009630:	460c      	mov	r4, r1
 8009632:	4615      	mov	r5, r2
 8009634:	461f      	mov	r7, r3
 8009636:	2209      	movs	r2, #9
 8009638:	3308      	adds	r3, #8
 800963a:	4606      	mov	r6, r0
 800963c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009640:	2100      	movs	r1, #0
 8009642:	2201      	movs	r2, #1
 8009644:	429a      	cmp	r2, r3
 8009646:	db09      	blt.n	800965c <__s2b+0x30>
 8009648:	4630      	mov	r0, r6
 800964a:	f7ff ff43 	bl	80094d4 <_Balloc>
 800964e:	b940      	cbnz	r0, 8009662 <__s2b+0x36>
 8009650:	4602      	mov	r2, r0
 8009652:	4b19      	ldr	r3, [pc, #100]	; (80096b8 <__s2b+0x8c>)
 8009654:	4819      	ldr	r0, [pc, #100]	; (80096bc <__s2b+0x90>)
 8009656:	21ce      	movs	r1, #206	; 0xce
 8009658:	f000 fe46 	bl	800a2e8 <__assert_func>
 800965c:	0052      	lsls	r2, r2, #1
 800965e:	3101      	adds	r1, #1
 8009660:	e7f0      	b.n	8009644 <__s2b+0x18>
 8009662:	9b08      	ldr	r3, [sp, #32]
 8009664:	6143      	str	r3, [r0, #20]
 8009666:	2d09      	cmp	r5, #9
 8009668:	f04f 0301 	mov.w	r3, #1
 800966c:	6103      	str	r3, [r0, #16]
 800966e:	dd16      	ble.n	800969e <__s2b+0x72>
 8009670:	f104 0909 	add.w	r9, r4, #9
 8009674:	46c8      	mov	r8, r9
 8009676:	442c      	add	r4, r5
 8009678:	f818 3b01 	ldrb.w	r3, [r8], #1
 800967c:	4601      	mov	r1, r0
 800967e:	3b30      	subs	r3, #48	; 0x30
 8009680:	220a      	movs	r2, #10
 8009682:	4630      	mov	r0, r6
 8009684:	f7ff ff88 	bl	8009598 <__multadd>
 8009688:	45a0      	cmp	r8, r4
 800968a:	d1f5      	bne.n	8009678 <__s2b+0x4c>
 800968c:	f1a5 0408 	sub.w	r4, r5, #8
 8009690:	444c      	add	r4, r9
 8009692:	1b2d      	subs	r5, r5, r4
 8009694:	1963      	adds	r3, r4, r5
 8009696:	42bb      	cmp	r3, r7
 8009698:	db04      	blt.n	80096a4 <__s2b+0x78>
 800969a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800969e:	340a      	adds	r4, #10
 80096a0:	2509      	movs	r5, #9
 80096a2:	e7f6      	b.n	8009692 <__s2b+0x66>
 80096a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80096a8:	4601      	mov	r1, r0
 80096aa:	3b30      	subs	r3, #48	; 0x30
 80096ac:	220a      	movs	r2, #10
 80096ae:	4630      	mov	r0, r6
 80096b0:	f7ff ff72 	bl	8009598 <__multadd>
 80096b4:	e7ee      	b.n	8009694 <__s2b+0x68>
 80096b6:	bf00      	nop
 80096b8:	0800e5dc 	.word	0x0800e5dc
 80096bc:	0800e66c 	.word	0x0800e66c

080096c0 <__hi0bits>:
 80096c0:	0c03      	lsrs	r3, r0, #16
 80096c2:	041b      	lsls	r3, r3, #16
 80096c4:	b9d3      	cbnz	r3, 80096fc <__hi0bits+0x3c>
 80096c6:	0400      	lsls	r0, r0, #16
 80096c8:	2310      	movs	r3, #16
 80096ca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80096ce:	bf04      	itt	eq
 80096d0:	0200      	lsleq	r0, r0, #8
 80096d2:	3308      	addeq	r3, #8
 80096d4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80096d8:	bf04      	itt	eq
 80096da:	0100      	lsleq	r0, r0, #4
 80096dc:	3304      	addeq	r3, #4
 80096de:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80096e2:	bf04      	itt	eq
 80096e4:	0080      	lsleq	r0, r0, #2
 80096e6:	3302      	addeq	r3, #2
 80096e8:	2800      	cmp	r0, #0
 80096ea:	db05      	blt.n	80096f8 <__hi0bits+0x38>
 80096ec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80096f0:	f103 0301 	add.w	r3, r3, #1
 80096f4:	bf08      	it	eq
 80096f6:	2320      	moveq	r3, #32
 80096f8:	4618      	mov	r0, r3
 80096fa:	4770      	bx	lr
 80096fc:	2300      	movs	r3, #0
 80096fe:	e7e4      	b.n	80096ca <__hi0bits+0xa>

08009700 <__lo0bits>:
 8009700:	6803      	ldr	r3, [r0, #0]
 8009702:	f013 0207 	ands.w	r2, r3, #7
 8009706:	4601      	mov	r1, r0
 8009708:	d00b      	beq.n	8009722 <__lo0bits+0x22>
 800970a:	07da      	lsls	r2, r3, #31
 800970c:	d424      	bmi.n	8009758 <__lo0bits+0x58>
 800970e:	0798      	lsls	r0, r3, #30
 8009710:	bf49      	itett	mi
 8009712:	085b      	lsrmi	r3, r3, #1
 8009714:	089b      	lsrpl	r3, r3, #2
 8009716:	2001      	movmi	r0, #1
 8009718:	600b      	strmi	r3, [r1, #0]
 800971a:	bf5c      	itt	pl
 800971c:	600b      	strpl	r3, [r1, #0]
 800971e:	2002      	movpl	r0, #2
 8009720:	4770      	bx	lr
 8009722:	b298      	uxth	r0, r3
 8009724:	b9b0      	cbnz	r0, 8009754 <__lo0bits+0x54>
 8009726:	0c1b      	lsrs	r3, r3, #16
 8009728:	2010      	movs	r0, #16
 800972a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800972e:	bf04      	itt	eq
 8009730:	0a1b      	lsreq	r3, r3, #8
 8009732:	3008      	addeq	r0, #8
 8009734:	071a      	lsls	r2, r3, #28
 8009736:	bf04      	itt	eq
 8009738:	091b      	lsreq	r3, r3, #4
 800973a:	3004      	addeq	r0, #4
 800973c:	079a      	lsls	r2, r3, #30
 800973e:	bf04      	itt	eq
 8009740:	089b      	lsreq	r3, r3, #2
 8009742:	3002      	addeq	r0, #2
 8009744:	07da      	lsls	r2, r3, #31
 8009746:	d403      	bmi.n	8009750 <__lo0bits+0x50>
 8009748:	085b      	lsrs	r3, r3, #1
 800974a:	f100 0001 	add.w	r0, r0, #1
 800974e:	d005      	beq.n	800975c <__lo0bits+0x5c>
 8009750:	600b      	str	r3, [r1, #0]
 8009752:	4770      	bx	lr
 8009754:	4610      	mov	r0, r2
 8009756:	e7e8      	b.n	800972a <__lo0bits+0x2a>
 8009758:	2000      	movs	r0, #0
 800975a:	4770      	bx	lr
 800975c:	2020      	movs	r0, #32
 800975e:	4770      	bx	lr

08009760 <__i2b>:
 8009760:	b510      	push	{r4, lr}
 8009762:	460c      	mov	r4, r1
 8009764:	2101      	movs	r1, #1
 8009766:	f7ff feb5 	bl	80094d4 <_Balloc>
 800976a:	4602      	mov	r2, r0
 800976c:	b928      	cbnz	r0, 800977a <__i2b+0x1a>
 800976e:	4b05      	ldr	r3, [pc, #20]	; (8009784 <__i2b+0x24>)
 8009770:	4805      	ldr	r0, [pc, #20]	; (8009788 <__i2b+0x28>)
 8009772:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009776:	f000 fdb7 	bl	800a2e8 <__assert_func>
 800977a:	2301      	movs	r3, #1
 800977c:	6144      	str	r4, [r0, #20]
 800977e:	6103      	str	r3, [r0, #16]
 8009780:	bd10      	pop	{r4, pc}
 8009782:	bf00      	nop
 8009784:	0800e5dc 	.word	0x0800e5dc
 8009788:	0800e66c 	.word	0x0800e66c

0800978c <__multiply>:
 800978c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009790:	4614      	mov	r4, r2
 8009792:	690a      	ldr	r2, [r1, #16]
 8009794:	6923      	ldr	r3, [r4, #16]
 8009796:	429a      	cmp	r2, r3
 8009798:	bfb8      	it	lt
 800979a:	460b      	movlt	r3, r1
 800979c:	460d      	mov	r5, r1
 800979e:	bfbc      	itt	lt
 80097a0:	4625      	movlt	r5, r4
 80097a2:	461c      	movlt	r4, r3
 80097a4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80097a8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80097ac:	68ab      	ldr	r3, [r5, #8]
 80097ae:	6869      	ldr	r1, [r5, #4]
 80097b0:	eb0a 0709 	add.w	r7, sl, r9
 80097b4:	42bb      	cmp	r3, r7
 80097b6:	b085      	sub	sp, #20
 80097b8:	bfb8      	it	lt
 80097ba:	3101      	addlt	r1, #1
 80097bc:	f7ff fe8a 	bl	80094d4 <_Balloc>
 80097c0:	b930      	cbnz	r0, 80097d0 <__multiply+0x44>
 80097c2:	4602      	mov	r2, r0
 80097c4:	4b42      	ldr	r3, [pc, #264]	; (80098d0 <__multiply+0x144>)
 80097c6:	4843      	ldr	r0, [pc, #268]	; (80098d4 <__multiply+0x148>)
 80097c8:	f240 115d 	movw	r1, #349	; 0x15d
 80097cc:	f000 fd8c 	bl	800a2e8 <__assert_func>
 80097d0:	f100 0614 	add.w	r6, r0, #20
 80097d4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80097d8:	4633      	mov	r3, r6
 80097da:	2200      	movs	r2, #0
 80097dc:	4543      	cmp	r3, r8
 80097de:	d31e      	bcc.n	800981e <__multiply+0x92>
 80097e0:	f105 0c14 	add.w	ip, r5, #20
 80097e4:	f104 0314 	add.w	r3, r4, #20
 80097e8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80097ec:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80097f0:	9202      	str	r2, [sp, #8]
 80097f2:	ebac 0205 	sub.w	r2, ip, r5
 80097f6:	3a15      	subs	r2, #21
 80097f8:	f022 0203 	bic.w	r2, r2, #3
 80097fc:	3204      	adds	r2, #4
 80097fe:	f105 0115 	add.w	r1, r5, #21
 8009802:	458c      	cmp	ip, r1
 8009804:	bf38      	it	cc
 8009806:	2204      	movcc	r2, #4
 8009808:	9201      	str	r2, [sp, #4]
 800980a:	9a02      	ldr	r2, [sp, #8]
 800980c:	9303      	str	r3, [sp, #12]
 800980e:	429a      	cmp	r2, r3
 8009810:	d808      	bhi.n	8009824 <__multiply+0x98>
 8009812:	2f00      	cmp	r7, #0
 8009814:	dc55      	bgt.n	80098c2 <__multiply+0x136>
 8009816:	6107      	str	r7, [r0, #16]
 8009818:	b005      	add	sp, #20
 800981a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800981e:	f843 2b04 	str.w	r2, [r3], #4
 8009822:	e7db      	b.n	80097dc <__multiply+0x50>
 8009824:	f8b3 a000 	ldrh.w	sl, [r3]
 8009828:	f1ba 0f00 	cmp.w	sl, #0
 800982c:	d020      	beq.n	8009870 <__multiply+0xe4>
 800982e:	f105 0e14 	add.w	lr, r5, #20
 8009832:	46b1      	mov	r9, r6
 8009834:	2200      	movs	r2, #0
 8009836:	f85e 4b04 	ldr.w	r4, [lr], #4
 800983a:	f8d9 b000 	ldr.w	fp, [r9]
 800983e:	b2a1      	uxth	r1, r4
 8009840:	fa1f fb8b 	uxth.w	fp, fp
 8009844:	fb0a b101 	mla	r1, sl, r1, fp
 8009848:	4411      	add	r1, r2
 800984a:	f8d9 2000 	ldr.w	r2, [r9]
 800984e:	0c24      	lsrs	r4, r4, #16
 8009850:	0c12      	lsrs	r2, r2, #16
 8009852:	fb0a 2404 	mla	r4, sl, r4, r2
 8009856:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800985a:	b289      	uxth	r1, r1
 800985c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009860:	45f4      	cmp	ip, lr
 8009862:	f849 1b04 	str.w	r1, [r9], #4
 8009866:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800986a:	d8e4      	bhi.n	8009836 <__multiply+0xaa>
 800986c:	9901      	ldr	r1, [sp, #4]
 800986e:	5072      	str	r2, [r6, r1]
 8009870:	9a03      	ldr	r2, [sp, #12]
 8009872:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009876:	3304      	adds	r3, #4
 8009878:	f1b9 0f00 	cmp.w	r9, #0
 800987c:	d01f      	beq.n	80098be <__multiply+0x132>
 800987e:	6834      	ldr	r4, [r6, #0]
 8009880:	f105 0114 	add.w	r1, r5, #20
 8009884:	46b6      	mov	lr, r6
 8009886:	f04f 0a00 	mov.w	sl, #0
 800988a:	880a      	ldrh	r2, [r1, #0]
 800988c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009890:	fb09 b202 	mla	r2, r9, r2, fp
 8009894:	4492      	add	sl, r2
 8009896:	b2a4      	uxth	r4, r4
 8009898:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800989c:	f84e 4b04 	str.w	r4, [lr], #4
 80098a0:	f851 4b04 	ldr.w	r4, [r1], #4
 80098a4:	f8be 2000 	ldrh.w	r2, [lr]
 80098a8:	0c24      	lsrs	r4, r4, #16
 80098aa:	fb09 2404 	mla	r4, r9, r4, r2
 80098ae:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80098b2:	458c      	cmp	ip, r1
 80098b4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80098b8:	d8e7      	bhi.n	800988a <__multiply+0xfe>
 80098ba:	9a01      	ldr	r2, [sp, #4]
 80098bc:	50b4      	str	r4, [r6, r2]
 80098be:	3604      	adds	r6, #4
 80098c0:	e7a3      	b.n	800980a <__multiply+0x7e>
 80098c2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d1a5      	bne.n	8009816 <__multiply+0x8a>
 80098ca:	3f01      	subs	r7, #1
 80098cc:	e7a1      	b.n	8009812 <__multiply+0x86>
 80098ce:	bf00      	nop
 80098d0:	0800e5dc 	.word	0x0800e5dc
 80098d4:	0800e66c 	.word	0x0800e66c

080098d8 <__pow5mult>:
 80098d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098dc:	4615      	mov	r5, r2
 80098de:	f012 0203 	ands.w	r2, r2, #3
 80098e2:	4606      	mov	r6, r0
 80098e4:	460f      	mov	r7, r1
 80098e6:	d007      	beq.n	80098f8 <__pow5mult+0x20>
 80098e8:	4c25      	ldr	r4, [pc, #148]	; (8009980 <__pow5mult+0xa8>)
 80098ea:	3a01      	subs	r2, #1
 80098ec:	2300      	movs	r3, #0
 80098ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80098f2:	f7ff fe51 	bl	8009598 <__multadd>
 80098f6:	4607      	mov	r7, r0
 80098f8:	10ad      	asrs	r5, r5, #2
 80098fa:	d03d      	beq.n	8009978 <__pow5mult+0xa0>
 80098fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80098fe:	b97c      	cbnz	r4, 8009920 <__pow5mult+0x48>
 8009900:	2010      	movs	r0, #16
 8009902:	f7ff fdcd 	bl	80094a0 <malloc>
 8009906:	4602      	mov	r2, r0
 8009908:	6270      	str	r0, [r6, #36]	; 0x24
 800990a:	b928      	cbnz	r0, 8009918 <__pow5mult+0x40>
 800990c:	4b1d      	ldr	r3, [pc, #116]	; (8009984 <__pow5mult+0xac>)
 800990e:	481e      	ldr	r0, [pc, #120]	; (8009988 <__pow5mult+0xb0>)
 8009910:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009914:	f000 fce8 	bl	800a2e8 <__assert_func>
 8009918:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800991c:	6004      	str	r4, [r0, #0]
 800991e:	60c4      	str	r4, [r0, #12]
 8009920:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009924:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009928:	b94c      	cbnz	r4, 800993e <__pow5mult+0x66>
 800992a:	f240 2171 	movw	r1, #625	; 0x271
 800992e:	4630      	mov	r0, r6
 8009930:	f7ff ff16 	bl	8009760 <__i2b>
 8009934:	2300      	movs	r3, #0
 8009936:	f8c8 0008 	str.w	r0, [r8, #8]
 800993a:	4604      	mov	r4, r0
 800993c:	6003      	str	r3, [r0, #0]
 800993e:	f04f 0900 	mov.w	r9, #0
 8009942:	07eb      	lsls	r3, r5, #31
 8009944:	d50a      	bpl.n	800995c <__pow5mult+0x84>
 8009946:	4639      	mov	r1, r7
 8009948:	4622      	mov	r2, r4
 800994a:	4630      	mov	r0, r6
 800994c:	f7ff ff1e 	bl	800978c <__multiply>
 8009950:	4639      	mov	r1, r7
 8009952:	4680      	mov	r8, r0
 8009954:	4630      	mov	r0, r6
 8009956:	f7ff fdfd 	bl	8009554 <_Bfree>
 800995a:	4647      	mov	r7, r8
 800995c:	106d      	asrs	r5, r5, #1
 800995e:	d00b      	beq.n	8009978 <__pow5mult+0xa0>
 8009960:	6820      	ldr	r0, [r4, #0]
 8009962:	b938      	cbnz	r0, 8009974 <__pow5mult+0x9c>
 8009964:	4622      	mov	r2, r4
 8009966:	4621      	mov	r1, r4
 8009968:	4630      	mov	r0, r6
 800996a:	f7ff ff0f 	bl	800978c <__multiply>
 800996e:	6020      	str	r0, [r4, #0]
 8009970:	f8c0 9000 	str.w	r9, [r0]
 8009974:	4604      	mov	r4, r0
 8009976:	e7e4      	b.n	8009942 <__pow5mult+0x6a>
 8009978:	4638      	mov	r0, r7
 800997a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800997e:	bf00      	nop
 8009980:	0800e7c0 	.word	0x0800e7c0
 8009984:	0800e566 	.word	0x0800e566
 8009988:	0800e66c 	.word	0x0800e66c

0800998c <__lshift>:
 800998c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009990:	460c      	mov	r4, r1
 8009992:	6849      	ldr	r1, [r1, #4]
 8009994:	6923      	ldr	r3, [r4, #16]
 8009996:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800999a:	68a3      	ldr	r3, [r4, #8]
 800999c:	4607      	mov	r7, r0
 800999e:	4691      	mov	r9, r2
 80099a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80099a4:	f108 0601 	add.w	r6, r8, #1
 80099a8:	42b3      	cmp	r3, r6
 80099aa:	db0b      	blt.n	80099c4 <__lshift+0x38>
 80099ac:	4638      	mov	r0, r7
 80099ae:	f7ff fd91 	bl	80094d4 <_Balloc>
 80099b2:	4605      	mov	r5, r0
 80099b4:	b948      	cbnz	r0, 80099ca <__lshift+0x3e>
 80099b6:	4602      	mov	r2, r0
 80099b8:	4b28      	ldr	r3, [pc, #160]	; (8009a5c <__lshift+0xd0>)
 80099ba:	4829      	ldr	r0, [pc, #164]	; (8009a60 <__lshift+0xd4>)
 80099bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80099c0:	f000 fc92 	bl	800a2e8 <__assert_func>
 80099c4:	3101      	adds	r1, #1
 80099c6:	005b      	lsls	r3, r3, #1
 80099c8:	e7ee      	b.n	80099a8 <__lshift+0x1c>
 80099ca:	2300      	movs	r3, #0
 80099cc:	f100 0114 	add.w	r1, r0, #20
 80099d0:	f100 0210 	add.w	r2, r0, #16
 80099d4:	4618      	mov	r0, r3
 80099d6:	4553      	cmp	r3, sl
 80099d8:	db33      	blt.n	8009a42 <__lshift+0xb6>
 80099da:	6920      	ldr	r0, [r4, #16]
 80099dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80099e0:	f104 0314 	add.w	r3, r4, #20
 80099e4:	f019 091f 	ands.w	r9, r9, #31
 80099e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80099ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80099f0:	d02b      	beq.n	8009a4a <__lshift+0xbe>
 80099f2:	f1c9 0e20 	rsb	lr, r9, #32
 80099f6:	468a      	mov	sl, r1
 80099f8:	2200      	movs	r2, #0
 80099fa:	6818      	ldr	r0, [r3, #0]
 80099fc:	fa00 f009 	lsl.w	r0, r0, r9
 8009a00:	4302      	orrs	r2, r0
 8009a02:	f84a 2b04 	str.w	r2, [sl], #4
 8009a06:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a0a:	459c      	cmp	ip, r3
 8009a0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009a10:	d8f3      	bhi.n	80099fa <__lshift+0x6e>
 8009a12:	ebac 0304 	sub.w	r3, ip, r4
 8009a16:	3b15      	subs	r3, #21
 8009a18:	f023 0303 	bic.w	r3, r3, #3
 8009a1c:	3304      	adds	r3, #4
 8009a1e:	f104 0015 	add.w	r0, r4, #21
 8009a22:	4584      	cmp	ip, r0
 8009a24:	bf38      	it	cc
 8009a26:	2304      	movcc	r3, #4
 8009a28:	50ca      	str	r2, [r1, r3]
 8009a2a:	b10a      	cbz	r2, 8009a30 <__lshift+0xa4>
 8009a2c:	f108 0602 	add.w	r6, r8, #2
 8009a30:	3e01      	subs	r6, #1
 8009a32:	4638      	mov	r0, r7
 8009a34:	612e      	str	r6, [r5, #16]
 8009a36:	4621      	mov	r1, r4
 8009a38:	f7ff fd8c 	bl	8009554 <_Bfree>
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a42:	f842 0f04 	str.w	r0, [r2, #4]!
 8009a46:	3301      	adds	r3, #1
 8009a48:	e7c5      	b.n	80099d6 <__lshift+0x4a>
 8009a4a:	3904      	subs	r1, #4
 8009a4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a50:	f841 2f04 	str.w	r2, [r1, #4]!
 8009a54:	459c      	cmp	ip, r3
 8009a56:	d8f9      	bhi.n	8009a4c <__lshift+0xc0>
 8009a58:	e7ea      	b.n	8009a30 <__lshift+0xa4>
 8009a5a:	bf00      	nop
 8009a5c:	0800e5dc 	.word	0x0800e5dc
 8009a60:	0800e66c 	.word	0x0800e66c

08009a64 <__mcmp>:
 8009a64:	b530      	push	{r4, r5, lr}
 8009a66:	6902      	ldr	r2, [r0, #16]
 8009a68:	690c      	ldr	r4, [r1, #16]
 8009a6a:	1b12      	subs	r2, r2, r4
 8009a6c:	d10e      	bne.n	8009a8c <__mcmp+0x28>
 8009a6e:	f100 0314 	add.w	r3, r0, #20
 8009a72:	3114      	adds	r1, #20
 8009a74:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009a78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009a7c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009a80:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009a84:	42a5      	cmp	r5, r4
 8009a86:	d003      	beq.n	8009a90 <__mcmp+0x2c>
 8009a88:	d305      	bcc.n	8009a96 <__mcmp+0x32>
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	4610      	mov	r0, r2
 8009a8e:	bd30      	pop	{r4, r5, pc}
 8009a90:	4283      	cmp	r3, r0
 8009a92:	d3f3      	bcc.n	8009a7c <__mcmp+0x18>
 8009a94:	e7fa      	b.n	8009a8c <__mcmp+0x28>
 8009a96:	f04f 32ff 	mov.w	r2, #4294967295
 8009a9a:	e7f7      	b.n	8009a8c <__mcmp+0x28>

08009a9c <__mdiff>:
 8009a9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aa0:	460c      	mov	r4, r1
 8009aa2:	4606      	mov	r6, r0
 8009aa4:	4611      	mov	r1, r2
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	4617      	mov	r7, r2
 8009aaa:	f7ff ffdb 	bl	8009a64 <__mcmp>
 8009aae:	1e05      	subs	r5, r0, #0
 8009ab0:	d110      	bne.n	8009ad4 <__mdiff+0x38>
 8009ab2:	4629      	mov	r1, r5
 8009ab4:	4630      	mov	r0, r6
 8009ab6:	f7ff fd0d 	bl	80094d4 <_Balloc>
 8009aba:	b930      	cbnz	r0, 8009aca <__mdiff+0x2e>
 8009abc:	4b39      	ldr	r3, [pc, #228]	; (8009ba4 <__mdiff+0x108>)
 8009abe:	4602      	mov	r2, r0
 8009ac0:	f240 2132 	movw	r1, #562	; 0x232
 8009ac4:	4838      	ldr	r0, [pc, #224]	; (8009ba8 <__mdiff+0x10c>)
 8009ac6:	f000 fc0f 	bl	800a2e8 <__assert_func>
 8009aca:	2301      	movs	r3, #1
 8009acc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009ad0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad4:	bfa4      	itt	ge
 8009ad6:	463b      	movge	r3, r7
 8009ad8:	4627      	movge	r7, r4
 8009ada:	4630      	mov	r0, r6
 8009adc:	6879      	ldr	r1, [r7, #4]
 8009ade:	bfa6      	itte	ge
 8009ae0:	461c      	movge	r4, r3
 8009ae2:	2500      	movge	r5, #0
 8009ae4:	2501      	movlt	r5, #1
 8009ae6:	f7ff fcf5 	bl	80094d4 <_Balloc>
 8009aea:	b920      	cbnz	r0, 8009af6 <__mdiff+0x5a>
 8009aec:	4b2d      	ldr	r3, [pc, #180]	; (8009ba4 <__mdiff+0x108>)
 8009aee:	4602      	mov	r2, r0
 8009af0:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009af4:	e7e6      	b.n	8009ac4 <__mdiff+0x28>
 8009af6:	693e      	ldr	r6, [r7, #16]
 8009af8:	60c5      	str	r5, [r0, #12]
 8009afa:	6925      	ldr	r5, [r4, #16]
 8009afc:	f107 0114 	add.w	r1, r7, #20
 8009b00:	f104 0914 	add.w	r9, r4, #20
 8009b04:	f100 0e14 	add.w	lr, r0, #20
 8009b08:	f107 0210 	add.w	r2, r7, #16
 8009b0c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009b10:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009b14:	46f2      	mov	sl, lr
 8009b16:	2700      	movs	r7, #0
 8009b18:	f859 3b04 	ldr.w	r3, [r9], #4
 8009b1c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009b20:	fa1f f883 	uxth.w	r8, r3
 8009b24:	fa17 f78b 	uxtah	r7, r7, fp
 8009b28:	0c1b      	lsrs	r3, r3, #16
 8009b2a:	eba7 0808 	sub.w	r8, r7, r8
 8009b2e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009b32:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009b36:	fa1f f888 	uxth.w	r8, r8
 8009b3a:	141f      	asrs	r7, r3, #16
 8009b3c:	454d      	cmp	r5, r9
 8009b3e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009b42:	f84a 3b04 	str.w	r3, [sl], #4
 8009b46:	d8e7      	bhi.n	8009b18 <__mdiff+0x7c>
 8009b48:	1b2b      	subs	r3, r5, r4
 8009b4a:	3b15      	subs	r3, #21
 8009b4c:	f023 0303 	bic.w	r3, r3, #3
 8009b50:	3304      	adds	r3, #4
 8009b52:	3415      	adds	r4, #21
 8009b54:	42a5      	cmp	r5, r4
 8009b56:	bf38      	it	cc
 8009b58:	2304      	movcc	r3, #4
 8009b5a:	4419      	add	r1, r3
 8009b5c:	4473      	add	r3, lr
 8009b5e:	469e      	mov	lr, r3
 8009b60:	460d      	mov	r5, r1
 8009b62:	4565      	cmp	r5, ip
 8009b64:	d30e      	bcc.n	8009b84 <__mdiff+0xe8>
 8009b66:	f10c 0203 	add.w	r2, ip, #3
 8009b6a:	1a52      	subs	r2, r2, r1
 8009b6c:	f022 0203 	bic.w	r2, r2, #3
 8009b70:	3903      	subs	r1, #3
 8009b72:	458c      	cmp	ip, r1
 8009b74:	bf38      	it	cc
 8009b76:	2200      	movcc	r2, #0
 8009b78:	441a      	add	r2, r3
 8009b7a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009b7e:	b17b      	cbz	r3, 8009ba0 <__mdiff+0x104>
 8009b80:	6106      	str	r6, [r0, #16]
 8009b82:	e7a5      	b.n	8009ad0 <__mdiff+0x34>
 8009b84:	f855 8b04 	ldr.w	r8, [r5], #4
 8009b88:	fa17 f488 	uxtah	r4, r7, r8
 8009b8c:	1422      	asrs	r2, r4, #16
 8009b8e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009b92:	b2a4      	uxth	r4, r4
 8009b94:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009b98:	f84e 4b04 	str.w	r4, [lr], #4
 8009b9c:	1417      	asrs	r7, r2, #16
 8009b9e:	e7e0      	b.n	8009b62 <__mdiff+0xc6>
 8009ba0:	3e01      	subs	r6, #1
 8009ba2:	e7ea      	b.n	8009b7a <__mdiff+0xde>
 8009ba4:	0800e5dc 	.word	0x0800e5dc
 8009ba8:	0800e66c 	.word	0x0800e66c

08009bac <__ulp>:
 8009bac:	b082      	sub	sp, #8
 8009bae:	ed8d 0b00 	vstr	d0, [sp]
 8009bb2:	9b01      	ldr	r3, [sp, #4]
 8009bb4:	4912      	ldr	r1, [pc, #72]	; (8009c00 <__ulp+0x54>)
 8009bb6:	4019      	ands	r1, r3
 8009bb8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009bbc:	2900      	cmp	r1, #0
 8009bbe:	dd05      	ble.n	8009bcc <__ulp+0x20>
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	ec43 2b10 	vmov	d0, r2, r3
 8009bc8:	b002      	add	sp, #8
 8009bca:	4770      	bx	lr
 8009bcc:	4249      	negs	r1, r1
 8009bce:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009bd2:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009bd6:	f04f 0200 	mov.w	r2, #0
 8009bda:	f04f 0300 	mov.w	r3, #0
 8009bde:	da04      	bge.n	8009bea <__ulp+0x3e>
 8009be0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009be4:	fa41 f300 	asr.w	r3, r1, r0
 8009be8:	e7ec      	b.n	8009bc4 <__ulp+0x18>
 8009bea:	f1a0 0114 	sub.w	r1, r0, #20
 8009bee:	291e      	cmp	r1, #30
 8009bf0:	bfda      	itte	le
 8009bf2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009bf6:	fa20 f101 	lsrle.w	r1, r0, r1
 8009bfa:	2101      	movgt	r1, #1
 8009bfc:	460a      	mov	r2, r1
 8009bfe:	e7e1      	b.n	8009bc4 <__ulp+0x18>
 8009c00:	7ff00000 	.word	0x7ff00000

08009c04 <__b2d>:
 8009c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c06:	6905      	ldr	r5, [r0, #16]
 8009c08:	f100 0714 	add.w	r7, r0, #20
 8009c0c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009c10:	1f2e      	subs	r6, r5, #4
 8009c12:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009c16:	4620      	mov	r0, r4
 8009c18:	f7ff fd52 	bl	80096c0 <__hi0bits>
 8009c1c:	f1c0 0320 	rsb	r3, r0, #32
 8009c20:	280a      	cmp	r0, #10
 8009c22:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009ca0 <__b2d+0x9c>
 8009c26:	600b      	str	r3, [r1, #0]
 8009c28:	dc14      	bgt.n	8009c54 <__b2d+0x50>
 8009c2a:	f1c0 0e0b 	rsb	lr, r0, #11
 8009c2e:	fa24 f10e 	lsr.w	r1, r4, lr
 8009c32:	42b7      	cmp	r7, r6
 8009c34:	ea41 030c 	orr.w	r3, r1, ip
 8009c38:	bf34      	ite	cc
 8009c3a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009c3e:	2100      	movcs	r1, #0
 8009c40:	3015      	adds	r0, #21
 8009c42:	fa04 f000 	lsl.w	r0, r4, r0
 8009c46:	fa21 f10e 	lsr.w	r1, r1, lr
 8009c4a:	ea40 0201 	orr.w	r2, r0, r1
 8009c4e:	ec43 2b10 	vmov	d0, r2, r3
 8009c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c54:	42b7      	cmp	r7, r6
 8009c56:	bf3a      	itte	cc
 8009c58:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009c5c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009c60:	2100      	movcs	r1, #0
 8009c62:	380b      	subs	r0, #11
 8009c64:	d017      	beq.n	8009c96 <__b2d+0x92>
 8009c66:	f1c0 0c20 	rsb	ip, r0, #32
 8009c6a:	fa04 f500 	lsl.w	r5, r4, r0
 8009c6e:	42be      	cmp	r6, r7
 8009c70:	fa21 f40c 	lsr.w	r4, r1, ip
 8009c74:	ea45 0504 	orr.w	r5, r5, r4
 8009c78:	bf8c      	ite	hi
 8009c7a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009c7e:	2400      	movls	r4, #0
 8009c80:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009c84:	fa01 f000 	lsl.w	r0, r1, r0
 8009c88:	fa24 f40c 	lsr.w	r4, r4, ip
 8009c8c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009c90:	ea40 0204 	orr.w	r2, r0, r4
 8009c94:	e7db      	b.n	8009c4e <__b2d+0x4a>
 8009c96:	ea44 030c 	orr.w	r3, r4, ip
 8009c9a:	460a      	mov	r2, r1
 8009c9c:	e7d7      	b.n	8009c4e <__b2d+0x4a>
 8009c9e:	bf00      	nop
 8009ca0:	3ff00000 	.word	0x3ff00000

08009ca4 <__d2b>:
 8009ca4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ca8:	4689      	mov	r9, r1
 8009caa:	2101      	movs	r1, #1
 8009cac:	ec57 6b10 	vmov	r6, r7, d0
 8009cb0:	4690      	mov	r8, r2
 8009cb2:	f7ff fc0f 	bl	80094d4 <_Balloc>
 8009cb6:	4604      	mov	r4, r0
 8009cb8:	b930      	cbnz	r0, 8009cc8 <__d2b+0x24>
 8009cba:	4602      	mov	r2, r0
 8009cbc:	4b25      	ldr	r3, [pc, #148]	; (8009d54 <__d2b+0xb0>)
 8009cbe:	4826      	ldr	r0, [pc, #152]	; (8009d58 <__d2b+0xb4>)
 8009cc0:	f240 310a 	movw	r1, #778	; 0x30a
 8009cc4:	f000 fb10 	bl	800a2e8 <__assert_func>
 8009cc8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009ccc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009cd0:	bb35      	cbnz	r5, 8009d20 <__d2b+0x7c>
 8009cd2:	2e00      	cmp	r6, #0
 8009cd4:	9301      	str	r3, [sp, #4]
 8009cd6:	d028      	beq.n	8009d2a <__d2b+0x86>
 8009cd8:	4668      	mov	r0, sp
 8009cda:	9600      	str	r6, [sp, #0]
 8009cdc:	f7ff fd10 	bl	8009700 <__lo0bits>
 8009ce0:	9900      	ldr	r1, [sp, #0]
 8009ce2:	b300      	cbz	r0, 8009d26 <__d2b+0x82>
 8009ce4:	9a01      	ldr	r2, [sp, #4]
 8009ce6:	f1c0 0320 	rsb	r3, r0, #32
 8009cea:	fa02 f303 	lsl.w	r3, r2, r3
 8009cee:	430b      	orrs	r3, r1
 8009cf0:	40c2      	lsrs	r2, r0
 8009cf2:	6163      	str	r3, [r4, #20]
 8009cf4:	9201      	str	r2, [sp, #4]
 8009cf6:	9b01      	ldr	r3, [sp, #4]
 8009cf8:	61a3      	str	r3, [r4, #24]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	bf14      	ite	ne
 8009cfe:	2202      	movne	r2, #2
 8009d00:	2201      	moveq	r2, #1
 8009d02:	6122      	str	r2, [r4, #16]
 8009d04:	b1d5      	cbz	r5, 8009d3c <__d2b+0x98>
 8009d06:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009d0a:	4405      	add	r5, r0
 8009d0c:	f8c9 5000 	str.w	r5, [r9]
 8009d10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009d14:	f8c8 0000 	str.w	r0, [r8]
 8009d18:	4620      	mov	r0, r4
 8009d1a:	b003      	add	sp, #12
 8009d1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009d24:	e7d5      	b.n	8009cd2 <__d2b+0x2e>
 8009d26:	6161      	str	r1, [r4, #20]
 8009d28:	e7e5      	b.n	8009cf6 <__d2b+0x52>
 8009d2a:	a801      	add	r0, sp, #4
 8009d2c:	f7ff fce8 	bl	8009700 <__lo0bits>
 8009d30:	9b01      	ldr	r3, [sp, #4]
 8009d32:	6163      	str	r3, [r4, #20]
 8009d34:	2201      	movs	r2, #1
 8009d36:	6122      	str	r2, [r4, #16]
 8009d38:	3020      	adds	r0, #32
 8009d3a:	e7e3      	b.n	8009d04 <__d2b+0x60>
 8009d3c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009d40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009d44:	f8c9 0000 	str.w	r0, [r9]
 8009d48:	6918      	ldr	r0, [r3, #16]
 8009d4a:	f7ff fcb9 	bl	80096c0 <__hi0bits>
 8009d4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009d52:	e7df      	b.n	8009d14 <__d2b+0x70>
 8009d54:	0800e5dc 	.word	0x0800e5dc
 8009d58:	0800e66c 	.word	0x0800e66c

08009d5c <__ratio>:
 8009d5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d60:	4688      	mov	r8, r1
 8009d62:	4669      	mov	r1, sp
 8009d64:	4681      	mov	r9, r0
 8009d66:	f7ff ff4d 	bl	8009c04 <__b2d>
 8009d6a:	a901      	add	r1, sp, #4
 8009d6c:	4640      	mov	r0, r8
 8009d6e:	ec55 4b10 	vmov	r4, r5, d0
 8009d72:	f7ff ff47 	bl	8009c04 <__b2d>
 8009d76:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009d7a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009d7e:	eba3 0c02 	sub.w	ip, r3, r2
 8009d82:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009d86:	1a9b      	subs	r3, r3, r2
 8009d88:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009d8c:	ec51 0b10 	vmov	r0, r1, d0
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	bfd6      	itet	le
 8009d94:	460a      	movle	r2, r1
 8009d96:	462a      	movgt	r2, r5
 8009d98:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009d9c:	468b      	mov	fp, r1
 8009d9e:	462f      	mov	r7, r5
 8009da0:	bfd4      	ite	le
 8009da2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009da6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009daa:	4620      	mov	r0, r4
 8009dac:	ee10 2a10 	vmov	r2, s0
 8009db0:	465b      	mov	r3, fp
 8009db2:	4639      	mov	r1, r7
 8009db4:	f7f6 fd4a 	bl	800084c <__aeabi_ddiv>
 8009db8:	ec41 0b10 	vmov	d0, r0, r1
 8009dbc:	b003      	add	sp, #12
 8009dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009dc2 <__copybits>:
 8009dc2:	3901      	subs	r1, #1
 8009dc4:	b570      	push	{r4, r5, r6, lr}
 8009dc6:	1149      	asrs	r1, r1, #5
 8009dc8:	6914      	ldr	r4, [r2, #16]
 8009dca:	3101      	adds	r1, #1
 8009dcc:	f102 0314 	add.w	r3, r2, #20
 8009dd0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009dd4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009dd8:	1f05      	subs	r5, r0, #4
 8009dda:	42a3      	cmp	r3, r4
 8009ddc:	d30c      	bcc.n	8009df8 <__copybits+0x36>
 8009dde:	1aa3      	subs	r3, r4, r2
 8009de0:	3b11      	subs	r3, #17
 8009de2:	f023 0303 	bic.w	r3, r3, #3
 8009de6:	3211      	adds	r2, #17
 8009de8:	42a2      	cmp	r2, r4
 8009dea:	bf88      	it	hi
 8009dec:	2300      	movhi	r3, #0
 8009dee:	4418      	add	r0, r3
 8009df0:	2300      	movs	r3, #0
 8009df2:	4288      	cmp	r0, r1
 8009df4:	d305      	bcc.n	8009e02 <__copybits+0x40>
 8009df6:	bd70      	pop	{r4, r5, r6, pc}
 8009df8:	f853 6b04 	ldr.w	r6, [r3], #4
 8009dfc:	f845 6f04 	str.w	r6, [r5, #4]!
 8009e00:	e7eb      	b.n	8009dda <__copybits+0x18>
 8009e02:	f840 3b04 	str.w	r3, [r0], #4
 8009e06:	e7f4      	b.n	8009df2 <__copybits+0x30>

08009e08 <__any_on>:
 8009e08:	f100 0214 	add.w	r2, r0, #20
 8009e0c:	6900      	ldr	r0, [r0, #16]
 8009e0e:	114b      	asrs	r3, r1, #5
 8009e10:	4298      	cmp	r0, r3
 8009e12:	b510      	push	{r4, lr}
 8009e14:	db11      	blt.n	8009e3a <__any_on+0x32>
 8009e16:	dd0a      	ble.n	8009e2e <__any_on+0x26>
 8009e18:	f011 011f 	ands.w	r1, r1, #31
 8009e1c:	d007      	beq.n	8009e2e <__any_on+0x26>
 8009e1e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009e22:	fa24 f001 	lsr.w	r0, r4, r1
 8009e26:	fa00 f101 	lsl.w	r1, r0, r1
 8009e2a:	428c      	cmp	r4, r1
 8009e2c:	d10b      	bne.n	8009e46 <__any_on+0x3e>
 8009e2e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d803      	bhi.n	8009e3e <__any_on+0x36>
 8009e36:	2000      	movs	r0, #0
 8009e38:	bd10      	pop	{r4, pc}
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	e7f7      	b.n	8009e2e <__any_on+0x26>
 8009e3e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009e42:	2900      	cmp	r1, #0
 8009e44:	d0f5      	beq.n	8009e32 <__any_on+0x2a>
 8009e46:	2001      	movs	r0, #1
 8009e48:	e7f6      	b.n	8009e38 <__any_on+0x30>

08009e4a <_calloc_r>:
 8009e4a:	b513      	push	{r0, r1, r4, lr}
 8009e4c:	434a      	muls	r2, r1
 8009e4e:	4611      	mov	r1, r2
 8009e50:	9201      	str	r2, [sp, #4]
 8009e52:	f000 f859 	bl	8009f08 <_malloc_r>
 8009e56:	4604      	mov	r4, r0
 8009e58:	b118      	cbz	r0, 8009e62 <_calloc_r+0x18>
 8009e5a:	9a01      	ldr	r2, [sp, #4]
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	f7fc fbd5 	bl	800660c <memset>
 8009e62:	4620      	mov	r0, r4
 8009e64:	b002      	add	sp, #8
 8009e66:	bd10      	pop	{r4, pc}

08009e68 <_free_r>:
 8009e68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e6a:	2900      	cmp	r1, #0
 8009e6c:	d048      	beq.n	8009f00 <_free_r+0x98>
 8009e6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e72:	9001      	str	r0, [sp, #4]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	f1a1 0404 	sub.w	r4, r1, #4
 8009e7a:	bfb8      	it	lt
 8009e7c:	18e4      	addlt	r4, r4, r3
 8009e7e:	f000 fa7d 	bl	800a37c <__malloc_lock>
 8009e82:	4a20      	ldr	r2, [pc, #128]	; (8009f04 <_free_r+0x9c>)
 8009e84:	9801      	ldr	r0, [sp, #4]
 8009e86:	6813      	ldr	r3, [r2, #0]
 8009e88:	4615      	mov	r5, r2
 8009e8a:	b933      	cbnz	r3, 8009e9a <_free_r+0x32>
 8009e8c:	6063      	str	r3, [r4, #4]
 8009e8e:	6014      	str	r4, [r2, #0]
 8009e90:	b003      	add	sp, #12
 8009e92:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e96:	f000 ba77 	b.w	800a388 <__malloc_unlock>
 8009e9a:	42a3      	cmp	r3, r4
 8009e9c:	d90b      	bls.n	8009eb6 <_free_r+0x4e>
 8009e9e:	6821      	ldr	r1, [r4, #0]
 8009ea0:	1862      	adds	r2, r4, r1
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	bf04      	itt	eq
 8009ea6:	681a      	ldreq	r2, [r3, #0]
 8009ea8:	685b      	ldreq	r3, [r3, #4]
 8009eaa:	6063      	str	r3, [r4, #4]
 8009eac:	bf04      	itt	eq
 8009eae:	1852      	addeq	r2, r2, r1
 8009eb0:	6022      	streq	r2, [r4, #0]
 8009eb2:	602c      	str	r4, [r5, #0]
 8009eb4:	e7ec      	b.n	8009e90 <_free_r+0x28>
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	b10b      	cbz	r3, 8009ec0 <_free_r+0x58>
 8009ebc:	42a3      	cmp	r3, r4
 8009ebe:	d9fa      	bls.n	8009eb6 <_free_r+0x4e>
 8009ec0:	6811      	ldr	r1, [r2, #0]
 8009ec2:	1855      	adds	r5, r2, r1
 8009ec4:	42a5      	cmp	r5, r4
 8009ec6:	d10b      	bne.n	8009ee0 <_free_r+0x78>
 8009ec8:	6824      	ldr	r4, [r4, #0]
 8009eca:	4421      	add	r1, r4
 8009ecc:	1854      	adds	r4, r2, r1
 8009ece:	42a3      	cmp	r3, r4
 8009ed0:	6011      	str	r1, [r2, #0]
 8009ed2:	d1dd      	bne.n	8009e90 <_free_r+0x28>
 8009ed4:	681c      	ldr	r4, [r3, #0]
 8009ed6:	685b      	ldr	r3, [r3, #4]
 8009ed8:	6053      	str	r3, [r2, #4]
 8009eda:	4421      	add	r1, r4
 8009edc:	6011      	str	r1, [r2, #0]
 8009ede:	e7d7      	b.n	8009e90 <_free_r+0x28>
 8009ee0:	d902      	bls.n	8009ee8 <_free_r+0x80>
 8009ee2:	230c      	movs	r3, #12
 8009ee4:	6003      	str	r3, [r0, #0]
 8009ee6:	e7d3      	b.n	8009e90 <_free_r+0x28>
 8009ee8:	6825      	ldr	r5, [r4, #0]
 8009eea:	1961      	adds	r1, r4, r5
 8009eec:	428b      	cmp	r3, r1
 8009eee:	bf04      	itt	eq
 8009ef0:	6819      	ldreq	r1, [r3, #0]
 8009ef2:	685b      	ldreq	r3, [r3, #4]
 8009ef4:	6063      	str	r3, [r4, #4]
 8009ef6:	bf04      	itt	eq
 8009ef8:	1949      	addeq	r1, r1, r5
 8009efa:	6021      	streq	r1, [r4, #0]
 8009efc:	6054      	str	r4, [r2, #4]
 8009efe:	e7c7      	b.n	8009e90 <_free_r+0x28>
 8009f00:	b003      	add	sp, #12
 8009f02:	bd30      	pop	{r4, r5, pc}
 8009f04:	20000630 	.word	0x20000630

08009f08 <_malloc_r>:
 8009f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f0a:	1ccd      	adds	r5, r1, #3
 8009f0c:	f025 0503 	bic.w	r5, r5, #3
 8009f10:	3508      	adds	r5, #8
 8009f12:	2d0c      	cmp	r5, #12
 8009f14:	bf38      	it	cc
 8009f16:	250c      	movcc	r5, #12
 8009f18:	2d00      	cmp	r5, #0
 8009f1a:	4606      	mov	r6, r0
 8009f1c:	db01      	blt.n	8009f22 <_malloc_r+0x1a>
 8009f1e:	42a9      	cmp	r1, r5
 8009f20:	d903      	bls.n	8009f2a <_malloc_r+0x22>
 8009f22:	230c      	movs	r3, #12
 8009f24:	6033      	str	r3, [r6, #0]
 8009f26:	2000      	movs	r0, #0
 8009f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f2a:	f000 fa27 	bl	800a37c <__malloc_lock>
 8009f2e:	4921      	ldr	r1, [pc, #132]	; (8009fb4 <_malloc_r+0xac>)
 8009f30:	680a      	ldr	r2, [r1, #0]
 8009f32:	4614      	mov	r4, r2
 8009f34:	b99c      	cbnz	r4, 8009f5e <_malloc_r+0x56>
 8009f36:	4f20      	ldr	r7, [pc, #128]	; (8009fb8 <_malloc_r+0xb0>)
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	b923      	cbnz	r3, 8009f46 <_malloc_r+0x3e>
 8009f3c:	4621      	mov	r1, r4
 8009f3e:	4630      	mov	r0, r6
 8009f40:	f000 f9a2 	bl	800a288 <_sbrk_r>
 8009f44:	6038      	str	r0, [r7, #0]
 8009f46:	4629      	mov	r1, r5
 8009f48:	4630      	mov	r0, r6
 8009f4a:	f000 f99d 	bl	800a288 <_sbrk_r>
 8009f4e:	1c43      	adds	r3, r0, #1
 8009f50:	d123      	bne.n	8009f9a <_malloc_r+0x92>
 8009f52:	230c      	movs	r3, #12
 8009f54:	6033      	str	r3, [r6, #0]
 8009f56:	4630      	mov	r0, r6
 8009f58:	f000 fa16 	bl	800a388 <__malloc_unlock>
 8009f5c:	e7e3      	b.n	8009f26 <_malloc_r+0x1e>
 8009f5e:	6823      	ldr	r3, [r4, #0]
 8009f60:	1b5b      	subs	r3, r3, r5
 8009f62:	d417      	bmi.n	8009f94 <_malloc_r+0x8c>
 8009f64:	2b0b      	cmp	r3, #11
 8009f66:	d903      	bls.n	8009f70 <_malloc_r+0x68>
 8009f68:	6023      	str	r3, [r4, #0]
 8009f6a:	441c      	add	r4, r3
 8009f6c:	6025      	str	r5, [r4, #0]
 8009f6e:	e004      	b.n	8009f7a <_malloc_r+0x72>
 8009f70:	6863      	ldr	r3, [r4, #4]
 8009f72:	42a2      	cmp	r2, r4
 8009f74:	bf0c      	ite	eq
 8009f76:	600b      	streq	r3, [r1, #0]
 8009f78:	6053      	strne	r3, [r2, #4]
 8009f7a:	4630      	mov	r0, r6
 8009f7c:	f000 fa04 	bl	800a388 <__malloc_unlock>
 8009f80:	f104 000b 	add.w	r0, r4, #11
 8009f84:	1d23      	adds	r3, r4, #4
 8009f86:	f020 0007 	bic.w	r0, r0, #7
 8009f8a:	1ac2      	subs	r2, r0, r3
 8009f8c:	d0cc      	beq.n	8009f28 <_malloc_r+0x20>
 8009f8e:	1a1b      	subs	r3, r3, r0
 8009f90:	50a3      	str	r3, [r4, r2]
 8009f92:	e7c9      	b.n	8009f28 <_malloc_r+0x20>
 8009f94:	4622      	mov	r2, r4
 8009f96:	6864      	ldr	r4, [r4, #4]
 8009f98:	e7cc      	b.n	8009f34 <_malloc_r+0x2c>
 8009f9a:	1cc4      	adds	r4, r0, #3
 8009f9c:	f024 0403 	bic.w	r4, r4, #3
 8009fa0:	42a0      	cmp	r0, r4
 8009fa2:	d0e3      	beq.n	8009f6c <_malloc_r+0x64>
 8009fa4:	1a21      	subs	r1, r4, r0
 8009fa6:	4630      	mov	r0, r6
 8009fa8:	f000 f96e 	bl	800a288 <_sbrk_r>
 8009fac:	3001      	adds	r0, #1
 8009fae:	d1dd      	bne.n	8009f6c <_malloc_r+0x64>
 8009fb0:	e7cf      	b.n	8009f52 <_malloc_r+0x4a>
 8009fb2:	bf00      	nop
 8009fb4:	20000630 	.word	0x20000630
 8009fb8:	20000634 	.word	0x20000634

08009fbc <__ssputs_r>:
 8009fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fc0:	688e      	ldr	r6, [r1, #8]
 8009fc2:	429e      	cmp	r6, r3
 8009fc4:	4682      	mov	sl, r0
 8009fc6:	460c      	mov	r4, r1
 8009fc8:	4690      	mov	r8, r2
 8009fca:	461f      	mov	r7, r3
 8009fcc:	d838      	bhi.n	800a040 <__ssputs_r+0x84>
 8009fce:	898a      	ldrh	r2, [r1, #12]
 8009fd0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009fd4:	d032      	beq.n	800a03c <__ssputs_r+0x80>
 8009fd6:	6825      	ldr	r5, [r4, #0]
 8009fd8:	6909      	ldr	r1, [r1, #16]
 8009fda:	eba5 0901 	sub.w	r9, r5, r1
 8009fde:	6965      	ldr	r5, [r4, #20]
 8009fe0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009fe4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009fe8:	3301      	adds	r3, #1
 8009fea:	444b      	add	r3, r9
 8009fec:	106d      	asrs	r5, r5, #1
 8009fee:	429d      	cmp	r5, r3
 8009ff0:	bf38      	it	cc
 8009ff2:	461d      	movcc	r5, r3
 8009ff4:	0553      	lsls	r3, r2, #21
 8009ff6:	d531      	bpl.n	800a05c <__ssputs_r+0xa0>
 8009ff8:	4629      	mov	r1, r5
 8009ffa:	f7ff ff85 	bl	8009f08 <_malloc_r>
 8009ffe:	4606      	mov	r6, r0
 800a000:	b950      	cbnz	r0, 800a018 <__ssputs_r+0x5c>
 800a002:	230c      	movs	r3, #12
 800a004:	f8ca 3000 	str.w	r3, [sl]
 800a008:	89a3      	ldrh	r3, [r4, #12]
 800a00a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a00e:	81a3      	strh	r3, [r4, #12]
 800a010:	f04f 30ff 	mov.w	r0, #4294967295
 800a014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a018:	6921      	ldr	r1, [r4, #16]
 800a01a:	464a      	mov	r2, r9
 800a01c:	f7fc fae8 	bl	80065f0 <memcpy>
 800a020:	89a3      	ldrh	r3, [r4, #12]
 800a022:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a02a:	81a3      	strh	r3, [r4, #12]
 800a02c:	6126      	str	r6, [r4, #16]
 800a02e:	6165      	str	r5, [r4, #20]
 800a030:	444e      	add	r6, r9
 800a032:	eba5 0509 	sub.w	r5, r5, r9
 800a036:	6026      	str	r6, [r4, #0]
 800a038:	60a5      	str	r5, [r4, #8]
 800a03a:	463e      	mov	r6, r7
 800a03c:	42be      	cmp	r6, r7
 800a03e:	d900      	bls.n	800a042 <__ssputs_r+0x86>
 800a040:	463e      	mov	r6, r7
 800a042:	4632      	mov	r2, r6
 800a044:	6820      	ldr	r0, [r4, #0]
 800a046:	4641      	mov	r1, r8
 800a048:	f000 f97e 	bl	800a348 <memmove>
 800a04c:	68a3      	ldr	r3, [r4, #8]
 800a04e:	6822      	ldr	r2, [r4, #0]
 800a050:	1b9b      	subs	r3, r3, r6
 800a052:	4432      	add	r2, r6
 800a054:	60a3      	str	r3, [r4, #8]
 800a056:	6022      	str	r2, [r4, #0]
 800a058:	2000      	movs	r0, #0
 800a05a:	e7db      	b.n	800a014 <__ssputs_r+0x58>
 800a05c:	462a      	mov	r2, r5
 800a05e:	f000 f999 	bl	800a394 <_realloc_r>
 800a062:	4606      	mov	r6, r0
 800a064:	2800      	cmp	r0, #0
 800a066:	d1e1      	bne.n	800a02c <__ssputs_r+0x70>
 800a068:	6921      	ldr	r1, [r4, #16]
 800a06a:	4650      	mov	r0, sl
 800a06c:	f7ff fefc 	bl	8009e68 <_free_r>
 800a070:	e7c7      	b.n	800a002 <__ssputs_r+0x46>
	...

0800a074 <_svfiprintf_r>:
 800a074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a078:	4698      	mov	r8, r3
 800a07a:	898b      	ldrh	r3, [r1, #12]
 800a07c:	061b      	lsls	r3, r3, #24
 800a07e:	b09d      	sub	sp, #116	; 0x74
 800a080:	4607      	mov	r7, r0
 800a082:	460d      	mov	r5, r1
 800a084:	4614      	mov	r4, r2
 800a086:	d50e      	bpl.n	800a0a6 <_svfiprintf_r+0x32>
 800a088:	690b      	ldr	r3, [r1, #16]
 800a08a:	b963      	cbnz	r3, 800a0a6 <_svfiprintf_r+0x32>
 800a08c:	2140      	movs	r1, #64	; 0x40
 800a08e:	f7ff ff3b 	bl	8009f08 <_malloc_r>
 800a092:	6028      	str	r0, [r5, #0]
 800a094:	6128      	str	r0, [r5, #16]
 800a096:	b920      	cbnz	r0, 800a0a2 <_svfiprintf_r+0x2e>
 800a098:	230c      	movs	r3, #12
 800a09a:	603b      	str	r3, [r7, #0]
 800a09c:	f04f 30ff 	mov.w	r0, #4294967295
 800a0a0:	e0d1      	b.n	800a246 <_svfiprintf_r+0x1d2>
 800a0a2:	2340      	movs	r3, #64	; 0x40
 800a0a4:	616b      	str	r3, [r5, #20]
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	9309      	str	r3, [sp, #36]	; 0x24
 800a0aa:	2320      	movs	r3, #32
 800a0ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a0b0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0b4:	2330      	movs	r3, #48	; 0x30
 800a0b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a260 <_svfiprintf_r+0x1ec>
 800a0ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a0be:	f04f 0901 	mov.w	r9, #1
 800a0c2:	4623      	mov	r3, r4
 800a0c4:	469a      	mov	sl, r3
 800a0c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0ca:	b10a      	cbz	r2, 800a0d0 <_svfiprintf_r+0x5c>
 800a0cc:	2a25      	cmp	r2, #37	; 0x25
 800a0ce:	d1f9      	bne.n	800a0c4 <_svfiprintf_r+0x50>
 800a0d0:	ebba 0b04 	subs.w	fp, sl, r4
 800a0d4:	d00b      	beq.n	800a0ee <_svfiprintf_r+0x7a>
 800a0d6:	465b      	mov	r3, fp
 800a0d8:	4622      	mov	r2, r4
 800a0da:	4629      	mov	r1, r5
 800a0dc:	4638      	mov	r0, r7
 800a0de:	f7ff ff6d 	bl	8009fbc <__ssputs_r>
 800a0e2:	3001      	adds	r0, #1
 800a0e4:	f000 80aa 	beq.w	800a23c <_svfiprintf_r+0x1c8>
 800a0e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0ea:	445a      	add	r2, fp
 800a0ec:	9209      	str	r2, [sp, #36]	; 0x24
 800a0ee:	f89a 3000 	ldrb.w	r3, [sl]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	f000 80a2 	beq.w	800a23c <_svfiprintf_r+0x1c8>
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a0fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a102:	f10a 0a01 	add.w	sl, sl, #1
 800a106:	9304      	str	r3, [sp, #16]
 800a108:	9307      	str	r3, [sp, #28]
 800a10a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a10e:	931a      	str	r3, [sp, #104]	; 0x68
 800a110:	4654      	mov	r4, sl
 800a112:	2205      	movs	r2, #5
 800a114:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a118:	4851      	ldr	r0, [pc, #324]	; (800a260 <_svfiprintf_r+0x1ec>)
 800a11a:	f7f6 f861 	bl	80001e0 <memchr>
 800a11e:	9a04      	ldr	r2, [sp, #16]
 800a120:	b9d8      	cbnz	r0, 800a15a <_svfiprintf_r+0xe6>
 800a122:	06d0      	lsls	r0, r2, #27
 800a124:	bf44      	itt	mi
 800a126:	2320      	movmi	r3, #32
 800a128:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a12c:	0711      	lsls	r1, r2, #28
 800a12e:	bf44      	itt	mi
 800a130:	232b      	movmi	r3, #43	; 0x2b
 800a132:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a136:	f89a 3000 	ldrb.w	r3, [sl]
 800a13a:	2b2a      	cmp	r3, #42	; 0x2a
 800a13c:	d015      	beq.n	800a16a <_svfiprintf_r+0xf6>
 800a13e:	9a07      	ldr	r2, [sp, #28]
 800a140:	4654      	mov	r4, sl
 800a142:	2000      	movs	r0, #0
 800a144:	f04f 0c0a 	mov.w	ip, #10
 800a148:	4621      	mov	r1, r4
 800a14a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a14e:	3b30      	subs	r3, #48	; 0x30
 800a150:	2b09      	cmp	r3, #9
 800a152:	d94e      	bls.n	800a1f2 <_svfiprintf_r+0x17e>
 800a154:	b1b0      	cbz	r0, 800a184 <_svfiprintf_r+0x110>
 800a156:	9207      	str	r2, [sp, #28]
 800a158:	e014      	b.n	800a184 <_svfiprintf_r+0x110>
 800a15a:	eba0 0308 	sub.w	r3, r0, r8
 800a15e:	fa09 f303 	lsl.w	r3, r9, r3
 800a162:	4313      	orrs	r3, r2
 800a164:	9304      	str	r3, [sp, #16]
 800a166:	46a2      	mov	sl, r4
 800a168:	e7d2      	b.n	800a110 <_svfiprintf_r+0x9c>
 800a16a:	9b03      	ldr	r3, [sp, #12]
 800a16c:	1d19      	adds	r1, r3, #4
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	9103      	str	r1, [sp, #12]
 800a172:	2b00      	cmp	r3, #0
 800a174:	bfbb      	ittet	lt
 800a176:	425b      	neglt	r3, r3
 800a178:	f042 0202 	orrlt.w	r2, r2, #2
 800a17c:	9307      	strge	r3, [sp, #28]
 800a17e:	9307      	strlt	r3, [sp, #28]
 800a180:	bfb8      	it	lt
 800a182:	9204      	strlt	r2, [sp, #16]
 800a184:	7823      	ldrb	r3, [r4, #0]
 800a186:	2b2e      	cmp	r3, #46	; 0x2e
 800a188:	d10c      	bne.n	800a1a4 <_svfiprintf_r+0x130>
 800a18a:	7863      	ldrb	r3, [r4, #1]
 800a18c:	2b2a      	cmp	r3, #42	; 0x2a
 800a18e:	d135      	bne.n	800a1fc <_svfiprintf_r+0x188>
 800a190:	9b03      	ldr	r3, [sp, #12]
 800a192:	1d1a      	adds	r2, r3, #4
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	9203      	str	r2, [sp, #12]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	bfb8      	it	lt
 800a19c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a1a0:	3402      	adds	r4, #2
 800a1a2:	9305      	str	r3, [sp, #20]
 800a1a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a270 <_svfiprintf_r+0x1fc>
 800a1a8:	7821      	ldrb	r1, [r4, #0]
 800a1aa:	2203      	movs	r2, #3
 800a1ac:	4650      	mov	r0, sl
 800a1ae:	f7f6 f817 	bl	80001e0 <memchr>
 800a1b2:	b140      	cbz	r0, 800a1c6 <_svfiprintf_r+0x152>
 800a1b4:	2340      	movs	r3, #64	; 0x40
 800a1b6:	eba0 000a 	sub.w	r0, r0, sl
 800a1ba:	fa03 f000 	lsl.w	r0, r3, r0
 800a1be:	9b04      	ldr	r3, [sp, #16]
 800a1c0:	4303      	orrs	r3, r0
 800a1c2:	3401      	adds	r4, #1
 800a1c4:	9304      	str	r3, [sp, #16]
 800a1c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1ca:	4826      	ldr	r0, [pc, #152]	; (800a264 <_svfiprintf_r+0x1f0>)
 800a1cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a1d0:	2206      	movs	r2, #6
 800a1d2:	f7f6 f805 	bl	80001e0 <memchr>
 800a1d6:	2800      	cmp	r0, #0
 800a1d8:	d038      	beq.n	800a24c <_svfiprintf_r+0x1d8>
 800a1da:	4b23      	ldr	r3, [pc, #140]	; (800a268 <_svfiprintf_r+0x1f4>)
 800a1dc:	bb1b      	cbnz	r3, 800a226 <_svfiprintf_r+0x1b2>
 800a1de:	9b03      	ldr	r3, [sp, #12]
 800a1e0:	3307      	adds	r3, #7
 800a1e2:	f023 0307 	bic.w	r3, r3, #7
 800a1e6:	3308      	adds	r3, #8
 800a1e8:	9303      	str	r3, [sp, #12]
 800a1ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1ec:	4433      	add	r3, r6
 800a1ee:	9309      	str	r3, [sp, #36]	; 0x24
 800a1f0:	e767      	b.n	800a0c2 <_svfiprintf_r+0x4e>
 800a1f2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1f6:	460c      	mov	r4, r1
 800a1f8:	2001      	movs	r0, #1
 800a1fa:	e7a5      	b.n	800a148 <_svfiprintf_r+0xd4>
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	3401      	adds	r4, #1
 800a200:	9305      	str	r3, [sp, #20]
 800a202:	4619      	mov	r1, r3
 800a204:	f04f 0c0a 	mov.w	ip, #10
 800a208:	4620      	mov	r0, r4
 800a20a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a20e:	3a30      	subs	r2, #48	; 0x30
 800a210:	2a09      	cmp	r2, #9
 800a212:	d903      	bls.n	800a21c <_svfiprintf_r+0x1a8>
 800a214:	2b00      	cmp	r3, #0
 800a216:	d0c5      	beq.n	800a1a4 <_svfiprintf_r+0x130>
 800a218:	9105      	str	r1, [sp, #20]
 800a21a:	e7c3      	b.n	800a1a4 <_svfiprintf_r+0x130>
 800a21c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a220:	4604      	mov	r4, r0
 800a222:	2301      	movs	r3, #1
 800a224:	e7f0      	b.n	800a208 <_svfiprintf_r+0x194>
 800a226:	ab03      	add	r3, sp, #12
 800a228:	9300      	str	r3, [sp, #0]
 800a22a:	462a      	mov	r2, r5
 800a22c:	4b0f      	ldr	r3, [pc, #60]	; (800a26c <_svfiprintf_r+0x1f8>)
 800a22e:	a904      	add	r1, sp, #16
 800a230:	4638      	mov	r0, r7
 800a232:	f7fc fa93 	bl	800675c <_printf_float>
 800a236:	1c42      	adds	r2, r0, #1
 800a238:	4606      	mov	r6, r0
 800a23a:	d1d6      	bne.n	800a1ea <_svfiprintf_r+0x176>
 800a23c:	89ab      	ldrh	r3, [r5, #12]
 800a23e:	065b      	lsls	r3, r3, #25
 800a240:	f53f af2c 	bmi.w	800a09c <_svfiprintf_r+0x28>
 800a244:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a246:	b01d      	add	sp, #116	; 0x74
 800a248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a24c:	ab03      	add	r3, sp, #12
 800a24e:	9300      	str	r3, [sp, #0]
 800a250:	462a      	mov	r2, r5
 800a252:	4b06      	ldr	r3, [pc, #24]	; (800a26c <_svfiprintf_r+0x1f8>)
 800a254:	a904      	add	r1, sp, #16
 800a256:	4638      	mov	r0, r7
 800a258:	f7fc fd24 	bl	8006ca4 <_printf_i>
 800a25c:	e7eb      	b.n	800a236 <_svfiprintf_r+0x1c2>
 800a25e:	bf00      	nop
 800a260:	0800e7cc 	.word	0x0800e7cc
 800a264:	0800e7d6 	.word	0x0800e7d6
 800a268:	0800675d 	.word	0x0800675d
 800a26c:	08009fbd 	.word	0x08009fbd
 800a270:	0800e7d2 	.word	0x0800e7d2
 800a274:	00000000 	.word	0x00000000

0800a278 <nan>:
 800a278:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a280 <nan+0x8>
 800a27c:	4770      	bx	lr
 800a27e:	bf00      	nop
 800a280:	00000000 	.word	0x00000000
 800a284:	7ff80000 	.word	0x7ff80000

0800a288 <_sbrk_r>:
 800a288:	b538      	push	{r3, r4, r5, lr}
 800a28a:	4d06      	ldr	r5, [pc, #24]	; (800a2a4 <_sbrk_r+0x1c>)
 800a28c:	2300      	movs	r3, #0
 800a28e:	4604      	mov	r4, r0
 800a290:	4608      	mov	r0, r1
 800a292:	602b      	str	r3, [r5, #0]
 800a294:	f7f9 fcdc 	bl	8003c50 <_sbrk>
 800a298:	1c43      	adds	r3, r0, #1
 800a29a:	d102      	bne.n	800a2a2 <_sbrk_r+0x1a>
 800a29c:	682b      	ldr	r3, [r5, #0]
 800a29e:	b103      	cbz	r3, 800a2a2 <_sbrk_r+0x1a>
 800a2a0:	6023      	str	r3, [r4, #0]
 800a2a2:	bd38      	pop	{r3, r4, r5, pc}
 800a2a4:	20000804 	.word	0x20000804

0800a2a8 <strncmp>:
 800a2a8:	b510      	push	{r4, lr}
 800a2aa:	b16a      	cbz	r2, 800a2c8 <strncmp+0x20>
 800a2ac:	3901      	subs	r1, #1
 800a2ae:	1884      	adds	r4, r0, r2
 800a2b0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a2b4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d103      	bne.n	800a2c4 <strncmp+0x1c>
 800a2bc:	42a0      	cmp	r0, r4
 800a2be:	d001      	beq.n	800a2c4 <strncmp+0x1c>
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d1f5      	bne.n	800a2b0 <strncmp+0x8>
 800a2c4:	1a98      	subs	r0, r3, r2
 800a2c6:	bd10      	pop	{r4, pc}
 800a2c8:	4610      	mov	r0, r2
 800a2ca:	e7fc      	b.n	800a2c6 <strncmp+0x1e>

0800a2cc <__ascii_wctomb>:
 800a2cc:	b149      	cbz	r1, 800a2e2 <__ascii_wctomb+0x16>
 800a2ce:	2aff      	cmp	r2, #255	; 0xff
 800a2d0:	bf85      	ittet	hi
 800a2d2:	238a      	movhi	r3, #138	; 0x8a
 800a2d4:	6003      	strhi	r3, [r0, #0]
 800a2d6:	700a      	strbls	r2, [r1, #0]
 800a2d8:	f04f 30ff 	movhi.w	r0, #4294967295
 800a2dc:	bf98      	it	ls
 800a2de:	2001      	movls	r0, #1
 800a2e0:	4770      	bx	lr
 800a2e2:	4608      	mov	r0, r1
 800a2e4:	4770      	bx	lr
	...

0800a2e8 <__assert_func>:
 800a2e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a2ea:	4614      	mov	r4, r2
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	4b09      	ldr	r3, [pc, #36]	; (800a314 <__assert_func+0x2c>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	4605      	mov	r5, r0
 800a2f4:	68d8      	ldr	r0, [r3, #12]
 800a2f6:	b14c      	cbz	r4, 800a30c <__assert_func+0x24>
 800a2f8:	4b07      	ldr	r3, [pc, #28]	; (800a318 <__assert_func+0x30>)
 800a2fa:	9100      	str	r1, [sp, #0]
 800a2fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a300:	4906      	ldr	r1, [pc, #24]	; (800a31c <__assert_func+0x34>)
 800a302:	462b      	mov	r3, r5
 800a304:	f000 f80e 	bl	800a324 <fiprintf>
 800a308:	f000 fa84 	bl	800a814 <abort>
 800a30c:	4b04      	ldr	r3, [pc, #16]	; (800a320 <__assert_func+0x38>)
 800a30e:	461c      	mov	r4, r3
 800a310:	e7f3      	b.n	800a2fa <__assert_func+0x12>
 800a312:	bf00      	nop
 800a314:	20000010 	.word	0x20000010
 800a318:	0800e7dd 	.word	0x0800e7dd
 800a31c:	0800e7ea 	.word	0x0800e7ea
 800a320:	0800e818 	.word	0x0800e818

0800a324 <fiprintf>:
 800a324:	b40e      	push	{r1, r2, r3}
 800a326:	b503      	push	{r0, r1, lr}
 800a328:	4601      	mov	r1, r0
 800a32a:	ab03      	add	r3, sp, #12
 800a32c:	4805      	ldr	r0, [pc, #20]	; (800a344 <fiprintf+0x20>)
 800a32e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a332:	6800      	ldr	r0, [r0, #0]
 800a334:	9301      	str	r3, [sp, #4]
 800a336:	f000 f87d 	bl	800a434 <_vfiprintf_r>
 800a33a:	b002      	add	sp, #8
 800a33c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a340:	b003      	add	sp, #12
 800a342:	4770      	bx	lr
 800a344:	20000010 	.word	0x20000010

0800a348 <memmove>:
 800a348:	4288      	cmp	r0, r1
 800a34a:	b510      	push	{r4, lr}
 800a34c:	eb01 0402 	add.w	r4, r1, r2
 800a350:	d902      	bls.n	800a358 <memmove+0x10>
 800a352:	4284      	cmp	r4, r0
 800a354:	4623      	mov	r3, r4
 800a356:	d807      	bhi.n	800a368 <memmove+0x20>
 800a358:	1e43      	subs	r3, r0, #1
 800a35a:	42a1      	cmp	r1, r4
 800a35c:	d008      	beq.n	800a370 <memmove+0x28>
 800a35e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a362:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a366:	e7f8      	b.n	800a35a <memmove+0x12>
 800a368:	4402      	add	r2, r0
 800a36a:	4601      	mov	r1, r0
 800a36c:	428a      	cmp	r2, r1
 800a36e:	d100      	bne.n	800a372 <memmove+0x2a>
 800a370:	bd10      	pop	{r4, pc}
 800a372:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a376:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a37a:	e7f7      	b.n	800a36c <memmove+0x24>

0800a37c <__malloc_lock>:
 800a37c:	4801      	ldr	r0, [pc, #4]	; (800a384 <__malloc_lock+0x8>)
 800a37e:	f000 bc09 	b.w	800ab94 <__retarget_lock_acquire_recursive>
 800a382:	bf00      	nop
 800a384:	2000080c 	.word	0x2000080c

0800a388 <__malloc_unlock>:
 800a388:	4801      	ldr	r0, [pc, #4]	; (800a390 <__malloc_unlock+0x8>)
 800a38a:	f000 bc04 	b.w	800ab96 <__retarget_lock_release_recursive>
 800a38e:	bf00      	nop
 800a390:	2000080c 	.word	0x2000080c

0800a394 <_realloc_r>:
 800a394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a396:	4607      	mov	r7, r0
 800a398:	4614      	mov	r4, r2
 800a39a:	460e      	mov	r6, r1
 800a39c:	b921      	cbnz	r1, 800a3a8 <_realloc_r+0x14>
 800a39e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a3a2:	4611      	mov	r1, r2
 800a3a4:	f7ff bdb0 	b.w	8009f08 <_malloc_r>
 800a3a8:	b922      	cbnz	r2, 800a3b4 <_realloc_r+0x20>
 800a3aa:	f7ff fd5d 	bl	8009e68 <_free_r>
 800a3ae:	4625      	mov	r5, r4
 800a3b0:	4628      	mov	r0, r5
 800a3b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3b4:	f000 fc54 	bl	800ac60 <_malloc_usable_size_r>
 800a3b8:	42a0      	cmp	r0, r4
 800a3ba:	d20f      	bcs.n	800a3dc <_realloc_r+0x48>
 800a3bc:	4621      	mov	r1, r4
 800a3be:	4638      	mov	r0, r7
 800a3c0:	f7ff fda2 	bl	8009f08 <_malloc_r>
 800a3c4:	4605      	mov	r5, r0
 800a3c6:	2800      	cmp	r0, #0
 800a3c8:	d0f2      	beq.n	800a3b0 <_realloc_r+0x1c>
 800a3ca:	4631      	mov	r1, r6
 800a3cc:	4622      	mov	r2, r4
 800a3ce:	f7fc f90f 	bl	80065f0 <memcpy>
 800a3d2:	4631      	mov	r1, r6
 800a3d4:	4638      	mov	r0, r7
 800a3d6:	f7ff fd47 	bl	8009e68 <_free_r>
 800a3da:	e7e9      	b.n	800a3b0 <_realloc_r+0x1c>
 800a3dc:	4635      	mov	r5, r6
 800a3de:	e7e7      	b.n	800a3b0 <_realloc_r+0x1c>

0800a3e0 <__sfputc_r>:
 800a3e0:	6893      	ldr	r3, [r2, #8]
 800a3e2:	3b01      	subs	r3, #1
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	b410      	push	{r4}
 800a3e8:	6093      	str	r3, [r2, #8]
 800a3ea:	da08      	bge.n	800a3fe <__sfputc_r+0x1e>
 800a3ec:	6994      	ldr	r4, [r2, #24]
 800a3ee:	42a3      	cmp	r3, r4
 800a3f0:	db01      	blt.n	800a3f6 <__sfputc_r+0x16>
 800a3f2:	290a      	cmp	r1, #10
 800a3f4:	d103      	bne.n	800a3fe <__sfputc_r+0x1e>
 800a3f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3fa:	f000 b94b 	b.w	800a694 <__swbuf_r>
 800a3fe:	6813      	ldr	r3, [r2, #0]
 800a400:	1c58      	adds	r0, r3, #1
 800a402:	6010      	str	r0, [r2, #0]
 800a404:	7019      	strb	r1, [r3, #0]
 800a406:	4608      	mov	r0, r1
 800a408:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a40c:	4770      	bx	lr

0800a40e <__sfputs_r>:
 800a40e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a410:	4606      	mov	r6, r0
 800a412:	460f      	mov	r7, r1
 800a414:	4614      	mov	r4, r2
 800a416:	18d5      	adds	r5, r2, r3
 800a418:	42ac      	cmp	r4, r5
 800a41a:	d101      	bne.n	800a420 <__sfputs_r+0x12>
 800a41c:	2000      	movs	r0, #0
 800a41e:	e007      	b.n	800a430 <__sfputs_r+0x22>
 800a420:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a424:	463a      	mov	r2, r7
 800a426:	4630      	mov	r0, r6
 800a428:	f7ff ffda 	bl	800a3e0 <__sfputc_r>
 800a42c:	1c43      	adds	r3, r0, #1
 800a42e:	d1f3      	bne.n	800a418 <__sfputs_r+0xa>
 800a430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a434 <_vfiprintf_r>:
 800a434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a438:	460d      	mov	r5, r1
 800a43a:	b09d      	sub	sp, #116	; 0x74
 800a43c:	4614      	mov	r4, r2
 800a43e:	4698      	mov	r8, r3
 800a440:	4606      	mov	r6, r0
 800a442:	b118      	cbz	r0, 800a44c <_vfiprintf_r+0x18>
 800a444:	6983      	ldr	r3, [r0, #24]
 800a446:	b90b      	cbnz	r3, 800a44c <_vfiprintf_r+0x18>
 800a448:	f000 fb06 	bl	800aa58 <__sinit>
 800a44c:	4b89      	ldr	r3, [pc, #548]	; (800a674 <_vfiprintf_r+0x240>)
 800a44e:	429d      	cmp	r5, r3
 800a450:	d11b      	bne.n	800a48a <_vfiprintf_r+0x56>
 800a452:	6875      	ldr	r5, [r6, #4]
 800a454:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a456:	07d9      	lsls	r1, r3, #31
 800a458:	d405      	bmi.n	800a466 <_vfiprintf_r+0x32>
 800a45a:	89ab      	ldrh	r3, [r5, #12]
 800a45c:	059a      	lsls	r2, r3, #22
 800a45e:	d402      	bmi.n	800a466 <_vfiprintf_r+0x32>
 800a460:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a462:	f000 fb97 	bl	800ab94 <__retarget_lock_acquire_recursive>
 800a466:	89ab      	ldrh	r3, [r5, #12]
 800a468:	071b      	lsls	r3, r3, #28
 800a46a:	d501      	bpl.n	800a470 <_vfiprintf_r+0x3c>
 800a46c:	692b      	ldr	r3, [r5, #16]
 800a46e:	b9eb      	cbnz	r3, 800a4ac <_vfiprintf_r+0x78>
 800a470:	4629      	mov	r1, r5
 800a472:	4630      	mov	r0, r6
 800a474:	f000 f960 	bl	800a738 <__swsetup_r>
 800a478:	b1c0      	cbz	r0, 800a4ac <_vfiprintf_r+0x78>
 800a47a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a47c:	07dc      	lsls	r4, r3, #31
 800a47e:	d50e      	bpl.n	800a49e <_vfiprintf_r+0x6a>
 800a480:	f04f 30ff 	mov.w	r0, #4294967295
 800a484:	b01d      	add	sp, #116	; 0x74
 800a486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a48a:	4b7b      	ldr	r3, [pc, #492]	; (800a678 <_vfiprintf_r+0x244>)
 800a48c:	429d      	cmp	r5, r3
 800a48e:	d101      	bne.n	800a494 <_vfiprintf_r+0x60>
 800a490:	68b5      	ldr	r5, [r6, #8]
 800a492:	e7df      	b.n	800a454 <_vfiprintf_r+0x20>
 800a494:	4b79      	ldr	r3, [pc, #484]	; (800a67c <_vfiprintf_r+0x248>)
 800a496:	429d      	cmp	r5, r3
 800a498:	bf08      	it	eq
 800a49a:	68f5      	ldreq	r5, [r6, #12]
 800a49c:	e7da      	b.n	800a454 <_vfiprintf_r+0x20>
 800a49e:	89ab      	ldrh	r3, [r5, #12]
 800a4a0:	0598      	lsls	r0, r3, #22
 800a4a2:	d4ed      	bmi.n	800a480 <_vfiprintf_r+0x4c>
 800a4a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4a6:	f000 fb76 	bl	800ab96 <__retarget_lock_release_recursive>
 800a4aa:	e7e9      	b.n	800a480 <_vfiprintf_r+0x4c>
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	9309      	str	r3, [sp, #36]	; 0x24
 800a4b0:	2320      	movs	r3, #32
 800a4b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a4b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4ba:	2330      	movs	r3, #48	; 0x30
 800a4bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a680 <_vfiprintf_r+0x24c>
 800a4c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a4c4:	f04f 0901 	mov.w	r9, #1
 800a4c8:	4623      	mov	r3, r4
 800a4ca:	469a      	mov	sl, r3
 800a4cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4d0:	b10a      	cbz	r2, 800a4d6 <_vfiprintf_r+0xa2>
 800a4d2:	2a25      	cmp	r2, #37	; 0x25
 800a4d4:	d1f9      	bne.n	800a4ca <_vfiprintf_r+0x96>
 800a4d6:	ebba 0b04 	subs.w	fp, sl, r4
 800a4da:	d00b      	beq.n	800a4f4 <_vfiprintf_r+0xc0>
 800a4dc:	465b      	mov	r3, fp
 800a4de:	4622      	mov	r2, r4
 800a4e0:	4629      	mov	r1, r5
 800a4e2:	4630      	mov	r0, r6
 800a4e4:	f7ff ff93 	bl	800a40e <__sfputs_r>
 800a4e8:	3001      	adds	r0, #1
 800a4ea:	f000 80aa 	beq.w	800a642 <_vfiprintf_r+0x20e>
 800a4ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4f0:	445a      	add	r2, fp
 800a4f2:	9209      	str	r2, [sp, #36]	; 0x24
 800a4f4:	f89a 3000 	ldrb.w	r3, [sl]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	f000 80a2 	beq.w	800a642 <_vfiprintf_r+0x20e>
 800a4fe:	2300      	movs	r3, #0
 800a500:	f04f 32ff 	mov.w	r2, #4294967295
 800a504:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a508:	f10a 0a01 	add.w	sl, sl, #1
 800a50c:	9304      	str	r3, [sp, #16]
 800a50e:	9307      	str	r3, [sp, #28]
 800a510:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a514:	931a      	str	r3, [sp, #104]	; 0x68
 800a516:	4654      	mov	r4, sl
 800a518:	2205      	movs	r2, #5
 800a51a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a51e:	4858      	ldr	r0, [pc, #352]	; (800a680 <_vfiprintf_r+0x24c>)
 800a520:	f7f5 fe5e 	bl	80001e0 <memchr>
 800a524:	9a04      	ldr	r2, [sp, #16]
 800a526:	b9d8      	cbnz	r0, 800a560 <_vfiprintf_r+0x12c>
 800a528:	06d1      	lsls	r1, r2, #27
 800a52a:	bf44      	itt	mi
 800a52c:	2320      	movmi	r3, #32
 800a52e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a532:	0713      	lsls	r3, r2, #28
 800a534:	bf44      	itt	mi
 800a536:	232b      	movmi	r3, #43	; 0x2b
 800a538:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a53c:	f89a 3000 	ldrb.w	r3, [sl]
 800a540:	2b2a      	cmp	r3, #42	; 0x2a
 800a542:	d015      	beq.n	800a570 <_vfiprintf_r+0x13c>
 800a544:	9a07      	ldr	r2, [sp, #28]
 800a546:	4654      	mov	r4, sl
 800a548:	2000      	movs	r0, #0
 800a54a:	f04f 0c0a 	mov.w	ip, #10
 800a54e:	4621      	mov	r1, r4
 800a550:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a554:	3b30      	subs	r3, #48	; 0x30
 800a556:	2b09      	cmp	r3, #9
 800a558:	d94e      	bls.n	800a5f8 <_vfiprintf_r+0x1c4>
 800a55a:	b1b0      	cbz	r0, 800a58a <_vfiprintf_r+0x156>
 800a55c:	9207      	str	r2, [sp, #28]
 800a55e:	e014      	b.n	800a58a <_vfiprintf_r+0x156>
 800a560:	eba0 0308 	sub.w	r3, r0, r8
 800a564:	fa09 f303 	lsl.w	r3, r9, r3
 800a568:	4313      	orrs	r3, r2
 800a56a:	9304      	str	r3, [sp, #16]
 800a56c:	46a2      	mov	sl, r4
 800a56e:	e7d2      	b.n	800a516 <_vfiprintf_r+0xe2>
 800a570:	9b03      	ldr	r3, [sp, #12]
 800a572:	1d19      	adds	r1, r3, #4
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	9103      	str	r1, [sp, #12]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	bfbb      	ittet	lt
 800a57c:	425b      	neglt	r3, r3
 800a57e:	f042 0202 	orrlt.w	r2, r2, #2
 800a582:	9307      	strge	r3, [sp, #28]
 800a584:	9307      	strlt	r3, [sp, #28]
 800a586:	bfb8      	it	lt
 800a588:	9204      	strlt	r2, [sp, #16]
 800a58a:	7823      	ldrb	r3, [r4, #0]
 800a58c:	2b2e      	cmp	r3, #46	; 0x2e
 800a58e:	d10c      	bne.n	800a5aa <_vfiprintf_r+0x176>
 800a590:	7863      	ldrb	r3, [r4, #1]
 800a592:	2b2a      	cmp	r3, #42	; 0x2a
 800a594:	d135      	bne.n	800a602 <_vfiprintf_r+0x1ce>
 800a596:	9b03      	ldr	r3, [sp, #12]
 800a598:	1d1a      	adds	r2, r3, #4
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	9203      	str	r2, [sp, #12]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	bfb8      	it	lt
 800a5a2:	f04f 33ff 	movlt.w	r3, #4294967295
 800a5a6:	3402      	adds	r4, #2
 800a5a8:	9305      	str	r3, [sp, #20]
 800a5aa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a690 <_vfiprintf_r+0x25c>
 800a5ae:	7821      	ldrb	r1, [r4, #0]
 800a5b0:	2203      	movs	r2, #3
 800a5b2:	4650      	mov	r0, sl
 800a5b4:	f7f5 fe14 	bl	80001e0 <memchr>
 800a5b8:	b140      	cbz	r0, 800a5cc <_vfiprintf_r+0x198>
 800a5ba:	2340      	movs	r3, #64	; 0x40
 800a5bc:	eba0 000a 	sub.w	r0, r0, sl
 800a5c0:	fa03 f000 	lsl.w	r0, r3, r0
 800a5c4:	9b04      	ldr	r3, [sp, #16]
 800a5c6:	4303      	orrs	r3, r0
 800a5c8:	3401      	adds	r4, #1
 800a5ca:	9304      	str	r3, [sp, #16]
 800a5cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5d0:	482c      	ldr	r0, [pc, #176]	; (800a684 <_vfiprintf_r+0x250>)
 800a5d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a5d6:	2206      	movs	r2, #6
 800a5d8:	f7f5 fe02 	bl	80001e0 <memchr>
 800a5dc:	2800      	cmp	r0, #0
 800a5de:	d03f      	beq.n	800a660 <_vfiprintf_r+0x22c>
 800a5e0:	4b29      	ldr	r3, [pc, #164]	; (800a688 <_vfiprintf_r+0x254>)
 800a5e2:	bb1b      	cbnz	r3, 800a62c <_vfiprintf_r+0x1f8>
 800a5e4:	9b03      	ldr	r3, [sp, #12]
 800a5e6:	3307      	adds	r3, #7
 800a5e8:	f023 0307 	bic.w	r3, r3, #7
 800a5ec:	3308      	adds	r3, #8
 800a5ee:	9303      	str	r3, [sp, #12]
 800a5f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5f2:	443b      	add	r3, r7
 800a5f4:	9309      	str	r3, [sp, #36]	; 0x24
 800a5f6:	e767      	b.n	800a4c8 <_vfiprintf_r+0x94>
 800a5f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a5fc:	460c      	mov	r4, r1
 800a5fe:	2001      	movs	r0, #1
 800a600:	e7a5      	b.n	800a54e <_vfiprintf_r+0x11a>
 800a602:	2300      	movs	r3, #0
 800a604:	3401      	adds	r4, #1
 800a606:	9305      	str	r3, [sp, #20]
 800a608:	4619      	mov	r1, r3
 800a60a:	f04f 0c0a 	mov.w	ip, #10
 800a60e:	4620      	mov	r0, r4
 800a610:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a614:	3a30      	subs	r2, #48	; 0x30
 800a616:	2a09      	cmp	r2, #9
 800a618:	d903      	bls.n	800a622 <_vfiprintf_r+0x1ee>
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d0c5      	beq.n	800a5aa <_vfiprintf_r+0x176>
 800a61e:	9105      	str	r1, [sp, #20]
 800a620:	e7c3      	b.n	800a5aa <_vfiprintf_r+0x176>
 800a622:	fb0c 2101 	mla	r1, ip, r1, r2
 800a626:	4604      	mov	r4, r0
 800a628:	2301      	movs	r3, #1
 800a62a:	e7f0      	b.n	800a60e <_vfiprintf_r+0x1da>
 800a62c:	ab03      	add	r3, sp, #12
 800a62e:	9300      	str	r3, [sp, #0]
 800a630:	462a      	mov	r2, r5
 800a632:	4b16      	ldr	r3, [pc, #88]	; (800a68c <_vfiprintf_r+0x258>)
 800a634:	a904      	add	r1, sp, #16
 800a636:	4630      	mov	r0, r6
 800a638:	f7fc f890 	bl	800675c <_printf_float>
 800a63c:	4607      	mov	r7, r0
 800a63e:	1c78      	adds	r0, r7, #1
 800a640:	d1d6      	bne.n	800a5f0 <_vfiprintf_r+0x1bc>
 800a642:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a644:	07d9      	lsls	r1, r3, #31
 800a646:	d405      	bmi.n	800a654 <_vfiprintf_r+0x220>
 800a648:	89ab      	ldrh	r3, [r5, #12]
 800a64a:	059a      	lsls	r2, r3, #22
 800a64c:	d402      	bmi.n	800a654 <_vfiprintf_r+0x220>
 800a64e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a650:	f000 faa1 	bl	800ab96 <__retarget_lock_release_recursive>
 800a654:	89ab      	ldrh	r3, [r5, #12]
 800a656:	065b      	lsls	r3, r3, #25
 800a658:	f53f af12 	bmi.w	800a480 <_vfiprintf_r+0x4c>
 800a65c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a65e:	e711      	b.n	800a484 <_vfiprintf_r+0x50>
 800a660:	ab03      	add	r3, sp, #12
 800a662:	9300      	str	r3, [sp, #0]
 800a664:	462a      	mov	r2, r5
 800a666:	4b09      	ldr	r3, [pc, #36]	; (800a68c <_vfiprintf_r+0x258>)
 800a668:	a904      	add	r1, sp, #16
 800a66a:	4630      	mov	r0, r6
 800a66c:	f7fc fb1a 	bl	8006ca4 <_printf_i>
 800a670:	e7e4      	b.n	800a63c <_vfiprintf_r+0x208>
 800a672:	bf00      	nop
 800a674:	0800e83c 	.word	0x0800e83c
 800a678:	0800e85c 	.word	0x0800e85c
 800a67c:	0800e81c 	.word	0x0800e81c
 800a680:	0800e7cc 	.word	0x0800e7cc
 800a684:	0800e7d6 	.word	0x0800e7d6
 800a688:	0800675d 	.word	0x0800675d
 800a68c:	0800a40f 	.word	0x0800a40f
 800a690:	0800e7d2 	.word	0x0800e7d2

0800a694 <__swbuf_r>:
 800a694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a696:	460e      	mov	r6, r1
 800a698:	4614      	mov	r4, r2
 800a69a:	4605      	mov	r5, r0
 800a69c:	b118      	cbz	r0, 800a6a6 <__swbuf_r+0x12>
 800a69e:	6983      	ldr	r3, [r0, #24]
 800a6a0:	b90b      	cbnz	r3, 800a6a6 <__swbuf_r+0x12>
 800a6a2:	f000 f9d9 	bl	800aa58 <__sinit>
 800a6a6:	4b21      	ldr	r3, [pc, #132]	; (800a72c <__swbuf_r+0x98>)
 800a6a8:	429c      	cmp	r4, r3
 800a6aa:	d12b      	bne.n	800a704 <__swbuf_r+0x70>
 800a6ac:	686c      	ldr	r4, [r5, #4]
 800a6ae:	69a3      	ldr	r3, [r4, #24]
 800a6b0:	60a3      	str	r3, [r4, #8]
 800a6b2:	89a3      	ldrh	r3, [r4, #12]
 800a6b4:	071a      	lsls	r2, r3, #28
 800a6b6:	d52f      	bpl.n	800a718 <__swbuf_r+0x84>
 800a6b8:	6923      	ldr	r3, [r4, #16]
 800a6ba:	b36b      	cbz	r3, 800a718 <__swbuf_r+0x84>
 800a6bc:	6923      	ldr	r3, [r4, #16]
 800a6be:	6820      	ldr	r0, [r4, #0]
 800a6c0:	1ac0      	subs	r0, r0, r3
 800a6c2:	6963      	ldr	r3, [r4, #20]
 800a6c4:	b2f6      	uxtb	r6, r6
 800a6c6:	4283      	cmp	r3, r0
 800a6c8:	4637      	mov	r7, r6
 800a6ca:	dc04      	bgt.n	800a6d6 <__swbuf_r+0x42>
 800a6cc:	4621      	mov	r1, r4
 800a6ce:	4628      	mov	r0, r5
 800a6d0:	f000 f92e 	bl	800a930 <_fflush_r>
 800a6d4:	bb30      	cbnz	r0, 800a724 <__swbuf_r+0x90>
 800a6d6:	68a3      	ldr	r3, [r4, #8]
 800a6d8:	3b01      	subs	r3, #1
 800a6da:	60a3      	str	r3, [r4, #8]
 800a6dc:	6823      	ldr	r3, [r4, #0]
 800a6de:	1c5a      	adds	r2, r3, #1
 800a6e0:	6022      	str	r2, [r4, #0]
 800a6e2:	701e      	strb	r6, [r3, #0]
 800a6e4:	6963      	ldr	r3, [r4, #20]
 800a6e6:	3001      	adds	r0, #1
 800a6e8:	4283      	cmp	r3, r0
 800a6ea:	d004      	beq.n	800a6f6 <__swbuf_r+0x62>
 800a6ec:	89a3      	ldrh	r3, [r4, #12]
 800a6ee:	07db      	lsls	r3, r3, #31
 800a6f0:	d506      	bpl.n	800a700 <__swbuf_r+0x6c>
 800a6f2:	2e0a      	cmp	r6, #10
 800a6f4:	d104      	bne.n	800a700 <__swbuf_r+0x6c>
 800a6f6:	4621      	mov	r1, r4
 800a6f8:	4628      	mov	r0, r5
 800a6fa:	f000 f919 	bl	800a930 <_fflush_r>
 800a6fe:	b988      	cbnz	r0, 800a724 <__swbuf_r+0x90>
 800a700:	4638      	mov	r0, r7
 800a702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a704:	4b0a      	ldr	r3, [pc, #40]	; (800a730 <__swbuf_r+0x9c>)
 800a706:	429c      	cmp	r4, r3
 800a708:	d101      	bne.n	800a70e <__swbuf_r+0x7a>
 800a70a:	68ac      	ldr	r4, [r5, #8]
 800a70c:	e7cf      	b.n	800a6ae <__swbuf_r+0x1a>
 800a70e:	4b09      	ldr	r3, [pc, #36]	; (800a734 <__swbuf_r+0xa0>)
 800a710:	429c      	cmp	r4, r3
 800a712:	bf08      	it	eq
 800a714:	68ec      	ldreq	r4, [r5, #12]
 800a716:	e7ca      	b.n	800a6ae <__swbuf_r+0x1a>
 800a718:	4621      	mov	r1, r4
 800a71a:	4628      	mov	r0, r5
 800a71c:	f000 f80c 	bl	800a738 <__swsetup_r>
 800a720:	2800      	cmp	r0, #0
 800a722:	d0cb      	beq.n	800a6bc <__swbuf_r+0x28>
 800a724:	f04f 37ff 	mov.w	r7, #4294967295
 800a728:	e7ea      	b.n	800a700 <__swbuf_r+0x6c>
 800a72a:	bf00      	nop
 800a72c:	0800e83c 	.word	0x0800e83c
 800a730:	0800e85c 	.word	0x0800e85c
 800a734:	0800e81c 	.word	0x0800e81c

0800a738 <__swsetup_r>:
 800a738:	4b32      	ldr	r3, [pc, #200]	; (800a804 <__swsetup_r+0xcc>)
 800a73a:	b570      	push	{r4, r5, r6, lr}
 800a73c:	681d      	ldr	r5, [r3, #0]
 800a73e:	4606      	mov	r6, r0
 800a740:	460c      	mov	r4, r1
 800a742:	b125      	cbz	r5, 800a74e <__swsetup_r+0x16>
 800a744:	69ab      	ldr	r3, [r5, #24]
 800a746:	b913      	cbnz	r3, 800a74e <__swsetup_r+0x16>
 800a748:	4628      	mov	r0, r5
 800a74a:	f000 f985 	bl	800aa58 <__sinit>
 800a74e:	4b2e      	ldr	r3, [pc, #184]	; (800a808 <__swsetup_r+0xd0>)
 800a750:	429c      	cmp	r4, r3
 800a752:	d10f      	bne.n	800a774 <__swsetup_r+0x3c>
 800a754:	686c      	ldr	r4, [r5, #4]
 800a756:	89a3      	ldrh	r3, [r4, #12]
 800a758:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a75c:	0719      	lsls	r1, r3, #28
 800a75e:	d42c      	bmi.n	800a7ba <__swsetup_r+0x82>
 800a760:	06dd      	lsls	r5, r3, #27
 800a762:	d411      	bmi.n	800a788 <__swsetup_r+0x50>
 800a764:	2309      	movs	r3, #9
 800a766:	6033      	str	r3, [r6, #0]
 800a768:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a76c:	81a3      	strh	r3, [r4, #12]
 800a76e:	f04f 30ff 	mov.w	r0, #4294967295
 800a772:	e03e      	b.n	800a7f2 <__swsetup_r+0xba>
 800a774:	4b25      	ldr	r3, [pc, #148]	; (800a80c <__swsetup_r+0xd4>)
 800a776:	429c      	cmp	r4, r3
 800a778:	d101      	bne.n	800a77e <__swsetup_r+0x46>
 800a77a:	68ac      	ldr	r4, [r5, #8]
 800a77c:	e7eb      	b.n	800a756 <__swsetup_r+0x1e>
 800a77e:	4b24      	ldr	r3, [pc, #144]	; (800a810 <__swsetup_r+0xd8>)
 800a780:	429c      	cmp	r4, r3
 800a782:	bf08      	it	eq
 800a784:	68ec      	ldreq	r4, [r5, #12]
 800a786:	e7e6      	b.n	800a756 <__swsetup_r+0x1e>
 800a788:	0758      	lsls	r0, r3, #29
 800a78a:	d512      	bpl.n	800a7b2 <__swsetup_r+0x7a>
 800a78c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a78e:	b141      	cbz	r1, 800a7a2 <__swsetup_r+0x6a>
 800a790:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a794:	4299      	cmp	r1, r3
 800a796:	d002      	beq.n	800a79e <__swsetup_r+0x66>
 800a798:	4630      	mov	r0, r6
 800a79a:	f7ff fb65 	bl	8009e68 <_free_r>
 800a79e:	2300      	movs	r3, #0
 800a7a0:	6363      	str	r3, [r4, #52]	; 0x34
 800a7a2:	89a3      	ldrh	r3, [r4, #12]
 800a7a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a7a8:	81a3      	strh	r3, [r4, #12]
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	6063      	str	r3, [r4, #4]
 800a7ae:	6923      	ldr	r3, [r4, #16]
 800a7b0:	6023      	str	r3, [r4, #0]
 800a7b2:	89a3      	ldrh	r3, [r4, #12]
 800a7b4:	f043 0308 	orr.w	r3, r3, #8
 800a7b8:	81a3      	strh	r3, [r4, #12]
 800a7ba:	6923      	ldr	r3, [r4, #16]
 800a7bc:	b94b      	cbnz	r3, 800a7d2 <__swsetup_r+0x9a>
 800a7be:	89a3      	ldrh	r3, [r4, #12]
 800a7c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a7c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7c8:	d003      	beq.n	800a7d2 <__swsetup_r+0x9a>
 800a7ca:	4621      	mov	r1, r4
 800a7cc:	4630      	mov	r0, r6
 800a7ce:	f000 fa07 	bl	800abe0 <__smakebuf_r>
 800a7d2:	89a0      	ldrh	r0, [r4, #12]
 800a7d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a7d8:	f010 0301 	ands.w	r3, r0, #1
 800a7dc:	d00a      	beq.n	800a7f4 <__swsetup_r+0xbc>
 800a7de:	2300      	movs	r3, #0
 800a7e0:	60a3      	str	r3, [r4, #8]
 800a7e2:	6963      	ldr	r3, [r4, #20]
 800a7e4:	425b      	negs	r3, r3
 800a7e6:	61a3      	str	r3, [r4, #24]
 800a7e8:	6923      	ldr	r3, [r4, #16]
 800a7ea:	b943      	cbnz	r3, 800a7fe <__swsetup_r+0xc6>
 800a7ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a7f0:	d1ba      	bne.n	800a768 <__swsetup_r+0x30>
 800a7f2:	bd70      	pop	{r4, r5, r6, pc}
 800a7f4:	0781      	lsls	r1, r0, #30
 800a7f6:	bf58      	it	pl
 800a7f8:	6963      	ldrpl	r3, [r4, #20]
 800a7fa:	60a3      	str	r3, [r4, #8]
 800a7fc:	e7f4      	b.n	800a7e8 <__swsetup_r+0xb0>
 800a7fe:	2000      	movs	r0, #0
 800a800:	e7f7      	b.n	800a7f2 <__swsetup_r+0xba>
 800a802:	bf00      	nop
 800a804:	20000010 	.word	0x20000010
 800a808:	0800e83c 	.word	0x0800e83c
 800a80c:	0800e85c 	.word	0x0800e85c
 800a810:	0800e81c 	.word	0x0800e81c

0800a814 <abort>:
 800a814:	b508      	push	{r3, lr}
 800a816:	2006      	movs	r0, #6
 800a818:	f000 fa52 	bl	800acc0 <raise>
 800a81c:	2001      	movs	r0, #1
 800a81e:	f7f9 f99f 	bl	8003b60 <_exit>
	...

0800a824 <__sflush_r>:
 800a824:	898a      	ldrh	r2, [r1, #12]
 800a826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a82a:	4605      	mov	r5, r0
 800a82c:	0710      	lsls	r0, r2, #28
 800a82e:	460c      	mov	r4, r1
 800a830:	d458      	bmi.n	800a8e4 <__sflush_r+0xc0>
 800a832:	684b      	ldr	r3, [r1, #4]
 800a834:	2b00      	cmp	r3, #0
 800a836:	dc05      	bgt.n	800a844 <__sflush_r+0x20>
 800a838:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	dc02      	bgt.n	800a844 <__sflush_r+0x20>
 800a83e:	2000      	movs	r0, #0
 800a840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a844:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a846:	2e00      	cmp	r6, #0
 800a848:	d0f9      	beq.n	800a83e <__sflush_r+0x1a>
 800a84a:	2300      	movs	r3, #0
 800a84c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a850:	682f      	ldr	r7, [r5, #0]
 800a852:	602b      	str	r3, [r5, #0]
 800a854:	d032      	beq.n	800a8bc <__sflush_r+0x98>
 800a856:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a858:	89a3      	ldrh	r3, [r4, #12]
 800a85a:	075a      	lsls	r2, r3, #29
 800a85c:	d505      	bpl.n	800a86a <__sflush_r+0x46>
 800a85e:	6863      	ldr	r3, [r4, #4]
 800a860:	1ac0      	subs	r0, r0, r3
 800a862:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a864:	b10b      	cbz	r3, 800a86a <__sflush_r+0x46>
 800a866:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a868:	1ac0      	subs	r0, r0, r3
 800a86a:	2300      	movs	r3, #0
 800a86c:	4602      	mov	r2, r0
 800a86e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a870:	6a21      	ldr	r1, [r4, #32]
 800a872:	4628      	mov	r0, r5
 800a874:	47b0      	blx	r6
 800a876:	1c43      	adds	r3, r0, #1
 800a878:	89a3      	ldrh	r3, [r4, #12]
 800a87a:	d106      	bne.n	800a88a <__sflush_r+0x66>
 800a87c:	6829      	ldr	r1, [r5, #0]
 800a87e:	291d      	cmp	r1, #29
 800a880:	d82c      	bhi.n	800a8dc <__sflush_r+0xb8>
 800a882:	4a2a      	ldr	r2, [pc, #168]	; (800a92c <__sflush_r+0x108>)
 800a884:	40ca      	lsrs	r2, r1
 800a886:	07d6      	lsls	r6, r2, #31
 800a888:	d528      	bpl.n	800a8dc <__sflush_r+0xb8>
 800a88a:	2200      	movs	r2, #0
 800a88c:	6062      	str	r2, [r4, #4]
 800a88e:	04d9      	lsls	r1, r3, #19
 800a890:	6922      	ldr	r2, [r4, #16]
 800a892:	6022      	str	r2, [r4, #0]
 800a894:	d504      	bpl.n	800a8a0 <__sflush_r+0x7c>
 800a896:	1c42      	adds	r2, r0, #1
 800a898:	d101      	bne.n	800a89e <__sflush_r+0x7a>
 800a89a:	682b      	ldr	r3, [r5, #0]
 800a89c:	b903      	cbnz	r3, 800a8a0 <__sflush_r+0x7c>
 800a89e:	6560      	str	r0, [r4, #84]	; 0x54
 800a8a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a8a2:	602f      	str	r7, [r5, #0]
 800a8a4:	2900      	cmp	r1, #0
 800a8a6:	d0ca      	beq.n	800a83e <__sflush_r+0x1a>
 800a8a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a8ac:	4299      	cmp	r1, r3
 800a8ae:	d002      	beq.n	800a8b6 <__sflush_r+0x92>
 800a8b0:	4628      	mov	r0, r5
 800a8b2:	f7ff fad9 	bl	8009e68 <_free_r>
 800a8b6:	2000      	movs	r0, #0
 800a8b8:	6360      	str	r0, [r4, #52]	; 0x34
 800a8ba:	e7c1      	b.n	800a840 <__sflush_r+0x1c>
 800a8bc:	6a21      	ldr	r1, [r4, #32]
 800a8be:	2301      	movs	r3, #1
 800a8c0:	4628      	mov	r0, r5
 800a8c2:	47b0      	blx	r6
 800a8c4:	1c41      	adds	r1, r0, #1
 800a8c6:	d1c7      	bne.n	800a858 <__sflush_r+0x34>
 800a8c8:	682b      	ldr	r3, [r5, #0]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d0c4      	beq.n	800a858 <__sflush_r+0x34>
 800a8ce:	2b1d      	cmp	r3, #29
 800a8d0:	d001      	beq.n	800a8d6 <__sflush_r+0xb2>
 800a8d2:	2b16      	cmp	r3, #22
 800a8d4:	d101      	bne.n	800a8da <__sflush_r+0xb6>
 800a8d6:	602f      	str	r7, [r5, #0]
 800a8d8:	e7b1      	b.n	800a83e <__sflush_r+0x1a>
 800a8da:	89a3      	ldrh	r3, [r4, #12]
 800a8dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8e0:	81a3      	strh	r3, [r4, #12]
 800a8e2:	e7ad      	b.n	800a840 <__sflush_r+0x1c>
 800a8e4:	690f      	ldr	r7, [r1, #16]
 800a8e6:	2f00      	cmp	r7, #0
 800a8e8:	d0a9      	beq.n	800a83e <__sflush_r+0x1a>
 800a8ea:	0793      	lsls	r3, r2, #30
 800a8ec:	680e      	ldr	r6, [r1, #0]
 800a8ee:	bf08      	it	eq
 800a8f0:	694b      	ldreq	r3, [r1, #20]
 800a8f2:	600f      	str	r7, [r1, #0]
 800a8f4:	bf18      	it	ne
 800a8f6:	2300      	movne	r3, #0
 800a8f8:	eba6 0807 	sub.w	r8, r6, r7
 800a8fc:	608b      	str	r3, [r1, #8]
 800a8fe:	f1b8 0f00 	cmp.w	r8, #0
 800a902:	dd9c      	ble.n	800a83e <__sflush_r+0x1a>
 800a904:	6a21      	ldr	r1, [r4, #32]
 800a906:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a908:	4643      	mov	r3, r8
 800a90a:	463a      	mov	r2, r7
 800a90c:	4628      	mov	r0, r5
 800a90e:	47b0      	blx	r6
 800a910:	2800      	cmp	r0, #0
 800a912:	dc06      	bgt.n	800a922 <__sflush_r+0xfe>
 800a914:	89a3      	ldrh	r3, [r4, #12]
 800a916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a91a:	81a3      	strh	r3, [r4, #12]
 800a91c:	f04f 30ff 	mov.w	r0, #4294967295
 800a920:	e78e      	b.n	800a840 <__sflush_r+0x1c>
 800a922:	4407      	add	r7, r0
 800a924:	eba8 0800 	sub.w	r8, r8, r0
 800a928:	e7e9      	b.n	800a8fe <__sflush_r+0xda>
 800a92a:	bf00      	nop
 800a92c:	20400001 	.word	0x20400001

0800a930 <_fflush_r>:
 800a930:	b538      	push	{r3, r4, r5, lr}
 800a932:	690b      	ldr	r3, [r1, #16]
 800a934:	4605      	mov	r5, r0
 800a936:	460c      	mov	r4, r1
 800a938:	b913      	cbnz	r3, 800a940 <_fflush_r+0x10>
 800a93a:	2500      	movs	r5, #0
 800a93c:	4628      	mov	r0, r5
 800a93e:	bd38      	pop	{r3, r4, r5, pc}
 800a940:	b118      	cbz	r0, 800a94a <_fflush_r+0x1a>
 800a942:	6983      	ldr	r3, [r0, #24]
 800a944:	b90b      	cbnz	r3, 800a94a <_fflush_r+0x1a>
 800a946:	f000 f887 	bl	800aa58 <__sinit>
 800a94a:	4b14      	ldr	r3, [pc, #80]	; (800a99c <_fflush_r+0x6c>)
 800a94c:	429c      	cmp	r4, r3
 800a94e:	d11b      	bne.n	800a988 <_fflush_r+0x58>
 800a950:	686c      	ldr	r4, [r5, #4]
 800a952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d0ef      	beq.n	800a93a <_fflush_r+0xa>
 800a95a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a95c:	07d0      	lsls	r0, r2, #31
 800a95e:	d404      	bmi.n	800a96a <_fflush_r+0x3a>
 800a960:	0599      	lsls	r1, r3, #22
 800a962:	d402      	bmi.n	800a96a <_fflush_r+0x3a>
 800a964:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a966:	f000 f915 	bl	800ab94 <__retarget_lock_acquire_recursive>
 800a96a:	4628      	mov	r0, r5
 800a96c:	4621      	mov	r1, r4
 800a96e:	f7ff ff59 	bl	800a824 <__sflush_r>
 800a972:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a974:	07da      	lsls	r2, r3, #31
 800a976:	4605      	mov	r5, r0
 800a978:	d4e0      	bmi.n	800a93c <_fflush_r+0xc>
 800a97a:	89a3      	ldrh	r3, [r4, #12]
 800a97c:	059b      	lsls	r3, r3, #22
 800a97e:	d4dd      	bmi.n	800a93c <_fflush_r+0xc>
 800a980:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a982:	f000 f908 	bl	800ab96 <__retarget_lock_release_recursive>
 800a986:	e7d9      	b.n	800a93c <_fflush_r+0xc>
 800a988:	4b05      	ldr	r3, [pc, #20]	; (800a9a0 <_fflush_r+0x70>)
 800a98a:	429c      	cmp	r4, r3
 800a98c:	d101      	bne.n	800a992 <_fflush_r+0x62>
 800a98e:	68ac      	ldr	r4, [r5, #8]
 800a990:	e7df      	b.n	800a952 <_fflush_r+0x22>
 800a992:	4b04      	ldr	r3, [pc, #16]	; (800a9a4 <_fflush_r+0x74>)
 800a994:	429c      	cmp	r4, r3
 800a996:	bf08      	it	eq
 800a998:	68ec      	ldreq	r4, [r5, #12]
 800a99a:	e7da      	b.n	800a952 <_fflush_r+0x22>
 800a99c:	0800e83c 	.word	0x0800e83c
 800a9a0:	0800e85c 	.word	0x0800e85c
 800a9a4:	0800e81c 	.word	0x0800e81c

0800a9a8 <std>:
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	b510      	push	{r4, lr}
 800a9ac:	4604      	mov	r4, r0
 800a9ae:	e9c0 3300 	strd	r3, r3, [r0]
 800a9b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a9b6:	6083      	str	r3, [r0, #8]
 800a9b8:	8181      	strh	r1, [r0, #12]
 800a9ba:	6643      	str	r3, [r0, #100]	; 0x64
 800a9bc:	81c2      	strh	r2, [r0, #14]
 800a9be:	6183      	str	r3, [r0, #24]
 800a9c0:	4619      	mov	r1, r3
 800a9c2:	2208      	movs	r2, #8
 800a9c4:	305c      	adds	r0, #92	; 0x5c
 800a9c6:	f7fb fe21 	bl	800660c <memset>
 800a9ca:	4b05      	ldr	r3, [pc, #20]	; (800a9e0 <std+0x38>)
 800a9cc:	6263      	str	r3, [r4, #36]	; 0x24
 800a9ce:	4b05      	ldr	r3, [pc, #20]	; (800a9e4 <std+0x3c>)
 800a9d0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a9d2:	4b05      	ldr	r3, [pc, #20]	; (800a9e8 <std+0x40>)
 800a9d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a9d6:	4b05      	ldr	r3, [pc, #20]	; (800a9ec <std+0x44>)
 800a9d8:	6224      	str	r4, [r4, #32]
 800a9da:	6323      	str	r3, [r4, #48]	; 0x30
 800a9dc:	bd10      	pop	{r4, pc}
 800a9de:	bf00      	nop
 800a9e0:	0800acf9 	.word	0x0800acf9
 800a9e4:	0800ad1b 	.word	0x0800ad1b
 800a9e8:	0800ad53 	.word	0x0800ad53
 800a9ec:	0800ad77 	.word	0x0800ad77

0800a9f0 <_cleanup_r>:
 800a9f0:	4901      	ldr	r1, [pc, #4]	; (800a9f8 <_cleanup_r+0x8>)
 800a9f2:	f000 b8af 	b.w	800ab54 <_fwalk_reent>
 800a9f6:	bf00      	nop
 800a9f8:	0800a931 	.word	0x0800a931

0800a9fc <__sfmoreglue>:
 800a9fc:	b570      	push	{r4, r5, r6, lr}
 800a9fe:	1e4a      	subs	r2, r1, #1
 800aa00:	2568      	movs	r5, #104	; 0x68
 800aa02:	4355      	muls	r5, r2
 800aa04:	460e      	mov	r6, r1
 800aa06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aa0a:	f7ff fa7d 	bl	8009f08 <_malloc_r>
 800aa0e:	4604      	mov	r4, r0
 800aa10:	b140      	cbz	r0, 800aa24 <__sfmoreglue+0x28>
 800aa12:	2100      	movs	r1, #0
 800aa14:	e9c0 1600 	strd	r1, r6, [r0]
 800aa18:	300c      	adds	r0, #12
 800aa1a:	60a0      	str	r0, [r4, #8]
 800aa1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aa20:	f7fb fdf4 	bl	800660c <memset>
 800aa24:	4620      	mov	r0, r4
 800aa26:	bd70      	pop	{r4, r5, r6, pc}

0800aa28 <__sfp_lock_acquire>:
 800aa28:	4801      	ldr	r0, [pc, #4]	; (800aa30 <__sfp_lock_acquire+0x8>)
 800aa2a:	f000 b8b3 	b.w	800ab94 <__retarget_lock_acquire_recursive>
 800aa2e:	bf00      	nop
 800aa30:	20000810 	.word	0x20000810

0800aa34 <__sfp_lock_release>:
 800aa34:	4801      	ldr	r0, [pc, #4]	; (800aa3c <__sfp_lock_release+0x8>)
 800aa36:	f000 b8ae 	b.w	800ab96 <__retarget_lock_release_recursive>
 800aa3a:	bf00      	nop
 800aa3c:	20000810 	.word	0x20000810

0800aa40 <__sinit_lock_acquire>:
 800aa40:	4801      	ldr	r0, [pc, #4]	; (800aa48 <__sinit_lock_acquire+0x8>)
 800aa42:	f000 b8a7 	b.w	800ab94 <__retarget_lock_acquire_recursive>
 800aa46:	bf00      	nop
 800aa48:	2000080b 	.word	0x2000080b

0800aa4c <__sinit_lock_release>:
 800aa4c:	4801      	ldr	r0, [pc, #4]	; (800aa54 <__sinit_lock_release+0x8>)
 800aa4e:	f000 b8a2 	b.w	800ab96 <__retarget_lock_release_recursive>
 800aa52:	bf00      	nop
 800aa54:	2000080b 	.word	0x2000080b

0800aa58 <__sinit>:
 800aa58:	b510      	push	{r4, lr}
 800aa5a:	4604      	mov	r4, r0
 800aa5c:	f7ff fff0 	bl	800aa40 <__sinit_lock_acquire>
 800aa60:	69a3      	ldr	r3, [r4, #24]
 800aa62:	b11b      	cbz	r3, 800aa6c <__sinit+0x14>
 800aa64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa68:	f7ff bff0 	b.w	800aa4c <__sinit_lock_release>
 800aa6c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aa70:	6523      	str	r3, [r4, #80]	; 0x50
 800aa72:	4b13      	ldr	r3, [pc, #76]	; (800aac0 <__sinit+0x68>)
 800aa74:	4a13      	ldr	r2, [pc, #76]	; (800aac4 <__sinit+0x6c>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	62a2      	str	r2, [r4, #40]	; 0x28
 800aa7a:	42a3      	cmp	r3, r4
 800aa7c:	bf04      	itt	eq
 800aa7e:	2301      	moveq	r3, #1
 800aa80:	61a3      	streq	r3, [r4, #24]
 800aa82:	4620      	mov	r0, r4
 800aa84:	f000 f820 	bl	800aac8 <__sfp>
 800aa88:	6060      	str	r0, [r4, #4]
 800aa8a:	4620      	mov	r0, r4
 800aa8c:	f000 f81c 	bl	800aac8 <__sfp>
 800aa90:	60a0      	str	r0, [r4, #8]
 800aa92:	4620      	mov	r0, r4
 800aa94:	f000 f818 	bl	800aac8 <__sfp>
 800aa98:	2200      	movs	r2, #0
 800aa9a:	60e0      	str	r0, [r4, #12]
 800aa9c:	2104      	movs	r1, #4
 800aa9e:	6860      	ldr	r0, [r4, #4]
 800aaa0:	f7ff ff82 	bl	800a9a8 <std>
 800aaa4:	68a0      	ldr	r0, [r4, #8]
 800aaa6:	2201      	movs	r2, #1
 800aaa8:	2109      	movs	r1, #9
 800aaaa:	f7ff ff7d 	bl	800a9a8 <std>
 800aaae:	68e0      	ldr	r0, [r4, #12]
 800aab0:	2202      	movs	r2, #2
 800aab2:	2112      	movs	r1, #18
 800aab4:	f7ff ff78 	bl	800a9a8 <std>
 800aab8:	2301      	movs	r3, #1
 800aaba:	61a3      	str	r3, [r4, #24]
 800aabc:	e7d2      	b.n	800aa64 <__sinit+0xc>
 800aabe:	bf00      	nop
 800aac0:	0800e3c8 	.word	0x0800e3c8
 800aac4:	0800a9f1 	.word	0x0800a9f1

0800aac8 <__sfp>:
 800aac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaca:	4607      	mov	r7, r0
 800aacc:	f7ff ffac 	bl	800aa28 <__sfp_lock_acquire>
 800aad0:	4b1e      	ldr	r3, [pc, #120]	; (800ab4c <__sfp+0x84>)
 800aad2:	681e      	ldr	r6, [r3, #0]
 800aad4:	69b3      	ldr	r3, [r6, #24]
 800aad6:	b913      	cbnz	r3, 800aade <__sfp+0x16>
 800aad8:	4630      	mov	r0, r6
 800aada:	f7ff ffbd 	bl	800aa58 <__sinit>
 800aade:	3648      	adds	r6, #72	; 0x48
 800aae0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800aae4:	3b01      	subs	r3, #1
 800aae6:	d503      	bpl.n	800aaf0 <__sfp+0x28>
 800aae8:	6833      	ldr	r3, [r6, #0]
 800aaea:	b30b      	cbz	r3, 800ab30 <__sfp+0x68>
 800aaec:	6836      	ldr	r6, [r6, #0]
 800aaee:	e7f7      	b.n	800aae0 <__sfp+0x18>
 800aaf0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800aaf4:	b9d5      	cbnz	r5, 800ab2c <__sfp+0x64>
 800aaf6:	4b16      	ldr	r3, [pc, #88]	; (800ab50 <__sfp+0x88>)
 800aaf8:	60e3      	str	r3, [r4, #12]
 800aafa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aafe:	6665      	str	r5, [r4, #100]	; 0x64
 800ab00:	f000 f847 	bl	800ab92 <__retarget_lock_init_recursive>
 800ab04:	f7ff ff96 	bl	800aa34 <__sfp_lock_release>
 800ab08:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ab0c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ab10:	6025      	str	r5, [r4, #0]
 800ab12:	61a5      	str	r5, [r4, #24]
 800ab14:	2208      	movs	r2, #8
 800ab16:	4629      	mov	r1, r5
 800ab18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ab1c:	f7fb fd76 	bl	800660c <memset>
 800ab20:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ab24:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ab28:	4620      	mov	r0, r4
 800ab2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab2c:	3468      	adds	r4, #104	; 0x68
 800ab2e:	e7d9      	b.n	800aae4 <__sfp+0x1c>
 800ab30:	2104      	movs	r1, #4
 800ab32:	4638      	mov	r0, r7
 800ab34:	f7ff ff62 	bl	800a9fc <__sfmoreglue>
 800ab38:	4604      	mov	r4, r0
 800ab3a:	6030      	str	r0, [r6, #0]
 800ab3c:	2800      	cmp	r0, #0
 800ab3e:	d1d5      	bne.n	800aaec <__sfp+0x24>
 800ab40:	f7ff ff78 	bl	800aa34 <__sfp_lock_release>
 800ab44:	230c      	movs	r3, #12
 800ab46:	603b      	str	r3, [r7, #0]
 800ab48:	e7ee      	b.n	800ab28 <__sfp+0x60>
 800ab4a:	bf00      	nop
 800ab4c:	0800e3c8 	.word	0x0800e3c8
 800ab50:	ffff0001 	.word	0xffff0001

0800ab54 <_fwalk_reent>:
 800ab54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab58:	4606      	mov	r6, r0
 800ab5a:	4688      	mov	r8, r1
 800ab5c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ab60:	2700      	movs	r7, #0
 800ab62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab66:	f1b9 0901 	subs.w	r9, r9, #1
 800ab6a:	d505      	bpl.n	800ab78 <_fwalk_reent+0x24>
 800ab6c:	6824      	ldr	r4, [r4, #0]
 800ab6e:	2c00      	cmp	r4, #0
 800ab70:	d1f7      	bne.n	800ab62 <_fwalk_reent+0xe>
 800ab72:	4638      	mov	r0, r7
 800ab74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab78:	89ab      	ldrh	r3, [r5, #12]
 800ab7a:	2b01      	cmp	r3, #1
 800ab7c:	d907      	bls.n	800ab8e <_fwalk_reent+0x3a>
 800ab7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ab82:	3301      	adds	r3, #1
 800ab84:	d003      	beq.n	800ab8e <_fwalk_reent+0x3a>
 800ab86:	4629      	mov	r1, r5
 800ab88:	4630      	mov	r0, r6
 800ab8a:	47c0      	blx	r8
 800ab8c:	4307      	orrs	r7, r0
 800ab8e:	3568      	adds	r5, #104	; 0x68
 800ab90:	e7e9      	b.n	800ab66 <_fwalk_reent+0x12>

0800ab92 <__retarget_lock_init_recursive>:
 800ab92:	4770      	bx	lr

0800ab94 <__retarget_lock_acquire_recursive>:
 800ab94:	4770      	bx	lr

0800ab96 <__retarget_lock_release_recursive>:
 800ab96:	4770      	bx	lr

0800ab98 <__swhatbuf_r>:
 800ab98:	b570      	push	{r4, r5, r6, lr}
 800ab9a:	460e      	mov	r6, r1
 800ab9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aba0:	2900      	cmp	r1, #0
 800aba2:	b096      	sub	sp, #88	; 0x58
 800aba4:	4614      	mov	r4, r2
 800aba6:	461d      	mov	r5, r3
 800aba8:	da07      	bge.n	800abba <__swhatbuf_r+0x22>
 800abaa:	2300      	movs	r3, #0
 800abac:	602b      	str	r3, [r5, #0]
 800abae:	89b3      	ldrh	r3, [r6, #12]
 800abb0:	061a      	lsls	r2, r3, #24
 800abb2:	d410      	bmi.n	800abd6 <__swhatbuf_r+0x3e>
 800abb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abb8:	e00e      	b.n	800abd8 <__swhatbuf_r+0x40>
 800abba:	466a      	mov	r2, sp
 800abbc:	f000 f902 	bl	800adc4 <_fstat_r>
 800abc0:	2800      	cmp	r0, #0
 800abc2:	dbf2      	blt.n	800abaa <__swhatbuf_r+0x12>
 800abc4:	9a01      	ldr	r2, [sp, #4]
 800abc6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800abca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800abce:	425a      	negs	r2, r3
 800abd0:	415a      	adcs	r2, r3
 800abd2:	602a      	str	r2, [r5, #0]
 800abd4:	e7ee      	b.n	800abb4 <__swhatbuf_r+0x1c>
 800abd6:	2340      	movs	r3, #64	; 0x40
 800abd8:	2000      	movs	r0, #0
 800abda:	6023      	str	r3, [r4, #0]
 800abdc:	b016      	add	sp, #88	; 0x58
 800abde:	bd70      	pop	{r4, r5, r6, pc}

0800abe0 <__smakebuf_r>:
 800abe0:	898b      	ldrh	r3, [r1, #12]
 800abe2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800abe4:	079d      	lsls	r5, r3, #30
 800abe6:	4606      	mov	r6, r0
 800abe8:	460c      	mov	r4, r1
 800abea:	d507      	bpl.n	800abfc <__smakebuf_r+0x1c>
 800abec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800abf0:	6023      	str	r3, [r4, #0]
 800abf2:	6123      	str	r3, [r4, #16]
 800abf4:	2301      	movs	r3, #1
 800abf6:	6163      	str	r3, [r4, #20]
 800abf8:	b002      	add	sp, #8
 800abfa:	bd70      	pop	{r4, r5, r6, pc}
 800abfc:	ab01      	add	r3, sp, #4
 800abfe:	466a      	mov	r2, sp
 800ac00:	f7ff ffca 	bl	800ab98 <__swhatbuf_r>
 800ac04:	9900      	ldr	r1, [sp, #0]
 800ac06:	4605      	mov	r5, r0
 800ac08:	4630      	mov	r0, r6
 800ac0a:	f7ff f97d 	bl	8009f08 <_malloc_r>
 800ac0e:	b948      	cbnz	r0, 800ac24 <__smakebuf_r+0x44>
 800ac10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac14:	059a      	lsls	r2, r3, #22
 800ac16:	d4ef      	bmi.n	800abf8 <__smakebuf_r+0x18>
 800ac18:	f023 0303 	bic.w	r3, r3, #3
 800ac1c:	f043 0302 	orr.w	r3, r3, #2
 800ac20:	81a3      	strh	r3, [r4, #12]
 800ac22:	e7e3      	b.n	800abec <__smakebuf_r+0xc>
 800ac24:	4b0d      	ldr	r3, [pc, #52]	; (800ac5c <__smakebuf_r+0x7c>)
 800ac26:	62b3      	str	r3, [r6, #40]	; 0x28
 800ac28:	89a3      	ldrh	r3, [r4, #12]
 800ac2a:	6020      	str	r0, [r4, #0]
 800ac2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac30:	81a3      	strh	r3, [r4, #12]
 800ac32:	9b00      	ldr	r3, [sp, #0]
 800ac34:	6163      	str	r3, [r4, #20]
 800ac36:	9b01      	ldr	r3, [sp, #4]
 800ac38:	6120      	str	r0, [r4, #16]
 800ac3a:	b15b      	cbz	r3, 800ac54 <__smakebuf_r+0x74>
 800ac3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac40:	4630      	mov	r0, r6
 800ac42:	f000 f8d1 	bl	800ade8 <_isatty_r>
 800ac46:	b128      	cbz	r0, 800ac54 <__smakebuf_r+0x74>
 800ac48:	89a3      	ldrh	r3, [r4, #12]
 800ac4a:	f023 0303 	bic.w	r3, r3, #3
 800ac4e:	f043 0301 	orr.w	r3, r3, #1
 800ac52:	81a3      	strh	r3, [r4, #12]
 800ac54:	89a0      	ldrh	r0, [r4, #12]
 800ac56:	4305      	orrs	r5, r0
 800ac58:	81a5      	strh	r5, [r4, #12]
 800ac5a:	e7cd      	b.n	800abf8 <__smakebuf_r+0x18>
 800ac5c:	0800a9f1 	.word	0x0800a9f1

0800ac60 <_malloc_usable_size_r>:
 800ac60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac64:	1f18      	subs	r0, r3, #4
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	bfbc      	itt	lt
 800ac6a:	580b      	ldrlt	r3, [r1, r0]
 800ac6c:	18c0      	addlt	r0, r0, r3
 800ac6e:	4770      	bx	lr

0800ac70 <_raise_r>:
 800ac70:	291f      	cmp	r1, #31
 800ac72:	b538      	push	{r3, r4, r5, lr}
 800ac74:	4604      	mov	r4, r0
 800ac76:	460d      	mov	r5, r1
 800ac78:	d904      	bls.n	800ac84 <_raise_r+0x14>
 800ac7a:	2316      	movs	r3, #22
 800ac7c:	6003      	str	r3, [r0, #0]
 800ac7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac82:	bd38      	pop	{r3, r4, r5, pc}
 800ac84:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ac86:	b112      	cbz	r2, 800ac8e <_raise_r+0x1e>
 800ac88:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac8c:	b94b      	cbnz	r3, 800aca2 <_raise_r+0x32>
 800ac8e:	4620      	mov	r0, r4
 800ac90:	f000 f830 	bl	800acf4 <_getpid_r>
 800ac94:	462a      	mov	r2, r5
 800ac96:	4601      	mov	r1, r0
 800ac98:	4620      	mov	r0, r4
 800ac9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac9e:	f000 b817 	b.w	800acd0 <_kill_r>
 800aca2:	2b01      	cmp	r3, #1
 800aca4:	d00a      	beq.n	800acbc <_raise_r+0x4c>
 800aca6:	1c59      	adds	r1, r3, #1
 800aca8:	d103      	bne.n	800acb2 <_raise_r+0x42>
 800acaa:	2316      	movs	r3, #22
 800acac:	6003      	str	r3, [r0, #0]
 800acae:	2001      	movs	r0, #1
 800acb0:	e7e7      	b.n	800ac82 <_raise_r+0x12>
 800acb2:	2400      	movs	r4, #0
 800acb4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800acb8:	4628      	mov	r0, r5
 800acba:	4798      	blx	r3
 800acbc:	2000      	movs	r0, #0
 800acbe:	e7e0      	b.n	800ac82 <_raise_r+0x12>

0800acc0 <raise>:
 800acc0:	4b02      	ldr	r3, [pc, #8]	; (800accc <raise+0xc>)
 800acc2:	4601      	mov	r1, r0
 800acc4:	6818      	ldr	r0, [r3, #0]
 800acc6:	f7ff bfd3 	b.w	800ac70 <_raise_r>
 800acca:	bf00      	nop
 800accc:	20000010 	.word	0x20000010

0800acd0 <_kill_r>:
 800acd0:	b538      	push	{r3, r4, r5, lr}
 800acd2:	4d07      	ldr	r5, [pc, #28]	; (800acf0 <_kill_r+0x20>)
 800acd4:	2300      	movs	r3, #0
 800acd6:	4604      	mov	r4, r0
 800acd8:	4608      	mov	r0, r1
 800acda:	4611      	mov	r1, r2
 800acdc:	602b      	str	r3, [r5, #0]
 800acde:	f7f8 ff2f 	bl	8003b40 <_kill>
 800ace2:	1c43      	adds	r3, r0, #1
 800ace4:	d102      	bne.n	800acec <_kill_r+0x1c>
 800ace6:	682b      	ldr	r3, [r5, #0]
 800ace8:	b103      	cbz	r3, 800acec <_kill_r+0x1c>
 800acea:	6023      	str	r3, [r4, #0]
 800acec:	bd38      	pop	{r3, r4, r5, pc}
 800acee:	bf00      	nop
 800acf0:	20000804 	.word	0x20000804

0800acf4 <_getpid_r>:
 800acf4:	f7f8 bf1c 	b.w	8003b30 <_getpid>

0800acf8 <__sread>:
 800acf8:	b510      	push	{r4, lr}
 800acfa:	460c      	mov	r4, r1
 800acfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad00:	f000 f894 	bl	800ae2c <_read_r>
 800ad04:	2800      	cmp	r0, #0
 800ad06:	bfab      	itete	ge
 800ad08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ad0a:	89a3      	ldrhlt	r3, [r4, #12]
 800ad0c:	181b      	addge	r3, r3, r0
 800ad0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad12:	bfac      	ite	ge
 800ad14:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad16:	81a3      	strhlt	r3, [r4, #12]
 800ad18:	bd10      	pop	{r4, pc}

0800ad1a <__swrite>:
 800ad1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad1e:	461f      	mov	r7, r3
 800ad20:	898b      	ldrh	r3, [r1, #12]
 800ad22:	05db      	lsls	r3, r3, #23
 800ad24:	4605      	mov	r5, r0
 800ad26:	460c      	mov	r4, r1
 800ad28:	4616      	mov	r6, r2
 800ad2a:	d505      	bpl.n	800ad38 <__swrite+0x1e>
 800ad2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad30:	2302      	movs	r3, #2
 800ad32:	2200      	movs	r2, #0
 800ad34:	f000 f868 	bl	800ae08 <_lseek_r>
 800ad38:	89a3      	ldrh	r3, [r4, #12]
 800ad3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad42:	81a3      	strh	r3, [r4, #12]
 800ad44:	4632      	mov	r2, r6
 800ad46:	463b      	mov	r3, r7
 800ad48:	4628      	mov	r0, r5
 800ad4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad4e:	f000 b817 	b.w	800ad80 <_write_r>

0800ad52 <__sseek>:
 800ad52:	b510      	push	{r4, lr}
 800ad54:	460c      	mov	r4, r1
 800ad56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad5a:	f000 f855 	bl	800ae08 <_lseek_r>
 800ad5e:	1c43      	adds	r3, r0, #1
 800ad60:	89a3      	ldrh	r3, [r4, #12]
 800ad62:	bf15      	itete	ne
 800ad64:	6560      	strne	r0, [r4, #84]	; 0x54
 800ad66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ad6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ad6e:	81a3      	strheq	r3, [r4, #12]
 800ad70:	bf18      	it	ne
 800ad72:	81a3      	strhne	r3, [r4, #12]
 800ad74:	bd10      	pop	{r4, pc}

0800ad76 <__sclose>:
 800ad76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad7a:	f000 b813 	b.w	800ada4 <_close_r>
	...

0800ad80 <_write_r>:
 800ad80:	b538      	push	{r3, r4, r5, lr}
 800ad82:	4d07      	ldr	r5, [pc, #28]	; (800ada0 <_write_r+0x20>)
 800ad84:	4604      	mov	r4, r0
 800ad86:	4608      	mov	r0, r1
 800ad88:	4611      	mov	r1, r2
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	602a      	str	r2, [r5, #0]
 800ad8e:	461a      	mov	r2, r3
 800ad90:	f7f8 ff0d 	bl	8003bae <_write>
 800ad94:	1c43      	adds	r3, r0, #1
 800ad96:	d102      	bne.n	800ad9e <_write_r+0x1e>
 800ad98:	682b      	ldr	r3, [r5, #0]
 800ad9a:	b103      	cbz	r3, 800ad9e <_write_r+0x1e>
 800ad9c:	6023      	str	r3, [r4, #0]
 800ad9e:	bd38      	pop	{r3, r4, r5, pc}
 800ada0:	20000804 	.word	0x20000804

0800ada4 <_close_r>:
 800ada4:	b538      	push	{r3, r4, r5, lr}
 800ada6:	4d06      	ldr	r5, [pc, #24]	; (800adc0 <_close_r+0x1c>)
 800ada8:	2300      	movs	r3, #0
 800adaa:	4604      	mov	r4, r0
 800adac:	4608      	mov	r0, r1
 800adae:	602b      	str	r3, [r5, #0]
 800adb0:	f7f8 ff19 	bl	8003be6 <_close>
 800adb4:	1c43      	adds	r3, r0, #1
 800adb6:	d102      	bne.n	800adbe <_close_r+0x1a>
 800adb8:	682b      	ldr	r3, [r5, #0]
 800adba:	b103      	cbz	r3, 800adbe <_close_r+0x1a>
 800adbc:	6023      	str	r3, [r4, #0]
 800adbe:	bd38      	pop	{r3, r4, r5, pc}
 800adc0:	20000804 	.word	0x20000804

0800adc4 <_fstat_r>:
 800adc4:	b538      	push	{r3, r4, r5, lr}
 800adc6:	4d07      	ldr	r5, [pc, #28]	; (800ade4 <_fstat_r+0x20>)
 800adc8:	2300      	movs	r3, #0
 800adca:	4604      	mov	r4, r0
 800adcc:	4608      	mov	r0, r1
 800adce:	4611      	mov	r1, r2
 800add0:	602b      	str	r3, [r5, #0]
 800add2:	f7f8 ff14 	bl	8003bfe <_fstat>
 800add6:	1c43      	adds	r3, r0, #1
 800add8:	d102      	bne.n	800ade0 <_fstat_r+0x1c>
 800adda:	682b      	ldr	r3, [r5, #0]
 800addc:	b103      	cbz	r3, 800ade0 <_fstat_r+0x1c>
 800adde:	6023      	str	r3, [r4, #0]
 800ade0:	bd38      	pop	{r3, r4, r5, pc}
 800ade2:	bf00      	nop
 800ade4:	20000804 	.word	0x20000804

0800ade8 <_isatty_r>:
 800ade8:	b538      	push	{r3, r4, r5, lr}
 800adea:	4d06      	ldr	r5, [pc, #24]	; (800ae04 <_isatty_r+0x1c>)
 800adec:	2300      	movs	r3, #0
 800adee:	4604      	mov	r4, r0
 800adf0:	4608      	mov	r0, r1
 800adf2:	602b      	str	r3, [r5, #0]
 800adf4:	f7f8 ff13 	bl	8003c1e <_isatty>
 800adf8:	1c43      	adds	r3, r0, #1
 800adfa:	d102      	bne.n	800ae02 <_isatty_r+0x1a>
 800adfc:	682b      	ldr	r3, [r5, #0]
 800adfe:	b103      	cbz	r3, 800ae02 <_isatty_r+0x1a>
 800ae00:	6023      	str	r3, [r4, #0]
 800ae02:	bd38      	pop	{r3, r4, r5, pc}
 800ae04:	20000804 	.word	0x20000804

0800ae08 <_lseek_r>:
 800ae08:	b538      	push	{r3, r4, r5, lr}
 800ae0a:	4d07      	ldr	r5, [pc, #28]	; (800ae28 <_lseek_r+0x20>)
 800ae0c:	4604      	mov	r4, r0
 800ae0e:	4608      	mov	r0, r1
 800ae10:	4611      	mov	r1, r2
 800ae12:	2200      	movs	r2, #0
 800ae14:	602a      	str	r2, [r5, #0]
 800ae16:	461a      	mov	r2, r3
 800ae18:	f7f8 ff0c 	bl	8003c34 <_lseek>
 800ae1c:	1c43      	adds	r3, r0, #1
 800ae1e:	d102      	bne.n	800ae26 <_lseek_r+0x1e>
 800ae20:	682b      	ldr	r3, [r5, #0]
 800ae22:	b103      	cbz	r3, 800ae26 <_lseek_r+0x1e>
 800ae24:	6023      	str	r3, [r4, #0]
 800ae26:	bd38      	pop	{r3, r4, r5, pc}
 800ae28:	20000804 	.word	0x20000804

0800ae2c <_read_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4d07      	ldr	r5, [pc, #28]	; (800ae4c <_read_r+0x20>)
 800ae30:	4604      	mov	r4, r0
 800ae32:	4608      	mov	r0, r1
 800ae34:	4611      	mov	r1, r2
 800ae36:	2200      	movs	r2, #0
 800ae38:	602a      	str	r2, [r5, #0]
 800ae3a:	461a      	mov	r2, r3
 800ae3c:	f7f8 fe9a 	bl	8003b74 <_read>
 800ae40:	1c43      	adds	r3, r0, #1
 800ae42:	d102      	bne.n	800ae4a <_read_r+0x1e>
 800ae44:	682b      	ldr	r3, [r5, #0]
 800ae46:	b103      	cbz	r3, 800ae4a <_read_r+0x1e>
 800ae48:	6023      	str	r3, [r4, #0]
 800ae4a:	bd38      	pop	{r3, r4, r5, pc}
 800ae4c:	20000804 	.word	0x20000804

0800ae50 <_init>:
 800ae50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae52:	bf00      	nop
 800ae54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae56:	bc08      	pop	{r3}
 800ae58:	469e      	mov	lr, r3
 800ae5a:	4770      	bx	lr

0800ae5c <_fini>:
 800ae5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae5e:	bf00      	nop
 800ae60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae62:	bc08      	pop	{r3}
 800ae64:	469e      	mov	lr, r3
 800ae66:	4770      	bx	lr
