<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1718524856</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>3597595064</Worst-caseLatency>
            <Best-caseRealTimeLatency>17.185 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>35.976 sec</Worst-caseRealTimeLatency>
            <Interval-min>1718524857</Interval-min>
            <Interval-max>3597595065</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_18_1>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>12517568</Latency>
                <AbsoluteTimeLatency>125175680</AbsoluteTimeLatency>
                <IterationLatency>195587</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_19_2>
                    <Slack>7.30</Slack>
                    <TripCount>255</TripCount>
                    <Latency>195585</Latency>
                    <AbsoluteTimeLatency>1955850</AbsoluteTimeLatency>
                    <IterationLatency>767</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_20_3>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>765</Latency>
                        <AbsoluteTimeLatency>7650</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_20_3>
                </VITIS_LOOP_19_2>
            </VITIS_LOOP_18_1>
            <VITIS_LOOP_28_4>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>6258784</Latency>
                <AbsoluteTimeLatency>62587840</AbsoluteTimeLatency>
                <IterationLatency>195587</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_29_5>
                    <Slack>7.30</Slack>
                    <TripCount>255</TripCount>
                    <Latency>195585</Latency>
                    <AbsoluteTimeLatency>1955850</AbsoluteTimeLatency>
                    <IterationLatency>767</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_30_6>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>765</Latency>
                        <AbsoluteTimeLatency>7650</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_30_6>
                </VITIS_LOOP_29_5>
            </VITIS_LOOP_28_4>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>11134</BRAM_18K>
            <DSP>8</DSP>
            <FF>66471</FF>
            <LUT>16436</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_address0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_ce0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_q0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_address0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_ce0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_q0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_address0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_address0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_ce0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_q0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_address0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_ce0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_q0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_address0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_ce0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_q0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_biases</name>
            <Object>conv3_biases</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_address0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_ce0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_we0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_d0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_fu_1558</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1558</ID>
                    <BindInstances>add_ln28_fu_6718_p2 add_ln30_fu_6778_p2 add_ln31_fu_6812_p2 add_ln34_fu_6886_p2 add_ln35_fu_6947_p2 add_ln37_fu_6957_p2 add_ln36_fu_6979_p2 add_ln50_1_fu_6914_p2 add_ln50_2_fu_6985_p2 add_ln54_fu_7017_p2 add_ln50_fu_7032_p2 tmp1_fu_7038_p2 empty_fu_7048_p2 empty_46_fu_7071_p2 sub_ln54_fu_7110_p2 add_ln51_1_fu_7120_p2 add_ln54_1_fu_7140_p2 add_ln51_fu_7185_p2 add_ln53_fu_7191_p2 add_ln53_1_fu_7201_p2 add_ln53_2_fu_7220_p2 add_ln54_2_fu_7259_p2 add_ln51_2_fu_7320_p2 add_ln50_3_fu_7269_p2 add_ln61_fu_7354_p2 empty_48_fu_7363_p2 add_ln65_fu_7385_p2 add_ln65_1_fu_9987_p2 add_ln65_2_fu_10004_p2 add_ln63_fu_10016_p2 add_ln65_3_fu_10026_p2 add_ln64_fu_10042_p2 add_ln81_fu_13957_p2 add_ln83_fu_13963_p2 empty_50_fu_13973_p2 indvars_iv_next76_fu_14013_p2 mul_6ns_8ns_13_1_1_U10 empty_51_fu_14043_p2 mul_6ns_8ns_13_1_1_U11 empty_52_fu_14073_p2 mul_6ns_8ns_13_1_1_U12 empty_53_fu_14103_p2 mul_6ns_8ns_13_1_1_U13 empty_54_fu_14133_p2 mul_6ns_8ns_13_1_1_U14 empty_55_fu_14163_p2 mul_6ns_8ns_13_1_1_U15 empty_56_fu_14193_p2 mul_6ns_8ns_13_1_1_U16 empty_57_fu_14223_p2 mul_6ns_8ns_13_1_1_U17 add_ln89_fu_14315_p2 empty_58_fu_14321_p2 mul_6ns_8ns_13_1_1_U19 add_ln92_fu_15074_p2 add_ln92_1_fu_15080_p2 add_ln92_2_fu_15116_p2 add_ln92_3_fu_15152_p2 add_ln92_4_fu_15187_p2 add_ln92_5_fu_15250_p2 add_ln92_6_fu_15285_p2 add_ln92_7_fu_15480_p2 add_ln92_8_fu_15515_p2 add_ln92_9_fu_15550_p2 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 add_ln89_1_fu_16013_p2 empty_61_fu_16019_p2 mul_6ns_8ns_13_1_1_U97 add_ln92_10_fu_16778_p2 add_ln92_11_fu_16784_p2 add_ln92_12_fu_16820_p2 add_ln92_13_fu_16856_p2 add_ln92_14_fu_16891_p2 add_ln92_15_fu_16926_p2 add_ln92_16_fu_16930_p2 add_ln92_17_fu_16934_p2 add_ln92_18_fu_16938_p2 add_ln92_19_fu_16942_p2 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 add_ln85_fu_16762_p2 add_ln83_1_fu_14261_p2 add_ln101_fu_17698_p2 empty_59_fu_17707_p2 sub_ln104_fu_17729_p2 add_ln102_fu_17760_p2 empty_60_fu_17766_p2 add_ln104_1_fu_17776_p2 sub_ln104_1_fu_17797_p2 add_ln104_2_fu_17807_p2 add_ln103_fu_17833_p2 add_ln104_fu_17839_p2 add_ln104_3_fu_17849_p2 add_ln25_fu_6792_p2 conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_1_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_2_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_3_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_4_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_5_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_6_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_7_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_8_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_0_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_1_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_2_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_3_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_4_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_5_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_6_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_7_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_8_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_0_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_1_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_2_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_3_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_4_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_5_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_6_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_7_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_8_0_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_2936</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2936</ID>
                    <BindInstances>sub_ln20_fu_209_p2 add_ln10_fu_233_p2 add_ln20_fu_251_p2 sub_ln20_1_fu_272_p2 add_ln11_fu_284_p2 add_ln20_2_fu_302_p2 add_ln12_fu_318_p2 sub_ln17_fu_344_p2 add_ln17_fu_354_p2 add_ln17_2_fu_391_p2 add_ln15_fu_407_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_2948</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2948</ID>
                    <BindInstances>sub_ln46_fu_239_p2 add_ln13_fu_255_p2 add_ln46_fu_265_p2 add_ln14_fu_285_p2 sub_ln41_fu_315_p2 add_ln41_fu_337_p2 add_ln18_fu_349_p2 add_ln41_1_fu_364_p2 add_ln41_2_fu_385_p2 add_ln19_fu_397_p2 add_ln20_fu_403_p2 add_ln20_1_fu_413_p2 add_ln41_3_fu_466_p2 sub_ln41_1_fu_487_p2 add_ln41_4_fu_497_p2 add_ln30_fu_513_p2 add_ln31_fu_519_p2 add_ln31_1_fu_529_p2 add_ln41_5_fu_582_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>sub_ln21_fu_2990_p2 add_ln18_fu_3006_p2 add_ln21_fu_3021_p2 sub_ln21_1_fu_3042_p2 add_ln19_fu_3054_p2 add_ln21_1_fu_3068_p2 add_ln20_fu_3084_p2 sub_ln31_fu_3158_p2 add_ln28_fu_3174_p2 add_ln31_fu_3189_p2 sub_ln31_1_fu_3210_p2 add_ln29_fu_3222_p2 add_ln31_1_fu_3236_p2 add_ln30_fu_3252_p2 feat1_U feat2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <outputFeatureTile>
                    <outputHeightTile>
                        <outputWidthTile>
                            <initializeWithBias>
                                <VITIS_LOOP_35_1>
                                    <VITIS_LOOP_36_2/>
                                </VITIS_LOOP_35_1>
                            </initializeWithBias>
                            <VITIS_LOOP_50_3>
                                <VITIS_LOOP_51_4/>
                            </VITIS_LOOP_50_3>
                            <loadWeightTile>
                                <VITIS_LOOP_63_6>
                                    <VITIS_LOOP_64_7/>
                                </VITIS_LOOP_63_6>
                            </loadWeightTile>
                            <tileCalculation>
                                <debug1>
                                    <debug2>
                                        <debug3/>
                                        <debug3/>
                                    </debug2>
                                </debug1>
                            </tileCalculation>
                            <tileWritewBack>
                                <VITIS_LOOP_102_9>
                                    <VITIS_LOOP_103_10/>
                                </VITIS_LOOP_102_9>
                            </tileWritewBack>
                        </outputWidthTile>
                    </outputHeightTile>
                </outputFeatureTile>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3749521</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>1882819729</Worst-caseLatency>
                    <Best-caseRealTimeLatency>37.495 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.828 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3749521 ~ 1882819729</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <outputFeatureTile>
                        <Name>outputFeatureTile</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>3749520 ~ 1882819728</Latency>
                        <AbsoluteTimeLatency>37.495 ms ~ 18.828 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>468690</min>
                                <max>235352466</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>468690 ~ 235352466</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <outputHeightTile>
                            <Name>outputHeightTile</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>468688 ~ 235352464</Latency>
                            <AbsoluteTimeLatency>4.687 ms ~ 2.354 sec</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>58586</min>
                                    <max>29419058</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>58586 ~ 29419058</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <outputWidthTile>
                                <Name>outputWidthTile</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>58584 ~ 29419056</Latency>
                                <AbsoluteTimeLatency>0.586 ms ~ 0.294 sec</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>7323</min>
                                        <max>3677382</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>7323 ~ 3677382</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <initializeWithBias>
                                    <Name>initializeWithBias</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>56 ~ 16920</Latency>
                                    <AbsoluteTimeLatency>0.560 us ~ 0.169 ms</AbsoluteTimeLatency>
                                    <IterationLatency>
                                        <range>
                                            <min>7</min>
                                            <max>2115</max>
                                        </range>
                                    </IterationLatency>
                                    <PipelineDepth>7 ~ 2115</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_35_1>
                                        <Name>VITIS_LOOP_35_1</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>
                                            <range>
                                                <min>1</min>
                                                <max>32</max>
                                            </range>
                                        </TripCount>
                                        <Latency>4 ~ 2112</Latency>
                                        <AbsoluteTimeLatency>40.000 ns ~ 21.120 us</AbsoluteTimeLatency>
                                        <IterationLatency>
                                            <range>
                                                <min>4</min>
                                                <max>66</max>
                                            </range>
                                        </IterationLatency>
                                        <PipelineDepth>4 ~ 66</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_36_2>
                                            <Name>VITIS_LOOP_36_2</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>
                                                <range>
                                                    <min>1</min>
                                                    <max>32</max>
                                                </range>
                                            </TripCount>
                                            <Latency>2 ~ 64</Latency>
                                            <AbsoluteTimeLatency>20.000 ns ~ 0.640 us</AbsoluteTimeLatency>
                                            <IterationLatency>2</IterationLatency>
                                            <PipelineDepth>2</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </VITIS_LOOP_36_2>
                                    </VITIS_LOOP_35_1>
                                </initializeWithBias>
                                <VITIS_LOOP_50_3>
                                    <Name>VITIS_LOOP_50_3</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>
                                        <range>
                                            <min>9</min>
                                            <max>40</max>
                                        </range>
                                    </TripCount>
                                    <Latency>261 ~ 4880</Latency>
                                    <AbsoluteTimeLatency>2.610 us ~ 48.800 us</AbsoluteTimeLatency>
                                    <IterationLatency>
                                        <range>
                                            <min>29</min>
                                            <max>122</max>
                                        </range>
                                    </IterationLatency>
                                    <PipelineDepth>29 ~ 122</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_51_4>
                                        <Name>VITIS_LOOP_51_4</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>
                                            <range>
                                                <min>9</min>
                                                <max>40</max>
                                            </range>
                                        </TripCount>
                                        <Latency>27 ~ 120</Latency>
                                        <AbsoluteTimeLatency>0.270 us ~ 1.200 us</AbsoluteTimeLatency>
                                        <IterationLatency>3</IterationLatency>
                                        <PipelineDepth>3</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_51_4>
                                </VITIS_LOOP_50_3>
                                <loadWeightTile>
                                    <Name>loadWeightTile</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>3400</Latency>
                                    <AbsoluteTimeLatency>34.000 us</AbsoluteTimeLatency>
                                    <IterationLatency>425</IterationLatency>
                                    <PipelineDepth>425</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_63_6>
                                        <Name>VITIS_LOOP_63_6</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>9</TripCount>
                                        <Latency>423</Latency>
                                        <AbsoluteTimeLatency>4.230 us</AbsoluteTimeLatency>
                                        <IterationLatency>47</IterationLatency>
                                        <PipelineDepth>47</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_64_7>
                                            <Name>VITIS_LOOP_64_7</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>9</TripCount>
                                            <Latency>45</Latency>
                                            <AbsoluteTimeLatency>0.450 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </VITIS_LOOP_64_7>
                                    </VITIS_LOOP_63_6>
                                </loadWeightTile>
                                <tileCalculation>
                                    <Name>tileCalculation</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>
                                        <range>
                                            <min>1</min>
                                            <max>32</max>
                                        </range>
                                    </TripCount>
                                    <Latency>3552 ~ 3635264</Latency>
                                    <AbsoluteTimeLatency>35.520 us ~ 36.353 ms</AbsoluteTimeLatency>
                                    <IterationLatency>
                                        <range>
                                            <min>3552</min>
                                            <max>113602</max>
                                        </range>
                                    </IterationLatency>
                                    <PipelineDepth>3552 ~ 113602</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <debug1>
                                        <Name>debug1</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>
                                            <range>
                                                <min>1</min>
                                                <max>32</max>
                                            </range>
                                        </TripCount>
                                        <Latency>3550 ~ 113600</Latency>
                                        <AbsoluteTimeLatency>35.500 us ~ 1.136 ms</AbsoluteTimeLatency>
                                        <IterationLatency>3550</IterationLatency>
                                        <PipelineDepth>3550</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <debug2>
                                            <Name>debug2</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>4</TripCount>
                                            <Latency>3548</Latency>
                                            <AbsoluteTimeLatency>35.480 us</AbsoluteTimeLatency>
                                            <IterationLatency>887</IterationLatency>
                                            <PipelineDepth>887</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                            <debug3>
                                                <Name>debug3</Name>
                                                <Slack>7.30</Slack>
                                                <TripCount>9</TripCount>
                                                <Latency>441</Latency>
                                                <AbsoluteTimeLatency>4.410 us</AbsoluteTimeLatency>
                                                <IterationLatency>49</IterationLatency>
                                                <PipelineDepth>49</PipelineDepth>
                                                <PipelineType>no</PipelineType>
                                                <InstanceList/>
                                            </debug3>
                                            <debug3>
                                                <Name>debug3</Name>
                                                <Slack>7.30</Slack>
                                                <TripCount>9</TripCount>
                                                <Latency>441</Latency>
                                                <AbsoluteTimeLatency>4.410 us</AbsoluteTimeLatency>
                                                <IterationLatency>49</IterationLatency>
                                                <PipelineDepth>49</PipelineDepth>
                                                <PipelineType>no</PipelineType>
                                                <InstanceList/>
                                            </debug3>
                                        </debug2>
                                    </debug1>
                                </tileCalculation>
                                <tileWritewBack>
                                    <Name>tileWritewBack</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>48 ~ 16912</Latency>
                                    <AbsoluteTimeLatency>0.480 us ~ 0.169 ms</AbsoluteTimeLatency>
                                    <IterationLatency>
                                        <range>
                                            <min>6</min>
                                            <max>2114</max>
                                        </range>
                                    </IterationLatency>
                                    <PipelineDepth>6 ~ 2114</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_102_9>
                                        <Name>VITIS_LOOP_102_9</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>
                                            <range>
                                                <min>1</min>
                                                <max>32</max>
                                            </range>
                                        </TripCount>
                                        <Latency>4 ~ 2112</Latency>
                                        <AbsoluteTimeLatency>40.000 ns ~ 21.120 us</AbsoluteTimeLatency>
                                        <IterationLatency>
                                            <range>
                                                <min>4</min>
                                                <max>66</max>
                                            </range>
                                        </IterationLatency>
                                        <PipelineDepth>4 ~ 66</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_103_10>
                                            <Name>VITIS_LOOP_103_10</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>
                                                <range>
                                                    <min>1</min>
                                                    <max>32</max>
                                                </range>
                                            </TripCount>
                                            <Latency>2 ~ 64</Latency>
                                            <AbsoluteTimeLatency>20.000 ns ~ 0.640 us</AbsoluteTimeLatency>
                                            <IterationLatency>2</IterationLatency>
                                            <PipelineDepth>2</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </VITIS_LOOP_103_10>
                                    </VITIS_LOOP_102_9>
                                </tileWritewBack>
                            </outputWidthTile>
                        </outputHeightTile>
                    </outputFeatureTile>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>70</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>24</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>65117</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>27</UTIL_FF>
                    <LUT>14101</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputHeightTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_6718_p2" SOURCE="src/conv1.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputHeightTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_6778_p2" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputWidthTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_6812_p2" SOURCE="src/conv1.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initializeWithBias" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_6886_p2" SOURCE="src/conv1.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_6947_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_6957_p2" SOURCE="src/conv1.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_6979_p2" SOURCE="src/conv1.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputWidthTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_6914_p2" SOURCE="src/conv1.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_6985_p2" SOURCE="src/conv1.cpp:50" URAM="0" VARIABLE="add_ln50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_7017_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_7032_p2" SOURCE="src/conv1.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_7038_p2" SOURCE="src/conv1.cpp:50" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_7048_p2" SOURCE="src/conv1.cpp:50" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_7071_p2" SOURCE="src/conv1.cpp:50" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_fu_7110_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="sub_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_7120_p2" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_7140_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_7185_p2" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_7191_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_7201_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_2_fu_7220_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_7259_p2" SOURCE="src/conv1.cpp:54" URAM="0" VARIABLE="add_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_7320_p2" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_3_fu_7269_p2" SOURCE="src/conv1.cpp:50" URAM="0" VARIABLE="add_ln50_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadWeightTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_7354_p2" SOURCE="src/conv1.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadWeightTile" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_7363_p2" SOURCE="src/conv1.cpp:61" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadWeightTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_7385_p2" SOURCE="src/conv1.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_9987_p2" SOURCE="src/conv1.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_10004_p2" SOURCE="src/conv1.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_10016_p2" SOURCE="src/conv1.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_10026_p2" SOURCE="src/conv1.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_10042_p2" SOURCE="src/conv1.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_13957_p2" SOURCE="src/conv1.cpp:81" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_13963_p2" SOURCE="src/conv1.cpp:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_13973_p2" SOURCE="src/conv1.cpp:81" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next76_fu_14013_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U10" SOURCE="" URAM="0" VARIABLE="mul30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_14043_p2" SOURCE="" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U11" SOURCE="" URAM="0" VARIABLE="mul27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_14073_p2" SOURCE="" URAM="0" VARIABLE="empty_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U12" SOURCE="" URAM="0" VARIABLE="mul24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_14103_p2" SOURCE="" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U13" SOURCE="" URAM="0" VARIABLE="mul21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_14133_p2" SOURCE="" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U14" SOURCE="" URAM="0" VARIABLE="mul18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_14163_p2" SOURCE="" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U15" SOURCE="" URAM="0" VARIABLE="mul15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_14193_p2" SOURCE="" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U16" SOURCE="" URAM="0" VARIABLE="mul12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_14223_p2" SOURCE="" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U17" SOURCE="src/conv1.cpp:85" URAM="0" VARIABLE="mul_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_14315_p2" SOURCE="src/conv1.cpp:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_14321_p2" SOURCE="src/conv1.cpp:89" URAM="0" VARIABLE="empty_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U19" SOURCE="src/conv1.cpp:90" URAM="0" VARIABLE="mul_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_15074_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_15080_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_2_fu_15116_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_3_fu_15152_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_4_fu_15187_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_5_fu_15250_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_6_fu_15285_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_7_fu_15480_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_8_fu_15515_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_9_fu_15550_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="mul_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="mul_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="mul_0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="mul_0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_16013_p2" SOURCE="src/conv1.cpp:89" URAM="0" VARIABLE="add_ln89_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_16019_p2" SOURCE="src/conv1.cpp:89" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U97" SOURCE="src/conv1.cpp:90" URAM="0" VARIABLE="mul_ln90_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_10_fu_16778_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_11_fu_16784_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_12_fu_16820_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_13_fu_16856_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_14_fu_16891_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_15_fu_16926_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_16_fu_16930_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_17_fu_16934_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_18_fu_16938_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_19_fu_16942_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="mul_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="mul_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="mul_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_16762_p2" SOURCE="src/conv1.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_1_fu_14261_p2" SOURCE="src/conv1.cpp:83" URAM="0" VARIABLE="add_ln83_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileWritewBack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_17698_p2" SOURCE="src/conv1.cpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileWritewBack" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_17707_p2" SOURCE="src/conv1.cpp:101" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileWritewBack" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln104_fu_17729_p2" SOURCE="src/conv1.cpp:104" URAM="0" VARIABLE="sub_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_17760_p2" SOURCE="src/conv1.cpp:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_17766_p2" SOURCE="src/conv1.cpp:102" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_17776_p2" SOURCE="src/conv1.cpp:104" URAM="0" VARIABLE="add_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln104_1_fu_17797_p2" SOURCE="src/conv1.cpp:104" URAM="0" VARIABLE="sub_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_2_fu_17807_p2" SOURCE="src/conv1.cpp:104" URAM="0" VARIABLE="add_ln104_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_17833_p2" SOURCE="src/conv1.cpp:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_17839_p2" SOURCE="src/conv1.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_3_fu_17849_p2" SOURCE="src/conv1.cpp:104" URAM="0" VARIABLE="add_ln104_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputFeatureTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_6792_p2" SOURCE="src/conv1.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_2_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_3_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_4_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_5_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_6_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_7_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_8_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_2_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_3_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_4_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_5_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_6_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_7_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_8_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_2_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_3_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_4_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_5_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_6_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_7_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_8_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_8_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <VITIS_LOOP_10_1>
                    <VITIS_LOOP_11_2>
                        <VITIS_LOOP_12_3>
                            <VITIS_LOOP_15_4/>
                        </VITIS_LOOP_12_3>
                    </VITIS_LOOP_11_2>
                </VITIS_LOOP_10_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1202718817</Best-caseLatency>
                    <Average-caseLatency>1202718817</Average-caseLatency>
                    <Worst-caseLatency>1202718817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.027 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.027 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.027 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1202718817</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1>
                        <Name>VITIS_LOOP_10_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>1202718816</Latency>
                        <AbsoluteTimeLatency>12.027 sec</AbsoluteTimeLatency>
                        <IterationLatency>37584963</IterationLatency>
                        <PipelineDepth>37584963</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_11_2>
                            <Name>VITIS_LOOP_11_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>37584960</Latency>
                            <AbsoluteTimeLatency>0.376 sec</AbsoluteTimeLatency>
                            <IterationLatency>147392</IterationLatency>
                            <PipelineDepth>147392</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_12_3>
                                <Name>VITIS_LOOP_12_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>147390</Latency>
                                <AbsoluteTimeLatency>1.474 ms</AbsoluteTimeLatency>
                                <IterationLatency>578</IterationLatency>
                                <PipelineDepth>578</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_15_4>
                                    <Name>VITIS_LOOP_15_4</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>64</TripCount>
                                    <Latency>576</Latency>
                                    <AbsoluteTimeLatency>5.760 us</AbsoluteTimeLatency>
                                    <IterationLatency>9</IterationLatency>
                                    <PipelineDepth>9</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </VITIS_LOOP_15_4>
                            </VITIS_LOOP_12_3>
                        </VITIS_LOOP_11_2>
                    </VITIS_LOOP_10_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>311</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_fu_209_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="sub_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_233_p2" SOURCE="src/conv2.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_251_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_1_fu_272_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="sub_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_284_p2" SOURCE="src/conv2.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_302_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="add_ln20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_318_p2" SOURCE="src/conv2.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln17_fu_344_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="sub_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_354_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_2_fu_391_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="add_ln17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_407_p2" SOURCE="src/conv2.cpp:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <VITIS_LOOP_13_2>
                    <VITIS_LOOP_14_3>
                        <VITIS_LOOP_18_4>
                            <VITIS_LOOP_19_5>
                                <VITIS_LOOP_30_6/>
                            </VITIS_LOOP_19_5>
                        </VITIS_LOOP_18_4>
                    </VITIS_LOOP_14_3>
                </VITIS_LOOP_13_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>493280161</Best-caseLatency>
                    <Average-caseLatency>493280161</Average-caseLatency>
                    <Worst-caseLatency>493280161</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.933 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.933 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.933 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>493280161</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_13_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>493280160</Latency>
                        <AbsoluteTimeLatency>4.933 sec</AbsoluteTimeLatency>
                        <IterationLatency>1934432</IterationLatency>
                        <PipelineDepth>1934432</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_14_3>
                            <Name>VITIS_LOOP_14_3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>1934430</Latency>
                            <AbsoluteTimeLatency>19.344 ms</AbsoluteTimeLatency>
                            <IterationLatency>7586</IterationLatency>
                            <PipelineDepth>7586</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_18_4>
                                <Name>VITIS_LOOP_18_4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>32</TripCount>
                                <Latency>7584</Latency>
                                <AbsoluteTimeLatency>75.840 us</AbsoluteTimeLatency>
                                <IterationLatency>237</IterationLatency>
                                <PipelineDepth>237</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_19_5>
                                    <Name>VITIS_LOOP_19_5</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>5</TripCount>
                                    <Latency>235</Latency>
                                    <AbsoluteTimeLatency>2.350 us</AbsoluteTimeLatency>
                                    <IterationLatency>47</IterationLatency>
                                    <PipelineDepth>47</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_30_6>
                                        <Name>VITIS_LOOP_30_6</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>5</TripCount>
                                        <Latency>45</Latency>
                                        <AbsoluteTimeLatency>0.450 us</AbsoluteTimeLatency>
                                        <IterationLatency>9</IterationLatency>
                                        <PipelineDepth>9</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_30_6>
                                </VITIS_LOOP_19_5>
                            </VITIS_LOOP_18_4>
                        </VITIS_LOOP_14_3>
                    </VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>366</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>605</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_239_p2" SOURCE="src/conv3.cpp:46" URAM="0" VARIABLE="sub_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_255_p2" SOURCE="src/conv3.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_265_p2" SOURCE="src/conv3.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_285_p2" SOURCE="src/conv3.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln41_fu_315_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="sub_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_337_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_349_p2" SOURCE="src/conv3.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_364_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_385_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_397_p2" SOURCE="src/conv3.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_403_p2" SOURCE="src/conv3.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_413_p2" SOURCE="src/conv3.cpp:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_466_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln41_1_fu_487_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="sub_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_4_fu_497_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_513_p2" SOURCE="src/conv3.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_519_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_529_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_5_fu_582_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <VITIS_LOOP_18_1>
                    <VITIS_LOOP_19_2>
                        <VITIS_LOOP_20_3/>
                    </VITIS_LOOP_19_2>
                </VITIS_LOOP_18_1>
                <VITIS_LOOP_28_4>
                    <VITIS_LOOP_29_5>
                        <VITIS_LOOP_30_6/>
                    </VITIS_LOOP_29_5>
                </VITIS_LOOP_28_4>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1718524856</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3597595064</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.185 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.976 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1718524857 ~ 3597595065</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1>
                        <Name>VITIS_LOOP_18_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>12517568</Latency>
                        <AbsoluteTimeLatency>0.125 sec</AbsoluteTimeLatency>
                        <IterationLatency>195587</IterationLatency>
                        <PipelineDepth>195587</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_19_2>
                            <Name>VITIS_LOOP_19_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>195585</Latency>
                            <AbsoluteTimeLatency>1.956 ms</AbsoluteTimeLatency>
                            <IterationLatency>767</IterationLatency>
                            <PipelineDepth>767</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_20_3>
                                <Name>VITIS_LOOP_20_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>765</Latency>
                                <AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_20_3>
                        </VITIS_LOOP_19_2>
                    </VITIS_LOOP_18_1>
                    <VITIS_LOOP_28_4>
                        <Name>VITIS_LOOP_28_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>6258784</Latency>
                        <AbsoluteTimeLatency>62.588 ms</AbsoluteTimeLatency>
                        <IterationLatency>195587</IterationLatency>
                        <PipelineDepth>195587</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_29_5>
                            <Name>VITIS_LOOP_29_5</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>195585</Latency>
                            <AbsoluteTimeLatency>1.956 ms</AbsoluteTimeLatency>
                            <IterationLatency>767</IterationLatency>
                            <PipelineDepth>767</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_30_6>
                                <Name>VITIS_LOOP_30_6</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>765</Latency>
                                <AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_30_6>
                        </VITIS_LOOP_29_5>
                    </VITIS_LOOP_28_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>11134</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>3865</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>66471</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>28</UTIL_FF>
                    <LUT>16436</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_2990_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="sub_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_3006_p2" SOURCE="src/srcnn.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_3021_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_1_fu_3042_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="sub_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_3054_p2" SOURCE="src/srcnn.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_3068_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_3084_p2" SOURCE="src/srcnn.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln31_fu_3158_p2" SOURCE="src/srcnn.cpp:31" URAM="0" VARIABLE="sub_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_3174_p2" SOURCE="src/srcnn.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_3189_p2" SOURCE="src/srcnn.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln31_1_fu_3210_p2" SOURCE="src/srcnn.cpp:31" URAM="0" VARIABLE="sub_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_3222_p2" SOURCE="src/srcnn.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_3236_p2" SOURCE="src/srcnn.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_3252_p2" SOURCE="src/srcnn.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="storage" BRAM="7374" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="feat1_U" SOURCE="" URAM="0" VARIABLE="feat1"/>
                <BindNode BINDTYPE="storage" BRAM="3690" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="feat2_U" SOURCE="" URAM="0" VARIABLE="feat2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_ftmap_address0" name="input_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_ftmap_ce0" name="input_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_ftmap_q0" name="input_ftmap_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_weights_address0" name="conv1_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_weights_ce0" name="conv1_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_weights_q0" name="conv1_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_biases_address0" name="conv1_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce0" name="conv1_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q0" name="conv1_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_weights_address0" name="conv2_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_weights_ce0" name="conv2_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_weights_q0" name="conv2_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_biases_address0" name="conv2_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_biases_ce0" name="conv2_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_biases_q0" name="conv2_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_weights_address0" name="conv3_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv3_weights_ce0" name="conv3_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv3_weights_q0" name="conv3_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_biases" name="conv3_biases" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="7" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_ftmap_address0" name="output_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_ftmap_ce0" name="output_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_we0" name="output_ftmap_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_d0" name="output_ftmap_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_ftmap_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_ftmap_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="conv1_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="conv2_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="conv2_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="conv3_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_biases" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_biases">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_biases</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv3_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_ftmap_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="conv1_biases_address0">out, 6</column>
                    <column name="conv1_biases_q0">in, 32</column>
                    <column name="conv1_weights_address0">out, 13</column>
                    <column name="conv1_weights_q0">in, 32</column>
                    <column name="conv2_biases_address0">out, 5</column>
                    <column name="conv2_biases_q0">in, 32</column>
                    <column name="conv2_weights_address0">out, 11</column>
                    <column name="conv2_weights_q0">in, 32</column>
                    <column name="conv3_weights_address0">out, 10</column>
                    <column name="conv3_weights_q0">in, 32</column>
                    <column name="input_ftmap_address0">out, 16</column>
                    <column name="input_ftmap_q0">in, 32</column>
                    <column name="output_ftmap_address0">out, 16</column>
                    <column name="output_ftmap_d0">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="conv3_biases">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input_ftmap">input_ftmap_address0, port, offset</column>
                    <column name="input_ftmap">input_ftmap_ce0, port, </column>
                    <column name="input_ftmap">input_ftmap_q0, port, </column>
                    <column name="conv1_weights">conv1_weights_address0, port, offset</column>
                    <column name="conv1_weights">conv1_weights_ce0, port, </column>
                    <column name="conv1_weights">conv1_weights_q0, port, </column>
                    <column name="conv1_biases">conv1_biases_address0, port, offset</column>
                    <column name="conv1_biases">conv1_biases_ce0, port, </column>
                    <column name="conv1_biases">conv1_biases_q0, port, </column>
                    <column name="conv2_weights">conv2_weights_address0, port, offset</column>
                    <column name="conv2_weights">conv2_weights_ce0, port, </column>
                    <column name="conv2_weights">conv2_weights_q0, port, </column>
                    <column name="conv2_biases">conv2_biases_address0, port, offset</column>
                    <column name="conv2_biases">conv2_biases_ce0, port, </column>
                    <column name="conv2_biases">conv2_biases_q0, port, </column>
                    <column name="conv3_weights">conv3_weights_address0, port, offset</column>
                    <column name="conv3_weights">conv3_weights_ce0, port, </column>
                    <column name="conv3_weights">conv3_weights_q0, port, </column>
                    <column name="conv3_biases">conv3_biases, port, </column>
                    <column name="output_ftmap">output_ftmap_address0, port, offset</column>
                    <column name="output_ftmap">output_ftmap_ce0, port, </column>
                    <column name="output_ftmap">output_ftmap_we0, port, </column>
                    <column name="output_ftmap">output_ftmap_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="src/conv1.cpp:70" status="valid" parentFunction="conv1" variable="out_tile" isDirective="0" options="variable=out_tile complete dim=1"/>
        <Pragma type="array_partition" location="src/conv1.cpp:71" status="valid" parentFunction="conv1" variable="w_tile" isDirective="0" options="variable=w_tile complete dim=1"/>
        <Pragma type="array_partition" location="src/conv1.cpp:74" status="warning" parentFunction="conv1" variable="w_tile" isDirective="0" options="variable=w_tile factor=3 dim=3">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="src/conv1.cpp:75" status="valid" parentFunction="conv1" variable="w_tile" isDirective="0" options="variable=w_tile complete dim=4"/>
        <Pragma type="array_partition" location="src/conv1.cpp:78" status="valid" parentFunction="conv1" variable="in_tile" isDirective="0" options="variable=in_tile cyclic factor=3 dim=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:79" status="valid" parentFunction="conv1" variable="in_tile" isDirective="0" options="variable=in_tile cyclic factor=9 dim=3"/>
        <Pragma type="unroll" location="src/conv1.cpp:86" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="src/conv1.cpp:91" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=9"/>
        <Pragma type="pipeline" location="src/conv2.cpp:9" status="valid" parentFunction="conv2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/conv3.cpp:9" status="valid" parentFunction="conv3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:12" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

