/*  
 *  cmpe283-1.c - Kernel module for CMPE283 assignment 1
 */
#include <linux/module.h>	/* Needed by all modules */
#include <linux/kernel.h>	/* Needed for KERN_INFO */
#include <asm/msr.h>

#define MAX_MSG 80

/*
 * Model specific registers (MSRs) by the module.
 * See SDM volume 4, section 2.1
 */
#define IA32_VMX_PINBASED_CTLS	0x481
#define IA32_VMX_PROCBASED_CTLS 0x482
#define IA32_VMX_PROCBASED_CTLS2 0X48B
/*
 * struct caapability_info
 *
 * Represents a single capability (bit number and description).
 * Used by report_capability to output VMX capabilities.
 */
struct capability_info {
	uint8_t bit;
	const char *name;
};


/*
 * Pinbased capabilities
 * See SDM volume 3, section 24.6.1
 */
struct capability_info pinbased[5] =
{
	{ 0, "External Interrupt Exiting" },
	{ 3, "NMI Exiting" },
	{ 5, "Virtual NMIs" },
	{ 6, "Activate VMX Preemption Timer" },
	{ 7, "Process Posted Interrupts" }
};


/*
 * Procbased capabilities
 * See SDM volume 3, section 24.6.2
 * table 24-6
 */
struct capability_info procbased[21] = 
{
	{2, "Interrupt-window exiting" },
	{3, "Use TSC offsetting" },
	{7, "HLT exiting" },
	{9, "INVLPG exiting" },
	{10, "MWAIT exiting" },
	{11, "RDPMC exiting" },
	{12, "RDTSC exiting" },
	{15, "CR3-load exiting" },
	{16, "CR3-store exiting" },
	{19, "CR8-load exiting" },
	{20, "CR8-store exiting" },
	{21, "Use TPR shadow" },
	{22, "NMI-window exiting" },
	{23, "MOV-DR exiting" },
	{24, "Unconditional I/O exiting" },
	{25, "Use I/O bitmaps" },
	{27, "Monitor trap flag" },
	{28, "Use MSR bitmaps" },
	{29, "MONITOR exiting" },
	{30, "PAUSE exiting" },
	{31, "Activate secondary controls" }
};


/*
 * Secondary Procbased capabilities
 * See SDM volume 3, section 24.6.2
 * table 24-7
 */
struct capability_info secondary_procbased[27] = 
{
	{0, "Virtualize APIC accesses" },
	{1, "Enable EPT" },
	{2, "Descriptor-table exiting" },
	{3, "Enable RDTSCP"},
	{4, "Virtualize x2APIC mode" },
	{5, "Enable VPID" },
	{6, "WBINVD exiting" },
	{7, "Unrestricted guest" },
	{8, "APIC-register virtualization" },
	{9, "Virtual-interrupt delivery" },
	{10, "PAUSE-loop exiting" },
	{11, "RDRAND exiting" },
	{12, "Enable INVPCID" },
	{13, "Enable VM functions" },
	{14, "VMCS shadowing" },
	{15, "Enable ENCLS exiting" },
	{16, "RDSEED exiting" },
	{17, "Enable PML" },
	{18, "EPT-violation #VE" },
	{19, "Conceal VMX from PT" },
	{20, "Enable XSAVES/XRSTORS" },
	{22, "Mode-based execute control for EPT" },
	{23, "Sub-page write permissions for EPT" },
	{24, "Intel PT uses guest physical addresses" },
	{25, "Use TSC scaling" },
	{26, "Enable user wait and pause" },
	{28, "Enable ENCLV exiting" }
};
/*
 * report_capability
 *
 * Reports capabilities present in 'cap' using the corresponding MSR values
 * provided in 'lo' and 'hi'.
 *
 * Parameters:
 *  cap: capability_info structure for this feature
 *  len: number of entries in 'cap'
 *  lo: low 32 bits of capability MSR value describing this feature
 *  hi: high 32 bits of capability MSR value describing this feature
 */
void
report_capability(struct capability_info *cap, uint8_t len, uint32_t lo,
    uint32_t hi)
{
	uint8_t i;
	struct capability_info *c;
	char msg[MAX_MSG];

	memset(msg, 0, sizeof(msg));

	for (i = 0; i < len; i++) {
		c = &cap[i];
		snprintf(msg, 79, "  %s: Can set=%s, Can clear=%s\n",
		    c->name,
		    (hi & (1 << c->bit)) ? "Yes" : "No",
		    !(lo & (1 << c->bit)) ? "Yes" : "No");
		printk(msg);
	}
}

/*
 * detect_vmx_features
 *
 * Detects and prints VMX capabilities of this host's CPU.
 */
void
detect_vmx_features(void)
{
	uint32_t lo, hi;

	/* Pinbased controls */
	rdmsr(IA32_VMX_PINBASED_CTLS, lo, hi);
	pr_info("Pinbased Controls MSR: 0x%llx\n",
		(uint64_t)(lo | (uint64_t)hi << 32));
	report_capability(pinbased, 5, lo, hi);

	/* Procbased controls */
	rdmsr(IA32_VMX_PROCBASED_CTLS, lo, hi);
	pr_info("Procbased Controls MSR: 0x%llx\n",
		(uint64_t)(lo | (uint64_t)hi << 32));
	pr_info("MSR lo 0x%llx and hi 0x%llx bit values\n",(uint64_t)(lo),(uint64_t)(hi));
	report_capability(procbased, 21, lo, hi);

	/*
	 * Appendix A of Volume 3.
	 * Section A.3.3 tells to read bit 63 of IA32_VMX_PROCBASED_CTLS MSR
	 * IF value is 1 then secondary processor based controls are present.
	 */
	if(hi & (1<<31))
	{
		/* Secondary Procbased controls */
		rdmsr(IA32_VMX_PROCBASED_CTLS2, lo, hi);
		pr_info("Secondary Procbased Controls MSR: 0x%llx\n",
			(uint64_t)(lo | (uint64_t)hi << 32));
		report_capability(secondary_procbased, 27, lo, hi);
	}
	else
	{
		pr_info("Secondary Procbased Controls are not available\n");
	}
}

/*
 * init_module
 *
 * Module entry point
 *
 * Return Values:
 *  Always 0
 */
int
init_module(void)
{
	printk(KERN_INFO "CMPE 283 Assignment 1 Module Start\n");

	detect_vmx_features();

	/* 
	 * A non 0 return means init_module failed; module can't be loaded. 
	 */
	return 0;
}

/*
 * cleanup_module
 *
 * Function called on module unload
 */
void
cleanup_module(void)
{
	printk(KERN_INFO "CMPE 283 Assignment 1 Module Exits\n");
}
