;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @154, <-0
	JMP @12, #200
	SUB @-151, 106
	MOV @121, 106
	SUB @0, @2
	SUB @129, 100
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SPL 0, #2
	CMP -7, <-420
	SUB 100, -104
	MOV @127, 100
	MOV -1, <-20
	ADD -700, -2
	SUB 12, @10
	MOV -1, <-20
	SUB 100, -104
	CMP -7, <-420
	MOV -1, <-20
	SLT -1, <-20
	MOV -7, <-420
	SUB @-151, 106
	SLT 10, 9
	SUB -7, <-420
	JMP <127, 100
	JMP <121, 106
	SPL 100, 90
	SUB 137, 101
	MOV @-151, 106
	MOV @127, 100
	MOV @127, 100
	SLT -7, -440
	SLT -7, -440
	SUB #72, @205
	CMP -7, <-420
	MOV -1, <-720
	SUB #0, -0
	SLT -1, <-720
	SLT -1, <-720
	SLT -1, <-720
	JMP -7, @-420
	JMP -7, @-420
	CMP -7, <-420
	MOV -7, <-20
	JMP -7, @-420
