
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -14.37

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.15

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.15

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][23]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[7]$_DFF_P_/CK (DFF_X1)
     1    2.41    0.01    0.06    0.06 ^ u0.u1.d[7]$_DFF_P_/QN (DFF_X1)
                                         _00431_ (net)
                  0.01    0.00    0.06 ^ _15940_/A (XOR2_X1)
     2    4.04    0.01    0.02    0.08 v _15940_/Z (XOR2_X1)
                                         _06769_ (net)
                  0.01    0.00    0.08 v _16030_/B1 (AOI21_X1)
     1    1.26    0.01    0.02    0.11 ^ _16030_/ZN (AOI21_X1)
                                         _00336_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][23]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][23]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   34.69    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   55.23    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15333_/A (INV_X8)
     7   26.17    0.00    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.21 v _15336_/A (BUF_X8)
    10   27.30    0.01    0.03    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15450_/A1 (AND2_X1)
     1    1.12    0.01    0.03    0.26 v _15450_/ZN (AND2_X1)
                                         _06328_ (net)
                  0.01    0.00    0.26 v _15456_/A (MUX2_X1)
     4   17.23    0.02    0.08    0.34 v _15456_/Z (MUX2_X1)
                                         _06334_ (net)
                  0.02    0.00    0.35 v _15457_/A1 (NOR2_X4)
     8   30.63    0.04    0.06    0.41 ^ _15457_/ZN (NOR2_X4)
                                         _06335_ (net)
                  0.04    0.00    0.41 ^ _17170_/A (BUF_X8)
     6   28.80    0.01    0.03    0.44 ^ _17170_/Z (BUF_X8)
                                         _07902_ (net)
                  0.01    0.00    0.44 ^ _17171_/A (BUF_X16)
     7   23.66    0.01    0.02    0.47 ^ _17171_/Z (BUF_X16)
                                         _14727_ (net)
                  0.01    0.00    0.47 ^ _29578_/B (HA_X1)
     1    3.56    0.03    0.05    0.52 ^ _29578_/S (HA_X1)
                                         _14729_ (net)
                  0.03    0.00    0.52 ^ _17174_/A (BUF_X4)
     4   18.96    0.01    0.03    0.55 ^ _17174_/Z (BUF_X4)
                                         _07905_ (net)
                  0.01    0.00    0.55 ^ _17175_/A (INV_X4)
     4   14.64    0.01    0.01    0.56 v _17175_/ZN (INV_X4)
                                         _07906_ (net)
                  0.01    0.00    0.57 v _17247_/A1 (NOR3_X4)
     7   15.55    0.04    0.05    0.62 ^ _17247_/ZN (NOR3_X4)
                                         _07978_ (net)
                  0.04    0.00    0.62 ^ _17420_/A1 (NOR2_X1)
     1    0.98    0.01    0.01    0.63 v _17420_/ZN (NOR2_X1)
                                         _08149_ (net)
                  0.01    0.00    0.63 v _17421_/B (MUX2_X1)
     1    1.11    0.01    0.06    0.68 v _17421_/Z (MUX2_X1)
                                         _08150_ (net)
                  0.01    0.00    0.68 v _17424_/A (MUX2_X1)
     1    1.24    0.01    0.06    0.74 v _17424_/Z (MUX2_X1)
                                         _08153_ (net)
                  0.01    0.00    0.74 v _17432_/A (MUX2_X1)
     1    2.57    0.01    0.06    0.80 v _17432_/Z (MUX2_X1)
                                         _08161_ (net)
                  0.01    0.00    0.80 v _17450_/A (MUX2_X1)
     1    1.59    0.01    0.06    0.86 v _17450_/Z (MUX2_X1)
                                         _08179_ (net)
                  0.01    0.00    0.86 v _17451_/B (MUX2_X1)
     1    5.66    0.01    0.07    0.93 v _17451_/Z (MUX2_X1)
                                         _00018_ (net)
                  0.01    0.00    0.93 v u0.u2.d[2]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u2.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   34.69    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   55.23    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15333_/A (INV_X8)
     7   26.17    0.00    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.21 v _15336_/A (BUF_X8)
    10   27.30    0.01    0.03    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15450_/A1 (AND2_X1)
     1    1.12    0.01    0.03    0.26 v _15450_/ZN (AND2_X1)
                                         _06328_ (net)
                  0.01    0.00    0.26 v _15456_/A (MUX2_X1)
     4   17.23    0.02    0.08    0.34 v _15456_/Z (MUX2_X1)
                                         _06334_ (net)
                  0.02    0.00    0.35 v _15457_/A1 (NOR2_X4)
     8   30.63    0.04    0.06    0.41 ^ _15457_/ZN (NOR2_X4)
                                         _06335_ (net)
                  0.04    0.00    0.41 ^ _17170_/A (BUF_X8)
     6   28.80    0.01    0.03    0.44 ^ _17170_/Z (BUF_X8)
                                         _07902_ (net)
                  0.01    0.00    0.44 ^ _17171_/A (BUF_X16)
     7   23.66    0.01    0.02    0.47 ^ _17171_/Z (BUF_X16)
                                         _14727_ (net)
                  0.01    0.00    0.47 ^ _29578_/B (HA_X1)
     1    3.56    0.03    0.05    0.52 ^ _29578_/S (HA_X1)
                                         _14729_ (net)
                  0.03    0.00    0.52 ^ _17174_/A (BUF_X4)
     4   18.96    0.01    0.03    0.55 ^ _17174_/Z (BUF_X4)
                                         _07905_ (net)
                  0.01    0.00    0.55 ^ _17175_/A (INV_X4)
     4   14.64    0.01    0.01    0.56 v _17175_/ZN (INV_X4)
                                         _07906_ (net)
                  0.01    0.00    0.57 v _17247_/A1 (NOR3_X4)
     7   15.55    0.04    0.05    0.62 ^ _17247_/ZN (NOR3_X4)
                                         _07978_ (net)
                  0.04    0.00    0.62 ^ _17420_/A1 (NOR2_X1)
     1    0.98    0.01    0.01    0.63 v _17420_/ZN (NOR2_X1)
                                         _08149_ (net)
                  0.01    0.00    0.63 v _17421_/B (MUX2_X1)
     1    1.11    0.01    0.06    0.68 v _17421_/Z (MUX2_X1)
                                         _08150_ (net)
                  0.01    0.00    0.68 v _17424_/A (MUX2_X1)
     1    1.24    0.01    0.06    0.74 v _17424_/Z (MUX2_X1)
                                         _08153_ (net)
                  0.01    0.00    0.74 v _17432_/A (MUX2_X1)
     1    2.57    0.01    0.06    0.80 v _17432_/Z (MUX2_X1)
                                         _08161_ (net)
                  0.01    0.00    0.80 v _17450_/A (MUX2_X1)
     1    1.59    0.01    0.06    0.86 v _17450_/Z (MUX2_X1)
                                         _08179_ (net)
                  0.01    0.00    0.86 v _17451_/B (MUX2_X1)
     1    5.66    0.01    0.07    0.93 v _17451_/Z (MUX2_X1)
                                         _00018_ (net)
                  0.01    0.00    0.93 v u0.u2.d[2]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u2.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17290_/ZN                             10.47   11.23   -0.75 (VIOLATED)
_28807_/ZN                             16.02   16.37   -0.34 (VIOLATED)
_21903_/ZN                             16.02   16.20   -0.18 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06943999975919724

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3498

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-0.7546648383140564

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0721

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[3][24]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u3.d[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.w[3][24]$_DFF_P_/CK (DFF_X1)
   0.09    0.09 ^ u0.w[3][24]$_DFF_P_/Q (DFF_X1)
   0.07    0.16 ^ _15742_/Z (BUF_X1)
   0.05    0.21 ^ _15743_/ZN (XNOR2_X1)
   0.04    0.26 ^ _15747_/ZN (XNOR2_X1)
   0.09    0.34 v _15748_/Z (MUX2_X1)
   0.05    0.40 v _15749_/ZN (OR2_X4)
   0.03    0.42 v _15750_/Z (BUF_X16)
   0.02    0.44 ^ _15751_/ZN (INV_X16)
   0.02    0.46 ^ _15752_/Z (BUF_X16)
   0.02    0.49 ^ _15753_/Z (BUF_X16)
   0.09    0.57 ^ _29598_/CO (HA_X1)
   0.02    0.59 v _17807_/ZN (INV_X2)
   0.03    0.62 ^ _17861_/ZN (NAND3_X2)
   0.01    0.64 v _17862_/ZN (NAND2_X1)
   0.06    0.69 v _17863_/Z (MUX2_X1)
   0.06    0.75 v _17868_/Z (MUX2_X1)
   0.06    0.81 v _17872_/Z (MUX2_X1)
   0.05    0.87 v _17890_/Z (MUX2_X2)
   0.06    0.92 v _17925_/Z (MUX2_X2)
   0.00    0.92 v u0.u3.d[1]$_DFF_P_/D (DFF_X1)
           0.92   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ u0.u3.d[1]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.92   data arrival time
---------------------------------------------------------
          -0.14   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][23]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[7]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[7]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15940_/Z (XOR2_X1)
   0.02    0.11 ^ _16030_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][23]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][23]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9258

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1482

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-16.007777

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.15e-03   4.44e-05   1.04e-02   3.0%
Combinational          1.67e-01   1.75e-01   5.07e-04   3.42e-01  97.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.76e-01   5.51e-04   3.52e-01 100.0%
                          49.9%      49.9%       0.2%
