
FYP_Hexabot_ATSAM_S70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000fda4  00400000  00400000  00008000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040fda4  0040fda4  00017da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008c0  20400000  0040fdac  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000bd40  204008c0  0041066c  000188c0  2**2
                  ALLOC
  4 .stack        00002000  2040c600  0041c3ac  000188c0  2**0
                  ALLOC
  5 .heap         00000200  2040e600  0041e3ac  000188c0  2**0
                  ALLOC
  6 .ARM.attributes 00000033  00000000  00000000  000188c0  2**0
                  CONTENTS, READONLY
  7 .comment      0000005b  00000000  00000000  000188f3  2**0
                  CONTENTS, READONLY
  8 .debug_info   00020bd3  00000000  00000000  0001894e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000042b4  00000000  00000000  00039521  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000d9cf  00000000  00000000  0003d7d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001198  00000000  00000000  0004b1a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000012d8  00000000  00000000  0004c33c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00024984  00000000  00000000  0004d614  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000185e2  00000000  00000000  00071f98  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00085d57  00000000  00000000  0008a57a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004464  00000000  00000000  001102d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	2040e600 	.word	0x2040e600
  400004:	0040344d 	.word	0x0040344d
  400008:	00403449 	.word	0x00403449
  40000c:	00403449 	.word	0x00403449
  400010:	00403449 	.word	0x00403449
  400014:	00403449 	.word	0x00403449
  400018:	00403449 	.word	0x00403449
	...
  40002c:	00400b31 	.word	0x00400b31
  400030:	00403449 	.word	0x00403449
  400034:	00000000 	.word	0x00000000
  400038:	00400bcd 	.word	0x00400bcd
  40003c:	00400c31 	.word	0x00400c31
  400040:	00403449 	.word	0x00403449
  400044:	00403449 	.word	0x00403449
  400048:	00403449 	.word	0x00403449
  40004c:	00403449 	.word	0x00403449
  400050:	00403449 	.word	0x00403449
  400054:	00403449 	.word	0x00403449
  400058:	00403449 	.word	0x00403449
  40005c:	00403449 	.word	0x00403449
  400060:	00403449 	.word	0x00403449
  400064:	00000000 	.word	0x00000000
  400068:	004005b1 	.word	0x004005b1
  40006c:	004005c5 	.word	0x004005c5
  400070:	004005d9 	.word	0x004005d9
  400074:	00403449 	.word	0x00403449
  400078:	00403449 	.word	0x00403449
  40007c:	00403449 	.word	0x00403449
  400080:	004005ed 	.word	0x004005ed
  400084:	00400601 	.word	0x00400601
  400088:	00403449 	.word	0x00403449
  40008c:	00403449 	.word	0x00403449
  400090:	00403449 	.word	0x00403449
  400094:	00403449 	.word	0x00403449
  400098:	00403449 	.word	0x00403449
  40009c:	00403449 	.word	0x00403449
  4000a0:	00403449 	.word	0x00403449
  4000a4:	00403449 	.word	0x00403449
  4000a8:	00403449 	.word	0x00403449
  4000ac:	00403449 	.word	0x00403449
  4000b0:	00403449 	.word	0x00403449
  4000b4:	00400365 	.word	0x00400365
  4000b8:	00403449 	.word	0x00403449
  4000bc:	00403449 	.word	0x00403449
  4000c0:	00403449 	.word	0x00403449
  4000c4:	00403449 	.word	0x00403449
  4000c8:	00403449 	.word	0x00403449
	...
  4000e0:	00400379 	.word	0x00400379
  4000e4:	00403449 	.word	0x00403449
  4000e8:	00403449 	.word	0x00403449
  4000ec:	00403449 	.word	0x00403449
  4000f0:	00403449 	.word	0x00403449
  4000f4:	00403449 	.word	0x00403449
  4000f8:	00405d51 	.word	0x00405d51
  4000fc:	00403449 	.word	0x00403449
  400100:	00403449 	.word	0x00403449
  400104:	00403449 	.word	0x00403449
  400108:	00403449 	.word	0x00403449
  40010c:	00403449 	.word	0x00403449
  400110:	00403449 	.word	0x00403449
	...
  400120:	00403449 	.word	0x00403449
  400124:	00403449 	.word	0x00403449
  400128:	00403449 	.word	0x00403449
  40012c:	00405d19 	.word	0x00405d19
  400130:	00403449 	.word	0x00403449
  400134:	00000000 	.word	0x00000000
  400138:	00403449 	.word	0x00403449
  40013c:	00403449 	.word	0x00403449

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008c0 	.word	0x204008c0
  40015c:	00000000 	.word	0x00000000
  400160:	0040fdac 	.word	0x0040fdac

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4808      	ldr	r0, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4908      	ldr	r1, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	0040fdac 	.word	0x0040fdac
  400190:	204008c4 	.word	0x204008c4
  400194:	0040fdac 	.word	0x0040fdac
  400198:	00000000 	.word	0x00000000

0040019c <sendDebugString>:
 * Created: 9/05/2016 6:08:38 PM
 *  Author: to300
 */ 
#include "Debug.h"

void sendDebugString(const char* in) {
  40019c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4001a0:	4680      	mov	r8, r0
  4001a2:	1e47      	subs	r7, r0, #1
	for(int i=0;i<strlen(in);i++){
  4001a4:	2600      	movs	r6, #0
  4001a6:	f8df 9034 	ldr.w	r9, [pc, #52]	; 4001dc <sendDebugString+0x40>
		while(!uart_is_tx_ready(UART4));
  4001aa:	4d0a      	ldr	r5, [pc, #40]	; (4001d4 <sendDebugString+0x38>)
  4001ac:	4c0a      	ldr	r4, [pc, #40]	; (4001d8 <sendDebugString+0x3c>)
		uart_write(UART4,in[i]);
  4001ae:	f8df a030 	ldr.w	sl, [pc, #48]	; 4001e0 <sendDebugString+0x44>
 *  Author: to300
 */ 
#include "Debug.h"

void sendDebugString(const char* in) {
	for(int i=0;i<strlen(in);i++){
  4001b2:	e008      	b.n	4001c6 <sendDebugString+0x2a>
		while(!uart_is_tx_ready(UART4));
  4001b4:	4620      	mov	r0, r4
  4001b6:	47a8      	blx	r5
  4001b8:	2800      	cmp	r0, #0
  4001ba:	d0fb      	beq.n	4001b4 <sendDebugString+0x18>
		uart_write(UART4,in[i]);
  4001bc:	4620      	mov	r0, r4
  4001be:	f817 1f01 	ldrb.w	r1, [r7, #1]!
  4001c2:	47d0      	blx	sl
 *  Author: to300
 */ 
#include "Debug.h"

void sendDebugString(const char* in) {
	for(int i=0;i<strlen(in);i++){
  4001c4:	3601      	adds	r6, #1
  4001c6:	4640      	mov	r0, r8
  4001c8:	47c8      	blx	r9
  4001ca:	4286      	cmp	r6, r0
  4001cc:	d3f2      	bcc.n	4001b4 <sendDebugString+0x18>
		while(!uart_is_tx_ready(UART4));
		uart_write(UART4,in[i]);
	}
}
  4001ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4001d2:	bf00      	nop
  4001d4:	00402d51 	.word	0x00402d51
  4001d8:	400e1e00 	.word	0x400e1e00
  4001dc:	0040983d 	.word	0x0040983d
  4001e0:	00402d5d 	.word	0x00402d5d

004001e4 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4001e4:	b570      	push	{r4, r5, r6, lr}
  4001e6:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4001e8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4001ea:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4001ec:	4013      	ands	r3, r2
  4001ee:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001f0:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  4001f2:	4e1a      	ldr	r6, [pc, #104]	; (40025c <afec_process_callback+0x78>)
  4001f4:	4d1a      	ldr	r5, [pc, #104]	; (400260 <afec_process_callback+0x7c>)
  4001f6:	42a8      	cmp	r0, r5
  4001f8:	bf14      	ite	ne
  4001fa:	2000      	movne	r0, #0
  4001fc:	2001      	moveq	r0, #1
  4001fe:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400200:	2c0b      	cmp	r4, #11
  400202:	d80a      	bhi.n	40021a <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400204:	9a01      	ldr	r2, [sp, #4]
  400206:	2301      	movs	r3, #1
  400208:	40a3      	lsls	r3, r4
  40020a:	4213      	tst	r3, r2
  40020c:	d020      	beq.n	400250 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  40020e:	192b      	adds	r3, r5, r4
  400210:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400214:	b1e3      	cbz	r3, 400250 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400216:	4798      	blx	r3
  400218:	e01a      	b.n	400250 <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  40021a:	2c0e      	cmp	r4, #14
  40021c:	d80c      	bhi.n	400238 <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  40021e:	9a01      	ldr	r2, [sp, #4]
  400220:	f104 010c 	add.w	r1, r4, #12
  400224:	2301      	movs	r3, #1
  400226:	408b      	lsls	r3, r1
  400228:	4213      	tst	r3, r2
  40022a:	d011      	beq.n	400250 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  40022c:	192b      	adds	r3, r5, r4
  40022e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400232:	b16b      	cbz	r3, 400250 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400234:	4798      	blx	r3
  400236:	e00b      	b.n	400250 <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400238:	9a01      	ldr	r2, [sp, #4]
  40023a:	f104 010f 	add.w	r1, r4, #15
  40023e:	2301      	movs	r3, #1
  400240:	408b      	lsls	r3, r1
  400242:	4213      	tst	r3, r2
  400244:	d004      	beq.n	400250 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400246:	192b      	adds	r3, r5, r4
  400248:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40024c:	b103      	cbz	r3, 400250 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  40024e:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400250:	3401      	adds	r4, #1
  400252:	2c10      	cmp	r4, #16
  400254:	d1d4      	bne.n	400200 <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400256:	b002      	add	sp, #8
  400258:	bd70      	pop	{r4, r5, r6, pc}
  40025a:	bf00      	nop
  40025c:	2040c47c 	.word	0x2040c47c
  400260:	40064000 	.word	0x40064000

00400264 <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400264:	2200      	movs	r2, #0
  400266:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400268:	4b08      	ldr	r3, [pc, #32]	; (40028c <afec_get_config_defaults+0x28>)
  40026a:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  40026c:	4b08      	ldr	r3, [pc, #32]	; (400290 <afec_get_config_defaults+0x2c>)
  40026e:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400270:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400274:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400276:	2302      	movs	r3, #2
  400278:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  40027a:	2301      	movs	r3, #1
  40027c:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  40027e:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400280:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400282:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400284:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400286:	7583      	strb	r3, [r0, #22]
  400288:	4770      	bx	lr
  40028a:	bf00      	nop
  40028c:	11e1a300 	.word	0x11e1a300
  400290:	005b8d80 	.word	0x005b8d80

00400294 <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400294:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400296:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  40029a:	d14d      	bne.n	400338 <afec_init+0xa4>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  40029c:	b430      	push	{r4, r5}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  40029e:	2201      	movs	r2, #1
  4002a0:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002a2:	7cca      	ldrb	r2, [r1, #19]
  4002a4:	2a00      	cmp	r2, #0
  4002a6:	bf18      	it	ne
  4002a8:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  4002ac:	68ca      	ldr	r2, [r1, #12]
  4002ae:	f442 0400 	orr.w	r4, r2, #8388608	; 0x800000
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  4002b2:	684a      	ldr	r2, [r1, #4]
  4002b4:	688d      	ldr	r5, [r1, #8]
  4002b6:	fbb2 f2f5 	udiv	r2, r2, r5
  4002ba:	3a01      	subs	r2, #1
  4002bc:	0212      	lsls	r2, r2, #8
  4002be:	b292      	uxth	r2, r2
  4002c0:	4322      	orrs	r2, r4
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  4002c2:	7c0c      	ldrb	r4, [r1, #16]
  4002c4:	0624      	lsls	r4, r4, #24
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
			AFEC_MR_ONE |
  4002c6:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  4002ca:	4322      	orrs	r2, r4
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
  4002cc:	7c4c      	ldrb	r4, [r1, #17]
  4002ce:	0724      	lsls	r4, r4, #28
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  4002d0:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  4002d4:	4322      	orrs	r2, r4
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002d6:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  4002d8:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4002da:	7d0b      	ldrb	r3, [r1, #20]
  4002dc:	2b00      	cmp	r3, #0
  4002de:	bf14      	ite	ne
  4002e0:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  4002e4:	2200      	moveq	r2, #0
  4002e6:	680b      	ldr	r3, [r1, #0]
  4002e8:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  4002ea:	7d4b      	ldrb	r3, [r1, #21]
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	bf14      	ite	ne
  4002f0:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  4002f4:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  4002f6:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4002f8:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  4002fa:	7d8b      	ldrb	r3, [r1, #22]
  4002fc:	021b      	lsls	r3, r3, #8
  4002fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400302:	f043 030c 	orr.w	r3, r3, #12
  400306:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  40030a:	4b12      	ldr	r3, [pc, #72]	; (400354 <afec_init+0xc0>)
  40030c:	4298      	cmp	r0, r3
  40030e:	d106      	bne.n	40031e <afec_init+0x8a>
  400310:	e017      	b.n	400342 <afec_init+0xae>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  400312:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400316:	428b      	cmp	r3, r1
  400318:	d1fb      	bne.n	400312 <afec_init+0x7e>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  40031a:	2000      	movs	r0, #0
  40031c:	e016      	b.n	40034c <afec_init+0xb8>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  40031e:	4b0e      	ldr	r3, [pc, #56]	; (400358 <afec_init+0xc4>)
  400320:	4298      	cmp	r0, r3
  400322:	d10c      	bne.n	40033e <afec_init+0xaa>
  400324:	4b0d      	ldr	r3, [pc, #52]	; (40035c <afec_init+0xc8>)
  400326:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  40032a:	2200      	movs	r2, #0
  40032c:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400330:	428b      	cmp	r3, r1
  400332:	d1fb      	bne.n	40032c <afec_init+0x98>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400334:	2000      	movs	r0, #0
  400336:	e009      	b.n	40034c <afec_init+0xb8>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  400338:	2019      	movs	r0, #25
  40033a:	b240      	sxtb	r0, r0
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  40033c:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  40033e:	2000      	movs	r0, #0
  400340:	e004      	b.n	40034c <afec_init+0xb8>
  400342:	4b07      	ldr	r3, [pc, #28]	; (400360 <afec_init+0xcc>)
  400344:	f103 0140 	add.w	r1, r3, #64	; 0x40
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  400348:	2200      	movs	r2, #0
  40034a:	e7e2      	b.n	400312 <afec_init+0x7e>
  40034c:	b240      	sxtb	r0, r0
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  40034e:	bc30      	pop	{r4, r5}
  400350:	4770      	bx	lr
  400352:	bf00      	nop
  400354:	4003c000 	.word	0x4003c000
  400358:	40064000 	.word	0x40064000
  40035c:	2040c4b8 	.word	0x2040c4b8
  400360:	2040c478 	.word	0x2040c478

00400364 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400364:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400366:	4802      	ldr	r0, [pc, #8]	; (400370 <AFEC0_Handler+0xc>)
  400368:	4b02      	ldr	r3, [pc, #8]	; (400374 <AFEC0_Handler+0x10>)
  40036a:	4798      	blx	r3
  40036c:	bd08      	pop	{r3, pc}
  40036e:	bf00      	nop
  400370:	4003c000 	.word	0x4003c000
  400374:	004001e5 	.word	0x004001e5

00400378 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400378:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40037a:	4802      	ldr	r0, [pc, #8]	; (400384 <AFEC1_Handler+0xc>)
  40037c:	4b02      	ldr	r3, [pc, #8]	; (400388 <AFEC1_Handler+0x10>)
  40037e:	4798      	blx	r3
  400380:	bd08      	pop	{r3, pc}
  400382:	bf00      	nop
  400384:	40064000 	.word	0x40064000
  400388:	004001e5 	.word	0x004001e5

0040038c <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  40038c:	b508      	push	{r3, lr}
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  40038e:	4b10      	ldr	r3, [pc, #64]	; (4003d0 <afec_enable+0x44>)
  400390:	4298      	cmp	r0, r3
  400392:	bf0c      	ite	eq
  400394:	2028      	moveq	r0, #40	; 0x28
  400396:	201d      	movne	r0, #29
  400398:	4b0e      	ldr	r3, [pc, #56]	; (4003d4 <afec_enable+0x48>)
  40039a:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  40039c:	4b0e      	ldr	r3, [pc, #56]	; (4003d8 <afec_enable+0x4c>)
  40039e:	789b      	ldrb	r3, [r3, #2]
  4003a0:	2bff      	cmp	r3, #255	; 0xff
  4003a2:	d100      	bne.n	4003a6 <afec_enable+0x1a>
  4003a4:	e7fe      	b.n	4003a4 <afec_enable+0x18>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4003a6:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4003aa:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4003ac:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  4003b0:	2100      	movs	r1, #0
  4003b2:	4a0a      	ldr	r2, [pc, #40]	; (4003dc <afec_enable+0x50>)
  4003b4:	7011      	strb	r1, [r2, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4003b6:	4908      	ldr	r1, [pc, #32]	; (4003d8 <afec_enable+0x4c>)
  4003b8:	788a      	ldrb	r2, [r1, #2]
  4003ba:	3201      	adds	r2, #1
  4003bc:	708a      	strb	r2, [r1, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4003be:	b92b      	cbnz	r3, 4003cc <afec_enable+0x40>
		cpu_irq_enable();
  4003c0:	2201      	movs	r2, #1
  4003c2:	4b06      	ldr	r3, [pc, #24]	; (4003dc <afec_enable+0x50>)
  4003c4:	701a      	strb	r2, [r3, #0]
  4003c6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4003ca:	b662      	cpsie	i
  4003cc:	bd08      	pop	{r3, pc}
  4003ce:	bf00      	nop
  4003d0:	40064000 	.word	0x40064000
  4003d4:	004029f5 	.word	0x004029f5
  4003d8:	2040c474 	.word	0x2040c474
  4003dc:	20400010 	.word	0x20400010

004003e0 <isi_init>:
 *
 * \param p_isi  Pointer to a ISI instance.
 * \param isi_cfg   Configuration for the ISI
 */
void isi_init(Isi *p_isi, struct isi_config_t *isi_cfg)
{
  4003e0:	b410      	push	{r4}
	uint32_t reg = 0;

	if(isi_cfg->hpol) {
  4003e2:	780b      	ldrb	r3, [r1, #0]
		reg |= ISI_CFG1_HSYNC_POL;
  4003e4:	2b00      	cmp	r3, #0
  4003e6:	bf0c      	ite	eq
  4003e8:	2400      	moveq	r4, #0
  4003ea:	2404      	movne	r4, #4
	}
	if(isi_cfg->vpol) {
  4003ec:	784b      	ldrb	r3, [r1, #1]
  4003ee:	b10b      	cbz	r3, 4003f4 <isi_init+0x14>
		reg |= ISI_CFG1_VSYNC_POL;
  4003f0:	f044 0408 	orr.w	r4, r4, #8
	}
	if(isi_cfg->pck_plo) {
  4003f4:	788b      	ldrb	r3, [r1, #2]
  4003f6:	b10b      	cbz	r3, 4003fc <isi_init+0x1c>
		reg |= ISI_CFG1_PIXCLK_POL;
  4003f8:	f044 0410 	orr.w	r4, r4, #16
	}
	if(isi_cfg->emb_sync) {
  4003fc:	78cb      	ldrb	r3, [r1, #3]
  4003fe:	b10b      	cbz	r3, 400404 <isi_init+0x24>
		reg |= ISI_CFG1_EMB_SYNC;
  400400:	f044 0440 	orr.w	r4, r4, #64	; 0x40
	}
	if(isi_cfg->crc_sync) {
  400404:	790b      	ldrb	r3, [r1, #4]
  400406:	b10b      	cbz	r3, 40040c <isi_init+0x2c>
		reg |= ISI_CFG1_CRC_SYNC;
  400408:	f044 0480 	orr.w	r4, r4, #128	; 0x80
	}
	reg |= ISI_CFG1_THMASK(isi_cfg->thmask) | ISI_CFG1_SLD(isi_cfg->sld)
  40040c:	794a      	ldrb	r2, [r1, #5]
  40040e:	0352      	lsls	r2, r2, #13
  400410:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
  400414:	798b      	ldrb	r3, [r1, #6]
  400416:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
		| ISI_CFG1_SFD(isi_cfg->sfd);
  40041a:	79cb      	ldrb	r3, [r1, #7]
  40041c:	ea42 6303 	orr.w	r3, r2, r3, lsl #24
		reg |= ISI_CFG1_EMB_SYNC;
	}
	if(isi_cfg->crc_sync) {
		reg |= ISI_CFG1_CRC_SYNC;
	}
	reg |= ISI_CFG1_THMASK(isi_cfg->thmask) | ISI_CFG1_SLD(isi_cfg->sld)
  400420:	4323      	orrs	r3, r4
		| ISI_CFG1_SFD(isi_cfg->sfd);
	p_isi->ISI_CFG1 = reg;
  400422:	6003      	str	r3, [r0, #0]
 * [31:28] are shift right 1 bit, so [31:27] can be read from [30:27].
 */
static inline uint32_t _isi_get_CFG2_workaround(void)
{
	uint32_t wrongfield;
	wrongfield = ISI->ISI_CFG2 >> (ISI_CFG2_YCC_SWAP_Pos - 1);
  400424:	4b18      	ldr	r3, [pc, #96]	; (400488 <isi_init+0xa8>)
  400426:	685a      	ldr	r2, [r3, #4]
	return (ISI->ISI_CFG2 & 0x07FFFFFF) | (wrongfield << ISI_CFG2_YCC_SWAP_Pos);
  400428:	685b      	ldr	r3, [r3, #4]
 * [31:28] are shift right 1 bit, so [31:27] can be read from [30:27].
 */
static inline uint32_t _isi_get_CFG2_workaround(void)
{
	uint32_t wrongfield;
	wrongfield = ISI->ISI_CFG2 >> (ISI_CFG2_YCC_SWAP_Pos - 1);
  40042a:	0ed2      	lsrs	r2, r2, #27
	return (ISI->ISI_CFG2 & 0x07FFFFFF) | (wrongfield << ISI_CFG2_YCC_SWAP_Pos);
  40042c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
  400430:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
	reg |= ISI_CFG1_THMASK(isi_cfg->thmask) | ISI_CFG1_SLD(isi_cfg->sld)
		| ISI_CFG1_SFD(isi_cfg->sfd);
	p_isi->ISI_CFG1 = reg;

	reg = _isi_get_CFG2_workaround();
	switch(isi_cfg->image_fmt) {
  400434:	7a0a      	ldrb	r2, [r1, #8]
  400436:	2a04      	cmp	r2, #4
  400438:	d816      	bhi.n	400468 <isi_init+0x88>
  40043a:	e8df f002 	tbb	[pc, r2]
  40043e:	0603      	.short	0x0603
  400440:	0e09      	.short	0x0e09
  400442:	11          	.byte	0x11
  400443:	00          	.byte	0x00
		case ISI_INPUT_YUV:
			reg &= ~ISI_CFG2_COL_SPACE;
  400444:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
			break;
  400448:	e00e      	b.n	400468 <isi_init+0x88>
		case ISI_INPUT_RGB565:
			reg |= ISI_CFG2_COL_SPACE;
			reg |= ISI_CFG2_RGB_MODE;
  40044a:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
			break;
  40044e:	e00b      	b.n	400468 <isi_init+0x88>
		case ISI_INPUT_RGB888:
			reg |= ISI_CFG2_COL_SPACE;
			reg &= ~ISI_CFG2_RGB_MODE;
  400450:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  400454:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
			break;
  400458:	e006      	b.n	400468 <isi_init+0x88>
		case ISI_INPUT_GS_12BIT:
			reg |= ISI_CFG2_GRAYSCALE;
  40045a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
			break;
  40045e:	e003      	b.n	400468 <isi_init+0x88>
		case ISI_INPUT_GS_8BIT:
			reg &= ~ISI_CFG2_GRAYSCALE;
			reg &= ~ISI_CFG2_RGB_SWAP;
			reg &= ~ISI_CFG2_COL_SPACE;
			reg &= ~ISI_CFG2_YCC_SWAP_Msk;
  400460:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
  400464:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
			break;
		default:
			break;
	}
	reg |= ISI_CFG2_IM_VSIZE(isi_cfg->image_vsize - 1)
		| ISI_CFG2_IM_HSIZE(isi_cfg->image_hsize - 1);
  400468:	68ca      	ldr	r2, [r1, #12]
  40046a:	3a01      	subs	r2, #1
  40046c:	4c07      	ldr	r4, [pc, #28]	; (40048c <isi_init+0xac>)
  40046e:	ea04 4402 	and.w	r4, r4, r2, lsl #16
			reg &= ~ISI_CFG2_YCC_SWAP_Msk;
			break;
		default:
			break;
	}
	reg |= ISI_CFG2_IM_VSIZE(isi_cfg->image_vsize - 1)
  400472:	690a      	ldr	r2, [r1, #16]
  400474:	3a01      	subs	r2, #1
  400476:	f3c2 020a 	ubfx	r2, r2, #0, #11
		| ISI_CFG2_IM_HSIZE(isi_cfg->image_hsize - 1);
  40047a:	4322      	orrs	r2, r4
			reg &= ~ISI_CFG2_YCC_SWAP_Msk;
			break;
		default:
			break;
	}
	reg |= ISI_CFG2_IM_VSIZE(isi_cfg->image_vsize - 1)
  40047c:	4313      	orrs	r3, r2
		| ISI_CFG2_IM_HSIZE(isi_cfg->image_hsize - 1);
	p_isi->ISI_CFG2 = reg;
  40047e:	6043      	str	r3, [r0, #4]
}
  400480:	f85d 4b04 	ldr.w	r4, [sp], #4
  400484:	4770      	bx	lr
  400486:	bf00      	nop
  400488:	4004c000 	.word	0x4004c000
  40048c:	07ff0000 	.word	0x07ff0000

00400490 <isi_size_configure>:
 * \param preview_hsize  Horizontal Preview size  (640 max only in RGB mode).
 * \param preview_vsize  Vertical Preview size  (480 max only in RGB mode).
 */
void isi_size_configure(Isi *p_isi, uint32_t image_hsize, uint32_t image_vsize,
						uint32_t preview_hsize, uint32_t preview_vsize)
{
  400490:	b470      	push	{r4, r5, r6}
 * [31:28] are shift right 1 bit, so [31:27] can be read from [30:27].
 */
static inline uint32_t _isi_get_CFG2_workaround(void)
{
	uint32_t wrongfield;
	wrongfield = ISI->ISI_CFG2 >> (ISI_CFG2_YCC_SWAP_Pos - 1);
  400492:	4c23      	ldr	r4, [pc, #140]	; (400520 <isi_size_configure+0x90>)
  400494:	6866      	ldr	r6, [r4, #4]
	return (ISI->ISI_CFG2 & 0x07FFFFFF) | (wrongfield << ISI_CFG2_YCC_SWAP_Pos);
  400496:	6865      	ldr	r5, [r4, #4]
 * [31:28] are shift right 1 bit, so [31:27] can be read from [30:27].
 */
static inline uint32_t _isi_get_CFG2_workaround(void)
{
	uint32_t wrongfield;
	wrongfield = ISI->ISI_CFG2 >> (ISI_CFG2_YCC_SWAP_Pos - 1);
  400498:	0ef6      	lsrs	r6, r6, #27
	return (ISI->ISI_CFG2 & 0x07FFFFFF) | (wrongfield << ISI_CFG2_YCC_SWAP_Pos);
  40049a:	f025 4578 	bic.w	r5, r5, #4160749568	; 0xf8000000
  40049e:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 * \param preview_vsize  Vertical Preview size  (480 max only in RGB mode).
 */
void isi_size_configure(Isi *p_isi, uint32_t image_hsize, uint32_t image_vsize,
						uint32_t preview_hsize, uint32_t preview_vsize)
{
	p_isi->ISI_CFG2 = _isi_get_CFG2_workaround()  & (~ISI_CFG2_IM_VSIZE_Msk);
  4004a2:	4e20      	ldr	r6, [pc, #128]	; (400524 <isi_size_configure+0x94>)
  4004a4:	402e      	ands	r6, r5
  4004a6:	6046      	str	r6, [r0, #4]
 * [31:28] are shift right 1 bit, so [31:27] can be read from [30:27].
 */
static inline uint32_t _isi_get_CFG2_workaround(void)
{
	uint32_t wrongfield;
	wrongfield = ISI->ISI_CFG2 >> (ISI_CFG2_YCC_SWAP_Pos - 1);
  4004a8:	6866      	ldr	r6, [r4, #4]
	return (ISI->ISI_CFG2 & 0x07FFFFFF) | (wrongfield << ISI_CFG2_YCC_SWAP_Pos);
  4004aa:	6865      	ldr	r5, [r4, #4]
 * [31:28] are shift right 1 bit, so [31:27] can be read from [30:27].
 */
static inline uint32_t _isi_get_CFG2_workaround(void)
{
	uint32_t wrongfield;
	wrongfield = ISI->ISI_CFG2 >> (ISI_CFG2_YCC_SWAP_Pos - 1);
  4004ac:	0ef6      	lsrs	r6, r6, #27
	return (ISI->ISI_CFG2 & 0x07FFFFFF) | (wrongfield << ISI_CFG2_YCC_SWAP_Pos);
  4004ae:	b2ad      	uxth	r5, r5
 */
void isi_size_configure(Isi *p_isi, uint32_t image_hsize, uint32_t image_vsize,
						uint32_t preview_hsize, uint32_t preview_vsize)
{
	p_isi->ISI_CFG2 = _isi_get_CFG2_workaround()  & (~ISI_CFG2_IM_VSIZE_Msk);
	p_isi->ISI_CFG2 = _isi_get_CFG2_workaround()  & (~ISI_CFG2_IM_HSIZE_Msk);
  4004b0:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
  4004b4:	6045      	str	r5, [r0, #4]
 * [31:28] are shift right 1 bit, so [31:27] can be read from [30:27].
 */
static inline uint32_t _isi_get_CFG2_workaround(void)
{
	uint32_t wrongfield;
	wrongfield = ISI->ISI_CFG2 >> (ISI_CFG2_YCC_SWAP_Pos - 1);
  4004b6:	6865      	ldr	r5, [r4, #4]
	return (ISI->ISI_CFG2 & 0x07FFFFFF) | (wrongfield << ISI_CFG2_YCC_SWAP_Pos);
  4004b8:	6864      	ldr	r4, [r4, #4]
 * [31:28] are shift right 1 bit, so [31:27] can be read from [30:27].
 */
static inline uint32_t _isi_get_CFG2_workaround(void)
{
	uint32_t wrongfield;
	wrongfield = ISI->ISI_CFG2 >> (ISI_CFG2_YCC_SWAP_Pos - 1);
  4004ba:	0eed      	lsrs	r5, r5, #27
	return (ISI->ISI_CFG2 & 0x07FFFFFF) | (wrongfield << ISI_CFG2_YCC_SWAP_Pos);
  4004bc:	f024 4478 	bic.w	r4, r4, #4160749568	; 0xf8000000
  4004c0:	ea44 7505 	orr.w	r5, r4, r5, lsl #28
void isi_size_configure(Isi *p_isi, uint32_t image_hsize, uint32_t image_vsize,
						uint32_t preview_hsize, uint32_t preview_vsize)
{
	p_isi->ISI_CFG2 = _isi_get_CFG2_workaround()  & (~ISI_CFG2_IM_VSIZE_Msk);
	p_isi->ISI_CFG2 = _isi_get_CFG2_workaround()  & (~ISI_CFG2_IM_HSIZE_Msk);
	p_isi->ISI_CFG2 = _isi_get_CFG2_workaround() | ISI_CFG2_IM_VSIZE(image_vsize - 1) | ISI_CFG2_IM_HSIZE(image_hsize - 1);
  4004c4:	3a01      	subs	r2, #1
  4004c6:	f3c2 020a 	ubfx	r2, r2, #0, #11
  4004ca:	4315      	orrs	r5, r2
  4004cc:	1e4a      	subs	r2, r1, #1
  4004ce:	4c16      	ldr	r4, [pc, #88]	; (400528 <isi_size_configure+0x98>)
  4004d0:	ea04 4402 	and.w	r4, r4, r2, lsl #16
  4004d4:	ea45 0204 	orr.w	r2, r5, r4
  4004d8:	6042      	str	r2, [r0, #4]

	p_isi->ISI_PSIZE &= (~ISI_PSIZE_PREV_VSIZE_Msk);
  4004da:	6884      	ldr	r4, [r0, #8]
  4004dc:	4a13      	ldr	r2, [pc, #76]	; (40052c <isi_size_configure+0x9c>)
  4004de:	4022      	ands	r2, r4
  4004e0:	6082      	str	r2, [r0, #8]
	p_isi->ISI_PSIZE &= (~ISI_PSIZE_PREV_HSIZE_Msk);
  4004e2:	6884      	ldr	r4, [r0, #8]
  4004e4:	4a12      	ldr	r2, [pc, #72]	; (400530 <isi_size_configure+0xa0>)
  4004e6:	4022      	ands	r2, r4
  4004e8:	6082      	str	r2, [r0, #8]
	p_isi->ISI_PSIZE |= ISI_PSIZE_PREV_VSIZE(preview_hsize - 1) | ISI_PSIZE_PREV_HSIZE(preview_vsize - 1);
  4004ea:	6885      	ldr	r5, [r0, #8]
  4004ec:	1e5a      	subs	r2, r3, #1
  4004ee:	f3c2 0609 	ubfx	r6, r2, #0, #10
  4004f2:	9a03      	ldr	r2, [sp, #12]
  4004f4:	3a01      	subs	r2, #1
  4004f6:	4c0f      	ldr	r4, [pc, #60]	; (400534 <isi_size_configure+0xa4>)
  4004f8:	ea04 4402 	and.w	r4, r4, r2, lsl #16
  4004fc:	ea46 0204 	orr.w	r2, r6, r4
  400500:	432a      	orrs	r2, r5
  400502:	6082      	str	r2, [r0, #8]

	uint32_t hRatio;
	hRatio = 1600 * image_hsize / preview_hsize;
  400504:	f44f 62c8 	mov.w	r2, #1600	; 0x640
  400508:	fb02 f101 	mul.w	r1, r2, r1
  40050c:	fbb1 f3f3 	udiv	r3, r1, r3
	p_isi->ISI_PDECF = (hRatio / 100);
  400510:	4909      	ldr	r1, [pc, #36]	; (400538 <isi_size_configure+0xa8>)
  400512:	fba1 2303 	umull	r2, r3, r1, r3
  400516:	095b      	lsrs	r3, r3, #5
  400518:	60c3      	str	r3, [r0, #12]
}
  40051a:	bc70      	pop	{r4, r5, r6}
  40051c:	4770      	bx	lr
  40051e:	bf00      	nop
  400520:	4004c000 	.word	0x4004c000
  400524:	f7fff800 	.word	0xf7fff800
  400528:	07ff0000 	.word	0x07ff0000
  40052c:	fffffc00 	.word	0xfffffc00
  400530:	fc00ffff 	.word	0xfc00ffff
  400534:	03ff0000 	.word	0x03ff0000
  400538:	51eb851f 	.word	0x51eb851f

0040053c <isi_set_dma_preview_path>:
 * \param dma_ctrl  DMA preview control.
 * \param frame_buf_start_addr  DMA preview base address.
 */
void isi_set_dma_preview_path(Isi *p_isi, uint8_t frate,
		uint32_t base_buf_desc, uint32_t dma_ctrl, uint32_t frame_buf_start_addr)
{
  40053c:	b410      	push	{r4}
	if(frate > 7) {
		frate = 7;
	}
	p_isi->ISI_CFG1 |= ISI_CFG1_FRATE(frate);
  40053e:	6804      	ldr	r4, [r0, #0]
  400540:	2907      	cmp	r1, #7
  400542:	bf28      	it	cs
  400544:	2107      	movcs	r1, #7
  400546:	0209      	lsls	r1, r1, #8
  400548:	f401 61e0 	and.w	r1, r1, #1792	; 0x700
  40054c:	4321      	orrs	r1, r4
  40054e:	6001      	str	r1, [r0, #0]

	p_isi->ISI_DMA_P_DSCR = base_buf_desc;
  400550:	64c2      	str	r2, [r0, #76]	; 0x4c
	p_isi->ISI_DMA_P_CTRL = dma_ctrl;
  400552:	6483      	str	r3, [r0, #72]	; 0x48
	p_isi->ISI_DMA_P_ADDR = frame_buf_start_addr;
  400554:	9b01      	ldr	r3, [sp, #4]
  400556:	6443      	str	r3, [r0, #68]	; 0x44

}
  400558:	f85d 4b04 	ldr.w	r4, [sp], #4
  40055c:	4770      	bx	lr
  40055e:	bf00      	nop

00400560 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400564:	4604      	mov	r4, r0
  400566:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400568:	4b0e      	ldr	r3, [pc, #56]	; (4005a4 <pio_handler_process+0x44>)
  40056a:	4798      	blx	r3
  40056c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40056e:	4620      	mov	r0, r4
  400570:	4b0d      	ldr	r3, [pc, #52]	; (4005a8 <pio_handler_process+0x48>)
  400572:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400574:	4005      	ands	r5, r0
  400576:	d013      	beq.n	4005a0 <pio_handler_process+0x40>
  400578:	4c0c      	ldr	r4, [pc, #48]	; (4005ac <pio_handler_process+0x4c>)
  40057a:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40057e:	6823      	ldr	r3, [r4, #0]
  400580:	4543      	cmp	r3, r8
  400582:	d108      	bne.n	400596 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400584:	6861      	ldr	r1, [r4, #4]
  400586:	4229      	tst	r1, r5
  400588:	d005      	beq.n	400596 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40058a:	68e3      	ldr	r3, [r4, #12]
  40058c:	4640      	mov	r0, r8
  40058e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400590:	6863      	ldr	r3, [r4, #4]
  400592:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400596:	42b4      	cmp	r4, r6
  400598:	d002      	beq.n	4005a0 <pio_handler_process+0x40>
  40059a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40059c:	2d00      	cmp	r5, #0
  40059e:	d1ee      	bne.n	40057e <pio_handler_process+0x1e>
  4005a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4005a4:	004028c9 	.word	0x004028c9
  4005a8:	004028cd 	.word	0x004028cd
  4005ac:	204008dc 	.word	0x204008dc

004005b0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4005b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4005b2:	4802      	ldr	r0, [pc, #8]	; (4005bc <PIOA_Handler+0xc>)
  4005b4:	210a      	movs	r1, #10
  4005b6:	4b02      	ldr	r3, [pc, #8]	; (4005c0 <PIOA_Handler+0x10>)
  4005b8:	4798      	blx	r3
  4005ba:	bd08      	pop	{r3, pc}
  4005bc:	400e0e00 	.word	0x400e0e00
  4005c0:	00400561 	.word	0x00400561

004005c4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4005c4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4005c6:	4802      	ldr	r0, [pc, #8]	; (4005d0 <PIOB_Handler+0xc>)
  4005c8:	210b      	movs	r1, #11
  4005ca:	4b02      	ldr	r3, [pc, #8]	; (4005d4 <PIOB_Handler+0x10>)
  4005cc:	4798      	blx	r3
  4005ce:	bd08      	pop	{r3, pc}
  4005d0:	400e1000 	.word	0x400e1000
  4005d4:	00400561 	.word	0x00400561

004005d8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4005d8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4005da:	4802      	ldr	r0, [pc, #8]	; (4005e4 <PIOC_Handler+0xc>)
  4005dc:	210c      	movs	r1, #12
  4005de:	4b02      	ldr	r3, [pc, #8]	; (4005e8 <PIOC_Handler+0x10>)
  4005e0:	4798      	blx	r3
  4005e2:	bd08      	pop	{r3, pc}
  4005e4:	400e1200 	.word	0x400e1200
  4005e8:	00400561 	.word	0x00400561

004005ec <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4005ec:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4005ee:	4802      	ldr	r0, [pc, #8]	; (4005f8 <PIOD_Handler+0xc>)
  4005f0:	2110      	movs	r1, #16
  4005f2:	4b02      	ldr	r3, [pc, #8]	; (4005fc <PIOD_Handler+0x10>)
  4005f4:	4798      	blx	r3
  4005f6:	bd08      	pop	{r3, pc}
  4005f8:	400e1400 	.word	0x400e1400
  4005fc:	00400561 	.word	0x00400561

00400600 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400600:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400602:	4802      	ldr	r0, [pc, #8]	; (40060c <PIOE_Handler+0xc>)
  400604:	2111      	movs	r1, #17
  400606:	4b02      	ldr	r3, [pc, #8]	; (400610 <PIOE_Handler+0x10>)
  400608:	4798      	blx	r3
  40060a:	bd08      	pop	{r3, pc}
  40060c:	400e1600 	.word	0x400e1600
  400610:	00400561 	.word	0x00400561

00400614 <qspi_initialize>:
 * \param qspi_config   Pointer to an qspi_config_t struct.
 * \return status       QSPI initialize result.
 *
 */
enum status_code qspi_initialize(Qspi *qspi, struct qspi_config_t *qspi_config)
{
  400614:	b538      	push	{r3, r4, r5, lr}
 *
 * \param qspi  Pointer to a Qspi instance.
 */
static inline void qspi_disable(Qspi *qspi)
{
	assert(qspi);
  400616:	b930      	cbnz	r0, 400626 <qspi_initialize+0x12>
  400618:	4859      	ldr	r0, [pc, #356]	; (400780 <qspi_initialize+0x16c>)
  40061a:	f240 1117 	movw	r1, #279	; 0x117
  40061e:	4a59      	ldr	r2, [pc, #356]	; (400784 <qspi_initialize+0x170>)
  400620:	4b59      	ldr	r3, [pc, #356]	; (400788 <qspi_initialize+0x174>)
  400622:	4c5a      	ldr	r4, [pc, #360]	; (40078c <qspi_initialize+0x178>)
  400624:	47a0      	blx	r4
  400626:	4603      	mov	r3, r0
	qspi->QSPI_CR = QSPI_CR_QSPIDIS ;
  400628:	2202      	movs	r2, #2
  40062a:	6002      	str	r2, [r0, #0]
	while(qspi->QSPI_SR & QSPI_SR_QSPIENS);
  40062c:	691a      	ldr	r2, [r3, #16]
  40062e:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  400632:	d1fb      	bne.n	40062c <qspi_initialize+0x18>
 * \param qspi  Pointer to a Qspi instance.
 */
static inline void qspi_reset(Qspi *qspi)
{
	assert(qspi);
	qspi->QSPI_CR = QSPI_CR_SWRST ;
  400634:	2280      	movs	r2, #128	; 0x80
  400636:	601a      	str	r2, [r3, #0]
 *
 */
static enum status_code qspi_set_config(Qspi *qspi, struct qspi_config_t *qspi_config)
{
	enum status_code status = STATUS_OK;
	if(qspi_config->serial_memory_mode == mem_mode) {
  400638:	780a      	ldrb	r2, [r1, #0]
  40063a:	2a01      	cmp	r2, #1
  40063c:	d104      	bne.n	400648 <qspi_initialize+0x34>
 *
 * \param qspi Pointer to an QSPI instance.
 */
static inline void qspi_set_memory_mode(Qspi *qspi)
{
	qspi->QSPI_MR |= QSPI_MR_SMM_MEMORY;
  40063e:	685a      	ldr	r2, [r3, #4]
  400640:	f042 0201 	orr.w	r2, r2, #1
  400644:	605a      	str	r2, [r3, #4]
  400646:	e001      	b.n	40064c <qspi_initialize+0x38>
 *
 * \param qspi Pointer to an QSPI instance.
 */
static inline void qspi_set_spi_mode(Qspi *qspi)
{
	qspi->QSPI_MR &= (~QSPI_MR_SMM_SPI);
  400648:	685a      	ldr	r2, [r3, #4]
  40064a:	605a      	str	r2, [r3, #4]
	if(qspi_config->serial_memory_mode == mem_mode) {
		qspi_set_memory_mode(qspi);
	} else {
		qspi_set_spi_mode(qspi);
	}
	if(qspi_config->loopback_en) {
  40064c:	784a      	ldrb	r2, [r1, #1]
  40064e:	b122      	cbz	r2, 40065a <qspi_initialize+0x46>
 *
 * \param qspi Pointer to an QSPI instance.
 */
static inline void qspi_enable_loopback(Qspi *qspi)
{
	qspi->QSPI_MR |= QSPI_MR_LLB;
  400650:	685a      	ldr	r2, [r3, #4]
  400652:	f042 0202 	orr.w	r2, r2, #2
  400656:	605a      	str	r2, [r3, #4]
  400658:	e003      	b.n	400662 <qspi_initialize+0x4e>
 *
 * \param qspi Pointer to an QSPI instance.
 */
static inline void qspi_disable_loopback(Qspi *qspi)
{
	qspi->QSPI_MR &= (~QSPI_MR_LLB);
  40065a:	685a      	ldr	r2, [r3, #4]
  40065c:	f022 0202 	bic.w	r2, r2, #2
  400660:	605a      	str	r2, [r3, #4]
		qspi_enable_loopback(qspi);
	} else {
		qspi_disable_loopback(qspi);
	}
	if(qspi_config->wait_data_for_transfer) {
  400662:	788a      	ldrb	r2, [r1, #2]
  400664:	b122      	cbz	r2, 400670 <qspi_initialize+0x5c>
 *
 * \param qspi Pointer to an QSPI instance.
 */
static inline void qspi_enable_wait_data_read_before_transfer(Qspi *qspi)
{
	qspi->QSPI_MR |= QSPI_MR_WDRBT;
  400666:	685a      	ldr	r2, [r3, #4]
  400668:	f042 0204 	orr.w	r2, r2, #4
  40066c:	605a      	str	r2, [r3, #4]
  40066e:	e03c      	b.n	4006ea <qspi_initialize+0xd6>
 *
 * \param qspi Pointer to an QSPI instance.
 */
static inline void qspi_disable_wait_data_read_before_transfer(Qspi *qspi)
{
	qspi->QSPI_MR &= (~QSPI_MR_WDRBT);
  400670:	685a      	ldr	r2, [r3, #4]
  400672:	f022 0204 	bic.w	r2, r2, #4
  400676:	605a      	str	r2, [r3, #4]
  400678:	e037      	b.n	4006ea <qspi_initialize+0xd6>
 */
static inline void qspi_set_clock_polarity(Qspi *qspi, uint32_t polarity)
{
	assert(qspi);
	if (polarity) {
		qspi->QSPI_SCR |= QSPI_SCR_CPOL;
  40067a:	6a1a      	ldr	r2, [r3, #32]
  40067c:	f042 0201 	orr.w	r2, r2, #1
  400680:	621a      	str	r2, [r3, #32]
  400682:	e053      	b.n	40072c <qspi_initialize+0x118>
	} else {
		qspi->QSPI_SCR &= (~QSPI_SCR_CPOL);
  400684:	6a1a      	ldr	r2, [r3, #32]
  400686:	f022 0201 	bic.w	r2, r2, #1
  40068a:	621a      	str	r2, [r3, #32]
  40068c:	e04e      	b.n	40072c <qspi_initialize+0x118>
 */
static inline void qspi_set_clock_phase(Qspi *qspi, uint32_t phase)
{
	assert(qspi);
	if (phase) {
		qspi->QSPI_SCR |= QSPI_SCR_CPHA;
  40068e:	6a1a      	ldr	r2, [r3, #32]
  400690:	f042 0202 	orr.w	r2, r2, #2
  400694:	621a      	str	r2, [r3, #32]
  400696:	e04d      	b.n	400734 <qspi_initialize+0x120>
	} else {
		qspi->QSPI_SCR &= (~QSPI_SCR_CPHA);
  400698:	6a1a      	ldr	r2, [r3, #32]
  40069a:	f022 0202 	bic.w	r2, r2, #2
  40069e:	621a      	str	r2, [r3, #32]
  4006a0:	e048      	b.n	400734 <qspi_initialize+0x120>
	uint32_t scbr_value = sysclk_get_peripheral_hz() / baudrate - 1;

	if (scbr_value > 255) {
		return ERR_INVALID_ARG;
	}
	uint32_t mask = qspi->QSPI_SCR & (~QSPI_SCR_SCBR_Msk);
  4006a2:	6a18      	ldr	r0, [r3, #32]
	qspi->QSPI_SCR = mask | QSPI_SCR_SCBR(scbr_value);
  4006a4:	0212      	lsls	r2, r2, #8
  4006a6:	b292      	uxth	r2, r2
	uint32_t scbr_value = sysclk_get_peripheral_hz() / baudrate - 1;

	if (scbr_value > 255) {
		return ERR_INVALID_ARG;
	}
	uint32_t mask = qspi->QSPI_SCR & (~QSPI_SCR_SCBR_Msk);
  4006a8:	f420 407f 	bic.w	r0, r0, #65280	; 0xff00
	qspi->QSPI_SCR = mask | QSPI_SCR_SCBR(scbr_value);
  4006ac:	4302      	orrs	r2, r0
  4006ae:	621a      	str	r2, [r3, #32]
	return STATUS_OK;
  4006b0:	2000      	movs	r0, #0
  4006b2:	e047      	b.n	400744 <qspi_initialize+0x130>
{
	assert(qspi);
	qspi->QSPI_SMR &= (~(QSPI_SMR_SCREN | QSPI_SMR_RVDIS));

	if (scr_enable) {
		qspi->QSPI_SMR |= QSPI_SMR_SCREN;
  4006b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  4006b6:	f042 0201 	orr.w	r2, r2, #1
  4006ba:	641a      	str	r2, [r3, #64]	; 0x40
  4006bc:	e003      	b.n	4006c6 <qspi_initialize+0xb2>
	} else {
		qspi->QSPI_SMR &= (~QSPI_SMR_SCREN);
  4006be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  4006c0:	f022 0201 	bic.w	r2, r2, #1
  4006c4:	641a      	str	r2, [r3, #64]	; 0x40
	}

	if (random_mode) {
  4006c6:	b124      	cbz	r4, 4006d2 <qspi_initialize+0xbe>
		qspi->QSPI_SMR |= QSPI_SMR_RVDIS;
  4006c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  4006ca:	f042 0202 	orr.w	r2, r2, #2
  4006ce:	641a      	str	r2, [r3, #64]	; 0x40
  4006d0:	e04a      	b.n	400768 <qspi_initialize+0x154>
	} else {
		qspi->QSPI_SMR &= (~QSPI_SMR_RVDIS);
  4006d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  4006d4:	f022 0202 	bic.w	r2, r2, #2
  4006d8:	641a      	str	r2, [r3, #64]	; 0x40
  4006da:	e045      	b.n	400768 <qspi_initialize+0x154>
{
	assert(qspi);
	if (qspi->QSPI_WPMR & QSPI_WPMR_WPEN) {
		return 1;
	}
	qspi->QSPI_SKR = QSPI_SKR_USRK(key);
  4006dc:	6459      	str	r1, [r3, #68]	; 0x44
  4006de:	e049      	b.n	400774 <qspi_initialize+0x160>
 */
static inline void qspi_enable(Qspi *qspi)
{
	assert(qspi);
	qspi->QSPI_CR = QSPI_CR_QSPIEN;
	while(!(qspi->QSPI_SR & QSPI_SR_QSPIENS));
  4006e0:	691a      	ldr	r2, [r3, #16]
  4006e2:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4006e6:	d0fb      	beq.n	4006e0 <qspi_initialize+0xcc>
  4006e8:	e047      	b.n	40077a <qspi_initialize+0x166>
 * \param qspi    Pointer to an QSPI instance.
 * \param csmode  Chip select mode to be set.
 */
static inline void qspi_set_chip_select_mode(Qspi *qspi, uint32_t csmode)
{
	uint32_t mask = qspi->QSPI_MR & (~QSPI_MR_CSMODE_Msk);
  4006ea:	685a      	ldr	r2, [r3, #4]
	if(qspi_config->wait_data_for_transfer) {
		qspi_enable_wait_data_read_before_transfer(qspi);
	} else {
		qspi_disable_wait_data_read_before_transfer(qspi);
	}
	qspi_set_chip_select_mode(qspi, qspi_config->csmode);
  4006ec:	78c8      	ldrb	r0, [r1, #3]
 * \param csmode  Chip select mode to be set.
 */
static inline void qspi_set_chip_select_mode(Qspi *qspi, uint32_t csmode)
{
	uint32_t mask = qspi->QSPI_MR & (~QSPI_MR_CSMODE_Msk);
	qspi->QSPI_MR = mask | QSPI_MR_CSMODE(csmode);
  4006ee:	0100      	lsls	r0, r0, #4
  4006f0:	f000 0030 	and.w	r0, r0, #48	; 0x30
 * \param qspi    Pointer to an QSPI instance.
 * \param csmode  Chip select mode to be set.
 */
static inline void qspi_set_chip_select_mode(Qspi *qspi, uint32_t csmode)
{
	uint32_t mask = qspi->QSPI_MR & (~QSPI_MR_CSMODE_Msk);
  4006f4:	f022 0230 	bic.w	r2, r2, #48	; 0x30
	qspi->QSPI_MR = mask | QSPI_MR_CSMODE(csmode);
  4006f8:	4302      	orrs	r2, r0
  4006fa:	605a      	str	r2, [r3, #4]
 * \param qspi Pointer to an QSPI instance.
 * \param bits Bits per transfer.
 */
static inline void qspi_set_bits_per_transfer(Qspi *qspi, uint32_t bits)
{
	uint32_t mask = qspi->QSPI_MR & (~QSPI_MR_NBBITS_Msk);
  4006fc:	685a      	ldr	r2, [r3, #4]
  4006fe:	f422 6070 	bic.w	r0, r2, #3840	; 0xf00
	qspi->QSPI_MR = mask | bits;
  400702:	684a      	ldr	r2, [r1, #4]
  400704:	4302      	orrs	r2, r0
  400706:	605a      	str	r2, [r3, #4]
 * \param uc_dlybct Time to be delay.
 */
static inline void qspi_set_minimum_inactive_qcs_delay(Qspi *qspi, uint8_t uc_dlybct)
{
	assert(qspi);
	uint32_t mask = qspi->QSPI_MR & (~QSPI_MR_DLYBCT_Msk);
  400708:	685a      	ldr	r2, [r3, #4]
  40070a:	7a08      	ldrb	r0, [r1, #8]
  40070c:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
	qspi->QSPI_MR = mask | QSPI_MR_DLYBCT(uc_dlybct);
  400710:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  400714:	605a      	str	r2, [r3, #4]
 * \param uc_dlycs Time to be delay.
 */
static inline void qspi_set_delay_between_consecutive_transfers(Qspi *qspi, uint32_t uc_dlycs)
{
	assert(qspi);
	uint32_t mask = qspi->QSPI_MR & (~QSPI_MR_DLYCS_Msk);
  400716:	685a      	ldr	r2, [r3, #4]
	qspi->QSPI_MR = mask | QSPI_MR_DLYCS(uc_dlycs);
  400718:	68c8      	ldr	r0, [r1, #12]
 * \param uc_dlycs Time to be delay.
 */
static inline void qspi_set_delay_between_consecutive_transfers(Qspi *qspi, uint32_t uc_dlycs)
{
	assert(qspi);
	uint32_t mask = qspi->QSPI_MR & (~QSPI_MR_DLYCS_Msk);
  40071a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
	qspi->QSPI_MR = mask | QSPI_MR_DLYCS(uc_dlycs);
  40071e:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
  400722:	605a      	str	r2, [r3, #4]
 * \param polarity Polarity to be set.
 */
static inline void qspi_set_clock_polarity(Qspi *qspi, uint32_t polarity)
{
	assert(qspi);
	if (polarity) {
  400724:	690a      	ldr	r2, [r1, #16]
  400726:	2a00      	cmp	r2, #0
  400728:	d0ac      	beq.n	400684 <qspi_initialize+0x70>
  40072a:	e7a6      	b.n	40067a <qspi_initialize+0x66>
 * \param phase Phase to be set.
 */
static inline void qspi_set_clock_phase(Qspi *qspi, uint32_t phase)
{
	assert(qspi);
	if (phase) {
  40072c:	694a      	ldr	r2, [r1, #20]
  40072e:	2a00      	cmp	r2, #0
  400730:	d0b2      	beq.n	400698 <qspi_initialize+0x84>
  400732:	e7ac      	b.n	40068e <qspi_initialize+0x7a>
 * \return status Baud rate set result.
 */
static inline enum status_code qspi_set_baudrate(Qspi *qspi, uint32_t baudrate)
{
	assert(qspi);
	uint32_t scbr_value = sysclk_get_peripheral_hz() / baudrate - 1;
  400734:	6988      	ldr	r0, [r1, #24]
  400736:	4a16      	ldr	r2, [pc, #88]	; (400790 <qspi_initialize+0x17c>)
  400738:	fbb2 f2f0 	udiv	r2, r2, r0
  40073c:	3a01      	subs	r2, #1

	if (scbr_value > 255) {
  40073e:	2aff      	cmp	r2, #255	; 0xff
  400740:	d9af      	bls.n	4006a2 <qspi_initialize+0x8e>
		return ERR_INVALID_ARG;
  400742:	20f8      	movs	r0, #248	; 0xf8
 * \param uc_dlybs Delay before QSCK.
 */
static inline void qspi_set_transfer_delay(Qspi *qspi, uint8_t uc_dlybs)
{
	assert(qspi);
	uint32_t mask = qspi->QSPI_SCR & (~QSPI_SCR_DLYBS_Msk);
  400744:	6a1a      	ldr	r2, [r3, #32]
  400746:	7f0c      	ldrb	r4, [r1, #28]
  400748:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
	qspi->QSPI_SCR = mask | QSPI_SCR_DLYBS(uc_dlybs);
  40074c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  400750:	621a      	str	r2, [r3, #32]
	qspi_set_delay_between_consecutive_transfers(qspi, qspi_config->delay_between_ct);
	qspi_set_clock_polarity(qspi, qspi_config->clock_polarity);
	qspi_set_clock_phase(qspi, qspi_config->clock_phase);
	status = qspi_set_baudrate(qspi, qspi_config->baudrate);
	qspi_set_transfer_delay(qspi, qspi_config->transfer_delay);
	qspi_set_scrambling_mode(qspi, qspi_config->scrambling_en, qspi_config->scrambling_random_value_dis);
  400752:	f891 5020 	ldrb.w	r5, [r1, #32]
  400756:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
 * \param mode  Mode to be set.
 */
static inline void qspi_set_scrambling_mode(Qspi *qspi, uint32_t scr_enable, uint32_t random_mode)
{
	assert(qspi);
	qspi->QSPI_SMR &= (~(QSPI_SMR_SCREN | QSPI_SMR_RVDIS));
  40075a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  40075c:	f022 0203 	bic.w	r2, r2, #3
  400760:	641a      	str	r2, [r3, #64]	; 0x40

	if (scr_enable) {
  400762:	2d00      	cmp	r5, #0
  400764:	d1a6      	bne.n	4006b4 <qspi_initialize+0xa0>
  400766:	e7aa      	b.n	4006be <qspi_initialize+0xaa>
	qspi_set_scrambing_key(qspi, qspi_config->scrambling_user_key);
  400768:	6a49      	ldr	r1, [r1, #36]	; 0x24
 * \return If write succeeded, return 0, else return 1.
 */
static inline uint32_t qspi_set_scrambing_key(Qspi *qspi, uint32_t key)
{
	assert(qspi);
	if (qspi->QSPI_WPMR & QSPI_WPMR_WPEN) {
  40076a:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
  40076e:	f012 0f01 	tst.w	r2, #1
  400772:	d0b3      	beq.n	4006dc <qspi_initialize+0xc8>
 * \param qspi  Pointer to a Qspi instance.
 */
static inline void qspi_enable(Qspi *qspi)
{
	assert(qspi);
	qspi->QSPI_CR = QSPI_CR_QSPIEN;
  400774:	2201      	movs	r2, #1
  400776:	601a      	str	r2, [r3, #0]
  400778:	e7b2      	b.n	4006e0 <qspi_initialize+0xcc>

	/** Configure an QSPI peripheral. */
	status = qspi_set_config(qspi, qspi_config);

	qspi_enable(qspi);
	return status;
  40077a:	b240      	sxtb	r0, r0
}
  40077c:	bd38      	pop	{r3, r4, r5, pc}
  40077e:	bf00      	nop
  400780:	0040ee28 	.word	0x0040ee28
  400784:	0040ee18 	.word	0x0040ee18
  400788:	0040ee4c 	.word	0x0040ee4c
  40078c:	00408ca9 	.word	0x00408ca9
  400790:	08f0d180 	.word	0x08f0d180

00400794 <qspi_read>:
 * \param us_data      Pointer to read data.
 * \param num_of_bytes Read data numbers.
 * \return status Read option result.
 */
enum status_code qspi_read(Qspi *qspi, uint16_t *us_data, uint32_t num_of_bytes)
{
  400794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	assert(qspi);
  400796:	b930      	cbnz	r0, 4007a6 <qspi_read+0x12>
  400798:	4836      	ldr	r0, [pc, #216]	; (400874 <qspi_read+0xe0>)
  40079a:	f44f 719f 	mov.w	r1, #318	; 0x13e
  40079e:	4a36      	ldr	r2, [pc, #216]	; (400878 <qspi_read+0xe4>)
  4007a0:	4b36      	ldr	r3, [pc, #216]	; (40087c <qspi_read+0xe8>)
  4007a2:	4c37      	ldr	r4, [pc, #220]	; (400880 <qspi_read+0xec>)
  4007a4:	47a0      	blx	r4
  4007a6:	4603      	mov	r3, r0
	if (num_of_bytes == 0) {
  4007a8:	2a00      	cmp	r2, #0
  4007aa:	d05c      	beq.n	400866 <qspi_read+0xd2>
	uint32_t num_of_bytes_read = 0;
	uint32_t num_of_attempt = 0;
	uint8_t *pw_data = (uint8_t *)us_data;
	uint16_t dummy = 0xFF;

	if (num_of_bytes == 1) {
  4007ac:	2a01      	cmp	r2, #1
  4007ae:	d11e      	bne.n	4007ee <qspi_read+0x5a>
		for(; ;) {
			if (qspi->QSPI_SR & QSPI_SR_RDRF) {
  4007b0:	6902      	ldr	r2, [r0, #16]
  4007b2:	f012 0f01 	tst.w	r2, #1
  4007b6:	bf08      	it	eq
  4007b8:	f44f 3280 	moveq.w	r2, #65536	; 0x10000
  4007bc:	d012      	beq.n	4007e4 <qspi_read+0x50>
 */
static inline uint16_t qspi_read_spi(Qspi *qspi)
{
	assert(qspi);
	//while(!(qspi->QSPI_SR & QSPI_SR_RDRF));
	return  qspi->QSPI_RDR;
  4007be:	689a      	ldr	r2, [r3, #8]
  4007c0:	800a      	strh	r2, [r1, #0]
 */
static inline void qspi_write_spi(Qspi *qspi, uint16_t w_data)
{
	assert(qspi);
	/** Send data */
	while(!(qspi->QSPI_SR & QSPI_SR_TXEMPTY));
  4007c2:	691a      	ldr	r2, [r3, #16]
  4007c4:	f012 0f04 	tst.w	r2, #4
  4007c8:	d0fb      	beq.n	4007c2 <qspi_read+0x2e>
	qspi->QSPI_TDR = w_data ;
  4007ca:	22ff      	movs	r2, #255	; 0xff
  4007cc:	60da      	str	r2, [r3, #12]
	while(!(qspi->QSPI_SR & QSPI_SR_TDRE));
  4007ce:	691a      	ldr	r2, [r3, #16]
  4007d0:	f012 0f02 	tst.w	r2, #2
  4007d4:	d0fb      	beq.n	4007ce <qspi_read+0x3a>
 */
static inline uint16_t qspi_read_spi(Qspi *qspi)
{
	assert(qspi);
	//while(!(qspi->QSPI_SR & QSPI_SR_RDRF));
	return  qspi->QSPI_RDR;
  4007d6:	689b      	ldr	r3, [r3, #8]
  4007d8:	800b      	strh	r3, [r1, #0]
			if (qspi->QSPI_SR & QSPI_SR_RDRF) {
				*us_data = qspi_read_spi(qspi);
				qspi_write_spi(qspi, dummy);
				*us_data = qspi_read_spi(qspi);
				num_of_attempt = 0;
				status = STATUS_OK;
  4007da:	2000      	movs	r0, #0
				break;
  4007dc:	e048      	b.n	400870 <qspi_read+0xdc>
			} else {
				if(num_of_attempt > 0xFFFF) {
  4007de:	3a01      	subs	r2, #1
  4007e0:	d100      	bne.n	4007e4 <qspi_read+0x50>
  4007e2:	e042      	b.n	40086a <qspi_read+0xd6>
	uint8_t *pw_data = (uint8_t *)us_data;
	uint16_t dummy = 0xFF;

	if (num_of_bytes == 1) {
		for(; ;) {
			if (qspi->QSPI_SR & QSPI_SR_RDRF) {
  4007e4:	6918      	ldr	r0, [r3, #16]
  4007e6:	f010 0f01 	tst.w	r0, #1
  4007ea:	d0f8      	beq.n	4007de <qspi_read+0x4a>
  4007ec:	e7e7      	b.n	4007be <qspi_read+0x2a>
 */
static inline void qspi_write_spi(Qspi *qspi, uint16_t w_data)
{
	assert(qspi);
	/** Send data */
	while(!(qspi->QSPI_SR & QSPI_SR_TXEMPTY));
  4007ee:	6918      	ldr	r0, [r3, #16]
  4007f0:	f010 0f04 	tst.w	r0, #4
  4007f4:	d0fb      	beq.n	4007ee <qspi_read+0x5a>
	qspi->QSPI_TDR = w_data ;
  4007f6:	2000      	movs	r0, #0
  4007f8:	60d8      	str	r0, [r3, #12]
	while(!(qspi->QSPI_SR & QSPI_SR_TDRE));
  4007fa:	6918      	ldr	r0, [r3, #16]
  4007fc:	f010 0f02 	tst.w	r0, #2
  400800:	d0fb      	beq.n	4007fa <qspi_read+0x66>
 */
static inline void qspi_write_spi(Qspi *qspi, uint16_t w_data)
{
	assert(qspi);
	/** Send data */
	while(!(qspi->QSPI_SR & QSPI_SR_TXEMPTY));
  400802:	6918      	ldr	r0, [r3, #16]
  400804:	f010 0f04 	tst.w	r0, #4
  400808:	d0fb      	beq.n	400802 <qspi_read+0x6e>
	qspi->QSPI_TDR = w_data ;
  40080a:	2000      	movs	r0, #0
  40080c:	60d8      	str	r0, [r3, #12]
	while(!(qspi->QSPI_SR & QSPI_SR_TDRE));
  40080e:	6918      	ldr	r0, [r3, #16]
  400810:	f010 0f02 	tst.w	r0, #2
  400814:	d0fb      	beq.n	40080e <qspi_read+0x7a>
  400816:	2400      	movs	r4, #0
  400818:	4625      	mov	r5, r4
			} else {
				if(num_of_attempt > 0xFFFF) {
					status = ERR_TIMEOUT;
					break;
				} else {
					status = STATUS_ERR_BUSY;
  40081a:	f04f 0e19 	mov.w	lr, #25
static inline void qspi_write_spi(Qspi *qspi, uint16_t w_data)
{
	assert(qspi);
	/** Send data */
	while(!(qspi->QSPI_SR & QSPI_SR_TXEMPTY));
	qspi->QSPI_TDR = w_data ;
  40081e:	4626      	mov	r6, r4
				} else {
					pw_data += sizeof(uint8_t);
				}
				num_of_bytes_read++;
				num_of_attempt = 0;
				status = STATUS_OK;
  400820:	4627      	mov	r7, r4
		qspi_write_spi(qspi, 0x00);
		qspi_write_spi(qspi, 0x00);
		//qspi_write_spi(qspi, dummy);
		for(; num_of_bytes_read < num_of_bytes;) {
			
			if (qspi->QSPI_SR & QSPI_SR_TDRE) {
  400822:	6918      	ldr	r0, [r3, #16]
  400824:	f010 0f02 	tst.w	r0, #2
  400828:	d015      	beq.n	400856 <qspi_read+0xc2>
 */
static inline uint16_t qspi_read_spi(Qspi *qspi)
{
	assert(qspi);
	//while(!(qspi->QSPI_SR & QSPI_SR_RDRF));
	return  qspi->QSPI_RDR;
  40082a:	6898      	ldr	r0, [r3, #8]
		qspi_write_spi(qspi, 0x00);
		//qspi_write_spi(qspi, dummy);
		for(; num_of_bytes_read < num_of_bytes;) {
			
			if (qspi->QSPI_SR & QSPI_SR_TDRE) {
				*pw_data= qspi_read_spi(qspi);
  40082c:	7008      	strb	r0, [r1, #0]
				if(qspi->QSPI_MR & QSPI_MR_NBBITS_Msk) {
  40082e:	6858      	ldr	r0, [r3, #4]
  400830:	f410 6f70 	tst.w	r0, #3840	; 0xf00
  400834:	d001      	beq.n	40083a <qspi_read+0xa6>
					pw_data += sizeof(uint16_t);
  400836:	3102      	adds	r1, #2
  400838:	e000      	b.n	40083c <qspi_read+0xa8>
				} else {
					pw_data += sizeof(uint8_t);
  40083a:	3101      	adds	r1, #1
				}
				num_of_bytes_read++;
  40083c:	3501      	adds	r5, #1
 */
static inline void qspi_write_spi(Qspi *qspi, uint16_t w_data)
{
	assert(qspi);
	/** Send data */
	while(!(qspi->QSPI_SR & QSPI_SR_TXEMPTY));
  40083e:	6918      	ldr	r0, [r3, #16]
  400840:	f010 0f04 	tst.w	r0, #4
  400844:	d0fb      	beq.n	40083e <qspi_read+0xaa>
	qspi->QSPI_TDR = w_data ;
  400846:	60de      	str	r6, [r3, #12]
	while(!(qspi->QSPI_SR & QSPI_SR_TDRE));
  400848:	6918      	ldr	r0, [r3, #16]
  40084a:	f010 0f02 	tst.w	r0, #2
  40084e:	d0fb      	beq.n	400848 <qspi_read+0xb4>
					pw_data += sizeof(uint16_t);
				} else {
					pw_data += sizeof(uint8_t);
				}
				num_of_bytes_read++;
				num_of_attempt = 0;
  400850:	4634      	mov	r4, r6
				status = STATUS_OK;
  400852:	4638      	mov	r0, r7
  400854:	e004      	b.n	400860 <qspi_read+0xcc>
				//if(num_of_bytes_read <num_of_bytes-2)
				 qspi_write_spi(qspi, 0x00);
			} else {
				if(num_of_attempt > 0xFFFF) {
  400856:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
  40085a:	d208      	bcs.n	40086e <qspi_read+0xda>
					status = ERR_TIMEOUT;
					break;
				} else {
					status = STATUS_ERR_BUSY;
					num_of_attempt++;
  40085c:	3401      	adds	r4, #1
			} else {
				if(num_of_attempt > 0xFFFF) {
					status = ERR_TIMEOUT;
					break;
				} else {
					status = STATUS_ERR_BUSY;
  40085e:	4670      	mov	r0, lr
		//qspi_read_spi(qspi);
		//qspi_write_spi(qspi, 0x00);
		qspi_write_spi(qspi, 0x00);
		qspi_write_spi(qspi, 0x00);
		//qspi_write_spi(qspi, dummy);
		for(; num_of_bytes_read < num_of_bytes;) {
  400860:	42aa      	cmp	r2, r5
  400862:	d8de      	bhi.n	400822 <qspi_read+0x8e>
  400864:	e004      	b.n	400870 <qspi_read+0xdc>
 */
enum status_code qspi_read(Qspi *qspi, uint16_t *us_data, uint32_t num_of_bytes)
{
	assert(qspi);
	if (num_of_bytes == 0) {
		return STATUS_OK;
  400866:	2000      	movs	r0, #0
  400868:	e002      	b.n	400870 <qspi_read+0xdc>
				num_of_attempt = 0;
				status = STATUS_OK;
				break;
			} else {
				if(num_of_attempt > 0xFFFF) {
					status = ERR_TIMEOUT;
  40086a:	20fd      	movs	r0, #253	; 0xfd
  40086c:	e000      	b.n	400870 <qspi_read+0xdc>
				status = STATUS_OK;
				//if(num_of_bytes_read <num_of_bytes-2)
				 qspi_write_spi(qspi, 0x00);
			} else {
				if(num_of_attempt > 0xFFFF) {
					status = ERR_TIMEOUT;
  40086e:	20fd      	movs	r0, #253	; 0xfd
			}
		}
	}

	return status;
}
  400870:	b240      	sxtb	r0, r0
  400872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400874:	0040ee54 	.word	0x0040ee54
  400878:	0040eef4 	.word	0x0040eef4
  40087c:	0040ee4c 	.word	0x0040ee4c
  400880:	00408ca9 	.word	0x00408ca9

00400884 <qspi_write>:
 * \param us_data      Pointer to data to be written.
 * \param num_of_bytes Write data numbers.
 * \return status      Write option result.
 */
enum status_code qspi_write(Qspi *qspi, uint16_t *us_data, uint32_t num_of_bytes)
{
  400884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	assert(qspi);
  400886:	b930      	cbnz	r0, 400896 <qspi_write+0x12>
  400888:	4823      	ldr	r0, [pc, #140]	; (400918 <qspi_write+0x94>)
  40088a:	f240 118b 	movw	r1, #395	; 0x18b
  40088e:	4a23      	ldr	r2, [pc, #140]	; (40091c <qspi_write+0x98>)
  400890:	4b23      	ldr	r3, [pc, #140]	; (400920 <qspi_write+0x9c>)
  400892:	4c24      	ldr	r4, [pc, #144]	; (400924 <qspi_write+0xa0>)
  400894:	47a0      	blx	r4
  400896:	4603      	mov	r3, r0
	if (num_of_bytes == 0) {
  400898:	2a00      	cmp	r2, #0
  40089a:	d038      	beq.n	40090e <qspi_write+0x8a>
	uint32_t num_of_bytes_write = 0;
	uint32_t num_of_attempt = 0;
	uint8_t *pw_data = (uint8_t *)us_data;
	uint8_t Addr_Inc = 0;

	if (num_of_bytes == 1) {
  40089c:	2a01      	cmp	r2, #1
  40089e:	d114      	bne.n	4008ca <qspi_write+0x46>
  4008a0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
		for(;;) {
			if(qspi->QSPI_SR & QSPI_SR_TDRE) {
  4008a4:	6918      	ldr	r0, [r3, #16]
  4008a6:	f010 0f02 	tst.w	r0, #2
  4008aa:	d00b      	beq.n	4008c4 <qspi_write+0x40>
				qspi_write_spi(qspi, (uint16_t)(*us_data));
  4008ac:	8809      	ldrh	r1, [r1, #0]
 */
static inline void qspi_write_spi(Qspi *qspi, uint16_t w_data)
{
	assert(qspi);
	/** Send data */
	while(!(qspi->QSPI_SR & QSPI_SR_TXEMPTY));
  4008ae:	691a      	ldr	r2, [r3, #16]
  4008b0:	f012 0f04 	tst.w	r2, #4
  4008b4:	d0fb      	beq.n	4008ae <qspi_write+0x2a>
	qspi->QSPI_TDR = w_data ;
  4008b6:	60d9      	str	r1, [r3, #12]
	while(!(qspi->QSPI_SR & QSPI_SR_TDRE));
  4008b8:	691a      	ldr	r2, [r3, #16]
  4008ba:	f012 0f02 	tst.w	r2, #2
  4008be:	d0fb      	beq.n	4008b8 <qspi_write+0x34>
	if (num_of_bytes == 1) {
		for(;;) {
			if(qspi->QSPI_SR & QSPI_SR_TDRE) {
				qspi_write_spi(qspi, (uint16_t)(*us_data));
				num_of_attempt = 0;
				status = STATUS_OK;
  4008c0:	2000      	movs	r0, #0
  4008c2:	e027      	b.n	400914 <qspi_write+0x90>
				break;
			} else {
				status = STATUS_ERR_BUSY;
				num_of_attempt++;
				if(num_of_attempt > 0xFFFF) {
  4008c4:	3a01      	subs	r2, #1
  4008c6:	d1ed      	bne.n	4008a4 <qspi_write+0x20>
  4008c8:	e023      	b.n	400912 <qspi_write+0x8e>
					break;
				}
			}
		}
	} else {
		if(qspi->QSPI_MR & QSPI_MR_NBBITS_Msk) {
  4008ca:	6840      	ldr	r0, [r0, #4]
  4008cc:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
			Addr_Inc = sizeof(uint16_t);
		} else {
			Addr_Inc = sizeof(uint8_t);
  4008d0:	2800      	cmp	r0, #0
  4008d2:	bf14      	ite	ne
  4008d4:	f04f 0e02 	movne.w	lr, #2
  4008d8:	f04f 0e01 	moveq.w	lr, #1
				}
			}
		}
	} else {
		if(qspi->QSPI_MR & QSPI_MR_NBBITS_Msk) {
			Addr_Inc = sizeof(uint16_t);
  4008dc:	2400      	movs	r4, #0
				qspi_write_spi(qspi, (uint16_t)(*pw_data));
				pw_data += Addr_Inc;
				num_of_attempt = 0;
				status = STATUS_OK;
			} else {
				status = STATUS_ERR_BUSY;
  4008de:	2519      	movs	r5, #25
		for(; num_of_bytes_write <= num_of_bytes; num_of_bytes_write++) {
			if (qspi->QSPI_SR & QSPI_SR_TXEMPTY) {
				qspi_write_spi(qspi, (uint16_t)(*pw_data));
				pw_data += Addr_Inc;
				num_of_attempt = 0;
				status = STATUS_OK;
  4008e0:	4627      	mov	r7, r4
		} else {
			Addr_Inc = sizeof(uint8_t);
		}

		for(; num_of_bytes_write <= num_of_bytes; num_of_bytes_write++) {
			if (qspi->QSPI_SR & QSPI_SR_TXEMPTY) {
  4008e2:	6918      	ldr	r0, [r3, #16]
  4008e4:	f010 0f04 	tst.w	r0, #4
  4008e8:	d00c      	beq.n	400904 <qspi_write+0x80>
				qspi_write_spi(qspi, (uint16_t)(*pw_data));
  4008ea:	780e      	ldrb	r6, [r1, #0]
 */
static inline void qspi_write_spi(Qspi *qspi, uint16_t w_data)
{
	assert(qspi);
	/** Send data */
	while(!(qspi->QSPI_SR & QSPI_SR_TXEMPTY));
  4008ec:	6918      	ldr	r0, [r3, #16]
  4008ee:	f010 0f04 	tst.w	r0, #4
  4008f2:	d0fb      	beq.n	4008ec <qspi_write+0x68>
	qspi->QSPI_TDR = w_data ;
  4008f4:	60de      	str	r6, [r3, #12]
	while(!(qspi->QSPI_SR & QSPI_SR_TDRE));
  4008f6:	6918      	ldr	r0, [r3, #16]
  4008f8:	f010 0f02 	tst.w	r0, #2
  4008fc:	d0fb      	beq.n	4008f6 <qspi_write+0x72>
		}

		for(; num_of_bytes_write <= num_of_bytes; num_of_bytes_write++) {
			if (qspi->QSPI_SR & QSPI_SR_TXEMPTY) {
				qspi_write_spi(qspi, (uint16_t)(*pw_data));
				pw_data += Addr_Inc;
  4008fe:	4471      	add	r1, lr
				num_of_attempt = 0;
				status = STATUS_OK;
  400900:	4638      	mov	r0, r7
  400902:	e000      	b.n	400906 <qspi_write+0x82>
			} else {
				status = STATUS_ERR_BUSY;
  400904:	4628      	mov	r0, r5
			Addr_Inc = sizeof(uint16_t);
		} else {
			Addr_Inc = sizeof(uint8_t);
		}

		for(; num_of_bytes_write <= num_of_bytes; num_of_bytes_write++) {
  400906:	3401      	adds	r4, #1
  400908:	42a2      	cmp	r2, r4
  40090a:	d2ea      	bcs.n	4008e2 <qspi_write+0x5e>
  40090c:	e002      	b.n	400914 <qspi_write+0x90>
 */
enum status_code qspi_write(Qspi *qspi, uint16_t *us_data, uint32_t num_of_bytes)
{
	assert(qspi);
	if (num_of_bytes == 0) {
		return STATUS_OK;
  40090e:	2000      	movs	r0, #0
  400910:	e000      	b.n	400914 <qspi_write+0x90>
				break;
			} else {
				status = STATUS_ERR_BUSY;
				num_of_attempt++;
				if(num_of_attempt > 0xFFFF) {
					status = ERR_TIMEOUT;
  400912:	20fd      	movs	r0, #253	; 0xfd
			}
		}
	}

	return status;
}
  400914:	b240      	sxtb	r0, r0
  400916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400918:	0040ee54 	.word	0x0040ee54
  40091c:	0040ef00 	.word	0x0040ef00
  400920:	0040ee4c 	.word	0x0040ee4c
  400924:	00408ca9 	.word	0x00408ca9

00400928 <sdramc_init>:
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400928:	4b48      	ldr	r3, [pc, #288]	; (400a4c <sdramc_init+0x124>)
  40092a:	781b      	ldrb	r3, [r3, #0]
  40092c:	2bff      	cmp	r3, #255	; 0xff
  40092e:	d100      	bne.n	400932 <sdramc_init+0xa>
  400930:	e7fe      	b.n	400930 <sdramc_init+0x8>
 *
 * \param p_sdram  Pointer to the sdram memory structure.
 * \param ul_clk  SDRAM clock frequency.
 */
void sdramc_init(sdramc_memory_dev_t *p_sdram, uint32_t ul_clk)
{
  400932:	b470      	push	{r4, r5, r6}
  400934:	b083      	sub	sp, #12
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400936:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40093a:	b672      	cpsid	i
  40093c:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  400940:	2400      	movs	r4, #0
  400942:	4a43      	ldr	r2, [pc, #268]	; (400a50 <sdramc_init+0x128>)
  400944:	7014      	strb	r4, [r2, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400946:	4c41      	ldr	r4, [pc, #260]	; (400a4c <sdramc_init+0x124>)
  400948:	7822      	ldrb	r2, [r4, #0]
  40094a:	3201      	adds	r2, #1
  40094c:	7022      	strb	r2, [r4, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40094e:	b92b      	cbnz	r3, 40095c <sdramc_init+0x34>
		cpu_irq_enable();
  400950:	2201      	movs	r2, #1
  400952:	4b3f      	ldr	r3, [pc, #252]	; (400a50 <sdramc_init+0x128>)
  400954:	701a      	strb	r2, [r3, #0]
  400956:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40095a:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_ACTIVE);

	/* SDRAM device configuration */
	/* Step 1. */
	/* Set the features of SDRAM device into the Configuration Register */
	SDRAMC->SDRAMC_CR = p_sdram->cr.ul_cfg;
  40095c:	6883      	ldr	r3, [r0, #8]
  40095e:	4a3d      	ldr	r2, [pc, #244]	; (400a54 <sdramc_init+0x12c>)
  400960:	6093      	str	r3, [r2, #8]
	/* Step 2. */

	/* For low-power SDRAM, Temperature-Compensated Self Refresh (TCSR),
	   Drive Strength (DS) and Partial Array Self Refresh (PASR) must be set
	   in the Low-power Register. */
	SDRAMC->SDRAMC_LPR = 0;
  400962:	2300      	movs	r3, #0
  400964:	6113      	str	r3, [r2, #16]

	/* Step 3. */
	/* Program the memory device type into the Memory Device Register */
	SDRAMC->SDRAMC_MDR = SDRAMC_MDR_MD_SDRAM;
  400966:	6253      	str	r3, [r2, #36]	; 0x24

	/* Step 4. */

	/* A minimum pause of 200 µs is provided to precede any signal toggle.
	   (6 core cycles per iteration) */
	for (i = 0; i < ((ul_clk / 1000000) * 200 / 6); i++) {
  400968:	9301      	str	r3, [sp, #4]
  40096a:	4b3b      	ldr	r3, [pc, #236]	; (400a58 <sdramc_init+0x130>)
  40096c:	fba3 2301 	umull	r2, r3, r3, r1
  400970:	0c9a      	lsrs	r2, r3, #18
  400972:	23c8      	movs	r3, #200	; 0xc8
  400974:	fb03 f302 	mul.w	r3, r3, r2
  400978:	4a38      	ldr	r2, [pc, #224]	; (400a5c <sdramc_init+0x134>)
  40097a:	fba2 2303 	umull	r2, r3, r2, r3
  40097e:	089b      	lsrs	r3, r3, #2
  400980:	9a01      	ldr	r2, [sp, #4]
  400982:	4293      	cmp	r3, r2
  400984:	d905      	bls.n	400992 <sdramc_init+0x6a>
  400986:	9a01      	ldr	r2, [sp, #4]
  400988:	3201      	adds	r2, #1
  40098a:	9201      	str	r2, [sp, #4]
  40098c:	9a01      	ldr	r2, [sp, #4]
  40098e:	429a      	cmp	r2, r3
  400990:	d3f9      	bcc.n	400986 <sdramc_init+0x5e>
	/* A NOP command is issued to the SDR-SDRAM. Program NOP command into
	   Mode Register, and the application must set Mode to 1 in the Mode
	   Register. Perform a write access to any SDR-SDRAM address to
	   acknowledge this command. Now the clock which drives SDR-SDRAM
	   device is enabled. */
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_NOP;
  400992:	4d30      	ldr	r5, [pc, #192]	; (400a54 <sdramc_init+0x12c>)
  400994:	2201      	movs	r2, #1
  400996:	602a      	str	r2, [r5, #0]
	*pSdram = 0x0;
  400998:	f04f 44e0 	mov.w	r4, #1879048192	; 0x70000000
  40099c:	2200      	movs	r2, #0
  40099e:	8022      	strh	r2, [r4, #0]

	/* An all banks precharge command is issued to the SDR-SDRAM. Program
	   all banks precharge command into Mode Register, and the application
	   must set Mode to 2 in the Mode Register. Perform a write access to
	   any SDRSDRAM address to acknowledge this command. */
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_ALLBANKS_PRECHARGE;
  4009a0:	2602      	movs	r6, #2
  4009a2:	602e      	str	r6, [r5, #0]
	*pSdram = 0x0;
  4009a4:	8022      	strh	r2, [r4, #0]

	/* Add some delays after precharge */
	for (i = 0; i < ((ul_clk / 1000000) * 200 / 6); i++) {
  4009a6:	9201      	str	r2, [sp, #4]
  4009a8:	9a01      	ldr	r2, [sp, #4]
  4009aa:	429a      	cmp	r2, r3
  4009ac:	d205      	bcs.n	4009ba <sdramc_init+0x92>
  4009ae:	9a01      	ldr	r2, [sp, #4]
  4009b0:	3201      	adds	r2, #1
  4009b2:	9201      	str	r2, [sp, #4]
  4009b4:	9a01      	ldr	r2, [sp, #4]
  4009b6:	429a      	cmp	r2, r3
  4009b8:	d3f9      	bcc.n	4009ae <sdramc_init+0x86>
	/* Step 7. */
	/* Eight auto-refresh (CBR) cycles are provided. Program the auto
	   refresh command (CBR) into Mode Register, and the application
	   must set Mode to 4 in the Mode Register. Once in the idle state,
	   eight AUTO REFRESH cycles must be performed. */
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4009ba:	4b26      	ldr	r3, [pc, #152]	; (400a54 <sdramc_init+0x12c>)
  4009bc:	2404      	movs	r4, #4
  4009be:	601c      	str	r4, [r3, #0]
	*pSdram = 0x1;
  4009c0:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
  4009c4:	2501      	movs	r5, #1
  4009c6:	8015      	strh	r5, [r2, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4009c8:	601c      	str	r4, [r3, #0]
	*pSdram = 0x2;
  4009ca:	2502      	movs	r5, #2
  4009cc:	8015      	strh	r5, [r2, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4009ce:	601c      	str	r4, [r3, #0]
	*pSdram = 0x3;
  4009d0:	2503      	movs	r5, #3
  4009d2:	8015      	strh	r5, [r2, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4009d4:	601c      	str	r4, [r3, #0]
	*pSdram = 0x4;
  4009d6:	8014      	strh	r4, [r2, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4009d8:	601c      	str	r4, [r3, #0]
	*pSdram = 0x5;
  4009da:	2605      	movs	r6, #5
  4009dc:	8016      	strh	r6, [r2, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4009de:	601c      	str	r4, [r3, #0]
	*pSdram = 0x6;
  4009e0:	2606      	movs	r6, #6
  4009e2:	8016      	strh	r6, [r2, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4009e4:	601c      	str	r4, [r3, #0]
	*pSdram = 0x7;
  4009e6:	2607      	movs	r6, #7
  4009e8:	8016      	strh	r6, [r2, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4009ea:	601c      	str	r4, [r3, #0]
	*pSdram = 0x8;
  4009ec:	2408      	movs	r4, #8
  4009ee:	8014      	strh	r4, [r2, #0]

	/* Step 8. */
	/* A Mode Register Set (MRS) cycle is issued to program the parameters
	   of the SDRAM devices, in particular CAS latency and burst length. */
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_LOAD_MODEREG;
  4009f0:	601d      	str	r5, [r3, #0]
	*((uint16_t *)(pSdram + p_sdram->ul_mode)) = 0xcafe;
  4009f2:	6844      	ldr	r4, [r0, #4]
  4009f4:	0064      	lsls	r4, r4, #1
  4009f6:	4414      	add	r4, r2
  4009f8:	f64c 25fe 	movw	r5, #51966	; 0xcafe
  4009fc:	8025      	strh	r5, [r4, #0]
	*((uint16_t *)(pSdram + p_sdram->ul_mode)) = 0xcafe;
  4009fe:	6844      	ldr	r4, [r0, #4]
  400a00:	0064      	lsls	r4, r4, #1
  400a02:	4414      	add	r4, r2
  400a04:	8025      	strh	r5, [r4, #0]
	*((uint16_t *)(pSdram + p_sdram->ul_mode)) = 0xcafe;
  400a06:	6844      	ldr	r4, [r0, #4]
  400a08:	0064      	lsls	r4, r4, #1
  400a0a:	4414      	add	r4, r2
  400a0c:	8025      	strh	r5, [r4, #0]
	*((uint16_t *)(pSdram + p_sdram->ul_mode)) = 0xcafe;
  400a0e:	6840      	ldr	r0, [r0, #4]
  400a10:	0040      	lsls	r0, r0, #1
  400a12:	4410      	add	r0, r2
  400a14:	8005      	strh	r5, [r0, #0]

	/* Step 10. */
	/* The application must go into Normal Mode, setting Mode to 0 in the
	   Mode Register and perform a write access at any location in the\
	   SDRAM to acknowledge this command. */
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_NORMAL;
  400a16:	2000      	movs	r0, #0
  400a18:	6018      	str	r0, [r3, #0]
	*pSdram = 0x0;
  400a1a:	8010      	strh	r0, [r2, #0]

	/* Step 11. */

	/* Write the refresh rate into the count field in the SDRAMC Refresh
	   Timer register. Set Refresh timer to 15.625 us. */
	i = ul_clk / 1000u;
  400a1c:	4a10      	ldr	r2, [pc, #64]	; (400a60 <sdramc_init+0x138>)
  400a1e:	fba2 1201 	umull	r1, r2, r2, r1
  400a22:	0992      	lsrs	r2, r2, #6
  400a24:	9201      	str	r2, [sp, #4]
	i *= 7800u;
  400a26:	9901      	ldr	r1, [sp, #4]
  400a28:	f641 6278 	movw	r2, #7800	; 0x1e78
  400a2c:	fb02 f201 	mul.w	r2, r2, r1
  400a30:	9201      	str	r2, [sp, #4]
	i /= 1000000u;
  400a32:	9a01      	ldr	r2, [sp, #4]
  400a34:	4908      	ldr	r1, [pc, #32]	; (400a58 <sdramc_init+0x130>)
  400a36:	fba1 1202 	umull	r1, r2, r1, r2
  400a3a:	0c92      	lsrs	r2, r2, #18
  400a3c:	9201      	str	r2, [sp, #4]
	SDRAMC->SDRAMC_TR = SDRAMC_TR_COUNT(i);
  400a3e:	9a01      	ldr	r2, [sp, #4]
  400a40:	f3c2 020b 	ubfx	r2, r2, #0, #12
  400a44:	605a      	str	r2, [r3, #4]
}
  400a46:	b003      	add	sp, #12
  400a48:	bc70      	pop	{r4, r5, r6}
  400a4a:	4770      	bx	lr
  400a4c:	2040c474 	.word	0x2040c474
  400a50:	20400010 	.word	0x20400010
  400a54:	40084000 	.word	0x40084000
  400a58:	431bde83 	.word	0x431bde83
  400a5c:	aaaaaaab 	.word	0xaaaaaaab
  400a60:	10624dd3 	.word	0x10624dd3

00400a64 <supc_switch_sclk_to_32kxtal>:
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void supc_switch_sclk_to_32kxtal(Supc *p_supc, uint32_t ul_bypass)
{
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400a64:	2901      	cmp	r1, #1
  400a66:	d104      	bne.n	400a72 <supc_switch_sclk_to_32kxtal+0xe>
		p_supc->SUPC_MR |= SUPC_MR_KEY_PASSWD | SUPC_MR_OSCBYPASS;
  400a68:	6882      	ldr	r2, [r0, #8]
  400a6a:	4b06      	ldr	r3, [pc, #24]	; (400a84 <supc_switch_sclk_to_32kxtal+0x20>)
  400a6c:	4313      	orrs	r3, r2
  400a6e:	6083      	str	r3, [r0, #8]
  400a70:	e003      	b.n	400a7a <supc_switch_sclk_to_32kxtal+0x16>
	} else {
		p_supc->SUPC_MR &= ~(SUPC_MR_KEY_PASSWD | SUPC_MR_OSCBYPASS);
  400a72:	6882      	ldr	r2, [r0, #8]
  400a74:	4b04      	ldr	r3, [pc, #16]	; (400a88 <supc_switch_sclk_to_32kxtal+0x24>)
  400a76:	4013      	ands	r3, r2
  400a78:	6083      	str	r3, [r0, #8]
	}

	p_supc->SUPC_CR |= SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400a7a:	6802      	ldr	r2, [r0, #0]
  400a7c:	4b03      	ldr	r3, [pc, #12]	; (400a8c <supc_switch_sclk_to_32kxtal+0x28>)
  400a7e:	4313      	orrs	r3, r2
  400a80:	6003      	str	r3, [r0, #0]
  400a82:	4770      	bx	lr
  400a84:	a5100000 	.word	0xa5100000
  400a88:	5aefffff 	.word	0x5aefffff
  400a8c:	a5000008 	.word	0xa5000008

00400a90 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400a90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400a94:	6043      	str	r3, [r0, #4]
  400a96:	4770      	bx	lr

00400a98 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  400a98:	4b0d      	ldr	r3, [pc, #52]	; (400ad0 <prvTaskExitError+0x38>)
  400a9a:	681b      	ldr	r3, [r3, #0]
  400a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
  400aa0:	d00a      	beq.n	400ab8 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400aa2:	f04f 0380 	mov.w	r3, #128	; 0x80
  400aa6:	b672      	cpsid	i
  400aa8:	f383 8811 	msr	BASEPRI, r3
  400aac:	f3bf 8f6f 	isb	sy
  400ab0:	f3bf 8f4f 	dsb	sy
  400ab4:	b662      	cpsie	i
  400ab6:	e7fe      	b.n	400ab6 <prvTaskExitError+0x1e>
  400ab8:	f04f 0380 	mov.w	r3, #128	; 0x80
  400abc:	b672      	cpsid	i
  400abe:	f383 8811 	msr	BASEPRI, r3
  400ac2:	f3bf 8f6f 	isb	sy
  400ac6:	f3bf 8f4f 	dsb	sy
  400aca:	b662      	cpsie	i
	portDISABLE_INTERRUPTS();
	for( ;; );
  400acc:	e7fe      	b.n	400acc <prvTaskExitError+0x34>
  400ace:	bf00      	nop
  400ad0:	2040000c 	.word	0x2040000c

00400ad4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  400ad4:	4806      	ldr	r0, [pc, #24]	; (400af0 <prvPortStartFirstTask+0x1c>)
  400ad6:	6800      	ldr	r0, [r0, #0]
  400ad8:	6800      	ldr	r0, [r0, #0]
  400ada:	f380 8808 	msr	MSP, r0
  400ade:	b662      	cpsie	i
  400ae0:	b661      	cpsie	f
  400ae2:	f3bf 8f4f 	dsb	sy
  400ae6:	f3bf 8f6f 	isb	sy
  400aea:	df00      	svc	0
  400aec:	bf00      	nop
  400aee:	0000      	.short	0x0000
  400af0:	e000ed08 	.word	0xe000ed08

00400af4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400af4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400b04 <vPortEnableVFP+0x10>
  400af8:	6801      	ldr	r1, [r0, #0]
  400afa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400afe:	6001      	str	r1, [r0, #0]
  400b00:	4770      	bx	lr
  400b02:	0000      	.short	0x0000
  400b04:	e000ed88 	.word	0xe000ed88

00400b08 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400b08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400b0c:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  400b10:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400b14:	4b05      	ldr	r3, [pc, #20]	; (400b2c <pxPortInitialiseStack+0x24>)
  400b16:	f840 3c0c 	str.w	r3, [r0, #-12]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400b1a:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400b1e:	f06f 0302 	mvn.w	r3, #2
  400b22:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  400b26:	3844      	subs	r0, #68	; 0x44
  400b28:	4770      	bx	lr
  400b2a:	bf00      	nop
  400b2c:	00400a99 	.word	0x00400a99

00400b30 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
  400b30:	4b06      	ldr	r3, [pc, #24]	; (400b4c <pxCurrentTCBConst2>)
  400b32:	6819      	ldr	r1, [r3, #0]
  400b34:	6808      	ldr	r0, [r1, #0]
  400b36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400b3a:	f380 8809 	msr	PSP, r0
  400b3e:	f3bf 8f6f 	isb	sy
  400b42:	f04f 0000 	mov.w	r0, #0
  400b46:	f380 8811 	msr	BASEPRI, r0
  400b4a:	4770      	bx	lr

00400b4c <pxCurrentTCBConst2>:
  400b4c:	2040c390 	.word	0x2040c390

00400b50 <vPortEnterCritical>:
  400b50:	f04f 0380 	mov.w	r3, #128	; 0x80
  400b54:	b672      	cpsid	i
  400b56:	f383 8811 	msr	BASEPRI, r3
  400b5a:	f3bf 8f6f 	isb	sy
  400b5e:	f3bf 8f4f 	dsb	sy
  400b62:	b662      	cpsie	i
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
  400b64:	4a0b      	ldr	r2, [pc, #44]	; (400b94 <vPortEnterCritical+0x44>)
  400b66:	6813      	ldr	r3, [r2, #0]
  400b68:	3301      	adds	r3, #1
  400b6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
  400b6c:	2b01      	cmp	r3, #1
  400b6e:	d10f      	bne.n	400b90 <vPortEnterCritical+0x40>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  400b70:	4b09      	ldr	r3, [pc, #36]	; (400b98 <vPortEnterCritical+0x48>)
  400b72:	681b      	ldr	r3, [r3, #0]
  400b74:	f013 0fff 	tst.w	r3, #255	; 0xff
  400b78:	d00a      	beq.n	400b90 <vPortEnterCritical+0x40>
  400b7a:	f04f 0380 	mov.w	r3, #128	; 0x80
  400b7e:	b672      	cpsid	i
  400b80:	f383 8811 	msr	BASEPRI, r3
  400b84:	f3bf 8f6f 	isb	sy
  400b88:	f3bf 8f4f 	dsb	sy
  400b8c:	b662      	cpsie	i
  400b8e:	e7fe      	b.n	400b8e <vPortEnterCritical+0x3e>
  400b90:	4770      	bx	lr
  400b92:	bf00      	nop
  400b94:	2040000c 	.word	0x2040000c
  400b98:	e000ed04 	.word	0xe000ed04

00400b9c <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
  400b9c:	4b0a      	ldr	r3, [pc, #40]	; (400bc8 <vPortExitCritical+0x2c>)
  400b9e:	681b      	ldr	r3, [r3, #0]
  400ba0:	b953      	cbnz	r3, 400bb8 <vPortExitCritical+0x1c>
  400ba2:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ba6:	b672      	cpsid	i
  400ba8:	f383 8811 	msr	BASEPRI, r3
  400bac:	f3bf 8f6f 	isb	sy
  400bb0:	f3bf 8f4f 	dsb	sy
  400bb4:	b662      	cpsie	i
  400bb6:	e7fe      	b.n	400bb6 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  400bb8:	3b01      	subs	r3, #1
  400bba:	4a03      	ldr	r2, [pc, #12]	; (400bc8 <vPortExitCritical+0x2c>)
  400bbc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  400bbe:	b90b      	cbnz	r3, 400bc4 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400bc0:	f383 8811 	msr	BASEPRI, r3
  400bc4:	4770      	bx	lr
  400bc6:	bf00      	nop
  400bc8:	2040000c 	.word	0x2040000c

00400bcc <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
  400bcc:	f3ef 8009 	mrs	r0, PSP
  400bd0:	f3bf 8f6f 	isb	sy
  400bd4:	4b15      	ldr	r3, [pc, #84]	; (400c2c <pxCurrentTCBConst>)
  400bd6:	681a      	ldr	r2, [r3, #0]
  400bd8:	f01e 0f10 	tst.w	lr, #16
  400bdc:	bf08      	it	eq
  400bde:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400be2:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400be6:	6010      	str	r0, [r2, #0]
  400be8:	f84d 3d04 	str.w	r3, [sp, #-4]!
  400bec:	f04f 0080 	mov.w	r0, #128	; 0x80
  400bf0:	b672      	cpsid	i
  400bf2:	f380 8811 	msr	BASEPRI, r0
  400bf6:	f3bf 8f4f 	dsb	sy
  400bfa:	f3bf 8f6f 	isb	sy
  400bfe:	b662      	cpsie	i
  400c00:	f001 f92c 	bl	401e5c <vTaskSwitchContext>
  400c04:	f04f 0000 	mov.w	r0, #0
  400c08:	f380 8811 	msr	BASEPRI, r0
  400c0c:	bc08      	pop	{r3}
  400c0e:	6819      	ldr	r1, [r3, #0]
  400c10:	6808      	ldr	r0, [r1, #0]
  400c12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c16:	f01e 0f10 	tst.w	lr, #16
  400c1a:	bf08      	it	eq
  400c1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400c20:	f380 8809 	msr	PSP, r0
  400c24:	f3bf 8f6f 	isb	sy
  400c28:	4770      	bx	lr
  400c2a:	bf00      	nop

00400c2c <pxCurrentTCBConst>:
  400c2c:	2040c390 	.word	0x2040c390

00400c30 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
  400c30:	b508      	push	{r3, lr}

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  400c32:	f3ef 8311 	mrs	r3, BASEPRI
  400c36:	f04f 0280 	mov.w	r2, #128	; 0x80
  400c3a:	b672      	cpsid	i
  400c3c:	f382 8811 	msr	BASEPRI, r2
  400c40:	f3bf 8f6f 	isb	sy
  400c44:	f3bf 8f4f 	dsb	sy
  400c48:	b662      	cpsie	i
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
  400c4a:	4b05      	ldr	r3, [pc, #20]	; (400c60 <SysTick_Handler+0x30>)
  400c4c:	4798      	blx	r3
  400c4e:	b118      	cbz	r0, 400c58 <SysTick_Handler+0x28>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400c50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400c54:	4b03      	ldr	r3, [pc, #12]	; (400c64 <SysTick_Handler+0x34>)
  400c56:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400c58:	2300      	movs	r3, #0
  400c5a:	f383 8811 	msr	BASEPRI, r3
  400c5e:	bd08      	pop	{r3, pc}
  400c60:	00401af1 	.word	0x00401af1
  400c64:	e000ed04 	.word	0xe000ed04

00400c68 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  400c68:	4a03      	ldr	r2, [pc, #12]	; (400c78 <vPortSetupTimerInterrupt+0x10>)
  400c6a:	4b04      	ldr	r3, [pc, #16]	; (400c7c <vPortSetupTimerInterrupt+0x14>)
  400c6c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  400c6e:	2207      	movs	r2, #7
  400c70:	3b04      	subs	r3, #4
  400c72:	601a      	str	r2, [r3, #0]
  400c74:	4770      	bx	lr
  400c76:	bf00      	nop
  400c78:	000493df 	.word	0x000493df
  400c7c:	e000e014 	.word	0xe000e014

00400c80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
  400c80:	b500      	push	{lr}
  400c82:	b083      	sub	sp, #12
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  400c84:	4b25      	ldr	r3, [pc, #148]	; (400d1c <xPortStartScheduler+0x9c>)
  400c86:	781a      	ldrb	r2, [r3, #0]
  400c88:	b2d2      	uxtb	r2, r2
  400c8a:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  400c8c:	22ff      	movs	r2, #255	; 0xff
  400c8e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  400c90:	781b      	ldrb	r3, [r3, #0]
  400c92:	b2db      	uxtb	r3, r3
  400c94:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  400c98:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400ca0:	4a1f      	ldr	r2, [pc, #124]	; (400d20 <xPortStartScheduler+0xa0>)
  400ca2:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  400ca4:	2207      	movs	r2, #7
  400ca6:	4b1f      	ldr	r3, [pc, #124]	; (400d24 <xPortStartScheduler+0xa4>)
  400ca8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  400caa:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400cae:	f013 0f80 	tst.w	r3, #128	; 0x80
  400cb2:	d010      	beq.n	400cd6 <xPortStartScheduler+0x56>
  400cb4:	2206      	movs	r2, #6
  400cb6:	e000      	b.n	400cba <xPortStartScheduler+0x3a>
  400cb8:	460a      	mov	r2, r1
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  400cba:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400cbe:	005b      	lsls	r3, r3, #1
  400cc0:	b2db      	uxtb	r3, r3
  400cc2:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  400cc6:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400cca:	1e51      	subs	r1, r2, #1
  400ccc:	f013 0f80 	tst.w	r3, #128	; 0x80
  400cd0:	d1f2      	bne.n	400cb8 <xPortStartScheduler+0x38>
  400cd2:	4b14      	ldr	r3, [pc, #80]	; (400d24 <xPortStartScheduler+0xa4>)
  400cd4:	601a      	str	r2, [r3, #0]
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  400cd6:	4a13      	ldr	r2, [pc, #76]	; (400d24 <xPortStartScheduler+0xa4>)
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  400cd8:	6813      	ldr	r3, [r2, #0]
  400cda:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  400cdc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400ce0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  400ce2:	9b01      	ldr	r3, [sp, #4]
  400ce4:	b2db      	uxtb	r3, r3
  400ce6:	4a0d      	ldr	r2, [pc, #52]	; (400d1c <xPortStartScheduler+0x9c>)
  400ce8:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  400cea:	4b0f      	ldr	r3, [pc, #60]	; (400d28 <xPortStartScheduler+0xa8>)
  400cec:	681a      	ldr	r2, [r3, #0]
  400cee:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  400cf2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  400cf4:	681a      	ldr	r2, [r3, #0]
  400cf6:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  400cfa:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  400cfc:	4b0b      	ldr	r3, [pc, #44]	; (400d2c <xPortStartScheduler+0xac>)
  400cfe:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  400d00:	2200      	movs	r2, #0
  400d02:	4b0b      	ldr	r3, [pc, #44]	; (400d30 <xPortStartScheduler+0xb0>)
  400d04:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
  400d06:	4b0b      	ldr	r3, [pc, #44]	; (400d34 <xPortStartScheduler+0xb4>)
  400d08:	4798      	blx	r3

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  400d0a:	4a0b      	ldr	r2, [pc, #44]	; (400d38 <xPortStartScheduler+0xb8>)
  400d0c:	6813      	ldr	r3, [r2, #0]
  400d0e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  400d12:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  400d14:	4b09      	ldr	r3, [pc, #36]	; (400d3c <xPortStartScheduler+0xbc>)
  400d16:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
  400d18:	4b09      	ldr	r3, [pc, #36]	; (400d40 <xPortStartScheduler+0xc0>)
  400d1a:	4798      	blx	r3
  400d1c:	e000e400 	.word	0xe000e400
  400d20:	2040094c 	.word	0x2040094c
  400d24:	20400950 	.word	0x20400950
  400d28:	e000ed20 	.word	0xe000ed20
  400d2c:	00400c69 	.word	0x00400c69
  400d30:	2040000c 	.word	0x2040000c
  400d34:	00400af5 	.word	0x00400af5
  400d38:	e000ef34 	.word	0xe000ef34
  400d3c:	00400ad5 	.word	0x00400ad5
  400d40:	00400a99 	.word	0x00400a99

00400d44 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  400d44:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  400d48:	2b0f      	cmp	r3, #15
  400d4a:	d911      	bls.n	400d70 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  400d4c:	4a12      	ldr	r2, [pc, #72]	; (400d98 <vPortValidateInterruptPriority+0x54>)
  400d4e:	5c9b      	ldrb	r3, [r3, r2]
  400d50:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  400d52:	4a12      	ldr	r2, [pc, #72]	; (400d9c <vPortValidateInterruptPriority+0x58>)
  400d54:	7812      	ldrb	r2, [r2, #0]
  400d56:	429a      	cmp	r2, r3
  400d58:	d90a      	bls.n	400d70 <vPortValidateInterruptPriority+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400d5a:	f04f 0380 	mov.w	r3, #128	; 0x80
  400d5e:	b672      	cpsid	i
  400d60:	f383 8811 	msr	BASEPRI, r3
  400d64:	f3bf 8f6f 	isb	sy
  400d68:	f3bf 8f4f 	dsb	sy
  400d6c:	b662      	cpsie	i
  400d6e:	e7fe      	b.n	400d6e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  400d70:	4b0b      	ldr	r3, [pc, #44]	; (400da0 <vPortValidateInterruptPriority+0x5c>)
  400d72:	681b      	ldr	r3, [r3, #0]
  400d74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400d78:	4a0a      	ldr	r2, [pc, #40]	; (400da4 <vPortValidateInterruptPriority+0x60>)
  400d7a:	6812      	ldr	r2, [r2, #0]
  400d7c:	4293      	cmp	r3, r2
  400d7e:	d90a      	bls.n	400d96 <vPortValidateInterruptPriority+0x52>
  400d80:	f04f 0380 	mov.w	r3, #128	; 0x80
  400d84:	b672      	cpsid	i
  400d86:	f383 8811 	msr	BASEPRI, r3
  400d8a:	f3bf 8f6f 	isb	sy
  400d8e:	f3bf 8f4f 	dsb	sy
  400d92:	b662      	cpsie	i
  400d94:	e7fe      	b.n	400d94 <vPortValidateInterruptPriority+0x50>
  400d96:	4770      	bx	lr
  400d98:	e000e3f0 	.word	0xe000e3f0
  400d9c:	2040094c 	.word	0x2040094c
  400da0:	e000ed0c 	.word	0xe000ed0c
  400da4:	20400950 	.word	0x20400950

00400da8 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  400da8:	b538      	push	{r3, r4, r5, lr}
  400daa:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  400dac:	f010 0f07 	tst.w	r0, #7
  400db0:	d002      	beq.n	400db8 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  400db2:	f020 0407 	bic.w	r4, r0, #7
  400db6:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  400db8:	4b0e      	ldr	r3, [pc, #56]	; (400df4 <pvPortMalloc+0x4c>)
  400dba:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  400dbc:	4b0e      	ldr	r3, [pc, #56]	; (400df8 <pvPortMalloc+0x50>)
  400dbe:	681b      	ldr	r3, [r3, #0]
  400dc0:	b923      	cbnz	r3, 400dcc <pvPortMalloc+0x24>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  400dc2:	4b0e      	ldr	r3, [pc, #56]	; (400dfc <pvPortMalloc+0x54>)
  400dc4:	f023 0307 	bic.w	r3, r3, #7
  400dc8:	4a0b      	ldr	r2, [pc, #44]	; (400df8 <pvPortMalloc+0x50>)
  400dca:	6013      	str	r3, [r2, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  400dcc:	4b0c      	ldr	r3, [pc, #48]	; (400e00 <pvPortMalloc+0x58>)
  400dce:	681b      	ldr	r3, [r3, #0]
  400dd0:	441c      	add	r4, r3
  400dd2:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  400dd6:	4294      	cmp	r4, r2
  400dd8:	d807      	bhi.n	400dea <pvPortMalloc+0x42>
  400dda:	42a3      	cmp	r3, r4
  400ddc:	d205      	bcs.n	400dea <pvPortMalloc+0x42>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  400dde:	4a06      	ldr	r2, [pc, #24]	; (400df8 <pvPortMalloc+0x50>)
  400de0:	6815      	ldr	r5, [r2, #0]
  400de2:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  400de4:	4b06      	ldr	r3, [pc, #24]	; (400e00 <pvPortMalloc+0x58>)
  400de6:	601c      	str	r4, [r3, #0]
  400de8:	e000      	b.n	400dec <pvPortMalloc+0x44>

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
void *pvReturn = NULL;
  400dea:	2500      	movs	r5, #0
			xNextFreeByte += xWantedSize;
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  400dec:	4b05      	ldr	r3, [pc, #20]	; (400e04 <pvPortMalloc+0x5c>)
  400dee:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
  400df0:	4628      	mov	r0, r5
  400df2:	bd38      	pop	{r3, r4, r5, pc}
  400df4:	00401ad5 	.word	0x00401ad5
  400df8:	2040c158 	.word	0x2040c158
  400dfc:	20400960 	.word	0x20400960
  400e00:	20400954 	.word	0x20400954
  400e04:	00401c25 	.word	0x00401c25

00400e08 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
  400e08:	b150      	cbz	r0, 400e20 <vPortFree+0x18>
  400e0a:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e0e:	b672      	cpsid	i
  400e10:	f383 8811 	msr	BASEPRI, r3
  400e14:	f3bf 8f6f 	isb	sy
  400e18:	f3bf 8f4f 	dsb	sy
  400e1c:	b662      	cpsie	i
  400e1e:	e7fe      	b.n	400e1e <vPortFree+0x16>
  400e20:	4770      	bx	lr
  400e22:	bf00      	nop

00400e24 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400e24:	f100 0308 	add.w	r3, r0, #8
  400e28:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400e2a:	f04f 32ff 	mov.w	r2, #4294967295
  400e2e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400e30:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400e32:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  400e34:	2300      	movs	r3, #0
  400e36:	6003      	str	r3, [r0, #0]
  400e38:	4770      	bx	lr
  400e3a:	bf00      	nop

00400e3c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  400e3c:	2300      	movs	r3, #0
  400e3e:	6103      	str	r3, [r0, #16]
  400e40:	4770      	bx	lr
  400e42:	bf00      	nop

00400e44 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  400e44:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  400e46:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  400e48:	689a      	ldr	r2, [r3, #8]
  400e4a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400e4c:	689a      	ldr	r2, [r3, #8]
  400e4e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400e50:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400e52:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400e54:	6803      	ldr	r3, [r0, #0]
  400e56:	3301      	adds	r3, #1
  400e58:	6003      	str	r3, [r0, #0]
  400e5a:	4770      	bx	lr

00400e5c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  400e5c:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  400e5e:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400e60:	f1b5 3fff 	cmp.w	r5, #4294967295
  400e64:	d101      	bne.n	400e6a <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  400e66:	6902      	ldr	r2, [r0, #16]
  400e68:	e007      	b.n	400e7a <vListInsert+0x1e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400e6a:	f100 0208 	add.w	r2, r0, #8
  400e6e:	e000      	b.n	400e72 <vListInsert+0x16>
  400e70:	461a      	mov	r2, r3
  400e72:	6853      	ldr	r3, [r2, #4]
  400e74:	681c      	ldr	r4, [r3, #0]
  400e76:	42a5      	cmp	r5, r4
  400e78:	d2fa      	bcs.n	400e70 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400e7a:	6853      	ldr	r3, [r2, #4]
  400e7c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  400e7e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400e80:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  400e82:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400e84:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400e86:	6803      	ldr	r3, [r0, #0]
  400e88:	3301      	adds	r3, #1
  400e8a:	6003      	str	r3, [r0, #0]
}
  400e8c:	bc30      	pop	{r4, r5}
  400e8e:	4770      	bx	lr

00400e90 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  400e90:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400e92:	6842      	ldr	r2, [r0, #4]
  400e94:	6881      	ldr	r1, [r0, #8]
  400e96:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400e98:	6882      	ldr	r2, [r0, #8]
  400e9a:	6841      	ldr	r1, [r0, #4]
  400e9c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400e9e:	685a      	ldr	r2, [r3, #4]
  400ea0:	4282      	cmp	r2, r0
  400ea2:	d101      	bne.n	400ea8 <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400ea4:	6892      	ldr	r2, [r2, #8]
  400ea6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  400ea8:	2200      	movs	r2, #0
  400eaa:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400eac:	6818      	ldr	r0, [r3, #0]
  400eae:	3801      	subs	r0, #1
  400eb0:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  400eb2:	4770      	bx	lr

00400eb4 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  400eb4:	b538      	push	{r3, r4, r5, lr}
  400eb6:	4604      	mov	r4, r0
  400eb8:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  400eba:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400ebc:	b942      	cbnz	r2, 400ed0 <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400ebe:	6803      	ldr	r3, [r0, #0]
  400ec0:	2b00      	cmp	r3, #0
  400ec2:	d12b      	bne.n	400f1c <prvCopyDataToQueue+0x68>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  400ec4:	6840      	ldr	r0, [r0, #4]
  400ec6:	4b1b      	ldr	r3, [pc, #108]	; (400f34 <prvCopyDataToQueue+0x80>)
  400ec8:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  400eca:	2300      	movs	r3, #0
  400ecc:	6063      	str	r3, [r4, #4]
  400ece:	e02c      	b.n	400f2a <prvCopyDataToQueue+0x76>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
  400ed0:	b96d      	cbnz	r5, 400eee <prvCopyDataToQueue+0x3a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  400ed2:	6880      	ldr	r0, [r0, #8]
  400ed4:	4b18      	ldr	r3, [pc, #96]	; (400f38 <prvCopyDataToQueue+0x84>)
  400ed6:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  400ed8:	68a2      	ldr	r2, [r4, #8]
  400eda:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400edc:	4413      	add	r3, r2
  400ede:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400ee0:	6862      	ldr	r2, [r4, #4]
  400ee2:	4293      	cmp	r3, r2
  400ee4:	d31c      	bcc.n	400f20 <prvCopyDataToQueue+0x6c>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  400ee6:	6823      	ldr	r3, [r4, #0]
  400ee8:	60a3      	str	r3, [r4, #8]
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
  400eea:	2000      	movs	r0, #0
  400eec:	e01d      	b.n	400f2a <prvCopyDataToQueue+0x76>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  400eee:	68c0      	ldr	r0, [r0, #12]
  400ef0:	4b11      	ldr	r3, [pc, #68]	; (400f38 <prvCopyDataToQueue+0x84>)
  400ef2:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  400ef4:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400ef6:	425b      	negs	r3, r3
  400ef8:	68e2      	ldr	r2, [r4, #12]
  400efa:	441a      	add	r2, r3
  400efc:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400efe:	6821      	ldr	r1, [r4, #0]
  400f00:	428a      	cmp	r2, r1
  400f02:	d202      	bcs.n	400f0a <prvCopyDataToQueue+0x56>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  400f04:	6862      	ldr	r2, [r4, #4]
  400f06:	4413      	add	r3, r2
  400f08:	60e3      	str	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
  400f0a:	2d02      	cmp	r5, #2
  400f0c:	d10a      	bne.n	400f24 <prvCopyDataToQueue+0x70>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  400f0e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400f10:	b153      	cbz	r3, 400f28 <prvCopyDataToQueue+0x74>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
  400f12:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400f14:	3b01      	subs	r3, #1
  400f16:	63a3      	str	r3, [r4, #56]	; 0x38
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
  400f18:	2000      	movs	r0, #0
  400f1a:	e006      	b.n	400f2a <prvCopyDataToQueue+0x76>
  400f1c:	2000      	movs	r0, #0
  400f1e:	e004      	b.n	400f2a <prvCopyDataToQueue+0x76>
  400f20:	2000      	movs	r0, #0
  400f22:	e002      	b.n	400f2a <prvCopyDataToQueue+0x76>
  400f24:	2000      	movs	r0, #0
  400f26:	e000      	b.n	400f2a <prvCopyDataToQueue+0x76>
  400f28:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  400f2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400f2c:	3301      	adds	r3, #1
  400f2e:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  400f30:	bd38      	pop	{r3, r4, r5, pc}
  400f32:	bf00      	nop
  400f34:	00402229 	.word	0x00402229
  400f38:	00409301 	.word	0x00409301

00400f3c <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  400f3c:	b530      	push	{r4, r5, lr}
  400f3e:	b083      	sub	sp, #12
  400f40:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  400f42:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  400f44:	b954      	cbnz	r4, 400f5c <prvNotifyQueueSetContainer+0x20>
  400f46:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f4a:	b672      	cpsid	i
  400f4c:	f383 8811 	msr	BASEPRI, r3
  400f50:	f3bf 8f6f 	isb	sy
  400f54:	f3bf 8f4f 	dsb	sy
  400f58:	b662      	cpsie	i
  400f5a:	e7fe      	b.n	400f5a <prvNotifyQueueSetContainer+0x1e>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  400f5c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400f5e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400f60:	429a      	cmp	r2, r3
  400f62:	d30a      	bcc.n	400f7a <prvNotifyQueueSetContainer+0x3e>
  400f64:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f68:	b672      	cpsid	i
  400f6a:	f383 8811 	msr	BASEPRI, r3
  400f6e:	f3bf 8f6f 	isb	sy
  400f72:	f3bf 8f4f 	dsb	sy
  400f76:	b662      	cpsie	i
  400f78:	e7fe      	b.n	400f78 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  400f7a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400f7c:	4293      	cmp	r3, r2
  400f7e:	d917      	bls.n	400fb0 <prvNotifyQueueSetContainer+0x74>
  400f80:	460a      	mov	r2, r1
		{
			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  400f82:	4620      	mov	r0, r4
  400f84:	a901      	add	r1, sp, #4
  400f86:	4b0c      	ldr	r3, [pc, #48]	; (400fb8 <prvNotifyQueueSetContainer+0x7c>)
  400f88:	4798      	blx	r3
  400f8a:	4605      	mov	r5, r0

			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  400f8c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
  400f92:	d109      	bne.n	400fa8 <prvNotifyQueueSetContainer+0x6c>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  400f94:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400f96:	b163      	cbz	r3, 400fb2 <prvNotifyQueueSetContainer+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  400f98:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400f9c:	4b07      	ldr	r3, [pc, #28]	; (400fbc <prvNotifyQueueSetContainer+0x80>)
  400f9e:	4798      	blx	r3
  400fa0:	2800      	cmp	r0, #0
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
  400fa2:	bf18      	it	ne
  400fa4:	2501      	movne	r5, #1
  400fa6:	e004      	b.n	400fb2 <prvNotifyQueueSetContainer+0x76>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				( pxQueueSetContainer->xTxLock )++;
  400fa8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400faa:	3301      	adds	r3, #1
  400fac:	64a3      	str	r3, [r4, #72]	; 0x48
  400fae:	e000      	b.n	400fb2 <prvNotifyQueueSetContainer+0x76>
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
  400fb0:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  400fb2:	4628      	mov	r0, r5
  400fb4:	b003      	add	sp, #12
  400fb6:	bd30      	pop	{r4, r5, pc}
  400fb8:	00400eb5 	.word	0x00400eb5
  400fbc:	00401ff9 	.word	0x00401ff9

00400fc0 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  400fc0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400fc2:	b172      	cbz	r2, 400fe2 <prvCopyDataFromQueue+0x22>
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
  400fc4:	b510      	push	{r4, lr}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  400fc6:	68c3      	ldr	r3, [r0, #12]
  400fc8:	4413      	add	r3, r2
  400fca:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  400fcc:	6844      	ldr	r4, [r0, #4]
  400fce:	42a3      	cmp	r3, r4
  400fd0:	d301      	bcc.n	400fd6 <prvCopyDataFromQueue+0x16>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  400fd2:	6803      	ldr	r3, [r0, #0]
  400fd4:	60c3      	str	r3, [r0, #12]
  400fd6:	4603      	mov	r3, r0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  400fd8:	4608      	mov	r0, r1
  400fda:	68d9      	ldr	r1, [r3, #12]
  400fdc:	4b01      	ldr	r3, [pc, #4]	; (400fe4 <prvCopyDataFromQueue+0x24>)
  400fde:	4798      	blx	r3
  400fe0:	bd10      	pop	{r4, pc}
  400fe2:	4770      	bx	lr
  400fe4:	00409301 	.word	0x00409301

00400fe8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
  400fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400fea:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  400fec:	4b20      	ldr	r3, [pc, #128]	; (401070 <prvUnlockQueue+0x88>)
  400fee:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  400ff0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400ff2:	2b00      	cmp	r3, #0
  400ff4:	dd18      	ble.n	401028 <prvUnlockQueue+0x40>
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  400ff6:	4d1f      	ldr	r5, [pc, #124]	; (401074 <prvUnlockQueue+0x8c>)
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
  400ff8:	4f1f      	ldr	r7, [pc, #124]	; (401078 <prvUnlockQueue+0x90>)
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400ffa:	4e20      	ldr	r6, [pc, #128]	; (40107c <prvUnlockQueue+0x94>)
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
  400ffc:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400ffe:	b133      	cbz	r3, 40100e <prvUnlockQueue+0x26>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401000:	4620      	mov	r0, r4
  401002:	2100      	movs	r1, #0
  401004:	47a8      	blx	r5
  401006:	2801      	cmp	r0, #1
  401008:	d108      	bne.n	40101c <prvUnlockQueue+0x34>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
  40100a:	47b8      	blx	r7
  40100c:	e006      	b.n	40101c <prvUnlockQueue+0x34>
				}
				else
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40100e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401010:	b153      	cbz	r3, 401028 <prvUnlockQueue+0x40>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401012:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401016:	47b0      	blx	r6
  401018:	b100      	cbz	r0, 40101c <prvUnlockQueue+0x34>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
  40101a:	47b8      	blx	r7
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
  40101c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40101e:	3b01      	subs	r3, #1
  401020:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401022:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401024:	2b00      	cmp	r3, #0
  401026:	dce9      	bgt.n	400ffc <prvUnlockQueue+0x14>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
  401028:	f04f 33ff 	mov.w	r3, #4294967295
  40102c:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  40102e:	4b14      	ldr	r3, [pc, #80]	; (401080 <prvUnlockQueue+0x98>)
  401030:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  401032:	4b0f      	ldr	r3, [pc, #60]	; (401070 <prvUnlockQueue+0x88>)
  401034:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401036:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401038:	2b00      	cmp	r3, #0
  40103a:	dd13      	ble.n	401064 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40103c:	6923      	ldr	r3, [r4, #16]
  40103e:	b91b      	cbnz	r3, 401048 <prvUnlockQueue+0x60>
  401040:	e010      	b.n	401064 <prvUnlockQueue+0x7c>
  401042:	6923      	ldr	r3, [r4, #16]
  401044:	b923      	cbnz	r3, 401050 <prvUnlockQueue+0x68>
  401046:	e00d      	b.n	401064 <prvUnlockQueue+0x7c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401048:	f104 0610 	add.w	r6, r4, #16
  40104c:	4d0b      	ldr	r5, [pc, #44]	; (40107c <prvUnlockQueue+0x94>)
				{
					vTaskMissedYield();
  40104e:	4f0a      	ldr	r7, [pc, #40]	; (401078 <prvUnlockQueue+0x90>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401050:	4630      	mov	r0, r6
  401052:	47a8      	blx	r5
  401054:	b100      	cbz	r0, 401058 <prvUnlockQueue+0x70>
				{
					vTaskMissedYield();
  401056:	47b8      	blx	r7
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
  401058:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40105a:	3b01      	subs	r3, #1
  40105c:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40105e:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401060:	2b00      	cmp	r3, #0
  401062:	dcee      	bgt.n	401042 <prvUnlockQueue+0x5a>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  401064:	f04f 33ff 	mov.w	r3, #4294967295
  401068:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  40106a:	4b05      	ldr	r3, [pc, #20]	; (401080 <prvUnlockQueue+0x98>)
  40106c:	4798      	blx	r3
  40106e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401070:	00400b51 	.word	0x00400b51
  401074:	00400f3d 	.word	0x00400f3d
  401078:	00402155 	.word	0x00402155
  40107c:	00401ff9 	.word	0x00401ff9
  401080:	00400b9d 	.word	0x00400b9d

00401084 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
  401084:	b538      	push	{r3, r4, r5, lr}
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  401086:	b950      	cbnz	r0, 40109e <xQueueGenericReset+0x1a>
  401088:	f04f 0380 	mov.w	r3, #128	; 0x80
  40108c:	b672      	cpsid	i
  40108e:	f383 8811 	msr	BASEPRI, r3
  401092:	f3bf 8f6f 	isb	sy
  401096:	f3bf 8f4f 	dsb	sy
  40109a:	b662      	cpsie	i
  40109c:	e7fe      	b.n	40109c <xQueueGenericReset+0x18>
  40109e:	4604      	mov	r4, r0
  4010a0:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
  4010a2:	4b18      	ldr	r3, [pc, #96]	; (401104 <xQueueGenericReset+0x80>)
  4010a4:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4010a6:	6822      	ldr	r2, [r4, #0]
  4010a8:	6c21      	ldr	r1, [r4, #64]	; 0x40
  4010aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4010ac:	fb03 f301 	mul.w	r3, r3, r1
  4010b0:	18d0      	adds	r0, r2, r3
  4010b2:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  4010b4:	2000      	movs	r0, #0
  4010b6:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4010b8:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  4010ba:	1a5b      	subs	r3, r3, r1
  4010bc:	4413      	add	r3, r2
  4010be:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4010c0:	f04f 33ff 	mov.w	r3, #4294967295
  4010c4:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4010c6:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  4010c8:	b985      	cbnz	r5, 4010ec <xQueueGenericReset+0x68>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4010ca:	6923      	ldr	r3, [r4, #16]
  4010cc:	b1ab      	cbz	r3, 4010fa <xQueueGenericReset+0x76>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4010ce:	f104 0010 	add.w	r0, r4, #16
  4010d2:	4b0d      	ldr	r3, [pc, #52]	; (401108 <xQueueGenericReset+0x84>)
  4010d4:	4798      	blx	r3
  4010d6:	2801      	cmp	r0, #1
  4010d8:	d10f      	bne.n	4010fa <xQueueGenericReset+0x76>
				{
					queueYIELD_IF_USING_PREEMPTION();
  4010da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4010de:	4b0b      	ldr	r3, [pc, #44]	; (40110c <xQueueGenericReset+0x88>)
  4010e0:	601a      	str	r2, [r3, #0]
  4010e2:	f3bf 8f4f 	dsb	sy
  4010e6:	f3bf 8f6f 	isb	sy
  4010ea:	e006      	b.n	4010fa <xQueueGenericReset+0x76>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4010ec:	f104 0010 	add.w	r0, r4, #16
  4010f0:	4d07      	ldr	r5, [pc, #28]	; (401110 <xQueueGenericReset+0x8c>)
  4010f2:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4010f4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4010f8:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  4010fa:	4b06      	ldr	r3, [pc, #24]	; (401114 <xQueueGenericReset+0x90>)
  4010fc:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  4010fe:	2001      	movs	r0, #1
  401100:	bd38      	pop	{r3, r4, r5, pc}
  401102:	bf00      	nop
  401104:	00400b51 	.word	0x00400b51
  401108:	00401ff9 	.word	0x00401ff9
  40110c:	e000ed04 	.word	0xe000ed04
  401110:	00400e25 	.word	0x00400e25
  401114:	00400b9d 	.word	0x00400b9d

00401118 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
  401118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  40111a:	b950      	cbnz	r0, 401132 <xQueueGenericCreate+0x1a>
  40111c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401120:	b672      	cpsid	i
  401122:	f383 8811 	msr	BASEPRI, r3
  401126:	f3bf 8f6f 	isb	sy
  40112a:	f3bf 8f4f 	dsb	sy
  40112e:	b662      	cpsie	i
  401130:	e7fe      	b.n	401130 <xQueueGenericCreate+0x18>
  401132:	460d      	mov	r5, r1
  401134:	4617      	mov	r7, r2
  401136:	4606      	mov	r6, r0

	if( uxItemSize == ( UBaseType_t ) 0 )
  401138:	b1c1      	cbz	r1, 40116c <xQueueGenericCreate+0x54>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40113a:	fb01 f000 	mul.w	r0, r1, r0
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40113e:	3059      	adds	r0, #89	; 0x59
  401140:	4b14      	ldr	r3, [pc, #80]	; (401194 <xQueueGenericCreate+0x7c>)
  401142:	4798      	blx	r3

	if( pxNewQueue != NULL )
  401144:	4604      	mov	r4, r0
  401146:	b910      	cbnz	r0, 40114e <xQueueGenericCreate+0x36>
  401148:	e005      	b.n	401156 <xQueueGenericCreate+0x3e>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  40114a:	6024      	str	r4, [r4, #0]
  40114c:	e015      	b.n	40117a <xQueueGenericCreate+0x62>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  40114e:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401152:	6003      	str	r3, [r0, #0]
  401154:	e011      	b.n	40117a <xQueueGenericCreate+0x62>
  401156:	f04f 0380 	mov.w	r3, #128	; 0x80
  40115a:	b672      	cpsid	i
  40115c:	f383 8811 	msr	BASEPRI, r3
  401160:	f3bf 8f6f 	isb	sy
  401164:	f3bf 8f4f 	dsb	sy
  401168:	b662      	cpsie	i
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
  40116a:	e7fe      	b.n	40116a <xQueueGenericCreate+0x52>
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40116c:	2058      	movs	r0, #88	; 0x58
  40116e:	4b09      	ldr	r3, [pc, #36]	; (401194 <xQueueGenericCreate+0x7c>)
  401170:	4798      	blx	r3

	if( pxNewQueue != NULL )
  401172:	4604      	mov	r4, r0
  401174:	2800      	cmp	r0, #0
  401176:	d1e8      	bne.n	40114a <xQueueGenericCreate+0x32>
  401178:	e7ed      	b.n	401156 <xQueueGenericCreate+0x3e>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
  40117a:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  40117c:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  40117e:	4620      	mov	r0, r4
  401180:	2101      	movs	r1, #1
  401182:	4b05      	ldr	r3, [pc, #20]	; (401198 <xQueueGenericCreate+0x80>)
  401184:	4798      	blx	r3

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
  401186:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		}
		#endif /* configUSE_TRACE_FACILITY */

		#if( configUSE_QUEUE_SETS == 1 )
		{
			pxNewQueue->pxQueueSetContainer = NULL;
  40118a:	2300      	movs	r3, #0
  40118c:	6563      	str	r3, [r4, #84]	; 0x54
	}

	configASSERT( xReturn );

	return xReturn;
}
  40118e:	4620      	mov	r0, r4
  401190:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401192:	bf00      	nop
  401194:	00400da9 	.word	0x00400da9
  401198:	00401085 	.word	0x00401085

0040119c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
  40119c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4011a0:	b085      	sub	sp, #20
  4011a2:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  4011a4:	b950      	cbnz	r0, 4011bc <xQueueGenericSend+0x20>
  4011a6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011aa:	b672      	cpsid	i
  4011ac:	f383 8811 	msr	BASEPRI, r3
  4011b0:	f3bf 8f6f 	isb	sy
  4011b4:	f3bf 8f4f 	dsb	sy
  4011b8:	b662      	cpsie	i
  4011ba:	e7fe      	b.n	4011ba <xQueueGenericSend+0x1e>
  4011bc:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4011be:	b961      	cbnz	r1, 4011da <xQueueGenericSend+0x3e>
  4011c0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4011c2:	b152      	cbz	r2, 4011da <xQueueGenericSend+0x3e>
  4011c4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011c8:	b672      	cpsid	i
  4011ca:	f383 8811 	msr	BASEPRI, r3
  4011ce:	f3bf 8f6f 	isb	sy
  4011d2:	f3bf 8f4f 	dsb	sy
  4011d6:	b662      	cpsie	i
  4011d8:	e7fe      	b.n	4011d8 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4011da:	2b02      	cmp	r3, #2
  4011dc:	d10d      	bne.n	4011fa <xQueueGenericSend+0x5e>
  4011de:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  4011e0:	2a01      	cmp	r2, #1
  4011e2:	d00a      	beq.n	4011fa <xQueueGenericSend+0x5e>
  4011e4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011e8:	b672      	cpsid	i
  4011ea:	f383 8811 	msr	BASEPRI, r3
  4011ee:	f3bf 8f6f 	isb	sy
  4011f2:	f3bf 8f4f 	dsb	sy
  4011f6:	b662      	cpsie	i
  4011f8:	e7fe      	b.n	4011f8 <xQueueGenericSend+0x5c>
  4011fa:	461d      	mov	r5, r3
  4011fc:	9100      	str	r1, [sp, #0]
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4011fe:	4b51      	ldr	r3, [pc, #324]	; (401344 <xQueueGenericSend+0x1a8>)
  401200:	4798      	blx	r3
  401202:	b960      	cbnz	r0, 40121e <xQueueGenericSend+0x82>
  401204:	9b01      	ldr	r3, [sp, #4]
  401206:	b163      	cbz	r3, 401222 <xQueueGenericSend+0x86>
  401208:	f04f 0380 	mov.w	r3, #128	; 0x80
  40120c:	b672      	cpsid	i
  40120e:	f383 8811 	msr	BASEPRI, r3
  401212:	f3bf 8f6f 	isb	sy
  401216:	f3bf 8f4f 	dsb	sy
  40121a:	b662      	cpsie	i
  40121c:	e7fe      	b.n	40121c <xQueueGenericSend+0x80>
  40121e:	2700      	movs	r7, #0
  401220:	e000      	b.n	401224 <xQueueGenericSend+0x88>
  401222:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  401224:	4e48      	ldr	r6, [pc, #288]	; (401348 <xQueueGenericSend+0x1ac>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  401226:	f8df 914c 	ldr.w	r9, [pc, #332]	; 401374 <xQueueGenericSend+0x1d8>
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
  40122a:	f8df 8128 	ldr.w	r8, [pc, #296]	; 401354 <xQueueGenericSend+0x1b8>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  40122e:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401230:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401232:	2d02      	cmp	r5, #2
  401234:	d002      	beq.n	40123c <xQueueGenericSend+0xa0>
  401236:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401238:	429a      	cmp	r2, r3
  40123a:	d233      	bcs.n	4012a4 <xQueueGenericSend+0x108>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40123c:	4620      	mov	r0, r4
  40123e:	9900      	ldr	r1, [sp, #0]
  401240:	462a      	mov	r2, r5
  401242:	4b42      	ldr	r3, [pc, #264]	; (40134c <xQueueGenericSend+0x1b0>)
  401244:	4798      	blx	r3

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  401246:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401248:	b173      	cbz	r3, 401268 <xQueueGenericSend+0xcc>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  40124a:	4620      	mov	r0, r4
  40124c:	4629      	mov	r1, r5
  40124e:	4b40      	ldr	r3, [pc, #256]	; (401350 <xQueueGenericSend+0x1b4>)
  401250:	4798      	blx	r3
  401252:	2801      	cmp	r0, #1
  401254:	d122      	bne.n	40129c <xQueueGenericSend+0x100>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
  401256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40125a:	4b3e      	ldr	r3, [pc, #248]	; (401354 <xQueueGenericSend+0x1b8>)
  40125c:	601a      	str	r2, [r3, #0]
  40125e:	f3bf 8f4f 	dsb	sy
  401262:	f3bf 8f6f 	isb	sy
  401266:	e019      	b.n	40129c <xQueueGenericSend+0x100>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401268:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40126a:	b173      	cbz	r3, 40128a <xQueueGenericSend+0xee>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  40126c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401270:	4b39      	ldr	r3, [pc, #228]	; (401358 <xQueueGenericSend+0x1bc>)
  401272:	4798      	blx	r3
  401274:	2801      	cmp	r0, #1
  401276:	d111      	bne.n	40129c <xQueueGenericSend+0x100>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
  401278:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40127c:	4b35      	ldr	r3, [pc, #212]	; (401354 <xQueueGenericSend+0x1b8>)
  40127e:	601a      	str	r2, [r3, #0]
  401280:	f3bf 8f4f 	dsb	sy
  401284:	f3bf 8f6f 	isb	sy
  401288:	e008      	b.n	40129c <xQueueGenericSend+0x100>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
  40128a:	b138      	cbz	r0, 40129c <xQueueGenericSend+0x100>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
  40128c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401290:	4b30      	ldr	r3, [pc, #192]	; (401354 <xQueueGenericSend+0x1b8>)
  401292:	601a      	str	r2, [r3, #0]
  401294:	f3bf 8f4f 	dsb	sy
  401298:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
  40129c:	4b2f      	ldr	r3, [pc, #188]	; (40135c <xQueueGenericSend+0x1c0>)
  40129e:	4798      	blx	r3
				return pdPASS;
  4012a0:	2001      	movs	r0, #1
  4012a2:	e04b      	b.n	40133c <xQueueGenericSend+0x1a0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  4012a4:	9b01      	ldr	r3, [sp, #4]
  4012a6:	b91b      	cbnz	r3, 4012b0 <xQueueGenericSend+0x114>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4012a8:	4b2c      	ldr	r3, [pc, #176]	; (40135c <xQueueGenericSend+0x1c0>)
  4012aa:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  4012ac:	2000      	movs	r0, #0
  4012ae:	e045      	b.n	40133c <xQueueGenericSend+0x1a0>
				}
				else if( xEntryTimeSet == pdFALSE )
  4012b0:	b917      	cbnz	r7, 4012b8 <xQueueGenericSend+0x11c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4012b2:	a802      	add	r0, sp, #8
  4012b4:	47c8      	blx	r9
					xEntryTimeSet = pdTRUE;
  4012b6:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  4012b8:	4b28      	ldr	r3, [pc, #160]	; (40135c <xQueueGenericSend+0x1c0>)
  4012ba:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4012bc:	4b28      	ldr	r3, [pc, #160]	; (401360 <xQueueGenericSend+0x1c4>)
  4012be:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4012c0:	47b0      	blx	r6
  4012c2:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4012c4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4012c8:	d101      	bne.n	4012ce <xQueueGenericSend+0x132>
  4012ca:	2300      	movs	r3, #0
  4012cc:	6463      	str	r3, [r4, #68]	; 0x44
  4012ce:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4012d0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4012d4:	d101      	bne.n	4012da <xQueueGenericSend+0x13e>
  4012d6:	2300      	movs	r3, #0
  4012d8:	64a3      	str	r3, [r4, #72]	; 0x48
  4012da:	4b20      	ldr	r3, [pc, #128]	; (40135c <xQueueGenericSend+0x1c0>)
  4012dc:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4012de:	a802      	add	r0, sp, #8
  4012e0:	a901      	add	r1, sp, #4
  4012e2:	4b20      	ldr	r3, [pc, #128]	; (401364 <xQueueGenericSend+0x1c8>)
  4012e4:	4798      	blx	r3
  4012e6:	bb18      	cbnz	r0, 401330 <xQueueGenericSend+0x194>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
  4012e8:	47b0      	blx	r6
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  4012ea:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  4012ee:	f8d4 a03c 	ldr.w	sl, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
  4012f2:	4b1a      	ldr	r3, [pc, #104]	; (40135c <xQueueGenericSend+0x1c0>)
  4012f4:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4012f6:	45d3      	cmp	fp, sl
  4012f8:	d114      	bne.n	401324 <xQueueGenericSend+0x188>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4012fa:	f104 0010 	add.w	r0, r4, #16
  4012fe:	9901      	ldr	r1, [sp, #4]
  401300:	4b19      	ldr	r3, [pc, #100]	; (401368 <xQueueGenericSend+0x1cc>)
  401302:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  401304:	4620      	mov	r0, r4
  401306:	4b19      	ldr	r3, [pc, #100]	; (40136c <xQueueGenericSend+0x1d0>)
  401308:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  40130a:	4b19      	ldr	r3, [pc, #100]	; (401370 <xQueueGenericSend+0x1d4>)
  40130c:	4798      	blx	r3
  40130e:	2800      	cmp	r0, #0
  401310:	d18d      	bne.n	40122e <xQueueGenericSend+0x92>
				{
					portYIELD_WITHIN_API();
  401312:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401316:	f8c8 3000 	str.w	r3, [r8]
  40131a:	f3bf 8f4f 	dsb	sy
  40131e:	f3bf 8f6f 	isb	sy
  401322:	e784      	b.n	40122e <xQueueGenericSend+0x92>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  401324:	4620      	mov	r0, r4
  401326:	4b11      	ldr	r3, [pc, #68]	; (40136c <xQueueGenericSend+0x1d0>)
  401328:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40132a:	4b11      	ldr	r3, [pc, #68]	; (401370 <xQueueGenericSend+0x1d4>)
  40132c:	4798      	blx	r3
  40132e:	e77e      	b.n	40122e <xQueueGenericSend+0x92>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  401330:	4620      	mov	r0, r4
  401332:	4b0e      	ldr	r3, [pc, #56]	; (40136c <xQueueGenericSend+0x1d0>)
  401334:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401336:	4b0e      	ldr	r3, [pc, #56]	; (401370 <xQueueGenericSend+0x1d4>)
  401338:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  40133a:	2000      	movs	r0, #0
		}
	}
}
  40133c:	b005      	add	sp, #20
  40133e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401342:	bf00      	nop
  401344:	00402161 	.word	0x00402161
  401348:	00400b51 	.word	0x00400b51
  40134c:	00400eb5 	.word	0x00400eb5
  401350:	00400f3d 	.word	0x00400f3d
  401354:	e000ed04 	.word	0xe000ed04
  401358:	00401ff9 	.word	0x00401ff9
  40135c:	00400b9d 	.word	0x00400b9d
  401360:	00401ad5 	.word	0x00401ad5
  401364:	004020c1 	.word	0x004020c1
  401368:	00401ef5 	.word	0x00401ef5
  40136c:	00400fe9 	.word	0x00400fe9
  401370:	00401c25 	.word	0x00401c25
  401374:	00402091 	.word	0x00402091

00401378 <xQueueGenericSendFromISR>:
{
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  401378:	b950      	cbnz	r0, 401390 <xQueueGenericSendFromISR+0x18>
  40137a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40137e:	b672      	cpsid	i
  401380:	f383 8811 	msr	BASEPRI, r3
  401384:	f3bf 8f6f 	isb	sy
  401388:	f3bf 8f4f 	dsb	sy
  40138c:	b662      	cpsie	i
  40138e:	e7fe      	b.n	40138e <xQueueGenericSendFromISR+0x16>

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
  401390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401394:	4604      	mov	r4, r0
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401396:	b961      	cbnz	r1, 4013b2 <xQueueGenericSendFromISR+0x3a>
  401398:	6c00      	ldr	r0, [r0, #64]	; 0x40
  40139a:	b150      	cbz	r0, 4013b2 <xQueueGenericSendFromISR+0x3a>
  40139c:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013a0:	b672      	cpsid	i
  4013a2:	f383 8811 	msr	BASEPRI, r3
  4013a6:	f3bf 8f6f 	isb	sy
  4013aa:	f3bf 8f4f 	dsb	sy
  4013ae:	b662      	cpsie	i
  4013b0:	e7fe      	b.n	4013b0 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4013b2:	2b02      	cmp	r3, #2
  4013b4:	d10d      	bne.n	4013d2 <xQueueGenericSendFromISR+0x5a>
  4013b6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  4013b8:	2801      	cmp	r0, #1
  4013ba:	d00a      	beq.n	4013d2 <xQueueGenericSendFromISR+0x5a>
  4013bc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013c0:	b672      	cpsid	i
  4013c2:	f383 8811 	msr	BASEPRI, r3
  4013c6:	f3bf 8f6f 	isb	sy
  4013ca:	f3bf 8f4f 	dsb	sy
  4013ce:	b662      	cpsie	i
  4013d0:	e7fe      	b.n	4013d0 <xQueueGenericSendFromISR+0x58>
  4013d2:	461e      	mov	r6, r3
  4013d4:	4615      	mov	r5, r2
  4013d6:	4688      	mov	r8, r1
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4013d8:	4b21      	ldr	r3, [pc, #132]	; (401460 <xQueueGenericSendFromISR+0xe8>)
  4013da:	4798      	blx	r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  4013dc:	f3ef 8711 	mrs	r7, BASEPRI
  4013e0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013e4:	b672      	cpsid	i
  4013e6:	f383 8811 	msr	BASEPRI, r3
  4013ea:	f3bf 8f6f 	isb	sy
  4013ee:	f3bf 8f4f 	dsb	sy
  4013f2:	b662      	cpsie	i
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4013f4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4013f6:	2e02      	cmp	r6, #2
  4013f8:	d002      	beq.n	401400 <xQueueGenericSendFromISR+0x88>
  4013fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4013fc:	429a      	cmp	r2, r3
  4013fe:	d223      	bcs.n	401448 <xQueueGenericSendFromISR+0xd0>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401400:	4620      	mov	r0, r4
  401402:	4641      	mov	r1, r8
  401404:	4632      	mov	r2, r6
  401406:	4b17      	ldr	r3, [pc, #92]	; (401464 <xQueueGenericSendFromISR+0xec>)
  401408:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  40140a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40140c:	f1b3 3fff 	cmp.w	r3, #4294967295
  401410:	d115      	bne.n	40143e <xQueueGenericSendFromISR+0xc6>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  401412:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401414:	b143      	cbz	r3, 401428 <xQueueGenericSendFromISR+0xb0>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401416:	4620      	mov	r0, r4
  401418:	4631      	mov	r1, r6
  40141a:	4b13      	ldr	r3, [pc, #76]	; (401468 <xQueueGenericSendFromISR+0xf0>)
  40141c:	4798      	blx	r3
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
  40141e:	2801      	cmp	r0, #1
  401420:	d114      	bne.n	40144c <xQueueGenericSendFromISR+0xd4>
  401422:	b19d      	cbz	r5, 40144c <xQueueGenericSendFromISR+0xd4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
  401424:	6028      	str	r0, [r5, #0]
  401426:	e016      	b.n	401456 <xQueueGenericSendFromISR+0xde>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401428:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40142a:	b18b      	cbz	r3, 401450 <xQueueGenericSendFromISR+0xd8>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40142c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401430:	4b0e      	ldr	r3, [pc, #56]	; (40146c <xQueueGenericSendFromISR+0xf4>)
  401432:	4798      	blx	r3
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
  401434:	b170      	cbz	r0, 401454 <xQueueGenericSendFromISR+0xdc>
  401436:	b16d      	cbz	r5, 401454 <xQueueGenericSendFromISR+0xdc>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
  401438:	2001      	movs	r0, #1
  40143a:	6028      	str	r0, [r5, #0]
  40143c:	e00b      	b.n	401456 <xQueueGenericSendFromISR+0xde>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  40143e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401440:	3301      	adds	r3, #1
  401442:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  401444:	2001      	movs	r0, #1
  401446:	e006      	b.n	401456 <xQueueGenericSendFromISR+0xde>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  401448:	2000      	movs	r0, #0
  40144a:	e004      	b.n	401456 <xQueueGenericSendFromISR+0xde>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  40144c:	2001      	movs	r0, #1
  40144e:	e002      	b.n	401456 <xQueueGenericSendFromISR+0xde>
  401450:	2001      	movs	r0, #1
  401452:	e000      	b.n	401456 <xQueueGenericSendFromISR+0xde>
  401454:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  401456:	f387 8811 	msr	BASEPRI, r7
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
  40145a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40145e:	bf00      	nop
  401460:	00400d45 	.word	0x00400d45
  401464:	00400eb5 	.word	0x00400eb5
  401468:	00400f3d 	.word	0x00400f3d
  40146c:	00401ff9 	.word	0x00401ff9

00401470 <xQueueGiveFromISR>:
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
  401470:	b950      	cbnz	r0, 401488 <xQueueGiveFromISR+0x18>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  401472:	f04f 0380 	mov.w	r3, #128	; 0x80
  401476:	b672      	cpsid	i
  401478:	f383 8811 	msr	BASEPRI, r3
  40147c:	f3bf 8f6f 	isb	sy
  401480:	f3bf 8f4f 	dsb	sy
  401484:	b662      	cpsie	i
  401486:	e7fe      	b.n	401486 <xQueueGiveFromISR+0x16>
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
  401488:	b570      	push	{r4, r5, r6, lr}
  40148a:	4604      	mov	r4, r0

	configASSERT( pxQueue );

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
  40148c:	6c03      	ldr	r3, [r0, #64]	; 0x40
  40148e:	b153      	cbz	r3, 4014a6 <xQueueGiveFromISR+0x36>
  401490:	f04f 0380 	mov.w	r3, #128	; 0x80
  401494:	b672      	cpsid	i
  401496:	f383 8811 	msr	BASEPRI, r3
  40149a:	f3bf 8f6f 	isb	sy
  40149e:	f3bf 8f4f 	dsb	sy
  4014a2:	b662      	cpsie	i
  4014a4:	e7fe      	b.n	4014a4 <xQueueGiveFromISR+0x34>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  4014a6:	6803      	ldr	r3, [r0, #0]
  4014a8:	b963      	cbnz	r3, 4014c4 <xQueueGiveFromISR+0x54>
  4014aa:	6843      	ldr	r3, [r0, #4]
  4014ac:	b153      	cbz	r3, 4014c4 <xQueueGiveFromISR+0x54>
  4014ae:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014b2:	b672      	cpsid	i
  4014b4:	f383 8811 	msr	BASEPRI, r3
  4014b8:	f3bf 8f6f 	isb	sy
  4014bc:	f3bf 8f4f 	dsb	sy
  4014c0:	b662      	cpsie	i
  4014c2:	e7fe      	b.n	4014c2 <xQueueGiveFromISR+0x52>
  4014c4:	460d      	mov	r5, r1
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4014c6:	4b1f      	ldr	r3, [pc, #124]	; (401544 <xQueueGiveFromISR+0xd4>)
  4014c8:	4798      	blx	r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  4014ca:	f3ef 8611 	mrs	r6, BASEPRI
  4014ce:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014d2:	b672      	cpsid	i
  4014d4:	f383 8811 	msr	BASEPRI, r3
  4014d8:	f3bf 8f6f 	isb	sy
  4014dc:	f3bf 8f4f 	dsb	sy
  4014e0:	b662      	cpsie	i
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4014e2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4014e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4014e6:	429a      	cmp	r2, r3
  4014e8:	d221      	bcs.n	40152e <xQueueGiveFromISR+0xbe>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			++( pxQueue->uxMessagesWaiting );
  4014ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4014ec:	3301      	adds	r3, #1
  4014ee:	63a3      	str	r3, [r4, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  4014f0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4014f2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4014f6:	d115      	bne.n	401524 <xQueueGiveFromISR+0xb4>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  4014f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4014fa:	b143      	cbz	r3, 40150e <xQueueGiveFromISR+0x9e>
					{
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4014fc:	4620      	mov	r0, r4
  4014fe:	2100      	movs	r1, #0
  401500:	4b11      	ldr	r3, [pc, #68]	; (401548 <xQueueGiveFromISR+0xd8>)
  401502:	4798      	blx	r3
						{
							/* The semaphore is a member of a queue set, and
							posting	to the queue set caused a higher priority
							task to	unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
  401504:	2801      	cmp	r0, #1
  401506:	d114      	bne.n	401532 <xQueueGiveFromISR+0xc2>
  401508:	b19d      	cbz	r5, 401532 <xQueueGiveFromISR+0xc2>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
  40150a:	6028      	str	r0, [r5, #0]
  40150c:	e016      	b.n	40153c <xQueueGiveFromISR+0xcc>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40150e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401510:	b18b      	cbz	r3, 401536 <xQueueGiveFromISR+0xc6>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401512:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401516:	4b0d      	ldr	r3, [pc, #52]	; (40154c <xQueueGiveFromISR+0xdc>)
  401518:	4798      	blx	r3
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
  40151a:	b170      	cbz	r0, 40153a <xQueueGiveFromISR+0xca>
  40151c:	b16d      	cbz	r5, 40153a <xQueueGiveFromISR+0xca>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
  40151e:	2001      	movs	r0, #1
  401520:	6028      	str	r0, [r5, #0]
  401522:	e00b      	b.n	40153c <xQueueGiveFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  401524:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401526:	3301      	adds	r3, #1
  401528:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  40152a:	2001      	movs	r0, #1
  40152c:	e006      	b.n	40153c <xQueueGiveFromISR+0xcc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  40152e:	2000      	movs	r0, #0
  401530:	e004      	b.n	40153c <xQueueGiveFromISR+0xcc>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  401532:	2001      	movs	r0, #1
  401534:	e002      	b.n	40153c <xQueueGiveFromISR+0xcc>
  401536:	2001      	movs	r0, #1
  401538:	e000      	b.n	40153c <xQueueGiveFromISR+0xcc>
  40153a:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  40153c:	f386 8811 	msr	BASEPRI, r6
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
  401540:	bd70      	pop	{r4, r5, r6, pc}
  401542:	bf00      	nop
  401544:	00400d45 	.word	0x00400d45
  401548:	00400f3d 	.word	0x00400f3d
  40154c:	00401ff9 	.word	0x00401ff9

00401550 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
  401550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401554:	b085      	sub	sp, #20
  401556:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  401558:	b950      	cbnz	r0, 401570 <xQueueGenericReceive+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  40155a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40155e:	b672      	cpsid	i
  401560:	f383 8811 	msr	BASEPRI, r3
  401564:	f3bf 8f6f 	isb	sy
  401568:	f3bf 8f4f 	dsb	sy
  40156c:	b662      	cpsie	i
  40156e:	e7fe      	b.n	40156e <xQueueGenericReceive+0x1e>
  401570:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401572:	b961      	cbnz	r1, 40158e <xQueueGenericReceive+0x3e>
  401574:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401576:	b152      	cbz	r2, 40158e <xQueueGenericReceive+0x3e>
  401578:	f04f 0380 	mov.w	r3, #128	; 0x80
  40157c:	b672      	cpsid	i
  40157e:	f383 8811 	msr	BASEPRI, r3
  401582:	f3bf 8f6f 	isb	sy
  401586:	f3bf 8f4f 	dsb	sy
  40158a:	b662      	cpsie	i
  40158c:	e7fe      	b.n	40158c <xQueueGenericReceive+0x3c>
  40158e:	4698      	mov	r8, r3
  401590:	468b      	mov	fp, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401592:	4b52      	ldr	r3, [pc, #328]	; (4016dc <xQueueGenericReceive+0x18c>)
  401594:	4798      	blx	r3
  401596:	b960      	cbnz	r0, 4015b2 <xQueueGenericReceive+0x62>
  401598:	9b01      	ldr	r3, [sp, #4]
  40159a:	b163      	cbz	r3, 4015b6 <xQueueGenericReceive+0x66>
  40159c:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015a0:	b672      	cpsid	i
  4015a2:	f383 8811 	msr	BASEPRI, r3
  4015a6:	f3bf 8f6f 	isb	sy
  4015aa:	f3bf 8f4f 	dsb	sy
  4015ae:	b662      	cpsie	i
  4015b0:	e7fe      	b.n	4015b0 <xQueueGenericReceive+0x60>
  4015b2:	2600      	movs	r6, #0
  4015b4:	e000      	b.n	4015b8 <xQueueGenericReceive+0x68>
  4015b6:	2600      	movs	r6, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  4015b8:	4d49      	ldr	r5, [pc, #292]	; (4016e0 <xQueueGenericReceive+0x190>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4015ba:	f8df a154 	ldr.w	sl, [pc, #340]	; 401710 <xQueueGenericReceive+0x1c0>

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
				prvUnlockQueue( pxQueue );
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
  4015be:	f8df 9130 	ldr.w	r9, [pc, #304]	; 4016f0 <xQueueGenericReceive+0x1a0>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  4015c2:	47a8      	blx	r5
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4015c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4015c6:	2b00      	cmp	r3, #0
  4015c8:	d034      	beq.n	401634 <xQueueGenericReceive+0xe4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  4015ca:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4015cc:	4620      	mov	r0, r4
  4015ce:	4659      	mov	r1, fp
  4015d0:	4b44      	ldr	r3, [pc, #272]	; (4016e4 <xQueueGenericReceive+0x194>)
  4015d2:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  4015d4:	f1b8 0f00 	cmp.w	r8, #0
  4015d8:	d118      	bne.n	40160c <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
  4015da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4015dc:	3b01      	subs	r3, #1
  4015de:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4015e0:	6823      	ldr	r3, [r4, #0]
  4015e2:	b913      	cbnz	r3, 4015ea <xQueueGenericReceive+0x9a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  4015e4:	4b40      	ldr	r3, [pc, #256]	; (4016e8 <xQueueGenericReceive+0x198>)
  4015e6:	4798      	blx	r3
  4015e8:	6060      	str	r0, [r4, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4015ea:	6923      	ldr	r3, [r4, #16]
  4015ec:	b1f3      	cbz	r3, 40162c <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4015ee:	f104 0010 	add.w	r0, r4, #16
  4015f2:	4b3e      	ldr	r3, [pc, #248]	; (4016ec <xQueueGenericReceive+0x19c>)
  4015f4:	4798      	blx	r3
  4015f6:	2801      	cmp	r0, #1
  4015f8:	d118      	bne.n	40162c <xQueueGenericReceive+0xdc>
						{
							queueYIELD_IF_USING_PREEMPTION();
  4015fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4015fe:	4b3c      	ldr	r3, [pc, #240]	; (4016f0 <xQueueGenericReceive+0x1a0>)
  401600:	601a      	str	r2, [r3, #0]
  401602:	f3bf 8f4f 	dsb	sy
  401606:	f3bf 8f6f 	isb	sy
  40160a:	e00f      	b.n	40162c <xQueueGenericReceive+0xdc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  40160c:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40160e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401610:	b163      	cbz	r3, 40162c <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401612:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401616:	4b35      	ldr	r3, [pc, #212]	; (4016ec <xQueueGenericReceive+0x19c>)
  401618:	4798      	blx	r3
  40161a:	b138      	cbz	r0, 40162c <xQueueGenericReceive+0xdc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
  40161c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401620:	4b33      	ldr	r3, [pc, #204]	; (4016f0 <xQueueGenericReceive+0x1a0>)
  401622:	601a      	str	r2, [r3, #0]
  401624:	f3bf 8f4f 	dsb	sy
  401628:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
  40162c:	4b31      	ldr	r3, [pc, #196]	; (4016f4 <xQueueGenericReceive+0x1a4>)
  40162e:	4798      	blx	r3
				return pdPASS;
  401630:	2001      	movs	r0, #1
  401632:	e04f      	b.n	4016d4 <xQueueGenericReceive+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  401634:	9b01      	ldr	r3, [sp, #4]
  401636:	b91b      	cbnz	r3, 401640 <xQueueGenericReceive+0xf0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  401638:	4b2e      	ldr	r3, [pc, #184]	; (4016f4 <xQueueGenericReceive+0x1a4>)
  40163a:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  40163c:	2000      	movs	r0, #0
  40163e:	e049      	b.n	4016d4 <xQueueGenericReceive+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
  401640:	b916      	cbnz	r6, 401648 <xQueueGenericReceive+0xf8>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  401642:	a802      	add	r0, sp, #8
  401644:	47d0      	blx	sl
					xEntryTimeSet = pdTRUE;
  401646:	2601      	movs	r6, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  401648:	4b2a      	ldr	r3, [pc, #168]	; (4016f4 <xQueueGenericReceive+0x1a4>)
  40164a:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  40164c:	4b2a      	ldr	r3, [pc, #168]	; (4016f8 <xQueueGenericReceive+0x1a8>)
  40164e:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401650:	47a8      	blx	r5
  401652:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401654:	f1b3 3fff 	cmp.w	r3, #4294967295
  401658:	d101      	bne.n	40165e <xQueueGenericReceive+0x10e>
  40165a:	2300      	movs	r3, #0
  40165c:	6463      	str	r3, [r4, #68]	; 0x44
  40165e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401660:	f1b3 3fff 	cmp.w	r3, #4294967295
  401664:	d101      	bne.n	40166a <xQueueGenericReceive+0x11a>
  401666:	2300      	movs	r3, #0
  401668:	64a3      	str	r3, [r4, #72]	; 0x48
  40166a:	4b22      	ldr	r3, [pc, #136]	; (4016f4 <xQueueGenericReceive+0x1a4>)
  40166c:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40166e:	a802      	add	r0, sp, #8
  401670:	a901      	add	r1, sp, #4
  401672:	4b22      	ldr	r3, [pc, #136]	; (4016fc <xQueueGenericReceive+0x1ac>)
  401674:	4798      	blx	r3
  401676:	bb38      	cbnz	r0, 4016c8 <xQueueGenericReceive+0x178>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
  401678:	47a8      	blx	r5
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  40167a:	6ba7      	ldr	r7, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
  40167c:	4b1d      	ldr	r3, [pc, #116]	; (4016f4 <xQueueGenericReceive+0x1a4>)
  40167e:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  401680:	b9e7      	cbnz	r7, 4016bc <xQueueGenericReceive+0x16c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401682:	6823      	ldr	r3, [r4, #0]
  401684:	b92b      	cbnz	r3, 401692 <xQueueGenericReceive+0x142>
					{
						taskENTER_CRITICAL();
  401686:	47a8      	blx	r5
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401688:	6860      	ldr	r0, [r4, #4]
  40168a:	4b1d      	ldr	r3, [pc, #116]	; (401700 <xQueueGenericReceive+0x1b0>)
  40168c:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
  40168e:	4b19      	ldr	r3, [pc, #100]	; (4016f4 <xQueueGenericReceive+0x1a4>)
  401690:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401692:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401696:	9901      	ldr	r1, [sp, #4]
  401698:	4b1a      	ldr	r3, [pc, #104]	; (401704 <xQueueGenericReceive+0x1b4>)
  40169a:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40169c:	4620      	mov	r0, r4
  40169e:	4b1a      	ldr	r3, [pc, #104]	; (401708 <xQueueGenericReceive+0x1b8>)
  4016a0:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4016a2:	4b1a      	ldr	r3, [pc, #104]	; (40170c <xQueueGenericReceive+0x1bc>)
  4016a4:	4798      	blx	r3
  4016a6:	2800      	cmp	r0, #0
  4016a8:	d18b      	bne.n	4015c2 <xQueueGenericReceive+0x72>
				{
					portYIELD_WITHIN_API();
  4016aa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4016ae:	f8c9 3000 	str.w	r3, [r9]
  4016b2:	f3bf 8f4f 	dsb	sy
  4016b6:	f3bf 8f6f 	isb	sy
  4016ba:	e782      	b.n	4015c2 <xQueueGenericReceive+0x72>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4016bc:	4620      	mov	r0, r4
  4016be:	4b12      	ldr	r3, [pc, #72]	; (401708 <xQueueGenericReceive+0x1b8>)
  4016c0:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4016c2:	4b12      	ldr	r3, [pc, #72]	; (40170c <xQueueGenericReceive+0x1bc>)
  4016c4:	4798      	blx	r3
  4016c6:	e77c      	b.n	4015c2 <xQueueGenericReceive+0x72>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  4016c8:	4620      	mov	r0, r4
  4016ca:	4b0f      	ldr	r3, [pc, #60]	; (401708 <xQueueGenericReceive+0x1b8>)
  4016cc:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4016ce:	4b0f      	ldr	r3, [pc, #60]	; (40170c <xQueueGenericReceive+0x1bc>)
  4016d0:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  4016d2:	2000      	movs	r0, #0
		}
	}
}
  4016d4:	b005      	add	sp, #20
  4016d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4016da:	bf00      	nop
  4016dc:	00402161 	.word	0x00402161
  4016e0:	00400b51 	.word	0x00400b51
  4016e4:	00400fc1 	.word	0x00400fc1
  4016e8:	004022e9 	.word	0x004022e9
  4016ec:	00401ff9 	.word	0x00401ff9
  4016f0:	e000ed04 	.word	0xe000ed04
  4016f4:	00400b9d 	.word	0x00400b9d
  4016f8:	00401ad5 	.word	0x00401ad5
  4016fc:	004020c1 	.word	0x004020c1
  401700:	00402181 	.word	0x00402181
  401704:	00401ef5 	.word	0x00401ef5
  401708:	00400fe9 	.word	0x00400fe9
  40170c:	00401c25 	.word	0x00401c25
  401710:	00402091 	.word	0x00402091

00401714 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
  401714:	b410      	push	{r4}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  401716:	4b0b      	ldr	r3, [pc, #44]	; (401744 <vQueueAddToRegistry+0x30>)
  401718:	681b      	ldr	r3, [r3, #0]
  40171a:	b12b      	cbz	r3, 401728 <vQueueAddToRegistry+0x14>
  40171c:	2301      	movs	r3, #1
  40171e:	4c09      	ldr	r4, [pc, #36]	; (401744 <vQueueAddToRegistry+0x30>)
  401720:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  401724:	b942      	cbnz	r2, 401738 <vQueueAddToRegistry+0x24>
  401726:	e000      	b.n	40172a <vQueueAddToRegistry+0x16>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401728:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  40172a:	4a06      	ldr	r2, [pc, #24]	; (401744 <vQueueAddToRegistry+0x30>)
  40172c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  401730:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  401734:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
  401736:	e002      	b.n	40173e <vQueueAddToRegistry+0x2a>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401738:	3301      	adds	r3, #1
  40173a:	2b08      	cmp	r3, #8
  40173c:	d1f0      	bne.n	401720 <vQueueAddToRegistry+0xc>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
  40173e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401742:	4770      	bx	lr
  401744:	2040c4fc 	.word	0x2040c4fc

00401748 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  401748:	b570      	push	{r4, r5, r6, lr}
  40174a:	4604      	mov	r4, r0
  40174c:	460e      	mov	r6, r1
  40174e:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  401750:	4b0d      	ldr	r3, [pc, #52]	; (401788 <vQueueWaitForMessageRestricted+0x40>)
  401752:	4798      	blx	r3
  401754:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401756:	f1b3 3fff 	cmp.w	r3, #4294967295
  40175a:	d101      	bne.n	401760 <vQueueWaitForMessageRestricted+0x18>
  40175c:	2300      	movs	r3, #0
  40175e:	6463      	str	r3, [r4, #68]	; 0x44
  401760:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401762:	f1b3 3fff 	cmp.w	r3, #4294967295
  401766:	d101      	bne.n	40176c <vQueueWaitForMessageRestricted+0x24>
  401768:	2300      	movs	r3, #0
  40176a:	64a3      	str	r3, [r4, #72]	; 0x48
  40176c:	4b07      	ldr	r3, [pc, #28]	; (40178c <vQueueWaitForMessageRestricted+0x44>)
  40176e:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  401770:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401772:	b92b      	cbnz	r3, 401780 <vQueueWaitForMessageRestricted+0x38>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  401774:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401778:	4631      	mov	r1, r6
  40177a:	462a      	mov	r2, r5
  40177c:	4b04      	ldr	r3, [pc, #16]	; (401790 <vQueueWaitForMessageRestricted+0x48>)
  40177e:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
  401780:	4620      	mov	r0, r4
  401782:	4b04      	ldr	r3, [pc, #16]	; (401794 <vQueueWaitForMessageRestricted+0x4c>)
  401784:	4798      	blx	r3
  401786:	bd70      	pop	{r4, r5, r6, pc}
  401788:	00400b51 	.word	0x00400b51
  40178c:	00400b9d 	.word	0x00400b9d
  401790:	00401f79 	.word	0x00401f79
  401794:	00400fe9 	.word	0x00400fe9

00401798 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401798:	4b08      	ldr	r3, [pc, #32]	; (4017bc <prvResetNextTaskUnblockTime+0x24>)
  40179a:	681b      	ldr	r3, [r3, #0]
  40179c:	681b      	ldr	r3, [r3, #0]
  40179e:	b923      	cbnz	r3, 4017aa <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
  4017a0:	f04f 32ff 	mov.w	r2, #4294967295
  4017a4:	4b06      	ldr	r3, [pc, #24]	; (4017c0 <prvResetNextTaskUnblockTime+0x28>)
  4017a6:	601a      	str	r2, [r3, #0]
  4017a8:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4017aa:	4b04      	ldr	r3, [pc, #16]	; (4017bc <prvResetNextTaskUnblockTime+0x24>)
  4017ac:	681b      	ldr	r3, [r3, #0]
  4017ae:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  4017b0:	68db      	ldr	r3, [r3, #12]
  4017b2:	685a      	ldr	r2, [r3, #4]
  4017b4:	4b02      	ldr	r3, [pc, #8]	; (4017c0 <prvResetNextTaskUnblockTime+0x28>)
  4017b6:	601a      	str	r2, [r3, #0]
  4017b8:	4770      	bx	lr
  4017ba:	bf00      	nop
  4017bc:	2040c160 	.word	0x2040c160
  4017c0:	2040c3b0 	.word	0x2040c3b0

004017c4 <prvAddCurrentTaskToDelayedList>:
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
  4017c4:	b510      	push	{r4, lr}
  4017c6:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4017c8:	4b0e      	ldr	r3, [pc, #56]	; (401804 <prvAddCurrentTaskToDelayedList+0x40>)
  4017ca:	681b      	ldr	r3, [r3, #0]
  4017cc:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  4017ce:	4b0e      	ldr	r3, [pc, #56]	; (401808 <prvAddCurrentTaskToDelayedList+0x44>)
  4017d0:	681b      	ldr	r3, [r3, #0]
  4017d2:	4298      	cmp	r0, r3
  4017d4:	d207      	bcs.n	4017e6 <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4017d6:	4b0d      	ldr	r3, [pc, #52]	; (40180c <prvAddCurrentTaskToDelayedList+0x48>)
  4017d8:	6818      	ldr	r0, [r3, #0]
  4017da:	4b0a      	ldr	r3, [pc, #40]	; (401804 <prvAddCurrentTaskToDelayedList+0x40>)
  4017dc:	6819      	ldr	r1, [r3, #0]
  4017de:	3104      	adds	r1, #4
  4017e0:	4b0b      	ldr	r3, [pc, #44]	; (401810 <prvAddCurrentTaskToDelayedList+0x4c>)
  4017e2:	4798      	blx	r3
  4017e4:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4017e6:	4b0b      	ldr	r3, [pc, #44]	; (401814 <prvAddCurrentTaskToDelayedList+0x50>)
  4017e8:	6818      	ldr	r0, [r3, #0]
  4017ea:	4b06      	ldr	r3, [pc, #24]	; (401804 <prvAddCurrentTaskToDelayedList+0x40>)
  4017ec:	6819      	ldr	r1, [r3, #0]
  4017ee:	3104      	adds	r1, #4
  4017f0:	4b07      	ldr	r3, [pc, #28]	; (401810 <prvAddCurrentTaskToDelayedList+0x4c>)
  4017f2:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  4017f4:	4b08      	ldr	r3, [pc, #32]	; (401818 <prvAddCurrentTaskToDelayedList+0x54>)
  4017f6:	681b      	ldr	r3, [r3, #0]
  4017f8:	429c      	cmp	r4, r3
  4017fa:	d201      	bcs.n	401800 <prvAddCurrentTaskToDelayedList+0x3c>
		{
			xNextTaskUnblockTime = xTimeToWake;
  4017fc:	4b06      	ldr	r3, [pc, #24]	; (401818 <prvAddCurrentTaskToDelayedList+0x54>)
  4017fe:	601c      	str	r4, [r3, #0]
  401800:	bd10      	pop	{r4, pc}
  401802:	bf00      	nop
  401804:	2040c390 	.word	0x2040c390
  401808:	2040c3ac 	.word	0x2040c3ac
  40180c:	2040c180 	.word	0x2040c180
  401810:	00400e5d 	.word	0x00400e5d
  401814:	2040c160 	.word	0x2040c160
  401818:	2040c3b0 	.word	0x2040c3b0

0040181c <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
  40181c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401820:	b083      	sub	sp, #12
  401822:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401824:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  401828:	9d0e      	ldr	r5, [sp, #56]	; 0x38
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
  40182a:	b950      	cbnz	r0, 401842 <xTaskGenericCreate+0x26>
  40182c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401830:	b672      	cpsid	i
  401832:	f383 8811 	msr	BASEPRI, r3
  401836:	f3bf 8f6f 	isb	sy
  40183a:	f3bf 8f4f 	dsb	sy
  40183e:	b662      	cpsie	i
  401840:	e7fe      	b.n	401840 <xTaskGenericCreate+0x24>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  401842:	2f18      	cmp	r7, #24
  401844:	d90a      	bls.n	40185c <xTaskGenericCreate+0x40>
  401846:	f04f 0380 	mov.w	r3, #128	; 0x80
  40184a:	b672      	cpsid	i
  40184c:	f383 8811 	msr	BASEPRI, r3
  401850:	f3bf 8f6f 	isb	sy
  401854:	f3bf 8f4f 	dsb	sy
  401858:	b662      	cpsie	i
  40185a:	e7fe      	b.n	40185a <xTaskGenericCreate+0x3e>
  40185c:	9001      	str	r0, [sp, #4]
  40185e:	9300      	str	r3, [sp, #0]
  401860:	4690      	mov	r8, r2
  401862:	460e      	mov	r6, r1
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401864:	b935      	cbnz	r5, 401874 <xTaskGenericCreate+0x58>
  401866:	0090      	lsls	r0, r2, #2
  401868:	4b5f      	ldr	r3, [pc, #380]	; (4019e8 <xTaskGenericCreate+0x1cc>)
  40186a:	4798      	blx	r3

		if( pxStack != NULL )
  40186c:	4605      	mov	r5, r0
  40186e:	2800      	cmp	r0, #0
  401870:	f000 80b4 	beq.w	4019dc <xTaskGenericCreate+0x1c0>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  401874:	2058      	movs	r0, #88	; 0x58
  401876:	4b5c      	ldr	r3, [pc, #368]	; (4019e8 <xTaskGenericCreate+0x1cc>)
  401878:	4798      	blx	r3

			if( pxNewTCB != NULL )
  40187a:	4604      	mov	r4, r0
  40187c:	b1a0      	cbz	r0, 4018a8 <xTaskGenericCreate+0x8c>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
  40187e:	6305      	str	r5, [r0, #48]	; 0x30
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  401880:	4628      	mov	r0, r5
  401882:	21a5      	movs	r1, #165	; 0xa5
  401884:	ea4f 0288 	mov.w	r2, r8, lsl #2
  401888:	4b58      	ldr	r3, [pc, #352]	; (4019ec <xTaskGenericCreate+0x1d0>)
  40188a:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  40188c:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
  401890:	4445      	add	r5, r8
  401892:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401894:	eb03 0385 	add.w	r3, r3, r5, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401898:	f023 0507 	bic.w	r5, r3, #7
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  40189c:	7833      	ldrb	r3, [r6, #0]
  40189e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
  4018a2:	7833      	ldrb	r3, [r6, #0]
  4018a4:	b923      	cbnz	r3, 4018b0 <xTaskGenericCreate+0x94>
  4018a6:	e00f      	b.n	4018c8 <xTaskGenericCreate+0xac>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
  4018a8:	4628      	mov	r0, r5
  4018aa:	4b51      	ldr	r3, [pc, #324]	; (4019f0 <xTaskGenericCreate+0x1d4>)
  4018ac:	4798      	blx	r3
  4018ae:	e095      	b.n	4019dc <xTaskGenericCreate+0x1c0>
  4018b0:	4633      	mov	r3, r6
  4018b2:	f104 0234 	add.w	r2, r4, #52	; 0x34
  4018b6:	3609      	adds	r6, #9
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4018b8:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  4018bc:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
  4018c0:	7819      	ldrb	r1, [r3, #0]
  4018c2:	b109      	cbz	r1, 4018c8 <xTaskGenericCreate+0xac>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  4018c4:	42b3      	cmp	r3, r6
  4018c6:	d1f7      	bne.n	4018b8 <xTaskGenericCreate+0x9c>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  4018c8:	f04f 0800 	mov.w	r8, #0
  4018cc:	f884 803d 	strb.w	r8, [r4, #61]	; 0x3d
  4018d0:	463e      	mov	r6, r7
  4018d2:	2f18      	cmp	r7, #24
  4018d4:	bf28      	it	cs
  4018d6:	2618      	movcs	r6, #24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
  4018d8:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  4018da:	64a6      	str	r6, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  4018dc:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  4018e0:	f104 0904 	add.w	r9, r4, #4
  4018e4:	4648      	mov	r0, r9
  4018e6:	f8df b154 	ldr.w	fp, [pc, #340]	; 401a3c <xTaskGenericCreate+0x220>
  4018ea:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  4018ec:	f104 0018 	add.w	r0, r4, #24
  4018f0:	47d8      	blx	fp

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  4018f2:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4018f4:	f1c6 0619 	rsb	r6, r6, #25
  4018f8:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  4018fa:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
  4018fc:	f8c4 8050 	str.w	r8, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  401900:	f884 8054 	strb.w	r8, [r4, #84]	; 0x54
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401904:	4628      	mov	r0, r5
  401906:	9901      	ldr	r1, [sp, #4]
  401908:	9a00      	ldr	r2, [sp, #0]
  40190a:	4b3a      	ldr	r3, [pc, #232]	; (4019f4 <xTaskGenericCreate+0x1d8>)
  40190c:	4798      	blx	r3
  40190e:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
  401910:	f1ba 0f00 	cmp.w	sl, #0
  401914:	d001      	beq.n	40191a <xTaskGenericCreate+0xfe>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401916:	f8ca 4000 	str.w	r4, [sl]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
  40191a:	4b37      	ldr	r3, [pc, #220]	; (4019f8 <xTaskGenericCreate+0x1dc>)
  40191c:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  40191e:	4a37      	ldr	r2, [pc, #220]	; (4019fc <xTaskGenericCreate+0x1e0>)
  401920:	6813      	ldr	r3, [r2, #0]
  401922:	3301      	adds	r3, #1
  401924:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401926:	4b36      	ldr	r3, [pc, #216]	; (401a00 <xTaskGenericCreate+0x1e4>)
  401928:	681b      	ldr	r3, [r3, #0]
  40192a:	bb0b      	cbnz	r3, 401970 <xTaskGenericCreate+0x154>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  40192c:	4b34      	ldr	r3, [pc, #208]	; (401a00 <xTaskGenericCreate+0x1e4>)
  40192e:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  401930:	6813      	ldr	r3, [r2, #0]
  401932:	2b01      	cmp	r3, #1
  401934:	d126      	bne.n	401984 <xTaskGenericCreate+0x168>
  401936:	4d33      	ldr	r5, [pc, #204]	; (401a04 <xTaskGenericCreate+0x1e8>)
  401938:	f505 78fa 	add.w	r8, r5, #500	; 0x1f4
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  40193c:	4e32      	ldr	r6, [pc, #200]	; (401a08 <xTaskGenericCreate+0x1ec>)
  40193e:	4628      	mov	r0, r5
  401940:	47b0      	blx	r6
  401942:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  401944:	4545      	cmp	r5, r8
  401946:	d1fa      	bne.n	40193e <xTaskGenericCreate+0x122>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
  401948:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 401a40 <xTaskGenericCreate+0x224>
  40194c:	4640      	mov	r0, r8
  40194e:	4d2e      	ldr	r5, [pc, #184]	; (401a08 <xTaskGenericCreate+0x1ec>)
  401950:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList2 );
  401952:	4e2e      	ldr	r6, [pc, #184]	; (401a0c <xTaskGenericCreate+0x1f0>)
  401954:	4630      	mov	r0, r6
  401956:	47a8      	blx	r5
	vListInitialise( &xPendingReadyList );
  401958:	482d      	ldr	r0, [pc, #180]	; (401a10 <xTaskGenericCreate+0x1f4>)
  40195a:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
  40195c:	482d      	ldr	r0, [pc, #180]	; (401a14 <xTaskGenericCreate+0x1f8>)
  40195e:	47a8      	blx	r5
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
  401960:	482d      	ldr	r0, [pc, #180]	; (401a18 <xTaskGenericCreate+0x1fc>)
  401962:	47a8      	blx	r5
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  401964:	4b2d      	ldr	r3, [pc, #180]	; (401a1c <xTaskGenericCreate+0x200>)
  401966:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  40196a:	4b2d      	ldr	r3, [pc, #180]	; (401a20 <xTaskGenericCreate+0x204>)
  40196c:	601e      	str	r6, [r3, #0]
  40196e:	e009      	b.n	401984 <xTaskGenericCreate+0x168>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  401970:	4b2c      	ldr	r3, [pc, #176]	; (401a24 <xTaskGenericCreate+0x208>)
  401972:	681b      	ldr	r3, [r3, #0]
  401974:	b933      	cbnz	r3, 401984 <xTaskGenericCreate+0x168>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401976:	4b22      	ldr	r3, [pc, #136]	; (401a00 <xTaskGenericCreate+0x1e4>)
  401978:	681b      	ldr	r3, [r3, #0]
  40197a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40197c:	429f      	cmp	r7, r3
  40197e:	d301      	bcc.n	401984 <xTaskGenericCreate+0x168>
					{
						pxCurrentTCB = pxNewTCB;
  401980:	4b1f      	ldr	r3, [pc, #124]	; (401a00 <xTaskGenericCreate+0x1e4>)
  401982:	601c      	str	r4, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
  401984:	4a28      	ldr	r2, [pc, #160]	; (401a28 <xTaskGenericCreate+0x20c>)
  401986:	6813      	ldr	r3, [r2, #0]
  401988:	3301      	adds	r3, #1
  40198a:	6013      	str	r3, [r2, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  40198c:	6423      	str	r3, [r4, #64]	; 0x40
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
  40198e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401990:	4926      	ldr	r1, [pc, #152]	; (401a2c <xTaskGenericCreate+0x210>)
  401992:	680b      	ldr	r3, [r1, #0]
  401994:	2201      	movs	r2, #1
  401996:	4082      	lsls	r2, r0
  401998:	4313      	orrs	r3, r2
  40199a:	600b      	str	r3, [r1, #0]
  40199c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4019a0:	4b18      	ldr	r3, [pc, #96]	; (401a04 <xTaskGenericCreate+0x1e8>)
  4019a2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4019a6:	4649      	mov	r1, r9
  4019a8:	4b21      	ldr	r3, [pc, #132]	; (401a30 <xTaskGenericCreate+0x214>)
  4019aa:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  4019ac:	4b21      	ldr	r3, [pc, #132]	; (401a34 <xTaskGenericCreate+0x218>)
  4019ae:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  4019b0:	4b1c      	ldr	r3, [pc, #112]	; (401a24 <xTaskGenericCreate+0x208>)
  4019b2:	681b      	ldr	r3, [r3, #0]
  4019b4:	b173      	cbz	r3, 4019d4 <xTaskGenericCreate+0x1b8>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  4019b6:	4b12      	ldr	r3, [pc, #72]	; (401a00 <xTaskGenericCreate+0x1e4>)
  4019b8:	681b      	ldr	r3, [r3, #0]
  4019ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4019bc:	429f      	cmp	r7, r3
  4019be:	d90b      	bls.n	4019d8 <xTaskGenericCreate+0x1bc>
			{
				taskYIELD_IF_USING_PREEMPTION();
  4019c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4019c4:	4b1c      	ldr	r3, [pc, #112]	; (401a38 <xTaskGenericCreate+0x21c>)
  4019c6:	601a      	str	r2, [r3, #0]
  4019c8:	f3bf 8f4f 	dsb	sy
  4019cc:	f3bf 8f6f 	isb	sy
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );

			xReturn = pdPASS;
  4019d0:	2001      	movs	r0, #1
  4019d2:	e005      	b.n	4019e0 <xTaskGenericCreate+0x1c4>
  4019d4:	2001      	movs	r0, #1
  4019d6:	e003      	b.n	4019e0 <xTaskGenericCreate+0x1c4>
  4019d8:	2001      	movs	r0, #1
  4019da:	e001      	b.n	4019e0 <xTaskGenericCreate+0x1c4>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4019dc:	f04f 30ff 	mov.w	r0, #4294967295
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
  4019e0:	b003      	add	sp, #12
  4019e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4019e6:	bf00      	nop
  4019e8:	00400da9 	.word	0x00400da9
  4019ec:	00409435 	.word	0x00409435
  4019f0:	00400e09 	.word	0x00400e09
  4019f4:	00400b09 	.word	0x00400b09
  4019f8:	00400b51 	.word	0x00400b51
  4019fc:	2040c3b8 	.word	0x2040c3b8
  401a00:	2040c390 	.word	0x2040c390
  401a04:	2040c188 	.word	0x2040c188
  401a08:	00400e25 	.word	0x00400e25
  401a0c:	2040c3bc 	.word	0x2040c3bc
  401a10:	2040c394 	.word	0x2040c394
  401a14:	2040c37c 	.word	0x2040c37c
  401a18:	2040c3d0 	.word	0x2040c3d0
  401a1c:	2040c160 	.word	0x2040c160
  401a20:	2040c180 	.word	0x2040c180
  401a24:	2040c164 	.word	0x2040c164
  401a28:	2040c3b4 	.word	0x2040c3b4
  401a2c:	2040c3e4 	.word	0x2040c3e4
  401a30:	00400e45 	.word	0x00400e45
  401a34:	00400b9d 	.word	0x00400b9d
  401a38:	e000ed04 	.word	0xe000ed04
  401a3c:	00400e3d 	.word	0x00400e3d
  401a40:	2040c16c 	.word	0x2040c16c

00401a44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
  401a44:	b510      	push	{r4, lr}
  401a46:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  401a48:	2300      	movs	r3, #0
  401a4a:	9300      	str	r3, [sp, #0]
  401a4c:	9301      	str	r3, [sp, #4]
  401a4e:	9302      	str	r3, [sp, #8]
  401a50:	9303      	str	r3, [sp, #12]
  401a52:	4818      	ldr	r0, [pc, #96]	; (401ab4 <vTaskStartScheduler+0x70>)
  401a54:	4918      	ldr	r1, [pc, #96]	; (401ab8 <vTaskStartScheduler+0x74>)
  401a56:	2282      	movs	r2, #130	; 0x82
  401a58:	4c18      	ldr	r4, [pc, #96]	; (401abc <vTaskStartScheduler+0x78>)
  401a5a:	47a0      	blx	r4
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  401a5c:	2801      	cmp	r0, #1
  401a5e:	d11a      	bne.n	401a96 <vTaskStartScheduler+0x52>
		{
			xReturn = xTimerCreateTimerTask();
  401a60:	4b17      	ldr	r3, [pc, #92]	; (401ac0 <vTaskStartScheduler+0x7c>)
  401a62:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
  401a64:	2801      	cmp	r0, #1
  401a66:	d116      	bne.n	401a96 <vTaskStartScheduler+0x52>
  401a68:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a6c:	b672      	cpsid	i
  401a6e:	f383 8811 	msr	BASEPRI, r3
  401a72:	f3bf 8f6f 	isb	sy
  401a76:	f3bf 8f4f 	dsb	sy
  401a7a:	b662      	cpsie	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
  401a7c:	f04f 32ff 	mov.w	r2, #4294967295
  401a80:	4b10      	ldr	r3, [pc, #64]	; (401ac4 <vTaskStartScheduler+0x80>)
  401a82:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  401a84:	2201      	movs	r2, #1
  401a86:	4b10      	ldr	r3, [pc, #64]	; (401ac8 <vTaskStartScheduler+0x84>)
  401a88:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  401a8a:	2200      	movs	r2, #0
  401a8c:	4b0f      	ldr	r3, [pc, #60]	; (401acc <vTaskStartScheduler+0x88>)
  401a8e:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  401a90:	4b0f      	ldr	r3, [pc, #60]	; (401ad0 <vTaskStartScheduler+0x8c>)
  401a92:	4798      	blx	r3
  401a94:	e00b      	b.n	401aae <vTaskStartScheduler+0x6a>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
  401a96:	b950      	cbnz	r0, 401aae <vTaskStartScheduler+0x6a>
  401a98:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a9c:	b672      	cpsid	i
  401a9e:	f383 8811 	msr	BASEPRI, r3
  401aa2:	f3bf 8f6f 	isb	sy
  401aa6:	f3bf 8f4f 	dsb	sy
  401aaa:	b662      	cpsie	i
  401aac:	e7fe      	b.n	401aac <vTaskStartScheduler+0x68>
	}
}
  401aae:	b004      	add	sp, #16
  401ab0:	bd10      	pop	{r4, pc}
  401ab2:	bf00      	nop
  401ab4:	00401dcd 	.word	0x00401dcd
  401ab8:	0040ef0c 	.word	0x0040ef0c
  401abc:	0040181d 	.word	0x0040181d
  401ac0:	004023d1 	.word	0x004023d1
  401ac4:	2040c3b0 	.word	0x2040c3b0
  401ac8:	2040c164 	.word	0x2040c164
  401acc:	2040c3ac 	.word	0x2040c3ac
  401ad0:	00400c81 	.word	0x00400c81

00401ad4 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
  401ad4:	4a02      	ldr	r2, [pc, #8]	; (401ae0 <vTaskSuspendAll+0xc>)
  401ad6:	6813      	ldr	r3, [r2, #0]
  401ad8:	3301      	adds	r3, #1
  401ada:	6013      	str	r3, [r2, #0]
  401adc:	4770      	bx	lr
  401ade:	bf00      	nop
  401ae0:	2040c3a8 	.word	0x2040c3a8

00401ae4 <xTaskGetTickCount>:
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
  401ae4:	4b01      	ldr	r3, [pc, #4]	; (401aec <xTaskGetTickCount+0x8>)
  401ae6:	6818      	ldr	r0, [r3, #0]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
}
  401ae8:	4770      	bx	lr
  401aea:	bf00      	nop
  401aec:	2040c3ac 	.word	0x2040c3ac

00401af0 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
  401af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401af4:	4b3d      	ldr	r3, [pc, #244]	; (401bec <xTaskIncrementTick+0xfc>)
  401af6:	681b      	ldr	r3, [r3, #0]
  401af8:	2b00      	cmp	r3, #0
  401afa:	d16a      	bne.n	401bd2 <xTaskIncrementTick+0xe2>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
  401afc:	4b3c      	ldr	r3, [pc, #240]	; (401bf0 <xTaskIncrementTick+0x100>)
  401afe:	681a      	ldr	r2, [r3, #0]
  401b00:	3201      	adds	r2, #1
  401b02:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
  401b04:	681e      	ldr	r6, [r3, #0]

			if( xConstTickCount == ( TickType_t ) 0U )
  401b06:	b9d6      	cbnz	r6, 401b3e <xTaskIncrementTick+0x4e>
			{
				taskSWITCH_DELAYED_LISTS();
  401b08:	4b3a      	ldr	r3, [pc, #232]	; (401bf4 <xTaskIncrementTick+0x104>)
  401b0a:	681b      	ldr	r3, [r3, #0]
  401b0c:	681b      	ldr	r3, [r3, #0]
  401b0e:	b153      	cbz	r3, 401b26 <xTaskIncrementTick+0x36>
  401b10:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b14:	b672      	cpsid	i
  401b16:	f383 8811 	msr	BASEPRI, r3
  401b1a:	f3bf 8f6f 	isb	sy
  401b1e:	f3bf 8f4f 	dsb	sy
  401b22:	b662      	cpsie	i
  401b24:	e7fe      	b.n	401b24 <xTaskIncrementTick+0x34>
  401b26:	4a33      	ldr	r2, [pc, #204]	; (401bf4 <xTaskIncrementTick+0x104>)
  401b28:	6811      	ldr	r1, [r2, #0]
  401b2a:	4b33      	ldr	r3, [pc, #204]	; (401bf8 <xTaskIncrementTick+0x108>)
  401b2c:	6818      	ldr	r0, [r3, #0]
  401b2e:	6010      	str	r0, [r2, #0]
  401b30:	6019      	str	r1, [r3, #0]
  401b32:	4a32      	ldr	r2, [pc, #200]	; (401bfc <xTaskIncrementTick+0x10c>)
  401b34:	6813      	ldr	r3, [r2, #0]
  401b36:	3301      	adds	r3, #1
  401b38:	6013      	str	r3, [r2, #0]
  401b3a:	4b31      	ldr	r3, [pc, #196]	; (401c00 <xTaskIncrementTick+0x110>)
  401b3c:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
  401b3e:	4b31      	ldr	r3, [pc, #196]	; (401c04 <xTaskIncrementTick+0x114>)
  401b40:	681b      	ldr	r3, [r3, #0]
  401b42:	429e      	cmp	r6, r3
  401b44:	d201      	bcs.n	401b4a <xTaskIncrementTick+0x5a>

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
  401b46:	2400      	movs	r4, #0
  401b48:	e037      	b.n	401bba <xTaskIncrementTick+0xca>
  401b4a:	2400      	movs	r4, #0
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401b4c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 401bf4 <xTaskIncrementTick+0x104>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401b50:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 401c20 <xTaskIncrementTick+0x130>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
  401b54:	4f2c      	ldr	r7, [pc, #176]	; (401c08 <xTaskIncrementTick+0x118>)
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401b56:	f8d9 3000 	ldr.w	r3, [r9]
  401b5a:	681b      	ldr	r3, [r3, #0]
  401b5c:	b923      	cbnz	r3, 401b68 <xTaskIncrementTick+0x78>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
  401b5e:	f04f 32ff 	mov.w	r2, #4294967295
  401b62:	4b28      	ldr	r3, [pc, #160]	; (401c04 <xTaskIncrementTick+0x114>)
  401b64:	601a      	str	r2, [r3, #0]
						break;
  401b66:	e028      	b.n	401bba <xTaskIncrementTick+0xca>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401b68:	f8d9 3000 	ldr.w	r3, [r9]
  401b6c:	68db      	ldr	r3, [r3, #12]
  401b6e:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401b70:	686b      	ldr	r3, [r5, #4]

						if( xConstTickCount < xItemValue )
  401b72:	429e      	cmp	r6, r3
  401b74:	d202      	bcs.n	401b7c <xTaskIncrementTick+0x8c>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
  401b76:	4a23      	ldr	r2, [pc, #140]	; (401c04 <xTaskIncrementTick+0x114>)
  401b78:	6013      	str	r3, [r2, #0]
							break;
  401b7a:	e01e      	b.n	401bba <xTaskIncrementTick+0xca>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401b7c:	f105 0a04 	add.w	sl, r5, #4
  401b80:	4650      	mov	r0, sl
  401b82:	47c0      	blx	r8

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401b84:	6aab      	ldr	r3, [r5, #40]	; 0x28
  401b86:	b113      	cbz	r3, 401b8e <xTaskIncrementTick+0x9e>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401b88:	f105 0018 	add.w	r0, r5, #24
  401b8c:	47c0      	blx	r8
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
  401b8e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  401b90:	683b      	ldr	r3, [r7, #0]
  401b92:	2201      	movs	r2, #1
  401b94:	4082      	lsls	r2, r0
  401b96:	4313      	orrs	r3, r2
  401b98:	603b      	str	r3, [r7, #0]
  401b9a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401b9e:	4b1b      	ldr	r3, [pc, #108]	; (401c0c <xTaskIncrementTick+0x11c>)
  401ba0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401ba4:	4651      	mov	r1, sl
  401ba6:	4b1a      	ldr	r3, [pc, #104]	; (401c10 <xTaskIncrementTick+0x120>)
  401ba8:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401baa:	4b1a      	ldr	r3, [pc, #104]	; (401c14 <xTaskIncrementTick+0x124>)
  401bac:	681b      	ldr	r3, [r3, #0]
  401bae:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							{
								xSwitchRequired = pdTRUE;
  401bb2:	429a      	cmp	r2, r3
  401bb4:	bf28      	it	cs
  401bb6:	2401      	movcs	r4, #1
  401bb8:	e7cd      	b.n	401b56 <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401bba:	4b16      	ldr	r3, [pc, #88]	; (401c14 <xTaskIncrementTick+0x124>)
  401bbc:	681b      	ldr	r3, [r3, #0]
  401bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401bc0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401bc4:	4a11      	ldr	r2, [pc, #68]	; (401c0c <xTaskIncrementTick+0x11c>)
  401bc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
			{
				xSwitchRequired = pdTRUE;
  401bca:	2b02      	cmp	r3, #2
  401bcc:	bf28      	it	cs
  401bce:	2401      	movcs	r4, #1
  401bd0:	e004      	b.n	401bdc <xTaskIncrementTick+0xec>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
  401bd2:	4a11      	ldr	r2, [pc, #68]	; (401c18 <xTaskIncrementTick+0x128>)
  401bd4:	6813      	ldr	r3, [r2, #0]
  401bd6:	3301      	adds	r3, #1
  401bd8:	6013      	str	r3, [r2, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
  401bda:	2400      	movs	r4, #0
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
  401bdc:	4b0f      	ldr	r3, [pc, #60]	; (401c1c <xTaskIncrementTick+0x12c>)
  401bde:	681b      	ldr	r3, [r3, #0]
		{
			xSwitchRequired = pdTRUE;
  401be0:	2b00      	cmp	r3, #0
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
  401be2:	bf0c      	ite	eq
  401be4:	4620      	moveq	r0, r4
  401be6:	2001      	movne	r0, #1
  401be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401bec:	2040c3a8 	.word	0x2040c3a8
  401bf0:	2040c3ac 	.word	0x2040c3ac
  401bf4:	2040c160 	.word	0x2040c160
  401bf8:	2040c180 	.word	0x2040c180
  401bfc:	2040c15c 	.word	0x2040c15c
  401c00:	00401799 	.word	0x00401799
  401c04:	2040c3b0 	.word	0x2040c3b0
  401c08:	2040c3e4 	.word	0x2040c3e4
  401c0c:	2040c188 	.word	0x2040c188
  401c10:	00400e45 	.word	0x00400e45
  401c14:	2040c390 	.word	0x2040c390
  401c18:	2040c184 	.word	0x2040c184
  401c1c:	2040c3e8 	.word	0x2040c3e8
  401c20:	00400e91 	.word	0x00400e91

00401c24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
  401c24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  401c28:	4b36      	ldr	r3, [pc, #216]	; (401d04 <xTaskResumeAll+0xe0>)
  401c2a:	681b      	ldr	r3, [r3, #0]
  401c2c:	b953      	cbnz	r3, 401c44 <xTaskResumeAll+0x20>
  401c2e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c32:	b672      	cpsid	i
  401c34:	f383 8811 	msr	BASEPRI, r3
  401c38:	f3bf 8f6f 	isb	sy
  401c3c:	f3bf 8f4f 	dsb	sy
  401c40:	b662      	cpsie	i
  401c42:	e7fe      	b.n	401c42 <xTaskResumeAll+0x1e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  401c44:	4b30      	ldr	r3, [pc, #192]	; (401d08 <xTaskResumeAll+0xe4>)
  401c46:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  401c48:	4b2e      	ldr	r3, [pc, #184]	; (401d04 <xTaskResumeAll+0xe0>)
  401c4a:	681a      	ldr	r2, [r3, #0]
  401c4c:	3a01      	subs	r2, #1
  401c4e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401c50:	681b      	ldr	r3, [r3, #0]
  401c52:	2b00      	cmp	r3, #0
  401c54:	d14d      	bne.n	401cf2 <xTaskResumeAll+0xce>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  401c56:	4b2d      	ldr	r3, [pc, #180]	; (401d0c <xTaskResumeAll+0xe8>)
  401c58:	681b      	ldr	r3, [r3, #0]
  401c5a:	bb0b      	cbnz	r3, 401ca0 <xTaskResumeAll+0x7c>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
  401c5c:	2400      	movs	r4, #0
  401c5e:	e04b      	b.n	401cf8 <xTaskResumeAll+0xd4>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  401c60:	68fb      	ldr	r3, [r7, #12]
  401c62:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401c64:	f104 0018 	add.w	r0, r4, #24
  401c68:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401c6a:	f104 0804 	add.w	r8, r4, #4
  401c6e:	4640      	mov	r0, r8
  401c70:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  401c72:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401c74:	682b      	ldr	r3, [r5, #0]
  401c76:	2201      	movs	r2, #1
  401c78:	4082      	lsls	r2, r0
  401c7a:	4313      	orrs	r3, r2
  401c7c:	602b      	str	r3, [r5, #0]
  401c7e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401c82:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  401c86:	4641      	mov	r1, r8
  401c88:	4b21      	ldr	r3, [pc, #132]	; (401d10 <xTaskResumeAll+0xec>)
  401c8a:	4798      	blx	r3

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401c8c:	4b21      	ldr	r3, [pc, #132]	; (401d14 <xTaskResumeAll+0xf0>)
  401c8e:	681b      	ldr	r3, [r3, #0]
  401c90:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401c94:	429a      	cmp	r2, r3
  401c96:	d308      	bcc.n	401caa <xTaskResumeAll+0x86>
					{
						xYieldPending = pdTRUE;
  401c98:	2201      	movs	r2, #1
  401c9a:	4b1f      	ldr	r3, [pc, #124]	; (401d18 <xTaskResumeAll+0xf4>)
  401c9c:	601a      	str	r2, [r3, #0]
  401c9e:	e004      	b.n	401caa <xTaskResumeAll+0x86>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401ca0:	4f1e      	ldr	r7, [pc, #120]	; (401d1c <xTaskResumeAll+0xf8>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401ca2:	4e1f      	ldr	r6, [pc, #124]	; (401d20 <xTaskResumeAll+0xfc>)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
  401ca4:	4d1f      	ldr	r5, [pc, #124]	; (401d24 <xTaskResumeAll+0x100>)
  401ca6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 401d38 <xTaskResumeAll+0x114>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401caa:	683b      	ldr	r3, [r7, #0]
  401cac:	2b00      	cmp	r3, #0
  401cae:	d1d7      	bne.n	401c60 <xTaskResumeAll+0x3c>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  401cb0:	4b1d      	ldr	r3, [pc, #116]	; (401d28 <xTaskResumeAll+0x104>)
  401cb2:	681b      	ldr	r3, [r3, #0]
  401cb4:	b17b      	cbz	r3, 401cd6 <xTaskResumeAll+0xb2>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401cb6:	4b1c      	ldr	r3, [pc, #112]	; (401d28 <xTaskResumeAll+0x104>)
  401cb8:	681b      	ldr	r3, [r3, #0]
  401cba:	b163      	cbz	r3, 401cd6 <xTaskResumeAll+0xb2>
					{
						if( xTaskIncrementTick() != pdFALSE )
  401cbc:	4e1b      	ldr	r6, [pc, #108]	; (401d2c <xTaskResumeAll+0x108>)
						{
							xYieldPending = pdTRUE;
  401cbe:	4d16      	ldr	r5, [pc, #88]	; (401d18 <xTaskResumeAll+0xf4>)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
  401cc0:	4c19      	ldr	r4, [pc, #100]	; (401d28 <xTaskResumeAll+0x104>)
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
  401cc2:	47b0      	blx	r6
  401cc4:	b108      	cbz	r0, 401cca <xTaskResumeAll+0xa6>
						{
							xYieldPending = pdTRUE;
  401cc6:	2301      	movs	r3, #1
  401cc8:	602b      	str	r3, [r5, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
  401cca:	6823      	ldr	r3, [r4, #0]
  401ccc:	3b01      	subs	r3, #1
  401cce:	6023      	str	r3, [r4, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401cd0:	6823      	ldr	r3, [r4, #0]
  401cd2:	2b00      	cmp	r3, #0
  401cd4:	d1f5      	bne.n	401cc2 <xTaskResumeAll+0x9e>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
  401cd6:	4b10      	ldr	r3, [pc, #64]	; (401d18 <xTaskResumeAll+0xf4>)
  401cd8:	681b      	ldr	r3, [r3, #0]
  401cda:	2b01      	cmp	r3, #1
  401cdc:	d10b      	bne.n	401cf6 <xTaskResumeAll+0xd2>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
  401cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401ce2:	4b13      	ldr	r3, [pc, #76]	; (401d30 <xTaskResumeAll+0x10c>)
  401ce4:	601a      	str	r2, [r3, #0]
  401ce6:	f3bf 8f4f 	dsb	sy
  401cea:	f3bf 8f6f 	isb	sy

				if( xYieldPending == pdTRUE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
  401cee:	2401      	movs	r4, #1
  401cf0:	e002      	b.n	401cf8 <xTaskResumeAll+0xd4>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
  401cf2:	2400      	movs	r4, #0
  401cf4:	e000      	b.n	401cf8 <xTaskResumeAll+0xd4>
  401cf6:	2400      	movs	r4, #0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  401cf8:	4b0e      	ldr	r3, [pc, #56]	; (401d34 <xTaskResumeAll+0x110>)
  401cfa:	4798      	blx	r3

	return xAlreadyYielded;
}
  401cfc:	4620      	mov	r0, r4
  401cfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d02:	bf00      	nop
  401d04:	2040c3a8 	.word	0x2040c3a8
  401d08:	00400b51 	.word	0x00400b51
  401d0c:	2040c3b8 	.word	0x2040c3b8
  401d10:	00400e45 	.word	0x00400e45
  401d14:	2040c390 	.word	0x2040c390
  401d18:	2040c3e8 	.word	0x2040c3e8
  401d1c:	2040c394 	.word	0x2040c394
  401d20:	00400e91 	.word	0x00400e91
  401d24:	2040c3e4 	.word	0x2040c3e4
  401d28:	2040c184 	.word	0x2040c184
  401d2c:	00401af1 	.word	0x00401af1
  401d30:	e000ed04 	.word	0xe000ed04
  401d34:	00400b9d 	.word	0x00400b9d
  401d38:	2040c188 	.word	0x2040c188

00401d3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
  401d3c:	b510      	push	{r4, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
  401d3e:	2800      	cmp	r0, #0
  401d40:	d029      	beq.n	401d96 <vTaskDelay+0x5a>
  401d42:	4604      	mov	r4, r0
		{
			configASSERT( uxSchedulerSuspended == 0 );
  401d44:	4b18      	ldr	r3, [pc, #96]	; (401da8 <vTaskDelay+0x6c>)
  401d46:	681b      	ldr	r3, [r3, #0]
  401d48:	b153      	cbz	r3, 401d60 <vTaskDelay+0x24>
  401d4a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d4e:	b672      	cpsid	i
  401d50:	f383 8811 	msr	BASEPRI, r3
  401d54:	f3bf 8f6f 	isb	sy
  401d58:	f3bf 8f4f 	dsb	sy
  401d5c:	b662      	cpsie	i
  401d5e:	e7fe      	b.n	401d5e <vTaskDelay+0x22>
			vTaskSuspendAll();
  401d60:	4b12      	ldr	r3, [pc, #72]	; (401dac <vTaskDelay+0x70>)
  401d62:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  401d64:	4b12      	ldr	r3, [pc, #72]	; (401db0 <vTaskDelay+0x74>)
  401d66:	681b      	ldr	r3, [r3, #0]
  401d68:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401d6a:	4b12      	ldr	r3, [pc, #72]	; (401db4 <vTaskDelay+0x78>)
  401d6c:	6818      	ldr	r0, [r3, #0]
  401d6e:	3004      	adds	r0, #4
  401d70:	4b11      	ldr	r3, [pc, #68]	; (401db8 <vTaskDelay+0x7c>)
  401d72:	4798      	blx	r3
  401d74:	b948      	cbnz	r0, 401d8a <vTaskDelay+0x4e>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401d76:	4b0f      	ldr	r3, [pc, #60]	; (401db4 <vTaskDelay+0x78>)
  401d78:	681a      	ldr	r2, [r3, #0]
  401d7a:	4910      	ldr	r1, [pc, #64]	; (401dbc <vTaskDelay+0x80>)
  401d7c:	680b      	ldr	r3, [r1, #0]
  401d7e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401d80:	2201      	movs	r2, #1
  401d82:	4082      	lsls	r2, r0
  401d84:	ea23 0302 	bic.w	r3, r3, r2
  401d88:	600b      	str	r3, [r1, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401d8a:	4620      	mov	r0, r4
  401d8c:	4b0c      	ldr	r3, [pc, #48]	; (401dc0 <vTaskDelay+0x84>)
  401d8e:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  401d90:	4b0c      	ldr	r3, [pc, #48]	; (401dc4 <vTaskDelay+0x88>)
  401d92:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  401d94:	b938      	cbnz	r0, 401da6 <vTaskDelay+0x6a>
		{
			portYIELD_WITHIN_API();
  401d96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401d9a:	4b0b      	ldr	r3, [pc, #44]	; (401dc8 <vTaskDelay+0x8c>)
  401d9c:	601a      	str	r2, [r3, #0]
  401d9e:	f3bf 8f4f 	dsb	sy
  401da2:	f3bf 8f6f 	isb	sy
  401da6:	bd10      	pop	{r4, pc}
  401da8:	2040c3a8 	.word	0x2040c3a8
  401dac:	00401ad5 	.word	0x00401ad5
  401db0:	2040c3ac 	.word	0x2040c3ac
  401db4:	2040c390 	.word	0x2040c390
  401db8:	00400e91 	.word	0x00400e91
  401dbc:	2040c3e4 	.word	0x2040c3e4
  401dc0:	004017c5 	.word	0x004017c5
  401dc4:	00401c25 	.word	0x00401c25
  401dc8:	e000ed04 	.word	0xe000ed04

00401dcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  401dcc:	b580      	push	{r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401dce:	4d18      	ldr	r5, [pc, #96]	; (401e30 <prvIdleTask+0x64>)
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401dd0:	4e18      	ldr	r6, [pc, #96]	; (401e34 <prvIdleTask+0x68>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
  401dd2:	f8df 8080 	ldr.w	r8, [pc, #128]	; 401e54 <prvIdleTask+0x88>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
			}
			( void ) xTaskResumeAll();
  401dd6:	4f18      	ldr	r7, [pc, #96]	; (401e38 <prvIdleTask+0x6c>)
  401dd8:	e019      	b.n	401e0e <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
  401dda:	47c0      	blx	r8
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401ddc:	6834      	ldr	r4, [r6, #0]
			}
			( void ) xTaskResumeAll();
  401dde:	47b8      	blx	r7

			if( xListIsEmpty == pdFALSE )
  401de0:	b1ac      	cbz	r4, 401e0e <prvIdleTask+0x42>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
  401de2:	4b16      	ldr	r3, [pc, #88]	; (401e3c <prvIdleTask+0x70>)
  401de4:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  401de6:	68f3      	ldr	r3, [r6, #12]
  401de8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401dea:	1d20      	adds	r0, r4, #4
  401dec:	4b14      	ldr	r3, [pc, #80]	; (401e40 <prvIdleTask+0x74>)
  401dee:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  401df0:	4a14      	ldr	r2, [pc, #80]	; (401e44 <prvIdleTask+0x78>)
  401df2:	6813      	ldr	r3, [r2, #0]
  401df4:	3b01      	subs	r3, #1
  401df6:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  401df8:	682b      	ldr	r3, [r5, #0]
  401dfa:	3b01      	subs	r3, #1
  401dfc:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  401dfe:	4b12      	ldr	r3, [pc, #72]	; (401e48 <prvIdleTask+0x7c>)
  401e00:	4798      	blx	r3
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
  401e02:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401e04:	f8df 9050 	ldr.w	r9, [pc, #80]	; 401e58 <prvIdleTask+0x8c>
  401e08:	47c8      	blx	r9
		}
		#endif

		vPortFree( pxTCB );
  401e0a:	4620      	mov	r0, r4
  401e0c:	47c8      	blx	r9
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401e0e:	682b      	ldr	r3, [r5, #0]
  401e10:	2b00      	cmp	r3, #0
  401e12:	d1e2      	bne.n	401dda <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  401e14:	4b0d      	ldr	r3, [pc, #52]	; (401e4c <prvIdleTask+0x80>)
  401e16:	681b      	ldr	r3, [r3, #0]
  401e18:	2b01      	cmp	r3, #1
  401e1a:	d9f8      	bls.n	401e0e <prvIdleTask+0x42>
			{
				taskYIELD();
  401e1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401e20:	4b0b      	ldr	r3, [pc, #44]	; (401e50 <prvIdleTask+0x84>)
  401e22:	601a      	str	r2, [r3, #0]
  401e24:	f3bf 8f4f 	dsb	sy
  401e28:	f3bf 8f6f 	isb	sy
  401e2c:	e7d1      	b.n	401dd2 <prvIdleTask+0x6>
  401e2e:	bf00      	nop
  401e30:	2040c168 	.word	0x2040c168
  401e34:	2040c37c 	.word	0x2040c37c
  401e38:	00401c25 	.word	0x00401c25
  401e3c:	00400b51 	.word	0x00400b51
  401e40:	00400e91 	.word	0x00400e91
  401e44:	2040c3b8 	.word	0x2040c3b8
  401e48:	00400b9d 	.word	0x00400b9d
  401e4c:	2040c188 	.word	0x2040c188
  401e50:	e000ed04 	.word	0xe000ed04
  401e54:	00401ad5 	.word	0x00401ad5
  401e58:	00400e09 	.word	0x00400e09

00401e5c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  401e5c:	4b20      	ldr	r3, [pc, #128]	; (401ee0 <vTaskSwitchContext+0x84>)
  401e5e:	681b      	ldr	r3, [r3, #0]
  401e60:	b11b      	cbz	r3, 401e6a <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
  401e62:	2201      	movs	r2, #1
  401e64:	4b1f      	ldr	r3, [pc, #124]	; (401ee4 <vTaskSwitchContext+0x88>)
  401e66:	601a      	str	r2, [r3, #0]
  401e68:	4770      	bx	lr
	}
	else
	{
		xYieldPending = pdFALSE;
  401e6a:	2200      	movs	r2, #0
  401e6c:	4b1d      	ldr	r3, [pc, #116]	; (401ee4 <vTaskSwitchContext+0x88>)
  401e6e:	601a      	str	r2, [r3, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
  401e70:	4b1d      	ldr	r3, [pc, #116]	; (401ee8 <vTaskSwitchContext+0x8c>)
  401e72:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  401e74:	fab3 f383 	clz	r3, r3
  401e78:	b2db      	uxtb	r3, r3
  401e7a:	f1c3 031f 	rsb	r3, r3, #31
  401e7e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401e82:	4a1a      	ldr	r2, [pc, #104]	; (401eec <vTaskSwitchContext+0x90>)
  401e84:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401e88:	b952      	cbnz	r2, 401ea0 <vTaskSwitchContext+0x44>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  401e8a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e8e:	b672      	cpsid	i
  401e90:	f383 8811 	msr	BASEPRI, r3
  401e94:	f3bf 8f6f 	isb	sy
  401e98:	f3bf 8f4f 	dsb	sy
  401e9c:	b662      	cpsie	i
  401e9e:	e7fe      	b.n	401e9e <vTaskSwitchContext+0x42>

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  401ea0:	b410      	push	{r4}
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
  401ea2:	4a12      	ldr	r2, [pc, #72]	; (401eec <vTaskSwitchContext+0x90>)
  401ea4:	0099      	lsls	r1, r3, #2
  401ea6:	18c8      	adds	r0, r1, r3
  401ea8:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  401eac:	6844      	ldr	r4, [r0, #4]
  401eae:	6864      	ldr	r4, [r4, #4]
  401eb0:	6044      	str	r4, [r0, #4]
  401eb2:	4602      	mov	r2, r0
  401eb4:	3208      	adds	r2, #8
  401eb6:	4294      	cmp	r4, r2
  401eb8:	d106      	bne.n	401ec8 <vTaskSwitchContext+0x6c>
  401eba:	6860      	ldr	r0, [r4, #4]
  401ebc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401ec0:	4a0a      	ldr	r2, [pc, #40]	; (401eec <vTaskSwitchContext+0x90>)
  401ec2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  401ec6:	6050      	str	r0, [r2, #4]
  401ec8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401ecc:	4a07      	ldr	r2, [pc, #28]	; (401eec <vTaskSwitchContext+0x90>)
  401ece:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401ed2:	685b      	ldr	r3, [r3, #4]
  401ed4:	68da      	ldr	r2, [r3, #12]
  401ed6:	4b06      	ldr	r3, [pc, #24]	; (401ef0 <vTaskSwitchContext+0x94>)
  401ed8:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
  401eda:	f85d 4b04 	ldr.w	r4, [sp], #4
  401ede:	4770      	bx	lr
  401ee0:	2040c3a8 	.word	0x2040c3a8
  401ee4:	2040c3e8 	.word	0x2040c3e8
  401ee8:	2040c3e4 	.word	0x2040c3e4
  401eec:	2040c188 	.word	0x2040c188
  401ef0:	2040c390 	.word	0x2040c390

00401ef4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
  401ef4:	b538      	push	{r3, r4, r5, lr}
TickType_t xTimeToWake;

	configASSERT( pxEventList );
  401ef6:	b950      	cbnz	r0, 401f0e <vTaskPlaceOnEventList+0x1a>
  401ef8:	f04f 0380 	mov.w	r3, #128	; 0x80
  401efc:	b672      	cpsid	i
  401efe:	f383 8811 	msr	BASEPRI, r3
  401f02:	f3bf 8f6f 	isb	sy
  401f06:	f3bf 8f4f 	dsb	sy
  401f0a:	b662      	cpsie	i
  401f0c:	e7fe      	b.n	401f0c <vTaskPlaceOnEventList+0x18>
  401f0e:	460c      	mov	r4, r1

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401f10:	4d11      	ldr	r5, [pc, #68]	; (401f58 <vTaskPlaceOnEventList+0x64>)
  401f12:	6829      	ldr	r1, [r5, #0]
  401f14:	3118      	adds	r1, #24
  401f16:	4b11      	ldr	r3, [pc, #68]	; (401f5c <vTaskPlaceOnEventList+0x68>)
  401f18:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401f1a:	6828      	ldr	r0, [r5, #0]
  401f1c:	3004      	adds	r0, #4
  401f1e:	4b10      	ldr	r3, [pc, #64]	; (401f60 <vTaskPlaceOnEventList+0x6c>)
  401f20:	4798      	blx	r3
  401f22:	b940      	cbnz	r0, 401f36 <vTaskPlaceOnEventList+0x42>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401f24:	682a      	ldr	r2, [r5, #0]
  401f26:	490f      	ldr	r1, [pc, #60]	; (401f64 <vTaskPlaceOnEventList+0x70>)
  401f28:	680b      	ldr	r3, [r1, #0]
  401f2a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401f2c:	2201      	movs	r2, #1
  401f2e:	4082      	lsls	r2, r0
  401f30:	ea23 0302 	bic.w	r3, r3, r2
  401f34:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  401f36:	f1b4 3fff 	cmp.w	r4, #4294967295
  401f3a:	d106      	bne.n	401f4a <vTaskPlaceOnEventList+0x56>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401f3c:	4b06      	ldr	r3, [pc, #24]	; (401f58 <vTaskPlaceOnEventList+0x64>)
  401f3e:	6819      	ldr	r1, [r3, #0]
  401f40:	4809      	ldr	r0, [pc, #36]	; (401f68 <vTaskPlaceOnEventList+0x74>)
  401f42:	3104      	adds	r1, #4
  401f44:	4b09      	ldr	r3, [pc, #36]	; (401f6c <vTaskPlaceOnEventList+0x78>)
  401f46:	4798      	blx	r3
  401f48:	bd38      	pop	{r3, r4, r5, pc}
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
  401f4a:	4b09      	ldr	r3, [pc, #36]	; (401f70 <vTaskPlaceOnEventList+0x7c>)
  401f4c:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  401f4e:	4420      	add	r0, r4
  401f50:	4b08      	ldr	r3, [pc, #32]	; (401f74 <vTaskPlaceOnEventList+0x80>)
  401f52:	4798      	blx	r3
  401f54:	bd38      	pop	{r3, r4, r5, pc}
  401f56:	bf00      	nop
  401f58:	2040c390 	.word	0x2040c390
  401f5c:	00400e5d 	.word	0x00400e5d
  401f60:	00400e91 	.word	0x00400e91
  401f64:	2040c3e4 	.word	0x2040c3e4
  401f68:	2040c3d0 	.word	0x2040c3d0
  401f6c:	00400e45 	.word	0x00400e45
  401f70:	2040c3ac 	.word	0x2040c3ac
  401f74:	004017c5 	.word	0x004017c5

00401f78 <vTaskPlaceOnEventListRestricted>:

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
  401f78:	b950      	cbnz	r0, 401f90 <vTaskPlaceOnEventListRestricted+0x18>
  401f7a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f7e:	b672      	cpsid	i
  401f80:	f383 8811 	msr	BASEPRI, r3
  401f84:	f3bf 8f6f 	isb	sy
  401f88:	f3bf 8f4f 	dsb	sy
  401f8c:	b662      	cpsie	i
  401f8e:	e7fe      	b.n	401f8e <vTaskPlaceOnEventListRestricted+0x16>
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  401f90:	b570      	push	{r4, r5, r6, lr}
  401f92:	4615      	mov	r5, r2
  401f94:	460c      	mov	r4, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401f96:	4e11      	ldr	r6, [pc, #68]	; (401fdc <vTaskPlaceOnEventListRestricted+0x64>)
  401f98:	6831      	ldr	r1, [r6, #0]
  401f9a:	3118      	adds	r1, #24
  401f9c:	4b10      	ldr	r3, [pc, #64]	; (401fe0 <vTaskPlaceOnEventListRestricted+0x68>)
  401f9e:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called with the scheduler locked so interrupts will not
		access the lists at the same time. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401fa0:	6830      	ldr	r0, [r6, #0]
  401fa2:	3004      	adds	r0, #4
  401fa4:	4b0f      	ldr	r3, [pc, #60]	; (401fe4 <vTaskPlaceOnEventListRestricted+0x6c>)
  401fa6:	4798      	blx	r3
  401fa8:	b940      	cbnz	r0, 401fbc <vTaskPlaceOnEventListRestricted+0x44>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401faa:	6832      	ldr	r2, [r6, #0]
  401fac:	490e      	ldr	r1, [pc, #56]	; (401fe8 <vTaskPlaceOnEventListRestricted+0x70>)
  401fae:	680b      	ldr	r3, [r1, #0]
  401fb0:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401fb2:	2201      	movs	r2, #1
  401fb4:	4082      	lsls	r2, r0
  401fb6:	ea23 0302 	bic.w	r3, r3, r2
  401fba:	600b      	str	r3, [r1, #0]
		Ready state when the event it is waiting indefinitely for occurs).
		Blocking indefinitely is useful when using tickless idle mode as when
		all tasks are blocked indefinitely all timers can be turned off. */
		#if( INCLUDE_vTaskSuspend == 1 )
		{
			if( xWaitIndefinitely == pdTRUE )
  401fbc:	2d01      	cmp	r5, #1
  401fbe:	d106      	bne.n	401fce <vTaskPlaceOnEventListRestricted+0x56>
			{
				/* Add the task to the suspended task list instead of a delayed
				task list to ensure the task is not woken by a timing event.  It
				will block indefinitely. */
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401fc0:	4b06      	ldr	r3, [pc, #24]	; (401fdc <vTaskPlaceOnEventListRestricted+0x64>)
  401fc2:	6819      	ldr	r1, [r3, #0]
  401fc4:	4809      	ldr	r0, [pc, #36]	; (401fec <vTaskPlaceOnEventListRestricted+0x74>)
  401fc6:	3104      	adds	r1, #4
  401fc8:	4b05      	ldr	r3, [pc, #20]	; (401fe0 <vTaskPlaceOnEventListRestricted+0x68>)
  401fca:	4798      	blx	r3
  401fcc:	bd70      	pop	{r4, r5, r6, pc}
			else
			{
				/* Calculate the time at which the task should be woken if the
				event does not occur.  This may overflow but this doesn't
				matter. */
				xTimeToWake = xTickCount + xTicksToWait;
  401fce:	4b08      	ldr	r3, [pc, #32]	; (401ff0 <vTaskPlaceOnEventListRestricted+0x78>)
  401fd0:	6818      	ldr	r0, [r3, #0]
				traceTASK_DELAY_UNTIL();
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401fd2:	4420      	add	r0, r4
  401fd4:	4b07      	ldr	r3, [pc, #28]	; (401ff4 <vTaskPlaceOnEventListRestricted+0x7c>)
  401fd6:	4798      	blx	r3
  401fd8:	bd70      	pop	{r4, r5, r6, pc}
  401fda:	bf00      	nop
  401fdc:	2040c390 	.word	0x2040c390
  401fe0:	00400e45 	.word	0x00400e45
  401fe4:	00400e91 	.word	0x00400e91
  401fe8:	2040c3e4 	.word	0x2040c3e4
  401fec:	2040c3d0 	.word	0x2040c3d0
  401ff0:	2040c3ac 	.word	0x2040c3ac
  401ff4:	004017c5 	.word	0x004017c5

00401ff8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
  401ff8:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  401ffa:	68c3      	ldr	r3, [r0, #12]
  401ffc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  401ffe:	b954      	cbnz	r4, 402016 <xTaskRemoveFromEventList+0x1e>
  402000:	f04f 0380 	mov.w	r3, #128	; 0x80
  402004:	b672      	cpsid	i
  402006:	f383 8811 	msr	BASEPRI, r3
  40200a:	f3bf 8f6f 	isb	sy
  40200e:	f3bf 8f4f 	dsb	sy
  402012:	b662      	cpsie	i
  402014:	e7fe      	b.n	402014 <xTaskRemoveFromEventList+0x1c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402016:	f104 0518 	add.w	r5, r4, #24
  40201a:	4628      	mov	r0, r5
  40201c:	4b14      	ldr	r3, [pc, #80]	; (402070 <xTaskRemoveFromEventList+0x78>)
  40201e:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402020:	4b14      	ldr	r3, [pc, #80]	; (402074 <xTaskRemoveFromEventList+0x7c>)
  402022:	681b      	ldr	r3, [r3, #0]
  402024:	b99b      	cbnz	r3, 40204e <xTaskRemoveFromEventList+0x56>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402026:	1d25      	adds	r5, r4, #4
  402028:	4628      	mov	r0, r5
  40202a:	4b11      	ldr	r3, [pc, #68]	; (402070 <xTaskRemoveFromEventList+0x78>)
  40202c:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  40202e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402030:	4911      	ldr	r1, [pc, #68]	; (402078 <xTaskRemoveFromEventList+0x80>)
  402032:	680b      	ldr	r3, [r1, #0]
  402034:	2201      	movs	r2, #1
  402036:	4082      	lsls	r2, r0
  402038:	4313      	orrs	r3, r2
  40203a:	600b      	str	r3, [r1, #0]
  40203c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402040:	4b0e      	ldr	r3, [pc, #56]	; (40207c <xTaskRemoveFromEventList+0x84>)
  402042:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402046:	4629      	mov	r1, r5
  402048:	4b0d      	ldr	r3, [pc, #52]	; (402080 <xTaskRemoveFromEventList+0x88>)
  40204a:	4798      	blx	r3
  40204c:	e003      	b.n	402056 <xTaskRemoveFromEventList+0x5e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  40204e:	480d      	ldr	r0, [pc, #52]	; (402084 <xTaskRemoveFromEventList+0x8c>)
  402050:	4629      	mov	r1, r5
  402052:	4b0b      	ldr	r3, [pc, #44]	; (402080 <xTaskRemoveFromEventList+0x88>)
  402054:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402056:	4b0c      	ldr	r3, [pc, #48]	; (402088 <xTaskRemoveFromEventList+0x90>)
  402058:	681b      	ldr	r3, [r3, #0]
  40205a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40205c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40205e:	429a      	cmp	r2, r3
  402060:	d903      	bls.n	40206a <xTaskRemoveFromEventList+0x72>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
  402062:	2001      	movs	r0, #1
  402064:	4b09      	ldr	r3, [pc, #36]	; (40208c <xTaskRemoveFromEventList+0x94>)
  402066:	6018      	str	r0, [r3, #0]
  402068:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		xReturn = pdFALSE;
  40206a:	2000      	movs	r0, #0
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
  40206c:	bd38      	pop	{r3, r4, r5, pc}
  40206e:	bf00      	nop
  402070:	00400e91 	.word	0x00400e91
  402074:	2040c3a8 	.word	0x2040c3a8
  402078:	2040c3e4 	.word	0x2040c3e4
  40207c:	2040c188 	.word	0x2040c188
  402080:	00400e45 	.word	0x00400e45
  402084:	2040c394 	.word	0x2040c394
  402088:	2040c390 	.word	0x2040c390
  40208c:	2040c3e8 	.word	0x2040c3e8

00402090 <vTaskSetTimeOutState>:
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	configASSERT( pxTimeOut );
  402090:	b950      	cbnz	r0, 4020a8 <vTaskSetTimeOutState+0x18>
  402092:	f04f 0380 	mov.w	r3, #128	; 0x80
  402096:	b672      	cpsid	i
  402098:	f383 8811 	msr	BASEPRI, r3
  40209c:	f3bf 8f6f 	isb	sy
  4020a0:	f3bf 8f4f 	dsb	sy
  4020a4:	b662      	cpsie	i
  4020a6:	e7fe      	b.n	4020a6 <vTaskSetTimeOutState+0x16>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4020a8:	4a03      	ldr	r2, [pc, #12]	; (4020b8 <vTaskSetTimeOutState+0x28>)
  4020aa:	6812      	ldr	r2, [r2, #0]
  4020ac:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4020ae:	4a03      	ldr	r2, [pc, #12]	; (4020bc <vTaskSetTimeOutState+0x2c>)
  4020b0:	6812      	ldr	r2, [r2, #0]
  4020b2:	6042      	str	r2, [r0, #4]
  4020b4:	4770      	bx	lr
  4020b6:	bf00      	nop
  4020b8:	2040c15c 	.word	0x2040c15c
  4020bc:	2040c3ac 	.word	0x2040c3ac

004020c0 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
  4020c0:	b538      	push	{r3, r4, r5, lr}
BaseType_t xReturn;

	configASSERT( pxTimeOut );
  4020c2:	b950      	cbnz	r0, 4020da <xTaskCheckForTimeOut+0x1a>
  4020c4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020c8:	b672      	cpsid	i
  4020ca:	f383 8811 	msr	BASEPRI, r3
  4020ce:	f3bf 8f6f 	isb	sy
  4020d2:	f3bf 8f4f 	dsb	sy
  4020d6:	b662      	cpsie	i
  4020d8:	e7fe      	b.n	4020d8 <xTaskCheckForTimeOut+0x18>
  4020da:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  4020dc:	b951      	cbnz	r1, 4020f4 <xTaskCheckForTimeOut+0x34>
  4020de:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020e2:	b672      	cpsid	i
  4020e4:	f383 8811 	msr	BASEPRI, r3
  4020e8:	f3bf 8f6f 	isb	sy
  4020ec:	f3bf 8f4f 	dsb	sy
  4020f0:	b662      	cpsie	i
  4020f2:	e7fe      	b.n	4020f2 <xTaskCheckForTimeOut+0x32>
  4020f4:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
  4020f6:	4b12      	ldr	r3, [pc, #72]	; (402140 <xTaskCheckForTimeOut+0x80>)
  4020f8:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
  4020fa:	4b12      	ldr	r3, [pc, #72]	; (402144 <xTaskCheckForTimeOut+0x84>)
  4020fc:	6819      	ldr	r1, [r3, #0]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  4020fe:	682b      	ldr	r3, [r5, #0]
  402100:	f1b3 3fff 	cmp.w	r3, #4294967295
  402104:	d013      	beq.n	40212e <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402106:	4a10      	ldr	r2, [pc, #64]	; (402148 <xTaskCheckForTimeOut+0x88>)
  402108:	6812      	ldr	r2, [r2, #0]
  40210a:	6820      	ldr	r0, [r4, #0]
  40210c:	4290      	cmp	r0, r2
  40210e:	d002      	beq.n	402116 <xTaskCheckForTimeOut+0x56>
  402110:	6862      	ldr	r2, [r4, #4]
  402112:	4291      	cmp	r1, r2
  402114:	d20d      	bcs.n	402132 <xTaskCheckForTimeOut+0x72>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402116:	6862      	ldr	r2, [r4, #4]
  402118:	1a88      	subs	r0, r1, r2
  40211a:	4283      	cmp	r3, r0
  40211c:	d90b      	bls.n	402136 <xTaskCheckForTimeOut+0x76>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  40211e:	1a52      	subs	r2, r2, r1
  402120:	4413      	add	r3, r2
  402122:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402124:	4620      	mov	r0, r4
  402126:	4b09      	ldr	r3, [pc, #36]	; (40214c <xTaskCheckForTimeOut+0x8c>)
  402128:	4798      	blx	r3
			xReturn = pdFALSE;
  40212a:	2400      	movs	r4, #0
  40212c:	e004      	b.n	402138 <xTaskCheckForTimeOut+0x78>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  40212e:	2400      	movs	r4, #0
  402130:	e002      	b.n	402138 <xTaskCheckForTimeOut+0x78>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  402132:	2401      	movs	r4, #1
  402134:	e000      	b.n	402138 <xTaskCheckForTimeOut+0x78>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  402136:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  402138:	4b05      	ldr	r3, [pc, #20]	; (402150 <xTaskCheckForTimeOut+0x90>)
  40213a:	4798      	blx	r3

	return xReturn;
}
  40213c:	4620      	mov	r0, r4
  40213e:	bd38      	pop	{r3, r4, r5, pc}
  402140:	00400b51 	.word	0x00400b51
  402144:	2040c3ac 	.word	0x2040c3ac
  402148:	2040c15c 	.word	0x2040c15c
  40214c:	00402091 	.word	0x00402091
  402150:	00400b9d 	.word	0x00400b9d

00402154 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
  402154:	2201      	movs	r2, #1
  402156:	4b01      	ldr	r3, [pc, #4]	; (40215c <vTaskMissedYield+0x8>)
  402158:	601a      	str	r2, [r3, #0]
  40215a:	4770      	bx	lr
  40215c:	2040c3e8 	.word	0x2040c3e8

00402160 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402160:	4b05      	ldr	r3, [pc, #20]	; (402178 <xTaskGetSchedulerState+0x18>)
  402162:	681b      	ldr	r3, [r3, #0]
  402164:	b133      	cbz	r3, 402174 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402166:	4b05      	ldr	r3, [pc, #20]	; (40217c <xTaskGetSchedulerState+0x1c>)
  402168:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40216a:	2b00      	cmp	r3, #0
  40216c:	bf0c      	ite	eq
  40216e:	2002      	moveq	r0, #2
  402170:	2000      	movne	r0, #0
  402172:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  402174:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  402176:	4770      	bx	lr
  402178:	2040c164 	.word	0x2040c164
  40217c:	2040c3a8 	.word	0x2040c3a8

00402180 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402180:	2800      	cmp	r0, #0
  402182:	d045      	beq.n	402210 <vTaskPriorityInherit+0x90>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
  402184:	b538      	push	{r3, r4, r5, lr}
  402186:	4603      	mov	r3, r0
		if( pxMutexHolder != NULL )
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402188:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40218a:	4922      	ldr	r1, [pc, #136]	; (402214 <vTaskPriorityInherit+0x94>)
  40218c:	6809      	ldr	r1, [r1, #0]
  40218e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402190:	428a      	cmp	r2, r1
  402192:	d23c      	bcs.n	40220e <vTaskPriorityInherit+0x8e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402194:	6981      	ldr	r1, [r0, #24]
  402196:	2900      	cmp	r1, #0
  402198:	db05      	blt.n	4021a6 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40219a:	491e      	ldr	r1, [pc, #120]	; (402214 <vTaskPriorityInherit+0x94>)
  40219c:	6809      	ldr	r1, [r1, #0]
  40219e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4021a0:	f1c1 0119 	rsb	r1, r1, #25
  4021a4:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4021a6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4021aa:	491b      	ldr	r1, [pc, #108]	; (402218 <vTaskPriorityInherit+0x98>)
  4021ac:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4021b0:	6959      	ldr	r1, [r3, #20]
  4021b2:	4291      	cmp	r1, r2
  4021b4:	d127      	bne.n	402206 <vTaskPriorityInherit+0x86>
  4021b6:	461c      	mov	r4, r3
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4021b8:	1d1d      	adds	r5, r3, #4
  4021ba:	4628      	mov	r0, r5
  4021bc:	4b17      	ldr	r3, [pc, #92]	; (40221c <vTaskPriorityInherit+0x9c>)
  4021be:	4798      	blx	r3
  4021c0:	b970      	cbnz	r0, 4021e0 <vTaskPriorityInherit+0x60>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4021c2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4021c4:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4021c8:	4a13      	ldr	r2, [pc, #76]	; (402218 <vTaskPriorityInherit+0x98>)
  4021ca:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4021ce:	b93a      	cbnz	r2, 4021e0 <vTaskPriorityInherit+0x60>
  4021d0:	4813      	ldr	r0, [pc, #76]	; (402220 <vTaskPriorityInherit+0xa0>)
  4021d2:	6802      	ldr	r2, [r0, #0]
  4021d4:	2101      	movs	r1, #1
  4021d6:	fa01 f303 	lsl.w	r3, r1, r3
  4021da:	ea22 0303 	bic.w	r3, r2, r3
  4021de:	6003      	str	r3, [r0, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4021e0:	4b0c      	ldr	r3, [pc, #48]	; (402214 <vTaskPriorityInherit+0x94>)
  4021e2:	681b      	ldr	r3, [r3, #0]
  4021e4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  4021e6:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4021e8:	490d      	ldr	r1, [pc, #52]	; (402220 <vTaskPriorityInherit+0xa0>)
  4021ea:	680a      	ldr	r2, [r1, #0]
  4021ec:	2301      	movs	r3, #1
  4021ee:	4083      	lsls	r3, r0
  4021f0:	4313      	orrs	r3, r2
  4021f2:	600b      	str	r3, [r1, #0]
  4021f4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4021f8:	4b07      	ldr	r3, [pc, #28]	; (402218 <vTaskPriorityInherit+0x98>)
  4021fa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4021fe:	4629      	mov	r1, r5
  402200:	4b08      	ldr	r3, [pc, #32]	; (402224 <vTaskPriorityInherit+0xa4>)
  402202:	4798      	blx	r3
  402204:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402206:	4a03      	ldr	r2, [pc, #12]	; (402214 <vTaskPriorityInherit+0x94>)
  402208:	6812      	ldr	r2, [r2, #0]
  40220a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  40220c:	62da      	str	r2, [r3, #44]	; 0x2c
  40220e:	bd38      	pop	{r3, r4, r5, pc}
  402210:	4770      	bx	lr
  402212:	bf00      	nop
  402214:	2040c390 	.word	0x2040c390
  402218:	2040c188 	.word	0x2040c188
  40221c:	00400e91 	.word	0x00400e91
  402220:	2040c3e4 	.word	0x2040c3e4
  402224:	00400e45 	.word	0x00400e45

00402228 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  402228:	2800      	cmp	r0, #0
  40222a:	d04e      	beq.n	4022ca <xTaskPriorityDisinherit+0xa2>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
  40222c:	b538      	push	{r3, r4, r5, lr}
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  40222e:	4a29      	ldr	r2, [pc, #164]	; (4022d4 <xTaskPriorityDisinherit+0xac>)
  402230:	6812      	ldr	r2, [r2, #0]
  402232:	4290      	cmp	r0, r2
  402234:	d00a      	beq.n	40224c <xTaskPriorityDisinherit+0x24>
  402236:	f04f 0380 	mov.w	r3, #128	; 0x80
  40223a:	b672      	cpsid	i
  40223c:	f383 8811 	msr	BASEPRI, r3
  402240:	f3bf 8f6f 	isb	sy
  402244:	f3bf 8f4f 	dsb	sy
  402248:	b662      	cpsie	i
  40224a:	e7fe      	b.n	40224a <xTaskPriorityDisinherit+0x22>

			configASSERT( pxTCB->uxMutexesHeld );
  40224c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40224e:	b952      	cbnz	r2, 402266 <xTaskPriorityDisinherit+0x3e>
  402250:	f04f 0380 	mov.w	r3, #128	; 0x80
  402254:	b672      	cpsid	i
  402256:	f383 8811 	msr	BASEPRI, r3
  40225a:	f3bf 8f6f 	isb	sy
  40225e:	f3bf 8f4f 	dsb	sy
  402262:	b662      	cpsie	i
  402264:	e7fe      	b.n	402264 <xTaskPriorityDisinherit+0x3c>
			( pxTCB->uxMutexesHeld )--;
  402266:	3a01      	subs	r2, #1
  402268:	64c2      	str	r2, [r0, #76]	; 0x4c
			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  40226a:	2a00      	cmp	r2, #0
  40226c:	d12f      	bne.n	4022ce <xTaskPriorityDisinherit+0xa6>
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  40226e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  402270:	6c82      	ldr	r2, [r0, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402272:	4291      	cmp	r1, r2
  402274:	d02b      	beq.n	4022ce <xTaskPriorityDisinherit+0xa6>
  402276:	4604      	mov	r4, r0
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402278:	1d05      	adds	r5, r0, #4
  40227a:	4628      	mov	r0, r5
  40227c:	4b16      	ldr	r3, [pc, #88]	; (4022d8 <xTaskPriorityDisinherit+0xb0>)
  40227e:	4798      	blx	r3
  402280:	b968      	cbnz	r0, 40229e <xTaskPriorityDisinherit+0x76>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402282:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  402284:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402288:	4b14      	ldr	r3, [pc, #80]	; (4022dc <xTaskPriorityDisinherit+0xb4>)
  40228a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40228e:	b933      	cbnz	r3, 40229e <xTaskPriorityDisinherit+0x76>
  402290:	4813      	ldr	r0, [pc, #76]	; (4022e0 <xTaskPriorityDisinherit+0xb8>)
  402292:	6803      	ldr	r3, [r0, #0]
  402294:	2201      	movs	r2, #1
  402296:	408a      	lsls	r2, r1
  402298:	ea23 0302 	bic.w	r3, r3, r2
  40229c:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  40229e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  4022a0:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4022a2:	f1c0 0319 	rsb	r3, r0, #25
  4022a6:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  4022a8:	4a0d      	ldr	r2, [pc, #52]	; (4022e0 <xTaskPriorityDisinherit+0xb8>)
  4022aa:	6813      	ldr	r3, [r2, #0]
  4022ac:	2401      	movs	r4, #1
  4022ae:	fa04 f100 	lsl.w	r1, r4, r0
  4022b2:	430b      	orrs	r3, r1
  4022b4:	6013      	str	r3, [r2, #0]
  4022b6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4022ba:	4b08      	ldr	r3, [pc, #32]	; (4022dc <xTaskPriorityDisinherit+0xb4>)
  4022bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4022c0:	4629      	mov	r1, r5
  4022c2:	4b08      	ldr	r3, [pc, #32]	; (4022e4 <xTaskPriorityDisinherit+0xbc>)
  4022c4:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  4022c6:	4620      	mov	r0, r4
  4022c8:	bd38      	pop	{r3, r4, r5, pc}
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
  4022ca:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4022cc:	4770      	bx	lr
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
  4022ce:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4022d0:	bd38      	pop	{r3, r4, r5, pc}
  4022d2:	bf00      	nop
  4022d4:	2040c390 	.word	0x2040c390
  4022d8:	00400e91 	.word	0x00400e91
  4022dc:	2040c188 	.word	0x2040c188
  4022e0:	2040c3e4 	.word	0x2040c3e4
  4022e4:	00400e45 	.word	0x00400e45

004022e8 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  4022e8:	4b05      	ldr	r3, [pc, #20]	; (402300 <pvTaskIncrementMutexHeldCount+0x18>)
  4022ea:	681b      	ldr	r3, [r3, #0]
  4022ec:	b123      	cbz	r3, 4022f8 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  4022ee:	4b04      	ldr	r3, [pc, #16]	; (402300 <pvTaskIncrementMutexHeldCount+0x18>)
  4022f0:	681a      	ldr	r2, [r3, #0]
  4022f2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  4022f4:	3301      	adds	r3, #1
  4022f6:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  4022f8:	4b01      	ldr	r3, [pc, #4]	; (402300 <pvTaskIncrementMutexHeldCount+0x18>)
  4022fa:	6818      	ldr	r0, [r3, #0]
	}
  4022fc:	4770      	bx	lr
  4022fe:	bf00      	nop
  402300:	2040c390 	.word	0x2040c390

00402304 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  402304:	b510      	push	{r4, lr}
  402306:	4604      	mov	r4, r0
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402308:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40230a:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
  40230c:	4291      	cmp	r1, r2
  40230e:	d80a      	bhi.n	402326 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  402310:	1ad2      	subs	r2, r2, r3
  402312:	6983      	ldr	r3, [r0, #24]
  402314:	429a      	cmp	r2, r3
  402316:	d211      	bcs.n	40233c <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  402318:	4b0a      	ldr	r3, [pc, #40]	; (402344 <prvInsertTimerInActiveList+0x40>)
  40231a:	6818      	ldr	r0, [r3, #0]
  40231c:	1d21      	adds	r1, r4, #4
  40231e:	4b0a      	ldr	r3, [pc, #40]	; (402348 <prvInsertTimerInActiveList+0x44>)
  402320:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
  402322:	2000      	movs	r0, #0
  402324:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402326:	4299      	cmp	r1, r3
  402328:	d301      	bcc.n	40232e <prvInsertTimerInActiveList+0x2a>
  40232a:	429a      	cmp	r2, r3
  40232c:	d308      	bcc.n	402340 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40232e:	4b07      	ldr	r3, [pc, #28]	; (40234c <prvInsertTimerInActiveList+0x48>)
  402330:	6818      	ldr	r0, [r3, #0]
  402332:	1d21      	adds	r1, r4, #4
  402334:	4b04      	ldr	r3, [pc, #16]	; (402348 <prvInsertTimerInActiveList+0x44>)
  402336:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
  402338:	2000      	movs	r0, #0
  40233a:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40233c:	2001      	movs	r0, #1
  40233e:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402340:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402342:	bd10      	pop	{r4, pc}
  402344:	2040c420 	.word	0x2040c420
  402348:	00400e5d 	.word	0x00400e5d
  40234c:	2040c3ec 	.word	0x2040c3ec

00402350 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402350:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402352:	4b14      	ldr	r3, [pc, #80]	; (4023a4 <prvCheckForValidListAndQueue+0x54>)
  402354:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402356:	4b14      	ldr	r3, [pc, #80]	; (4023a8 <prvCheckForValidListAndQueue+0x58>)
  402358:	681b      	ldr	r3, [r3, #0]
  40235a:	bb03      	cbnz	r3, 40239e <prvCheckForValidListAndQueue+0x4e>
		{
			vListInitialise( &xActiveTimerList1 );
  40235c:	4d13      	ldr	r5, [pc, #76]	; (4023ac <prvCheckForValidListAndQueue+0x5c>)
  40235e:	4628      	mov	r0, r5
  402360:	4e13      	ldr	r6, [pc, #76]	; (4023b0 <prvCheckForValidListAndQueue+0x60>)
  402362:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402364:	4c13      	ldr	r4, [pc, #76]	; (4023b4 <prvCheckForValidListAndQueue+0x64>)
  402366:	4620      	mov	r0, r4
  402368:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  40236a:	4b13      	ldr	r3, [pc, #76]	; (4023b8 <prvCheckForValidListAndQueue+0x68>)
  40236c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  40236e:	4b13      	ldr	r3, [pc, #76]	; (4023bc <prvCheckForValidListAndQueue+0x6c>)
  402370:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402372:	2005      	movs	r0, #5
  402374:	2110      	movs	r1, #16
  402376:	2200      	movs	r2, #0
  402378:	4b11      	ldr	r3, [pc, #68]	; (4023c0 <prvCheckForValidListAndQueue+0x70>)
  40237a:	4798      	blx	r3
  40237c:	4b0a      	ldr	r3, [pc, #40]	; (4023a8 <prvCheckForValidListAndQueue+0x58>)
  40237e:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  402380:	b950      	cbnz	r0, 402398 <prvCheckForValidListAndQueue+0x48>
  402382:	f04f 0380 	mov.w	r3, #128	; 0x80
  402386:	b672      	cpsid	i
  402388:	f383 8811 	msr	BASEPRI, r3
  40238c:	f3bf 8f6f 	isb	sy
  402390:	f3bf 8f4f 	dsb	sy
  402394:	b662      	cpsie	i
  402396:	e7fe      	b.n	402396 <prvCheckForValidListAndQueue+0x46>

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  402398:	490a      	ldr	r1, [pc, #40]	; (4023c4 <prvCheckForValidListAndQueue+0x74>)
  40239a:	4b0b      	ldr	r3, [pc, #44]	; (4023c8 <prvCheckForValidListAndQueue+0x78>)
  40239c:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  40239e:	4b0b      	ldr	r3, [pc, #44]	; (4023cc <prvCheckForValidListAndQueue+0x7c>)
  4023a0:	4798      	blx	r3
  4023a2:	bd70      	pop	{r4, r5, r6, pc}
  4023a4:	00400b51 	.word	0x00400b51
  4023a8:	2040c41c 	.word	0x2040c41c
  4023ac:	2040c3f0 	.word	0x2040c3f0
  4023b0:	00400e25 	.word	0x00400e25
  4023b4:	2040c404 	.word	0x2040c404
  4023b8:	2040c3ec 	.word	0x2040c3ec
  4023bc:	2040c420 	.word	0x2040c420
  4023c0:	00401119 	.word	0x00401119
  4023c4:	0040ef24 	.word	0x0040ef24
  4023c8:	00401715 	.word	0x00401715
  4023cc:	00400b9d 	.word	0x00400b9d

004023d0 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
  4023d0:	b510      	push	{r4, lr}
  4023d2:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  4023d4:	4b0f      	ldr	r3, [pc, #60]	; (402414 <xTimerCreateTimerTask+0x44>)
  4023d6:	4798      	blx	r3

	if( xTimerQueue != NULL )
  4023d8:	4b0f      	ldr	r3, [pc, #60]	; (402418 <xTimerCreateTimerTask+0x48>)
  4023da:	681b      	ldr	r3, [r3, #0]
  4023dc:	b163      	cbz	r3, 4023f8 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4023de:	2318      	movs	r3, #24
  4023e0:	9300      	str	r3, [sp, #0]
  4023e2:	2300      	movs	r3, #0
  4023e4:	9301      	str	r3, [sp, #4]
  4023e6:	9302      	str	r3, [sp, #8]
  4023e8:	9303      	str	r3, [sp, #12]
  4023ea:	480c      	ldr	r0, [pc, #48]	; (40241c <xTimerCreateTimerTask+0x4c>)
  4023ec:	490c      	ldr	r1, [pc, #48]	; (402420 <xTimerCreateTimerTask+0x50>)
  4023ee:	f44f 7282 	mov.w	r2, #260	; 0x104
  4023f2:	4c0c      	ldr	r4, [pc, #48]	; (402424 <xTimerCreateTimerTask+0x54>)
  4023f4:	47a0      	blx	r4
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
  4023f6:	b950      	cbnz	r0, 40240e <xTimerCreateTimerTask+0x3e>
  4023f8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023fc:	b672      	cpsid	i
  4023fe:	f383 8811 	msr	BASEPRI, r3
  402402:	f3bf 8f6f 	isb	sy
  402406:	f3bf 8f4f 	dsb	sy
  40240a:	b662      	cpsie	i
  40240c:	e7fe      	b.n	40240c <xTimerCreateTimerTask+0x3c>
	return xReturn;
}
  40240e:	b004      	add	sp, #16
  402410:	bd10      	pop	{r4, pc}
  402412:	bf00      	nop
  402414:	00402351 	.word	0x00402351
  402418:	2040c41c 	.word	0x2040c41c
  40241c:	00402561 	.word	0x00402561
  402420:	0040ef2c 	.word	0x0040ef2c
  402424:	0040181d 	.word	0x0040181d

00402428 <xTimerGenericCommand>:
BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
  402428:	b950      	cbnz	r0, 402440 <xTimerGenericCommand+0x18>
  40242a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40242e:	b672      	cpsid	i
  402430:	f383 8811 	msr	BASEPRI, r3
  402434:	f3bf 8f6f 	isb	sy
  402438:	f3bf 8f4f 	dsb	sy
  40243c:	b662      	cpsie	i
  40243e:	e7fe      	b.n	40243e <xTimerGenericCommand+0x16>
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
  402440:	b530      	push	{r4, r5, lr}
  402442:	b085      	sub	sp, #20
  402444:	4615      	mov	r5, r2
  402446:	4604      	mov	r4, r0

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  402448:	4a12      	ldr	r2, [pc, #72]	; (402494 <xTimerGenericCommand+0x6c>)
  40244a:	6810      	ldr	r0, [r2, #0]
  40244c:	b1f0      	cbz	r0, 40248c <xTimerGenericCommand+0x64>
  40244e:	461a      	mov	r2, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  402450:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402452:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  402454:	9402      	str	r4, [sp, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402456:	2905      	cmp	r1, #5
  402458:	dc13      	bgt.n	402482 <xTimerGenericCommand+0x5a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  40245a:	4b0f      	ldr	r3, [pc, #60]	; (402498 <xTimerGenericCommand+0x70>)
  40245c:	4798      	blx	r3
  40245e:	2802      	cmp	r0, #2
  402460:	d107      	bne.n	402472 <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402462:	4b0c      	ldr	r3, [pc, #48]	; (402494 <xTimerGenericCommand+0x6c>)
  402464:	6818      	ldr	r0, [r3, #0]
  402466:	4669      	mov	r1, sp
  402468:	9a08      	ldr	r2, [sp, #32]
  40246a:	2300      	movs	r3, #0
  40246c:	4c0b      	ldr	r4, [pc, #44]	; (40249c <xTimerGenericCommand+0x74>)
  40246e:	47a0      	blx	r4
  402470:	e00d      	b.n	40248e <xTimerGenericCommand+0x66>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402472:	4b08      	ldr	r3, [pc, #32]	; (402494 <xTimerGenericCommand+0x6c>)
  402474:	6818      	ldr	r0, [r3, #0]
  402476:	4669      	mov	r1, sp
  402478:	2200      	movs	r2, #0
  40247a:	4613      	mov	r3, r2
  40247c:	4c07      	ldr	r4, [pc, #28]	; (40249c <xTimerGenericCommand+0x74>)
  40247e:	47a0      	blx	r4
  402480:	e005      	b.n	40248e <xTimerGenericCommand+0x66>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402482:	4669      	mov	r1, sp
  402484:	2300      	movs	r3, #0
  402486:	4c06      	ldr	r4, [pc, #24]	; (4024a0 <xTimerGenericCommand+0x78>)
  402488:	47a0      	blx	r4
  40248a:	e000      	b.n	40248e <xTimerGenericCommand+0x66>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
  40248c:	2000      	movs	r0, #0
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
  40248e:	b005      	add	sp, #20
  402490:	bd30      	pop	{r4, r5, pc}
  402492:	bf00      	nop
  402494:	2040c41c 	.word	0x2040c41c
  402498:	00402161 	.word	0x00402161
  40249c:	0040119d 	.word	0x0040119d
  4024a0:	00401379 	.word	0x00401379

004024a4 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
  4024a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4024a8:	b082      	sub	sp, #8
  4024aa:	4680      	mov	r8, r0
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
  4024ac:	4b25      	ldr	r3, [pc, #148]	; (402544 <prvSampleTimeNow+0xa0>)
  4024ae:	4798      	blx	r3
  4024b0:	4607      	mov	r7, r0

	if( xTimeNow < xLastTime )
  4024b2:	4b25      	ldr	r3, [pc, #148]	; (402548 <prvSampleTimeNow+0xa4>)
  4024b4:	681b      	ldr	r3, [r3, #0]
  4024b6:	4298      	cmp	r0, r3
  4024b8:	d23b      	bcs.n	402532 <prvSampleTimeNow+0x8e>
  4024ba:	e02b      	b.n	402514 <prvSampleTimeNow+0x70>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4024bc:	68db      	ldr	r3, [r3, #12]
  4024be:	f8d3 a000 	ldr.w	sl, [r3]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4024c2:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4024c4:	f104 0904 	add.w	r9, r4, #4
  4024c8:	4648      	mov	r0, r9
  4024ca:	47b0      	blx	r6
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4024cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4024ce:	4620      	mov	r0, r4
  4024d0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4024d2:	69e3      	ldr	r3, [r4, #28]
  4024d4:	2b01      	cmp	r3, #1
  4024d6:	d11f      	bne.n	402518 <prvSampleTimeNow+0x74>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4024d8:	69a3      	ldr	r3, [r4, #24]
  4024da:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  4024dc:	4553      	cmp	r3, sl
  4024de:	d906      	bls.n	4024ee <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4024e0:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4024e2:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4024e4:	6828      	ldr	r0, [r5, #0]
  4024e6:	4649      	mov	r1, r9
  4024e8:	4b18      	ldr	r3, [pc, #96]	; (40254c <prvSampleTimeNow+0xa8>)
  4024ea:	4798      	blx	r3
  4024ec:	e014      	b.n	402518 <prvSampleTimeNow+0x74>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4024ee:	2300      	movs	r3, #0
  4024f0:	9300      	str	r3, [sp, #0]
  4024f2:	4620      	mov	r0, r4
  4024f4:	4619      	mov	r1, r3
  4024f6:	4652      	mov	r2, sl
  4024f8:	4c15      	ldr	r4, [pc, #84]	; (402550 <prvSampleTimeNow+0xac>)
  4024fa:	47a0      	blx	r4
				configASSERT( xResult );
  4024fc:	b960      	cbnz	r0, 402518 <prvSampleTimeNow+0x74>
  4024fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  402502:	b672      	cpsid	i
  402504:	f383 8811 	msr	BASEPRI, r3
  402508:	f3bf 8f6f 	isb	sy
  40250c:	f3bf 8f4f 	dsb	sy
  402510:	b662      	cpsie	i
  402512:	e7fe      	b.n	402512 <prvSampleTimeNow+0x6e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402514:	4d0f      	ldr	r5, [pc, #60]	; (402554 <prvSampleTimeNow+0xb0>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402516:	4e10      	ldr	r6, [pc, #64]	; (402558 <prvSampleTimeNow+0xb4>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402518:	682b      	ldr	r3, [r5, #0]
  40251a:	681a      	ldr	r2, [r3, #0]
  40251c:	2a00      	cmp	r2, #0
  40251e:	d1cd      	bne.n	4024bc <prvSampleTimeNow+0x18>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  402520:	4a0e      	ldr	r2, [pc, #56]	; (40255c <prvSampleTimeNow+0xb8>)
  402522:	6810      	ldr	r0, [r2, #0]
  402524:	490b      	ldr	r1, [pc, #44]	; (402554 <prvSampleTimeNow+0xb0>)
  402526:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  402528:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists();
		*pxTimerListsWereSwitched = pdTRUE;
  40252a:	2301      	movs	r3, #1
  40252c:	f8c8 3000 	str.w	r3, [r8]
  402530:	e002      	b.n	402538 <prvSampleTimeNow+0x94>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  402532:	2300      	movs	r3, #0
  402534:	f8c8 3000 	str.w	r3, [r8]
	}

	xLastTime = xTimeNow;
  402538:	4b03      	ldr	r3, [pc, #12]	; (402548 <prvSampleTimeNow+0xa4>)
  40253a:	601f      	str	r7, [r3, #0]

	return xTimeNow;
}
  40253c:	4638      	mov	r0, r7
  40253e:	b002      	add	sp, #8
  402540:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402544:	00401ae5 	.word	0x00401ae5
  402548:	2040c418 	.word	0x2040c418
  40254c:	00400e5d 	.word	0x00400e5d
  402550:	00402429 	.word	0x00402429
  402554:	2040c3ec 	.word	0x2040c3ec
  402558:	00400e91 	.word	0x00400e91
  40255c:	2040c420 	.word	0x2040c420

00402560 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  402560:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402564:	b089      	sub	sp, #36	; 0x24
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402566:	4c69      	ldr	r4, [pc, #420]	; (40270c <prvTimerTask+0x1ac>)
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
  402568:	4f69      	ldr	r7, [pc, #420]	; (402710 <prvTimerTask+0x1b0>)
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40256a:	4d6a      	ldr	r5, [pc, #424]	; (402714 <prvTimerTask+0x1b4>)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40256c:	4b6a      	ldr	r3, [pc, #424]	; (402718 <prvTimerTask+0x1b8>)
  40256e:	681b      	ldr	r3, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  402570:	681a      	ldr	r2, [r3, #0]
  402572:	2a00      	cmp	r2, #0
  402574:	f000 80bf 	beq.w	4026f6 <prvTimerTask+0x196>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402578:	68db      	ldr	r3, [r3, #12]
  40257a:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
  40257c:	4b67      	ldr	r3, [pc, #412]	; (40271c <prvTimerTask+0x1bc>)
  40257e:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402580:	a804      	add	r0, sp, #16
  402582:	4b67      	ldr	r3, [pc, #412]	; (402720 <prvTimerTask+0x1c0>)
  402584:	4798      	blx	r3
  402586:	4680      	mov	r8, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402588:	9b04      	ldr	r3, [sp, #16]
  40258a:	2b00      	cmp	r3, #0
  40258c:	d14d      	bne.n	40262a <prvTimerTask+0xca>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  40258e:	42b0      	cmp	r0, r6
  402590:	d339      	bcc.n	402606 <prvTimerTask+0xa6>
			{
				( void ) xTaskResumeAll();
  402592:	4b64      	ldr	r3, [pc, #400]	; (402724 <prvTimerTask+0x1c4>)
  402594:	4798      	blx	r3
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402596:	4b60      	ldr	r3, [pc, #384]	; (402718 <prvTimerTask+0x1b8>)
  402598:	681b      	ldr	r3, [r3, #0]
  40259a:	68db      	ldr	r3, [r3, #12]
  40259c:	f8d3 900c 	ldr.w	r9, [r3, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4025a0:	f109 0004 	add.w	r0, r9, #4
  4025a4:	4b60      	ldr	r3, [pc, #384]	; (402728 <prvTimerTask+0x1c8>)
  4025a6:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4025a8:	f8d9 301c 	ldr.w	r3, [r9, #28]
  4025ac:	2b01      	cmp	r3, #1
  4025ae:	d11d      	bne.n	4025ec <prvTimerTask+0x8c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4025b0:	f8d9 1018 	ldr.w	r1, [r9, #24]
  4025b4:	4648      	mov	r0, r9
  4025b6:	4431      	add	r1, r6
  4025b8:	4642      	mov	r2, r8
  4025ba:	4633      	mov	r3, r6
  4025bc:	f8df c178 	ldr.w	ip, [pc, #376]	; 402738 <prvTimerTask+0x1d8>
  4025c0:	47e0      	blx	ip
  4025c2:	2801      	cmp	r0, #1
  4025c4:	d112      	bne.n	4025ec <prvTimerTask+0x8c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4025c6:	2300      	movs	r3, #0
  4025c8:	9300      	str	r3, [sp, #0]
  4025ca:	4648      	mov	r0, r9
  4025cc:	4619      	mov	r1, r3
  4025ce:	4632      	mov	r2, r6
  4025d0:	4e56      	ldr	r6, [pc, #344]	; (40272c <prvTimerTask+0x1cc>)
  4025d2:	47b0      	blx	r6
			configASSERT( xResult );
  4025d4:	b950      	cbnz	r0, 4025ec <prvTimerTask+0x8c>
  4025d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025da:	b672      	cpsid	i
  4025dc:	f383 8811 	msr	BASEPRI, r3
  4025e0:	f3bf 8f6f 	isb	sy
  4025e4:	f3bf 8f4f 	dsb	sy
  4025e8:	b662      	cpsie	i
  4025ea:	e7fe      	b.n	4025ea <prvTimerTask+0x8a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4025ec:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
  4025f0:	4648      	mov	r0, r9
  4025f2:	4798      	blx	r3
  4025f4:	e077      	b.n	4026e6 <prvTimerTask+0x186>
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  4025f6:	4b4e      	ldr	r3, [pc, #312]	; (402730 <prvTimerTask+0x1d0>)
  4025f8:	681b      	ldr	r3, [r3, #0]
  4025fa:	681a      	ldr	r2, [r3, #0]
  4025fc:	fab2 f282 	clz	r2, r2
  402600:	0952      	lsrs	r2, r2, #5
  402602:	2600      	movs	r6, #0
  402604:	e000      	b.n	402608 <prvTimerTask+0xa8>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402606:	2200      	movs	r2, #0
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402608:	6820      	ldr	r0, [r4, #0]
  40260a:	ebc8 0106 	rsb	r1, r8, r6
  40260e:	4b49      	ldr	r3, [pc, #292]	; (402734 <prvTimerTask+0x1d4>)
  402610:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  402612:	4b44      	ldr	r3, [pc, #272]	; (402724 <prvTimerTask+0x1c4>)
  402614:	4798      	blx	r3
  402616:	2800      	cmp	r0, #0
  402618:	d165      	bne.n	4026e6 <prvTimerTask+0x186>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
  40261a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40261e:	603b      	str	r3, [r7, #0]
  402620:	f3bf 8f4f 	dsb	sy
  402624:	f3bf 8f6f 	isb	sy
  402628:	e05d      	b.n	4026e6 <prvTimerTask+0x186>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
  40262a:	4b3e      	ldr	r3, [pc, #248]	; (402724 <prvTimerTask+0x1c4>)
  40262c:	4798      	blx	r3
  40262e:	e05a      	b.n	4026e6 <prvTimerTask+0x186>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  402630:	9b04      	ldr	r3, [sp, #16]
  402632:	2b00      	cmp	r3, #0
  402634:	da06      	bge.n	402644 <prvTimerTask+0xe4>
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  402636:	9806      	ldr	r0, [sp, #24]
  402638:	9907      	ldr	r1, [sp, #28]
  40263a:	9b05      	ldr	r3, [sp, #20]
  40263c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  40263e:	9b04      	ldr	r3, [sp, #16]
  402640:	2b00      	cmp	r3, #0
  402642:	db50      	blt.n	4026e6 <prvTimerTask+0x186>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  402644:	9e06      	ldr	r6, [sp, #24]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  402646:	6973      	ldr	r3, [r6, #20]
  402648:	b113      	cbz	r3, 402650 <prvTimerTask+0xf0>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40264a:	1d30      	adds	r0, r6, #4
  40264c:	4b36      	ldr	r3, [pc, #216]	; (402728 <prvTimerTask+0x1c8>)
  40264e:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402650:	a803      	add	r0, sp, #12
  402652:	4b33      	ldr	r3, [pc, #204]	; (402720 <prvTimerTask+0x1c0>)
  402654:	4798      	blx	r3
  402656:	4686      	mov	lr, r0

			switch( xMessage.xMessageID )
  402658:	9a04      	ldr	r2, [sp, #16]
  40265a:	2a09      	cmp	r2, #9
  40265c:	d843      	bhi.n	4026e6 <prvTimerTask+0x186>
  40265e:	e8df f002 	tbb	[pc, r2]
  402662:	0505      	.short	0x0505
  402664:	3f2a4205 	.word	0x3f2a4205
  402668:	2a420505 	.word	0x2a420505
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  40266c:	9b05      	ldr	r3, [sp, #20]
  40266e:	69b1      	ldr	r1, [r6, #24]
  402670:	4630      	mov	r0, r6
  402672:	4419      	add	r1, r3
  402674:	4672      	mov	r2, lr
  402676:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 402738 <prvTimerTask+0x1d8>
  40267a:	47e0      	blx	ip
  40267c:	2801      	cmp	r0, #1
  40267e:	d132      	bne.n	4026e6 <prvTimerTask+0x186>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402680:	6a73      	ldr	r3, [r6, #36]	; 0x24
  402682:	4630      	mov	r0, r6
  402684:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402686:	69f3      	ldr	r3, [r6, #28]
  402688:	2b01      	cmp	r3, #1
  40268a:	d12c      	bne.n	4026e6 <prvTimerTask+0x186>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40268c:	69b2      	ldr	r2, [r6, #24]
  40268e:	2300      	movs	r3, #0
  402690:	9300      	str	r3, [sp, #0]
  402692:	4630      	mov	r0, r6
  402694:	4619      	mov	r1, r3
  402696:	9e05      	ldr	r6, [sp, #20]
  402698:	4432      	add	r2, r6
  40269a:	4e24      	ldr	r6, [pc, #144]	; (40272c <prvTimerTask+0x1cc>)
  40269c:	47b0      	blx	r6
							configASSERT( xResult );
  40269e:	bb10      	cbnz	r0, 4026e6 <prvTimerTask+0x186>
  4026a0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026a4:	b672      	cpsid	i
  4026a6:	f383 8811 	msr	BASEPRI, r3
  4026aa:	f3bf 8f6f 	isb	sy
  4026ae:	f3bf 8f4f 	dsb	sy
  4026b2:	b662      	cpsie	i
  4026b4:	e7fe      	b.n	4026b4 <prvTimerTask+0x154>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  4026b6:	9905      	ldr	r1, [sp, #20]
  4026b8:	61b1      	str	r1, [r6, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4026ba:	b951      	cbnz	r1, 4026d2 <prvTimerTask+0x172>
  4026bc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026c0:	b672      	cpsid	i
  4026c2:	f383 8811 	msr	BASEPRI, r3
  4026c6:	f3bf 8f6f 	isb	sy
  4026ca:	f3bf 8f4f 	dsb	sy
  4026ce:	b662      	cpsie	i
  4026d0:	e7fe      	b.n	4026d0 <prvTimerTask+0x170>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4026d2:	4630      	mov	r0, r6
  4026d4:	4471      	add	r1, lr
  4026d6:	4672      	mov	r2, lr
  4026d8:	4673      	mov	r3, lr
  4026da:	4e17      	ldr	r6, [pc, #92]	; (402738 <prvTimerTask+0x1d8>)
  4026dc:	47b0      	blx	r6
  4026de:	e002      	b.n	4026e6 <prvTimerTask+0x186>
					break;

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
  4026e0:	4630      	mov	r0, r6
  4026e2:	4b16      	ldr	r3, [pc, #88]	; (40273c <prvTimerTask+0x1dc>)
  4026e4:	4798      	blx	r3
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  4026e6:	6820      	ldr	r0, [r4, #0]
  4026e8:	a904      	add	r1, sp, #16
  4026ea:	2200      	movs	r2, #0
  4026ec:	4613      	mov	r3, r2
  4026ee:	47a8      	blx	r5
  4026f0:	2800      	cmp	r0, #0
  4026f2:	d19d      	bne.n	402630 <prvTimerTask+0xd0>
  4026f4:	e73a      	b.n	40256c <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
  4026f6:	4b09      	ldr	r3, [pc, #36]	; (40271c <prvTimerTask+0x1bc>)
  4026f8:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4026fa:	a804      	add	r0, sp, #16
  4026fc:	4b08      	ldr	r3, [pc, #32]	; (402720 <prvTimerTask+0x1c0>)
  4026fe:	4798      	blx	r3
  402700:	4680      	mov	r8, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402702:	9b04      	ldr	r3, [sp, #16]
  402704:	2b00      	cmp	r3, #0
  402706:	f43f af76 	beq.w	4025f6 <prvTimerTask+0x96>
  40270a:	e78e      	b.n	40262a <prvTimerTask+0xca>
  40270c:	2040c41c 	.word	0x2040c41c
  402710:	e000ed04 	.word	0xe000ed04
  402714:	00401551 	.word	0x00401551
  402718:	2040c3ec 	.word	0x2040c3ec
  40271c:	00401ad5 	.word	0x00401ad5
  402720:	004024a5 	.word	0x004024a5
  402724:	00401c25 	.word	0x00401c25
  402728:	00400e91 	.word	0x00400e91
  40272c:	00402429 	.word	0x00402429
  402730:	2040c420 	.word	0x2040c420
  402734:	00401749 	.word	0x00401749
  402738:	00402305 	.word	0x00402305
  40273c:	00400e09 	.word	0x00400e09

00402740 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402740:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402742:	4810      	ldr	r0, [pc, #64]	; (402784 <sysclk_init+0x44>)
  402744:	4b10      	ldr	r3, [pc, #64]	; (402788 <sysclk_init+0x48>)
  402746:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402748:	2000      	movs	r0, #0
  40274a:	213e      	movs	r1, #62	; 0x3e
  40274c:	4b0f      	ldr	r3, [pc, #60]	; (40278c <sysclk_init+0x4c>)
  40274e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  402750:	4c0f      	ldr	r4, [pc, #60]	; (402790 <sysclk_init+0x50>)
  402752:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  402754:	2800      	cmp	r0, #0
  402756:	d0fc      	beq.n	402752 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  402758:	4b0e      	ldr	r3, [pc, #56]	; (402794 <sysclk_init+0x54>)
  40275a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40275c:	4a0e      	ldr	r2, [pc, #56]	; (402798 <sysclk_init+0x58>)
  40275e:	4b0f      	ldr	r3, [pc, #60]	; (40279c <sysclk_init+0x5c>)
  402760:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  402762:	4c0f      	ldr	r4, [pc, #60]	; (4027a0 <sysclk_init+0x60>)
  402764:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402766:	2800      	cmp	r0, #0
  402768:	d0fc      	beq.n	402764 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40276a:	2002      	movs	r0, #2
  40276c:	4b0d      	ldr	r3, [pc, #52]	; (4027a4 <sysclk_init+0x64>)
  40276e:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402770:	2000      	movs	r0, #0
  402772:	4b0d      	ldr	r3, [pc, #52]	; (4027a8 <sysclk_init+0x68>)
  402774:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402776:	4b0d      	ldr	r3, [pc, #52]	; (4027ac <sysclk_init+0x6c>)
  402778:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40277a:	4802      	ldr	r0, [pc, #8]	; (402784 <sysclk_init+0x44>)
  40277c:	4b02      	ldr	r3, [pc, #8]	; (402788 <sysclk_init+0x48>)
  40277e:	4798      	blx	r3
  402780:	bd10      	pop	{r4, pc}
  402782:	bf00      	nop
  402784:	11e1a300 	.word	0x11e1a300
  402788:	004035f9 	.word	0x004035f9
  40278c:	00402971 	.word	0x00402971
  402790:	004029c5 	.word	0x004029c5
  402794:	004029d5 	.word	0x004029d5
  402798:	20183f01 	.word	0x20183f01
  40279c:	400e0600 	.word	0x400e0600
  4027a0:	004029e5 	.word	0x004029e5
  4027a4:	004028d1 	.word	0x004028d1
  4027a8:	00402909 	.word	0x00402909
  4027ac:	004034e5 	.word	0x004034e5

004027b0 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4027b0:	b10a      	cbz	r2, 4027b6 <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
  4027b2:	6641      	str	r1, [r0, #100]	; 0x64
  4027b4:	4770      	bx	lr
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4027b6:	6601      	str	r1, [r0, #96]	; 0x60
  4027b8:	4770      	bx	lr
  4027ba:	bf00      	nop

004027bc <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4027bc:	6301      	str	r1, [r0, #48]	; 0x30
  4027be:	4770      	bx	lr

004027c0 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4027c0:	6341      	str	r1, [r0, #52]	; 0x34
  4027c2:	4770      	bx	lr

004027c4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4027c4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4027c6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4027ca:	d02f      	beq.n	40282c <pio_set_peripheral+0x68>
  4027cc:	d807      	bhi.n	4027de <pio_set_peripheral+0x1a>
  4027ce:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4027d2:	d014      	beq.n	4027fe <pio_set_peripheral+0x3a>
  4027d4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4027d8:	d01e      	beq.n	402818 <pio_set_peripheral+0x54>
  4027da:	b939      	cbnz	r1, 4027ec <pio_set_peripheral+0x28>
  4027dc:	4770      	bx	lr
  4027de:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4027e2:	d037      	beq.n	402854 <pio_set_peripheral+0x90>
  4027e4:	d804      	bhi.n	4027f0 <pio_set_peripheral+0x2c>
  4027e6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4027ea:	d029      	beq.n	402840 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4027ec:	6042      	str	r2, [r0, #4]
  4027ee:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4027f0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4027f4:	d02e      	beq.n	402854 <pio_set_peripheral+0x90>
  4027f6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4027fa:	d02b      	beq.n	402854 <pio_set_peripheral+0x90>
  4027fc:	e7f6      	b.n	4027ec <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4027fe:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402800:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402802:	6f04      	ldr	r4, [r0, #112]	; 0x70
  402804:	43d3      	mvns	r3, r2
  402806:	4021      	ands	r1, r4
  402808:	4019      	ands	r1, r3
  40280a:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40280c:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40280e:	6f44      	ldr	r4, [r0, #116]	; 0x74
  402810:	4021      	ands	r1, r4
  402812:	400b      	ands	r3, r1
  402814:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  402816:	e01a      	b.n	40284e <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402818:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40281a:	4313      	orrs	r3, r2
  40281c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40281e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402820:	6f41      	ldr	r1, [r0, #116]	; 0x74
  402822:	400b      	ands	r3, r1
  402824:	ea23 0302 	bic.w	r3, r3, r2
  402828:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40282a:	e7df      	b.n	4027ec <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40282c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40282e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  402830:	400b      	ands	r3, r1
  402832:	ea23 0302 	bic.w	r3, r3, r2
  402836:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402838:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40283a:	4313      	orrs	r3, r2
  40283c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40283e:	e7d5      	b.n	4027ec <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402840:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402842:	4313      	orrs	r3, r2
  402844:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402846:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402848:	4313      	orrs	r3, r2
  40284a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40284c:	e7ce      	b.n	4027ec <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40284e:	6042      	str	r2, [r0, #4]
}
  402850:	f85d 4b04 	ldr.w	r4, [sp], #4
  402854:	4770      	bx	lr
  402856:	bf00      	nop

00402858 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  402858:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40285a:	f012 0f01 	tst.w	r2, #1
  40285e:	d001      	beq.n	402864 <pio_set_input+0xc>
		p_pio->PIO_PUER = ul_mask;
  402860:	6641      	str	r1, [r0, #100]	; 0x64
  402862:	e000      	b.n	402866 <pio_set_input+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  402864:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402866:	f012 0f0a 	tst.w	r2, #10
  40286a:	d001      	beq.n	402870 <pio_set_input+0x18>
		p_pio->PIO_IFER = ul_mask;
  40286c:	6201      	str	r1, [r0, #32]
  40286e:	e000      	b.n	402872 <pio_set_input+0x1a>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  402870:	6241      	str	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  402872:	f012 0f02 	tst.w	r2, #2
  402876:	d002      	beq.n	40287e <pio_set_input+0x26>
		p_pio->PIO_IFSCDR = ul_mask;
  402878:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  40287c:	e004      	b.n	402888 <pio_set_input+0x30>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40287e:	f012 0f08 	tst.w	r2, #8
  402882:	d001      	beq.n	402888 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  402884:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  402888:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40288a:	6001      	str	r1, [r0, #0]
  40288c:	4770      	bx	lr
  40288e:	bf00      	nop

00402890 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  402890:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  402892:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  402894:	9c01      	ldr	r4, [sp, #4]
  402896:	b10c      	cbz	r4, 40289c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  402898:	6641      	str	r1, [r0, #100]	; 0x64
  40289a:	e000      	b.n	40289e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40289c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40289e:	b10b      	cbz	r3, 4028a4 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4028a0:	6501      	str	r1, [r0, #80]	; 0x50
  4028a2:	e000      	b.n	4028a6 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4028a4:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4028a6:	b10a      	cbz	r2, 4028ac <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4028a8:	6301      	str	r1, [r0, #48]	; 0x30
  4028aa:	e000      	b.n	4028ae <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4028ac:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4028ae:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4028b0:	6001      	str	r1, [r0, #0]
}
  4028b2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4028b6:	4770      	bx	lr

004028b8 <pio_pull_down>:
 */
void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_down_enable)
{
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
  4028b8:	b112      	cbz	r2, 4028c0 <pio_pull_down+0x8>
		p_pio->PIO_PPDER = ul_mask;
  4028ba:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
  4028be:	4770      	bx	lr
	} else {
		p_pio->PIO_PPDDR = ul_mask;
  4028c0:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
  4028c4:	4770      	bx	lr
  4028c6:	bf00      	nop

004028c8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4028c8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4028ca:	4770      	bx	lr

004028cc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4028cc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4028ce:	4770      	bx	lr

004028d0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4028d0:	2803      	cmp	r0, #3
  4028d2:	d007      	beq.n	4028e4 <pmc_mck_set_division+0x14>
  4028d4:	2804      	cmp	r0, #4
  4028d6:	d008      	beq.n	4028ea <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4028d8:	2802      	cmp	r0, #2
  4028da:	bf0c      	ite	eq
  4028dc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4028e0:	2100      	movne	r1, #0
  4028e2:	e004      	b.n	4028ee <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4028e4:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4028e8:	e001      	b.n	4028ee <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4028ea:	f44f 7100 	mov.w	r1, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4028ee:	4a05      	ldr	r2, [pc, #20]	; (402904 <pmc_mck_set_division+0x34>)
  4028f0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4028f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4028f6:	430b      	orrs	r3, r1
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  4028f8:	6313      	str	r3, [r2, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4028fa:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4028fc:	f013 0f08 	tst.w	r3, #8
  402900:	d0fb      	beq.n	4028fa <pmc_mck_set_division+0x2a>
}
  402902:	4770      	bx	lr
  402904:	400e0600 	.word	0x400e0600

00402908 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402908:	4a18      	ldr	r2, [pc, #96]	; (40296c <pmc_switch_mck_to_pllack+0x64>)
  40290a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40290c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402910:	4318      	orrs	r0, r3
  402912:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402914:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402916:	f013 0f08 	tst.w	r3, #8
  40291a:	d003      	beq.n	402924 <pmc_switch_mck_to_pllack+0x1c>
  40291c:	e009      	b.n	402932 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40291e:	3b01      	subs	r3, #1
  402920:	d103      	bne.n	40292a <pmc_switch_mck_to_pllack+0x22>
  402922:	e01e      	b.n	402962 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402924:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402928:	4910      	ldr	r1, [pc, #64]	; (40296c <pmc_switch_mck_to_pllack+0x64>)
  40292a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40292c:	f012 0f08 	tst.w	r2, #8
  402930:	d0f5      	beq.n	40291e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402932:	4a0e      	ldr	r2, [pc, #56]	; (40296c <pmc_switch_mck_to_pllack+0x64>)
  402934:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402936:	f023 0303 	bic.w	r3, r3, #3
  40293a:	f043 0302 	orr.w	r3, r3, #2
  40293e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402940:	6e90      	ldr	r0, [r2, #104]	; 0x68
  402942:	f010 0008 	ands.w	r0, r0, #8
  402946:	d004      	beq.n	402952 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  402948:	2000      	movs	r0, #0
  40294a:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  40294c:	3b01      	subs	r3, #1
  40294e:	d103      	bne.n	402958 <pmc_switch_mck_to_pllack+0x50>
  402950:	e009      	b.n	402966 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402952:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402956:	4905      	ldr	r1, [pc, #20]	; (40296c <pmc_switch_mck_to_pllack+0x64>)
  402958:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40295a:	f012 0f08 	tst.w	r2, #8
  40295e:	d0f5      	beq.n	40294c <pmc_switch_mck_to_pllack+0x44>
  402960:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  402962:	2001      	movs	r0, #1
  402964:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  402966:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  402968:	4770      	bx	lr
  40296a:	bf00      	nop
  40296c:	400e0600 	.word	0x400e0600

00402970 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402970:	b138      	cbz	r0, 402982 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402972:	490e      	ldr	r1, [pc, #56]	; (4029ac <pmc_switch_mainck_to_xtal+0x3c>)
  402974:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402976:	4a0e      	ldr	r2, [pc, #56]	; (4029b0 <pmc_switch_mainck_to_xtal+0x40>)
  402978:	401a      	ands	r2, r3
  40297a:	4b0e      	ldr	r3, [pc, #56]	; (4029b4 <pmc_switch_mainck_to_xtal+0x44>)
  40297c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40297e:	620b      	str	r3, [r1, #32]
  402980:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402982:	480a      	ldr	r0, [pc, #40]	; (4029ac <pmc_switch_mainck_to_xtal+0x3c>)
  402984:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402986:	4a0c      	ldr	r2, [pc, #48]	; (4029b8 <pmc_switch_mainck_to_xtal+0x48>)
  402988:	401a      	ands	r2, r3
  40298a:	4b0c      	ldr	r3, [pc, #48]	; (4029bc <pmc_switch_mainck_to_xtal+0x4c>)
  40298c:	4313      	orrs	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40298e:	0209      	lsls	r1, r1, #8
  402990:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402992:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402994:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402996:	4602      	mov	r2, r0
  402998:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40299a:	f013 0f01 	tst.w	r3, #1
  40299e:	d0fb      	beq.n	402998 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4029a0:	4a02      	ldr	r2, [pc, #8]	; (4029ac <pmc_switch_mainck_to_xtal+0x3c>)
  4029a2:	6a11      	ldr	r1, [r2, #32]
  4029a4:	4b06      	ldr	r3, [pc, #24]	; (4029c0 <pmc_switch_mainck_to_xtal+0x50>)
  4029a6:	430b      	orrs	r3, r1
  4029a8:	6213      	str	r3, [r2, #32]
  4029aa:	4770      	bx	lr
  4029ac:	400e0600 	.word	0x400e0600
  4029b0:	fec8fffc 	.word	0xfec8fffc
  4029b4:	01370002 	.word	0x01370002
  4029b8:	ffc8fffc 	.word	0xffc8fffc
  4029bc:	00370001 	.word	0x00370001
  4029c0:	01370000 	.word	0x01370000

004029c4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4029c4:	4b02      	ldr	r3, [pc, #8]	; (4029d0 <pmc_osc_is_ready_mainck+0xc>)
  4029c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4029c8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4029cc:	4770      	bx	lr
  4029ce:	bf00      	nop
  4029d0:	400e0600 	.word	0x400e0600

004029d4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4029d4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4029d8:	4b01      	ldr	r3, [pc, #4]	; (4029e0 <pmc_disable_pllack+0xc>)
  4029da:	629a      	str	r2, [r3, #40]	; 0x28
  4029dc:	4770      	bx	lr
  4029de:	bf00      	nop
  4029e0:	400e0600 	.word	0x400e0600

004029e4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4029e4:	4b02      	ldr	r3, [pc, #8]	; (4029f0 <pmc_is_locked_pllack+0xc>)
  4029e6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4029e8:	f000 0002 	and.w	r0, r0, #2
  4029ec:	4770      	bx	lr
  4029ee:	bf00      	nop
  4029f0:	400e0600 	.word	0x400e0600

004029f4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4029f4:	283f      	cmp	r0, #63	; 0x3f
  4029f6:	d81e      	bhi.n	402a36 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4029f8:	281f      	cmp	r0, #31
  4029fa:	d80c      	bhi.n	402a16 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4029fc:	4b11      	ldr	r3, [pc, #68]	; (402a44 <pmc_enable_periph_clk+0x50>)
  4029fe:	699a      	ldr	r2, [r3, #24]
  402a00:	2301      	movs	r3, #1
  402a02:	4083      	lsls	r3, r0
  402a04:	401a      	ands	r2, r3
  402a06:	4293      	cmp	r3, r2
  402a08:	d017      	beq.n	402a3a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  402a0a:	2301      	movs	r3, #1
  402a0c:	4083      	lsls	r3, r0
  402a0e:	4a0d      	ldr	r2, [pc, #52]	; (402a44 <pmc_enable_periph_clk+0x50>)
  402a10:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  402a12:	2000      	movs	r0, #0
  402a14:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402a16:	4b0b      	ldr	r3, [pc, #44]	; (402a44 <pmc_enable_periph_clk+0x50>)
  402a18:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402a1c:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402a1e:	2301      	movs	r3, #1
  402a20:	4083      	lsls	r3, r0
  402a22:	401a      	ands	r2, r3
  402a24:	4293      	cmp	r3, r2
  402a26:	d00a      	beq.n	402a3e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  402a28:	2301      	movs	r3, #1
  402a2a:	4083      	lsls	r3, r0
  402a2c:	4a05      	ldr	r2, [pc, #20]	; (402a44 <pmc_enable_periph_clk+0x50>)
  402a2e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402a32:	2000      	movs	r0, #0
  402a34:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  402a36:	2001      	movs	r0, #1
  402a38:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  402a3a:	2000      	movs	r0, #0
  402a3c:	4770      	bx	lr
  402a3e:	2000      	movs	r0, #0
}
  402a40:	4770      	bx	lr
  402a42:	bf00      	nop
  402a44:	400e0600 	.word	0x400e0600

00402a48 <twihs_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  402a48:	4b0f      	ldr	r3, [pc, #60]	; (402a88 <twihs_set_speed+0x40>)
  402a4a:	4299      	cmp	r1, r3
  402a4c:	d819      	bhi.n	402a82 <twihs_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  402a4e:	0049      	lsls	r1, r1, #1
  402a50:	fbb2 f2f1 	udiv	r2, r2, r1
  402a54:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  402a56:	2aff      	cmp	r2, #255	; 0xff
  402a58:	d907      	bls.n	402a6a <twihs_set_speed+0x22>
  402a5a:	2300      	movs	r3, #0
		/* Increase clock divider */
		ckdiv++;
  402a5c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWIHS_CLK_DIVIDER;
  402a5e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  402a60:	2b06      	cmp	r3, #6
  402a62:	d803      	bhi.n	402a6c <twihs_set_speed+0x24>
  402a64:	2aff      	cmp	r2, #255	; 0xff
  402a66:	d8f9      	bhi.n	402a5c <twihs_set_speed+0x14>
  402a68:	e000      	b.n	402a6c <twihs_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  402a6a:	2300      	movs	r3, #0
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  402a6c:	0211      	lsls	r1, r2, #8
  402a6e:	b289      	uxth	r1, r1
			TWIHS_CWGR_CKDIV(ckdiv);
  402a70:	041b      	lsls	r3, r3, #16
  402a72:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  402a76:	430b      	orrs	r3, r1
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  402a78:	b2d2      	uxtb	r2, r2
  402a7a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
  402a7c:	6102      	str	r2, [r0, #16]
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
			TWIHS_CWGR_CKDIV(ckdiv);

	return PASS;
  402a7e:	2000      	movs	r0, #0
  402a80:	4770      	bx	lr
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  402a82:	2001      	movs	r0, #1
	p_twihs->TWIHS_CWGR =
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
			TWIHS_CWGR_CKDIV(ckdiv);

	return PASS;
}
  402a84:	4770      	bx	lr
  402a86:	bf00      	nop
  402a88:	00061a80 	.word	0x00061a80

00402a8c <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  402a8c:	b508      	push	{r3, lr}
  402a8e:	460a      	mov	r2, r1
	uint32_t status = TWIHS_SUCCESS;

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  402a90:	f04f 31ff 	mov.w	r1, #4294967295
  402a94:	6281      	str	r1, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  402a96:	6a01      	ldr	r1, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  402a98:	2180      	movs	r1, #128	; 0x80
  402a9a:	6001      	str	r1, [r0, #0]
	p_twihs->TWIHS_RHR;
  402a9c:	6b01      	ldr	r1, [r0, #48]	; 0x30
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  402a9e:	2108      	movs	r1, #8
  402aa0:	6001      	str	r1, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  402aa2:	2120      	movs	r1, #32
  402aa4:	6001      	str	r1, [r0, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  402aa6:	2104      	movs	r1, #4
  402aa8:	6001      	str	r1, [r0, #0]
	twihs_reset(p_twihs);

	twihs_enable_master_mode(p_twihs);

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  402aaa:	6851      	ldr	r1, [r2, #4]
  402aac:	6812      	ldr	r2, [r2, #0]
  402aae:	4b03      	ldr	r3, [pc, #12]	; (402abc <twihs_master_init+0x30>)
  402ab0:	4798      	blx	r3
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
	}

	return status;
}
  402ab2:	2801      	cmp	r0, #1
  402ab4:	bf14      	ite	ne
  402ab6:	2000      	movne	r0, #0
  402ab8:	2001      	moveq	r0, #1
  402aba:	bd08      	pop	{r3, pc}
  402abc:	00402a49 	.word	0x00402a49

00402ac0 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  402ac0:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t status, cnt = p_packet->length;
  402ac2:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  402ac4:	688c      	ldr	r4, [r1, #8]
	uint32_t timeout = TWIHS_TIMEOUT;

	/* Check argument */
	if (cnt == 0) {
  402ac6:	2a00      	cmp	r2, #0
  402ac8:	d047      	beq.n	402b5a <twihs_master_read+0x9a>
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  402aca:	2600      	movs	r6, #0
  402acc:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  402ace:	684b      	ldr	r3, [r1, #4]
  402ad0:	021b      	lsls	r3, r3, #8
  402ad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
  402ad6:	f443 5580 	orr.w	r5, r3, #4096	; 0x1000
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  402ada:	7c0b      	ldrb	r3, [r1, #16]
  402adc:	041b      	lsls	r3, r3, #16
  402ade:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  402ae2:	432b      	orrs	r3, r5
  402ae4:	6043      	str	r3, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  402ae6:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  402ae8:	684d      	ldr	r5, [r1, #4]
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  402aea:	b15d      	cbz	r5, 402b04 <twihs_master_read+0x44>
		return 0;

	val = addr[0];
  402aec:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  402aee:	2d01      	cmp	r5, #1
  402af0:	dd02      	ble.n	402af8 <twihs_master_read+0x38>
		val <<= 8;
		val |= addr[1];
  402af2:	784e      	ldrb	r6, [r1, #1]
  402af4:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	}
	if (len > 2) {
  402af8:	2d02      	cmp	r5, #2
  402afa:	dd04      	ble.n	402b06 <twihs_master_read+0x46>
		val <<= 8;
		val |= addr[2];
  402afc:	7889      	ldrb	r1, [r1, #2]
  402afe:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  402b02:	e000      	b.n	402b06 <twihs_master_read+0x46>
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  402b04:	2300      	movs	r3, #0
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  402b06:	60c3      	str	r3, [r0, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  402b08:	2301      	movs	r3, #1
  402b0a:	6003      	str	r3, [r0, #0]

	while (cnt > 0) {
		status = p_twihs->TWIHS_SR;
		if (status & TWIHS_SR_NACK) {
  402b0c:	f643 2698 	movw	r6, #15000	; 0x3a98
		if (!timeout--) {
			return TWIHS_ERROR_TIMEOUT;
		}
		/* Last byte ? */
		if (cnt == 1) {
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  402b10:	2702      	movs	r7, #2
  402b12:	e014      	b.n	402b3e <twihs_master_read+0x7e>

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;

	while (cnt > 0) {
		status = p_twihs->TWIHS_SR;
  402b14:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  402b16:	f413 7f80 	tst.w	r3, #256	; 0x100
  402b1a:	d120      	bne.n	402b5e <twihs_master_read+0x9e>
			return TWIHS_RECEIVE_NACK;
		}
		if (!timeout--) {
  402b1c:	3901      	subs	r1, #1
  402b1e:	d020      	beq.n	402b62 <twihs_master_read+0xa2>
			return TWIHS_ERROR_TIMEOUT;
		}
		/* Last byte ? */
		if (cnt == 1) {
  402b20:	2a01      	cmp	r2, #1
  402b22:	d104      	bne.n	402b2e <twihs_master_read+0x6e>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  402b24:	6007      	str	r7, [r0, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  402b26:	f013 0f02 	tst.w	r3, #2
  402b2a:	d0f3      	beq.n	402b14 <twihs_master_read+0x54>
  402b2c:	e01d      	b.n	402b6a <twihs_master_read+0xaa>
  402b2e:	f013 0f02 	tst.w	r3, #2
  402b32:	d00a      	beq.n	402b4a <twihs_master_read+0x8a>
			continue;
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  402b34:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402b36:	f804 3b01 	strb.w	r3, [r4], #1
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;

	while (cnt > 0) {
  402b3a:	3a01      	subs	r2, #1
  402b3c:	d007      	beq.n	402b4e <twihs_master_read+0x8e>
		status = p_twihs->TWIHS_SR;
  402b3e:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  402b40:	f413 7580 	ands.w	r5, r3, #256	; 0x100
  402b44:	d10f      	bne.n	402b66 <twihs_master_read+0xa6>
  402b46:	4631      	mov	r1, r6
  402b48:	e7ea      	b.n	402b20 <twihs_master_read+0x60>
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;

	while (cnt > 0) {
  402b4a:	2a00      	cmp	r2, #0
  402b4c:	d1e2      	bne.n	402b14 <twihs_master_read+0x54>

		cnt--;
		timeout = TWIHS_TIMEOUT;
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  402b4e:	6a03      	ldr	r3, [r0, #32]
  402b50:	f013 0f01 	tst.w	r3, #1
  402b54:	d0fb      	beq.n	402b4e <twihs_master_read+0x8e>
	}

	p_twihs->TWIHS_SR;
  402b56:	6a03      	ldr	r3, [r0, #32]

	return TWIHS_SUCCESS;
  402b58:	e00a      	b.n	402b70 <twihs_master_read+0xb0>
	uint8_t *buffer = p_packet->buffer;
	uint32_t timeout = TWIHS_TIMEOUT;

	/* Check argument */
	if (cnt == 0) {
		return TWIHS_INVALID_ARGUMENT;
  402b5a:	2501      	movs	r5, #1
  402b5c:	e008      	b.n	402b70 <twihs_master_read+0xb0>
	p_twihs->TWIHS_CR = TWIHS_CR_START;

	while (cnt > 0) {
		status = p_twihs->TWIHS_SR;
		if (status & TWIHS_SR_NACK) {
			return TWIHS_RECEIVE_NACK;
  402b5e:	2505      	movs	r5, #5
  402b60:	e006      	b.n	402b70 <twihs_master_read+0xb0>
		}
		if (!timeout--) {
			return TWIHS_ERROR_TIMEOUT;
  402b62:	2509      	movs	r5, #9
  402b64:	e004      	b.n	402b70 <twihs_master_read+0xb0>
	p_twihs->TWIHS_CR = TWIHS_CR_START;

	while (cnt > 0) {
		status = p_twihs->TWIHS_SR;
		if (status & TWIHS_SR_NACK) {
			return TWIHS_RECEIVE_NACK;
  402b66:	2505      	movs	r5, #5
  402b68:	e002      	b.n	402b70 <twihs_master_read+0xb0>
		}

		if (!(status & TWIHS_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  402b6a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402b6c:	7023      	strb	r3, [r4, #0]
  402b6e:	e7ee      	b.n	402b4e <twihs_master_read+0x8e>
	}

	p_twihs->TWIHS_SR;

	return TWIHS_SUCCESS;
}
  402b70:	4628      	mov	r0, r5
  402b72:	bcf0      	pop	{r4, r5, r6, r7}
  402b74:	4770      	bx	lr
  402b76:	bf00      	nop

00402b78 <Twihs_reinit>:

void Twihs_reinit() {
  402b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402b7c:	b086      	sub	sp, #24
	sendDebugString("TWIHS RE-INITIALIZATION - STARTED\n");
  402b7e:	481c      	ldr	r0, [pc, #112]	; (402bf0 <Twihs_reinit+0x78>)
  402b80:	4e1c      	ldr	r6, [pc, #112]	; (402bf4 <Twihs_reinit+0x7c>)
  402b82:	47b0      	blx	r6
	pio_set_output(PIOA,1<<3 | 1<<4,LOW,DISABLE,DISABLE);
  402b84:	4d1c      	ldr	r5, [pc, #112]	; (402bf8 <Twihs_reinit+0x80>)
  402b86:	2400      	movs	r4, #0
  402b88:	9400      	str	r4, [sp, #0]
  402b8a:	4628      	mov	r0, r5
  402b8c:	2118      	movs	r1, #24
  402b8e:	4622      	mov	r2, r4
  402b90:	4623      	mov	r3, r4
  402b92:	f8df 8084 	ldr.w	r8, [pc, #132]	; 402c18 <Twihs_reinit+0xa0>
  402b96:	47c0      	blx	r8
	pio_clear(PIOA,1<<3 | 1<<4);
  402b98:	4628      	mov	r0, r5
  402b9a:	2118      	movs	r1, #24
  402b9c:	4f17      	ldr	r7, [pc, #92]	; (402bfc <Twihs_reinit+0x84>)
  402b9e:	47b8      	blx	r7
	pio_set_peripheral(PIOA,PIO_TYPE_PIO_PERIPH_A,1<<3 | 1<<4);
  402ba0:	4628      	mov	r0, r5
  402ba2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402ba6:	2218      	movs	r2, #24
  402ba8:	4b15      	ldr	r3, [pc, #84]	; (402c00 <Twihs_reinit+0x88>)
  402baa:	4798      	blx	r3
	pio_set_output(PIOA,PIO_PA26,LOW,DISABLE,DISABLE);
  402bac:	9400      	str	r4, [sp, #0]
  402bae:	4628      	mov	r0, r5
  402bb0:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402bb4:	4622      	mov	r2, r4
  402bb6:	4623      	mov	r3, r4
  402bb8:	47c0      	blx	r8
	pio_clear(PIOA,PIO_PA26);
  402bba:	4628      	mov	r0, r5
  402bbc:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402bc0:	47b8      	blx	r7
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  402bc2:	4810      	ldr	r0, [pc, #64]	; (402c04 <Twihs_reinit+0x8c>)
  402bc4:	2380      	movs	r3, #128	; 0x80
  402bc6:	6003      	str	r3, [r0, #0]
	p_twihs->TWIHS_RHR;
  402bc8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  402bca:	2308      	movs	r3, #8
  402bcc:	6003      	str	r3, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  402bce:	2320      	movs	r3, #32
  402bd0:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  402bd2:	2304      	movs	r3, #4
  402bd4:	6003      	str	r3, [r0, #0]
	pio_clear(PIOA,PIO_PA26);
	
	twihs_reset(TWIHS0);
	twihs_enable_master_mode(TWIHS0);
	twihs_options_t twihs_opts;
	twihs_opts.master_clk = sysclk_get_cpu_hz();
  402bd6:	4b0c      	ldr	r3, [pc, #48]	; (402c08 <Twihs_reinit+0x90>)
  402bd8:	9303      	str	r3, [sp, #12]
	twihs_opts.speed = 200000;
  402bda:	4b0c      	ldr	r3, [pc, #48]	; (402c0c <Twihs_reinit+0x94>)
  402bdc:	9304      	str	r3, [sp, #16]
	twihs_master_init(TWIHS0,&twihs_opts);
  402bde:	a903      	add	r1, sp, #12
  402be0:	4b0b      	ldr	r3, [pc, #44]	; (402c10 <Twihs_reinit+0x98>)
  402be2:	4798      	blx	r3
	sendDebugString("TWIHS RE-INITIALIZATION - FINISHED\n");
  402be4:	480b      	ldr	r0, [pc, #44]	; (402c14 <Twihs_reinit+0x9c>)
  402be6:	47b0      	blx	r6
}
  402be8:	b006      	add	sp, #24
  402bea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402bee:	bf00      	nop
  402bf0:	0040ef34 	.word	0x0040ef34
  402bf4:	0040019d 	.word	0x0040019d
  402bf8:	400e0e00 	.word	0x400e0e00
  402bfc:	004027c1 	.word	0x004027c1
  402c00:	004027c5 	.word	0x004027c5
  402c04:	40018000 	.word	0x40018000
  402c08:	11e1a300 	.word	0x11e1a300
  402c0c:	00030d40 	.word	0x00030d40
  402c10:	00402a8d 	.word	0x00402a8d
  402c14:	0040ef58 	.word	0x0040ef58
  402c18:	00402891 	.word	0x00402891

00402c1c <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  402c1c:	b570      	push	{r4, r5, r6, lr}
	uint32_t status, cnt = p_packet->length;
  402c1e:	68cc      	ldr	r4, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  402c20:	688d      	ldr	r5, [r1, #8]
	uint32_t timeout =0;

	/* Check argument */
	if (cnt == 0) {
  402c22:	2c00      	cmp	r4, #0
  402c24:	d055      	beq.n	402cd2 <twihs_master_write+0xb6>
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  402c26:	2600      	movs	r6, #0
  402c28:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  402c2a:	7c0b      	ldrb	r3, [r1, #16]
  402c2c:	041b      	lsls	r3, r3, #16
  402c2e:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  402c32:	684b      	ldr	r3, [r1, #4]
  402c34:	021b      	lsls	r3, r3, #8
  402c36:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  402c3a:	4313      	orrs	r3, r2
  402c3c:	6043      	str	r3, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  402c3e:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  402c40:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  402c42:	2a00      	cmp	r2, #0
  402c44:	d051      	beq.n	402cea <twihs_master_write+0xce>
		return 0;

	val = addr[0];
  402c46:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  402c48:	2a01      	cmp	r2, #1
  402c4a:	dd02      	ble.n	402c52 <twihs_master_write+0x36>
		val <<= 8;
		val |= addr[1];
  402c4c:	784e      	ldrb	r6, [r1, #1]
  402c4e:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	}
	if (len > 2) {
  402c52:	2a02      	cmp	r2, #2
  402c54:	dd4a      	ble.n	402cec <twihs_master_write+0xd0>
		val <<= 8;
		val |= addr[2];
  402c56:	788a      	ldrb	r2, [r1, #2]
  402c58:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  402c5c:	e046      	b.n	402cec <twihs_master_write+0xd0>
	p_twihs->TWIHS_IADR = 0;
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twihs->TWIHS_SR;
  402c5e:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  402c60:	f413 7f80 	tst.w	r3, #256	; 0x100
  402c64:	d137      	bne.n	402cd6 <twihs_master_write+0xba>
			return TWIHS_RECEIVE_NACK;
		}
		timeout++;
		if(timeout > 0xFFFF) { 
  402c66:	3a01      	subs	r2, #1
  402c68:	d103      	bne.n	402c72 <twihs_master_write+0x56>
			Twihs_reinit();
  402c6a:	4b25      	ldr	r3, [pc, #148]	; (402d00 <twihs_master_write+0xe4>)
  402c6c:	4798      	blx	r3
			return TWIHS_RECEIVE_NACK;
  402c6e:	2105      	movs	r1, #5
  402c70:	e044      	b.n	402cfc <twihs_master_write+0xe0>
		}
		if (!(status & TWIHS_SR_TXRDY)) {
  402c72:	f013 0f04 	tst.w	r3, #4
  402c76:	d003      	beq.n	402c80 <twihs_master_write+0x64>
			continue;
		}
		
		
		p_twihs->TWIHS_THR = *buffer++;
  402c78:	782b      	ldrb	r3, [r5, #0]
  402c7a:	6343      	str	r3, [r0, #52]	; 0x34

		cnt--;
  402c7c:	3c01      	subs	r4, #1
		if (!(status & TWIHS_SR_TXRDY)) {
			continue;
		}
		
		
		p_twihs->TWIHS_THR = *buffer++;
  402c7e:	3501      	adds	r5, #1
	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  402c80:	2c00      	cmp	r4, #0
  402c82:	d1ec      	bne.n	402c5e <twihs_master_write+0x42>

		cnt--;
	}
	timeout = 0;
	while (1) {
		status = p_twihs->TWIHS_SR;
  402c84:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK ||  timeout > 0xFFFF) {
  402c86:	f413 7480 	ands.w	r4, r3, #256	; 0x100
  402c8a:	d126      	bne.n	402cda <twihs_master_write+0xbe>
			return TWIHS_RECEIVE_NACK;
		}

		if (status & TWIHS_SR_TXRDY) {
  402c8c:	f013 0f04 	tst.w	r3, #4
  402c90:	d10e      	bne.n	402cb0 <twihs_master_write+0x94>
  402c92:	2300      	movs	r3, #0
		cnt--;
	}
	timeout = 0;
	while (1) {
		status = p_twihs->TWIHS_SR;
		if (status & TWIHS_SR_NACK ||  timeout > 0xFFFF) {
  402c94:	f64f 71ff 	movw	r1, #65535	; 0xffff
  402c98:	e002      	b.n	402ca0 <twihs_master_write+0x84>
			return TWIHS_RECEIVE_NACK;
		}

		if (status & TWIHS_SR_TXRDY) {
  402c9a:	f012 0f04 	tst.w	r2, #4
  402c9e:	d107      	bne.n	402cb0 <twihs_master_write+0x94>
			break;
		}
		timeout++;
  402ca0:	3301      	adds	r3, #1

		cnt--;
	}
	timeout = 0;
	while (1) {
		status = p_twihs->TWIHS_SR;
  402ca2:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK ||  timeout > 0xFFFF) {
  402ca4:	f412 7f80 	tst.w	r2, #256	; 0x100
  402ca8:	d119      	bne.n	402cde <twihs_master_write+0xc2>
  402caa:	428b      	cmp	r3, r1
  402cac:	d9f5      	bls.n	402c9a <twihs_master_write+0x7e>
  402cae:	e016      	b.n	402cde <twihs_master_write+0xc2>
			break;
		}
		timeout++;
	}
	timeout = 0;
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  402cb0:	2302      	movs	r3, #2
  402cb2:	6003      	str	r3, [r0, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP) & timeout < 0xFFFF) {
  402cb4:	6a01      	ldr	r1, [r0, #32]
  402cb6:	f011 0101 	ands.w	r1, r1, #1
  402cba:	d112      	bne.n	402ce2 <twihs_master_write+0xc6>
  402cbc:	2300      	movs	r3, #0
  402cbe:	f64f 74fe 	movw	r4, #65534	; 0xfffe
		timeout++;
  402cc2:	3301      	adds	r3, #1
		timeout++;
	}
	timeout = 0;
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP) & timeout < 0xFFFF) {
  402cc4:	6a02      	ldr	r2, [r0, #32]
  402cc6:	f012 0f01 	tst.w	r2, #1
  402cca:	d117      	bne.n	402cfc <twihs_master_write+0xe0>
  402ccc:	42a3      	cmp	r3, r4
  402cce:	d9f8      	bls.n	402cc2 <twihs_master_write+0xa6>
  402cd0:	e014      	b.n	402cfc <twihs_master_write+0xe0>
	uint8_t *buffer = p_packet->buffer;
	uint32_t timeout =0;

	/* Check argument */
	if (cnt == 0) {
		return TWIHS_INVALID_ARGUMENT;
  402cd2:	2101      	movs	r1, #1
  402cd4:	e012      	b.n	402cfc <twihs_master_write+0xe0>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twihs->TWIHS_SR;
		if (status & TWIHS_SR_NACK) {
			return TWIHS_RECEIVE_NACK;
  402cd6:	2105      	movs	r1, #5
  402cd8:	e010      	b.n	402cfc <twihs_master_write+0xe0>
	}
	timeout = 0;
	while (1) {
		status = p_twihs->TWIHS_SR;
		if (status & TWIHS_SR_NACK ||  timeout > 0xFFFF) {
			return TWIHS_RECEIVE_NACK;
  402cda:	2105      	movs	r1, #5
  402cdc:	e00e      	b.n	402cfc <twihs_master_write+0xe0>
  402cde:	2105      	movs	r1, #5
  402ce0:	e00c      	b.n	402cfc <twihs_master_write+0xe0>

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP) & timeout < 0xFFFF) {
		timeout++;
	}
	
	return TWIHS_SUCCESS;
  402ce2:	4621      	mov	r1, r4
  402ce4:	e00a      	b.n	402cfc <twihs_master_write+0xe0>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twihs->TWIHS_SR;
		if (status & TWIHS_SR_NACK) {
			return TWIHS_RECEIVE_NACK;
  402ce6:	2105      	movs	r1, #5
  402ce8:	e008      	b.n	402cfc <twihs_master_write+0xe0>
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  402cea:	2300      	movs	r3, #0
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  402cec:	60c3      	str	r3, [r0, #12]

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twihs->TWIHS_SR;
  402cee:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  402cf0:	f413 7f80 	tst.w	r3, #256	; 0x100
  402cf4:	d1f7      	bne.n	402ce6 <twihs_master_write+0xca>
  402cf6:	f64f 72ff 	movw	r2, #65535	; 0xffff
  402cfa:	e7ba      	b.n	402c72 <twihs_master_write+0x56>
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP) & timeout < 0xFFFF) {
		timeout++;
	}
	
	return TWIHS_SUCCESS;
}
  402cfc:	4608      	mov	r0, r1
  402cfe:	bd70      	pop	{r4, r5, r6, pc}
  402d00:	00402b79 	.word	0x00402b79

00402d04 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  402d04:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  402d06:	23ac      	movs	r3, #172	; 0xac
  402d08:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  402d0a:	680b      	ldr	r3, [r1, #0]
  402d0c:	684a      	ldr	r2, [r1, #4]
  402d0e:	fbb3 f3f2 	udiv	r3, r3, r2
  402d12:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  402d14:	1e5c      	subs	r4, r3, #1
  402d16:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  402d1a:	4294      	cmp	r4, r2
  402d1c:	d806      	bhi.n	402d2c <uart_init+0x28>
		return 1;

	p_uart->UART_BRGR = cd;
  402d1e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  402d20:	688b      	ldr	r3, [r1, #8]
  402d22:	6043      	str	r3, [r0, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  402d24:	2350      	movs	r3, #80	; 0x50
  402d26:	6003      	str	r3, [r0, #0]

	return 0;
  402d28:	2000      	movs	r0, #0
  402d2a:	e000      	b.n	402d2e <uart_init+0x2a>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  402d2c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  402d2e:	f85d 4b04 	ldr.w	r4, [sp], #4
  402d32:	4770      	bx	lr

00402d34 <uart_enable_tx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  402d34:	2340      	movs	r3, #64	; 0x40
  402d36:	6003      	str	r3, [r0, #0]
  402d38:	4770      	bx	lr
  402d3a:	bf00      	nop

00402d3c <uart_enable_rx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  402d3c:	2310      	movs	r3, #16
  402d3e:	6003      	str	r3, [r0, #0]
  402d40:	4770      	bx	lr
  402d42:	bf00      	nop

00402d44 <uart_enable>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable(Uart *p_uart)
{
	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  402d44:	2350      	movs	r3, #80	; 0x50
  402d46:	6003      	str	r3, [r0, #0]
  402d48:	4770      	bx	lr
  402d4a:	bf00      	nop

00402d4c <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  402d4c:	6081      	str	r1, [r0, #8]
  402d4e:	4770      	bx	lr

00402d50 <uart_is_tx_ready>:
 * \retval 1 Data has been transmitted.
 * \retval 0 Transmit is not ready, data pending.
 */
uint32_t uart_is_tx_ready(Uart *p_uart)
{
	return (p_uart->UART_SR & UART_SR_TXRDY) > 0;
  402d50:	6940      	ldr	r0, [r0, #20]
}
  402d52:	f3c0 0040 	ubfx	r0, r0, #1, #1
  402d56:	4770      	bx	lr

00402d58 <uart_set_clock_divisor>:
 * \param us_divisor Value to be set.
 *
 */
void uart_set_clock_divisor(Uart *p_uart, uint16_t us_divisor)
{
	p_uart->UART_BRGR = us_divisor;
  402d58:	6201      	str	r1, [r0, #32]
  402d5a:	4770      	bx	lr

00402d5c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  402d5c:	6943      	ldr	r3, [r0, #20]
  402d5e:	f013 0f02 	tst.w	r3, #2
  402d62:	d002      	beq.n	402d6a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  402d64:	61c1      	str	r1, [r0, #28]
	return 0;
  402d66:	2000      	movs	r0, #0
  402d68:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  402d6a:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  402d6c:	4770      	bx	lr
  402d6e:	bf00      	nop

00402d70 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  402d70:	6943      	ldr	r3, [r0, #20]
  402d72:	f013 0f01 	tst.w	r3, #1
  402d76:	d003      	beq.n	402d80 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  402d78:	6983      	ldr	r3, [r0, #24]
  402d7a:	700b      	strb	r3, [r1, #0]
	return 0;
  402d7c:	2000      	movs	r0, #0
  402d7e:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  402d80:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  402d82:	4770      	bx	lr

00402d84 <board_init>:




void board_init(void)
{
  402d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d88:	b09f      	sub	sp, #124	; 0x7c
	   ######################################
					Setup Clock
	   ######################################
	   ###################################### */
	CONFIG_SYSCLK_SOURCE;
	supc_switch_sclk_to_32kxtal(SUPC,0);
  402d8a:	48a8      	ldr	r0, [pc, #672]	; (40302c <board_init+0x2a8>)
  402d8c:	2100      	movs	r1, #0
  402d8e:	4ba8      	ldr	r3, [pc, #672]	; (403030 <board_init+0x2ac>)
  402d90:	4798      	blx	r3
	sysclk_init();
  402d92:	4ba8      	ldr	r3, [pc, #672]	; (403034 <board_init+0x2b0>)
  402d94:	4798      	blx	r3
	/* ######################################
	   ######################################
					Enable UART
	   ######################################
	   ###################################### */
	const sam_uart_opt_t usart_console_settings = {
  402d96:	f8df 9358 	ldr.w	r9, [pc, #856]	; 4030f0 <board_init+0x36c>
  402d9a:	ad1b      	add	r5, sp, #108	; 0x6c
  402d9c:	e899 0007 	ldmia.w	r9, {r0, r1, r2}
  402da0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  402da4:	202e      	movs	r0, #46	; 0x2e
  402da6:	f8df 834c 	ldr.w	r8, [pc, #844]	; 4030f4 <board_init+0x370>
  402daa:	47c0      	blx	r8
		USART_SERIAL_PARITY,
		USART_SERIAL_STOP_BIT,
		US_MR_CHMODE_NORMAL
	};
	sysclk_enable_peripheral_clock(USART_SERIAL_ID);
	pmc_enable_periph_clk(ID_UART4);
  402dac:	202e      	movs	r0, #46	; 0x2e
  402dae:	47c0      	blx	r8
	uart_init(USART_SERIAL, &usart_console_settings);
  402db0:	4ca1      	ldr	r4, [pc, #644]	; (403038 <board_init+0x2b4>)
  402db2:	4620      	mov	r0, r4
  402db4:	4629      	mov	r1, r5
  402db6:	4ba1      	ldr	r3, [pc, #644]	; (40303c <board_init+0x2b8>)
  402db8:	4798      	blx	r3
	uart_enable(USART_SERIAL);
  402dba:	4620      	mov	r0, r4
  402dbc:	4ba0      	ldr	r3, [pc, #640]	; (403040 <board_init+0x2bc>)
  402dbe:	4798      	blx	r3
	uart_enable_tx(USART_SERIAL);
  402dc0:	4620      	mov	r0, r4
  402dc2:	4ba0      	ldr	r3, [pc, #640]	; (403044 <board_init+0x2c0>)
  402dc4:	4798      	blx	r3
	uart_enable_rx(USART_SERIAL);
  402dc6:	4620      	mov	r0, r4
  402dc8:	4b9f      	ldr	r3, [pc, #636]	; (403048 <board_init+0x2c4>)
  402dca:	4798      	blx	r3
	uart_set_clock_divisor(UART4,(83/GLOBAL_SLOWDOWN));
  402dcc:	4620      	mov	r0, r4
  402dce:	2153      	movs	r1, #83	; 0x53
  402dd0:	4b9e      	ldr	r3, [pc, #632]	; (40304c <board_init+0x2c8>)
  402dd2:	4798      	blx	r3
	pmc_enable_periph_clk(ID_PIOD);
  402dd4:	2010      	movs	r0, #16
  402dd6:	47c0      	blx	r8
	pio_set_peripheral(PIOD,PIO_TYPE_PIO_PERIPH_C,1<<3 | 1<<18);
  402dd8:	489d      	ldr	r0, [pc, #628]	; (403050 <board_init+0x2cc>)
  402dda:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402dde:	4a9d      	ldr	r2, [pc, #628]	; (403054 <board_init+0x2d0>)
  402de0:	4e9d      	ldr	r6, [pc, #628]	; (403058 <board_init+0x2d4>)
  402de2:	47b0      	blx	r6
	//Test UART
	sendDebugString("MELLATRON9000 BOOT SEQUENCE\nUART CONSOLE STARTED ON UART4\nBaudRate: 115200\nBits: 8\nNo stop bits \n");
  402de4:	489d      	ldr	r0, [pc, #628]	; (40305c <board_init+0x2d8>)
  402de6:	4d9e      	ldr	r5, [pc, #632]	; (403060 <board_init+0x2dc>)
  402de8:	47a8      	blx	r5
	/* ######################################
	   ######################################
					Enable LEDS
	   ######################################
	   ###################################### */
	sendDebugString("LED INITIALIZATION - STARTED\n");
  402dea:	489e      	ldr	r0, [pc, #632]	; (403064 <board_init+0x2e0>)
  402dec:	47a8      	blx	r5
		pio_set_peripheral(PIOB,PIO_TYPE_PIO_OUTPUT_1,1<<12);
  402dee:	489e      	ldr	r0, [pc, #632]	; (403068 <board_init+0x2e4>)
  402df0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402df4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  402df8:	47b0      	blx	r6
		pmc_enable_periph_clk(ID_PIOA);
  402dfa:	200a      	movs	r0, #10
  402dfc:	47c0      	blx	r8
		pmc_enable_periph_clk(ID_PIOB);
  402dfe:	200b      	movs	r0, #11
  402e00:	47c0      	blx	r8
		pio_set_output(LED0,LOW,DISABLE,DISABLE);
  402e02:	2400      	movs	r4, #0
  402e04:	9400      	str	r4, [sp, #0]
  402e06:	4899      	ldr	r0, [pc, #612]	; (40306c <board_init+0x2e8>)
  402e08:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402e0c:	4622      	mov	r2, r4
  402e0e:	4623      	mov	r3, r4
  402e10:	4f97      	ldr	r7, [pc, #604]	; (403070 <board_init+0x2ec>)
  402e12:	47b8      	blx	r7
		pio_set_output(LED1,LOW,DISABLE,DISABLE);
  402e14:	9400      	str	r4, [sp, #0]
  402e16:	4895      	ldr	r0, [pc, #596]	; (40306c <board_init+0x2e8>)
  402e18:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402e1c:	4622      	mov	r2, r4
  402e1e:	4623      	mov	r3, r4
  402e20:	47b8      	blx	r7
		pio_set_output(LED2,LOW,DISABLE,DISABLE);		
  402e22:	9400      	str	r4, [sp, #0]
  402e24:	4891      	ldr	r0, [pc, #580]	; (40306c <board_init+0x2e8>)
  402e26:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402e2a:	4622      	mov	r2, r4
  402e2c:	4623      	mov	r3, r4
  402e2e:	47b8      	blx	r7
		pio_set_output(LED3,LOW,DISABLE,DISABLE);
  402e30:	9400      	str	r4, [sp, #0]
  402e32:	488e      	ldr	r0, [pc, #568]	; (40306c <board_init+0x2e8>)
  402e34:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  402e38:	4622      	mov	r2, r4
  402e3a:	4623      	mov	r3, r4
  402e3c:	47b8      	blx	r7
		
		pio_set_output(LED4,LOW,DISABLE,DISABLE);
  402e3e:	9400      	str	r4, [sp, #0]
  402e40:	4889      	ldr	r0, [pc, #548]	; (403068 <board_init+0x2e4>)
  402e42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402e46:	4622      	mov	r2, r4
  402e48:	4623      	mov	r3, r4
  402e4a:	47b8      	blx	r7
		pio_set_output(LED5,LOW,DISABLE,DISABLE);
  402e4c:	9400      	str	r4, [sp, #0]
  402e4e:	4887      	ldr	r0, [pc, #540]	; (40306c <board_init+0x2e8>)
  402e50:	2104      	movs	r1, #4
  402e52:	4622      	mov	r2, r4
  402e54:	4623      	mov	r3, r4
  402e56:	47b8      	blx	r7
		pio_set_output(LED6,LOW,DISABLE,DISABLE);
  402e58:	9400      	str	r4, [sp, #0]
  402e5a:	4884      	ldr	r0, [pc, #528]	; (40306c <board_init+0x2e8>)
  402e5c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402e60:	4622      	mov	r2, r4
  402e62:	4623      	mov	r3, r4
  402e64:	47b8      	blx	r7
		pio_set_output(LED7,LOW,DISABLE,DISABLE);
  402e66:	9400      	str	r4, [sp, #0]
  402e68:	4880      	ldr	r0, [pc, #512]	; (40306c <board_init+0x2e8>)
  402e6a:	2140      	movs	r1, #64	; 0x40
  402e6c:	4622      	mov	r2, r4
  402e6e:	4623      	mov	r3, r4
  402e70:	47b8      	blx	r7
		
		sendDebugString("LED INITIALIZATION - FINISHED\n");
  402e72:	4880      	ldr	r0, [pc, #512]	; (403074 <board_init+0x2f0>)
  402e74:	47a8      	blx	r5
	/* ######################################
	   ######################################
					Disable Watchdog
	   ######################################
	   ###################################### */
		sendDebugString("WATCHDOG INITIALIZATION - STARTED\n");
  402e76:	4880      	ldr	r0, [pc, #512]	; (403078 <board_init+0x2f4>)
  402e78:	47a8      	blx	r5
		wdt_disable(WDT);
  402e7a:	4880      	ldr	r0, [pc, #512]	; (40307c <board_init+0x2f8>)
  402e7c:	4b80      	ldr	r3, [pc, #512]	; (403080 <board_init+0x2fc>)
  402e7e:	4798      	blx	r3
		sendDebugString("WATCHDOG INITIALIZATION - FINISHED\n");
  402e80:	4880      	ldr	r0, [pc, #512]	; (403084 <board_init+0x300>)
  402e82:	47a8      	blx	r5
	/* ######################################
	   ######################################
					Enable IRQ
	   ######################################
	   ###################################### */
		sendDebugString("GLOBAL IRQ INITIALIZATION - STARTED\n");
  402e84:	4880      	ldr	r0, [pc, #512]	; (403088 <board_init+0x304>)
  402e86:	47a8      	blx	r5
		cpu_irq_enable();
  402e88:	4b80      	ldr	r3, [pc, #512]	; (40308c <board_init+0x308>)
  402e8a:	f04f 0201 	mov.w	r2, #1
  402e8e:	701a      	strb	r2, [r3, #0]
  402e90:	f3bf 8f5f 	dmb	sy
  402e94:	b662      	cpsie	i
		sendDebugString("GLOBAL IRQ INITIALIZATION - FINISHED\n");
  402e96:	487e      	ldr	r0, [pc, #504]	; (403090 <board_init+0x30c>)
  402e98:	47a8      	blx	r5
	   ######################################
					Setup SDRAM
	   ######################################
	   ###################################### */
	//Build Memory device settings:
	sendDebugString("SDRAM INITIALIZATION - STARTED\n");
  402e9a:	487e      	ldr	r0, [pc, #504]	; (403094 <board_init+0x310>)
  402e9c:	47a8      	blx	r5
	const sdramc_memory_dev_t SDRAM_ALLIANCE_AS4C = {
  402e9e:	f10d 0a60 	add.w	sl, sp, #96	; 0x60
  402ea2:	f109 090c 	add.w	r9, r9, #12
  402ea6:	e899 0007 	ldmia.w	r9, {r0, r1, r2}
  402eaa:	e88a 0007 	stmia.w	sl, {r0, r1, r2}
			SDRAMC_CR_TRCD(5)		|
			SDRAMC_CR_TRAS(8)		|
			SDRAMC_CR_TXSR(12)		)
	};
	//enable the clock for the SDRAM Controller
	pmc_enable_periph_clk(ID_SDRAMC);
  402eae:	203e      	movs	r0, #62	; 0x3e
  402eb0:	47c0      	blx	r8
	
	pmc_enable_periph_clk(ID_PIOC);
  402eb2:	200c      	movs	r0, #12
  402eb4:	47c0      	blx	r8
	pmc_enable_periph_clk(ID_PIOD);
  402eb6:	2010      	movs	r0, #16
  402eb8:	47c0      	blx	r8
	pmc_enable_periph_clk(ID_PIOE);
  402eba:	2011      	movs	r0, #17
  402ebc:	47c0      	blx	r8
	//set all the SDRAMC pins to SDRAMC Mode (This took way too fucking long)
	pio_set_peripheral(PIOC,PIO_TYPE_PIO_PERIPH_A,
  402ebe:	f8df 9238 	ldr.w	r9, [pc, #568]	; 4030f8 <board_init+0x374>
  402ec2:	4875      	ldr	r0, [pc, #468]	; (403098 <board_init+0x314>)
  402ec4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402ec8:	464a      	mov	r2, r9
  402eca:	47b0      	blx	r6
	1<<28	|
	1<<29	|
	1<<30	|
	1<<31	);
	
	pio_pull_down(PIOC,
  402ecc:	4872      	ldr	r0, [pc, #456]	; (403098 <board_init+0x314>)
  402ece:	4649      	mov	r1, r9
  402ed0:	2201      	movs	r2, #1
  402ed2:	f8df b228 	ldr.w	fp, [pc, #552]	; 4030fc <board_init+0x378>
  402ed6:	47d8      	blx	fp
	1<<29	|
	1<<30	|
	1<<31	,
	1);
	
	pio_pull_up(PIOC,
  402ed8:	486f      	ldr	r0, [pc, #444]	; (403098 <board_init+0x314>)
  402eda:	4970      	ldr	r1, [pc, #448]	; (40309c <board_init+0x318>)
  402edc:	4622      	mov	r2, r4
  402ede:	f8df 9220 	ldr.w	r9, [pc, #544]	; 403100 <board_init+0x37c>
  402ee2:	47c8      	blx	r9
	1<<30	|
	1<<31	,
	0);
	
	
	pio_set_peripheral(PIOA,PIO_TYPE_PIO_PERIPH_A,
  402ee4:	4861      	ldr	r0, [pc, #388]	; (40306c <board_init+0x2e8>)
  402ee6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402eea:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  402eee:	47b0      	blx	r6
	1<<15	|
	1<<16	);
	
	pio_pull_down(PIOA,1<<15	|	1<<16	,0);
  402ef0:	485e      	ldr	r0, [pc, #376]	; (40306c <board_init+0x2e8>)
  402ef2:	f44f 31c0 	mov.w	r1, #98304	; 0x18000
  402ef6:	4622      	mov	r2, r4
  402ef8:	47d8      	blx	fp
	pio_pull_up(PIOA,1<<15	|	1<<16	,1);
  402efa:	485c      	ldr	r0, [pc, #368]	; (40306c <board_init+0x2e8>)
  402efc:	f44f 31c0 	mov.w	r1, #98304	; 0x18000
  402f00:	2201      	movs	r2, #1
  402f02:	47c8      	blx	r9
	
	pio_set_peripheral(PIOA,PIO_TYPE_PIO_PERIPH_C,
  402f04:	4859      	ldr	r0, [pc, #356]	; (40306c <board_init+0x2e8>)
  402f06:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402f0a:	4a65      	ldr	r2, [pc, #404]	; (4030a0 <board_init+0x31c>)
  402f0c:	47b0      	blx	r6
	1<<18	|
	1<<19	|
	1<<20	|
	1<<0	);
	
	pio_pull_down(PIOA,
  402f0e:	4857      	ldr	r0, [pc, #348]	; (40306c <board_init+0x2e8>)
  402f10:	4963      	ldr	r1, [pc, #396]	; (4030a0 <board_init+0x31c>)
  402f12:	2201      	movs	r2, #1
  402f14:	47d8      	blx	fp
	1<<18	|
	1<<19	|
	1<<20	|
	1<<0	,
	1);
	pio_pull_up(PIOA,
  402f16:	4855      	ldr	r0, [pc, #340]	; (40306c <board_init+0x2e8>)
  402f18:	4961      	ldr	r1, [pc, #388]	; (4030a0 <board_init+0x31c>)
  402f1a:	4622      	mov	r2, r4
  402f1c:	47c8      	blx	r9
	1<<19	|
	1<<20	|
	1<<0	,
	0);
	
	pio_set_peripheral(PIOD,PIO_TYPE_PIO_PERIPH_C,
  402f1e:	484c      	ldr	r0, [pc, #304]	; (403050 <board_init+0x2cc>)
  402f20:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402f24:	4a5f      	ldr	r2, [pc, #380]	; (4030a4 <board_init+0x320>)
  402f26:	47b0      	blx	r6
	1<<13	|
	1<<23	|
	1<<14	|
	1<<29	);
	
	pio_pull_down(PIOD,1<<15	|
  402f28:	4849      	ldr	r0, [pc, #292]	; (403050 <board_init+0x2cc>)
  402f2a:	495e      	ldr	r1, [pc, #376]	; (4030a4 <board_init+0x320>)
  402f2c:	2201      	movs	r2, #1
  402f2e:	47d8      	blx	fp
	1<<13	|
	1<<23	|
	1<<14	|
	1<<29	,
	1);
	pio_pull_up(PIOD,1<<15	|
  402f30:	4847      	ldr	r0, [pc, #284]	; (403050 <board_init+0x2cc>)
  402f32:	495c      	ldr	r1, [pc, #368]	; (4030a4 <board_init+0x320>)
  402f34:	4622      	mov	r2, r4
  402f36:	47c8      	blx	r9
	1<<23	|
	1<<14	|
	1<<29	,
	0);
	
	pio_set_peripheral(PIOE,PIO_TYPE_PIO_PERIPH_A,
  402f38:	485b      	ldr	r0, [pc, #364]	; (4030a8 <board_init+0x324>)
  402f3a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f3e:	223f      	movs	r2, #63	; 0x3f
  402f40:	47b0      	blx	r6
	1<<0	|
	1<<1	|
	1<<4	|
	1<<5	);
	
	pio_pull_down(PIOE,
  402f42:	4859      	ldr	r0, [pc, #356]	; (4030a8 <board_init+0x324>)
  402f44:	213f      	movs	r1, #63	; 0x3f
  402f46:	2201      	movs	r2, #1
  402f48:	47d8      	blx	fp
	1<<1	|
	1<<4	|
	1<<5	,
	1);
	
	pio_pull_up(PIOE,
  402f4a:	4857      	ldr	r0, [pc, #348]	; (4030a8 <board_init+0x324>)
  402f4c:	213f      	movs	r1, #63	; 0x3f
  402f4e:	4622      	mov	r2, r4
  402f50:	47c8      	blx	r9
	1<<4	|
	1<<5	,
	0);
	
	//THIS LINE IS A CUNT
	MATRIX->CCFG_SMCNFCS = MATRIX->CCFG_SMCNFCS | CCFG_SMCNFCS_SDRAMEN;
  402f52:	4a56      	ldr	r2, [pc, #344]	; (4030ac <board_init+0x328>)
  402f54:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
  402f58:	f043 0310 	orr.w	r3, r3, #16
  402f5c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
	//WHAT A CUNT, RIGHT?
	
	pio_set_peripheral(PIOC,PIO_TYPE_PIO_PERIPH_A,1<<15);
  402f60:	484d      	ldr	r0, [pc, #308]	; (403098 <board_init+0x314>)
  402f62:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f66:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402f6a:	47b0      	blx	r6
	sdramc_init((sdramc_memory_dev_t *)&SDRAM_ALLIANCE_AS4C,sysclk_get_main_hz());
  402f6c:	4650      	mov	r0, sl
  402f6e:	4950      	ldr	r1, [pc, #320]	; (4030b0 <board_init+0x32c>)
  402f70:	4b50      	ldr	r3, [pc, #320]	; (4030b4 <board_init+0x330>)
  402f72:	4798      	blx	r3
	sendDebugString("SDRAM CONTROLLER STARTED\n");
  402f74:	4850      	ldr	r0, [pc, #320]	; (4030b8 <board_init+0x334>)
  402f76:	47a8      	blx	r5
	//checkSDRAM
	//SdramCheck();
	memset(BOARD_SDRAM_ADDR,0,BOARD_SDRAM_ADDR_NUM);
  402f78:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
  402f7c:	4621      	mov	r1, r4
  402f7e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  402f82:	4b4e      	ldr	r3, [pc, #312]	; (4030bc <board_init+0x338>)
  402f84:	4798      	blx	r3
	sendDebugString("SDRAM INITIALIZATION - FINISHED\n");
  402f86:	484e      	ldr	r0, [pc, #312]	; (4030c0 <board_init+0x33c>)
  402f88:	47a8      	blx	r5
	/* ######################################
	   ######################################
					 Setup i2c
	   ######################################
	   ###################################### */
	sendDebugString("TWIHS INITIALIZATION - STARTED\n");
  402f8a:	484e      	ldr	r0, [pc, #312]	; (4030c4 <board_init+0x340>)
  402f8c:	47a8      	blx	r5
	pio_set_output(PIOD,PIO_PD26,LOW,DISABLE,DISABLE);
  402f8e:	9400      	str	r4, [sp, #0]
  402f90:	482f      	ldr	r0, [pc, #188]	; (403050 <board_init+0x2cc>)
  402f92:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402f96:	4622      	mov	r2, r4
  402f98:	4623      	mov	r3, r4
  402f9a:	47b8      	blx	r7
	pio_set(PIOD,PIO_PD26);
  402f9c:	482c      	ldr	r0, [pc, #176]	; (403050 <board_init+0x2cc>)
  402f9e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402fa2:	f8df a160 	ldr.w	sl, [pc, #352]	; 403104 <board_init+0x380>
  402fa6:	47d0      	blx	sl
	pio_set_output(PIOA,PIO_PA26,LOW,DISABLE,DISABLE);
  402fa8:	9400      	str	r4, [sp, #0]
  402faa:	4830      	ldr	r0, [pc, #192]	; (40306c <board_init+0x2e8>)
  402fac:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402fb0:	4622      	mov	r2, r4
  402fb2:	4623      	mov	r3, r4
  402fb4:	47b8      	blx	r7
	pio_clear(PIOA,PIO_PA26);
  402fb6:	482d      	ldr	r0, [pc, #180]	; (40306c <board_init+0x2e8>)
  402fb8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402fbc:	4b42      	ldr	r3, [pc, #264]	; (4030c8 <board_init+0x344>)
  402fbe:	4798      	blx	r3
	
	pmc_enable_periph_clk(ID_TWIHS0);
  402fc0:	2013      	movs	r0, #19
  402fc2:	47c0      	blx	r8
	pio_set_peripheral(PIOA,PIO_TYPE_PIO_PERIPH_A,1<<3 | 1<<4);
  402fc4:	4829      	ldr	r0, [pc, #164]	; (40306c <board_init+0x2e8>)
  402fc6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402fca:	2218      	movs	r2, #24
  402fcc:	47b0      	blx	r6
	pio_set_output(PIOD,PIO_PD26,LOW,DISABLE,DISABLE);
  402fce:	9400      	str	r4, [sp, #0]
  402fd0:	481f      	ldr	r0, [pc, #124]	; (403050 <board_init+0x2cc>)
  402fd2:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402fd6:	4622      	mov	r2, r4
  402fd8:	4623      	mov	r3, r4
  402fda:	47b8      	blx	r7
	pio_set(PIOD,PIO_PD26);
  402fdc:	481c      	ldr	r0, [pc, #112]	; (403050 <board_init+0x2cc>)
  402fde:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402fe2:	47d0      	blx	sl
	
	Twihs_reinit();
  402fe4:	4b39      	ldr	r3, [pc, #228]	; (4030cc <board_init+0x348>)
  402fe6:	4798      	blx	r3
	//twihs_enable_master_mode(TWIHS0);
	//twihs_options_t twihs_opts;
	//twihs_opts.master_clk = sysclk_get_cpu_hz();
	//twihs_opts.speed = 200000;
	//twihs_master_init(TWIHS0,&twihs_opts);
	sendDebugString("TWIHS INITIALIZATION - FINISHED\n");
  402fe8:	4839      	ldr	r0, [pc, #228]	; (4030d0 <board_init+0x34c>)
  402fea:	47a8      	blx	r5
	/* ######################################
	   ######################################
				 Setup Servo Driver
	   ######################################
	   ###################################### */
	sendDebugString("SERVO DRIVER INITIALIZATION - STARTED\n");
  402fec:	4839      	ldr	r0, [pc, #228]	; (4030d4 <board_init+0x350>)
  402fee:	47a8      	blx	r5
	ServoDriverInit(PWM_CTRL_A_I2C_ADDR_A);
  402ff0:	2040      	movs	r0, #64	; 0x40
  402ff2:	4b39      	ldr	r3, [pc, #228]	; (4030d8 <board_init+0x354>)
  402ff4:	4798      	blx	r3
	ServoDriverInit(PWM_CTRL_A_I2C_ADDR_B);
  402ff6:	2041      	movs	r0, #65	; 0x41
  402ff8:	4b37      	ldr	r3, [pc, #220]	; (4030d8 <board_init+0x354>)
  402ffa:	4798      	blx	r3
	sendDebugString("SERVO DRIVER INITIALIZATION - FINISHED\n");
  402ffc:	4837      	ldr	r0, [pc, #220]	; (4030dc <board_init+0x358>)
  402ffe:	47a8      	blx	r5
	   ######################################
			 		Setup Camera
	   ######################################
	   ###################################### */

	sendDebugString("CAMERA INITIALIZATION - STARTED\n");
  403000:	4837      	ldr	r0, [pc, #220]	; (4030e0 <board_init+0x35c>)
  403002:	47a8      	blx	r5
	pio_set_output(PIOD,PIO_PD10,LOW,DISABLE,DISABLE);
  403004:	9400      	str	r4, [sp, #0]
  403006:	4812      	ldr	r0, [pc, #72]	; (403050 <board_init+0x2cc>)
  403008:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40300c:	4622      	mov	r2, r4
  40300e:	4623      	mov	r3, r4
  403010:	47b8      	blx	r7
	pio_set(PIOD,PIO_PD10);
  403012:	480f      	ldr	r0, [pc, #60]	; (403050 <board_init+0x2cc>)
  403014:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403018:	47d0      	blx	sl
	delay_ms(10);
  40301a:	4832      	ldr	r0, [pc, #200]	; (4030e4 <board_init+0x360>)
  40301c:	4b32      	ldr	r3, [pc, #200]	; (4030e8 <board_init+0x364>)
  40301e:	4798      	blx	r3
	//pio_clear(PIOD,PIO_PD10);
	pio_set_peripheral(PIOD,PIO_TYPE_PIO_PERIPH_D,
  403020:	4d32      	ldr	r5, [pc, #200]	; (4030ec <board_init+0x368>)
  403022:	480b      	ldr	r0, [pc, #44]	; (403050 <board_init+0x2cc>)
  403024:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403028:	e06e      	b.n	403108 <board_init+0x384>
  40302a:	bf00      	nop
  40302c:	400e1810 	.word	0x400e1810
  403030:	00400a65 	.word	0x00400a65
  403034:	00402741 	.word	0x00402741
  403038:	400e1e00 	.word	0x400e1e00
  40303c:	00402d05 	.word	0x00402d05
  403040:	00402d45 	.word	0x00402d45
  403044:	00402d35 	.word	0x00402d35
  403048:	00402d3d 	.word	0x00402d3d
  40304c:	00402d59 	.word	0x00402d59
  403050:	400e1400 	.word	0x400e1400
  403054:	00040008 	.word	0x00040008
  403058:	004027c5 	.word	0x004027c5
  40305c:	0040ef94 	.word	0x0040ef94
  403060:	0040019d 	.word	0x0040019d
  403064:	0040eff8 	.word	0x0040eff8
  403068:	400e1000 	.word	0x400e1000
  40306c:	400e0e00 	.word	0x400e0e00
  403070:	00402891 	.word	0x00402891
  403074:	0040f018 	.word	0x0040f018
  403078:	0040f038 	.word	0x0040f038
  40307c:	400e1850 	.word	0x400e1850
  403080:	00400a91 	.word	0x00400a91
  403084:	0040f05c 	.word	0x0040f05c
  403088:	0040f080 	.word	0x0040f080
  40308c:	20400010 	.word	0x20400010
  403090:	0040f0a8 	.word	0x0040f0a8
  403094:	0040f0d0 	.word	0x0040f0d0
  403098:	400e1200 	.word	0x400e1200
  40309c:	fffc80ff 	.word	0xfffc80ff
  4030a0:	001c0001 	.word	0x001c0001
  4030a4:	2083e000 	.word	0x2083e000
  4030a8:	400e1600 	.word	0x400e1600
  4030ac:	40088000 	.word	0x40088000
  4030b0:	11e1a300 	.word	0x11e1a300
  4030b4:	00400929 	.word	0x00400929
  4030b8:	0040f0f0 	.word	0x0040f0f0
  4030bc:	00409435 	.word	0x00409435
  4030c0:	0040f10c 	.word	0x0040f10c
  4030c4:	0040f130 	.word	0x0040f130
  4030c8:	004027c1 	.word	0x004027c1
  4030cc:	00402b79 	.word	0x00402b79
  4030d0:	0040f150 	.word	0x0040f150
  4030d4:	0040f174 	.word	0x0040f174
  4030d8:	00403aa1 	.word	0x00403aa1
  4030dc:	0040f19c 	.word	0x0040f19c
  4030e0:	0040f1c4 	.word	0x0040f1c4
  4030e4:	0007b784 	.word	0x0007b784
  4030e8:	20400001 	.word	0x20400001
  4030ec:	1b601800 	.word	0x1b601800
  4030f0:	0040ef7c 	.word	0x0040ef7c
  4030f4:	004029f5 	.word	0x004029f5
  4030f8:	fffc00ff 	.word	0xfffc00ff
  4030fc:	004028b9 	.word	0x004028b9
  403100:	004027b1 	.word	0x004027b1
  403104:	004027bd 	.word	0x004027bd
  403108:	462a      	mov	r2, r5
  40310a:	47b0      	blx	r6
	1<<27	|
	1<<28	|
	1<<24	|
	1<<25	);
	
	pio_pull_up(PIOD,
  40310c:	48a5      	ldr	r0, [pc, #660]	; (4033a4 <board_init+0x620>)
  40310e:	4629      	mov	r1, r5
  403110:	4622      	mov	r2, r4
  403112:	47c8      	blx	r9
	1<<27	|
	1<<28	|
	1<<24	|
	1<<25	,0);
	
	pio_pull_down(PIOD,
  403114:	48a3      	ldr	r0, [pc, #652]	; (4033a4 <board_init+0x620>)
  403116:	4629      	mov	r1, r5
  403118:	2201      	movs	r2, #1
  40311a:	47d8      	blx	fp
	1<<27	|
	1<<28	|
	1<<24	|
	1<<25	,1);
	
	pio_set_peripheral(PIOB,PIO_TYPE_PIO_PERIPH_D,
  40311c:	48a2      	ldr	r0, [pc, #648]	; (4033a8 <board_init+0x624>)
  40311e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403122:	2208      	movs	r2, #8
  403124:	47b0      	blx	r6
	1<<3);
	
	pio_pull_up(PIOB,1<<3,0);
  403126:	48a0      	ldr	r0, [pc, #640]	; (4033a8 <board_init+0x624>)
  403128:	2108      	movs	r1, #8
  40312a:	4622      	mov	r2, r4
  40312c:	47c8      	blx	r9
	pio_pull_down(PIOB,1<<3,1);
  40312e:	489e      	ldr	r0, [pc, #632]	; (4033a8 <board_init+0x624>)
  403130:	2108      	movs	r1, #8
  403132:	2201      	movs	r2, #1
  403134:	47d8      	blx	fp
	
	pio_set_peripheral(PIOA,PIO_TYPE_PIO_PERIPH_D,
  403136:	489d      	ldr	r0, [pc, #628]	; (4033ac <board_init+0x628>)
  403138:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40313c:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
  403140:	47b0      	blx	r6
	1<<27	|
	1<<24	);
	
	pio_set_peripheral(PIOA,PIO_TYPE_PIO_PERIPH_B,
  403142:	489a      	ldr	r0, [pc, #616]	; (4033ac <board_init+0x628>)
  403144:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403148:	f44f 7208 	mov.w	r2, #544	; 0x220
  40314c:	47b0      	blx	r6
		1<<9	|
		1<<5	);
	
	pio_pull_up(PIOA,
  40314e:	4d98      	ldr	r5, [pc, #608]	; (4033b0 <board_init+0x62c>)
  403150:	4896      	ldr	r0, [pc, #600]	; (4033ac <board_init+0x628>)
  403152:	4629      	mov	r1, r5
  403154:	4622      	mov	r2, r4
  403156:	47c8      	blx	r9
	1<<9	|
	1<<5	|
	1<<27	|
	1<<24	,0);
	
	pio_pull_down(PIOA,
  403158:	4894      	ldr	r0, [pc, #592]	; (4033ac <board_init+0x628>)
  40315a:	4629      	mov	r1, r5
  40315c:	2201      	movs	r2, #1
  40315e:	47d8      	blx	fp
	1<<9	|
	1<<5	|
	1<<27	|
	1<<24	,1);
	
	pmc_enable_periph_clk(ID_ISI);
  403160:	203b      	movs	r0, #59	; 0x3b
  403162:	47c0      	blx	r8
	
	//set camera to 640x480
	//SetupCameraYUVVGA();
	SetupCameraYUVVGA_OV7670();
  403164:	4b93      	ldr	r3, [pc, #588]	; (4033b4 <board_init+0x630>)
  403166:	4798      	blx	r3
 */
static inline void isi_reset(Isi *p_isi)
{
	/* Resets the image sensor interface.
	   Finish capturing the current frame and then shut down the module. */
	p_isi->ISI_CR = ISI_CR_ISI_SRST | ISI_CR_ISI_DIS;
  403168:	2206      	movs	r2, #6
  40316a:	4b93      	ldr	r3, [pc, #588]	; (4033b8 <board_init+0x634>)
  40316c:	625a      	str	r2, [r3, #36]	; 0x24
	/* wait Software reset has completed successfully. */
	while((p_isi->ISI_SR & ISI_SR_SRST) != ISI_SR_SRST);
  40316e:	461a      	mov	r2, r3
  403170:	6a93      	ldr	r3, [r2, #40]	; 0x28
  403172:	f013 0f04 	tst.w	r3, #4
  403176:	d0fb      	beq.n	403170 <board_init+0x3ec>
	//Optional Test Mode
	//write_SCCB(0x8D,1<<4);
	isi_reset(ISI);
	
	struct isi_config_t isiConf;
	isiConf.hpol = 1;
  403178:	2601      	movs	r6, #1
  40317a:	f88d 604c 	strb.w	r6, [sp, #76]	; 0x4c
	isiConf.vpol = 1;
  40317e:	f88d 604d 	strb.w	r6, [sp, #77]	; 0x4d
	isiConf.pck_plo = 0;
  403182:	2500      	movs	r5, #0
  403184:	f88d 504e 	strb.w	r5, [sp, #78]	; 0x4e
	isiConf.emb_sync = 0;
  403188:	f88d 504f 	strb.w	r5, [sp, #79]	; 0x4f
	isiConf.crc_sync = 0;
  40318c:	f88d 5050 	strb.w	r5, [sp, #80]	; 0x50
	isiConf.sld = 1;
  403190:	f88d 6052 	strb.w	r6, [sp, #82]	; 0x52
	isiConf.sfd =0;
  403194:	f88d 5053 	strb.w	r5, [sp, #83]	; 0x53
	isiConf.image_fmt = ISI_INPUT_YUV;
  403198:	f88d 5054 	strb.w	r5, [sp, #84]	; 0x54
	isiConf.image_hsize = 640;
  40319c:	f44f 7820 	mov.w	r8, #640	; 0x280
  4031a0:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
	isiConf.image_vsize = 480;
  4031a4:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  4031a8:	9317      	str	r3, [sp, #92]	; 0x5c
	isiConf.thmask = 2;
  4031aa:	2302      	movs	r3, #2
  4031ac:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
	

	memset(BOARD_SDRAM_ADDR,0,BOARD_SDRAM_ADDR_NUM);
  4031b0:	f04f 44e0 	mov.w	r4, #1879048192	; 0x70000000
  4031b4:	4620      	mov	r0, r4
  4031b6:	4629      	mov	r1, r5
  4031b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4031bc:	4b7f      	ldr	r3, [pc, #508]	; (4033bc <board_init+0x638>)
  4031be:	4798      	blx	r3
	struct isi_frame_buffer_descriptors* isiFBD0 = (struct isi_frame_buffer_descriptors*) malloc(3*4);
  4031c0:	200c      	movs	r0, #12
  4031c2:	f8df 927c 	ldr.w	r9, [pc, #636]	; 403440 <board_init+0x6bc>
  4031c6:	47c8      	blx	r9
  4031c8:	4607      	mov	r7, r0
	struct isi_frame_buffer_descriptors* isiFBD1 = (struct isi_frame_buffer_descriptors*) malloc(3*4);
  4031ca:	200c      	movs	r0, #12
  4031cc:	47c8      	blx	r9
	
	isiFBD0->next = isiFBD1;
  4031ce:	60b8      	str	r0, [r7, #8]
	isiFBD0->current =CAM_FRAME0_ADDR;
  4031d0:	603c      	str	r4, [r7, #0]
	isiFBD0->control =0x1;
  4031d2:	607e      	str	r6, [r7, #4]
	
	isiFBD1->next = isiFBD0;
  4031d4:	6087      	str	r7, [r0, #8]
	isiFBD1->current =CAM_FRAME0_ADDR;
  4031d6:	6004      	str	r4, [r0, #0]
	isiFBD1->control =0x1;
  4031d8:	6046      	str	r6, [r0, #4]
	
	isi_init(ISI,&isiConf);
  4031da:	4c77      	ldr	r4, [pc, #476]	; (4033b8 <board_init+0x634>)
  4031dc:	4620      	mov	r0, r4
  4031de:	a913      	add	r1, sp, #76	; 0x4c
  4031e0:	4b77      	ldr	r3, [pc, #476]	; (4033c0 <board_init+0x63c>)
  4031e2:	4798      	blx	r3
	//isi_set_dma_codec_path(ISI,0,1,0,0,0);
	//ISI->ISI_PDECF = 2*16;
	isi_set_dma_preview_path(ISI,0,isiFBD0,0x01,isiFBD0->current);
  4031e4:	683b      	ldr	r3, [r7, #0]
  4031e6:	9300      	str	r3, [sp, #0]
  4031e8:	4620      	mov	r0, r4
  4031ea:	4629      	mov	r1, r5
  4031ec:	463a      	mov	r2, r7
  4031ee:	4633      	mov	r3, r6
  4031f0:	4d74      	ldr	r5, [pc, #464]	; (4033c4 <board_init+0x640>)
  4031f2:	47a8      	blx	r5
 * \param p_isi  Pointer to a ISI instance.
 * \param  channel to be enabled
 */
static inline void isi_dma_channel_enable(Isi *p_isi, uint32_t channel)
{
	p_isi->ISI_DMA_CHER |= channel;
  4031f4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4031f6:	4333      	orrs	r3, r6
  4031f8:	63a3      	str	r3, [r4, #56]	; 0x38
	isi_dma_channel_enable(ISI,1);
	
	isi_size_configure(ISI,640,640,320,320);
  4031fa:	f44f 73a0 	mov.w	r3, #320	; 0x140
  4031fe:	9300      	str	r3, [sp, #0]
  403200:	4620      	mov	r0, r4
  403202:	4641      	mov	r1, r8
  403204:	4642      	mov	r2, r8
  403206:	4d70      	ldr	r5, [pc, #448]	; (4033c8 <board_init+0x644>)
  403208:	47a8      	blx	r5
	ISI->ISI_CFG2 = ISI->ISI_CFG2 | ISI_CFG2_YCC_SWAP_MODE1;
  40320a:	6863      	ldr	r3, [r4, #4]
  40320c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
  403210:	6063      	str	r3, [r4, #4]
 *
 * \param p_isi  Pointer to a ISI instance.
 */
static inline void isi_enable(Isi *p_isi)
{
	p_isi->ISI_CR |= ISI_CR_ISI_EN;
  403212:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403214:	4333      	orrs	r3, r6
  403216:	6263      	str	r3, [r4, #36]	; 0x24
	while((p_isi->ISI_SR & ISI_CR_ISI_EN) != ISI_CR_ISI_EN);
  403218:	4622      	mov	r2, r4
  40321a:	6a93      	ldr	r3, [r2, #40]	; 0x28
  40321c:	f013 0f01 	tst.w	r3, #1
  403220:	d0fb      	beq.n	40321a <board_init+0x496>
	//ISI->ISI_PDECF = 32;
	isi_enable(ISI);
	sendDebugString("CAMERA INITIALIZATION - FINISHED\n");
  403222:	486a      	ldr	r0, [pc, #424]	; (4033cc <board_init+0x648>)
  403224:	4c6a      	ldr	r4, [pc, #424]	; (4033d0 <board_init+0x64c>)
  403226:	47a0      	blx	r4
	   ######################################
			 	Setup Wireless Module
	   ######################################
	   ###################################### */
	
		sendDebugString("QSPI INITIALIZATION - STARTED\n");
  403228:	486a      	ldr	r0, [pc, #424]	; (4033d4 <board_init+0x650>)
  40322a:	47a0      	blx	r4
	    struct qspi_config_t qspiConf;
	    qspiConf.serial_memory_mode = 0;
  40322c:	2300      	movs	r3, #0
  40322e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	    qspiConf.loopback_en = 0;
  403232:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
	    qspiConf.wait_data_for_transfer = 0;
  403236:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
	    qspiConf.csmode = 0;
  40323a:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
	    qspiConf.bits_per_transfer = QSPI_MR_NBBITS_8_BIT;
  40323e:	930a      	str	r3, [sp, #40]	; 0x28
	    qspiConf.baudrate = 16000000;
  403240:	4a65      	ldr	r2, [pc, #404]	; (4033d8 <board_init+0x654>)
  403242:	920f      	str	r2, [sp, #60]	; 0x3c
		qspiConf.min_delay_qcs = 4;
  403244:	2204      	movs	r2, #4
  403246:	920b      	str	r2, [sp, #44]	; 0x2c
		qspiConf.delay_between_ct = 10;
  403248:	220a      	movs	r2, #10
  40324a:	920c      	str	r2, [sp, #48]	; 0x30
		qspiConf.clock_polarity = 0;
  40324c:	930d      	str	r3, [sp, #52]	; 0x34
		qspiConf.clock_phase = 0;
  40324e:	930e      	str	r3, [sp, #56]	; 0x38
				
		pio_set_peripheral(PIOA,PIO_TYPE_PIO_PERIPH_A,
  403250:	4d56      	ldr	r5, [pc, #344]	; (4033ac <board_init+0x628>)
  403252:	4628      	mov	r0, r5
  403254:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403258:	f44f 321e 	mov.w	r2, #161792	; 0x27800
  40325c:	4c5f      	ldr	r4, [pc, #380]	; (4033dc <board_init+0x658>)
  40325e:	47a0      	blx	r4
		1<<12	|
		1<<13	|
		1<<14	|
		1<<11);
		
		pio_pull_up(PIOA,
  403260:	4628      	mov	r0, r5
  403262:	f44f 311e 	mov.w	r1, #161792	; 0x27800
  403266:	2201      	movs	r2, #1
  403268:	4b5d      	ldr	r3, [pc, #372]	; (4033e0 <board_init+0x65c>)
  40326a:	4798      	blx	r3
		1<<12	|
		1<<13	|
		1<<14	|
		1<<11,1);
		
		pio_set_peripheral(PIOD,PIO_TYPE_PIO_PERIPH_A,
  40326c:	484d      	ldr	r0, [pc, #308]	; (4033a4 <board_init+0x620>)
  40326e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403272:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  403276:	47a0      	blx	r4
		1<<31);
		
		pmc_enable_periph_clk(ID_QSPI);
  403278:	202b      	movs	r0, #43	; 0x2b
  40327a:	4b5a      	ldr	r3, [pc, #360]	; (4033e4 <board_init+0x660>)
  40327c:	4798      	blx	r3
 * \param qspi  Pointer to a Qspi instance.
 */
static inline void qspi_disable(Qspi *qspi)
{
	assert(qspi);
	qspi->QSPI_CR = QSPI_CR_QSPIDIS ;
  40327e:	2202      	movs	r2, #2
  403280:	4b59      	ldr	r3, [pc, #356]	; (4033e8 <board_init+0x664>)
  403282:	601a      	str	r2, [r3, #0]
	while(qspi->QSPI_SR & QSPI_SR_QSPIENS);
  403284:	461a      	mov	r2, r3
  403286:	6913      	ldr	r3, [r2, #16]
  403288:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40328c:	d1fb      	bne.n	403286 <board_init+0x502>
 * \param qspi  Pointer to a Qspi instance.
 */
static inline void qspi_reset(Qspi *qspi)
{
	assert(qspi);
	qspi->QSPI_CR = QSPI_CR_SWRST ;
  40328e:	4c56      	ldr	r4, [pc, #344]	; (4033e8 <board_init+0x664>)
  403290:	2380      	movs	r3, #128	; 0x80
  403292:	6023      	str	r3, [r4, #0]

		qspi_disable(QSPI);
		qspi_reset(QSPI);
		qspi_initialize(QSPI,&qspiConf);
  403294:	4620      	mov	r0, r4
  403296:	a909      	add	r1, sp, #36	; 0x24
  403298:	4b54      	ldr	r3, [pc, #336]	; (4033ec <board_init+0x668>)
  40329a:	4798      	blx	r3
 * \param qspi  Pointer to a Qspi instance.
 */
static inline void qspi_enable(Qspi *qspi)
{
	assert(qspi);
	qspi->QSPI_CR = QSPI_CR_QSPIEN;
  40329c:	2301      	movs	r3, #1
  40329e:	6023      	str	r3, [r4, #0]
	while(!(qspi->QSPI_SR & QSPI_SR_QSPIENS));
  4032a0:	4622      	mov	r2, r4
  4032a2:	6913      	ldr	r3, [r2, #16]
  4032a4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4032a8:	d0fb      	beq.n	4032a2 <board_init+0x51e>
 * \param qspi  Pointer to a Qspi instance.
 */
static inline void qspi_disable(Qspi *qspi)
{
	assert(qspi);
	qspi->QSPI_CR = QSPI_CR_QSPIDIS ;
  4032aa:	2202      	movs	r2, #2
  4032ac:	4b4e      	ldr	r3, [pc, #312]	; (4033e8 <board_init+0x664>)
  4032ae:	601a      	str	r2, [r3, #0]
	while(qspi->QSPI_SR & QSPI_SR_QSPIENS);
  4032b0:	461a      	mov	r2, r3
  4032b2:	6913      	ldr	r3, [r2, #16]
  4032b4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4032b8:	d1fb      	bne.n	4032b2 <board_init+0x52e>
 * \param qspi  Pointer to a Qspi instance.
 */
static inline void qspi_reset(Qspi *qspi)
{
	assert(qspi);
	qspi->QSPI_CR = QSPI_CR_SWRST ;
  4032ba:	4c4b      	ldr	r4, [pc, #300]	; (4033e8 <board_init+0x664>)
  4032bc:	2380      	movs	r3, #128	; 0x80
  4032be:	6023      	str	r3, [r4, #0]
		qspi_enable(QSPI);
		
		qspi_disable(QSPI);
		qspi_reset(QSPI);
		qspi_initialize(QSPI,&qspiConf);
  4032c0:	4620      	mov	r0, r4
  4032c2:	a909      	add	r1, sp, #36	; 0x24
  4032c4:	4b49      	ldr	r3, [pc, #292]	; (4033ec <board_init+0x668>)
  4032c6:	4798      	blx	r3
		delay_ms(100);
  4032c8:	4849      	ldr	r0, [pc, #292]	; (4033f0 <board_init+0x66c>)
  4032ca:	4b4a      	ldr	r3, [pc, #296]	; (4033f4 <board_init+0x670>)
  4032cc:	4798      	blx	r3
 * \param qspi  Pointer to a Qspi instance.
 */
static inline void qspi_enable(Qspi *qspi)
{
	assert(qspi);
	qspi->QSPI_CR = QSPI_CR_QSPIEN;
  4032ce:	2301      	movs	r3, #1
  4032d0:	6023      	str	r3, [r4, #0]
	while(!(qspi->QSPI_SR & QSPI_SR_QSPIENS));
  4032d2:	4622      	mov	r2, r4
  4032d4:	6913      	ldr	r3, [r2, #16]
  4032d6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4032da:	d0fb      	beq.n	4032d4 <board_init+0x550>
		qspi_enable(QSPI);
		delay_ms(100);
  4032dc:	4844      	ldr	r0, [pc, #272]	; (4033f0 <board_init+0x66c>)
  4032de:	4b45      	ldr	r3, [pc, #276]	; (4033f4 <board_init+0x670>)
  4032e0:	4798      	blx	r3
		//DW1000_initialise();
		sendDebugString("QSPI INITIALIZATION - FINISHED\n");
  4032e2:	4845      	ldr	r0, [pc, #276]	; (4033f8 <board_init+0x674>)
  4032e4:	4c3a      	ldr	r4, [pc, #232]	; (4033d0 <board_init+0x64c>)
  4032e6:	47a0      	blx	r4
		
		//Initalize the dwm1000 module 
		sendDebugString("DWM1000 INITIALIZATION - STARTED\n");
  4032e8:	4844      	ldr	r0, [pc, #272]	; (4033fc <board_init+0x678>)
  4032ea:	47a0      	blx	r4
		//DW1000_initialise2();
		//DW1000_toggleGPIO_MODE();
		sendDebugString("DWM1000 INITIALIZATION - FINISHED\n");
  4032ec:	4844      	ldr	r0, [pc, #272]	; (403400 <board_init+0x67c>)
  4032ee:	47a0      	blx	r4
	/* ######################################
	   ######################################
			 		Setup ADC
	   ######################################
	   ###################################### */
		sendDebugString("ADC INITIALIZATION - STARTED\n");
  4032f0:	4844      	ldr	r0, [pc, #272]	; (403404 <board_init+0x680>)
  4032f2:	47a0      	blx	r4
		struct afec_config confDefaults;
		pmc_enable_periph_clk(AFEC0);
  4032f4:	4d44      	ldr	r5, [pc, #272]	; (403408 <board_init+0x684>)
  4032f6:	4628      	mov	r0, r5
  4032f8:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 4033e4 <board_init+0x660>
  4032fc:	47c8      	blx	r9
		
		afec_enable(AFEC0);
  4032fe:	4628      	mov	r0, r5
  403300:	f8df 8140 	ldr.w	r8, [pc, #320]	; 403444 <board_init+0x6c0>
  403304:	47c0      	blx	r8
		afec_get_config_defaults(&confDefaults);
  403306:	a803      	add	r0, sp, #12
  403308:	4f40      	ldr	r7, [pc, #256]	; (40340c <board_init+0x688>)
  40330a:	47b8      	blx	r7
		afec_init(AFEC0,&confDefaults);
  40330c:	4628      	mov	r0, r5
  40330e:	a903      	add	r1, sp, #12
  403310:	4e3f      	ldr	r6, [pc, #252]	; (403410 <board_init+0x68c>)
  403312:	47b0      	blx	r6
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  403314:	686b      	ldr	r3, [r5, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  403316:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  40331a:	606b      	str	r3, [r5, #4]
		afec_set_trigger(AFEC0,AFEC_TRIG_SW);
		
		pmc_enable_periph_clk(AFEC1);
  40331c:	f505 3520 	add.w	r5, r5, #163840	; 0x28000
  403320:	4628      	mov	r0, r5
  403322:	47c8      	blx	r9
		
		afec_enable(AFEC1);
  403324:	4628      	mov	r0, r5
  403326:	47c0      	blx	r8
		afec_get_config_defaults(&confDefaults);
  403328:	a803      	add	r0, sp, #12
  40332a:	47b8      	blx	r7
		afec_init(AFEC1,&confDefaults);
  40332c:	4628      	mov	r0, r5
  40332e:	a903      	add	r1, sp, #12
  403330:	47b0      	blx	r6
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  403332:	686b      	ldr	r3, [r5, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  403334:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  403338:	606b      	str	r3, [r5, #4]
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40333a:	2601      	movs	r6, #1
  40333c:	616e      	str	r6, [r5, #20]
		afec_set_trigger(AFEC1,AFEC_TRIG_SW);
		
		afec_channel_enable(AFEC1,AFEC_CHANNEL_0);
		
		pio_pull_up(PIOB,1<<1,0);
  40333e:	f505 25fa 	add.w	r5, r5, #512000	; 0x7d000
  403342:	4628      	mov	r0, r5
  403344:	2102      	movs	r1, #2
  403346:	2200      	movs	r2, #0
  403348:	4b25      	ldr	r3, [pc, #148]	; (4033e0 <board_init+0x65c>)
  40334a:	4798      	blx	r3
		pio_pull_down(PIOB,1<<1,0);
  40334c:	4628      	mov	r0, r5
  40334e:	2102      	movs	r1, #2
  403350:	2200      	movs	r2, #0
  403352:	4b30      	ldr	r3, [pc, #192]	; (403414 <board_init+0x690>)
  403354:	4798      	blx	r3
		sendDebugString("ADC INITIALIZATION - FINISHED\n");
  403356:	4830      	ldr	r0, [pc, #192]	; (403418 <board_init+0x694>)
  403358:	47a0      	blx	r4
	/* ######################################
	   ######################################
                  Setup SWITCHES
	   ######################################
	   ###################################### */
		sendDebugString("SWITCH INITIALIZATION - STARTED\n");
  40335a:	4830      	ldr	r0, [pc, #192]	; (40341c <board_init+0x698>)
  40335c:	47a0      	blx	r4
		pio_set_input(PIOC,1<<12,PIO_PULLUP | PIO_DEBOUNCE);
  40335e:	4f30      	ldr	r7, [pc, #192]	; (403420 <board_init+0x69c>)
  403360:	4638      	mov	r0, r7
  403362:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403366:	2209      	movs	r2, #9
  403368:	4d2e      	ldr	r5, [pc, #184]	; (403424 <board_init+0x6a0>)
  40336a:	47a8      	blx	r5
		pio_set_input(PIOC,1<<11,PIO_PULLUP | PIO_DEBOUNCE);
  40336c:	4638      	mov	r0, r7
  40336e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  403372:	2209      	movs	r2, #9
  403374:	47a8      	blx	r5
		sendDebugString("SWITCH INITIALIZATION - FINISHED\n");
  403376:	482c      	ldr	r0, [pc, #176]	; (403428 <board_init+0x6a4>)
  403378:	47a0      	blx	r4
	   ######################################
                  Setup Interrupts
	   ######################################
	   ###################################### */
	
		sendDebugString("PERIFERAL IRQ INITIALIZATION - STARTED\n");
  40337a:	482c      	ldr	r0, [pc, #176]	; (40342c <board_init+0x6a8>)
  40337c:	47a0      	blx	r4
		//NVIC_ClearPendingIRQ(ISI_IRQn);
		//NVIC_SetPriority(ISI_IRQn,7);
		//NVIC_EnableIRQ(ISI_IRQn);
		
		//UART4
		uart_enable_interrupt(UART4,UART_IER_RXRDY);
  40337e:	482c      	ldr	r0, [pc, #176]	; (403430 <board_init+0x6ac>)
  403380:	4631      	mov	r1, r6
  403382:	4b2c      	ldr	r3, [pc, #176]	; (403434 <board_init+0x6b0>)
  403384:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403386:	4b2c      	ldr	r3, [pc, #176]	; (403438 <board_init+0x6b4>)
  403388:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  40338c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403390:	21c0      	movs	r1, #192	; 0xc0
  403392:	f883 132e 	strb.w	r1, [r3, #814]	; 0x32e
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403396:	605a      	str	r2, [r3, #4]
		NVIC_ClearPendingIRQ(UART4_IRQn);
		NVIC_SetPriority(UART4_IRQn,6);
		NVIC_EnableIRQ(UART4_IRQn);
		sendDebugString("PERIFERAL IRQ INITIALIZATION - FINISHED\n");
  403398:	4828      	ldr	r0, [pc, #160]	; (40343c <board_init+0x6b8>)
  40339a:	47a0      	blx	r4
}
  40339c:	b01f      	add	sp, #124	; 0x7c
  40339e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033a2:	bf00      	nop
  4033a4:	400e1400 	.word	0x400e1400
  4033a8:	400e1000 	.word	0x400e1000
  4033ac:	400e0e00 	.word	0x400e0e00
  4033b0:	09000220 	.word	0x09000220
  4033b4:	00403c21 	.word	0x00403c21
  4033b8:	4004c000 	.word	0x4004c000
  4033bc:	00409435 	.word	0x00409435
  4033c0:	004003e1 	.word	0x004003e1
  4033c4:	0040053d 	.word	0x0040053d
  4033c8:	00400491 	.word	0x00400491
  4033cc:	0040f1e8 	.word	0x0040f1e8
  4033d0:	0040019d 	.word	0x0040019d
  4033d4:	0040f20c 	.word	0x0040f20c
  4033d8:	00f42400 	.word	0x00f42400
  4033dc:	004027c5 	.word	0x004027c5
  4033e0:	004027b1 	.word	0x004027b1
  4033e4:	004029f5 	.word	0x004029f5
  4033e8:	4007c000 	.word	0x4007c000
  4033ec:	00400615 	.word	0x00400615
  4033f0:	004d2b25 	.word	0x004d2b25
  4033f4:	20400001 	.word	0x20400001
  4033f8:	0040f22c 	.word	0x0040f22c
  4033fc:	0040f24c 	.word	0x0040f24c
  403400:	0040f270 	.word	0x0040f270
  403404:	0040f294 	.word	0x0040f294
  403408:	4003c000 	.word	0x4003c000
  40340c:	00400265 	.word	0x00400265
  403410:	00400295 	.word	0x00400295
  403414:	004028b9 	.word	0x004028b9
  403418:	0040f2b4 	.word	0x0040f2b4
  40341c:	0040f2d4 	.word	0x0040f2d4
  403420:	400e1200 	.word	0x400e1200
  403424:	00402859 	.word	0x00402859
  403428:	0040f2f8 	.word	0x0040f2f8
  40342c:	0040f31c 	.word	0x0040f31c
  403430:	400e1e00 	.word	0x400e1e00
  403434:	00402d4d 	.word	0x00402d4d
  403438:	e000e100 	.word	0xe000e100
  40343c:	0040f344 	.word	0x0040f344
  403440:	00408d99 	.word	0x00408d99
  403444:	0040038d 	.word	0x0040038d

00403448 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
        while (1) {
        }
  403448:	e7fe      	b.n	403448 <Dummy_Handler>
  40344a:	bf00      	nop

0040344c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40344c:	b508      	push	{r3, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  40344e:	4b19      	ldr	r3, [pc, #100]	; (4034b4 <Reset_Handler+0x68>)
  403450:	4a19      	ldr	r2, [pc, #100]	; (4034b8 <Reset_Handler+0x6c>)
  403452:	429a      	cmp	r2, r3
  403454:	d003      	beq.n	40345e <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
  403456:	4b19      	ldr	r3, [pc, #100]	; (4034bc <Reset_Handler+0x70>)
  403458:	4a16      	ldr	r2, [pc, #88]	; (4034b4 <Reset_Handler+0x68>)
  40345a:	429a      	cmp	r2, r3
  40345c:	d304      	bcc.n	403468 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40345e:	4b18      	ldr	r3, [pc, #96]	; (4034c0 <Reset_Handler+0x74>)
  403460:	4a18      	ldr	r2, [pc, #96]	; (4034c4 <Reset_Handler+0x78>)
  403462:	429a      	cmp	r2, r3
  403464:	d310      	bcc.n	403488 <Reset_Handler+0x3c>
  403466:	e01b      	b.n	4034a0 <Reset_Handler+0x54>
  403468:	4912      	ldr	r1, [pc, #72]	; (4034b4 <Reset_Handler+0x68>)
  40346a:	1d0a      	adds	r2, r1, #4
  40346c:	4b16      	ldr	r3, [pc, #88]	; (4034c8 <Reset_Handler+0x7c>)
  40346e:	1a9b      	subs	r3, r3, r2
  403470:	f023 0303 	bic.w	r3, r3, #3
  403474:	3304      	adds	r3, #4
  403476:	4a10      	ldr	r2, [pc, #64]	; (4034b8 <Reset_Handler+0x6c>)
  403478:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  40347a:	f852 0b04 	ldr.w	r0, [r2], #4
  40347e:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  403482:	429a      	cmp	r2, r3
  403484:	d1f9      	bne.n	40347a <Reset_Handler+0x2e>
  403486:	e7ea      	b.n	40345e <Reset_Handler+0x12>
  403488:	4b10      	ldr	r3, [pc, #64]	; (4034cc <Reset_Handler+0x80>)
  40348a:	4a11      	ldr	r2, [pc, #68]	; (4034d0 <Reset_Handler+0x84>)
  40348c:	1ad2      	subs	r2, r2, r3
  40348e:	f022 0203 	bic.w	r2, r2, #3
  403492:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  403494:	3b04      	subs	r3, #4
                *pDest++ = 0;
  403496:	2100      	movs	r1, #0
  403498:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40349c:	4293      	cmp	r3, r2
  40349e:	d1fb      	bne.n	403498 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4034a0:	4a0c      	ldr	r2, [pc, #48]	; (4034d4 <Reset_Handler+0x88>)
  4034a2:	4b0d      	ldr	r3, [pc, #52]	; (4034d8 <Reset_Handler+0x8c>)
  4034a4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4034a8:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
  4034aa:	4b0c      	ldr	r3, [pc, #48]	; (4034dc <Reset_Handler+0x90>)
  4034ac:	4798      	blx	r3

        /* Branch to main function */
        main();
  4034ae:	4b0c      	ldr	r3, [pc, #48]	; (4034e0 <Reset_Handler+0x94>)
  4034b0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4034b2:	e7fe      	b.n	4034b2 <Reset_Handler+0x66>
  4034b4:	20400000 	.word	0x20400000
  4034b8:	0040fdac 	.word	0x0040fdac
  4034bc:	204008c0 	.word	0x204008c0
  4034c0:	2040c600 	.word	0x2040c600
  4034c4:	204008c0 	.word	0x204008c0
  4034c8:	204008c3 	.word	0x204008c3
  4034cc:	204008c4 	.word	0x204008c4
  4034d0:	2040c603 	.word	0x2040c603
  4034d4:	e000ed00 	.word	0xe000ed00
  4034d8:	00400000 	.word	0x00400000
  4034dc:	00408d21 	.word	0x00408d21
  4034e0:	00405c3d 	.word	0x00405c3d

004034e4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4034e4:	4b3d      	ldr	r3, [pc, #244]	; (4035dc <SystemCoreClockUpdate+0xf8>)
  4034e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4034e8:	f003 0303 	and.w	r3, r3, #3
  4034ec:	2b01      	cmp	r3, #1
  4034ee:	d012      	beq.n	403516 <SystemCoreClockUpdate+0x32>
  4034f0:	b113      	cbz	r3, 4034f8 <SystemCoreClockUpdate+0x14>
  4034f2:	2b02      	cmp	r3, #2
  4034f4:	d02c      	beq.n	403550 <SystemCoreClockUpdate+0x6c>
  4034f6:	e05a      	b.n	4035ae <SystemCoreClockUpdate+0xca>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4034f8:	4b39      	ldr	r3, [pc, #228]	; (4035e0 <SystemCoreClockUpdate+0xfc>)
  4034fa:	695b      	ldr	r3, [r3, #20]
  4034fc:	f013 0f80 	tst.w	r3, #128	; 0x80
  403500:	d004      	beq.n	40350c <SystemCoreClockUpdate+0x28>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  403502:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403506:	4b37      	ldr	r3, [pc, #220]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  403508:	601a      	str	r2, [r3, #0]
  40350a:	e050      	b.n	4035ae <SystemCoreClockUpdate+0xca>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40350c:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  403510:	4b34      	ldr	r3, [pc, #208]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  403512:	601a      	str	r2, [r3, #0]
  403514:	e04b      	b.n	4035ae <SystemCoreClockUpdate+0xca>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403516:	4b31      	ldr	r3, [pc, #196]	; (4035dc <SystemCoreClockUpdate+0xf8>)
  403518:	6a1b      	ldr	r3, [r3, #32]
  40351a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40351e:	d003      	beq.n	403528 <SystemCoreClockUpdate+0x44>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  403520:	4a31      	ldr	r2, [pc, #196]	; (4035e8 <SystemCoreClockUpdate+0x104>)
  403522:	4b30      	ldr	r3, [pc, #192]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  403524:	601a      	str	r2, [r3, #0]
  403526:	e042      	b.n	4035ae <SystemCoreClockUpdate+0xca>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403528:	4a30      	ldr	r2, [pc, #192]	; (4035ec <SystemCoreClockUpdate+0x108>)
  40352a:	4b2e      	ldr	r3, [pc, #184]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  40352c:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40352e:	4b2b      	ldr	r3, [pc, #172]	; (4035dc <SystemCoreClockUpdate+0xf8>)
  403530:	6a1b      	ldr	r3, [r3, #32]
  403532:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403536:	2b10      	cmp	r3, #16
  403538:	d002      	beq.n	403540 <SystemCoreClockUpdate+0x5c>
  40353a:	2b20      	cmp	r3, #32
  40353c:	d004      	beq.n	403548 <SystemCoreClockUpdate+0x64>
  40353e:	e036      	b.n	4035ae <SystemCoreClockUpdate+0xca>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  403540:	4a2b      	ldr	r2, [pc, #172]	; (4035f0 <SystemCoreClockUpdate+0x10c>)
  403542:	4b28      	ldr	r3, [pc, #160]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  403544:	601a      	str	r2, [r3, #0]
          break;
  403546:	e032      	b.n	4035ae <SystemCoreClockUpdate+0xca>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  403548:	4a27      	ldr	r2, [pc, #156]	; (4035e8 <SystemCoreClockUpdate+0x104>)
  40354a:	4b26      	ldr	r3, [pc, #152]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  40354c:	601a      	str	r2, [r3, #0]
          break;
  40354e:	e02e      	b.n	4035ae <SystemCoreClockUpdate+0xca>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403550:	4b22      	ldr	r3, [pc, #136]	; (4035dc <SystemCoreClockUpdate+0xf8>)
  403552:	6a1b      	ldr	r3, [r3, #32]
  403554:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403558:	d003      	beq.n	403562 <SystemCoreClockUpdate+0x7e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40355a:	4a23      	ldr	r2, [pc, #140]	; (4035e8 <SystemCoreClockUpdate+0x104>)
  40355c:	4b21      	ldr	r3, [pc, #132]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  40355e:	601a      	str	r2, [r3, #0]
  403560:	e012      	b.n	403588 <SystemCoreClockUpdate+0xa4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403562:	4a22      	ldr	r2, [pc, #136]	; (4035ec <SystemCoreClockUpdate+0x108>)
  403564:	4b1f      	ldr	r3, [pc, #124]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  403566:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  403568:	4b1c      	ldr	r3, [pc, #112]	; (4035dc <SystemCoreClockUpdate+0xf8>)
  40356a:	6a1b      	ldr	r3, [r3, #32]
  40356c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403570:	2b10      	cmp	r3, #16
  403572:	d002      	beq.n	40357a <SystemCoreClockUpdate+0x96>
  403574:	2b20      	cmp	r3, #32
  403576:	d004      	beq.n	403582 <SystemCoreClockUpdate+0x9e>
  403578:	e006      	b.n	403588 <SystemCoreClockUpdate+0xa4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40357a:	4a1d      	ldr	r2, [pc, #116]	; (4035f0 <SystemCoreClockUpdate+0x10c>)
  40357c:	4b19      	ldr	r3, [pc, #100]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  40357e:	601a      	str	r2, [r3, #0]
          break;
  403580:	e002      	b.n	403588 <SystemCoreClockUpdate+0xa4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  403582:	4a19      	ldr	r2, [pc, #100]	; (4035e8 <SystemCoreClockUpdate+0x104>)
  403584:	4b17      	ldr	r3, [pc, #92]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  403586:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  403588:	4b14      	ldr	r3, [pc, #80]	; (4035dc <SystemCoreClockUpdate+0xf8>)
  40358a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40358c:	f003 0303 	and.w	r3, r3, #3
  403590:	2b02      	cmp	r3, #2
  403592:	d10c      	bne.n	4035ae <SystemCoreClockUpdate+0xca>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  403594:	4a11      	ldr	r2, [pc, #68]	; (4035dc <SystemCoreClockUpdate+0xf8>)
  403596:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  403598:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40359a:	4812      	ldr	r0, [pc, #72]	; (4035e4 <SystemCoreClockUpdate+0x100>)
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40359c:	f3c3 410a 	ubfx	r1, r3, #16, #11
  4035a0:	6803      	ldr	r3, [r0, #0]
  4035a2:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4035a6:	b2d2      	uxtb	r2, r2
  4035a8:	fbb3 f3f2 	udiv	r3, r3, r2
  4035ac:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4035ae:	4b0b      	ldr	r3, [pc, #44]	; (4035dc <SystemCoreClockUpdate+0xf8>)
  4035b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4035b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4035b6:	2b70      	cmp	r3, #112	; 0x70
  4035b8:	d107      	bne.n	4035ca <SystemCoreClockUpdate+0xe6>
  {
    SystemCoreClock /= 3U;
  4035ba:	4a0a      	ldr	r2, [pc, #40]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  4035bc:	6813      	ldr	r3, [r2, #0]
  4035be:	490d      	ldr	r1, [pc, #52]	; (4035f4 <SystemCoreClockUpdate+0x110>)
  4035c0:	fba1 1303 	umull	r1, r3, r1, r3
  4035c4:	085b      	lsrs	r3, r3, #1
  4035c6:	6013      	str	r3, [r2, #0]
  4035c8:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4035ca:	4b04      	ldr	r3, [pc, #16]	; (4035dc <SystemCoreClockUpdate+0xf8>)
  4035cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4035ce:	4905      	ldr	r1, [pc, #20]	; (4035e4 <SystemCoreClockUpdate+0x100>)
  4035d0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4035d4:	680b      	ldr	r3, [r1, #0]
  4035d6:	40d3      	lsrs	r3, r2
  4035d8:	600b      	str	r3, [r1, #0]
  4035da:	4770      	bx	lr
  4035dc:	400e0600 	.word	0x400e0600
  4035e0:	400e1810 	.word	0x400e1810
  4035e4:	20400014 	.word	0x20400014
  4035e8:	00b71b00 	.word	0x00b71b00
  4035ec:	003d0900 	.word	0x003d0900
  4035f0:	007a1200 	.word	0x007a1200
  4035f4:	aaaaaaab 	.word	0xaaaaaaab

004035f8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4035f8:	4b14      	ldr	r3, [pc, #80]	; (40364c <system_init_flash+0x54>)
  4035fa:	4298      	cmp	r0, r3
  4035fc:	d804      	bhi.n	403608 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4035fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403602:	4b13      	ldr	r3, [pc, #76]	; (403650 <system_init_flash+0x58>)
  403604:	601a      	str	r2, [r3, #0]
  403606:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  403608:	4b12      	ldr	r3, [pc, #72]	; (403654 <system_init_flash+0x5c>)
  40360a:	4298      	cmp	r0, r3
  40360c:	d803      	bhi.n	403616 <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40360e:	4a12      	ldr	r2, [pc, #72]	; (403658 <system_init_flash+0x60>)
  403610:	4b0f      	ldr	r3, [pc, #60]	; (403650 <system_init_flash+0x58>)
  403612:	601a      	str	r2, [r3, #0]
  403614:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  403616:	4b11      	ldr	r3, [pc, #68]	; (40365c <system_init_flash+0x64>)
  403618:	4298      	cmp	r0, r3
  40361a:	d803      	bhi.n	403624 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40361c:	4a10      	ldr	r2, [pc, #64]	; (403660 <system_init_flash+0x68>)
  40361e:	4b0c      	ldr	r3, [pc, #48]	; (403650 <system_init_flash+0x58>)
  403620:	601a      	str	r2, [r3, #0]
  403622:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  403624:	4b0f      	ldr	r3, [pc, #60]	; (403664 <system_init_flash+0x6c>)
  403626:	4298      	cmp	r0, r3
  403628:	d803      	bhi.n	403632 <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40362a:	4a0f      	ldr	r2, [pc, #60]	; (403668 <system_init_flash+0x70>)
  40362c:	4b08      	ldr	r3, [pc, #32]	; (403650 <system_init_flash+0x58>)
  40362e:	601a      	str	r2, [r3, #0]
  403630:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  403632:	4b0e      	ldr	r3, [pc, #56]	; (40366c <system_init_flash+0x74>)
  403634:	4298      	cmp	r0, r3
  403636:	d804      	bhi.n	403642 <system_init_flash+0x4a>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  403638:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40363c:	4b04      	ldr	r3, [pc, #16]	; (403650 <system_init_flash+0x58>)
  40363e:	601a      	str	r2, [r3, #0]
  403640:	4770      	bx	lr
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403642:	4a0b      	ldr	r2, [pc, #44]	; (403670 <system_init_flash+0x78>)
  403644:	4b02      	ldr	r3, [pc, #8]	; (403650 <system_init_flash+0x58>)
  403646:	601a      	str	r2, [r3, #0]
  403648:	4770      	bx	lr
  40364a:	bf00      	nop
  40364c:	01312cff 	.word	0x01312cff
  403650:	400e0c00 	.word	0x400e0c00
  403654:	026259ff 	.word	0x026259ff
  403658:	04000100 	.word	0x04000100
  40365c:	039386ff 	.word	0x039386ff
  403660:	04000200 	.word	0x04000200
  403664:	04c4b3ff 	.word	0x04c4b3ff
  403668:	04000300 	.word	0x04000300
  40366c:	05f5e0ff 	.word	0x05f5e0ff
  403670:	04000500 	.word	0x04000500

00403674 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  403674:	4b09      	ldr	r3, [pc, #36]	; (40369c <_sbrk+0x28>)
  403676:	681b      	ldr	r3, [r3, #0]
  403678:	b913      	cbnz	r3, 403680 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  40367a:	4a09      	ldr	r2, [pc, #36]	; (4036a0 <_sbrk+0x2c>)
  40367c:	4b07      	ldr	r3, [pc, #28]	; (40369c <_sbrk+0x28>)
  40367e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  403680:	4b06      	ldr	r3, [pc, #24]	; (40369c <_sbrk+0x28>)
  403682:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  403684:	181a      	adds	r2, r3, r0
  403686:	4907      	ldr	r1, [pc, #28]	; (4036a4 <_sbrk+0x30>)
  403688:	4291      	cmp	r1, r2
  40368a:	db04      	blt.n	403696 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  40368c:	4610      	mov	r0, r2
  40368e:	4a03      	ldr	r2, [pc, #12]	; (40369c <_sbrk+0x28>)
  403690:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  403692:	4618      	mov	r0, r3
  403694:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  403696:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  40369a:	4770      	bx	lr
  40369c:	2040c424 	.word	0x2040c424
  4036a0:	2040e800 	.word	0x2040e800
  4036a4:	2045fffc 	.word	0x2045fffc

004036a8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4036a8:	f04f 30ff 	mov.w	r0, #4294967295
  4036ac:	4770      	bx	lr
  4036ae:	bf00      	nop

004036b0 <_write>:

extern int _write(int file)
{
	return -1;
}
  4036b0:	f04f 30ff 	mov.w	r0, #4294967295
  4036b4:	4770      	bx	lr
  4036b6:	bf00      	nop

004036b8 <_read>:

extern int _read(int file)
{
	return -1;
}
  4036b8:	f04f 30ff 	mov.w	r0, #4294967295
  4036bc:	4770      	bx	lr
  4036be:	bf00      	nop

004036c0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4036c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4036c4:	604b      	str	r3, [r1, #4]

	return 0;
}
  4036c6:	2000      	movs	r0, #0
  4036c8:	4770      	bx	lr
  4036ca:	bf00      	nop

004036cc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4036cc:	2001      	movs	r0, #1
  4036ce:	4770      	bx	lr

004036d0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4036d0:	2000      	movs	r0, #0
  4036d2:	4770      	bx	lr

004036d4 <_exit>:

extern void _exit(int status)
{
  4036d4:	b508      	push	{r3, lr}
  4036d6:	4601      	mov	r1, r0
	printf("Exiting with status %d.\n", status);
  4036d8:	4801      	ldr	r0, [pc, #4]	; (4036e0 <_exit+0xc>)
  4036da:	4b02      	ldr	r3, [pc, #8]	; (4036e4 <_exit+0x10>)
  4036dc:	4798      	blx	r3

	for (;;);
  4036de:	e7fe      	b.n	4036de <_exit+0xa>
  4036e0:	0040f370 	.word	0x0040f370
  4036e4:	00408d71 	.word	0x00408d71

004036e8 <_kill>:
}

extern void _kill(int pid, int sig)
{
  4036e8:	4770      	bx	lr
  4036ea:	bf00      	nop

004036ec <_getpid>:
}

extern int _getpid(void)
{
	return -1;
}
  4036ec:	f04f 30ff 	mov.w	r0, #4294967295
  4036f0:	4770      	bx	lr
  4036f2:	bf00      	nop

004036f4 <DW1000_readReg>:
}

/****************************************************************************/
/* HELPER FUNCTIONS */

uint64_t DW1000_readReg(uint8_t cmd, int subindex, uint16_t offset, int n) {
  4036f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4036f8:	b087      	sub	sp, #28
  4036fa:	af00      	add	r7, sp, #0
	int header [3];
	int headerLen = 1;
	uint8_t data[n];
  4036fc:	f103 0e07 	add.w	lr, r3, #7
  403700:	f02e 0e07 	bic.w	lr, lr, #7
  403704:	ebad 0d0e 	sub.w	sp, sp, lr
	uint64_t result = 0;
	int i;

	/* Filter results more than 4 octets */
	if (n > 8) {
  403708:	2b08      	cmp	r3, #8
  40370a:	dc41      	bgt.n	403790 <DW1000_readReg+0x9c>
  40370c:	466e      	mov	r6, sp
		return 0;									// TODO: return error
	}

	/* Generate header */
    if (!subindex) {
  40370e:	b919      	cbnz	r1, 403718 <DW1000_readReg+0x24>
    	header[0] = DW1000_READ | cmd;						// 0x80 OR with command if no sub-index
  403710:	60f8      	str	r0, [r7, #12]
/****************************************************************************/
/* HELPER FUNCTIONS */

uint64_t DW1000_readReg(uint8_t cmd, int subindex, uint16_t offset, int n) {
	int header [3];
	int headerLen = 1;
  403712:	f04f 0b01 	mov.w	fp, #1
  403716:	e03e      	b.n	403796 <DW1000_readReg+0xa2>
	/* Generate header */
    if (!subindex) {
    	header[0] = DW1000_READ | cmd;						// 0x80 OR with command if no sub-index
    }
    else {
    	header[0] = DW1000_READ_SUB | cmd;					// 0x40 OR with command if sub-index is present
  403718:	f040 0040 	orr.w	r0, r0, #64	; 0x40
  40371c:	60f8      	str	r0, [r7, #12]
    	if (offset < 128) {							// Check if extended sub-index is needed
  40371e:	2a7f      	cmp	r2, #127	; 0x7f
  403720:	d803      	bhi.n	40372a <DW1000_readReg+0x36>
    		header[1] = offset;						
  403722:	613a      	str	r2, [r7, #16]
    		headerLen = 2;
  403724:	f04f 0b02 	mov.w	fp, #2
  403728:	e035      	b.n	403796 <DW1000_readReg+0xa2>
    	}
    	else {
    		int sub1 = 0x7F & offset;				// 0x7F OR with offset if extended sub-index is used 
  40372a:	f002 017f 	and.w	r1, r2, #127	; 0x7f
    		int sub2 = (0x7F80 & offset) >> 7;		// Remaining offset shifted right 7 bits
    		header[1] = 0x80 | sub1;
  40372e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  403732:	6139      	str	r1, [r7, #16]
    		header[1] = offset;						
    		headerLen = 2;
    	}
    	else {
    		int sub1 = 0x7F & offset;				// 0x7F OR with offset if extended sub-index is used 
    		int sub2 = (0x7F80 & offset) >> 7;		// Remaining offset shifted right 7 bits
  403734:	f3c2 12c7 	ubfx	r2, r2, #7, #8
  403738:	617a      	str	r2, [r7, #20]
    		header[1] = 0x80 | sub1;
    		header[2] = sub2;
    		headerLen = 3;
  40373a:	f04f 0b03 	mov.w	fp, #3
  40373e:	e02a      	b.n	403796 <DW1000_readReg+0xa2>
    	}
    }
	for(int i = 0;i<headerLen;i++) qspi_write(QSPI,header+i,1);
  403740:	481b      	ldr	r0, [pc, #108]	; (4037b0 <DW1000_readReg+0xbc>)
  403742:	4649      	mov	r1, r9
  403744:	2201      	movs	r2, #1
  403746:	47b0      	blx	r6
  403748:	f108 0801 	add.w	r8, r8, #1
  40374c:	f109 0904 	add.w	r9, r9, #4
  403750:	45c3      	cmp	fp, r8
  403752:	dcf5      	bgt.n	403740 <DW1000_readReg+0x4c>
	qspi_read(QSPI,data,n);
  403754:	4816      	ldr	r0, [pc, #88]	; (4037b0 <DW1000_readReg+0xbc>)
  403756:	687e      	ldr	r6, [r7, #4]
  403758:	4631      	mov	r1, r6
  40375a:	4652      	mov	r2, sl
  40375c:	4b15      	ldr	r3, [pc, #84]	; (4037b4 <DW1000_readReg+0xc0>)
  40375e:	4798      	blx	r3
				//qspi_write(QSPI,Qbuf+1,1);
				//qspi_read(QSPI,Qbuf,4);
				//sprintf(buf,"recived Test: 0x%02x%02x%02x%02x\n",Qbuf[3],Qbuf[2],Qbuf[1],Qbuf[0]);
				//sendDebugString(buf);
	
	for (i = n-1; i >= 0; i--) {
  403760:	f1ba 0f01 	cmp.w	sl, #1
  403764:	d40f      	bmi.n	403786 <DW1000_readReg+0x92>
  403766:	4631      	mov	r1, r6
  403768:	4456      	add	r6, sl
  40376a:	2200      	movs	r2, #0
  40376c:	2300      	movs	r3, #0
		result = (result << 8) | data[i];
  40376e:	021d      	lsls	r5, r3, #8
  403770:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
  403774:	0214      	lsls	r4, r2, #8
  403776:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
  40377a:	2300      	movs	r3, #0
  40377c:	4322      	orrs	r2, r4
  40377e:	432b      	orrs	r3, r5
				//qspi_write(QSPI,Qbuf+1,1);
				//qspi_read(QSPI,Qbuf,4);
				//sprintf(buf,"recived Test: 0x%02x%02x%02x%02x\n",Qbuf[3],Qbuf[2],Qbuf[1],Qbuf[0]);
				//sendDebugString(buf);
	
	for (i = n-1; i >= 0; i--) {
  403780:	428e      	cmp	r6, r1
  403782:	d1f4      	bne.n	40376e <DW1000_readReg+0x7a>
  403784:	e001      	b.n	40378a <DW1000_readReg+0x96>

uint64_t DW1000_readReg(uint8_t cmd, int subindex, uint16_t offset, int n) {
	int header [3];
	int headerLen = 1;
	uint8_t data[n];
	uint64_t result = 0;
  403786:	2200      	movs	r2, #0
  403788:	2300      	movs	r3, #0
	
	for (i = n-1; i >= 0; i--) {
		result = (result << 8) | data[i];
	}

	return result;
  40378a:	4610      	mov	r0, r2
  40378c:	4619      	mov	r1, r3
  40378e:	e00a      	b.n	4037a6 <DW1000_readReg+0xb2>
	uint64_t result = 0;
	int i;

	/* Filter results more than 4 octets */
	if (n > 8) {
		return 0;									// TODO: return error
  403790:	2000      	movs	r0, #0
  403792:	4601      	mov	r1, r0
  403794:	e007      	b.n	4037a6 <DW1000_readReg+0xb2>
  403796:	607e      	str	r6, [r7, #4]
  403798:	469a      	mov	sl, r3
  40379a:	f107 090c 	add.w	r9, r7, #12
}

/****************************************************************************/
/* HELPER FUNCTIONS */

uint64_t DW1000_readReg(uint8_t cmd, int subindex, uint16_t offset, int n) {
  40379e:	f04f 0800 	mov.w	r8, #0
    		header[1] = 0x80 | sub1;
    		header[2] = sub2;
    		headerLen = 3;
    	}
    }
	for(int i = 0;i<headerLen;i++) qspi_write(QSPI,header+i,1);
  4037a2:	4e05      	ldr	r6, [pc, #20]	; (4037b8 <DW1000_readReg+0xc4>)
  4037a4:	e7cc      	b.n	403740 <DW1000_readReg+0x4c>
	for (i = n-1; i >= 0; i--) {
		result = (result << 8) | data[i];
	}

	return result;
}
  4037a6:	371c      	adds	r7, #28
  4037a8:	46bd      	mov	sp, r7
  4037aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037ae:	bf00      	nop
  4037b0:	4007c000 	.word	0x4007c000
  4037b4:	00400795 	.word	0x00400795
  4037b8:	00400885 	.word	0x00400885

004037bc <DW1000_readDeviceIdentifier>:
	 DW1000_writeReg(OTP_IF_ID, DW1000_SUB, OTP_CTRL, 0x8000, OTP_IF_LEN);
	 delay_ms(150);
	 DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_CTRL1_OFFSET, (temp | PMSC_CTRL1_LDERUNE), PMSC_CTRL1_LEN);
}

uint64_t DW1000_readDeviceIdentifier() {
  4037bc:	b510      	push	{r4, lr}
	uint64_t result = DW1000_readReg(DEV_ID_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, DEV_ID_LEN);
  4037be:	2000      	movs	r0, #0
  4037c0:	4601      	mov	r1, r0
  4037c2:	4602      	mov	r2, r0
  4037c4:	2304      	movs	r3, #4
  4037c6:	4c01      	ldr	r4, [pc, #4]	; (4037cc <DW1000_readDeviceIdentifier+0x10>)
  4037c8:	47a0      	blx	r4
	return result;
}
  4037ca:	bd10      	pop	{r4, pc}
  4037cc:	004036f5 	.word	0x004036f5

004037d0 <DW1000_readSystemStatus>:
uint64_t DW1000_readSystemConfiguration() {
	DW1000__syscfg = DW1000_readReg(SYS_CFG_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, SYS_CFG_LEN);
	return DW1000__syscfg;
}

uint64_t DW1000_readSystemStatus() {
  4037d0:	b510      	push	{r4, lr}
	DW1000__sysstat = DW1000_readReg(SYS_STATUS_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, SYS_STATUS_LEN);
  4037d2:	200f      	movs	r0, #15
  4037d4:	2100      	movs	r1, #0
  4037d6:	460a      	mov	r2, r1
  4037d8:	2305      	movs	r3, #5
  4037da:	4c03      	ldr	r4, [pc, #12]	; (4037e8 <DW1000_readSystemStatus+0x18>)
  4037dc:	47a0      	blx	r4
  4037de:	4b03      	ldr	r3, [pc, #12]	; (4037ec <DW1000_readSystemStatus+0x1c>)
  4037e0:	6018      	str	r0, [r3, #0]
	return DW1000__sysstat;
}
  4037e2:	17c1      	asrs	r1, r0, #31
  4037e4:	bd10      	pop	{r4, pc}
  4037e6:	bf00      	nop
  4037e8:	004036f5 	.word	0x004036f5
  4037ec:	2040c540 	.word	0x2040c540

004037f0 <DW1000_writeReg>:
	}

	return result;
}

void DW1000_writeReg(uint8_t cmd, int subindex, uint16_t offset, uint64_t buffer, int n) {
  4037f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4037f4:	b087      	sub	sp, #28
  4037f6:	af00      	add	r7, sp, #0
  4037f8:	60f8      	str	r0, [r7, #12]
  4037fa:	60b9      	str	r1, [r7, #8]
  4037fc:	4615      	mov	r5, r2
  4037fe:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
  403802:	6cbc      	ldr	r4, [r7, #72]	; 0x48
	uint8_t header[3];									// SPI transaction header
	int headerLen = 1;								// SPI transaction header length
	int i;											// Counter

	/* Split data buffer */
	uint8_t data[n];									// Array
  403804:	1de3      	adds	r3, r4, #7
  403806:	f023 0307 	bic.w	r3, r3, #7
  40380a:	ebad 0d03 	sub.w	sp, sp, r3
  40380e:	f8c7 d004 	str.w	sp, [r7, #4]
    uint64_t mask = 0xFF;							// Mask for bitwise operation (eg: first iter.- 0000 0000 0000 00FF)
    for (i = 0; i < n; i++) {
  403812:	2c00      	cmp	r4, #0
  403814:	dd25      	ble.n	403862 <DW1000_writeReg+0x72>
  403816:	eb0d 0b04 	add.w	fp, sp, r4
  40381a:	2600      	movs	r6, #0
  40381c:	22ff      	movs	r2, #255	; 0xff
  40381e:	2300      	movs	r3, #0
  403820:	46ee      	mov	lr, sp
  403822:	46dc      	mov	ip, fp
  403824:	46c2      	mov	sl, r8
  403826:	46cb      	mov	fp, r9
        data[i] = (buffer & mask) >> (i * 8);
  403828:	ea02 080a 	and.w	r8, r2, sl
  40382c:	ea03 090b 	and.w	r9, r3, fp
  403830:	f1c6 0020 	rsb	r0, r6, #32
  403834:	f1a6 0120 	sub.w	r1, r6, #32
  403838:	fa28 f806 	lsr.w	r8, r8, r6
  40383c:	fa09 f000 	lsl.w	r0, r9, r0
  403840:	ea48 0800 	orr.w	r8, r8, r0
  403844:	fa29 f101 	lsr.w	r1, r9, r1
  403848:	ea48 0801 	orr.w	r8, r8, r1
  40384c:	f80e 8b01 	strb.w	r8, [lr], #1
        mask = mask << 8;
  403850:	0219      	lsls	r1, r3, #8
  403852:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
  403856:	0210      	lsls	r0, r2, #8
  403858:	4602      	mov	r2, r0
  40385a:	460b      	mov	r3, r1
  40385c:	3608      	adds	r6, #8
	int i;											// Counter

	/* Split data buffer */
	uint8_t data[n];									// Array
    uint64_t mask = 0xFF;							// Mask for bitwise operation (eg: first iter.- 0000 0000 0000 00FF)
    for (i = 0; i < n; i++) {
  40385e:	45e6      	cmp	lr, ip
  403860:	d1e2      	bne.n	403828 <DW1000_writeReg+0x38>
        data[i] = (buffer & mask) >> (i * 8);
        mask = mask << 8;
    }

    /* Generate header */
    if (!subindex) {
  403862:	68bb      	ldr	r3, [r7, #8]
  403864:	b92b      	cbnz	r3, 403872 <DW1000_writeReg+0x82>
    	header[0] = DW1000_WRITE | cmd;					// 0x80 OR with command if no sub-index
  403866:	68fb      	ldr	r3, [r7, #12]
  403868:	f063 007f 	orn	r0, r3, #127	; 0x7f
  40386c:	7538      	strb	r0, [r7, #20]
	return result;
}

void DW1000_writeReg(uint8_t cmd, int subindex, uint16_t offset, uint64_t buffer, int n) {
	uint8_t header[3];									// SPI transaction header
	int headerLen = 1;								// SPI transaction header length
  40386e:	2201      	movs	r2, #1
  403870:	e00f      	b.n	403892 <DW1000_writeReg+0xa2>
    /* Generate header */
    if (!subindex) {
    	header[0] = DW1000_WRITE | cmd;					// 0x80 OR with command if no sub-index
    }
    else {
    	header[0] = DW1000_WRITE_SUB | cmd;				// 0xC0 OR with command if sub-index is present
  403872:	68fb      	ldr	r3, [r7, #12]
  403874:	f063 003f 	orn	r0, r3, #63	; 0x3f
  403878:	7538      	strb	r0, [r7, #20]
    	if (offset < 128) {							// Check if extended sub-index is needed
  40387a:	2d7f      	cmp	r5, #127	; 0x7f
  40387c:	d802      	bhi.n	403884 <DW1000_writeReg+0x94>
    		header[1] = offset;						
  40387e:	757d      	strb	r5, [r7, #21]
    		headerLen = 2;
  403880:	2202      	movs	r2, #2
  403882:	e006      	b.n	403892 <DW1000_writeReg+0xa2>
    	}
    	else {
    		int sub1 = 0x7F & offset;				// 0x7F OR with offset if extended sub-index is used 
    		int sub2 = (0x7F80 & offset) >> 7;		// Remaining offset shifted right 7 bits
    		header[1] = 0x80 | sub1;
  403884:	f065 037f 	orn	r3, r5, #127	; 0x7f
  403888:	757b      	strb	r3, [r7, #21]
    		header[1] = offset;						
    		headerLen = 2;
    	}
    	else {
    		int sub1 = 0x7F & offset;				// 0x7F OR with offset if extended sub-index is used 
    		int sub2 = (0x7F80 & offset) >> 7;		// Remaining offset shifted right 7 bits
  40388a:	f3c5 12c7 	ubfx	r2, r5, #7, #8
    		header[1] = 0x80 | sub1;
    		header[2] = sub2;
  40388e:	75ba      	strb	r2, [r7, #22]
    		headerLen = 3;
  403890:	2203      	movs	r2, #3
    	}
    }
	while(!(QSPI->QSPI_SR & QSPI_SR_TXEMPTY));
  403892:	4916      	ldr	r1, [pc, #88]	; (4038ec <DW1000_writeReg+0xfc>)
  403894:	690b      	ldr	r3, [r1, #16]
  403896:	f013 0f04 	tst.w	r3, #4
  40389a:	d0fb      	beq.n	403894 <DW1000_writeReg+0xa4>
	for(int i = 0;i<headerLen;i++){
  40389c:	b17a      	cbz	r2, 4038be <DW1000_writeReg+0xce>
  40389e:	f107 0614 	add.w	r6, r7, #20
  4038a2:	eb06 0802 	add.w	r8, r6, r2
		 qspi_write(QSPI,header+i,1);
  4038a6:	f8df b044 	ldr.w	fp, [pc, #68]	; 4038ec <DW1000_writeReg+0xfc>
  4038aa:	f04f 0a01 	mov.w	sl, #1
  4038ae:	4d10      	ldr	r5, [pc, #64]	; (4038f0 <DW1000_writeReg+0x100>)
  4038b0:	4658      	mov	r0, fp
  4038b2:	4631      	mov	r1, r6
  4038b4:	4652      	mov	r2, sl
  4038b6:	47a8      	blx	r5
  4038b8:	3601      	adds	r6, #1
    		header[2] = sub2;
    		headerLen = 3;
    	}
    }
	while(!(QSPI->QSPI_SR & QSPI_SR_TXEMPTY));
	for(int i = 0;i<headerLen;i++){
  4038ba:	4546      	cmp	r6, r8
  4038bc:	d1f8      	bne.n	4038b0 <DW1000_writeReg+0xc0>
		 qspi_write(QSPI,header+i,1);
	}
	
	for(int i = 0;i<n;i++)
  4038be:	2c00      	cmp	r4, #0
  4038c0:	dd0f      	ble.n	4038e2 <DW1000_writeReg+0xf2>
  4038c2:	687b      	ldr	r3, [r7, #4]
  4038c4:	461e      	mov	r6, r3
  4038c6:	4423      	add	r3, r4
  4038c8:	461c      	mov	r4, r3
	{
		 qspi_write(QSPI,data+i,1);
  4038ca:	f8df 9020 	ldr.w	r9, [pc, #32]	; 4038ec <DW1000_writeReg+0xfc>
  4038ce:	f04f 0801 	mov.w	r8, #1
  4038d2:	4d07      	ldr	r5, [pc, #28]	; (4038f0 <DW1000_writeReg+0x100>)
  4038d4:	4648      	mov	r0, r9
  4038d6:	4631      	mov	r1, r6
  4038d8:	4642      	mov	r2, r8
  4038da:	47a8      	blx	r5
  4038dc:	3601      	adds	r6, #1
	while(!(QSPI->QSPI_SR & QSPI_SR_TXEMPTY));
	for(int i = 0;i<headerLen;i++){
		 qspi_write(QSPI,header+i,1);
	}
	
	for(int i = 0;i<n;i++)
  4038de:	42a6      	cmp	r6, r4
  4038e0:	d1f8      	bne.n	4038d4 <DW1000_writeReg+0xe4>
    //}
    //for (i = 0; i < n; i++) {
    	//SPI.transfer(data[i]);
    //}
    //digitalWrite(_ss, HIGH);
}
  4038e2:	371c      	adds	r7, #28
  4038e4:	46bd      	mov	sp, r7
  4038e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038ea:	bf00      	nop
  4038ec:	4007c000 	.word	0x4007c000
  4038f0:	00400885 	.word	0x00400885

004038f4 <DW1000_toggleGPIO_MODE>:

void DW1000_setSystemConfig(uint64_t buffer) {
	 DW1000_writeReg(SYS_CFG_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, buffer, SYS_CFG_LEN);
}

void DW1000_toggleGPIO_MODE() {
  4038f4:	b530      	push	{r4, r5, lr}
  4038f6:	b085      	sub	sp, #20
	 DW1000_writeReg(GPIO_CTRL_ID, DW1000_SUB, GPIO_MODE_OFFSET,0x001540, GPIO_MODE_LEN);
  4038f8:	f44f 52aa 	mov.w	r2, #5440	; 0x1540
  4038fc:	2300      	movs	r3, #0
  4038fe:	e9cd 2300 	strd	r2, r3, [sp]
  403902:	2504      	movs	r5, #4
  403904:	9502      	str	r5, [sp, #8]
  403906:	2026      	movs	r0, #38	; 0x26
  403908:	2101      	movs	r1, #1
  40390a:	2200      	movs	r2, #0
  40390c:	4c06      	ldr	r4, [pc, #24]	; (403928 <DW1000_toggleGPIO_MODE+0x34>)
  40390e:	47a0      	blx	r4
	 DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_LEDC_OFFSET, 0x00000120, PMSC_LEDC_LEN);
  403910:	f44f 7290 	mov.w	r2, #288	; 0x120
  403914:	2300      	movs	r3, #0
  403916:	e9cd 2300 	strd	r2, r3, [sp]
  40391a:	9502      	str	r5, [sp, #8]
  40391c:	2036      	movs	r0, #54	; 0x36
  40391e:	2101      	movs	r1, #1
  403920:	2228      	movs	r2, #40	; 0x28
  403922:	47a0      	blx	r4
}
  403924:	b005      	add	sp, #20
  403926:	bd30      	pop	{r4, r5, pc}
  403928:	004037f1 	.word	0x004037f1

0040392c <DW1000_setTxFrameControl>:
 
void DW1000_setTxFrameControl(long buffer) {
  40392c:	b500      	push	{lr}
  40392e:	b085      	sub	sp, #20
	 DW1000_writeReg(TX_FCTRL_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, buffer, TX_FCTRL_LEN);
  403930:	17c1      	asrs	r1, r0, #31
  403932:	e9cd 0100 	strd	r0, r1, [sp]
  403936:	2305      	movs	r3, #5
  403938:	9302      	str	r3, [sp, #8]
  40393a:	2008      	movs	r0, #8
  40393c:	2100      	movs	r1, #0
  40393e:	460a      	mov	r2, r1
  403940:	4b02      	ldr	r3, [pc, #8]	; (40394c <DW1000_setTxFrameControl+0x20>)
  403942:	4798      	blx	r3
}
  403944:	b005      	add	sp, #20
  403946:	f85d fb04 	ldr.w	pc, [sp], #4
  40394a:	bf00      	nop
  40394c:	004037f1 	.word	0x004037f1

00403950 <DW1000_writeTxBuffer>:

void DW1000_writeTxBuffer(uint16_t offset, uint64_t buffer, int n) {
  403950:	b510      	push	{r4, lr}
  403952:	b084      	sub	sp, #16
  403954:	4604      	mov	r4, r0
	 DW1000_writeReg(TX_BUFFER_ID, DW1000_SUB, offset, buffer, n);
  403956:	e9cd 2300 	strd	r2, r3, [sp]
  40395a:	9b06      	ldr	r3, [sp, #24]
  40395c:	9302      	str	r3, [sp, #8]
  40395e:	2009      	movs	r0, #9
  403960:	2101      	movs	r1, #1
  403962:	4622      	mov	r2, r4
  403964:	4b01      	ldr	r3, [pc, #4]	; (40396c <DW1000_writeTxBuffer+0x1c>)
  403966:	4798      	blx	r3
}
  403968:	b004      	add	sp, #16
  40396a:	bd10      	pop	{r4, pc}
  40396c:	004037f1 	.word	0x004037f1

00403970 <DW1000_startTx>:
uint64_t DW1000_readRxBuffer(uint16_t offset, int n) {
	uint64_t rxBuffer = DW1000_readReg(RX_BUFFER_ID, DW1000_NO_SUB, offset, n);
	return rxBuffer;
}

void DW1000_startTx() {
  403970:	b500      	push	{lr}
  403972:	b085      	sub	sp, #20
	 DW1000_writeReg(SYS_CTRL_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, SYS_CTRL_TXSTRT, SYS_CTRL_LEN);
  403974:	2202      	movs	r2, #2
  403976:	2300      	movs	r3, #0
  403978:	e9cd 2300 	strd	r2, r3, [sp]
  40397c:	2304      	movs	r3, #4
  40397e:	9302      	str	r3, [sp, #8]
  403980:	200d      	movs	r0, #13
  403982:	2100      	movs	r1, #0
  403984:	460a      	mov	r2, r1
  403986:	4b02      	ldr	r3, [pc, #8]	; (403990 <DW1000_startTx+0x20>)
  403988:	4798      	blx	r3
}
  40398a:	b005      	add	sp, #20
  40398c:	f85d fb04 	ldr.w	pc, [sp], #4
  403990:	004037f1 	.word	0x004037f1

00403994 <SdramCheck>:
 * \param p_isi  Pointer to a ISI instance.
 * \param  flag of interrupt to disable
 */
static inline void isi_disable_interrupt(Isi *p_isi, uint32_t flag)
{
	p_isi->ISI_IDR = flag;
  403994:	4b1c      	ldr	r3, [pc, #112]	; (403a08 <SdramCheck+0x74>)
  403996:	f44f 3240 	mov.w	r2, #196608	; 0x30000
  40399a:	631a      	str	r2, [r3, #48]	; 0x30
 * \param p_isi  Pointer to a ISI instance.
 * \param  channel to be disabled
 */
static inline void isi_dma_channel_disable(Isi *p_isi, uint32_t channel)
{
	p_isi->ISI_DMA_CHDR |= channel;
  40399c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  40399e:	f042 0201 	orr.w	r2, r2, #1
  4039a2:	63da      	str	r2, [r3, #60]	; 0x3c
  4039a4:	4a19      	ldr	r2, [pc, #100]	; (403a0c <SdramCheck+0x78>)
#define REG_BD60ST		0xa3	/* Banding filter value for 60Hz */

void SdramCheck() {
	isi_disable_interrupt(ISI,1<<16|1<<17);
	isi_dma_channel_disable(ISI,1);
	int T=0;
  4039a6:	2300      	movs	r3, #0
	int cleanTest = 1;
	char buf[20];
	for(int i = 0;i<BOARD_SDRAM_ADDR_NUM;i++) {
		((uint16_t*)BOARD_SDRAM_ADDR)[i] = T;
  4039a8:	f822 3f02 	strh.w	r3, [r2, #2]!
		T++;
  4039ac:	3301      	adds	r3, #1
	isi_disable_interrupt(ISI,1<<16|1<<17);
	isi_dma_channel_disable(ISI,1);
	int T=0;
	int cleanTest = 1;
	char buf[20];
	for(int i = 0;i<BOARD_SDRAM_ADDR_NUM;i++) {
  4039ae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  4039b2:	d1f9      	bne.n	4039a8 <SdramCheck+0x14>
#define REG_DBLC_GR		0xa0	/* Digital BLC GR chan offset */
#define REG_AECHM		0xa1	/* Exposure value - bits AEC[15:10] */
#define REG_BD50ST		0xa2	/* Banding filter value for 50Hz */
#define REG_BD60ST		0xa3	/* Banding filter value for 60Hz */

void SdramCheck() {
  4039b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4039b8:	b088      	sub	sp, #32
  4039ba:	4d14      	ldr	r5, [pc, #80]	; (403a0c <SdramCheck+0x78>)
  4039bc:	2101      	movs	r1, #1
  4039be:	2400      	movs	r4, #0
	}
	
	T=0;
	for(int i = 0;i<BOARD_SDRAM_ADDR_NUM;i++) {
		if(((uint16_t*)BOARD_SDRAM_ADDR)[i] != (T&0xFFFF)){
			sprintf(buf,"MEM ERROR AT 0x%x : EXP:0x%x , RCV: 0x%x \n",i,(T&0xFFFF),((uint16_t*)BOARD_SDRAM_ADDR)[i]);
  4039c0:	f8df 8058 	ldr.w	r8, [pc, #88]	; 403a1c <SdramCheck+0x88>
  4039c4:	4f12      	ldr	r7, [pc, #72]	; (403a10 <SdramCheck+0x7c>)
			sendDebugString(buf);
  4039c6:	4e13      	ldr	r6, [pc, #76]	; (403a14 <SdramCheck+0x80>)
		T++;
	}
	
	T=0;
	for(int i = 0;i<BOARD_SDRAM_ADDR_NUM;i++) {
		if(((uint16_t*)BOARD_SDRAM_ADDR)[i] != (T&0xFFFF)){
  4039c8:	f835 2f02 	ldrh.w	r2, [r5, #2]!
  4039cc:	b2a3      	uxth	r3, r4
  4039ce:	429a      	cmp	r2, r3
  4039d0:	d007      	beq.n	4039e2 <SdramCheck+0x4e>
			sprintf(buf,"MEM ERROR AT 0x%x : EXP:0x%x , RCV: 0x%x \n",i,(T&0xFFFF),((uint16_t*)BOARD_SDRAM_ADDR)[i]);
  4039d2:	9200      	str	r2, [sp, #0]
  4039d4:	a803      	add	r0, sp, #12
  4039d6:	4641      	mov	r1, r8
  4039d8:	4622      	mov	r2, r4
  4039da:	47b8      	blx	r7
			sendDebugString(buf);
  4039dc:	a803      	add	r0, sp, #12
  4039de:	47b0      	blx	r6
			cleanTest = 0;
  4039e0:	2100      	movs	r1, #0
		}
		T++;
  4039e2:	3401      	adds	r4, #1
		((uint16_t*)BOARD_SDRAM_ADDR)[i] = T;
		T++;
	}
	
	T=0;
	for(int i = 0;i<BOARD_SDRAM_ADDR_NUM;i++) {
  4039e4:	f1b4 7f80 	cmp.w	r4, #16777216	; 0x1000000
  4039e8:	d1ee      	bne.n	4039c8 <SdramCheck+0x34>
			sendDebugString(buf);
			cleanTest = 0;
		}
		T++;
	}
	if(cleanTest) sendDebugString("SDRAM FULL CHECK COMPLETE");
  4039ea:	b111      	cbz	r1, 4039f2 <SdramCheck+0x5e>
  4039ec:	480a      	ldr	r0, [pc, #40]	; (403a18 <SdramCheck+0x84>)
  4039ee:	4b09      	ldr	r3, [pc, #36]	; (403a14 <SdramCheck+0x80>)
  4039f0:	4798      	blx	r3
 * \param p_isi  Pointer to a ISI instance.
 * \param  flag of interrupt to enable
 */
static inline void isi_enable_interrupt(Isi *p_isi, uint32_t flag)
{
	p_isi->ISI_IER = flag;
  4039f2:	4b05      	ldr	r3, [pc, #20]	; (403a08 <SdramCheck+0x74>)
  4039f4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
  4039f8:	62da      	str	r2, [r3, #44]	; 0x2c
 * \param p_isi  Pointer to a ISI instance.
 * \param  channel to be enabled
 */
static inline void isi_dma_channel_enable(Isi *p_isi, uint32_t channel)
{
	p_isi->ISI_DMA_CHER |= channel;
  4039fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4039fc:	f042 0201 	orr.w	r2, r2, #1
  403a00:	639a      	str	r2, [r3, #56]	; 0x38
	isi_enable_interrupt(ISI,1<<16|1<<17);
	isi_dma_channel_enable(ISI,1);
}
  403a02:	b008      	add	sp, #32
  403a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403a08:	4004c000 	.word	0x4004c000
  403a0c:	6ffffffe 	.word	0x6ffffffe
  403a10:	00409501 	.word	0x00409501
  403a14:	0040019d 	.word	0x0040019d
  403a18:	0040f3b8 	.word	0x0040f3b8
  403a1c:	0040f38c 	.word	0x0040f38c

00403a20 <i2cWriteReg>:

void i2cWriteReg(uint8_t chipin,uint8_t reg,uint8_t val) {
  403a20:	b500      	push	{lr}
  403a22:	b089      	sub	sp, #36	; 0x24
  403a24:	f88d 2007 	strb.w	r2, [sp, #7]
	int writeVal = val;
	twihs_packet_t ledApacket = {
  403a28:	2300      	movs	r3, #0
  403a2a:	9303      	str	r3, [sp, #12]
  403a2c:	9307      	str	r3, [sp, #28]
  403a2e:	f88d 100c 	strb.w	r1, [sp, #12]
  403a32:	2301      	movs	r3, #1
  403a34:	9304      	str	r3, [sp, #16]
  403a36:	f10d 0207 	add.w	r2, sp, #7
  403a3a:	9205      	str	r2, [sp, #20]
  403a3c:	9306      	str	r3, [sp, #24]
  403a3e:	f88d 001c 	strb.w	r0, [sp, #28]
		.addr_length = 1,
		.chip = (chipin),
		.buffer = &val,
	.length = 1 };
	
	if(twihs_master_write(TWIHS0,&ledApacket) != TWIHS_SUCCESS) {
  403a42:	4805      	ldr	r0, [pc, #20]	; (403a58 <i2cWriteReg+0x38>)
  403a44:	a903      	add	r1, sp, #12
  403a46:	4b05      	ldr	r3, [pc, #20]	; (403a5c <i2cWriteReg+0x3c>)
  403a48:	4798      	blx	r3
  403a4a:	b110      	cbz	r0, 403a52 <i2cWriteReg+0x32>
		sendDebugString("I2C ERR!\n");
  403a4c:	4804      	ldr	r0, [pc, #16]	; (403a60 <i2cWriteReg+0x40>)
  403a4e:	4b05      	ldr	r3, [pc, #20]	; (403a64 <i2cWriteReg+0x44>)
  403a50:	4798      	blx	r3
	}
}
  403a52:	b009      	add	sp, #36	; 0x24
  403a54:	f85d fb04 	ldr.w	pc, [sp], #4
  403a58:	40018000 	.word	0x40018000
  403a5c:	00402c1d 	.word	0x00402c1d
  403a60:	0040f3d4 	.word	0x0040f3d4
  403a64:	0040019d 	.word	0x0040019d

00403a68 <i2cReadReg>:

int i2cReadReg(uint8_t chipin,uint8_t reg) {
  403a68:	b500      	push	{lr}
  403a6a:	b087      	sub	sp, #28
	int retVal = 0;
  403a6c:	2300      	movs	r3, #0
  403a6e:	9305      	str	r3, [sp, #20]
	twihs_packet_t ledApacket = {
  403a70:	9300      	str	r3, [sp, #0]
  403a72:	9304      	str	r3, [sp, #16]
  403a74:	f88d 1000 	strb.w	r1, [sp]
  403a78:	2301      	movs	r3, #1
  403a7a:	9301      	str	r3, [sp, #4]
  403a7c:	aa05      	add	r2, sp, #20
  403a7e:	9202      	str	r2, [sp, #8]
  403a80:	9303      	str	r3, [sp, #12]
  403a82:	f88d 0010 	strb.w	r0, [sp, #16]
		.addr[0] = reg,
		.addr_length = 1,
		.chip = (chipin),
		.buffer = &retVal,
	.length = 1 };
	twihs_master_read(TWIHS0,&ledApacket);
  403a86:	4804      	ldr	r0, [pc, #16]	; (403a98 <i2cReadReg+0x30>)
  403a88:	4669      	mov	r1, sp
  403a8a:	4b04      	ldr	r3, [pc, #16]	; (403a9c <i2cReadReg+0x34>)
  403a8c:	4798      	blx	r3
	return retVal;
}
  403a8e:	9805      	ldr	r0, [sp, #20]
  403a90:	b007      	add	sp, #28
  403a92:	f85d fb04 	ldr.w	pc, [sp], #4
  403a96:	bf00      	nop
  403a98:	40018000 	.word	0x40018000
  403a9c:	00402ac1 	.word	0x00402ac1

00403aa0 <ServoDriverInit>:

void ServoDriverInit(int ServoAddr) {
  403aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403aa4:	b086      	sub	sp, #24
	char buf[20];
	sprintf(buf,"%x, ",i2cReadReg(ServoAddr,0x00));
  403aa6:	b2c4      	uxtb	r4, r0
  403aa8:	4620      	mov	r0, r4
  403aaa:	2100      	movs	r1, #0
  403aac:	4f2a      	ldr	r7, [pc, #168]	; (403b58 <ServoDriverInit+0xb8>)
  403aae:	47b8      	blx	r7
  403ab0:	4602      	mov	r2, r0
  403ab2:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 403b70 <ServoDriverInit+0xd0>
  403ab6:	a801      	add	r0, sp, #4
  403ab8:	4641      	mov	r1, r8
  403aba:	4d28      	ldr	r5, [pc, #160]	; (403b5c <ServoDriverInit+0xbc>)
  403abc:	47a8      	blx	r5
	sendDebugString(buf);
  403abe:	a801      	add	r0, sp, #4
  403ac0:	4e27      	ldr	r6, [pc, #156]	; (403b60 <ServoDriverInit+0xc0>)
  403ac2:	47b0      	blx	r6
	sprintf(buf,"%x, ",i2cReadReg(ServoAddr,0x01));
  403ac4:	4620      	mov	r0, r4
  403ac6:	2101      	movs	r1, #1
  403ac8:	47b8      	blx	r7
  403aca:	4602      	mov	r2, r0
  403acc:	a801      	add	r0, sp, #4
  403ace:	4641      	mov	r1, r8
  403ad0:	47a8      	blx	r5
	sendDebugString(buf);
  403ad2:	a801      	add	r0, sp, #4
  403ad4:	47b0      	blx	r6
	sprintf(buf,"%x, ",i2cReadReg(ServoAddr,0x1E));
  403ad6:	4620      	mov	r0, r4
  403ad8:	211e      	movs	r1, #30
  403ada:	47b8      	blx	r7
  403adc:	4602      	mov	r2, r0
  403ade:	a801      	add	r0, sp, #4
  403ae0:	4641      	mov	r1, r8
  403ae2:	47a8      	blx	r5
	sendDebugString(buf);
  403ae4:	a801      	add	r0, sp, #4
  403ae6:	47b0      	blx	r6
	sprintf(buf,"%x, ",i2cReadReg(ServoAddr,0xFE));
  403ae8:	4620      	mov	r0, r4
  403aea:	21fe      	movs	r1, #254	; 0xfe
  403aec:	47b8      	blx	r7
  403aee:	4602      	mov	r2, r0
  403af0:	a801      	add	r0, sp, #4
  403af2:	4641      	mov	r1, r8
  403af4:	47a8      	blx	r5
	sendDebugString(buf);
  403af6:	a801      	add	r0, sp, #4
  403af8:	47b0      	blx	r6
	
	delay_ms(1);
  403afa:	f24c 508e 	movw	r0, #50574	; 0xc58e
  403afe:	4f19      	ldr	r7, [pc, #100]	; (403b64 <ServoDriverInit+0xc4>)
  403b00:	47b8      	blx	r7
	i2cWriteReg(ServoAddr,0x00,0x01<<4);
  403b02:	4620      	mov	r0, r4
  403b04:	2100      	movs	r1, #0
  403b06:	2210      	movs	r2, #16
  403b08:	4d17      	ldr	r5, [pc, #92]	; (403b68 <ServoDriverInit+0xc8>)
  403b0a:	47a8      	blx	r5
	delay_ms(2);
  403b0c:	f8df 8064 	ldr.w	r8, [pc, #100]	; 403b74 <ServoDriverInit+0xd4>
  403b10:	4640      	mov	r0, r8
  403b12:	47b8      	blx	r7
	i2cWriteReg(ServoAddr,0xFE,0x80);
  403b14:	4620      	mov	r0, r4
  403b16:	21fe      	movs	r1, #254	; 0xfe
  403b18:	2280      	movs	r2, #128	; 0x80
  403b1a:	47a8      	blx	r5
	delay_ms(2);
  403b1c:	4640      	mov	r0, r8
  403b1e:	47b8      	blx	r7
	i2cWriteReg(ServoAddr,0x00,0x00);
  403b20:	4620      	mov	r0, r4
  403b22:	2100      	movs	r1, #0
  403b24:	460a      	mov	r2, r1
  403b26:	47a8      	blx	r5
	
	i2cWriteReg(ServoAddr,0x00,0x01<<4);
  403b28:	4620      	mov	r0, r4
  403b2a:	2100      	movs	r1, #0
  403b2c:	2210      	movs	r2, #16
  403b2e:	47a8      	blx	r5
	i2cWriteReg(ServoAddr,0x01,0x04);
  403b30:	4620      	mov	r0, r4
  403b32:	2101      	movs	r1, #1
  403b34:	2204      	movs	r2, #4
  403b36:	47a8      	blx	r5
	i2cWriteReg(ServoAddr,0x00,0x00);
  403b38:	4620      	mov	r0, r4
  403b3a:	2100      	movs	r1, #0
  403b3c:	460a      	mov	r2, r1
  403b3e:	47a8      	blx	r5
	delay_ms(2);
  403b40:	4640      	mov	r0, r8
  403b42:	47b8      	blx	r7
	i2cWriteReg(ServoAddr,0x00,0x01<<7);
  403b44:	4620      	mov	r0, r4
  403b46:	2100      	movs	r1, #0
  403b48:	2280      	movs	r2, #128	; 0x80
  403b4a:	47a8      	blx	r5
	sendDebugString("SERVO DRIVER SETUP COMPLEATE\n");
  403b4c:	4807      	ldr	r0, [pc, #28]	; (403b6c <ServoDriverInit+0xcc>)
  403b4e:	47b0      	blx	r6
}
  403b50:	b006      	add	sp, #24
  403b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403b56:	bf00      	nop
  403b58:	00403a69 	.word	0x00403a69
  403b5c:	00409501 	.word	0x00409501
  403b60:	0040019d 	.word	0x0040019d
  403b64:	20400001 	.word	0x20400001
  403b68:	00403a21 	.word	0x00403a21
  403b6c:	0040f3e8 	.word	0x0040f3e8
  403b70:	0040f3e0 	.word	0x0040f3e0
  403b74:	00018b1b 	.word	0x00018b1b

00403b78 <WriteServo>:

void WriteServo(int i2cAddr,int baseReg,float angle) 
{
  403b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403b7a:	4605      	mov	r5, r0
  403b7c:	460c      	mov	r4, r1
	 //uint16_t stop = (int)((1.00+((angle)/180.00))*(4095.00/(20.00)));
	uint16_t stop = (int)lroundf( (4095.00/(20.00)) * ((0.56) + (2.4-0.56)*(angle/180.00))  );	
  403b7e:	4610      	mov	r0, r2
  403b80:	4b1f      	ldr	r3, [pc, #124]	; (403c00 <WriteServo+0x88>)
  403b82:	4798      	blx	r3
  403b84:	2200      	movs	r2, #0
  403b86:	4b1f      	ldr	r3, [pc, #124]	; (403c04 <WriteServo+0x8c>)
  403b88:	4e1f      	ldr	r6, [pc, #124]	; (403c08 <WriteServo+0x90>)
  403b8a:	47b0      	blx	r6
  403b8c:	4e1f      	ldr	r6, [pc, #124]	; (403c0c <WriteServo+0x94>)
  403b8e:	a316      	add	r3, pc, #88	; (adr r3, 403be8 <WriteServo+0x70>)
  403b90:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b94:	47b0      	blx	r6
  403b96:	a316      	add	r3, pc, #88	; (adr r3, 403bf0 <WriteServo+0x78>)
  403b98:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b9c:	4f1c      	ldr	r7, [pc, #112]	; (403c10 <WriteServo+0x98>)
  403b9e:	47b8      	blx	r7
  403ba0:	a315      	add	r3, pc, #84	; (adr r3, 403bf8 <WriteServo+0x80>)
  403ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ba6:	47b0      	blx	r6
  403ba8:	4b1a      	ldr	r3, [pc, #104]	; (403c14 <WriteServo+0x9c>)
  403baa:	4798      	blx	r3
  403bac:	4b1a      	ldr	r3, [pc, #104]	; (403c18 <WriteServo+0xa0>)
  403bae:	4798      	blx	r3
  403bb0:	4607      	mov	r7, r0
		
	i2cWriteReg(i2cAddr,baseReg,0x01);
  403bb2:	b2ed      	uxtb	r5, r5
  403bb4:	b2e4      	uxtb	r4, r4
  403bb6:	4628      	mov	r0, r5
  403bb8:	4621      	mov	r1, r4
  403bba:	2201      	movs	r2, #1
  403bbc:	4e17      	ldr	r6, [pc, #92]	; (403c1c <WriteServo+0xa4>)
  403bbe:	47b0      	blx	r6
	i2cWriteReg(i2cAddr,baseReg+1,0x00);
  403bc0:	1c61      	adds	r1, r4, #1
  403bc2:	4628      	mov	r0, r5
  403bc4:	b2c9      	uxtb	r1, r1
  403bc6:	2200      	movs	r2, #0
  403bc8:	47b0      	blx	r6
	i2cWriteReg(i2cAddr,baseReg+2,stop);
  403bca:	1ca1      	adds	r1, r4, #2
  403bcc:	4628      	mov	r0, r5
  403bce:	b2c9      	uxtb	r1, r1
  403bd0:	b2fa      	uxtb	r2, r7
  403bd2:	47b0      	blx	r6
	i2cWriteReg(i2cAddr,baseReg+3,stop >> 8);
  403bd4:	1ce1      	adds	r1, r4, #3
  403bd6:	4628      	mov	r0, r5
  403bd8:	b2c9      	uxtb	r1, r1
  403bda:	f3c7 2207 	ubfx	r2, r7, #8, #8
  403bde:	47b0      	blx	r6
  403be0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403be2:	bf00      	nop
  403be4:	f3af 8000 	nop.w
  403be8:	d70a3d70 	.word	0xd70a3d70
  403bec:	3ffd70a3 	.word	0x3ffd70a3
  403bf0:	1eb851ec 	.word	0x1eb851ec
  403bf4:	3fe1eb85 	.word	0x3fe1eb85
  403bf8:	00000000 	.word	0x00000000
  403bfc:	40699800 	.word	0x40699800
  403c00:	00408591 	.word	0x00408591
  403c04:	40668000 	.word	0x40668000
  403c08:	0040888d 	.word	0x0040888d
  403c0c:	00408639 	.word	0x00408639
  403c10:	004082d5 	.word	0x004082d5
  403c14:	00408bbd 	.word	0x00408bbd
  403c18:	00405ec9 	.word	0x00405ec9
  403c1c:	00403a21 	.word	0x00403a21

00403c20 <SetupCameraYUVVGA_OV7670>:
	for(int i = 0;  ov_settings[i][0] != 0xff;i++ ) write_SCCB(ov_settings[i][0],ov_settings[i][1]);
	for(int i = 0; ov_format[i] != 0xff;i++ ) write_SCCB(ov_format[i],ov_vga[1]);
	
}

void SetupCameraYUVVGA_OV7670() {
  403c20:	b510      	push	{r4, lr}
		//Input clock 24Mhz,0x25fps
		 write_SCCB_76(0x12,0x80);
  403c22:	2021      	movs	r0, #33	; 0x21
  403c24:	2112      	movs	r1, #18
  403c26:	2280      	movs	r2, #128	; 0x80
  403c28:	4cca      	ldr	r4, [pc, #808]	; (403f54 <SetupCameraYUVVGA_OV7670+0x334>)
  403c2a:	47a0      	blx	r4
		 write_SCCB_76(0x11,0x00);
  403c2c:	2021      	movs	r0, #33	; 0x21
  403c2e:	2111      	movs	r1, #17
  403c30:	2200      	movs	r2, #0
  403c32:	47a0      	blx	r4
		 write_SCCB_76(0x3a,0x04);
  403c34:	2021      	movs	r0, #33	; 0x21
  403c36:	213a      	movs	r1, #58	; 0x3a
  403c38:	2204      	movs	r2, #4
  403c3a:	47a0      	blx	r4
		 write_SCCB_76(0x12,0x00);
  403c3c:	2021      	movs	r0, #33	; 0x21
  403c3e:	2112      	movs	r1, #18
  403c40:	2200      	movs	r2, #0
  403c42:	47a0      	blx	r4
		 write_SCCB_76(0x17,0x13);
  403c44:	2021      	movs	r0, #33	; 0x21
  403c46:	2117      	movs	r1, #23
  403c48:	2213      	movs	r2, #19
  403c4a:	47a0      	blx	r4
		 write_SCCB_76(0x18,0x01);
  403c4c:	2021      	movs	r0, #33	; 0x21
  403c4e:	2118      	movs	r1, #24
  403c50:	2201      	movs	r2, #1
  403c52:	47a0      	blx	r4
		 write_SCCB_76(0x32,0xb6);
  403c54:	2021      	movs	r0, #33	; 0x21
  403c56:	2132      	movs	r1, #50	; 0x32
  403c58:	22b6      	movs	r2, #182	; 0xb6
  403c5a:	47a0      	blx	r4
		 write_SCCB_76(0x19,0x02);
  403c5c:	2021      	movs	r0, #33	; 0x21
  403c5e:	2119      	movs	r1, #25
  403c60:	2202      	movs	r2, #2
  403c62:	47a0      	blx	r4
		 write_SCCB_76(0x1a,0x7a);
  403c64:	2021      	movs	r0, #33	; 0x21
  403c66:	211a      	movs	r1, #26
  403c68:	227a      	movs	r2, #122	; 0x7a
  403c6a:	47a0      	blx	r4
		 write_SCCB_76(0x03,0x0a);
  403c6c:	2021      	movs	r0, #33	; 0x21
  403c6e:	2103      	movs	r1, #3
  403c70:	220a      	movs	r2, #10
  403c72:	47a0      	blx	r4
		 write_SCCB_76(0x0c,0x00);
  403c74:	2021      	movs	r0, #33	; 0x21
  403c76:	210c      	movs	r1, #12
  403c78:	2200      	movs	r2, #0
  403c7a:	47a0      	blx	r4
		 write_SCCB_76(0x3e,0x00);
  403c7c:	2021      	movs	r0, #33	; 0x21
  403c7e:	213e      	movs	r1, #62	; 0x3e
  403c80:	2200      	movs	r2, #0
  403c82:	47a0      	blx	r4
		 write_SCCB_76(0x70,0x3a);
  403c84:	2021      	movs	r0, #33	; 0x21
  403c86:	2170      	movs	r1, #112	; 0x70
  403c88:	223a      	movs	r2, #58	; 0x3a
  403c8a:	47a0      	blx	r4
		 write_SCCB_76(0x71,0x35);
  403c8c:	2021      	movs	r0, #33	; 0x21
  403c8e:	2171      	movs	r1, #113	; 0x71
  403c90:	2235      	movs	r2, #53	; 0x35
  403c92:	47a0      	blx	r4
		 write_SCCB_76(0x72,0x11);
  403c94:	2021      	movs	r0, #33	; 0x21
  403c96:	2172      	movs	r1, #114	; 0x72
  403c98:	2211      	movs	r2, #17
  403c9a:	47a0      	blx	r4
		 write_SCCB_76(0x73,0xf0);
  403c9c:	2021      	movs	r0, #33	; 0x21
  403c9e:	2173      	movs	r1, #115	; 0x73
  403ca0:	22f0      	movs	r2, #240	; 0xf0
  403ca2:	47a0      	blx	r4
		 write_SCCB_76(0xa2,0x02);
  403ca4:	2021      	movs	r0, #33	; 0x21
  403ca6:	21a2      	movs	r1, #162	; 0xa2
  403ca8:	2202      	movs	r2, #2
  403caa:	47a0      	blx	r4
		 write_SCCB_76(0x7a,0x20);
  403cac:	2021      	movs	r0, #33	; 0x21
  403cae:	217a      	movs	r1, #122	; 0x7a
  403cb0:	2220      	movs	r2, #32
  403cb2:	47a0      	blx	r4
		 write_SCCB_76(0x7b,0x10);
  403cb4:	2021      	movs	r0, #33	; 0x21
  403cb6:	217b      	movs	r1, #123	; 0x7b
  403cb8:	2210      	movs	r2, #16
  403cba:	47a0      	blx	r4
		 write_SCCB_76(0x7c,0x1e);
  403cbc:	2021      	movs	r0, #33	; 0x21
  403cbe:	217c      	movs	r1, #124	; 0x7c
  403cc0:	221e      	movs	r2, #30
  403cc2:	47a0      	blx	r4
		 write_SCCB_76(0x7d,0x35);
  403cc4:	2021      	movs	r0, #33	; 0x21
  403cc6:	217d      	movs	r1, #125	; 0x7d
  403cc8:	2235      	movs	r2, #53	; 0x35
  403cca:	47a0      	blx	r4
		 write_SCCB_76(0x7e,0x5a);
  403ccc:	2021      	movs	r0, #33	; 0x21
  403cce:	217e      	movs	r1, #126	; 0x7e
  403cd0:	225a      	movs	r2, #90	; 0x5a
  403cd2:	47a0      	blx	r4
		 write_SCCB_76(0x7f,0x69);
  403cd4:	2021      	movs	r0, #33	; 0x21
  403cd6:	217f      	movs	r1, #127	; 0x7f
  403cd8:	2269      	movs	r2, #105	; 0x69
  403cda:	47a0      	blx	r4
		 write_SCCB_76(0x80,0x76);
  403cdc:	2021      	movs	r0, #33	; 0x21
  403cde:	2180      	movs	r1, #128	; 0x80
  403ce0:	2276      	movs	r2, #118	; 0x76
  403ce2:	47a0      	blx	r4
		 write_SCCB_76(0x81,0x80);
  403ce4:	2021      	movs	r0, #33	; 0x21
  403ce6:	2181      	movs	r1, #129	; 0x81
  403ce8:	2280      	movs	r2, #128	; 0x80
  403cea:	47a0      	blx	r4
		 write_SCCB_76(0x82,0x88);
  403cec:	2021      	movs	r0, #33	; 0x21
  403cee:	2182      	movs	r1, #130	; 0x82
  403cf0:	2288      	movs	r2, #136	; 0x88
  403cf2:	47a0      	blx	r4
		 write_SCCB_76(0x83,0x8f);
  403cf4:	2021      	movs	r0, #33	; 0x21
  403cf6:	2183      	movs	r1, #131	; 0x83
  403cf8:	228f      	movs	r2, #143	; 0x8f
  403cfa:	47a0      	blx	r4
		 write_SCCB_76(0x84,0x96);
  403cfc:	2021      	movs	r0, #33	; 0x21
  403cfe:	2184      	movs	r1, #132	; 0x84
  403d00:	2296      	movs	r2, #150	; 0x96
  403d02:	47a0      	blx	r4
		 write_SCCB_76(0x85,0xa3);
  403d04:	2021      	movs	r0, #33	; 0x21
  403d06:	2185      	movs	r1, #133	; 0x85
  403d08:	22a3      	movs	r2, #163	; 0xa3
  403d0a:	47a0      	blx	r4
		 write_SCCB_76(0x86,0xaf);
  403d0c:	2021      	movs	r0, #33	; 0x21
  403d0e:	2186      	movs	r1, #134	; 0x86
  403d10:	22af      	movs	r2, #175	; 0xaf
  403d12:	47a0      	blx	r4
		 write_SCCB_76(0x87,0xc4);
  403d14:	2021      	movs	r0, #33	; 0x21
  403d16:	2187      	movs	r1, #135	; 0x87
  403d18:	22c4      	movs	r2, #196	; 0xc4
  403d1a:	47a0      	blx	r4
		 write_SCCB_76(0x88,0xd7);
  403d1c:	2021      	movs	r0, #33	; 0x21
  403d1e:	2188      	movs	r1, #136	; 0x88
  403d20:	22d7      	movs	r2, #215	; 0xd7
  403d22:	47a0      	blx	r4
		 write_SCCB_76(0x89,0xe8);
  403d24:	2021      	movs	r0, #33	; 0x21
  403d26:	2189      	movs	r1, #137	; 0x89
  403d28:	22e8      	movs	r2, #232	; 0xe8
  403d2a:	47a0      	blx	r4
		 write_SCCB_76(0x13,0xe7);
  403d2c:	2021      	movs	r0, #33	; 0x21
  403d2e:	2113      	movs	r1, #19
  403d30:	22e7      	movs	r2, #231	; 0xe7
  403d32:	47a0      	blx	r4
		 write_SCCB_76(0x01,0x28);
  403d34:	2021      	movs	r0, #33	; 0x21
  403d36:	2101      	movs	r1, #1
  403d38:	2228      	movs	r2, #40	; 0x28
  403d3a:	47a0      	blx	r4
		 write_SCCB_76(0x02,0x30);
  403d3c:	2021      	movs	r0, #33	; 0x21
  403d3e:	2102      	movs	r1, #2
  403d40:	2230      	movs	r2, #48	; 0x30
  403d42:	47a0      	blx	r4
		 write_SCCB_76(0x00,0x00);
  403d44:	2021      	movs	r0, #33	; 0x21
  403d46:	2100      	movs	r1, #0
  403d48:	460a      	mov	r2, r1
  403d4a:	47a0      	blx	r4
		 write_SCCB_76(0x10,0x00);
  403d4c:	2021      	movs	r0, #33	; 0x21
  403d4e:	2110      	movs	r1, #16
  403d50:	2200      	movs	r2, #0
  403d52:	47a0      	blx	r4
		 write_SCCB_76(0x0d,0x40);
  403d54:	2021      	movs	r0, #33	; 0x21
  403d56:	210d      	movs	r1, #13
  403d58:	2240      	movs	r2, #64	; 0x40
  403d5a:	47a0      	blx	r4
		 write_SCCB_76(0x14,0x18);
  403d5c:	2021      	movs	r0, #33	; 0x21
  403d5e:	2114      	movs	r1, #20
  403d60:	2218      	movs	r2, #24
  403d62:	47a0      	blx	r4
		 write_SCCB_76(0xa5,0x07);
  403d64:	2021      	movs	r0, #33	; 0x21
  403d66:	21a5      	movs	r1, #165	; 0xa5
  403d68:	2207      	movs	r2, #7
  403d6a:	47a0      	blx	r4
		 write_SCCB_76(0xab,0x08);
  403d6c:	2021      	movs	r0, #33	; 0x21
  403d6e:	21ab      	movs	r1, #171	; 0xab
  403d70:	2208      	movs	r2, #8
  403d72:	47a0      	blx	r4
		 write_SCCB_76(0x24,0x95);
  403d74:	2021      	movs	r0, #33	; 0x21
  403d76:	2124      	movs	r1, #36	; 0x24
  403d78:	2295      	movs	r2, #149	; 0x95
  403d7a:	47a0      	blx	r4
		 write_SCCB_76(0x25,0x33);
  403d7c:	2021      	movs	r0, #33	; 0x21
  403d7e:	2125      	movs	r1, #37	; 0x25
  403d80:	2233      	movs	r2, #51	; 0x33
  403d82:	47a0      	blx	r4
		 write_SCCB_76(0x26,0xe3);
  403d84:	2021      	movs	r0, #33	; 0x21
  403d86:	2126      	movs	r1, #38	; 0x26
  403d88:	22e3      	movs	r2, #227	; 0xe3
  403d8a:	47a0      	blx	r4
		 write_SCCB_76(0x9f,0x78);
  403d8c:	2021      	movs	r0, #33	; 0x21
  403d8e:	219f      	movs	r1, #159	; 0x9f
  403d90:	2278      	movs	r2, #120	; 0x78
  403d92:	47a0      	blx	r4
		 write_SCCB_76(0xa0,0x68);
  403d94:	2021      	movs	r0, #33	; 0x21
  403d96:	21a0      	movs	r1, #160	; 0xa0
  403d98:	2268      	movs	r2, #104	; 0x68
  403d9a:	47a0      	blx	r4
		 write_SCCB_76(0xa1,0x03);
  403d9c:	2021      	movs	r0, #33	; 0x21
  403d9e:	21a1      	movs	r1, #161	; 0xa1
  403da0:	2203      	movs	r2, #3
  403da2:	47a0      	blx	r4
		 write_SCCB_76(0xa6,0xd8);
  403da4:	2021      	movs	r0, #33	; 0x21
  403da6:	21a6      	movs	r1, #166	; 0xa6
  403da8:	22d8      	movs	r2, #216	; 0xd8
  403daa:	47a0      	blx	r4
		 write_SCCB_76(0xa7,0xd8);
  403dac:	2021      	movs	r0, #33	; 0x21
  403dae:	21a7      	movs	r1, #167	; 0xa7
  403db0:	22d8      	movs	r2, #216	; 0xd8
  403db2:	47a0      	blx	r4
		 write_SCCB_76(0xa8,0xf0);
  403db4:	2021      	movs	r0, #33	; 0x21
  403db6:	21a8      	movs	r1, #168	; 0xa8
  403db8:	22f0      	movs	r2, #240	; 0xf0
  403dba:	47a0      	blx	r4
		 write_SCCB_76(0xa9,0x90);
  403dbc:	2021      	movs	r0, #33	; 0x21
  403dbe:	21a9      	movs	r1, #169	; 0xa9
  403dc0:	2290      	movs	r2, #144	; 0x90
  403dc2:	47a0      	blx	r4
		 write_SCCB_76(0xaa,0x94);
  403dc4:	2021      	movs	r0, #33	; 0x21
  403dc6:	21aa      	movs	r1, #170	; 0xaa
  403dc8:	2294      	movs	r2, #148	; 0x94
  403dca:	47a0      	blx	r4
		 write_SCCB_76(0x13,0xe7);
  403dcc:	2021      	movs	r0, #33	; 0x21
  403dce:	2113      	movs	r1, #19
  403dd0:	22e7      	movs	r2, #231	; 0xe7
  403dd2:	47a0      	blx	r4
		 write_SCCB_76(0x0e,0x61);
  403dd4:	2021      	movs	r0, #33	; 0x21
  403dd6:	210e      	movs	r1, #14
  403dd8:	2261      	movs	r2, #97	; 0x61
  403dda:	47a0      	blx	r4
		 write_SCCB_76(0x0f,0x4b);
  403ddc:	2021      	movs	r0, #33	; 0x21
  403dde:	210f      	movs	r1, #15
  403de0:	224b      	movs	r2, #75	; 0x4b
  403de2:	47a0      	blx	r4
		 write_SCCB_76(0x16,0x02);
  403de4:	2021      	movs	r0, #33	; 0x21
  403de6:	2116      	movs	r1, #22
  403de8:	2202      	movs	r2, #2
  403dea:	47a0      	blx	r4
		 write_SCCB_76(0x1e,0x07);
  403dec:	2021      	movs	r0, #33	; 0x21
  403dee:	211e      	movs	r1, #30
  403df0:	2207      	movs	r2, #7
  403df2:	47a0      	blx	r4
		 write_SCCB_76(0x21,0x02);
  403df4:	2021      	movs	r0, #33	; 0x21
  403df6:	4601      	mov	r1, r0
  403df8:	2202      	movs	r2, #2
  403dfa:	47a0      	blx	r4
		 write_SCCB_76(0x22,0x91);
  403dfc:	2021      	movs	r0, #33	; 0x21
  403dfe:	2122      	movs	r1, #34	; 0x22
  403e00:	2291      	movs	r2, #145	; 0x91
  403e02:	47a0      	blx	r4
		 write_SCCB_76(0x29,0x07);
  403e04:	2021      	movs	r0, #33	; 0x21
  403e06:	2129      	movs	r1, #41	; 0x29
  403e08:	2207      	movs	r2, #7
  403e0a:	47a0      	blx	r4
		 write_SCCB_76(0x33,0x0b);
  403e0c:	2021      	movs	r0, #33	; 0x21
  403e0e:	2133      	movs	r1, #51	; 0x33
  403e10:	220b      	movs	r2, #11
  403e12:	47a0      	blx	r4
		 write_SCCB_76(0x35,0x0b);
  403e14:	2021      	movs	r0, #33	; 0x21
  403e16:	2135      	movs	r1, #53	; 0x35
  403e18:	220b      	movs	r2, #11
  403e1a:	47a0      	blx	r4
		 write_SCCB_76(0x37,0x1d);
  403e1c:	2021      	movs	r0, #33	; 0x21
  403e1e:	2137      	movs	r1, #55	; 0x37
  403e20:	221d      	movs	r2, #29
  403e22:	47a0      	blx	r4
		 write_SCCB_76(0x38,0x71);
  403e24:	2021      	movs	r0, #33	; 0x21
  403e26:	2138      	movs	r1, #56	; 0x38
  403e28:	2271      	movs	r2, #113	; 0x71
  403e2a:	47a0      	blx	r4
		 write_SCCB_76(0x39,0x2a);
  403e2c:	2021      	movs	r0, #33	; 0x21
  403e2e:	2139      	movs	r1, #57	; 0x39
  403e30:	222a      	movs	r2, #42	; 0x2a
  403e32:	47a0      	blx	r4
		 write_SCCB_76(0x3c,0x78);
  403e34:	2021      	movs	r0, #33	; 0x21
  403e36:	213c      	movs	r1, #60	; 0x3c
  403e38:	2278      	movs	r2, #120	; 0x78
  403e3a:	47a0      	blx	r4
		 write_SCCB_76(0x4d,0x40);
  403e3c:	2021      	movs	r0, #33	; 0x21
  403e3e:	214d      	movs	r1, #77	; 0x4d
  403e40:	2240      	movs	r2, #64	; 0x40
  403e42:	47a0      	blx	r4
		 write_SCCB_76(0x4e,0x20);
  403e44:	2021      	movs	r0, #33	; 0x21
  403e46:	214e      	movs	r1, #78	; 0x4e
  403e48:	2220      	movs	r2, #32
  403e4a:	47a0      	blx	r4
		 write_SCCB_76(0x69,0x00);
  403e4c:	2021      	movs	r0, #33	; 0x21
  403e4e:	2169      	movs	r1, #105	; 0x69
  403e50:	2200      	movs	r2, #0
  403e52:	47a0      	blx	r4
		 write_SCCB_76(0x6b,0x0a);
  403e54:	2021      	movs	r0, #33	; 0x21
  403e56:	216b      	movs	r1, #107	; 0x6b
  403e58:	220a      	movs	r2, #10
  403e5a:	47a0      	blx	r4
		 write_SCCB_76(0x74,0x10);
  403e5c:	2021      	movs	r0, #33	; 0x21
  403e5e:	2174      	movs	r1, #116	; 0x74
  403e60:	2210      	movs	r2, #16
  403e62:	47a0      	blx	r4
		 write_SCCB_76(0x8d,0x4f);
  403e64:	2021      	movs	r0, #33	; 0x21
  403e66:	218d      	movs	r1, #141	; 0x8d
  403e68:	224f      	movs	r2, #79	; 0x4f
  403e6a:	47a0      	blx	r4
		 write_SCCB_76(0x8e,0x00);
  403e6c:	2021      	movs	r0, #33	; 0x21
  403e6e:	218e      	movs	r1, #142	; 0x8e
  403e70:	2200      	movs	r2, #0
  403e72:	47a0      	blx	r4
		 write_SCCB_76(0x8f,0x00);
  403e74:	2021      	movs	r0, #33	; 0x21
  403e76:	218f      	movs	r1, #143	; 0x8f
  403e78:	2200      	movs	r2, #0
  403e7a:	47a0      	blx	r4
		 write_SCCB_76(0x90,0x00);
  403e7c:	2021      	movs	r0, #33	; 0x21
  403e7e:	2190      	movs	r1, #144	; 0x90
  403e80:	2200      	movs	r2, #0
  403e82:	47a0      	blx	r4
		 write_SCCB_76(0x91,0x00);
  403e84:	2021      	movs	r0, #33	; 0x21
  403e86:	2191      	movs	r1, #145	; 0x91
  403e88:	2200      	movs	r2, #0
  403e8a:	47a0      	blx	r4
		 write_SCCB_76(0x92,0x66);
  403e8c:	2021      	movs	r0, #33	; 0x21
  403e8e:	2192      	movs	r1, #146	; 0x92
  403e90:	2266      	movs	r2, #102	; 0x66
  403e92:	47a0      	blx	r4
		 write_SCCB_76(0x96,0x00);
  403e94:	2021      	movs	r0, #33	; 0x21
  403e96:	2196      	movs	r1, #150	; 0x96
  403e98:	2200      	movs	r2, #0
  403e9a:	47a0      	blx	r4
		 write_SCCB_76(0x9a,0x80);
  403e9c:	2021      	movs	r0, #33	; 0x21
  403e9e:	219a      	movs	r1, #154	; 0x9a
  403ea0:	2280      	movs	r2, #128	; 0x80
  403ea2:	47a0      	blx	r4
		 write_SCCB_76(0xb0,0x84);
  403ea4:	2021      	movs	r0, #33	; 0x21
  403ea6:	21b0      	movs	r1, #176	; 0xb0
  403ea8:	2284      	movs	r2, #132	; 0x84
  403eaa:	47a0      	blx	r4
		 write_SCCB_76(0xb1,0x0c);
  403eac:	2021      	movs	r0, #33	; 0x21
  403eae:	21b1      	movs	r1, #177	; 0xb1
  403eb0:	220c      	movs	r2, #12
  403eb2:	47a0      	blx	r4
		 write_SCCB_76(0xb2,0x0e);
  403eb4:	2021      	movs	r0, #33	; 0x21
  403eb6:	21b2      	movs	r1, #178	; 0xb2
  403eb8:	220e      	movs	r2, #14
  403eba:	47a0      	blx	r4
		 write_SCCB_76(0xb3,0x82);
  403ebc:	2021      	movs	r0, #33	; 0x21
  403ebe:	21b3      	movs	r1, #179	; 0xb3
  403ec0:	2282      	movs	r2, #130	; 0x82
  403ec2:	47a0      	blx	r4
		 write_SCCB_76(0xb8,0x0a);
  403ec4:	2021      	movs	r0, #33	; 0x21
  403ec6:	21b8      	movs	r1, #184	; 0xb8
  403ec8:	220a      	movs	r2, #10
  403eca:	47a0      	blx	r4
		 write_SCCB_76(0x43,0x14);
  403ecc:	2021      	movs	r0, #33	; 0x21
  403ece:	2143      	movs	r1, #67	; 0x43
  403ed0:	2214      	movs	r2, #20
  403ed2:	47a0      	blx	r4
		 write_SCCB_76(0x44,0xf0);
  403ed4:	2021      	movs	r0, #33	; 0x21
  403ed6:	2144      	movs	r1, #68	; 0x44
  403ed8:	22f0      	movs	r2, #240	; 0xf0
  403eda:	47a0      	blx	r4
		 write_SCCB_76(0x45,0x34);
  403edc:	2021      	movs	r0, #33	; 0x21
  403ede:	2145      	movs	r1, #69	; 0x45
  403ee0:	2234      	movs	r2, #52	; 0x34
  403ee2:	47a0      	blx	r4
		 write_SCCB_76(0x46,0x58);
  403ee4:	2021      	movs	r0, #33	; 0x21
  403ee6:	2146      	movs	r1, #70	; 0x46
  403ee8:	2258      	movs	r2, #88	; 0x58
  403eea:	47a0      	blx	r4
		 write_SCCB_76(0x47,0x28);
  403eec:	2021      	movs	r0, #33	; 0x21
  403eee:	2147      	movs	r1, #71	; 0x47
  403ef0:	2228      	movs	r2, #40	; 0x28
  403ef2:	47a0      	blx	r4
		 write_SCCB_76(0x48,0x3a);
  403ef4:	2021      	movs	r0, #33	; 0x21
  403ef6:	2148      	movs	r1, #72	; 0x48
  403ef8:	223a      	movs	r2, #58	; 0x3a
  403efa:	47a0      	blx	r4
		 write_SCCB_76(0x59,0x88);
  403efc:	2021      	movs	r0, #33	; 0x21
  403efe:	2159      	movs	r1, #89	; 0x59
  403f00:	2288      	movs	r2, #136	; 0x88
  403f02:	47a0      	blx	r4
		 write_SCCB_76(0x5a,0x88);
  403f04:	2021      	movs	r0, #33	; 0x21
  403f06:	215a      	movs	r1, #90	; 0x5a
  403f08:	2288      	movs	r2, #136	; 0x88
  403f0a:	47a0      	blx	r4
		 write_SCCB_76(0x5b,0x44);
  403f0c:	2021      	movs	r0, #33	; 0x21
  403f0e:	215b      	movs	r1, #91	; 0x5b
  403f10:	2244      	movs	r2, #68	; 0x44
  403f12:	47a0      	blx	r4
		 write_SCCB_76(0x5c,0x67);
  403f14:	2021      	movs	r0, #33	; 0x21
  403f16:	215c      	movs	r1, #92	; 0x5c
  403f18:	2267      	movs	r2, #103	; 0x67
  403f1a:	47a0      	blx	r4
		 write_SCCB_76(0x5d,0x49);
  403f1c:	2021      	movs	r0, #33	; 0x21
  403f1e:	215d      	movs	r1, #93	; 0x5d
  403f20:	2249      	movs	r2, #73	; 0x49
  403f22:	47a0      	blx	r4
		 write_SCCB_76(0x5e,0x0e);
  403f24:	2021      	movs	r0, #33	; 0x21
  403f26:	215e      	movs	r1, #94	; 0x5e
  403f28:	220e      	movs	r2, #14
  403f2a:	47a0      	blx	r4
		 write_SCCB_76(0x64,0x04);
  403f2c:	2021      	movs	r0, #33	; 0x21
  403f2e:	2164      	movs	r1, #100	; 0x64
  403f30:	2204      	movs	r2, #4
  403f32:	47a0      	blx	r4
		 write_SCCB_76(0x65,0x20);
  403f34:	2021      	movs	r0, #33	; 0x21
  403f36:	2165      	movs	r1, #101	; 0x65
  403f38:	2220      	movs	r2, #32
  403f3a:	47a0      	blx	r4
		 write_SCCB_76(0x66,0x05);
  403f3c:	2021      	movs	r0, #33	; 0x21
  403f3e:	2166      	movs	r1, #102	; 0x66
  403f40:	2205      	movs	r2, #5
  403f42:	47a0      	blx	r4
		 write_SCCB_76(0x94,0x04);
  403f44:	2021      	movs	r0, #33	; 0x21
  403f46:	2194      	movs	r1, #148	; 0x94
  403f48:	2204      	movs	r2, #4
  403f4a:	47a0      	blx	r4
		 write_SCCB_76(0x95,0x08);
  403f4c:	2021      	movs	r0, #33	; 0x21
  403f4e:	2195      	movs	r1, #149	; 0x95
  403f50:	2208      	movs	r2, #8
  403f52:	e001      	b.n	403f58 <SetupCameraYUVVGA_OV7670+0x338>
  403f54:	00403a21 	.word	0x00403a21
  403f58:	47a0      	blx	r4
		 write_SCCB_76(0x6c,0x0a);
  403f5a:	2021      	movs	r0, #33	; 0x21
  403f5c:	216c      	movs	r1, #108	; 0x6c
  403f5e:	220a      	movs	r2, #10
  403f60:	47a0      	blx	r4
		 write_SCCB_76(0x6d,0x55);
  403f62:	2021      	movs	r0, #33	; 0x21
  403f64:	216d      	movs	r1, #109	; 0x6d
  403f66:	2255      	movs	r2, #85	; 0x55
  403f68:	47a0      	blx	r4
		 write_SCCB_76(0x6e,0x11);
  403f6a:	2021      	movs	r0, #33	; 0x21
  403f6c:	216e      	movs	r1, #110	; 0x6e
  403f6e:	2211      	movs	r2, #17
  403f70:	47a0      	blx	r4
		 write_SCCB_76(0x6f,0x9e);
  403f72:	2021      	movs	r0, #33	; 0x21
  403f74:	216f      	movs	r1, #111	; 0x6f
  403f76:	229e      	movs	r2, #158	; 0x9e
  403f78:	47a0      	blx	r4
		 write_SCCB_76(0x6a,0x40);
  403f7a:	2021      	movs	r0, #33	; 0x21
  403f7c:	216a      	movs	r1, #106	; 0x6a
  403f7e:	2240      	movs	r2, #64	; 0x40
  403f80:	47a0      	blx	r4
		 write_SCCB_76(0x01,0x20);
  403f82:	2021      	movs	r0, #33	; 0x21
  403f84:	2101      	movs	r1, #1
  403f86:	2220      	movs	r2, #32
  403f88:	47a0      	blx	r4
		 write_SCCB_76(0x02,0x20);
  403f8a:	2021      	movs	r0, #33	; 0x21
  403f8c:	2102      	movs	r1, #2
  403f8e:	2220      	movs	r2, #32
  403f90:	47a0      	blx	r4
		 write_SCCB_76(0x13,0xe7);
  403f92:	2021      	movs	r0, #33	; 0x21
  403f94:	2113      	movs	r1, #19
  403f96:	22e7      	movs	r2, #231	; 0xe7
  403f98:	47a0      	blx	r4
		 write_SCCB_76(0x4f,0x80);
  403f9a:	2021      	movs	r0, #33	; 0x21
  403f9c:	214f      	movs	r1, #79	; 0x4f
  403f9e:	2280      	movs	r2, #128	; 0x80
  403fa0:	47a0      	blx	r4
		 write_SCCB_76(0x50,0x80);
  403fa2:	2021      	movs	r0, #33	; 0x21
  403fa4:	2150      	movs	r1, #80	; 0x50
  403fa6:	2280      	movs	r2, #128	; 0x80
  403fa8:	47a0      	blx	r4
		 write_SCCB_76(0x51,0x00);
  403faa:	2021      	movs	r0, #33	; 0x21
  403fac:	2151      	movs	r1, #81	; 0x51
  403fae:	2200      	movs	r2, #0
  403fb0:	47a0      	blx	r4
		 write_SCCB_76(0x52,0x22);
  403fb2:	2021      	movs	r0, #33	; 0x21
  403fb4:	2152      	movs	r1, #82	; 0x52
  403fb6:	2222      	movs	r2, #34	; 0x22
  403fb8:	47a0      	blx	r4
		 write_SCCB_76(0x53,0x5e);
  403fba:	2021      	movs	r0, #33	; 0x21
  403fbc:	2153      	movs	r1, #83	; 0x53
  403fbe:	225e      	movs	r2, #94	; 0x5e
  403fc0:	47a0      	blx	r4
		 write_SCCB_76(0x54,0x80);
  403fc2:	2021      	movs	r0, #33	; 0x21
  403fc4:	2154      	movs	r1, #84	; 0x54
  403fc6:	2280      	movs	r2, #128	; 0x80
  403fc8:	47a0      	blx	r4
		 write_SCCB_76(0x58,0x9e);
  403fca:	2021      	movs	r0, #33	; 0x21
  403fcc:	2158      	movs	r1, #88	; 0x58
  403fce:	229e      	movs	r2, #158	; 0x9e
  403fd0:	47a0      	blx	r4
		 write_SCCB_76(0x41,0x08);
  403fd2:	2021      	movs	r0, #33	; 0x21
  403fd4:	2141      	movs	r1, #65	; 0x41
  403fd6:	2208      	movs	r2, #8
  403fd8:	47a0      	blx	r4
		 write_SCCB_76(0x3f,0x00);
  403fda:	2021      	movs	r0, #33	; 0x21
  403fdc:	213f      	movs	r1, #63	; 0x3f
  403fde:	2200      	movs	r2, #0
  403fe0:	47a0      	blx	r4
		 write_SCCB_76(0x75,0x03);
  403fe2:	2021      	movs	r0, #33	; 0x21
  403fe4:	2175      	movs	r1, #117	; 0x75
  403fe6:	2203      	movs	r2, #3
  403fe8:	47a0      	blx	r4
		 write_SCCB_76(0x76,0xe1);
  403fea:	2021      	movs	r0, #33	; 0x21
  403fec:	2176      	movs	r1, #118	; 0x76
  403fee:	22e1      	movs	r2, #225	; 0xe1
  403ff0:	47a0      	blx	r4
		 write_SCCB_76(0x4c,0x00);
  403ff2:	2021      	movs	r0, #33	; 0x21
  403ff4:	214c      	movs	r1, #76	; 0x4c
  403ff6:	2200      	movs	r2, #0
  403ff8:	47a0      	blx	r4
		 write_SCCB_76(0x77,0x00);
  403ffa:	2021      	movs	r0, #33	; 0x21
  403ffc:	2177      	movs	r1, #119	; 0x77
  403ffe:	2200      	movs	r2, #0
  404000:	47a0      	blx	r4
		 write_SCCB_76(0x3d,0x00);
  404002:	2021      	movs	r0, #33	; 0x21
  404004:	213d      	movs	r1, #61	; 0x3d
  404006:	2200      	movs	r2, #0
  404008:	47a0      	blx	r4
		 write_SCCB_76(0x4b,0x09);
  40400a:	2021      	movs	r0, #33	; 0x21
  40400c:	214b      	movs	r1, #75	; 0x4b
  40400e:	2209      	movs	r2, #9
  404010:	47a0      	blx	r4
		 write_SCCB_76(0xc9,0x60);
  404012:	2021      	movs	r0, #33	; 0x21
  404014:	21c9      	movs	r1, #201	; 0xc9
  404016:	2260      	movs	r2, #96	; 0x60
  404018:	47a0      	blx	r4
		 write_SCCB_76(0x41,0x38);
  40401a:	2021      	movs	r0, #33	; 0x21
  40401c:	2141      	movs	r1, #65	; 0x41
  40401e:	2238      	movs	r2, #56	; 0x38
  404020:	47a0      	blx	r4
		 write_SCCB_76(0x56,0x40);
  404022:	2021      	movs	r0, #33	; 0x21
  404024:	2156      	movs	r1, #86	; 0x56
  404026:	2240      	movs	r2, #64	; 0x40
  404028:	47a0      	blx	r4
		 write_SCCB_76(0x34,0x11);
  40402a:	2021      	movs	r0, #33	; 0x21
  40402c:	2134      	movs	r1, #52	; 0x34
  40402e:	2211      	movs	r2, #17
  404030:	47a0      	blx	r4
		 write_SCCB_76(0x3b,0x0a);
  404032:	2021      	movs	r0, #33	; 0x21
  404034:	213b      	movs	r1, #59	; 0x3b
  404036:	220a      	movs	r2, #10
  404038:	47a0      	blx	r4
		 write_SCCB_76(0xa4,0x88);
  40403a:	2021      	movs	r0, #33	; 0x21
  40403c:	21a4      	movs	r1, #164	; 0xa4
  40403e:	2288      	movs	r2, #136	; 0x88
  404040:	47a0      	blx	r4
		 write_SCCB_76(0x96,0x00);
  404042:	2021      	movs	r0, #33	; 0x21
  404044:	2196      	movs	r1, #150	; 0x96
  404046:	2200      	movs	r2, #0
  404048:	47a0      	blx	r4
		 write_SCCB_76(0x97,0x30);
  40404a:	2021      	movs	r0, #33	; 0x21
  40404c:	2197      	movs	r1, #151	; 0x97
  40404e:	2230      	movs	r2, #48	; 0x30
  404050:	47a0      	blx	r4
		 write_SCCB_76(0x98,0x20);
  404052:	2021      	movs	r0, #33	; 0x21
  404054:	2198      	movs	r1, #152	; 0x98
  404056:	2220      	movs	r2, #32
  404058:	47a0      	blx	r4
		 write_SCCB_76(0x99,0x30);
  40405a:	2021      	movs	r0, #33	; 0x21
  40405c:	2199      	movs	r1, #153	; 0x99
  40405e:	2230      	movs	r2, #48	; 0x30
  404060:	47a0      	blx	r4
		 write_SCCB_76(0x9a,0x84);
  404062:	2021      	movs	r0, #33	; 0x21
  404064:	219a      	movs	r1, #154	; 0x9a
  404066:	2284      	movs	r2, #132	; 0x84
  404068:	47a0      	blx	r4
		 write_SCCB_76(0x9b,0x29);
  40406a:	2021      	movs	r0, #33	; 0x21
  40406c:	219b      	movs	r1, #155	; 0x9b
  40406e:	2229      	movs	r2, #41	; 0x29
  404070:	47a0      	blx	r4
		 write_SCCB_76(0x9c,0x03);
  404072:	2021      	movs	r0, #33	; 0x21
  404074:	219c      	movs	r1, #156	; 0x9c
  404076:	2203      	movs	r2, #3
  404078:	47a0      	blx	r4
		 write_SCCB_76(0x9d,0x98);
  40407a:	2021      	movs	r0, #33	; 0x21
  40407c:	219d      	movs	r1, #157	; 0x9d
  40407e:	2298      	movs	r2, #152	; 0x98
  404080:	47a0      	blx	r4
		 write_SCCB_76(0x9e,0x3f);
  404082:	2021      	movs	r0, #33	; 0x21
  404084:	219e      	movs	r1, #158	; 0x9e
  404086:	223f      	movs	r2, #63	; 0x3f
  404088:	47a0      	blx	r4
		 write_SCCB_76(0x78,0x04);
  40408a:	2021      	movs	r0, #33	; 0x21
  40408c:	2178      	movs	r1, #120	; 0x78
  40408e:	2204      	movs	r2, #4
  404090:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x01);
  404092:	2021      	movs	r0, #33	; 0x21
  404094:	2179      	movs	r1, #121	; 0x79
  404096:	2201      	movs	r2, #1
  404098:	47a0      	blx	r4
		 write_SCCB_76(0xc8,0xf0);
  40409a:	2021      	movs	r0, #33	; 0x21
  40409c:	21c8      	movs	r1, #200	; 0xc8
  40409e:	22f0      	movs	r2, #240	; 0xf0
  4040a0:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x0f);
  4040a2:	2021      	movs	r0, #33	; 0x21
  4040a4:	2179      	movs	r1, #121	; 0x79
  4040a6:	220f      	movs	r2, #15
  4040a8:	47a0      	blx	r4
		 write_SCCB_76(0xc8,0x00);
  4040aa:	2021      	movs	r0, #33	; 0x21
  4040ac:	21c8      	movs	r1, #200	; 0xc8
  4040ae:	2200      	movs	r2, #0
  4040b0:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x10);
  4040b2:	2021      	movs	r0, #33	; 0x21
  4040b4:	2179      	movs	r1, #121	; 0x79
  4040b6:	2210      	movs	r2, #16
  4040b8:	47a0      	blx	r4
		 write_SCCB_76(0xc8,0x7e);
  4040ba:	2021      	movs	r0, #33	; 0x21
  4040bc:	21c8      	movs	r1, #200	; 0xc8
  4040be:	227e      	movs	r2, #126	; 0x7e
  4040c0:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x0a);
  4040c2:	2021      	movs	r0, #33	; 0x21
  4040c4:	2179      	movs	r1, #121	; 0x79
  4040c6:	220a      	movs	r2, #10
  4040c8:	47a0      	blx	r4
		 write_SCCB_76(0xc8,0x80);
  4040ca:	2021      	movs	r0, #33	; 0x21
  4040cc:	21c8      	movs	r1, #200	; 0xc8
  4040ce:	2280      	movs	r2, #128	; 0x80
  4040d0:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x0b);
  4040d2:	2021      	movs	r0, #33	; 0x21
  4040d4:	2179      	movs	r1, #121	; 0x79
  4040d6:	220b      	movs	r2, #11
  4040d8:	47a0      	blx	r4
		 write_SCCB_76(0xc8,0x01);
  4040da:	2021      	movs	r0, #33	; 0x21
  4040dc:	21c8      	movs	r1, #200	; 0xc8
  4040de:	2201      	movs	r2, #1
  4040e0:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x0c);
  4040e2:	2021      	movs	r0, #33	; 0x21
  4040e4:	2179      	movs	r1, #121	; 0x79
  4040e6:	220c      	movs	r2, #12
  4040e8:	47a0      	blx	r4
		 write_SCCB_76(0xc8,0x0f);
  4040ea:	2021      	movs	r0, #33	; 0x21
  4040ec:	21c8      	movs	r1, #200	; 0xc8
  4040ee:	220f      	movs	r2, #15
  4040f0:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x0d);
  4040f2:	2021      	movs	r0, #33	; 0x21
  4040f4:	2179      	movs	r1, #121	; 0x79
  4040f6:	220d      	movs	r2, #13
  4040f8:	47a0      	blx	r4
		 write_SCCB_76(0xc8,0x20);
  4040fa:	2021      	movs	r0, #33	; 0x21
  4040fc:	21c8      	movs	r1, #200	; 0xc8
  4040fe:	2220      	movs	r2, #32
  404100:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x09);
  404102:	2021      	movs	r0, #33	; 0x21
  404104:	2179      	movs	r1, #121	; 0x79
  404106:	2209      	movs	r2, #9
  404108:	47a0      	blx	r4
		 write_SCCB_76(0xc8,0x80);
  40410a:	2021      	movs	r0, #33	; 0x21
  40410c:	21c8      	movs	r1, #200	; 0xc8
  40410e:	2280      	movs	r2, #128	; 0x80
  404110:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x02);
  404112:	2021      	movs	r0, #33	; 0x21
  404114:	2179      	movs	r1, #121	; 0x79
  404116:	2202      	movs	r2, #2
  404118:	47a0      	blx	r4
		 write_SCCB_76(0xc8,0xc0);
  40411a:	2021      	movs	r0, #33	; 0x21
  40411c:	21c8      	movs	r1, #200	; 0xc8
  40411e:	22c0      	movs	r2, #192	; 0xc0
  404120:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x03);
  404122:	2021      	movs	r0, #33	; 0x21
  404124:	2179      	movs	r1, #121	; 0x79
  404126:	2203      	movs	r2, #3
  404128:	47a0      	blx	r4
		 write_SCCB_76(0xc8,0x40);
  40412a:	2021      	movs	r0, #33	; 0x21
  40412c:	21c8      	movs	r1, #200	; 0xc8
  40412e:	2240      	movs	r2, #64	; 0x40
  404130:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x05);
  404132:	2021      	movs	r0, #33	; 0x21
  404134:	2179      	movs	r1, #121	; 0x79
  404136:	2205      	movs	r2, #5
  404138:	47a0      	blx	r4
		 write_SCCB_76(0xc8,0x30);
  40413a:	2021      	movs	r0, #33	; 0x21
  40413c:	21c8      	movs	r1, #200	; 0xc8
  40413e:	2230      	movs	r2, #48	; 0x30
  404140:	47a0      	blx	r4
		 write_SCCB_76(0x79,0x26);
  404142:	2021      	movs	r0, #33	; 0x21
  404144:	2179      	movs	r1, #121	; 0x79
  404146:	2226      	movs	r2, #38	; 0x26
  404148:	47a0      	blx	r4
		 write_SCCB_76(0x2d,0x00);
  40414a:	2021      	movs	r0, #33	; 0x21
  40414c:	212d      	movs	r1, #45	; 0x2d
  40414e:	2200      	movs	r2, #0
  404150:	47a0      	blx	r4
		 write_SCCB_76(0x2e,0x00);
  404152:	2021      	movs	r0, #33	; 0x21
  404154:	212e      	movs	r1, #46	; 0x2e
  404156:	2200      	movs	r2, #0
  404158:	47a0      	blx	r4
		 write_SCCB_76(0x2e,0x00);
  40415a:	2021      	movs	r0, #33	; 0x21
  40415c:	212e      	movs	r1, #46	; 0x2e
  40415e:	2200      	movs	r2, #0
  404160:	47a0      	blx	r4
		 write_SCCB_76(0x1b,0x00);
  404162:	2021      	movs	r0, #33	; 0x21
  404164:	211b      	movs	r1, #27
  404166:	2200      	movs	r2, #0
  404168:	47a0      	blx	r4
		 write_SCCB_76(0x15,1<<3|1<<1);
  40416a:	2021      	movs	r0, #33	; 0x21
  40416c:	2115      	movs	r1, #21
  40416e:	220a      	movs	r2, #10
  404170:	47a0      	blx	r4
  404172:	bd10      	pop	{r4, pc}
  404174:	0000      	movs	r0, r0
	...

00404178 <getBatVoltage>:
	};
	for(int i = 0;  ov7_settings[i][0] != 0xff;i++ ) write_SCCB(ov7_settings[i][0],ov7_settings[i][1]);
	*/
		 }

float getBatVoltage() {
  404178:	b538      	push	{r3, r4, r5, lr}
  40417a:	4b19      	ldr	r3, [pc, #100]	; (4041e0 <getBatVoltage+0x68>)
  40417c:	2201      	movs	r2, #1
  40417e:	615a      	str	r2, [r3, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  404180:	2202      	movs	r2, #2
  404182:	601a      	str	r2, [r3, #0]
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  404184:	461a      	mov	r2, r3
  404186:	6b13      	ldr	r3, [r2, #48]	; 0x30
	afec_channel_enable(AFEC1,AFEC_CHANNEL_0);
	afec_start_software_conversion(AFEC1);
					
	while(!(afec_get_interrupt_status(AFEC1) & (1<<AFEC_CHANNEL_0)));
  404188:	f013 0f01 	tst.w	r3, #1
  40418c:	d0fb      	beq.n	404186 <getBatVoltage+0xe>
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40418e:	4b14      	ldr	r3, [pc, #80]	; (4041e0 <getBatVoltage+0x68>)
  404190:	2200      	movs	r2, #0
  404192:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  404194:	6e98      	ldr	r0, [r3, #104]	; 0x68

	uint16_t convRes = afec_channel_get_value(AFEC1,AFEC_CHANNEL_0) - 0x7f0;
  404196:	f5a0 60fe 	sub.w	r0, r0, #2032	; 0x7f0
	return (3.3*convRes/4095.00)*((140.00+960.00)/105.00);
  40419a:	b280      	uxth	r0, r0
  40419c:	4b11      	ldr	r3, [pc, #68]	; (4041e4 <getBatVoltage+0x6c>)
  40419e:	4798      	blx	r3
  4041a0:	4c11      	ldr	r4, [pc, #68]	; (4041e8 <getBatVoltage+0x70>)
  4041a2:	a309      	add	r3, pc, #36	; (adr r3, 4041c8 <getBatVoltage+0x50>)
  4041a4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041a8:	47a0      	blx	r4
  4041aa:	a309      	add	r3, pc, #36	; (adr r3, 4041d0 <getBatVoltage+0x58>)
  4041ac:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041b0:	4d0e      	ldr	r5, [pc, #56]	; (4041ec <getBatVoltage+0x74>)
  4041b2:	47a8      	blx	r5
  4041b4:	a308      	add	r3, pc, #32	; (adr r3, 4041d8 <getBatVoltage+0x60>)
  4041b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041ba:	47a0      	blx	r4
  4041bc:	4b0c      	ldr	r3, [pc, #48]	; (4041f0 <getBatVoltage+0x78>)
  4041be:	4798      	blx	r3
}
  4041c0:	bd38      	pop	{r3, r4, r5, pc}
  4041c2:	bf00      	nop
  4041c4:	f3af 8000 	nop.w
  4041c8:	66666666 	.word	0x66666666
  4041cc:	400a6666 	.word	0x400a6666
  4041d0:	00000000 	.word	0x00000000
  4041d4:	40affe00 	.word	0x40affe00
  4041d8:	3cf3cf3d 	.word	0x3cf3cf3d
  4041dc:	4024f3cf 	.word	0x4024f3cf
  4041e0:	40064000 	.word	0x40064000
  4041e4:	0040856d 	.word	0x0040856d
  4041e8:	00408639 	.word	0x00408639
  4041ec:	0040888d 	.word	0x0040888d
  4041f0:	00408bbd 	.word	0x00408bbd

004041f4 <dumpFrame>:

void dumpFrame(int dumpLoc) {
  4041f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4041f6:	4607      	mov	r7, r0
 * \param p_isi  Pointer to a ISI instance.
 * \param  channel to be disabled
 */
static inline void isi_dma_channel_disable(Isi *p_isi, uint32_t channel)
{
	p_isi->ISI_DMA_CHDR |= channel;
  4041f8:	4a10      	ldr	r2, [pc, #64]	; (40423c <dumpFrame+0x48>)
  4041fa:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
  4041fc:	f043 0301 	orr.w	r3, r3, #1
  404200:	63d3      	str	r3, [r2, #60]	; 0x3c
		isi_dma_channel_disable(ISI,1);
		sendDebugString("IMG:");
  404202:	480f      	ldr	r0, [pc, #60]	; (404240 <dumpFrame+0x4c>)
  404204:	4b0f      	ldr	r3, [pc, #60]	; (404244 <dumpFrame+0x50>)
  404206:	4798      	blx	r3
  404208:	463e      	mov	r6, r7
  40420a:	f507 3716 	add.w	r7, r7, #153600	; 0x25800
		volatile uint8_t* imgData = (uint8_t*)(dumpLoc);
		for(int i=0;i<320*240*2;i++){
			while(!uart_is_tx_ready(UART4));
  40420e:	4d0e      	ldr	r5, [pc, #56]	; (404248 <dumpFrame+0x54>)
  404210:	4c0e      	ldr	r4, [pc, #56]	; (40424c <dumpFrame+0x58>)
  404212:	4620      	mov	r0, r4
  404214:	47a8      	blx	r5
  404216:	2800      	cmp	r0, #0
  404218:	d0fb      	beq.n	404212 <dumpFrame+0x1e>
			uart_write(UART4,imgData[i]);
  40421a:	f816 1b01 	ldrb.w	r1, [r6], #1
  40421e:	4620      	mov	r0, r4
  404220:	4b0b      	ldr	r3, [pc, #44]	; (404250 <dumpFrame+0x5c>)
  404222:	4798      	blx	r3

void dumpFrame(int dumpLoc) {
		isi_dma_channel_disable(ISI,1);
		sendDebugString("IMG:");
		volatile uint8_t* imgData = (uint8_t*)(dumpLoc);
		for(int i=0;i<320*240*2;i++){
  404224:	42be      	cmp	r6, r7
  404226:	d1f4      	bne.n	404212 <dumpFrame+0x1e>
			while(!uart_is_tx_ready(UART4));
			uart_write(UART4,imgData[i]);
		}
		sendDebugString(":ENDIMG\n");
  404228:	480a      	ldr	r0, [pc, #40]	; (404254 <dumpFrame+0x60>)
  40422a:	4b06      	ldr	r3, [pc, #24]	; (404244 <dumpFrame+0x50>)
  40422c:	4798      	blx	r3
 * \param p_isi  Pointer to a ISI instance.
 * \param  channel to be enabled
 */
static inline void isi_dma_channel_enable(Isi *p_isi, uint32_t channel)
{
	p_isi->ISI_DMA_CHER |= channel;
  40422e:	4a03      	ldr	r2, [pc, #12]	; (40423c <dumpFrame+0x48>)
  404230:	6b93      	ldr	r3, [r2, #56]	; 0x38
  404232:	f043 0301 	orr.w	r3, r3, #1
  404236:	6393      	str	r3, [r2, #56]	; 0x38
  404238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40423a:	bf00      	nop
  40423c:	4004c000 	.word	0x4004c000
  404240:	0040f408 	.word	0x0040f408
  404244:	0040019d 	.word	0x0040019d
  404248:	00402d51 	.word	0x00402d51
  40424c:	400e1e00 	.word	0x400e1e00
  404250:	00402d5d 	.word	0x00402d5d
  404254:	0040f410 	.word	0x0040f410

00404258 <calcRotation>:
		isi_dma_channel_enable(ISI,1);
		//memset(BOARD_SDRAM_ADDR,0,BOARD_SDRAM_ADDR_NUM);	
}

XZ calcRotation(float inX, float inZ, float cenX,  float cenZ, float rotAng, int opside, float turn) {
  404258:	e92d 4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
  40425c:	ed2d 8b06 	vpush	{d8-d10}
  404260:	b08a      	sub	sp, #40	; 0x28
  404262:	4604      	mov	r4, r0
  404264:	ee09 3a10 	vmov	s18, r3
  404268:	eddd 9a18 	vldr	s19, [sp, #96]	; 0x60
  40426c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
  404270:	ed9d aa1b 	vldr	s20, [sp, #108]	; 0x6c
	inX = inX - cenX;
	inZ = inZ - cenZ;
  404274:	ee07 2a90 	vmov	s15, r2
  404278:	ee37 8ae9 	vsub.f32	s16, s15, s19
	XZ out;
	
	out.X = inX*cos((opside==1)?-rotAng:rotAng) - inZ*sin((opside==1)?-rotAng:rotAng);
  40427c:	ee07 1a90 	vmov	s15, r1
  404280:	ee77 7ac9 	vsub.f32	s15, s15, s18
  404284:	ee17 0a90 	vmov	r0, s15
  404288:	4b72      	ldr	r3, [pc, #456]	; (404454 <calcRotation+0x1fc>)
  40428a:	4798      	blx	r3
  40428c:	e9cd 0100 	strd	r0, r1, [sp]
  404290:	f1b8 0f01 	cmp.w	r8, #1
  404294:	f040 808a 	bne.w	4043ac <calcRotation+0x154>
  404298:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40429a:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
  40429e:	4d6d      	ldr	r5, [pc, #436]	; (404454 <calcRotation+0x1fc>)
  4042a0:	4658      	mov	r0, fp
  4042a2:	47a8      	blx	r5
  4042a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4042a8:	4e6b      	ldr	r6, [pc, #428]	; (404458 <calcRotation+0x200>)
  4042aa:	47b0      	blx	r6
  4042ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4042b0:	ee18 0a10 	vmov	r0, s16
  4042b4:	47a8      	blx	r5
  4042b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4042ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4042be:	4f67      	ldr	r7, [pc, #412]	; (40445c <calcRotation+0x204>)
  4042c0:	47b8      	blx	r7
  4042c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
	out.Z = inX*sin((opside==1)?-rotAng:rotAng) + inZ*cos((opside==1)?-rotAng:rotAng);
  4042c6:	4658      	mov	r0, fp
  4042c8:	47a8      	blx	r5
  4042ca:	e9cd 0108 	strd	r0, r1, [sp, #32]
  4042ce:	47b8      	blx	r7
  4042d0:	4682      	mov	sl, r0
  4042d2:	468b      	mov	fp, r1
  4042d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4042d8:	47b0      	blx	r6
  4042da:	e9cd 0108 	strd	r0, r1, [sp, #32]
  4042de:	4d60      	ldr	r5, [pc, #384]	; (404460 <calcRotation+0x208>)
  4042e0:	e9dd 0100 	ldrd	r0, r1, [sp]
  4042e4:	4652      	mov	r2, sl
  4042e6:	465b      	mov	r3, fp
  4042e8:	47a8      	blx	r5
  4042ea:	4606      	mov	r6, r0
  4042ec:	460f      	mov	r7, r1
  4042ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4042f2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  4042f6:	47a8      	blx	r5
  4042f8:	4602      	mov	r2, r0
  4042fa:	460b      	mov	r3, r1
  4042fc:	4630      	mov	r0, r6
  4042fe:	4639      	mov	r1, r7
  404300:	4e58      	ldr	r6, [pc, #352]	; (404464 <calcRotation+0x20c>)
  404302:	47b0      	blx	r6
  404304:	4e58      	ldr	r6, [pc, #352]	; (404468 <calcRotation+0x210>)
  404306:	47b0      	blx	r6
  404308:	ee08 0a90 	vmov	s17, r0
XZ calcRotation(float inX, float inZ, float cenX,  float cenZ, float rotAng, int opside, float turn) {
	inX = inX - cenX;
	inZ = inZ - cenZ;
	XZ out;
	
	out.X = inX*cos((opside==1)?-rotAng:rotAng) - inZ*sin((opside==1)?-rotAng:rotAng);
  40430c:	e9dd 0100 	ldrd	r0, r1, [sp]
  404310:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  404314:	47a8      	blx	r5
  404316:	4682      	mov	sl, r0
  404318:	468b      	mov	fp, r1
  40431a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40431e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404322:	47a8      	blx	r5
  404324:	4602      	mov	r2, r0
  404326:	460b      	mov	r3, r1
  404328:	4650      	mov	r0, sl
  40432a:	4659      	mov	r1, fp
  40432c:	4d4f      	ldr	r5, [pc, #316]	; (40446c <calcRotation+0x214>)
  40432e:	47a8      	blx	r5
  404330:	47b0      	blx	r6
	out.Z = inX*sin((opside==1)?-rotAng:rotAng) + inZ*cos((opside==1)?-rotAng:rotAng);
	
	out.X = out.X + cenX;
  404332:	ee07 0a90 	vmov	s15, r0
  404336:	ee39 9a27 	vadd.f32	s18, s18, s15
	if(opside ==0 && turn != 0) out.Z = cenZ + (  out.Z*(1-abs(turn)) + (turn)*(inZ+cenZ)  );
	if(opside ==1 && turn != 0) out.Z = cenZ + (  out.Z*(1-abs(turn)) - (turn)*(inZ+cenZ)  );
  40433a:	f1b8 0f01 	cmp.w	r8, #1
  40433e:	d17f      	bne.n	404440 <calcRotation+0x1e8>
  404340:	eeb5 aa40 	vcmp.f32	s20, #0.0
  404344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  404348:	d118      	bne.n	40437c <calcRotation+0x124>
  40434a:	e079      	b.n	404440 <calcRotation+0x1e8>
	
	out.X = inX*cos((opside==1)?-rotAng:rotAng) - inZ*sin((opside==1)?-rotAng:rotAng);
	out.Z = inX*sin((opside==1)?-rotAng:rotAng) + inZ*cos((opside==1)?-rotAng:rotAng);
	
	out.X = out.X + cenX;
	if(opside ==0 && turn != 0) out.Z = cenZ + (  out.Z*(1-abs(turn)) + (turn)*(inZ+cenZ)  );
  40434c:	eefd 7aca 	vcvt.s32.f32	s15, s20
  404350:	ee17 3a90 	vmov	r3, s15
  404354:	2b00      	cmp	r3, #0
  404356:	bfb8      	it	lt
  404358:	425b      	neglt	r3, r3
  40435a:	f1c3 0301 	rsb	r3, r3, #1
  40435e:	ee07 3a90 	vmov	s15, r3
  404362:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  404366:	ee68 8aa7 	vmul.f32	s17, s17, s15
  40436a:	ee78 7a29 	vadd.f32	s15, s16, s19
  40436e:	ee27 8a8a 	vmul.f32	s16, s15, s20
  404372:	ee38 8a88 	vadd.f32	s16, s17, s16
  404376:	ee78 8a29 	vadd.f32	s17, s16, s19
  40437a:	e061      	b.n	404440 <calcRotation+0x1e8>
	if(opside ==1 && turn != 0) out.Z = cenZ + (  out.Z*(1-abs(turn)) - (turn)*(inZ+cenZ)  );
  40437c:	eefd 7aca 	vcvt.s32.f32	s15, s20
  404380:	ee17 3a90 	vmov	r3, s15
  404384:	2b00      	cmp	r3, #0
  404386:	bfb8      	it	lt
  404388:	425b      	neglt	r3, r3
  40438a:	f1c3 0301 	rsb	r3, r3, #1
  40438e:	ee07 3a90 	vmov	s15, r3
  404392:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  404396:	ee67 7aa8 	vmul.f32	s15, s15, s17
  40439a:	ee38 8a29 	vadd.f32	s16, s16, s19
  40439e:	ee28 8a0a 	vmul.f32	s16, s16, s20
  4043a2:	ee37 8ac8 	vsub.f32	s16, s15, s16
  4043a6:	ee78 8a29 	vadd.f32	s17, s16, s19
  4043aa:	e049      	b.n	404440 <calcRotation+0x1e8>
XZ calcRotation(float inX, float inZ, float cenX,  float cenZ, float rotAng, int opside, float turn) {
	inX = inX - cenX;
	inZ = inZ - cenZ;
	XZ out;
	
	out.X = inX*cos((opside==1)?-rotAng:rotAng) - inZ*sin((opside==1)?-rotAng:rotAng);
  4043ac:	4d29      	ldr	r5, [pc, #164]	; (404454 <calcRotation+0x1fc>)
  4043ae:	9819      	ldr	r0, [sp, #100]	; 0x64
  4043b0:	47a8      	blx	r5
  4043b2:	4606      	mov	r6, r0
  4043b4:	460f      	mov	r7, r1
  4043b6:	4b28      	ldr	r3, [pc, #160]	; (404458 <calcRotation+0x200>)
  4043b8:	4798      	blx	r3
  4043ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4043be:	ee18 0a10 	vmov	r0, s16
  4043c2:	47a8      	blx	r5
  4043c4:	4682      	mov	sl, r0
  4043c6:	468b      	mov	fp, r1
  4043c8:	4630      	mov	r0, r6
  4043ca:	4639      	mov	r1, r7
  4043cc:	4b23      	ldr	r3, [pc, #140]	; (40445c <calcRotation+0x204>)
  4043ce:	4798      	blx	r3
  4043d0:	4602      	mov	r2, r0
  4043d2:	460b      	mov	r3, r1
	out.Z = inX*sin((opside==1)?-rotAng:rotAng) + inZ*cos((opside==1)?-rotAng:rotAng);
  4043d4:	4d22      	ldr	r5, [pc, #136]	; (404460 <calcRotation+0x208>)
  4043d6:	e9dd 0100 	ldrd	r0, r1, [sp]
  4043da:	e9cd 2304 	strd	r2, r3, [sp, #16]
  4043de:	47a8      	blx	r5
  4043e0:	4606      	mov	r6, r0
  4043e2:	460f      	mov	r7, r1
  4043e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043e8:	4652      	mov	r2, sl
  4043ea:	465b      	mov	r3, fp
  4043ec:	47a8      	blx	r5
  4043ee:	4602      	mov	r2, r0
  4043f0:	460b      	mov	r3, r1
  4043f2:	4630      	mov	r0, r6
  4043f4:	4639      	mov	r1, r7
  4043f6:	4e1b      	ldr	r6, [pc, #108]	; (404464 <calcRotation+0x20c>)
  4043f8:	47b0      	blx	r6
  4043fa:	4e1b      	ldr	r6, [pc, #108]	; (404468 <calcRotation+0x210>)
  4043fc:	47b0      	blx	r6
  4043fe:	ee08 0a90 	vmov	s17, r0
XZ calcRotation(float inX, float inZ, float cenX,  float cenZ, float rotAng, int opside, float turn) {
	inX = inX - cenX;
	inZ = inZ - cenZ;
	XZ out;
	
	out.X = inX*cos((opside==1)?-rotAng:rotAng) - inZ*sin((opside==1)?-rotAng:rotAng);
  404402:	e9dd 0100 	ldrd	r0, r1, [sp]
  404406:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40440a:	47a8      	blx	r5
  40440c:	e9cd 0100 	strd	r0, r1, [sp]
  404410:	4650      	mov	r0, sl
  404412:	4659      	mov	r1, fp
  404414:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404418:	47a8      	blx	r5
  40441a:	4602      	mov	r2, r0
  40441c:	460b      	mov	r3, r1
  40441e:	e9dd 0100 	ldrd	r0, r1, [sp]
  404422:	4d12      	ldr	r5, [pc, #72]	; (40446c <calcRotation+0x214>)
  404424:	47a8      	blx	r5
  404426:	47b0      	blx	r6
	out.Z = inX*sin((opside==1)?-rotAng:rotAng) + inZ*cos((opside==1)?-rotAng:rotAng);
	
	out.X = out.X + cenX;
  404428:	ee07 0a90 	vmov	s15, r0
  40442c:	ee39 9a27 	vadd.f32	s18, s18, s15
	if(opside ==0 && turn != 0) out.Z = cenZ + (  out.Z*(1-abs(turn)) + (turn)*(inZ+cenZ)  );
  404430:	f1b8 0f00 	cmp.w	r8, #0
  404434:	d104      	bne.n	404440 <calcRotation+0x1e8>
  404436:	eeb5 aa40 	vcmp.f32	s20, #0.0
  40443a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40443e:	d185      	bne.n	40434c <calcRotation+0xf4>
	if(opside ==1 && turn != 0) out.Z = cenZ + (  out.Z*(1-abs(turn)) - (turn)*(inZ+cenZ)  );
	return out;
  404440:	ed84 9a00 	vstr	s18, [r4]
  404444:	edc4 8a01 	vstr	s17, [r4, #4]
}
  404448:	4620      	mov	r0, r4
  40444a:	b00a      	add	sp, #40	; 0x28
  40444c:	ecbd 8b06 	vpop	{d8-d10}
  404450:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
  404454:	00408591 	.word	0x00408591
  404458:	00405dad 	.word	0x00405dad
  40445c:	00405e35 	.word	0x00405e35
  404460:	00408639 	.word	0x00408639
  404464:	004082d5 	.word	0x004082d5
  404468:	00408bbd 	.word	0x00408bbd
  40446c:	004082d1 	.word	0x004082d1

00404470 <legAngCalc>:
int sign(float in) {
	if(in<0) return -1;
	else return 1;
}

angles legAngCalc(float x, float y, float z) {
  404470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404474:	ed2d 8b06 	vpush	{d8-d10}
  404478:	b085      	sub	sp, #20
  40447a:	4606      	mov	r6, r0
  40447c:	ee09 1a10 	vmov	s18, r1
  404480:	ee0a 2a10 	vmov	s20, r2
  404484:	ee08 3a90 	vmov	s17, r3
	float G = sqrt(x*x + z*z);
  404488:	ee69 7a09 	vmul.f32	s15, s18, s18
  40448c:	ee28 8aa8 	vmul.f32	s16, s17, s17
  404490:	ee37 8a88 	vadd.f32	s16, s15, s16
  404494:	4f56      	ldr	r7, [pc, #344]	; (4045f0 <legAngCalc+0x180>)
  404496:	ee18 0a10 	vmov	r0, s16
  40449a:	47b8      	blx	r7
  40449c:	4c55      	ldr	r4, [pc, #340]	; (4045f4 <legAngCalc+0x184>)
  40449e:	47a0      	blx	r4
  4044a0:	4d55      	ldr	r5, [pc, #340]	; (4045f8 <legAngCalc+0x188>)
  4044a2:	47a8      	blx	r5
  4044a4:	ee09 0a90 	vmov	s19, r0
	float H = sqrt(y*y+G*G);
  4044a8:	ee6a 7a0a 	vmul.f32	s15, s20, s20
  4044ac:	ee29 8aa9 	vmul.f32	s16, s19, s19
  4044b0:	ee37 8a88 	vadd.f32	s16, s15, s16
  4044b4:	ee18 0a10 	vmov	r0, s16
  4044b8:	47b8      	blx	r7
  4044ba:	47a0      	blx	r4
  4044bc:	47a8      	blx	r5
  4044be:	ee08 0a10 	vmov	s16, r0
	float b = acos((A*A + H*H - B*B)/(2*A*H));
  4044c2:	ee68 aa08 	vmul.f32	s21, s16, s16
  4044c6:	eddf 7a4d 	vldr	s15, [pc, #308]	; 4045fc <legAngCalc+0x18c>
  4044ca:	ee7a 7aa7 	vadd.f32	s15, s21, s15
  4044ce:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 404600 <legAngCalc+0x190>
  4044d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
  4044d6:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 404604 <legAngCalc+0x194>
  4044da:	ee28 7a07 	vmul.f32	s14, s16, s14
  4044de:	eec7 7a87 	vdiv.f32	s15, s15, s14
  4044e2:	ee17 0a90 	vmov	r0, s15
  4044e6:	47b8      	blx	r7
  4044e8:	4b47      	ldr	r3, [pc, #284]	; (404608 <legAngCalc+0x198>)
  4044ea:	4798      	blx	r3
  4044ec:	47a8      	blx	r5
	
	float h = asin(H*(sin(b))/B);
  4044ee:	47b8      	blx	r7
  4044f0:	e9cd 0100 	strd	r0, r1, [sp]
  4044f4:	4b45      	ldr	r3, [pc, #276]	; (40460c <legAngCalc+0x19c>)
  4044f6:	4798      	blx	r3
  4044f8:	4680      	mov	r8, r0
  4044fa:	4689      	mov	r9, r1
  4044fc:	ee18 0a10 	vmov	r0, s16
  404500:	47b8      	blx	r7
  404502:	4642      	mov	r2, r8
  404504:	464b      	mov	r3, r9
  404506:	4c42      	ldr	r4, [pc, #264]	; (404610 <legAngCalc+0x1a0>)
  404508:	47a0      	blx	r4
  40450a:	2200      	movs	r2, #0
  40450c:	4b41      	ldr	r3, [pc, #260]	; (404614 <legAngCalc+0x1a4>)
  40450e:	4c42      	ldr	r4, [pc, #264]	; (404618 <legAngCalc+0x1a8>)
  404510:	47a0      	blx	r4
  404512:	4b42      	ldr	r3, [pc, #264]	; (40461c <legAngCalc+0x1ac>)
  404514:	4798      	blx	r3
  404516:	47a8      	blx	r5
  404518:	4683      	mov	fp, r0
	
	angles Ang;
	
	
	if(H*H >= (A*A+B*B))Ang.S3 = h;
  40451a:	eddf 7a41 	vldr	s15, [pc, #260]	; 404620 <legAngCalc+0x1b0>
  40451e:	eef4 aae7 	vcmpe.f32	s21, s15
  404522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  404526:	da09      	bge.n	40453c <legAngCalc+0xcc>
	else Ang.S3 = (M_PI)-h;
  404528:	47b8      	blx	r7
  40452a:	4602      	mov	r2, r0
  40452c:	460b      	mov	r3, r1
  40452e:	a12e      	add	r1, pc, #184	; (adr r1, 4045e8 <legAngCalc+0x178>)
  404530:	e9d1 0100 	ldrd	r0, r1, [r1]
  404534:	4c3b      	ldr	r4, [pc, #236]	; (404624 <legAngCalc+0x1b4>)
  404536:	47a0      	blx	r4
  404538:	47a8      	blx	r5
  40453a:	4683      	mov	fp, r0
	Ang.S2 = (atan2(y,G))+b;
  40453c:	4c2c      	ldr	r4, [pc, #176]	; (4045f0 <legAngCalc+0x180>)
  40453e:	ee1a 0a10 	vmov	r0, s20
  404542:	47a0      	blx	r4
  404544:	4680      	mov	r8, r0
  404546:	4689      	mov	r9, r1
  404548:	ee19 0a90 	vmov	r0, s19
  40454c:	47a0      	blx	r4
  40454e:	4602      	mov	r2, r0
  404550:	460b      	mov	r3, r1
  404552:	4640      	mov	r0, r8
  404554:	4649      	mov	r1, r9
  404556:	4d34      	ldr	r5, [pc, #208]	; (404628 <legAngCalc+0x1b8>)
  404558:	47a8      	blx	r5
  40455a:	e9cd 0102 	strd	r0, r1, [sp, #8]
	Ang.S1 = atan2(x,z);
  40455e:	ee19 0a10 	vmov	r0, s18
  404562:	47a0      	blx	r4
  404564:	4680      	mov	r8, r0
  404566:	4689      	mov	r9, r1
  404568:	ee18 0a90 	vmov	r0, s17
  40456c:	47a0      	blx	r4
  40456e:	4602      	mov	r2, r0
  404570:	460b      	mov	r3, r1
  404572:	4640      	mov	r0, r8
  404574:	4649      	mov	r1, r9
  404576:	47a8      	blx	r5
  404578:	4d1f      	ldr	r5, [pc, #124]	; (4045f8 <legAngCalc+0x188>)
  40457a:	47a8      	blx	r5
	
	Ang.S1 = Ang.S1*180.00/M_PI;
  40457c:	47a0      	blx	r4
  40457e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 404610 <legAngCalc+0x1a0>
  404582:	2200      	movs	r2, #0
  404584:	4b29      	ldr	r3, [pc, #164]	; (40462c <legAngCalc+0x1bc>)
  404586:	47c8      	blx	r9
  404588:	4f23      	ldr	r7, [pc, #140]	; (404618 <legAngCalc+0x1a8>)
  40458a:	a317      	add	r3, pc, #92	; (adr r3, 4045e8 <legAngCalc+0x178>)
  40458c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404590:	47b8      	blx	r7
  404592:	47a8      	blx	r5
  404594:	6030      	str	r0, [r6, #0]
	angles Ang;
	
	
	if(H*H >= (A*A+B*B))Ang.S3 = h;
	else Ang.S3 = (M_PI)-h;
	Ang.S2 = (atan2(y,G))+b;
  404596:	f8df a09c 	ldr.w	sl, [pc, #156]	; 404634 <legAngCalc+0x1c4>
  40459a:	e9dd 0100 	ldrd	r0, r1, [sp]
  40459e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4045a2:	47d0      	blx	sl
  4045a4:	47a8      	blx	r5
	Ang.S1 = atan2(x,z);
	
	Ang.S1 = Ang.S1*180.00/M_PI;
	Ang.S2 = 90 + Ang.S2*180.00/M_PI;
  4045a6:	47a0      	blx	r4
  4045a8:	2200      	movs	r2, #0
  4045aa:	4b20      	ldr	r3, [pc, #128]	; (40462c <legAngCalc+0x1bc>)
  4045ac:	47c8      	blx	r9
  4045ae:	a30e      	add	r3, pc, #56	; (adr r3, 4045e8 <legAngCalc+0x178>)
  4045b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4045b4:	47b8      	blx	r7
  4045b6:	2200      	movs	r2, #0
  4045b8:	4b1d      	ldr	r3, [pc, #116]	; (404630 <legAngCalc+0x1c0>)
  4045ba:	47d0      	blx	sl
  4045bc:	47a8      	blx	r5
  4045be:	6070      	str	r0, [r6, #4]
	Ang.S3 = Ang.S3*180.00/M_PI;
  4045c0:	4658      	mov	r0, fp
  4045c2:	47a0      	blx	r4
  4045c4:	2200      	movs	r2, #0
  4045c6:	4b19      	ldr	r3, [pc, #100]	; (40462c <legAngCalc+0x1bc>)
  4045c8:	47c8      	blx	r9
  4045ca:	a307      	add	r3, pc, #28	; (adr r3, 4045e8 <legAngCalc+0x178>)
  4045cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4045d0:	47b8      	blx	r7
  4045d2:	47a8      	blx	r5
  4045d4:	60b0      	str	r0, [r6, #8]
	
	
	return Ang;
}
  4045d6:	4630      	mov	r0, r6
  4045d8:	b005      	add	sp, #20
  4045da:	ecbd 8b06 	vpop	{d8-d10}
  4045de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045e2:	bf00      	nop
  4045e4:	f3af 8000 	nop.w
  4045e8:	54442d18 	.word	0x54442d18
  4045ec:	400921fb 	.word	0x400921fb
  4045f0:	00408591 	.word	0x00408591
  4045f4:	00406075 	.word	0x00406075
  4045f8:	00408bbd 	.word	0x00408bbd
  4045fc:	46610000 	.word	0x46610000
  404600:	46840800 	.word	0x46840800
  404604:	43700000 	.word	0x43700000
  404608:	00405f21 	.word	0x00405f21
  40460c:	00405e35 	.word	0x00405e35
  404610:	00408639 	.word	0x00408639
  404614:	40604000 	.word	0x40604000
  404618:	0040888d 	.word	0x0040888d
  40461c:	00405fc9 	.word	0x00405fc9
  404620:	46f48800 	.word	0x46f48800
  404624:	004082d1 	.word	0x004082d1
  404628:	00406071 	.word	0x00406071
  40462c:	40668000 	.word	0x40668000
  404630:	40568000 	.word	0x40568000
  404634:	004082d5 	.word	0x004082d5

00404638 <writeLegOut>:

void writeLegOut(int leg, float S0, float S1, float S2) {
  404638:	b570      	push	{r4, r5, r6, lr}
  40463a:	460e      	mov	r6, r1
  40463c:	4615      	mov	r5, r2
  40463e:	461c      	mov	r4, r3
	
	switch (leg) {
  404640:	2805      	cmp	r0, #5
  404642:	d857      	bhi.n	4046f4 <writeLegOut+0xbc>
  404644:	e8df f000 	tbb	[pc, r0]
  404648:	2d1f1103 	.word	0x2d1f1103
  40464c:	493b      	.short	0x493b
	
	case 0:
		WriteServo(L0_S0,S0);
  40464e:	2040      	movs	r0, #64	; 0x40
  404650:	211e      	movs	r1, #30
  404652:	4632      	mov	r2, r6
  404654:	4e28      	ldr	r6, [pc, #160]	; (4046f8 <writeLegOut+0xc0>)
  404656:	47b0      	blx	r6
		WriteServo(L0_S1,S1);
  404658:	2040      	movs	r0, #64	; 0x40
  40465a:	2122      	movs	r1, #34	; 0x22
  40465c:	462a      	mov	r2, r5
  40465e:	47b0      	blx	r6
		WriteServo(L0_S2,S2);
  404660:	2040      	movs	r0, #64	; 0x40
  404662:	2126      	movs	r1, #38	; 0x26
  404664:	4622      	mov	r2, r4
  404666:	47b0      	blx	r6
	break;
  404668:	bd70      	pop	{r4, r5, r6, pc}
	
	case 1:
		WriteServo(L1_S0,S0);
  40466a:	2041      	movs	r0, #65	; 0x41
  40466c:	2106      	movs	r1, #6
  40466e:	4632      	mov	r2, r6
  404670:	4e21      	ldr	r6, [pc, #132]	; (4046f8 <writeLegOut+0xc0>)
  404672:	47b0      	blx	r6
		WriteServo(L1_S1,S1);
  404674:	2041      	movs	r0, #65	; 0x41
  404676:	210a      	movs	r1, #10
  404678:	462a      	mov	r2, r5
  40467a:	47b0      	blx	r6
		WriteServo(L1_S2,S2);
  40467c:	2041      	movs	r0, #65	; 0x41
  40467e:	210e      	movs	r1, #14
  404680:	4622      	mov	r2, r4
  404682:	47b0      	blx	r6
	break;
  404684:	bd70      	pop	{r4, r5, r6, pc}

	case 2:
		WriteServo(L2_S0,S0);
  404686:	2040      	movs	r0, #64	; 0x40
  404688:	2112      	movs	r1, #18
  40468a:	4632      	mov	r2, r6
  40468c:	4e1a      	ldr	r6, [pc, #104]	; (4046f8 <writeLegOut+0xc0>)
  40468e:	47b0      	blx	r6
		WriteServo(L2_S1,S1);
  404690:	2040      	movs	r0, #64	; 0x40
  404692:	2116      	movs	r1, #22
  404694:	462a      	mov	r2, r5
  404696:	47b0      	blx	r6
		WriteServo(L2_S2,S2);
  404698:	2040      	movs	r0, #64	; 0x40
  40469a:	211a      	movs	r1, #26
  40469c:	4622      	mov	r2, r4
  40469e:	47b0      	blx	r6
	break;
  4046a0:	bd70      	pop	{r4, r5, r6, pc}

	case 3:
		WriteServo(L3_S0,S0);
  4046a2:	2041      	movs	r0, #65	; 0x41
  4046a4:	2112      	movs	r1, #18
  4046a6:	4632      	mov	r2, r6
  4046a8:	4e13      	ldr	r6, [pc, #76]	; (4046f8 <writeLegOut+0xc0>)
  4046aa:	47b0      	blx	r6
		WriteServo(L3_S1,S1);
  4046ac:	2041      	movs	r0, #65	; 0x41
  4046ae:	2116      	movs	r1, #22
  4046b0:	462a      	mov	r2, r5
  4046b2:	47b0      	blx	r6
		WriteServo(L3_S2,S2);
  4046b4:	2041      	movs	r0, #65	; 0x41
  4046b6:	211a      	movs	r1, #26
  4046b8:	4622      	mov	r2, r4
  4046ba:	47b0      	blx	r6
	break;
  4046bc:	bd70      	pop	{r4, r5, r6, pc}

	case 4:
		WriteServo(L4_S0,S0);
  4046be:	2040      	movs	r0, #64	; 0x40
  4046c0:	2106      	movs	r1, #6
  4046c2:	4632      	mov	r2, r6
  4046c4:	4e0c      	ldr	r6, [pc, #48]	; (4046f8 <writeLegOut+0xc0>)
  4046c6:	47b0      	blx	r6
		WriteServo(L4_S1,S1);
  4046c8:	2040      	movs	r0, #64	; 0x40
  4046ca:	210a      	movs	r1, #10
  4046cc:	462a      	mov	r2, r5
  4046ce:	47b0      	blx	r6
		WriteServo(L4_S2,S2);
  4046d0:	2040      	movs	r0, #64	; 0x40
  4046d2:	210e      	movs	r1, #14
  4046d4:	4622      	mov	r2, r4
  4046d6:	47b0      	blx	r6
	break;
  4046d8:	bd70      	pop	{r4, r5, r6, pc}

	case 5:
		WriteServo(L5_S0,S0);
  4046da:	2041      	movs	r0, #65	; 0x41
  4046dc:	211e      	movs	r1, #30
  4046de:	4632      	mov	r2, r6
  4046e0:	4e05      	ldr	r6, [pc, #20]	; (4046f8 <writeLegOut+0xc0>)
  4046e2:	47b0      	blx	r6
		WriteServo(L5_S1,S1);
  4046e4:	2041      	movs	r0, #65	; 0x41
  4046e6:	2122      	movs	r1, #34	; 0x22
  4046e8:	462a      	mov	r2, r5
  4046ea:	47b0      	blx	r6
		WriteServo(L5_S2,S2);
  4046ec:	2041      	movs	r0, #65	; 0x41
  4046ee:	2126      	movs	r1, #38	; 0x26
  4046f0:	4622      	mov	r2, r4
  4046f2:	47b0      	blx	r6
  4046f4:	bd70      	pop	{r4, r5, r6, pc}
  4046f6:	bf00      	nop
  4046f8:	00403b79 	.word	0x00403b79

004046fc <cmdLED>:
 */ 
#include <Hexabot/Hexabot_Cmd.h>
#include <Hexabot/Hexabot.h>
#include <DW1000.h>

void cmdLED(int L, int onOff) {
  4046fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4046fe:	b09b      	sub	sp, #108	; 0x6c
  404700:	4604      	mov	r4, r0
  404702:	460d      	mov	r5, r1
	extern int VerboseMode;
	char buf[100];
	
	switch(L) {
  404704:	2809      	cmp	r0, #9
  404706:	f200 80ad 	bhi.w	404864 <cmdLED+0x168>
  40470a:	e8df f000 	tbb	[pc, r0]
  40470e:	1205      	.short	0x1205
  404710:	46392c1f 	.word	0x46392c1f
  404714:	69ab5e51 	.word	0x69ab5e51
		case 0:
			if(onOff) pio_set(LED0);
  404718:	b129      	cbz	r1, 404726 <cmdLED+0x2a>
  40471a:	4859      	ldr	r0, [pc, #356]	; (404880 <cmdLED+0x184>)
  40471c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404720:	4b58      	ldr	r3, [pc, #352]	; (404884 <cmdLED+0x188>)
  404722:	4798      	blx	r3
  404724:	e09e      	b.n	404864 <cmdLED+0x168>
			else pio_clear(LED0);
  404726:	4856      	ldr	r0, [pc, #344]	; (404880 <cmdLED+0x184>)
  404728:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40472c:	4b56      	ldr	r3, [pc, #344]	; (404888 <cmdLED+0x18c>)
  40472e:	4798      	blx	r3
  404730:	e098      	b.n	404864 <cmdLED+0x168>
		break;
		
		case 1:
			if(onOff) pio_set(LED1);
  404732:	b129      	cbz	r1, 404740 <cmdLED+0x44>
  404734:	4852      	ldr	r0, [pc, #328]	; (404880 <cmdLED+0x184>)
  404736:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40473a:	4b52      	ldr	r3, [pc, #328]	; (404884 <cmdLED+0x188>)
  40473c:	4798      	blx	r3
  40473e:	e091      	b.n	404864 <cmdLED+0x168>
			else pio_clear(LED1);
  404740:	484f      	ldr	r0, [pc, #316]	; (404880 <cmdLED+0x184>)
  404742:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  404746:	4b50      	ldr	r3, [pc, #320]	; (404888 <cmdLED+0x18c>)
  404748:	4798      	blx	r3
  40474a:	e08b      	b.n	404864 <cmdLED+0x168>
		break;
		
		case 2:
			if(onOff) pio_set(LED2);
  40474c:	b129      	cbz	r1, 40475a <cmdLED+0x5e>
  40474e:	484c      	ldr	r0, [pc, #304]	; (404880 <cmdLED+0x184>)
  404750:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  404754:	4b4b      	ldr	r3, [pc, #300]	; (404884 <cmdLED+0x188>)
  404756:	4798      	blx	r3
  404758:	e084      	b.n	404864 <cmdLED+0x168>
			else pio_clear(LED2);
  40475a:	4849      	ldr	r0, [pc, #292]	; (404880 <cmdLED+0x184>)
  40475c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  404760:	4b49      	ldr	r3, [pc, #292]	; (404888 <cmdLED+0x18c>)
  404762:	4798      	blx	r3
  404764:	e07e      	b.n	404864 <cmdLED+0x168>
		break;
		
		case 3:
			if(onOff) pio_set(LED3);
  404766:	b129      	cbz	r1, 404774 <cmdLED+0x78>
  404768:	4845      	ldr	r0, [pc, #276]	; (404880 <cmdLED+0x184>)
  40476a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  40476e:	4b45      	ldr	r3, [pc, #276]	; (404884 <cmdLED+0x188>)
  404770:	4798      	blx	r3
  404772:	e077      	b.n	404864 <cmdLED+0x168>
			else pio_clear(LED3);
  404774:	4842      	ldr	r0, [pc, #264]	; (404880 <cmdLED+0x184>)
  404776:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  40477a:	4b43      	ldr	r3, [pc, #268]	; (404888 <cmdLED+0x18c>)
  40477c:	4798      	blx	r3
  40477e:	e071      	b.n	404864 <cmdLED+0x168>
		break;
		
		case 4:
			if(onOff) pio_set(LED4);
  404780:	b129      	cbz	r1, 40478e <cmdLED+0x92>
  404782:	4842      	ldr	r0, [pc, #264]	; (40488c <cmdLED+0x190>)
  404784:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  404788:	4b3e      	ldr	r3, [pc, #248]	; (404884 <cmdLED+0x188>)
  40478a:	4798      	blx	r3
  40478c:	e06a      	b.n	404864 <cmdLED+0x168>
			else pio_clear(LED4);
  40478e:	483f      	ldr	r0, [pc, #252]	; (40488c <cmdLED+0x190>)
  404790:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  404794:	4b3c      	ldr	r3, [pc, #240]	; (404888 <cmdLED+0x18c>)
  404796:	4798      	blx	r3
  404798:	e064      	b.n	404864 <cmdLED+0x168>
		break;
		
		case 5:
			if(onOff) pio_set(LED5);
  40479a:	b121      	cbz	r1, 4047a6 <cmdLED+0xaa>
  40479c:	4838      	ldr	r0, [pc, #224]	; (404880 <cmdLED+0x184>)
  40479e:	2104      	movs	r1, #4
  4047a0:	4b38      	ldr	r3, [pc, #224]	; (404884 <cmdLED+0x188>)
  4047a2:	4798      	blx	r3
  4047a4:	e05e      	b.n	404864 <cmdLED+0x168>
			else pio_clear(LED5);
  4047a6:	4836      	ldr	r0, [pc, #216]	; (404880 <cmdLED+0x184>)
  4047a8:	2104      	movs	r1, #4
  4047aa:	4b37      	ldr	r3, [pc, #220]	; (404888 <cmdLED+0x18c>)
  4047ac:	4798      	blx	r3
  4047ae:	e059      	b.n	404864 <cmdLED+0x168>
		break;
		
		case 6:
			if(onOff) pio_set(LED6);
  4047b0:	b129      	cbz	r1, 4047be <cmdLED+0xc2>
  4047b2:	4833      	ldr	r0, [pc, #204]	; (404880 <cmdLED+0x184>)
  4047b4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4047b8:	4b32      	ldr	r3, [pc, #200]	; (404884 <cmdLED+0x188>)
  4047ba:	4798      	blx	r3
  4047bc:	e052      	b.n	404864 <cmdLED+0x168>
			else pio_clear(LED6);
  4047be:	4830      	ldr	r0, [pc, #192]	; (404880 <cmdLED+0x184>)
  4047c0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4047c4:	4b30      	ldr	r3, [pc, #192]	; (404888 <cmdLED+0x18c>)
  4047c6:	4798      	blx	r3
  4047c8:	e04c      	b.n	404864 <cmdLED+0x168>
		break;
		
		case 7:
			if(onOff) pio_set(LED7);
  4047ca:	b121      	cbz	r1, 4047d6 <cmdLED+0xda>
  4047cc:	482c      	ldr	r0, [pc, #176]	; (404880 <cmdLED+0x184>)
  4047ce:	2140      	movs	r1, #64	; 0x40
  4047d0:	4b2c      	ldr	r3, [pc, #176]	; (404884 <cmdLED+0x188>)
  4047d2:	4798      	blx	r3
  4047d4:	e046      	b.n	404864 <cmdLED+0x168>
			else pio_clear(LED7);
  4047d6:	482a      	ldr	r0, [pc, #168]	; (404880 <cmdLED+0x184>)
  4047d8:	2140      	movs	r1, #64	; 0x40
  4047da:	4b2b      	ldr	r3, [pc, #172]	; (404888 <cmdLED+0x18c>)
  4047dc:	4798      	blx	r3
  4047de:	e041      	b.n	404864 <cmdLED+0x168>
		break;
		
		case 9:
			if(onOff) {
  4047e0:	b301      	cbz	r1, 404824 <cmdLED+0x128>
				pio_set(LED0);
  4047e2:	4f27      	ldr	r7, [pc, #156]	; (404880 <cmdLED+0x184>)
  4047e4:	4638      	mov	r0, r7
  4047e6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4047ea:	4e26      	ldr	r6, [pc, #152]	; (404884 <cmdLED+0x188>)
  4047ec:	47b0      	blx	r6
				pio_set(LED1);
  4047ee:	4638      	mov	r0, r7
  4047f0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4047f4:	47b0      	blx	r6
				pio_set(LED2);
  4047f6:	4638      	mov	r0, r7
  4047f8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4047fc:	47b0      	blx	r6
				pio_set(LED3);
  4047fe:	4638      	mov	r0, r7
  404800:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  404804:	47b0      	blx	r6
				pio_set(LED4);
  404806:	4821      	ldr	r0, [pc, #132]	; (40488c <cmdLED+0x190>)
  404808:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40480c:	47b0      	blx	r6
				pio_set(LED5);
  40480e:	4638      	mov	r0, r7
  404810:	2104      	movs	r1, #4
  404812:	47b0      	blx	r6
				pio_set(LED6);
  404814:	4638      	mov	r0, r7
  404816:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40481a:	47b0      	blx	r6
				pio_set(LED7);
  40481c:	4638      	mov	r0, r7
  40481e:	2140      	movs	r1, #64	; 0x40
  404820:	47b0      	blx	r6
  404822:	e01f      	b.n	404864 <cmdLED+0x168>
			}
			else
			{
				 pio_clear(LED0);
  404824:	4f16      	ldr	r7, [pc, #88]	; (404880 <cmdLED+0x184>)
  404826:	4638      	mov	r0, r7
  404828:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40482c:	4e16      	ldr	r6, [pc, #88]	; (404888 <cmdLED+0x18c>)
  40482e:	47b0      	blx	r6
				 pio_clear(LED1);
  404830:	4638      	mov	r0, r7
  404832:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  404836:	47b0      	blx	r6
				 pio_clear(LED2);
  404838:	4638      	mov	r0, r7
  40483a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40483e:	47b0      	blx	r6
				 pio_clear(LED3);
  404840:	4638      	mov	r0, r7
  404842:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  404846:	47b0      	blx	r6
				 pio_clear(LED4);
  404848:	4810      	ldr	r0, [pc, #64]	; (40488c <cmdLED+0x190>)
  40484a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40484e:	47b0      	blx	r6
				 pio_clear(LED5);
  404850:	4638      	mov	r0, r7
  404852:	2104      	movs	r1, #4
  404854:	47b0      	blx	r6
				 pio_clear(LED6);
  404856:	4638      	mov	r0, r7
  404858:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40485c:	47b0      	blx	r6
				 pio_clear(LED7); 
  40485e:	4638      	mov	r0, r7
  404860:	2140      	movs	r1, #64	; 0x40
  404862:	47b0      	blx	r6
			}
		break;
		
	}
		if(VerboseMode) {
  404864:	4b0a      	ldr	r3, [pc, #40]	; (404890 <cmdLED+0x194>)
  404866:	681b      	ldr	r3, [r3, #0]
  404868:	b143      	cbz	r3, 40487c <cmdLED+0x180>
		sprintf(buf,"LED%d SET TO %d\n",L,onOff);
  40486a:	a801      	add	r0, sp, #4
  40486c:	4909      	ldr	r1, [pc, #36]	; (404894 <cmdLED+0x198>)
  40486e:	4622      	mov	r2, r4
  404870:	462b      	mov	r3, r5
  404872:	4c09      	ldr	r4, [pc, #36]	; (404898 <cmdLED+0x19c>)
  404874:	47a0      	blx	r4
		sendDebugString(buf);
  404876:	a801      	add	r0, sp, #4
  404878:	4b08      	ldr	r3, [pc, #32]	; (40489c <cmdLED+0x1a0>)
  40487a:	4798      	blx	r3
	}

}
  40487c:	b01b      	add	sp, #108	; 0x6c
  40487e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404880:	400e0e00 	.word	0x400e0e00
  404884:	004027bd 	.word	0x004027bd
  404888:	004027c1 	.word	0x004027c1
  40488c:	400e1000 	.word	0x400e1000
  404890:	2040c42c 	.word	0x2040c42c
  404894:	0040f41c 	.word	0x0040f41c
  404898:	00409501 	.word	0x00409501
  40489c:	0040019d 	.word	0x0040019d

004048a0 <cmdServoMan>:

void cmdServoMan(int L,int S ,int angle) {
  4048a0:	b570      	push	{r4, r5, r6, lr}
  4048a2:	b09c      	sub	sp, #112	; 0x70
  4048a4:	4604      	mov	r4, r0
  4048a6:	460d      	mov	r5, r1
  4048a8:	4616      	mov	r6, r2
	extern int VerboseMode;
	char buf[100];
	
	switch (L) {
  4048aa:	2805      	cmp	r0, #5
  4048ac:	d84b      	bhi.n	404946 <cmdServoMan+0xa6>
  4048ae:	e8df f000 	tbb	[pc, r0]
  4048b2:	0f03      	.short	0x0f03
  4048b4:	3f33271b 	.word	0x3f33271b
		
	case 0:
	WriteServo(L0_S0+0x04*S,angle);
  4048b8:	0089      	lsls	r1, r1, #2
  4048ba:	2040      	movs	r0, #64	; 0x40
  4048bc:	311e      	adds	r1, #30
  4048be:	ee07 2a90 	vmov	s15, r2
  4048c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4048c6:	ee17 2a90 	vmov	r2, s15
  4048ca:	4b26      	ldr	r3, [pc, #152]	; (404964 <cmdServoMan+0xc4>)
  4048cc:	4798      	blx	r3
	break;
  4048ce:	e03a      	b.n	404946 <cmdServoMan+0xa6>
	
	case 1:
	WriteServo(L1_S0+0x04*S,angle);
  4048d0:	0089      	lsls	r1, r1, #2
  4048d2:	2041      	movs	r0, #65	; 0x41
  4048d4:	3106      	adds	r1, #6
  4048d6:	ee07 2a90 	vmov	s15, r2
  4048da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4048de:	ee17 2a90 	vmov	r2, s15
  4048e2:	4b20      	ldr	r3, [pc, #128]	; (404964 <cmdServoMan+0xc4>)
  4048e4:	4798      	blx	r3
	break;
  4048e6:	e02e      	b.n	404946 <cmdServoMan+0xa6>
	
	case 2:
	WriteServo(L2_S0+0x04*S,angle);
  4048e8:	0089      	lsls	r1, r1, #2
  4048ea:	2040      	movs	r0, #64	; 0x40
  4048ec:	3112      	adds	r1, #18
  4048ee:	ee07 2a90 	vmov	s15, r2
  4048f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4048f6:	ee17 2a90 	vmov	r2, s15
  4048fa:	4b1a      	ldr	r3, [pc, #104]	; (404964 <cmdServoMan+0xc4>)
  4048fc:	4798      	blx	r3
	break;
  4048fe:	e022      	b.n	404946 <cmdServoMan+0xa6>
	
	case 3:
	WriteServo(L3_S0+0x04*S,angle);
  404900:	0089      	lsls	r1, r1, #2
  404902:	2041      	movs	r0, #65	; 0x41
  404904:	3112      	adds	r1, #18
  404906:	ee07 2a90 	vmov	s15, r2
  40490a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40490e:	ee17 2a90 	vmov	r2, s15
  404912:	4b14      	ldr	r3, [pc, #80]	; (404964 <cmdServoMan+0xc4>)
  404914:	4798      	blx	r3
	break;
  404916:	e016      	b.n	404946 <cmdServoMan+0xa6>
	
	case 4:
	WriteServo(L4_S0+0x04*S,angle);
  404918:	0089      	lsls	r1, r1, #2
  40491a:	2040      	movs	r0, #64	; 0x40
  40491c:	3106      	adds	r1, #6
  40491e:	ee07 2a90 	vmov	s15, r2
  404922:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  404926:	ee17 2a90 	vmov	r2, s15
  40492a:	4b0e      	ldr	r3, [pc, #56]	; (404964 <cmdServoMan+0xc4>)
  40492c:	4798      	blx	r3
	break;
  40492e:	e00a      	b.n	404946 <cmdServoMan+0xa6>
	
	case 5:
	WriteServo(L5_S0+0x04*S,angle);
  404930:	0089      	lsls	r1, r1, #2
  404932:	2041      	movs	r0, #65	; 0x41
  404934:	311e      	adds	r1, #30
  404936:	ee07 2a90 	vmov	s15, r2
  40493a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40493e:	ee17 2a90 	vmov	r2, s15
  404942:	4b08      	ldr	r3, [pc, #32]	; (404964 <cmdServoMan+0xc4>)
  404944:	4798      	blx	r3
	break;
	}
	
	if(VerboseMode) {
  404946:	4b08      	ldr	r3, [pc, #32]	; (404968 <cmdServoMan+0xc8>)
  404948:	681b      	ldr	r3, [r3, #0]
  40494a:	b14b      	cbz	r3, 404960 <cmdServoMan+0xc0>
		sprintf(buf,"SERVO LEG:%d,SERVO:%d MOVED TO %d\n",L,S,angle);
  40494c:	9600      	str	r6, [sp, #0]
  40494e:	a803      	add	r0, sp, #12
  404950:	4906      	ldr	r1, [pc, #24]	; (40496c <cmdServoMan+0xcc>)
  404952:	4622      	mov	r2, r4
  404954:	462b      	mov	r3, r5
  404956:	4c06      	ldr	r4, [pc, #24]	; (404970 <cmdServoMan+0xd0>)
  404958:	47a0      	blx	r4
		sendDebugString(buf);
  40495a:	a803      	add	r0, sp, #12
  40495c:	4b05      	ldr	r3, [pc, #20]	; (404974 <cmdServoMan+0xd4>)
  40495e:	4798      	blx	r3
	}
	
}
  404960:	b01c      	add	sp, #112	; 0x70
  404962:	bd70      	pop	{r4, r5, r6, pc}
  404964:	00403b79 	.word	0x00403b79
  404968:	2040c42c 	.word	0x2040c42c
  40496c:	0040f430 	.word	0x0040f430
  404970:	00409501 	.word	0x00409501
  404974:	0040019d 	.word	0x0040019d

00404978 <cmdBatVolt>:

void cmdBatVolt() {
  404978:	b510      	push	{r4, lr}
  40497a:	b09a      	sub	sp, #104	; 0x68
	char buf[100];
	sprintf(buf,"Battery Voltage:%f\n",getBatVoltage());
  40497c:	4b07      	ldr	r3, [pc, #28]	; (40499c <cmdBatVolt+0x24>)
  40497e:	4798      	blx	r3
  404980:	4b07      	ldr	r3, [pc, #28]	; (4049a0 <cmdBatVolt+0x28>)
  404982:	4798      	blx	r3
  404984:	4602      	mov	r2, r0
  404986:	460b      	mov	r3, r1
  404988:	a801      	add	r0, sp, #4
  40498a:	4906      	ldr	r1, [pc, #24]	; (4049a4 <cmdBatVolt+0x2c>)
  40498c:	4c06      	ldr	r4, [pc, #24]	; (4049a8 <cmdBatVolt+0x30>)
  40498e:	47a0      	blx	r4
	sendDebugString(buf);
  404990:	a801      	add	r0, sp, #4
  404992:	4b06      	ldr	r3, [pc, #24]	; (4049ac <cmdBatVolt+0x34>)
  404994:	4798      	blx	r3
}
  404996:	b01a      	add	sp, #104	; 0x68
  404998:	bd10      	pop	{r4, pc}
  40499a:	bf00      	nop
  40499c:	00404179 	.word	0x00404179
  4049a0:	00408591 	.word	0x00408591
  4049a4:	0040f454 	.word	0x0040f454
  4049a8:	00409501 	.word	0x00409501
  4049ac:	0040019d 	.word	0x0040019d

004049b0 <cmdWalk>:
	dumpFrame(dumploc);
}

void cmdWalk(int maxi) {
	extern walk_data hexabot_walk;
	hexabot_walk.i = 0;
  4049b0:	4b03      	ldr	r3, [pc, #12]	; (4049c0 <cmdWalk+0x10>)
  4049b2:	2200      	movs	r2, #0
  4049b4:	625a      	str	r2, [r3, #36]	; 0x24
	hexabot_walk.max_i = maxi;
  4049b6:	6218      	str	r0, [r3, #32]
	hexabot_walk.Walk_EN = 1;
  4049b8:	2201      	movs	r2, #1
  4049ba:	61da      	str	r2, [r3, #28]
  4049bc:	4770      	bx	lr
  4049be:	bf00      	nop
  4049c0:	2040c554 	.word	0x2040c554

004049c4 <cmdTestDW1000>:
}

void cmdTestDW1000() {
  4049c4:	b570      	push	{r4, r5, r6, lr}
  4049c6:	b08e      	sub	sp, #56	; 0x38
	char buf[40];
	DW1000_toggleGPIO_MODE();
  4049c8:	4b15      	ldr	r3, [pc, #84]	; (404a20 <cmdTestDW1000+0x5c>)
  4049ca:	4798      	blx	r3
	DW1000_writeReg(PMSC_ID, DW1000_SUB, PMSC_LEDC_OFFSET, 0x000FFFFF, PMSC_LEDC_LEN);
  4049cc:	4a15      	ldr	r2, [pc, #84]	; (404a24 <cmdTestDW1000+0x60>)
  4049ce:	2300      	movs	r3, #0
  4049d0:	e9cd 2300 	strd	r2, r3, [sp]
  4049d4:	2304      	movs	r3, #4
  4049d6:	9302      	str	r3, [sp, #8]
  4049d8:	2036      	movs	r0, #54	; 0x36
  4049da:	2101      	movs	r1, #1
  4049dc:	2228      	movs	r2, #40	; 0x28
  4049de:	4b12      	ldr	r3, [pc, #72]	; (404a28 <cmdTestDW1000+0x64>)
  4049e0:	4798      	blx	r3

	delay_us(1);
  4049e2:	2033      	movs	r0, #51	; 0x33
  4049e4:	4b11      	ldr	r3, [pc, #68]	; (404a2c <cmdTestDW1000+0x68>)
  4049e6:	4798      	blx	r3
	sprintf(buf,"TestDevID: 0x%x\n",DW1000_readDeviceIdentifier());
  4049e8:	4b11      	ldr	r3, [pc, #68]	; (404a30 <cmdTestDW1000+0x6c>)
  4049ea:	4798      	blx	r3
  4049ec:	4602      	mov	r2, r0
  4049ee:	460b      	mov	r3, r1
  4049f0:	a804      	add	r0, sp, #16
  4049f2:	4910      	ldr	r1, [pc, #64]	; (404a34 <cmdTestDW1000+0x70>)
  4049f4:	4e10      	ldr	r6, [pc, #64]	; (404a38 <cmdTestDW1000+0x74>)
  4049f6:	47b0      	blx	r6
	sendDebugString(buf);
  4049f8:	a804      	add	r0, sp, #16
  4049fa:	4c10      	ldr	r4, [pc, #64]	; (404a3c <cmdTestDW1000+0x78>)
  4049fc:	47a0      	blx	r4
	sendDebugString("\n");
  4049fe:	4d10      	ldr	r5, [pc, #64]	; (404a40 <cmdTestDW1000+0x7c>)
  404a00:	4628      	mov	r0, r5
  404a02:	47a0      	blx	r4
	sprintf(buf,"SysStatus: 0x%x\n", DW1000_readSystemStatus());
  404a04:	4b0f      	ldr	r3, [pc, #60]	; (404a44 <cmdTestDW1000+0x80>)
  404a06:	4798      	blx	r3
  404a08:	4602      	mov	r2, r0
  404a0a:	460b      	mov	r3, r1
  404a0c:	a804      	add	r0, sp, #16
  404a0e:	490e      	ldr	r1, [pc, #56]	; (404a48 <cmdTestDW1000+0x84>)
  404a10:	47b0      	blx	r6
	sendDebugString(buf);
  404a12:	a804      	add	r0, sp, #16
  404a14:	47a0      	blx	r4
	sendDebugString("\n");
  404a16:	4628      	mov	r0, r5
  404a18:	47a0      	blx	r4
	
	
}
  404a1a:	b00e      	add	sp, #56	; 0x38
  404a1c:	bd70      	pop	{r4, r5, r6, pc}
  404a1e:	bf00      	nop
  404a20:	004038f5 	.word	0x004038f5
  404a24:	000fffff 	.word	0x000fffff
  404a28:	004037f1 	.word	0x004037f1
  404a2c:	20400001 	.word	0x20400001
  404a30:	004037bd 	.word	0x004037bd
  404a34:	0040f468 	.word	0x0040f468
  404a38:	00409501 	.word	0x00409501
  404a3c:	0040019d 	.word	0x0040019d
  404a40:	0040eff4 	.word	0x0040eff4
  404a44:	004037d1 	.word	0x004037d1
  404a48:	0040f47c 	.word	0x0040f47c

00404a4c <cmdDWMsend>:

void cmdDWMsend(char* tosend) {
  404a4c:	b530      	push	{r4, r5, lr}
  404a4e:	b083      	sub	sp, #12
  404a50:	4605      	mov	r5, r0
	DW1000_writeTxBuffer(0,tosend,strlen(tosend));
  404a52:	4c08      	ldr	r4, [pc, #32]	; (404a74 <cmdDWMsend+0x28>)
  404a54:	47a0      	blx	r4
  404a56:	9000      	str	r0, [sp, #0]
  404a58:	2000      	movs	r0, #0
  404a5a:	462a      	mov	r2, r5
  404a5c:	17eb      	asrs	r3, r5, #31
  404a5e:	4906      	ldr	r1, [pc, #24]	; (404a78 <cmdDWMsend+0x2c>)
  404a60:	4788      	blx	r1
	DW1000_setTxFrameControl(strlen(tosend));
  404a62:	4628      	mov	r0, r5
  404a64:	47a0      	blx	r4
  404a66:	4b05      	ldr	r3, [pc, #20]	; (404a7c <cmdDWMsend+0x30>)
  404a68:	4798      	blx	r3
	DW1000_startTx();
  404a6a:	4b05      	ldr	r3, [pc, #20]	; (404a80 <cmdDWMsend+0x34>)
  404a6c:	4798      	blx	r3
}
  404a6e:	b003      	add	sp, #12
  404a70:	bd30      	pop	{r4, r5, pc}
  404a72:	bf00      	nop
  404a74:	0040983d 	.word	0x0040983d
  404a78:	00403951 	.word	0x00403951
  404a7c:	0040392d 	.word	0x0040392d
  404a80:	00403971 	.word	0x00403971

00404a84 <cmdOverrideLEDDWM1000>:

void cmdOverrideLEDDWM1000() {
  404a84:	b530      	push	{r4, r5, lr}
  404a86:	b085      	sub	sp, #20
	DW1000_writeReg(GPIO_CTRL_ID, DW1000_SUB, GPIO_MODE_OFFSET, 0x00000000, GPIO_MODE_LEN);
  404a88:	2200      	movs	r2, #0
  404a8a:	2300      	movs	r3, #0
  404a8c:	e9cd 2300 	strd	r2, r3, [sp]
  404a90:	2504      	movs	r5, #4
  404a92:	9502      	str	r5, [sp, #8]
  404a94:	2026      	movs	r0, #38	; 0x26
  404a96:	2101      	movs	r1, #1
  404a98:	4c0a      	ldr	r4, [pc, #40]	; (404ac4 <cmdOverrideLEDDWM1000+0x40>)
  404a9a:	47a0      	blx	r4
	DW1000_writeReg(GPIO_CTRL_ID, DW1000_SUB, 0x8, 0x000000F0, GPIO_MODE_LEN);
  404a9c:	22f0      	movs	r2, #240	; 0xf0
  404a9e:	2300      	movs	r3, #0
  404aa0:	e9cd 2300 	strd	r2, r3, [sp]
  404aa4:	9502      	str	r5, [sp, #8]
  404aa6:	2026      	movs	r0, #38	; 0x26
  404aa8:	2101      	movs	r1, #1
  404aaa:	2208      	movs	r2, #8
  404aac:	47a0      	blx	r4
	DW1000_writeReg(GPIO_CTRL_ID, DW1000_SUB, 0xC, 0x000000FF, GPIO_MODE_LEN);
  404aae:	22ff      	movs	r2, #255	; 0xff
  404ab0:	2300      	movs	r3, #0
  404ab2:	e9cd 2300 	strd	r2, r3, [sp]
  404ab6:	9502      	str	r5, [sp, #8]
  404ab8:	2026      	movs	r0, #38	; 0x26
  404aba:	2101      	movs	r1, #1
  404abc:	220c      	movs	r2, #12
  404abe:	47a0      	blx	r4
}
  404ac0:	b005      	add	sp, #20
  404ac2:	bd30      	pop	{r4, r5, pc}
  404ac4:	004037f1 	.word	0x004037f1

00404ac8 <cmdWriteTestDW1000>:

void cmdWriteTestDW1000(uint64_t toRW) {
  404ac8:	b510      	push	{r4, lr}
  404aca:	b08e      	sub	sp, #56	; 0x38
	char buf[40];
	DW1000_writeReg(PANADR_ID,DW1000_NO_SUB,DW1000_NO_OFFSET,toRW,PANADR_LEN);
  404acc:	e9cd 0100 	strd	r0, r1, [sp]
  404ad0:	2404      	movs	r4, #4
  404ad2:	9402      	str	r4, [sp, #8]
  404ad4:	2003      	movs	r0, #3
  404ad6:	2100      	movs	r1, #0
  404ad8:	460a      	mov	r2, r1
  404ada:	4b09      	ldr	r3, [pc, #36]	; (404b00 <cmdWriteTestDW1000+0x38>)
  404adc:	4798      	blx	r3
	sprintf(buf,"ID WRITTEN\nREAD BACK: 0x%x\n",DW1000_readReg(PANADR_ID,DW1000_NO_SUB,DW1000_NO_OFFSET,PANADR_LEN));
  404ade:	2003      	movs	r0, #3
  404ae0:	2100      	movs	r1, #0
  404ae2:	460a      	mov	r2, r1
  404ae4:	4623      	mov	r3, r4
  404ae6:	4c07      	ldr	r4, [pc, #28]	; (404b04 <cmdWriteTestDW1000+0x3c>)
  404ae8:	47a0      	blx	r4
  404aea:	4602      	mov	r2, r0
  404aec:	460b      	mov	r3, r1
  404aee:	a804      	add	r0, sp, #16
  404af0:	4905      	ldr	r1, [pc, #20]	; (404b08 <cmdWriteTestDW1000+0x40>)
  404af2:	4c06      	ldr	r4, [pc, #24]	; (404b0c <cmdWriteTestDW1000+0x44>)
  404af4:	47a0      	blx	r4
	sendDebugString(buf);	
  404af6:	a804      	add	r0, sp, #16
  404af8:	4b05      	ldr	r3, [pc, #20]	; (404b10 <cmdWriteTestDW1000+0x48>)
  404afa:	4798      	blx	r3
}
  404afc:	b00e      	add	sp, #56	; 0x38
  404afe:	bd10      	pop	{r4, pc}
  404b00:	004037f1 	.word	0x004037f1
  404b04:	004036f5 	.word	0x004036f5
  404b08:	0040f490 	.word	0x0040f490
  404b0c:	00409501 	.word	0x00409501
  404b10:	0040019d 	.word	0x0040019d

00404b14 <vTask1>:
	sendDebugString("RTOS HAS RETURNED. THIS SHOULD EVER HAPPEN. EXTREME ERROR\n");
	return 0;
	/* Insert application code here, after the board has been initialized. */
}

void vTask1 (void* pvParameters) {
  404b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	sendDebugString("TASK1 INITIALIZATION - STARTED\n");
  404b16:	4810      	ldr	r0, [pc, #64]	; (404b58 <vTask1+0x44>)
  404b18:	4c10      	ldr	r4, [pc, #64]	; (404b5c <vTask1+0x48>)
  404b1a:	47a0      	blx	r4
	TickType_t xLastWakeTime = xTaskGetTickCount();
  404b1c:	4b10      	ldr	r3, [pc, #64]	; (404b60 <vTask1+0x4c>)
  404b1e:	4798      	blx	r3
	uint8_t T = 0;
	int cleanTest = 1;
	int testCountPass = 0;
	char Qbuf[20];
	char buf[20];
	pio_set(LED0);
  404b20:	4810      	ldr	r0, [pc, #64]	; (404b64 <vTask1+0x50>)
  404b22:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404b26:	4b10      	ldr	r3, [pc, #64]	; (404b68 <vTask1+0x54>)
  404b28:	4798      	blx	r3
	int testCountFail = 0;
	sendDebugString("TASK1 INITIALIZATION - FINISHED | ENTERING INFINITE LOOP\n");
  404b2a:	4810      	ldr	r0, [pc, #64]	; (404b6c <vTask1+0x58>)
  404b2c:	47a0      	blx	r4
}

void vTask1 (void* pvParameters) {
	sendDebugString("TASK1 INITIALIZATION - STARTED\n");
	TickType_t xLastWakeTime = xTaskGetTickCount();
	int tg = 1;
  404b2e:	2401      	movs	r4, #1
				if(tg) {
					pio_set(LED0);
					tg = !tg;
				}
				else {
					pio_clear(LED0);	
  404b30:	4d0c      	ldr	r5, [pc, #48]	; (404b64 <vTask1+0x50>)
  404b32:	4f0f      	ldr	r7, [pc, #60]	; (404b70 <vTask1+0x5c>)
	pio_set(LED0);
	int testCountFail = 0;
	sendDebugString("TASK1 INITIALIZATION - FINISHED | ENTERING INFINITE LOOP\n");
	for(;;) {
				if(tg) {
					pio_set(LED0);
  404b34:	4e0c      	ldr	r6, [pc, #48]	; (404b68 <vTask1+0x54>)
	char buf[20];
	pio_set(LED0);
	int testCountFail = 0;
	sendDebugString("TASK1 INITIALIZATION - FINISHED | ENTERING INFINITE LOOP\n");
	for(;;) {
				if(tg) {
  404b36:	b12c      	cbz	r4, 404b44 <vTask1+0x30>
					pio_set(LED0);
  404b38:	4628      	mov	r0, r5
  404b3a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404b3e:	47b0      	blx	r6
					tg = !tg;
  404b40:	2400      	movs	r4, #0
  404b42:	e004      	b.n	404b4e <vTask1+0x3a>
				}
				else {
					pio_clear(LED0);	
  404b44:	4628      	mov	r0, r5
  404b46:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404b4a:	47b8      	blx	r7
					tg = !tg;
  404b4c:	2401      	movs	r4, #1
				}	
				vTaskDelay(1000);
  404b4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  404b52:	4b08      	ldr	r3, [pc, #32]	; (404b74 <vTask1+0x60>)
  404b54:	4798      	blx	r3
	}
  404b56:	e7ee      	b.n	404b36 <vTask1+0x22>
  404b58:	0040f4ac 	.word	0x0040f4ac
  404b5c:	0040019d 	.word	0x0040019d
  404b60:	00401ae5 	.word	0x00401ae5
  404b64:	400e0e00 	.word	0x400e0e00
  404b68:	004027bd 	.word	0x004027bd
  404b6c:	0040f4cc 	.word	0x0040f4cc
  404b70:	004027c1 	.word	0x004027c1
  404b74:	00401d3d 	.word	0x00401d3d

00404b78 <LegControlTask>:
}

void LegControlTask (void* pvParameters) {
  404b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b7c:	ed2d 8b10 	vpush	{d8-d15}
  404b80:	b0b7      	sub	sp, #220	; 0xdc
	sendDebugString("LEG CONTROL TASK INITIALIZATION - STARTED\n");
  404b82:	48af      	ldr	r0, [pc, #700]	; (404e40 <LegControlTask+0x2c8>)
  404b84:	4caf      	ldr	r4, [pc, #700]	; (404e44 <LegControlTask+0x2cc>)
  404b86:	47a0      	blx	r4
	angles	Ang2;
	angles	Ang3;
	angles	Ang4;
	angles	Ang5;
	
	hexabot_walk.movTurn = 0;
  404b88:	4baf      	ldr	r3, [pc, #700]	; (404e48 <LegControlTask+0x2d0>)
  404b8a:	2200      	movs	r2, #0
  404b8c:	601a      	str	r2, [r3, #0]
	hexabot_walk.movDir = 0;
  404b8e:	605a      	str	r2, [r3, #4]
	hexabot_walk.stance = 100;
  404b90:	2264      	movs	r2, #100	; 0x64
  404b92:	609a      	str	r2, [r3, #8]
	hexabot_walk.hgt = 100;
  404b94:	60da      	str	r2, [r3, #12]
	hexabot_walk.pup = 50;
  404b96:	2132      	movs	r1, #50	; 0x32
  404b98:	6119      	str	r1, [r3, #16]
	hexabot_walk.stride = 100;
  404b9a:	615a      	str	r2, [r3, #20]
	hexabot_walk.Walk_EN = 0;
  404b9c:	2200      	movs	r2, #0
  404b9e:	61da      	str	r2, [r3, #28]
	hexabot_walk.Hexabot_leg_cycle_t = 20;
  404ba0:	2114      	movs	r1, #20
  404ba2:	6199      	str	r1, [r3, #24]
	hexabot_walk.ret = 0;
  404ba4:	629a      	str	r2, [r3, #40]	; 0x28
	
	sendDebugString("LEG CONTROL TASK INITIALIZATION - FINISHED | ENTERING INFINITE LOOP\n");
  404ba6:	48a9      	ldr	r0, [pc, #676]	; (404e4c <LegControlTask+0x2d4>)
  404ba8:	47a0      	blx	r4
		  if(hexabot_walk.i > hexabot_walk.max_i) hexabot_walk.Walk_EN = 0;
		  
		}
		else {
			if(hexabot_walk.ret){
		  xzS0 = calcRotation(hexabot_walk.stance, 0, hexabot_walk.stance, 0, 0,1,0);
  404baa:	ed9f 8aa9 	vldr	s16, [pc, #676]	; 404e50 <LegControlTask+0x2d8>
	hexabot_walk.ret = 0;
	
	sendDebugString("LEG CONTROL TASK INITIALIZATION - FINISHED | ENTERING INFINITE LOOP\n");
	
	for(;;) {
		pio_set(LED7);
  404bae:	48a9      	ldr	r0, [pc, #676]	; (404e54 <LegControlTask+0x2dc>)
  404bb0:	2140      	movs	r1, #64	; 0x40
  404bb2:	4ba9      	ldr	r3, [pc, #676]	; (404e58 <LegControlTask+0x2e0>)
  404bb4:	4798      	blx	r3
		if(hexabot_walk.Walk_EN) {
  404bb6:	4ba4      	ldr	r3, [pc, #656]	; (404e48 <LegControlTask+0x2d0>)
  404bb8:	69db      	ldr	r3, [r3, #28]
  404bba:	2b00      	cmp	r3, #0
  404bbc:	f000 8319 	beq.w	4051f2 <LegControlTask+0x67a>
			
		  ofst0 = ((float)hexabot_walk.i+(0*(hexabot_walk.Hexabot_leg_cycle_t/6)))/(hexabot_walk.Hexabot_leg_cycle_t)*2.0*M_PI;
  404bc0:	4ca1      	ldr	r4, [pc, #644]	; (404e48 <LegControlTask+0x2d0>)
  404bc2:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
  404bc6:	eef8 8ae7 	vcvt.f32.s32	s17, s15
  404bca:	f8d4 8018 	ldr.w	r8, [r4, #24]
  404bce:	ee07 8a90 	vmov	s15, r8
  404bd2:	eeb8 9ae7 	vcvt.f32.s32	s18, s15
  404bd6:	ee78 7a88 	vadd.f32	s15, s17, s16
  404bda:	4fa0      	ldr	r7, [pc, #640]	; (404e5c <LegControlTask+0x2e4>)
  404bdc:	eec7 7a89 	vdiv.f32	s15, s15, s18
  404be0:	ee17 0a90 	vmov	r0, s15
  404be4:	47b8      	blx	r7
  404be6:	f8df 9284 	ldr.w	r9, [pc, #644]	; 404e6c <LegControlTask+0x2f4>
  404bea:	4602      	mov	r2, r0
  404bec:	460b      	mov	r3, r1
  404bee:	47c8      	blx	r9
  404bf0:	4e9b      	ldr	r6, [pc, #620]	; (404e60 <LegControlTask+0x2e8>)
  404bf2:	a391      	add	r3, pc, #580	; (adr r3, 404e38 <LegControlTask+0x2c0>)
  404bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
  404bf8:	47b0      	blx	r6
  404bfa:	4d9a      	ldr	r5, [pc, #616]	; (404e64 <LegControlTask+0x2ec>)
  404bfc:	47a8      	blx	r5
  404bfe:	9004      	str	r0, [sp, #16]
		  ofst1 = ((float)hexabot_walk.i+(1*(hexabot_walk.Hexabot_leg_cycle_t/6)))/(hexabot_walk.Hexabot_leg_cycle_t)*2.0*M_PI;
  404c00:	4b99      	ldr	r3, [pc, #612]	; (404e68 <LegControlTask+0x2f0>)
  404c02:	fb83 2308 	smull	r2, r3, r3, r8
  404c06:	eba3 78e8 	sub.w	r8, r3, r8, asr #31
  404c0a:	ee07 8a90 	vmov	s15, r8
  404c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  404c12:	ee78 7aa7 	vadd.f32	s15, s17, s15
  404c16:	eec7 7a89 	vdiv.f32	s15, s15, s18
  404c1a:	ee17 0a90 	vmov	r0, s15
  404c1e:	47b8      	blx	r7
  404c20:	4602      	mov	r2, r0
  404c22:	460b      	mov	r3, r1
  404c24:	47c8      	blx	r9
  404c26:	a384      	add	r3, pc, #528	; (adr r3, 404e38 <LegControlTask+0x2c0>)
  404c28:	e9d3 2300 	ldrd	r2, r3, [r3]
  404c2c:	47b0      	blx	r6
  404c2e:	47a8      	blx	r5
  404c30:	4683      	mov	fp, r0
  404c32:	9017      	str	r0, [sp, #92]	; 0x5c
		  ofst2 = ((float)hexabot_walk.i+(2*(hexabot_walk.Hexabot_leg_cycle_t/6)))/(hexabot_walk.Hexabot_leg_cycle_t)*2.0*M_PI;
  404c34:	ea4f 0a48 	mov.w	sl, r8, lsl #1
  404c38:	ee07 aa90 	vmov	s15, sl
  404c3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  404c40:	ee78 7aa7 	vadd.f32	s15, s17, s15
  404c44:	eec7 7a89 	vdiv.f32	s15, s15, s18
  404c48:	ee17 0a90 	vmov	r0, s15
  404c4c:	47b8      	blx	r7
  404c4e:	4602      	mov	r2, r0
  404c50:	460b      	mov	r3, r1
  404c52:	47c8      	blx	r9
  404c54:	a378      	add	r3, pc, #480	; (adr r3, 404e38 <LegControlTask+0x2c0>)
  404c56:	e9d3 2300 	ldrd	r2, r3, [r3]
  404c5a:	47b0      	blx	r6
  404c5c:	47a8      	blx	r5
  404c5e:	9005      	str	r0, [sp, #20]
		  ofst3 = ((float)hexabot_walk.i+(3*(hexabot_walk.Hexabot_leg_cycle_t/6)))/(hexabot_walk.Hexabot_leg_cycle_t)*2.0*M_PI;
  404c60:	eb0a 0308 	add.w	r3, sl, r8
  404c64:	ee07 3a90 	vmov	s15, r3
  404c68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  404c6c:	ee78 7aa7 	vadd.f32	s15, s17, s15
  404c70:	eec7 7a89 	vdiv.f32	s15, s15, s18
  404c74:	ee17 0a90 	vmov	r0, s15
  404c78:	47b8      	blx	r7
  404c7a:	4602      	mov	r2, r0
  404c7c:	460b      	mov	r3, r1
  404c7e:	47c8      	blx	r9
  404c80:	a36d      	add	r3, pc, #436	; (adr r3, 404e38 <LegControlTask+0x2c0>)
  404c82:	e9d3 2300 	ldrd	r2, r3, [r3]
  404c86:	47b0      	blx	r6
  404c88:	47a8      	blx	r5
  404c8a:	9006      	str	r0, [sp, #24]
		  ofst4 = ((float)hexabot_walk.i+(4*(hexabot_walk.Hexabot_leg_cycle_t/6)))/(hexabot_walk.Hexabot_leg_cycle_t)*2.0*M_PI;
  404c8c:	ea4f 0a88 	mov.w	sl, r8, lsl #2
  404c90:	ee07 aa90 	vmov	s15, sl
  404c94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  404c98:	ee78 7aa7 	vadd.f32	s15, s17, s15
  404c9c:	eec7 7a89 	vdiv.f32	s15, s15, s18
  404ca0:	ee17 0a90 	vmov	r0, s15
  404ca4:	47b8      	blx	r7
  404ca6:	4602      	mov	r2, r0
  404ca8:	460b      	mov	r3, r1
  404caa:	47c8      	blx	r9
  404cac:	a362      	add	r3, pc, #392	; (adr r3, 404e38 <LegControlTask+0x2c0>)
  404cae:	e9d3 2300 	ldrd	r2, r3, [r3]
  404cb2:	47b0      	blx	r6
  404cb4:	47a8      	blx	r5
  404cb6:	9007      	str	r0, [sp, #28]
		  ofst5 = ((float)hexabot_walk.i+(5*(hexabot_walk.Hexabot_leg_cycle_t/6)))/(hexabot_walk.Hexabot_leg_cycle_t)*2.0*M_PI;
  404cb8:	44d0      	add	r8, sl
  404cba:	ee07 8a90 	vmov	s15, r8
  404cbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  404cc2:	ee78 8aa7 	vadd.f32	s17, s17, s15
  404cc6:	eec8 7a89 	vdiv.f32	s15, s17, s18
  404cca:	ee17 0a90 	vmov	r0, s15
  404cce:	47b8      	blx	r7
  404cd0:	4602      	mov	r2, r0
  404cd2:	460b      	mov	r3, r1
  404cd4:	47c8      	blx	r9
  404cd6:	a358      	add	r3, pc, #352	; (adr r3, 404e38 <LegControlTask+0x2c0>)
  404cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
  404cdc:	47b0      	blx	r6
  404cde:	47a8      	blx	r5
  404ce0:	9016      	str	r0, [sp, #88]	; 0x58
		  
		  xzS0 = calcRotation(hexabot_walk.stance, hexabot_walk.stride*cos(ofst0), hexabot_walk.stance, 0, hexabot_walk.movDir,1,hexabot_walk.movTurn);
  404ce2:	9804      	ldr	r0, [sp, #16]
  404ce4:	47b8      	blx	r7
  404ce6:	e9cd 0108 	strd	r0, r1, [sp, #32]
  404cea:	f8df a184 	ldr.w	sl, [pc, #388]	; 404e70 <LegControlTask+0x2f8>
  404cee:	47d0      	blx	sl
  404cf0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404cf4:	edd4 7a02 	vldr	s15, [r4, #8]
  404cf8:	eef8 8ae7 	vcvt.f32.s32	s17, s15
  404cfc:	f8df 9174 	ldr.w	r9, [pc, #372]	; 404e74 <LegControlTask+0x2fc>
  404d00:	6960      	ldr	r0, [r4, #20]
  404d02:	47c8      	blx	r9
  404d04:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404d08:	47b0      	blx	r6
  404d0a:	47a8      	blx	r5
  404d0c:	4602      	mov	r2, r0
  404d0e:	ed8d 8a00 	vstr	s16, [sp]
  404d12:	6863      	ldr	r3, [r4, #4]
  404d14:	9301      	str	r3, [sp, #4]
  404d16:	2301      	movs	r3, #1
  404d18:	9302      	str	r3, [sp, #8]
  404d1a:	6823      	ldr	r3, [r4, #0]
  404d1c:	9303      	str	r3, [sp, #12]
  404d1e:	a834      	add	r0, sp, #208	; 0xd0
  404d20:	ee18 1a90 	vmov	r1, s17
  404d24:	ee18 3a90 	vmov	r3, s17
  404d28:	f8df 814c 	ldr.w	r8, [pc, #332]	; 404e78 <LegControlTask+0x300>
  404d2c:	47c0      	blx	r8
  404d2e:	ed9d ba34 	vldr	s22, [sp, #208]	; 0xd0
  404d32:	eddd aa35 	vldr	s21, [sp, #212]	; 0xd4
		  xzS1 = calcRotation(hexabot_walk.stance, hexabot_walk.stride*cos(ofst1), hexabot_walk.stance, 0, hexabot_walk.movDir,0,hexabot_walk.movTurn);
  404d36:	4658      	mov	r0, fp
  404d38:	47b8      	blx	r7
  404d3a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404d3e:	47d0      	blx	sl
  404d40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404d44:	edd4 7a02 	vldr	s15, [r4, #8]
  404d48:	eef8 8ae7 	vcvt.f32.s32	s17, s15
  404d4c:	6960      	ldr	r0, [r4, #20]
  404d4e:	47c8      	blx	r9
  404d50:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  404d54:	47b0      	blx	r6
  404d56:	47a8      	blx	r5
  404d58:	4602      	mov	r2, r0
  404d5a:	ed8d 8a00 	vstr	s16, [sp]
  404d5e:	6863      	ldr	r3, [r4, #4]
  404d60:	9301      	str	r3, [sp, #4]
  404d62:	f04f 0b00 	mov.w	fp, #0
  404d66:	f8cd b008 	str.w	fp, [sp, #8]
  404d6a:	6823      	ldr	r3, [r4, #0]
  404d6c:	9303      	str	r3, [sp, #12]
  404d6e:	a832      	add	r0, sp, #200	; 0xc8
  404d70:	ee18 1a90 	vmov	r1, s17
  404d74:	ee18 3a90 	vmov	r3, s17
  404d78:	47c0      	blx	r8
  404d7a:	ed9d aa32 	vldr	s20, [sp, #200]	; 0xc8
  404d7e:	eddd 9a33 	vldr	s19, [sp, #204]	; 0xcc
		  xzS2 = calcRotation(hexabot_walk.stance, hexabot_walk.stride*cos(ofst2), hexabot_walk.stance, 0, hexabot_walk.movDir,1,hexabot_walk.movTurn);
  404d82:	9805      	ldr	r0, [sp, #20]
  404d84:	47b8      	blx	r7
  404d86:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404d8a:	47d0      	blx	sl
  404d8c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  404d90:	edd4 7a02 	vldr	s15, [r4, #8]
  404d94:	eef8 8ae7 	vcvt.f32.s32	s17, s15
  404d98:	6960      	ldr	r0, [r4, #20]
  404d9a:	47c8      	blx	r9
  404d9c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  404da0:	47b0      	blx	r6
  404da2:	47a8      	blx	r5
  404da4:	4602      	mov	r2, r0
  404da6:	ed8d 8a00 	vstr	s16, [sp]
  404daa:	6863      	ldr	r3, [r4, #4]
  404dac:	9301      	str	r3, [sp, #4]
  404dae:	2301      	movs	r3, #1
  404db0:	9302      	str	r3, [sp, #8]
  404db2:	6823      	ldr	r3, [r4, #0]
  404db4:	9303      	str	r3, [sp, #12]
  404db6:	a830      	add	r0, sp, #192	; 0xc0
  404db8:	ee18 1a90 	vmov	r1, s17
  404dbc:	ee18 3a90 	vmov	r3, s17
  404dc0:	47c0      	blx	r8
  404dc2:	eddd fa30 	vldr	s31, [sp, #192]	; 0xc0
  404dc6:	ed9d 9a31 	vldr	s18, [sp, #196]	; 0xc4
		  xzS3 = calcRotation(hexabot_walk.stance, hexabot_walk.stride*cos(ofst3), hexabot_walk.stance, 0, hexabot_walk.movDir,0,hexabot_walk.movTurn);
  404dca:	9806      	ldr	r0, [sp, #24]
  404dcc:	47b8      	blx	r7
  404dce:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  404dd2:	47d0      	blx	sl
  404dd4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  404dd8:	edd4 7a02 	vldr	s15, [r4, #8]
  404ddc:	eef8 8ae7 	vcvt.f32.s32	s17, s15
  404de0:	6960      	ldr	r0, [r4, #20]
  404de2:	47c8      	blx	r9
  404de4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404de8:	47b0      	blx	r6
  404dea:	47a8      	blx	r5
  404dec:	4602      	mov	r2, r0
  404dee:	ed8d 8a00 	vstr	s16, [sp]
  404df2:	6863      	ldr	r3, [r4, #4]
  404df4:	9301      	str	r3, [sp, #4]
  404df6:	f8cd b008 	str.w	fp, [sp, #8]
  404dfa:	6823      	ldr	r3, [r4, #0]
  404dfc:	9303      	str	r3, [sp, #12]
  404dfe:	a82e      	add	r0, sp, #184	; 0xb8
  404e00:	ee18 1a90 	vmov	r1, s17
  404e04:	ee18 3a90 	vmov	r3, s17
  404e08:	47c0      	blx	r8
  404e0a:	eddd ea2e 	vldr	s29, [sp, #184]	; 0xb8
  404e0e:	ed9d ea2f 	vldr	s28, [sp, #188]	; 0xbc
		  xzS4 = calcRotation(hexabot_walk.stance, hexabot_walk.stride*cos(ofst4), hexabot_walk.stance, 0, hexabot_walk.movDir,1,hexabot_walk.movTurn);
  404e12:	9807      	ldr	r0, [sp, #28]
  404e14:	47b8      	blx	r7
  404e16:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  404e1a:	47d0      	blx	sl
  404e1c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404e20:	edd4 7a02 	vldr	s15, [r4, #8]
  404e24:	eef8 8ae7 	vcvt.f32.s32	s17, s15
  404e28:	6960      	ldr	r0, [r4, #20]
  404e2a:	47c8      	blx	r9
  404e2c:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  404e30:	47b0      	blx	r6
  404e32:	e023      	b.n	404e7c <LegControlTask+0x304>
  404e34:	f3af 8000 	nop.w
  404e38:	54442d18 	.word	0x54442d18
  404e3c:	400921fb 	.word	0x400921fb
  404e40:	0040f508 	.word	0x0040f508
  404e44:	0040019d 	.word	0x0040019d
  404e48:	2040c554 	.word	0x2040c554
  404e4c:	0040f534 	.word	0x0040f534
  404e50:	00000000 	.word	0x00000000
  404e54:	400e0e00 	.word	0x400e0e00
  404e58:	004027bd 	.word	0x004027bd
  404e5c:	00408591 	.word	0x00408591
  404e60:	00408639 	.word	0x00408639
  404e64:	00408bbd 	.word	0x00408bbd
  404e68:	2aaaaaab 	.word	0x2aaaaaab
  404e6c:	004082d5 	.word	0x004082d5
  404e70:	00405dad 	.word	0x00405dad
  404e74:	0040856d 	.word	0x0040856d
  404e78:	00404259 	.word	0x00404259
  404e7c:	47a8      	blx	r5
  404e7e:	4602      	mov	r2, r0
  404e80:	ed8d 8a00 	vstr	s16, [sp]
  404e84:	6863      	ldr	r3, [r4, #4]
  404e86:	9301      	str	r3, [sp, #4]
  404e88:	2301      	movs	r3, #1
  404e8a:	9302      	str	r3, [sp, #8]
  404e8c:	6823      	ldr	r3, [r4, #0]
  404e8e:	9303      	str	r3, [sp, #12]
  404e90:	a82c      	add	r0, sp, #176	; 0xb0
  404e92:	ee18 1a90 	vmov	r1, s17
  404e96:	ee18 3a90 	vmov	r3, s17
  404e9a:	47c0      	blx	r8
  404e9c:	ed9d da2c 	vldr	s26, [sp, #176]	; 0xb0
  404ea0:	eddd ca2d 	vldr	s25, [sp, #180]	; 0xb4
		  xzS5 = calcRotation(hexabot_walk.stance, hexabot_walk.stride*cos(ofst5), hexabot_walk.stance, 0, hexabot_walk.movDir,0,hexabot_walk.movTurn);
  404ea4:	9816      	ldr	r0, [sp, #88]	; 0x58
  404ea6:	47b8      	blx	r7
  404ea8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404eac:	47d0      	blx	sl
  404eae:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  404eb2:	edd4 7a02 	vldr	s15, [r4, #8]
  404eb6:	eef8 8ae7 	vcvt.f32.s32	s17, s15
  404eba:	6960      	ldr	r0, [r4, #20]
  404ebc:	47c8      	blx	r9
  404ebe:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  404ec2:	47b0      	blx	r6
  404ec4:	47a8      	blx	r5
  404ec6:	4602      	mov	r2, r0
  404ec8:	ed8d 8a00 	vstr	s16, [sp]
  404ecc:	6863      	ldr	r3, [r4, #4]
  404ece:	9301      	str	r3, [sp, #4]
  404ed0:	f8cd b008 	str.w	fp, [sp, #8]
  404ed4:	6823      	ldr	r3, [r4, #0]
  404ed6:	9303      	str	r3, [sp, #12]
  404ed8:	a82a      	add	r0, sp, #168	; 0xa8
  404eda:	ee18 1a90 	vmov	r1, s17
  404ede:	ee18 3a90 	vmov	r3, s17
  404ee2:	47c0      	blx	r8
  404ee4:	eddd da2a 	vldr	s27, [sp, #168]	; 0xa8
  404ee8:	ed9d fa2b 	vldr	s30, [sp, #172]	; 0xac

		  Ang0 = legAngCalc(xzS0.X,  (sin(ofst0) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst0)-hexabot_walk.hgt)  ,xzS0.Z);
  404eec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404ef0:	4b8b      	ldr	r3, [pc, #556]	; (405120 <LegControlTask+0x5a8>)
  404ef2:	4798      	blx	r3
  404ef4:	4606      	mov	r6, r0
  404ef6:	460f      	mov	r7, r1
  404ef8:	2200      	movs	r2, #0
  404efa:	2300      	movs	r3, #0
  404efc:	4c89      	ldr	r4, [pc, #548]	; (405124 <LegControlTask+0x5ac>)
  404efe:	47a0      	blx	r4
  404f00:	b120      	cbz	r0, 404f0c <LegControlTask+0x394>
  404f02:	4b89      	ldr	r3, [pc, #548]	; (405128 <LegControlTask+0x5b0>)
  404f04:	68d8      	ldr	r0, [r3, #12]
  404f06:	4240      	negs	r0, r0
  404f08:	47c8      	blx	r9
  404f0a:	e013      	b.n	404f34 <LegControlTask+0x3bc>
  404f0c:	4d86      	ldr	r5, [pc, #536]	; (405128 <LegControlTask+0x5b0>)
  404f0e:	4c87      	ldr	r4, [pc, #540]	; (40512c <LegControlTask+0x5b4>)
  404f10:	6928      	ldr	r0, [r5, #16]
  404f12:	47a0      	blx	r4
  404f14:	4602      	mov	r2, r0
  404f16:	460b      	mov	r3, r1
  404f18:	4630      	mov	r0, r6
  404f1a:	4639      	mov	r1, r7
  404f1c:	4e84      	ldr	r6, [pc, #528]	; (405130 <LegControlTask+0x5b8>)
  404f1e:	47b0      	blx	r6
  404f20:	4606      	mov	r6, r0
  404f22:	460f      	mov	r7, r1
  404f24:	68e8      	ldr	r0, [r5, #12]
  404f26:	47a0      	blx	r4
  404f28:	4602      	mov	r2, r0
  404f2a:	460b      	mov	r3, r1
  404f2c:	4630      	mov	r0, r6
  404f2e:	4639      	mov	r1, r7
  404f30:	4c80      	ldr	r4, [pc, #512]	; (405134 <LegControlTask+0x5bc>)
  404f32:	47a0      	blx	r4
  404f34:	4b80      	ldr	r3, [pc, #512]	; (405138 <LegControlTask+0x5c0>)
  404f36:	4798      	blx	r3
  404f38:	4602      	mov	r2, r0
  404f3a:	a827      	add	r0, sp, #156	; 0x9c
  404f3c:	ee1b 1a10 	vmov	r1, s22
  404f40:	ee1a 3a90 	vmov	r3, s21
  404f44:	4c7d      	ldr	r4, [pc, #500]	; (40513c <LegControlTask+0x5c4>)
  404f46:	47a0      	blx	r4
  404f48:	ed9d ca27 	vldr	s24, [sp, #156]	; 0x9c
  404f4c:	eddd ba28 	vldr	s23, [sp, #160]	; 0xa0
  404f50:	ed9d ba29 	vldr	s22, [sp, #164]	; 0xa4
		  Ang1 = legAngCalc(xzS1.X,  (sin(ofst1) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst1)-hexabot_walk.hgt)  ,xzS1.Z);
  404f54:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  404f58:	4b71      	ldr	r3, [pc, #452]	; (405120 <LegControlTask+0x5a8>)
  404f5a:	4798      	blx	r3
  404f5c:	4606      	mov	r6, r0
  404f5e:	460f      	mov	r7, r1
  404f60:	2200      	movs	r2, #0
  404f62:	2300      	movs	r3, #0
  404f64:	4c6f      	ldr	r4, [pc, #444]	; (405124 <LegControlTask+0x5ac>)
  404f66:	47a0      	blx	r4
  404f68:	b128      	cbz	r0, 404f76 <LegControlTask+0x3fe>
  404f6a:	4b6f      	ldr	r3, [pc, #444]	; (405128 <LegControlTask+0x5b0>)
  404f6c:	68d8      	ldr	r0, [r3, #12]
  404f6e:	4240      	negs	r0, r0
  404f70:	4b6e      	ldr	r3, [pc, #440]	; (40512c <LegControlTask+0x5b4>)
  404f72:	4798      	blx	r3
  404f74:	e013      	b.n	404f9e <LegControlTask+0x426>
  404f76:	4d6c      	ldr	r5, [pc, #432]	; (405128 <LegControlTask+0x5b0>)
  404f78:	4c6c      	ldr	r4, [pc, #432]	; (40512c <LegControlTask+0x5b4>)
  404f7a:	6928      	ldr	r0, [r5, #16]
  404f7c:	47a0      	blx	r4
  404f7e:	4602      	mov	r2, r0
  404f80:	460b      	mov	r3, r1
  404f82:	4630      	mov	r0, r6
  404f84:	4639      	mov	r1, r7
  404f86:	4e6a      	ldr	r6, [pc, #424]	; (405130 <LegControlTask+0x5b8>)
  404f88:	47b0      	blx	r6
  404f8a:	4606      	mov	r6, r0
  404f8c:	460f      	mov	r7, r1
  404f8e:	68e8      	ldr	r0, [r5, #12]
  404f90:	47a0      	blx	r4
  404f92:	4602      	mov	r2, r0
  404f94:	460b      	mov	r3, r1
  404f96:	4630      	mov	r0, r6
  404f98:	4639      	mov	r1, r7
  404f9a:	4c66      	ldr	r4, [pc, #408]	; (405134 <LegControlTask+0x5bc>)
  404f9c:	47a0      	blx	r4
  404f9e:	4b66      	ldr	r3, [pc, #408]	; (405138 <LegControlTask+0x5c0>)
  404fa0:	4798      	blx	r3
  404fa2:	4602      	mov	r2, r0
  404fa4:	a824      	add	r0, sp, #144	; 0x90
  404fa6:	ee1a 1a10 	vmov	r1, s20
  404faa:	ee19 3a90 	vmov	r3, s19
  404fae:	4c63      	ldr	r4, [pc, #396]	; (40513c <LegControlTask+0x5c4>)
  404fb0:	47a0      	blx	r4
  404fb2:	eddd aa24 	vldr	s21, [sp, #144]	; 0x90
  404fb6:	ed9d aa25 	vldr	s20, [sp, #148]	; 0x94
  404fba:	eddd 9a26 	vldr	s19, [sp, #152]	; 0x98
		  Ang2 = legAngCalc(xzS2.X,  (sin(ofst2) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst2)-hexabot_walk.hgt)  ,xzS2.Z);
  404fbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  404fc2:	4b57      	ldr	r3, [pc, #348]	; (405120 <LegControlTask+0x5a8>)
  404fc4:	4798      	blx	r3
  404fc6:	4606      	mov	r6, r0
  404fc8:	460f      	mov	r7, r1
  404fca:	2200      	movs	r2, #0
  404fcc:	2300      	movs	r3, #0
  404fce:	4c55      	ldr	r4, [pc, #340]	; (405124 <LegControlTask+0x5ac>)
  404fd0:	47a0      	blx	r4
  404fd2:	b128      	cbz	r0, 404fe0 <LegControlTask+0x468>
  404fd4:	4b54      	ldr	r3, [pc, #336]	; (405128 <LegControlTask+0x5b0>)
  404fd6:	68d8      	ldr	r0, [r3, #12]
  404fd8:	4240      	negs	r0, r0
  404fda:	4b54      	ldr	r3, [pc, #336]	; (40512c <LegControlTask+0x5b4>)
  404fdc:	4798      	blx	r3
  404fde:	e013      	b.n	405008 <LegControlTask+0x490>
  404fe0:	4d51      	ldr	r5, [pc, #324]	; (405128 <LegControlTask+0x5b0>)
  404fe2:	4c52      	ldr	r4, [pc, #328]	; (40512c <LegControlTask+0x5b4>)
  404fe4:	6928      	ldr	r0, [r5, #16]
  404fe6:	47a0      	blx	r4
  404fe8:	4602      	mov	r2, r0
  404fea:	460b      	mov	r3, r1
  404fec:	4630      	mov	r0, r6
  404fee:	4639      	mov	r1, r7
  404ff0:	4e4f      	ldr	r6, [pc, #316]	; (405130 <LegControlTask+0x5b8>)
  404ff2:	47b0      	blx	r6
  404ff4:	4606      	mov	r6, r0
  404ff6:	460f      	mov	r7, r1
  404ff8:	68e8      	ldr	r0, [r5, #12]
  404ffa:	47a0      	blx	r4
  404ffc:	4602      	mov	r2, r0
  404ffe:	460b      	mov	r3, r1
  405000:	4630      	mov	r0, r6
  405002:	4639      	mov	r1, r7
  405004:	4c4b      	ldr	r4, [pc, #300]	; (405134 <LegControlTask+0x5bc>)
  405006:	47a0      	blx	r4
  405008:	4b4b      	ldr	r3, [pc, #300]	; (405138 <LegControlTask+0x5c0>)
  40500a:	4798      	blx	r3
  40500c:	4602      	mov	r2, r0
  40500e:	a821      	add	r0, sp, #132	; 0x84
  405010:	ee1f 1a90 	vmov	r1, s31
  405014:	ee19 3a10 	vmov	r3, s18
  405018:	4c48      	ldr	r4, [pc, #288]	; (40513c <LegControlTask+0x5c4>)
  40501a:	47a0      	blx	r4
  40501c:	ed9d 9a21 	vldr	s18, [sp, #132]	; 0x84
  405020:	eddd 8a22 	vldr	s17, [sp, #136]	; 0x88
  405024:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
		  Ang3 = legAngCalc(xzS3.X,  (sin(ofst3) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst3)-hexabot_walk.hgt)  ,xzS3.Z);
  405028:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  40502c:	4b3c      	ldr	r3, [pc, #240]	; (405120 <LegControlTask+0x5a8>)
  40502e:	4798      	blx	r3
  405030:	4606      	mov	r6, r0
  405032:	460f      	mov	r7, r1
  405034:	2200      	movs	r2, #0
  405036:	2300      	movs	r3, #0
  405038:	4c3a      	ldr	r4, [pc, #232]	; (405124 <LegControlTask+0x5ac>)
  40503a:	47a0      	blx	r4
  40503c:	b128      	cbz	r0, 40504a <LegControlTask+0x4d2>
  40503e:	4b3a      	ldr	r3, [pc, #232]	; (405128 <LegControlTask+0x5b0>)
  405040:	68d8      	ldr	r0, [r3, #12]
  405042:	4240      	negs	r0, r0
  405044:	4b39      	ldr	r3, [pc, #228]	; (40512c <LegControlTask+0x5b4>)
  405046:	4798      	blx	r3
  405048:	e013      	b.n	405072 <LegControlTask+0x4fa>
  40504a:	4d37      	ldr	r5, [pc, #220]	; (405128 <LegControlTask+0x5b0>)
  40504c:	4c37      	ldr	r4, [pc, #220]	; (40512c <LegControlTask+0x5b4>)
  40504e:	6928      	ldr	r0, [r5, #16]
  405050:	47a0      	blx	r4
  405052:	4602      	mov	r2, r0
  405054:	460b      	mov	r3, r1
  405056:	4630      	mov	r0, r6
  405058:	4639      	mov	r1, r7
  40505a:	4e35      	ldr	r6, [pc, #212]	; (405130 <LegControlTask+0x5b8>)
  40505c:	47b0      	blx	r6
  40505e:	4606      	mov	r6, r0
  405060:	460f      	mov	r7, r1
  405062:	68e8      	ldr	r0, [r5, #12]
  405064:	47a0      	blx	r4
  405066:	4602      	mov	r2, r0
  405068:	460b      	mov	r3, r1
  40506a:	4630      	mov	r0, r6
  40506c:	4639      	mov	r1, r7
  40506e:	4c31      	ldr	r4, [pc, #196]	; (405134 <LegControlTask+0x5bc>)
  405070:	47a0      	blx	r4
  405072:	4b31      	ldr	r3, [pc, #196]	; (405138 <LegControlTask+0x5c0>)
  405074:	4798      	blx	r3
  405076:	4602      	mov	r2, r0
  405078:	a81e      	add	r0, sp, #120	; 0x78
  40507a:	ee1e 1a90 	vmov	r1, s29
  40507e:	ee1e 3a10 	vmov	r3, s28
  405082:	4c2e      	ldr	r4, [pc, #184]	; (40513c <LegControlTask+0x5c4>)
  405084:	47a0      	blx	r4
  405086:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
  40508a:	f8dd 907c 	ldr.w	r9, [sp, #124]	; 0x7c
  40508e:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
		  Ang4 = legAngCalc(xzS4.X,  (sin(ofst4) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst4)-hexabot_walk.hgt)  ,xzS4.Z);
  405092:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405096:	4b22      	ldr	r3, [pc, #136]	; (405120 <LegControlTask+0x5a8>)
  405098:	4798      	blx	r3
  40509a:	4606      	mov	r6, r0
  40509c:	460f      	mov	r7, r1
  40509e:	2200      	movs	r2, #0
  4050a0:	2300      	movs	r3, #0
  4050a2:	4c20      	ldr	r4, [pc, #128]	; (405124 <LegControlTask+0x5ac>)
  4050a4:	47a0      	blx	r4
  4050a6:	b128      	cbz	r0, 4050b4 <LegControlTask+0x53c>
  4050a8:	4b1f      	ldr	r3, [pc, #124]	; (405128 <LegControlTask+0x5b0>)
  4050aa:	68d8      	ldr	r0, [r3, #12]
  4050ac:	4240      	negs	r0, r0
  4050ae:	4b1f      	ldr	r3, [pc, #124]	; (40512c <LegControlTask+0x5b4>)
  4050b0:	4798      	blx	r3
  4050b2:	e013      	b.n	4050dc <LegControlTask+0x564>
  4050b4:	4d1c      	ldr	r5, [pc, #112]	; (405128 <LegControlTask+0x5b0>)
  4050b6:	4c1d      	ldr	r4, [pc, #116]	; (40512c <LegControlTask+0x5b4>)
  4050b8:	6928      	ldr	r0, [r5, #16]
  4050ba:	47a0      	blx	r4
  4050bc:	4602      	mov	r2, r0
  4050be:	460b      	mov	r3, r1
  4050c0:	4630      	mov	r0, r6
  4050c2:	4639      	mov	r1, r7
  4050c4:	4e1a      	ldr	r6, [pc, #104]	; (405130 <LegControlTask+0x5b8>)
  4050c6:	47b0      	blx	r6
  4050c8:	4606      	mov	r6, r0
  4050ca:	460f      	mov	r7, r1
  4050cc:	68e8      	ldr	r0, [r5, #12]
  4050ce:	47a0      	blx	r4
  4050d0:	4602      	mov	r2, r0
  4050d2:	460b      	mov	r3, r1
  4050d4:	4630      	mov	r0, r6
  4050d6:	4639      	mov	r1, r7
  4050d8:	4c16      	ldr	r4, [pc, #88]	; (405134 <LegControlTask+0x5bc>)
  4050da:	47a0      	blx	r4
  4050dc:	4b16      	ldr	r3, [pc, #88]	; (405138 <LegControlTask+0x5c0>)
  4050de:	4798      	blx	r3
  4050e0:	4602      	mov	r2, r0
  4050e2:	a81b      	add	r0, sp, #108	; 0x6c
  4050e4:	ee1d 1a10 	vmov	r1, s26
  4050e8:	ee1c 3a90 	vmov	r3, s25
  4050ec:	4c13      	ldr	r4, [pc, #76]	; (40513c <LegControlTask+0x5c4>)
  4050ee:	47a0      	blx	r4
  4050f0:	ed9d ea1b 	vldr	s28, [sp, #108]	; 0x6c
  4050f4:	ed9d da1c 	vldr	s26, [sp, #112]	; 0x70
  4050f8:	eddd ca1d 	vldr	s25, [sp, #116]	; 0x74
		  Ang5 = legAngCalc(xzS5.X,  (sin(ofst5) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst5)-hexabot_walk.hgt)  ,xzS5.Z);
  4050fc:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405100:	4b07      	ldr	r3, [pc, #28]	; (405120 <LegControlTask+0x5a8>)
  405102:	4798      	blx	r3
  405104:	4606      	mov	r6, r0
  405106:	460f      	mov	r7, r1
  405108:	2200      	movs	r2, #0
  40510a:	2300      	movs	r3, #0
  40510c:	4c05      	ldr	r4, [pc, #20]	; (405124 <LegControlTask+0x5ac>)
  40510e:	47a0      	blx	r4
  405110:	b1b0      	cbz	r0, 405140 <LegControlTask+0x5c8>
  405112:	4b05      	ldr	r3, [pc, #20]	; (405128 <LegControlTask+0x5b0>)
  405114:	68d8      	ldr	r0, [r3, #12]
  405116:	4240      	negs	r0, r0
  405118:	4b04      	ldr	r3, [pc, #16]	; (40512c <LegControlTask+0x5b4>)
  40511a:	4798      	blx	r3
  40511c:	e024      	b.n	405168 <LegControlTask+0x5f0>
  40511e:	bf00      	nop
  405120:	00405e35 	.word	0x00405e35
  405124:	00408b1d 	.word	0x00408b1d
  405128:	2040c554 	.word	0x2040c554
  40512c:	0040856d 	.word	0x0040856d
  405130:	00408639 	.word	0x00408639
  405134:	004082d1 	.word	0x004082d1
  405138:	00408bbd 	.word	0x00408bbd
  40513c:	00404471 	.word	0x00404471
  405140:	4db4      	ldr	r5, [pc, #720]	; (405414 <LegControlTask+0x89c>)
  405142:	4cb5      	ldr	r4, [pc, #724]	; (405418 <LegControlTask+0x8a0>)
  405144:	6928      	ldr	r0, [r5, #16]
  405146:	47a0      	blx	r4
  405148:	4602      	mov	r2, r0
  40514a:	460b      	mov	r3, r1
  40514c:	4630      	mov	r0, r6
  40514e:	4639      	mov	r1, r7
  405150:	4eb2      	ldr	r6, [pc, #712]	; (40541c <LegControlTask+0x8a4>)
  405152:	47b0      	blx	r6
  405154:	4606      	mov	r6, r0
  405156:	460f      	mov	r7, r1
  405158:	68e8      	ldr	r0, [r5, #12]
  40515a:	47a0      	blx	r4
  40515c:	4602      	mov	r2, r0
  40515e:	460b      	mov	r3, r1
  405160:	4630      	mov	r0, r6
  405162:	4639      	mov	r1, r7
  405164:	4cae      	ldr	r4, [pc, #696]	; (405420 <LegControlTask+0x8a8>)
  405166:	47a0      	blx	r4
  405168:	4bae      	ldr	r3, [pc, #696]	; (405424 <LegControlTask+0x8ac>)
  40516a:	4798      	blx	r3
  40516c:	4602      	mov	r2, r0
  40516e:	a818      	add	r0, sp, #96	; 0x60
  405170:	ee1d 1a90 	vmov	r1, s27
  405174:	ee1f 3a10 	vmov	r3, s30
  405178:	4cab      	ldr	r4, [pc, #684]	; (405428 <LegControlTask+0x8b0>)
  40517a:	47a0      	blx	r4
  40517c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40517e:	9e19      	ldr	r6, [sp, #100]	; 0x64
  405180:	9d1a      	ldr	r5, [sp, #104]	; 0x68
		  
		  writeLegOut(0,Ang0.S1,Ang0.S2,Ang0.S3);
  405182:	2000      	movs	r0, #0
  405184:	ee1c 1a10 	vmov	r1, s24
  405188:	ee1b 2a90 	vmov	r2, s23
  40518c:	ee1b 3a10 	vmov	r3, s22
  405190:	4ca6      	ldr	r4, [pc, #664]	; (40542c <LegControlTask+0x8b4>)
  405192:	47a0      	blx	r4
		  writeLegOut(1,Ang1.S1,Ang1.S2,Ang1.S3);
  405194:	2001      	movs	r0, #1
  405196:	ee1a 1a90 	vmov	r1, s21
  40519a:	ee1a 2a10 	vmov	r2, s20
  40519e:	ee19 3a90 	vmov	r3, s19
  4051a2:	47a0      	blx	r4
		  writeLegOut(2,Ang2.S1,Ang2.S2,Ang2.S3);
  4051a4:	2002      	movs	r0, #2
  4051a6:	ee19 1a10 	vmov	r1, s18
  4051aa:	ee18 2a90 	vmov	r2, s17
  4051ae:	465b      	mov	r3, fp
  4051b0:	47a0      	blx	r4
		  writeLegOut(3,Ang3.S1,Ang3.S2,Ang3.S3);
  4051b2:	2003      	movs	r0, #3
  4051b4:	4651      	mov	r1, sl
  4051b6:	464a      	mov	r2, r9
  4051b8:	4643      	mov	r3, r8
  4051ba:	47a0      	blx	r4
		  writeLegOut(4,Ang4.S1,Ang4.S2,Ang4.S3);
  4051bc:	2004      	movs	r0, #4
  4051be:	ee1e 1a10 	vmov	r1, s28
  4051c2:	ee1d 2a10 	vmov	r2, s26
  4051c6:	ee1c 3a90 	vmov	r3, s25
  4051ca:	47a0      	blx	r4
		  writeLegOut(5,Ang5.S1,Ang5.S2,Ang5.S3);
  4051cc:	2005      	movs	r0, #5
  4051ce:	4639      	mov	r1, r7
  4051d0:	4632      	mov	r2, r6
  4051d2:	462b      	mov	r3, r5
  4051d4:	47a0      	blx	r4
		  hexabot_walk.i++;
  4051d6:	4a8f      	ldr	r2, [pc, #572]	; (405414 <LegControlTask+0x89c>)
  4051d8:	6a53      	ldr	r3, [r2, #36]	; 0x24
  4051da:	3301      	adds	r3, #1
  4051dc:	6253      	str	r3, [r2, #36]	; 0x24
		 hexabot_walk. ret = 1;
  4051de:	2101      	movs	r1, #1
  4051e0:	6291      	str	r1, [r2, #40]	; 0x28
		  if(hexabot_walk.i > hexabot_walk.max_i) hexabot_walk.Walk_EN = 0;
  4051e2:	6a12      	ldr	r2, [r2, #32]
  4051e4:	4293      	cmp	r3, r2
  4051e6:	f340 821a 	ble.w	40561e <LegControlTask+0xaa6>
  4051ea:	2200      	movs	r2, #0
  4051ec:	4b89      	ldr	r3, [pc, #548]	; (405414 <LegControlTask+0x89c>)
  4051ee:	61da      	str	r2, [r3, #28]
  4051f0:	e215      	b.n	40561e <LegControlTask+0xaa6>
		  
		}
		else {
			if(hexabot_walk.ret){
  4051f2:	4b88      	ldr	r3, [pc, #544]	; (405414 <LegControlTask+0x89c>)
  4051f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4051f6:	2b00      	cmp	r3, #0
  4051f8:	f000 820e 	beq.w	405618 <LegControlTask+0xaa0>
		  xzS0 = calcRotation(hexabot_walk.stance, 0, hexabot_walk.stance, 0, 0,1,0);
  4051fc:	4d85      	ldr	r5, [pc, #532]	; (405414 <LegControlTask+0x89c>)
  4051fe:	edd5 7a02 	vldr	s15, [r5, #8]
  405202:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  405206:	ed8d 8a00 	vstr	s16, [sp]
  40520a:	ed8d 8a01 	vstr	s16, [sp, #4]
  40520e:	2701      	movs	r7, #1
  405210:	9702      	str	r7, [sp, #8]
  405212:	ed8d 8a03 	vstr	s16, [sp, #12]
  405216:	a834      	add	r0, sp, #208	; 0xd0
  405218:	ee17 1a90 	vmov	r1, s15
  40521c:	ee18 2a10 	vmov	r2, s16
  405220:	ee17 3a90 	vmov	r3, s15
  405224:	4c82      	ldr	r4, [pc, #520]	; (405430 <LegControlTask+0x8b8>)
  405226:	47a0      	blx	r4
  405228:	ed9d ba34 	vldr	s22, [sp, #208]	; 0xd0
  40522c:	eddd aa35 	vldr	s21, [sp, #212]	; 0xd4
		  xzS1 = calcRotation(hexabot_walk.stance, 0, hexabot_walk.stance, 0, 0,0,0);
  405230:	edd5 7a02 	vldr	s15, [r5, #8]
  405234:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  405238:	ed8d 8a00 	vstr	s16, [sp]
  40523c:	ed8d 8a01 	vstr	s16, [sp, #4]
  405240:	2600      	movs	r6, #0
  405242:	9602      	str	r6, [sp, #8]
  405244:	ed8d 8a03 	vstr	s16, [sp, #12]
  405248:	a832      	add	r0, sp, #200	; 0xc8
  40524a:	ee17 1a90 	vmov	r1, s15
  40524e:	ee18 2a10 	vmov	r2, s16
  405252:	ee17 3a90 	vmov	r3, s15
  405256:	47a0      	blx	r4
  405258:	ed9d aa32 	vldr	s20, [sp, #200]	; 0xc8
  40525c:	eddd 9a33 	vldr	s19, [sp, #204]	; 0xcc
		  xzS2 = calcRotation(hexabot_walk.stance, 0, hexabot_walk.stance, 0, 0,1,0);
  405260:	edd5 7a02 	vldr	s15, [r5, #8]
  405264:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  405268:	ed8d 8a00 	vstr	s16, [sp]
  40526c:	ed8d 8a01 	vstr	s16, [sp, #4]
  405270:	9702      	str	r7, [sp, #8]
  405272:	ed8d 8a03 	vstr	s16, [sp, #12]
  405276:	a830      	add	r0, sp, #192	; 0xc0
  405278:	ee17 1a90 	vmov	r1, s15
  40527c:	ee18 2a10 	vmov	r2, s16
  405280:	ee17 3a90 	vmov	r3, s15
  405284:	47a0      	blx	r4
  405286:	ed9d 9a30 	vldr	s18, [sp, #192]	; 0xc0
  40528a:	eddd 8a31 	vldr	s17, [sp, #196]	; 0xc4
		  xzS3 = calcRotation(hexabot_walk.stance, 0, hexabot_walk.stance, 0, 0,0,0);
  40528e:	edd5 7a02 	vldr	s15, [r5, #8]
  405292:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  405296:	ed8d 8a00 	vstr	s16, [sp]
  40529a:	ed8d 8a01 	vstr	s16, [sp, #4]
  40529e:	9602      	str	r6, [sp, #8]
  4052a0:	ed8d 8a03 	vstr	s16, [sp, #12]
  4052a4:	a82e      	add	r0, sp, #184	; 0xb8
  4052a6:	ee17 1a90 	vmov	r1, s15
  4052aa:	ee18 2a10 	vmov	r2, s16
  4052ae:	ee17 3a90 	vmov	r3, s15
  4052b2:	47a0      	blx	r4
  4052b4:	f8dd b0b8 	ldr.w	fp, [sp, #184]	; 0xb8
  4052b8:	f8dd a0bc 	ldr.w	sl, [sp, #188]	; 0xbc
		  xzS4 = calcRotation(hexabot_walk.stance, 0, hexabot_walk.stance, 0, 0,1,0);
  4052bc:	edd5 7a02 	vldr	s15, [r5, #8]
  4052c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4052c4:	ed8d 8a00 	vstr	s16, [sp]
  4052c8:	ed8d 8a01 	vstr	s16, [sp, #4]
  4052cc:	9702      	str	r7, [sp, #8]
  4052ce:	ed8d 8a03 	vstr	s16, [sp, #12]
  4052d2:	a82c      	add	r0, sp, #176	; 0xb0
  4052d4:	ee17 1a90 	vmov	r1, s15
  4052d8:	ee18 2a10 	vmov	r2, s16
  4052dc:	ee17 3a90 	vmov	r3, s15
  4052e0:	47a0      	blx	r4
  4052e2:	f8dd 90b0 	ldr.w	r9, [sp, #176]	; 0xb0
  4052e6:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
		  xzS5 = calcRotation(hexabot_walk.stance, 0, hexabot_walk.stance, 0, 0,0,0);
  4052ea:	edd5 7a02 	vldr	s15, [r5, #8]
  4052ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4052f2:	ed8d 8a00 	vstr	s16, [sp]
  4052f6:	ed8d 8a01 	vstr	s16, [sp, #4]
  4052fa:	9602      	str	r6, [sp, #8]
  4052fc:	ed8d 8a03 	vstr	s16, [sp, #12]
  405300:	a82a      	add	r0, sp, #168	; 0xa8
  405302:	ee17 1a90 	vmov	r1, s15
  405306:	ee18 2a10 	vmov	r2, s16
  40530a:	ee17 3a90 	vmov	r3, s15
  40530e:	47a0      	blx	r4
  405310:	eddd da2a 	vldr	s27, [sp, #168]	; 0xa8
  405314:	eddd ea2b 	vldr	s29, [sp, #172]	; 0xac

		  Ang0 = legAngCalc(xzS0.X,  (sin(ofst0) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst0)-hexabot_walk.hgt)  ,xzS0.Z);
  405318:	9804      	ldr	r0, [sp, #16]
  40531a:	4b46      	ldr	r3, [pc, #280]	; (405434 <LegControlTask+0x8bc>)
  40531c:	4798      	blx	r3
  40531e:	4b46      	ldr	r3, [pc, #280]	; (405438 <LegControlTask+0x8c0>)
  405320:	4798      	blx	r3
  405322:	4606      	mov	r6, r0
  405324:	460f      	mov	r7, r1
  405326:	2200      	movs	r2, #0
  405328:	2300      	movs	r3, #0
  40532a:	4c44      	ldr	r4, [pc, #272]	; (40543c <LegControlTask+0x8c4>)
  40532c:	47a0      	blx	r4
  40532e:	b120      	cbz	r0, 40533a <LegControlTask+0x7c2>
  405330:	68e8      	ldr	r0, [r5, #12]
  405332:	4240      	negs	r0, r0
  405334:	4b38      	ldr	r3, [pc, #224]	; (405418 <LegControlTask+0x8a0>)
  405336:	4798      	blx	r3
  405338:	e013      	b.n	405362 <LegControlTask+0x7ea>
  40533a:	4d36      	ldr	r5, [pc, #216]	; (405414 <LegControlTask+0x89c>)
  40533c:	4c36      	ldr	r4, [pc, #216]	; (405418 <LegControlTask+0x8a0>)
  40533e:	6928      	ldr	r0, [r5, #16]
  405340:	47a0      	blx	r4
  405342:	4602      	mov	r2, r0
  405344:	460b      	mov	r3, r1
  405346:	4630      	mov	r0, r6
  405348:	4639      	mov	r1, r7
  40534a:	4e34      	ldr	r6, [pc, #208]	; (40541c <LegControlTask+0x8a4>)
  40534c:	47b0      	blx	r6
  40534e:	4606      	mov	r6, r0
  405350:	460f      	mov	r7, r1
  405352:	68e8      	ldr	r0, [r5, #12]
  405354:	47a0      	blx	r4
  405356:	4602      	mov	r2, r0
  405358:	460b      	mov	r3, r1
  40535a:	4630      	mov	r0, r6
  40535c:	4639      	mov	r1, r7
  40535e:	4c30      	ldr	r4, [pc, #192]	; (405420 <LegControlTask+0x8a8>)
  405360:	47a0      	blx	r4
  405362:	4b30      	ldr	r3, [pc, #192]	; (405424 <LegControlTask+0x8ac>)
  405364:	4798      	blx	r3
  405366:	4602      	mov	r2, r0
  405368:	a827      	add	r0, sp, #156	; 0x9c
  40536a:	ee1b 1a10 	vmov	r1, s22
  40536e:	ee1a 3a90 	vmov	r3, s21
  405372:	4c2d      	ldr	r4, [pc, #180]	; (405428 <LegControlTask+0x8b0>)
  405374:	47a0      	blx	r4
  405376:	ed9d da27 	vldr	s26, [sp, #156]	; 0x9c
  40537a:	eddd ca28 	vldr	s25, [sp, #160]	; 0xa0
  40537e:	ed9d ca29 	vldr	s24, [sp, #164]	; 0xa4
		  Ang1 = legAngCalc(xzS1.X,  (sin(ofst1) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst1)-hexabot_walk.hgt)  ,xzS1.Z);
  405382:	9817      	ldr	r0, [sp, #92]	; 0x5c
  405384:	4b2b      	ldr	r3, [pc, #172]	; (405434 <LegControlTask+0x8bc>)
  405386:	4798      	blx	r3
  405388:	4b2b      	ldr	r3, [pc, #172]	; (405438 <LegControlTask+0x8c0>)
  40538a:	4798      	blx	r3
  40538c:	4606      	mov	r6, r0
  40538e:	460f      	mov	r7, r1
  405390:	2200      	movs	r2, #0
  405392:	2300      	movs	r3, #0
  405394:	4c29      	ldr	r4, [pc, #164]	; (40543c <LegControlTask+0x8c4>)
  405396:	47a0      	blx	r4
  405398:	b128      	cbz	r0, 4053a6 <LegControlTask+0x82e>
  40539a:	4b1e      	ldr	r3, [pc, #120]	; (405414 <LegControlTask+0x89c>)
  40539c:	68d8      	ldr	r0, [r3, #12]
  40539e:	4240      	negs	r0, r0
  4053a0:	4b1d      	ldr	r3, [pc, #116]	; (405418 <LegControlTask+0x8a0>)
  4053a2:	4798      	blx	r3
  4053a4:	e013      	b.n	4053ce <LegControlTask+0x856>
  4053a6:	4d1b      	ldr	r5, [pc, #108]	; (405414 <LegControlTask+0x89c>)
  4053a8:	4c1b      	ldr	r4, [pc, #108]	; (405418 <LegControlTask+0x8a0>)
  4053aa:	6928      	ldr	r0, [r5, #16]
  4053ac:	47a0      	blx	r4
  4053ae:	4602      	mov	r2, r0
  4053b0:	460b      	mov	r3, r1
  4053b2:	4630      	mov	r0, r6
  4053b4:	4639      	mov	r1, r7
  4053b6:	4e19      	ldr	r6, [pc, #100]	; (40541c <LegControlTask+0x8a4>)
  4053b8:	47b0      	blx	r6
  4053ba:	4606      	mov	r6, r0
  4053bc:	460f      	mov	r7, r1
  4053be:	68e8      	ldr	r0, [r5, #12]
  4053c0:	47a0      	blx	r4
  4053c2:	4602      	mov	r2, r0
  4053c4:	460b      	mov	r3, r1
  4053c6:	4630      	mov	r0, r6
  4053c8:	4639      	mov	r1, r7
  4053ca:	4c15      	ldr	r4, [pc, #84]	; (405420 <LegControlTask+0x8a8>)
  4053cc:	47a0      	blx	r4
  4053ce:	4b15      	ldr	r3, [pc, #84]	; (405424 <LegControlTask+0x8ac>)
  4053d0:	4798      	blx	r3
  4053d2:	4602      	mov	r2, r0
  4053d4:	a824      	add	r0, sp, #144	; 0x90
  4053d6:	ee1a 1a10 	vmov	r1, s20
  4053da:	ee19 3a90 	vmov	r3, s19
  4053de:	4c12      	ldr	r4, [pc, #72]	; (405428 <LegControlTask+0x8b0>)
  4053e0:	47a0      	blx	r4
  4053e2:	eddd ba24 	vldr	s23, [sp, #144]	; 0x90
  4053e6:	ed9d ba25 	vldr	s22, [sp, #148]	; 0x94
  4053ea:	eddd aa26 	vldr	s21, [sp, #152]	; 0x98
		  Ang2 = legAngCalc(xzS2.X,  (sin(ofst2) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst2)-hexabot_walk.hgt)  ,xzS2.Z);
  4053ee:	9805      	ldr	r0, [sp, #20]
  4053f0:	4b10      	ldr	r3, [pc, #64]	; (405434 <LegControlTask+0x8bc>)
  4053f2:	4798      	blx	r3
  4053f4:	4b10      	ldr	r3, [pc, #64]	; (405438 <LegControlTask+0x8c0>)
  4053f6:	4798      	blx	r3
  4053f8:	4606      	mov	r6, r0
  4053fa:	460f      	mov	r7, r1
  4053fc:	2200      	movs	r2, #0
  4053fe:	2300      	movs	r3, #0
  405400:	4c0e      	ldr	r4, [pc, #56]	; (40543c <LegControlTask+0x8c4>)
  405402:	47a0      	blx	r4
  405404:	b1e0      	cbz	r0, 405440 <LegControlTask+0x8c8>
  405406:	4b03      	ldr	r3, [pc, #12]	; (405414 <LegControlTask+0x89c>)
  405408:	68d8      	ldr	r0, [r3, #12]
  40540a:	4240      	negs	r0, r0
  40540c:	4b02      	ldr	r3, [pc, #8]	; (405418 <LegControlTask+0x8a0>)
  40540e:	4798      	blx	r3
  405410:	e02a      	b.n	405468 <LegControlTask+0x8f0>
  405412:	bf00      	nop
  405414:	2040c554 	.word	0x2040c554
  405418:	0040856d 	.word	0x0040856d
  40541c:	00408639 	.word	0x00408639
  405420:	004082d1 	.word	0x004082d1
  405424:	00408bbd 	.word	0x00408bbd
  405428:	00404471 	.word	0x00404471
  40542c:	00404639 	.word	0x00404639
  405430:	00404259 	.word	0x00404259
  405434:	00408591 	.word	0x00408591
  405438:	00405e35 	.word	0x00405e35
  40543c:	00408b1d 	.word	0x00408b1d
  405440:	4d7b      	ldr	r5, [pc, #492]	; (405630 <LegControlTask+0xab8>)
  405442:	4c7c      	ldr	r4, [pc, #496]	; (405634 <LegControlTask+0xabc>)
  405444:	6928      	ldr	r0, [r5, #16]
  405446:	47a0      	blx	r4
  405448:	4602      	mov	r2, r0
  40544a:	460b      	mov	r3, r1
  40544c:	4630      	mov	r0, r6
  40544e:	4639      	mov	r1, r7
  405450:	4e79      	ldr	r6, [pc, #484]	; (405638 <LegControlTask+0xac0>)
  405452:	47b0      	blx	r6
  405454:	4606      	mov	r6, r0
  405456:	460f      	mov	r7, r1
  405458:	68e8      	ldr	r0, [r5, #12]
  40545a:	47a0      	blx	r4
  40545c:	4602      	mov	r2, r0
  40545e:	460b      	mov	r3, r1
  405460:	4630      	mov	r0, r6
  405462:	4639      	mov	r1, r7
  405464:	4c75      	ldr	r4, [pc, #468]	; (40563c <LegControlTask+0xac4>)
  405466:	47a0      	blx	r4
  405468:	4b75      	ldr	r3, [pc, #468]	; (405640 <LegControlTask+0xac8>)
  40546a:	4798      	blx	r3
  40546c:	4602      	mov	r2, r0
  40546e:	a821      	add	r0, sp, #132	; 0x84
  405470:	ee19 1a10 	vmov	r1, s18
  405474:	ee18 3a90 	vmov	r3, s17
  405478:	4c72      	ldr	r4, [pc, #456]	; (405644 <LegControlTask+0xacc>)
  40547a:	47a0      	blx	r4
  40547c:	ed9d aa21 	vldr	s20, [sp, #132]	; 0x84
  405480:	eddd 9a22 	vldr	s19, [sp, #136]	; 0x88
  405484:	ed9d 9a23 	vldr	s18, [sp, #140]	; 0x8c
		  Ang3 = legAngCalc(xzS3.X,  (sin(ofst3) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst3)-hexabot_walk.hgt)  ,xzS3.Z);
  405488:	9806      	ldr	r0, [sp, #24]
  40548a:	4b6f      	ldr	r3, [pc, #444]	; (405648 <LegControlTask+0xad0>)
  40548c:	4798      	blx	r3
  40548e:	4b6f      	ldr	r3, [pc, #444]	; (40564c <LegControlTask+0xad4>)
  405490:	4798      	blx	r3
  405492:	4606      	mov	r6, r0
  405494:	460f      	mov	r7, r1
  405496:	2200      	movs	r2, #0
  405498:	2300      	movs	r3, #0
  40549a:	4c6d      	ldr	r4, [pc, #436]	; (405650 <LegControlTask+0xad8>)
  40549c:	47a0      	blx	r4
  40549e:	b128      	cbz	r0, 4054ac <LegControlTask+0x934>
  4054a0:	4b63      	ldr	r3, [pc, #396]	; (405630 <LegControlTask+0xab8>)
  4054a2:	68d8      	ldr	r0, [r3, #12]
  4054a4:	4240      	negs	r0, r0
  4054a6:	4b63      	ldr	r3, [pc, #396]	; (405634 <LegControlTask+0xabc>)
  4054a8:	4798      	blx	r3
  4054aa:	e013      	b.n	4054d4 <LegControlTask+0x95c>
  4054ac:	4d60      	ldr	r5, [pc, #384]	; (405630 <LegControlTask+0xab8>)
  4054ae:	4c61      	ldr	r4, [pc, #388]	; (405634 <LegControlTask+0xabc>)
  4054b0:	6928      	ldr	r0, [r5, #16]
  4054b2:	47a0      	blx	r4
  4054b4:	4602      	mov	r2, r0
  4054b6:	460b      	mov	r3, r1
  4054b8:	4630      	mov	r0, r6
  4054ba:	4639      	mov	r1, r7
  4054bc:	4e5e      	ldr	r6, [pc, #376]	; (405638 <LegControlTask+0xac0>)
  4054be:	47b0      	blx	r6
  4054c0:	4606      	mov	r6, r0
  4054c2:	460f      	mov	r7, r1
  4054c4:	68e8      	ldr	r0, [r5, #12]
  4054c6:	47a0      	blx	r4
  4054c8:	4602      	mov	r2, r0
  4054ca:	460b      	mov	r3, r1
  4054cc:	4630      	mov	r0, r6
  4054ce:	4639      	mov	r1, r7
  4054d0:	4c5a      	ldr	r4, [pc, #360]	; (40563c <LegControlTask+0xac4>)
  4054d2:	47a0      	blx	r4
  4054d4:	4b5a      	ldr	r3, [pc, #360]	; (405640 <LegControlTask+0xac8>)
  4054d6:	4798      	blx	r3
  4054d8:	4602      	mov	r2, r0
  4054da:	a81e      	add	r0, sp, #120	; 0x78
  4054dc:	4659      	mov	r1, fp
  4054de:	4653      	mov	r3, sl
  4054e0:	4c58      	ldr	r4, [pc, #352]	; (405644 <LegControlTask+0xacc>)
  4054e2:	47a0      	blx	r4
  4054e4:	eddd 8a1e 	vldr	s17, [sp, #120]	; 0x78
  4054e8:	f8dd b07c 	ldr.w	fp, [sp, #124]	; 0x7c
  4054ec:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
		  Ang4 = legAngCalc(xzS4.X,  (sin(ofst4) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst4)-hexabot_walk.hgt)  ,xzS4.Z);
  4054f0:	9807      	ldr	r0, [sp, #28]
  4054f2:	4b55      	ldr	r3, [pc, #340]	; (405648 <LegControlTask+0xad0>)
  4054f4:	4798      	blx	r3
  4054f6:	4b55      	ldr	r3, [pc, #340]	; (40564c <LegControlTask+0xad4>)
  4054f8:	4798      	blx	r3
  4054fa:	4606      	mov	r6, r0
  4054fc:	460f      	mov	r7, r1
  4054fe:	2200      	movs	r2, #0
  405500:	2300      	movs	r3, #0
  405502:	4c53      	ldr	r4, [pc, #332]	; (405650 <LegControlTask+0xad8>)
  405504:	47a0      	blx	r4
  405506:	b128      	cbz	r0, 405514 <LegControlTask+0x99c>
  405508:	4b49      	ldr	r3, [pc, #292]	; (405630 <LegControlTask+0xab8>)
  40550a:	68d8      	ldr	r0, [r3, #12]
  40550c:	4240      	negs	r0, r0
  40550e:	4b49      	ldr	r3, [pc, #292]	; (405634 <LegControlTask+0xabc>)
  405510:	4798      	blx	r3
  405512:	e013      	b.n	40553c <LegControlTask+0x9c4>
  405514:	4d46      	ldr	r5, [pc, #280]	; (405630 <LegControlTask+0xab8>)
  405516:	4c47      	ldr	r4, [pc, #284]	; (405634 <LegControlTask+0xabc>)
  405518:	6928      	ldr	r0, [r5, #16]
  40551a:	47a0      	blx	r4
  40551c:	4602      	mov	r2, r0
  40551e:	460b      	mov	r3, r1
  405520:	4630      	mov	r0, r6
  405522:	4639      	mov	r1, r7
  405524:	4e44      	ldr	r6, [pc, #272]	; (405638 <LegControlTask+0xac0>)
  405526:	47b0      	blx	r6
  405528:	4606      	mov	r6, r0
  40552a:	460f      	mov	r7, r1
  40552c:	68e8      	ldr	r0, [r5, #12]
  40552e:	47a0      	blx	r4
  405530:	4602      	mov	r2, r0
  405532:	460b      	mov	r3, r1
  405534:	4630      	mov	r0, r6
  405536:	4639      	mov	r1, r7
  405538:	4c40      	ldr	r4, [pc, #256]	; (40563c <LegControlTask+0xac4>)
  40553a:	47a0      	blx	r4
  40553c:	4b40      	ldr	r3, [pc, #256]	; (405640 <LegControlTask+0xac8>)
  40553e:	4798      	blx	r3
  405540:	4602      	mov	r2, r0
  405542:	a81b      	add	r0, sp, #108	; 0x6c
  405544:	4649      	mov	r1, r9
  405546:	4643      	mov	r3, r8
  405548:	4c3e      	ldr	r4, [pc, #248]	; (405644 <LegControlTask+0xacc>)
  40554a:	47a0      	blx	r4
  40554c:	ed9d ea1b 	vldr	s28, [sp, #108]	; 0x6c
  405550:	f8dd 9070 	ldr.w	r9, [sp, #112]	; 0x70
  405554:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
		  Ang5 = legAngCalc(xzS5.X,  (sin(ofst5) < 0)?-hexabot_walk.hgt:(hexabot_walk.pup*sin(ofst5)-hexabot_walk.hgt)  ,xzS5.Z);
  405558:	9816      	ldr	r0, [sp, #88]	; 0x58
  40555a:	4b3b      	ldr	r3, [pc, #236]	; (405648 <LegControlTask+0xad0>)
  40555c:	4798      	blx	r3
  40555e:	4b3b      	ldr	r3, [pc, #236]	; (40564c <LegControlTask+0xad4>)
  405560:	4798      	blx	r3
  405562:	4606      	mov	r6, r0
  405564:	460f      	mov	r7, r1
  405566:	2200      	movs	r2, #0
  405568:	2300      	movs	r3, #0
  40556a:	4c39      	ldr	r4, [pc, #228]	; (405650 <LegControlTask+0xad8>)
  40556c:	47a0      	blx	r4
  40556e:	b128      	cbz	r0, 40557c <LegControlTask+0xa04>
  405570:	4b2f      	ldr	r3, [pc, #188]	; (405630 <LegControlTask+0xab8>)
  405572:	68d8      	ldr	r0, [r3, #12]
  405574:	4240      	negs	r0, r0
  405576:	4b2f      	ldr	r3, [pc, #188]	; (405634 <LegControlTask+0xabc>)
  405578:	4798      	blx	r3
  40557a:	e013      	b.n	4055a4 <LegControlTask+0xa2c>
  40557c:	4d2c      	ldr	r5, [pc, #176]	; (405630 <LegControlTask+0xab8>)
  40557e:	4c2d      	ldr	r4, [pc, #180]	; (405634 <LegControlTask+0xabc>)
  405580:	6928      	ldr	r0, [r5, #16]
  405582:	47a0      	blx	r4
  405584:	4602      	mov	r2, r0
  405586:	460b      	mov	r3, r1
  405588:	4630      	mov	r0, r6
  40558a:	4639      	mov	r1, r7
  40558c:	4e2a      	ldr	r6, [pc, #168]	; (405638 <LegControlTask+0xac0>)
  40558e:	47b0      	blx	r6
  405590:	4606      	mov	r6, r0
  405592:	460f      	mov	r7, r1
  405594:	68e8      	ldr	r0, [r5, #12]
  405596:	47a0      	blx	r4
  405598:	4602      	mov	r2, r0
  40559a:	460b      	mov	r3, r1
  40559c:	4630      	mov	r0, r6
  40559e:	4639      	mov	r1, r7
  4055a0:	4c26      	ldr	r4, [pc, #152]	; (40563c <LegControlTask+0xac4>)
  4055a2:	47a0      	blx	r4
  4055a4:	4b26      	ldr	r3, [pc, #152]	; (405640 <LegControlTask+0xac8>)
  4055a6:	4798      	blx	r3
  4055a8:	4602      	mov	r2, r0
  4055aa:	a818      	add	r0, sp, #96	; 0x60
  4055ac:	ee1d 1a90 	vmov	r1, s27
  4055b0:	ee1e 3a90 	vmov	r3, s29
  4055b4:	4c23      	ldr	r4, [pc, #140]	; (405644 <LegControlTask+0xacc>)
  4055b6:	47a0      	blx	r4
  4055b8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4055ba:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4055bc:	9d1a      	ldr	r5, [sp, #104]	; 0x68
		  
		  writeLegOut(0,Ang0.S1,Ang0.S2,Ang0.S3);
  4055be:	2000      	movs	r0, #0
  4055c0:	ee1d 1a10 	vmov	r1, s26
  4055c4:	ee1c 2a90 	vmov	r2, s25
  4055c8:	ee1c 3a10 	vmov	r3, s24
  4055cc:	4c21      	ldr	r4, [pc, #132]	; (405654 <LegControlTask+0xadc>)
  4055ce:	47a0      	blx	r4
		  writeLegOut(1,Ang1.S1,Ang1.S2,Ang1.S3);
  4055d0:	2001      	movs	r0, #1
  4055d2:	ee1b 1a90 	vmov	r1, s23
  4055d6:	ee1b 2a10 	vmov	r2, s22
  4055da:	ee1a 3a90 	vmov	r3, s21
  4055de:	47a0      	blx	r4
		  writeLegOut(2,Ang2.S1,Ang2.S2,Ang2.S3);
  4055e0:	2002      	movs	r0, #2
  4055e2:	ee1a 1a10 	vmov	r1, s20
  4055e6:	ee19 2a90 	vmov	r2, s19
  4055ea:	ee19 3a10 	vmov	r3, s18
  4055ee:	47a0      	blx	r4
		  writeLegOut(3,Ang3.S1,Ang3.S2,Ang3.S3);
  4055f0:	2003      	movs	r0, #3
  4055f2:	ee18 1a90 	vmov	r1, s17
  4055f6:	465a      	mov	r2, fp
  4055f8:	4653      	mov	r3, sl
  4055fa:	47a0      	blx	r4
		  writeLegOut(4,Ang4.S1,Ang4.S2,Ang4.S3);
  4055fc:	2004      	movs	r0, #4
  4055fe:	ee1e 1a10 	vmov	r1, s28
  405602:	464a      	mov	r2, r9
  405604:	4643      	mov	r3, r8
  405606:	47a0      	blx	r4
		  writeLegOut(5,Ang5.S1,Ang5.S2,Ang5.S3);
  405608:	2005      	movs	r0, #5
  40560a:	4639      	mov	r1, r7
  40560c:	4632      	mov	r2, r6
  40560e:	462b      	mov	r3, r5
  405610:	47a0      	blx	r4
		  hexabot_walk.ret = 0;
  405612:	2200      	movs	r2, #0
  405614:	4b06      	ldr	r3, [pc, #24]	; (405630 <LegControlTask+0xab8>)
  405616:	629a      	str	r2, [r3, #40]	; 0x28
		}
			hexabot_walk.i = 0;
  405618:	2200      	movs	r2, #0
  40561a:	4b05      	ldr	r3, [pc, #20]	; (405630 <LegControlTask+0xab8>)
  40561c:	625a      	str	r2, [r3, #36]	; 0x24
			//return to idle state (legs in middle) 
		}
		pio_clear(LED7);
  40561e:	480e      	ldr	r0, [pc, #56]	; (405658 <LegControlTask+0xae0>)
  405620:	2140      	movs	r1, #64	; 0x40
  405622:	4b0e      	ldr	r3, [pc, #56]	; (40565c <LegControlTask+0xae4>)
  405624:	4798      	blx	r3
		  vTaskDelay(20);
  405626:	2014      	movs	r0, #20
  405628:	4b0d      	ldr	r3, [pc, #52]	; (405660 <LegControlTask+0xae8>)
  40562a:	4798      	blx	r3
	}
  40562c:	f7ff babf 	b.w	404bae <LegControlTask+0x36>
  405630:	2040c554 	.word	0x2040c554
  405634:	0040856d 	.word	0x0040856d
  405638:	00408639 	.word	0x00408639
  40563c:	004082d1 	.word	0x004082d1
  405640:	00408bbd 	.word	0x00408bbd
  405644:	00404471 	.word	0x00404471
  405648:	00408591 	.word	0x00408591
  40564c:	00405e35 	.word	0x00405e35
  405650:	00408b1d 	.word	0x00408b1d
  405654:	00404639 	.word	0x00404639
  405658:	400e0e00 	.word	0x400e0e00
  40565c:	004027c1 	.word	0x004027c1
  405660:	00401d3d 	.word	0x00401d3d

00405664 <CLItask>:
}

void CLItask(void* pvParameters) {
  405664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405668:	b085      	sub	sp, #20
	sendDebugString("CLI TASK INITIALIZATION - STARTED\n");
  40566a:	4886      	ldr	r0, [pc, #536]	; (405884 <CLItask+0x220>)
  40566c:	4c86      	ldr	r4, [pc, #536]	; (405888 <CLItask+0x224>)
  40566e:	47a0      	blx	r4
	memset(CLIbuf,0,100);
  405670:	4886      	ldr	r0, [pc, #536]	; (40588c <CLItask+0x228>)
  405672:	2100      	movs	r1, #0
  405674:	2264      	movs	r2, #100	; 0x64
  405676:	4b86      	ldr	r3, [pc, #536]	; (405890 <CLItask+0x22c>)
  405678:	4798      	blx	r3
	char* BaseCmd;
	sendDebugString("CLI TASK INITIALIZATION - FINISHED | ENTERING INFINITE LOOP\n");
  40567a:	4886      	ldr	r0, [pc, #536]	; (405894 <CLItask+0x230>)
  40567c:	47a0      	blx	r4
	sendDebugString("COMMAND LINE STARTED\n");
  40567e:	4886      	ldr	r0, [pc, #536]	; (405898 <CLItask+0x234>)
  405680:	47a0      	blx	r4
	sendDebugString("\n");
  405682:	4d86      	ldr	r5, [pc, #536]	; (40589c <CLItask+0x238>)
  405684:	4628      	mov	r0, r5
  405686:	47a0      	blx	r4
	sendDebugString("\n");
  405688:	4628      	mov	r0, r5
  40568a:	47a0      	blx	r4
	UARTsem = xSemaphoreCreateBinary();
  40568c:	2001      	movs	r0, #1
  40568e:	2100      	movs	r1, #0
  405690:	2203      	movs	r2, #3
  405692:	4b83      	ldr	r3, [pc, #524]	; (4058a0 <CLItask+0x23c>)
  405694:	4798      	blx	r3
  405696:	4b83      	ldr	r3, [pc, #524]	; (4058a4 <CLItask+0x240>)
  405698:	6018      	str	r0, [r3, #0]
	
	sendDebugString("FYP_Hexabot_ATSAMS70_MELLATRON9000>");
  40569a:	4883      	ldr	r0, [pc, #524]	; (4058a8 <CLItask+0x244>)
  40569c:	47a0      	blx	r4
	for(;;) {
			if(xSemaphoreTake(UARTsem,0xFFFF) == pdTRUE) {
  40569e:	4d81      	ldr	r5, [pc, #516]	; (4058a4 <CLItask+0x240>)
  4056a0:	4c82      	ldr	r4, [pc, #520]	; (4058ac <CLItask+0x248>)
				hexabot_walk.ret = 1;
			}
			
			else if(!strcmp(BaseCmd,"svoinhib")) {
				if(atoi(strtok(NULL," "))) pio_set(PIOA,PIO_PA26);
				else pio_clear(PIOA,PIO_PA26);
  4056a2:	f8df 8298 	ldr.w	r8, [pc, #664]	; 40593c <CLItask+0x2d8>
	sendDebugString("\n");
	UARTsem = xSemaphoreCreateBinary();
	
	sendDebugString("FYP_Hexabot_ATSAMS70_MELLATRON9000>");
	for(;;) {
			if(xSemaphoreTake(UARTsem,0xFFFF) == pdTRUE) {
  4056a6:	6828      	ldr	r0, [r5, #0]
  4056a8:	2100      	movs	r1, #0
  4056aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4056ae:	460b      	mov	r3, r1
  4056b0:	47a0      	blx	r4
  4056b2:	2801      	cmp	r0, #1
  4056b4:	d1f7      	bne.n	4056a6 <CLItask+0x42>
		if(CLIbuf[CLIbufIndex-1] ==  '\n') {
  4056b6:	4b7e      	ldr	r3, [pc, #504]	; (4058b0 <CLItask+0x24c>)
  4056b8:	681b      	ldr	r3, [r3, #0]
  4056ba:	4a74      	ldr	r2, [pc, #464]	; (40588c <CLItask+0x228>)
  4056bc:	4413      	add	r3, r2
  4056be:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  4056c2:	2b0a      	cmp	r3, #10
  4056c4:	d1ef      	bne.n	4056a6 <CLItask+0x42>
			CLIbufIndex=0;
  4056c6:	2200      	movs	r2, #0
  4056c8:	4b79      	ldr	r3, [pc, #484]	; (4058b0 <CLItask+0x24c>)
  4056ca:	601a      	str	r2, [r3, #0]
			//sendDebugString(CLIbuf);
			BaseCmd = strtok(CLIbuf," ");
  4056cc:	486f      	ldr	r0, [pc, #444]	; (40588c <CLItask+0x228>)
  4056ce:	4979      	ldr	r1, [pc, #484]	; (4058b4 <CLItask+0x250>)
  4056d0:	4b79      	ldr	r3, [pc, #484]	; (4058b8 <CLItask+0x254>)
  4056d2:	4798      	blx	r3
  4056d4:	4607      	mov	r7, r0
			
			if(!strcmp(BaseCmd,"led")) cmdLED( atoi(strtok(NULL," "))  , atoi(strtok(NULL," ")) );
  4056d6:	4979      	ldr	r1, [pc, #484]	; (4058bc <CLItask+0x258>)
  4056d8:	4b79      	ldr	r3, [pc, #484]	; (4058c0 <CLItask+0x25c>)
  4056da:	4798      	blx	r3
  4056dc:	b980      	cbnz	r0, 405700 <CLItask+0x9c>
  4056de:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 4058b4 <CLItask+0x250>
  4056e2:	4649      	mov	r1, r9
  4056e4:	4e74      	ldr	r6, [pc, #464]	; (4058b8 <CLItask+0x254>)
  4056e6:	47b0      	blx	r6
  4056e8:	4f76      	ldr	r7, [pc, #472]	; (4058c4 <CLItask+0x260>)
  4056ea:	47b8      	blx	r7
  4056ec:	4682      	mov	sl, r0
  4056ee:	2000      	movs	r0, #0
  4056f0:	4649      	mov	r1, r9
  4056f2:	47b0      	blx	r6
  4056f4:	47b8      	blx	r7
  4056f6:	4601      	mov	r1, r0
  4056f8:	4650      	mov	r0, sl
  4056fa:	4b73      	ldr	r3, [pc, #460]	; (4058c8 <CLItask+0x264>)
  4056fc:	4798      	blx	r3
  4056fe:	e185      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"manusvo"))  cmdServoMan(atoi(strtok(NULL," ")) , atoi(strtok(NULL," ")) , atoi(strtok(NULL," ")));
  405700:	4638      	mov	r0, r7
  405702:	4972      	ldr	r1, [pc, #456]	; (4058cc <CLItask+0x268>)
  405704:	4b6e      	ldr	r3, [pc, #440]	; (4058c0 <CLItask+0x25c>)
  405706:	4798      	blx	r3
  405708:	b9b0      	cbnz	r0, 405738 <CLItask+0xd4>
  40570a:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 4058b4 <CLItask+0x250>
  40570e:	4649      	mov	r1, r9
  405710:	4e69      	ldr	r6, [pc, #420]	; (4058b8 <CLItask+0x254>)
  405712:	47b0      	blx	r6
  405714:	4f6b      	ldr	r7, [pc, #428]	; (4058c4 <CLItask+0x260>)
  405716:	47b8      	blx	r7
  405718:	4683      	mov	fp, r0
  40571a:	2000      	movs	r0, #0
  40571c:	4649      	mov	r1, r9
  40571e:	47b0      	blx	r6
  405720:	47b8      	blx	r7
  405722:	4682      	mov	sl, r0
  405724:	2000      	movs	r0, #0
  405726:	4649      	mov	r1, r9
  405728:	47b0      	blx	r6
  40572a:	47b8      	blx	r7
  40572c:	4602      	mov	r2, r0
  40572e:	4658      	mov	r0, fp
  405730:	4651      	mov	r1, sl
  405732:	4b67      	ldr	r3, [pc, #412]	; (4058d0 <CLItask+0x26c>)
  405734:	4798      	blx	r3
  405736:	e169      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"batvolt\n")) cmdBatVolt();
  405738:	4638      	mov	r0, r7
  40573a:	4966      	ldr	r1, [pc, #408]	; (4058d4 <CLItask+0x270>)
  40573c:	4b60      	ldr	r3, [pc, #384]	; (4058c0 <CLItask+0x25c>)
  40573e:	4798      	blx	r3
  405740:	b910      	cbnz	r0, 405748 <CLItask+0xe4>
  405742:	4b65      	ldr	r3, [pc, #404]	; (4058d8 <CLItask+0x274>)
  405744:	4798      	blx	r3
  405746:	e161      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"dumpimg")) dumpFrame( strtol(strtok(NULL," "),NULL,16));
  405748:	4638      	mov	r0, r7
  40574a:	4964      	ldr	r1, [pc, #400]	; (4058dc <CLItask+0x278>)
  40574c:	4b5c      	ldr	r3, [pc, #368]	; (4058c0 <CLItask+0x25c>)
  40574e:	4798      	blx	r3
  405750:	b948      	cbnz	r0, 405766 <CLItask+0x102>
  405752:	4958      	ldr	r1, [pc, #352]	; (4058b4 <CLItask+0x250>)
  405754:	4b58      	ldr	r3, [pc, #352]	; (4058b8 <CLItask+0x254>)
  405756:	4798      	blx	r3
  405758:	2100      	movs	r1, #0
  40575a:	2210      	movs	r2, #16
  40575c:	4b60      	ldr	r3, [pc, #384]	; (4058e0 <CLItask+0x27c>)
  40575e:	4798      	blx	r3
  405760:	4b60      	ldr	r3, [pc, #384]	; (4058e4 <CLItask+0x280>)
  405762:	4798      	blx	r3
  405764:	e152      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"walk")) cmdWalk(atoi(strtok(NULL," ")));
  405766:	4638      	mov	r0, r7
  405768:	495f      	ldr	r1, [pc, #380]	; (4058e8 <CLItask+0x284>)
  40576a:	4b55      	ldr	r3, [pc, #340]	; (4058c0 <CLItask+0x25c>)
  40576c:	4798      	blx	r3
  40576e:	b938      	cbnz	r0, 405780 <CLItask+0x11c>
  405770:	4950      	ldr	r1, [pc, #320]	; (4058b4 <CLItask+0x250>)
  405772:	4b51      	ldr	r3, [pc, #324]	; (4058b8 <CLItask+0x254>)
  405774:	4798      	blx	r3
  405776:	4b53      	ldr	r3, [pc, #332]	; (4058c4 <CLItask+0x260>)
  405778:	4798      	blx	r3
  40577a:	4b5c      	ldr	r3, [pc, #368]	; (4058ec <CLItask+0x288>)
  40577c:	4798      	blx	r3
  40577e:	e145      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"walkcytime")) hexabot_walk.Hexabot_leg_cycle_t = atoi(strtok(NULL," "));
  405780:	4638      	mov	r0, r7
  405782:	495b      	ldr	r1, [pc, #364]	; (4058f0 <CLItask+0x28c>)
  405784:	4b4e      	ldr	r3, [pc, #312]	; (4058c0 <CLItask+0x25c>)
  405786:	4798      	blx	r3
  405788:	b938      	cbnz	r0, 40579a <CLItask+0x136>
  40578a:	494a      	ldr	r1, [pc, #296]	; (4058b4 <CLItask+0x250>)
  40578c:	4b4a      	ldr	r3, [pc, #296]	; (4058b8 <CLItask+0x254>)
  40578e:	4798      	blx	r3
  405790:	4b4c      	ldr	r3, [pc, #304]	; (4058c4 <CLItask+0x260>)
  405792:	4798      	blx	r3
  405794:	4b57      	ldr	r3, [pc, #348]	; (4058f4 <CLItask+0x290>)
  405796:	6198      	str	r0, [r3, #24]
  405798:	e138      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"verbose")) VerboseMode = atoi(strtok(NULL," "));
  40579a:	4638      	mov	r0, r7
  40579c:	4956      	ldr	r1, [pc, #344]	; (4058f8 <CLItask+0x294>)
  40579e:	4b48      	ldr	r3, [pc, #288]	; (4058c0 <CLItask+0x25c>)
  4057a0:	4798      	blx	r3
  4057a2:	b938      	cbnz	r0, 4057b4 <CLItask+0x150>
  4057a4:	4943      	ldr	r1, [pc, #268]	; (4058b4 <CLItask+0x250>)
  4057a6:	4b44      	ldr	r3, [pc, #272]	; (4058b8 <CLItask+0x254>)
  4057a8:	4798      	blx	r3
  4057aa:	4b46      	ldr	r3, [pc, #280]	; (4058c4 <CLItask+0x260>)
  4057ac:	4798      	blx	r3
  4057ae:	4b53      	ldr	r3, [pc, #332]	; (4058fc <CLItask+0x298>)
  4057b0:	6018      	str	r0, [r3, #0]
  4057b2:	e12b      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"DWM-test\n")) cmdTestDW1000();
  4057b4:	4638      	mov	r0, r7
  4057b6:	4952      	ldr	r1, [pc, #328]	; (405900 <CLItask+0x29c>)
  4057b8:	4b41      	ldr	r3, [pc, #260]	; (4058c0 <CLItask+0x25c>)
  4057ba:	4798      	blx	r3
  4057bc:	b910      	cbnz	r0, 4057c4 <CLItask+0x160>
  4057be:	4b51      	ldr	r3, [pc, #324]	; (405904 <CLItask+0x2a0>)
  4057c0:	4798      	blx	r3
  4057c2:	e123      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"DWM-send")) cmdDWMsend(strtok(NULL," "));
  4057c4:	4638      	mov	r0, r7
  4057c6:	4950      	ldr	r1, [pc, #320]	; (405908 <CLItask+0x2a4>)
  4057c8:	4b3d      	ldr	r3, [pc, #244]	; (4058c0 <CLItask+0x25c>)
  4057ca:	4798      	blx	r3
  4057cc:	b928      	cbnz	r0, 4057da <CLItask+0x176>
  4057ce:	4939      	ldr	r1, [pc, #228]	; (4058b4 <CLItask+0x250>)
  4057d0:	4b39      	ldr	r3, [pc, #228]	; (4058b8 <CLItask+0x254>)
  4057d2:	4798      	blx	r3
  4057d4:	4b4d      	ldr	r3, [pc, #308]	; (40590c <CLItask+0x2a8>)
  4057d6:	4798      	blx	r3
  4057d8:	e118      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"DWM-orLed\n")) cmdOverrideLEDDWM1000();
  4057da:	4638      	mov	r0, r7
  4057dc:	494c      	ldr	r1, [pc, #304]	; (405910 <CLItask+0x2ac>)
  4057de:	4b38      	ldr	r3, [pc, #224]	; (4058c0 <CLItask+0x25c>)
  4057e0:	4798      	blx	r3
  4057e2:	b910      	cbnz	r0, 4057ea <CLItask+0x186>
  4057e4:	4b4b      	ldr	r3, [pc, #300]	; (405914 <CLItask+0x2b0>)
  4057e6:	4798      	blx	r3
  4057e8:	e110      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"DWM-RWtest")) cmdWriteTestDW1000( strtol(strtok(NULL," "),NULL,16));
  4057ea:	4638      	mov	r0, r7
  4057ec:	494a      	ldr	r1, [pc, #296]	; (405918 <CLItask+0x2b4>)
  4057ee:	4b34      	ldr	r3, [pc, #208]	; (4058c0 <CLItask+0x25c>)
  4057f0:	4798      	blx	r3
  4057f2:	b950      	cbnz	r0, 40580a <CLItask+0x1a6>
  4057f4:	492f      	ldr	r1, [pc, #188]	; (4058b4 <CLItask+0x250>)
  4057f6:	4b30      	ldr	r3, [pc, #192]	; (4058b8 <CLItask+0x254>)
  4057f8:	4798      	blx	r3
  4057fa:	2100      	movs	r1, #0
  4057fc:	2210      	movs	r2, #16
  4057fe:	4b38      	ldr	r3, [pc, #224]	; (4058e0 <CLItask+0x27c>)
  405800:	4798      	blx	r3
  405802:	17c1      	asrs	r1, r0, #31
  405804:	4b45      	ldr	r3, [pc, #276]	; (40591c <CLItask+0x2b8>)
  405806:	4798      	blx	r3
  405808:	e100      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"camdtsh")) cam_dif_tsh = atoi(strtok(NULL," "));
  40580a:	4638      	mov	r0, r7
  40580c:	4944      	ldr	r1, [pc, #272]	; (405920 <CLItask+0x2bc>)
  40580e:	4b2c      	ldr	r3, [pc, #176]	; (4058c0 <CLItask+0x25c>)
  405810:	4798      	blx	r3
  405812:	b938      	cbnz	r0, 405824 <CLItask+0x1c0>
  405814:	4927      	ldr	r1, [pc, #156]	; (4058b4 <CLItask+0x250>)
  405816:	4b28      	ldr	r3, [pc, #160]	; (4058b8 <CLItask+0x254>)
  405818:	4798      	blx	r3
  40581a:	4b2a      	ldr	r3, [pc, #168]	; (4058c4 <CLItask+0x260>)
  40581c:	4798      	blx	r3
  40581e:	4b41      	ldr	r3, [pc, #260]	; (405924 <CLItask+0x2c0>)
  405820:	6018      	str	r0, [r3, #0]
  405822:	e0f3      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"memtest\n")) SdramCheck();
  405824:	4638      	mov	r0, r7
  405826:	4940      	ldr	r1, [pc, #256]	; (405928 <CLItask+0x2c4>)
  405828:	4b25      	ldr	r3, [pc, #148]	; (4058c0 <CLItask+0x25c>)
  40582a:	4798      	blx	r3
  40582c:	b910      	cbnz	r0, 405834 <CLItask+0x1d0>
  40582e:	4b3f      	ldr	r3, [pc, #252]	; (40592c <CLItask+0x2c8>)
  405830:	4798      	blx	r3
  405832:	e0eb      	b.n	405a0c <CLItask+0x3a8>
			
			else if(!strcmp(BaseCmd,"DWM-clrStatus\n")) DW1000_writeReg(SYS_STATUS_ID, DW1000_NO_SUB, DW1000_NO_OFFSET, 0xFFFFFFFF, SYS_STATUS_LEN);
  405834:	4638      	mov	r0, r7
  405836:	493e      	ldr	r1, [pc, #248]	; (405930 <CLItask+0x2cc>)
  405838:	4b21      	ldr	r3, [pc, #132]	; (4058c0 <CLItask+0x25c>)
  40583a:	4798      	blx	r3
  40583c:	b960      	cbnz	r0, 405858 <CLItask+0x1f4>
  40583e:	f04f 32ff 	mov.w	r2, #4294967295
  405842:	2300      	movs	r3, #0
  405844:	e9cd 2300 	strd	r2, r3, [sp]
  405848:	2305      	movs	r3, #5
  40584a:	9302      	str	r3, [sp, #8]
  40584c:	200f      	movs	r0, #15
  40584e:	2100      	movs	r1, #0
  405850:	460a      	mov	r2, r1
  405852:	4b38      	ldr	r3, [pc, #224]	; (405934 <CLItask+0x2d0>)
  405854:	4798      	blx	r3
  405856:	e0d9      	b.n	405a0c <CLItask+0x3a8>
			
			//walk patern settings
			
			else if(!strcmp(BaseCmd,"gaitTurn")){
  405858:	4638      	mov	r0, r7
  40585a:	4937      	ldr	r1, [pc, #220]	; (405938 <CLItask+0x2d4>)
  40585c:	4b18      	ldr	r3, [pc, #96]	; (4058c0 <CLItask+0x25c>)
  40585e:	4798      	blx	r3
  405860:	2800      	cmp	r0, #0
  405862:	d16d      	bne.n	405940 <CLItask+0x2dc>
				hexabot_walk.movTurn = atoi(strtok(NULL," "));
  405864:	4913      	ldr	r1, [pc, #76]	; (4058b4 <CLItask+0x250>)
  405866:	4b14      	ldr	r3, [pc, #80]	; (4058b8 <CLItask+0x254>)
  405868:	4798      	blx	r3
  40586a:	4b16      	ldr	r3, [pc, #88]	; (4058c4 <CLItask+0x260>)
  40586c:	4798      	blx	r3
  40586e:	4b21      	ldr	r3, [pc, #132]	; (4058f4 <CLItask+0x290>)
  405870:	ee07 0a90 	vmov	s15, r0
  405874:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  405878:	edc3 7a00 	vstr	s15, [r3]
				hexabot_walk.ret = 1;
  40587c:	2201      	movs	r2, #1
  40587e:	629a      	str	r2, [r3, #40]	; 0x28
  405880:	e0c4      	b.n	405a0c <CLItask+0x3a8>
  405882:	bf00      	nop
  405884:	0040f57c 	.word	0x0040f57c
  405888:	0040019d 	.word	0x0040019d
  40588c:	2040c580 	.word	0x2040c580
  405890:	00409435 	.word	0x00409435
  405894:	0040f5a0 	.word	0x0040f5a0
  405898:	0040f5e0 	.word	0x0040f5e0
  40589c:	0040eff4 	.word	0x0040eff4
  4058a0:	00401119 	.word	0x00401119
  4058a4:	2040c43c 	.word	0x2040c43c
  4058a8:	0040f5f8 	.word	0x0040f5f8
  4058ac:	00401551 	.word	0x00401551
  4058b0:	2040c430 	.word	0x2040c430
  4058b4:	0040f61c 	.word	0x0040f61c
  4058b8:	00409899 	.word	0x00409899
  4058bc:	0040f620 	.word	0x0040f620
  4058c0:	00409569 	.word	0x00409569
  4058c4:	00408ce5 	.word	0x00408ce5
  4058c8:	004046fd 	.word	0x004046fd
  4058cc:	0040f624 	.word	0x0040f624
  4058d0:	004048a1 	.word	0x004048a1
  4058d4:	0040f62c 	.word	0x0040f62c
  4058d8:	00404979 	.word	0x00404979
  4058dc:	0040f638 	.word	0x0040f638
  4058e0:	00409a29 	.word	0x00409a29
  4058e4:	004041f5 	.word	0x004041f5
  4058e8:	0040f640 	.word	0x0040f640
  4058ec:	004049b1 	.word	0x004049b1
  4058f0:	0040f648 	.word	0x0040f648
  4058f4:	2040c554 	.word	0x2040c554
  4058f8:	0040f654 	.word	0x0040f654
  4058fc:	2040c42c 	.word	0x2040c42c
  405900:	0040f65c 	.word	0x0040f65c
  405904:	004049c5 	.word	0x004049c5
  405908:	0040f668 	.word	0x0040f668
  40590c:	00404a4d 	.word	0x00404a4d
  405910:	0040f674 	.word	0x0040f674
  405914:	00404a85 	.word	0x00404a85
  405918:	0040f680 	.word	0x0040f680
  40591c:	00404ac9 	.word	0x00404ac9
  405920:	0040f68c 	.word	0x0040f68c
  405924:	20400018 	.word	0x20400018
  405928:	0040f694 	.word	0x0040f694
  40592c:	00403995 	.word	0x00403995
  405930:	0040f6a0 	.word	0x0040f6a0
  405934:	004037f1 	.word	0x004037f1
  405938:	0040f6b0 	.word	0x0040f6b0
  40593c:	400e0e00 	.word	0x400e0e00
			}
			else if(!strcmp(BaseCmd,"gaitDir")){
  405940:	4638      	mov	r0, r7
  405942:	4937      	ldr	r1, [pc, #220]	; (405a20 <CLItask+0x3bc>)
  405944:	4b37      	ldr	r3, [pc, #220]	; (405a24 <CLItask+0x3c0>)
  405946:	4798      	blx	r3
  405948:	b970      	cbnz	r0, 405968 <CLItask+0x304>
				hexabot_walk.movDir = atoi(strtok(NULL," "));
  40594a:	4937      	ldr	r1, [pc, #220]	; (405a28 <CLItask+0x3c4>)
  40594c:	4b37      	ldr	r3, [pc, #220]	; (405a2c <CLItask+0x3c8>)
  40594e:	4798      	blx	r3
  405950:	4b37      	ldr	r3, [pc, #220]	; (405a30 <CLItask+0x3cc>)
  405952:	4798      	blx	r3
  405954:	4b37      	ldr	r3, [pc, #220]	; (405a34 <CLItask+0x3d0>)
  405956:	ee07 0a90 	vmov	s15, r0
  40595a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40595e:	edc3 7a01 	vstr	s15, [r3, #4]
				hexabot_walk.ret = 1;
  405962:	2201      	movs	r2, #1
  405964:	629a      	str	r2, [r3, #40]	; 0x28
  405966:	e051      	b.n	405a0c <CLItask+0x3a8>
			}
			else if(!strcmp(BaseCmd,"gaitStance")){
  405968:	4638      	mov	r0, r7
  40596a:	4933      	ldr	r1, [pc, #204]	; (405a38 <CLItask+0x3d4>)
  40596c:	4b2d      	ldr	r3, [pc, #180]	; (405a24 <CLItask+0x3c0>)
  40596e:	4798      	blx	r3
  405970:	b948      	cbnz	r0, 405986 <CLItask+0x322>
				hexabot_walk.stance = atoi(strtok(NULL," "));
  405972:	492d      	ldr	r1, [pc, #180]	; (405a28 <CLItask+0x3c4>)
  405974:	4b2d      	ldr	r3, [pc, #180]	; (405a2c <CLItask+0x3c8>)
  405976:	4798      	blx	r3
  405978:	4b2d      	ldr	r3, [pc, #180]	; (405a30 <CLItask+0x3cc>)
  40597a:	4798      	blx	r3
  40597c:	4b2d      	ldr	r3, [pc, #180]	; (405a34 <CLItask+0x3d0>)
  40597e:	6098      	str	r0, [r3, #8]
				hexabot_walk.ret = 1;
  405980:	2201      	movs	r2, #1
  405982:	629a      	str	r2, [r3, #40]	; 0x28
  405984:	e042      	b.n	405a0c <CLItask+0x3a8>
			}
			else if(!strcmp(BaseCmd,"gaitHgt")){
  405986:	4638      	mov	r0, r7
  405988:	492c      	ldr	r1, [pc, #176]	; (405a3c <CLItask+0x3d8>)
  40598a:	4b26      	ldr	r3, [pc, #152]	; (405a24 <CLItask+0x3c0>)
  40598c:	4798      	blx	r3
  40598e:	b948      	cbnz	r0, 4059a4 <CLItask+0x340>
				hexabot_walk.hgt = atoi(strtok(NULL," "));
  405990:	4925      	ldr	r1, [pc, #148]	; (405a28 <CLItask+0x3c4>)
  405992:	4b26      	ldr	r3, [pc, #152]	; (405a2c <CLItask+0x3c8>)
  405994:	4798      	blx	r3
  405996:	4b26      	ldr	r3, [pc, #152]	; (405a30 <CLItask+0x3cc>)
  405998:	4798      	blx	r3
  40599a:	4b26      	ldr	r3, [pc, #152]	; (405a34 <CLItask+0x3d0>)
  40599c:	60d8      	str	r0, [r3, #12]
				hexabot_walk.ret = 1;
  40599e:	2201      	movs	r2, #1
  4059a0:	629a      	str	r2, [r3, #40]	; 0x28
  4059a2:	e033      	b.n	405a0c <CLItask+0x3a8>
			}
			else if(!strcmp(BaseCmd,"gaitPup")){
  4059a4:	4638      	mov	r0, r7
  4059a6:	4926      	ldr	r1, [pc, #152]	; (405a40 <CLItask+0x3dc>)
  4059a8:	4b1e      	ldr	r3, [pc, #120]	; (405a24 <CLItask+0x3c0>)
  4059aa:	4798      	blx	r3
  4059ac:	b948      	cbnz	r0, 4059c2 <CLItask+0x35e>
				hexabot_walk.pup = atoi(strtok(NULL," "));
  4059ae:	491e      	ldr	r1, [pc, #120]	; (405a28 <CLItask+0x3c4>)
  4059b0:	4b1e      	ldr	r3, [pc, #120]	; (405a2c <CLItask+0x3c8>)
  4059b2:	4798      	blx	r3
  4059b4:	4b1e      	ldr	r3, [pc, #120]	; (405a30 <CLItask+0x3cc>)
  4059b6:	4798      	blx	r3
  4059b8:	4b1e      	ldr	r3, [pc, #120]	; (405a34 <CLItask+0x3d0>)
  4059ba:	6118      	str	r0, [r3, #16]
				hexabot_walk.ret = 1;
  4059bc:	2201      	movs	r2, #1
  4059be:	629a      	str	r2, [r3, #40]	; 0x28
  4059c0:	e024      	b.n	405a0c <CLItask+0x3a8>
			}
			else if(!strcmp(BaseCmd,"gaitStride")){
  4059c2:	4638      	mov	r0, r7
  4059c4:	491f      	ldr	r1, [pc, #124]	; (405a44 <CLItask+0x3e0>)
  4059c6:	4b17      	ldr	r3, [pc, #92]	; (405a24 <CLItask+0x3c0>)
  4059c8:	4798      	blx	r3
  4059ca:	b948      	cbnz	r0, 4059e0 <CLItask+0x37c>
				hexabot_walk.stride = atoi(strtok(NULL," "));
  4059cc:	4916      	ldr	r1, [pc, #88]	; (405a28 <CLItask+0x3c4>)
  4059ce:	4b17      	ldr	r3, [pc, #92]	; (405a2c <CLItask+0x3c8>)
  4059d0:	4798      	blx	r3
  4059d2:	4b17      	ldr	r3, [pc, #92]	; (405a30 <CLItask+0x3cc>)
  4059d4:	4798      	blx	r3
  4059d6:	4b17      	ldr	r3, [pc, #92]	; (405a34 <CLItask+0x3d0>)
  4059d8:	6158      	str	r0, [r3, #20]
				hexabot_walk.ret = 1;
  4059da:	2201      	movs	r2, #1
  4059dc:	629a      	str	r2, [r3, #40]	; 0x28
  4059de:	e015      	b.n	405a0c <CLItask+0x3a8>
			}
			
			else if(!strcmp(BaseCmd,"svoinhib")) {
  4059e0:	4638      	mov	r0, r7
  4059e2:	4919      	ldr	r1, [pc, #100]	; (405a48 <CLItask+0x3e4>)
  4059e4:	4b0f      	ldr	r3, [pc, #60]	; (405a24 <CLItask+0x3c0>)
  4059e6:	4798      	blx	r3
  4059e8:	b980      	cbnz	r0, 405a0c <CLItask+0x3a8>
				if(atoi(strtok(NULL," "))) pio_set(PIOA,PIO_PA26);
  4059ea:	490f      	ldr	r1, [pc, #60]	; (405a28 <CLItask+0x3c4>)
  4059ec:	4b0f      	ldr	r3, [pc, #60]	; (405a2c <CLItask+0x3c8>)
  4059ee:	4798      	blx	r3
  4059f0:	4b0f      	ldr	r3, [pc, #60]	; (405a30 <CLItask+0x3cc>)
  4059f2:	4798      	blx	r3
  4059f4:	b128      	cbz	r0, 405a02 <CLItask+0x39e>
  4059f6:	4640      	mov	r0, r8
  4059f8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4059fc:	4b13      	ldr	r3, [pc, #76]	; (405a4c <CLItask+0x3e8>)
  4059fe:	4798      	blx	r3
  405a00:	e004      	b.n	405a0c <CLItask+0x3a8>
				else pio_clear(PIOA,PIO_PA26);
  405a02:	4640      	mov	r0, r8
  405a04:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  405a08:	4b11      	ldr	r3, [pc, #68]	; (405a50 <CLItask+0x3ec>)
  405a0a:	4798      	blx	r3
			}
			
			
			
			sendDebugString("FYP_Hexabot_ATSAMS70_MELLATRON9000>");
  405a0c:	4811      	ldr	r0, [pc, #68]	; (405a54 <CLItask+0x3f0>)
  405a0e:	4b12      	ldr	r3, [pc, #72]	; (405a58 <CLItask+0x3f4>)
  405a10:	4798      	blx	r3
			memset(CLIbuf,0,100);
  405a12:	4812      	ldr	r0, [pc, #72]	; (405a5c <CLItask+0x3f8>)
  405a14:	2100      	movs	r1, #0
  405a16:	2264      	movs	r2, #100	; 0x64
  405a18:	4b11      	ldr	r3, [pc, #68]	; (405a60 <CLItask+0x3fc>)
  405a1a:	4798      	blx	r3
  405a1c:	e643      	b.n	4056a6 <CLItask+0x42>
  405a1e:	bf00      	nop
  405a20:	0040f6bc 	.word	0x0040f6bc
  405a24:	00409569 	.word	0x00409569
  405a28:	0040f61c 	.word	0x0040f61c
  405a2c:	00409899 	.word	0x00409899
  405a30:	00408ce5 	.word	0x00408ce5
  405a34:	2040c554 	.word	0x2040c554
  405a38:	0040f6c4 	.word	0x0040f6c4
  405a3c:	0040f6d0 	.word	0x0040f6d0
  405a40:	0040f6d8 	.word	0x0040f6d8
  405a44:	0040f6e0 	.word	0x0040f6e0
  405a48:	0040f6ec 	.word	0x0040f6ec
  405a4c:	004027bd 	.word	0x004027bd
  405a50:	004027c1 	.word	0x004027c1
  405a54:	0040f5f8 	.word	0x0040f5f8
  405a58:	0040019d 	.word	0x0040019d
  405a5c:	2040c580 	.word	0x2040c580
  405a60:	00409435 	.word	0x00409435
  405a64:	00000000 	.word	0x00000000

00405a68 <ImageProTask>:
			}
		}
	}
}

void ImageProTask(void* pvParams) {
  405a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405a6c:	ed2d 8b04 	vpush	{d8-d9}
  405a70:	b083      	sub	sp, #12
	sendDebugString("CAMERA PROCESSING TASK INITIALIZATION - STARTED\n");
  405a72:	485b      	ldr	r0, [pc, #364]	; (405be0 <ImageProTask+0x178>)
  405a74:	4c5b      	ldr	r4, [pc, #364]	; (405be4 <ImageProTask+0x17c>)
  405a76:	47a0      	blx	r4
	
	ISIsem = xSemaphoreCreateBinary();
  405a78:	2001      	movs	r0, #1
  405a7a:	2100      	movs	r1, #0
  405a7c:	2203      	movs	r2, #3
  405a7e:	4b5a      	ldr	r3, [pc, #360]	; (405be8 <ImageProTask+0x180>)
  405a80:	4798      	blx	r3
  405a82:	4b5a      	ldr	r3, [pc, #360]	; (405bec <ImageProTask+0x184>)
  405a84:	6018      	str	r0, [r3, #0]
 * \param p_isi  Pointer to a ISI instance.
 * \param  flag of interrupt to enable
 */
static inline void isi_enable_interrupt(Isi *p_isi, uint32_t flag)
{
	p_isi->ISI_IER = flag;
  405a86:	f44f 3240 	mov.w	r2, #196608	; 0x30000
  405a8a:	4b59      	ldr	r3, [pc, #356]	; (405bf0 <ImageProTask+0x188>)
  405a8c:	62da      	str	r2, [r3, #44]	; 0x2c

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  405a8e:	4b59      	ldr	r3, [pc, #356]	; (405bf4 <ImageProTask+0x18c>)
  405a90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  405a94:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  405a98:	21e0      	movs	r1, #224	; 0xe0
  405a9a:	f883 133b 	strb.w	r1, [r3, #827]	; 0x33b
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  405a9e:	605a      	str	r2, [r3, #4]
	isi_enable_interrupt(ISI,1<<16|1<<17);
	NVIC_ClearPendingIRQ(ISI_IRQn);
	NVIC_SetPriority(ISI_IRQn,7);
	NVIC_EnableIRQ(ISI_IRQn);
	sendDebugString("CAMERA PROCESSING TASK INITIALIZATION - FINISHED\n");
  405aa0:	4855      	ldr	r0, [pc, #340]	; (405bf8 <ImageProTask+0x190>)
  405aa2:	47a0      	blx	r4
	volatile uint16_t * frame0 = (uint16_t*)CAM_FRAME0_ADDR;
	volatile uint16_t * frame1 = intl_frame;
  405aa4:	4b55      	ldr	r3, [pc, #340]	; (405bfc <ImageProTask+0x194>)
  405aa6:	681d      	ldr	r5, [r3, #0]
	volatile uint16_t * dif1 = (uint16_t*)0x71000000;
	for(;;) {
		if(xSemaphoreTake(ISIsem,0xFFFF) == pdTRUE) {
  405aa8:	4f50      	ldr	r7, [pc, #320]	; (405bec <ImageProTask+0x184>)
  405aaa:	4e55      	ldr	r6, [pc, #340]	; (405c00 <ImageProTask+0x198>)
						
						//for(int d =0;d<20;d++)	asm volatile ("nop");
				}
				//for(int i = 0; i<320*240*2;i++) ((uint8_t*)frame1)[i] = ((uint8_t*)frame0)[i];
				if(VerboseMode){
					sprintf(buf,"changed pix: %d\nbandwith: %f\%\n",diffPix,( ((float)diffPix*2.0)/(320.00*240.00))*100 );
  405aac:	ed9f 9b48 	vldr	d9, [pc, #288]	; 405bd0 <ImageProTask+0x168>
  405ab0:	ed9f 8b49 	vldr	d8, [pc, #292]	; 405bd8 <ImageProTask+0x170>
	sendDebugString("CAMERA PROCESSING TASK INITIALIZATION - FINISHED\n");
	volatile uint16_t * frame0 = (uint16_t*)CAM_FRAME0_ADDR;
	volatile uint16_t * frame1 = intl_frame;
	volatile uint16_t * dif1 = (uint16_t*)0x71000000;
	for(;;) {
		if(xSemaphoreTake(ISIsem,0xFFFF) == pdTRUE) {
  405ab4:	2400      	movs	r4, #0
  405ab6:	6838      	ldr	r0, [r7, #0]
  405ab8:	4621      	mov	r1, r4
  405aba:	f64f 72ff 	movw	r2, #65535	; 0xffff
  405abe:	4623      	mov	r3, r4
  405ac0:	47b0      	blx	r6
  405ac2:	2801      	cmp	r0, #1
  405ac4:	d1f7      	bne.n	405ab6 <ImageProTask+0x4e>
				//do dif here	
				pio_set(LED3);
  405ac6:	484f      	ldr	r0, [pc, #316]	; (405c04 <ImageProTask+0x19c>)
  405ac8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  405acc:	4b4e      	ldr	r3, [pc, #312]	; (405c08 <ImageProTask+0x1a0>)
  405ace:	4798      	blx	r3
				diffPix=0;
  405ad0:	2200      	movs	r2, #0
  405ad2:	4b4e      	ldr	r3, [pc, #312]	; (405c0c <ImageProTask+0x1a4>)
  405ad4:	601a      	str	r2, [r3, #0]
  405ad6:	f04f 40e2 	mov.w	r0, #1895825408	; 0x71000000
				uint16_t tempframe1 = 0;
				for(int i = 0; i<320*240;i++) {
					tempframe0 = frame0[i];
					tempframe1 = frame1[i];
					
					if( (tempframe1&0xF800 > tempframe0&0xF800)?( ((tempframe1&0xF800)>>11) - ((tempframe0&0xF800)>>11) ):( ((tempframe0&0xF800)>>11) - ((tempframe1&0xF800)>>11) ) > CAM_DIF_TSH ||
  405ada:	f8df 814c 	ldr.w	r8, [pc, #332]	; 405c28 <ImageProTask+0x1c0>
						(tempframe1&0x07e0 > tempframe0&0x07e0)?( ((tempframe1&0x07e0)>>5) - ((tempframe0&0x07e0)>>5) ):( ((tempframe0&0x07e0)>>5) - ((tempframe1&0x07e0)>>5) ) > CAM_DIF_TSH ||
						(tempframe1&0x001F > tempframe0&0x001F)?( ((tempframe1&0x001F)>>0) - ((tempframe0&0x001F)>>0) ):( ((tempframe0&0x001F)>>0) - ((tempframe1&0x001F)>>0) ) > CAM_DIF_TSH ) {
							dif1[i] = tempframe0;	
							diffPix++;
						}
						else dif1[i] = 0x0000;
  405ade:	4691      	mov	r9, r2
					
					if( (tempframe1&0xF800 > tempframe0&0xF800)?( ((tempframe1&0xF800)>>11) - ((tempframe0&0xF800)>>11) ):( ((tempframe0&0xF800)>>11) - ((tempframe1&0xF800)>>11) ) > CAM_DIF_TSH ||
						(tempframe1&0x07e0 > tempframe0&0x07e0)?( ((tempframe1&0x07e0)>>5) - ((tempframe0&0x07e0)>>5) ):( ((tempframe0&0x07e0)>>5) - ((tempframe1&0x07e0)>>5) ) > CAM_DIF_TSH ||
						(tempframe1&0x001F > tempframe0&0x001F)?( ((tempframe1&0x001F)>>0) - ((tempframe0&0x001F)>>0) ):( ((tempframe0&0x001F)>>0) - ((tempframe1&0x001F)>>0) ) > CAM_DIF_TSH ) {
							dif1[i] = tempframe0;	
							diffPix++;
  405ae0:	469c      	mov	ip, r3
				//do dif here	
				pio_set(LED3);
				diffPix=0;
				uint16_t tempframe0 = 0;
				uint16_t tempframe1 = 0;
				for(int i = 0; i<320*240;i++) {
  405ae2:	f8df e148 	ldr.w	lr, [pc, #328]	; 405c2c <ImageProTask+0x1c4>
  405ae6:	f100 437f 	add.w	r3, r0, #4278190080	; 0xff000000
					tempframe0 = frame0[i];
  405aea:	881a      	ldrh	r2, [r3, #0]
  405aec:	b292      	uxth	r2, r2
  405aee:	f100 410f 	add.w	r1, r0, #2399141888	; 0x8f000000
					tempframe1 = frame1[i];
  405af2:	5a6b      	ldrh	r3, [r5, r1]
  405af4:	b29b      	uxth	r3, r3
					
					if( (tempframe1&0xF800 > tempframe0&0xF800)?( ((tempframe1&0xF800)>>11) - ((tempframe0&0xF800)>>11) ):( ((tempframe0&0xF800)>>11) - ((tempframe1&0xF800)>>11) ) > CAM_DIF_TSH ||
  405af6:	f8d8 a000 	ldr.w	sl, [r8]
  405afa:	0adc      	lsrs	r4, r3, #11
  405afc:	ebc4 24d2 	rsb	r4, r4, r2, lsr #11
  405b00:	4554      	cmp	r4, sl
  405b02:	dc08      	bgt.n	405b16 <ImageProTask+0xae>
  405b04:	f403 64fc 	and.w	r4, r3, #2016	; 0x7e0
						(tempframe1&0x07e0 > tempframe0&0x07e0)?( ((tempframe1&0x07e0)>>5) - ((tempframe0&0x07e0)>>5) ):( ((tempframe0&0x07e0)>>5) - ((tempframe1&0x07e0)>>5) ) > CAM_DIF_TSH ||
  405b08:	f3c2 1b45 	ubfx	fp, r2, #5, #6
  405b0c:	ebab 1464 	sub.w	r4, fp, r4, asr #5
				uint16_t tempframe1 = 0;
				for(int i = 0; i<320*240;i++) {
					tempframe0 = frame0[i];
					tempframe1 = frame1[i];
					
					if( (tempframe1&0xF800 > tempframe0&0xF800)?( ((tempframe1&0xF800)>>11) - ((tempframe0&0xF800)>>11) ):( ((tempframe0&0xF800)>>11) - ((tempframe1&0xF800)>>11) ) > CAM_DIF_TSH ||
  405b10:	45a2      	cmp	sl, r4
  405b12:	db10      	blt.n	405b36 <ImageProTask+0xce>
  405b14:	e007      	b.n	405b26 <ImageProTask+0xbe>
						(tempframe1&0x07e0 > tempframe0&0x07e0)?( ((tempframe1&0x07e0)>>5) - ((tempframe0&0x07e0)>>5) ):( ((tempframe0&0x07e0)>>5) - ((tempframe1&0x07e0)>>5) ) > CAM_DIF_TSH ||
  405b16:	f3c3 1345 	ubfx	r3, r3, #5, #6
  405b1a:	f3c2 1445 	ubfx	r4, r2, #5, #6
				uint16_t tempframe1 = 0;
				for(int i = 0; i<320*240;i++) {
					tempframe0 = frame0[i];
					tempframe1 = frame1[i];
					
					if( (tempframe1&0xF800 > tempframe0&0xF800)?( ((tempframe1&0xF800)>>11) - ((tempframe0&0xF800)>>11) ):( ((tempframe0&0xF800)>>11) - ((tempframe1&0xF800)>>11) ) > CAM_DIF_TSH ||
  405b1e:	1b1b      	subs	r3, r3, r4
  405b20:	bf18      	it	ne
  405b22:	2301      	movne	r3, #1
  405b24:	e015      	b.n	405b52 <ImageProTask+0xea>
  405b26:	f003 0b1f 	and.w	fp, r3, #31
						(tempframe1&0x07e0 > tempframe0&0x07e0)?( ((tempframe1&0x07e0)>>5) - ((tempframe0&0x07e0)>>5) ):( ((tempframe0&0x07e0)>>5) - ((tempframe1&0x07e0)>>5) ) > CAM_DIF_TSH ||
						(tempframe1&0x001F > tempframe0&0x001F)?( ((tempframe1&0x001F)>>0) - ((tempframe0&0x001F)>>0) ):( ((tempframe0&0x001F)>>0) - ((tempframe1&0x001F)>>0) ) > CAM_DIF_TSH ) {
  405b2a:	2a1e      	cmp	r2, #30
  405b2c:	bf8c      	ite	hi
  405b2e:	2400      	movhi	r4, #0
  405b30:	f00b 0401 	andls.w	r4, fp, #1
				for(int i = 0; i<320*240;i++) {
					tempframe0 = frame0[i];
					tempframe1 = frame1[i];
					
					if( (tempframe1&0xF800 > tempframe0&0xF800)?( ((tempframe1&0xF800)>>11) - ((tempframe0&0xF800)>>11) ):( ((tempframe0&0xF800)>>11) - ((tempframe1&0xF800)>>11) ) > CAM_DIF_TSH ||
						(tempframe1&0x07e0 > tempframe0&0x07e0)?( ((tempframe1&0x07e0)>>5) - ((tempframe0&0x07e0)>>5) ):( ((tempframe0&0x07e0)>>5) - ((tempframe1&0x07e0)>>5) ) > CAM_DIF_TSH ||
  405b34:	b12c      	cbz	r4, 405b42 <ImageProTask+0xda>
				uint16_t tempframe1 = 0;
				for(int i = 0; i<320*240;i++) {
					tempframe0 = frame0[i];
					tempframe1 = frame1[i];
					
					if( (tempframe1&0xF800 > tempframe0&0xF800)?( ((tempframe1&0xF800)>>11) - ((tempframe0&0xF800)>>11) ):( ((tempframe0&0xF800)>>11) - ((tempframe1&0xF800)>>11) ) > CAM_DIF_TSH ||
  405b36:	4053      	eors	r3, r2
  405b38:	f013 031f 	ands.w	r3, r3, #31
  405b3c:	bf18      	it	ne
  405b3e:	2301      	movne	r3, #1
  405b40:	e007      	b.n	405b52 <ImageProTask+0xea>
						(tempframe1&0x07e0 > tempframe0&0x07e0)?( ((tempframe1&0x07e0)>>5) - ((tempframe0&0x07e0)>>5) ):( ((tempframe0&0x07e0)>>5) - ((tempframe1&0x07e0)>>5) ) > CAM_DIF_TSH ||
						(tempframe1&0x001F > tempframe0&0x001F)?( ((tempframe1&0x001F)>>0) - ((tempframe0&0x001F)>>0) ):( ((tempframe0&0x001F)>>0) - ((tempframe1&0x001F)>>0) ) > CAM_DIF_TSH ) {
  405b42:	f002 041f 	and.w	r4, r2, #31
  405b46:	ebcb 0304 	rsb	r3, fp, r4
				uint16_t tempframe1 = 0;
				for(int i = 0; i<320*240;i++) {
					tempframe0 = frame0[i];
					tempframe1 = frame1[i];
					
					if( (tempframe1&0xF800 > tempframe0&0xF800)?( ((tempframe1&0xF800)>>11) - ((tempframe0&0xF800)>>11) ):( ((tempframe0&0xF800)>>11) - ((tempframe1&0xF800)>>11) ) > CAM_DIF_TSH ||
  405b4a:	459a      	cmp	sl, r3
  405b4c:	bfac      	ite	ge
  405b4e:	2300      	movge	r3, #0
  405b50:	2301      	movlt	r3, #1
  405b52:	b133      	cbz	r3, 405b62 <ImageProTask+0xfa>
						(tempframe1&0x07e0 > tempframe0&0x07e0)?( ((tempframe1&0x07e0)>>5) - ((tempframe0&0x07e0)>>5) ):( ((tempframe0&0x07e0)>>5) - ((tempframe1&0x07e0)>>5) ) > CAM_DIF_TSH ||
						(tempframe1&0x001F > tempframe0&0x001F)?( ((tempframe1&0x001F)>>0) - ((tempframe0&0x001F)>>0) ):( ((tempframe0&0x001F)>>0) - ((tempframe1&0x001F)>>0) ) > CAM_DIF_TSH ) {
							dif1[i] = tempframe0;	
  405b54:	8002      	strh	r2, [r0, #0]
							diffPix++;
  405b56:	f8dc 3000 	ldr.w	r3, [ip]
  405b5a:	3301      	adds	r3, #1
  405b5c:	f8cc 3000 	str.w	r3, [ip]
  405b60:	e001      	b.n	405b66 <ImageProTask+0xfe>
						}
						else dif1[i] = 0x0000;
  405b62:	f8a0 9000 	strh.w	r9, [r0]
						//for(int d =0;d<20;d++) ((volatile uint16_t*)(0x7F000000))[0] = 0x0000; //for(int d =0;d<50;d++)	asm volatile ("nop");
						//((volatile uint8_t*)frame1)[2*i] = (tempframe0&0xFF00)>>8;
						//((volatile uint8_t*)frame1)[2*i+1] = tempframe0&0x00FF;
						frame1[i] = tempframe0;
  405b66:	526a      	strh	r2, [r5, r1]
  405b68:	3002      	adds	r0, #2
				//do dif here	
				pio_set(LED3);
				diffPix=0;
				uint16_t tempframe0 = 0;
				uint16_t tempframe1 = 0;
				for(int i = 0; i<320*240;i++) {
  405b6a:	4570      	cmp	r0, lr
  405b6c:	d1bb      	bne.n	405ae6 <ImageProTask+0x7e>
						frame1[i] = tempframe0;
						
						//for(int d =0;d<20;d++)	asm volatile ("nop");
				}
				//for(int i = 0; i<320*240*2;i++) ((uint8_t*)frame1)[i] = ((uint8_t*)frame0)[i];
				if(VerboseMode){
  405b6e:	4b28      	ldr	r3, [pc, #160]	; (405c10 <ImageProTask+0x1a8>)
  405b70:	681b      	ldr	r3, [r3, #0]
  405b72:	b323      	cbz	r3, 405bbe <ImageProTask+0x156>
					sprintf(buf,"changed pix: %d\nbandwith: %f\%\n",diffPix,( ((float)diffPix*2.0)/(320.00*240.00))*100 );
  405b74:	4b25      	ldr	r3, [pc, #148]	; (405c0c <ImageProTask+0x1a4>)
  405b76:	f8d3 8000 	ldr.w	r8, [r3]
  405b7a:	4c26      	ldr	r4, [pc, #152]	; (405c14 <ImageProTask+0x1ac>)
  405b7c:	ee07 8a90 	vmov	s15, r8
  405b80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  405b84:	ee17 0a90 	vmov	r0, s15
  405b88:	4b23      	ldr	r3, [pc, #140]	; (405c18 <ImageProTask+0x1b0>)
  405b8a:	4798      	blx	r3
  405b8c:	4602      	mov	r2, r0
  405b8e:	460b      	mov	r3, r1
  405b90:	f8df c09c 	ldr.w	ip, [pc, #156]	; 405c30 <ImageProTask+0x1c8>
  405b94:	47e0      	blx	ip
  405b96:	ec53 2b19 	vmov	r2, r3, d9
  405b9a:	f8df c098 	ldr.w	ip, [pc, #152]	; 405c34 <ImageProTask+0x1cc>
  405b9e:	47e0      	blx	ip
  405ba0:	ec53 2b18 	vmov	r2, r3, d8
  405ba4:	f8df c090 	ldr.w	ip, [pc, #144]	; 405c38 <ImageProTask+0x1d0>
  405ba8:	47e0      	blx	ip
  405baa:	e9cd 0100 	strd	r0, r1, [sp]
  405bae:	4620      	mov	r0, r4
  405bb0:	491a      	ldr	r1, [pc, #104]	; (405c1c <ImageProTask+0x1b4>)
  405bb2:	4642      	mov	r2, r8
  405bb4:	4b1a      	ldr	r3, [pc, #104]	; (405c20 <ImageProTask+0x1b8>)
  405bb6:	4798      	blx	r3
					sendDebugString(buf);
  405bb8:	4620      	mov	r0, r4
  405bba:	4b0a      	ldr	r3, [pc, #40]	; (405be4 <ImageProTask+0x17c>)
  405bbc:	4798      	blx	r3
				}		
				pio_clear(LED3);
  405bbe:	4811      	ldr	r0, [pc, #68]	; (405c04 <ImageProTask+0x19c>)
  405bc0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  405bc4:	4b17      	ldr	r3, [pc, #92]	; (405c24 <ImageProTask+0x1bc>)
  405bc6:	4798      	blx	r3
  405bc8:	e774      	b.n	405ab4 <ImageProTask+0x4c>
  405bca:	bf00      	nop
  405bcc:	f3af 8000 	nop.w
  405bd0:	00000000 	.word	0x00000000
  405bd4:	40f2c000 	.word	0x40f2c000
  405bd8:	00000000 	.word	0x00000000
  405bdc:	40590000 	.word	0x40590000
  405be0:	0040f6f8 	.word	0x0040f6f8
  405be4:	0040019d 	.word	0x0040019d
  405be8:	00401119 	.word	0x00401119
  405bec:	2040c428 	.word	0x2040c428
  405bf0:	4004c000 	.word	0x4004c000
  405bf4:	e000e100 	.word	0xe000e100
  405bf8:	0040f72c 	.word	0x0040f72c
  405bfc:	2040c5f8 	.word	0x2040c5f8
  405c00:	00401551 	.word	0x00401551
  405c04:	400e0e00 	.word	0x400e0e00
  405c08:	004027bd 	.word	0x004027bd
  405c0c:	2040c434 	.word	0x2040c434
  405c10:	2040c42c 	.word	0x2040c42c
  405c14:	2040c5e4 	.word	0x2040c5e4
  405c18:	00408591 	.word	0x00408591
  405c1c:	0040f760 	.word	0x0040f760
  405c20:	00409501 	.word	0x00409501
  405c24:	004027c1 	.word	0x004027c1
  405c28:	20400018 	.word	0x20400018
  405c2c:	71025800 	.word	0x71025800
  405c30:	004082d5 	.word	0x004082d5
  405c34:	0040888d 	.word	0x0040888d
  405c38:	00408639 	.word	0x00408639

00405c3c <main>:
//semaphores!
SemaphoreHandle_t ISIsem = NULL;
SemaphoreHandle_t UARTsem = NULL;

int main (void)
{
  405c3c:	b570      	push	{r4, r5, r6, lr}
  405c3e:	b084      	sub	sp, #16
		
	
	board_init();
  405c40:	4b22      	ldr	r3, [pc, #136]	; (405ccc <main+0x90>)
  405c42:	4798      	blx	r3
	sendDebugString("BOARD INITIALIZATION - FINISHED\n");
  405c44:	4822      	ldr	r0, [pc, #136]	; (405cd0 <main+0x94>)
  405c46:	4d23      	ldr	r5, [pc, #140]	; (405cd4 <main+0x98>)
  405c48:	47a8      	blx	r5
	intl_frame = (uint16_t*)malloc(240*320*2); //assign
  405c4a:	f44f 3016 	mov.w	r0, #153600	; 0x25800
  405c4e:	4b22      	ldr	r3, [pc, #136]	; (405cd8 <main+0x9c>)
  405c50:	4798      	blx	r3
  405c52:	4b22      	ldr	r3, [pc, #136]	; (405cdc <main+0xa0>)
  405c54:	6018      	str	r0, [r3, #0]
	sendDebugString("RTOS TASK INITIALIZATION - STARTED\n");
  405c56:	4822      	ldr	r0, [pc, #136]	; (405ce0 <main+0xa4>)
  405c58:	47a8      	blx	r5
	
	xTaskCreate(vTask1,"TASK1",400,NULL,10,NULL);
  405c5a:	230a      	movs	r3, #10
  405c5c:	9300      	str	r3, [sp, #0]
  405c5e:	2400      	movs	r4, #0
  405c60:	9401      	str	r4, [sp, #4]
  405c62:	9402      	str	r4, [sp, #8]
  405c64:	9403      	str	r4, [sp, #12]
  405c66:	481f      	ldr	r0, [pc, #124]	; (405ce4 <main+0xa8>)
  405c68:	491f      	ldr	r1, [pc, #124]	; (405ce8 <main+0xac>)
  405c6a:	f44f 72c8 	mov.w	r2, #400	; 0x190
  405c6e:	4623      	mov	r3, r4
  405c70:	4e1e      	ldr	r6, [pc, #120]	; (405cec <main+0xb0>)
  405c72:	47b0      	blx	r6
	xTaskCreate(LegControlTask,"LEGCTRLTASK",1600,NULL,4,NULL);
  405c74:	2304      	movs	r3, #4
  405c76:	9300      	str	r3, [sp, #0]
  405c78:	9401      	str	r4, [sp, #4]
  405c7a:	9402      	str	r4, [sp, #8]
  405c7c:	9403      	str	r4, [sp, #12]
  405c7e:	481c      	ldr	r0, [pc, #112]	; (405cf0 <main+0xb4>)
  405c80:	491c      	ldr	r1, [pc, #112]	; (405cf4 <main+0xb8>)
  405c82:	f44f 62c8 	mov.w	r2, #1600	; 0x640
  405c86:	4623      	mov	r3, r4
  405c88:	47b0      	blx	r6
	xTaskCreate(ImageProTask,"IMGTASK",400,NULL,3,NULL);
  405c8a:	2303      	movs	r3, #3
  405c8c:	9300      	str	r3, [sp, #0]
  405c8e:	9401      	str	r4, [sp, #4]
  405c90:	9402      	str	r4, [sp, #8]
  405c92:	9403      	str	r4, [sp, #12]
  405c94:	4818      	ldr	r0, [pc, #96]	; (405cf8 <main+0xbc>)
  405c96:	4919      	ldr	r1, [pc, #100]	; (405cfc <main+0xc0>)
  405c98:	f44f 72c8 	mov.w	r2, #400	; 0x190
  405c9c:	4623      	mov	r3, r4
  405c9e:	47b0      	blx	r6
	xTaskCreate(CLItask,"CLITASK",1600,NULL,5,NULL);
  405ca0:	2305      	movs	r3, #5
  405ca2:	9300      	str	r3, [sp, #0]
  405ca4:	9401      	str	r4, [sp, #4]
  405ca6:	9402      	str	r4, [sp, #8]
  405ca8:	9403      	str	r4, [sp, #12]
  405caa:	4815      	ldr	r0, [pc, #84]	; (405d00 <main+0xc4>)
  405cac:	4915      	ldr	r1, [pc, #84]	; (405d04 <main+0xc8>)
  405cae:	f44f 62c8 	mov.w	r2, #1600	; 0x640
  405cb2:	4623      	mov	r3, r4
  405cb4:	47b0      	blx	r6
	
	sendDebugString("RTOS TASK INITIALIZATION - FINISHED\n");
  405cb6:	4814      	ldr	r0, [pc, #80]	; (405d08 <main+0xcc>)
  405cb8:	47a8      	blx	r5
	
	sendDebugString("STARTING RTOS\n");
  405cba:	4814      	ldr	r0, [pc, #80]	; (405d0c <main+0xd0>)
  405cbc:	47a8      	blx	r5
	vTaskStartScheduler();
  405cbe:	4b14      	ldr	r3, [pc, #80]	; (405d10 <main+0xd4>)
  405cc0:	4798      	blx	r3
	sendDebugString("RTOS HAS RETURNED. THIS SHOULD EVER HAPPEN. EXTREME ERROR\n");
  405cc2:	4814      	ldr	r0, [pc, #80]	; (405d14 <main+0xd8>)
  405cc4:	47a8      	blx	r5
	return 0;
	/* Insert application code here, after the board has been initialized. */
}
  405cc6:	4620      	mov	r0, r4
  405cc8:	b004      	add	sp, #16
  405cca:	bd70      	pop	{r4, r5, r6, pc}
  405ccc:	00402d85 	.word	0x00402d85
  405cd0:	0040f780 	.word	0x0040f780
  405cd4:	0040019d 	.word	0x0040019d
  405cd8:	00408d99 	.word	0x00408d99
  405cdc:	2040c5f8 	.word	0x2040c5f8
  405ce0:	0040f7a4 	.word	0x0040f7a4
  405ce4:	00404b15 	.word	0x00404b15
  405ce8:	0040f7c8 	.word	0x0040f7c8
  405cec:	0040181d 	.word	0x0040181d
  405cf0:	00404b79 	.word	0x00404b79
  405cf4:	0040f7d0 	.word	0x0040f7d0
  405cf8:	00405a69 	.word	0x00405a69
  405cfc:	0040f7dc 	.word	0x0040f7dc
  405d00:	00405665 	.word	0x00405665
  405d04:	0040f7e4 	.word	0x0040f7e4
  405d08:	0040f7ec 	.word	0x0040f7ec
  405d0c:	0040f814 	.word	0x0040f814
  405d10:	00401a45 	.word	0x00401a45
  405d14:	0040f824 	.word	0x0040f824

00405d18 <ISI_Handler>:
	   ######################################
			 	INTERUPT HANDLERS
	   ######################################
	   ###################################### */
	
void ISI_Handler(void) {
  405d18:	b508      	push	{r3, lr}
	uint32_t status,imr;
	status = ISI->ISI_SR;
  405d1a:	4b09      	ldr	r3, [pc, #36]	; (405d40 <ISI_Handler+0x28>)
  405d1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	imr = ISI->ISI_IMR;
  405d1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	//pio_set(LED3);
	isi_frames_done++;
  405d20:	4a08      	ldr	r2, [pc, #32]	; (405d44 <ISI_Handler+0x2c>)
  405d22:	6813      	ldr	r3, [r2, #0]
  405d24:	3301      	adds	r3, #1
  405d26:	6013      	str	r3, [r2, #0]
	if(isi_frames_done >= 1) {
  405d28:	2b00      	cmp	r3, #0
  405d2a:	dd07      	ble.n	405d3c <ISI_Handler+0x24>
		xSemaphoreGiveFromISR(ISIsem,NULL);
  405d2c:	4b06      	ldr	r3, [pc, #24]	; (405d48 <ISI_Handler+0x30>)
  405d2e:	6818      	ldr	r0, [r3, #0]
  405d30:	2100      	movs	r1, #0
  405d32:	4b06      	ldr	r3, [pc, #24]	; (405d4c <ISI_Handler+0x34>)
  405d34:	4798      	blx	r3
		isi_frames_done = 0;
  405d36:	2200      	movs	r2, #0
  405d38:	4b02      	ldr	r3, [pc, #8]	; (405d44 <ISI_Handler+0x2c>)
  405d3a:	601a      	str	r2, [r3, #0]
  405d3c:	bd08      	pop	{r3, pc}
  405d3e:	bf00      	nop
  405d40:	4004c000 	.word	0x4004c000
  405d44:	2040c438 	.word	0x2040c438
  405d48:	2040c428 	.word	0x2040c428
  405d4c:	00401471 	.word	0x00401471

00405d50 <UART4_Handler>:
	}
}

void UART4_Handler(void) {
  405d50:	b500      	push	{lr}
  405d52:	b083      	sub	sp, #12
	uint32_t imr = ISI->ISI_IMR;
  405d54:	4b0d      	ldr	r3, [pc, #52]	; (405d8c <UART4_Handler+0x3c>)
  405d56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	char temp;
	uart_read(UART4,&temp);
  405d58:	480d      	ldr	r0, [pc, #52]	; (405d90 <UART4_Handler+0x40>)
  405d5a:	f10d 0107 	add.w	r1, sp, #7
  405d5e:	4b0d      	ldr	r3, [pc, #52]	; (405d94 <UART4_Handler+0x44>)
  405d60:	4798      	blx	r3
	CLIbuf[CLIbufIndex] = temp;
  405d62:	4a0d      	ldr	r2, [pc, #52]	; (405d98 <UART4_Handler+0x48>)
  405d64:	6813      	ldr	r3, [r2, #0]
  405d66:	f89d 0007 	ldrb.w	r0, [sp, #7]
  405d6a:	490c      	ldr	r1, [pc, #48]	; (405d9c <UART4_Handler+0x4c>)
  405d6c:	54c8      	strb	r0, [r1, r3]
	CLIbufIndex++;
  405d6e:	3301      	adds	r3, #1
  405d70:	6013      	str	r3, [r2, #0]
	if(temp = "\n") xSemaphoreGiveFromISR(UARTsem,NULL);
  405d72:	4b0b      	ldr	r3, [pc, #44]	; (405da0 <UART4_Handler+0x50>)
  405d74:	b2db      	uxtb	r3, r3
  405d76:	f88d 3007 	strb.w	r3, [sp, #7]
  405d7a:	b123      	cbz	r3, 405d86 <UART4_Handler+0x36>
  405d7c:	4b09      	ldr	r3, [pc, #36]	; (405da4 <UART4_Handler+0x54>)
  405d7e:	6818      	ldr	r0, [r3, #0]
  405d80:	2100      	movs	r1, #0
  405d82:	4b09      	ldr	r3, [pc, #36]	; (405da8 <UART4_Handler+0x58>)
  405d84:	4798      	blx	r3
}
  405d86:	b003      	add	sp, #12
  405d88:	f85d fb04 	ldr.w	pc, [sp], #4
  405d8c:	4004c000 	.word	0x4004c000
  405d90:	400e1e00 	.word	0x400e1e00
  405d94:	00402d71 	.word	0x00402d71
  405d98:	2040c430 	.word	0x2040c430
  405d9c:	2040c580 	.word	0x2040c580
  405da0:	0040eff4 	.word	0x0040eff4
  405da4:	2040c43c 	.word	0x2040c43c
  405da8:	00401471 	.word	0x00401471

00405dac <cos>:
  405dac:	4a1f      	ldr	r2, [pc, #124]	; (405e2c <cos+0x80>)
  405dae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  405db2:	4293      	cmp	r3, r2
  405db4:	b530      	push	{r4, r5, lr}
  405db6:	b087      	sub	sp, #28
  405db8:	dd1b      	ble.n	405df2 <cos+0x46>
  405dba:	4a1d      	ldr	r2, [pc, #116]	; (405e30 <cos+0x84>)
  405dbc:	4293      	cmp	r3, r2
  405dbe:	dd05      	ble.n	405dcc <cos+0x20>
  405dc0:	4602      	mov	r2, r0
  405dc2:	460b      	mov	r3, r1
  405dc4:	f002 fa84 	bl	4082d0 <__aeabi_dsub>
  405dc8:	b007      	add	sp, #28
  405dca:	bd30      	pop	{r4, r5, pc}
  405dcc:	aa02      	add	r2, sp, #8
  405dce:	f000 ff0f 	bl	406bf0 <__ieee754_rem_pio2>
  405dd2:	f000 0303 	and.w	r3, r0, #3
  405dd6:	2b01      	cmp	r3, #1
  405dd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405ddc:	d016      	beq.n	405e0c <cos+0x60>
  405dde:	2b02      	cmp	r3, #2
  405de0:	d00d      	beq.n	405dfe <cos+0x52>
  405de2:	b1eb      	cbz	r3, 405e20 <cos+0x74>
  405de4:	2401      	movs	r4, #1
  405de6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  405dea:	9400      	str	r4, [sp, #0]
  405dec:	f001 fef0 	bl	407bd0 <__kernel_sin>
  405df0:	e7ea      	b.n	405dc8 <cos+0x1c>
  405df2:	2200      	movs	r2, #0
  405df4:	2300      	movs	r3, #0
  405df6:	f001 f9c7 	bl	407188 <__kernel_cos>
  405dfa:	b007      	add	sp, #28
  405dfc:	bd30      	pop	{r4, r5, pc}
  405dfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  405e02:	f001 f9c1 	bl	407188 <__kernel_cos>
  405e06:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  405e0a:	e7dd      	b.n	405dc8 <cos+0x1c>
  405e0c:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  405e10:	9300      	str	r3, [sp, #0]
  405e12:	4622      	mov	r2, r4
  405e14:	462b      	mov	r3, r5
  405e16:	f001 fedb 	bl	407bd0 <__kernel_sin>
  405e1a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  405e1e:	e7d3      	b.n	405dc8 <cos+0x1c>
  405e20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  405e24:	f001 f9b0 	bl	407188 <__kernel_cos>
  405e28:	e7ce      	b.n	405dc8 <cos+0x1c>
  405e2a:	bf00      	nop
  405e2c:	3fe921fb 	.word	0x3fe921fb
  405e30:	7fefffff 	.word	0x7fefffff

00405e34 <sin>:
  405e34:	4a22      	ldr	r2, [pc, #136]	; (405ec0 <sin+0x8c>)
  405e36:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  405e3a:	4293      	cmp	r3, r2
  405e3c:	b530      	push	{r4, r5, lr}
  405e3e:	b087      	sub	sp, #28
  405e40:	dd1b      	ble.n	405e7a <sin+0x46>
  405e42:	4a20      	ldr	r2, [pc, #128]	; (405ec4 <sin+0x90>)
  405e44:	4293      	cmp	r3, r2
  405e46:	dd05      	ble.n	405e54 <sin+0x20>
  405e48:	4602      	mov	r2, r0
  405e4a:	460b      	mov	r3, r1
  405e4c:	f002 fa40 	bl	4082d0 <__aeabi_dsub>
  405e50:	b007      	add	sp, #28
  405e52:	bd30      	pop	{r4, r5, pc}
  405e54:	aa02      	add	r2, sp, #8
  405e56:	f000 fecb 	bl	406bf0 <__ieee754_rem_pio2>
  405e5a:	f000 0003 	and.w	r0, r0, #3
  405e5e:	2801      	cmp	r0, #1
  405e60:	d01e      	beq.n	405ea0 <sin+0x6c>
  405e62:	2802      	cmp	r0, #2
  405e64:	d011      	beq.n	405e8a <sin+0x56>
  405e66:	b310      	cbz	r0, 405eae <sin+0x7a>
  405e68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405e6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  405e70:	f001 f98a 	bl	407188 <__kernel_cos>
  405e74:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  405e78:	e7ea      	b.n	405e50 <sin+0x1c>
  405e7a:	2400      	movs	r4, #0
  405e7c:	2200      	movs	r2, #0
  405e7e:	2300      	movs	r3, #0
  405e80:	9400      	str	r4, [sp, #0]
  405e82:	f001 fea5 	bl	407bd0 <__kernel_sin>
  405e86:	b007      	add	sp, #28
  405e88:	bd30      	pop	{r4, r5, pc}
  405e8a:	2401      	movs	r4, #1
  405e8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405e90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  405e94:	9400      	str	r4, [sp, #0]
  405e96:	f001 fe9b 	bl	407bd0 <__kernel_sin>
  405e9a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  405e9e:	e7d7      	b.n	405e50 <sin+0x1c>
  405ea0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405ea4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  405ea8:	f001 f96e 	bl	407188 <__kernel_cos>
  405eac:	e7d0      	b.n	405e50 <sin+0x1c>
  405eae:	2401      	movs	r4, #1
  405eb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405eb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  405eb8:	9400      	str	r4, [sp, #0]
  405eba:	f001 fe89 	bl	407bd0 <__kernel_sin>
  405ebe:	e7c7      	b.n	405e50 <sin+0x1c>
  405ec0:	3fe921fb 	.word	0x3fe921fb
  405ec4:	7fefffff 	.word	0x7fefffff

00405ec8 <lroundf>:
  405ec8:	b510      	push	{r4, lr}
  405eca:	f3c0 54c7 	ubfx	r4, r0, #23, #8
  405ece:	2800      	cmp	r0, #0
  405ed0:	f1a4 027f 	sub.w	r2, r4, #127	; 0x7f
  405ed4:	bfb4      	ite	lt
  405ed6:	f04f 31ff 	movlt.w	r1, #4294967295
  405eda:	2101      	movge	r1, #1
  405edc:	2a1e      	cmp	r2, #30
  405ede:	dc0c      	bgt.n	405efa <lroundf+0x32>
  405ee0:	2a00      	cmp	r2, #0
  405ee2:	db17      	blt.n	405f14 <lroundf+0x4c>
  405ee4:	f3c0 0316 	ubfx	r3, r0, #0, #23
  405ee8:	2a16      	cmp	r2, #22
  405eea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  405eee:	dd07      	ble.n	405f00 <lroundf+0x38>
  405ef0:	3c96      	subs	r4, #150	; 0x96
  405ef2:	40a3      	lsls	r3, r4
  405ef4:	fb01 f003 	mul.w	r0, r1, r3
  405ef8:	bd10      	pop	{r4, pc}
  405efa:	f002 feaf 	bl	408c5c <__aeabi_f2iz>
  405efe:	bd10      	pop	{r4, pc}
  405f00:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
  405f04:	f1c2 0417 	rsb	r4, r2, #23
  405f08:	4110      	asrs	r0, r2
  405f0a:	4403      	add	r3, r0
  405f0c:	40e3      	lsrs	r3, r4
  405f0e:	fb01 f003 	mul.w	r0, r1, r3
  405f12:	bd10      	pop	{r4, pc}
  405f14:	3201      	adds	r2, #1
  405f16:	bf0c      	ite	eq
  405f18:	4608      	moveq	r0, r1
  405f1a:	2000      	movne	r0, #0
  405f1c:	bd10      	pop	{r4, pc}
  405f1e:	bf00      	nop

00405f20 <acos>:
  405f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405f24:	f8df 809c 	ldr.w	r8, [pc, #156]	; 405fc4 <acos+0xa4>
  405f28:	b08a      	sub	sp, #40	; 0x28
  405f2a:	4606      	mov	r6, r0
  405f2c:	460f      	mov	r7, r1
  405f2e:	f000 f8fb 	bl	406128 <__ieee754_acos>
  405f32:	f998 3000 	ldrsb.w	r3, [r8]
  405f36:	4604      	mov	r4, r0
  405f38:	460d      	mov	r5, r1
  405f3a:	3301      	adds	r3, #1
  405f3c:	d004      	beq.n	405f48 <acos+0x28>
  405f3e:	4630      	mov	r0, r6
  405f40:	4639      	mov	r1, r7
  405f42:	f002 f90d 	bl	408160 <__fpclassifyd>
  405f46:	b920      	cbnz	r0, 405f52 <acos+0x32>
  405f48:	4620      	mov	r0, r4
  405f4a:	4629      	mov	r1, r5
  405f4c:	b00a      	add	sp, #40	; 0x28
  405f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f52:	4630      	mov	r0, r6
  405f54:	4639      	mov	r1, r7
  405f56:	f002 f875 	bl	408044 <fabs>
  405f5a:	2200      	movs	r2, #0
  405f5c:	4b16      	ldr	r3, [pc, #88]	; (405fb8 <acos+0x98>)
  405f5e:	f002 fdfb 	bl	408b58 <__aeabi_dcmpgt>
  405f62:	2800      	cmp	r0, #0
  405f64:	d0f0      	beq.n	405f48 <acos+0x28>
  405f66:	2300      	movs	r3, #0
  405f68:	2101      	movs	r1, #1
  405f6a:	4a14      	ldr	r2, [pc, #80]	; (405fbc <acos+0x9c>)
  405f6c:	4814      	ldr	r0, [pc, #80]	; (405fc0 <acos+0xa0>)
  405f6e:	9308      	str	r3, [sp, #32]
  405f70:	e88d 0006 	stmia.w	sp, {r1, r2}
  405f74:	e9cd 6704 	strd	r6, r7, [sp, #16]
  405f78:	e9cd 6702 	strd	r6, r7, [sp, #8]
  405f7c:	f002 f914 	bl	4081a8 <nan>
  405f80:	f998 3000 	ldrsb.w	r3, [r8]
  405f84:	2b02      	cmp	r3, #2
  405f86:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405f8a:	d00a      	beq.n	405fa2 <acos+0x82>
  405f8c:	4668      	mov	r0, sp
  405f8e:	f002 f909 	bl	4081a4 <matherr>
  405f92:	b130      	cbz	r0, 405fa2 <acos+0x82>
  405f94:	9b08      	ldr	r3, [sp, #32]
  405f96:	b94b      	cbnz	r3, 405fac <acos+0x8c>
  405f98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  405f9c:	b00a      	add	sp, #40	; 0x28
  405f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405fa2:	f002 fea3 	bl	408cec <__errno>
  405fa6:	2321      	movs	r3, #33	; 0x21
  405fa8:	6003      	str	r3, [r0, #0]
  405faa:	e7f3      	b.n	405f94 <acos+0x74>
  405fac:	f002 fe9e 	bl	408cec <__errno>
  405fb0:	9b08      	ldr	r3, [sp, #32]
  405fb2:	6003      	str	r3, [r0, #0]
  405fb4:	e7f0      	b.n	405f98 <acos+0x78>
  405fb6:	bf00      	nop
  405fb8:	3ff00000 	.word	0x3ff00000
  405fbc:	0040f860 	.word	0x0040f860
  405fc0:	0040f388 	.word	0x0040f388
  405fc4:	2040001c 	.word	0x2040001c

00405fc8 <asin>:
  405fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405fcc:	f8df 809c 	ldr.w	r8, [pc, #156]	; 40606c <asin+0xa4>
  405fd0:	b08a      	sub	sp, #40	; 0x28
  405fd2:	4606      	mov	r6, r0
  405fd4:	460f      	mov	r7, r1
  405fd6:	f000 fb03 	bl	4065e0 <__ieee754_asin>
  405fda:	f998 3000 	ldrsb.w	r3, [r8]
  405fde:	4604      	mov	r4, r0
  405fe0:	460d      	mov	r5, r1
  405fe2:	3301      	adds	r3, #1
  405fe4:	d004      	beq.n	405ff0 <asin+0x28>
  405fe6:	4630      	mov	r0, r6
  405fe8:	4639      	mov	r1, r7
  405fea:	f002 f8b9 	bl	408160 <__fpclassifyd>
  405fee:	b920      	cbnz	r0, 405ffa <asin+0x32>
  405ff0:	4620      	mov	r0, r4
  405ff2:	4629      	mov	r1, r5
  405ff4:	b00a      	add	sp, #40	; 0x28
  405ff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405ffa:	4630      	mov	r0, r6
  405ffc:	4639      	mov	r1, r7
  405ffe:	f002 f821 	bl	408044 <fabs>
  406002:	2200      	movs	r2, #0
  406004:	4b16      	ldr	r3, [pc, #88]	; (406060 <asin+0x98>)
  406006:	f002 fda7 	bl	408b58 <__aeabi_dcmpgt>
  40600a:	2800      	cmp	r0, #0
  40600c:	d0f0      	beq.n	405ff0 <asin+0x28>
  40600e:	2300      	movs	r3, #0
  406010:	2101      	movs	r1, #1
  406012:	4a14      	ldr	r2, [pc, #80]	; (406064 <asin+0x9c>)
  406014:	4814      	ldr	r0, [pc, #80]	; (406068 <asin+0xa0>)
  406016:	9308      	str	r3, [sp, #32]
  406018:	e88d 0006 	stmia.w	sp, {r1, r2}
  40601c:	e9cd 6704 	strd	r6, r7, [sp, #16]
  406020:	e9cd 6702 	strd	r6, r7, [sp, #8]
  406024:	f002 f8c0 	bl	4081a8 <nan>
  406028:	f998 3000 	ldrsb.w	r3, [r8]
  40602c:	2b02      	cmp	r3, #2
  40602e:	e9cd 0106 	strd	r0, r1, [sp, #24]
  406032:	d00a      	beq.n	40604a <asin+0x82>
  406034:	4668      	mov	r0, sp
  406036:	f002 f8b5 	bl	4081a4 <matherr>
  40603a:	b130      	cbz	r0, 40604a <asin+0x82>
  40603c:	9b08      	ldr	r3, [sp, #32]
  40603e:	b94b      	cbnz	r3, 406054 <asin+0x8c>
  406040:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  406044:	b00a      	add	sp, #40	; 0x28
  406046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40604a:	f002 fe4f 	bl	408cec <__errno>
  40604e:	2321      	movs	r3, #33	; 0x21
  406050:	6003      	str	r3, [r0, #0]
  406052:	e7f3      	b.n	40603c <asin+0x74>
  406054:	f002 fe4a 	bl	408cec <__errno>
  406058:	9b08      	ldr	r3, [sp, #32]
  40605a:	6003      	str	r3, [r0, #0]
  40605c:	e7f0      	b.n	406040 <asin+0x78>
  40605e:	bf00      	nop
  406060:	3ff00000 	.word	0x3ff00000
  406064:	0040f868 	.word	0x0040f868
  406068:	0040f388 	.word	0x0040f388
  40606c:	2040001c 	.word	0x2040001c

00406070 <atan2>:
  406070:	f000 bce6 	b.w	406a40 <__ieee754_atan2>

00406074 <sqrt>:
  406074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406078:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 406124 <sqrt+0xb0>
  40607c:	b08a      	sub	sp, #40	; 0x28
  40607e:	4606      	mov	r6, r0
  406080:	460f      	mov	r7, r1
  406082:	f000 ffd3 	bl	40702c <__ieee754_sqrt>
  406086:	f998 3000 	ldrsb.w	r3, [r8]
  40608a:	4604      	mov	r4, r0
  40608c:	460d      	mov	r5, r1
  40608e:	3301      	adds	r3, #1
  406090:	d02d      	beq.n	4060ee <sqrt+0x7a>
  406092:	4630      	mov	r0, r6
  406094:	4639      	mov	r1, r7
  406096:	f002 f863 	bl	408160 <__fpclassifyd>
  40609a:	b340      	cbz	r0, 4060ee <sqrt+0x7a>
  40609c:	2300      	movs	r3, #0
  40609e:	4630      	mov	r0, r6
  4060a0:	4639      	mov	r1, r7
  4060a2:	2200      	movs	r2, #0
  4060a4:	f002 fd3a 	bl	408b1c <__aeabi_dcmplt>
  4060a8:	f04f 0301 	mov.w	r3, #1
  4060ac:	b900      	cbnz	r0, 4060b0 <sqrt+0x3c>
  4060ae:	4603      	mov	r3, r0
  4060b0:	f013 0fff 	tst.w	r3, #255	; 0xff
  4060b4:	d01b      	beq.n	4060ee <sqrt+0x7a>
  4060b6:	2101      	movs	r1, #1
  4060b8:	4a19      	ldr	r2, [pc, #100]	; (406120 <sqrt+0xac>)
  4060ba:	2300      	movs	r3, #0
  4060bc:	f898 4000 	ldrb.w	r4, [r8]
  4060c0:	e88d 0006 	stmia.w	sp, {r1, r2}
  4060c4:	9308      	str	r3, [sp, #32]
  4060c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
  4060ca:	e9cd 6702 	strd	r6, r7, [sp, #8]
  4060ce:	b99c      	cbnz	r4, 4060f8 <sqrt+0x84>
  4060d0:	2200      	movs	r2, #0
  4060d2:	2300      	movs	r3, #0
  4060d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4060d8:	4668      	mov	r0, sp
  4060da:	f002 f863 	bl	4081a4 <matherr>
  4060de:	b1a8      	cbz	r0, 40610c <sqrt+0x98>
  4060e0:	9b08      	ldr	r3, [sp, #32]
  4060e2:	b9c3      	cbnz	r3, 406116 <sqrt+0xa2>
  4060e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4060e8:	b00a      	add	sp, #40	; 0x28
  4060ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4060ee:	4620      	mov	r0, r4
  4060f0:	4629      	mov	r1, r5
  4060f2:	b00a      	add	sp, #40	; 0x28
  4060f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4060f8:	2000      	movs	r0, #0
  4060fa:	2100      	movs	r1, #0
  4060fc:	4602      	mov	r2, r0
  4060fe:	460b      	mov	r3, r1
  406100:	f002 fbc4 	bl	40888c <__aeabi_ddiv>
  406104:	2c02      	cmp	r4, #2
  406106:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40610a:	d1e5      	bne.n	4060d8 <sqrt+0x64>
  40610c:	f002 fdee 	bl	408cec <__errno>
  406110:	2321      	movs	r3, #33	; 0x21
  406112:	6003      	str	r3, [r0, #0]
  406114:	e7e4      	b.n	4060e0 <sqrt+0x6c>
  406116:	f002 fde9 	bl	408cec <__errno>
  40611a:	9b08      	ldr	r3, [sp, #32]
  40611c:	6003      	str	r3, [r0, #0]
  40611e:	e7e1      	b.n	4060e4 <sqrt+0x70>
  406120:	0040f870 	.word	0x0040f870
  406124:	2040001c 	.word	0x2040001c

00406128 <__ieee754_acos>:
  406128:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40612c:	4ec6      	ldr	r6, [pc, #792]	; (406448 <__ieee754_acos+0x320>)
  40612e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  406132:	460c      	mov	r4, r1
  406134:	4605      	mov	r5, r0
  406136:	42b3      	cmp	r3, r6
  406138:	dd0c      	ble.n	406154 <__ieee754_acos+0x2c>
  40613a:	4fc4      	ldr	r7, [pc, #784]	; (40644c <__ieee754_acos+0x324>)
  40613c:	441f      	add	r7, r3
  40613e:	4603      	mov	r3, r0
  406140:	433b      	orrs	r3, r7
  406142:	f040 80bb 	bne.w	4062bc <__ieee754_acos+0x194>
  406146:	2900      	cmp	r1, #0
  406148:	f340 8144 	ble.w	4063d4 <__ieee754_acos+0x2ac>
  40614c:	2000      	movs	r0, #0
  40614e:	2100      	movs	r1, #0
  406150:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406154:	4ebe      	ldr	r6, [pc, #760]	; (406450 <__ieee754_acos+0x328>)
  406156:	42b3      	cmp	r3, r6
  406158:	f340 80a8 	ble.w	4062ac <__ieee754_acos+0x184>
  40615c:	2900      	cmp	r1, #0
  40615e:	f2c0 817f 	blt.w	406460 <__ieee754_acos+0x338>
  406162:	4602      	mov	r2, r0
  406164:	4623      	mov	r3, r4
  406166:	2000      	movs	r0, #0
  406168:	49ba      	ldr	r1, [pc, #744]	; (406454 <__ieee754_acos+0x32c>)
  40616a:	f002 f8b1 	bl	4082d0 <__aeabi_dsub>
  40616e:	2200      	movs	r2, #0
  406170:	4bb9      	ldr	r3, [pc, #740]	; (406458 <__ieee754_acos+0x330>)
  406172:	2600      	movs	r6, #0
  406174:	f002 fa60 	bl	408638 <__aeabi_dmul>
  406178:	4604      	mov	r4, r0
  40617a:	460d      	mov	r5, r1
  40617c:	f000 ff56 	bl	40702c <__ieee754_sqrt>
  406180:	4689      	mov	r9, r1
  406182:	4680      	mov	r8, r0
  406184:	4629      	mov	r1, r5
  406186:	4620      	mov	r0, r4
  406188:	a395      	add	r3, pc, #596	; (adr r3, 4063e0 <__ieee754_acos+0x2b8>)
  40618a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40618e:	f002 fa53 	bl	408638 <__aeabi_dmul>
  406192:	a395      	add	r3, pc, #596	; (adr r3, 4063e8 <__ieee754_acos+0x2c0>)
  406194:	e9d3 2300 	ldrd	r2, r3, [r3]
  406198:	f002 f89c 	bl	4082d4 <__adddf3>
  40619c:	4622      	mov	r2, r4
  40619e:	462b      	mov	r3, r5
  4061a0:	f002 fa4a 	bl	408638 <__aeabi_dmul>
  4061a4:	a392      	add	r3, pc, #584	; (adr r3, 4063f0 <__ieee754_acos+0x2c8>)
  4061a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4061aa:	f002 f891 	bl	4082d0 <__aeabi_dsub>
  4061ae:	4622      	mov	r2, r4
  4061b0:	462b      	mov	r3, r5
  4061b2:	f002 fa41 	bl	408638 <__aeabi_dmul>
  4061b6:	a390      	add	r3, pc, #576	; (adr r3, 4063f8 <__ieee754_acos+0x2d0>)
  4061b8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4061bc:	f002 f88a 	bl	4082d4 <__adddf3>
  4061c0:	4622      	mov	r2, r4
  4061c2:	462b      	mov	r3, r5
  4061c4:	f002 fa38 	bl	408638 <__aeabi_dmul>
  4061c8:	a38d      	add	r3, pc, #564	; (adr r3, 406400 <__ieee754_acos+0x2d8>)
  4061ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4061ce:	f002 f87f 	bl	4082d0 <__aeabi_dsub>
  4061d2:	4622      	mov	r2, r4
  4061d4:	462b      	mov	r3, r5
  4061d6:	f002 fa2f 	bl	408638 <__aeabi_dmul>
  4061da:	a38b      	add	r3, pc, #556	; (adr r3, 406408 <__ieee754_acos+0x2e0>)
  4061dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4061e0:	f002 f878 	bl	4082d4 <__adddf3>
  4061e4:	4622      	mov	r2, r4
  4061e6:	462b      	mov	r3, r5
  4061e8:	f002 fa26 	bl	408638 <__aeabi_dmul>
  4061ec:	4682      	mov	sl, r0
  4061ee:	468b      	mov	fp, r1
  4061f0:	4620      	mov	r0, r4
  4061f2:	4629      	mov	r1, r5
  4061f4:	a386      	add	r3, pc, #536	; (adr r3, 406410 <__ieee754_acos+0x2e8>)
  4061f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4061fa:	f002 fa1d 	bl	408638 <__aeabi_dmul>
  4061fe:	a386      	add	r3, pc, #536	; (adr r3, 406418 <__ieee754_acos+0x2f0>)
  406200:	e9d3 2300 	ldrd	r2, r3, [r3]
  406204:	f002 f864 	bl	4082d0 <__aeabi_dsub>
  406208:	4622      	mov	r2, r4
  40620a:	462b      	mov	r3, r5
  40620c:	f002 fa14 	bl	408638 <__aeabi_dmul>
  406210:	a383      	add	r3, pc, #524	; (adr r3, 406420 <__ieee754_acos+0x2f8>)
  406212:	e9d3 2300 	ldrd	r2, r3, [r3]
  406216:	f002 f85d 	bl	4082d4 <__adddf3>
  40621a:	4622      	mov	r2, r4
  40621c:	462b      	mov	r3, r5
  40621e:	f002 fa0b 	bl	408638 <__aeabi_dmul>
  406222:	a381      	add	r3, pc, #516	; (adr r3, 406428 <__ieee754_acos+0x300>)
  406224:	e9d3 2300 	ldrd	r2, r3, [r3]
  406228:	f002 f852 	bl	4082d0 <__aeabi_dsub>
  40622c:	4622      	mov	r2, r4
  40622e:	462b      	mov	r3, r5
  406230:	f002 fa02 	bl	408638 <__aeabi_dmul>
  406234:	2200      	movs	r2, #0
  406236:	4b87      	ldr	r3, [pc, #540]	; (406454 <__ieee754_acos+0x32c>)
  406238:	f002 f84c 	bl	4082d4 <__adddf3>
  40623c:	4602      	mov	r2, r0
  40623e:	460b      	mov	r3, r1
  406240:	4650      	mov	r0, sl
  406242:	4659      	mov	r1, fp
  406244:	f002 fb22 	bl	40888c <__aeabi_ddiv>
  406248:	4642      	mov	r2, r8
  40624a:	464b      	mov	r3, r9
  40624c:	f002 f9f4 	bl	408638 <__aeabi_dmul>
  406250:	4632      	mov	r2, r6
  406252:	4682      	mov	sl, r0
  406254:	468b      	mov	fp, r1
  406256:	464b      	mov	r3, r9
  406258:	4630      	mov	r0, r6
  40625a:	4649      	mov	r1, r9
  40625c:	f002 f9ec 	bl	408638 <__aeabi_dmul>
  406260:	4602      	mov	r2, r0
  406262:	460b      	mov	r3, r1
  406264:	4620      	mov	r0, r4
  406266:	4629      	mov	r1, r5
  406268:	f002 f832 	bl	4082d0 <__aeabi_dsub>
  40626c:	4604      	mov	r4, r0
  40626e:	460d      	mov	r5, r1
  406270:	4632      	mov	r2, r6
  406272:	464b      	mov	r3, r9
  406274:	4640      	mov	r0, r8
  406276:	4649      	mov	r1, r9
  406278:	f002 f82c 	bl	4082d4 <__adddf3>
  40627c:	4602      	mov	r2, r0
  40627e:	460b      	mov	r3, r1
  406280:	4620      	mov	r0, r4
  406282:	4629      	mov	r1, r5
  406284:	f002 fb02 	bl	40888c <__aeabi_ddiv>
  406288:	4602      	mov	r2, r0
  40628a:	460b      	mov	r3, r1
  40628c:	4650      	mov	r0, sl
  40628e:	4659      	mov	r1, fp
  406290:	f002 f820 	bl	4082d4 <__adddf3>
  406294:	4602      	mov	r2, r0
  406296:	460b      	mov	r3, r1
  406298:	4630      	mov	r0, r6
  40629a:	4649      	mov	r1, r9
  40629c:	f002 f81a 	bl	4082d4 <__adddf3>
  4062a0:	4602      	mov	r2, r0
  4062a2:	460b      	mov	r3, r1
  4062a4:	f002 f816 	bl	4082d4 <__adddf3>
  4062a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062ac:	4a6b      	ldr	r2, [pc, #428]	; (40645c <__ieee754_acos+0x334>)
  4062ae:	4293      	cmp	r3, r2
  4062b0:	dc0e      	bgt.n	4062d0 <__ieee754_acos+0x1a8>
  4062b2:	a15f      	add	r1, pc, #380	; (adr r1, 406430 <__ieee754_acos+0x308>)
  4062b4:	e9d1 0100 	ldrd	r0, r1, [r1]
  4062b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062bc:	4602      	mov	r2, r0
  4062be:	460b      	mov	r3, r1
  4062c0:	f002 f806 	bl	4082d0 <__aeabi_dsub>
  4062c4:	4602      	mov	r2, r0
  4062c6:	460b      	mov	r3, r1
  4062c8:	f002 fae0 	bl	40888c <__aeabi_ddiv>
  4062cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062d0:	4602      	mov	r2, r0
  4062d2:	460b      	mov	r3, r1
  4062d4:	f002 f9b0 	bl	408638 <__aeabi_dmul>
  4062d8:	4606      	mov	r6, r0
  4062da:	460f      	mov	r7, r1
  4062dc:	a340      	add	r3, pc, #256	; (adr r3, 4063e0 <__ieee754_acos+0x2b8>)
  4062de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4062e2:	f002 f9a9 	bl	408638 <__aeabi_dmul>
  4062e6:	a340      	add	r3, pc, #256	; (adr r3, 4063e8 <__ieee754_acos+0x2c0>)
  4062e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4062ec:	f001 fff2 	bl	4082d4 <__adddf3>
  4062f0:	4632      	mov	r2, r6
  4062f2:	463b      	mov	r3, r7
  4062f4:	f002 f9a0 	bl	408638 <__aeabi_dmul>
  4062f8:	a33d      	add	r3, pc, #244	; (adr r3, 4063f0 <__ieee754_acos+0x2c8>)
  4062fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4062fe:	f001 ffe7 	bl	4082d0 <__aeabi_dsub>
  406302:	4632      	mov	r2, r6
  406304:	463b      	mov	r3, r7
  406306:	f002 f997 	bl	408638 <__aeabi_dmul>
  40630a:	a33b      	add	r3, pc, #236	; (adr r3, 4063f8 <__ieee754_acos+0x2d0>)
  40630c:	e9d3 2300 	ldrd	r2, r3, [r3]
  406310:	f001 ffe0 	bl	4082d4 <__adddf3>
  406314:	4632      	mov	r2, r6
  406316:	463b      	mov	r3, r7
  406318:	f002 f98e 	bl	408638 <__aeabi_dmul>
  40631c:	a338      	add	r3, pc, #224	; (adr r3, 406400 <__ieee754_acos+0x2d8>)
  40631e:	e9d3 2300 	ldrd	r2, r3, [r3]
  406322:	f001 ffd5 	bl	4082d0 <__aeabi_dsub>
  406326:	4632      	mov	r2, r6
  406328:	463b      	mov	r3, r7
  40632a:	f002 f985 	bl	408638 <__aeabi_dmul>
  40632e:	a336      	add	r3, pc, #216	; (adr r3, 406408 <__ieee754_acos+0x2e0>)
  406330:	e9d3 2300 	ldrd	r2, r3, [r3]
  406334:	f001 ffce 	bl	4082d4 <__adddf3>
  406338:	4632      	mov	r2, r6
  40633a:	463b      	mov	r3, r7
  40633c:	f002 f97c 	bl	408638 <__aeabi_dmul>
  406340:	4680      	mov	r8, r0
  406342:	4689      	mov	r9, r1
  406344:	4630      	mov	r0, r6
  406346:	4639      	mov	r1, r7
  406348:	a331      	add	r3, pc, #196	; (adr r3, 406410 <__ieee754_acos+0x2e8>)
  40634a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40634e:	f002 f973 	bl	408638 <__aeabi_dmul>
  406352:	a331      	add	r3, pc, #196	; (adr r3, 406418 <__ieee754_acos+0x2f0>)
  406354:	e9d3 2300 	ldrd	r2, r3, [r3]
  406358:	f001 ffba 	bl	4082d0 <__aeabi_dsub>
  40635c:	4632      	mov	r2, r6
  40635e:	463b      	mov	r3, r7
  406360:	f002 f96a 	bl	408638 <__aeabi_dmul>
  406364:	a32e      	add	r3, pc, #184	; (adr r3, 406420 <__ieee754_acos+0x2f8>)
  406366:	e9d3 2300 	ldrd	r2, r3, [r3]
  40636a:	f001 ffb3 	bl	4082d4 <__adddf3>
  40636e:	4632      	mov	r2, r6
  406370:	463b      	mov	r3, r7
  406372:	f002 f961 	bl	408638 <__aeabi_dmul>
  406376:	a32c      	add	r3, pc, #176	; (adr r3, 406428 <__ieee754_acos+0x300>)
  406378:	e9d3 2300 	ldrd	r2, r3, [r3]
  40637c:	f001 ffa8 	bl	4082d0 <__aeabi_dsub>
  406380:	4632      	mov	r2, r6
  406382:	463b      	mov	r3, r7
  406384:	f002 f958 	bl	408638 <__aeabi_dmul>
  406388:	2200      	movs	r2, #0
  40638a:	4b32      	ldr	r3, [pc, #200]	; (406454 <__ieee754_acos+0x32c>)
  40638c:	f001 ffa2 	bl	4082d4 <__adddf3>
  406390:	4602      	mov	r2, r0
  406392:	460b      	mov	r3, r1
  406394:	4640      	mov	r0, r8
  406396:	4649      	mov	r1, r9
  406398:	f002 fa78 	bl	40888c <__aeabi_ddiv>
  40639c:	4602      	mov	r2, r0
  40639e:	460b      	mov	r3, r1
  4063a0:	4628      	mov	r0, r5
  4063a2:	4621      	mov	r1, r4
  4063a4:	f002 f948 	bl	408638 <__aeabi_dmul>
  4063a8:	4602      	mov	r2, r0
  4063aa:	460b      	mov	r3, r1
  4063ac:	a122      	add	r1, pc, #136	; (adr r1, 406438 <__ieee754_acos+0x310>)
  4063ae:	e9d1 0100 	ldrd	r0, r1, [r1]
  4063b2:	f001 ff8d 	bl	4082d0 <__aeabi_dsub>
  4063b6:	4602      	mov	r2, r0
  4063b8:	460b      	mov	r3, r1
  4063ba:	4628      	mov	r0, r5
  4063bc:	4621      	mov	r1, r4
  4063be:	f001 ff87 	bl	4082d0 <__aeabi_dsub>
  4063c2:	4602      	mov	r2, r0
  4063c4:	460b      	mov	r3, r1
  4063c6:	a11a      	add	r1, pc, #104	; (adr r1, 406430 <__ieee754_acos+0x308>)
  4063c8:	e9d1 0100 	ldrd	r0, r1, [r1]
  4063cc:	f001 ff80 	bl	4082d0 <__aeabi_dsub>
  4063d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063d4:	a11a      	add	r1, pc, #104	; (adr r1, 406440 <__ieee754_acos+0x318>)
  4063d6:	e9d1 0100 	ldrd	r0, r1, [r1]
  4063da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063de:	bf00      	nop
  4063e0:	0dfdf709 	.word	0x0dfdf709
  4063e4:	3f023de1 	.word	0x3f023de1
  4063e8:	7501b288 	.word	0x7501b288
  4063ec:	3f49efe0 	.word	0x3f49efe0
  4063f0:	b5688f3b 	.word	0xb5688f3b
  4063f4:	3fa48228 	.word	0x3fa48228
  4063f8:	0e884455 	.word	0x0e884455
  4063fc:	3fc9c155 	.word	0x3fc9c155
  406400:	03eb6f7d 	.word	0x03eb6f7d
  406404:	3fd4d612 	.word	0x3fd4d612
  406408:	55555555 	.word	0x55555555
  40640c:	3fc55555 	.word	0x3fc55555
  406410:	b12e9282 	.word	0xb12e9282
  406414:	3fb3b8c5 	.word	0x3fb3b8c5
  406418:	1b8d0159 	.word	0x1b8d0159
  40641c:	3fe6066c 	.word	0x3fe6066c
  406420:	9c598ac8 	.word	0x9c598ac8
  406424:	40002ae5 	.word	0x40002ae5
  406428:	1c8a2d4b 	.word	0x1c8a2d4b
  40642c:	40033a27 	.word	0x40033a27
  406430:	54442d18 	.word	0x54442d18
  406434:	3ff921fb 	.word	0x3ff921fb
  406438:	33145c07 	.word	0x33145c07
  40643c:	3c91a626 	.word	0x3c91a626
  406440:	54442d18 	.word	0x54442d18
  406444:	400921fb 	.word	0x400921fb
  406448:	3fefffff 	.word	0x3fefffff
  40644c:	c0100000 	.word	0xc0100000
  406450:	3fdfffff 	.word	0x3fdfffff
  406454:	3ff00000 	.word	0x3ff00000
  406458:	3fe00000 	.word	0x3fe00000
  40645c:	3c600000 	.word	0x3c600000
  406460:	2200      	movs	r2, #0
  406462:	4b5d      	ldr	r3, [pc, #372]	; (4065d8 <__ieee754_acos+0x4b0>)
  406464:	f001 ff36 	bl	4082d4 <__adddf3>
  406468:	2200      	movs	r2, #0
  40646a:	4b5c      	ldr	r3, [pc, #368]	; (4065dc <__ieee754_acos+0x4b4>)
  40646c:	f002 f8e4 	bl	408638 <__aeabi_dmul>
  406470:	4604      	mov	r4, r0
  406472:	460d      	mov	r5, r1
  406474:	a340      	add	r3, pc, #256	; (adr r3, 406578 <__ieee754_acos+0x450>)
  406476:	e9d3 2300 	ldrd	r2, r3, [r3]
  40647a:	f002 f8dd 	bl	408638 <__aeabi_dmul>
  40647e:	a340      	add	r3, pc, #256	; (adr r3, 406580 <__ieee754_acos+0x458>)
  406480:	e9d3 2300 	ldrd	r2, r3, [r3]
  406484:	f001 ff26 	bl	4082d4 <__adddf3>
  406488:	4622      	mov	r2, r4
  40648a:	462b      	mov	r3, r5
  40648c:	f002 f8d4 	bl	408638 <__aeabi_dmul>
  406490:	a33d      	add	r3, pc, #244	; (adr r3, 406588 <__ieee754_acos+0x460>)
  406492:	e9d3 2300 	ldrd	r2, r3, [r3]
  406496:	f001 ff1b 	bl	4082d0 <__aeabi_dsub>
  40649a:	4622      	mov	r2, r4
  40649c:	462b      	mov	r3, r5
  40649e:	f002 f8cb 	bl	408638 <__aeabi_dmul>
  4064a2:	a33b      	add	r3, pc, #236	; (adr r3, 406590 <__ieee754_acos+0x468>)
  4064a4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4064a8:	f001 ff14 	bl	4082d4 <__adddf3>
  4064ac:	4622      	mov	r2, r4
  4064ae:	462b      	mov	r3, r5
  4064b0:	f002 f8c2 	bl	408638 <__aeabi_dmul>
  4064b4:	a338      	add	r3, pc, #224	; (adr r3, 406598 <__ieee754_acos+0x470>)
  4064b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4064ba:	f001 ff09 	bl	4082d0 <__aeabi_dsub>
  4064be:	4622      	mov	r2, r4
  4064c0:	462b      	mov	r3, r5
  4064c2:	f002 f8b9 	bl	408638 <__aeabi_dmul>
  4064c6:	a336      	add	r3, pc, #216	; (adr r3, 4065a0 <__ieee754_acos+0x478>)
  4064c8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4064cc:	f001 ff02 	bl	4082d4 <__adddf3>
  4064d0:	4622      	mov	r2, r4
  4064d2:	462b      	mov	r3, r5
  4064d4:	f002 f8b0 	bl	408638 <__aeabi_dmul>
  4064d8:	4680      	mov	r8, r0
  4064da:	4689      	mov	r9, r1
  4064dc:	4620      	mov	r0, r4
  4064de:	4629      	mov	r1, r5
  4064e0:	f000 fda4 	bl	40702c <__ieee754_sqrt>
  4064e4:	4606      	mov	r6, r0
  4064e6:	460f      	mov	r7, r1
  4064e8:	4620      	mov	r0, r4
  4064ea:	4629      	mov	r1, r5
  4064ec:	a32e      	add	r3, pc, #184	; (adr r3, 4065a8 <__ieee754_acos+0x480>)
  4064ee:	e9d3 2300 	ldrd	r2, r3, [r3]
  4064f2:	f002 f8a1 	bl	408638 <__aeabi_dmul>
  4064f6:	a32e      	add	r3, pc, #184	; (adr r3, 4065b0 <__ieee754_acos+0x488>)
  4064f8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4064fc:	f001 fee8 	bl	4082d0 <__aeabi_dsub>
  406500:	4622      	mov	r2, r4
  406502:	462b      	mov	r3, r5
  406504:	f002 f898 	bl	408638 <__aeabi_dmul>
  406508:	a32b      	add	r3, pc, #172	; (adr r3, 4065b8 <__ieee754_acos+0x490>)
  40650a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40650e:	f001 fee1 	bl	4082d4 <__adddf3>
  406512:	4622      	mov	r2, r4
  406514:	462b      	mov	r3, r5
  406516:	f002 f88f 	bl	408638 <__aeabi_dmul>
  40651a:	a329      	add	r3, pc, #164	; (adr r3, 4065c0 <__ieee754_acos+0x498>)
  40651c:	e9d3 2300 	ldrd	r2, r3, [r3]
  406520:	f001 fed6 	bl	4082d0 <__aeabi_dsub>
  406524:	4622      	mov	r2, r4
  406526:	462b      	mov	r3, r5
  406528:	f002 f886 	bl	408638 <__aeabi_dmul>
  40652c:	2200      	movs	r2, #0
  40652e:	4b2a      	ldr	r3, [pc, #168]	; (4065d8 <__ieee754_acos+0x4b0>)
  406530:	f001 fed0 	bl	4082d4 <__adddf3>
  406534:	4602      	mov	r2, r0
  406536:	460b      	mov	r3, r1
  406538:	4640      	mov	r0, r8
  40653a:	4649      	mov	r1, r9
  40653c:	f002 f9a6 	bl	40888c <__aeabi_ddiv>
  406540:	4632      	mov	r2, r6
  406542:	463b      	mov	r3, r7
  406544:	f002 f878 	bl	408638 <__aeabi_dmul>
  406548:	a31f      	add	r3, pc, #124	; (adr r3, 4065c8 <__ieee754_acos+0x4a0>)
  40654a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40654e:	f001 febf 	bl	4082d0 <__aeabi_dsub>
  406552:	4602      	mov	r2, r0
  406554:	460b      	mov	r3, r1
  406556:	4630      	mov	r0, r6
  406558:	4639      	mov	r1, r7
  40655a:	f001 febb 	bl	4082d4 <__adddf3>
  40655e:	4602      	mov	r2, r0
  406560:	460b      	mov	r3, r1
  406562:	f001 feb7 	bl	4082d4 <__adddf3>
  406566:	4602      	mov	r2, r0
  406568:	460b      	mov	r3, r1
  40656a:	a119      	add	r1, pc, #100	; (adr r1, 4065d0 <__ieee754_acos+0x4a8>)
  40656c:	e9d1 0100 	ldrd	r0, r1, [r1]
  406570:	f001 feae 	bl	4082d0 <__aeabi_dsub>
  406574:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406578:	0dfdf709 	.word	0x0dfdf709
  40657c:	3f023de1 	.word	0x3f023de1
  406580:	7501b288 	.word	0x7501b288
  406584:	3f49efe0 	.word	0x3f49efe0
  406588:	b5688f3b 	.word	0xb5688f3b
  40658c:	3fa48228 	.word	0x3fa48228
  406590:	0e884455 	.word	0x0e884455
  406594:	3fc9c155 	.word	0x3fc9c155
  406598:	03eb6f7d 	.word	0x03eb6f7d
  40659c:	3fd4d612 	.word	0x3fd4d612
  4065a0:	55555555 	.word	0x55555555
  4065a4:	3fc55555 	.word	0x3fc55555
  4065a8:	b12e9282 	.word	0xb12e9282
  4065ac:	3fb3b8c5 	.word	0x3fb3b8c5
  4065b0:	1b8d0159 	.word	0x1b8d0159
  4065b4:	3fe6066c 	.word	0x3fe6066c
  4065b8:	9c598ac8 	.word	0x9c598ac8
  4065bc:	40002ae5 	.word	0x40002ae5
  4065c0:	1c8a2d4b 	.word	0x1c8a2d4b
  4065c4:	40033a27 	.word	0x40033a27
  4065c8:	33145c07 	.word	0x33145c07
  4065cc:	3c91a626 	.word	0x3c91a626
  4065d0:	54442d18 	.word	0x54442d18
  4065d4:	400921fb 	.word	0x400921fb
  4065d8:	3ff00000 	.word	0x3ff00000
  4065dc:	3fe00000 	.word	0x3fe00000

004065e0 <__ieee754_asin>:
  4065e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4065e4:	4bbe      	ldr	r3, [pc, #760]	; (4068e0 <__ieee754_asin+0x300>)
  4065e6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4065ea:	b086      	sub	sp, #24
  4065ec:	460d      	mov	r5, r1
  4065ee:	429e      	cmp	r6, r3
  4065f0:	4604      	mov	r4, r0
  4065f2:	468a      	mov	sl, r1
  4065f4:	dd11      	ble.n	40661a <__ieee754_asin+0x3a>
  4065f6:	4abb      	ldr	r2, [pc, #748]	; (4068e4 <__ieee754_asin+0x304>)
  4065f8:	4603      	mov	r3, r0
  4065fa:	4432      	add	r2, r6
  4065fc:	4313      	orrs	r3, r2
  4065fe:	d022      	beq.n	406646 <__ieee754_asin+0x66>
  406600:	4602      	mov	r2, r0
  406602:	460b      	mov	r3, r1
  406604:	f001 fe64 	bl	4082d0 <__aeabi_dsub>
  406608:	4602      	mov	r2, r0
  40660a:	460b      	mov	r3, r1
  40660c:	f002 f93e 	bl	40888c <__aeabi_ddiv>
  406610:	4604      	mov	r4, r0
  406612:	4620      	mov	r0, r4
  406614:	b006      	add	sp, #24
  406616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40661a:	4bb3      	ldr	r3, [pc, #716]	; (4068e8 <__ieee754_asin+0x308>)
  40661c:	429e      	cmp	r6, r3
  40661e:	dc2b      	bgt.n	406678 <__ieee754_asin+0x98>
  406620:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  406624:	f280 8168 	bge.w	4068f8 <__ieee754_asin+0x318>
  406628:	a391      	add	r3, pc, #580	; (adr r3, 406870 <__ieee754_asin+0x290>)
  40662a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40662e:	f001 fe51 	bl	4082d4 <__adddf3>
  406632:	2200      	movs	r2, #0
  406634:	4bad      	ldr	r3, [pc, #692]	; (4068ec <__ieee754_asin+0x30c>)
  406636:	f002 fa8f 	bl	408b58 <__aeabi_dcmpgt>
  40663a:	b1e8      	cbz	r0, 406678 <__ieee754_asin+0x98>
  40663c:	4629      	mov	r1, r5
  40663e:	4620      	mov	r0, r4
  406640:	b006      	add	sp, #24
  406642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406646:	a38c      	add	r3, pc, #560	; (adr r3, 406878 <__ieee754_asin+0x298>)
  406648:	e9d3 2300 	ldrd	r2, r3, [r3]
  40664c:	f001 fff4 	bl	408638 <__aeabi_dmul>
  406650:	4606      	mov	r6, r0
  406652:	460f      	mov	r7, r1
  406654:	4620      	mov	r0, r4
  406656:	4629      	mov	r1, r5
  406658:	a389      	add	r3, pc, #548	; (adr r3, 406880 <__ieee754_asin+0x2a0>)
  40665a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40665e:	f001 ffeb 	bl	408638 <__aeabi_dmul>
  406662:	4602      	mov	r2, r0
  406664:	460b      	mov	r3, r1
  406666:	4630      	mov	r0, r6
  406668:	4639      	mov	r1, r7
  40666a:	f001 fe33 	bl	4082d4 <__adddf3>
  40666e:	4604      	mov	r4, r0
  406670:	4620      	mov	r0, r4
  406672:	b006      	add	sp, #24
  406674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406678:	4620      	mov	r0, r4
  40667a:	4629      	mov	r1, r5
  40667c:	f001 fce2 	bl	408044 <fabs>
  406680:	4602      	mov	r2, r0
  406682:	460b      	mov	r3, r1
  406684:	2000      	movs	r0, #0
  406686:	4999      	ldr	r1, [pc, #612]	; (4068ec <__ieee754_asin+0x30c>)
  406688:	f001 fe22 	bl	4082d0 <__aeabi_dsub>
  40668c:	2200      	movs	r2, #0
  40668e:	4b98      	ldr	r3, [pc, #608]	; (4068f0 <__ieee754_asin+0x310>)
  406690:	f001 ffd2 	bl	408638 <__aeabi_dmul>
  406694:	4604      	mov	r4, r0
  406696:	460d      	mov	r5, r1
  406698:	a37b      	add	r3, pc, #492	; (adr r3, 406888 <__ieee754_asin+0x2a8>)
  40669a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40669e:	f001 ffcb 	bl	408638 <__aeabi_dmul>
  4066a2:	a37b      	add	r3, pc, #492	; (adr r3, 406890 <__ieee754_asin+0x2b0>)
  4066a4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4066a8:	f001 fe14 	bl	4082d4 <__adddf3>
  4066ac:	4622      	mov	r2, r4
  4066ae:	462b      	mov	r3, r5
  4066b0:	f001 ffc2 	bl	408638 <__aeabi_dmul>
  4066b4:	a378      	add	r3, pc, #480	; (adr r3, 406898 <__ieee754_asin+0x2b8>)
  4066b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4066ba:	f001 fe09 	bl	4082d0 <__aeabi_dsub>
  4066be:	4622      	mov	r2, r4
  4066c0:	462b      	mov	r3, r5
  4066c2:	f001 ffb9 	bl	408638 <__aeabi_dmul>
  4066c6:	a376      	add	r3, pc, #472	; (adr r3, 4068a0 <__ieee754_asin+0x2c0>)
  4066c8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4066cc:	f001 fe02 	bl	4082d4 <__adddf3>
  4066d0:	4622      	mov	r2, r4
  4066d2:	462b      	mov	r3, r5
  4066d4:	f001 ffb0 	bl	408638 <__aeabi_dmul>
  4066d8:	a373      	add	r3, pc, #460	; (adr r3, 4068a8 <__ieee754_asin+0x2c8>)
  4066da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4066de:	f001 fdf7 	bl	4082d0 <__aeabi_dsub>
  4066e2:	4622      	mov	r2, r4
  4066e4:	462b      	mov	r3, r5
  4066e6:	f001 ffa7 	bl	408638 <__aeabi_dmul>
  4066ea:	a371      	add	r3, pc, #452	; (adr r3, 4068b0 <__ieee754_asin+0x2d0>)
  4066ec:	e9d3 2300 	ldrd	r2, r3, [r3]
  4066f0:	f001 fdf0 	bl	4082d4 <__adddf3>
  4066f4:	4622      	mov	r2, r4
  4066f6:	462b      	mov	r3, r5
  4066f8:	f001 ff9e 	bl	408638 <__aeabi_dmul>
  4066fc:	a36e      	add	r3, pc, #440	; (adr r3, 4068b8 <__ieee754_asin+0x2d8>)
  4066fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  406702:	e9cd 0100 	strd	r0, r1, [sp]
  406706:	4620      	mov	r0, r4
  406708:	4629      	mov	r1, r5
  40670a:	f001 ff95 	bl	408638 <__aeabi_dmul>
  40670e:	a36c      	add	r3, pc, #432	; (adr r3, 4068c0 <__ieee754_asin+0x2e0>)
  406710:	e9d3 2300 	ldrd	r2, r3, [r3]
  406714:	f001 fddc 	bl	4082d0 <__aeabi_dsub>
  406718:	4622      	mov	r2, r4
  40671a:	462b      	mov	r3, r5
  40671c:	f001 ff8c 	bl	408638 <__aeabi_dmul>
  406720:	a369      	add	r3, pc, #420	; (adr r3, 4068c8 <__ieee754_asin+0x2e8>)
  406722:	e9d3 2300 	ldrd	r2, r3, [r3]
  406726:	f001 fdd5 	bl	4082d4 <__adddf3>
  40672a:	4622      	mov	r2, r4
  40672c:	462b      	mov	r3, r5
  40672e:	f001 ff83 	bl	408638 <__aeabi_dmul>
  406732:	a367      	add	r3, pc, #412	; (adr r3, 4068d0 <__ieee754_asin+0x2f0>)
  406734:	e9d3 2300 	ldrd	r2, r3, [r3]
  406738:	f001 fdca 	bl	4082d0 <__aeabi_dsub>
  40673c:	4622      	mov	r2, r4
  40673e:	462b      	mov	r3, r5
  406740:	f001 ff7a 	bl	408638 <__aeabi_dmul>
  406744:	4b69      	ldr	r3, [pc, #420]	; (4068ec <__ieee754_asin+0x30c>)
  406746:	2200      	movs	r2, #0
  406748:	f001 fdc4 	bl	4082d4 <__adddf3>
  40674c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406750:	4620      	mov	r0, r4
  406752:	4629      	mov	r1, r5
  406754:	f000 fc6a 	bl	40702c <__ieee754_sqrt>
  406758:	4b66      	ldr	r3, [pc, #408]	; (4068f4 <__ieee754_asin+0x314>)
  40675a:	4680      	mov	r8, r0
  40675c:	4689      	mov	r9, r1
  40675e:	429e      	cmp	r6, r3
  406760:	dc64      	bgt.n	40682c <__ieee754_asin+0x24c>
  406762:	4602      	mov	r2, r0
  406764:	460b      	mov	r3, r1
  406766:	2600      	movs	r6, #0
  406768:	460f      	mov	r7, r1
  40676a:	f001 fdb3 	bl	4082d4 <__adddf3>
  40676e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406772:	e9cd 0104 	strd	r0, r1, [sp, #16]
  406776:	e9dd 0100 	ldrd	r0, r1, [sp]
  40677a:	f002 f887 	bl	40888c <__aeabi_ddiv>
  40677e:	4602      	mov	r2, r0
  406780:	460b      	mov	r3, r1
  406782:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406786:	f001 ff57 	bl	408638 <__aeabi_dmul>
  40678a:	4632      	mov	r2, r6
  40678c:	464b      	mov	r3, r9
  40678e:	e9cd 0100 	strd	r0, r1, [sp]
  406792:	4630      	mov	r0, r6
  406794:	4649      	mov	r1, r9
  406796:	f001 ff4f 	bl	408638 <__aeabi_dmul>
  40679a:	4602      	mov	r2, r0
  40679c:	460b      	mov	r3, r1
  40679e:	4620      	mov	r0, r4
  4067a0:	4629      	mov	r1, r5
  4067a2:	f001 fd95 	bl	4082d0 <__aeabi_dsub>
  4067a6:	4604      	mov	r4, r0
  4067a8:	460d      	mov	r5, r1
  4067aa:	4632      	mov	r2, r6
  4067ac:	464b      	mov	r3, r9
  4067ae:	4640      	mov	r0, r8
  4067b0:	4649      	mov	r1, r9
  4067b2:	f001 fd8f 	bl	4082d4 <__adddf3>
  4067b6:	4602      	mov	r2, r0
  4067b8:	460b      	mov	r3, r1
  4067ba:	4620      	mov	r0, r4
  4067bc:	4629      	mov	r1, r5
  4067be:	f002 f865 	bl	40888c <__aeabi_ddiv>
  4067c2:	4602      	mov	r2, r0
  4067c4:	460b      	mov	r3, r1
  4067c6:	f001 fd85 	bl	4082d4 <__adddf3>
  4067ca:	4602      	mov	r2, r0
  4067cc:	460b      	mov	r3, r1
  4067ce:	a12c      	add	r1, pc, #176	; (adr r1, 406880 <__ieee754_asin+0x2a0>)
  4067d0:	e9d1 0100 	ldrd	r0, r1, [r1]
  4067d4:	f001 fd7c 	bl	4082d0 <__aeabi_dsub>
  4067d8:	4602      	mov	r2, r0
  4067da:	460b      	mov	r3, r1
  4067dc:	e9dd 0100 	ldrd	r0, r1, [sp]
  4067e0:	f001 fd76 	bl	4082d0 <__aeabi_dsub>
  4067e4:	4632      	mov	r2, r6
  4067e6:	4604      	mov	r4, r0
  4067e8:	460d      	mov	r5, r1
  4067ea:	463b      	mov	r3, r7
  4067ec:	4630      	mov	r0, r6
  4067ee:	4649      	mov	r1, r9
  4067f0:	f001 fd70 	bl	4082d4 <__adddf3>
  4067f4:	4602      	mov	r2, r0
  4067f6:	460b      	mov	r3, r1
  4067f8:	a137      	add	r1, pc, #220	; (adr r1, 4068d8 <__ieee754_asin+0x2f8>)
  4067fa:	e9d1 0100 	ldrd	r0, r1, [r1]
  4067fe:	f001 fd67 	bl	4082d0 <__aeabi_dsub>
  406802:	4602      	mov	r2, r0
  406804:	460b      	mov	r3, r1
  406806:	4620      	mov	r0, r4
  406808:	4629      	mov	r1, r5
  40680a:	f001 fd61 	bl	4082d0 <__aeabi_dsub>
  40680e:	4602      	mov	r2, r0
  406810:	460b      	mov	r3, r1
  406812:	a131      	add	r1, pc, #196	; (adr r1, 4068d8 <__ieee754_asin+0x2f8>)
  406814:	e9d1 0100 	ldrd	r0, r1, [r1]
  406818:	f001 fd5a 	bl	4082d0 <__aeabi_dsub>
  40681c:	4604      	mov	r4, r0
  40681e:	f1ba 0f00 	cmp.w	sl, #0
  406822:	f73f aef6 	bgt.w	406612 <__ieee754_asin+0x32>
  406826:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40682a:	e6f2      	b.n	406612 <__ieee754_asin+0x32>
  40682c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406830:	e9dd 0100 	ldrd	r0, r1, [sp]
  406834:	f002 f82a 	bl	40888c <__aeabi_ddiv>
  406838:	4602      	mov	r2, r0
  40683a:	460b      	mov	r3, r1
  40683c:	4640      	mov	r0, r8
  40683e:	4649      	mov	r1, r9
  406840:	f001 fefa 	bl	408638 <__aeabi_dmul>
  406844:	4642      	mov	r2, r8
  406846:	464b      	mov	r3, r9
  406848:	f001 fd44 	bl	4082d4 <__adddf3>
  40684c:	4602      	mov	r2, r0
  40684e:	460b      	mov	r3, r1
  406850:	f001 fd40 	bl	4082d4 <__adddf3>
  406854:	a30a      	add	r3, pc, #40	; (adr r3, 406880 <__ieee754_asin+0x2a0>)
  406856:	e9d3 2300 	ldrd	r2, r3, [r3]
  40685a:	f001 fd39 	bl	4082d0 <__aeabi_dsub>
  40685e:	4602      	mov	r2, r0
  406860:	460b      	mov	r3, r1
  406862:	a105      	add	r1, pc, #20	; (adr r1, 406878 <__ieee754_asin+0x298>)
  406864:	e9d1 0100 	ldrd	r0, r1, [r1]
  406868:	f001 fd32 	bl	4082d0 <__aeabi_dsub>
  40686c:	4604      	mov	r4, r0
  40686e:	e7d6      	b.n	40681e <__ieee754_asin+0x23e>
  406870:	8800759c 	.word	0x8800759c
  406874:	7e37e43c 	.word	0x7e37e43c
  406878:	54442d18 	.word	0x54442d18
  40687c:	3ff921fb 	.word	0x3ff921fb
  406880:	33145c07 	.word	0x33145c07
  406884:	3c91a626 	.word	0x3c91a626
  406888:	0dfdf709 	.word	0x0dfdf709
  40688c:	3f023de1 	.word	0x3f023de1
  406890:	7501b288 	.word	0x7501b288
  406894:	3f49efe0 	.word	0x3f49efe0
  406898:	b5688f3b 	.word	0xb5688f3b
  40689c:	3fa48228 	.word	0x3fa48228
  4068a0:	0e884455 	.word	0x0e884455
  4068a4:	3fc9c155 	.word	0x3fc9c155
  4068a8:	03eb6f7d 	.word	0x03eb6f7d
  4068ac:	3fd4d612 	.word	0x3fd4d612
  4068b0:	55555555 	.word	0x55555555
  4068b4:	3fc55555 	.word	0x3fc55555
  4068b8:	b12e9282 	.word	0xb12e9282
  4068bc:	3fb3b8c5 	.word	0x3fb3b8c5
  4068c0:	1b8d0159 	.word	0x1b8d0159
  4068c4:	3fe6066c 	.word	0x3fe6066c
  4068c8:	9c598ac8 	.word	0x9c598ac8
  4068cc:	40002ae5 	.word	0x40002ae5
  4068d0:	1c8a2d4b 	.word	0x1c8a2d4b
  4068d4:	40033a27 	.word	0x40033a27
  4068d8:	54442d18 	.word	0x54442d18
  4068dc:	3fe921fb 	.word	0x3fe921fb
  4068e0:	3fefffff 	.word	0x3fefffff
  4068e4:	c0100000 	.word	0xc0100000
  4068e8:	3fdfffff 	.word	0x3fdfffff
  4068ec:	3ff00000 	.word	0x3ff00000
  4068f0:	3fe00000 	.word	0x3fe00000
  4068f4:	3fef3332 	.word	0x3fef3332
  4068f8:	4602      	mov	r2, r0
  4068fa:	460b      	mov	r3, r1
  4068fc:	f001 fe9c 	bl	408638 <__aeabi_dmul>
  406900:	4606      	mov	r6, r0
  406902:	460f      	mov	r7, r1
  406904:	a338      	add	r3, pc, #224	; (adr r3, 4069e8 <__ieee754_asin+0x408>)
  406906:	e9d3 2300 	ldrd	r2, r3, [r3]
  40690a:	f001 fe95 	bl	408638 <__aeabi_dmul>
  40690e:	a338      	add	r3, pc, #224	; (adr r3, 4069f0 <__ieee754_asin+0x410>)
  406910:	e9d3 2300 	ldrd	r2, r3, [r3]
  406914:	f001 fcde 	bl	4082d4 <__adddf3>
  406918:	4632      	mov	r2, r6
  40691a:	463b      	mov	r3, r7
  40691c:	f001 fe8c 	bl	408638 <__aeabi_dmul>
  406920:	a335      	add	r3, pc, #212	; (adr r3, 4069f8 <__ieee754_asin+0x418>)
  406922:	e9d3 2300 	ldrd	r2, r3, [r3]
  406926:	f001 fcd3 	bl	4082d0 <__aeabi_dsub>
  40692a:	4632      	mov	r2, r6
  40692c:	463b      	mov	r3, r7
  40692e:	f001 fe83 	bl	408638 <__aeabi_dmul>
  406932:	a333      	add	r3, pc, #204	; (adr r3, 406a00 <__ieee754_asin+0x420>)
  406934:	e9d3 2300 	ldrd	r2, r3, [r3]
  406938:	f001 fccc 	bl	4082d4 <__adddf3>
  40693c:	4632      	mov	r2, r6
  40693e:	463b      	mov	r3, r7
  406940:	f001 fe7a 	bl	408638 <__aeabi_dmul>
  406944:	a330      	add	r3, pc, #192	; (adr r3, 406a08 <__ieee754_asin+0x428>)
  406946:	e9d3 2300 	ldrd	r2, r3, [r3]
  40694a:	f001 fcc1 	bl	4082d0 <__aeabi_dsub>
  40694e:	4632      	mov	r2, r6
  406950:	463b      	mov	r3, r7
  406952:	f001 fe71 	bl	408638 <__aeabi_dmul>
  406956:	a32e      	add	r3, pc, #184	; (adr r3, 406a10 <__ieee754_asin+0x430>)
  406958:	e9d3 2300 	ldrd	r2, r3, [r3]
  40695c:	f001 fcba 	bl	4082d4 <__adddf3>
  406960:	4632      	mov	r2, r6
  406962:	463b      	mov	r3, r7
  406964:	f001 fe68 	bl	408638 <__aeabi_dmul>
  406968:	4680      	mov	r8, r0
  40696a:	4689      	mov	r9, r1
  40696c:	4630      	mov	r0, r6
  40696e:	4639      	mov	r1, r7
  406970:	a329      	add	r3, pc, #164	; (adr r3, 406a18 <__ieee754_asin+0x438>)
  406972:	e9d3 2300 	ldrd	r2, r3, [r3]
  406976:	f001 fe5f 	bl	408638 <__aeabi_dmul>
  40697a:	a329      	add	r3, pc, #164	; (adr r3, 406a20 <__ieee754_asin+0x440>)
  40697c:	e9d3 2300 	ldrd	r2, r3, [r3]
  406980:	f001 fca6 	bl	4082d0 <__aeabi_dsub>
  406984:	4632      	mov	r2, r6
  406986:	463b      	mov	r3, r7
  406988:	f001 fe56 	bl	408638 <__aeabi_dmul>
  40698c:	a326      	add	r3, pc, #152	; (adr r3, 406a28 <__ieee754_asin+0x448>)
  40698e:	e9d3 2300 	ldrd	r2, r3, [r3]
  406992:	f001 fc9f 	bl	4082d4 <__adddf3>
  406996:	4632      	mov	r2, r6
  406998:	463b      	mov	r3, r7
  40699a:	f001 fe4d 	bl	408638 <__aeabi_dmul>
  40699e:	a324      	add	r3, pc, #144	; (adr r3, 406a30 <__ieee754_asin+0x450>)
  4069a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4069a4:	f001 fc94 	bl	4082d0 <__aeabi_dsub>
  4069a8:	4632      	mov	r2, r6
  4069aa:	463b      	mov	r3, r7
  4069ac:	f001 fe44 	bl	408638 <__aeabi_dmul>
  4069b0:	2200      	movs	r2, #0
  4069b2:	4b21      	ldr	r3, [pc, #132]	; (406a38 <__ieee754_asin+0x458>)
  4069b4:	f001 fc8e 	bl	4082d4 <__adddf3>
  4069b8:	4602      	mov	r2, r0
  4069ba:	460b      	mov	r3, r1
  4069bc:	4640      	mov	r0, r8
  4069be:	4649      	mov	r1, r9
  4069c0:	f001 ff64 	bl	40888c <__aeabi_ddiv>
  4069c4:	4602      	mov	r2, r0
  4069c6:	460b      	mov	r3, r1
  4069c8:	4620      	mov	r0, r4
  4069ca:	4629      	mov	r1, r5
  4069cc:	f001 fe34 	bl	408638 <__aeabi_dmul>
  4069d0:	4622      	mov	r2, r4
  4069d2:	462b      	mov	r3, r5
  4069d4:	f001 fc7e 	bl	4082d4 <__adddf3>
  4069d8:	4604      	mov	r4, r0
  4069da:	4620      	mov	r0, r4
  4069dc:	b006      	add	sp, #24
  4069de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069e2:	bf00      	nop
  4069e4:	f3af 8000 	nop.w
  4069e8:	0dfdf709 	.word	0x0dfdf709
  4069ec:	3f023de1 	.word	0x3f023de1
  4069f0:	7501b288 	.word	0x7501b288
  4069f4:	3f49efe0 	.word	0x3f49efe0
  4069f8:	b5688f3b 	.word	0xb5688f3b
  4069fc:	3fa48228 	.word	0x3fa48228
  406a00:	0e884455 	.word	0x0e884455
  406a04:	3fc9c155 	.word	0x3fc9c155
  406a08:	03eb6f7d 	.word	0x03eb6f7d
  406a0c:	3fd4d612 	.word	0x3fd4d612
  406a10:	55555555 	.word	0x55555555
  406a14:	3fc55555 	.word	0x3fc55555
  406a18:	b12e9282 	.word	0xb12e9282
  406a1c:	3fb3b8c5 	.word	0x3fb3b8c5
  406a20:	1b8d0159 	.word	0x1b8d0159
  406a24:	3fe6066c 	.word	0x3fe6066c
  406a28:	9c598ac8 	.word	0x9c598ac8
  406a2c:	40002ae5 	.word	0x40002ae5
  406a30:	1c8a2d4b 	.word	0x1c8a2d4b
  406a34:	40033a27 	.word	0x40033a27
  406a38:	3ff00000 	.word	0x3ff00000
  406a3c:	00000000 	.word	0x00000000

00406a40 <__ieee754_atan2>:
  406a40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a44:	4254      	negs	r4, r2
  406a46:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
  406a4a:	f8df a178 	ldr.w	sl, [pc, #376]	; 406bc4 <__ieee754_atan2+0x184>
  406a4e:	4606      	mov	r6, r0
  406a50:	4314      	orrs	r4, r2
  406a52:	460d      	mov	r5, r1
  406a54:	4617      	mov	r7, r2
  406a56:	469e      	mov	lr, r3
  406a58:	ea48 74d4 	orr.w	r4, r8, r4, lsr #31
  406a5c:	4554      	cmp	r4, sl
  406a5e:	d83c      	bhi.n	406ada <__ieee754_atan2+0x9a>
  406a60:	4244      	negs	r4, r0
  406a62:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  406a66:	4689      	mov	r9, r1
  406a68:	4304      	orrs	r4, r0
  406a6a:	ea4b 74d4 	orr.w	r4, fp, r4, lsr #31
  406a6e:	4554      	cmp	r4, sl
  406a70:	d833      	bhi.n	406ada <__ieee754_atan2+0x9a>
  406a72:	4c53      	ldr	r4, [pc, #332]	; (406bc0 <__ieee754_atan2+0x180>)
  406a74:	441c      	add	r4, r3
  406a76:	4314      	orrs	r4, r2
  406a78:	d046      	beq.n	406b08 <__ieee754_atan2+0xc8>
  406a7a:	179c      	asrs	r4, r3, #30
  406a7c:	f004 0402 	and.w	r4, r4, #2
  406a80:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
  406a84:	ea5b 0100 	orrs.w	r1, fp, r0
  406a88:	d02f      	beq.n	406aea <__ieee754_atan2+0xaa>
  406a8a:	ea58 0107 	orrs.w	r1, r8, r7
  406a8e:	d035      	beq.n	406afc <__ieee754_atan2+0xbc>
  406a90:	494c      	ldr	r1, [pc, #304]	; (406bc4 <__ieee754_atan2+0x184>)
  406a92:	4588      	cmp	r8, r1
  406a94:	d045      	beq.n	406b22 <__ieee754_atan2+0xe2>
  406a96:	494b      	ldr	r1, [pc, #300]	; (406bc4 <__ieee754_atan2+0x184>)
  406a98:	458b      	cmp	fp, r1
  406a9a:	d02f      	beq.n	406afc <__ieee754_atan2+0xbc>
  406a9c:	ebc8 080b 	rsb	r8, r8, fp
  406aa0:	ea4f 5828 	mov.w	r8, r8, asr #20
  406aa4:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
  406aa8:	dc37      	bgt.n	406b1a <__ieee754_atan2+0xda>
  406aaa:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
  406aae:	da60      	bge.n	406b72 <__ieee754_atan2+0x132>
  406ab0:	f1be 0f00 	cmp.w	lr, #0
  406ab4:	da5d      	bge.n	406b72 <__ieee754_atan2+0x132>
  406ab6:	2000      	movs	r0, #0
  406ab8:	2100      	movs	r1, #0
  406aba:	2c01      	cmp	r4, #1
  406abc:	d056      	beq.n	406b6c <__ieee754_atan2+0x12c>
  406abe:	2c02      	cmp	r4, #2
  406ac0:	d047      	beq.n	406b52 <__ieee754_atan2+0x112>
  406ac2:	b184      	cbz	r4, 406ae6 <__ieee754_atan2+0xa6>
  406ac4:	a338      	add	r3, pc, #224	; (adr r3, 406ba8 <__ieee754_atan2+0x168>)
  406ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
  406aca:	f001 fc01 	bl	4082d0 <__aeabi_dsub>
  406ace:	a338      	add	r3, pc, #224	; (adr r3, 406bb0 <__ieee754_atan2+0x170>)
  406ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
  406ad4:	f001 fbfc 	bl	4082d0 <__aeabi_dsub>
  406ad8:	e005      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406ada:	4610      	mov	r0, r2
  406adc:	4619      	mov	r1, r3
  406ade:	4632      	mov	r2, r6
  406ae0:	462b      	mov	r3, r5
  406ae2:	f001 fbf7 	bl	4082d4 <__adddf3>
  406ae6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406aea:	2c03      	cmp	r4, #3
  406aec:	d8cd      	bhi.n	406a8a <__ieee754_atan2+0x4a>
  406aee:	e8df f004 	tbb	[pc, r4]
  406af2:	1212      	.short	0x1212
  406af4:	0f02      	.short	0x0f02
  406af6:	4834      	ldr	r0, [pc, #208]	; (406bc8 <__ieee754_atan2+0x188>)
  406af8:	4934      	ldr	r1, [pc, #208]	; (406bcc <__ieee754_atan2+0x18c>)
  406afa:	e7f4      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406afc:	f1b9 0f00 	cmp.w	r9, #0
  406b00:	4831      	ldr	r0, [pc, #196]	; (406bc8 <__ieee754_atan2+0x188>)
  406b02:	db24      	blt.n	406b4e <__ieee754_atan2+0x10e>
  406b04:	4932      	ldr	r1, [pc, #200]	; (406bd0 <__ieee754_atan2+0x190>)
  406b06:	e7ee      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406b08:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406b0c:	f001 b918 	b.w	407d40 <atan>
  406b10:	482d      	ldr	r0, [pc, #180]	; (406bc8 <__ieee754_atan2+0x188>)
  406b12:	4930      	ldr	r1, [pc, #192]	; (406bd4 <__ieee754_atan2+0x194>)
  406b14:	e7e7      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406b16:	4629      	mov	r1, r5
  406b18:	e7e5      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406b1a:	a127      	add	r1, pc, #156	; (adr r1, 406bb8 <__ieee754_atan2+0x178>)
  406b1c:	e9d1 0100 	ldrd	r0, r1, [r1]
  406b20:	e7cb      	b.n	406aba <__ieee754_atan2+0x7a>
  406b22:	45c3      	cmp	fp, r8
  406b24:	d02e      	beq.n	406b84 <__ieee754_atan2+0x144>
  406b26:	2c03      	cmp	r4, #3
  406b28:	d8b5      	bhi.n	406a96 <__ieee754_atan2+0x56>
  406b2a:	a101      	add	r1, pc, #4	; (adr r1, 406b30 <__ieee754_atan2+0xf0>)
  406b2c:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
  406b30:	00406b41 	.word	0x00406b41
  406b34:	00406b47 	.word	0x00406b47
  406b38:	00406af7 	.word	0x00406af7
  406b3c:	00406b11 	.word	0x00406b11
  406b40:	2000      	movs	r0, #0
  406b42:	4601      	mov	r1, r0
  406b44:	e7cf      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406b46:	2000      	movs	r0, #0
  406b48:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  406b4c:	e7cb      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406b4e:	4922      	ldr	r1, [pc, #136]	; (406bd8 <__ieee754_atan2+0x198>)
  406b50:	e7c9      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406b52:	a315      	add	r3, pc, #84	; (adr r3, 406ba8 <__ieee754_atan2+0x168>)
  406b54:	e9d3 2300 	ldrd	r2, r3, [r3]
  406b58:	f001 fbba 	bl	4082d0 <__aeabi_dsub>
  406b5c:	4602      	mov	r2, r0
  406b5e:	460b      	mov	r3, r1
  406b60:	a113      	add	r1, pc, #76	; (adr r1, 406bb0 <__ieee754_atan2+0x170>)
  406b62:	e9d1 0100 	ldrd	r0, r1, [r1]
  406b66:	f001 fbb3 	bl	4082d0 <__aeabi_dsub>
  406b6a:	e7bc      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406b6c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  406b70:	e7b9      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406b72:	4630      	mov	r0, r6
  406b74:	4629      	mov	r1, r5
  406b76:	f001 fe89 	bl	40888c <__aeabi_ddiv>
  406b7a:	f001 fa63 	bl	408044 <fabs>
  406b7e:	f001 f8df 	bl	407d40 <atan>
  406b82:	e79a      	b.n	406aba <__ieee754_atan2+0x7a>
  406b84:	2c03      	cmp	r4, #3
  406b86:	d8b9      	bhi.n	406afc <__ieee754_atan2+0xbc>
  406b88:	e8df f004 	tbb	[pc, r4]
  406b8c:	05080b02 	.word	0x05080b02
  406b90:	480d      	ldr	r0, [pc, #52]	; (406bc8 <__ieee754_atan2+0x188>)
  406b92:	4912      	ldr	r1, [pc, #72]	; (406bdc <__ieee754_atan2+0x19c>)
  406b94:	e7a7      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406b96:	4812      	ldr	r0, [pc, #72]	; (406be0 <__ieee754_atan2+0x1a0>)
  406b98:	4912      	ldr	r1, [pc, #72]	; (406be4 <__ieee754_atan2+0x1a4>)
  406b9a:	e7a4      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406b9c:	4810      	ldr	r0, [pc, #64]	; (406be0 <__ieee754_atan2+0x1a0>)
  406b9e:	4912      	ldr	r1, [pc, #72]	; (406be8 <__ieee754_atan2+0x1a8>)
  406ba0:	e7a1      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406ba2:	4809      	ldr	r0, [pc, #36]	; (406bc8 <__ieee754_atan2+0x188>)
  406ba4:	4911      	ldr	r1, [pc, #68]	; (406bec <__ieee754_atan2+0x1ac>)
  406ba6:	e79e      	b.n	406ae6 <__ieee754_atan2+0xa6>
  406ba8:	33145c07 	.word	0x33145c07
  406bac:	3ca1a626 	.word	0x3ca1a626
  406bb0:	54442d18 	.word	0x54442d18
  406bb4:	400921fb 	.word	0x400921fb
  406bb8:	54442d18 	.word	0x54442d18
  406bbc:	3ff921fb 	.word	0x3ff921fb
  406bc0:	c0100000 	.word	0xc0100000
  406bc4:	7ff00000 	.word	0x7ff00000
  406bc8:	54442d18 	.word	0x54442d18
  406bcc:	400921fb 	.word	0x400921fb
  406bd0:	3ff921fb 	.word	0x3ff921fb
  406bd4:	c00921fb 	.word	0xc00921fb
  406bd8:	bff921fb 	.word	0xbff921fb
  406bdc:	3fe921fb 	.word	0x3fe921fb
  406be0:	7f3321d2 	.word	0x7f3321d2
  406be4:	c002d97c 	.word	0xc002d97c
  406be8:	4002d97c 	.word	0x4002d97c
  406bec:	bfe921fb 	.word	0xbfe921fb

00406bf0 <__ieee754_rem_pio2>:
  406bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406bf4:	4c96      	ldr	r4, [pc, #600]	; (406e50 <__ieee754_rem_pio2+0x260>)
  406bf6:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  406bfa:	b08f      	sub	sp, #60	; 0x3c
  406bfc:	460b      	mov	r3, r1
  406bfe:	42a7      	cmp	r7, r4
  406c00:	460e      	mov	r6, r1
  406c02:	f340 8082 	ble.w	406d0a <__ieee754_rem_pio2+0x11a>
  406c06:	4614      	mov	r4, r2
  406c08:	4a92      	ldr	r2, [pc, #584]	; (406e54 <__ieee754_rem_pio2+0x264>)
  406c0a:	4297      	cmp	r7, r2
  406c0c:	dc28      	bgt.n	406c60 <__ieee754_rem_pio2+0x70>
  406c0e:	2900      	cmp	r1, #0
  406c10:	a385      	add	r3, pc, #532	; (adr r3, 406e28 <__ieee754_rem_pio2+0x238>)
  406c12:	e9d3 2300 	ldrd	r2, r3, [r3]
  406c16:	f340 81a3 	ble.w	406f60 <__ieee754_rem_pio2+0x370>
  406c1a:	f001 fb59 	bl	4082d0 <__aeabi_dsub>
  406c1e:	4b8e      	ldr	r3, [pc, #568]	; (406e58 <__ieee754_rem_pio2+0x268>)
  406c20:	4680      	mov	r8, r0
  406c22:	4689      	mov	r9, r1
  406c24:	429f      	cmp	r7, r3
  406c26:	f000 8087 	beq.w	406d38 <__ieee754_rem_pio2+0x148>
  406c2a:	2501      	movs	r5, #1
  406c2c:	a380      	add	r3, pc, #512	; (adr r3, 406e30 <__ieee754_rem_pio2+0x240>)
  406c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
  406c32:	f001 fb4d 	bl	4082d0 <__aeabi_dsub>
  406c36:	4606      	mov	r6, r0
  406c38:	460f      	mov	r7, r1
  406c3a:	4640      	mov	r0, r8
  406c3c:	4632      	mov	r2, r6
  406c3e:	4649      	mov	r1, r9
  406c40:	463b      	mov	r3, r7
  406c42:	e9c4 6700 	strd	r6, r7, [r4]
  406c46:	f001 fb43 	bl	4082d0 <__aeabi_dsub>
  406c4a:	a379      	add	r3, pc, #484	; (adr r3, 406e30 <__ieee754_rem_pio2+0x240>)
  406c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
  406c50:	f001 fb3e 	bl	4082d0 <__aeabi_dsub>
  406c54:	e9c4 0102 	strd	r0, r1, [r4, #8]
  406c58:	4628      	mov	r0, r5
  406c5a:	b00f      	add	sp, #60	; 0x3c
  406c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c60:	4a7e      	ldr	r2, [pc, #504]	; (406e5c <__ieee754_rem_pio2+0x26c>)
  406c62:	4297      	cmp	r7, r2
  406c64:	f340 8087 	ble.w	406d76 <__ieee754_rem_pio2+0x186>
  406c68:	4a7d      	ldr	r2, [pc, #500]	; (406e60 <__ieee754_rem_pio2+0x270>)
  406c6a:	4297      	cmp	r7, r2
  406c6c:	dc5a      	bgt.n	406d24 <__ieee754_rem_pio2+0x134>
  406c6e:	153a      	asrs	r2, r7, #20
  406c70:	4682      	mov	sl, r0
  406c72:	f2a2 4516 	subw	r5, r2, #1046	; 0x416
  406c76:	eba7 5105 	sub.w	r1, r7, r5, lsl #20
  406c7a:	468b      	mov	fp, r1
  406c7c:	f001 ff76 	bl	408b6c <__aeabi_d2iz>
  406c80:	f001 fc74 	bl	40856c <__aeabi_i2d>
  406c84:	4680      	mov	r8, r0
  406c86:	4689      	mov	r9, r1
  406c88:	4650      	mov	r0, sl
  406c8a:	4642      	mov	r2, r8
  406c8c:	4659      	mov	r1, fp
  406c8e:	464b      	mov	r3, r9
  406c90:	e9cd 8908 	strd	r8, r9, [sp, #32]
  406c94:	f001 fb1c 	bl	4082d0 <__aeabi_dsub>
  406c98:	2200      	movs	r2, #0
  406c9a:	4b72      	ldr	r3, [pc, #456]	; (406e64 <__ieee754_rem_pio2+0x274>)
  406c9c:	f001 fccc 	bl	408638 <__aeabi_dmul>
  406ca0:	468b      	mov	fp, r1
  406ca2:	4682      	mov	sl, r0
  406ca4:	f001 ff62 	bl	408b6c <__aeabi_d2iz>
  406ca8:	f001 fc60 	bl	40856c <__aeabi_i2d>
  406cac:	4680      	mov	r8, r0
  406cae:	4689      	mov	r9, r1
  406cb0:	4650      	mov	r0, sl
  406cb2:	4642      	mov	r2, r8
  406cb4:	4659      	mov	r1, fp
  406cb6:	464b      	mov	r3, r9
  406cb8:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  406cbc:	f001 fb08 	bl	4082d0 <__aeabi_dsub>
  406cc0:	2200      	movs	r2, #0
  406cc2:	4b68      	ldr	r3, [pc, #416]	; (406e64 <__ieee754_rem_pio2+0x274>)
  406cc4:	f001 fcb8 	bl	408638 <__aeabi_dmul>
  406cc8:	2200      	movs	r2, #0
  406cca:	2300      	movs	r3, #0
  406ccc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  406cd0:	f001 ff1a 	bl	408b08 <__aeabi_dcmpeq>
  406cd4:	2800      	cmp	r0, #0
  406cd6:	f000 816d 	beq.w	406fb4 <__ieee754_rem_pio2+0x3c4>
  406cda:	2300      	movs	r3, #0
  406cdc:	4640      	mov	r0, r8
  406cde:	4649      	mov	r1, r9
  406ce0:	2200      	movs	r2, #0
  406ce2:	f001 ff11 	bl	408b08 <__aeabi_dcmpeq>
  406ce6:	2800      	cmp	r0, #0
  406ce8:	bf14      	ite	ne
  406cea:	2301      	movne	r3, #1
  406cec:	2302      	moveq	r3, #2
  406cee:	2002      	movs	r0, #2
  406cf0:	495d      	ldr	r1, [pc, #372]	; (406e68 <__ieee754_rem_pio2+0x278>)
  406cf2:	462a      	mov	r2, r5
  406cf4:	9000      	str	r0, [sp, #0]
  406cf6:	a808      	add	r0, sp, #32
  406cf8:	9101      	str	r1, [sp, #4]
  406cfa:	4621      	mov	r1, r4
  406cfc:	f000 fb68 	bl	4073d0 <__kernel_rem_pio2>
  406d00:	2e00      	cmp	r6, #0
  406d02:	f2c0 814d 	blt.w	406fa0 <__ieee754_rem_pio2+0x3b0>
  406d06:	4605      	mov	r5, r0
  406d08:	e008      	b.n	406d1c <__ieee754_rem_pio2+0x12c>
  406d0a:	4606      	mov	r6, r0
  406d0c:	2100      	movs	r1, #0
  406d0e:	2000      	movs	r0, #0
  406d10:	461f      	mov	r7, r3
  406d12:	2500      	movs	r5, #0
  406d14:	e9c2 0102 	strd	r0, r1, [r2, #8]
  406d18:	e9c2 6700 	strd	r6, r7, [r2]
  406d1c:	4628      	mov	r0, r5
  406d1e:	b00f      	add	sp, #60	; 0x3c
  406d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d24:	4602      	mov	r2, r0
  406d26:	460b      	mov	r3, r1
  406d28:	f001 fad2 	bl	4082d0 <__aeabi_dsub>
  406d2c:	2500      	movs	r5, #0
  406d2e:	e9c4 0102 	strd	r0, r1, [r4, #8]
  406d32:	e9c4 0100 	strd	r0, r1, [r4]
  406d36:	e7f1      	b.n	406d1c <__ieee754_rem_pio2+0x12c>
  406d38:	a33f      	add	r3, pc, #252	; (adr r3, 406e38 <__ieee754_rem_pio2+0x248>)
  406d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  406d3e:	f001 fac7 	bl	4082d0 <__aeabi_dsub>
  406d42:	4680      	mov	r8, r0
  406d44:	4689      	mov	r9, r1
  406d46:	2501      	movs	r5, #1
  406d48:	a33d      	add	r3, pc, #244	; (adr r3, 406e40 <__ieee754_rem_pio2+0x250>)
  406d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  406d4e:	f001 fabf 	bl	4082d0 <__aeabi_dsub>
  406d52:	4606      	mov	r6, r0
  406d54:	460f      	mov	r7, r1
  406d56:	4640      	mov	r0, r8
  406d58:	4632      	mov	r2, r6
  406d5a:	4649      	mov	r1, r9
  406d5c:	463b      	mov	r3, r7
  406d5e:	e9c4 6700 	strd	r6, r7, [r4]
  406d62:	f001 fab5 	bl	4082d0 <__aeabi_dsub>
  406d66:	a336      	add	r3, pc, #216	; (adr r3, 406e40 <__ieee754_rem_pio2+0x250>)
  406d68:	e9d3 2300 	ldrd	r2, r3, [r3]
  406d6c:	f001 fab0 	bl	4082d0 <__aeabi_dsub>
  406d70:	e9c4 0102 	strd	r0, r1, [r4, #8]
  406d74:	e7d2      	b.n	406d1c <__ieee754_rem_pio2+0x12c>
  406d76:	f001 f965 	bl	408044 <fabs>
  406d7a:	4680      	mov	r8, r0
  406d7c:	4689      	mov	r9, r1
  406d7e:	a332      	add	r3, pc, #200	; (adr r3, 406e48 <__ieee754_rem_pio2+0x258>)
  406d80:	e9d3 2300 	ldrd	r2, r3, [r3]
  406d84:	f001 fc58 	bl	408638 <__aeabi_dmul>
  406d88:	2200      	movs	r2, #0
  406d8a:	4b38      	ldr	r3, [pc, #224]	; (406e6c <__ieee754_rem_pio2+0x27c>)
  406d8c:	f001 faa2 	bl	4082d4 <__adddf3>
  406d90:	f001 feec 	bl	408b6c <__aeabi_d2iz>
  406d94:	4605      	mov	r5, r0
  406d96:	f001 fbe9 	bl	40856c <__aeabi_i2d>
  406d9a:	a323      	add	r3, pc, #140	; (adr r3, 406e28 <__ieee754_rem_pio2+0x238>)
  406d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  406da0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  406da4:	f001 fc48 	bl	408638 <__aeabi_dmul>
  406da8:	4602      	mov	r2, r0
  406daa:	460b      	mov	r3, r1
  406dac:	4640      	mov	r0, r8
  406dae:	4649      	mov	r1, r9
  406db0:	f001 fa8e 	bl	4082d0 <__aeabi_dsub>
  406db4:	4682      	mov	sl, r0
  406db6:	468b      	mov	fp, r1
  406db8:	a31d      	add	r3, pc, #116	; (adr r3, 406e30 <__ieee754_rem_pio2+0x240>)
  406dba:	e9d3 2300 	ldrd	r2, r3, [r3]
  406dbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406dc2:	f001 fc39 	bl	408638 <__aeabi_dmul>
  406dc6:	2d1f      	cmp	r5, #31
  406dc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406dcc:	4650      	mov	r0, sl
  406dce:	4659      	mov	r1, fp
  406dd0:	dc50      	bgt.n	406e74 <__ieee754_rem_pio2+0x284>
  406dd2:	4b27      	ldr	r3, [pc, #156]	; (406e70 <__ieee754_rem_pio2+0x280>)
  406dd4:	1e6a      	subs	r2, r5, #1
  406dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  406dda:	42bb      	cmp	r3, r7
  406ddc:	d04a      	beq.n	406e74 <__ieee754_rem_pio2+0x284>
  406dde:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406de2:	f001 fa75 	bl	4082d0 <__aeabi_dsub>
  406de6:	4602      	mov	r2, r0
  406de8:	460b      	mov	r3, r1
  406dea:	4681      	mov	r9, r0
  406dec:	4688      	mov	r8, r1
  406dee:	e9c4 2300 	strd	r2, r3, [r4]
  406df2:	464a      	mov	r2, r9
  406df4:	4643      	mov	r3, r8
  406df6:	4650      	mov	r0, sl
  406df8:	4659      	mov	r1, fp
  406dfa:	f001 fa69 	bl	4082d0 <__aeabi_dsub>
  406dfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406e02:	f001 fa65 	bl	4082d0 <__aeabi_dsub>
  406e06:	2e00      	cmp	r6, #0
  406e08:	4602      	mov	r2, r0
  406e0a:	460b      	mov	r3, r1
  406e0c:	e9c4 2302 	strd	r2, r3, [r4, #8]
  406e10:	da84      	bge.n	406d1c <__ieee754_rem_pio2+0x12c>
  406e12:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
  406e16:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  406e1a:	60a0      	str	r0, [r4, #8]
  406e1c:	426d      	negs	r5, r5
  406e1e:	f8c4 9000 	str.w	r9, [r4]
  406e22:	6063      	str	r3, [r4, #4]
  406e24:	60e1      	str	r1, [r4, #12]
  406e26:	e779      	b.n	406d1c <__ieee754_rem_pio2+0x12c>
  406e28:	54400000 	.word	0x54400000
  406e2c:	3ff921fb 	.word	0x3ff921fb
  406e30:	1a626331 	.word	0x1a626331
  406e34:	3dd0b461 	.word	0x3dd0b461
  406e38:	1a600000 	.word	0x1a600000
  406e3c:	3dd0b461 	.word	0x3dd0b461
  406e40:	2e037073 	.word	0x2e037073
  406e44:	3ba3198a 	.word	0x3ba3198a
  406e48:	6dc9c883 	.word	0x6dc9c883
  406e4c:	3fe45f30 	.word	0x3fe45f30
  406e50:	3fe921fb 	.word	0x3fe921fb
  406e54:	4002d97b 	.word	0x4002d97b
  406e58:	3ff921fb 	.word	0x3ff921fb
  406e5c:	413921fb 	.word	0x413921fb
  406e60:	7fefffff 	.word	0x7fefffff
  406e64:	41700000 	.word	0x41700000
  406e68:	0040f8f8 	.word	0x0040f8f8
  406e6c:	3fe00000 	.word	0x3fe00000
  406e70:	0040f878 	.word	0x0040f878
  406e74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406e78:	f001 fa2a 	bl	4082d0 <__aeabi_dsub>
  406e7c:	4688      	mov	r8, r1
  406e7e:	153f      	asrs	r7, r7, #20
  406e80:	4681      	mov	r9, r0
  406e82:	f3c8 530a 	ubfx	r3, r8, #20, #11
  406e86:	1afb      	subs	r3, r7, r3
  406e88:	2b10      	cmp	r3, #16
  406e8a:	e9c4 0100 	strd	r0, r1, [r4]
  406e8e:	ddb0      	ble.n	406df2 <__ieee754_rem_pio2+0x202>
  406e90:	a35b      	add	r3, pc, #364	; (adr r3, 407000 <__ieee754_rem_pio2+0x410>)
  406e92:	e9d3 2300 	ldrd	r2, r3, [r3]
  406e96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406e9a:	f001 fbcd 	bl	408638 <__aeabi_dmul>
  406e9e:	4680      	mov	r8, r0
  406ea0:	4689      	mov	r9, r1
  406ea2:	4650      	mov	r0, sl
  406ea4:	4642      	mov	r2, r8
  406ea6:	4659      	mov	r1, fp
  406ea8:	464b      	mov	r3, r9
  406eaa:	f001 fa11 	bl	4082d0 <__aeabi_dsub>
  406eae:	e9cd 0106 	strd	r0, r1, [sp, #24]
  406eb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  406eb6:	4650      	mov	r0, sl
  406eb8:	4659      	mov	r1, fp
  406eba:	f001 fa09 	bl	4082d0 <__aeabi_dsub>
  406ebe:	4642      	mov	r2, r8
  406ec0:	464b      	mov	r3, r9
  406ec2:	f001 fa05 	bl	4082d0 <__aeabi_dsub>
  406ec6:	4680      	mov	r8, r0
  406ec8:	4689      	mov	r9, r1
  406eca:	a34f      	add	r3, pc, #316	; (adr r3, 407008 <__ieee754_rem_pio2+0x418>)
  406ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
  406ed0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406ed4:	f001 fbb0 	bl	408638 <__aeabi_dmul>
  406ed8:	4642      	mov	r2, r8
  406eda:	464b      	mov	r3, r9
  406edc:	f001 f9f8 	bl	4082d0 <__aeabi_dsub>
  406ee0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406ee4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406ee8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  406eec:	f001 f9f0 	bl	4082d0 <__aeabi_dsub>
  406ef0:	4688      	mov	r8, r1
  406ef2:	f3c1 510a 	ubfx	r1, r1, #20, #11
  406ef6:	4602      	mov	r2, r0
  406ef8:	4643      	mov	r3, r8
  406efa:	4681      	mov	r9, r0
  406efc:	1a7f      	subs	r7, r7, r1
  406efe:	2f31      	cmp	r7, #49	; 0x31
  406f00:	e9c4 2300 	strd	r2, r3, [r4]
  406f04:	dd78      	ble.n	406ff8 <__ieee754_rem_pio2+0x408>
  406f06:	a342      	add	r3, pc, #264	; (adr r3, 407010 <__ieee754_rem_pio2+0x420>)
  406f08:	e9d3 2300 	ldrd	r2, r3, [r3]
  406f0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406f10:	f001 fb92 	bl	408638 <__aeabi_dmul>
  406f14:	4680      	mov	r8, r0
  406f16:	4689      	mov	r9, r1
  406f18:	4642      	mov	r2, r8
  406f1a:	464b      	mov	r3, r9
  406f1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  406f20:	f001 f9d6 	bl	4082d0 <__aeabi_dsub>
  406f24:	4682      	mov	sl, r0
  406f26:	468b      	mov	fp, r1
  406f28:	4652      	mov	r2, sl
  406f2a:	465b      	mov	r3, fp
  406f2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  406f30:	f001 f9ce 	bl	4082d0 <__aeabi_dsub>
  406f34:	4642      	mov	r2, r8
  406f36:	464b      	mov	r3, r9
  406f38:	f001 f9ca 	bl	4082d0 <__aeabi_dsub>
  406f3c:	4680      	mov	r8, r0
  406f3e:	4689      	mov	r9, r1
  406f40:	a335      	add	r3, pc, #212	; (adr r3, 407018 <__ieee754_rem_pio2+0x428>)
  406f42:	e9d3 2300 	ldrd	r2, r3, [r3]
  406f46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406f4a:	f001 fb75 	bl	408638 <__aeabi_dmul>
  406f4e:	4642      	mov	r2, r8
  406f50:	464b      	mov	r3, r9
  406f52:	f001 f9bd 	bl	4082d0 <__aeabi_dsub>
  406f56:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406f5a:	4650      	mov	r0, sl
  406f5c:	4659      	mov	r1, fp
  406f5e:	e73e      	b.n	406dde <__ieee754_rem_pio2+0x1ee>
  406f60:	f001 f9b8 	bl	4082d4 <__adddf3>
  406f64:	4b30      	ldr	r3, [pc, #192]	; (407028 <__ieee754_rem_pio2+0x438>)
  406f66:	4680      	mov	r8, r0
  406f68:	4689      	mov	r9, r1
  406f6a:	429f      	cmp	r7, r3
  406f6c:	d024      	beq.n	406fb8 <__ieee754_rem_pio2+0x3c8>
  406f6e:	f04f 35ff 	mov.w	r5, #4294967295
  406f72:	a32b      	add	r3, pc, #172	; (adr r3, 407020 <__ieee754_rem_pio2+0x430>)
  406f74:	e9d3 2300 	ldrd	r2, r3, [r3]
  406f78:	f001 f9ac 	bl	4082d4 <__adddf3>
  406f7c:	4606      	mov	r6, r0
  406f7e:	460f      	mov	r7, r1
  406f80:	4640      	mov	r0, r8
  406f82:	4632      	mov	r2, r6
  406f84:	4649      	mov	r1, r9
  406f86:	463b      	mov	r3, r7
  406f88:	e9c4 6700 	strd	r6, r7, [r4]
  406f8c:	f001 f9a0 	bl	4082d0 <__aeabi_dsub>
  406f90:	a323      	add	r3, pc, #140	; (adr r3, 407020 <__ieee754_rem_pio2+0x430>)
  406f92:	e9d3 2300 	ldrd	r2, r3, [r3]
  406f96:	f001 f99d 	bl	4082d4 <__adddf3>
  406f9a:	e9c4 0102 	strd	r0, r1, [r4, #8]
  406f9e:	e6bd      	b.n	406d1c <__ieee754_rem_pio2+0x12c>
  406fa0:	6862      	ldr	r2, [r4, #4]
  406fa2:	4245      	negs	r5, r0
  406fa4:	68e3      	ldr	r3, [r4, #12]
  406fa6:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  406faa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  406fae:	6062      	str	r2, [r4, #4]
  406fb0:	60e3      	str	r3, [r4, #12]
  406fb2:	e6b3      	b.n	406d1c <__ieee754_rem_pio2+0x12c>
  406fb4:	2303      	movs	r3, #3
  406fb6:	e69a      	b.n	406cee <__ieee754_rem_pio2+0xfe>
  406fb8:	a311      	add	r3, pc, #68	; (adr r3, 407000 <__ieee754_rem_pio2+0x410>)
  406fba:	e9d3 2300 	ldrd	r2, r3, [r3]
  406fbe:	f001 f989 	bl	4082d4 <__adddf3>
  406fc2:	4680      	mov	r8, r0
  406fc4:	4689      	mov	r9, r1
  406fc6:	f04f 35ff 	mov.w	r5, #4294967295
  406fca:	a30f      	add	r3, pc, #60	; (adr r3, 407008 <__ieee754_rem_pio2+0x418>)
  406fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
  406fd0:	f001 f980 	bl	4082d4 <__adddf3>
  406fd4:	4606      	mov	r6, r0
  406fd6:	460f      	mov	r7, r1
  406fd8:	4640      	mov	r0, r8
  406fda:	4632      	mov	r2, r6
  406fdc:	4649      	mov	r1, r9
  406fde:	463b      	mov	r3, r7
  406fe0:	e9c4 6700 	strd	r6, r7, [r4]
  406fe4:	f001 f974 	bl	4082d0 <__aeabi_dsub>
  406fe8:	a307      	add	r3, pc, #28	; (adr r3, 407008 <__ieee754_rem_pio2+0x418>)
  406fea:	e9d3 2300 	ldrd	r2, r3, [r3]
  406fee:	f001 f971 	bl	4082d4 <__adddf3>
  406ff2:	e9c4 0102 	strd	r0, r1, [r4, #8]
  406ff6:	e691      	b.n	406d1c <__ieee754_rem_pio2+0x12c>
  406ff8:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
  406ffc:	e6f9      	b.n	406df2 <__ieee754_rem_pio2+0x202>
  406ffe:	bf00      	nop
  407000:	1a600000 	.word	0x1a600000
  407004:	3dd0b461 	.word	0x3dd0b461
  407008:	2e037073 	.word	0x2e037073
  40700c:	3ba3198a 	.word	0x3ba3198a
  407010:	2e000000 	.word	0x2e000000
  407014:	3ba3198a 	.word	0x3ba3198a
  407018:	252049c1 	.word	0x252049c1
  40701c:	397b839a 	.word	0x397b839a
  407020:	1a626331 	.word	0x1a626331
  407024:	3dd0b461 	.word	0x3dd0b461
  407028:	3ff921fb 	.word	0x3ff921fb

0040702c <__ieee754_sqrt>:
  40702c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407030:	4e53      	ldr	r6, [pc, #332]	; (407180 <__ieee754_sqrt+0x154>)
  407032:	460c      	mov	r4, r1
  407034:	4605      	mov	r5, r0
  407036:	460b      	mov	r3, r1
  407038:	46b6      	mov	lr, r6
  40703a:	400e      	ands	r6, r1
  40703c:	4576      	cmp	r6, lr
  40703e:	f000 8085 	beq.w	40714c <__ieee754_sqrt+0x120>
  407042:	2900      	cmp	r1, #0
  407044:	4602      	mov	r2, r0
  407046:	dd65      	ble.n	407114 <__ieee754_sqrt+0xe8>
  407048:	150f      	asrs	r7, r1, #20
  40704a:	d070      	beq.n	40712e <__ieee754_sqrt+0x102>
  40704c:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  407050:	f3c3 0313 	ubfx	r3, r3, #0, #20
  407054:	07f9      	lsls	r1, r7, #31
  407056:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40705a:	d453      	bmi.n	407104 <__ieee754_sqrt+0xd8>
  40705c:	0fd1      	lsrs	r1, r2, #31
  40705e:	2600      	movs	r6, #0
  407060:	107f      	asrs	r7, r7, #1
  407062:	2016      	movs	r0, #22
  407064:	eb01 0343 	add.w	r3, r1, r3, lsl #1
  407068:	46b6      	mov	lr, r6
  40706a:	0052      	lsls	r2, r2, #1
  40706c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  407070:	eb0e 0401 	add.w	r4, lr, r1
  407074:	0fd5      	lsrs	r5, r2, #31
  407076:	0052      	lsls	r2, r2, #1
  407078:	429c      	cmp	r4, r3
  40707a:	dc03      	bgt.n	407084 <__ieee754_sqrt+0x58>
  40707c:	1b1b      	subs	r3, r3, r4
  40707e:	eb04 0e01 	add.w	lr, r4, r1
  407082:	440e      	add	r6, r1
  407084:	3801      	subs	r0, #1
  407086:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  40708a:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40708e:	d1ef      	bne.n	407070 <__ieee754_sqrt+0x44>
  407090:	2520      	movs	r5, #32
  407092:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  407096:	4684      	mov	ip, r0
  407098:	4573      	cmp	r3, lr
  40709a:	eb01 040c 	add.w	r4, r1, ip
  40709e:	dc03      	bgt.n	4070a8 <__ieee754_sqrt+0x7c>
  4070a0:	4294      	cmp	r4, r2
  4070a2:	d80e      	bhi.n	4070c2 <__ieee754_sqrt+0x96>
  4070a4:	4573      	cmp	r3, lr
  4070a6:	d10c      	bne.n	4070c2 <__ieee754_sqrt+0x96>
  4070a8:	2c00      	cmp	r4, #0
  4070aa:	eb04 0c01 	add.w	ip, r4, r1
  4070ae:	db23      	blt.n	4070f8 <__ieee754_sqrt+0xcc>
  4070b0:	46f0      	mov	r8, lr
  4070b2:	4294      	cmp	r4, r2
  4070b4:	ebce 0303 	rsb	r3, lr, r3
  4070b8:	d900      	bls.n	4070bc <__ieee754_sqrt+0x90>
  4070ba:	3b01      	subs	r3, #1
  4070bc:	1b12      	subs	r2, r2, r4
  4070be:	4408      	add	r0, r1
  4070c0:	46c6      	mov	lr, r8
  4070c2:	0fd4      	lsrs	r4, r2, #31
  4070c4:	3d01      	subs	r5, #1
  4070c6:	ea4f 0151 	mov.w	r1, r1, lsr #1
  4070ca:	eb04 0343 	add.w	r3, r4, r3, lsl #1
  4070ce:	ea4f 0242 	mov.w	r2, r2, lsl #1
  4070d2:	d1e1      	bne.n	407098 <__ieee754_sqrt+0x6c>
  4070d4:	4313      	orrs	r3, r2
  4070d6:	d004      	beq.n	4070e2 <__ieee754_sqrt+0xb6>
  4070d8:	1c42      	adds	r2, r0, #1
  4070da:	d041      	beq.n	407160 <__ieee754_sqrt+0x134>
  4070dc:	f000 0301 	and.w	r3, r0, #1
  4070e0:	4418      	add	r0, r3
  4070e2:	0840      	lsrs	r0, r0, #1
  4070e4:	1073      	asrs	r3, r6, #1
  4070e6:	4927      	ldr	r1, [pc, #156]	; (407184 <__ieee754_sqrt+0x158>)
  4070e8:	4419      	add	r1, r3
  4070ea:	07f3      	lsls	r3, r6, #31
  4070ec:	d40f      	bmi.n	40710e <__ieee754_sqrt+0xe2>
  4070ee:	eb01 5307 	add.w	r3, r1, r7, lsl #20
  4070f2:	4619      	mov	r1, r3
  4070f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4070f8:	f1bc 0f00 	cmp.w	ip, #0
  4070fc:	dbd8      	blt.n	4070b0 <__ieee754_sqrt+0x84>
  4070fe:	f10e 0801 	add.w	r8, lr, #1
  407102:	e7d6      	b.n	4070b2 <__ieee754_sqrt+0x86>
  407104:	0fd1      	lsrs	r1, r2, #31
  407106:	0052      	lsls	r2, r2, #1
  407108:	eb01 0343 	add.w	r3, r1, r3, lsl #1
  40710c:	e7a6      	b.n	40705c <__ieee754_sqrt+0x30>
  40710e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
  407112:	e7ec      	b.n	4070ee <__ieee754_sqrt+0xc2>
  407114:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  407118:	4306      	orrs	r6, r0
  40711a:	d0eb      	beq.n	4070f4 <__ieee754_sqrt+0xc8>
  40711c:	bb39      	cbnz	r1, 40716e <__ieee754_sqrt+0x142>
  40711e:	460f      	mov	r7, r1
  407120:	0ad3      	lsrs	r3, r2, #11
  407122:	3f15      	subs	r7, #21
  407124:	0552      	lsls	r2, r2, #21
  407126:	2b00      	cmp	r3, #0
  407128:	d0fa      	beq.n	407120 <__ieee754_sqrt+0xf4>
  40712a:	02dc      	lsls	r4, r3, #11
  40712c:	d41b      	bmi.n	407166 <__ieee754_sqrt+0x13a>
  40712e:	2100      	movs	r1, #0
  407130:	005b      	lsls	r3, r3, #1
  407132:	3101      	adds	r1, #1
  407134:	02d8      	lsls	r0, r3, #11
  407136:	d5fb      	bpl.n	407130 <__ieee754_sqrt+0x104>
  407138:	f1c1 0401 	rsb	r4, r1, #1
  40713c:	f1c1 0020 	rsb	r0, r1, #32
  407140:	fa22 f000 	lsr.w	r0, r2, r0
  407144:	4427      	add	r7, r4
  407146:	408a      	lsls	r2, r1
  407148:	4303      	orrs	r3, r0
  40714a:	e77f      	b.n	40704c <__ieee754_sqrt+0x20>
  40714c:	4602      	mov	r2, r0
  40714e:	460b      	mov	r3, r1
  407150:	f001 fa72 	bl	408638 <__aeabi_dmul>
  407154:	462a      	mov	r2, r5
  407156:	4623      	mov	r3, r4
  407158:	f001 f8bc 	bl	4082d4 <__adddf3>
  40715c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407160:	3601      	adds	r6, #1
  407162:	4628      	mov	r0, r5
  407164:	e7be      	b.n	4070e4 <__ieee754_sqrt+0xb8>
  407166:	2020      	movs	r0, #32
  407168:	2401      	movs	r4, #1
  40716a:	2100      	movs	r1, #0
  40716c:	e7e8      	b.n	407140 <__ieee754_sqrt+0x114>
  40716e:	4602      	mov	r2, r0
  407170:	460b      	mov	r3, r1
  407172:	f001 f8ad 	bl	4082d0 <__aeabi_dsub>
  407176:	4602      	mov	r2, r0
  407178:	460b      	mov	r3, r1
  40717a:	f001 fb87 	bl	40888c <__aeabi_ddiv>
  40717e:	e7b9      	b.n	4070f4 <__ieee754_sqrt+0xc8>
  407180:	7ff00000 	.word	0x7ff00000
  407184:	3fe00000 	.word	0x3fe00000

00407188 <__kernel_cos>:
  407188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40718c:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  407190:	b085      	sub	sp, #20
  407192:	460c      	mov	r4, r1
  407194:	4692      	mov	sl, r2
  407196:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
  40719a:	469b      	mov	fp, r3
  40719c:	4605      	mov	r5, r0
  40719e:	da6b      	bge.n	407278 <__kernel_cos+0xf0>
  4071a0:	f001 fce4 	bl	408b6c <__aeabi_d2iz>
  4071a4:	2800      	cmp	r0, #0
  4071a6:	f000 80e7 	beq.w	407378 <__kernel_cos+0x1f0>
  4071aa:	462a      	mov	r2, r5
  4071ac:	4623      	mov	r3, r4
  4071ae:	4628      	mov	r0, r5
  4071b0:	4621      	mov	r1, r4
  4071b2:	f001 fa41 	bl	408638 <__aeabi_dmul>
  4071b6:	4680      	mov	r8, r0
  4071b8:	4689      	mov	r9, r1
  4071ba:	a373      	add	r3, pc, #460	; (adr r3, 407388 <__kernel_cos+0x200>)
  4071bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4071c0:	f001 fa3a 	bl	408638 <__aeabi_dmul>
  4071c4:	a372      	add	r3, pc, #456	; (adr r3, 407390 <__kernel_cos+0x208>)
  4071c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4071ca:	f001 f883 	bl	4082d4 <__adddf3>
  4071ce:	4642      	mov	r2, r8
  4071d0:	464b      	mov	r3, r9
  4071d2:	f001 fa31 	bl	408638 <__aeabi_dmul>
  4071d6:	a370      	add	r3, pc, #448	; (adr r3, 407398 <__kernel_cos+0x210>)
  4071d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4071dc:	f001 f878 	bl	4082d0 <__aeabi_dsub>
  4071e0:	4642      	mov	r2, r8
  4071e2:	464b      	mov	r3, r9
  4071e4:	f001 fa28 	bl	408638 <__aeabi_dmul>
  4071e8:	a36d      	add	r3, pc, #436	; (adr r3, 4073a0 <__kernel_cos+0x218>)
  4071ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4071ee:	f001 f871 	bl	4082d4 <__adddf3>
  4071f2:	4642      	mov	r2, r8
  4071f4:	464b      	mov	r3, r9
  4071f6:	f001 fa1f 	bl	408638 <__aeabi_dmul>
  4071fa:	a36b      	add	r3, pc, #428	; (adr r3, 4073a8 <__kernel_cos+0x220>)
  4071fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  407200:	f001 f866 	bl	4082d0 <__aeabi_dsub>
  407204:	4642      	mov	r2, r8
  407206:	464b      	mov	r3, r9
  407208:	f001 fa16 	bl	408638 <__aeabi_dmul>
  40720c:	a368      	add	r3, pc, #416	; (adr r3, 4073b0 <__kernel_cos+0x228>)
  40720e:	e9d3 2300 	ldrd	r2, r3, [r3]
  407212:	f001 f85f 	bl	4082d4 <__adddf3>
  407216:	4642      	mov	r2, r8
  407218:	464b      	mov	r3, r9
  40721a:	f001 fa0d 	bl	408638 <__aeabi_dmul>
  40721e:	e9cd 0100 	strd	r0, r1, [sp]
  407222:	4640      	mov	r0, r8
  407224:	4649      	mov	r1, r9
  407226:	2200      	movs	r2, #0
  407228:	4b63      	ldr	r3, [pc, #396]	; (4073b8 <__kernel_cos+0x230>)
  40722a:	f001 fa05 	bl	408638 <__aeabi_dmul>
  40722e:	4606      	mov	r6, r0
  407230:	460f      	mov	r7, r1
  407232:	4640      	mov	r0, r8
  407234:	4649      	mov	r1, r9
  407236:	e9dd 2300 	ldrd	r2, r3, [sp]
  40723a:	f001 f9fd 	bl	408638 <__aeabi_dmul>
  40723e:	4680      	mov	r8, r0
  407240:	4689      	mov	r9, r1
  407242:	4652      	mov	r2, sl
  407244:	465b      	mov	r3, fp
  407246:	4628      	mov	r0, r5
  407248:	4621      	mov	r1, r4
  40724a:	f001 f9f5 	bl	408638 <__aeabi_dmul>
  40724e:	4602      	mov	r2, r0
  407250:	460b      	mov	r3, r1
  407252:	4640      	mov	r0, r8
  407254:	4649      	mov	r1, r9
  407256:	f001 f83b 	bl	4082d0 <__aeabi_dsub>
  40725a:	4602      	mov	r2, r0
  40725c:	460b      	mov	r3, r1
  40725e:	4630      	mov	r0, r6
  407260:	4639      	mov	r1, r7
  407262:	f001 f835 	bl	4082d0 <__aeabi_dsub>
  407266:	4602      	mov	r2, r0
  407268:	460b      	mov	r3, r1
  40726a:	2000      	movs	r0, #0
  40726c:	4953      	ldr	r1, [pc, #332]	; (4073bc <__kernel_cos+0x234>)
  40726e:	f001 f82f 	bl	4082d0 <__aeabi_dsub>
  407272:	b005      	add	sp, #20
  407274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407278:	4602      	mov	r2, r0
  40727a:	460b      	mov	r3, r1
  40727c:	f001 f9dc 	bl	408638 <__aeabi_dmul>
  407280:	4680      	mov	r8, r0
  407282:	4689      	mov	r9, r1
  407284:	a340      	add	r3, pc, #256	; (adr r3, 407388 <__kernel_cos+0x200>)
  407286:	e9d3 2300 	ldrd	r2, r3, [r3]
  40728a:	f001 f9d5 	bl	408638 <__aeabi_dmul>
  40728e:	a340      	add	r3, pc, #256	; (adr r3, 407390 <__kernel_cos+0x208>)
  407290:	e9d3 2300 	ldrd	r2, r3, [r3]
  407294:	f001 f81e 	bl	4082d4 <__adddf3>
  407298:	4642      	mov	r2, r8
  40729a:	464b      	mov	r3, r9
  40729c:	f001 f9cc 	bl	408638 <__aeabi_dmul>
  4072a0:	a33d      	add	r3, pc, #244	; (adr r3, 407398 <__kernel_cos+0x210>)
  4072a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4072a6:	f001 f813 	bl	4082d0 <__aeabi_dsub>
  4072aa:	4642      	mov	r2, r8
  4072ac:	464b      	mov	r3, r9
  4072ae:	f001 f9c3 	bl	408638 <__aeabi_dmul>
  4072b2:	a33b      	add	r3, pc, #236	; (adr r3, 4073a0 <__kernel_cos+0x218>)
  4072b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4072b8:	f001 f80c 	bl	4082d4 <__adddf3>
  4072bc:	4642      	mov	r2, r8
  4072be:	464b      	mov	r3, r9
  4072c0:	f001 f9ba 	bl	408638 <__aeabi_dmul>
  4072c4:	a338      	add	r3, pc, #224	; (adr r3, 4073a8 <__kernel_cos+0x220>)
  4072c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4072ca:	f001 f801 	bl	4082d0 <__aeabi_dsub>
  4072ce:	4642      	mov	r2, r8
  4072d0:	464b      	mov	r3, r9
  4072d2:	f001 f9b1 	bl	408638 <__aeabi_dmul>
  4072d6:	a336      	add	r3, pc, #216	; (adr r3, 4073b0 <__kernel_cos+0x228>)
  4072d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4072dc:	f000 fffa 	bl	4082d4 <__adddf3>
  4072e0:	464b      	mov	r3, r9
  4072e2:	4642      	mov	r2, r8
  4072e4:	f001 f9a8 	bl	408638 <__aeabi_dmul>
  4072e8:	4b35      	ldr	r3, [pc, #212]	; (4073c0 <__kernel_cos+0x238>)
  4072ea:	429f      	cmp	r7, r3
  4072ec:	e9cd 0100 	strd	r0, r1, [sp]
  4072f0:	dd97      	ble.n	407222 <__kernel_cos+0x9a>
  4072f2:	4b34      	ldr	r3, [pc, #208]	; (4073c4 <__kernel_cos+0x23c>)
  4072f4:	2200      	movs	r2, #0
  4072f6:	429f      	cmp	r7, r3
  4072f8:	dc38      	bgt.n	40736c <__kernel_cos+0x1e4>
  4072fa:	f5a7 1300 	sub.w	r3, r7, #2097152	; 0x200000
  4072fe:	2000      	movs	r0, #0
  407300:	492e      	ldr	r1, [pc, #184]	; (4073bc <__kernel_cos+0x234>)
  407302:	4616      	mov	r6, r2
  407304:	461f      	mov	r7, r3
  407306:	f000 ffe3 	bl	4082d0 <__aeabi_dsub>
  40730a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40730e:	4640      	mov	r0, r8
  407310:	4649      	mov	r1, r9
  407312:	2200      	movs	r2, #0
  407314:	4b28      	ldr	r3, [pc, #160]	; (4073b8 <__kernel_cos+0x230>)
  407316:	f001 f98f 	bl	408638 <__aeabi_dmul>
  40731a:	4632      	mov	r2, r6
  40731c:	463b      	mov	r3, r7
  40731e:	f000 ffd7 	bl	4082d0 <__aeabi_dsub>
  407322:	4606      	mov	r6, r0
  407324:	460f      	mov	r7, r1
  407326:	4640      	mov	r0, r8
  407328:	4649      	mov	r1, r9
  40732a:	e9dd 2300 	ldrd	r2, r3, [sp]
  40732e:	f001 f983 	bl	408638 <__aeabi_dmul>
  407332:	4680      	mov	r8, r0
  407334:	4689      	mov	r9, r1
  407336:	4652      	mov	r2, sl
  407338:	465b      	mov	r3, fp
  40733a:	4628      	mov	r0, r5
  40733c:	4621      	mov	r1, r4
  40733e:	f001 f97b 	bl	408638 <__aeabi_dmul>
  407342:	4602      	mov	r2, r0
  407344:	460b      	mov	r3, r1
  407346:	4640      	mov	r0, r8
  407348:	4649      	mov	r1, r9
  40734a:	f000 ffc1 	bl	4082d0 <__aeabi_dsub>
  40734e:	4602      	mov	r2, r0
  407350:	460b      	mov	r3, r1
  407352:	4630      	mov	r0, r6
  407354:	4639      	mov	r1, r7
  407356:	f000 ffbb 	bl	4082d0 <__aeabi_dsub>
  40735a:	4602      	mov	r2, r0
  40735c:	460b      	mov	r3, r1
  40735e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407362:	f000 ffb5 	bl	4082d0 <__aeabi_dsub>
  407366:	b005      	add	sp, #20
  407368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40736c:	4b16      	ldr	r3, [pc, #88]	; (4073c8 <__kernel_cos+0x240>)
  40736e:	2600      	movs	r6, #0
  407370:	4f16      	ldr	r7, [pc, #88]	; (4073cc <__kernel_cos+0x244>)
  407372:	e9cd 2302 	strd	r2, r3, [sp, #8]
  407376:	e7ca      	b.n	40730e <__kernel_cos+0x186>
  407378:	2000      	movs	r0, #0
  40737a:	4910      	ldr	r1, [pc, #64]	; (4073bc <__kernel_cos+0x234>)
  40737c:	b005      	add	sp, #20
  40737e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407382:	bf00      	nop
  407384:	f3af 8000 	nop.w
  407388:	be8838d4 	.word	0xbe8838d4
  40738c:	bda8fae9 	.word	0xbda8fae9
  407390:	bdb4b1c4 	.word	0xbdb4b1c4
  407394:	3e21ee9e 	.word	0x3e21ee9e
  407398:	809c52ad 	.word	0x809c52ad
  40739c:	3e927e4f 	.word	0x3e927e4f
  4073a0:	19cb1590 	.word	0x19cb1590
  4073a4:	3efa01a0 	.word	0x3efa01a0
  4073a8:	16c15177 	.word	0x16c15177
  4073ac:	3f56c16c 	.word	0x3f56c16c
  4073b0:	5555554c 	.word	0x5555554c
  4073b4:	3fa55555 	.word	0x3fa55555
  4073b8:	3fe00000 	.word	0x3fe00000
  4073bc:	3ff00000 	.word	0x3ff00000
  4073c0:	3fd33332 	.word	0x3fd33332
  4073c4:	3fe90000 	.word	0x3fe90000
  4073c8:	3fe70000 	.word	0x3fe70000
  4073cc:	3fd20000 	.word	0x3fd20000

004073d0 <__kernel_rem_pio2>:
  4073d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073d4:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  4073d8:	461e      	mov	r6, r3
  4073da:	4c84      	ldr	r4, [pc, #528]	; (4075ec <__kernel_rem_pio2+0x21c>)
  4073dc:	930c      	str	r3, [sp, #48]	; 0x30
  4073de:	1ed3      	subs	r3, r2, #3
  4073e0:	9004      	str	r0, [sp, #16]
  4073e2:	3e01      	subs	r6, #1
  4073e4:	fb84 0403 	smull	r0, r4, r4, r3
  4073e8:	17db      	asrs	r3, r3, #31
  4073ea:	4d81      	ldr	r5, [pc, #516]	; (4075f0 <__kernel_rem_pio2+0x220>)
  4073ec:	ebc3 03a4 	rsb	r3, r3, r4, asr #2
  4073f0:	98a6      	ldr	r0, [sp, #664]	; 0x298
  4073f2:	910a      	str	r1, [sp, #40]	; 0x28
  4073f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4073f8:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
  4073fc:	9603      	str	r6, [sp, #12]
  4073fe:	4619      	mov	r1, r3
  407400:	930d      	str	r3, [sp, #52]	; 0x34
  407402:	43db      	mvns	r3, r3
  407404:	1834      	adds	r4, r6, r0
  407406:	9009      	str	r0, [sp, #36]	; 0x24
  407408:	eba1 0506 	sub.w	r5, r1, r6
  40740c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  407410:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  407414:	9308      	str	r3, [sp, #32]
  407416:	d416      	bmi.n	407446 <__kernel_rem_pio2+0x76>
  407418:	442c      	add	r4, r5
  40741a:	ae22      	add	r6, sp, #136	; 0x88
  40741c:	9fa7      	ldr	r7, [sp, #668]	; 0x29c
  40741e:	3401      	adds	r4, #1
  407420:	e008      	b.n	407434 <__kernel_rem_pio2+0x64>
  407422:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
  407426:	3501      	adds	r5, #1
  407428:	f001 f8a0 	bl	40856c <__aeabi_i2d>
  40742c:	42a5      	cmp	r5, r4
  40742e:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  407432:	d008      	beq.n	407446 <__kernel_rem_pio2+0x76>
  407434:	2d00      	cmp	r5, #0
  407436:	daf4      	bge.n	407422 <__kernel_rem_pio2+0x52>
  407438:	3501      	adds	r5, #1
  40743a:	2000      	movs	r0, #0
  40743c:	2100      	movs	r1, #0
  40743e:	42a5      	cmp	r5, r4
  407440:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  407444:	d1f6      	bne.n	407434 <__kernel_rem_pio2+0x64>
  407446:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407448:	2b00      	cmp	r3, #0
  40744a:	db31      	blt.n	4074b0 <__kernel_rem_pio2+0xe0>
  40744c:	a974      	add	r1, sp, #464	; 0x1d0
  40744e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407450:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407452:	f50d 79e4 	add.w	r9, sp, #456	; 0x1c8
  407456:	eb01 0bc2 	add.w	fp, r1, r2, lsl #3
  40745a:	a924      	add	r1, sp, #144	; 0x90
  40745c:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
  407460:	9a03      	ldr	r2, [sp, #12]
  407462:	00db      	lsls	r3, r3, #3
  407464:	eb01 08c2 	add.w	r8, r1, r2, lsl #3
  407468:	9300      	str	r3, [sp, #0]
  40746a:	9b03      	ldr	r3, [sp, #12]
  40746c:	2b00      	cmp	r3, #0
  40746e:	f2c0 8195 	blt.w	40779c <__kernel_rem_pio2+0x3cc>
  407472:	9b04      	ldr	r3, [sp, #16]
  407474:	4644      	mov	r4, r8
  407476:	2600      	movs	r6, #0
  407478:	2700      	movs	r7, #0
  40747a:	f1a3 0a08 	sub.w	sl, r3, #8
  40747e:	9b00      	ldr	r3, [sp, #0]
  407480:	eb08 0503 	add.w	r5, r8, r3
  407484:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  407488:	e874 0102 	ldrd	r0, r1, [r4], #-8
  40748c:	f001 f8d4 	bl	408638 <__aeabi_dmul>
  407490:	4602      	mov	r2, r0
  407492:	460b      	mov	r3, r1
  407494:	4630      	mov	r0, r6
  407496:	4639      	mov	r1, r7
  407498:	f000 ff1c 	bl	4082d4 <__adddf3>
  40749c:	42ac      	cmp	r4, r5
  40749e:	4606      	mov	r6, r0
  4074a0:	460f      	mov	r7, r1
  4074a2:	d1ef      	bne.n	407484 <__kernel_rem_pio2+0xb4>
  4074a4:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  4074a8:	45d9      	cmp	r9, fp
  4074aa:	f108 0808 	add.w	r8, r8, #8
  4074ae:	d1dc      	bne.n	40746a <__kernel_rem_pio2+0x9a>
  4074b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4074b2:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
  4074b6:	a910      	add	r1, sp, #64	; 0x40
  4074b8:	4413      	add	r3, r2
  4074ba:	4693      	mov	fp, r2
  4074bc:	009b      	lsls	r3, r3, #2
  4074be:	1d1a      	adds	r2, r3, #4
  4074c0:	440b      	add	r3, r1
  4074c2:	930e      	str	r3, [sp, #56]	; 0x38
  4074c4:	460b      	mov	r3, r1
  4074c6:	4413      	add	r3, r2
  4074c8:	930f      	str	r3, [sp, #60]	; 0x3c
  4074ca:	ea4f 03cb 	mov.w	r3, fp, lsl #3
  4074ce:	a99c      	add	r1, sp, #624	; 0x270
  4074d0:	f1bb 0f00 	cmp.w	fp, #0
  4074d4:	461a      	mov	r2, r3
  4074d6:	9306      	str	r3, [sp, #24]
  4074d8:	440b      	add	r3, r1
  4074da:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  4074de:	dd28      	ble.n	407532 <__kernel_rem_pio2+0x162>
  4074e0:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  4074e4:	af0f      	add	r7, sp, #60	; 0x3c
  4074e6:	eb0a 0602 	add.w	r6, sl, r2
  4074ea:	2200      	movs	r2, #0
  4074ec:	4b41      	ldr	r3, [pc, #260]	; (4075f4 <__kernel_rem_pio2+0x224>)
  4074ee:	4620      	mov	r0, r4
  4074f0:	4629      	mov	r1, r5
  4074f2:	f001 f8a1 	bl	408638 <__aeabi_dmul>
  4074f6:	f001 fb39 	bl	408b6c <__aeabi_d2iz>
  4074fa:	f001 f837 	bl	40856c <__aeabi_i2d>
  4074fe:	2200      	movs	r2, #0
  407500:	4b3d      	ldr	r3, [pc, #244]	; (4075f8 <__kernel_rem_pio2+0x228>)
  407502:	4680      	mov	r8, r0
  407504:	4689      	mov	r9, r1
  407506:	f001 f897 	bl	408638 <__aeabi_dmul>
  40750a:	4602      	mov	r2, r0
  40750c:	460b      	mov	r3, r1
  40750e:	4620      	mov	r0, r4
  407510:	4629      	mov	r1, r5
  407512:	f000 fedd 	bl	4082d0 <__aeabi_dsub>
  407516:	f001 fb29 	bl	408b6c <__aeabi_d2iz>
  40751a:	4649      	mov	r1, r9
  40751c:	f847 0f04 	str.w	r0, [r7, #4]!
  407520:	4640      	mov	r0, r8
  407522:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  407526:	f000 fed5 	bl	4082d4 <__adddf3>
  40752a:	4604      	mov	r4, r0
  40752c:	4556      	cmp	r6, sl
  40752e:	460d      	mov	r5, r1
  407530:	d1db      	bne.n	4074ea <__kernel_rem_pio2+0x11a>
  407532:	f8dd 9020 	ldr.w	r9, [sp, #32]
  407536:	4620      	mov	r0, r4
  407538:	4629      	mov	r1, r5
  40753a:	464a      	mov	r2, r9
  40753c:	f000 fe3c 	bl	4081b8 <scalbn>
  407540:	2200      	movs	r2, #0
  407542:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  407546:	4604      	mov	r4, r0
  407548:	460d      	mov	r5, r1
  40754a:	f001 f875 	bl	408638 <__aeabi_dmul>
  40754e:	f000 fd7f 	bl	408050 <floor>
  407552:	2200      	movs	r2, #0
  407554:	4b29      	ldr	r3, [pc, #164]	; (4075fc <__kernel_rem_pio2+0x22c>)
  407556:	f001 f86f 	bl	408638 <__aeabi_dmul>
  40755a:	4602      	mov	r2, r0
  40755c:	460b      	mov	r3, r1
  40755e:	4620      	mov	r0, r4
  407560:	4629      	mov	r1, r5
  407562:	f000 feb5 	bl	4082d0 <__aeabi_dsub>
  407566:	460d      	mov	r5, r1
  407568:	4604      	mov	r4, r0
  40756a:	f001 faff 	bl	408b6c <__aeabi_d2iz>
  40756e:	4680      	mov	r8, r0
  407570:	f000 fffc 	bl	40856c <__aeabi_i2d>
  407574:	460b      	mov	r3, r1
  407576:	4602      	mov	r2, r0
  407578:	4629      	mov	r1, r5
  40757a:	4620      	mov	r0, r4
  40757c:	f000 fea8 	bl	4082d0 <__aeabi_dsub>
  407580:	464b      	mov	r3, r9
  407582:	4606      	mov	r6, r0
  407584:	460f      	mov	r7, r1
  407586:	2b00      	cmp	r3, #0
  407588:	f340 80f4 	ble.w	407774 <__kernel_rem_pio2+0x3a4>
  40758c:	f10b 30ff 	add.w	r0, fp, #4294967295
  407590:	ab10      	add	r3, sp, #64	; 0x40
  407592:	f1c9 0218 	rsb	r2, r9, #24
  407596:	f1c9 0117 	rsb	r1, r9, #23
  40759a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
  40759e:	fa43 f402 	asr.w	r4, r3, r2
  4075a2:	fa04 f502 	lsl.w	r5, r4, r2
  4075a6:	44a0      	add	r8, r4
  4075a8:	1b5d      	subs	r5, r3, r5
  4075aa:	ab10      	add	r3, sp, #64	; 0x40
  4075ac:	f843 5020 	str.w	r5, [r3, r0, lsl #2]
  4075b0:	410d      	asrs	r5, r1
  4075b2:	2d00      	cmp	r5, #0
  4075b4:	dd2c      	ble.n	407610 <__kernel_rem_pio2+0x240>
  4075b6:	f1bb 0f00 	cmp.w	fp, #0
  4075ba:	f108 0801 	add.w	r8, r8, #1
  4075be:	f340 80ab 	ble.w	407718 <__kernel_rem_pio2+0x348>
  4075c2:	2300      	movs	r3, #0
  4075c4:	aa0f      	add	r2, sp, #60	; 0x3c
  4075c6:	461c      	mov	r4, r3
  4075c8:	e008      	b.n	4075dc <__kernel_rem_pio2+0x20c>
  4075ca:	f1c0 7180 	rsb	r1, r0, #16777216	; 0x1000000
  4075ce:	b108      	cbz	r0, 4075d4 <__kernel_rem_pio2+0x204>
  4075d0:	2401      	movs	r4, #1
  4075d2:	6011      	str	r1, [r2, #0]
  4075d4:	3301      	adds	r3, #1
  4075d6:	459b      	cmp	fp, r3
  4075d8:	f340 809f 	ble.w	40771a <__kernel_rem_pio2+0x34a>
  4075dc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
  4075e0:	f852 0f04 	ldr.w	r0, [r2, #4]!
  4075e4:	2c00      	cmp	r4, #0
  4075e6:	d0f0      	beq.n	4075ca <__kernel_rem_pio2+0x1fa>
  4075e8:	1a09      	subs	r1, r1, r0
  4075ea:	e7f1      	b.n	4075d0 <__kernel_rem_pio2+0x200>
  4075ec:	2aaaaaab 	.word	0x2aaaaaab
  4075f0:	0040fa00 	.word	0x0040fa00
  4075f4:	3e700000 	.word	0x3e700000
  4075f8:	41700000 	.word	0x41700000
  4075fc:	40200000 	.word	0x40200000
  407600:	2200      	movs	r2, #0
  407602:	4bb2      	ldr	r3, [pc, #712]	; (4078cc <__kernel_rem_pio2+0x4fc>)
  407604:	f001 fa9e 	bl	408b44 <__aeabi_dcmpge>
  407608:	2800      	cmp	r0, #0
  40760a:	f040 80d1 	bne.w	4077b0 <__kernel_rem_pio2+0x3e0>
  40760e:	4605      	mov	r5, r0
  407610:	4630      	mov	r0, r6
  407612:	4639      	mov	r1, r7
  407614:	2200      	movs	r2, #0
  407616:	2300      	movs	r3, #0
  407618:	f001 fa76 	bl	408b08 <__aeabi_dcmpeq>
  40761c:	2800      	cmp	r0, #0
  40761e:	f000 80d9 	beq.w	4077d4 <__kernel_rem_pio2+0x404>
  407622:	f10b 3aff 	add.w	sl, fp, #4294967295
  407626:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407628:	4553      	cmp	r3, sl
  40762a:	dc0d      	bgt.n	407648 <__kernel_rem_pio2+0x278>
  40762c:	ab10      	add	r3, sp, #64	; 0x40
  40762e:	2200      	movs	r2, #0
  407630:	980f      	ldr	r0, [sp, #60]	; 0x3c
  407632:	eb03 038b 	add.w	r3, r3, fp, lsl #2
  407636:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  40763a:	4283      	cmp	r3, r0
  40763c:	ea42 0201 	orr.w	r2, r2, r1
  407640:	d1f9      	bne.n	407636 <__kernel_rem_pio2+0x266>
  407642:	2a00      	cmp	r2, #0
  407644:	f040 8229 	bne.w	407a9a <__kernel_rem_pio2+0x6ca>
  407648:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40764a:	aa10      	add	r2, sp, #64	; 0x40
  40764c:	3b01      	subs	r3, #1
  40764e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  407652:	2b00      	cmp	r3, #0
  407654:	f040 8239 	bne.w	407aca <__kernel_rem_pio2+0x6fa>
  407658:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40765a:	2301      	movs	r3, #1
  40765c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  407660:	3301      	adds	r3, #1
  407662:	2900      	cmp	r1, #0
  407664:	d0fa      	beq.n	40765c <__kernel_rem_pio2+0x28c>
  407666:	445b      	add	r3, fp
  407668:	461a      	mov	r2, r3
  40766a:	930b      	str	r3, [sp, #44]	; 0x2c
  40766c:	f10b 0301 	add.w	r3, fp, #1
  407670:	4293      	cmp	r3, r2
  407672:	dc4b      	bgt.n	40770c <__kernel_rem_pio2+0x33c>
  407674:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407676:	f06f 4940 	mvn.w	r9, #3221225472	; 0xc0000000
  40767a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40767c:	f04f 0800 	mov.w	r8, #0
  407680:	4413      	add	r3, r2
  407682:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407684:	445a      	add	r2, fp
  407686:	4499      	add	r9, r3
  407688:	ebcb 0b01 	rsb	fp, fp, r1
  40768c:	00d3      	lsls	r3, r2, #3
  40768e:	9aa7      	ldr	r2, [sp, #668]	; 0x29c
  407690:	eb02 0289 	add.w	r2, r2, r9, lsl #2
  407694:	9307      	str	r3, [sp, #28]
  407696:	9200      	str	r2, [sp, #0]
  407698:	ea4f 02cb 	mov.w	r2, fp, lsl #3
  40769c:	9205      	str	r2, [sp, #20]
  40769e:	aa24      	add	r2, sp, #144	; 0x90
  4076a0:	eb02 0b03 	add.w	fp, r2, r3
  4076a4:	aa74      	add	r2, sp, #464	; 0x1d0
  4076a6:	9b06      	ldr	r3, [sp, #24]
  4076a8:	eb02 0a03 	add.w	sl, r2, r3
  4076ac:	9b00      	ldr	r3, [sp, #0]
  4076ae:	f853 0f04 	ldr.w	r0, [r3, #4]!
  4076b2:	9300      	str	r3, [sp, #0]
  4076b4:	f000 ff5a 	bl	40856c <__aeabi_i2d>
  4076b8:	9b03      	ldr	r3, [sp, #12]
  4076ba:	2b00      	cmp	r3, #0
  4076bc:	e8eb 0102 	strd	r0, r1, [fp], #8
  4076c0:	db27      	blt.n	407712 <__kernel_rem_pio2+0x342>
  4076c2:	9b07      	ldr	r3, [sp, #28]
  4076c4:	2600      	movs	r6, #0
  4076c6:	2700      	movs	r7, #0
  4076c8:	eb03 0408 	add.w	r4, r3, r8
  4076cc:	9b06      	ldr	r3, [sp, #24]
  4076ce:	eb08 0503 	add.w	r5, r8, r3
  4076d2:	9b04      	ldr	r3, [sp, #16]
  4076d4:	f1a3 0908 	sub.w	r9, r3, #8
  4076d8:	ab24      	add	r3, sp, #144	; 0x90
  4076da:	441c      	add	r4, r3
  4076dc:	441d      	add	r5, r3
  4076de:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  4076e2:	e874 0102 	ldrd	r0, r1, [r4], #-8
  4076e6:	f000 ffa7 	bl	408638 <__aeabi_dmul>
  4076ea:	4602      	mov	r2, r0
  4076ec:	460b      	mov	r3, r1
  4076ee:	4630      	mov	r0, r6
  4076f0:	4639      	mov	r1, r7
  4076f2:	f000 fdef 	bl	4082d4 <__adddf3>
  4076f6:	42ac      	cmp	r4, r5
  4076f8:	4606      	mov	r6, r0
  4076fa:	460f      	mov	r7, r1
  4076fc:	d1ef      	bne.n	4076de <__kernel_rem_pio2+0x30e>
  4076fe:	f108 0808 	add.w	r8, r8, #8
  407702:	9b05      	ldr	r3, [sp, #20]
  407704:	4598      	cmp	r8, r3
  407706:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  40770a:	d1cf      	bne.n	4076ac <__kernel_rem_pio2+0x2dc>
  40770c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  407710:	e6db      	b.n	4074ca <__kernel_rem_pio2+0xfa>
  407712:	2600      	movs	r6, #0
  407714:	2700      	movs	r7, #0
  407716:	e7f2      	b.n	4076fe <__kernel_rem_pio2+0x32e>
  407718:	2400      	movs	r4, #0
  40771a:	9b08      	ldr	r3, [sp, #32]
  40771c:	2b00      	cmp	r3, #0
  40771e:	dd0d      	ble.n	40773c <__kernel_rem_pio2+0x36c>
  407720:	2b01      	cmp	r3, #1
  407722:	d030      	beq.n	407786 <__kernel_rem_pio2+0x3b6>
  407724:	2b02      	cmp	r3, #2
  407726:	d109      	bne.n	40773c <__kernel_rem_pio2+0x36c>
  407728:	f10b 32ff 	add.w	r2, fp, #4294967295
  40772c:	ab10      	add	r3, sp, #64	; 0x40
  40772e:	a910      	add	r1, sp, #64	; 0x40
  407730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  407734:	f3c3 0315 	ubfx	r3, r3, #0, #22
  407738:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  40773c:	2d02      	cmp	r5, #2
  40773e:	f47f af67 	bne.w	407610 <__kernel_rem_pio2+0x240>
  407742:	4632      	mov	r2, r6
  407744:	463b      	mov	r3, r7
  407746:	2000      	movs	r0, #0
  407748:	4961      	ldr	r1, [pc, #388]	; (4078d0 <__kernel_rem_pio2+0x500>)
  40774a:	f000 fdc1 	bl	4082d0 <__aeabi_dsub>
  40774e:	4606      	mov	r6, r0
  407750:	460f      	mov	r7, r1
  407752:	2c00      	cmp	r4, #0
  407754:	f43f af5c 	beq.w	407610 <__kernel_rem_pio2+0x240>
  407758:	9a08      	ldr	r2, [sp, #32]
  40775a:	2000      	movs	r0, #0
  40775c:	495c      	ldr	r1, [pc, #368]	; (4078d0 <__kernel_rem_pio2+0x500>)
  40775e:	f000 fd2b 	bl	4081b8 <scalbn>
  407762:	4602      	mov	r2, r0
  407764:	460b      	mov	r3, r1
  407766:	4630      	mov	r0, r6
  407768:	4639      	mov	r1, r7
  40776a:	f000 fdb1 	bl	4082d0 <__aeabi_dsub>
  40776e:	4606      	mov	r6, r0
  407770:	460f      	mov	r7, r1
  407772:	e74d      	b.n	407610 <__kernel_rem_pio2+0x240>
  407774:	f47f af44 	bne.w	407600 <__kernel_rem_pio2+0x230>
  407778:	f10b 33ff 	add.w	r3, fp, #4294967295
  40777c:	aa10      	add	r2, sp, #64	; 0x40
  40777e:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  407782:	15ed      	asrs	r5, r5, #23
  407784:	e715      	b.n	4075b2 <__kernel_rem_pio2+0x1e2>
  407786:	f10b 32ff 	add.w	r2, fp, #4294967295
  40778a:	ab10      	add	r3, sp, #64	; 0x40
  40778c:	a910      	add	r1, sp, #64	; 0x40
  40778e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  407792:	f3c3 0316 	ubfx	r3, r3, #0, #23
  407796:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  40779a:	e7cf      	b.n	40773c <__kernel_rem_pio2+0x36c>
  40779c:	2600      	movs	r6, #0
  40779e:	2700      	movs	r7, #0
  4077a0:	f108 0808 	add.w	r8, r8, #8
  4077a4:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  4077a8:	45d9      	cmp	r9, fp
  4077aa:	f47f ae5e 	bne.w	40746a <__kernel_rem_pio2+0x9a>
  4077ae:	e67f      	b.n	4074b0 <__kernel_rem_pio2+0xe0>
  4077b0:	f1bb 0f00 	cmp.w	fp, #0
  4077b4:	f108 0801 	add.w	r8, r8, #1
  4077b8:	bfc8      	it	gt
  4077ba:	2502      	movgt	r5, #2
  4077bc:	f73f af01 	bgt.w	4075c2 <__kernel_rem_pio2+0x1f2>
  4077c0:	4632      	mov	r2, r6
  4077c2:	463b      	mov	r3, r7
  4077c4:	2000      	movs	r0, #0
  4077c6:	4942      	ldr	r1, [pc, #264]	; (4078d0 <__kernel_rem_pio2+0x500>)
  4077c8:	f000 fd82 	bl	4082d0 <__aeabi_dsub>
  4077cc:	2502      	movs	r5, #2
  4077ce:	4606      	mov	r6, r0
  4077d0:	460f      	mov	r7, r1
  4077d2:	e71d      	b.n	407610 <__kernel_rem_pio2+0x240>
  4077d4:	9b08      	ldr	r3, [sp, #32]
  4077d6:	4630      	mov	r0, r6
  4077d8:	4639      	mov	r1, r7
  4077da:	9503      	str	r5, [sp, #12]
  4077dc:	425a      	negs	r2, r3
  4077de:	f8cd 8014 	str.w	r8, [sp, #20]
  4077e2:	f000 fce9 	bl	4081b8 <scalbn>
  4077e6:	2200      	movs	r2, #0
  4077e8:	4b3a      	ldr	r3, [pc, #232]	; (4078d4 <__kernel_rem_pio2+0x504>)
  4077ea:	4604      	mov	r4, r0
  4077ec:	460d      	mov	r5, r1
  4077ee:	f001 f9a9 	bl	408b44 <__aeabi_dcmpge>
  4077f2:	2800      	cmp	r0, #0
  4077f4:	f000 81e2 	beq.w	407bbc <__kernel_rem_pio2+0x7ec>
  4077f8:	2200      	movs	r2, #0
  4077fa:	4b37      	ldr	r3, [pc, #220]	; (4078d8 <__kernel_rem_pio2+0x508>)
  4077fc:	4620      	mov	r0, r4
  4077fe:	4629      	mov	r1, r5
  407800:	f000 ff1a 	bl	408638 <__aeabi_dmul>
  407804:	9b08      	ldr	r3, [sp, #32]
  407806:	f10b 0a01 	add.w	sl, fp, #1
  40780a:	3318      	adds	r3, #24
  40780c:	9308      	str	r3, [sp, #32]
  40780e:	f001 f9ad 	bl	408b6c <__aeabi_d2iz>
  407812:	4606      	mov	r6, r0
  407814:	f000 feaa 	bl	40856c <__aeabi_i2d>
  407818:	2200      	movs	r2, #0
  40781a:	4b2e      	ldr	r3, [pc, #184]	; (4078d4 <__kernel_rem_pio2+0x504>)
  40781c:	f000 ff0c 	bl	408638 <__aeabi_dmul>
  407820:	460b      	mov	r3, r1
  407822:	4602      	mov	r2, r0
  407824:	4629      	mov	r1, r5
  407826:	4620      	mov	r0, r4
  407828:	f000 fd52 	bl	4082d0 <__aeabi_dsub>
  40782c:	f001 f99e 	bl	408b6c <__aeabi_d2iz>
  407830:	ab10      	add	r3, sp, #64	; 0x40
  407832:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  407836:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
  40783a:	9a08      	ldr	r2, [sp, #32]
  40783c:	2000      	movs	r0, #0
  40783e:	4924      	ldr	r1, [pc, #144]	; (4078d0 <__kernel_rem_pio2+0x500>)
  407840:	f000 fcba 	bl	4081b8 <scalbn>
  407844:	f1ba 0f00 	cmp.w	sl, #0
  407848:	4604      	mov	r4, r0
  40784a:	460d      	mov	r5, r1
  40784c:	f2c0 80d8 	blt.w	407a00 <__kernel_rem_pio2+0x630>
  407850:	f10a 0301 	add.w	r3, sl, #1
  407854:	af74      	add	r7, sp, #464	; 0x1d0
  407856:	aa10      	add	r2, sp, #64	; 0x40
  407858:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  40785c:	9300      	str	r3, [sp, #0]
  40785e:	eb02 0983 	add.w	r9, r2, r3, lsl #2
  407862:	eb07 0608 	add.w	r6, r7, r8
  407866:	f859 0d04 	ldr.w	r0, [r9, #-4]!
  40786a:	f000 fe7f 	bl	40856c <__aeabi_i2d>
  40786e:	4622      	mov	r2, r4
  407870:	462b      	mov	r3, r5
  407872:	f000 fee1 	bl	408638 <__aeabi_dmul>
  407876:	2200      	movs	r2, #0
  407878:	4b17      	ldr	r3, [pc, #92]	; (4078d8 <__kernel_rem_pio2+0x508>)
  40787a:	e966 0102 	strd	r0, r1, [r6, #-8]!
  40787e:	4620      	mov	r0, r4
  407880:	4629      	mov	r1, r5
  407882:	f000 fed9 	bl	408638 <__aeabi_dmul>
  407886:	42be      	cmp	r6, r7
  407888:	4604      	mov	r4, r0
  40788a:	460d      	mov	r5, r1
  40788c:	d1eb      	bne.n	407866 <__kernel_rem_pio2+0x496>
  40788e:	f1a8 0b08 	sub.w	fp, r8, #8
  407892:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  407896:	f8cd a018 	str.w	sl, [sp, #24]
  40789a:	f04f 0800 	mov.w	r8, #0
  40789e:	eb06 030b 	add.w	r3, r6, fp
  4078a2:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  4078a6:	f8cd 9010 	str.w	r9, [sp, #16]
  4078aa:	469b      	mov	fp, r3
  4078ac:	f1ba 0f00 	cmp.w	sl, #0
  4078b0:	f2c0 80a3 	blt.w	4079fa <__kernel_rem_pio2+0x62a>
  4078b4:	f1b8 0f00 	cmp.w	r8, #0
  4078b8:	f2c0 809f 	blt.w	4079fa <__kernel_rem_pio2+0x62a>
  4078bc:	f8df 901c 	ldr.w	r9, [pc, #28]	; 4078dc <__kernel_rem_pio2+0x50c>
  4078c0:	465d      	mov	r5, fp
  4078c2:	2600      	movs	r6, #0
  4078c4:	2700      	movs	r7, #0
  4078c6:	2400      	movs	r4, #0
  4078c8:	e00c      	b.n	4078e4 <__kernel_rem_pio2+0x514>
  4078ca:	bf00      	nop
  4078cc:	3fe00000 	.word	0x3fe00000
  4078d0:	3ff00000 	.word	0x3ff00000
  4078d4:	41700000 	.word	0x41700000
  4078d8:	3e700000 	.word	0x3e700000
  4078dc:	0040fa08 	.word	0x0040fa08
  4078e0:	4544      	cmp	r4, r8
  4078e2:	dc10      	bgt.n	407906 <__kernel_rem_pio2+0x536>
  4078e4:	3401      	adds	r4, #1
  4078e6:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  4078ea:	e8f5 0102 	ldrd	r0, r1, [r5], #8
  4078ee:	f000 fea3 	bl	408638 <__aeabi_dmul>
  4078f2:	4602      	mov	r2, r0
  4078f4:	460b      	mov	r3, r1
  4078f6:	4630      	mov	r0, r6
  4078f8:	4639      	mov	r1, r7
  4078fa:	f000 fceb 	bl	4082d4 <__adddf3>
  4078fe:	45a2      	cmp	sl, r4
  407900:	4606      	mov	r6, r0
  407902:	460f      	mov	r7, r1
  407904:	daec      	bge.n	4078e0 <__kernel_rem_pio2+0x510>
  407906:	9b04      	ldr	r3, [sp, #16]
  407908:	f1ab 0b08 	sub.w	fp, fp, #8
  40790c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  407910:	f108 0801 	add.w	r8, r8, #1
  407914:	e9c3 6700 	strd	r6, r7, [r3]
  407918:	9b00      	ldr	r3, [sp, #0]
  40791a:	4598      	cmp	r8, r3
  40791c:	d1c6      	bne.n	4078ac <__kernel_rem_pio2+0x4dc>
  40791e:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  407920:	f8dd a018 	ldr.w	sl, [sp, #24]
  407924:	f8dd 9010 	ldr.w	r9, [sp, #16]
  407928:	2b03      	cmp	r3, #3
  40792a:	d83d      	bhi.n	4079a8 <__kernel_rem_pio2+0x5d8>
  40792c:	e8df f013 	tbh	[pc, r3, lsl #1]
  407930:	00040043 	.word	0x00040043
  407934:	00cf0004 	.word	0x00cf0004
  407938:	2400      	movs	r4, #0
  40793a:	9b00      	ldr	r3, [sp, #0]
  40793c:	4626      	mov	r6, r4
  40793e:	eb09 05c3 	add.w	r5, r9, r3, lsl #3
  407942:	4620      	mov	r0, r4
  407944:	4631      	mov	r1, r6
  407946:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  40794a:	f000 fcc3 	bl	4082d4 <__adddf3>
  40794e:	4604      	mov	r4, r0
  407950:	454d      	cmp	r5, r9
  407952:	460e      	mov	r6, r1
  407954:	d1f5      	bne.n	407942 <__kernel_rem_pio2+0x572>
  407956:	9b03      	ldr	r3, [sp, #12]
  407958:	2b00      	cmp	r3, #0
  40795a:	f000 8084 	beq.w	407a66 <__kernel_rem_pio2+0x696>
  40795e:	f106 4100 	add.w	r1, r6, #2147483648	; 0x80000000
  407962:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407964:	4622      	mov	r2, r4
  407966:	4633      	mov	r3, r6
  407968:	6069      	str	r1, [r5, #4]
  40796a:	602c      	str	r4, [r5, #0]
  40796c:	e9d9 0100 	ldrd	r0, r1, [r9]
  407970:	f000 fcae 	bl	4082d0 <__aeabi_dsub>
  407974:	f1ba 0f00 	cmp.w	sl, #0
  407978:	4602      	mov	r2, r0
  40797a:	460b      	mov	r3, r1
  40797c:	dd0d      	ble.n	40799a <__kernel_rem_pio2+0x5ca>
  40797e:	2401      	movs	r4, #1
  407980:	3401      	adds	r4, #1
  407982:	4610      	mov	r0, r2
  407984:	4619      	mov	r1, r3
  407986:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  40798a:	f000 fca3 	bl	4082d4 <__adddf3>
  40798e:	45a2      	cmp	sl, r4
  407990:	4602      	mov	r2, r0
  407992:	460b      	mov	r3, r1
  407994:	daf4      	bge.n	407980 <__kernel_rem_pio2+0x5b0>
  407996:	9903      	ldr	r1, [sp, #12]
  407998:	b109      	cbz	r1, 40799e <__kernel_rem_pio2+0x5ce>
  40799a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  40799e:	4619      	mov	r1, r3
  4079a0:	4610      	mov	r0, r2
  4079a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4079a4:	e9c3 0102 	strd	r0, r1, [r3, #8]
  4079a8:	9b05      	ldr	r3, [sp, #20]
  4079aa:	f003 0007 	and.w	r0, r3, #7
  4079ae:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4079b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4079b6:	9b00      	ldr	r3, [sp, #0]
  4079b8:	2200      	movs	r2, #0
  4079ba:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
  4079be:	4613      	mov	r3, r2
  4079c0:	f10a 3aff 	add.w	sl, sl, #4294967295
  4079c4:	4610      	mov	r0, r2
  4079c6:	4619      	mov	r1, r3
  4079c8:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
  4079cc:	f000 fc82 	bl	4082d4 <__adddf3>
  4079d0:	f1ba 3fff 	cmp.w	sl, #4294967295
  4079d4:	4602      	mov	r2, r0
  4079d6:	460b      	mov	r3, r1
  4079d8:	d1f2      	bne.n	4079c0 <__kernel_rem_pio2+0x5f0>
  4079da:	9903      	ldr	r1, [sp, #12]
  4079dc:	b109      	cbz	r1, 4079e2 <__kernel_rem_pio2+0x612>
  4079de:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4079e2:	4610      	mov	r0, r2
  4079e4:	4619      	mov	r1, r3
  4079e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4079e8:	e9c3 0100 	strd	r0, r1, [r3]
  4079ec:	9b05      	ldr	r3, [sp, #20]
  4079ee:	f003 0007 	and.w	r0, r3, #7
  4079f2:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4079f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4079fa:	2600      	movs	r6, #0
  4079fc:	2700      	movs	r7, #0
  4079fe:	e782      	b.n	407906 <__kernel_rem_pio2+0x536>
  407a00:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  407a02:	2b03      	cmp	r3, #3
  407a04:	d8d0      	bhi.n	4079a8 <__kernel_rem_pio2+0x5d8>
  407a06:	e8df f003 	tbb	[pc, r3]
  407a0a:	2645      	.short	0x2645
  407a0c:	0226      	.short	0x0226
  407a0e:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  407a12:	2300      	movs	r3, #0
  407a14:	9903      	ldr	r1, [sp, #12]
  407a16:	461a      	mov	r2, r3
  407a18:	2900      	cmp	r1, #0
  407a1a:	f000 80b9 	beq.w	407b90 <__kernel_rem_pio2+0x7c0>
  407a1e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  407a20:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  407a24:	f8d9 0004 	ldr.w	r0, [r9, #4]
  407a28:	f8d9 100c 	ldr.w	r1, [r9, #12]
  407a2c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  407a30:	613b      	str	r3, [r7, #16]
  407a32:	9b05      	ldr	r3, [sp, #20]
  407a34:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  407a38:	f8d9 4000 	ldr.w	r4, [r9]
  407a3c:	f8d9 5008 	ldr.w	r5, [r9, #8]
  407a40:	6078      	str	r0, [r7, #4]
  407a42:	f003 0007 	and.w	r0, r3, #7
  407a46:	617a      	str	r2, [r7, #20]
  407a48:	60f9      	str	r1, [r7, #12]
  407a4a:	603c      	str	r4, [r7, #0]
  407a4c:	60bd      	str	r5, [r7, #8]
  407a4e:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  407a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a56:	2400      	movs	r4, #0
  407a58:	9b03      	ldr	r3, [sp, #12]
  407a5a:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  407a5e:	4626      	mov	r6, r4
  407a60:	2b00      	cmp	r3, #0
  407a62:	f47f af7c 	bne.w	40795e <__kernel_rem_pio2+0x58e>
  407a66:	4620      	mov	r0, r4
  407a68:	4622      	mov	r2, r4
  407a6a:	4631      	mov	r1, r6
  407a6c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  407a6e:	4633      	mov	r3, r6
  407a70:	e9c4 0100 	strd	r0, r1, [r4]
  407a74:	e9d9 0100 	ldrd	r0, r1, [r9]
  407a78:	f000 fc2a 	bl	4082d0 <__aeabi_dsub>
  407a7c:	f1ba 0f00 	cmp.w	sl, #0
  407a80:	4602      	mov	r2, r0
  407a82:	460b      	mov	r3, r1
  407a84:	f73f af7b 	bgt.w	40797e <__kernel_rem_pio2+0x5ae>
  407a88:	4619      	mov	r1, r3
  407a8a:	4610      	mov	r0, r2
  407a8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407a8e:	e9c3 0102 	strd	r0, r1, [r3, #8]
  407a92:	e789      	b.n	4079a8 <__kernel_rem_pio2+0x5d8>
  407a94:	2200      	movs	r2, #0
  407a96:	4613      	mov	r3, r2
  407a98:	e79f      	b.n	4079da <__kernel_rem_pio2+0x60a>
  407a9a:	9a08      	ldr	r2, [sp, #32]
  407a9c:	ab10      	add	r3, sp, #64	; 0x40
  407a9e:	9503      	str	r5, [sp, #12]
  407aa0:	3a18      	subs	r2, #24
  407aa2:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
  407aa6:	f8cd 8014 	str.w	r8, [sp, #20]
  407aaa:	9208      	str	r2, [sp, #32]
  407aac:	2b00      	cmp	r3, #0
  407aae:	f47f aec4 	bne.w	40783a <__kernel_rem_pio2+0x46a>
  407ab2:	ab10      	add	r3, sp, #64	; 0x40
  407ab4:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  407ab8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  407abc:	f10a 3aff 	add.w	sl, sl, #4294967295
  407ac0:	3a18      	subs	r2, #24
  407ac2:	2900      	cmp	r1, #0
  407ac4:	d0f8      	beq.n	407ab8 <__kernel_rem_pio2+0x6e8>
  407ac6:	9208      	str	r2, [sp, #32]
  407ac8:	e6b7      	b.n	40783a <__kernel_rem_pio2+0x46a>
  407aca:	2301      	movs	r3, #1
  407acc:	e5cb      	b.n	407666 <__kernel_rem_pio2+0x296>
  407ace:	f1ba 0f00 	cmp.w	sl, #0
  407ad2:	dd9e      	ble.n	407a12 <__kernel_rem_pio2+0x642>
  407ad4:	ea4f 08ca 	mov.w	r8, sl, lsl #3
  407ad8:	eb09 0b08 	add.w	fp, r9, r8
  407adc:	e9db 6700 	ldrd	r6, r7, [fp]
  407ae0:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
  407ae4:	4630      	mov	r0, r6
  407ae6:	4639      	mov	r1, r7
  407ae8:	e9cd 2300 	strd	r2, r3, [sp]
  407aec:	f000 fbf2 	bl	4082d4 <__adddf3>
  407af0:	4604      	mov	r4, r0
  407af2:	460d      	mov	r5, r1
  407af4:	4622      	mov	r2, r4
  407af6:	462b      	mov	r3, r5
  407af8:	e9dd 0100 	ldrd	r0, r1, [sp]
  407afc:	f000 fbe8 	bl	4082d0 <__aeabi_dsub>
  407b00:	4602      	mov	r2, r0
  407b02:	460b      	mov	r3, r1
  407b04:	4630      	mov	r0, r6
  407b06:	4639      	mov	r1, r7
  407b08:	4626      	mov	r6, r4
  407b0a:	f000 fbe3 	bl	4082d4 <__adddf3>
  407b0e:	45cb      	cmp	fp, r9
  407b10:	462f      	mov	r7, r5
  407b12:	e9cb 0102 	strd	r0, r1, [fp, #8]
  407b16:	e9cb 4500 	strd	r4, r5, [fp]
  407b1a:	d1e1      	bne.n	407ae0 <__kernel_rem_pio2+0x710>
  407b1c:	f1ba 0f01 	cmp.w	sl, #1
  407b20:	f77f af77 	ble.w	407a12 <__kernel_rem_pio2+0x642>
  407b24:	eb09 0a08 	add.w	sl, r9, r8
  407b28:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
  407b2c:	e9da 6700 	ldrd	r6, r7, [sl]
  407b30:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
  407b34:	4632      	mov	r2, r6
  407b36:	463b      	mov	r3, r7
  407b38:	e9cd 0100 	strd	r0, r1, [sp]
  407b3c:	f000 fbca 	bl	4082d4 <__adddf3>
  407b40:	4604      	mov	r4, r0
  407b42:	460d      	mov	r5, r1
  407b44:	4622      	mov	r2, r4
  407b46:	462b      	mov	r3, r5
  407b48:	e9dd 0100 	ldrd	r0, r1, [sp]
  407b4c:	f000 fbc0 	bl	4082d0 <__aeabi_dsub>
  407b50:	4632      	mov	r2, r6
  407b52:	463b      	mov	r3, r7
  407b54:	4626      	mov	r6, r4
  407b56:	f000 fbbd 	bl	4082d4 <__adddf3>
  407b5a:	45da      	cmp	sl, fp
  407b5c:	462f      	mov	r7, r5
  407b5e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  407b62:	e9ca 4500 	strd	r4, r5, [sl]
  407b66:	d1e3      	bne.n	407b30 <__kernel_rem_pio2+0x760>
  407b68:	f108 0408 	add.w	r4, r8, #8
  407b6c:	2300      	movs	r3, #0
  407b6e:	ad50      	add	r5, sp, #320	; 0x140
  407b70:	444c      	add	r4, r9
  407b72:	461a      	mov	r2, r3
  407b74:	4618      	mov	r0, r3
  407b76:	4611      	mov	r1, r2
  407b78:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  407b7c:	f000 fbaa 	bl	4082d4 <__adddf3>
  407b80:	4603      	mov	r3, r0
  407b82:	42ac      	cmp	r4, r5
  407b84:	460a      	mov	r2, r1
  407b86:	d1f5      	bne.n	407b74 <__kernel_rem_pio2+0x7a4>
  407b88:	9903      	ldr	r1, [sp, #12]
  407b8a:	2900      	cmp	r1, #0
  407b8c:	f47f af47 	bne.w	407a1e <__kernel_rem_pio2+0x64e>
  407b90:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  407b92:	4618      	mov	r0, r3
  407b94:	4611      	mov	r1, r2
  407b96:	4604      	mov	r4, r0
  407b98:	460d      	mov	r5, r1
  407b9a:	e9d9 2300 	ldrd	r2, r3, [r9]
  407b9e:	e9d9 0102 	ldrd	r0, r1, [r9, #8]
  407ba2:	e9c7 2300 	strd	r2, r3, [r7]
  407ba6:	9b05      	ldr	r3, [sp, #20]
  407ba8:	e9c7 0102 	strd	r0, r1, [r7, #8]
  407bac:	f003 0007 	and.w	r0, r3, #7
  407bb0:	e9c7 4504 	strd	r4, r5, [r7, #16]
  407bb4:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  407bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407bbc:	4620      	mov	r0, r4
  407bbe:	4629      	mov	r1, r5
  407bc0:	f000 ffd4 	bl	408b6c <__aeabi_d2iz>
  407bc4:	ab10      	add	r3, sp, #64	; 0x40
  407bc6:	46da      	mov	sl, fp
  407bc8:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  407bcc:	e635      	b.n	40783a <__kernel_rem_pio2+0x46a>
  407bce:	bf00      	nop

00407bd0 <__kernel_sin>:
  407bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407bd4:	4699      	mov	r9, r3
  407bd6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  407bda:	b085      	sub	sp, #20
  407bdc:	460c      	mov	r4, r1
  407bde:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
  407be2:	4690      	mov	r8, r2
  407be4:	4605      	mov	r5, r0
  407be6:	da04      	bge.n	407bf2 <__kernel_sin+0x22>
  407be8:	f000 ffc0 	bl	408b6c <__aeabi_d2iz>
  407bec:	2800      	cmp	r0, #0
  407bee:	f000 8083 	beq.w	407cf8 <__kernel_sin+0x128>
  407bf2:	462a      	mov	r2, r5
  407bf4:	4623      	mov	r3, r4
  407bf6:	4628      	mov	r0, r5
  407bf8:	4621      	mov	r1, r4
  407bfa:	f000 fd1d 	bl	408638 <__aeabi_dmul>
  407bfe:	4606      	mov	r6, r0
  407c00:	460f      	mov	r7, r1
  407c02:	462a      	mov	r2, r5
  407c04:	4623      	mov	r3, r4
  407c06:	f000 fd17 	bl	408638 <__aeabi_dmul>
  407c0a:	4682      	mov	sl, r0
  407c0c:	468b      	mov	fp, r1
  407c0e:	4630      	mov	r0, r6
  407c10:	4639      	mov	r1, r7
  407c12:	a33d      	add	r3, pc, #244	; (adr r3, 407d08 <__kernel_sin+0x138>)
  407c14:	e9d3 2300 	ldrd	r2, r3, [r3]
  407c18:	f000 fd0e 	bl	408638 <__aeabi_dmul>
  407c1c:	a33c      	add	r3, pc, #240	; (adr r3, 407d10 <__kernel_sin+0x140>)
  407c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
  407c22:	f000 fb55 	bl	4082d0 <__aeabi_dsub>
  407c26:	4632      	mov	r2, r6
  407c28:	463b      	mov	r3, r7
  407c2a:	f000 fd05 	bl	408638 <__aeabi_dmul>
  407c2e:	a33a      	add	r3, pc, #232	; (adr r3, 407d18 <__kernel_sin+0x148>)
  407c30:	e9d3 2300 	ldrd	r2, r3, [r3]
  407c34:	f000 fb4e 	bl	4082d4 <__adddf3>
  407c38:	4632      	mov	r2, r6
  407c3a:	463b      	mov	r3, r7
  407c3c:	f000 fcfc 	bl	408638 <__aeabi_dmul>
  407c40:	a337      	add	r3, pc, #220	; (adr r3, 407d20 <__kernel_sin+0x150>)
  407c42:	e9d3 2300 	ldrd	r2, r3, [r3]
  407c46:	f000 fb43 	bl	4082d0 <__aeabi_dsub>
  407c4a:	4632      	mov	r2, r6
  407c4c:	463b      	mov	r3, r7
  407c4e:	f000 fcf3 	bl	408638 <__aeabi_dmul>
  407c52:	a335      	add	r3, pc, #212	; (adr r3, 407d28 <__kernel_sin+0x158>)
  407c54:	e9d3 2300 	ldrd	r2, r3, [r3]
  407c58:	f000 fb3c 	bl	4082d4 <__adddf3>
  407c5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407c5e:	e9cd 0100 	strd	r0, r1, [sp]
  407c62:	b39b      	cbz	r3, 407ccc <__kernel_sin+0xfc>
  407c64:	4640      	mov	r0, r8
  407c66:	4649      	mov	r1, r9
  407c68:	2200      	movs	r2, #0
  407c6a:	4b33      	ldr	r3, [pc, #204]	; (407d38 <__kernel_sin+0x168>)
  407c6c:	f000 fce4 	bl	408638 <__aeabi_dmul>
  407c70:	e9dd 2300 	ldrd	r2, r3, [sp]
  407c74:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407c78:	4650      	mov	r0, sl
  407c7a:	4659      	mov	r1, fp
  407c7c:	f000 fcdc 	bl	408638 <__aeabi_dmul>
  407c80:	4602      	mov	r2, r0
  407c82:	460b      	mov	r3, r1
  407c84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407c88:	f000 fb22 	bl	4082d0 <__aeabi_dsub>
  407c8c:	4632      	mov	r2, r6
  407c8e:	463b      	mov	r3, r7
  407c90:	f000 fcd2 	bl	408638 <__aeabi_dmul>
  407c94:	4642      	mov	r2, r8
  407c96:	464b      	mov	r3, r9
  407c98:	f000 fb1a 	bl	4082d0 <__aeabi_dsub>
  407c9c:	4606      	mov	r6, r0
  407c9e:	460f      	mov	r7, r1
  407ca0:	4650      	mov	r0, sl
  407ca2:	4659      	mov	r1, fp
  407ca4:	a322      	add	r3, pc, #136	; (adr r3, 407d30 <__kernel_sin+0x160>)
  407ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
  407caa:	f000 fcc5 	bl	408638 <__aeabi_dmul>
  407cae:	4602      	mov	r2, r0
  407cb0:	460b      	mov	r3, r1
  407cb2:	4630      	mov	r0, r6
  407cb4:	4639      	mov	r1, r7
  407cb6:	f000 fb0d 	bl	4082d4 <__adddf3>
  407cba:	4602      	mov	r2, r0
  407cbc:	460b      	mov	r3, r1
  407cbe:	4628      	mov	r0, r5
  407cc0:	4621      	mov	r1, r4
  407cc2:	f000 fb05 	bl	4082d0 <__aeabi_dsub>
  407cc6:	b005      	add	sp, #20
  407cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407ccc:	e9dd 2300 	ldrd	r2, r3, [sp]
  407cd0:	4630      	mov	r0, r6
  407cd2:	4639      	mov	r1, r7
  407cd4:	f000 fcb0 	bl	408638 <__aeabi_dmul>
  407cd8:	a315      	add	r3, pc, #84	; (adr r3, 407d30 <__kernel_sin+0x160>)
  407cda:	e9d3 2300 	ldrd	r2, r3, [r3]
  407cde:	f000 faf7 	bl	4082d0 <__aeabi_dsub>
  407ce2:	4652      	mov	r2, sl
  407ce4:	465b      	mov	r3, fp
  407ce6:	f000 fca7 	bl	408638 <__aeabi_dmul>
  407cea:	462a      	mov	r2, r5
  407cec:	4623      	mov	r3, r4
  407cee:	f000 faf1 	bl	4082d4 <__adddf3>
  407cf2:	b005      	add	sp, #20
  407cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407cf8:	4628      	mov	r0, r5
  407cfa:	4621      	mov	r1, r4
  407cfc:	b005      	add	sp, #20
  407cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d02:	bf00      	nop
  407d04:	f3af 8000 	nop.w
  407d08:	5acfd57c 	.word	0x5acfd57c
  407d0c:	3de5d93a 	.word	0x3de5d93a
  407d10:	8a2b9ceb 	.word	0x8a2b9ceb
  407d14:	3e5ae5e6 	.word	0x3e5ae5e6
  407d18:	57b1fe7d 	.word	0x57b1fe7d
  407d1c:	3ec71de3 	.word	0x3ec71de3
  407d20:	19c161d5 	.word	0x19c161d5
  407d24:	3f2a01a0 	.word	0x3f2a01a0
  407d28:	1110f8a6 	.word	0x1110f8a6
  407d2c:	3f811111 	.word	0x3f811111
  407d30:	55555549 	.word	0x55555549
  407d34:	3fc55555 	.word	0x3fc55555
  407d38:	3fe00000 	.word	0x3fe00000
  407d3c:	00000000 	.word	0x00000000

00407d40 <atan>:
  407d40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407d44:	4bb2      	ldr	r3, [pc, #712]	; (408010 <atan+0x2d0>)
  407d46:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
  407d4a:	460d      	mov	r5, r1
  407d4c:	4604      	mov	r4, r0
  407d4e:	4598      	cmp	r8, r3
  407d50:	468b      	mov	fp, r1
  407d52:	dd11      	ble.n	407d78 <atan+0x38>
  407d54:	4baf      	ldr	r3, [pc, #700]	; (408014 <atan+0x2d4>)
  407d56:	4598      	cmp	r8, r3
  407d58:	dc04      	bgt.n	407d64 <atan+0x24>
  407d5a:	f040 80db 	bne.w	407f14 <atan+0x1d4>
  407d5e:	2800      	cmp	r0, #0
  407d60:	f000 80d8 	beq.w	407f14 <atan+0x1d4>
  407d64:	4620      	mov	r0, r4
  407d66:	4622      	mov	r2, r4
  407d68:	4629      	mov	r1, r5
  407d6a:	462b      	mov	r3, r5
  407d6c:	f000 fab2 	bl	4082d4 <__adddf3>
  407d70:	4604      	mov	r4, r0
  407d72:	4620      	mov	r0, r4
  407d74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d78:	4ba7      	ldr	r3, [pc, #668]	; (408018 <atan+0x2d8>)
  407d7a:	4598      	cmp	r8, r3
  407d7c:	f300 80ad 	bgt.w	407eda <atan+0x19a>
  407d80:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
  407d84:	4598      	cmp	r8, r3
  407d86:	f340 8098 	ble.w	407eba <atan+0x17a>
  407d8a:	f04f 3aff 	mov.w	sl, #4294967295
  407d8e:	4622      	mov	r2, r4
  407d90:	462b      	mov	r3, r5
  407d92:	4620      	mov	r0, r4
  407d94:	4629      	mov	r1, r5
  407d96:	f000 fc4f 	bl	408638 <__aeabi_dmul>
  407d9a:	4602      	mov	r2, r0
  407d9c:	460b      	mov	r3, r1
  407d9e:	4680      	mov	r8, r0
  407da0:	4689      	mov	r9, r1
  407da2:	f000 fc49 	bl	408638 <__aeabi_dmul>
  407da6:	4606      	mov	r6, r0
  407da8:	460f      	mov	r7, r1
  407daa:	a381      	add	r3, pc, #516	; (adr r3, 407fb0 <atan+0x270>)
  407dac:	e9d3 2300 	ldrd	r2, r3, [r3]
  407db0:	f000 fc42 	bl	408638 <__aeabi_dmul>
  407db4:	a380      	add	r3, pc, #512	; (adr r3, 407fb8 <atan+0x278>)
  407db6:	e9d3 2300 	ldrd	r2, r3, [r3]
  407dba:	f000 fa8b 	bl	4082d4 <__adddf3>
  407dbe:	4632      	mov	r2, r6
  407dc0:	463b      	mov	r3, r7
  407dc2:	f000 fc39 	bl	408638 <__aeabi_dmul>
  407dc6:	a37e      	add	r3, pc, #504	; (adr r3, 407fc0 <atan+0x280>)
  407dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
  407dcc:	f000 fa82 	bl	4082d4 <__adddf3>
  407dd0:	4632      	mov	r2, r6
  407dd2:	463b      	mov	r3, r7
  407dd4:	f000 fc30 	bl	408638 <__aeabi_dmul>
  407dd8:	a37b      	add	r3, pc, #492	; (adr r3, 407fc8 <atan+0x288>)
  407dda:	e9d3 2300 	ldrd	r2, r3, [r3]
  407dde:	f000 fa79 	bl	4082d4 <__adddf3>
  407de2:	4632      	mov	r2, r6
  407de4:	463b      	mov	r3, r7
  407de6:	f000 fc27 	bl	408638 <__aeabi_dmul>
  407dea:	a379      	add	r3, pc, #484	; (adr r3, 407fd0 <atan+0x290>)
  407dec:	e9d3 2300 	ldrd	r2, r3, [r3]
  407df0:	f000 fa70 	bl	4082d4 <__adddf3>
  407df4:	4632      	mov	r2, r6
  407df6:	463b      	mov	r3, r7
  407df8:	f000 fc1e 	bl	408638 <__aeabi_dmul>
  407dfc:	a376      	add	r3, pc, #472	; (adr r3, 407fd8 <atan+0x298>)
  407dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
  407e02:	f000 fa67 	bl	4082d4 <__adddf3>
  407e06:	4642      	mov	r2, r8
  407e08:	464b      	mov	r3, r9
  407e0a:	f000 fc15 	bl	408638 <__aeabi_dmul>
  407e0e:	4680      	mov	r8, r0
  407e10:	4689      	mov	r9, r1
  407e12:	4630      	mov	r0, r6
  407e14:	4639      	mov	r1, r7
  407e16:	a372      	add	r3, pc, #456	; (adr r3, 407fe0 <atan+0x2a0>)
  407e18:	e9d3 2300 	ldrd	r2, r3, [r3]
  407e1c:	f000 fc0c 	bl	408638 <__aeabi_dmul>
  407e20:	a371      	add	r3, pc, #452	; (adr r3, 407fe8 <atan+0x2a8>)
  407e22:	e9d3 2300 	ldrd	r2, r3, [r3]
  407e26:	f000 fa53 	bl	4082d0 <__aeabi_dsub>
  407e2a:	4632      	mov	r2, r6
  407e2c:	463b      	mov	r3, r7
  407e2e:	f000 fc03 	bl	408638 <__aeabi_dmul>
  407e32:	a36f      	add	r3, pc, #444	; (adr r3, 407ff0 <atan+0x2b0>)
  407e34:	e9d3 2300 	ldrd	r2, r3, [r3]
  407e38:	f000 fa4a 	bl	4082d0 <__aeabi_dsub>
  407e3c:	4632      	mov	r2, r6
  407e3e:	463b      	mov	r3, r7
  407e40:	f000 fbfa 	bl	408638 <__aeabi_dmul>
  407e44:	a36c      	add	r3, pc, #432	; (adr r3, 407ff8 <atan+0x2b8>)
  407e46:	e9d3 2300 	ldrd	r2, r3, [r3]
  407e4a:	f000 fa41 	bl	4082d0 <__aeabi_dsub>
  407e4e:	4632      	mov	r2, r6
  407e50:	463b      	mov	r3, r7
  407e52:	f000 fbf1 	bl	408638 <__aeabi_dmul>
  407e56:	a36a      	add	r3, pc, #424	; (adr r3, 408000 <atan+0x2c0>)
  407e58:	e9d3 2300 	ldrd	r2, r3, [r3]
  407e5c:	f000 fa38 	bl	4082d0 <__aeabi_dsub>
  407e60:	4632      	mov	r2, r6
  407e62:	463b      	mov	r3, r7
  407e64:	f000 fbe8 	bl	408638 <__aeabi_dmul>
  407e68:	f1ba 3fff 	cmp.w	sl, #4294967295
  407e6c:	4602      	mov	r2, r0
  407e6e:	460b      	mov	r3, r1
  407e70:	d05a      	beq.n	407f28 <atan+0x1e8>
  407e72:	4640      	mov	r0, r8
  407e74:	4649      	mov	r1, r9
  407e76:	f000 fa2d 	bl	4082d4 <__adddf3>
  407e7a:	4622      	mov	r2, r4
  407e7c:	462b      	mov	r3, r5
  407e7e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
  407e82:	f000 fbd9 	bl	408638 <__aeabi_dmul>
  407e86:	4e65      	ldr	r6, [pc, #404]	; (40801c <atan+0x2dc>)
  407e88:	4b65      	ldr	r3, [pc, #404]	; (408020 <atan+0x2e0>)
  407e8a:	4456      	add	r6, sl
  407e8c:	449a      	add	sl, r3
  407e8e:	e9da 2300 	ldrd	r2, r3, [sl]
  407e92:	f000 fa1d 	bl	4082d0 <__aeabi_dsub>
  407e96:	4622      	mov	r2, r4
  407e98:	462b      	mov	r3, r5
  407e9a:	f000 fa19 	bl	4082d0 <__aeabi_dsub>
  407e9e:	4602      	mov	r2, r0
  407ea0:	460b      	mov	r3, r1
  407ea2:	e9d6 0100 	ldrd	r0, r1, [r6]
  407ea6:	f000 fa13 	bl	4082d0 <__aeabi_dsub>
  407eaa:	f1bb 0f00 	cmp.w	fp, #0
  407eae:	4604      	mov	r4, r0
  407eb0:	f6bf af5f 	bge.w	407d72 <atan+0x32>
  407eb4:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  407eb8:	e75b      	b.n	407d72 <atan+0x32>
  407eba:	a353      	add	r3, pc, #332	; (adr r3, 408008 <atan+0x2c8>)
  407ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ec0:	f000 fa08 	bl	4082d4 <__adddf3>
  407ec4:	2200      	movs	r2, #0
  407ec6:	4b57      	ldr	r3, [pc, #348]	; (408024 <atan+0x2e4>)
  407ec8:	f000 fe46 	bl	408b58 <__aeabi_dcmpgt>
  407ecc:	2800      	cmp	r0, #0
  407ece:	f43f af5c 	beq.w	407d8a <atan+0x4a>
  407ed2:	4629      	mov	r1, r5
  407ed4:	4620      	mov	r0, r4
  407ed6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407eda:	f000 f8b3 	bl	408044 <fabs>
  407ede:	4b52      	ldr	r3, [pc, #328]	; (408028 <atan+0x2e8>)
  407ee0:	4606      	mov	r6, r0
  407ee2:	460f      	mov	r7, r1
  407ee4:	4598      	cmp	r8, r3
  407ee6:	dc2f      	bgt.n	407f48 <atan+0x208>
  407ee8:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
  407eec:	4598      	cmp	r8, r3
  407eee:	dc54      	bgt.n	407f9a <atan+0x25a>
  407ef0:	4602      	mov	r2, r0
  407ef2:	460b      	mov	r3, r1
  407ef4:	f000 f9ee 	bl	4082d4 <__adddf3>
  407ef8:	2200      	movs	r2, #0
  407efa:	4b4a      	ldr	r3, [pc, #296]	; (408024 <atan+0x2e4>)
  407efc:	f04f 0a00 	mov.w	sl, #0
  407f00:	f000 f9e6 	bl	4082d0 <__aeabi_dsub>
  407f04:	2200      	movs	r2, #0
  407f06:	4604      	mov	r4, r0
  407f08:	460d      	mov	r5, r1
  407f0a:	4630      	mov	r0, r6
  407f0c:	4639      	mov	r1, r7
  407f0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  407f12:	e02c      	b.n	407f6e <atan+0x22e>
  407f14:	4b45      	ldr	r3, [pc, #276]	; (40802c <atan+0x2ec>)
  407f16:	4c46      	ldr	r4, [pc, #280]	; (408030 <atan+0x2f0>)
  407f18:	4946      	ldr	r1, [pc, #280]	; (408034 <atan+0x2f4>)
  407f1a:	4620      	mov	r0, r4
  407f1c:	f1bb 0f00 	cmp.w	fp, #0
  407f20:	bfc8      	it	gt
  407f22:	4619      	movgt	r1, r3
  407f24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f28:	4640      	mov	r0, r8
  407f2a:	4649      	mov	r1, r9
  407f2c:	f000 f9d2 	bl	4082d4 <__adddf3>
  407f30:	4622      	mov	r2, r4
  407f32:	462b      	mov	r3, r5
  407f34:	f000 fb80 	bl	408638 <__aeabi_dmul>
  407f38:	4602      	mov	r2, r0
  407f3a:	460b      	mov	r3, r1
  407f3c:	4620      	mov	r0, r4
  407f3e:	4629      	mov	r1, r5
  407f40:	f000 f9c6 	bl	4082d0 <__aeabi_dsub>
  407f44:	4604      	mov	r4, r0
  407f46:	e714      	b.n	407d72 <atan+0x32>
  407f48:	4b3b      	ldr	r3, [pc, #236]	; (408038 <atan+0x2f8>)
  407f4a:	4598      	cmp	r8, r3
  407f4c:	dc1a      	bgt.n	407f84 <atan+0x244>
  407f4e:	2200      	movs	r2, #0
  407f50:	4b3a      	ldr	r3, [pc, #232]	; (40803c <atan+0x2fc>)
  407f52:	f000 f9bd 	bl	4082d0 <__aeabi_dsub>
  407f56:	2200      	movs	r2, #0
  407f58:	4604      	mov	r4, r0
  407f5a:	460d      	mov	r5, r1
  407f5c:	4630      	mov	r0, r6
  407f5e:	4639      	mov	r1, r7
  407f60:	4b36      	ldr	r3, [pc, #216]	; (40803c <atan+0x2fc>)
  407f62:	f04f 0a02 	mov.w	sl, #2
  407f66:	f000 fb67 	bl	408638 <__aeabi_dmul>
  407f6a:	2200      	movs	r2, #0
  407f6c:	4b2d      	ldr	r3, [pc, #180]	; (408024 <atan+0x2e4>)
  407f6e:	f000 f9b1 	bl	4082d4 <__adddf3>
  407f72:	4602      	mov	r2, r0
  407f74:	460b      	mov	r3, r1
  407f76:	4620      	mov	r0, r4
  407f78:	4629      	mov	r1, r5
  407f7a:	f000 fc87 	bl	40888c <__aeabi_ddiv>
  407f7e:	4604      	mov	r4, r0
  407f80:	460d      	mov	r5, r1
  407f82:	e704      	b.n	407d8e <atan+0x4e>
  407f84:	4602      	mov	r2, r0
  407f86:	460b      	mov	r3, r1
  407f88:	2000      	movs	r0, #0
  407f8a:	492d      	ldr	r1, [pc, #180]	; (408040 <atan+0x300>)
  407f8c:	f000 fc7e 	bl	40888c <__aeabi_ddiv>
  407f90:	f04f 0a03 	mov.w	sl, #3
  407f94:	4604      	mov	r4, r0
  407f96:	460d      	mov	r5, r1
  407f98:	e6f9      	b.n	407d8e <atan+0x4e>
  407f9a:	2200      	movs	r2, #0
  407f9c:	4b21      	ldr	r3, [pc, #132]	; (408024 <atan+0x2e4>)
  407f9e:	f000 f997 	bl	4082d0 <__aeabi_dsub>
  407fa2:	f04f 0a01 	mov.w	sl, #1
  407fa6:	4604      	mov	r4, r0
  407fa8:	460d      	mov	r5, r1
  407faa:	4630      	mov	r0, r6
  407fac:	4639      	mov	r1, r7
  407fae:	e7dc      	b.n	407f6a <atan+0x22a>
  407fb0:	e322da11 	.word	0xe322da11
  407fb4:	3f90ad3a 	.word	0x3f90ad3a
  407fb8:	24760deb 	.word	0x24760deb
  407fbc:	3fa97b4b 	.word	0x3fa97b4b
  407fc0:	a0d03d51 	.word	0xa0d03d51
  407fc4:	3fb10d66 	.word	0x3fb10d66
  407fc8:	c54c206e 	.word	0xc54c206e
  407fcc:	3fb745cd 	.word	0x3fb745cd
  407fd0:	920083ff 	.word	0x920083ff
  407fd4:	3fc24924 	.word	0x3fc24924
  407fd8:	5555550d 	.word	0x5555550d
  407fdc:	3fd55555 	.word	0x3fd55555
  407fe0:	2c6a6c2f 	.word	0x2c6a6c2f
  407fe4:	bfa2b444 	.word	0xbfa2b444
  407fe8:	52defd9a 	.word	0x52defd9a
  407fec:	3fadde2d 	.word	0x3fadde2d
  407ff0:	af749a6d 	.word	0xaf749a6d
  407ff4:	3fb3b0f2 	.word	0x3fb3b0f2
  407ff8:	fe231671 	.word	0xfe231671
  407ffc:	3fbc71c6 	.word	0x3fbc71c6
  408000:	9998ebc4 	.word	0x9998ebc4
  408004:	3fc99999 	.word	0x3fc99999
  408008:	8800759c 	.word	0x8800759c
  40800c:	7e37e43c 	.word	0x7e37e43c
  408010:	440fffff 	.word	0x440fffff
  408014:	7ff00000 	.word	0x7ff00000
  408018:	3fdbffff 	.word	0x3fdbffff
  40801c:	0040fa70 	.word	0x0040fa70
  408020:	0040fa50 	.word	0x0040fa50
  408024:	3ff00000 	.word	0x3ff00000
  408028:	3ff2ffff 	.word	0x3ff2ffff
  40802c:	3ff921fb 	.word	0x3ff921fb
  408030:	54442d18 	.word	0x54442d18
  408034:	bff921fb 	.word	0xbff921fb
  408038:	40037fff 	.word	0x40037fff
  40803c:	3ff80000 	.word	0x3ff80000
  408040:	bff00000 	.word	0xbff00000

00408044 <fabs>:
  408044:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408048:	4770      	bx	lr
  40804a:	bf00      	nop
  40804c:	0000      	movs	r0, r0
	...

00408050 <floor>:
  408050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408054:	f3c1 580a 	ubfx	r8, r1, #20, #11
  408058:	460b      	mov	r3, r1
  40805a:	4604      	mov	r4, r0
  40805c:	460d      	mov	r5, r1
  40805e:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
  408062:	4602      	mov	r2, r0
  408064:	4689      	mov	r9, r1
  408066:	4607      	mov	r7, r0
  408068:	2e13      	cmp	r6, #19
  40806a:	dc1d      	bgt.n	4080a8 <floor+0x58>
  40806c:	2e00      	cmp	r6, #0
  40806e:	db40      	blt.n	4080f2 <floor+0xa2>
  408070:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 40815c <floor+0x10c>
  408074:	fa48 f806 	asr.w	r8, r8, r6
  408078:	ea08 0e01 	and.w	lr, r8, r1
  40807c:	ea5e 0202 	orrs.w	r2, lr, r2
  408080:	d017      	beq.n	4080b2 <floor+0x62>
  408082:	a333      	add	r3, pc, #204	; (adr r3, 408150 <floor+0x100>)
  408084:	e9d3 2300 	ldrd	r2, r3, [r3]
  408088:	f000 f924 	bl	4082d4 <__adddf3>
  40808c:	2200      	movs	r2, #0
  40808e:	2300      	movs	r3, #0
  408090:	f000 fd62 	bl	408b58 <__aeabi_dcmpgt>
  408094:	b120      	cbz	r0, 4080a0 <floor+0x50>
  408096:	2d00      	cmp	r5, #0
  408098:	db40      	blt.n	40811c <floor+0xcc>
  40809a:	ea29 0508 	bic.w	r5, r9, r8
  40809e:	2700      	movs	r7, #0
  4080a0:	4638      	mov	r0, r7
  4080a2:	4629      	mov	r1, r5
  4080a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4080a8:	2e33      	cmp	r6, #51	; 0x33
  4080aa:	dd06      	ble.n	4080ba <floor+0x6a>
  4080ac:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  4080b0:	d02f      	beq.n	408112 <floor+0xc2>
  4080b2:	4620      	mov	r0, r4
  4080b4:	4619      	mov	r1, r3
  4080b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4080ba:	f2a8 4213 	subw	r2, r8, #1043	; 0x413
  4080be:	f04f 3aff 	mov.w	sl, #4294967295
  4080c2:	fa2a fa02 	lsr.w	sl, sl, r2
  4080c6:	ea1a 0f00 	tst.w	sl, r0
  4080ca:	d0f2      	beq.n	4080b2 <floor+0x62>
  4080cc:	a320      	add	r3, pc, #128	; (adr r3, 408150 <floor+0x100>)
  4080ce:	e9d3 2300 	ldrd	r2, r3, [r3]
  4080d2:	f000 f8ff 	bl	4082d4 <__adddf3>
  4080d6:	2200      	movs	r2, #0
  4080d8:	2300      	movs	r3, #0
  4080da:	f000 fd3d 	bl	408b58 <__aeabi_dcmpgt>
  4080de:	2800      	cmp	r0, #0
  4080e0:	d0de      	beq.n	4080a0 <floor+0x50>
  4080e2:	2d00      	cmp	r5, #0
  4080e4:	db1f      	blt.n	408126 <floor+0xd6>
  4080e6:	464d      	mov	r5, r9
  4080e8:	ea27 070a 	bic.w	r7, r7, sl
  4080ec:	4629      	mov	r1, r5
  4080ee:	4638      	mov	r0, r7
  4080f0:	e7d8      	b.n	4080a4 <floor+0x54>
  4080f2:	a317      	add	r3, pc, #92	; (adr r3, 408150 <floor+0x100>)
  4080f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4080f8:	f000 f8ec 	bl	4082d4 <__adddf3>
  4080fc:	2200      	movs	r2, #0
  4080fe:	2300      	movs	r3, #0
  408100:	f000 fd2a 	bl	408b58 <__aeabi_dcmpgt>
  408104:	2800      	cmp	r0, #0
  408106:	d0cb      	beq.n	4080a0 <floor+0x50>
  408108:	2d00      	cmp	r5, #0
  40810a:	db19      	blt.n	408140 <floor+0xf0>
  40810c:	2700      	movs	r7, #0
  40810e:	463d      	mov	r5, r7
  408110:	e7c6      	b.n	4080a0 <floor+0x50>
  408112:	4602      	mov	r2, r0
  408114:	460b      	mov	r3, r1
  408116:	f000 f8dd 	bl	4082d4 <__adddf3>
  40811a:	e7cc      	b.n	4080b6 <floor+0x66>
  40811c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  408120:	4133      	asrs	r3, r6
  408122:	4499      	add	r9, r3
  408124:	e7b9      	b.n	40809a <floor+0x4a>
  408126:	2e14      	cmp	r6, #20
  408128:	d007      	beq.n	40813a <floor+0xea>
  40812a:	f240 4233 	movw	r2, #1075	; 0x433
  40812e:	2301      	movs	r3, #1
  408130:	ebc8 0202 	rsb	r2, r8, r2
  408134:	4093      	lsls	r3, r2
  408136:	191f      	adds	r7, r3, r4
  408138:	d3d5      	bcc.n	4080e6 <floor+0x96>
  40813a:	f109 0901 	add.w	r9, r9, #1
  40813e:	e7d2      	b.n	4080e6 <floor+0x96>
  408140:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
  408144:	ea53 0704 	orrs.w	r7, r3, r4
  408148:	d0aa      	beq.n	4080a0 <floor+0x50>
  40814a:	2700      	movs	r7, #0
  40814c:	4d02      	ldr	r5, [pc, #8]	; (408158 <floor+0x108>)
  40814e:	e7a7      	b.n	4080a0 <floor+0x50>
  408150:	8800759c 	.word	0x8800759c
  408154:	7e37e43c 	.word	0x7e37e43c
  408158:	bff00000 	.word	0xbff00000
  40815c:	000fffff 	.word	0x000fffff

00408160 <__fpclassifyd>:
  408160:	fab0 f080 	clz	r0, r0
  408164:	f031 4100 	bics.w	r1, r1, #2147483648	; 0x80000000
  408168:	ea4f 1050 	mov.w	r0, r0, lsr #5
  40816c:	d102      	bne.n	408174 <__fpclassifyd+0x14>
  40816e:	b108      	cbz	r0, 408174 <__fpclassifyd+0x14>
  408170:	2002      	movs	r0, #2
  408172:	4770      	bx	lr
  408174:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  408178:	4b08      	ldr	r3, [pc, #32]	; (40819c <__fpclassifyd+0x3c>)
  40817a:	429a      	cmp	r2, r3
  40817c:	d801      	bhi.n	408182 <__fpclassifyd+0x22>
  40817e:	2004      	movs	r0, #4
  408180:	4770      	bx	lr
  408182:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  408186:	d201      	bcs.n	40818c <__fpclassifyd+0x2c>
  408188:	2003      	movs	r0, #3
  40818a:	4770      	bx	lr
  40818c:	4b04      	ldr	r3, [pc, #16]	; (4081a0 <__fpclassifyd+0x40>)
  40818e:	4299      	cmp	r1, r3
  408190:	bf14      	ite	ne
  408192:	2000      	movne	r0, #0
  408194:	f000 0001 	andeq.w	r0, r0, #1
  408198:	4770      	bx	lr
  40819a:	bf00      	nop
  40819c:	7fdfffff 	.word	0x7fdfffff
  4081a0:	7ff00000 	.word	0x7ff00000

004081a4 <matherr>:
  4081a4:	2000      	movs	r0, #0
  4081a6:	4770      	bx	lr

004081a8 <nan>:
  4081a8:	2000      	movs	r0, #0
  4081aa:	4901      	ldr	r1, [pc, #4]	; (4081b0 <nan+0x8>)
  4081ac:	4770      	bx	lr
  4081ae:	bf00      	nop
  4081b0:	7ff80000 	.word	0x7ff80000
  4081b4:	00000000 	.word	0x00000000

004081b8 <scalbn>:
  4081b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4081ba:	f3c1 530a 	ubfx	r3, r1, #20, #11
  4081be:	4604      	mov	r4, r0
  4081c0:	460d      	mov	r5, r1
  4081c2:	4617      	mov	r7, r2
  4081c4:	460e      	mov	r6, r1
  4081c6:	bb1b      	cbnz	r3, 408210 <scalbn+0x58>
  4081c8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4081cc:	ea56 0300 	orrs.w	r3, r6, r0
  4081d0:	d030      	beq.n	408234 <scalbn+0x7c>
  4081d2:	4b35      	ldr	r3, [pc, #212]	; (4082a8 <scalbn+0xf0>)
  4081d4:	2200      	movs	r2, #0
  4081d6:	f000 fa2f 	bl	408638 <__aeabi_dmul>
  4081da:	4b34      	ldr	r3, [pc, #208]	; (4082ac <scalbn+0xf4>)
  4081dc:	4604      	mov	r4, r0
  4081de:	460d      	mov	r5, r1
  4081e0:	429f      	cmp	r7, r3
  4081e2:	460e      	mov	r6, r1
  4081e4:	db35      	blt.n	408252 <scalbn+0x9a>
  4081e6:	f3c1 530a 	ubfx	r3, r1, #20, #11
  4081ea:	f240 72fe 	movw	r2, #2046	; 0x7fe
  4081ee:	3b36      	subs	r3, #54	; 0x36
  4081f0:	443b      	add	r3, r7
  4081f2:	4293      	cmp	r3, r2
  4081f4:	dd15      	ble.n	408222 <scalbn+0x6a>
  4081f6:	4622      	mov	r2, r4
  4081f8:	462b      	mov	r3, r5
  4081fa:	a127      	add	r1, pc, #156	; (adr r1, 408298 <scalbn+0xe0>)
  4081fc:	e9d1 0100 	ldrd	r0, r1, [r1]
  408200:	f000 f85a 	bl	4082b8 <copysign>
  408204:	a324      	add	r3, pc, #144	; (adr r3, 408298 <scalbn+0xe0>)
  408206:	e9d3 2300 	ldrd	r2, r3, [r3]
  40820a:	f000 fa15 	bl	408638 <__aeabi_dmul>
  40820e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408210:	f240 72ff 	movw	r2, #2047	; 0x7ff
  408214:	4293      	cmp	r3, r2
  408216:	d022      	beq.n	40825e <scalbn+0xa6>
  408218:	443b      	add	r3, r7
  40821a:	f240 72fe 	movw	r2, #2046	; 0x7fe
  40821e:	4293      	cmp	r3, r2
  408220:	dce9      	bgt.n	4081f6 <scalbn+0x3e>
  408222:	2b00      	cmp	r3, #0
  408224:	dd07      	ble.n	408236 <scalbn+0x7e>
  408226:	4a22      	ldr	r2, [pc, #136]	; (4082b0 <scalbn+0xf8>)
  408228:	4620      	mov	r0, r4
  40822a:	4032      	ands	r2, r6
  40822c:	ea42 5503 	orr.w	r5, r2, r3, lsl #20
  408230:	4629      	mov	r1, r5
  408232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408236:	f113 0f35 	cmn.w	r3, #53	; 0x35
  40823a:	da15      	bge.n	408268 <scalbn+0xb0>
  40823c:	f24c 3350 	movw	r3, #50000	; 0xc350
  408240:	4622      	mov	r2, r4
  408242:	429f      	cmp	r7, r3
  408244:	462b      	mov	r3, r5
  408246:	dc1c      	bgt.n	408282 <scalbn+0xca>
  408248:	a115      	add	r1, pc, #84	; (adr r1, 4082a0 <scalbn+0xe8>)
  40824a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40824e:	f000 f833 	bl	4082b8 <copysign>
  408252:	a313      	add	r3, pc, #76	; (adr r3, 4082a0 <scalbn+0xe8>)
  408254:	e9d3 2300 	ldrd	r2, r3, [r3]
  408258:	f000 f9ee 	bl	408638 <__aeabi_dmul>
  40825c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40825e:	4602      	mov	r2, r0
  408260:	460b      	mov	r3, r1
  408262:	f000 f837 	bl	4082d4 <__adddf3>
  408266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408268:	4811      	ldr	r0, [pc, #68]	; (4082b0 <scalbn+0xf8>)
  40826a:	f103 0136 	add.w	r1, r3, #54	; 0x36
  40826e:	2200      	movs	r2, #0
  408270:	4b10      	ldr	r3, [pc, #64]	; (4082b4 <scalbn+0xfc>)
  408272:	4030      	ands	r0, r6
  408274:	ea40 5501 	orr.w	r5, r0, r1, lsl #20
  408278:	4620      	mov	r0, r4
  40827a:	4629      	mov	r1, r5
  40827c:	f000 f9dc 	bl	408638 <__aeabi_dmul>
  408280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408282:	a105      	add	r1, pc, #20	; (adr r1, 408298 <scalbn+0xe0>)
  408284:	e9d1 0100 	ldrd	r0, r1, [r1]
  408288:	f000 f816 	bl	4082b8 <copysign>
  40828c:	a302      	add	r3, pc, #8	; (adr r3, 408298 <scalbn+0xe0>)
  40828e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408292:	f000 f9d1 	bl	408638 <__aeabi_dmul>
  408296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408298:	8800759c 	.word	0x8800759c
  40829c:	7e37e43c 	.word	0x7e37e43c
  4082a0:	c2f8f359 	.word	0xc2f8f359
  4082a4:	01a56e1f 	.word	0x01a56e1f
  4082a8:	43500000 	.word	0x43500000
  4082ac:	ffff3cb0 	.word	0xffff3cb0
  4082b0:	800fffff 	.word	0x800fffff
  4082b4:	3c900000 	.word	0x3c900000

004082b8 <copysign>:
  4082b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  4082bc:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  4082c0:	ea43 0102 	orr.w	r1, r3, r2
  4082c4:	4770      	bx	lr
  4082c6:	bf00      	nop

004082c8 <__aeabi_drsub>:
  4082c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4082cc:	e002      	b.n	4082d4 <__adddf3>
  4082ce:	bf00      	nop

004082d0 <__aeabi_dsub>:
  4082d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004082d4 <__adddf3>:
  4082d4:	b530      	push	{r4, r5, lr}
  4082d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4082da:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4082de:	ea94 0f05 	teq	r4, r5
  4082e2:	bf08      	it	eq
  4082e4:	ea90 0f02 	teqeq	r0, r2
  4082e8:	bf1f      	itttt	ne
  4082ea:	ea54 0c00 	orrsne.w	ip, r4, r0
  4082ee:	ea55 0c02 	orrsne.w	ip, r5, r2
  4082f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4082f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4082fa:	f000 80e2 	beq.w	4084c2 <__adddf3+0x1ee>
  4082fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
  408302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  408306:	bfb8      	it	lt
  408308:	426d      	neglt	r5, r5
  40830a:	dd0c      	ble.n	408326 <__adddf3+0x52>
  40830c:	442c      	add	r4, r5
  40830e:	ea80 0202 	eor.w	r2, r0, r2
  408312:	ea81 0303 	eor.w	r3, r1, r3
  408316:	ea82 0000 	eor.w	r0, r2, r0
  40831a:	ea83 0101 	eor.w	r1, r3, r1
  40831e:	ea80 0202 	eor.w	r2, r0, r2
  408322:	ea81 0303 	eor.w	r3, r1, r3
  408326:	2d36      	cmp	r5, #54	; 0x36
  408328:	bf88      	it	hi
  40832a:	bd30      	pophi	{r4, r5, pc}
  40832c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408330:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408334:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  408338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40833c:	d002      	beq.n	408344 <__adddf3+0x70>
  40833e:	4240      	negs	r0, r0
  408340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408344:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  408348:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40834c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  408350:	d002      	beq.n	408358 <__adddf3+0x84>
  408352:	4252      	negs	r2, r2
  408354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408358:	ea94 0f05 	teq	r4, r5
  40835c:	f000 80a7 	beq.w	4084ae <__adddf3+0x1da>
  408360:	f1a4 0401 	sub.w	r4, r4, #1
  408364:	f1d5 0e20 	rsbs	lr, r5, #32
  408368:	db0d      	blt.n	408386 <__adddf3+0xb2>
  40836a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40836e:	fa22 f205 	lsr.w	r2, r2, r5
  408372:	1880      	adds	r0, r0, r2
  408374:	f141 0100 	adc.w	r1, r1, #0
  408378:	fa03 f20e 	lsl.w	r2, r3, lr
  40837c:	1880      	adds	r0, r0, r2
  40837e:	fa43 f305 	asr.w	r3, r3, r5
  408382:	4159      	adcs	r1, r3
  408384:	e00e      	b.n	4083a4 <__adddf3+0xd0>
  408386:	f1a5 0520 	sub.w	r5, r5, #32
  40838a:	f10e 0e20 	add.w	lr, lr, #32
  40838e:	2a01      	cmp	r2, #1
  408390:	fa03 fc0e 	lsl.w	ip, r3, lr
  408394:	bf28      	it	cs
  408396:	f04c 0c02 	orrcs.w	ip, ip, #2
  40839a:	fa43 f305 	asr.w	r3, r3, r5
  40839e:	18c0      	adds	r0, r0, r3
  4083a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4083a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4083a8:	d507      	bpl.n	4083ba <__adddf3+0xe6>
  4083aa:	f04f 0e00 	mov.w	lr, #0
  4083ae:	f1dc 0c00 	rsbs	ip, ip, #0
  4083b2:	eb7e 0000 	sbcs.w	r0, lr, r0
  4083b6:	eb6e 0101 	sbc.w	r1, lr, r1
  4083ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4083be:	d31b      	bcc.n	4083f8 <__adddf3+0x124>
  4083c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4083c4:	d30c      	bcc.n	4083e0 <__adddf3+0x10c>
  4083c6:	0849      	lsrs	r1, r1, #1
  4083c8:	ea5f 0030 	movs.w	r0, r0, rrx
  4083cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4083d0:	f104 0401 	add.w	r4, r4, #1
  4083d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4083d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4083dc:	f080 809a 	bcs.w	408514 <__adddf3+0x240>
  4083e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4083e4:	bf08      	it	eq
  4083e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4083ea:	f150 0000 	adcs.w	r0, r0, #0
  4083ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4083f2:	ea41 0105 	orr.w	r1, r1, r5
  4083f6:	bd30      	pop	{r4, r5, pc}
  4083f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4083fc:	4140      	adcs	r0, r0
  4083fe:	eb41 0101 	adc.w	r1, r1, r1
  408402:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408406:	f1a4 0401 	sub.w	r4, r4, #1
  40840a:	d1e9      	bne.n	4083e0 <__adddf3+0x10c>
  40840c:	f091 0f00 	teq	r1, #0
  408410:	bf04      	itt	eq
  408412:	4601      	moveq	r1, r0
  408414:	2000      	moveq	r0, #0
  408416:	fab1 f381 	clz	r3, r1
  40841a:	bf08      	it	eq
  40841c:	3320      	addeq	r3, #32
  40841e:	f1a3 030b 	sub.w	r3, r3, #11
  408422:	f1b3 0220 	subs.w	r2, r3, #32
  408426:	da0c      	bge.n	408442 <__adddf3+0x16e>
  408428:	320c      	adds	r2, #12
  40842a:	dd08      	ble.n	40843e <__adddf3+0x16a>
  40842c:	f102 0c14 	add.w	ip, r2, #20
  408430:	f1c2 020c 	rsb	r2, r2, #12
  408434:	fa01 f00c 	lsl.w	r0, r1, ip
  408438:	fa21 f102 	lsr.w	r1, r1, r2
  40843c:	e00c      	b.n	408458 <__adddf3+0x184>
  40843e:	f102 0214 	add.w	r2, r2, #20
  408442:	bfd8      	it	le
  408444:	f1c2 0c20 	rsble	ip, r2, #32
  408448:	fa01 f102 	lsl.w	r1, r1, r2
  40844c:	fa20 fc0c 	lsr.w	ip, r0, ip
  408450:	bfdc      	itt	le
  408452:	ea41 010c 	orrle.w	r1, r1, ip
  408456:	4090      	lslle	r0, r2
  408458:	1ae4      	subs	r4, r4, r3
  40845a:	bfa2      	ittt	ge
  40845c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  408460:	4329      	orrge	r1, r5
  408462:	bd30      	popge	{r4, r5, pc}
  408464:	ea6f 0404 	mvn.w	r4, r4
  408468:	3c1f      	subs	r4, #31
  40846a:	da1c      	bge.n	4084a6 <__adddf3+0x1d2>
  40846c:	340c      	adds	r4, #12
  40846e:	dc0e      	bgt.n	40848e <__adddf3+0x1ba>
  408470:	f104 0414 	add.w	r4, r4, #20
  408474:	f1c4 0220 	rsb	r2, r4, #32
  408478:	fa20 f004 	lsr.w	r0, r0, r4
  40847c:	fa01 f302 	lsl.w	r3, r1, r2
  408480:	ea40 0003 	orr.w	r0, r0, r3
  408484:	fa21 f304 	lsr.w	r3, r1, r4
  408488:	ea45 0103 	orr.w	r1, r5, r3
  40848c:	bd30      	pop	{r4, r5, pc}
  40848e:	f1c4 040c 	rsb	r4, r4, #12
  408492:	f1c4 0220 	rsb	r2, r4, #32
  408496:	fa20 f002 	lsr.w	r0, r0, r2
  40849a:	fa01 f304 	lsl.w	r3, r1, r4
  40849e:	ea40 0003 	orr.w	r0, r0, r3
  4084a2:	4629      	mov	r1, r5
  4084a4:	bd30      	pop	{r4, r5, pc}
  4084a6:	fa21 f004 	lsr.w	r0, r1, r4
  4084aa:	4629      	mov	r1, r5
  4084ac:	bd30      	pop	{r4, r5, pc}
  4084ae:	f094 0f00 	teq	r4, #0
  4084b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4084b6:	bf06      	itte	eq
  4084b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4084bc:	3401      	addeq	r4, #1
  4084be:	3d01      	subne	r5, #1
  4084c0:	e74e      	b.n	408360 <__adddf3+0x8c>
  4084c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4084c6:	bf18      	it	ne
  4084c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4084cc:	d029      	beq.n	408522 <__adddf3+0x24e>
  4084ce:	ea94 0f05 	teq	r4, r5
  4084d2:	bf08      	it	eq
  4084d4:	ea90 0f02 	teqeq	r0, r2
  4084d8:	d005      	beq.n	4084e6 <__adddf3+0x212>
  4084da:	ea54 0c00 	orrs.w	ip, r4, r0
  4084de:	bf04      	itt	eq
  4084e0:	4619      	moveq	r1, r3
  4084e2:	4610      	moveq	r0, r2
  4084e4:	bd30      	pop	{r4, r5, pc}
  4084e6:	ea91 0f03 	teq	r1, r3
  4084ea:	bf1e      	ittt	ne
  4084ec:	2100      	movne	r1, #0
  4084ee:	2000      	movne	r0, #0
  4084f0:	bd30      	popne	{r4, r5, pc}
  4084f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4084f6:	d105      	bne.n	408504 <__adddf3+0x230>
  4084f8:	0040      	lsls	r0, r0, #1
  4084fa:	4149      	adcs	r1, r1
  4084fc:	bf28      	it	cs
  4084fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  408502:	bd30      	pop	{r4, r5, pc}
  408504:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  408508:	bf3c      	itt	cc
  40850a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40850e:	bd30      	popcc	{r4, r5, pc}
  408510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408514:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  408518:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40851c:	f04f 0000 	mov.w	r0, #0
  408520:	bd30      	pop	{r4, r5, pc}
  408522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408526:	bf1a      	itte	ne
  408528:	4619      	movne	r1, r3
  40852a:	4610      	movne	r0, r2
  40852c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  408530:	bf1c      	itt	ne
  408532:	460b      	movne	r3, r1
  408534:	4602      	movne	r2, r0
  408536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40853a:	bf06      	itte	eq
  40853c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  408540:	ea91 0f03 	teqeq	r1, r3
  408544:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  408548:	bd30      	pop	{r4, r5, pc}
  40854a:	bf00      	nop

0040854c <__aeabi_ui2d>:
  40854c:	f090 0f00 	teq	r0, #0
  408550:	bf04      	itt	eq
  408552:	2100      	moveq	r1, #0
  408554:	4770      	bxeq	lr
  408556:	b530      	push	{r4, r5, lr}
  408558:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40855c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408560:	f04f 0500 	mov.w	r5, #0
  408564:	f04f 0100 	mov.w	r1, #0
  408568:	e750      	b.n	40840c <__adddf3+0x138>
  40856a:	bf00      	nop

0040856c <__aeabi_i2d>:
  40856c:	f090 0f00 	teq	r0, #0
  408570:	bf04      	itt	eq
  408572:	2100      	moveq	r1, #0
  408574:	4770      	bxeq	lr
  408576:	b530      	push	{r4, r5, lr}
  408578:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40857c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408580:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408584:	bf48      	it	mi
  408586:	4240      	negmi	r0, r0
  408588:	f04f 0100 	mov.w	r1, #0
  40858c:	e73e      	b.n	40840c <__adddf3+0x138>
  40858e:	bf00      	nop

00408590 <__aeabi_f2d>:
  408590:	0042      	lsls	r2, r0, #1
  408592:	ea4f 01e2 	mov.w	r1, r2, asr #3
  408596:	ea4f 0131 	mov.w	r1, r1, rrx
  40859a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40859e:	bf1f      	itttt	ne
  4085a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4085a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4085a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4085ac:	4770      	bxne	lr
  4085ae:	f092 0f00 	teq	r2, #0
  4085b2:	bf14      	ite	ne
  4085b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4085b8:	4770      	bxeq	lr
  4085ba:	b530      	push	{r4, r5, lr}
  4085bc:	f44f 7460 	mov.w	r4, #896	; 0x380
  4085c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4085c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4085c8:	e720      	b.n	40840c <__adddf3+0x138>
  4085ca:	bf00      	nop

004085cc <__aeabi_ul2d>:
  4085cc:	ea50 0201 	orrs.w	r2, r0, r1
  4085d0:	bf08      	it	eq
  4085d2:	4770      	bxeq	lr
  4085d4:	b530      	push	{r4, r5, lr}
  4085d6:	f04f 0500 	mov.w	r5, #0
  4085da:	e00a      	b.n	4085f2 <__aeabi_l2d+0x16>

004085dc <__aeabi_l2d>:
  4085dc:	ea50 0201 	orrs.w	r2, r0, r1
  4085e0:	bf08      	it	eq
  4085e2:	4770      	bxeq	lr
  4085e4:	b530      	push	{r4, r5, lr}
  4085e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4085ea:	d502      	bpl.n	4085f2 <__aeabi_l2d+0x16>
  4085ec:	4240      	negs	r0, r0
  4085ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4085f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4085f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4085fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4085fe:	f43f aedc 	beq.w	4083ba <__adddf3+0xe6>
  408602:	f04f 0203 	mov.w	r2, #3
  408606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40860a:	bf18      	it	ne
  40860c:	3203      	addne	r2, #3
  40860e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408612:	bf18      	it	ne
  408614:	3203      	addne	r2, #3
  408616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40861a:	f1c2 0320 	rsb	r3, r2, #32
  40861e:	fa00 fc03 	lsl.w	ip, r0, r3
  408622:	fa20 f002 	lsr.w	r0, r0, r2
  408626:	fa01 fe03 	lsl.w	lr, r1, r3
  40862a:	ea40 000e 	orr.w	r0, r0, lr
  40862e:	fa21 f102 	lsr.w	r1, r1, r2
  408632:	4414      	add	r4, r2
  408634:	e6c1      	b.n	4083ba <__adddf3+0xe6>
  408636:	bf00      	nop

00408638 <__aeabi_dmul>:
  408638:	b570      	push	{r4, r5, r6, lr}
  40863a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40863e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408646:	bf1d      	ittte	ne
  408648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40864c:	ea94 0f0c 	teqne	r4, ip
  408650:	ea95 0f0c 	teqne	r5, ip
  408654:	f000 f8de 	bleq	408814 <__aeabi_dmul+0x1dc>
  408658:	442c      	add	r4, r5
  40865a:	ea81 0603 	eor.w	r6, r1, r3
  40865e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  408666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40866a:	bf18      	it	ne
  40866c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408678:	d038      	beq.n	4086ec <__aeabi_dmul+0xb4>
  40867a:	fba0 ce02 	umull	ip, lr, r0, r2
  40867e:	f04f 0500 	mov.w	r5, #0
  408682:	fbe1 e502 	umlal	lr, r5, r1, r2
  408686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40868a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40868e:	f04f 0600 	mov.w	r6, #0
  408692:	fbe1 5603 	umlal	r5, r6, r1, r3
  408696:	f09c 0f00 	teq	ip, #0
  40869a:	bf18      	it	ne
  40869c:	f04e 0e01 	orrne.w	lr, lr, #1
  4086a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4086a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4086a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4086ac:	d204      	bcs.n	4086b8 <__aeabi_dmul+0x80>
  4086ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4086b2:	416d      	adcs	r5, r5
  4086b4:	eb46 0606 	adc.w	r6, r6, r6
  4086b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4086bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4086c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4086c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4086c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4086cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4086d0:	bf88      	it	hi
  4086d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4086d6:	d81e      	bhi.n	408716 <__aeabi_dmul+0xde>
  4086d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4086dc:	bf08      	it	eq
  4086de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4086e2:	f150 0000 	adcs.w	r0, r0, #0
  4086e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4086ea:	bd70      	pop	{r4, r5, r6, pc}
  4086ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4086f0:	ea46 0101 	orr.w	r1, r6, r1
  4086f4:	ea40 0002 	orr.w	r0, r0, r2
  4086f8:	ea81 0103 	eor.w	r1, r1, r3
  4086fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408700:	bfc2      	ittt	gt
  408702:	ebd4 050c 	rsbsgt	r5, r4, ip
  408706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40870a:	bd70      	popgt	{r4, r5, r6, pc}
  40870c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408710:	f04f 0e00 	mov.w	lr, #0
  408714:	3c01      	subs	r4, #1
  408716:	f300 80ab 	bgt.w	408870 <__aeabi_dmul+0x238>
  40871a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40871e:	bfde      	ittt	le
  408720:	2000      	movle	r0, #0
  408722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408726:	bd70      	pople	{r4, r5, r6, pc}
  408728:	f1c4 0400 	rsb	r4, r4, #0
  40872c:	3c20      	subs	r4, #32
  40872e:	da35      	bge.n	40879c <__aeabi_dmul+0x164>
  408730:	340c      	adds	r4, #12
  408732:	dc1b      	bgt.n	40876c <__aeabi_dmul+0x134>
  408734:	f104 0414 	add.w	r4, r4, #20
  408738:	f1c4 0520 	rsb	r5, r4, #32
  40873c:	fa00 f305 	lsl.w	r3, r0, r5
  408740:	fa20 f004 	lsr.w	r0, r0, r4
  408744:	fa01 f205 	lsl.w	r2, r1, r5
  408748:	ea40 0002 	orr.w	r0, r0, r2
  40874c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408758:	fa21 f604 	lsr.w	r6, r1, r4
  40875c:	eb42 0106 	adc.w	r1, r2, r6
  408760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408764:	bf08      	it	eq
  408766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40876a:	bd70      	pop	{r4, r5, r6, pc}
  40876c:	f1c4 040c 	rsb	r4, r4, #12
  408770:	f1c4 0520 	rsb	r5, r4, #32
  408774:	fa00 f304 	lsl.w	r3, r0, r4
  408778:	fa20 f005 	lsr.w	r0, r0, r5
  40877c:	fa01 f204 	lsl.w	r2, r1, r4
  408780:	ea40 0002 	orr.w	r0, r0, r2
  408784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40878c:	f141 0100 	adc.w	r1, r1, #0
  408790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408794:	bf08      	it	eq
  408796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40879a:	bd70      	pop	{r4, r5, r6, pc}
  40879c:	f1c4 0520 	rsb	r5, r4, #32
  4087a0:	fa00 f205 	lsl.w	r2, r0, r5
  4087a4:	ea4e 0e02 	orr.w	lr, lr, r2
  4087a8:	fa20 f304 	lsr.w	r3, r0, r4
  4087ac:	fa01 f205 	lsl.w	r2, r1, r5
  4087b0:	ea43 0302 	orr.w	r3, r3, r2
  4087b4:	fa21 f004 	lsr.w	r0, r1, r4
  4087b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4087bc:	fa21 f204 	lsr.w	r2, r1, r4
  4087c0:	ea20 0002 	bic.w	r0, r0, r2
  4087c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4087c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4087cc:	bf08      	it	eq
  4087ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4087d2:	bd70      	pop	{r4, r5, r6, pc}
  4087d4:	f094 0f00 	teq	r4, #0
  4087d8:	d10f      	bne.n	4087fa <__aeabi_dmul+0x1c2>
  4087da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4087de:	0040      	lsls	r0, r0, #1
  4087e0:	eb41 0101 	adc.w	r1, r1, r1
  4087e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4087e8:	bf08      	it	eq
  4087ea:	3c01      	subeq	r4, #1
  4087ec:	d0f7      	beq.n	4087de <__aeabi_dmul+0x1a6>
  4087ee:	ea41 0106 	orr.w	r1, r1, r6
  4087f2:	f095 0f00 	teq	r5, #0
  4087f6:	bf18      	it	ne
  4087f8:	4770      	bxne	lr
  4087fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4087fe:	0052      	lsls	r2, r2, #1
  408800:	eb43 0303 	adc.w	r3, r3, r3
  408804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408808:	bf08      	it	eq
  40880a:	3d01      	subeq	r5, #1
  40880c:	d0f7      	beq.n	4087fe <__aeabi_dmul+0x1c6>
  40880e:	ea43 0306 	orr.w	r3, r3, r6
  408812:	4770      	bx	lr
  408814:	ea94 0f0c 	teq	r4, ip
  408818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40881c:	bf18      	it	ne
  40881e:	ea95 0f0c 	teqne	r5, ip
  408822:	d00c      	beq.n	40883e <__aeabi_dmul+0x206>
  408824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408828:	bf18      	it	ne
  40882a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40882e:	d1d1      	bne.n	4087d4 <__aeabi_dmul+0x19c>
  408830:	ea81 0103 	eor.w	r1, r1, r3
  408834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408838:	f04f 0000 	mov.w	r0, #0
  40883c:	bd70      	pop	{r4, r5, r6, pc}
  40883e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408842:	bf06      	itte	eq
  408844:	4610      	moveq	r0, r2
  408846:	4619      	moveq	r1, r3
  408848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40884c:	d019      	beq.n	408882 <__aeabi_dmul+0x24a>
  40884e:	ea94 0f0c 	teq	r4, ip
  408852:	d102      	bne.n	40885a <__aeabi_dmul+0x222>
  408854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408858:	d113      	bne.n	408882 <__aeabi_dmul+0x24a>
  40885a:	ea95 0f0c 	teq	r5, ip
  40885e:	d105      	bne.n	40886c <__aeabi_dmul+0x234>
  408860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408864:	bf1c      	itt	ne
  408866:	4610      	movne	r0, r2
  408868:	4619      	movne	r1, r3
  40886a:	d10a      	bne.n	408882 <__aeabi_dmul+0x24a>
  40886c:	ea81 0103 	eor.w	r1, r1, r3
  408870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40887c:	f04f 0000 	mov.w	r0, #0
  408880:	bd70      	pop	{r4, r5, r6, pc}
  408882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40888a:	bd70      	pop	{r4, r5, r6, pc}

0040888c <__aeabi_ddiv>:
  40888c:	b570      	push	{r4, r5, r6, lr}
  40888e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40889a:	bf1d      	ittte	ne
  40889c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4088a0:	ea94 0f0c 	teqne	r4, ip
  4088a4:	ea95 0f0c 	teqne	r5, ip
  4088a8:	f000 f8a7 	bleq	4089fa <__aeabi_ddiv+0x16e>
  4088ac:	eba4 0405 	sub.w	r4, r4, r5
  4088b0:	ea81 0e03 	eor.w	lr, r1, r3
  4088b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4088b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4088bc:	f000 8088 	beq.w	4089d0 <__aeabi_ddiv+0x144>
  4088c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4088c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4088c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4088cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4088d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4088d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4088d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4088dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4088e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4088e4:	429d      	cmp	r5, r3
  4088e6:	bf08      	it	eq
  4088e8:	4296      	cmpeq	r6, r2
  4088ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4088ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4088f2:	d202      	bcs.n	4088fa <__aeabi_ddiv+0x6e>
  4088f4:	085b      	lsrs	r3, r3, #1
  4088f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4088fa:	1ab6      	subs	r6, r6, r2
  4088fc:	eb65 0503 	sbc.w	r5, r5, r3
  408900:	085b      	lsrs	r3, r3, #1
  408902:	ea4f 0232 	mov.w	r2, r2, rrx
  408906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40890a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40890e:	ebb6 0e02 	subs.w	lr, r6, r2
  408912:	eb75 0e03 	sbcs.w	lr, r5, r3
  408916:	bf22      	ittt	cs
  408918:	1ab6      	subcs	r6, r6, r2
  40891a:	4675      	movcs	r5, lr
  40891c:	ea40 000c 	orrcs.w	r0, r0, ip
  408920:	085b      	lsrs	r3, r3, #1
  408922:	ea4f 0232 	mov.w	r2, r2, rrx
  408926:	ebb6 0e02 	subs.w	lr, r6, r2
  40892a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40892e:	bf22      	ittt	cs
  408930:	1ab6      	subcs	r6, r6, r2
  408932:	4675      	movcs	r5, lr
  408934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408938:	085b      	lsrs	r3, r3, #1
  40893a:	ea4f 0232 	mov.w	r2, r2, rrx
  40893e:	ebb6 0e02 	subs.w	lr, r6, r2
  408942:	eb75 0e03 	sbcs.w	lr, r5, r3
  408946:	bf22      	ittt	cs
  408948:	1ab6      	subcs	r6, r6, r2
  40894a:	4675      	movcs	r5, lr
  40894c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408950:	085b      	lsrs	r3, r3, #1
  408952:	ea4f 0232 	mov.w	r2, r2, rrx
  408956:	ebb6 0e02 	subs.w	lr, r6, r2
  40895a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40895e:	bf22      	ittt	cs
  408960:	1ab6      	subcs	r6, r6, r2
  408962:	4675      	movcs	r5, lr
  408964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408968:	ea55 0e06 	orrs.w	lr, r5, r6
  40896c:	d018      	beq.n	4089a0 <__aeabi_ddiv+0x114>
  40896e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408976:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40897a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40897e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40898a:	d1c0      	bne.n	40890e <__aeabi_ddiv+0x82>
  40898c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408990:	d10b      	bne.n	4089aa <__aeabi_ddiv+0x11e>
  408992:	ea41 0100 	orr.w	r1, r1, r0
  408996:	f04f 0000 	mov.w	r0, #0
  40899a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40899e:	e7b6      	b.n	40890e <__aeabi_ddiv+0x82>
  4089a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4089a4:	bf04      	itt	eq
  4089a6:	4301      	orreq	r1, r0
  4089a8:	2000      	moveq	r0, #0
  4089aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4089ae:	bf88      	it	hi
  4089b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4089b4:	f63f aeaf 	bhi.w	408716 <__aeabi_dmul+0xde>
  4089b8:	ebb5 0c03 	subs.w	ip, r5, r3
  4089bc:	bf04      	itt	eq
  4089be:	ebb6 0c02 	subseq.w	ip, r6, r2
  4089c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4089c6:	f150 0000 	adcs.w	r0, r0, #0
  4089ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4089ce:	bd70      	pop	{r4, r5, r6, pc}
  4089d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4089d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4089d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4089dc:	bfc2      	ittt	gt
  4089de:	ebd4 050c 	rsbsgt	r5, r4, ip
  4089e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4089e6:	bd70      	popgt	{r4, r5, r6, pc}
  4089e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4089ec:	f04f 0e00 	mov.w	lr, #0
  4089f0:	3c01      	subs	r4, #1
  4089f2:	e690      	b.n	408716 <__aeabi_dmul+0xde>
  4089f4:	ea45 0e06 	orr.w	lr, r5, r6
  4089f8:	e68d      	b.n	408716 <__aeabi_dmul+0xde>
  4089fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4089fe:	ea94 0f0c 	teq	r4, ip
  408a02:	bf08      	it	eq
  408a04:	ea95 0f0c 	teqeq	r5, ip
  408a08:	f43f af3b 	beq.w	408882 <__aeabi_dmul+0x24a>
  408a0c:	ea94 0f0c 	teq	r4, ip
  408a10:	d10a      	bne.n	408a28 <__aeabi_ddiv+0x19c>
  408a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408a16:	f47f af34 	bne.w	408882 <__aeabi_dmul+0x24a>
  408a1a:	ea95 0f0c 	teq	r5, ip
  408a1e:	f47f af25 	bne.w	40886c <__aeabi_dmul+0x234>
  408a22:	4610      	mov	r0, r2
  408a24:	4619      	mov	r1, r3
  408a26:	e72c      	b.n	408882 <__aeabi_dmul+0x24a>
  408a28:	ea95 0f0c 	teq	r5, ip
  408a2c:	d106      	bne.n	408a3c <__aeabi_ddiv+0x1b0>
  408a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408a32:	f43f aefd 	beq.w	408830 <__aeabi_dmul+0x1f8>
  408a36:	4610      	mov	r0, r2
  408a38:	4619      	mov	r1, r3
  408a3a:	e722      	b.n	408882 <__aeabi_dmul+0x24a>
  408a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408a40:	bf18      	it	ne
  408a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408a46:	f47f aec5 	bne.w	4087d4 <__aeabi_dmul+0x19c>
  408a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408a4e:	f47f af0d 	bne.w	40886c <__aeabi_dmul+0x234>
  408a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408a56:	f47f aeeb 	bne.w	408830 <__aeabi_dmul+0x1f8>
  408a5a:	e712      	b.n	408882 <__aeabi_dmul+0x24a>

00408a5c <__gedf2>:
  408a5c:	f04f 3cff 	mov.w	ip, #4294967295
  408a60:	e006      	b.n	408a70 <__cmpdf2+0x4>
  408a62:	bf00      	nop

00408a64 <__ledf2>:
  408a64:	f04f 0c01 	mov.w	ip, #1
  408a68:	e002      	b.n	408a70 <__cmpdf2+0x4>
  408a6a:	bf00      	nop

00408a6c <__cmpdf2>:
  408a6c:	f04f 0c01 	mov.w	ip, #1
  408a70:	f84d cd04 	str.w	ip, [sp, #-4]!
  408a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408a80:	bf18      	it	ne
  408a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408a86:	d01b      	beq.n	408ac0 <__cmpdf2+0x54>
  408a88:	b001      	add	sp, #4
  408a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408a8e:	bf0c      	ite	eq
  408a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408a94:	ea91 0f03 	teqne	r1, r3
  408a98:	bf02      	ittt	eq
  408a9a:	ea90 0f02 	teqeq	r0, r2
  408a9e:	2000      	moveq	r0, #0
  408aa0:	4770      	bxeq	lr
  408aa2:	f110 0f00 	cmn.w	r0, #0
  408aa6:	ea91 0f03 	teq	r1, r3
  408aaa:	bf58      	it	pl
  408aac:	4299      	cmppl	r1, r3
  408aae:	bf08      	it	eq
  408ab0:	4290      	cmpeq	r0, r2
  408ab2:	bf2c      	ite	cs
  408ab4:	17d8      	asrcs	r0, r3, #31
  408ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408aba:	f040 0001 	orr.w	r0, r0, #1
  408abe:	4770      	bx	lr
  408ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408ac8:	d102      	bne.n	408ad0 <__cmpdf2+0x64>
  408aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408ace:	d107      	bne.n	408ae0 <__cmpdf2+0x74>
  408ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408ad8:	d1d6      	bne.n	408a88 <__cmpdf2+0x1c>
  408ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408ade:	d0d3      	beq.n	408a88 <__cmpdf2+0x1c>
  408ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
  408ae4:	4770      	bx	lr
  408ae6:	bf00      	nop

00408ae8 <__aeabi_cdrcmple>:
  408ae8:	4684      	mov	ip, r0
  408aea:	4610      	mov	r0, r2
  408aec:	4662      	mov	r2, ip
  408aee:	468c      	mov	ip, r1
  408af0:	4619      	mov	r1, r3
  408af2:	4663      	mov	r3, ip
  408af4:	e000      	b.n	408af8 <__aeabi_cdcmpeq>
  408af6:	bf00      	nop

00408af8 <__aeabi_cdcmpeq>:
  408af8:	b501      	push	{r0, lr}
  408afa:	f7ff ffb7 	bl	408a6c <__cmpdf2>
  408afe:	2800      	cmp	r0, #0
  408b00:	bf48      	it	mi
  408b02:	f110 0f00 	cmnmi.w	r0, #0
  408b06:	bd01      	pop	{r0, pc}

00408b08 <__aeabi_dcmpeq>:
  408b08:	f84d ed08 	str.w	lr, [sp, #-8]!
  408b0c:	f7ff fff4 	bl	408af8 <__aeabi_cdcmpeq>
  408b10:	bf0c      	ite	eq
  408b12:	2001      	moveq	r0, #1
  408b14:	2000      	movne	r0, #0
  408b16:	f85d fb08 	ldr.w	pc, [sp], #8
  408b1a:	bf00      	nop

00408b1c <__aeabi_dcmplt>:
  408b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408b20:	f7ff ffea 	bl	408af8 <__aeabi_cdcmpeq>
  408b24:	bf34      	ite	cc
  408b26:	2001      	movcc	r0, #1
  408b28:	2000      	movcs	r0, #0
  408b2a:	f85d fb08 	ldr.w	pc, [sp], #8
  408b2e:	bf00      	nop

00408b30 <__aeabi_dcmple>:
  408b30:	f84d ed08 	str.w	lr, [sp, #-8]!
  408b34:	f7ff ffe0 	bl	408af8 <__aeabi_cdcmpeq>
  408b38:	bf94      	ite	ls
  408b3a:	2001      	movls	r0, #1
  408b3c:	2000      	movhi	r0, #0
  408b3e:	f85d fb08 	ldr.w	pc, [sp], #8
  408b42:	bf00      	nop

00408b44 <__aeabi_dcmpge>:
  408b44:	f84d ed08 	str.w	lr, [sp, #-8]!
  408b48:	f7ff ffce 	bl	408ae8 <__aeabi_cdrcmple>
  408b4c:	bf94      	ite	ls
  408b4e:	2001      	movls	r0, #1
  408b50:	2000      	movhi	r0, #0
  408b52:	f85d fb08 	ldr.w	pc, [sp], #8
  408b56:	bf00      	nop

00408b58 <__aeabi_dcmpgt>:
  408b58:	f84d ed08 	str.w	lr, [sp, #-8]!
  408b5c:	f7ff ffc4 	bl	408ae8 <__aeabi_cdrcmple>
  408b60:	bf34      	ite	cc
  408b62:	2001      	movcc	r0, #1
  408b64:	2000      	movcs	r0, #0
  408b66:	f85d fb08 	ldr.w	pc, [sp], #8
  408b6a:	bf00      	nop

00408b6c <__aeabi_d2iz>:
  408b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408b74:	d215      	bcs.n	408ba2 <__aeabi_d2iz+0x36>
  408b76:	d511      	bpl.n	408b9c <__aeabi_d2iz+0x30>
  408b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408b80:	d912      	bls.n	408ba8 <__aeabi_d2iz+0x3c>
  408b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408b92:	fa23 f002 	lsr.w	r0, r3, r2
  408b96:	bf18      	it	ne
  408b98:	4240      	negne	r0, r0
  408b9a:	4770      	bx	lr
  408b9c:	f04f 0000 	mov.w	r0, #0
  408ba0:	4770      	bx	lr
  408ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408ba6:	d105      	bne.n	408bb4 <__aeabi_d2iz+0x48>
  408ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408bac:	bf08      	it	eq
  408bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408bb2:	4770      	bx	lr
  408bb4:	f04f 0000 	mov.w	r0, #0
  408bb8:	4770      	bx	lr
  408bba:	bf00      	nop

00408bbc <__aeabi_d2f>:
  408bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  408bc4:	bf24      	itt	cs
  408bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  408bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  408bce:	d90d      	bls.n	408bec <__aeabi_d2f+0x30>
  408bd0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  408bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  408bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  408bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  408be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  408be4:	bf08      	it	eq
  408be6:	f020 0001 	biceq.w	r0, r0, #1
  408bea:	4770      	bx	lr
  408bec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  408bf0:	d121      	bne.n	408c36 <__aeabi_d2f+0x7a>
  408bf2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  408bf6:	bfbc      	itt	lt
  408bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  408bfc:	4770      	bxlt	lr
  408bfe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
  408c06:	f1c2 0218 	rsb	r2, r2, #24
  408c0a:	f1c2 0c20 	rsb	ip, r2, #32
  408c0e:	fa10 f30c 	lsls.w	r3, r0, ip
  408c12:	fa20 f002 	lsr.w	r0, r0, r2
  408c16:	bf18      	it	ne
  408c18:	f040 0001 	orrne.w	r0, r0, #1
  408c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  408c24:	fa03 fc0c 	lsl.w	ip, r3, ip
  408c28:	ea40 000c 	orr.w	r0, r0, ip
  408c2c:	fa23 f302 	lsr.w	r3, r3, r2
  408c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
  408c34:	e7cc      	b.n	408bd0 <__aeabi_d2f+0x14>
  408c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
  408c3a:	d107      	bne.n	408c4c <__aeabi_d2f+0x90>
  408c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  408c40:	bf1e      	ittt	ne
  408c42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  408c46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  408c4a:	4770      	bxne	lr
  408c4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  408c50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  408c54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  408c58:	4770      	bx	lr
  408c5a:	bf00      	nop

00408c5c <__aeabi_f2iz>:
  408c5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
  408c60:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  408c64:	d30f      	bcc.n	408c86 <__aeabi_f2iz+0x2a>
  408c66:	f04f 039e 	mov.w	r3, #158	; 0x9e
  408c6a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  408c6e:	d90d      	bls.n	408c8c <__aeabi_f2iz+0x30>
  408c70:	ea4f 2300 	mov.w	r3, r0, lsl #8
  408c74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408c78:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  408c7c:	fa23 f002 	lsr.w	r0, r3, r2
  408c80:	bf18      	it	ne
  408c82:	4240      	negne	r0, r0
  408c84:	4770      	bx	lr
  408c86:	f04f 0000 	mov.w	r0, #0
  408c8a:	4770      	bx	lr
  408c8c:	f112 0f61 	cmn.w	r2, #97	; 0x61
  408c90:	d101      	bne.n	408c96 <__aeabi_f2iz+0x3a>
  408c92:	0242      	lsls	r2, r0, #9
  408c94:	d105      	bne.n	408ca2 <__aeabi_f2iz+0x46>
  408c96:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  408c9a:	bf08      	it	eq
  408c9c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408ca0:	4770      	bx	lr
  408ca2:	f04f 0000 	mov.w	r0, #0
  408ca6:	4770      	bx	lr

00408ca8 <__assert_func>:
  408ca8:	4c0a      	ldr	r4, [pc, #40]	; (408cd4 <__assert_func+0x2c>)
  408caa:	4605      	mov	r5, r0
  408cac:	6820      	ldr	r0, [r4, #0]
  408cae:	b500      	push	{lr}
  408cb0:	68c0      	ldr	r0, [r0, #12]
  408cb2:	b085      	sub	sp, #20
  408cb4:	b15a      	cbz	r2, 408cce <__assert_func+0x26>
  408cb6:	4614      	mov	r4, r2
  408cb8:	4a07      	ldr	r2, [pc, #28]	; (408cd8 <__assert_func+0x30>)
  408cba:	9402      	str	r4, [sp, #8]
  408cbc:	e88d 0006 	stmia.w	sp, {r1, r2}
  408cc0:	461a      	mov	r2, r3
  408cc2:	4906      	ldr	r1, [pc, #24]	; (408cdc <__assert_func+0x34>)
  408cc4:	462b      	mov	r3, r5
  408cc6:	f000 f817 	bl	408cf8 <fiprintf>
  408cca:	f003 f823 	bl	40bd14 <abort>
  408cce:	4a04      	ldr	r2, [pc, #16]	; (408ce0 <__assert_func+0x38>)
  408cd0:	4614      	mov	r4, r2
  408cd2:	e7f2      	b.n	408cba <__assert_func+0x12>
  408cd4:	20400448 	.word	0x20400448
  408cd8:	0040fa90 	.word	0x0040fa90
  408cdc:	0040faa0 	.word	0x0040faa0
  408ce0:	0040f388 	.word	0x0040f388

00408ce4 <atoi>:
  408ce4:	2100      	movs	r1, #0
  408ce6:	220a      	movs	r2, #10
  408ce8:	f000 be9e 	b.w	409a28 <strtol>

00408cec <__errno>:
  408cec:	4b01      	ldr	r3, [pc, #4]	; (408cf4 <__errno+0x8>)
  408cee:	6818      	ldr	r0, [r3, #0]
  408cf0:	4770      	bx	lr
  408cf2:	bf00      	nop
  408cf4:	20400448 	.word	0x20400448

00408cf8 <fiprintf>:
  408cf8:	b40e      	push	{r1, r2, r3}
  408cfa:	b510      	push	{r4, lr}
  408cfc:	b083      	sub	sp, #12
  408cfe:	4b07      	ldr	r3, [pc, #28]	; (408d1c <fiprintf+0x24>)
  408d00:	4601      	mov	r1, r0
  408d02:	ac05      	add	r4, sp, #20
  408d04:	6818      	ldr	r0, [r3, #0]
  408d06:	f854 2b04 	ldr.w	r2, [r4], #4
  408d0a:	4623      	mov	r3, r4
  408d0c:	9401      	str	r4, [sp, #4]
  408d0e:	f002 f95b 	bl	40afc8 <_vfiprintf_r>
  408d12:	b003      	add	sp, #12
  408d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  408d18:	b003      	add	sp, #12
  408d1a:	4770      	bx	lr
  408d1c:	20400448 	.word	0x20400448

00408d20 <__libc_init_array>:
  408d20:	b570      	push	{r4, r5, r6, lr}
  408d22:	4e0f      	ldr	r6, [pc, #60]	; (408d60 <__libc_init_array+0x40>)
  408d24:	4d0f      	ldr	r5, [pc, #60]	; (408d64 <__libc_init_array+0x44>)
  408d26:	1b76      	subs	r6, r6, r5
  408d28:	10b6      	asrs	r6, r6, #2
  408d2a:	bf18      	it	ne
  408d2c:	2400      	movne	r4, #0
  408d2e:	d005      	beq.n	408d3c <__libc_init_array+0x1c>
  408d30:	3401      	adds	r4, #1
  408d32:	f855 3b04 	ldr.w	r3, [r5], #4
  408d36:	4798      	blx	r3
  408d38:	42a6      	cmp	r6, r4
  408d3a:	d1f9      	bne.n	408d30 <__libc_init_array+0x10>
  408d3c:	4e0a      	ldr	r6, [pc, #40]	; (408d68 <__libc_init_array+0x48>)
  408d3e:	f007 f81f 	bl	40fd80 <_init>
  408d42:	4d0a      	ldr	r5, [pc, #40]	; (408d6c <__libc_init_array+0x4c>)
  408d44:	1b76      	subs	r6, r6, r5
  408d46:	10b6      	asrs	r6, r6, #2
  408d48:	bf18      	it	ne
  408d4a:	2400      	movne	r4, #0
  408d4c:	d006      	beq.n	408d5c <__libc_init_array+0x3c>
  408d4e:	3401      	adds	r4, #1
  408d50:	f855 3b04 	ldr.w	r3, [r5], #4
  408d54:	4798      	blx	r3
  408d56:	42a6      	cmp	r6, r4
  408d58:	d1f9      	bne.n	408d4e <__libc_init_array+0x2e>
  408d5a:	bd70      	pop	{r4, r5, r6, pc}
  408d5c:	bd70      	pop	{r4, r5, r6, pc}
  408d5e:	bf00      	nop
  408d60:	0040fd8c 	.word	0x0040fd8c
  408d64:	0040fd8c 	.word	0x0040fd8c
  408d68:	0040fd94 	.word	0x0040fd94
  408d6c:	0040fd8c 	.word	0x0040fd8c

00408d70 <iprintf>:
  408d70:	b40f      	push	{r0, r1, r2, r3}
  408d72:	b510      	push	{r4, lr}
  408d74:	b082      	sub	sp, #8
  408d76:	4b07      	ldr	r3, [pc, #28]	; (408d94 <iprintf+0x24>)
  408d78:	ac04      	add	r4, sp, #16
  408d7a:	6818      	ldr	r0, [r3, #0]
  408d7c:	f854 2b04 	ldr.w	r2, [r4], #4
  408d80:	6881      	ldr	r1, [r0, #8]
  408d82:	4623      	mov	r3, r4
  408d84:	9401      	str	r4, [sp, #4]
  408d86:	f002 f91f 	bl	40afc8 <_vfiprintf_r>
  408d8a:	b002      	add	sp, #8
  408d8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  408d90:	b004      	add	sp, #16
  408d92:	4770      	bx	lr
  408d94:	20400448 	.word	0x20400448

00408d98 <malloc>:
  408d98:	4b02      	ldr	r3, [pc, #8]	; (408da4 <malloc+0xc>)
  408d9a:	4601      	mov	r1, r0
  408d9c:	6818      	ldr	r0, [r3, #0]
  408d9e:	f000 b803 	b.w	408da8 <_malloc_r>
  408da2:	bf00      	nop
  408da4:	20400448 	.word	0x20400448

00408da8 <_malloc_r>:
  408da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408dac:	f101 040b 	add.w	r4, r1, #11
  408db0:	b083      	sub	sp, #12
  408db2:	4605      	mov	r5, r0
  408db4:	2c16      	cmp	r4, #22
  408db6:	d927      	bls.n	408e08 <_malloc_r+0x60>
  408db8:	f034 0407 	bics.w	r4, r4, #7
  408dbc:	d42a      	bmi.n	408e14 <_malloc_r+0x6c>
  408dbe:	42a1      	cmp	r1, r4
  408dc0:	d828      	bhi.n	408e14 <_malloc_r+0x6c>
  408dc2:	f000 fb87 	bl	4094d4 <__malloc_lock>
  408dc6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  408dca:	d22b      	bcs.n	408e24 <_malloc_r+0x7c>
  408dcc:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
  408dd0:	4ec0      	ldr	r6, [pc, #768]	; (4090d4 <_malloc_r+0x32c>)
  408dd2:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
  408dd6:	68d3      	ldr	r3, [r2, #12]
  408dd8:	4293      	cmp	r3, r2
  408dda:	f000 8171 	beq.w	4090c0 <_malloc_r+0x318>
  408dde:	685a      	ldr	r2, [r3, #4]
  408de0:	f103 0808 	add.w	r8, r3, #8
  408de4:	68d9      	ldr	r1, [r3, #12]
  408de6:	4628      	mov	r0, r5
  408de8:	f022 0203 	bic.w	r2, r2, #3
  408dec:	689c      	ldr	r4, [r3, #8]
  408dee:	4413      	add	r3, r2
  408df0:	60e1      	str	r1, [r4, #12]
  408df2:	608c      	str	r4, [r1, #8]
  408df4:	685a      	ldr	r2, [r3, #4]
  408df6:	f042 0201 	orr.w	r2, r2, #1
  408dfa:	605a      	str	r2, [r3, #4]
  408dfc:	f000 fb6c 	bl	4094d8 <__malloc_unlock>
  408e00:	4640      	mov	r0, r8
  408e02:	b003      	add	sp, #12
  408e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408e08:	2910      	cmp	r1, #16
  408e0a:	d803      	bhi.n	408e14 <_malloc_r+0x6c>
  408e0c:	f000 fb62 	bl	4094d4 <__malloc_lock>
  408e10:	2410      	movs	r4, #16
  408e12:	e7db      	b.n	408dcc <_malloc_r+0x24>
  408e14:	f04f 0800 	mov.w	r8, #0
  408e18:	230c      	movs	r3, #12
  408e1a:	4640      	mov	r0, r8
  408e1c:	602b      	str	r3, [r5, #0]
  408e1e:	b003      	add	sp, #12
  408e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408e24:	ea5f 2c54 	movs.w	ip, r4, lsr #9
  408e28:	f000 8089 	beq.w	408f3e <_malloc_r+0x196>
  408e2c:	f1bc 0f04 	cmp.w	ip, #4
  408e30:	f200 80c4 	bhi.w	408fbc <_malloc_r+0x214>
  408e34:	ea4f 1c94 	mov.w	ip, r4, lsr #6
  408e38:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  408e3c:	ea4f 004c 	mov.w	r0, ip, lsl #1
  408e40:	4ea4      	ldr	r6, [pc, #656]	; (4090d4 <_malloc_r+0x32c>)
  408e42:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  408e46:	68c3      	ldr	r3, [r0, #12]
  408e48:	4298      	cmp	r0, r3
  408e4a:	d105      	bne.n	408e58 <_malloc_r+0xb0>
  408e4c:	e00c      	b.n	408e68 <_malloc_r+0xc0>
  408e4e:	2900      	cmp	r1, #0
  408e50:	da79      	bge.n	408f46 <_malloc_r+0x19e>
  408e52:	68db      	ldr	r3, [r3, #12]
  408e54:	4298      	cmp	r0, r3
  408e56:	d007      	beq.n	408e68 <_malloc_r+0xc0>
  408e58:	685a      	ldr	r2, [r3, #4]
  408e5a:	f022 0203 	bic.w	r2, r2, #3
  408e5e:	1b11      	subs	r1, r2, r4
  408e60:	290f      	cmp	r1, #15
  408e62:	ddf4      	ble.n	408e4e <_malloc_r+0xa6>
  408e64:	f10c 3cff 	add.w	ip, ip, #4294967295
  408e68:	f10c 0c01 	add.w	ip, ip, #1
  408e6c:	4f99      	ldr	r7, [pc, #612]	; (4090d4 <_malloc_r+0x32c>)
  408e6e:	6933      	ldr	r3, [r6, #16]
  408e70:	f107 0e08 	add.w	lr, r7, #8
  408e74:	4573      	cmp	r3, lr
  408e76:	f000 8119 	beq.w	4090ac <_malloc_r+0x304>
  408e7a:	685a      	ldr	r2, [r3, #4]
  408e7c:	f022 0203 	bic.w	r2, r2, #3
  408e80:	1b11      	subs	r1, r2, r4
  408e82:	290f      	cmp	r1, #15
  408e84:	f300 80ca 	bgt.w	40901c <_malloc_r+0x274>
  408e88:	2900      	cmp	r1, #0
  408e8a:	f8c7 e014 	str.w	lr, [r7, #20]
  408e8e:	f8c7 e010 	str.w	lr, [r7, #16]
  408e92:	da6a      	bge.n	408f6a <_malloc_r+0x1c2>
  408e94:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  408e98:	f080 809f 	bcs.w	408fda <_malloc_r+0x232>
  408e9c:	08d2      	lsrs	r2, r2, #3
  408e9e:	2001      	movs	r0, #1
  408ea0:	6879      	ldr	r1, [r7, #4]
  408ea2:	ea4f 08a2 	mov.w	r8, r2, asr #2
  408ea6:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
  408eaa:	fa00 f008 	lsl.w	r0, r0, r8
  408eae:	f8d2 8008 	ldr.w	r8, [r2, #8]
  408eb2:	4308      	orrs	r0, r1
  408eb4:	60da      	str	r2, [r3, #12]
  408eb6:	f8c3 8008 	str.w	r8, [r3, #8]
  408eba:	6078      	str	r0, [r7, #4]
  408ebc:	6093      	str	r3, [r2, #8]
  408ebe:	f8c8 300c 	str.w	r3, [r8, #12]
  408ec2:	ea4f 03ac 	mov.w	r3, ip, asr #2
  408ec6:	2101      	movs	r1, #1
  408ec8:	4099      	lsls	r1, r3
  408eca:	4281      	cmp	r1, r0
  408ecc:	d85b      	bhi.n	408f86 <_malloc_r+0x1de>
  408ece:	4208      	tst	r0, r1
  408ed0:	d106      	bne.n	408ee0 <_malloc_r+0x138>
  408ed2:	f02c 0c03 	bic.w	ip, ip, #3
  408ed6:	0049      	lsls	r1, r1, #1
  408ed8:	f10c 0c04 	add.w	ip, ip, #4
  408edc:	4208      	tst	r0, r1
  408ede:	d0fa      	beq.n	408ed6 <_malloc_r+0x12e>
  408ee0:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
  408ee4:	46e1      	mov	r9, ip
  408ee6:	4640      	mov	r0, r8
  408ee8:	68c7      	ldr	r7, [r0, #12]
  408eea:	42b8      	cmp	r0, r7
  408eec:	d107      	bne.n	408efe <_malloc_r+0x156>
  408eee:	e0df      	b.n	4090b0 <_malloc_r+0x308>
  408ef0:	2a00      	cmp	r2, #0
  408ef2:	f280 80f7 	bge.w	4090e4 <_malloc_r+0x33c>
  408ef6:	68ff      	ldr	r7, [r7, #12]
  408ef8:	42b8      	cmp	r0, r7
  408efa:	f000 80d9 	beq.w	4090b0 <_malloc_r+0x308>
  408efe:	687b      	ldr	r3, [r7, #4]
  408f00:	f023 0303 	bic.w	r3, r3, #3
  408f04:	1b1a      	subs	r2, r3, r4
  408f06:	2a0f      	cmp	r2, #15
  408f08:	ddf2      	ble.n	408ef0 <_malloc_r+0x148>
  408f0a:	46b8      	mov	r8, r7
  408f0c:	68fb      	ldr	r3, [r7, #12]
  408f0e:	f044 0901 	orr.w	r9, r4, #1
  408f12:	f042 0c01 	orr.w	ip, r2, #1
  408f16:	f858 1f08 	ldr.w	r1, [r8, #8]!
  408f1a:	443c      	add	r4, r7
  408f1c:	f8c7 9004 	str.w	r9, [r7, #4]
  408f20:	4628      	mov	r0, r5
  408f22:	60cb      	str	r3, [r1, #12]
  408f24:	6099      	str	r1, [r3, #8]
  408f26:	6174      	str	r4, [r6, #20]
  408f28:	6134      	str	r4, [r6, #16]
  408f2a:	f8c4 e00c 	str.w	lr, [r4, #12]
  408f2e:	f8c4 e008 	str.w	lr, [r4, #8]
  408f32:	f8c4 c004 	str.w	ip, [r4, #4]
  408f36:	50a2      	str	r2, [r4, r2]
  408f38:	f000 face 	bl	4094d8 <__malloc_unlock>
  408f3c:	e760      	b.n	408e00 <_malloc_r+0x58>
  408f3e:	207e      	movs	r0, #126	; 0x7e
  408f40:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  408f44:	e77c      	b.n	408e40 <_malloc_r+0x98>
  408f46:	441a      	add	r2, r3
  408f48:	68dc      	ldr	r4, [r3, #12]
  408f4a:	689e      	ldr	r6, [r3, #8]
  408f4c:	f103 0808 	add.w	r8, r3, #8
  408f50:	6851      	ldr	r1, [r2, #4]
  408f52:	4628      	mov	r0, r5
  408f54:	60f4      	str	r4, [r6, #12]
  408f56:	f041 0301 	orr.w	r3, r1, #1
  408f5a:	60a6      	str	r6, [r4, #8]
  408f5c:	6053      	str	r3, [r2, #4]
  408f5e:	f000 fabb 	bl	4094d8 <__malloc_unlock>
  408f62:	4640      	mov	r0, r8
  408f64:	b003      	add	sp, #12
  408f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f6a:	441a      	add	r2, r3
  408f6c:	f103 0808 	add.w	r8, r3, #8
  408f70:	4628      	mov	r0, r5
  408f72:	6853      	ldr	r3, [r2, #4]
  408f74:	f043 0301 	orr.w	r3, r3, #1
  408f78:	6053      	str	r3, [r2, #4]
  408f7a:	f000 faad 	bl	4094d8 <__malloc_unlock>
  408f7e:	4640      	mov	r0, r8
  408f80:	b003      	add	sp, #12
  408f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f86:	68b7      	ldr	r7, [r6, #8]
  408f88:	687a      	ldr	r2, [r7, #4]
  408f8a:	f022 0803 	bic.w	r8, r2, #3
  408f8e:	ebc4 0208 	rsb	r2, r4, r8
  408f92:	2a0f      	cmp	r2, #15
  408f94:	dd56      	ble.n	409044 <_malloc_r+0x29c>
  408f96:	45a0      	cmp	r8, r4
  408f98:	d354      	bcc.n	409044 <_malloc_r+0x29c>
  408f9a:	f044 0301 	orr.w	r3, r4, #1
  408f9e:	f042 0201 	orr.w	r2, r2, #1
  408fa2:	443c      	add	r4, r7
  408fa4:	f107 0808 	add.w	r8, r7, #8
  408fa8:	607b      	str	r3, [r7, #4]
  408faa:	4628      	mov	r0, r5
  408fac:	60b4      	str	r4, [r6, #8]
  408fae:	6062      	str	r2, [r4, #4]
  408fb0:	f000 fa92 	bl	4094d8 <__malloc_unlock>
  408fb4:	4640      	mov	r0, r8
  408fb6:	b003      	add	sp, #12
  408fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408fbc:	f1bc 0f14 	cmp.w	ip, #20
  408fc0:	f240 809f 	bls.w	409102 <_malloc_r+0x35a>
  408fc4:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  408fc8:	f200 8127 	bhi.w	40921a <_malloc_r+0x472>
  408fcc:	ea4f 3c14 	mov.w	ip, r4, lsr #12
  408fd0:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  408fd4:	ea4f 004c 	mov.w	r0, ip, lsl #1
  408fd8:	e732      	b.n	408e40 <_malloc_r+0x98>
  408fda:	0a51      	lsrs	r1, r2, #9
  408fdc:	2904      	cmp	r1, #4
  408fde:	f240 8095 	bls.w	40910c <_malloc_r+0x364>
  408fe2:	2914      	cmp	r1, #20
  408fe4:	f200 8142 	bhi.w	40926c <_malloc_r+0x4c4>
  408fe8:	f101 075b 	add.w	r7, r1, #91	; 0x5b
  408fec:	0078      	lsls	r0, r7, #1
  408fee:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  408ff2:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 4090d4 <_malloc_r+0x32c>
  408ff6:	6881      	ldr	r1, [r0, #8]
  408ff8:	4281      	cmp	r1, r0
  408ffa:	f000 811b 	beq.w	409234 <_malloc_r+0x48c>
  408ffe:	684f      	ldr	r7, [r1, #4]
  409000:	f027 0703 	bic.w	r7, r7, #3
  409004:	42ba      	cmp	r2, r7
  409006:	d202      	bcs.n	40900e <_malloc_r+0x266>
  409008:	6889      	ldr	r1, [r1, #8]
  40900a:	4288      	cmp	r0, r1
  40900c:	d1f7      	bne.n	408ffe <_malloc_r+0x256>
  40900e:	68ca      	ldr	r2, [r1, #12]
  409010:	6870      	ldr	r0, [r6, #4]
  409012:	60da      	str	r2, [r3, #12]
  409014:	6099      	str	r1, [r3, #8]
  409016:	6093      	str	r3, [r2, #8]
  409018:	60cb      	str	r3, [r1, #12]
  40901a:	e752      	b.n	408ec2 <_malloc_r+0x11a>
  40901c:	f044 0601 	orr.w	r6, r4, #1
  409020:	f041 0201 	orr.w	r2, r1, #1
  409024:	441c      	add	r4, r3
  409026:	4628      	mov	r0, r5
  409028:	605e      	str	r6, [r3, #4]
  40902a:	f103 0808 	add.w	r8, r3, #8
  40902e:	617c      	str	r4, [r7, #20]
  409030:	613c      	str	r4, [r7, #16]
  409032:	f8c4 e00c 	str.w	lr, [r4, #12]
  409036:	f8c4 e008 	str.w	lr, [r4, #8]
  40903a:	6062      	str	r2, [r4, #4]
  40903c:	5061      	str	r1, [r4, r1]
  40903e:	f000 fa4b 	bl	4094d8 <__malloc_unlock>
  409042:	e6dd      	b.n	408e00 <_malloc_r+0x58>
  409044:	4a24      	ldr	r2, [pc, #144]	; (4090d8 <_malloc_r+0x330>)
  409046:	4b25      	ldr	r3, [pc, #148]	; (4090dc <_malloc_r+0x334>)
  409048:	6811      	ldr	r1, [r2, #0]
  40904a:	681b      	ldr	r3, [r3, #0]
  40904c:	3101      	adds	r1, #1
  40904e:	4423      	add	r3, r4
  409050:	f000 8109 	beq.w	409266 <_malloc_r+0x4be>
  409054:	f241 010f 	movw	r1, #4111	; 0x100f
  409058:	f8df 9084 	ldr.w	r9, [pc, #132]	; 4090e0 <_malloc_r+0x338>
  40905c:	4419      	add	r1, r3
  40905e:	ea01 0909 	and.w	r9, r1, r9
  409062:	4628      	mov	r0, r5
  409064:	4649      	mov	r1, r9
  409066:	9201      	str	r2, [sp, #4]
  409068:	f000 fa38 	bl	4094dc <_sbrk_r>
  40906c:	f1b0 3fff 	cmp.w	r0, #4294967295
  409070:	4682      	mov	sl, r0
  409072:	9a01      	ldr	r2, [sp, #4]
  409074:	f000 8101 	beq.w	40927a <_malloc_r+0x4d2>
  409078:	1bbb      	subs	r3, r7, r6
  40907a:	eb07 0108 	add.w	r1, r7, r8
  40907e:	4815      	ldr	r0, [pc, #84]	; (4090d4 <_malloc_r+0x32c>)
  409080:	bf18      	it	ne
  409082:	2301      	movne	r3, #1
  409084:	4551      	cmp	r1, sl
  409086:	d967      	bls.n	409158 <_malloc_r+0x3b0>
  409088:	2b00      	cmp	r3, #0
  40908a:	d065      	beq.n	409158 <_malloc_r+0x3b0>
  40908c:	6887      	ldr	r7, [r0, #8]
  40908e:	687b      	ldr	r3, [r7, #4]
  409090:	f023 0303 	bic.w	r3, r3, #3
  409094:	1b1a      	subs	r2, r3, r4
  409096:	2a0f      	cmp	r2, #15
  409098:	dd02      	ble.n	4090a0 <_malloc_r+0x2f8>
  40909a:	429c      	cmp	r4, r3
  40909c:	f67f af7d 	bls.w	408f9a <_malloc_r+0x1f2>
  4090a0:	4628      	mov	r0, r5
  4090a2:	f04f 0800 	mov.w	r8, #0
  4090a6:	f000 fa17 	bl	4094d8 <__malloc_unlock>
  4090aa:	e6a9      	b.n	408e00 <_malloc_r+0x58>
  4090ac:	6878      	ldr	r0, [r7, #4]
  4090ae:	e708      	b.n	408ec2 <_malloc_r+0x11a>
  4090b0:	f109 0901 	add.w	r9, r9, #1
  4090b4:	3008      	adds	r0, #8
  4090b6:	f019 0f03 	tst.w	r9, #3
  4090ba:	f47f af15 	bne.w	408ee8 <_malloc_r+0x140>
  4090be:	e02f      	b.n	409120 <_malloc_r+0x378>
  4090c0:	f103 0208 	add.w	r2, r3, #8
  4090c4:	695b      	ldr	r3, [r3, #20]
  4090c6:	429a      	cmp	r2, r3
  4090c8:	bf08      	it	eq
  4090ca:	f10c 0c02 	addeq.w	ip, ip, #2
  4090ce:	f43f aecd 	beq.w	408e6c <_malloc_r+0xc4>
  4090d2:	e684      	b.n	408dde <_malloc_r+0x36>
  4090d4:	2040044c 	.word	0x2040044c
  4090d8:	20400858 	.word	0x20400858
  4090dc:	2040c448 	.word	0x2040c448
  4090e0:	fffff000 	.word	0xfffff000
  4090e4:	18fa      	adds	r2, r7, r3
  4090e6:	46b8      	mov	r8, r7
  4090e8:	68f9      	ldr	r1, [r7, #12]
  4090ea:	4628      	mov	r0, r5
  4090ec:	6853      	ldr	r3, [r2, #4]
  4090ee:	f858 4f08 	ldr.w	r4, [r8, #8]!
  4090f2:	f043 0301 	orr.w	r3, r3, #1
  4090f6:	6053      	str	r3, [r2, #4]
  4090f8:	60e1      	str	r1, [r4, #12]
  4090fa:	608c      	str	r4, [r1, #8]
  4090fc:	f000 f9ec 	bl	4094d8 <__malloc_unlock>
  409100:	e67e      	b.n	408e00 <_malloc_r+0x58>
  409102:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  409106:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40910a:	e699      	b.n	408e40 <_malloc_r+0x98>
  40910c:	0991      	lsrs	r1, r2, #6
  40910e:	f101 0738 	add.w	r7, r1, #56	; 0x38
  409112:	0078      	lsls	r0, r7, #1
  409114:	e76b      	b.n	408fee <_malloc_r+0x246>
  409116:	f8d8 8000 	ldr.w	r8, [r8]
  40911a:	4598      	cmp	r8, r3
  40911c:	f040 80e6 	bne.w	4092ec <_malloc_r+0x544>
  409120:	f01c 0f03 	tst.w	ip, #3
  409124:	f1a8 0308 	sub.w	r3, r8, #8
  409128:	f10c 3cff 	add.w	ip, ip, #4294967295
  40912c:	d1f3      	bne.n	409116 <_malloc_r+0x36e>
  40912e:	6873      	ldr	r3, [r6, #4]
  409130:	ea23 0301 	bic.w	r3, r3, r1
  409134:	6073      	str	r3, [r6, #4]
  409136:	0049      	lsls	r1, r1, #1
  409138:	4299      	cmp	r1, r3
  40913a:	f63f af24 	bhi.w	408f86 <_malloc_r+0x1de>
  40913e:	2900      	cmp	r1, #0
  409140:	f43f af21 	beq.w	408f86 <_malloc_r+0x1de>
  409144:	420b      	tst	r3, r1
  409146:	46cc      	mov	ip, r9
  409148:	f47f aeca 	bne.w	408ee0 <_malloc_r+0x138>
  40914c:	0049      	lsls	r1, r1, #1
  40914e:	f10c 0c04 	add.w	ip, ip, #4
  409152:	420b      	tst	r3, r1
  409154:	d0fa      	beq.n	40914c <_malloc_r+0x3a4>
  409156:	e6c3      	b.n	408ee0 <_malloc_r+0x138>
  409158:	f8df b19c 	ldr.w	fp, [pc, #412]	; 4092f8 <_malloc_r+0x550>
  40915c:	4551      	cmp	r1, sl
  40915e:	f8db 0000 	ldr.w	r0, [fp]
  409162:	4448      	add	r0, r9
  409164:	f8cb 0000 	str.w	r0, [fp]
  409168:	f000 808c 	beq.w	409284 <_malloc_r+0x4dc>
  40916c:	6812      	ldr	r2, [r2, #0]
  40916e:	f8df e18c 	ldr.w	lr, [pc, #396]	; 4092fc <_malloc_r+0x554>
  409172:	3201      	adds	r2, #1
  409174:	f000 80a3 	beq.w	4092be <_malloc_r+0x516>
  409178:	ebc1 010a 	rsb	r1, r1, sl
  40917c:	4408      	add	r0, r1
  40917e:	f8cb 0000 	str.w	r0, [fp]
  409182:	f01a 0107 	ands.w	r1, sl, #7
  409186:	d052      	beq.n	40922e <_malloc_r+0x486>
  409188:	f1c1 0008 	rsb	r0, r1, #8
  40918c:	f241 0208 	movw	r2, #4104	; 0x1008
  409190:	4482      	add	sl, r0
  409192:	1a52      	subs	r2, r2, r1
  409194:	eb0a 0109 	add.w	r1, sl, r9
  409198:	4628      	mov	r0, r5
  40919a:	9301      	str	r3, [sp, #4]
  40919c:	f3c1 010b 	ubfx	r1, r1, #0, #12
  4091a0:	ebc1 0902 	rsb	r9, r1, r2
  4091a4:	4649      	mov	r1, r9
  4091a6:	f000 f999 	bl	4094dc <_sbrk_r>
  4091aa:	1c43      	adds	r3, r0, #1
  4091ac:	9b01      	ldr	r3, [sp, #4]
  4091ae:	d07a      	beq.n	4092a6 <_malloc_r+0x4fe>
  4091b0:	ebca 0200 	rsb	r2, sl, r0
  4091b4:	444a      	add	r2, r9
  4091b6:	f042 0201 	orr.w	r2, r2, #1
  4091ba:	f8db 0000 	ldr.w	r0, [fp]
  4091be:	f8c6 a008 	str.w	sl, [r6, #8]
  4091c2:	4448      	add	r0, r9
  4091c4:	f8ca 2004 	str.w	r2, [sl, #4]
  4091c8:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4092f8 <_malloc_r+0x550>
  4091cc:	f8cb 0000 	str.w	r0, [fp]
  4091d0:	b1a3      	cbz	r3, 4091fc <_malloc_r+0x454>
  4091d2:	f1b8 0f0f 	cmp.w	r8, #15
  4091d6:	d937      	bls.n	409248 <_malloc_r+0x4a0>
  4091d8:	687b      	ldr	r3, [r7, #4]
  4091da:	f1a8 020c 	sub.w	r2, r8, #12
  4091de:	f04f 0e05 	mov.w	lr, #5
  4091e2:	f022 0207 	bic.w	r2, r2, #7
  4091e6:	f003 0301 	and.w	r3, r3, #1
  4091ea:	18b9      	adds	r1, r7, r2
  4091ec:	4313      	orrs	r3, r2
  4091ee:	2a0f      	cmp	r2, #15
  4091f0:	607b      	str	r3, [r7, #4]
  4091f2:	f8c1 e004 	str.w	lr, [r1, #4]
  4091f6:	f8c1 e008 	str.w	lr, [r1, #8]
  4091fa:	d858      	bhi.n	4092ae <_malloc_r+0x506>
  4091fc:	4b3c      	ldr	r3, [pc, #240]	; (4092f0 <_malloc_r+0x548>)
  4091fe:	681a      	ldr	r2, [r3, #0]
  409200:	4290      	cmp	r0, r2
  409202:	d900      	bls.n	409206 <_malloc_r+0x45e>
  409204:	6018      	str	r0, [r3, #0]
  409206:	4b3b      	ldr	r3, [pc, #236]	; (4092f4 <_malloc_r+0x54c>)
  409208:	68b7      	ldr	r7, [r6, #8]
  40920a:	681a      	ldr	r2, [r3, #0]
  40920c:	4290      	cmp	r0, r2
  40920e:	d900      	bls.n	409212 <_malloc_r+0x46a>
  409210:	6018      	str	r0, [r3, #0]
  409212:	687b      	ldr	r3, [r7, #4]
  409214:	f023 0303 	bic.w	r3, r3, #3
  409218:	e73c      	b.n	409094 <_malloc_r+0x2ec>
  40921a:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  40921e:	d817      	bhi.n	409250 <_malloc_r+0x4a8>
  409220:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
  409224:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  409228:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40922c:	e608      	b.n	408e40 <_malloc_r+0x98>
  40922e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  409232:	e7af      	b.n	409194 <_malloc_r+0x3ec>
  409234:	10bf      	asrs	r7, r7, #2
  409236:	2001      	movs	r0, #1
  409238:	460a      	mov	r2, r1
  40923a:	40b8      	lsls	r0, r7
  40923c:	f8d9 7004 	ldr.w	r7, [r9, #4]
  409240:	4338      	orrs	r0, r7
  409242:	f8c9 0004 	str.w	r0, [r9, #4]
  409246:	e6e4      	b.n	409012 <_malloc_r+0x26a>
  409248:	2301      	movs	r3, #1
  40924a:	f8ca 3004 	str.w	r3, [sl, #4]
  40924e:	e727      	b.n	4090a0 <_malloc_r+0x2f8>
  409250:	f240 5354 	movw	r3, #1364	; 0x554
  409254:	459c      	cmp	ip, r3
  409256:	d822      	bhi.n	40929e <_malloc_r+0x4f6>
  409258:	ea4f 4c94 	mov.w	ip, r4, lsr #18
  40925c:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  409260:	ea4f 004c 	mov.w	r0, ip, lsl #1
  409264:	e5ec      	b.n	408e40 <_malloc_r+0x98>
  409266:	f103 0910 	add.w	r9, r3, #16
  40926a:	e6fa      	b.n	409062 <_malloc_r+0x2ba>
  40926c:	2954      	cmp	r1, #84	; 0x54
  40926e:	d829      	bhi.n	4092c4 <_malloc_r+0x51c>
  409270:	0b11      	lsrs	r1, r2, #12
  409272:	f101 076e 	add.w	r7, r1, #110	; 0x6e
  409276:	0078      	lsls	r0, r7, #1
  409278:	e6b9      	b.n	408fee <_malloc_r+0x246>
  40927a:	68b7      	ldr	r7, [r6, #8]
  40927c:	687b      	ldr	r3, [r7, #4]
  40927e:	f023 0303 	bic.w	r3, r3, #3
  409282:	e707      	b.n	409094 <_malloc_r+0x2ec>
  409284:	f3c1 0e0b 	ubfx	lr, r1, #0, #12
  409288:	f1be 0f00 	cmp.w	lr, #0
  40928c:	f47f af6e 	bne.w	40916c <_malloc_r+0x3c4>
  409290:	eb09 0308 	add.w	r3, r9, r8
  409294:	68b2      	ldr	r2, [r6, #8]
  409296:	f043 0301 	orr.w	r3, r3, #1
  40929a:	6053      	str	r3, [r2, #4]
  40929c:	e7ae      	b.n	4091fc <_malloc_r+0x454>
  40929e:	20fc      	movs	r0, #252	; 0xfc
  4092a0:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  4092a4:	e5cc      	b.n	408e40 <_malloc_r+0x98>
  4092a6:	2201      	movs	r2, #1
  4092a8:	f04f 0900 	mov.w	r9, #0
  4092ac:	e785      	b.n	4091ba <_malloc_r+0x412>
  4092ae:	4628      	mov	r0, r5
  4092b0:	f107 0108 	add.w	r1, r7, #8
  4092b4:	f003 ff66 	bl	40d184 <_free_r>
  4092b8:	f8d9 0000 	ldr.w	r0, [r9]
  4092bc:	e79e      	b.n	4091fc <_malloc_r+0x454>
  4092be:	f8ce a000 	str.w	sl, [lr]
  4092c2:	e75e      	b.n	409182 <_malloc_r+0x3da>
  4092c4:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  4092c8:	d804      	bhi.n	4092d4 <_malloc_r+0x52c>
  4092ca:	0bd1      	lsrs	r1, r2, #15
  4092cc:	f101 0777 	add.w	r7, r1, #119	; 0x77
  4092d0:	0078      	lsls	r0, r7, #1
  4092d2:	e68c      	b.n	408fee <_malloc_r+0x246>
  4092d4:	f240 5054 	movw	r0, #1364	; 0x554
  4092d8:	4281      	cmp	r1, r0
  4092da:	d804      	bhi.n	4092e6 <_malloc_r+0x53e>
  4092dc:	0c91      	lsrs	r1, r2, #18
  4092de:	f101 077c 	add.w	r7, r1, #124	; 0x7c
  4092e2:	0078      	lsls	r0, r7, #1
  4092e4:	e683      	b.n	408fee <_malloc_r+0x246>
  4092e6:	20fc      	movs	r0, #252	; 0xfc
  4092e8:	277e      	movs	r7, #126	; 0x7e
  4092ea:	e680      	b.n	408fee <_malloc_r+0x246>
  4092ec:	6873      	ldr	r3, [r6, #4]
  4092ee:	e722      	b.n	409136 <_malloc_r+0x38e>
  4092f0:	2040c444 	.word	0x2040c444
  4092f4:	2040c440 	.word	0x2040c440
  4092f8:	2040c44c 	.word	0x2040c44c
  4092fc:	20400858 	.word	0x20400858

00409300 <memcpy>:
  409300:	4684      	mov	ip, r0
  409302:	ea41 0300 	orr.w	r3, r1, r0
  409306:	f013 0303 	ands.w	r3, r3, #3
  40930a:	d16d      	bne.n	4093e8 <memcpy+0xe8>
  40930c:	3a40      	subs	r2, #64	; 0x40
  40930e:	d341      	bcc.n	409394 <memcpy+0x94>
  409310:	f851 3b04 	ldr.w	r3, [r1], #4
  409314:	f840 3b04 	str.w	r3, [r0], #4
  409318:	f851 3b04 	ldr.w	r3, [r1], #4
  40931c:	f840 3b04 	str.w	r3, [r0], #4
  409320:	f851 3b04 	ldr.w	r3, [r1], #4
  409324:	f840 3b04 	str.w	r3, [r0], #4
  409328:	f851 3b04 	ldr.w	r3, [r1], #4
  40932c:	f840 3b04 	str.w	r3, [r0], #4
  409330:	f851 3b04 	ldr.w	r3, [r1], #4
  409334:	f840 3b04 	str.w	r3, [r0], #4
  409338:	f851 3b04 	ldr.w	r3, [r1], #4
  40933c:	f840 3b04 	str.w	r3, [r0], #4
  409340:	f851 3b04 	ldr.w	r3, [r1], #4
  409344:	f840 3b04 	str.w	r3, [r0], #4
  409348:	f851 3b04 	ldr.w	r3, [r1], #4
  40934c:	f840 3b04 	str.w	r3, [r0], #4
  409350:	f851 3b04 	ldr.w	r3, [r1], #4
  409354:	f840 3b04 	str.w	r3, [r0], #4
  409358:	f851 3b04 	ldr.w	r3, [r1], #4
  40935c:	f840 3b04 	str.w	r3, [r0], #4
  409360:	f851 3b04 	ldr.w	r3, [r1], #4
  409364:	f840 3b04 	str.w	r3, [r0], #4
  409368:	f851 3b04 	ldr.w	r3, [r1], #4
  40936c:	f840 3b04 	str.w	r3, [r0], #4
  409370:	f851 3b04 	ldr.w	r3, [r1], #4
  409374:	f840 3b04 	str.w	r3, [r0], #4
  409378:	f851 3b04 	ldr.w	r3, [r1], #4
  40937c:	f840 3b04 	str.w	r3, [r0], #4
  409380:	f851 3b04 	ldr.w	r3, [r1], #4
  409384:	f840 3b04 	str.w	r3, [r0], #4
  409388:	f851 3b04 	ldr.w	r3, [r1], #4
  40938c:	f840 3b04 	str.w	r3, [r0], #4
  409390:	3a40      	subs	r2, #64	; 0x40
  409392:	d2bd      	bcs.n	409310 <memcpy+0x10>
  409394:	3230      	adds	r2, #48	; 0x30
  409396:	d311      	bcc.n	4093bc <memcpy+0xbc>
  409398:	f851 3b04 	ldr.w	r3, [r1], #4
  40939c:	f840 3b04 	str.w	r3, [r0], #4
  4093a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4093a4:	f840 3b04 	str.w	r3, [r0], #4
  4093a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4093ac:	f840 3b04 	str.w	r3, [r0], #4
  4093b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4093b4:	f840 3b04 	str.w	r3, [r0], #4
  4093b8:	3a10      	subs	r2, #16
  4093ba:	d2ed      	bcs.n	409398 <memcpy+0x98>
  4093bc:	320c      	adds	r2, #12
  4093be:	d305      	bcc.n	4093cc <memcpy+0xcc>
  4093c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4093c4:	f840 3b04 	str.w	r3, [r0], #4
  4093c8:	3a04      	subs	r2, #4
  4093ca:	d2f9      	bcs.n	4093c0 <memcpy+0xc0>
  4093cc:	3204      	adds	r2, #4
  4093ce:	d008      	beq.n	4093e2 <memcpy+0xe2>
  4093d0:	07d2      	lsls	r2, r2, #31
  4093d2:	bf1c      	itt	ne
  4093d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4093d8:	f800 3b01 	strbne.w	r3, [r0], #1
  4093dc:	d301      	bcc.n	4093e2 <memcpy+0xe2>
  4093de:	880b      	ldrh	r3, [r1, #0]
  4093e0:	8003      	strh	r3, [r0, #0]
  4093e2:	4660      	mov	r0, ip
  4093e4:	4770      	bx	lr
  4093e6:	bf00      	nop
  4093e8:	2a08      	cmp	r2, #8
  4093ea:	d313      	bcc.n	409414 <memcpy+0x114>
  4093ec:	078b      	lsls	r3, r1, #30
  4093ee:	d08d      	beq.n	40930c <memcpy+0xc>
  4093f0:	f010 0303 	ands.w	r3, r0, #3
  4093f4:	d08a      	beq.n	40930c <memcpy+0xc>
  4093f6:	f1c3 0304 	rsb	r3, r3, #4
  4093fa:	1ad2      	subs	r2, r2, r3
  4093fc:	07db      	lsls	r3, r3, #31
  4093fe:	bf1c      	itt	ne
  409400:	f811 3b01 	ldrbne.w	r3, [r1], #1
  409404:	f800 3b01 	strbne.w	r3, [r0], #1
  409408:	d380      	bcc.n	40930c <memcpy+0xc>
  40940a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40940e:	f820 3b02 	strh.w	r3, [r0], #2
  409412:	e77b      	b.n	40930c <memcpy+0xc>
  409414:	3a04      	subs	r2, #4
  409416:	d3d9      	bcc.n	4093cc <memcpy+0xcc>
  409418:	3a01      	subs	r2, #1
  40941a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40941e:	f800 3b01 	strb.w	r3, [r0], #1
  409422:	d2f9      	bcs.n	409418 <memcpy+0x118>
  409424:	780b      	ldrb	r3, [r1, #0]
  409426:	7003      	strb	r3, [r0, #0]
  409428:	784b      	ldrb	r3, [r1, #1]
  40942a:	7043      	strb	r3, [r0, #1]
  40942c:	788b      	ldrb	r3, [r1, #2]
  40942e:	7083      	strb	r3, [r0, #2]
  409430:	4660      	mov	r0, ip
  409432:	4770      	bx	lr

00409434 <memset>:
  409434:	0783      	lsls	r3, r0, #30
  409436:	b470      	push	{r4, r5, r6}
  409438:	d049      	beq.n	4094ce <memset+0x9a>
  40943a:	1e54      	subs	r4, r2, #1
  40943c:	2a00      	cmp	r2, #0
  40943e:	d044      	beq.n	4094ca <memset+0x96>
  409440:	b2cd      	uxtb	r5, r1
  409442:	4603      	mov	r3, r0
  409444:	e002      	b.n	40944c <memset+0x18>
  409446:	2c00      	cmp	r4, #0
  409448:	d03f      	beq.n	4094ca <memset+0x96>
  40944a:	4614      	mov	r4, r2
  40944c:	f803 5b01 	strb.w	r5, [r3], #1
  409450:	f013 0f03 	tst.w	r3, #3
  409454:	f104 32ff 	add.w	r2, r4, #4294967295
  409458:	d1f5      	bne.n	409446 <memset+0x12>
  40945a:	2c03      	cmp	r4, #3
  40945c:	d92e      	bls.n	4094bc <memset+0x88>
  40945e:	b2cd      	uxtb	r5, r1
  409460:	2c0f      	cmp	r4, #15
  409462:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  409466:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40946a:	d919      	bls.n	4094a0 <memset+0x6c>
  40946c:	f103 0210 	add.w	r2, r3, #16
  409470:	4626      	mov	r6, r4
  409472:	3e10      	subs	r6, #16
  409474:	f842 5c10 	str.w	r5, [r2, #-16]
  409478:	f842 5c0c 	str.w	r5, [r2, #-12]
  40947c:	3210      	adds	r2, #16
  40947e:	2e0f      	cmp	r6, #15
  409480:	f842 5c18 	str.w	r5, [r2, #-24]
  409484:	f842 5c14 	str.w	r5, [r2, #-20]
  409488:	d8f3      	bhi.n	409472 <memset+0x3e>
  40948a:	f1a4 0210 	sub.w	r2, r4, #16
  40948e:	f004 040f 	and.w	r4, r4, #15
  409492:	f022 020f 	bic.w	r2, r2, #15
  409496:	2c03      	cmp	r4, #3
  409498:	f102 0210 	add.w	r2, r2, #16
  40949c:	4413      	add	r3, r2
  40949e:	d90d      	bls.n	4094bc <memset+0x88>
  4094a0:	461e      	mov	r6, r3
  4094a2:	4622      	mov	r2, r4
  4094a4:	3a04      	subs	r2, #4
  4094a6:	f846 5b04 	str.w	r5, [r6], #4
  4094aa:	2a03      	cmp	r2, #3
  4094ac:	d8fa      	bhi.n	4094a4 <memset+0x70>
  4094ae:	1f22      	subs	r2, r4, #4
  4094b0:	f004 0403 	and.w	r4, r4, #3
  4094b4:	f022 0203 	bic.w	r2, r2, #3
  4094b8:	3204      	adds	r2, #4
  4094ba:	4413      	add	r3, r2
  4094bc:	b12c      	cbz	r4, 4094ca <memset+0x96>
  4094be:	b2c9      	uxtb	r1, r1
  4094c0:	441c      	add	r4, r3
  4094c2:	f803 1b01 	strb.w	r1, [r3], #1
  4094c6:	42a3      	cmp	r3, r4
  4094c8:	d1fb      	bne.n	4094c2 <memset+0x8e>
  4094ca:	bc70      	pop	{r4, r5, r6}
  4094cc:	4770      	bx	lr
  4094ce:	4614      	mov	r4, r2
  4094d0:	4603      	mov	r3, r0
  4094d2:	e7c2      	b.n	40945a <memset+0x26>

004094d4 <__malloc_lock>:
  4094d4:	4770      	bx	lr
  4094d6:	bf00      	nop

004094d8 <__malloc_unlock>:
  4094d8:	4770      	bx	lr
  4094da:	bf00      	nop

004094dc <_sbrk_r>:
  4094dc:	b538      	push	{r3, r4, r5, lr}
  4094de:	2300      	movs	r3, #0
  4094e0:	4c06      	ldr	r4, [pc, #24]	; (4094fc <_sbrk_r+0x20>)
  4094e2:	4605      	mov	r5, r0
  4094e4:	4608      	mov	r0, r1
  4094e6:	6023      	str	r3, [r4, #0]
  4094e8:	f7fa f8c4 	bl	403674 <_sbrk>
  4094ec:	1c43      	adds	r3, r0, #1
  4094ee:	d000      	beq.n	4094f2 <_sbrk_r+0x16>
  4094f0:	bd38      	pop	{r3, r4, r5, pc}
  4094f2:	6823      	ldr	r3, [r4, #0]
  4094f4:	2b00      	cmp	r3, #0
  4094f6:	d0fb      	beq.n	4094f0 <_sbrk_r+0x14>
  4094f8:	602b      	str	r3, [r5, #0]
  4094fa:	bd38      	pop	{r3, r4, r5, pc}
  4094fc:	2040c5fc 	.word	0x2040c5fc

00409500 <sprintf>:
  409500:	b40e      	push	{r1, r2, r3}
  409502:	b5f0      	push	{r4, r5, r6, r7, lr}
  409504:	b09c      	sub	sp, #112	; 0x70
  409506:	4b10      	ldr	r3, [pc, #64]	; (409548 <sprintf+0x48>)
  409508:	4606      	mov	r6, r0
  40950a:	f44f 7e02 	mov.w	lr, #520	; 0x208
  40950e:	ac21      	add	r4, sp, #132	; 0x84
  409510:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  409514:	f64f 77ff 	movw	r7, #65535	; 0xffff
  409518:	6818      	ldr	r0, [r3, #0]
  40951a:	f854 2b04 	ldr.w	r2, [r4], #4
  40951e:	a902      	add	r1, sp, #8
  409520:	9602      	str	r6, [sp, #8]
  409522:	4623      	mov	r3, r4
  409524:	9606      	str	r6, [sp, #24]
  409526:	9401      	str	r4, [sp, #4]
  409528:	f8ad e014 	strh.w	lr, [sp, #20]
  40952c:	9504      	str	r5, [sp, #16]
  40952e:	9507      	str	r5, [sp, #28]
  409530:	f8ad 7016 	strh.w	r7, [sp, #22]
  409534:	f000 fa84 	bl	409a40 <_svfprintf_r>
  409538:	9b02      	ldr	r3, [sp, #8]
  40953a:	2200      	movs	r2, #0
  40953c:	701a      	strb	r2, [r3, #0]
  40953e:	b01c      	add	sp, #112	; 0x70
  409540:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  409544:	b003      	add	sp, #12
  409546:	4770      	bx	lr
  409548:	20400448 	.word	0x20400448
	...
  409560:	eba2 0003 	sub.w	r0, r2, r3
  409564:	4770      	bx	lr
  409566:	bf00      	nop

00409568 <strcmp>:
  409568:	7802      	ldrb	r2, [r0, #0]
  40956a:	780b      	ldrb	r3, [r1, #0]
  40956c:	2a01      	cmp	r2, #1
  40956e:	bf28      	it	cs
  409570:	429a      	cmpcs	r2, r3
  409572:	d1f5      	bne.n	409560 <sprintf+0x60>
  409574:	e96d 4504 	strd	r4, r5, [sp, #-16]!
  409578:	ea40 0401 	orr.w	r4, r0, r1
  40957c:	e9cd 6702 	strd	r6, r7, [sp, #8]
  409580:	f06f 0c00 	mvn.w	ip, #0
  409584:	ea4f 7244 	mov.w	r2, r4, lsl #29
  409588:	b312      	cbz	r2, 4095d0 <strcmp+0x68>
  40958a:	ea80 0401 	eor.w	r4, r0, r1
  40958e:	f014 0f07 	tst.w	r4, #7
  409592:	d16a      	bne.n	40966a <strcmp+0x102>
  409594:	f000 0407 	and.w	r4, r0, #7
  409598:	f020 0007 	bic.w	r0, r0, #7
  40959c:	f004 0503 	and.w	r5, r4, #3
  4095a0:	f021 0107 	bic.w	r1, r1, #7
  4095a4:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4095a8:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  4095ac:	f014 0f04 	tst.w	r4, #4
  4095b0:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  4095b4:	fa0c f405 	lsl.w	r4, ip, r5
  4095b8:	ea62 0204 	orn	r2, r2, r4
  4095bc:	ea66 0604 	orn	r6, r6, r4
  4095c0:	d00a      	beq.n	4095d8 <strcmp+0x70>
  4095c2:	ea63 0304 	orn	r3, r3, r4
  4095c6:	4662      	mov	r2, ip
  4095c8:	ea67 0704 	orn	r7, r7, r4
  4095cc:	4666      	mov	r6, ip
  4095ce:	e003      	b.n	4095d8 <strcmp+0x70>
  4095d0:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  4095d4:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  4095d8:	fa82 f54c 	uadd8	r5, r2, ip
  4095dc:	ea82 0406 	eor.w	r4, r2, r6
  4095e0:	faa4 f48c 	sel	r4, r4, ip
  4095e4:	bb6c      	cbnz	r4, 409642 <strcmp+0xda>
  4095e6:	fa83 f54c 	uadd8	r5, r3, ip
  4095ea:	ea83 0507 	eor.w	r5, r3, r7
  4095ee:	faa5 f58c 	sel	r5, r5, ip
  4095f2:	b995      	cbnz	r5, 40961a <strcmp+0xb2>
  4095f4:	e950 2302 	ldrd	r2, r3, [r0, #-8]
  4095f8:	e951 6702 	ldrd	r6, r7, [r1, #-8]
  4095fc:	fa82 f54c 	uadd8	r5, r2, ip
  409600:	ea82 0406 	eor.w	r4, r2, r6
  409604:	faa4 f48c 	sel	r4, r4, ip
  409608:	fa83 f54c 	uadd8	r5, r3, ip
  40960c:	ea83 0507 	eor.w	r5, r3, r7
  409610:	faa5 f58c 	sel	r5, r5, ip
  409614:	4325      	orrs	r5, r4
  409616:	d0db      	beq.n	4095d0 <strcmp+0x68>
  409618:	b99c      	cbnz	r4, 409642 <strcmp+0xda>
  40961a:	ba2d      	rev	r5, r5
  40961c:	fab5 f485 	clz	r4, r5
  409620:	f024 0407 	bic.w	r4, r4, #7
  409624:	fa27 f104 	lsr.w	r1, r7, r4
  409628:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40962c:	fa23 f304 	lsr.w	r3, r3, r4
  409630:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  409634:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409638:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  40963c:	eba0 0001 	sub.w	r0, r0, r1
  409640:	4770      	bx	lr
  409642:	ba24      	rev	r4, r4
  409644:	fab4 f484 	clz	r4, r4
  409648:	f024 0407 	bic.w	r4, r4, #7
  40964c:	fa26 f104 	lsr.w	r1, r6, r4
  409650:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  409654:	fa22 f204 	lsr.w	r2, r2, r4
  409658:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  40965c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409660:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409664:	eba0 0001 	sub.w	r0, r0, r1
  409668:	4770      	bx	lr
  40966a:	f014 0f03 	tst.w	r4, #3
  40966e:	d13c      	bne.n	4096ea <strcmp+0x182>
  409670:	f010 0403 	ands.w	r4, r0, #3
  409674:	d128      	bne.n	4096c8 <strcmp+0x160>
  409676:	f850 2b08 	ldr.w	r2, [r0], #8
  40967a:	f851 3b08 	ldr.w	r3, [r1], #8
  40967e:	fa82 f54c 	uadd8	r5, r2, ip
  409682:	ea82 0503 	eor.w	r5, r2, r3
  409686:	faa5 f58c 	sel	r5, r5, ip
  40968a:	b95d      	cbnz	r5, 4096a4 <strcmp+0x13c>
  40968c:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409690:	f851 3c04 	ldr.w	r3, [r1, #-4]
  409694:	fa82 f54c 	uadd8	r5, r2, ip
  409698:	ea82 0503 	eor.w	r5, r2, r3
  40969c:	faa5 f58c 	sel	r5, r5, ip
  4096a0:	2d00      	cmp	r5, #0
  4096a2:	d0e8      	beq.n	409676 <strcmp+0x10e>
  4096a4:	ba2d      	rev	r5, r5
  4096a6:	fab5 f485 	clz	r4, r5
  4096aa:	f024 0407 	bic.w	r4, r4, #7
  4096ae:	fa23 f104 	lsr.w	r1, r3, r4
  4096b2:	fa22 f204 	lsr.w	r2, r2, r4
  4096b6:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  4096ba:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4096be:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  4096c2:	eba0 0001 	sub.w	r0, r0, r1
  4096c6:	4770      	bx	lr
  4096c8:	ea4f 04c4 	mov.w	r4, r4, lsl #3
  4096cc:	f020 0003 	bic.w	r0, r0, #3
  4096d0:	f850 2b08 	ldr.w	r2, [r0], #8
  4096d4:	f021 0103 	bic.w	r1, r1, #3
  4096d8:	f851 3b08 	ldr.w	r3, [r1], #8
  4096dc:	fa0c f404 	lsl.w	r4, ip, r4
  4096e0:	ea62 0204 	orn	r2, r2, r4
  4096e4:	ea63 0304 	orn	r3, r3, r4
  4096e8:	e7c9      	b.n	40967e <strcmp+0x116>
  4096ea:	f010 0403 	ands.w	r4, r0, #3
  4096ee:	d01a      	beq.n	409726 <strcmp+0x1be>
  4096f0:	eba1 0104 	sub.w	r1, r1, r4
  4096f4:	f020 0003 	bic.w	r0, r0, #3
  4096f8:	07e4      	lsls	r4, r4, #31
  4096fa:	f850 2b04 	ldr.w	r2, [r0], #4
  4096fe:	d006      	beq.n	40970e <strcmp+0x1a6>
  409700:	d20f      	bcs.n	409722 <strcmp+0x1ba>
  409702:	788b      	ldrb	r3, [r1, #2]
  409704:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
  409708:	1ae4      	subs	r4, r4, r3
  40970a:	d106      	bne.n	40971a <strcmp+0x1b2>
  40970c:	b12b      	cbz	r3, 40971a <strcmp+0x1b2>
  40970e:	78cb      	ldrb	r3, [r1, #3]
  409710:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
  409714:	1ae4      	subs	r4, r4, r3
  409716:	d100      	bne.n	40971a <strcmp+0x1b2>
  409718:	b91b      	cbnz	r3, 409722 <strcmp+0x1ba>
  40971a:	4620      	mov	r0, r4
  40971c:	f85d 4b10 	ldr.w	r4, [sp], #16
  409720:	4770      	bx	lr
  409722:	f101 0104 	add.w	r1, r1, #4
  409726:	f850 2b04 	ldr.w	r2, [r0], #4
  40972a:	07cc      	lsls	r4, r1, #31
  40972c:	f021 0103 	bic.w	r1, r1, #3
  409730:	f851 3b04 	ldr.w	r3, [r1], #4
  409734:	d848      	bhi.n	4097c8 <strcmp+0x260>
  409736:	d224      	bcs.n	409782 <strcmp+0x21a>
  409738:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
  40973c:	fa82 f54c 	uadd8	r5, r2, ip
  409740:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
  409744:	faa5 f58c 	sel	r5, r5, ip
  409748:	d10a      	bne.n	409760 <strcmp+0x1f8>
  40974a:	b965      	cbnz	r5, 409766 <strcmp+0x1fe>
  40974c:	f851 3b04 	ldr.w	r3, [r1], #4
  409750:	ea84 0402 	eor.w	r4, r4, r2
  409754:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
  409758:	d10e      	bne.n	409778 <strcmp+0x210>
  40975a:	f850 2b04 	ldr.w	r2, [r0], #4
  40975e:	e7eb      	b.n	409738 <strcmp+0x1d0>
  409760:	ea4f 2313 	mov.w	r3, r3, lsr #8
  409764:	e055      	b.n	409812 <strcmp+0x2aa>
  409766:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
  40976a:	d14d      	bne.n	409808 <strcmp+0x2a0>
  40976c:	7808      	ldrb	r0, [r1, #0]
  40976e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409772:	f1c0 0000 	rsb	r0, r0, #0
  409776:	4770      	bx	lr
  409778:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40977c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  409780:	e047      	b.n	409812 <strcmp+0x2aa>
  409782:	ea02 441c 	and.w	r4, r2, ip, lsr #16
  409786:	fa82 f54c 	uadd8	r5, r2, ip
  40978a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
  40978e:	faa5 f58c 	sel	r5, r5, ip
  409792:	d10a      	bne.n	4097aa <strcmp+0x242>
  409794:	b965      	cbnz	r5, 4097b0 <strcmp+0x248>
  409796:	f851 3b04 	ldr.w	r3, [r1], #4
  40979a:	ea84 0402 	eor.w	r4, r4, r2
  40979e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
  4097a2:	d10c      	bne.n	4097be <strcmp+0x256>
  4097a4:	f850 2b04 	ldr.w	r2, [r0], #4
  4097a8:	e7eb      	b.n	409782 <strcmp+0x21a>
  4097aa:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4097ae:	e030      	b.n	409812 <strcmp+0x2aa>
  4097b0:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
  4097b4:	d128      	bne.n	409808 <strcmp+0x2a0>
  4097b6:	880b      	ldrh	r3, [r1, #0]
  4097b8:	ea4f 4212 	mov.w	r2, r2, lsr #16
  4097bc:	e029      	b.n	409812 <strcmp+0x2aa>
  4097be:	ea4f 4212 	mov.w	r2, r2, lsr #16
  4097c2:	ea03 431c 	and.w	r3, r3, ip, lsr #16
  4097c6:	e024      	b.n	409812 <strcmp+0x2aa>
  4097c8:	f002 04ff 	and.w	r4, r2, #255	; 0xff
  4097cc:	fa82 f54c 	uadd8	r5, r2, ip
  4097d0:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
  4097d4:	faa5 f58c 	sel	r5, r5, ip
  4097d8:	d10a      	bne.n	4097f0 <strcmp+0x288>
  4097da:	b965      	cbnz	r5, 4097f6 <strcmp+0x28e>
  4097dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4097e0:	ea84 0402 	eor.w	r4, r4, r2
  4097e4:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
  4097e8:	d109      	bne.n	4097fe <strcmp+0x296>
  4097ea:	f850 2b04 	ldr.w	r2, [r0], #4
  4097ee:	e7eb      	b.n	4097c8 <strcmp+0x260>
  4097f0:	ea4f 6313 	mov.w	r3, r3, lsr #24
  4097f4:	e00d      	b.n	409812 <strcmp+0x2aa>
  4097f6:	f015 0fff 	tst.w	r5, #255	; 0xff
  4097fa:	d105      	bne.n	409808 <strcmp+0x2a0>
  4097fc:	680b      	ldr	r3, [r1, #0]
  4097fe:	ea4f 2212 	mov.w	r2, r2, lsr #8
  409802:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  409806:	e004      	b.n	409812 <strcmp+0x2aa>
  409808:	f04f 0000 	mov.w	r0, #0
  40980c:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409810:	4770      	bx	lr
  409812:	ba12      	rev	r2, r2
  409814:	ba1b      	rev	r3, r3
  409816:	fa82 f44c 	uadd8	r4, r2, ip
  40981a:	ea82 0403 	eor.w	r4, r2, r3
  40981e:	faa4 f58c 	sel	r5, r4, ip
  409822:	fab5 f485 	clz	r4, r5
  409826:	fa02 f204 	lsl.w	r2, r2, r4
  40982a:	fa03 f304 	lsl.w	r3, r3, r4
  40982e:	ea4f 6012 	mov.w	r0, r2, lsr #24
  409832:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409836:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
  40983a:	4770      	bx	lr

0040983c <strlen>:
  40983c:	f020 0103 	bic.w	r1, r0, #3
  409840:	f010 0003 	ands.w	r0, r0, #3
  409844:	f1c0 0000 	rsb	r0, r0, #0
  409848:	f851 3b04 	ldr.w	r3, [r1], #4
  40984c:	f100 0c04 	add.w	ip, r0, #4
  409850:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  409854:	f06f 0200 	mvn.w	r2, #0
  409858:	bf1c      	itt	ne
  40985a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40985e:	4313      	orrne	r3, r2
  409860:	f04f 0c01 	mov.w	ip, #1
  409864:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  409868:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40986c:	eba3 020c 	sub.w	r2, r3, ip
  409870:	ea22 0203 	bic.w	r2, r2, r3
  409874:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  409878:	bf04      	itt	eq
  40987a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40987e:	3004      	addeq	r0, #4
  409880:	d0f4      	beq.n	40986c <strlen+0x30>
  409882:	f1c2 0100 	rsb	r1, r2, #0
  409886:	ea02 0201 	and.w	r2, r2, r1
  40988a:	fab2 f282 	clz	r2, r2
  40988e:	f1c2 021f 	rsb	r2, r2, #31
  409892:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  409896:	4770      	bx	lr

00409898 <strtok>:
  409898:	4a02      	ldr	r2, [pc, #8]	; (4098a4 <strtok+0xc>)
  40989a:	2301      	movs	r3, #1
  40989c:	6812      	ldr	r2, [r2, #0]
  40989e:	325c      	adds	r2, #92	; 0x5c
  4098a0:	f000 b802 	b.w	4098a8 <__strtok_r>
  4098a4:	20400448 	.word	0x20400448

004098a8 <__strtok_r>:
  4098a8:	b4f0      	push	{r4, r5, r6, r7}
  4098aa:	b320      	cbz	r0, 4098f6 <__strtok_r+0x4e>
  4098ac:	4607      	mov	r7, r0
  4098ae:	460d      	mov	r5, r1
  4098b0:	f817 6b01 	ldrb.w	r6, [r7], #1
  4098b4:	e001      	b.n	4098ba <__strtok_r+0x12>
  4098b6:	42a6      	cmp	r6, r4
  4098b8:	d016      	beq.n	4098e8 <__strtok_r+0x40>
  4098ba:	f815 4b01 	ldrb.w	r4, [r5], #1
  4098be:	2c00      	cmp	r4, #0
  4098c0:	d1f9      	bne.n	4098b6 <__strtok_r+0xe>
  4098c2:	b1ee      	cbz	r6, 409900 <__strtok_r+0x58>
  4098c4:	463e      	mov	r6, r7
  4098c6:	460c      	mov	r4, r1
  4098c8:	f816 5b01 	ldrb.w	r5, [r6], #1
  4098cc:	e000      	b.n	4098d0 <__strtok_r+0x28>
  4098ce:	b173      	cbz	r3, 4098ee <__strtok_r+0x46>
  4098d0:	f814 3b01 	ldrb.w	r3, [r4], #1
  4098d4:	42ab      	cmp	r3, r5
  4098d6:	d1fa      	bne.n	4098ce <__strtok_r+0x26>
  4098d8:	b15d      	cbz	r5, 4098f2 <__strtok_r+0x4a>
  4098da:	2300      	movs	r3, #0
  4098dc:	703b      	strb	r3, [r7, #0]
  4098de:	6016      	str	r6, [r2, #0]
  4098e0:	4606      	mov	r6, r0
  4098e2:	4630      	mov	r0, r6
  4098e4:	bcf0      	pop	{r4, r5, r6, r7}
  4098e6:	4770      	bx	lr
  4098e8:	b163      	cbz	r3, 409904 <__strtok_r+0x5c>
  4098ea:	4638      	mov	r0, r7
  4098ec:	e7de      	b.n	4098ac <__strtok_r+0x4>
  4098ee:	4637      	mov	r7, r6
  4098f0:	e7e8      	b.n	4098c4 <__strtok_r+0x1c>
  4098f2:	462e      	mov	r6, r5
  4098f4:	e7f3      	b.n	4098de <__strtok_r+0x36>
  4098f6:	6810      	ldr	r0, [r2, #0]
  4098f8:	2800      	cmp	r0, #0
  4098fa:	d1d7      	bne.n	4098ac <__strtok_r+0x4>
  4098fc:	4606      	mov	r6, r0
  4098fe:	e7f0      	b.n	4098e2 <__strtok_r+0x3a>
  409900:	6016      	str	r6, [r2, #0]
  409902:	e7ee      	b.n	4098e2 <__strtok_r+0x3a>
  409904:	6017      	str	r7, [r2, #0]
  409906:	4606      	mov	r6, r0
  409908:	7003      	strb	r3, [r0, #0]
  40990a:	e7ea      	b.n	4098e2 <__strtok_r+0x3a>

0040990c <_strtol_r>:
  40990c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409910:	4c44      	ldr	r4, [pc, #272]	; (409a24 <_strtol_r+0x118>)
  409912:	4683      	mov	fp, r0
  409914:	460e      	mov	r6, r1
  409916:	f8d4 e000 	ldr.w	lr, [r4]
  40991a:	e000      	b.n	40991e <_strtol_r+0x12>
  40991c:	4626      	mov	r6, r4
  40991e:	4634      	mov	r4, r6
  409920:	f814 5b01 	ldrb.w	r5, [r4], #1
  409924:	eb0e 0005 	add.w	r0, lr, r5
  409928:	7840      	ldrb	r0, [r0, #1]
  40992a:	f000 0008 	and.w	r0, r0, #8
  40992e:	f000 09ff 	and.w	r9, r0, #255	; 0xff
  409932:	2800      	cmp	r0, #0
  409934:	d1f2      	bne.n	40991c <_strtol_r+0x10>
  409936:	2d2d      	cmp	r5, #45	; 0x2d
  409938:	d052      	beq.n	4099e0 <_strtol_r+0xd4>
  40993a:	2d2b      	cmp	r5, #43	; 0x2b
  40993c:	d064      	beq.n	409a08 <_strtol_r+0xfc>
  40993e:	f033 0010 	bics.w	r0, r3, #16
  409942:	d10b      	bne.n	40995c <_strtol_r+0x50>
  409944:	fab3 f083 	clz	r0, r3
  409948:	2d30      	cmp	r5, #48	; 0x30
  40994a:	ea4f 1050 	mov.w	r0, r0, lsr #5
  40994e:	d05e      	beq.n	409a0e <_strtol_r+0x102>
  409950:	b120      	cbz	r0, 40995c <_strtol_r+0x50>
  409952:	230a      	movs	r3, #10
  409954:	4618      	mov	r0, r3
  409956:	e002      	b.n	40995e <_strtol_r+0x52>
  409958:	b100      	cbz	r0, 40995c <_strtol_r+0x50>
  40995a:	2308      	movs	r3, #8
  40995c:	4618      	mov	r0, r3
  40995e:	f1b9 0f00 	cmp.w	r9, #0
  409962:	f04f 0700 	mov.w	r7, #0
  409966:	bf14      	ite	ne
  409968:	f04f 4a00 	movne.w	sl, #2147483648	; 0x80000000
  40996c:	f06f 4a00 	mvneq.w	sl, #2147483648	; 0x80000000
  409970:	46bc      	mov	ip, r7
  409972:	fbba f8f0 	udiv	r8, sl, r0
  409976:	fb00 aa18 	mls	sl, r0, r8, sl
  40997a:	e00e      	b.n	40999a <_strtol_r+0x8e>
  40997c:	3d30      	subs	r5, #48	; 0x30
  40997e:	42ab      	cmp	r3, r5
  409980:	dd1b      	ble.n	4099ba <_strtol_r+0xae>
  409982:	2f00      	cmp	r7, #0
  409984:	db05      	blt.n	409992 <_strtol_r+0x86>
  409986:	45c4      	cmp	ip, r8
  409988:	d803      	bhi.n	409992 <_strtol_r+0x86>
  40998a:	4555      	cmp	r5, sl
  40998c:	dd22      	ble.n	4099d4 <_strtol_r+0xc8>
  40998e:	45c4      	cmp	ip, r8
  409990:	d120      	bne.n	4099d4 <_strtol_r+0xc8>
  409992:	f04f 37ff 	mov.w	r7, #4294967295
  409996:	f814 5b01 	ldrb.w	r5, [r4], #1
  40999a:	eb0e 0605 	add.w	r6, lr, r5
  40999e:	7876      	ldrb	r6, [r6, #1]
  4099a0:	f016 0f04 	tst.w	r6, #4
  4099a4:	d1ea      	bne.n	40997c <_strtol_r+0x70>
  4099a6:	f016 0603 	ands.w	r6, r6, #3
  4099aa:	d006      	beq.n	4099ba <_strtol_r+0xae>
  4099ac:	2e01      	cmp	r6, #1
  4099ae:	bf0c      	ite	eq
  4099b0:	2637      	moveq	r6, #55	; 0x37
  4099b2:	2657      	movne	r6, #87	; 0x57
  4099b4:	1bad      	subs	r5, r5, r6
  4099b6:	42ab      	cmp	r3, r5
  4099b8:	dce3      	bgt.n	409982 <_strtol_r+0x76>
  4099ba:	1c7b      	adds	r3, r7, #1
  4099bc:	d015      	beq.n	4099ea <_strtol_r+0xde>
  4099be:	f1c9 0000 	rsb	r0, r9, #0
  4099c2:	ea8c 0000 	eor.w	r0, ip, r0
  4099c6:	4448      	add	r0, r9
  4099c8:	b142      	cbz	r2, 4099dc <_strtol_r+0xd0>
  4099ca:	b107      	cbz	r7, 4099ce <_strtol_r+0xc2>
  4099cc:	1e61      	subs	r1, r4, #1
  4099ce:	6011      	str	r1, [r2, #0]
  4099d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4099d4:	fb00 5c0c 	mla	ip, r0, ip, r5
  4099d8:	2701      	movs	r7, #1
  4099da:	e7dc      	b.n	409996 <_strtol_r+0x8a>
  4099dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4099e0:	1cb4      	adds	r4, r6, #2
  4099e2:	7875      	ldrb	r5, [r6, #1]
  4099e4:	f04f 0901 	mov.w	r9, #1
  4099e8:	e7a9      	b.n	40993e <_strtol_r+0x32>
  4099ea:	f1b9 0f00 	cmp.w	r9, #0
  4099ee:	f04f 0322 	mov.w	r3, #34	; 0x22
  4099f2:	bf14      	ite	ne
  4099f4:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  4099f8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4099fc:	f8cb 3000 	str.w	r3, [fp]
  409a00:	2a00      	cmp	r2, #0
  409a02:	d1e3      	bne.n	4099cc <_strtol_r+0xc0>
  409a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409a08:	1cb4      	adds	r4, r6, #2
  409a0a:	7875      	ldrb	r5, [r6, #1]
  409a0c:	e797      	b.n	40993e <_strtol_r+0x32>
  409a0e:	7826      	ldrb	r6, [r4, #0]
  409a10:	f006 06df 	and.w	r6, r6, #223	; 0xdf
  409a14:	2e58      	cmp	r6, #88	; 0x58
  409a16:	d19f      	bne.n	409958 <_strtol_r+0x4c>
  409a18:	2310      	movs	r3, #16
  409a1a:	7865      	ldrb	r5, [r4, #1]
  409a1c:	3402      	adds	r4, #2
  409a1e:	4618      	mov	r0, r3
  409a20:	e79d      	b.n	40995e <_strtol_r+0x52>
  409a22:	bf00      	nop
  409a24:	2040085c 	.word	0x2040085c

00409a28 <strtol>:
  409a28:	b430      	push	{r4, r5}
  409a2a:	460d      	mov	r5, r1
  409a2c:	4c03      	ldr	r4, [pc, #12]	; (409a3c <strtol+0x14>)
  409a2e:	4613      	mov	r3, r2
  409a30:	4601      	mov	r1, r0
  409a32:	462a      	mov	r2, r5
  409a34:	6820      	ldr	r0, [r4, #0]
  409a36:	bc30      	pop	{r4, r5}
  409a38:	f7ff bf68 	b.w	40990c <_strtol_r>
  409a3c:	20400448 	.word	0x20400448

00409a40 <_svfprintf_r>:
  409a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409a44:	b0c1      	sub	sp, #260	; 0x104
  409a46:	4689      	mov	r9, r1
  409a48:	9208      	str	r2, [sp, #32]
  409a4a:	930c      	str	r3, [sp, #48]	; 0x30
  409a4c:	9009      	str	r0, [sp, #36]	; 0x24
  409a4e:	f003 fe35 	bl	40d6bc <_localeconv_r>
  409a52:	6803      	ldr	r3, [r0, #0]
  409a54:	4618      	mov	r0, r3
  409a56:	9316      	str	r3, [sp, #88]	; 0x58
  409a58:	f7ff fef0 	bl	40983c <strlen>
  409a5c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  409a60:	9017      	str	r0, [sp, #92]	; 0x5c
  409a62:	061d      	lsls	r5, r3, #24
  409a64:	d504      	bpl.n	409a70 <_svfprintf_r+0x30>
  409a66:	f8d9 3010 	ldr.w	r3, [r9, #16]
  409a6a:	2b00      	cmp	r3, #0
  409a6c:	f001 8080 	beq.w	40ab70 <_svfprintf_r+0x1130>
  409a70:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409a74:	2300      	movs	r3, #0
  409a76:	46c3      	mov	fp, r8
  409a78:	9313      	str	r3, [sp, #76]	; 0x4c
  409a7a:	9314      	str	r3, [sp, #80]	; 0x50
  409a7c:	9312      	str	r3, [sp, #72]	; 0x48
  409a7e:	9315      	str	r3, [sp, #84]	; 0x54
  409a80:	9319      	str	r3, [sp, #100]	; 0x64
  409a82:	930a      	str	r3, [sp, #40]	; 0x28
  409a84:	9325      	str	r3, [sp, #148]	; 0x94
  409a86:	9324      	str	r3, [sp, #144]	; 0x90
  409a88:	f8cd 808c 	str.w	r8, [sp, #140]	; 0x8c
  409a8c:	9a08      	ldr	r2, [sp, #32]
  409a8e:	7813      	ldrb	r3, [r2, #0]
  409a90:	2b25      	cmp	r3, #37	; 0x25
  409a92:	f000 80a6 	beq.w	409be2 <_svfprintf_r+0x1a2>
  409a96:	b90b      	cbnz	r3, 409a9c <_svfprintf_r+0x5c>
  409a98:	e0a3      	b.n	409be2 <_svfprintf_r+0x1a2>
  409a9a:	b11b      	cbz	r3, 409aa4 <_svfprintf_r+0x64>
  409a9c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  409aa0:	2b25      	cmp	r3, #37	; 0x25
  409aa2:	d1fa      	bne.n	409a9a <_svfprintf_r+0x5a>
  409aa4:	9908      	ldr	r1, [sp, #32]
  409aa6:	4614      	mov	r4, r2
  409aa8:	1a55      	subs	r5, r2, r1
  409aaa:	d010      	beq.n	409ace <_svfprintf_r+0x8e>
  409aac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409aae:	9a25      	ldr	r2, [sp, #148]	; 0x94
  409ab0:	3301      	adds	r3, #1
  409ab2:	f8cb 1000 	str.w	r1, [fp]
  409ab6:	442a      	add	r2, r5
  409ab8:	f8cb 5004 	str.w	r5, [fp, #4]
  409abc:	2b07      	cmp	r3, #7
  409abe:	9324      	str	r3, [sp, #144]	; 0x90
  409ac0:	9225      	str	r2, [sp, #148]	; 0x94
  409ac2:	dc73      	bgt.n	409bac <_svfprintf_r+0x16c>
  409ac4:	f10b 0b08 	add.w	fp, fp, #8
  409ac8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409aca:	442b      	add	r3, r5
  409acc:	930a      	str	r3, [sp, #40]	; 0x28
  409ace:	7823      	ldrb	r3, [r4, #0]
  409ad0:	2b00      	cmp	r3, #0
  409ad2:	d073      	beq.n	409bbc <_svfprintf_r+0x17c>
  409ad4:	2300      	movs	r3, #0
  409ad6:	f04f 3cff 	mov.w	ip, #4294967295
  409ada:	1c61      	adds	r1, r4, #1
  409adc:	7866      	ldrb	r6, [r4, #1]
  409ade:	461a      	mov	r2, r3
  409ae0:	4664      	mov	r4, ip
  409ae2:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  409ae6:	930b      	str	r3, [sp, #44]	; 0x2c
  409ae8:	9306      	str	r3, [sp, #24]
  409aea:	1c4b      	adds	r3, r1, #1
  409aec:	f1a6 0120 	sub.w	r1, r6, #32
  409af0:	2958      	cmp	r1, #88	; 0x58
  409af2:	f200 83b2 	bhi.w	40a25a <_svfprintf_r+0x81a>
  409af6:	e8df f011 	tbh	[pc, r1, lsl #1]
  409afa:	0319      	.short	0x0319
  409afc:	03b003b0 	.word	0x03b003b0
  409b00:	03b00320 	.word	0x03b00320
  409b04:	03b003b0 	.word	0x03b003b0
  409b08:	03b003b0 	.word	0x03b003b0
  409b0c:	024003b0 	.word	0x024003b0
  409b10:	03b001fb 	.word	0x03b001fb
  409b14:	01ff01e2 	.word	0x01ff01e2
  409b18:	032703b0 	.word	0x032703b0
  409b1c:	032e032e 	.word	0x032e032e
  409b20:	032e032e 	.word	0x032e032e
  409b24:	032e032e 	.word	0x032e032e
  409b28:	032e032e 	.word	0x032e032e
  409b2c:	03b0032e 	.word	0x03b0032e
  409b30:	03b003b0 	.word	0x03b003b0
  409b34:	03b003b0 	.word	0x03b003b0
  409b38:	03b003b0 	.word	0x03b003b0
  409b3c:	03b003b0 	.word	0x03b003b0
  409b40:	033d03b0 	.word	0x033d03b0
  409b44:	03b00365 	.word	0x03b00365
  409b48:	03b00365 	.word	0x03b00365
  409b4c:	03b003b0 	.word	0x03b003b0
  409b50:	02fe03b0 	.word	0x02fe03b0
  409b54:	03b003b0 	.word	0x03b003b0
  409b58:	03b00293 	.word	0x03b00293
  409b5c:	03b003b0 	.word	0x03b003b0
  409b60:	03b003b0 	.word	0x03b003b0
  409b64:	03b002b0 	.word	0x03b002b0
  409b68:	02c603b0 	.word	0x02c603b0
  409b6c:	03b003b0 	.word	0x03b003b0
  409b70:	03b003b0 	.word	0x03b003b0
  409b74:	03b003b0 	.word	0x03b003b0
  409b78:	03b003b0 	.word	0x03b003b0
  409b7c:	03b003b0 	.word	0x03b003b0
  409b80:	021802eb 	.word	0x021802eb
  409b84:	03650365 	.word	0x03650365
  409b88:	024e0365 	.word	0x024e0365
  409b8c:	03b00218 	.word	0x03b00218
  409b90:	023603b0 	.word	0x023603b0
  409b94:	026003b0 	.word	0x026003b0
  409b98:	039901e9 	.word	0x039901e9
  409b9c:	03b00259 	.word	0x03b00259
  409ba0:	03b00272 	.word	0x03b00272
  409ba4:	03b00076 	.word	0x03b00076
  409ba8:	030503b0 	.word	0x030503b0
  409bac:	9809      	ldr	r0, [sp, #36]	; 0x24
  409bae:	4649      	mov	r1, r9
  409bb0:	aa23      	add	r2, sp, #140	; 0x8c
  409bb2:	f004 fc35 	bl	40e420 <__ssprint_r>
  409bb6:	b940      	cbnz	r0, 409bca <_svfprintf_r+0x18a>
  409bb8:	46c3      	mov	fp, r8
  409bba:	e785      	b.n	409ac8 <_svfprintf_r+0x88>
  409bbc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409bbe:	b123      	cbz	r3, 409bca <_svfprintf_r+0x18a>
  409bc0:	9809      	ldr	r0, [sp, #36]	; 0x24
  409bc2:	4649      	mov	r1, r9
  409bc4:	aa23      	add	r2, sp, #140	; 0x8c
  409bc6:	f004 fc2b 	bl	40e420 <__ssprint_r>
  409bca:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  409bce:	f013 0f40 	tst.w	r3, #64	; 0x40
  409bd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409bd4:	bf18      	it	ne
  409bd6:	f04f 33ff 	movne.w	r3, #4294967295
  409bda:	4618      	mov	r0, r3
  409bdc:	b041      	add	sp, #260	; 0x104
  409bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409be2:	9c08      	ldr	r4, [sp, #32]
  409be4:	e773      	b.n	409ace <_svfprintf_r+0x8e>
  409be6:	9308      	str	r3, [sp, #32]
  409be8:	46a4      	mov	ip, r4
  409bea:	9b06      	ldr	r3, [sp, #24]
  409bec:	0698      	lsls	r0, r3, #26
  409bee:	f140 823e 	bpl.w	40a06e <_svfprintf_r+0x62e>
  409bf2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409bf4:	2301      	movs	r3, #1
  409bf6:	3707      	adds	r7, #7
  409bf8:	f027 0207 	bic.w	r2, r7, #7
  409bfc:	f102 0108 	add.w	r1, r2, #8
  409c00:	e9d2 4500 	ldrd	r4, r5, [r2]
  409c04:	910c      	str	r1, [sp, #48]	; 0x30
  409c06:	2200      	movs	r2, #0
  409c08:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  409c0c:	4617      	mov	r7, r2
  409c0e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  409c12:	f1bc 0f00 	cmp.w	ip, #0
  409c16:	db03      	blt.n	409c20 <_svfprintf_r+0x1e0>
  409c18:	9a06      	ldr	r2, [sp, #24]
  409c1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  409c1e:	9206      	str	r2, [sp, #24]
  409c20:	f1bc 0f00 	cmp.w	ip, #0
  409c24:	f040 83ac 	bne.w	40a380 <_svfprintf_r+0x940>
  409c28:	ea54 0205 	orrs.w	r2, r4, r5
  409c2c:	bf14      	ite	ne
  409c2e:	2201      	movne	r2, #1
  409c30:	2200      	moveq	r2, #0
  409c32:	2a00      	cmp	r2, #0
  409c34:	f040 83a4 	bne.w	40a380 <_svfprintf_r+0x940>
  409c38:	2b00      	cmp	r3, #0
  409c3a:	f040 8460 	bne.w	40a4fe <_svfprintf_r+0xabe>
  409c3e:	9a06      	ldr	r2, [sp, #24]
  409c40:	07d2      	lsls	r2, r2, #31
  409c42:	f140 84fd 	bpl.w	40a640 <_svfprintf_r+0xc00>
  409c46:	f50d 7a80 	add.w	sl, sp, #256	; 0x100
  409c4a:	2330      	movs	r3, #48	; 0x30
  409c4c:	f80a 3d41 	strb.w	r3, [sl, #-65]!
  409c50:	ebca 0408 	rsb	r4, sl, r8
  409c54:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  409c58:	45a4      	cmp	ip, r4
  409c5a:	4663      	mov	r3, ip
  409c5c:	bfb8      	it	lt
  409c5e:	4623      	movlt	r3, r4
  409c60:	9307      	str	r3, [sp, #28]
  409c62:	2300      	movs	r3, #0
  409c64:	9311      	str	r3, [sp, #68]	; 0x44
  409c66:	b117      	cbz	r7, 409c6e <_svfprintf_r+0x22e>
  409c68:	9b07      	ldr	r3, [sp, #28]
  409c6a:	3301      	adds	r3, #1
  409c6c:	9307      	str	r3, [sp, #28]
  409c6e:	9b06      	ldr	r3, [sp, #24]
  409c70:	f013 0302 	ands.w	r3, r3, #2
  409c74:	930d      	str	r3, [sp, #52]	; 0x34
  409c76:	d002      	beq.n	409c7e <_svfprintf_r+0x23e>
  409c78:	9b07      	ldr	r3, [sp, #28]
  409c7a:	3302      	adds	r3, #2
  409c7c:	9307      	str	r3, [sp, #28]
  409c7e:	9b06      	ldr	r3, [sp, #24]
  409c80:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  409c84:	930e      	str	r3, [sp, #56]	; 0x38
  409c86:	f040 8307 	bne.w	40a298 <_svfprintf_r+0x858>
  409c8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409c8c:	9a07      	ldr	r2, [sp, #28]
  409c8e:	ebc2 0a03 	rsb	sl, r2, r3
  409c92:	f1ba 0f00 	cmp.w	sl, #0
  409c96:	f340 82ff 	ble.w	40a298 <_svfprintf_r+0x858>
  409c9a:	f1ba 0f10 	cmp.w	sl, #16
  409c9e:	9925      	ldr	r1, [sp, #148]	; 0x94
  409ca0:	f340 87dd 	ble.w	40ac5e <_svfprintf_r+0x121e>
  409ca4:	4fbf      	ldr	r7, [pc, #764]	; (409fa4 <_svfprintf_r+0x564>)
  409ca6:	2510      	movs	r5, #16
  409ca8:	9618      	str	r6, [sp, #96]	; 0x60
  409caa:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409cac:	463e      	mov	r6, r7
  409cae:	4627      	mov	r7, r4
  409cb0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409cb2:	e004      	b.n	409cbe <_svfprintf_r+0x27e>
  409cb4:	f1aa 0a10 	sub.w	sl, sl, #16
  409cb8:	f1ba 0f10 	cmp.w	sl, #16
  409cbc:	dd1b      	ble.n	409cf6 <_svfprintf_r+0x2b6>
  409cbe:	3201      	adds	r2, #1
  409cc0:	3110      	adds	r1, #16
  409cc2:	f8cb 6000 	str.w	r6, [fp]
  409cc6:	f10b 0b08 	add.w	fp, fp, #8
  409cca:	2a07      	cmp	r2, #7
  409ccc:	f84b 5c04 	str.w	r5, [fp, #-4]
  409cd0:	9125      	str	r1, [sp, #148]	; 0x94
  409cd2:	9224      	str	r2, [sp, #144]	; 0x90
  409cd4:	ddee      	ble.n	409cb4 <_svfprintf_r+0x274>
  409cd6:	4620      	mov	r0, r4
  409cd8:	4649      	mov	r1, r9
  409cda:	aa23      	add	r2, sp, #140	; 0x8c
  409cdc:	46c3      	mov	fp, r8
  409cde:	f004 fb9f 	bl	40e420 <__ssprint_r>
  409ce2:	2800      	cmp	r0, #0
  409ce4:	f47f af71 	bne.w	409bca <_svfprintf_r+0x18a>
  409ce8:	f1aa 0a10 	sub.w	sl, sl, #16
  409cec:	9925      	ldr	r1, [sp, #148]	; 0x94
  409cee:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409cf0:	f1ba 0f10 	cmp.w	sl, #16
  409cf4:	dce3      	bgt.n	409cbe <_svfprintf_r+0x27e>
  409cf6:	463c      	mov	r4, r7
  409cf8:	4637      	mov	r7, r6
  409cfa:	9e18      	ldr	r6, [sp, #96]	; 0x60
  409cfc:	3201      	adds	r2, #1
  409cfe:	eb0a 0c01 	add.w	ip, sl, r1
  409d02:	f8cb 7000 	str.w	r7, [fp]
  409d06:	2a07      	cmp	r2, #7
  409d08:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  409d0c:	9224      	str	r2, [sp, #144]	; 0x90
  409d0e:	f8cb a004 	str.w	sl, [fp, #4]
  409d12:	f300 82b6 	bgt.w	40a282 <_svfprintf_r+0x842>
  409d16:	f10b 0b08 	add.w	fp, fp, #8
  409d1a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  409d1e:	b197      	cbz	r7, 409d46 <_svfprintf_r+0x306>
  409d20:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409d22:	2201      	movs	r2, #1
  409d24:	f10c 0c01 	add.w	ip, ip, #1
  409d28:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  409d2c:	4413      	add	r3, r2
  409d2e:	f8cb 2004 	str.w	r2, [fp, #4]
  409d32:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  409d36:	2b07      	cmp	r3, #7
  409d38:	f8cb 1000 	str.w	r1, [fp]
  409d3c:	9324      	str	r3, [sp, #144]	; 0x90
  409d3e:	f300 83fb 	bgt.w	40a538 <_svfprintf_r+0xaf8>
  409d42:	f10b 0b08 	add.w	fp, fp, #8
  409d46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409d48:	b18b      	cbz	r3, 409d6e <_svfprintf_r+0x32e>
  409d4a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409d4c:	f10c 0c02 	add.w	ip, ip, #2
  409d50:	a91c      	add	r1, sp, #112	; 0x70
  409d52:	2202      	movs	r2, #2
  409d54:	3301      	adds	r3, #1
  409d56:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  409d5a:	f8cb 1000 	str.w	r1, [fp]
  409d5e:	2b07      	cmp	r3, #7
  409d60:	9324      	str	r3, [sp, #144]	; 0x90
  409d62:	f8cb 2004 	str.w	r2, [fp, #4]
  409d66:	f300 83db 	bgt.w	40a520 <_svfprintf_r+0xae0>
  409d6a:	f10b 0b08 	add.w	fp, fp, #8
  409d6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409d70:	2b80      	cmp	r3, #128	; 0x80
  409d72:	f000 8321 	beq.w	40a3b8 <_svfprintf_r+0x978>
  409d76:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409d78:	1b1f      	subs	r7, r3, r4
  409d7a:	2f00      	cmp	r7, #0
  409d7c:	dd37      	ble.n	409dee <_svfprintf_r+0x3ae>
  409d7e:	2f10      	cmp	r7, #16
  409d80:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409d82:	f340 85ec 	ble.w	40a95e <_svfprintf_r+0xf1e>
  409d86:	940d      	str	r4, [sp, #52]	; 0x34
  409d88:	f04f 0a10 	mov.w	sl, #16
  409d8c:	4d86      	ldr	r5, [pc, #536]	; (409fa8 <_svfprintf_r+0x568>)
  409d8e:	4662      	mov	r2, ip
  409d90:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409d92:	e002      	b.n	409d9a <_svfprintf_r+0x35a>
  409d94:	3f10      	subs	r7, #16
  409d96:	2f10      	cmp	r7, #16
  409d98:	dd19      	ble.n	409dce <_svfprintf_r+0x38e>
  409d9a:	3301      	adds	r3, #1
  409d9c:	3210      	adds	r2, #16
  409d9e:	f8cb 5000 	str.w	r5, [fp]
  409da2:	f10b 0b08 	add.w	fp, fp, #8
  409da6:	2b07      	cmp	r3, #7
  409da8:	f84b ac04 	str.w	sl, [fp, #-4]
  409dac:	9225      	str	r2, [sp, #148]	; 0x94
  409dae:	9324      	str	r3, [sp, #144]	; 0x90
  409db0:	ddf0      	ble.n	409d94 <_svfprintf_r+0x354>
  409db2:	4620      	mov	r0, r4
  409db4:	4649      	mov	r1, r9
  409db6:	aa23      	add	r2, sp, #140	; 0x8c
  409db8:	46c3      	mov	fp, r8
  409dba:	f004 fb31 	bl	40e420 <__ssprint_r>
  409dbe:	2800      	cmp	r0, #0
  409dc0:	f47f af03 	bne.w	409bca <_svfprintf_r+0x18a>
  409dc4:	3f10      	subs	r7, #16
  409dc6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  409dc8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409dca:	2f10      	cmp	r7, #16
  409dcc:	dce5      	bgt.n	409d9a <_svfprintf_r+0x35a>
  409dce:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  409dd0:	4694      	mov	ip, r2
  409dd2:	3301      	adds	r3, #1
  409dd4:	44bc      	add	ip, r7
  409dd6:	f8cb 5000 	str.w	r5, [fp]
  409dda:	2b07      	cmp	r3, #7
  409ddc:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  409de0:	9324      	str	r3, [sp, #144]	; 0x90
  409de2:	f8cb 7004 	str.w	r7, [fp, #4]
  409de6:	f300 838f 	bgt.w	40a508 <_svfprintf_r+0xac8>
  409dea:	f10b 0b08 	add.w	fp, fp, #8
  409dee:	9b06      	ldr	r3, [sp, #24]
  409df0:	05df      	lsls	r7, r3, #23
  409df2:	f100 8254 	bmi.w	40a29e <_svfprintf_r+0x85e>
  409df6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409df8:	44a4      	add	ip, r4
  409dfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  409dfc:	3301      	adds	r3, #1
  409dfe:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  409e02:	f8cb 2000 	str.w	r2, [fp]
  409e06:	2b07      	cmp	r3, #7
  409e08:	f8cb 4004 	str.w	r4, [fp, #4]
  409e0c:	9324      	str	r3, [sp, #144]	; 0x90
  409e0e:	f300 8360 	bgt.w	40a4d2 <_svfprintf_r+0xa92>
  409e12:	f10b 0b08 	add.w	fp, fp, #8
  409e16:	9b06      	ldr	r3, [sp, #24]
  409e18:	075a      	lsls	r2, r3, #29
  409e1a:	d540      	bpl.n	409e9e <_svfprintf_r+0x45e>
  409e1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409e1e:	9a07      	ldr	r2, [sp, #28]
  409e20:	1a9c      	subs	r4, r3, r2
  409e22:	2c00      	cmp	r4, #0
  409e24:	dd3b      	ble.n	409e9e <_svfprintf_r+0x45e>
  409e26:	2c10      	cmp	r4, #16
  409e28:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409e2a:	f340 876b 	ble.w	40ad04 <_svfprintf_r+0x12c4>
  409e2e:	2510      	movs	r5, #16
  409e30:	4f5c      	ldr	r7, [pc, #368]	; (409fa4 <_svfprintf_r+0x564>)
  409e32:	4662      	mov	r2, ip
  409e34:	9e09      	ldr	r6, [sp, #36]	; 0x24
  409e36:	e002      	b.n	409e3e <_svfprintf_r+0x3fe>
  409e38:	3c10      	subs	r4, #16
  409e3a:	2c10      	cmp	r4, #16
  409e3c:	dd19      	ble.n	409e72 <_svfprintf_r+0x432>
  409e3e:	3301      	adds	r3, #1
  409e40:	3210      	adds	r2, #16
  409e42:	f8cb 7000 	str.w	r7, [fp]
  409e46:	f10b 0b08 	add.w	fp, fp, #8
  409e4a:	2b07      	cmp	r3, #7
  409e4c:	f84b 5c04 	str.w	r5, [fp, #-4]
  409e50:	9225      	str	r2, [sp, #148]	; 0x94
  409e52:	9324      	str	r3, [sp, #144]	; 0x90
  409e54:	ddf0      	ble.n	409e38 <_svfprintf_r+0x3f8>
  409e56:	4630      	mov	r0, r6
  409e58:	4649      	mov	r1, r9
  409e5a:	aa23      	add	r2, sp, #140	; 0x8c
  409e5c:	46c3      	mov	fp, r8
  409e5e:	f004 fadf 	bl	40e420 <__ssprint_r>
  409e62:	2800      	cmp	r0, #0
  409e64:	f47f aeb1 	bne.w	409bca <_svfprintf_r+0x18a>
  409e68:	3c10      	subs	r4, #16
  409e6a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  409e6c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409e6e:	2c10      	cmp	r4, #16
  409e70:	dce5      	bgt.n	409e3e <_svfprintf_r+0x3fe>
  409e72:	4694      	mov	ip, r2
  409e74:	3301      	adds	r3, #1
  409e76:	44a4      	add	ip, r4
  409e78:	f8cb 7000 	str.w	r7, [fp]
  409e7c:	2b07      	cmp	r3, #7
  409e7e:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  409e82:	9324      	str	r3, [sp, #144]	; 0x90
  409e84:	f8cb 4004 	str.w	r4, [fp, #4]
  409e88:	dd09      	ble.n	409e9e <_svfprintf_r+0x45e>
  409e8a:	9809      	ldr	r0, [sp, #36]	; 0x24
  409e8c:	4649      	mov	r1, r9
  409e8e:	aa23      	add	r2, sp, #140	; 0x8c
  409e90:	f004 fac6 	bl	40e420 <__ssprint_r>
  409e94:	2800      	cmp	r0, #0
  409e96:	f47f ae98 	bne.w	409bca <_svfprintf_r+0x18a>
  409e9a:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  409e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409ea0:	9a07      	ldr	r2, [sp, #28]
  409ea2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  409ea4:	428a      	cmp	r2, r1
  409ea6:	bfac      	ite	ge
  409ea8:	189b      	addge	r3, r3, r2
  409eaa:	185b      	addlt	r3, r3, r1
  409eac:	930a      	str	r3, [sp, #40]	; 0x28
  409eae:	f1bc 0f00 	cmp.w	ip, #0
  409eb2:	f040 831a 	bne.w	40a4ea <_svfprintf_r+0xaaa>
  409eb6:	2300      	movs	r3, #0
  409eb8:	46c3      	mov	fp, r8
  409eba:	9324      	str	r3, [sp, #144]	; 0x90
  409ebc:	e5e6      	b.n	409a8c <_svfprintf_r+0x4c>
  409ebe:	4619      	mov	r1, r3
  409ec0:	9806      	ldr	r0, [sp, #24]
  409ec2:	781e      	ldrb	r6, [r3, #0]
  409ec4:	f040 0004 	orr.w	r0, r0, #4
  409ec8:	9006      	str	r0, [sp, #24]
  409eca:	e60e      	b.n	409aea <_svfprintf_r+0xaa>
  409ecc:	9308      	str	r3, [sp, #32]
  409ece:	46a4      	mov	ip, r4
  409ed0:	9b06      	ldr	r3, [sp, #24]
  409ed2:	f013 0320 	ands.w	r3, r3, #32
  409ed6:	f000 80ae 	beq.w	40a036 <_svfprintf_r+0x5f6>
  409eda:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409edc:	2300      	movs	r3, #0
  409ede:	3707      	adds	r7, #7
  409ee0:	f027 0207 	bic.w	r2, r7, #7
  409ee4:	f102 0108 	add.w	r1, r2, #8
  409ee8:	e9d2 4500 	ldrd	r4, r5, [r2]
  409eec:	910c      	str	r1, [sp, #48]	; 0x30
  409eee:	e68a      	b.n	409c06 <_svfprintf_r+0x1c6>
  409ef0:	781e      	ldrb	r6, [r3, #0]
  409ef2:	4619      	mov	r1, r3
  409ef4:	222b      	movs	r2, #43	; 0x2b
  409ef6:	e5f8      	b.n	409aea <_svfprintf_r+0xaa>
  409ef8:	781e      	ldrb	r6, [r3, #0]
  409efa:	1c59      	adds	r1, r3, #1
  409efc:	2e2a      	cmp	r6, #42	; 0x2a
  409efe:	f001 8006 	beq.w	40af0e <_svfprintf_r+0x14ce>
  409f02:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  409f06:	460b      	mov	r3, r1
  409f08:	2400      	movs	r4, #0
  409f0a:	2809      	cmp	r0, #9
  409f0c:	f63f adee 	bhi.w	409aec <_svfprintf_r+0xac>
  409f10:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  409f14:	f813 6b01 	ldrb.w	r6, [r3], #1
  409f18:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  409f1c:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  409f20:	2809      	cmp	r0, #9
  409f22:	d9f5      	bls.n	409f10 <_svfprintf_r+0x4d0>
  409f24:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  409f28:	e5e0      	b.n	409aec <_svfprintf_r+0xac>
  409f2a:	9308      	str	r3, [sp, #32]
  409f2c:	46a4      	mov	ip, r4
  409f2e:	9b06      	ldr	r3, [sp, #24]
  409f30:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  409f34:	069c      	lsls	r4, r3, #26
  409f36:	f140 8129 	bpl.w	40a18c <_svfprintf_r+0x74c>
  409f3a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409f3c:	3707      	adds	r7, #7
  409f3e:	f027 0707 	bic.w	r7, r7, #7
  409f42:	e9d7 2300 	ldrd	r2, r3, [r7]
  409f46:	f107 0108 	add.w	r1, r7, #8
  409f4a:	4614      	mov	r4, r2
  409f4c:	461d      	mov	r5, r3
  409f4e:	910c      	str	r1, [sp, #48]	; 0x30
  409f50:	2a00      	cmp	r2, #0
  409f52:	f173 0300 	sbcs.w	r3, r3, #0
  409f56:	f2c0 812a 	blt.w	40a1ae <_svfprintf_r+0x76e>
  409f5a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  409f5e:	2301      	movs	r3, #1
  409f60:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  409f64:	e655      	b.n	409c12 <_svfprintf_r+0x1d2>
  409f66:	781e      	ldrb	r6, [r3, #0]
  409f68:	9906      	ldr	r1, [sp, #24]
  409f6a:	2e6c      	cmp	r6, #108	; 0x6c
  409f6c:	f000 8557 	beq.w	40aa1e <_svfprintf_r+0xfde>
  409f70:	f041 0110 	orr.w	r1, r1, #16
  409f74:	9106      	str	r1, [sp, #24]
  409f76:	4619      	mov	r1, r3
  409f78:	e5b7      	b.n	409aea <_svfprintf_r+0xaa>
  409f7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  409f7c:	6829      	ldr	r1, [r5, #0]
  409f7e:	4608      	mov	r0, r1
  409f80:	910b      	str	r1, [sp, #44]	; 0x2c
  409f82:	4629      	mov	r1, r5
  409f84:	2800      	cmp	r0, #0
  409f86:	f101 0104 	add.w	r1, r1, #4
  409f8a:	f2c0 854f 	blt.w	40aa2c <_svfprintf_r+0xfec>
  409f8e:	910c      	str	r1, [sp, #48]	; 0x30
  409f90:	4619      	mov	r1, r3
  409f92:	781e      	ldrb	r6, [r3, #0]
  409f94:	e5a9      	b.n	409aea <_svfprintf_r+0xaa>
  409f96:	9906      	ldr	r1, [sp, #24]
  409f98:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  409f9c:	9106      	str	r1, [sp, #24]
  409f9e:	4619      	mov	r1, r3
  409fa0:	781e      	ldrb	r6, [r3, #0]
  409fa2:	e5a2      	b.n	409aea <_svfprintf_r+0xaa>
  409fa4:	0040fae8 	.word	0x0040fae8
  409fa8:	0040fad8 	.word	0x0040fad8
  409fac:	9906      	ldr	r1, [sp, #24]
  409fae:	f041 0120 	orr.w	r1, r1, #32
  409fb2:	9106      	str	r1, [sp, #24]
  409fb4:	4619      	mov	r1, r3
  409fb6:	781e      	ldrb	r6, [r3, #0]
  409fb8:	e597      	b.n	409aea <_svfprintf_r+0xaa>
  409fba:	9308      	str	r3, [sp, #32]
  409fbc:	9b06      	ldr	r3, [sp, #24]
  409fbe:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  409fc2:	069e      	lsls	r6, r3, #26
  409fc4:	f140 84a4 	bpl.w	40a910 <_svfprintf_r+0xed0>
  409fc8:	990a      	ldr	r1, [sp, #40]	; 0x28
  409fca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409fcc:	17cd      	asrs	r5, r1, #31
  409fce:	4608      	mov	r0, r1
  409fd0:	6813      	ldr	r3, [r2, #0]
  409fd2:	3204      	adds	r2, #4
  409fd4:	4629      	mov	r1, r5
  409fd6:	920c      	str	r2, [sp, #48]	; 0x30
  409fd8:	e9c3 0100 	strd	r0, r1, [r3]
  409fdc:	e556      	b.n	409a8c <_svfprintf_r+0x4c>
  409fde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409fe0:	2500      	movs	r5, #0
  409fe2:	9308      	str	r3, [sp, #32]
  409fe4:	6813      	ldr	r3, [r2, #0]
  409fe6:	1d17      	adds	r7, r2, #4
  409fe8:	f88d 506f 	strb.w	r5, [sp, #111]	; 0x6f
  409fec:	930f      	str	r3, [sp, #60]	; 0x3c
  409fee:	2b00      	cmp	r3, #0
  409ff0:	f000 867a 	beq.w	40ace8 <_svfprintf_r+0x12a8>
  409ff4:	2c00      	cmp	r4, #0
  409ff6:	980f      	ldr	r0, [sp, #60]	; 0x3c
  409ff8:	f2c0 8624 	blt.w	40ac44 <_svfprintf_r+0x1204>
  409ffc:	4629      	mov	r1, r5
  409ffe:	4622      	mov	r2, r4
  40a000:	f003 fbd2 	bl	40d7a8 <memchr>
  40a004:	2800      	cmp	r0, #0
  40a006:	f000 86df 	beq.w	40adc8 <_svfprintf_r+0x1388>
  40a00a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a00c:	970c      	str	r7, [sp, #48]	; 0x30
  40a00e:	1ac4      	subs	r4, r0, r3
  40a010:	9510      	str	r5, [sp, #64]	; 0x40
  40a012:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40a016:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40a01a:	9511      	str	r5, [sp, #68]	; 0x44
  40a01c:	9307      	str	r3, [sp, #28]
  40a01e:	e622      	b.n	409c66 <_svfprintf_r+0x226>
  40a020:	9308      	str	r3, [sp, #32]
  40a022:	46a4      	mov	ip, r4
  40a024:	9b06      	ldr	r3, [sp, #24]
  40a026:	f043 0310 	orr.w	r3, r3, #16
  40a02a:	9306      	str	r3, [sp, #24]
  40a02c:	9b06      	ldr	r3, [sp, #24]
  40a02e:	f013 0320 	ands.w	r3, r3, #32
  40a032:	f47f af52 	bne.w	409eda <_svfprintf_r+0x49a>
  40a036:	9a06      	ldr	r2, [sp, #24]
  40a038:	f012 0210 	ands.w	r2, r2, #16
  40a03c:	f040 8352 	bne.w	40a6e4 <_svfprintf_r+0xca4>
  40a040:	9b06      	ldr	r3, [sp, #24]
  40a042:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  40a046:	f000 834d 	beq.w	40a6e4 <_svfprintf_r+0xca4>
  40a04a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40a04c:	4613      	mov	r3, r2
  40a04e:	2500      	movs	r5, #0
  40a050:	460a      	mov	r2, r1
  40a052:	880c      	ldrh	r4, [r1, #0]
  40a054:	3204      	adds	r2, #4
  40a056:	920c      	str	r2, [sp, #48]	; 0x30
  40a058:	e5d5      	b.n	409c06 <_svfprintf_r+0x1c6>
  40a05a:	9308      	str	r3, [sp, #32]
  40a05c:	46a4      	mov	ip, r4
  40a05e:	9b06      	ldr	r3, [sp, #24]
  40a060:	f043 0310 	orr.w	r3, r3, #16
  40a064:	9306      	str	r3, [sp, #24]
  40a066:	9b06      	ldr	r3, [sp, #24]
  40a068:	0698      	lsls	r0, r3, #26
  40a06a:	f53f adc2 	bmi.w	409bf2 <_svfprintf_r+0x1b2>
  40a06e:	9b06      	ldr	r3, [sp, #24]
  40a070:	06d9      	lsls	r1, r3, #27
  40a072:	f140 8432 	bpl.w	40a8da <_svfprintf_r+0xe9a>
  40a076:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a078:	4613      	mov	r3, r2
  40a07a:	3204      	adds	r2, #4
  40a07c:	681c      	ldr	r4, [r3, #0]
  40a07e:	2500      	movs	r5, #0
  40a080:	2301      	movs	r3, #1
  40a082:	920c      	str	r2, [sp, #48]	; 0x30
  40a084:	e5bf      	b.n	409c06 <_svfprintf_r+0x1c6>
  40a086:	9308      	str	r3, [sp, #32]
  40a088:	46a4      	mov	ip, r4
  40a08a:	4bb7      	ldr	r3, [pc, #732]	; (40a368 <_svfprintf_r+0x928>)
  40a08c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a090:	9315      	str	r3, [sp, #84]	; 0x54
  40a092:	9b06      	ldr	r3, [sp, #24]
  40a094:	069a      	lsls	r2, r3, #26
  40a096:	d53e      	bpl.n	40a116 <_svfprintf_r+0x6d6>
  40a098:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40a09a:	3707      	adds	r7, #7
  40a09c:	f027 0307 	bic.w	r3, r7, #7
  40a0a0:	f103 0208 	add.w	r2, r3, #8
  40a0a4:	e9d3 4500 	ldrd	r4, r5, [r3]
  40a0a8:	920c      	str	r2, [sp, #48]	; 0x30
  40a0aa:	9b06      	ldr	r3, [sp, #24]
  40a0ac:	07df      	lsls	r7, r3, #31
  40a0ae:	f140 8268 	bpl.w	40a582 <_svfprintf_r+0xb42>
  40a0b2:	ea54 0305 	orrs.w	r3, r4, r5
  40a0b6:	f000 8264 	beq.w	40a582 <_svfprintf_r+0xb42>
  40a0ba:	9b06      	ldr	r3, [sp, #24]
  40a0bc:	2230      	movs	r2, #48	; 0x30
  40a0be:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  40a0c2:	f043 0302 	orr.w	r3, r3, #2
  40a0c6:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  40a0ca:	9306      	str	r3, [sp, #24]
  40a0cc:	2302      	movs	r3, #2
  40a0ce:	e59a      	b.n	409c06 <_svfprintf_r+0x1c6>
  40a0d0:	990c      	ldr	r1, [sp, #48]	; 0x30
  40a0d2:	2001      	movs	r0, #1
  40a0d4:	9308      	str	r3, [sp, #32]
  40a0d6:	2300      	movs	r3, #0
  40a0d8:	680a      	ldr	r2, [r1, #0]
  40a0da:	3104      	adds	r1, #4
  40a0dc:	461f      	mov	r7, r3
  40a0de:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40a0e2:	9310      	str	r3, [sp, #64]	; 0x40
  40a0e4:	4604      	mov	r4, r0
  40a0e6:	9311      	str	r3, [sp, #68]	; 0x44
  40a0e8:	ab26      	add	r3, sp, #152	; 0x98
  40a0ea:	9007      	str	r0, [sp, #28]
  40a0ec:	910c      	str	r1, [sp, #48]	; 0x30
  40a0ee:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40a0f2:	930f      	str	r3, [sp, #60]	; 0x3c
  40a0f4:	e5bb      	b.n	409c6e <_svfprintf_r+0x22e>
  40a0f6:	9906      	ldr	r1, [sp, #24]
  40a0f8:	f041 0108 	orr.w	r1, r1, #8
  40a0fc:	9106      	str	r1, [sp, #24]
  40a0fe:	4619      	mov	r1, r3
  40a100:	781e      	ldrb	r6, [r3, #0]
  40a102:	e4f2      	b.n	409aea <_svfprintf_r+0xaa>
  40a104:	9308      	str	r3, [sp, #32]
  40a106:	46a4      	mov	ip, r4
  40a108:	4b98      	ldr	r3, [pc, #608]	; (40a36c <_svfprintf_r+0x92c>)
  40a10a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a10e:	9315      	str	r3, [sp, #84]	; 0x54
  40a110:	9b06      	ldr	r3, [sp, #24]
  40a112:	069a      	lsls	r2, r3, #26
  40a114:	d4c0      	bmi.n	40a098 <_svfprintf_r+0x658>
  40a116:	9b06      	ldr	r3, [sp, #24]
  40a118:	06db      	lsls	r3, r3, #27
  40a11a:	f140 83ec 	bpl.w	40a8f6 <_svfprintf_r+0xeb6>
  40a11e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a120:	2500      	movs	r5, #0
  40a122:	4613      	mov	r3, r2
  40a124:	6814      	ldr	r4, [r2, #0]
  40a126:	3304      	adds	r3, #4
  40a128:	930c      	str	r3, [sp, #48]	; 0x30
  40a12a:	e7be      	b.n	40a0aa <_svfprintf_r+0x66a>
  40a12c:	781e      	ldrb	r6, [r3, #0]
  40a12e:	4619      	mov	r1, r3
  40a130:	2a00      	cmp	r2, #0
  40a132:	f47f acda 	bne.w	409aea <_svfprintf_r+0xaa>
  40a136:	2220      	movs	r2, #32
  40a138:	e4d7      	b.n	409aea <_svfprintf_r+0xaa>
  40a13a:	9906      	ldr	r1, [sp, #24]
  40a13c:	f041 0101 	orr.w	r1, r1, #1
  40a140:	9106      	str	r1, [sp, #24]
  40a142:	4619      	mov	r1, r3
  40a144:	781e      	ldrb	r6, [r3, #0]
  40a146:	e4d0      	b.n	409aea <_svfprintf_r+0xaa>
  40a148:	9906      	ldr	r1, [sp, #24]
  40a14a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40a14e:	9106      	str	r1, [sp, #24]
  40a150:	4619      	mov	r1, r3
  40a152:	781e      	ldrb	r6, [r3, #0]
  40a154:	e4c9      	b.n	409aea <_svfprintf_r+0xaa>
  40a156:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  40a15a:	2100      	movs	r1, #0
  40a15c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40a160:	f813 6b01 	ldrb.w	r6, [r3], #1
  40a164:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  40a168:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  40a16c:	2809      	cmp	r0, #9
  40a16e:	d9f5      	bls.n	40a15c <_svfprintf_r+0x71c>
  40a170:	910b      	str	r1, [sp, #44]	; 0x2c
  40a172:	e4bb      	b.n	409aec <_svfprintf_r+0xac>
  40a174:	9308      	str	r3, [sp, #32]
  40a176:	46a4      	mov	ip, r4
  40a178:	9b06      	ldr	r3, [sp, #24]
  40a17a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a17e:	f043 0310 	orr.w	r3, r3, #16
  40a182:	9306      	str	r3, [sp, #24]
  40a184:	9b06      	ldr	r3, [sp, #24]
  40a186:	069c      	lsls	r4, r3, #26
  40a188:	f53f aed7 	bmi.w	409f3a <_svfprintf_r+0x4fa>
  40a18c:	9b06      	ldr	r3, [sp, #24]
  40a18e:	06d8      	lsls	r0, r3, #27
  40a190:	f140 83d5 	bpl.w	40a93e <_svfprintf_r+0xefe>
  40a194:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a196:	4613      	mov	r3, r2
  40a198:	681c      	ldr	r4, [r3, #0]
  40a19a:	3304      	adds	r3, #4
  40a19c:	17e5      	asrs	r5, r4, #31
  40a19e:	4622      	mov	r2, r4
  40a1a0:	930c      	str	r3, [sp, #48]	; 0x30
  40a1a2:	2a00      	cmp	r2, #0
  40a1a4:	462b      	mov	r3, r5
  40a1a6:	f173 0300 	sbcs.w	r3, r3, #0
  40a1aa:	f6bf aed6 	bge.w	409f5a <_svfprintf_r+0x51a>
  40a1ae:	272d      	movs	r7, #45	; 0x2d
  40a1b0:	4264      	negs	r4, r4
  40a1b2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40a1b6:	f04f 0301 	mov.w	r3, #1
  40a1ba:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40a1be:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40a1c2:	e526      	b.n	409c12 <_svfprintf_r+0x1d2>
  40a1c4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40a1c6:	9308      	str	r3, [sp, #32]
  40a1c8:	3707      	adds	r7, #7
  40a1ca:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a1ce:	f027 0307 	bic.w	r3, r7, #7
  40a1d2:	f103 0208 	add.w	r2, r3, #8
  40a1d6:	920c      	str	r2, [sp, #48]	; 0x30
  40a1d8:	681a      	ldr	r2, [r3, #0]
  40a1da:	9213      	str	r2, [sp, #76]	; 0x4c
  40a1dc:	685b      	ldr	r3, [r3, #4]
  40a1de:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40a1e0:	9314      	str	r3, [sp, #80]	; 0x50
  40a1e2:	9914      	ldr	r1, [sp, #80]	; 0x50
  40a1e4:	9407      	str	r4, [sp, #28]
  40a1e6:	f7fd ffbb 	bl	408160 <__fpclassifyd>
  40a1ea:	2801      	cmp	r0, #1
  40a1ec:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40a1f0:	f040 8355 	bne.w	40a89e <_svfprintf_r+0xe5e>
  40a1f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40a1f6:	2200      	movs	r2, #0
  40a1f8:	2300      	movs	r3, #0
  40a1fa:	9914      	ldr	r1, [sp, #80]	; 0x50
  40a1fc:	f7fe fc8e 	bl	408b1c <__aeabi_dcmplt>
  40a200:	2800      	cmp	r0, #0
  40a202:	f040 8582 	bne.w	40ad0a <_svfprintf_r+0x12ca>
  40a206:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40a20a:	2303      	movs	r3, #3
  40a20c:	9806      	ldr	r0, [sp, #24]
  40a20e:	4a58      	ldr	r2, [pc, #352]	; (40a370 <_svfprintf_r+0x930>)
  40a210:	2100      	movs	r1, #0
  40a212:	461c      	mov	r4, r3
  40a214:	9307      	str	r3, [sp, #28]
  40a216:	4b57      	ldr	r3, [pc, #348]	; (40a374 <_svfprintf_r+0x934>)
  40a218:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  40a21c:	9110      	str	r1, [sp, #64]	; 0x40
  40a21e:	2e47      	cmp	r6, #71	; 0x47
  40a220:	bfd8      	it	le
  40a222:	461a      	movle	r2, r3
  40a224:	9006      	str	r0, [sp, #24]
  40a226:	9111      	str	r1, [sp, #68]	; 0x44
  40a228:	920f      	str	r2, [sp, #60]	; 0x3c
  40a22a:	e51c      	b.n	409c66 <_svfprintf_r+0x226>
  40a22c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40a22e:	2230      	movs	r2, #48	; 0x30
  40a230:	9806      	ldr	r0, [sp, #24]
  40a232:	46a4      	mov	ip, r4
  40a234:	4629      	mov	r1, r5
  40a236:	9308      	str	r3, [sp, #32]
  40a238:	2378      	movs	r3, #120	; 0x78
  40a23a:	f040 0002 	orr.w	r0, r0, #2
  40a23e:	3104      	adds	r1, #4
  40a240:	682c      	ldr	r4, [r5, #0]
  40a242:	461e      	mov	r6, r3
  40a244:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
  40a248:	4b48      	ldr	r3, [pc, #288]	; (40a36c <_svfprintf_r+0x92c>)
  40a24a:	2500      	movs	r5, #0
  40a24c:	9006      	str	r0, [sp, #24]
  40a24e:	9315      	str	r3, [sp, #84]	; 0x54
  40a250:	2302      	movs	r3, #2
  40a252:	910c      	str	r1, [sp, #48]	; 0x30
  40a254:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  40a258:	e4d5      	b.n	409c06 <_svfprintf_r+0x1c6>
  40a25a:	9308      	str	r3, [sp, #32]
  40a25c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a260:	2e00      	cmp	r6, #0
  40a262:	f43f acab 	beq.w	409bbc <_svfprintf_r+0x17c>
  40a266:	2300      	movs	r3, #0
  40a268:	2201      	movs	r2, #1
  40a26a:	a926      	add	r1, sp, #152	; 0x98
  40a26c:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  40a270:	9207      	str	r2, [sp, #28]
  40a272:	461f      	mov	r7, r3
  40a274:	910f      	str	r1, [sp, #60]	; 0x3c
  40a276:	4614      	mov	r4, r2
  40a278:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40a27c:	9310      	str	r3, [sp, #64]	; 0x40
  40a27e:	9311      	str	r3, [sp, #68]	; 0x44
  40a280:	e4f5      	b.n	409c6e <_svfprintf_r+0x22e>
  40a282:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a284:	4649      	mov	r1, r9
  40a286:	aa23      	add	r2, sp, #140	; 0x8c
  40a288:	f004 f8ca 	bl	40e420 <__ssprint_r>
  40a28c:	2800      	cmp	r0, #0
  40a28e:	f47f ac9c 	bne.w	409bca <_svfprintf_r+0x18a>
  40a292:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40a296:	46c3      	mov	fp, r8
  40a298:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40a29c:	e53f      	b.n	409d1e <_svfprintf_r+0x2de>
  40a29e:	2e65      	cmp	r6, #101	; 0x65
  40a2a0:	f340 80c9 	ble.w	40a436 <_svfprintf_r+0x9f6>
  40a2a4:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40a2a6:	2200      	movs	r2, #0
  40a2a8:	2300      	movs	r3, #0
  40a2aa:	9914      	ldr	r1, [sp, #80]	; 0x50
  40a2ac:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
  40a2b0:	f7fe fc2a 	bl	408b08 <__aeabi_dcmpeq>
  40a2b4:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
  40a2b8:	2800      	cmp	r0, #0
  40a2ba:	f000 8165 	beq.w	40a588 <_svfprintf_r+0xb48>
  40a2be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a2c0:	2201      	movs	r2, #1
  40a2c2:	f10c 0c01 	add.w	ip, ip, #1
  40a2c6:	492c      	ldr	r1, [pc, #176]	; (40a378 <_svfprintf_r+0x938>)
  40a2c8:	4413      	add	r3, r2
  40a2ca:	f8cb 2004 	str.w	r2, [fp, #4]
  40a2ce:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40a2d2:	2b07      	cmp	r3, #7
  40a2d4:	f8cb 1000 	str.w	r1, [fp]
  40a2d8:	9324      	str	r3, [sp, #144]	; 0x90
  40a2da:	f300 8343 	bgt.w	40a964 <_svfprintf_r+0xf24>
  40a2de:	f10b 0b08 	add.w	fp, fp, #8
  40a2e2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40a2e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40a2e6:	4293      	cmp	r3, r2
  40a2e8:	db03      	blt.n	40a2f2 <_svfprintf_r+0x8b2>
  40a2ea:	9b06      	ldr	r3, [sp, #24]
  40a2ec:	07de      	lsls	r6, r3, #31
  40a2ee:	f57f ad92 	bpl.w	409e16 <_svfprintf_r+0x3d6>
  40a2f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a2f4:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40a2f6:	3301      	adds	r3, #1
  40a2f8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40a2fa:	448c      	add	ip, r1
  40a2fc:	f8cb 1004 	str.w	r1, [fp, #4]
  40a300:	2b07      	cmp	r3, #7
  40a302:	f8cb 2000 	str.w	r2, [fp]
  40a306:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40a30a:	9324      	str	r3, [sp, #144]	; 0x90
  40a30c:	f300 841d 	bgt.w	40ab4a <_svfprintf_r+0x110a>
  40a310:	f10b 0b08 	add.w	fp, fp, #8
  40a314:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40a316:	1e5c      	subs	r4, r3, #1
  40a318:	2c00      	cmp	r4, #0
  40a31a:	f77f ad7c 	ble.w	409e16 <_svfprintf_r+0x3d6>
  40a31e:	2c10      	cmp	r4, #16
  40a320:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a322:	f340 85bc 	ble.w	40ae9e <_svfprintf_r+0x145e>
  40a326:	2610      	movs	r6, #16
  40a328:	4d14      	ldr	r5, [pc, #80]	; (40a37c <_svfprintf_r+0x93c>)
  40a32a:	4662      	mov	r2, ip
  40a32c:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40a32e:	e003      	b.n	40a338 <_svfprintf_r+0x8f8>
  40a330:	3c10      	subs	r4, #16
  40a332:	2c10      	cmp	r4, #16
  40a334:	f340 81c8 	ble.w	40a6c8 <_svfprintf_r+0xc88>
  40a338:	3301      	adds	r3, #1
  40a33a:	3210      	adds	r2, #16
  40a33c:	f8cb 5000 	str.w	r5, [fp]
  40a340:	f10b 0b08 	add.w	fp, fp, #8
  40a344:	2b07      	cmp	r3, #7
  40a346:	f84b 6c04 	str.w	r6, [fp, #-4]
  40a34a:	9225      	str	r2, [sp, #148]	; 0x94
  40a34c:	9324      	str	r3, [sp, #144]	; 0x90
  40a34e:	ddef      	ble.n	40a330 <_svfprintf_r+0x8f0>
  40a350:	4638      	mov	r0, r7
  40a352:	4649      	mov	r1, r9
  40a354:	aa23      	add	r2, sp, #140	; 0x8c
  40a356:	46c3      	mov	fp, r8
  40a358:	f004 f862 	bl	40e420 <__ssprint_r>
  40a35c:	2800      	cmp	r0, #0
  40a35e:	f47f ac34 	bne.w	409bca <_svfprintf_r+0x18a>
  40a362:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40a364:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a366:	e7e3      	b.n	40a330 <_svfprintf_r+0x8f0>
  40a368:	0040fb08 	.word	0x0040fb08
  40a36c:	0040fb1c 	.word	0x0040fb1c
  40a370:	0040fafc 	.word	0x0040fafc
  40a374:	0040faf8 	.word	0x0040faf8
  40a378:	0040fb38 	.word	0x0040fb38
  40a37c:	0040fad8 	.word	0x0040fad8
  40a380:	2b01      	cmp	r3, #1
  40a382:	f000 814d 	beq.w	40a620 <_svfprintf_r+0xbe0>
  40a386:	2b02      	cmp	r3, #2
  40a388:	f040 80e3 	bne.w	40a552 <_svfprintf_r+0xb12>
  40a38c:	46c2      	mov	sl, r8
  40a38e:	9815      	ldr	r0, [sp, #84]	; 0x54
  40a390:	0923      	lsrs	r3, r4, #4
  40a392:	f004 010f 	and.w	r1, r4, #15
  40a396:	092a      	lsrs	r2, r5, #4
  40a398:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40a39c:	4615      	mov	r5, r2
  40a39e:	461c      	mov	r4, r3
  40a3a0:	5c43      	ldrb	r3, [r0, r1]
  40a3a2:	f80a 3d01 	strb.w	r3, [sl, #-1]!
  40a3a6:	ea54 0305 	orrs.w	r3, r4, r5
  40a3aa:	d1f1      	bne.n	40a390 <_svfprintf_r+0x950>
  40a3ac:	4653      	mov	r3, sl
  40a3ae:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  40a3b2:	ebc3 0408 	rsb	r4, r3, r8
  40a3b6:	e44f      	b.n	409c58 <_svfprintf_r+0x218>
  40a3b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40a3ba:	9a07      	ldr	r2, [sp, #28]
  40a3bc:	1a9f      	subs	r7, r3, r2
  40a3be:	2f00      	cmp	r7, #0
  40a3c0:	f77f acd9 	ble.w	409d76 <_svfprintf_r+0x336>
  40a3c4:	2f10      	cmp	r7, #16
  40a3c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a3c8:	f340 84f9 	ble.w	40adbe <_svfprintf_r+0x137e>
  40a3cc:	940d      	str	r4, [sp, #52]	; 0x34
  40a3ce:	f04f 0a10 	mov.w	sl, #16
  40a3d2:	4dc8      	ldr	r5, [pc, #800]	; (40a6f4 <_svfprintf_r+0xcb4>)
  40a3d4:	4662      	mov	r2, ip
  40a3d6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a3d8:	e002      	b.n	40a3e0 <_svfprintf_r+0x9a0>
  40a3da:	3f10      	subs	r7, #16
  40a3dc:	2f10      	cmp	r7, #16
  40a3de:	dd19      	ble.n	40a414 <_svfprintf_r+0x9d4>
  40a3e0:	3301      	adds	r3, #1
  40a3e2:	3210      	adds	r2, #16
  40a3e4:	f8cb 5000 	str.w	r5, [fp]
  40a3e8:	f10b 0b08 	add.w	fp, fp, #8
  40a3ec:	2b07      	cmp	r3, #7
  40a3ee:	f84b ac04 	str.w	sl, [fp, #-4]
  40a3f2:	9225      	str	r2, [sp, #148]	; 0x94
  40a3f4:	9324      	str	r3, [sp, #144]	; 0x90
  40a3f6:	ddf0      	ble.n	40a3da <_svfprintf_r+0x99a>
  40a3f8:	4620      	mov	r0, r4
  40a3fa:	4649      	mov	r1, r9
  40a3fc:	aa23      	add	r2, sp, #140	; 0x8c
  40a3fe:	46c3      	mov	fp, r8
  40a400:	f004 f80e 	bl	40e420 <__ssprint_r>
  40a404:	2800      	cmp	r0, #0
  40a406:	f47f abe0 	bne.w	409bca <_svfprintf_r+0x18a>
  40a40a:	3f10      	subs	r7, #16
  40a40c:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40a40e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a410:	2f10      	cmp	r7, #16
  40a412:	dce5      	bgt.n	40a3e0 <_svfprintf_r+0x9a0>
  40a414:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40a416:	4694      	mov	ip, r2
  40a418:	3301      	adds	r3, #1
  40a41a:	44bc      	add	ip, r7
  40a41c:	f8cb 5000 	str.w	r5, [fp]
  40a420:	2b07      	cmp	r3, #7
  40a422:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40a426:	9324      	str	r3, [sp, #144]	; 0x90
  40a428:	f8cb 7004 	str.w	r7, [fp, #4]
  40a42c:	f300 81fc 	bgt.w	40a828 <_svfprintf_r+0xde8>
  40a430:	f10b 0b08 	add.w	fp, fp, #8
  40a434:	e49f      	b.n	409d76 <_svfprintf_r+0x336>
  40a436:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40a438:	f10c 0601 	add.w	r6, ip, #1
  40a43c:	9c24      	ldr	r4, [sp, #144]	; 0x90
  40a43e:	2b01      	cmp	r3, #1
  40a440:	f340 81c9 	ble.w	40a7d6 <_svfprintf_r+0xd96>
  40a444:	2301      	movs	r3, #1
  40a446:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40a448:	9625      	str	r6, [sp, #148]	; 0x94
  40a44a:	441c      	add	r4, r3
  40a44c:	f8cb 2000 	str.w	r2, [fp]
  40a450:	f8cb 3004 	str.w	r3, [fp, #4]
  40a454:	2c07      	cmp	r4, #7
  40a456:	9424      	str	r4, [sp, #144]	; 0x90
  40a458:	f300 81da 	bgt.w	40a810 <_svfprintf_r+0xdd0>
  40a45c:	f10b 0b08 	add.w	fp, fp, #8
  40a460:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40a462:	3401      	adds	r4, #1
  40a464:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40a466:	4416      	add	r6, r2
  40a468:	2c07      	cmp	r4, #7
  40a46a:	f8cb 3000 	str.w	r3, [fp]
  40a46e:	9625      	str	r6, [sp, #148]	; 0x94
  40a470:	9424      	str	r4, [sp, #144]	; 0x90
  40a472:	f8cb 2004 	str.w	r2, [fp, #4]
  40a476:	f300 81bf 	bgt.w	40a7f8 <_svfprintf_r+0xdb8>
  40a47a:	f10b 0b08 	add.w	fp, fp, #8
  40a47e:	2300      	movs	r3, #0
  40a480:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40a482:	2200      	movs	r2, #0
  40a484:	9914      	ldr	r1, [sp, #80]	; 0x50
  40a486:	f7fe fb3f 	bl	408b08 <__aeabi_dcmpeq>
  40a48a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40a48c:	2800      	cmp	r0, #0
  40a48e:	f040 80dc 	bne.w	40a64a <_svfprintf_r+0xc0a>
  40a492:	3b01      	subs	r3, #1
  40a494:	3401      	adds	r4, #1
  40a496:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40a498:	441e      	add	r6, r3
  40a49a:	2c07      	cmp	r4, #7
  40a49c:	f102 0201 	add.w	r2, r2, #1
  40a4a0:	9424      	str	r4, [sp, #144]	; 0x90
  40a4a2:	9625      	str	r6, [sp, #148]	; 0x94
  40a4a4:	f8cb 2000 	str.w	r2, [fp]
  40a4a8:	f8cb 3004 	str.w	r3, [fp, #4]
  40a4ac:	f300 8100 	bgt.w	40a6b0 <_svfprintf_r+0xc70>
  40a4b0:	f10b 0b08 	add.w	fp, fp, #8
  40a4b4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40a4b6:	3401      	adds	r4, #1
  40a4b8:	ab1f      	add	r3, sp, #124	; 0x7c
  40a4ba:	eb06 0c02 	add.w	ip, r6, r2
  40a4be:	2c07      	cmp	r4, #7
  40a4c0:	f8cb 2004 	str.w	r2, [fp, #4]
  40a4c4:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40a4c8:	9424      	str	r4, [sp, #144]	; 0x90
  40a4ca:	f8cb 3000 	str.w	r3, [fp]
  40a4ce:	f77f aca0 	ble.w	409e12 <_svfprintf_r+0x3d2>
  40a4d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a4d4:	4649      	mov	r1, r9
  40a4d6:	aa23      	add	r2, sp, #140	; 0x8c
  40a4d8:	f003 ffa2 	bl	40e420 <__ssprint_r>
  40a4dc:	2800      	cmp	r0, #0
  40a4de:	f47f ab74 	bne.w	409bca <_svfprintf_r+0x18a>
  40a4e2:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40a4e6:	46c3      	mov	fp, r8
  40a4e8:	e495      	b.n	409e16 <_svfprintf_r+0x3d6>
  40a4ea:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a4ec:	4649      	mov	r1, r9
  40a4ee:	aa23      	add	r2, sp, #140	; 0x8c
  40a4f0:	f003 ff96 	bl	40e420 <__ssprint_r>
  40a4f4:	2800      	cmp	r0, #0
  40a4f6:	f43f acde 	beq.w	409eb6 <_svfprintf_r+0x476>
  40a4fa:	f7ff bb66 	b.w	409bca <_svfprintf_r+0x18a>
  40a4fe:	4614      	mov	r4, r2
  40a500:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  40a504:	f7ff bba8 	b.w	409c58 <_svfprintf_r+0x218>
  40a508:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a50a:	4649      	mov	r1, r9
  40a50c:	aa23      	add	r2, sp, #140	; 0x8c
  40a50e:	f003 ff87 	bl	40e420 <__ssprint_r>
  40a512:	2800      	cmp	r0, #0
  40a514:	f47f ab59 	bne.w	409bca <_svfprintf_r+0x18a>
  40a518:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40a51c:	46c3      	mov	fp, r8
  40a51e:	e466      	b.n	409dee <_svfprintf_r+0x3ae>
  40a520:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a522:	4649      	mov	r1, r9
  40a524:	aa23      	add	r2, sp, #140	; 0x8c
  40a526:	f003 ff7b 	bl	40e420 <__ssprint_r>
  40a52a:	2800      	cmp	r0, #0
  40a52c:	f47f ab4d 	bne.w	409bca <_svfprintf_r+0x18a>
  40a530:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40a534:	46c3      	mov	fp, r8
  40a536:	e41a      	b.n	409d6e <_svfprintf_r+0x32e>
  40a538:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a53a:	4649      	mov	r1, r9
  40a53c:	aa23      	add	r2, sp, #140	; 0x8c
  40a53e:	f003 ff6f 	bl	40e420 <__ssprint_r>
  40a542:	2800      	cmp	r0, #0
  40a544:	f47f ab41 	bne.w	409bca <_svfprintf_r+0x18a>
  40a548:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40a54c:	46c3      	mov	fp, r8
  40a54e:	f7ff bbfa 	b.w	409d46 <_svfprintf_r+0x306>
  40a552:	4641      	mov	r1, r8
  40a554:	08e2      	lsrs	r2, r4, #3
  40a556:	f004 0307 	and.w	r3, r4, #7
  40a55a:	08e8      	lsrs	r0, r5, #3
  40a55c:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40a560:	3330      	adds	r3, #48	; 0x30
  40a562:	4605      	mov	r5, r0
  40a564:	4614      	mov	r4, r2
  40a566:	f801 3d01 	strb.w	r3, [r1, #-1]!
  40a56a:	ea54 0205 	orrs.w	r2, r4, r5
  40a56e:	d1f1      	bne.n	40a554 <_svfprintf_r+0xb14>
  40a570:	9a06      	ldr	r2, [sp, #24]
  40a572:	910f      	str	r1, [sp, #60]	; 0x3c
  40a574:	07d0      	lsls	r0, r2, #31
  40a576:	f100 8164 	bmi.w	40a842 <_svfprintf_r+0xe02>
  40a57a:	ebc1 0408 	rsb	r4, r1, r8
  40a57e:	f7ff bb6b 	b.w	409c58 <_svfprintf_r+0x218>
  40a582:	2302      	movs	r3, #2
  40a584:	f7ff bb3f 	b.w	409c06 <_svfprintf_r+0x1c6>
  40a588:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  40a58a:	2c00      	cmp	r4, #0
  40a58c:	f340 81f6 	ble.w	40a97c <_svfprintf_r+0xf3c>
  40a590:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40a592:	9911      	ldr	r1, [sp, #68]	; 0x44
  40a594:	4613      	mov	r3, r2
  40a596:	428a      	cmp	r2, r1
  40a598:	bfa8      	it	ge
  40a59a:	460b      	movge	r3, r1
  40a59c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40a59e:	461c      	mov	r4, r3
  40a5a0:	188f      	adds	r7, r1, r2
  40a5a2:	2c00      	cmp	r4, #0
  40a5a4:	dd0e      	ble.n	40a5c4 <_svfprintf_r+0xb84>
  40a5a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a5a8:	44a4      	add	ip, r4
  40a5aa:	f8cb 1000 	str.w	r1, [fp]
  40a5ae:	3301      	adds	r3, #1
  40a5b0:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40a5b4:	f8cb 4004 	str.w	r4, [fp, #4]
  40a5b8:	2b07      	cmp	r3, #7
  40a5ba:	9324      	str	r3, [sp, #144]	; 0x90
  40a5bc:	f300 8353 	bgt.w	40ac66 <_svfprintf_r+0x1226>
  40a5c0:	f10b 0b08 	add.w	fp, fp, #8
  40a5c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40a5c6:	2c00      	cmp	r4, #0
  40a5c8:	bfa8      	it	ge
  40a5ca:	1b1b      	subge	r3, r3, r4
  40a5cc:	2b00      	cmp	r3, #0
  40a5ce:	461c      	mov	r4, r3
  40a5d0:	f340 80a1 	ble.w	40a716 <_svfprintf_r+0xcd6>
  40a5d4:	2c10      	cmp	r4, #16
  40a5d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a5d8:	f340 846c 	ble.w	40aeb4 <_svfprintf_r+0x1474>
  40a5dc:	2610      	movs	r6, #16
  40a5de:	4d45      	ldr	r5, [pc, #276]	; (40a6f4 <_svfprintf_r+0xcb4>)
  40a5e0:	4662      	mov	r2, ip
  40a5e2:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  40a5e6:	e003      	b.n	40a5f0 <_svfprintf_r+0xbb0>
  40a5e8:	3c10      	subs	r4, #16
  40a5ea:	2c10      	cmp	r4, #16
  40a5ec:	f340 8084 	ble.w	40a6f8 <_svfprintf_r+0xcb8>
  40a5f0:	3301      	adds	r3, #1
  40a5f2:	3210      	adds	r2, #16
  40a5f4:	f8cb 5000 	str.w	r5, [fp]
  40a5f8:	f10b 0b08 	add.w	fp, fp, #8
  40a5fc:	2b07      	cmp	r3, #7
  40a5fe:	f84b 6c04 	str.w	r6, [fp, #-4]
  40a602:	9225      	str	r2, [sp, #148]	; 0x94
  40a604:	9324      	str	r3, [sp, #144]	; 0x90
  40a606:	ddef      	ble.n	40a5e8 <_svfprintf_r+0xba8>
  40a608:	4650      	mov	r0, sl
  40a60a:	4649      	mov	r1, r9
  40a60c:	aa23      	add	r2, sp, #140	; 0x8c
  40a60e:	46c3      	mov	fp, r8
  40a610:	f003 ff06 	bl	40e420 <__ssprint_r>
  40a614:	2800      	cmp	r0, #0
  40a616:	f47f aad8 	bne.w	409bca <_svfprintf_r+0x18a>
  40a61a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40a61c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a61e:	e7e3      	b.n	40a5e8 <_svfprintf_r+0xba8>
  40a620:	2d00      	cmp	r5, #0
  40a622:	bf08      	it	eq
  40a624:	2c0a      	cmpeq	r4, #10
  40a626:	f080 811a 	bcs.w	40a85e <_svfprintf_r+0xe1e>
  40a62a:	f50d 7a80 	add.w	sl, sp, #256	; 0x100
  40a62e:	3430      	adds	r4, #48	; 0x30
  40a630:	f80a 4d41 	strb.w	r4, [sl, #-65]!
  40a634:	ebca 0408 	rsb	r4, sl, r8
  40a638:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  40a63c:	f7ff bb0c 	b.w	409c58 <_svfprintf_r+0x218>
  40a640:	461c      	mov	r4, r3
  40a642:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  40a646:	f7ff bb07 	b.w	409c58 <_svfprintf_r+0x218>
  40a64a:	1e5f      	subs	r7, r3, #1
  40a64c:	2f00      	cmp	r7, #0
  40a64e:	f77f af31 	ble.w	40a4b4 <_svfprintf_r+0xa74>
  40a652:	2f10      	cmp	r7, #16
  40a654:	4d27      	ldr	r5, [pc, #156]	; (40a6f4 <_svfprintf_r+0xcb4>)
  40a656:	bfc8      	it	gt
  40a658:	f04f 0a10 	movgt.w	sl, #16
  40a65c:	dc03      	bgt.n	40a666 <_svfprintf_r+0xc26>
  40a65e:	e01c      	b.n	40a69a <_svfprintf_r+0xc5a>
  40a660:	3f10      	subs	r7, #16
  40a662:	2f10      	cmp	r7, #16
  40a664:	dd19      	ble.n	40a69a <_svfprintf_r+0xc5a>
  40a666:	3401      	adds	r4, #1
  40a668:	3610      	adds	r6, #16
  40a66a:	f8cb 5000 	str.w	r5, [fp]
  40a66e:	f10b 0b08 	add.w	fp, fp, #8
  40a672:	2c07      	cmp	r4, #7
  40a674:	f84b ac04 	str.w	sl, [fp, #-4]
  40a678:	9625      	str	r6, [sp, #148]	; 0x94
  40a67a:	9424      	str	r4, [sp, #144]	; 0x90
  40a67c:	ddf0      	ble.n	40a660 <_svfprintf_r+0xc20>
  40a67e:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a680:	4649      	mov	r1, r9
  40a682:	aa23      	add	r2, sp, #140	; 0x8c
  40a684:	46c3      	mov	fp, r8
  40a686:	f003 fecb 	bl	40e420 <__ssprint_r>
  40a68a:	2800      	cmp	r0, #0
  40a68c:	f47f aa9d 	bne.w	409bca <_svfprintf_r+0x18a>
  40a690:	3f10      	subs	r7, #16
  40a692:	9e25      	ldr	r6, [sp, #148]	; 0x94
  40a694:	9c24      	ldr	r4, [sp, #144]	; 0x90
  40a696:	2f10      	cmp	r7, #16
  40a698:	dce5      	bgt.n	40a666 <_svfprintf_r+0xc26>
  40a69a:	3401      	adds	r4, #1
  40a69c:	443e      	add	r6, r7
  40a69e:	f8cb 5000 	str.w	r5, [fp]
  40a6a2:	2c07      	cmp	r4, #7
  40a6a4:	9625      	str	r6, [sp, #148]	; 0x94
  40a6a6:	9424      	str	r4, [sp, #144]	; 0x90
  40a6a8:	f8cb 7004 	str.w	r7, [fp, #4]
  40a6ac:	f77f af00 	ble.w	40a4b0 <_svfprintf_r+0xa70>
  40a6b0:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a6b2:	4649      	mov	r1, r9
  40a6b4:	aa23      	add	r2, sp, #140	; 0x8c
  40a6b6:	f003 feb3 	bl	40e420 <__ssprint_r>
  40a6ba:	2800      	cmp	r0, #0
  40a6bc:	f47f aa85 	bne.w	409bca <_svfprintf_r+0x18a>
  40a6c0:	9e25      	ldr	r6, [sp, #148]	; 0x94
  40a6c2:	46c3      	mov	fp, r8
  40a6c4:	9c24      	ldr	r4, [sp, #144]	; 0x90
  40a6c6:	e6f5      	b.n	40a4b4 <_svfprintf_r+0xa74>
  40a6c8:	4694      	mov	ip, r2
  40a6ca:	3301      	adds	r3, #1
  40a6cc:	44a4      	add	ip, r4
  40a6ce:	f8cb 5000 	str.w	r5, [fp]
  40a6d2:	2b07      	cmp	r3, #7
  40a6d4:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40a6d8:	9324      	str	r3, [sp, #144]	; 0x90
  40a6da:	f8cb 4004 	str.w	r4, [fp, #4]
  40a6de:	f77f ab98 	ble.w	409e12 <_svfprintf_r+0x3d2>
  40a6e2:	e6f6      	b.n	40a4d2 <_svfprintf_r+0xa92>
  40a6e4:	990c      	ldr	r1, [sp, #48]	; 0x30
  40a6e6:	2500      	movs	r5, #0
  40a6e8:	460a      	mov	r2, r1
  40a6ea:	680c      	ldr	r4, [r1, #0]
  40a6ec:	3204      	adds	r2, #4
  40a6ee:	920c      	str	r2, [sp, #48]	; 0x30
  40a6f0:	f7ff ba89 	b.w	409c06 <_svfprintf_r+0x1c6>
  40a6f4:	0040fad8 	.word	0x0040fad8
  40a6f8:	4694      	mov	ip, r2
  40a6fa:	3301      	adds	r3, #1
  40a6fc:	44a4      	add	ip, r4
  40a6fe:	f8cb 5000 	str.w	r5, [fp]
  40a702:	2b07      	cmp	r3, #7
  40a704:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40a708:	9324      	str	r3, [sp, #144]	; 0x90
  40a70a:	f8cb 4004 	str.w	r4, [fp, #4]
  40a70e:	f300 82df 	bgt.w	40acd0 <_svfprintf_r+0x1290>
  40a712:	f10b 0b08 	add.w	fp, fp, #8
  40a716:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40a718:	9911      	ldr	r1, [sp, #68]	; 0x44
  40a71a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40a71c:	440a      	add	r2, r1
  40a71e:	4616      	mov	r6, r2
  40a720:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40a722:	4293      	cmp	r3, r2
  40a724:	db45      	blt.n	40a7b2 <_svfprintf_r+0xd72>
  40a726:	9a06      	ldr	r2, [sp, #24]
  40a728:	07d0      	lsls	r0, r2, #31
  40a72a:	d442      	bmi.n	40a7b2 <_svfprintf_r+0xd72>
  40a72c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40a72e:	1bbc      	subs	r4, r7, r6
  40a730:	1ad3      	subs	r3, r2, r3
  40a732:	429c      	cmp	r4, r3
  40a734:	bfa8      	it	ge
  40a736:	461c      	movge	r4, r3
  40a738:	2c00      	cmp	r4, #0
  40a73a:	4625      	mov	r5, r4
  40a73c:	dd0e      	ble.n	40a75c <_svfprintf_r+0xd1c>
  40a73e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40a740:	44a4      	add	ip, r4
  40a742:	f8cb 6000 	str.w	r6, [fp]
  40a746:	3201      	adds	r2, #1
  40a748:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40a74c:	f8cb 4004 	str.w	r4, [fp, #4]
  40a750:	2a07      	cmp	r2, #7
  40a752:	9224      	str	r2, [sp, #144]	; 0x90
  40a754:	f300 82a0 	bgt.w	40ac98 <_svfprintf_r+0x1258>
  40a758:	f10b 0b08 	add.w	fp, fp, #8
  40a75c:	2d00      	cmp	r5, #0
  40a75e:	bfac      	ite	ge
  40a760:	1b5c      	subge	r4, r3, r5
  40a762:	461c      	movlt	r4, r3
  40a764:	2c00      	cmp	r4, #0
  40a766:	f77f ab56 	ble.w	409e16 <_svfprintf_r+0x3d6>
  40a76a:	2c10      	cmp	r4, #16
  40a76c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a76e:	f340 8396 	ble.w	40ae9e <_svfprintf_r+0x145e>
  40a772:	2610      	movs	r6, #16
  40a774:	4db1      	ldr	r5, [pc, #708]	; (40aa3c <_svfprintf_r+0xffc>)
  40a776:	4662      	mov	r2, ip
  40a778:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40a77a:	e002      	b.n	40a782 <_svfprintf_r+0xd42>
  40a77c:	3c10      	subs	r4, #16
  40a77e:	2c10      	cmp	r4, #16
  40a780:	dda2      	ble.n	40a6c8 <_svfprintf_r+0xc88>
  40a782:	3301      	adds	r3, #1
  40a784:	3210      	adds	r2, #16
  40a786:	f8cb 5000 	str.w	r5, [fp]
  40a78a:	f10b 0b08 	add.w	fp, fp, #8
  40a78e:	2b07      	cmp	r3, #7
  40a790:	f84b 6c04 	str.w	r6, [fp, #-4]
  40a794:	9225      	str	r2, [sp, #148]	; 0x94
  40a796:	9324      	str	r3, [sp, #144]	; 0x90
  40a798:	ddf0      	ble.n	40a77c <_svfprintf_r+0xd3c>
  40a79a:	4638      	mov	r0, r7
  40a79c:	4649      	mov	r1, r9
  40a79e:	aa23      	add	r2, sp, #140	; 0x8c
  40a7a0:	46c3      	mov	fp, r8
  40a7a2:	f003 fe3d 	bl	40e420 <__ssprint_r>
  40a7a6:	2800      	cmp	r0, #0
  40a7a8:	f47f aa0f 	bne.w	409bca <_svfprintf_r+0x18a>
  40a7ac:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40a7ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a7b0:	e7e4      	b.n	40a77c <_svfprintf_r+0xd3c>
  40a7b2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40a7b4:	9817      	ldr	r0, [sp, #92]	; 0x5c
  40a7b6:	3201      	adds	r2, #1
  40a7b8:	9916      	ldr	r1, [sp, #88]	; 0x58
  40a7ba:	4484      	add	ip, r0
  40a7bc:	f8cb 0004 	str.w	r0, [fp, #4]
  40a7c0:	2a07      	cmp	r2, #7
  40a7c2:	f8cb 1000 	str.w	r1, [fp]
  40a7c6:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40a7ca:	9224      	str	r2, [sp, #144]	; 0x90
  40a7cc:	f300 8273 	bgt.w	40acb6 <_svfprintf_r+0x1276>
  40a7d0:	f10b 0b08 	add.w	fp, fp, #8
  40a7d4:	e7aa      	b.n	40a72c <_svfprintf_r+0xcec>
  40a7d6:	9b06      	ldr	r3, [sp, #24]
  40a7d8:	07d9      	lsls	r1, r3, #31
  40a7da:	f53f ae33 	bmi.w	40a444 <_svfprintf_r+0xa04>
  40a7de:	2301      	movs	r3, #1
  40a7e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40a7e2:	9625      	str	r6, [sp, #148]	; 0x94
  40a7e4:	441c      	add	r4, r3
  40a7e6:	f8cb 2000 	str.w	r2, [fp]
  40a7ea:	f8cb 3004 	str.w	r3, [fp, #4]
  40a7ee:	2c07      	cmp	r4, #7
  40a7f0:	9424      	str	r4, [sp, #144]	; 0x90
  40a7f2:	f77f ae5d 	ble.w	40a4b0 <_svfprintf_r+0xa70>
  40a7f6:	e75b      	b.n	40a6b0 <_svfprintf_r+0xc70>
  40a7f8:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a7fa:	4649      	mov	r1, r9
  40a7fc:	aa23      	add	r2, sp, #140	; 0x8c
  40a7fe:	f003 fe0f 	bl	40e420 <__ssprint_r>
  40a802:	2800      	cmp	r0, #0
  40a804:	f47f a9e1 	bne.w	409bca <_svfprintf_r+0x18a>
  40a808:	9e25      	ldr	r6, [sp, #148]	; 0x94
  40a80a:	46c3      	mov	fp, r8
  40a80c:	9c24      	ldr	r4, [sp, #144]	; 0x90
  40a80e:	e636      	b.n	40a47e <_svfprintf_r+0xa3e>
  40a810:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a812:	4649      	mov	r1, r9
  40a814:	aa23      	add	r2, sp, #140	; 0x8c
  40a816:	f003 fe03 	bl	40e420 <__ssprint_r>
  40a81a:	2800      	cmp	r0, #0
  40a81c:	f47f a9d5 	bne.w	409bca <_svfprintf_r+0x18a>
  40a820:	9e25      	ldr	r6, [sp, #148]	; 0x94
  40a822:	46c3      	mov	fp, r8
  40a824:	9c24      	ldr	r4, [sp, #144]	; 0x90
  40a826:	e61b      	b.n	40a460 <_svfprintf_r+0xa20>
  40a828:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a82a:	4649      	mov	r1, r9
  40a82c:	aa23      	add	r2, sp, #140	; 0x8c
  40a82e:	f003 fdf7 	bl	40e420 <__ssprint_r>
  40a832:	2800      	cmp	r0, #0
  40a834:	f47f a9c9 	bne.w	409bca <_svfprintf_r+0x18a>
  40a838:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40a83c:	46c3      	mov	fp, r8
  40a83e:	f7ff ba9a 	b.w	409d76 <_svfprintf_r+0x336>
  40a842:	2b30      	cmp	r3, #48	; 0x30
  40a844:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a846:	f43f adb4 	beq.w	40a3b2 <_svfprintf_r+0x972>
  40a84a:	3b01      	subs	r3, #1
  40a84c:	461a      	mov	r2, r3
  40a84e:	930f      	str	r3, [sp, #60]	; 0x3c
  40a850:	2330      	movs	r3, #48	; 0x30
  40a852:	ebc2 0408 	rsb	r4, r2, r8
  40a856:	f801 3c01 	strb.w	r3, [r1, #-1]
  40a85a:	f7ff b9fd 	b.w	409c58 <_svfprintf_r+0x218>
  40a85e:	46c2      	mov	sl, r8
  40a860:	f8cd c01c 	str.w	ip, [sp, #28]
  40a864:	4620      	mov	r0, r4
  40a866:	4629      	mov	r1, r5
  40a868:	220a      	movs	r2, #10
  40a86a:	2300      	movs	r3, #0
  40a86c:	f004 f824 	bl	40e8b8 <__aeabi_uldivmod>
  40a870:	f102 0e30 	add.w	lr, r2, #48	; 0x30
  40a874:	4620      	mov	r0, r4
  40a876:	4629      	mov	r1, r5
  40a878:	2300      	movs	r3, #0
  40a87a:	220a      	movs	r2, #10
  40a87c:	f80a ed01 	strb.w	lr, [sl, #-1]!
  40a880:	f004 f81a 	bl	40e8b8 <__aeabi_uldivmod>
  40a884:	4604      	mov	r4, r0
  40a886:	460d      	mov	r5, r1
  40a888:	ea54 0305 	orrs.w	r3, r4, r5
  40a88c:	d1ea      	bne.n	40a864 <_svfprintf_r+0xe24>
  40a88e:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40a892:	ebca 0408 	rsb	r4, sl, r8
  40a896:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  40a89a:	f7ff b9dd 	b.w	409c58 <_svfprintf_r+0x218>
  40a89e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40a8a0:	9914      	ldr	r1, [sp, #80]	; 0x50
  40a8a2:	f8cd c01c 	str.w	ip, [sp, #28]
  40a8a6:	f7fd fc5b 	bl	408160 <__fpclassifyd>
  40a8aa:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40a8ae:	2800      	cmp	r0, #0
  40a8b0:	f040 80cc 	bne.w	40aa4c <_svfprintf_r+0x100c>
  40a8b4:	9c06      	ldr	r4, [sp, #24]
  40a8b6:	2103      	movs	r1, #3
  40a8b8:	4a61      	ldr	r2, [pc, #388]	; (40aa40 <_svfprintf_r+0x1000>)
  40a8ba:	4b62      	ldr	r3, [pc, #392]	; (40aa44 <_svfprintf_r+0x1004>)
  40a8bc:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40a8c0:	9010      	str	r0, [sp, #64]	; 0x40
  40a8c2:	2e47      	cmp	r6, #71	; 0x47
  40a8c4:	bfd8      	it	le
  40a8c6:	461a      	movle	r2, r3
  40a8c8:	9406      	str	r4, [sp, #24]
  40a8ca:	9107      	str	r1, [sp, #28]
  40a8cc:	460c      	mov	r4, r1
  40a8ce:	9011      	str	r0, [sp, #68]	; 0x44
  40a8d0:	920f      	str	r2, [sp, #60]	; 0x3c
  40a8d2:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40a8d6:	f7ff b9c6 	b.w	409c66 <_svfprintf_r+0x226>
  40a8da:	9b06      	ldr	r3, [sp, #24]
  40a8dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a8de:	f013 0f40 	tst.w	r3, #64	; 0x40
  40a8e2:	4613      	mov	r3, r2
  40a8e4:	f43f abc9 	beq.w	40a07a <_svfprintf_r+0x63a>
  40a8e8:	8814      	ldrh	r4, [r2, #0]
  40a8ea:	3204      	adds	r2, #4
  40a8ec:	2500      	movs	r5, #0
  40a8ee:	2301      	movs	r3, #1
  40a8f0:	920c      	str	r2, [sp, #48]	; 0x30
  40a8f2:	f7ff b988 	b.w	409c06 <_svfprintf_r+0x1c6>
  40a8f6:	9b06      	ldr	r3, [sp, #24]
  40a8f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a8fa:	f013 0f40 	tst.w	r3, #64	; 0x40
  40a8fe:	4613      	mov	r3, r2
  40a900:	f000 8130 	beq.w	40ab64 <_svfprintf_r+0x1124>
  40a904:	3304      	adds	r3, #4
  40a906:	8814      	ldrh	r4, [r2, #0]
  40a908:	2500      	movs	r5, #0
  40a90a:	930c      	str	r3, [sp, #48]	; 0x30
  40a90c:	f7ff bbcd 	b.w	40a0aa <_svfprintf_r+0x66a>
  40a910:	9b06      	ldr	r3, [sp, #24]
  40a912:	06dd      	lsls	r5, r3, #27
  40a914:	d40b      	bmi.n	40a92e <_svfprintf_r+0xeee>
  40a916:	9b06      	ldr	r3, [sp, #24]
  40a918:	065c      	lsls	r4, r3, #25
  40a91a:	d508      	bpl.n	40a92e <_svfprintf_r+0xeee>
  40a91c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a91e:	6813      	ldr	r3, [r2, #0]
  40a920:	3204      	adds	r2, #4
  40a922:	920c      	str	r2, [sp, #48]	; 0x30
  40a924:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
  40a928:	801a      	strh	r2, [r3, #0]
  40a92a:	f7ff b8af 	b.w	409a8c <_svfprintf_r+0x4c>
  40a92e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a930:	6813      	ldr	r3, [r2, #0]
  40a932:	3204      	adds	r2, #4
  40a934:	920c      	str	r2, [sp, #48]	; 0x30
  40a936:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40a938:	601a      	str	r2, [r3, #0]
  40a93a:	f7ff b8a7 	b.w	409a8c <_svfprintf_r+0x4c>
  40a93e:	9b06      	ldr	r3, [sp, #24]
  40a940:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a942:	f013 0f40 	tst.w	r3, #64	; 0x40
  40a946:	4613      	mov	r3, r2
  40a948:	f43f ac26 	beq.w	40a198 <_svfprintf_r+0x758>
  40a94c:	f9b2 4000 	ldrsh.w	r4, [r2]
  40a950:	3304      	adds	r3, #4
  40a952:	17e5      	asrs	r5, r4, #31
  40a954:	930c      	str	r3, [sp, #48]	; 0x30
  40a956:	4622      	mov	r2, r4
  40a958:	462b      	mov	r3, r5
  40a95a:	f7ff baf9 	b.w	409f50 <_svfprintf_r+0x510>
  40a95e:	4d37      	ldr	r5, [pc, #220]	; (40aa3c <_svfprintf_r+0xffc>)
  40a960:	f7ff ba37 	b.w	409dd2 <_svfprintf_r+0x392>
  40a964:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a966:	4649      	mov	r1, r9
  40a968:	aa23      	add	r2, sp, #140	; 0x8c
  40a96a:	f003 fd59 	bl	40e420 <__ssprint_r>
  40a96e:	2800      	cmp	r0, #0
  40a970:	f47f a92b 	bne.w	409bca <_svfprintf_r+0x18a>
  40a974:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40a978:	46c3      	mov	fp, r8
  40a97a:	e4b2      	b.n	40a2e2 <_svfprintf_r+0x8a2>
  40a97c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a97e:	2201      	movs	r2, #1
  40a980:	f10c 0c01 	add.w	ip, ip, #1
  40a984:	4930      	ldr	r1, [pc, #192]	; (40aa48 <_svfprintf_r+0x1008>)
  40a986:	4413      	add	r3, r2
  40a988:	f8cb 2004 	str.w	r2, [fp, #4]
  40a98c:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40a990:	2b07      	cmp	r3, #7
  40a992:	f8cb 1000 	str.w	r1, [fp]
  40a996:	9324      	str	r3, [sp, #144]	; 0x90
  40a998:	f300 80fa 	bgt.w	40ab90 <_svfprintf_r+0x1150>
  40a99c:	f10b 0b08 	add.w	fp, fp, #8
  40a9a0:	b92c      	cbnz	r4, 40a9ae <_svfprintf_r+0xf6e>
  40a9a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40a9a4:	b91b      	cbnz	r3, 40a9ae <_svfprintf_r+0xf6e>
  40a9a6:	9b06      	ldr	r3, [sp, #24]
  40a9a8:	07dd      	lsls	r5, r3, #31
  40a9aa:	f57f aa34 	bpl.w	409e16 <_svfprintf_r+0x3d6>
  40a9ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a9b0:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40a9b2:	3301      	adds	r3, #1
  40a9b4:	9816      	ldr	r0, [sp, #88]	; 0x58
  40a9b6:	eb0c 0201 	add.w	r2, ip, r1
  40a9ba:	f8cb 1004 	str.w	r1, [fp, #4]
  40a9be:	2b07      	cmp	r3, #7
  40a9c0:	f8cb 0000 	str.w	r0, [fp]
  40a9c4:	9225      	str	r2, [sp, #148]	; 0x94
  40a9c6:	9324      	str	r3, [sp, #144]	; 0x90
  40a9c8:	f300 824c 	bgt.w	40ae64 <_svfprintf_r+0x1424>
  40a9cc:	f10b 0b08 	add.w	fp, fp, #8
  40a9d0:	4264      	negs	r4, r4
  40a9d2:	2c00      	cmp	r4, #0
  40a9d4:	f340 8126 	ble.w	40ac24 <_svfprintf_r+0x11e4>
  40a9d8:	2c10      	cmp	r4, #16
  40a9da:	4d18      	ldr	r5, [pc, #96]	; (40aa3c <_svfprintf_r+0xffc>)
  40a9dc:	f340 814f 	ble.w	40ac7e <_svfprintf_r+0x123e>
  40a9e0:	2610      	movs	r6, #16
  40a9e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40a9e4:	e003      	b.n	40a9ee <_svfprintf_r+0xfae>
  40a9e6:	3c10      	subs	r4, #16
  40a9e8:	2c10      	cmp	r4, #16
  40a9ea:	f340 8148 	ble.w	40ac7e <_svfprintf_r+0x123e>
  40a9ee:	3301      	adds	r3, #1
  40a9f0:	3210      	adds	r2, #16
  40a9f2:	f8cb 5000 	str.w	r5, [fp]
  40a9f6:	f10b 0b08 	add.w	fp, fp, #8
  40a9fa:	2b07      	cmp	r3, #7
  40a9fc:	f84b 6c04 	str.w	r6, [fp, #-4]
  40aa00:	9225      	str	r2, [sp, #148]	; 0x94
  40aa02:	9324      	str	r3, [sp, #144]	; 0x90
  40aa04:	ddef      	ble.n	40a9e6 <_svfprintf_r+0xfa6>
  40aa06:	4638      	mov	r0, r7
  40aa08:	4649      	mov	r1, r9
  40aa0a:	aa23      	add	r2, sp, #140	; 0x8c
  40aa0c:	46c3      	mov	fp, r8
  40aa0e:	f003 fd07 	bl	40e420 <__ssprint_r>
  40aa12:	2800      	cmp	r0, #0
  40aa14:	f47f a8d9 	bne.w	409bca <_svfprintf_r+0x18a>
  40aa18:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40aa1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40aa1c:	e7e3      	b.n	40a9e6 <_svfprintf_r+0xfa6>
  40aa1e:	f041 0120 	orr.w	r1, r1, #32
  40aa22:	785e      	ldrb	r6, [r3, #1]
  40aa24:	9106      	str	r1, [sp, #24]
  40aa26:	1c59      	adds	r1, r3, #1
  40aa28:	f7ff b85f 	b.w	409aea <_svfprintf_r+0xaa>
  40aa2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40aa2e:	910c      	str	r1, [sp, #48]	; 0x30
  40aa30:	4619      	mov	r1, r3
  40aa32:	4240      	negs	r0, r0
  40aa34:	900b      	str	r0, [sp, #44]	; 0x2c
  40aa36:	f7ff ba43 	b.w	409ec0 <_svfprintf_r+0x480>
  40aa3a:	bf00      	nop
  40aa3c:	0040fad8 	.word	0x0040fad8
  40aa40:	0040fb04 	.word	0x0040fb04
  40aa44:	0040fb00 	.word	0x0040fb00
  40aa48:	0040fb38 	.word	0x0040fb38
  40aa4c:	f1bc 3fff 	cmp.w	ip, #4294967295
  40aa50:	f026 0a20 	bic.w	sl, r6, #32
  40aa54:	f000 80a9 	beq.w	40abaa <_svfprintf_r+0x116a>
  40aa58:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40aa5c:	f040 80a7 	bne.w	40abae <_svfprintf_r+0x116e>
  40aa60:	f1bc 0f00 	cmp.w	ip, #0
  40aa64:	f040 80a3 	bne.w	40abae <_svfprintf_r+0x116e>
  40aa68:	9b06      	ldr	r3, [sp, #24]
  40aa6a:	f04f 0a47 	mov.w	sl, #71	; 0x47
  40aa6e:	f04f 0c01 	mov.w	ip, #1
  40aa72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40aa76:	930e      	str	r3, [sp, #56]	; 0x38
  40aa78:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40aa7a:	2b00      	cmp	r3, #0
  40aa7c:	f2c0 81ff 	blt.w	40ae7e <_svfprintf_r+0x143e>
  40aa80:	461d      	mov	r5, r3
  40aa82:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  40aa84:	2300      	movs	r3, #0
  40aa86:	930d      	str	r3, [sp, #52]	; 0x34
  40aa88:	2002      	movs	r0, #2
  40aa8a:	a91d      	add	r1, sp, #116	; 0x74
  40aa8c:	f8cd c004 	str.w	ip, [sp, #4]
  40aa90:	463a      	mov	r2, r7
  40aa92:	9000      	str	r0, [sp, #0]
  40aa94:	a81e      	add	r0, sp, #120	; 0x78
  40aa96:	9102      	str	r1, [sp, #8]
  40aa98:	a921      	add	r1, sp, #132	; 0x84
  40aa9a:	9003      	str	r0, [sp, #12]
  40aa9c:	462b      	mov	r3, r5
  40aa9e:	9809      	ldr	r0, [sp, #36]	; 0x24
  40aaa0:	9104      	str	r1, [sp, #16]
  40aaa2:	f8cd c01c 	str.w	ip, [sp, #28]
  40aaa6:	f001 f9e3 	bl	40be70 <_dtoa_r>
  40aaaa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40aaae:	900f      	str	r0, [sp, #60]	; 0x3c
  40aab0:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40aab4:	f040 8242 	bne.w	40af3c <_svfprintf_r+0x14fc>
  40aab8:	9b06      	ldr	r3, [sp, #24]
  40aaba:	07db      	lsls	r3, r3, #31
  40aabc:	f140 81f3 	bpl.w	40aea6 <_svfprintf_r+0x1466>
  40aac0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40aac2:	eb03 040c 	add.w	r4, r3, ip
  40aac6:	4638      	mov	r0, r7
  40aac8:	2200      	movs	r2, #0
  40aaca:	2300      	movs	r3, #0
  40aacc:	4629      	mov	r1, r5
  40aace:	f8cd c01c 	str.w	ip, [sp, #28]
  40aad2:	f7fe f819 	bl	408b08 <__aeabi_dcmpeq>
  40aad6:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40aada:	2800      	cmp	r0, #0
  40aadc:	f040 8172 	bne.w	40adc4 <_svfprintf_r+0x1384>
  40aae0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40aae2:	429c      	cmp	r4, r3
  40aae4:	d906      	bls.n	40aaf4 <_svfprintf_r+0x10b4>
  40aae6:	2130      	movs	r1, #48	; 0x30
  40aae8:	1c5a      	adds	r2, r3, #1
  40aaea:	9221      	str	r2, [sp, #132]	; 0x84
  40aaec:	7019      	strb	r1, [r3, #0]
  40aaee:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40aaf0:	429c      	cmp	r4, r3
  40aaf2:	d8f9      	bhi.n	40aae8 <_svfprintf_r+0x10a8>
  40aaf4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40aaf6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40aafa:	eba3 0302 	sub.w	r3, r3, r2
  40aafe:	9312      	str	r3, [sp, #72]	; 0x48
  40ab00:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40ab02:	f040 8113 	bne.w	40ad2c <_svfprintf_r+0x12ec>
  40ab06:	459c      	cmp	ip, r3
  40ab08:	f2c0 8168 	blt.w	40addc <_svfprintf_r+0x139c>
  40ab0c:	1cd9      	adds	r1, r3, #3
  40ab0e:	f2c0 8165 	blt.w	40addc <_svfprintf_r+0x139c>
  40ab12:	2667      	movs	r6, #103	; 0x67
  40ab14:	9311      	str	r3, [sp, #68]	; 0x44
  40ab16:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40ab18:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40ab1a:	4293      	cmp	r3, r2
  40ab1c:	f300 81b6 	bgt.w	40ae8c <_svfprintf_r+0x144c>
  40ab20:	9b06      	ldr	r3, [sp, #24]
  40ab22:	07df      	lsls	r7, r3, #31
  40ab24:	f100 81c1 	bmi.w	40aeaa <_svfprintf_r+0x146a>
  40ab28:	4614      	mov	r4, r2
  40ab2a:	ea22 7ce2 	bic.w	ip, r2, r2, asr #31
  40ab2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ab30:	2b00      	cmp	r3, #0
  40ab32:	f040 80f0 	bne.w	40ad16 <_svfprintf_r+0x12d6>
  40ab36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40ab38:	f8cd c01c 	str.w	ip, [sp, #28]
  40ab3c:	9306      	str	r3, [sp, #24]
  40ab3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ab40:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40ab44:	9310      	str	r3, [sp, #64]	; 0x40
  40ab46:	f7ff b88e 	b.w	409c66 <_svfprintf_r+0x226>
  40ab4a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ab4c:	4649      	mov	r1, r9
  40ab4e:	aa23      	add	r2, sp, #140	; 0x8c
  40ab50:	f003 fc66 	bl	40e420 <__ssprint_r>
  40ab54:	2800      	cmp	r0, #0
  40ab56:	f47f a838 	bne.w	409bca <_svfprintf_r+0x18a>
  40ab5a:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40ab5e:	46c3      	mov	fp, r8
  40ab60:	f7ff bbd8 	b.w	40a314 <_svfprintf_r+0x8d4>
  40ab64:	3304      	adds	r3, #4
  40ab66:	6814      	ldr	r4, [r2, #0]
  40ab68:	2500      	movs	r5, #0
  40ab6a:	930c      	str	r3, [sp, #48]	; 0x30
  40ab6c:	f7ff ba9d 	b.w	40a0aa <_svfprintf_r+0x66a>
  40ab70:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ab72:	2140      	movs	r1, #64	; 0x40
  40ab74:	f7fe f918 	bl	408da8 <_malloc_r>
  40ab78:	f8c9 0000 	str.w	r0, [r9]
  40ab7c:	f8c9 0010 	str.w	r0, [r9, #16]
  40ab80:	2800      	cmp	r0, #0
  40ab82:	f000 81d4 	beq.w	40af2e <_svfprintf_r+0x14ee>
  40ab86:	2340      	movs	r3, #64	; 0x40
  40ab88:	f8c9 3014 	str.w	r3, [r9, #20]
  40ab8c:	f7fe bf70 	b.w	409a70 <_svfprintf_r+0x30>
  40ab90:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ab92:	4649      	mov	r1, r9
  40ab94:	aa23      	add	r2, sp, #140	; 0x8c
  40ab96:	f003 fc43 	bl	40e420 <__ssprint_r>
  40ab9a:	2800      	cmp	r0, #0
  40ab9c:	f47f a815 	bne.w	409bca <_svfprintf_r+0x18a>
  40aba0:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  40aba2:	46c3      	mov	fp, r8
  40aba4:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40aba8:	e6fa      	b.n	40a9a0 <_svfprintf_r+0xf60>
  40abaa:	f04f 0c06 	mov.w	ip, #6
  40abae:	9b06      	ldr	r3, [sp, #24]
  40abb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40abb4:	930e      	str	r3, [sp, #56]	; 0x38
  40abb6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40abb8:	2b00      	cmp	r3, #0
  40abba:	f2c0 8160 	blt.w	40ae7e <_svfprintf_r+0x143e>
  40abbe:	461d      	mov	r5, r3
  40abc0:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  40abc2:	2300      	movs	r3, #0
  40abc4:	930d      	str	r3, [sp, #52]	; 0x34
  40abc6:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40abca:	f000 80c4 	beq.w	40ad56 <_svfprintf_r+0x1316>
  40abce:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40abd2:	f47f af59 	bne.w	40aa88 <_svfprintf_r+0x1048>
  40abd6:	f10c 0401 	add.w	r4, ip, #1
  40abda:	f8cd c01c 	str.w	ip, [sp, #28]
  40abde:	f10d 0e74 	add.w	lr, sp, #116	; 0x74
  40abe2:	f10d 0c84 	add.w	ip, sp, #132	; 0x84
  40abe6:	a81e      	add	r0, sp, #120	; 0x78
  40abe8:	2102      	movs	r1, #2
  40abea:	f8cd c010 	str.w	ip, [sp, #16]
  40abee:	463a      	mov	r2, r7
  40abf0:	9003      	str	r0, [sp, #12]
  40abf2:	462b      	mov	r3, r5
  40abf4:	9401      	str	r4, [sp, #4]
  40abf6:	9100      	str	r1, [sp, #0]
  40abf8:	f8cd e008 	str.w	lr, [sp, #8]
  40abfc:	9809      	ldr	r0, [sp, #36]	; 0x24
  40abfe:	f001 f937 	bl	40be70 <_dtoa_r>
  40ac02:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40ac06:	900f      	str	r0, [sp, #60]	; 0x3c
  40ac08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40ac0a:	441c      	add	r4, r3
  40ac0c:	e75b      	b.n	40aac6 <_svfprintf_r+0x1086>
  40ac0e:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ac10:	4649      	mov	r1, r9
  40ac12:	aa23      	add	r2, sp, #140	; 0x8c
  40ac14:	f003 fc04 	bl	40e420 <__ssprint_r>
  40ac18:	2800      	cmp	r0, #0
  40ac1a:	f47e afd6 	bne.w	409bca <_svfprintf_r+0x18a>
  40ac1e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40ac20:	46c3      	mov	fp, r8
  40ac22:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ac24:	9812      	ldr	r0, [sp, #72]	; 0x48
  40ac26:	3301      	adds	r3, #1
  40ac28:	eb02 0c00 	add.w	ip, r2, r0
  40ac2c:	2b07      	cmp	r3, #7
  40ac2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ac30:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40ac34:	f8cb 2000 	str.w	r2, [fp]
  40ac38:	9324      	str	r3, [sp, #144]	; 0x90
  40ac3a:	f8cb 0004 	str.w	r0, [fp, #4]
  40ac3e:	f77f a8e8 	ble.w	409e12 <_svfprintf_r+0x3d2>
  40ac42:	e446      	b.n	40a4d2 <_svfprintf_r+0xa92>
  40ac44:	9510      	str	r5, [sp, #64]	; 0x40
  40ac46:	f7fe fdf9 	bl	40983c <strlen>
  40ac4a:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
  40ac4e:	970c      	str	r7, [sp, #48]	; 0x30
  40ac50:	4604      	mov	r4, r0
  40ac52:	9511      	str	r5, [sp, #68]	; 0x44
  40ac54:	9307      	str	r3, [sp, #28]
  40ac56:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40ac5a:	f7ff b804 	b.w	409c66 <_svfprintf_r+0x226>
  40ac5e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40ac60:	4fb7      	ldr	r7, [pc, #732]	; (40af40 <_svfprintf_r+0x1500>)
  40ac62:	f7ff b84b 	b.w	409cfc <_svfprintf_r+0x2bc>
  40ac66:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ac68:	4649      	mov	r1, r9
  40ac6a:	aa23      	add	r2, sp, #140	; 0x8c
  40ac6c:	f003 fbd8 	bl	40e420 <__ssprint_r>
  40ac70:	2800      	cmp	r0, #0
  40ac72:	f47e afaa 	bne.w	409bca <_svfprintf_r+0x18a>
  40ac76:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40ac7a:	46c3      	mov	fp, r8
  40ac7c:	e4a2      	b.n	40a5c4 <_svfprintf_r+0xb84>
  40ac7e:	3301      	adds	r3, #1
  40ac80:	4422      	add	r2, r4
  40ac82:	f8cb 5000 	str.w	r5, [fp]
  40ac86:	2b07      	cmp	r3, #7
  40ac88:	9225      	str	r2, [sp, #148]	; 0x94
  40ac8a:	9324      	str	r3, [sp, #144]	; 0x90
  40ac8c:	f8cb 4004 	str.w	r4, [fp, #4]
  40ac90:	dcbd      	bgt.n	40ac0e <_svfprintf_r+0x11ce>
  40ac92:	f10b 0b08 	add.w	fp, fp, #8
  40ac96:	e7c5      	b.n	40ac24 <_svfprintf_r+0x11e4>
  40ac98:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ac9a:	4649      	mov	r1, r9
  40ac9c:	aa23      	add	r2, sp, #140	; 0x8c
  40ac9e:	f003 fbbf 	bl	40e420 <__ssprint_r>
  40aca2:	2800      	cmp	r0, #0
  40aca4:	f47e af91 	bne.w	409bca <_svfprintf_r+0x18a>
  40aca8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40acaa:	46c3      	mov	fp, r8
  40acac:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40acae:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40acb2:	1ad3      	subs	r3, r2, r3
  40acb4:	e552      	b.n	40a75c <_svfprintf_r+0xd1c>
  40acb6:	9809      	ldr	r0, [sp, #36]	; 0x24
  40acb8:	4649      	mov	r1, r9
  40acba:	aa23      	add	r2, sp, #140	; 0x8c
  40acbc:	f003 fbb0 	bl	40e420 <__ssprint_r>
  40acc0:	2800      	cmp	r0, #0
  40acc2:	f47e af82 	bne.w	409bca <_svfprintf_r+0x18a>
  40acc6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40acc8:	46c3      	mov	fp, r8
  40acca:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40acce:	e52d      	b.n	40a72c <_svfprintf_r+0xcec>
  40acd0:	9809      	ldr	r0, [sp, #36]	; 0x24
  40acd2:	4649      	mov	r1, r9
  40acd4:	aa23      	add	r2, sp, #140	; 0x8c
  40acd6:	f003 fba3 	bl	40e420 <__ssprint_r>
  40acda:	2800      	cmp	r0, #0
  40acdc:	f47e af75 	bne.w	409bca <_svfprintf_r+0x18a>
  40ace0:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40ace4:	46c3      	mov	fp, r8
  40ace6:	e516      	b.n	40a716 <_svfprintf_r+0xcd6>
  40ace8:	2c06      	cmp	r4, #6
  40acea:	970c      	str	r7, [sp, #48]	; 0x30
  40acec:	9310      	str	r3, [sp, #64]	; 0x40
  40acee:	461f      	mov	r7, r3
  40acf0:	bf28      	it	cs
  40acf2:	2406      	movcs	r4, #6
  40acf4:	9711      	str	r7, [sp, #68]	; 0x44
  40acf6:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40acfa:	9307      	str	r3, [sp, #28]
  40acfc:	4b91      	ldr	r3, [pc, #580]	; (40af44 <_svfprintf_r+0x1504>)
  40acfe:	930f      	str	r3, [sp, #60]	; 0x3c
  40ad00:	f7fe bfb1 	b.w	409c66 <_svfprintf_r+0x226>
  40ad04:	4f8e      	ldr	r7, [pc, #568]	; (40af40 <_svfprintf_r+0x1500>)
  40ad06:	f7ff b8b5 	b.w	409e74 <_svfprintf_r+0x434>
  40ad0a:	232d      	movs	r3, #45	; 0x2d
  40ad0c:	461f      	mov	r7, r3
  40ad0e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40ad12:	f7ff ba7a 	b.w	40a20a <_svfprintf_r+0x7ca>
  40ad16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40ad18:	272d      	movs	r7, #45	; 0x2d
  40ad1a:	f8cd c01c 	str.w	ip, [sp, #28]
  40ad1e:	9306      	str	r3, [sp, #24]
  40ad20:	2300      	movs	r3, #0
  40ad22:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40ad26:	9310      	str	r3, [sp, #64]	; 0x40
  40ad28:	f7fe bf9e 	b.w	409c68 <_svfprintf_r+0x228>
  40ad2c:	2e65      	cmp	r6, #101	; 0x65
  40ad2e:	dd56      	ble.n	40adde <_svfprintf_r+0x139e>
  40ad30:	2e66      	cmp	r6, #102	; 0x66
  40ad32:	9311      	str	r3, [sp, #68]	; 0x44
  40ad34:	f47f aeef 	bne.w	40ab16 <_svfprintf_r+0x10d6>
  40ad38:	2b00      	cmp	r3, #0
  40ad3a:	f340 80d6 	ble.w	40aeea <_svfprintf_r+0x14aa>
  40ad3e:	f1bc 0f00 	cmp.w	ip, #0
  40ad42:	f040 80c1 	bne.w	40aec8 <_svfprintf_r+0x1488>
  40ad46:	9b06      	ldr	r3, [sp, #24]
  40ad48:	07da      	lsls	r2, r3, #31
  40ad4a:	f100 80bd 	bmi.w	40aec8 <_svfprintf_r+0x1488>
  40ad4e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40ad50:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40ad54:	e6eb      	b.n	40ab2e <_svfprintf_r+0x10ee>
  40ad56:	2003      	movs	r0, #3
  40ad58:	a91d      	add	r1, sp, #116	; 0x74
  40ad5a:	463a      	mov	r2, r7
  40ad5c:	f8cd c004 	str.w	ip, [sp, #4]
  40ad60:	9000      	str	r0, [sp, #0]
  40ad62:	a81e      	add	r0, sp, #120	; 0x78
  40ad64:	9102      	str	r1, [sp, #8]
  40ad66:	a921      	add	r1, sp, #132	; 0x84
  40ad68:	462b      	mov	r3, r5
  40ad6a:	9003      	str	r0, [sp, #12]
  40ad6c:	9104      	str	r1, [sp, #16]
  40ad6e:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ad70:	f8cd c01c 	str.w	ip, [sp, #28]
  40ad74:	f001 f87c 	bl	40be70 <_dtoa_r>
  40ad78:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40ad7c:	4602      	mov	r2, r0
  40ad7e:	7803      	ldrb	r3, [r0, #0]
  40ad80:	4462      	add	r2, ip
  40ad82:	900f      	str	r0, [sp, #60]	; 0x3c
  40ad84:	2b30      	cmp	r3, #48	; 0x30
  40ad86:	9207      	str	r2, [sp, #28]
  40ad88:	f040 808b 	bne.w	40aea2 <_svfprintf_r+0x1462>
  40ad8c:	4638      	mov	r0, r7
  40ad8e:	2200      	movs	r2, #0
  40ad90:	2300      	movs	r3, #0
  40ad92:	4629      	mov	r1, r5
  40ad94:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40ad98:	f04f 0401 	mov.w	r4, #1
  40ad9c:	f7fd feb4 	bl	408b08 <__aeabi_dcmpeq>
  40ada0:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40ada4:	b108      	cbz	r0, 40adaa <_svfprintf_r+0x136a>
  40ada6:	f04f 0400 	mov.w	r4, #0
  40adaa:	f014 0fff 	tst.w	r4, #255	; 0xff
  40adae:	d078      	beq.n	40aea2 <_svfprintf_r+0x1462>
  40adb0:	f1cc 0401 	rsb	r4, ip, #1
  40adb4:	941d      	str	r4, [sp, #116]	; 0x74
  40adb6:	9b07      	ldr	r3, [sp, #28]
  40adb8:	4423      	add	r3, r4
  40adba:	461c      	mov	r4, r3
  40adbc:	e683      	b.n	40aac6 <_svfprintf_r+0x1086>
  40adbe:	4d62      	ldr	r5, [pc, #392]	; (40af48 <_svfprintf_r+0x1508>)
  40adc0:	f7ff bb2a 	b.w	40a418 <_svfprintf_r+0x9d8>
  40adc4:	4623      	mov	r3, r4
  40adc6:	e695      	b.n	40aaf4 <_svfprintf_r+0x10b4>
  40adc8:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40adcc:	970c      	str	r7, [sp, #48]	; 0x30
  40adce:	9010      	str	r0, [sp, #64]	; 0x40
  40add0:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40add4:	9307      	str	r3, [sp, #28]
  40add6:	9011      	str	r0, [sp, #68]	; 0x44
  40add8:	f7fe bf45 	b.w	409c66 <_svfprintf_r+0x226>
  40addc:	3e02      	subs	r6, #2
  40adde:	3b01      	subs	r3, #1
  40ade0:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  40ade4:	2b00      	cmp	r3, #0
  40ade6:	931d      	str	r3, [sp, #116]	; 0x74
  40ade8:	db75      	blt.n	40aed6 <_svfprintf_r+0x1496>
  40adea:	222b      	movs	r2, #43	; 0x2b
  40adec:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40adf0:	2b09      	cmp	r3, #9
  40adf2:	dd61      	ble.n	40aeb8 <_svfprintf_r+0x1478>
  40adf4:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  40adf8:	4601      	mov	r1, r0
  40adfa:	4a54      	ldr	r2, [pc, #336]	; (40af4c <_svfprintf_r+0x150c>)
  40adfc:	fb82 2403 	smull	r2, r4, r2, r3
  40ae00:	17da      	asrs	r2, r3, #31
  40ae02:	ebc2 04a4 	rsb	r4, r2, r4, asr #2
  40ae06:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  40ae0a:	2c09      	cmp	r4, #9
  40ae0c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40ae10:	4623      	mov	r3, r4
  40ae12:	f102 0230 	add.w	r2, r2, #48	; 0x30
  40ae16:	f801 2d01 	strb.w	r2, [r1, #-1]!
  40ae1a:	dcee      	bgt.n	40adfa <_svfprintf_r+0x13ba>
  40ae1c:	3330      	adds	r3, #48	; 0x30
  40ae1e:	460a      	mov	r2, r1
  40ae20:	b2db      	uxtb	r3, r3
  40ae22:	f802 3d01 	strb.w	r3, [r2, #-1]!
  40ae26:	4290      	cmp	r0, r2
  40ae28:	d97e      	bls.n	40af28 <_svfprintf_r+0x14e8>
  40ae2a:	460a      	mov	r2, r1
  40ae2c:	f10d 047e 	add.w	r4, sp, #126	; 0x7e
  40ae30:	e001      	b.n	40ae36 <_svfprintf_r+0x13f6>
  40ae32:	f812 3b01 	ldrb.w	r3, [r2], #1
  40ae36:	4282      	cmp	r2, r0
  40ae38:	f804 3b01 	strb.w	r3, [r4], #1
  40ae3c:	d1f9      	bne.n	40ae32 <_svfprintf_r+0x13f2>
  40ae3e:	ab23      	add	r3, sp, #140	; 0x8c
  40ae40:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40ae44:	1a5b      	subs	r3, r3, r1
  40ae46:	4413      	add	r3, r2
  40ae48:	aa1f      	add	r2, sp, #124	; 0x7c
  40ae4a:	1a9b      	subs	r3, r3, r2
  40ae4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40ae4e:	2a01      	cmp	r2, #1
  40ae50:	9319      	str	r3, [sp, #100]	; 0x64
  40ae52:	eb02 0403 	add.w	r4, r2, r3
  40ae56:	dd43      	ble.n	40aee0 <_svfprintf_r+0x14a0>
  40ae58:	3401      	adds	r4, #1
  40ae5a:	2300      	movs	r3, #0
  40ae5c:	9311      	str	r3, [sp, #68]	; 0x44
  40ae5e:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40ae62:	e664      	b.n	40ab2e <_svfprintf_r+0x10ee>
  40ae64:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ae66:	4649      	mov	r1, r9
  40ae68:	aa23      	add	r2, sp, #140	; 0x8c
  40ae6a:	f003 fad9 	bl	40e420 <__ssprint_r>
  40ae6e:	2800      	cmp	r0, #0
  40ae70:	f47e aeab 	bne.w	409bca <_svfprintf_r+0x18a>
  40ae74:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  40ae76:	46c3      	mov	fp, r8
  40ae78:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40ae7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ae7c:	e5a8      	b.n	40a9d0 <_svfprintf_r+0xf90>
  40ae7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40ae80:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  40ae82:	f103 4500 	add.w	r5, r3, #2147483648	; 0x80000000
  40ae86:	232d      	movs	r3, #45	; 0x2d
  40ae88:	930d      	str	r3, [sp, #52]	; 0x34
  40ae8a:	e69c      	b.n	40abc6 <_svfprintf_r+0x1186>
  40ae8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40ae8e:	2b00      	cmp	r3, #0
  40ae90:	dd35      	ble.n	40aefe <_svfprintf_r+0x14be>
  40ae92:	2401      	movs	r4, #1
  40ae94:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40ae96:	441c      	add	r4, r3
  40ae98:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40ae9c:	e647      	b.n	40ab2e <_svfprintf_r+0x10ee>
  40ae9e:	4d2a      	ldr	r5, [pc, #168]	; (40af48 <_svfprintf_r+0x1508>)
  40aea0:	e413      	b.n	40a6ca <_svfprintf_r+0xc8a>
  40aea2:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  40aea4:	e787      	b.n	40adb6 <_svfprintf_r+0x1376>
  40aea6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40aea8:	e624      	b.n	40aaf4 <_svfprintf_r+0x10b4>
  40aeaa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40aeac:	1c5c      	adds	r4, r3, #1
  40aeae:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40aeb2:	e63c      	b.n	40ab2e <_svfprintf_r+0x10ee>
  40aeb4:	4d24      	ldr	r5, [pc, #144]	; (40af48 <_svfprintf_r+0x1508>)
  40aeb6:	e420      	b.n	40a6fa <_svfprintf_r+0xcba>
  40aeb8:	3330      	adds	r3, #48	; 0x30
  40aeba:	2230      	movs	r2, #48	; 0x30
  40aebc:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  40aec0:	ab20      	add	r3, sp, #128	; 0x80
  40aec2:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  40aec6:	e7bf      	b.n	40ae48 <_svfprintf_r+0x1408>
  40aec8:	f10c 0401 	add.w	r4, ip, #1
  40aecc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40aece:	441c      	add	r4, r3
  40aed0:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40aed4:	e62b      	b.n	40ab2e <_svfprintf_r+0x10ee>
  40aed6:	222d      	movs	r2, #45	; 0x2d
  40aed8:	425b      	negs	r3, r3
  40aeda:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40aede:	e787      	b.n	40adf0 <_svfprintf_r+0x13b0>
  40aee0:	9b06      	ldr	r3, [sp, #24]
  40aee2:	f013 0301 	ands.w	r3, r3, #1
  40aee6:	d0b9      	beq.n	40ae5c <_svfprintf_r+0x141c>
  40aee8:	e7b6      	b.n	40ae58 <_svfprintf_r+0x1418>
  40aeea:	f1bc 0f00 	cmp.w	ip, #0
  40aeee:	d109      	bne.n	40af04 <_svfprintf_r+0x14c4>
  40aef0:	9b06      	ldr	r3, [sp, #24]
  40aef2:	07db      	lsls	r3, r3, #31
  40aef4:	d406      	bmi.n	40af04 <_svfprintf_r+0x14c4>
  40aef6:	f04f 0c01 	mov.w	ip, #1
  40aefa:	4664      	mov	r4, ip
  40aefc:	e617      	b.n	40ab2e <_svfprintf_r+0x10ee>
  40aefe:	f1c3 0402 	rsb	r4, r3, #2
  40af02:	e7c7      	b.n	40ae94 <_svfprintf_r+0x1454>
  40af04:	f10c 0402 	add.w	r4, ip, #2
  40af08:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40af0c:	e60f      	b.n	40ab2e <_svfprintf_r+0x10ee>
  40af0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40af10:	785e      	ldrb	r6, [r3, #1]
  40af12:	4628      	mov	r0, r5
  40af14:	682c      	ldr	r4, [r5, #0]
  40af16:	3004      	adds	r0, #4
  40af18:	2c00      	cmp	r4, #0
  40af1a:	900c      	str	r0, [sp, #48]	; 0x30
  40af1c:	f6be ade5 	bge.w	409aea <_svfprintf_r+0xaa>
  40af20:	f04f 34ff 	mov.w	r4, #4294967295
  40af24:	f7fe bde1 	b.w	409aea <_svfprintf_r+0xaa>
  40af28:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  40af2c:	e78c      	b.n	40ae48 <_svfprintf_r+0x1408>
  40af2e:	230c      	movs	r3, #12
  40af30:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40af32:	f04f 30ff 	mov.w	r0, #4294967295
  40af36:	6013      	str	r3, [r2, #0]
  40af38:	f7fe be50 	b.w	409bdc <_svfprintf_r+0x19c>
  40af3c:	4664      	mov	r4, ip
  40af3e:	e663      	b.n	40ac08 <_svfprintf_r+0x11c8>
  40af40:	0040fae8 	.word	0x0040fae8
  40af44:	0040fb30 	.word	0x0040fb30
  40af48:	0040fad8 	.word	0x0040fad8
  40af4c:	66666667 	.word	0x66666667

0040af50 <__sprint_r.part.0>:
  40af50:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40af52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40af56:	049c      	lsls	r4, r3, #18
  40af58:	460f      	mov	r7, r1
  40af5a:	4692      	mov	sl, r2
  40af5c:	d52a      	bpl.n	40afb4 <__sprint_r.part.0+0x64>
  40af5e:	6893      	ldr	r3, [r2, #8]
  40af60:	6812      	ldr	r2, [r2, #0]
  40af62:	b32b      	cbz	r3, 40afb0 <__sprint_r.part.0+0x60>
  40af64:	4680      	mov	r8, r0
  40af66:	f102 0908 	add.w	r9, r2, #8
  40af6a:	e919 0060 	ldmdb	r9, {r5, r6}
  40af6e:	08b6      	lsrs	r6, r6, #2
  40af70:	d016      	beq.n	40afa0 <__sprint_r.part.0+0x50>
  40af72:	3d04      	subs	r5, #4
  40af74:	2400      	movs	r4, #0
  40af76:	e001      	b.n	40af7c <__sprint_r.part.0+0x2c>
  40af78:	42a6      	cmp	r6, r4
  40af7a:	d00f      	beq.n	40af9c <__sprint_r.part.0+0x4c>
  40af7c:	4640      	mov	r0, r8
  40af7e:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40af82:	463a      	mov	r2, r7
  40af84:	3401      	adds	r4, #1
  40af86:	f002 f89d 	bl	40d0c4 <_fputwc_r>
  40af8a:	1c43      	adds	r3, r0, #1
  40af8c:	d1f4      	bne.n	40af78 <__sprint_r.part.0+0x28>
  40af8e:	2300      	movs	r3, #0
  40af90:	f8ca 3008 	str.w	r3, [sl, #8]
  40af94:	f8ca 3004 	str.w	r3, [sl, #4]
  40af98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40af9c:	f8da 3008 	ldr.w	r3, [sl, #8]
  40afa0:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40afa4:	f109 0908 	add.w	r9, r9, #8
  40afa8:	f8ca 3008 	str.w	r3, [sl, #8]
  40afac:	2b00      	cmp	r3, #0
  40afae:	d1dc      	bne.n	40af6a <__sprint_r.part.0+0x1a>
  40afb0:	2000      	movs	r0, #0
  40afb2:	e7ec      	b.n	40af8e <__sprint_r.part.0+0x3e>
  40afb4:	f002 f9be 	bl	40d334 <__sfvwrite_r>
  40afb8:	2300      	movs	r3, #0
  40afba:	f8ca 3008 	str.w	r3, [sl, #8]
  40afbe:	f8ca 3004 	str.w	r3, [sl, #4]
  40afc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40afc6:	bf00      	nop

0040afc8 <_vfiprintf_r>:
  40afc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40afcc:	461c      	mov	r4, r3
  40afce:	b0ad      	sub	sp, #180	; 0xb4
  40afd0:	4692      	mov	sl, r2
  40afd2:	9101      	str	r1, [sp, #4]
  40afd4:	9002      	str	r0, [sp, #8]
  40afd6:	9406      	str	r4, [sp, #24]
  40afd8:	b118      	cbz	r0, 40afe2 <_vfiprintf_r+0x1a>
  40afda:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40afdc:	2b00      	cmp	r3, #0
  40afde:	f000 80de 	beq.w	40b19e <_vfiprintf_r+0x1d6>
  40afe2:	9b01      	ldr	r3, [sp, #4]
  40afe4:	8999      	ldrh	r1, [r3, #12]
  40afe6:	b28a      	uxth	r2, r1
  40afe8:	0490      	lsls	r0, r2, #18
  40afea:	d408      	bmi.n	40affe <_vfiprintf_r+0x36>
  40afec:	461d      	mov	r5, r3
  40afee:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
  40aff2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  40aff4:	b28a      	uxth	r2, r1
  40aff6:	81a9      	strh	r1, [r5, #12]
  40aff8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40affc:	666b      	str	r3, [r5, #100]	; 0x64
  40affe:	0711      	lsls	r1, r2, #28
  40b000:	f140 80ad 	bpl.w	40b15e <_vfiprintf_r+0x196>
  40b004:	9b01      	ldr	r3, [sp, #4]
  40b006:	691b      	ldr	r3, [r3, #16]
  40b008:	2b00      	cmp	r3, #0
  40b00a:	f000 80a8 	beq.w	40b15e <_vfiprintf_r+0x196>
  40b00e:	f002 021a 	and.w	r2, r2, #26
  40b012:	2a0a      	cmp	r2, #10
  40b014:	f000 80af 	beq.w	40b176 <_vfiprintf_r+0x1ae>
  40b018:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
  40b01c:	2300      	movs	r3, #0
  40b01e:	465c      	mov	r4, fp
  40b020:	930a      	str	r3, [sp, #40]	; 0x28
  40b022:	9311      	str	r3, [sp, #68]	; 0x44
  40b024:	9303      	str	r3, [sp, #12]
  40b026:	9310      	str	r3, [sp, #64]	; 0x40
  40b028:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  40b02c:	f89a 3000 	ldrb.w	r3, [sl]
  40b030:	4655      	mov	r5, sl
  40b032:	2b25      	cmp	r3, #37	; 0x25
  40b034:	d01c      	beq.n	40b070 <_vfiprintf_r+0xa8>
  40b036:	b90b      	cbnz	r3, 40b03c <_vfiprintf_r+0x74>
  40b038:	e01a      	b.n	40b070 <_vfiprintf_r+0xa8>
  40b03a:	b11b      	cbz	r3, 40b044 <_vfiprintf_r+0x7c>
  40b03c:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  40b040:	2b25      	cmp	r3, #37	; 0x25
  40b042:	d1fa      	bne.n	40b03a <_vfiprintf_r+0x72>
  40b044:	ebb5 060a 	subs.w	r6, r5, sl
  40b048:	d012      	beq.n	40b070 <_vfiprintf_r+0xa8>
  40b04a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40b04c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40b04e:	3301      	adds	r3, #1
  40b050:	f8c4 a000 	str.w	sl, [r4]
  40b054:	4432      	add	r2, r6
  40b056:	6066      	str	r6, [r4, #4]
  40b058:	2b07      	cmp	r3, #7
  40b05a:	9310      	str	r3, [sp, #64]	; 0x40
  40b05c:	9211      	str	r2, [sp, #68]	; 0x44
  40b05e:	dd79      	ble.n	40b154 <_vfiprintf_r+0x18c>
  40b060:	2a00      	cmp	r2, #0
  40b062:	f040 84a5 	bne.w	40b9b0 <_vfiprintf_r+0x9e8>
  40b066:	9b03      	ldr	r3, [sp, #12]
  40b068:	465c      	mov	r4, fp
  40b06a:	9210      	str	r2, [sp, #64]	; 0x40
  40b06c:	4433      	add	r3, r6
  40b06e:	9303      	str	r3, [sp, #12]
  40b070:	782b      	ldrb	r3, [r5, #0]
  40b072:	2b00      	cmp	r3, #0
  40b074:	f000 833a 	beq.w	40b6ec <_vfiprintf_r+0x724>
  40b078:	2100      	movs	r1, #0
  40b07a:	f04f 0300 	mov.w	r3, #0
  40b07e:	f04f 38ff 	mov.w	r8, #4294967295
  40b082:	1c68      	adds	r0, r5, #1
  40b084:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40b088:	4689      	mov	r9, r1
  40b08a:	786b      	ldrb	r3, [r5, #1]
  40b08c:	4646      	mov	r6, r8
  40b08e:	460d      	mov	r5, r1
  40b090:	f100 0a01 	add.w	sl, r0, #1
  40b094:	f1a3 0220 	sub.w	r2, r3, #32
  40b098:	2a58      	cmp	r2, #88	; 0x58
  40b09a:	f200 8301 	bhi.w	40b6a0 <_vfiprintf_r+0x6d8>
  40b09e:	e8df f012 	tbh	[pc, r2, lsl #1]
  40b0a2:	0247      	.short	0x0247
  40b0a4:	02ff02ff 	.word	0x02ff02ff
  40b0a8:	02ff0255 	.word	0x02ff0255
  40b0ac:	02ff02ff 	.word	0x02ff02ff
  40b0b0:	02ff02ff 	.word	0x02ff02ff
  40b0b4:	025b02ff 	.word	0x025b02ff
  40b0b8:	02ff0268 	.word	0x02ff0268
  40b0bc:	01ba0181 	.word	0x01ba0181
  40b0c0:	028702ff 	.word	0x028702ff
  40b0c4:	028d028d 	.word	0x028d028d
  40b0c8:	028d028d 	.word	0x028d028d
  40b0cc:	028d028d 	.word	0x028d028d
  40b0d0:	028d028d 	.word	0x028d028d
  40b0d4:	02ff028d 	.word	0x02ff028d
  40b0d8:	02ff02ff 	.word	0x02ff02ff
  40b0dc:	02ff02ff 	.word	0x02ff02ff
  40b0e0:	02ff02ff 	.word	0x02ff02ff
  40b0e4:	02ff02ff 	.word	0x02ff02ff
  40b0e8:	029b02ff 	.word	0x029b02ff
  40b0ec:	02ff02ff 	.word	0x02ff02ff
  40b0f0:	02ff02ff 	.word	0x02ff02ff
  40b0f4:	02ff02ff 	.word	0x02ff02ff
  40b0f8:	02ff02ff 	.word	0x02ff02ff
  40b0fc:	02ff02ff 	.word	0x02ff02ff
  40b100:	02ff02b6 	.word	0x02ff02b6
  40b104:	02ff02ff 	.word	0x02ff02ff
  40b108:	02ff02ff 	.word	0x02ff02ff
  40b10c:	02ff02ce 	.word	0x02ff02ce
  40b110:	02e602ff 	.word	0x02e602ff
  40b114:	02ff02ff 	.word	0x02ff02ff
  40b118:	02ff02ff 	.word	0x02ff02ff
  40b11c:	02ff02ff 	.word	0x02ff02ff
  40b120:	02ff02ff 	.word	0x02ff02ff
  40b124:	02ff02ff 	.word	0x02ff02ff
  40b128:	022b0219 	.word	0x022b0219
  40b12c:	02ff02ff 	.word	0x02ff02ff
  40b130:	021302ff 	.word	0x021302ff
  40b134:	02ff022b 	.word	0x02ff022b
  40b138:	01f902ff 	.word	0x01f902ff
  40b13c:	020202ff 	.word	0x020202ff
  40b140:	026d0187 	.word	0x026d0187
  40b144:	02ff0281 	.word	0x02ff0281
  40b148:	02ff0198 	.word	0x02ff0198
  40b14c:	02ff0081 	.word	0x02ff0081
  40b150:	01d502ff 	.word	0x01d502ff
  40b154:	3408      	adds	r4, #8
  40b156:	9b03      	ldr	r3, [sp, #12]
  40b158:	4433      	add	r3, r6
  40b15a:	9303      	str	r3, [sp, #12]
  40b15c:	e788      	b.n	40b070 <_vfiprintf_r+0xa8>
  40b15e:	9802      	ldr	r0, [sp, #8]
  40b160:	9901      	ldr	r1, [sp, #4]
  40b162:	f000 fd6b 	bl	40bc3c <__swsetup_r>
  40b166:	b9a8      	cbnz	r0, 40b194 <_vfiprintf_r+0x1cc>
  40b168:	9b01      	ldr	r3, [sp, #4]
  40b16a:	899a      	ldrh	r2, [r3, #12]
  40b16c:	f002 021a 	and.w	r2, r2, #26
  40b170:	2a0a      	cmp	r2, #10
  40b172:	f47f af51 	bne.w	40b018 <_vfiprintf_r+0x50>
  40b176:	9b01      	ldr	r3, [sp, #4]
  40b178:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  40b17c:	2b00      	cmp	r3, #0
  40b17e:	f6ff af4b 	blt.w	40b018 <_vfiprintf_r+0x50>
  40b182:	9901      	ldr	r1, [sp, #4]
  40b184:	4652      	mov	r2, sl
  40b186:	4623      	mov	r3, r4
  40b188:	9802      	ldr	r0, [sp, #8]
  40b18a:	f000 fd17 	bl	40bbbc <__sbprintf>
  40b18e:	b02d      	add	sp, #180	; 0xb4
  40b190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b194:	f04f 30ff 	mov.w	r0, #4294967295
  40b198:	b02d      	add	sp, #180	; 0xb4
  40b19a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b19e:	f001 ff19 	bl	40cfd4 <__sinit>
  40b1a2:	e71e      	b.n	40afe2 <_vfiprintf_r+0x1a>
  40b1a4:	f019 0f20 	tst.w	r9, #32
  40b1a8:	9505      	str	r5, [sp, #20]
  40b1aa:	46b0      	mov	r8, r6
  40b1ac:	9a06      	ldr	r2, [sp, #24]
  40b1ae:	f000 824f 	beq.w	40b650 <_vfiprintf_r+0x688>
  40b1b2:	3207      	adds	r2, #7
  40b1b4:	2301      	movs	r3, #1
  40b1b6:	f022 0207 	bic.w	r2, r2, #7
  40b1ba:	f102 0108 	add.w	r1, r2, #8
  40b1be:	e9d2 6700 	ldrd	r6, r7, [r2]
  40b1c2:	9106      	str	r1, [sp, #24]
  40b1c4:	f04f 0200 	mov.w	r2, #0
  40b1c8:	2500      	movs	r5, #0
  40b1ca:	f8cd 8010 	str.w	r8, [sp, #16]
  40b1ce:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40b1d2:	f1b8 0f00 	cmp.w	r8, #0
  40b1d6:	db01      	blt.n	40b1dc <_vfiprintf_r+0x214>
  40b1d8:	f029 0980 	bic.w	r9, r9, #128	; 0x80
  40b1dc:	f1b8 0f00 	cmp.w	r8, #0
  40b1e0:	f040 8294 	bne.w	40b70c <_vfiprintf_r+0x744>
  40b1e4:	ea56 0207 	orrs.w	r2, r6, r7
  40b1e8:	bf14      	ite	ne
  40b1ea:	2201      	movne	r2, #1
  40b1ec:	2200      	moveq	r2, #0
  40b1ee:	2a00      	cmp	r2, #0
  40b1f0:	f040 828c 	bne.w	40b70c <_vfiprintf_r+0x744>
  40b1f4:	2b00      	cmp	r3, #0
  40b1f6:	f040 8372 	bne.w	40b8de <_vfiprintf_r+0x916>
  40b1fa:	f019 0f01 	tst.w	r9, #1
  40b1fe:	f000 83a3 	beq.w	40b948 <_vfiprintf_r+0x980>
  40b202:	ab2c      	add	r3, sp, #176	; 0xb0
  40b204:	2230      	movs	r2, #48	; 0x30
  40b206:	f803 2d41 	strb.w	r2, [r3, #-65]!
  40b20a:	ebc3 080b 	rsb	r8, r3, fp
  40b20e:	9308      	str	r3, [sp, #32]
  40b210:	9b04      	ldr	r3, [sp, #16]
  40b212:	4543      	cmp	r3, r8
  40b214:	bfb8      	it	lt
  40b216:	4643      	movlt	r3, r8
  40b218:	461f      	mov	r7, r3
  40b21a:	b105      	cbz	r5, 40b21e <_vfiprintf_r+0x256>
  40b21c:	3701      	adds	r7, #1
  40b21e:	f019 0c02 	ands.w	ip, r9, #2
  40b222:	d000      	beq.n	40b226 <_vfiprintf_r+0x25e>
  40b224:	3702      	adds	r7, #2
  40b226:	f019 0384 	ands.w	r3, r9, #132	; 0x84
  40b22a:	9307      	str	r3, [sp, #28]
  40b22c:	f040 8247 	bne.w	40b6be <_vfiprintf_r+0x6f6>
  40b230:	9b05      	ldr	r3, [sp, #20]
  40b232:	1bdd      	subs	r5, r3, r7
  40b234:	2d00      	cmp	r5, #0
  40b236:	f340 8242 	ble.w	40b6be <_vfiprintf_r+0x6f6>
  40b23a:	2d10      	cmp	r5, #16
  40b23c:	f340 848b 	ble.w	40bb56 <_vfiprintf_r+0xb8e>
  40b240:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
  40b244:	2310      	movs	r3, #16
  40b246:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40b248:	4ebd      	ldr	r6, [pc, #756]	; (40b540 <_vfiprintf_r+0x578>)
  40b24a:	4671      	mov	r1, lr
  40b24c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40b250:	e006      	b.n	40b260 <_vfiprintf_r+0x298>
  40b252:	4611      	mov	r1, r2
  40b254:	f04f 0e01 	mov.w	lr, #1
  40b258:	465c      	mov	r4, fp
  40b25a:	3d10      	subs	r5, #16
  40b25c:	2d10      	cmp	r5, #16
  40b25e:	dd20      	ble.n	40b2a2 <_vfiprintf_r+0x2da>
  40b260:	1c48      	adds	r0, r1, #1
  40b262:	3210      	adds	r2, #16
  40b264:	6026      	str	r6, [r4, #0]
  40b266:	f101 0e02 	add.w	lr, r1, #2
  40b26a:	2807      	cmp	r0, #7
  40b26c:	6063      	str	r3, [r4, #4]
  40b26e:	9211      	str	r2, [sp, #68]	; 0x44
  40b270:	4601      	mov	r1, r0
  40b272:	f104 0408 	add.w	r4, r4, #8
  40b276:	9010      	str	r0, [sp, #64]	; 0x40
  40b278:	ddef      	ble.n	40b25a <_vfiprintf_r+0x292>
  40b27a:	2a00      	cmp	r2, #0
  40b27c:	d0e9      	beq.n	40b252 <_vfiprintf_r+0x28a>
  40b27e:	9802      	ldr	r0, [sp, #8]
  40b280:	aa0f      	add	r2, sp, #60	; 0x3c
  40b282:	9901      	ldr	r1, [sp, #4]
  40b284:	465c      	mov	r4, fp
  40b286:	9309      	str	r3, [sp, #36]	; 0x24
  40b288:	f7ff fe62 	bl	40af50 <__sprint_r.part.0>
  40b28c:	2800      	cmp	r0, #0
  40b28e:	f040 8234 	bne.w	40b6fa <_vfiprintf_r+0x732>
  40b292:	3d10      	subs	r5, #16
  40b294:	9910      	ldr	r1, [sp, #64]	; 0x40
  40b296:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40b298:	2d10      	cmp	r5, #16
  40b29a:	f101 0e01 	add.w	lr, r1, #1
  40b29e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40b2a0:	dcde      	bgt.n	40b260 <_vfiprintf_r+0x298>
  40b2a2:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  40b2a6:	4671      	mov	r1, lr
  40b2a8:	442a      	add	r2, r5
  40b2aa:	2907      	cmp	r1, #7
  40b2ac:	6026      	str	r6, [r4, #0]
  40b2ae:	6065      	str	r5, [r4, #4]
  40b2b0:	9211      	str	r2, [sp, #68]	; 0x44
  40b2b2:	9110      	str	r1, [sp, #64]	; 0x40
  40b2b4:	f300 8330 	bgt.w	40b918 <_vfiprintf_r+0x950>
  40b2b8:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  40b2bc:	3408      	adds	r4, #8
  40b2be:	1c48      	adds	r0, r1, #1
  40b2c0:	2b00      	cmp	r3, #0
  40b2c2:	f040 8204 	bne.w	40b6ce <_vfiprintf_r+0x706>
  40b2c6:	f1bc 0f00 	cmp.w	ip, #0
  40b2ca:	d00c      	beq.n	40b2e6 <_vfiprintf_r+0x31e>
  40b2cc:	3202      	adds	r2, #2
  40b2ce:	a90e      	add	r1, sp, #56	; 0x38
  40b2d0:	2302      	movs	r3, #2
  40b2d2:	2807      	cmp	r0, #7
  40b2d4:	9010      	str	r0, [sp, #64]	; 0x40
  40b2d6:	9211      	str	r2, [sp, #68]	; 0x44
  40b2d8:	e884 000a 	stmia.w	r4, {r1, r3}
  40b2dc:	f300 82f8 	bgt.w	40b8d0 <_vfiprintf_r+0x908>
  40b2e0:	4601      	mov	r1, r0
  40b2e2:	3408      	adds	r4, #8
  40b2e4:	3001      	adds	r0, #1
  40b2e6:	9b07      	ldr	r3, [sp, #28]
  40b2e8:	2b80      	cmp	r3, #128	; 0x80
  40b2ea:	f000 8298 	beq.w	40b81e <_vfiprintf_r+0x856>
  40b2ee:	9b04      	ldr	r3, [sp, #16]
  40b2f0:	ebc8 0503 	rsb	r5, r8, r3
  40b2f4:	2d00      	cmp	r5, #0
  40b2f6:	dd38      	ble.n	40b36a <_vfiprintf_r+0x3a2>
  40b2f8:	2d10      	cmp	r5, #16
  40b2fa:	4e92      	ldr	r6, [pc, #584]	; (40b544 <_vfiprintf_r+0x57c>)
  40b2fc:	bfc8      	it	gt
  40b2fe:	2310      	movgt	r3, #16
  40b300:	dc07      	bgt.n	40b312 <_vfiprintf_r+0x34a>
  40b302:	e028      	b.n	40b356 <_vfiprintf_r+0x38e>
  40b304:	f04f 0e01 	mov.w	lr, #1
  40b308:	4611      	mov	r1, r2
  40b30a:	465c      	mov	r4, fp
  40b30c:	3d10      	subs	r5, #16
  40b30e:	2d10      	cmp	r5, #16
  40b310:	dd20      	ble.n	40b354 <_vfiprintf_r+0x38c>
  40b312:	1c48      	adds	r0, r1, #1
  40b314:	3210      	adds	r2, #16
  40b316:	6026      	str	r6, [r4, #0]
  40b318:	f101 0e02 	add.w	lr, r1, #2
  40b31c:	2807      	cmp	r0, #7
  40b31e:	6063      	str	r3, [r4, #4]
  40b320:	9211      	str	r2, [sp, #68]	; 0x44
  40b322:	4601      	mov	r1, r0
  40b324:	f104 0408 	add.w	r4, r4, #8
  40b328:	9010      	str	r0, [sp, #64]	; 0x40
  40b32a:	ddef      	ble.n	40b30c <_vfiprintf_r+0x344>
  40b32c:	2a00      	cmp	r2, #0
  40b32e:	d0e9      	beq.n	40b304 <_vfiprintf_r+0x33c>
  40b330:	9802      	ldr	r0, [sp, #8]
  40b332:	aa0f      	add	r2, sp, #60	; 0x3c
  40b334:	9901      	ldr	r1, [sp, #4]
  40b336:	465c      	mov	r4, fp
  40b338:	9304      	str	r3, [sp, #16]
  40b33a:	f7ff fe09 	bl	40af50 <__sprint_r.part.0>
  40b33e:	2800      	cmp	r0, #0
  40b340:	f040 81db 	bne.w	40b6fa <_vfiprintf_r+0x732>
  40b344:	3d10      	subs	r5, #16
  40b346:	9910      	ldr	r1, [sp, #64]	; 0x40
  40b348:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40b34a:	2d10      	cmp	r5, #16
  40b34c:	f101 0e01 	add.w	lr, r1, #1
  40b350:	9b04      	ldr	r3, [sp, #16]
  40b352:	dcde      	bgt.n	40b312 <_vfiprintf_r+0x34a>
  40b354:	4670      	mov	r0, lr
  40b356:	442a      	add	r2, r5
  40b358:	2807      	cmp	r0, #7
  40b35a:	6026      	str	r6, [r4, #0]
  40b35c:	6065      	str	r5, [r4, #4]
  40b35e:	9211      	str	r2, [sp, #68]	; 0x44
  40b360:	9010      	str	r0, [sp, #64]	; 0x40
  40b362:	f300 81ef 	bgt.w	40b744 <_vfiprintf_r+0x77c>
  40b366:	3408      	adds	r4, #8
  40b368:	3001      	adds	r0, #1
  40b36a:	eb02 0308 	add.w	r3, r2, r8
  40b36e:	2807      	cmp	r0, #7
  40b370:	9a08      	ldr	r2, [sp, #32]
  40b372:	9311      	str	r3, [sp, #68]	; 0x44
  40b374:	9010      	str	r0, [sp, #64]	; 0x40
  40b376:	e884 0104 	stmia.w	r4, {r2, r8}
  40b37a:	f340 81f0 	ble.w	40b75e <_vfiprintf_r+0x796>
  40b37e:	2b00      	cmp	r3, #0
  40b380:	f040 82f2 	bne.w	40b968 <_vfiprintf_r+0x9a0>
  40b384:	f019 0f04 	tst.w	r9, #4
  40b388:	9310      	str	r3, [sp, #64]	; 0x40
  40b38a:	f040 82d6 	bne.w	40b93a <_vfiprintf_r+0x972>
  40b38e:	9b03      	ldr	r3, [sp, #12]
  40b390:	9a05      	ldr	r2, [sp, #20]
  40b392:	4297      	cmp	r7, r2
  40b394:	bfac      	ite	ge
  40b396:	19db      	addge	r3, r3, r7
  40b398:	189b      	addlt	r3, r3, r2
  40b39a:	9303      	str	r3, [sp, #12]
  40b39c:	2300      	movs	r3, #0
  40b39e:	465c      	mov	r4, fp
  40b3a0:	9310      	str	r3, [sp, #64]	; 0x40
  40b3a2:	e643      	b.n	40b02c <_vfiprintf_r+0x64>
  40b3a4:	4650      	mov	r0, sl
  40b3a6:	f049 0904 	orr.w	r9, r9, #4
  40b3aa:	f89a 3000 	ldrb.w	r3, [sl]
  40b3ae:	e66f      	b.n	40b090 <_vfiprintf_r+0xc8>
  40b3b0:	f019 0320 	ands.w	r3, r9, #32
  40b3b4:	9505      	str	r5, [sp, #20]
  40b3b6:	46b0      	mov	r8, r6
  40b3b8:	f000 8131 	beq.w	40b61e <_vfiprintf_r+0x656>
  40b3bc:	9a06      	ldr	r2, [sp, #24]
  40b3be:	2300      	movs	r3, #0
  40b3c0:	3207      	adds	r2, #7
  40b3c2:	f022 0207 	bic.w	r2, r2, #7
  40b3c6:	f102 0108 	add.w	r1, r2, #8
  40b3ca:	e9d2 6700 	ldrd	r6, r7, [r2]
  40b3ce:	9106      	str	r1, [sp, #24]
  40b3d0:	e6f8      	b.n	40b1c4 <_vfiprintf_r+0x1fc>
  40b3d2:	9a06      	ldr	r2, [sp, #24]
  40b3d4:	46b0      	mov	r8, r6
  40b3d6:	9505      	str	r5, [sp, #20]
  40b3d8:	6813      	ldr	r3, [r2, #0]
  40b3da:	1d16      	adds	r6, r2, #4
  40b3dc:	f04f 0200 	mov.w	r2, #0
  40b3e0:	9308      	str	r3, [sp, #32]
  40b3e2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40b3e6:	2b00      	cmp	r3, #0
  40b3e8:	f000 83bb 	beq.w	40bb62 <_vfiprintf_r+0xb9a>
  40b3ec:	f1b8 0f00 	cmp.w	r8, #0
  40b3f0:	f2c0 8398 	blt.w	40bb24 <_vfiprintf_r+0xb5c>
  40b3f4:	9d08      	ldr	r5, [sp, #32]
  40b3f6:	2100      	movs	r1, #0
  40b3f8:	4642      	mov	r2, r8
  40b3fa:	4628      	mov	r0, r5
  40b3fc:	f002 f9d4 	bl	40d7a8 <memchr>
  40b400:	2800      	cmp	r0, #0
  40b402:	f000 83be 	beq.w	40bb82 <_vfiprintf_r+0xbba>
  40b406:	2300      	movs	r3, #0
  40b408:	ebc5 0800 	rsb	r8, r5, r0
  40b40c:	9606      	str	r6, [sp, #24]
  40b40e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40b412:	9304      	str	r3, [sp, #16]
  40b414:	e6fc      	b.n	40b210 <_vfiprintf_r+0x248>
  40b416:	f89a 3000 	ldrb.w	r3, [sl]
  40b41a:	f10a 0001 	add.w	r0, sl, #1
  40b41e:	2b2a      	cmp	r3, #42	; 0x2a
  40b420:	f000 83b8 	beq.w	40bb94 <_vfiprintf_r+0xbcc>
  40b424:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40b428:	4682      	mov	sl, r0
  40b42a:	2600      	movs	r6, #0
  40b42c:	2a09      	cmp	r2, #9
  40b42e:	f63f ae31 	bhi.w	40b094 <_vfiprintf_r+0xcc>
  40b432:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40b436:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40b43a:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  40b43e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40b442:	2a09      	cmp	r2, #9
  40b444:	d9f5      	bls.n	40b432 <_vfiprintf_r+0x46a>
  40b446:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  40b44a:	e623      	b.n	40b094 <_vfiprintf_r+0xcc>
  40b44c:	4a3e      	ldr	r2, [pc, #248]	; (40b548 <_vfiprintf_r+0x580>)
  40b44e:	f019 0f20 	tst.w	r9, #32
  40b452:	9505      	str	r5, [sp, #20]
  40b454:	46b0      	mov	r8, r6
  40b456:	920a      	str	r2, [sp, #40]	; 0x28
  40b458:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40b45c:	f000 8111 	beq.w	40b682 <_vfiprintf_r+0x6ba>
  40b460:	9a06      	ldr	r2, [sp, #24]
  40b462:	3207      	adds	r2, #7
  40b464:	f022 0207 	bic.w	r2, r2, #7
  40b468:	f102 0108 	add.w	r1, r2, #8
  40b46c:	e9d2 6700 	ldrd	r6, r7, [r2]
  40b470:	9106      	str	r1, [sp, #24]
  40b472:	f019 0f01 	tst.w	r9, #1
  40b476:	f000 824d 	beq.w	40b914 <_vfiprintf_r+0x94c>
  40b47a:	ea56 0207 	orrs.w	r2, r6, r7
  40b47e:	f000 8249 	beq.w	40b914 <_vfiprintf_r+0x94c>
  40b482:	2230      	movs	r2, #48	; 0x30
  40b484:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  40b488:	f049 0902 	orr.w	r9, r9, #2
  40b48c:	2302      	movs	r3, #2
  40b48e:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  40b492:	e697      	b.n	40b1c4 <_vfiprintf_r+0x1fc>
  40b494:	f89a 3000 	ldrb.w	r3, [sl]
  40b498:	2b6c      	cmp	r3, #108	; 0x6c
  40b49a:	f000 8337 	beq.w	40bb0c <_vfiprintf_r+0xb44>
  40b49e:	f049 0910 	orr.w	r9, r9, #16
  40b4a2:	4650      	mov	r0, sl
  40b4a4:	e5f4      	b.n	40b090 <_vfiprintf_r+0xc8>
  40b4a6:	f019 0f20 	tst.w	r9, #32
  40b4aa:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40b4ae:	f000 8305 	beq.w	40babc <_vfiprintf_r+0xaf4>
  40b4b2:	9903      	ldr	r1, [sp, #12]
  40b4b4:	9a06      	ldr	r2, [sp, #24]
  40b4b6:	17cf      	asrs	r7, r1, #31
  40b4b8:	4608      	mov	r0, r1
  40b4ba:	6813      	ldr	r3, [r2, #0]
  40b4bc:	3204      	adds	r2, #4
  40b4be:	4639      	mov	r1, r7
  40b4c0:	9206      	str	r2, [sp, #24]
  40b4c2:	e9c3 0100 	strd	r0, r1, [r3]
  40b4c6:	e5b1      	b.n	40b02c <_vfiprintf_r+0x64>
  40b4c8:	f049 0940 	orr.w	r9, r9, #64	; 0x40
  40b4cc:	f89a 3000 	ldrb.w	r3, [sl]
  40b4d0:	4650      	mov	r0, sl
  40b4d2:	e5dd      	b.n	40b090 <_vfiprintf_r+0xc8>
  40b4d4:	9a06      	ldr	r2, [sp, #24]
  40b4d6:	2701      	movs	r7, #1
  40b4d8:	f04f 0100 	mov.w	r1, #0
  40b4dc:	9505      	str	r5, [sp, #20]
  40b4de:	6813      	ldr	r3, [r2, #0]
  40b4e0:	3204      	adds	r2, #4
  40b4e2:	46b8      	mov	r8, r7
  40b4e4:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40b4e8:	9206      	str	r2, [sp, #24]
  40b4ea:	aa12      	add	r2, sp, #72	; 0x48
  40b4ec:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  40b4f0:	9208      	str	r2, [sp, #32]
  40b4f2:	2300      	movs	r3, #0
  40b4f4:	9304      	str	r3, [sp, #16]
  40b4f6:	e692      	b.n	40b21e <_vfiprintf_r+0x256>
  40b4f8:	f019 0f20 	tst.w	r9, #32
  40b4fc:	9505      	str	r5, [sp, #20]
  40b4fe:	46b0      	mov	r8, r6
  40b500:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40b504:	d071      	beq.n	40b5ea <_vfiprintf_r+0x622>
  40b506:	9906      	ldr	r1, [sp, #24]
  40b508:	3107      	adds	r1, #7
  40b50a:	f021 0107 	bic.w	r1, r1, #7
  40b50e:	e9d1 2300 	ldrd	r2, r3, [r1]
  40b512:	3108      	adds	r1, #8
  40b514:	4616      	mov	r6, r2
  40b516:	461f      	mov	r7, r3
  40b518:	9106      	str	r1, [sp, #24]
  40b51a:	2a00      	cmp	r2, #0
  40b51c:	f173 0300 	sbcs.w	r3, r3, #0
  40b520:	f2c0 82b1 	blt.w	40ba86 <_vfiprintf_r+0xabe>
  40b524:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40b528:	2301      	movs	r3, #1
  40b52a:	f8cd 8010 	str.w	r8, [sp, #16]
  40b52e:	e650      	b.n	40b1d2 <_vfiprintf_r+0x20a>
  40b530:	f89a 3000 	ldrb.w	r3, [sl]
  40b534:	4650      	mov	r0, sl
  40b536:	2900      	cmp	r1, #0
  40b538:	f47f adaa 	bne.w	40b090 <_vfiprintf_r+0xc8>
  40b53c:	2120      	movs	r1, #32
  40b53e:	e5a7      	b.n	40b090 <_vfiprintf_r+0xc8>
  40b540:	0040fb4c 	.word	0x0040fb4c
  40b544:	0040fb3c 	.word	0x0040fb3c
  40b548:	0040fb1c 	.word	0x0040fb1c
  40b54c:	f049 0901 	orr.w	r9, r9, #1
  40b550:	f89a 3000 	ldrb.w	r3, [sl]
  40b554:	4650      	mov	r0, sl
  40b556:	e59b      	b.n	40b090 <_vfiprintf_r+0xc8>
  40b558:	9a06      	ldr	r2, [sp, #24]
  40b55a:	6815      	ldr	r5, [r2, #0]
  40b55c:	4613      	mov	r3, r2
  40b55e:	2d00      	cmp	r5, #0
  40b560:	f103 0304 	add.w	r3, r3, #4
  40b564:	f2c0 82da 	blt.w	40bb1c <_vfiprintf_r+0xb54>
  40b568:	9306      	str	r3, [sp, #24]
  40b56a:	4650      	mov	r0, sl
  40b56c:	f89a 3000 	ldrb.w	r3, [sl]
  40b570:	e58e      	b.n	40b090 <_vfiprintf_r+0xc8>
  40b572:	f89a 3000 	ldrb.w	r3, [sl]
  40b576:	4650      	mov	r0, sl
  40b578:	212b      	movs	r1, #43	; 0x2b
  40b57a:	e589      	b.n	40b090 <_vfiprintf_r+0xc8>
  40b57c:	9806      	ldr	r0, [sp, #24]
  40b57e:	2278      	movs	r2, #120	; 0x78
  40b580:	2330      	movs	r3, #48	; 0x30
  40b582:	46b0      	mov	r8, r6
  40b584:	4601      	mov	r1, r0
  40b586:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40b58a:	4aaa      	ldr	r2, [pc, #680]	; (40b834 <_vfiprintf_r+0x86c>)
  40b58c:	f049 0902 	orr.w	r9, r9, #2
  40b590:	3104      	adds	r1, #4
  40b592:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  40b596:	9505      	str	r5, [sp, #20]
  40b598:	2302      	movs	r3, #2
  40b59a:	6806      	ldr	r6, [r0, #0]
  40b59c:	2700      	movs	r7, #0
  40b59e:	9106      	str	r1, [sp, #24]
  40b5a0:	920a      	str	r2, [sp, #40]	; 0x28
  40b5a2:	e60f      	b.n	40b1c4 <_vfiprintf_r+0x1fc>
  40b5a4:	f049 0920 	orr.w	r9, r9, #32
  40b5a8:	f89a 3000 	ldrb.w	r3, [sl]
  40b5ac:	4650      	mov	r0, sl
  40b5ae:	e56f      	b.n	40b090 <_vfiprintf_r+0xc8>
  40b5b0:	f049 0980 	orr.w	r9, r9, #128	; 0x80
  40b5b4:	f89a 3000 	ldrb.w	r3, [sl]
  40b5b8:	4650      	mov	r0, sl
  40b5ba:	e569      	b.n	40b090 <_vfiprintf_r+0xc8>
  40b5bc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40b5c0:	2500      	movs	r5, #0
  40b5c2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40b5c6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40b5ca:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40b5ce:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40b5d2:	2a09      	cmp	r2, #9
  40b5d4:	d9f5      	bls.n	40b5c2 <_vfiprintf_r+0x5fa>
  40b5d6:	e55d      	b.n	40b094 <_vfiprintf_r+0xcc>
  40b5d8:	f049 0910 	orr.w	r9, r9, #16
  40b5dc:	9505      	str	r5, [sp, #20]
  40b5de:	46b0      	mov	r8, r6
  40b5e0:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40b5e4:	f019 0f20 	tst.w	r9, #32
  40b5e8:	d18d      	bne.n	40b506 <_vfiprintf_r+0x53e>
  40b5ea:	9a06      	ldr	r2, [sp, #24]
  40b5ec:	f019 0f10 	tst.w	r9, #16
  40b5f0:	4613      	mov	r3, r2
  40b5f2:	f040 81c4 	bne.w	40b97e <_vfiprintf_r+0x9b6>
  40b5f6:	f019 0f40 	tst.w	r9, #64	; 0x40
  40b5fa:	f000 81c0 	beq.w	40b97e <_vfiprintf_r+0x9b6>
  40b5fe:	f9b2 6000 	ldrsh.w	r6, [r2]
  40b602:	3304      	adds	r3, #4
  40b604:	17f7      	asrs	r7, r6, #31
  40b606:	9306      	str	r3, [sp, #24]
  40b608:	4632      	mov	r2, r6
  40b60a:	463b      	mov	r3, r7
  40b60c:	e785      	b.n	40b51a <_vfiprintf_r+0x552>
  40b60e:	f049 0910 	orr.w	r9, r9, #16
  40b612:	9505      	str	r5, [sp, #20]
  40b614:	46b0      	mov	r8, r6
  40b616:	f019 0320 	ands.w	r3, r9, #32
  40b61a:	f47f aecf 	bne.w	40b3bc <_vfiprintf_r+0x3f4>
  40b61e:	f019 0210 	ands.w	r2, r9, #16
  40b622:	f040 81b3 	bne.w	40b98c <_vfiprintf_r+0x9c4>
  40b626:	f019 0340 	ands.w	r3, r9, #64	; 0x40
  40b62a:	f000 81af 	beq.w	40b98c <_vfiprintf_r+0x9c4>
  40b62e:	9906      	ldr	r1, [sp, #24]
  40b630:	4613      	mov	r3, r2
  40b632:	2700      	movs	r7, #0
  40b634:	460a      	mov	r2, r1
  40b636:	880e      	ldrh	r6, [r1, #0]
  40b638:	3204      	adds	r2, #4
  40b63a:	9206      	str	r2, [sp, #24]
  40b63c:	e5c2      	b.n	40b1c4 <_vfiprintf_r+0x1fc>
  40b63e:	f049 0910 	orr.w	r9, r9, #16
  40b642:	9505      	str	r5, [sp, #20]
  40b644:	46b0      	mov	r8, r6
  40b646:	9a06      	ldr	r2, [sp, #24]
  40b648:	f019 0f20 	tst.w	r9, #32
  40b64c:	f47f adb1 	bne.w	40b1b2 <_vfiprintf_r+0x1ea>
  40b650:	f019 0f10 	tst.w	r9, #16
  40b654:	4613      	mov	r3, r2
  40b656:	f040 81a5 	bne.w	40b9a4 <_vfiprintf_r+0x9dc>
  40b65a:	f019 0f40 	tst.w	r9, #64	; 0x40
  40b65e:	f000 81a1 	beq.w	40b9a4 <_vfiprintf_r+0x9dc>
  40b662:	8816      	ldrh	r6, [r2, #0]
  40b664:	3204      	adds	r2, #4
  40b666:	2700      	movs	r7, #0
  40b668:	2301      	movs	r3, #1
  40b66a:	9206      	str	r2, [sp, #24]
  40b66c:	e5aa      	b.n	40b1c4 <_vfiprintf_r+0x1fc>
  40b66e:	4a72      	ldr	r2, [pc, #456]	; (40b838 <_vfiprintf_r+0x870>)
  40b670:	f019 0f20 	tst.w	r9, #32
  40b674:	9505      	str	r5, [sp, #20]
  40b676:	46b0      	mov	r8, r6
  40b678:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40b67c:	920a      	str	r2, [sp, #40]	; 0x28
  40b67e:	f47f aeef 	bne.w	40b460 <_vfiprintf_r+0x498>
  40b682:	9906      	ldr	r1, [sp, #24]
  40b684:	f019 0f10 	tst.w	r9, #16
  40b688:	460a      	mov	r2, r1
  40b68a:	f040 8186 	bne.w	40b99a <_vfiprintf_r+0x9d2>
  40b68e:	f019 0f40 	tst.w	r9, #64	; 0x40
  40b692:	f000 8182 	beq.w	40b99a <_vfiprintf_r+0x9d2>
  40b696:	3204      	adds	r2, #4
  40b698:	880e      	ldrh	r6, [r1, #0]
  40b69a:	2700      	movs	r7, #0
  40b69c:	9206      	str	r2, [sp, #24]
  40b69e:	e6e8      	b.n	40b472 <_vfiprintf_r+0x4aa>
  40b6a0:	9505      	str	r5, [sp, #20]
  40b6a2:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40b6a6:	b30b      	cbz	r3, 40b6ec <_vfiprintf_r+0x724>
  40b6a8:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  40b6ac:	f04f 0300 	mov.w	r3, #0
  40b6b0:	2701      	movs	r7, #1
  40b6b2:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40b6b6:	ab12      	add	r3, sp, #72	; 0x48
  40b6b8:	46b8      	mov	r8, r7
  40b6ba:	9308      	str	r3, [sp, #32]
  40b6bc:	e719      	b.n	40b4f2 <_vfiprintf_r+0x52a>
  40b6be:	9910      	ldr	r1, [sp, #64]	; 0x40
  40b6c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40b6c2:	1c48      	adds	r0, r1, #1
  40b6c4:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  40b6c8:	2b00      	cmp	r3, #0
  40b6ca:	f43f adfc 	beq.w	40b2c6 <_vfiprintf_r+0x2fe>
  40b6ce:	3201      	adds	r2, #1
  40b6d0:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40b6d4:	2301      	movs	r3, #1
  40b6d6:	2807      	cmp	r0, #7
  40b6d8:	9010      	str	r0, [sp, #64]	; 0x40
  40b6da:	9211      	str	r2, [sp, #68]	; 0x44
  40b6dc:	e884 000a 	stmia.w	r4, {r1, r3}
  40b6e0:	f300 80e7 	bgt.w	40b8b2 <_vfiprintf_r+0x8ea>
  40b6e4:	4601      	mov	r1, r0
  40b6e6:	3408      	adds	r4, #8
  40b6e8:	3001      	adds	r0, #1
  40b6ea:	e5ec      	b.n	40b2c6 <_vfiprintf_r+0x2fe>
  40b6ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b6ee:	b123      	cbz	r3, 40b6fa <_vfiprintf_r+0x732>
  40b6f0:	9802      	ldr	r0, [sp, #8]
  40b6f2:	aa0f      	add	r2, sp, #60	; 0x3c
  40b6f4:	9901      	ldr	r1, [sp, #4]
  40b6f6:	f7ff fc2b 	bl	40af50 <__sprint_r.part.0>
  40b6fa:	9b01      	ldr	r3, [sp, #4]
  40b6fc:	899b      	ldrh	r3, [r3, #12]
  40b6fe:	065b      	lsls	r3, r3, #25
  40b700:	f53f ad48 	bmi.w	40b194 <_vfiprintf_r+0x1cc>
  40b704:	9803      	ldr	r0, [sp, #12]
  40b706:	b02d      	add	sp, #180	; 0xb4
  40b708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b70c:	2b01      	cmp	r3, #1
  40b70e:	f000 811f 	beq.w	40b950 <_vfiprintf_r+0x988>
  40b712:	2b02      	cmp	r3, #2
  40b714:	f040 80e7 	bne.w	40b8e6 <_vfiprintf_r+0x91e>
  40b718:	465a      	mov	r2, fp
  40b71a:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
  40b71e:	0933      	lsrs	r3, r6, #4
  40b720:	f006 000f 	and.w	r0, r6, #15
  40b724:	0939      	lsrs	r1, r7, #4
  40b726:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  40b72a:	460f      	mov	r7, r1
  40b72c:	461e      	mov	r6, r3
  40b72e:	f81e 3000 	ldrb.w	r3, [lr, r0]
  40b732:	f802 3d01 	strb.w	r3, [r2, #-1]!
  40b736:	ea56 0307 	orrs.w	r3, r6, r7
  40b73a:	d1f0      	bne.n	40b71e <_vfiprintf_r+0x756>
  40b73c:	9208      	str	r2, [sp, #32]
  40b73e:	ebc2 080b 	rsb	r8, r2, fp
  40b742:	e565      	b.n	40b210 <_vfiprintf_r+0x248>
  40b744:	2a00      	cmp	r2, #0
  40b746:	f040 8167 	bne.w	40ba18 <_vfiprintf_r+0xa50>
  40b74a:	2201      	movs	r2, #1
  40b74c:	9908      	ldr	r1, [sp, #32]
  40b74e:	4643      	mov	r3, r8
  40b750:	465c      	mov	r4, fp
  40b752:	911c      	str	r1, [sp, #112]	; 0x70
  40b754:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
  40b758:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
  40b75c:	9210      	str	r2, [sp, #64]	; 0x40
  40b75e:	f104 0208 	add.w	r2, r4, #8
  40b762:	f019 0f04 	tst.w	r9, #4
  40b766:	d047      	beq.n	40b7f8 <_vfiprintf_r+0x830>
  40b768:	9905      	ldr	r1, [sp, #20]
  40b76a:	1bcd      	subs	r5, r1, r7
  40b76c:	2d00      	cmp	r5, #0
  40b76e:	dd43      	ble.n	40b7f8 <_vfiprintf_r+0x830>
  40b770:	2d10      	cmp	r5, #16
  40b772:	f340 8201 	ble.w	40bb78 <_vfiprintf_r+0xbb0>
  40b776:	9810      	ldr	r0, [sp, #64]	; 0x40
  40b778:	2410      	movs	r4, #16
  40b77a:	4e30      	ldr	r6, [pc, #192]	; (40b83c <_vfiprintf_r+0x874>)
  40b77c:	f8dd 8008 	ldr.w	r8, [sp, #8]
  40b780:	f8dd 9004 	ldr.w	r9, [sp, #4]
  40b784:	e006      	b.n	40b794 <_vfiprintf_r+0x7cc>
  40b786:	f04f 0e01 	mov.w	lr, #1
  40b78a:	4618      	mov	r0, r3
  40b78c:	465a      	mov	r2, fp
  40b78e:	3d10      	subs	r5, #16
  40b790:	2d10      	cmp	r5, #16
  40b792:	dd1d      	ble.n	40b7d0 <_vfiprintf_r+0x808>
  40b794:	1c41      	adds	r1, r0, #1
  40b796:	3310      	adds	r3, #16
  40b798:	6016      	str	r6, [r2, #0]
  40b79a:	f100 0e02 	add.w	lr, r0, #2
  40b79e:	2907      	cmp	r1, #7
  40b7a0:	6054      	str	r4, [r2, #4]
  40b7a2:	9311      	str	r3, [sp, #68]	; 0x44
  40b7a4:	4608      	mov	r0, r1
  40b7a6:	f102 0208 	add.w	r2, r2, #8
  40b7aa:	9110      	str	r1, [sp, #64]	; 0x40
  40b7ac:	ddef      	ble.n	40b78e <_vfiprintf_r+0x7c6>
  40b7ae:	2b00      	cmp	r3, #0
  40b7b0:	d0e9      	beq.n	40b786 <_vfiprintf_r+0x7be>
  40b7b2:	aa0f      	add	r2, sp, #60	; 0x3c
  40b7b4:	4640      	mov	r0, r8
  40b7b6:	4649      	mov	r1, r9
  40b7b8:	f7ff fbca 	bl	40af50 <__sprint_r.part.0>
  40b7bc:	465a      	mov	r2, fp
  40b7be:	2800      	cmp	r0, #0
  40b7c0:	d19b      	bne.n	40b6fa <_vfiprintf_r+0x732>
  40b7c2:	3d10      	subs	r5, #16
  40b7c4:	9810      	ldr	r0, [sp, #64]	; 0x40
  40b7c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b7c8:	2d10      	cmp	r5, #16
  40b7ca:	f100 0e01 	add.w	lr, r0, #1
  40b7ce:	dce1      	bgt.n	40b794 <_vfiprintf_r+0x7cc>
  40b7d0:	442b      	add	r3, r5
  40b7d2:	f1be 0f07 	cmp.w	lr, #7
  40b7d6:	6016      	str	r6, [r2, #0]
  40b7d8:	6055      	str	r5, [r2, #4]
  40b7da:	9311      	str	r3, [sp, #68]	; 0x44
  40b7dc:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  40b7e0:	dd0a      	ble.n	40b7f8 <_vfiprintf_r+0x830>
  40b7e2:	2b00      	cmp	r3, #0
  40b7e4:	f43f add3 	beq.w	40b38e <_vfiprintf_r+0x3c6>
  40b7e8:	9802      	ldr	r0, [sp, #8]
  40b7ea:	aa0f      	add	r2, sp, #60	; 0x3c
  40b7ec:	9901      	ldr	r1, [sp, #4]
  40b7ee:	f7ff fbaf 	bl	40af50 <__sprint_r.part.0>
  40b7f2:	2800      	cmp	r0, #0
  40b7f4:	d181      	bne.n	40b6fa <_vfiprintf_r+0x732>
  40b7f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b7f8:	9a03      	ldr	r2, [sp, #12]
  40b7fa:	9905      	ldr	r1, [sp, #20]
  40b7fc:	428f      	cmp	r7, r1
  40b7fe:	bfac      	ite	ge
  40b800:	19d2      	addge	r2, r2, r7
  40b802:	1852      	addlt	r2, r2, r1
  40b804:	9203      	str	r2, [sp, #12]
  40b806:	2b00      	cmp	r3, #0
  40b808:	f43f adc8 	beq.w	40b39c <_vfiprintf_r+0x3d4>
  40b80c:	9802      	ldr	r0, [sp, #8]
  40b80e:	aa0f      	add	r2, sp, #60	; 0x3c
  40b810:	9901      	ldr	r1, [sp, #4]
  40b812:	f7ff fb9d 	bl	40af50 <__sprint_r.part.0>
  40b816:	2800      	cmp	r0, #0
  40b818:	f43f adc0 	beq.w	40b39c <_vfiprintf_r+0x3d4>
  40b81c:	e76d      	b.n	40b6fa <_vfiprintf_r+0x732>
  40b81e:	9b05      	ldr	r3, [sp, #20]
  40b820:	1bdd      	subs	r5, r3, r7
  40b822:	2d00      	cmp	r5, #0
  40b824:	f77f ad63 	ble.w	40b2ee <_vfiprintf_r+0x326>
  40b828:	2d10      	cmp	r5, #16
  40b82a:	f340 81b0 	ble.w	40bb8e <_vfiprintf_r+0xbc6>
  40b82e:	4e04      	ldr	r6, [pc, #16]	; (40b840 <_vfiprintf_r+0x878>)
  40b830:	2310      	movs	r3, #16
  40b832:	e00e      	b.n	40b852 <_vfiprintf_r+0x88a>
  40b834:	0040fb1c 	.word	0x0040fb1c
  40b838:	0040fb08 	.word	0x0040fb08
  40b83c:	0040fb4c 	.word	0x0040fb4c
  40b840:	0040fb3c 	.word	0x0040fb3c
  40b844:	f04f 0e01 	mov.w	lr, #1
  40b848:	4611      	mov	r1, r2
  40b84a:	465c      	mov	r4, fp
  40b84c:	3d10      	subs	r5, #16
  40b84e:	2d10      	cmp	r5, #16
  40b850:	dd20      	ble.n	40b894 <_vfiprintf_r+0x8cc>
  40b852:	1c48      	adds	r0, r1, #1
  40b854:	3210      	adds	r2, #16
  40b856:	6026      	str	r6, [r4, #0]
  40b858:	f101 0e02 	add.w	lr, r1, #2
  40b85c:	2807      	cmp	r0, #7
  40b85e:	6063      	str	r3, [r4, #4]
  40b860:	9211      	str	r2, [sp, #68]	; 0x44
  40b862:	4601      	mov	r1, r0
  40b864:	f104 0408 	add.w	r4, r4, #8
  40b868:	9010      	str	r0, [sp, #64]	; 0x40
  40b86a:	ddef      	ble.n	40b84c <_vfiprintf_r+0x884>
  40b86c:	2a00      	cmp	r2, #0
  40b86e:	d0e9      	beq.n	40b844 <_vfiprintf_r+0x87c>
  40b870:	9802      	ldr	r0, [sp, #8]
  40b872:	aa0f      	add	r2, sp, #60	; 0x3c
  40b874:	9901      	ldr	r1, [sp, #4]
  40b876:	465c      	mov	r4, fp
  40b878:	9307      	str	r3, [sp, #28]
  40b87a:	f7ff fb69 	bl	40af50 <__sprint_r.part.0>
  40b87e:	2800      	cmp	r0, #0
  40b880:	f47f af3b 	bne.w	40b6fa <_vfiprintf_r+0x732>
  40b884:	3d10      	subs	r5, #16
  40b886:	9910      	ldr	r1, [sp, #64]	; 0x40
  40b888:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40b88a:	2d10      	cmp	r5, #16
  40b88c:	f101 0e01 	add.w	lr, r1, #1
  40b890:	9b07      	ldr	r3, [sp, #28]
  40b892:	dcde      	bgt.n	40b852 <_vfiprintf_r+0x88a>
  40b894:	442a      	add	r2, r5
  40b896:	f1be 0f07 	cmp.w	lr, #7
  40b89a:	6026      	str	r6, [r4, #0]
  40b89c:	6065      	str	r5, [r4, #4]
  40b89e:	9211      	str	r2, [sp, #68]	; 0x44
  40b8a0:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  40b8a4:	f300 80b1 	bgt.w	40ba0a <_vfiprintf_r+0xa42>
  40b8a8:	3408      	adds	r4, #8
  40b8aa:	f10e 0001 	add.w	r0, lr, #1
  40b8ae:	4671      	mov	r1, lr
  40b8b0:	e51d      	b.n	40b2ee <_vfiprintf_r+0x326>
  40b8b2:	2a00      	cmp	r2, #0
  40b8b4:	f040 808b 	bne.w	40b9ce <_vfiprintf_r+0xa06>
  40b8b8:	f1bc 0f00 	cmp.w	ip, #0
  40b8bc:	f000 8083 	beq.w	40b9c6 <_vfiprintf_r+0x9fe>
  40b8c0:	aa0e      	add	r2, sp, #56	; 0x38
  40b8c2:	2102      	movs	r1, #2
  40b8c4:	4618      	mov	r0, r3
  40b8c6:	465c      	mov	r4, fp
  40b8c8:	921c      	str	r2, [sp, #112]	; 0x70
  40b8ca:	460a      	mov	r2, r1
  40b8cc:	911d      	str	r1, [sp, #116]	; 0x74
  40b8ce:	e507      	b.n	40b2e0 <_vfiprintf_r+0x318>
  40b8d0:	2a00      	cmp	r2, #0
  40b8d2:	f040 808d 	bne.w	40b9f0 <_vfiprintf_r+0xa28>
  40b8d6:	2001      	movs	r0, #1
  40b8d8:	4611      	mov	r1, r2
  40b8da:	465c      	mov	r4, fp
  40b8dc:	e503      	b.n	40b2e6 <_vfiprintf_r+0x31e>
  40b8de:	4690      	mov	r8, r2
  40b8e0:	f8cd b020 	str.w	fp, [sp, #32]
  40b8e4:	e494      	b.n	40b210 <_vfiprintf_r+0x248>
  40b8e6:	4659      	mov	r1, fp
  40b8e8:	08f2      	lsrs	r2, r6, #3
  40b8ea:	f006 0307 	and.w	r3, r6, #7
  40b8ee:	08f8      	lsrs	r0, r7, #3
  40b8f0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  40b8f4:	3330      	adds	r3, #48	; 0x30
  40b8f6:	4607      	mov	r7, r0
  40b8f8:	4616      	mov	r6, r2
  40b8fa:	f801 3d01 	strb.w	r3, [r1, #-1]!
  40b8fe:	ea56 0207 	orrs.w	r2, r6, r7
  40b902:	d1f1      	bne.n	40b8e8 <_vfiprintf_r+0x920>
  40b904:	f019 0f01 	tst.w	r9, #1
  40b908:	9108      	str	r1, [sp, #32]
  40b90a:	f040 8092 	bne.w	40ba32 <_vfiprintf_r+0xa6a>
  40b90e:	ebc1 080b 	rsb	r8, r1, fp
  40b912:	e47d      	b.n	40b210 <_vfiprintf_r+0x248>
  40b914:	2302      	movs	r3, #2
  40b916:	e455      	b.n	40b1c4 <_vfiprintf_r+0x1fc>
  40b918:	2a00      	cmp	r2, #0
  40b91a:	f040 80e6 	bne.w	40baea <_vfiprintf_r+0xb22>
  40b91e:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  40b922:	2b00      	cmp	r3, #0
  40b924:	f000 80bb 	beq.w	40ba9e <_vfiprintf_r+0xad6>
  40b928:	2301      	movs	r3, #1
  40b92a:	f10d 0237 	add.w	r2, sp, #55	; 0x37
  40b92e:	465c      	mov	r4, fp
  40b930:	921c      	str	r2, [sp, #112]	; 0x70
  40b932:	4618      	mov	r0, r3
  40b934:	931d      	str	r3, [sp, #116]	; 0x74
  40b936:	461a      	mov	r2, r3
  40b938:	e6d4      	b.n	40b6e4 <_vfiprintf_r+0x71c>
  40b93a:	9a05      	ldr	r2, [sp, #20]
  40b93c:	1bd5      	subs	r5, r2, r7
  40b93e:	465a      	mov	r2, fp
  40b940:	2d00      	cmp	r5, #0
  40b942:	f73f af15 	bgt.w	40b770 <_vfiprintf_r+0x7a8>
  40b946:	e522      	b.n	40b38e <_vfiprintf_r+0x3c6>
  40b948:	4698      	mov	r8, r3
  40b94a:	f8cd b020 	str.w	fp, [sp, #32]
  40b94e:	e45f      	b.n	40b210 <_vfiprintf_r+0x248>
  40b950:	2f00      	cmp	r7, #0
  40b952:	bf08      	it	eq
  40b954:	2e0a      	cmpeq	r6, #10
  40b956:	d279      	bcs.n	40ba4c <_vfiprintf_r+0xa84>
  40b958:	ab2c      	add	r3, sp, #176	; 0xb0
  40b95a:	3630      	adds	r6, #48	; 0x30
  40b95c:	f803 6d41 	strb.w	r6, [r3, #-65]!
  40b960:	ebc3 080b 	rsb	r8, r3, fp
  40b964:	9308      	str	r3, [sp, #32]
  40b966:	e453      	b.n	40b210 <_vfiprintf_r+0x248>
  40b968:	9802      	ldr	r0, [sp, #8]
  40b96a:	aa0f      	add	r2, sp, #60	; 0x3c
  40b96c:	9901      	ldr	r1, [sp, #4]
  40b96e:	f7ff faef 	bl	40af50 <__sprint_r.part.0>
  40b972:	2800      	cmp	r0, #0
  40b974:	f47f aec1 	bne.w	40b6fa <_vfiprintf_r+0x732>
  40b978:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b97a:	465a      	mov	r2, fp
  40b97c:	e6f1      	b.n	40b762 <_vfiprintf_r+0x79a>
  40b97e:	681e      	ldr	r6, [r3, #0]
  40b980:	3304      	adds	r3, #4
  40b982:	17f7      	asrs	r7, r6, #31
  40b984:	9306      	str	r3, [sp, #24]
  40b986:	4632      	mov	r2, r6
  40b988:	463b      	mov	r3, r7
  40b98a:	e5c6      	b.n	40b51a <_vfiprintf_r+0x552>
  40b98c:	9906      	ldr	r1, [sp, #24]
  40b98e:	2700      	movs	r7, #0
  40b990:	460a      	mov	r2, r1
  40b992:	680e      	ldr	r6, [r1, #0]
  40b994:	3204      	adds	r2, #4
  40b996:	9206      	str	r2, [sp, #24]
  40b998:	e414      	b.n	40b1c4 <_vfiprintf_r+0x1fc>
  40b99a:	6816      	ldr	r6, [r2, #0]
  40b99c:	3204      	adds	r2, #4
  40b99e:	2700      	movs	r7, #0
  40b9a0:	9206      	str	r2, [sp, #24]
  40b9a2:	e566      	b.n	40b472 <_vfiprintf_r+0x4aa>
  40b9a4:	3204      	adds	r2, #4
  40b9a6:	681e      	ldr	r6, [r3, #0]
  40b9a8:	2700      	movs	r7, #0
  40b9aa:	2301      	movs	r3, #1
  40b9ac:	9206      	str	r2, [sp, #24]
  40b9ae:	e409      	b.n	40b1c4 <_vfiprintf_r+0x1fc>
  40b9b0:	9802      	ldr	r0, [sp, #8]
  40b9b2:	aa0f      	add	r2, sp, #60	; 0x3c
  40b9b4:	9901      	ldr	r1, [sp, #4]
  40b9b6:	f7ff facb 	bl	40af50 <__sprint_r.part.0>
  40b9ba:	2800      	cmp	r0, #0
  40b9bc:	f47f ae9d 	bne.w	40b6fa <_vfiprintf_r+0x732>
  40b9c0:	465c      	mov	r4, fp
  40b9c2:	f7ff bbc8 	b.w	40b156 <_vfiprintf_r+0x18e>
  40b9c6:	4618      	mov	r0, r3
  40b9c8:	4611      	mov	r1, r2
  40b9ca:	465c      	mov	r4, fp
  40b9cc:	e48b      	b.n	40b2e6 <_vfiprintf_r+0x31e>
  40b9ce:	9802      	ldr	r0, [sp, #8]
  40b9d0:	aa0f      	add	r2, sp, #60	; 0x3c
  40b9d2:	9901      	ldr	r1, [sp, #4]
  40b9d4:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40b9d8:	f7ff faba 	bl	40af50 <__sprint_r.part.0>
  40b9dc:	2800      	cmp	r0, #0
  40b9de:	f47f ae8c 	bne.w	40b6fa <_vfiprintf_r+0x732>
  40b9e2:	9910      	ldr	r1, [sp, #64]	; 0x40
  40b9e4:	465c      	mov	r4, fp
  40b9e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40b9e8:	1c48      	adds	r0, r1, #1
  40b9ea:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40b9ee:	e46a      	b.n	40b2c6 <_vfiprintf_r+0x2fe>
  40b9f0:	9802      	ldr	r0, [sp, #8]
  40b9f2:	aa0f      	add	r2, sp, #60	; 0x3c
  40b9f4:	9901      	ldr	r1, [sp, #4]
  40b9f6:	f7ff faab 	bl	40af50 <__sprint_r.part.0>
  40b9fa:	2800      	cmp	r0, #0
  40b9fc:	f47f ae7d 	bne.w	40b6fa <_vfiprintf_r+0x732>
  40ba00:	9910      	ldr	r1, [sp, #64]	; 0x40
  40ba02:	465c      	mov	r4, fp
  40ba04:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40ba06:	1c48      	adds	r0, r1, #1
  40ba08:	e46d      	b.n	40b2e6 <_vfiprintf_r+0x31e>
  40ba0a:	2a00      	cmp	r2, #0
  40ba0c:	f040 8095 	bne.w	40bb3a <_vfiprintf_r+0xb72>
  40ba10:	2001      	movs	r0, #1
  40ba12:	4611      	mov	r1, r2
  40ba14:	465c      	mov	r4, fp
  40ba16:	e46a      	b.n	40b2ee <_vfiprintf_r+0x326>
  40ba18:	9802      	ldr	r0, [sp, #8]
  40ba1a:	aa0f      	add	r2, sp, #60	; 0x3c
  40ba1c:	9901      	ldr	r1, [sp, #4]
  40ba1e:	f7ff fa97 	bl	40af50 <__sprint_r.part.0>
  40ba22:	2800      	cmp	r0, #0
  40ba24:	f47f ae69 	bne.w	40b6fa <_vfiprintf_r+0x732>
  40ba28:	9810      	ldr	r0, [sp, #64]	; 0x40
  40ba2a:	465c      	mov	r4, fp
  40ba2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40ba2e:	3001      	adds	r0, #1
  40ba30:	e49b      	b.n	40b36a <_vfiprintf_r+0x3a2>
  40ba32:	2b30      	cmp	r3, #48	; 0x30
  40ba34:	9b08      	ldr	r3, [sp, #32]
  40ba36:	d022      	beq.n	40ba7e <_vfiprintf_r+0xab6>
  40ba38:	3b01      	subs	r3, #1
  40ba3a:	461a      	mov	r2, r3
  40ba3c:	9308      	str	r3, [sp, #32]
  40ba3e:	2330      	movs	r3, #48	; 0x30
  40ba40:	ebc2 080b 	rsb	r8, r2, fp
  40ba44:	f801 3c01 	strb.w	r3, [r1, #-1]
  40ba48:	f7ff bbe2 	b.w	40b210 <_vfiprintf_r+0x248>
  40ba4c:	46d8      	mov	r8, fp
  40ba4e:	4630      	mov	r0, r6
  40ba50:	4639      	mov	r1, r7
  40ba52:	220a      	movs	r2, #10
  40ba54:	2300      	movs	r3, #0
  40ba56:	f002 ff2f 	bl	40e8b8 <__aeabi_uldivmod>
  40ba5a:	f102 0e30 	add.w	lr, r2, #48	; 0x30
  40ba5e:	4630      	mov	r0, r6
  40ba60:	4639      	mov	r1, r7
  40ba62:	2300      	movs	r3, #0
  40ba64:	220a      	movs	r2, #10
  40ba66:	f808 ed01 	strb.w	lr, [r8, #-1]!
  40ba6a:	f002 ff25 	bl	40e8b8 <__aeabi_uldivmod>
  40ba6e:	4606      	mov	r6, r0
  40ba70:	460f      	mov	r7, r1
  40ba72:	ea56 0307 	orrs.w	r3, r6, r7
  40ba76:	d1ea      	bne.n	40ba4e <_vfiprintf_r+0xa86>
  40ba78:	4643      	mov	r3, r8
  40ba7a:	f8cd 8020 	str.w	r8, [sp, #32]
  40ba7e:	ebc3 080b 	rsb	r8, r3, fp
  40ba82:	f7ff bbc5 	b.w	40b210 <_vfiprintf_r+0x248>
  40ba86:	252d      	movs	r5, #45	; 0x2d
  40ba88:	4276      	negs	r6, r6
  40ba8a:	f8cd 8010 	str.w	r8, [sp, #16]
  40ba8e:	f04f 0301 	mov.w	r3, #1
  40ba92:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40ba96:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40ba9a:	f7ff bb9a 	b.w	40b1d2 <_vfiprintf_r+0x20a>
  40ba9e:	4611      	mov	r1, r2
  40baa0:	2001      	movs	r0, #1
  40baa2:	465c      	mov	r4, fp
  40baa4:	f1bc 0f00 	cmp.w	ip, #0
  40baa8:	f43f ac21 	beq.w	40b2ee <_vfiprintf_r+0x326>
  40baac:	aa0e      	add	r2, sp, #56	; 0x38
  40baae:	2302      	movs	r3, #2
  40bab0:	f8cb 2000 	str.w	r2, [fp]
  40bab4:	461a      	mov	r2, r3
  40bab6:	f8cb 3004 	str.w	r3, [fp, #4]
  40baba:	e411      	b.n	40b2e0 <_vfiprintf_r+0x318>
  40babc:	f019 0f10 	tst.w	r9, #16
  40bac0:	d10b      	bne.n	40bada <_vfiprintf_r+0xb12>
  40bac2:	f019 0f40 	tst.w	r9, #64	; 0x40
  40bac6:	d008      	beq.n	40bada <_vfiprintf_r+0xb12>
  40bac8:	9a06      	ldr	r2, [sp, #24]
  40baca:	6813      	ldr	r3, [r2, #0]
  40bacc:	3204      	adds	r2, #4
  40bace:	9206      	str	r2, [sp, #24]
  40bad0:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  40bad4:	801a      	strh	r2, [r3, #0]
  40bad6:	f7ff baa9 	b.w	40b02c <_vfiprintf_r+0x64>
  40bada:	9a06      	ldr	r2, [sp, #24]
  40badc:	6813      	ldr	r3, [r2, #0]
  40bade:	3204      	adds	r2, #4
  40bae0:	9206      	str	r2, [sp, #24]
  40bae2:	9a03      	ldr	r2, [sp, #12]
  40bae4:	601a      	str	r2, [r3, #0]
  40bae6:	f7ff baa1 	b.w	40b02c <_vfiprintf_r+0x64>
  40baea:	9802      	ldr	r0, [sp, #8]
  40baec:	aa0f      	add	r2, sp, #60	; 0x3c
  40baee:	9901      	ldr	r1, [sp, #4]
  40baf0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40baf4:	f7ff fa2c 	bl	40af50 <__sprint_r.part.0>
  40baf8:	2800      	cmp	r0, #0
  40bafa:	f47f adfe 	bne.w	40b6fa <_vfiprintf_r+0x732>
  40bafe:	9910      	ldr	r1, [sp, #64]	; 0x40
  40bb00:	465c      	mov	r4, fp
  40bb02:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40bb04:	1c48      	adds	r0, r1, #1
  40bb06:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40bb0a:	e5db      	b.n	40b6c4 <_vfiprintf_r+0x6fc>
  40bb0c:	f049 0920 	orr.w	r9, r9, #32
  40bb10:	f10a 0001 	add.w	r0, sl, #1
  40bb14:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40bb18:	f7ff baba 	b.w	40b090 <_vfiprintf_r+0xc8>
  40bb1c:	426d      	negs	r5, r5
  40bb1e:	9306      	str	r3, [sp, #24]
  40bb20:	4650      	mov	r0, sl
  40bb22:	e440      	b.n	40b3a6 <_vfiprintf_r+0x3de>
  40bb24:	9808      	ldr	r0, [sp, #32]
  40bb26:	9606      	str	r6, [sp, #24]
  40bb28:	f7fd fe88 	bl	40983c <strlen>
  40bb2c:	2300      	movs	r3, #0
  40bb2e:	4680      	mov	r8, r0
  40bb30:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40bb34:	9304      	str	r3, [sp, #16]
  40bb36:	f7ff bb6b 	b.w	40b210 <_vfiprintf_r+0x248>
  40bb3a:	9802      	ldr	r0, [sp, #8]
  40bb3c:	aa0f      	add	r2, sp, #60	; 0x3c
  40bb3e:	9901      	ldr	r1, [sp, #4]
  40bb40:	f7ff fa06 	bl	40af50 <__sprint_r.part.0>
  40bb44:	2800      	cmp	r0, #0
  40bb46:	f47f add8 	bne.w	40b6fa <_vfiprintf_r+0x732>
  40bb4a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40bb4c:	465c      	mov	r4, fp
  40bb4e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40bb50:	1c48      	adds	r0, r1, #1
  40bb52:	f7ff bbcc 	b.w	40b2ee <_vfiprintf_r+0x326>
  40bb56:	9910      	ldr	r1, [sp, #64]	; 0x40
  40bb58:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40bb5a:	3101      	adds	r1, #1
  40bb5c:	4e14      	ldr	r6, [pc, #80]	; (40bbb0 <_vfiprintf_r+0xbe8>)
  40bb5e:	f7ff bba3 	b.w	40b2a8 <_vfiprintf_r+0x2e0>
  40bb62:	f1b8 0f06 	cmp.w	r8, #6
  40bb66:	4b13      	ldr	r3, [pc, #76]	; (40bbb4 <_vfiprintf_r+0xbec>)
  40bb68:	9606      	str	r6, [sp, #24]
  40bb6a:	bf28      	it	cs
  40bb6c:	f04f 0806 	movcs.w	r8, #6
  40bb70:	9308      	str	r3, [sp, #32]
  40bb72:	ea28 77e8 	bic.w	r7, r8, r8, asr #31
  40bb76:	e4bc      	b.n	40b4f2 <_vfiprintf_r+0x52a>
  40bb78:	9910      	ldr	r1, [sp, #64]	; 0x40
  40bb7a:	4e0d      	ldr	r6, [pc, #52]	; (40bbb0 <_vfiprintf_r+0xbe8>)
  40bb7c:	f101 0e01 	add.w	lr, r1, #1
  40bb80:	e626      	b.n	40b7d0 <_vfiprintf_r+0x808>
  40bb82:	9606      	str	r6, [sp, #24]
  40bb84:	9004      	str	r0, [sp, #16]
  40bb86:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40bb8a:	f7ff bb41 	b.w	40b210 <_vfiprintf_r+0x248>
  40bb8e:	4686      	mov	lr, r0
  40bb90:	4e09      	ldr	r6, [pc, #36]	; (40bbb8 <_vfiprintf_r+0xbf0>)
  40bb92:	e67f      	b.n	40b894 <_vfiprintf_r+0x8cc>
  40bb94:	9a06      	ldr	r2, [sp, #24]
  40bb96:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40bb9a:	6816      	ldr	r6, [r2, #0]
  40bb9c:	3204      	adds	r2, #4
  40bb9e:	2e00      	cmp	r6, #0
  40bba0:	9206      	str	r2, [sp, #24]
  40bba2:	f6bf aa75 	bge.w	40b090 <_vfiprintf_r+0xc8>
  40bba6:	f04f 36ff 	mov.w	r6, #4294967295
  40bbaa:	f7ff ba71 	b.w	40b090 <_vfiprintf_r+0xc8>
  40bbae:	bf00      	nop
  40bbb0:	0040fb4c 	.word	0x0040fb4c
  40bbb4:	0040fb30 	.word	0x0040fb30
  40bbb8:	0040fb3c 	.word	0x0040fb3c

0040bbbc <__sbprintf>:
  40bbbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40bbc0:	898d      	ldrh	r5, [r1, #12]
  40bbc2:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
  40bbc6:	4688      	mov	r8, r1
  40bbc8:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40bbcc:	f025 0502 	bic.w	r5, r5, #2
  40bbd0:	ac1c      	add	r4, sp, #112	; 0x70
  40bbd2:	f8b8 a00e 	ldrh.w	sl, [r8, #14]
  40bbd6:	2700      	movs	r7, #0
  40bbd8:	f8ad 5014 	strh.w	r5, [sp, #20]
  40bbdc:	a902      	add	r1, sp, #8
  40bbde:	f8d8 5024 	ldr.w	r5, [r8, #36]	; 0x24
  40bbe2:	4681      	mov	r9, r0
  40bbe4:	9402      	str	r4, [sp, #8]
  40bbe6:	9501      	str	r5, [sp, #4]
  40bbe8:	f8d8 5064 	ldr.w	r5, [r8, #100]	; 0x64
  40bbec:	9406      	str	r4, [sp, #24]
  40bbee:	951b      	str	r5, [sp, #108]	; 0x6c
  40bbf0:	f8d8 501c 	ldr.w	r5, [r8, #28]
  40bbf4:	f8ad a016 	strh.w	sl, [sp, #22]
  40bbf8:	9509      	str	r5, [sp, #36]	; 0x24
  40bbfa:	9d01      	ldr	r5, [sp, #4]
  40bbfc:	9708      	str	r7, [sp, #32]
  40bbfe:	950b      	str	r5, [sp, #44]	; 0x2c
  40bc00:	9604      	str	r6, [sp, #16]
  40bc02:	9607      	str	r6, [sp, #28]
  40bc04:	f7ff f9e0 	bl	40afc8 <_vfiprintf_r>
  40bc08:	1e04      	subs	r4, r0, #0
  40bc0a:	db07      	blt.n	40bc1c <__sbprintf+0x60>
  40bc0c:	4648      	mov	r0, r9
  40bc0e:	a902      	add	r1, sp, #8
  40bc10:	f001 f946 	bl	40cea0 <_fflush_r>
  40bc14:	42b8      	cmp	r0, r7
  40bc16:	bf18      	it	ne
  40bc18:	f04f 34ff 	movne.w	r4, #4294967295
  40bc1c:	f8bd 3014 	ldrh.w	r3, [sp, #20]
  40bc20:	065b      	lsls	r3, r3, #25
  40bc22:	d505      	bpl.n	40bc30 <__sbprintf+0x74>
  40bc24:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40bc28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bc2c:	f8a8 300c 	strh.w	r3, [r8, #12]
  40bc30:	4620      	mov	r0, r4
  40bc32:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
  40bc36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40bc3a:	bf00      	nop

0040bc3c <__swsetup_r>:
  40bc3c:	b538      	push	{r3, r4, r5, lr}
  40bc3e:	4b2f      	ldr	r3, [pc, #188]	; (40bcfc <__swsetup_r+0xc0>)
  40bc40:	4605      	mov	r5, r0
  40bc42:	460c      	mov	r4, r1
  40bc44:	6818      	ldr	r0, [r3, #0]
  40bc46:	b110      	cbz	r0, 40bc4e <__swsetup_r+0x12>
  40bc48:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40bc4a:	2b00      	cmp	r3, #0
  40bc4c:	d036      	beq.n	40bcbc <__swsetup_r+0x80>
  40bc4e:	89a2      	ldrh	r2, [r4, #12]
  40bc50:	b293      	uxth	r3, r2
  40bc52:	0718      	lsls	r0, r3, #28
  40bc54:	d50b      	bpl.n	40bc6e <__swsetup_r+0x32>
  40bc56:	6920      	ldr	r0, [r4, #16]
  40bc58:	b1a0      	cbz	r0, 40bc84 <__swsetup_r+0x48>
  40bc5a:	f013 0201 	ands.w	r2, r3, #1
  40bc5e:	d11d      	bne.n	40bc9c <__swsetup_r+0x60>
  40bc60:	0799      	lsls	r1, r3, #30
  40bc62:	d400      	bmi.n	40bc66 <__swsetup_r+0x2a>
  40bc64:	6962      	ldr	r2, [r4, #20]
  40bc66:	60a2      	str	r2, [r4, #8]
  40bc68:	b1f8      	cbz	r0, 40bcaa <__swsetup_r+0x6e>
  40bc6a:	2000      	movs	r0, #0
  40bc6c:	bd38      	pop	{r3, r4, r5, pc}
  40bc6e:	06d9      	lsls	r1, r3, #27
  40bc70:	d53b      	bpl.n	40bcea <__swsetup_r+0xae>
  40bc72:	0758      	lsls	r0, r3, #29
  40bc74:	d425      	bmi.n	40bcc2 <__swsetup_r+0x86>
  40bc76:	6920      	ldr	r0, [r4, #16]
  40bc78:	f042 0208 	orr.w	r2, r2, #8
  40bc7c:	b293      	uxth	r3, r2
  40bc7e:	81a2      	strh	r2, [r4, #12]
  40bc80:	2800      	cmp	r0, #0
  40bc82:	d1ea      	bne.n	40bc5a <__swsetup_r+0x1e>
  40bc84:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40bc88:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40bc8c:	d0e5      	beq.n	40bc5a <__swsetup_r+0x1e>
  40bc8e:	4628      	mov	r0, r5
  40bc90:	4621      	mov	r1, r4
  40bc92:	f001 fd17 	bl	40d6c4 <__smakebuf_r>
  40bc96:	89a3      	ldrh	r3, [r4, #12]
  40bc98:	6920      	ldr	r0, [r4, #16]
  40bc9a:	e7de      	b.n	40bc5a <__swsetup_r+0x1e>
  40bc9c:	6963      	ldr	r3, [r4, #20]
  40bc9e:	2200      	movs	r2, #0
  40bca0:	425b      	negs	r3, r3
  40bca2:	60a2      	str	r2, [r4, #8]
  40bca4:	61a3      	str	r3, [r4, #24]
  40bca6:	2800      	cmp	r0, #0
  40bca8:	d1df      	bne.n	40bc6a <__swsetup_r+0x2e>
  40bcaa:	89a3      	ldrh	r3, [r4, #12]
  40bcac:	061a      	lsls	r2, r3, #24
  40bcae:	d5dd      	bpl.n	40bc6c <__swsetup_r+0x30>
  40bcb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bcb4:	f04f 30ff 	mov.w	r0, #4294967295
  40bcb8:	81a3      	strh	r3, [r4, #12]
  40bcba:	bd38      	pop	{r3, r4, r5, pc}
  40bcbc:	f001 f98a 	bl	40cfd4 <__sinit>
  40bcc0:	e7c5      	b.n	40bc4e <__swsetup_r+0x12>
  40bcc2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40bcc4:	b149      	cbz	r1, 40bcda <__swsetup_r+0x9e>
  40bcc6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40bcca:	4299      	cmp	r1, r3
  40bccc:	d003      	beq.n	40bcd6 <__swsetup_r+0x9a>
  40bcce:	4628      	mov	r0, r5
  40bcd0:	f001 fa58 	bl	40d184 <_free_r>
  40bcd4:	89a2      	ldrh	r2, [r4, #12]
  40bcd6:	2300      	movs	r3, #0
  40bcd8:	6323      	str	r3, [r4, #48]	; 0x30
  40bcda:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40bcde:	2300      	movs	r3, #0
  40bce0:	6920      	ldr	r0, [r4, #16]
  40bce2:	b292      	uxth	r2, r2
  40bce4:	e884 0009 	stmia.w	r4, {r0, r3}
  40bce8:	e7c6      	b.n	40bc78 <__swsetup_r+0x3c>
  40bcea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40bcee:	2309      	movs	r3, #9
  40bcf0:	f04f 30ff 	mov.w	r0, #4294967295
  40bcf4:	602b      	str	r3, [r5, #0]
  40bcf6:	81a2      	strh	r2, [r4, #12]
  40bcf8:	bd38      	pop	{r3, r4, r5, pc}
  40bcfa:	bf00      	nop
  40bcfc:	20400448 	.word	0x20400448

0040bd00 <register_fini>:
  40bd00:	4b02      	ldr	r3, [pc, #8]	; (40bd0c <register_fini+0xc>)
  40bd02:	b113      	cbz	r3, 40bd0a <register_fini+0xa>
  40bd04:	4802      	ldr	r0, [pc, #8]	; (40bd10 <register_fini+0x10>)
  40bd06:	f000 b80d 	b.w	40bd24 <atexit>
  40bd0a:	4770      	bx	lr
  40bd0c:	00000000 	.word	0x00000000
  40bd10:	0040cfe9 	.word	0x0040cfe9

0040bd14 <abort>:
  40bd14:	b508      	push	{r3, lr}
  40bd16:	2006      	movs	r0, #6
  40bd18:	f002 fb20 	bl	40e35c <raise>
  40bd1c:	2001      	movs	r0, #1
  40bd1e:	f7f7 fcd9 	bl	4036d4 <_exit>
  40bd22:	bf00      	nop

0040bd24 <atexit>:
  40bd24:	4601      	mov	r1, r0
  40bd26:	2000      	movs	r0, #0
  40bd28:	4602      	mov	r2, r0
  40bd2a:	4603      	mov	r3, r0
  40bd2c:	f002 bc9e 	b.w	40e66c <__register_exitproc>

0040bd30 <quorem>:
  40bd30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bd34:	6903      	ldr	r3, [r0, #16]
  40bd36:	b083      	sub	sp, #12
  40bd38:	690f      	ldr	r7, [r1, #16]
  40bd3a:	429f      	cmp	r7, r3
  40bd3c:	f300 8093 	bgt.w	40be66 <quorem+0x136>
  40bd40:	3f01      	subs	r7, #1
  40bd42:	f101 0614 	add.w	r6, r1, #20
  40bd46:	f100 0a14 	add.w	sl, r0, #20
  40bd4a:	00bb      	lsls	r3, r7, #2
  40bd4c:	f856 2027 	ldr.w	r2, [r6, r7, lsl #2]
  40bd50:	461d      	mov	r5, r3
  40bd52:	9300      	str	r3, [sp, #0]
  40bd54:	3201      	adds	r2, #1
  40bd56:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
  40bd5a:	eb0a 0405 	add.w	r4, sl, r5
  40bd5e:	eb06 0905 	add.w	r9, r6, r5
  40bd62:	fbb3 f8f2 	udiv	r8, r3, r2
  40bd66:	9401      	str	r4, [sp, #4]
  40bd68:	f1b8 0f00 	cmp.w	r8, #0
  40bd6c:	d040      	beq.n	40bdf0 <quorem+0xc0>
  40bd6e:	2500      	movs	r5, #0
  40bd70:	46b4      	mov	ip, r6
  40bd72:	46d6      	mov	lr, sl
  40bd74:	462b      	mov	r3, r5
  40bd76:	f85c bb04 	ldr.w	fp, [ip], #4
  40bd7a:	f8de 2000 	ldr.w	r2, [lr]
  40bd7e:	fa1f f48b 	uxth.w	r4, fp
  40bd82:	45e1      	cmp	r9, ip
  40bd84:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
  40bd88:	fb04 5508 	mla	r5, r4, r8, r5
  40bd8c:	fb0b fb08 	mul.w	fp, fp, r8
  40bd90:	b2ac      	uxth	r4, r5
  40bd92:	eb0b 4515 	add.w	r5, fp, r5, lsr #16
  40bd96:	eba3 0304 	sub.w	r3, r3, r4
  40bd9a:	fa1f fb85 	uxth.w	fp, r5
  40bd9e:	fa13 f482 	uxtah	r4, r3, r2
  40bda2:	ea4f 4515 	mov.w	r5, r5, lsr #16
  40bda6:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  40bdaa:	fa1f fb84 	uxth.w	fp, r4
  40bdae:	eb02 4324 	add.w	r3, r2, r4, asr #16
  40bdb2:	ea4b 4203 	orr.w	r2, fp, r3, lsl #16
  40bdb6:	ea4f 4323 	mov.w	r3, r3, asr #16
  40bdba:	f84e 2b04 	str.w	r2, [lr], #4
  40bdbe:	d2da      	bcs.n	40bd76 <quorem+0x46>
  40bdc0:	9b00      	ldr	r3, [sp, #0]
  40bdc2:	f85a 3003 	ldr.w	r3, [sl, r3]
  40bdc6:	b99b      	cbnz	r3, 40bdf0 <quorem+0xc0>
  40bdc8:	9c01      	ldr	r4, [sp, #4]
  40bdca:	1f23      	subs	r3, r4, #4
  40bdcc:	459a      	cmp	sl, r3
  40bdce:	d20e      	bcs.n	40bdee <quorem+0xbe>
  40bdd0:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40bdd4:	b95b      	cbnz	r3, 40bdee <quorem+0xbe>
  40bdd6:	f1a4 0308 	sub.w	r3, r4, #8
  40bdda:	e001      	b.n	40bde0 <quorem+0xb0>
  40bddc:	6812      	ldr	r2, [r2, #0]
  40bdde:	b932      	cbnz	r2, 40bdee <quorem+0xbe>
  40bde0:	459a      	cmp	sl, r3
  40bde2:	461a      	mov	r2, r3
  40bde4:	f107 37ff 	add.w	r7, r7, #4294967295
  40bde8:	f1a3 0304 	sub.w	r3, r3, #4
  40bdec:	d3f6      	bcc.n	40bddc <quorem+0xac>
  40bdee:	6107      	str	r7, [r0, #16]
  40bdf0:	4604      	mov	r4, r0
  40bdf2:	f001 ffa1 	bl	40dd38 <__mcmp>
  40bdf6:	2800      	cmp	r0, #0
  40bdf8:	db31      	blt.n	40be5e <quorem+0x12e>
  40bdfa:	f108 0801 	add.w	r8, r8, #1
  40bdfe:	4655      	mov	r5, sl
  40be00:	2000      	movs	r0, #0
  40be02:	f856 1b04 	ldr.w	r1, [r6], #4
  40be06:	682a      	ldr	r2, [r5, #0]
  40be08:	b28b      	uxth	r3, r1
  40be0a:	45b1      	cmp	r9, r6
  40be0c:	ea4f 4111 	mov.w	r1, r1, lsr #16
  40be10:	eba0 0303 	sub.w	r3, r0, r3
  40be14:	ebc1 4112 	rsb	r1, r1, r2, lsr #16
  40be18:	fa13 f382 	uxtah	r3, r3, r2
  40be1c:	eb01 4223 	add.w	r2, r1, r3, asr #16
  40be20:	b29b      	uxth	r3, r3
  40be22:	ea4f 4022 	mov.w	r0, r2, asr #16
  40be26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40be2a:	f845 3b04 	str.w	r3, [r5], #4
  40be2e:	d2e8      	bcs.n	40be02 <quorem+0xd2>
  40be30:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  40be34:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
  40be38:	b98a      	cbnz	r2, 40be5e <quorem+0x12e>
  40be3a:	1f1a      	subs	r2, r3, #4
  40be3c:	4592      	cmp	sl, r2
  40be3e:	d20d      	bcs.n	40be5c <quorem+0x12c>
  40be40:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40be44:	b952      	cbnz	r2, 40be5c <quorem+0x12c>
  40be46:	3b08      	subs	r3, #8
  40be48:	e001      	b.n	40be4e <quorem+0x11e>
  40be4a:	6812      	ldr	r2, [r2, #0]
  40be4c:	b932      	cbnz	r2, 40be5c <quorem+0x12c>
  40be4e:	459a      	cmp	sl, r3
  40be50:	461a      	mov	r2, r3
  40be52:	f107 37ff 	add.w	r7, r7, #4294967295
  40be56:	f1a3 0304 	sub.w	r3, r3, #4
  40be5a:	d3f6      	bcc.n	40be4a <quorem+0x11a>
  40be5c:	6127      	str	r7, [r4, #16]
  40be5e:	4640      	mov	r0, r8
  40be60:	b003      	add	sp, #12
  40be62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40be66:	2000      	movs	r0, #0
  40be68:	b003      	add	sp, #12
  40be6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40be6e:	bf00      	nop

0040be70 <_dtoa_r>:
  40be70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40be74:	469b      	mov	fp, r3
  40be76:	b099      	sub	sp, #100	; 0x64
  40be78:	6c03      	ldr	r3, [r0, #64]	; 0x40
  40be7a:	4604      	mov	r4, r0
  40be7c:	4692      	mov	sl, r2
  40be7e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40be80:	b14b      	cbz	r3, 40be96 <_dtoa_r+0x26>
  40be82:	6c46      	ldr	r6, [r0, #68]	; 0x44
  40be84:	2201      	movs	r2, #1
  40be86:	4619      	mov	r1, r3
  40be88:	40b2      	lsls	r2, r6
  40be8a:	605e      	str	r6, [r3, #4]
  40be8c:	609a      	str	r2, [r3, #8]
  40be8e:	f001 fd5d 	bl	40d94c <_Bfree>
  40be92:	2300      	movs	r3, #0
  40be94:	6423      	str	r3, [r4, #64]	; 0x40
  40be96:	f1bb 0f00 	cmp.w	fp, #0
  40be9a:	46d9      	mov	r9, fp
  40be9c:	db33      	blt.n	40bf06 <_dtoa_r+0x96>
  40be9e:	2300      	movs	r3, #0
  40bea0:	602b      	str	r3, [r5, #0]
  40bea2:	4b99      	ldr	r3, [pc, #612]	; (40c108 <_dtoa_r+0x298>)
  40bea4:	461a      	mov	r2, r3
  40bea6:	ea09 0303 	and.w	r3, r9, r3
  40beaa:	4293      	cmp	r3, r2
  40beac:	d014      	beq.n	40bed8 <_dtoa_r+0x68>
  40beae:	2200      	movs	r2, #0
  40beb0:	2300      	movs	r3, #0
  40beb2:	4650      	mov	r0, sl
  40beb4:	4659      	mov	r1, fp
  40beb6:	f7fc fe27 	bl	408b08 <__aeabi_dcmpeq>
  40beba:	4680      	mov	r8, r0
  40bebc:	b348      	cbz	r0, 40bf12 <_dtoa_r+0xa2>
  40bebe:	2301      	movs	r3, #1
  40bec0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40bec2:	6013      	str	r3, [r2, #0]
  40bec4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40bec6:	2b00      	cmp	r3, #0
  40bec8:	f000 80cb 	beq.w	40c062 <_dtoa_r+0x1f2>
  40becc:	488f      	ldr	r0, [pc, #572]	; (40c10c <_dtoa_r+0x29c>)
  40bece:	6018      	str	r0, [r3, #0]
  40bed0:	3801      	subs	r0, #1
  40bed2:	b019      	add	sp, #100	; 0x64
  40bed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bed8:	f242 730f 	movw	r3, #9999	; 0x270f
  40bedc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40bede:	6013      	str	r3, [r2, #0]
  40bee0:	f1ba 0f00 	cmp.w	sl, #0
  40bee4:	f000 80a6 	beq.w	40c034 <_dtoa_r+0x1c4>
  40bee8:	4889      	ldr	r0, [pc, #548]	; (40c110 <_dtoa_r+0x2a0>)
  40beea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40beec:	2b00      	cmp	r3, #0
  40beee:	d0f0      	beq.n	40bed2 <_dtoa_r+0x62>
  40bef0:	78c3      	ldrb	r3, [r0, #3]
  40bef2:	2b00      	cmp	r3, #0
  40bef4:	f000 80b7 	beq.w	40c066 <_dtoa_r+0x1f6>
  40bef8:	f100 0308 	add.w	r3, r0, #8
  40befc:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40befe:	6013      	str	r3, [r2, #0]
  40bf00:	b019      	add	sp, #100	; 0x64
  40bf02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bf06:	2301      	movs	r3, #1
  40bf08:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  40bf0c:	602b      	str	r3, [r5, #0]
  40bf0e:	46cb      	mov	fp, r9
  40bf10:	e7c7      	b.n	40bea2 <_dtoa_r+0x32>
  40bf12:	ad17      	add	r5, sp, #92	; 0x5c
  40bf14:	a916      	add	r1, sp, #88	; 0x58
  40bf16:	4620      	mov	r0, r4
  40bf18:	4652      	mov	r2, sl
  40bf1a:	9500      	str	r5, [sp, #0]
  40bf1c:	465b      	mov	r3, fp
  40bf1e:	9101      	str	r1, [sp, #4]
  40bf20:	f001 ffa0 	bl	40de64 <__d2b>
  40bf24:	9006      	str	r0, [sp, #24]
  40bf26:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40bf2a:	f040 808c 	bne.w	40c046 <_dtoa_r+0x1d6>
  40bf2e:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
  40bf32:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40bf36:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40bf38:	4445      	add	r5, r8
  40bf3a:	429d      	cmp	r5, r3
  40bf3c:	f2c0 81cc 	blt.w	40c2d8 <_dtoa_r+0x468>
  40bf40:	331f      	adds	r3, #31
  40bf42:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40bf46:	1b5b      	subs	r3, r3, r5
  40bf48:	fa2a f002 	lsr.w	r0, sl, r2
  40bf4c:	fa09 f903 	lsl.w	r9, r9, r3
  40bf50:	ea49 0000 	orr.w	r0, r9, r0
  40bf54:	f7fc fafa 	bl	40854c <__aeabi_ui2d>
  40bf58:	3d01      	subs	r5, #1
  40bf5a:	2301      	movs	r3, #1
  40bf5c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40bf60:	9311      	str	r3, [sp, #68]	; 0x44
  40bf62:	2200      	movs	r2, #0
  40bf64:	4b6b      	ldr	r3, [pc, #428]	; (40c114 <_dtoa_r+0x2a4>)
  40bf66:	f7fc f9b3 	bl	4082d0 <__aeabi_dsub>
  40bf6a:	a361      	add	r3, pc, #388	; (adr r3, 40c0f0 <_dtoa_r+0x280>)
  40bf6c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40bf70:	f7fc fb62 	bl	408638 <__aeabi_dmul>
  40bf74:	a360      	add	r3, pc, #384	; (adr r3, 40c0f8 <_dtoa_r+0x288>)
  40bf76:	e9d3 2300 	ldrd	r2, r3, [r3]
  40bf7a:	f7fc f9ab 	bl	4082d4 <__adddf3>
  40bf7e:	4606      	mov	r6, r0
  40bf80:	460f      	mov	r7, r1
  40bf82:	4628      	mov	r0, r5
  40bf84:	f7fc faf2 	bl	40856c <__aeabi_i2d>
  40bf88:	a35d      	add	r3, pc, #372	; (adr r3, 40c100 <_dtoa_r+0x290>)
  40bf8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40bf8e:	f7fc fb53 	bl	408638 <__aeabi_dmul>
  40bf92:	4602      	mov	r2, r0
  40bf94:	460b      	mov	r3, r1
  40bf96:	4630      	mov	r0, r6
  40bf98:	4639      	mov	r1, r7
  40bf9a:	f7fc f99b 	bl	4082d4 <__adddf3>
  40bf9e:	4606      	mov	r6, r0
  40bfa0:	460f      	mov	r7, r1
  40bfa2:	f7fc fde3 	bl	408b6c <__aeabi_d2iz>
  40bfa6:	2200      	movs	r2, #0
  40bfa8:	9002      	str	r0, [sp, #8]
  40bfaa:	4639      	mov	r1, r7
  40bfac:	4630      	mov	r0, r6
  40bfae:	2300      	movs	r3, #0
  40bfb0:	f7fc fdb4 	bl	408b1c <__aeabi_dcmplt>
  40bfb4:	2800      	cmp	r0, #0
  40bfb6:	f040 8171 	bne.w	40c29c <_dtoa_r+0x42c>
  40bfba:	9b02      	ldr	r3, [sp, #8]
  40bfbc:	2b16      	cmp	r3, #22
  40bfbe:	f200 8091 	bhi.w	40c0e4 <_dtoa_r+0x274>
  40bfc2:	9802      	ldr	r0, [sp, #8]
  40bfc4:	4652      	mov	r2, sl
  40bfc6:	4954      	ldr	r1, [pc, #336]	; (40c118 <_dtoa_r+0x2a8>)
  40bfc8:	465b      	mov	r3, fp
  40bfca:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  40bfce:	e9d1 0100 	ldrd	r0, r1, [r1]
  40bfd2:	f7fc fdc1 	bl	408b58 <__aeabi_dcmpgt>
  40bfd6:	2800      	cmp	r0, #0
  40bfd8:	f000 817c 	beq.w	40c2d4 <_dtoa_r+0x464>
  40bfdc:	9b02      	ldr	r3, [sp, #8]
  40bfde:	3b01      	subs	r3, #1
  40bfe0:	9302      	str	r3, [sp, #8]
  40bfe2:	2300      	movs	r3, #0
  40bfe4:	930d      	str	r3, [sp, #52]	; 0x34
  40bfe6:	ebc5 0508 	rsb	r5, r5, r8
  40bfea:	1e6b      	subs	r3, r5, #1
  40bfec:	9303      	str	r3, [sp, #12]
  40bfee:	f100 816c 	bmi.w	40c2ca <_dtoa_r+0x45a>
  40bff2:	2300      	movs	r3, #0
  40bff4:	9307      	str	r3, [sp, #28]
  40bff6:	9b02      	ldr	r3, [sp, #8]
  40bff8:	2b00      	cmp	r3, #0
  40bffa:	f2c0 815d 	blt.w	40c2b8 <_dtoa_r+0x448>
  40bffe:	9a03      	ldr	r2, [sp, #12]
  40c000:	930c      	str	r3, [sp, #48]	; 0x30
  40c002:	4611      	mov	r1, r2
  40c004:	4419      	add	r1, r3
  40c006:	2300      	movs	r3, #0
  40c008:	9103      	str	r1, [sp, #12]
  40c00a:	930a      	str	r3, [sp, #40]	; 0x28
  40c00c:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40c00e:	2b09      	cmp	r3, #9
  40c010:	d82b      	bhi.n	40c06a <_dtoa_r+0x1fa>
  40c012:	2b05      	cmp	r3, #5
  40c014:	f340 867e 	ble.w	40cd14 <_dtoa_r+0xea4>
  40c018:	3b04      	subs	r3, #4
  40c01a:	2500      	movs	r5, #0
  40c01c:	9322      	str	r3, [sp, #136]	; 0x88
  40c01e:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40c020:	3b02      	subs	r3, #2
  40c022:	2b03      	cmp	r3, #3
  40c024:	f200 8679 	bhi.w	40cd1a <_dtoa_r+0xeaa>
  40c028:	e8df f013 	tbh	[pc, r3, lsl #1]
  40c02c:	0289029b 	.word	0x0289029b
  40c030:	068d0180 	.word	0x068d0180
  40c034:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40c038:	4b35      	ldr	r3, [pc, #212]	; (40c110 <_dtoa_r+0x2a0>)
  40c03a:	4a38      	ldr	r2, [pc, #224]	; (40c11c <_dtoa_r+0x2ac>)
  40c03c:	2800      	cmp	r0, #0
  40c03e:	bf14      	ite	ne
  40c040:	4618      	movne	r0, r3
  40c042:	4610      	moveq	r0, r2
  40c044:	e751      	b.n	40beea <_dtoa_r+0x7a>
  40c046:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40c04a:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
  40c04e:	4650      	mov	r0, sl
  40c050:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40c054:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40c058:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
  40c05c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40c060:	e77f      	b.n	40bf62 <_dtoa_r+0xf2>
  40c062:	482f      	ldr	r0, [pc, #188]	; (40c120 <_dtoa_r+0x2b0>)
  40c064:	e735      	b.n	40bed2 <_dtoa_r+0x62>
  40c066:	1cc3      	adds	r3, r0, #3
  40c068:	e748      	b.n	40befc <_dtoa_r+0x8c>
  40c06a:	f04f 33ff 	mov.w	r3, #4294967295
  40c06e:	2100      	movs	r1, #0
  40c070:	4620      	mov	r0, r4
  40c072:	461d      	mov	r5, r3
  40c074:	9310      	str	r3, [sp, #64]	; 0x40
  40c076:	2301      	movs	r3, #1
  40c078:	6461      	str	r1, [r4, #68]	; 0x44
  40c07a:	9123      	str	r1, [sp, #140]	; 0x8c
  40c07c:	930b      	str	r3, [sp, #44]	; 0x2c
  40c07e:	f001 fc3d 	bl	40d8fc <_Balloc>
  40c082:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40c084:	9005      	str	r0, [sp, #20]
  40c086:	9322      	str	r3, [sp, #136]	; 0x88
  40c088:	9504      	str	r5, [sp, #16]
  40c08a:	6420      	str	r0, [r4, #64]	; 0x40
  40c08c:	9a02      	ldr	r2, [sp, #8]
  40c08e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40c090:	2a0e      	cmp	r2, #14
  40c092:	dc49      	bgt.n	40c128 <_dtoa_r+0x2b8>
  40c094:	2b00      	cmp	r3, #0
  40c096:	db47      	blt.n	40c128 <_dtoa_r+0x2b8>
  40c098:	4b1f      	ldr	r3, [pc, #124]	; (40c118 <_dtoa_r+0x2a8>)
  40c09a:	9a02      	ldr	r2, [sp, #8]
  40c09c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40c0a0:	e9d3 8900 	ldrd	r8, r9, [r3]
  40c0a4:	9b04      	ldr	r3, [sp, #16]
  40c0a6:	2b00      	cmp	r3, #0
  40c0a8:	f300 825e 	bgt.w	40c568 <_dtoa_r+0x6f8>
  40c0ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40c0ae:	2b00      	cmp	r3, #0
  40c0b0:	f280 825a 	bge.w	40c568 <_dtoa_r+0x6f8>
  40c0b4:	9b04      	ldr	r3, [sp, #16]
  40c0b6:	2b00      	cmp	r3, #0
  40c0b8:	f040 85bf 	bne.w	40cc3a <_dtoa_r+0xdca>
  40c0bc:	2200      	movs	r2, #0
  40c0be:	4b19      	ldr	r3, [pc, #100]	; (40c124 <_dtoa_r+0x2b4>)
  40c0c0:	4640      	mov	r0, r8
  40c0c2:	4649      	mov	r1, r9
  40c0c4:	f7fc fab8 	bl	408638 <__aeabi_dmul>
  40c0c8:	4652      	mov	r2, sl
  40c0ca:	465b      	mov	r3, fp
  40c0cc:	f7fc fd3a 	bl	408b44 <__aeabi_dcmpge>
  40c0d0:	9f04      	ldr	r7, [sp, #16]
  40c0d2:	9708      	str	r7, [sp, #32]
  40c0d4:	2800      	cmp	r0, #0
  40c0d6:	f000 80bd 	beq.w	40c254 <_dtoa_r+0x3e4>
  40c0da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40c0dc:	9d05      	ldr	r5, [sp, #20]
  40c0de:	43db      	mvns	r3, r3
  40c0e0:	9302      	str	r3, [sp, #8]
  40c0e2:	e0be      	b.n	40c262 <_dtoa_r+0x3f2>
  40c0e4:	2301      	movs	r3, #1
  40c0e6:	930d      	str	r3, [sp, #52]	; 0x34
  40c0e8:	e77d      	b.n	40bfe6 <_dtoa_r+0x176>
  40c0ea:	bf00      	nop
  40c0ec:	f3af 8000 	nop.w
  40c0f0:	636f4361 	.word	0x636f4361
  40c0f4:	3fd287a7 	.word	0x3fd287a7
  40c0f8:	8b60c8b3 	.word	0x8b60c8b3
  40c0fc:	3fc68a28 	.word	0x3fc68a28
  40c100:	509f79fb 	.word	0x509f79fb
  40c104:	3fd34413 	.word	0x3fd34413
  40c108:	7ff00000 	.word	0x7ff00000
  40c10c:	0040fb39 	.word	0x0040fb39
  40c110:	0040fc6c 	.word	0x0040fc6c
  40c114:	3ff80000 	.word	0x3ff80000
  40c118:	0040fc80 	.word	0x0040fc80
  40c11c:	0040fc60 	.word	0x0040fc60
  40c120:	0040fb38 	.word	0x0040fb38
  40c124:	40140000 	.word	0x40140000
  40c128:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40c12a:	2a00      	cmp	r2, #0
  40c12c:	f040 80e1 	bne.w	40c2f2 <_dtoa_r+0x482>
  40c130:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40c132:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40c134:	9d07      	ldr	r5, [sp, #28]
  40c136:	9308      	str	r3, [sp, #32]
  40c138:	9903      	ldr	r1, [sp, #12]
  40c13a:	2900      	cmp	r1, #0
  40c13c:	460b      	mov	r3, r1
  40c13e:	dd0a      	ble.n	40c156 <_dtoa_r+0x2e6>
  40c140:	2d00      	cmp	r5, #0
  40c142:	dd08      	ble.n	40c156 <_dtoa_r+0x2e6>
  40c144:	42a9      	cmp	r1, r5
  40c146:	9a07      	ldr	r2, [sp, #28]
  40c148:	bfa8      	it	ge
  40c14a:	462b      	movge	r3, r5
  40c14c:	1ad2      	subs	r2, r2, r3
  40c14e:	1aed      	subs	r5, r5, r3
  40c150:	1acb      	subs	r3, r1, r3
  40c152:	9207      	str	r2, [sp, #28]
  40c154:	9303      	str	r3, [sp, #12]
  40c156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c158:	2b00      	cmp	r3, #0
  40c15a:	dd1b      	ble.n	40c194 <_dtoa_r+0x324>
  40c15c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40c15e:	2b00      	cmp	r3, #0
  40c160:	f000 84ce 	beq.w	40cb00 <_dtoa_r+0xc90>
  40c164:	2e00      	cmp	r6, #0
  40c166:	dd11      	ble.n	40c18c <_dtoa_r+0x31c>
  40c168:	9908      	ldr	r1, [sp, #32]
  40c16a:	4632      	mov	r2, r6
  40c16c:	4620      	mov	r0, r4
  40c16e:	f001 fd39 	bl	40dbe4 <__pow5mult>
  40c172:	9f06      	ldr	r7, [sp, #24]
  40c174:	4601      	mov	r1, r0
  40c176:	9008      	str	r0, [sp, #32]
  40c178:	463a      	mov	r2, r7
  40c17a:	4620      	mov	r0, r4
  40c17c:	f001 fc90 	bl	40daa0 <__multiply>
  40c180:	4603      	mov	r3, r0
  40c182:	4639      	mov	r1, r7
  40c184:	4620      	mov	r0, r4
  40c186:	9306      	str	r3, [sp, #24]
  40c188:	f001 fbe0 	bl	40d94c <_Bfree>
  40c18c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c18e:	1b9a      	subs	r2, r3, r6
  40c190:	f040 84ff 	bne.w	40cb92 <_dtoa_r+0xd22>
  40c194:	4620      	mov	r0, r4
  40c196:	2101      	movs	r1, #1
  40c198:	f001 fc78 	bl	40da8c <__i2b>
  40c19c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40c19e:	4607      	mov	r7, r0
  40c1a0:	2b00      	cmp	r3, #0
  40c1a2:	f340 8282 	ble.w	40c6aa <_dtoa_r+0x83a>
  40c1a6:	4601      	mov	r1, r0
  40c1a8:	461a      	mov	r2, r3
  40c1aa:	4620      	mov	r0, r4
  40c1ac:	f001 fd1a 	bl	40dbe4 <__pow5mult>
  40c1b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40c1b2:	4607      	mov	r7, r0
  40c1b4:	2b01      	cmp	r3, #1
  40c1b6:	f340 84f3 	ble.w	40cba0 <_dtoa_r+0xd30>
  40c1ba:	f04f 0800 	mov.w	r8, #0
  40c1be:	693b      	ldr	r3, [r7, #16]
  40c1c0:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40c1c4:	6918      	ldr	r0, [r3, #16]
  40c1c6:	f001 fc0d 	bl	40d9e4 <__hi0bits>
  40c1ca:	f1c0 0020 	rsb	r0, r0, #32
  40c1ce:	9b03      	ldr	r3, [sp, #12]
  40c1d0:	4418      	add	r0, r3
  40c1d2:	f010 001f 	ands.w	r0, r0, #31
  40c1d6:	f000 82a0 	beq.w	40c71a <_dtoa_r+0x8aa>
  40c1da:	f1c0 0320 	rsb	r3, r0, #32
  40c1de:	2b04      	cmp	r3, #4
  40c1e0:	f340 8592 	ble.w	40cd08 <_dtoa_r+0xe98>
  40c1e4:	f1c0 001c 	rsb	r0, r0, #28
  40c1e8:	9b07      	ldr	r3, [sp, #28]
  40c1ea:	4405      	add	r5, r0
  40c1ec:	4403      	add	r3, r0
  40c1ee:	9307      	str	r3, [sp, #28]
  40c1f0:	9b03      	ldr	r3, [sp, #12]
  40c1f2:	4403      	add	r3, r0
  40c1f4:	9303      	str	r3, [sp, #12]
  40c1f6:	9b07      	ldr	r3, [sp, #28]
  40c1f8:	2b00      	cmp	r3, #0
  40c1fa:	dd05      	ble.n	40c208 <_dtoa_r+0x398>
  40c1fc:	9906      	ldr	r1, [sp, #24]
  40c1fe:	461a      	mov	r2, r3
  40c200:	4620      	mov	r0, r4
  40c202:	f001 fd3f 	bl	40dc84 <__lshift>
  40c206:	9006      	str	r0, [sp, #24]
  40c208:	9b03      	ldr	r3, [sp, #12]
  40c20a:	2b00      	cmp	r3, #0
  40c20c:	dd05      	ble.n	40c21a <_dtoa_r+0x3aa>
  40c20e:	4639      	mov	r1, r7
  40c210:	461a      	mov	r2, r3
  40c212:	4620      	mov	r0, r4
  40c214:	f001 fd36 	bl	40dc84 <__lshift>
  40c218:	4607      	mov	r7, r0
  40c21a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40c21c:	2b00      	cmp	r3, #0
  40c21e:	f040 838b 	bne.w	40c938 <_dtoa_r+0xac8>
  40c222:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40c224:	2b02      	cmp	r3, #2
  40c226:	f340 827a 	ble.w	40c71e <_dtoa_r+0x8ae>
  40c22a:	9b04      	ldr	r3, [sp, #16]
  40c22c:	2b00      	cmp	r3, #0
  40c22e:	f300 8276 	bgt.w	40c71e <_dtoa_r+0x8ae>
  40c232:	9b04      	ldr	r3, [sp, #16]
  40c234:	2b00      	cmp	r3, #0
  40c236:	f47f af50 	bne.w	40c0da <_dtoa_r+0x26a>
  40c23a:	4639      	mov	r1, r7
  40c23c:	2205      	movs	r2, #5
  40c23e:	4620      	mov	r0, r4
  40c240:	f001 fb8e 	bl	40d960 <__multadd>
  40c244:	4607      	mov	r7, r0
  40c246:	9806      	ldr	r0, [sp, #24]
  40c248:	4639      	mov	r1, r7
  40c24a:	f001 fd75 	bl	40dd38 <__mcmp>
  40c24e:	2800      	cmp	r0, #0
  40c250:	f77f af43 	ble.w	40c0da <_dtoa_r+0x26a>
  40c254:	9a02      	ldr	r2, [sp, #8]
  40c256:	2331      	movs	r3, #49	; 0x31
  40c258:	3201      	adds	r2, #1
  40c25a:	9202      	str	r2, [sp, #8]
  40c25c:	9a05      	ldr	r2, [sp, #20]
  40c25e:	1c55      	adds	r5, r2, #1
  40c260:	7013      	strb	r3, [r2, #0]
  40c262:	4639      	mov	r1, r7
  40c264:	4620      	mov	r0, r4
  40c266:	f001 fb71 	bl	40d94c <_Bfree>
  40c26a:	9b08      	ldr	r3, [sp, #32]
  40c26c:	b11b      	cbz	r3, 40c276 <_dtoa_r+0x406>
  40c26e:	9908      	ldr	r1, [sp, #32]
  40c270:	4620      	mov	r0, r4
  40c272:	f001 fb6b 	bl	40d94c <_Bfree>
  40c276:	4620      	mov	r0, r4
  40c278:	9906      	ldr	r1, [sp, #24]
  40c27a:	f001 fb67 	bl	40d94c <_Bfree>
  40c27e:	2200      	movs	r2, #0
  40c280:	9b02      	ldr	r3, [sp, #8]
  40c282:	702a      	strb	r2, [r5, #0]
  40c284:	3301      	adds	r3, #1
  40c286:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40c288:	6013      	str	r3, [r2, #0]
  40c28a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40c28c:	2b00      	cmp	r3, #0
  40c28e:	f000 82a3 	beq.w	40c7d8 <_dtoa_r+0x968>
  40c292:	9805      	ldr	r0, [sp, #20]
  40c294:	601d      	str	r5, [r3, #0]
  40c296:	b019      	add	sp, #100	; 0x64
  40c298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c29c:	9802      	ldr	r0, [sp, #8]
  40c29e:	f7fc f965 	bl	40856c <__aeabi_i2d>
  40c2a2:	4632      	mov	r2, r6
  40c2a4:	463b      	mov	r3, r7
  40c2a6:	f7fc fc2f 	bl	408b08 <__aeabi_dcmpeq>
  40c2aa:	2800      	cmp	r0, #0
  40c2ac:	f47f ae85 	bne.w	40bfba <_dtoa_r+0x14a>
  40c2b0:	9b02      	ldr	r3, [sp, #8]
  40c2b2:	3b01      	subs	r3, #1
  40c2b4:	9302      	str	r3, [sp, #8]
  40c2b6:	e680      	b.n	40bfba <_dtoa_r+0x14a>
  40c2b8:	9a07      	ldr	r2, [sp, #28]
  40c2ba:	9b02      	ldr	r3, [sp, #8]
  40c2bc:	1ad2      	subs	r2, r2, r3
  40c2be:	425b      	negs	r3, r3
  40c2c0:	930a      	str	r3, [sp, #40]	; 0x28
  40c2c2:	2300      	movs	r3, #0
  40c2c4:	9207      	str	r2, [sp, #28]
  40c2c6:	930c      	str	r3, [sp, #48]	; 0x30
  40c2c8:	e6a0      	b.n	40c00c <_dtoa_r+0x19c>
  40c2ca:	425b      	negs	r3, r3
  40c2cc:	9307      	str	r3, [sp, #28]
  40c2ce:	2300      	movs	r3, #0
  40c2d0:	9303      	str	r3, [sp, #12]
  40c2d2:	e690      	b.n	40bff6 <_dtoa_r+0x186>
  40c2d4:	900d      	str	r0, [sp, #52]	; 0x34
  40c2d6:	e686      	b.n	40bfe6 <_dtoa_r+0x176>
  40c2d8:	4bbd      	ldr	r3, [pc, #756]	; (40c5d0 <_dtoa_r+0x760>)
  40c2da:	1b5b      	subs	r3, r3, r5
  40c2dc:	fa0a f003 	lsl.w	r0, sl, r3
  40c2e0:	e638      	b.n	40bf54 <_dtoa_r+0xe4>
  40c2e2:	2100      	movs	r1, #0
  40c2e4:	f04f 32ff 	mov.w	r2, #4294967295
  40c2e8:	9123      	str	r1, [sp, #140]	; 0x8c
  40c2ea:	2101      	movs	r1, #1
  40c2ec:	9204      	str	r2, [sp, #16]
  40c2ee:	910b      	str	r1, [sp, #44]	; 0x2c
  40c2f0:	9210      	str	r2, [sp, #64]	; 0x40
  40c2f2:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40c2f4:	2a01      	cmp	r2, #1
  40c2f6:	f340 8460 	ble.w	40cbba <_dtoa_r+0xd4a>
  40c2fa:	9b04      	ldr	r3, [sp, #16]
  40c2fc:	1e5e      	subs	r6, r3, #1
  40c2fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c300:	42b3      	cmp	r3, r6
  40c302:	f2c0 8405 	blt.w	40cb10 <_dtoa_r+0xca0>
  40c306:	1b9e      	subs	r6, r3, r6
  40c308:	9b04      	ldr	r3, [sp, #16]
  40c30a:	2b00      	cmp	r3, #0
  40c30c:	f2c0 8461 	blt.w	40cbd2 <_dtoa_r+0xd62>
  40c310:	9d07      	ldr	r5, [sp, #28]
  40c312:	9b04      	ldr	r3, [sp, #16]
  40c314:	9a07      	ldr	r2, [sp, #28]
  40c316:	4620      	mov	r0, r4
  40c318:	2101      	movs	r1, #1
  40c31a:	441a      	add	r2, r3
  40c31c:	9207      	str	r2, [sp, #28]
  40c31e:	9a03      	ldr	r2, [sp, #12]
  40c320:	441a      	add	r2, r3
  40c322:	9203      	str	r2, [sp, #12]
  40c324:	f001 fbb2 	bl	40da8c <__i2b>
  40c328:	9008      	str	r0, [sp, #32]
  40c32a:	e705      	b.n	40c138 <_dtoa_r+0x2c8>
  40c32c:	2301      	movs	r3, #1
  40c32e:	930b      	str	r3, [sp, #44]	; 0x2c
  40c330:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40c332:	2b00      	cmp	r3, #0
  40c334:	f340 83df 	ble.w	40caf6 <_dtoa_r+0xc86>
  40c338:	2b0e      	cmp	r3, #14
  40c33a:	bf8c      	ite	hi
  40c33c:	2500      	movhi	r5, #0
  40c33e:	f005 0501 	andls.w	r5, r5, #1
  40c342:	461e      	mov	r6, r3
  40c344:	9310      	str	r3, [sp, #64]	; 0x40
  40c346:	9304      	str	r3, [sp, #16]
  40c348:	2100      	movs	r1, #0
  40c34a:	2e17      	cmp	r6, #23
  40c34c:	6461      	str	r1, [r4, #68]	; 0x44
  40c34e:	d909      	bls.n	40c364 <_dtoa_r+0x4f4>
  40c350:	2201      	movs	r2, #1
  40c352:	2304      	movs	r3, #4
  40c354:	005b      	lsls	r3, r3, #1
  40c356:	4611      	mov	r1, r2
  40c358:	3201      	adds	r2, #1
  40c35a:	f103 0014 	add.w	r0, r3, #20
  40c35e:	42b0      	cmp	r0, r6
  40c360:	d9f8      	bls.n	40c354 <_dtoa_r+0x4e4>
  40c362:	6461      	str	r1, [r4, #68]	; 0x44
  40c364:	4620      	mov	r0, r4
  40c366:	f001 fac9 	bl	40d8fc <_Balloc>
  40c36a:	9005      	str	r0, [sp, #20]
  40c36c:	6420      	str	r0, [r4, #64]	; 0x40
  40c36e:	2d00      	cmp	r5, #0
  40c370:	f43f ae8c 	beq.w	40c08c <_dtoa_r+0x21c>
  40c374:	9802      	ldr	r0, [sp, #8]
  40c376:	2800      	cmp	r0, #0
  40c378:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
  40c37c:	f340 8233 	ble.w	40c7e6 <_dtoa_r+0x976>
  40c380:	4a94      	ldr	r2, [pc, #592]	; (40c5d4 <_dtoa_r+0x764>)
  40c382:	f000 030f 	and.w	r3, r0, #15
  40c386:	1105      	asrs	r5, r0, #4
  40c388:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40c38c:	06ea      	lsls	r2, r5, #27
  40c38e:	e9d3 6700 	ldrd	r6, r7, [r3]
  40c392:	f140 821c 	bpl.w	40c7ce <_dtoa_r+0x95e>
  40c396:	4b90      	ldr	r3, [pc, #576]	; (40c5d8 <_dtoa_r+0x768>)
  40c398:	4650      	mov	r0, sl
  40c39a:	4659      	mov	r1, fp
  40c39c:	f005 050f 	and.w	r5, r5, #15
  40c3a0:	f04f 0803 	mov.w	r8, #3
  40c3a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40c3a8:	f7fc fa70 	bl	40888c <__aeabi_ddiv>
  40c3ac:	4682      	mov	sl, r0
  40c3ae:	468b      	mov	fp, r1
  40c3b0:	b18d      	cbz	r5, 40c3d6 <_dtoa_r+0x566>
  40c3b2:	f8df 9224 	ldr.w	r9, [pc, #548]	; 40c5d8 <_dtoa_r+0x768>
  40c3b6:	07eb      	lsls	r3, r5, #31
  40c3b8:	4630      	mov	r0, r6
  40c3ba:	4639      	mov	r1, r7
  40c3bc:	d507      	bpl.n	40c3ce <_dtoa_r+0x55e>
  40c3be:	f108 0801 	add.w	r8, r8, #1
  40c3c2:	e9d9 2300 	ldrd	r2, r3, [r9]
  40c3c6:	f7fc f937 	bl	408638 <__aeabi_dmul>
  40c3ca:	4606      	mov	r6, r0
  40c3cc:	460f      	mov	r7, r1
  40c3ce:	106d      	asrs	r5, r5, #1
  40c3d0:	f109 0908 	add.w	r9, r9, #8
  40c3d4:	d1ef      	bne.n	40c3b6 <_dtoa_r+0x546>
  40c3d6:	4650      	mov	r0, sl
  40c3d8:	4659      	mov	r1, fp
  40c3da:	4632      	mov	r2, r6
  40c3dc:	463b      	mov	r3, r7
  40c3de:	f7fc fa55 	bl	40888c <__aeabi_ddiv>
  40c3e2:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40c3e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40c3e8:	b143      	cbz	r3, 40c3fc <_dtoa_r+0x58c>
  40c3ea:	2200      	movs	r2, #0
  40c3ec:	4b7b      	ldr	r3, [pc, #492]	; (40c5dc <_dtoa_r+0x76c>)
  40c3ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40c3f2:	f7fc fb93 	bl	408b1c <__aeabi_dcmplt>
  40c3f6:	2800      	cmp	r0, #0
  40c3f8:	f040 8393 	bne.w	40cb22 <_dtoa_r+0xcb2>
  40c3fc:	4640      	mov	r0, r8
  40c3fe:	f7fc f8b5 	bl	40856c <__aeabi_i2d>
  40c402:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  40c406:	f7fc f917 	bl	408638 <__aeabi_dmul>
  40c40a:	4b75      	ldr	r3, [pc, #468]	; (40c5e0 <_dtoa_r+0x770>)
  40c40c:	2200      	movs	r2, #0
  40c40e:	f7fb ff61 	bl	4082d4 <__adddf3>
  40c412:	9b04      	ldr	r3, [sp, #16]
  40c414:	4606      	mov	r6, r0
  40c416:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40c41a:	2b00      	cmp	r3, #0
  40c41c:	f000 8161 	beq.w	40c6e2 <_dtoa_r+0x872>
  40c420:	9b02      	ldr	r3, [sp, #8]
  40c422:	f8dd c010 	ldr.w	ip, [sp, #16]
  40c426:	9314      	str	r3, [sp, #80]	; 0x50
  40c428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40c42a:	2b00      	cmp	r3, #0
  40c42c:	f000 820b 	beq.w	40c846 <_dtoa_r+0x9d6>
  40c430:	4b68      	ldr	r3, [pc, #416]	; (40c5d4 <_dtoa_r+0x764>)
  40c432:	2000      	movs	r0, #0
  40c434:	9a05      	ldr	r2, [sp, #20]
  40c436:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
  40c43a:	496a      	ldr	r1, [pc, #424]	; (40c5e4 <_dtoa_r+0x774>)
  40c43c:	1c55      	adds	r5, r2, #1
  40c43e:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40c442:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40c446:	f7fc fa21 	bl	40888c <__aeabi_ddiv>
  40c44a:	4632      	mov	r2, r6
  40c44c:	463b      	mov	r3, r7
  40c44e:	f7fb ff3f 	bl	4082d0 <__aeabi_dsub>
  40c452:	4682      	mov	sl, r0
  40c454:	468b      	mov	fp, r1
  40c456:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40c45a:	4649      	mov	r1, r9
  40c45c:	4640      	mov	r0, r8
  40c45e:	f7fc fb85 	bl	408b6c <__aeabi_d2iz>
  40c462:	4606      	mov	r6, r0
  40c464:	f7fc f882 	bl	40856c <__aeabi_i2d>
  40c468:	4602      	mov	r2, r0
  40c46a:	3630      	adds	r6, #48	; 0x30
  40c46c:	460b      	mov	r3, r1
  40c46e:	4640      	mov	r0, r8
  40c470:	4649      	mov	r1, r9
  40c472:	f7fb ff2d 	bl	4082d0 <__aeabi_dsub>
  40c476:	9f05      	ldr	r7, [sp, #20]
  40c478:	4680      	mov	r8, r0
  40c47a:	4689      	mov	r9, r1
  40c47c:	b2f6      	uxtb	r6, r6
  40c47e:	4650      	mov	r0, sl
  40c480:	4659      	mov	r1, fp
  40c482:	4642      	mov	r2, r8
  40c484:	464b      	mov	r3, r9
  40c486:	703e      	strb	r6, [r7, #0]
  40c488:	f7fc fb66 	bl	408b58 <__aeabi_dcmpgt>
  40c48c:	2800      	cmp	r0, #0
  40c48e:	f040 8243 	bne.w	40c918 <_dtoa_r+0xaa8>
  40c492:	4642      	mov	r2, r8
  40c494:	464b      	mov	r3, r9
  40c496:	2000      	movs	r0, #0
  40c498:	4950      	ldr	r1, [pc, #320]	; (40c5dc <_dtoa_r+0x76c>)
  40c49a:	f7fb ff19 	bl	4082d0 <__aeabi_dsub>
  40c49e:	4602      	mov	r2, r0
  40c4a0:	460b      	mov	r3, r1
  40c4a2:	4650      	mov	r0, sl
  40c4a4:	4659      	mov	r1, fp
  40c4a6:	f7fc fb57 	bl	408b58 <__aeabi_dcmpgt>
  40c4aa:	2800      	cmp	r0, #0
  40c4ac:	f040 80eb 	bne.w	40c686 <_dtoa_r+0x816>
  40c4b0:	f8dd c048 	ldr.w	ip, [sp, #72]	; 0x48
  40c4b4:	f1bc 0f01 	cmp.w	ip, #1
  40c4b8:	f340 8192 	ble.w	40c7e0 <_dtoa_r+0x970>
  40c4bc:	9f05      	ldr	r7, [sp, #20]
  40c4be:	9412      	str	r4, [sp, #72]	; 0x48
  40c4c0:	4467      	add	r7, ip
  40c4c2:	9708      	str	r7, [sp, #32]
  40c4c4:	e00e      	b.n	40c4e4 <_dtoa_r+0x674>
  40c4c6:	2000      	movs	r0, #0
  40c4c8:	4944      	ldr	r1, [pc, #272]	; (40c5dc <_dtoa_r+0x76c>)
  40c4ca:	f7fb ff01 	bl	4082d0 <__aeabi_dsub>
  40c4ce:	4652      	mov	r2, sl
  40c4d0:	465b      	mov	r3, fp
  40c4d2:	f7fc fb23 	bl	408b1c <__aeabi_dcmplt>
  40c4d6:	2800      	cmp	r0, #0
  40c4d8:	f040 83a1 	bne.w	40cc1e <_dtoa_r+0xdae>
  40c4dc:	9b08      	ldr	r3, [sp, #32]
  40c4de:	429d      	cmp	r5, r3
  40c4e0:	f000 817d 	beq.w	40c7de <_dtoa_r+0x96e>
  40c4e4:	4650      	mov	r0, sl
  40c4e6:	4659      	mov	r1, fp
  40c4e8:	2200      	movs	r2, #0
  40c4ea:	4b3f      	ldr	r3, [pc, #252]	; (40c5e8 <_dtoa_r+0x778>)
  40c4ec:	f7fc f8a4 	bl	408638 <__aeabi_dmul>
  40c4f0:	2200      	movs	r2, #0
  40c4f2:	4b3d      	ldr	r3, [pc, #244]	; (40c5e8 <_dtoa_r+0x778>)
  40c4f4:	4682      	mov	sl, r0
  40c4f6:	468b      	mov	fp, r1
  40c4f8:	4640      	mov	r0, r8
  40c4fa:	4649      	mov	r1, r9
  40c4fc:	f7fc f89c 	bl	408638 <__aeabi_dmul>
  40c500:	4606      	mov	r6, r0
  40c502:	460f      	mov	r7, r1
  40c504:	f7fc fb32 	bl	408b6c <__aeabi_d2iz>
  40c508:	4604      	mov	r4, r0
  40c50a:	f7fc f82f 	bl	40856c <__aeabi_i2d>
  40c50e:	4602      	mov	r2, r0
  40c510:	460b      	mov	r3, r1
  40c512:	3430      	adds	r4, #48	; 0x30
  40c514:	4630      	mov	r0, r6
  40c516:	4639      	mov	r1, r7
  40c518:	b2e6      	uxtb	r6, r4
  40c51a:	f7fb fed9 	bl	4082d0 <__aeabi_dsub>
  40c51e:	4680      	mov	r8, r0
  40c520:	4689      	mov	r9, r1
  40c522:	4652      	mov	r2, sl
  40c524:	465b      	mov	r3, fp
  40c526:	f805 6b01 	strb.w	r6, [r5], #1
  40c52a:	f7fc faf7 	bl	408b1c <__aeabi_dcmplt>
  40c52e:	4642      	mov	r2, r8
  40c530:	464b      	mov	r3, r9
  40c532:	2800      	cmp	r0, #0
  40c534:	d0c7      	beq.n	40c4c6 <_dtoa_r+0x656>
  40c536:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40c538:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40c53a:	9302      	str	r3, [sp, #8]
  40c53c:	e69b      	b.n	40c276 <_dtoa_r+0x406>
  40c53e:	2300      	movs	r3, #0
  40c540:	930b      	str	r3, [sp, #44]	; 0x2c
  40c542:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40c544:	9a02      	ldr	r2, [sp, #8]
  40c546:	4413      	add	r3, r2
  40c548:	9310      	str	r3, [sp, #64]	; 0x40
  40c54a:	3301      	adds	r3, #1
  40c54c:	2b00      	cmp	r3, #0
  40c54e:	9304      	str	r3, [sp, #16]
  40c550:	f340 82c9 	ble.w	40cae6 <_dtoa_r+0xc76>
  40c554:	9e04      	ldr	r6, [sp, #16]
  40c556:	2e0e      	cmp	r6, #14
  40c558:	bf8c      	ite	hi
  40c55a:	2500      	movhi	r5, #0
  40c55c:	f005 0501 	andls.w	r5, r5, #1
  40c560:	e6f2      	b.n	40c348 <_dtoa_r+0x4d8>
  40c562:	2300      	movs	r3, #0
  40c564:	930b      	str	r3, [sp, #44]	; 0x2c
  40c566:	e6e3      	b.n	40c330 <_dtoa_r+0x4c0>
  40c568:	9905      	ldr	r1, [sp, #20]
  40c56a:	4642      	mov	r2, r8
  40c56c:	464b      	mov	r3, r9
  40c56e:	4650      	mov	r0, sl
  40c570:	1c4d      	adds	r5, r1, #1
  40c572:	4659      	mov	r1, fp
  40c574:	f7fc f98a 	bl	40888c <__aeabi_ddiv>
  40c578:	4656      	mov	r6, sl
  40c57a:	f7fc faf7 	bl	408b6c <__aeabi_d2iz>
  40c57e:	4682      	mov	sl, r0
  40c580:	f7fb fff4 	bl	40856c <__aeabi_i2d>
  40c584:	4642      	mov	r2, r8
  40c586:	464b      	mov	r3, r9
  40c588:	f7fc f856 	bl	408638 <__aeabi_dmul>
  40c58c:	4602      	mov	r2, r0
  40c58e:	460b      	mov	r3, r1
  40c590:	4630      	mov	r0, r6
  40c592:	4659      	mov	r1, fp
  40c594:	f7fb fe9c 	bl	4082d0 <__aeabi_dsub>
  40c598:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  40c59c:	9a05      	ldr	r2, [sp, #20]
  40c59e:	4606      	mov	r6, r0
  40c5a0:	460f      	mov	r7, r1
  40c5a2:	7013      	strb	r3, [r2, #0]
  40c5a4:	9b04      	ldr	r3, [sp, #16]
  40c5a6:	2b01      	cmp	r3, #1
  40c5a8:	d04d      	beq.n	40c646 <_dtoa_r+0x7d6>
  40c5aa:	2200      	movs	r2, #0
  40c5ac:	4b0e      	ldr	r3, [pc, #56]	; (40c5e8 <_dtoa_r+0x778>)
  40c5ae:	f7fc f843 	bl	408638 <__aeabi_dmul>
  40c5b2:	2200      	movs	r2, #0
  40c5b4:	2300      	movs	r3, #0
  40c5b6:	4606      	mov	r6, r0
  40c5b8:	460f      	mov	r7, r1
  40c5ba:	f7fc faa5 	bl	408b08 <__aeabi_dcmpeq>
  40c5be:	2800      	cmp	r0, #0
  40c5c0:	f47f ae59 	bne.w	40c276 <_dtoa_r+0x406>
  40c5c4:	9403      	str	r4, [sp, #12]
  40c5c6:	f8dd b014 	ldr.w	fp, [sp, #20]
  40c5ca:	9c04      	ldr	r4, [sp, #16]
  40c5cc:	e019      	b.n	40c602 <_dtoa_r+0x792>
  40c5ce:	bf00      	nop
  40c5d0:	fffffbee 	.word	0xfffffbee
  40c5d4:	0040fc80 	.word	0x0040fc80
  40c5d8:	0040fd58 	.word	0x0040fd58
  40c5dc:	3ff00000 	.word	0x3ff00000
  40c5e0:	401c0000 	.word	0x401c0000
  40c5e4:	3fe00000 	.word	0x3fe00000
  40c5e8:	40240000 	.word	0x40240000
  40c5ec:	f7fc f824 	bl	408638 <__aeabi_dmul>
  40c5f0:	2200      	movs	r2, #0
  40c5f2:	2300      	movs	r3, #0
  40c5f4:	4606      	mov	r6, r0
  40c5f6:	460f      	mov	r7, r1
  40c5f8:	f7fc fa86 	bl	408b08 <__aeabi_dcmpeq>
  40c5fc:	2800      	cmp	r0, #0
  40c5fe:	f040 82e5 	bne.w	40cbcc <_dtoa_r+0xd5c>
  40c602:	4642      	mov	r2, r8
  40c604:	464b      	mov	r3, r9
  40c606:	4630      	mov	r0, r6
  40c608:	4639      	mov	r1, r7
  40c60a:	f7fc f93f 	bl	40888c <__aeabi_ddiv>
  40c60e:	f7fc faad 	bl	408b6c <__aeabi_d2iz>
  40c612:	4682      	mov	sl, r0
  40c614:	f7fb ffaa 	bl	40856c <__aeabi_i2d>
  40c618:	4642      	mov	r2, r8
  40c61a:	464b      	mov	r3, r9
  40c61c:	f7fc f80c 	bl	408638 <__aeabi_dmul>
  40c620:	4602      	mov	r2, r0
  40c622:	460b      	mov	r3, r1
  40c624:	4630      	mov	r0, r6
  40c626:	4639      	mov	r1, r7
  40c628:	f7fb fe52 	bl	4082d0 <__aeabi_dsub>
  40c62c:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  40c630:	4606      	mov	r6, r0
  40c632:	460f      	mov	r7, r1
  40c634:	f805 eb01 	strb.w	lr, [r5], #1
  40c638:	ebcb 0e05 	rsb	lr, fp, r5
  40c63c:	2200      	movs	r2, #0
  40c63e:	4bb8      	ldr	r3, [pc, #736]	; (40c920 <_dtoa_r+0xab0>)
  40c640:	4574      	cmp	r4, lr
  40c642:	d1d3      	bne.n	40c5ec <_dtoa_r+0x77c>
  40c644:	9c03      	ldr	r4, [sp, #12]
  40c646:	4632      	mov	r2, r6
  40c648:	463b      	mov	r3, r7
  40c64a:	4630      	mov	r0, r6
  40c64c:	4639      	mov	r1, r7
  40c64e:	f7fb fe41 	bl	4082d4 <__adddf3>
  40c652:	4606      	mov	r6, r0
  40c654:	460f      	mov	r7, r1
  40c656:	4640      	mov	r0, r8
  40c658:	4649      	mov	r1, r9
  40c65a:	4632      	mov	r2, r6
  40c65c:	463b      	mov	r3, r7
  40c65e:	f7fc fa5d 	bl	408b1c <__aeabi_dcmplt>
  40c662:	b960      	cbnz	r0, 40c67e <_dtoa_r+0x80e>
  40c664:	4640      	mov	r0, r8
  40c666:	4649      	mov	r1, r9
  40c668:	4632      	mov	r2, r6
  40c66a:	463b      	mov	r3, r7
  40c66c:	f7fc fa4c 	bl	408b08 <__aeabi_dcmpeq>
  40c670:	2800      	cmp	r0, #0
  40c672:	f43f ae00 	beq.w	40c276 <_dtoa_r+0x406>
  40c676:	f01a 0f01 	tst.w	sl, #1
  40c67a:	f43f adfc 	beq.w	40c276 <_dtoa_r+0x406>
  40c67e:	9b02      	ldr	r3, [sp, #8]
  40c680:	9314      	str	r3, [sp, #80]	; 0x50
  40c682:	f815 6c01 	ldrb.w	r6, [r5, #-1]
  40c686:	1e6a      	subs	r2, r5, #1
  40c688:	9b05      	ldr	r3, [sp, #20]
  40c68a:	e004      	b.n	40c696 <_dtoa_r+0x826>
  40c68c:	429a      	cmp	r2, r3
  40c68e:	f000 8277 	beq.w	40cb80 <_dtoa_r+0xd10>
  40c692:	f812 6d01 	ldrb.w	r6, [r2, #-1]!
  40c696:	2e39      	cmp	r6, #57	; 0x39
  40c698:	f102 0501 	add.w	r5, r2, #1
  40c69c:	d0f6      	beq.n	40c68c <_dtoa_r+0x81c>
  40c69e:	1c73      	adds	r3, r6, #1
  40c6a0:	9914      	ldr	r1, [sp, #80]	; 0x50
  40c6a2:	b2db      	uxtb	r3, r3
  40c6a4:	9102      	str	r1, [sp, #8]
  40c6a6:	7013      	strb	r3, [r2, #0]
  40c6a8:	e5e5      	b.n	40c276 <_dtoa_r+0x406>
  40c6aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40c6ac:	2b01      	cmp	r3, #1
  40c6ae:	f340 8161 	ble.w	40c974 <_dtoa_r+0xb04>
  40c6b2:	f04f 0800 	mov.w	r8, #0
  40c6b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40c6b8:	2b00      	cmp	r3, #0
  40c6ba:	f47f ad80 	bne.w	40c1be <_dtoa_r+0x34e>
  40c6be:	2001      	movs	r0, #1
  40c6c0:	e585      	b.n	40c1ce <_dtoa_r+0x35e>
  40c6c2:	4640      	mov	r0, r8
  40c6c4:	f7fb ff52 	bl	40856c <__aeabi_i2d>
  40c6c8:	4602      	mov	r2, r0
  40c6ca:	460b      	mov	r3, r1
  40c6cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40c6d0:	f7fb ffb2 	bl	408638 <__aeabi_dmul>
  40c6d4:	2200      	movs	r2, #0
  40c6d6:	4b93      	ldr	r3, [pc, #588]	; (40c924 <_dtoa_r+0xab4>)
  40c6d8:	f7fb fdfc 	bl	4082d4 <__adddf3>
  40c6dc:	4606      	mov	r6, r0
  40c6de:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40c6e2:	2200      	movs	r2, #0
  40c6e4:	4b90      	ldr	r3, [pc, #576]	; (40c928 <_dtoa_r+0xab8>)
  40c6e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40c6ea:	f7fb fdf1 	bl	4082d0 <__aeabi_dsub>
  40c6ee:	4632      	mov	r2, r6
  40c6f0:	463b      	mov	r3, r7
  40c6f2:	4680      	mov	r8, r0
  40c6f4:	4689      	mov	r9, r1
  40c6f6:	f7fc fa2f 	bl	408b58 <__aeabi_dcmpgt>
  40c6fa:	4605      	mov	r5, r0
  40c6fc:	2800      	cmp	r0, #0
  40c6fe:	f040 809f 	bne.w	40c840 <_dtoa_r+0x9d0>
  40c702:	4632      	mov	r2, r6
  40c704:	4640      	mov	r0, r8
  40c706:	4649      	mov	r1, r9
  40c708:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  40c70c:	f7fc fa06 	bl	408b1c <__aeabi_dcmplt>
  40c710:	2800      	cmp	r0, #0
  40c712:	d065      	beq.n	40c7e0 <_dtoa_r+0x970>
  40c714:	462f      	mov	r7, r5
  40c716:	9508      	str	r5, [sp, #32]
  40c718:	e4df      	b.n	40c0da <_dtoa_r+0x26a>
  40c71a:	201c      	movs	r0, #28
  40c71c:	e564      	b.n	40c1e8 <_dtoa_r+0x378>
  40c71e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40c720:	2b00      	cmp	r3, #0
  40c722:	f040 814f 	bne.w	40c9c4 <_dtoa_r+0xb54>
  40c726:	f8dd a014 	ldr.w	sl, [sp, #20]
  40c72a:	9e06      	ldr	r6, [sp, #24]
  40c72c:	4655      	mov	r5, sl
  40c72e:	f8dd 8010 	ldr.w	r8, [sp, #16]
  40c732:	e002      	b.n	40c73a <_dtoa_r+0x8ca>
  40c734:	f001 f914 	bl	40d960 <__multadd>
  40c738:	4606      	mov	r6, r0
  40c73a:	4639      	mov	r1, r7
  40c73c:	4630      	mov	r0, r6
  40c73e:	f7ff faf7 	bl	40bd30 <quorem>
  40c742:	f100 0930 	add.w	r9, r0, #48	; 0x30
  40c746:	4631      	mov	r1, r6
  40c748:	4620      	mov	r0, r4
  40c74a:	f805 9b01 	strb.w	r9, [r5], #1
  40c74e:	ebca 0e05 	rsb	lr, sl, r5
  40c752:	220a      	movs	r2, #10
  40c754:	2300      	movs	r3, #0
  40c756:	45c6      	cmp	lr, r8
  40c758:	dbec      	blt.n	40c734 <_dtoa_r+0x8c4>
  40c75a:	9b05      	ldr	r3, [sp, #20]
  40c75c:	f04f 0a00 	mov.w	sl, #0
  40c760:	9a04      	ldr	r2, [sp, #16]
  40c762:	9606      	str	r6, [sp, #24]
  40c764:	2a01      	cmp	r2, #1
  40c766:	bfac      	ite	ge
  40c768:	189b      	addge	r3, r3, r2
  40c76a:	3301      	addlt	r3, #1
  40c76c:	461d      	mov	r5, r3
  40c76e:	9906      	ldr	r1, [sp, #24]
  40c770:	2201      	movs	r2, #1
  40c772:	4620      	mov	r0, r4
  40c774:	f001 fa86 	bl	40dc84 <__lshift>
  40c778:	4639      	mov	r1, r7
  40c77a:	9006      	str	r0, [sp, #24]
  40c77c:	f001 fadc 	bl	40dd38 <__mcmp>
  40c780:	2800      	cmp	r0, #0
  40c782:	f340 824e 	ble.w	40cc22 <_dtoa_r+0xdb2>
  40c786:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40c78a:	1e6b      	subs	r3, r5, #1
  40c78c:	9905      	ldr	r1, [sp, #20]
  40c78e:	e004      	b.n	40c79a <_dtoa_r+0x92a>
  40c790:	428b      	cmp	r3, r1
  40c792:	f000 820b 	beq.w	40cbac <_dtoa_r+0xd3c>
  40c796:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40c79a:	2a39      	cmp	r2, #57	; 0x39
  40c79c:	f103 0501 	add.w	r5, r3, #1
  40c7a0:	d0f6      	beq.n	40c790 <_dtoa_r+0x920>
  40c7a2:	3201      	adds	r2, #1
  40c7a4:	701a      	strb	r2, [r3, #0]
  40c7a6:	4639      	mov	r1, r7
  40c7a8:	4620      	mov	r0, r4
  40c7aa:	f001 f8cf 	bl	40d94c <_Bfree>
  40c7ae:	9b08      	ldr	r3, [sp, #32]
  40c7b0:	2b00      	cmp	r3, #0
  40c7b2:	f43f ad60 	beq.w	40c276 <_dtoa_r+0x406>
  40c7b6:	459a      	cmp	sl, r3
  40c7b8:	f43f ad59 	beq.w	40c26e <_dtoa_r+0x3fe>
  40c7bc:	f1ba 0f00 	cmp.w	sl, #0
  40c7c0:	f43f ad55 	beq.w	40c26e <_dtoa_r+0x3fe>
  40c7c4:	4651      	mov	r1, sl
  40c7c6:	4620      	mov	r0, r4
  40c7c8:	f001 f8c0 	bl	40d94c <_Bfree>
  40c7cc:	e54f      	b.n	40c26e <_dtoa_r+0x3fe>
  40c7ce:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40c7d2:	f04f 0802 	mov.w	r8, #2
  40c7d6:	e5eb      	b.n	40c3b0 <_dtoa_r+0x540>
  40c7d8:	9805      	ldr	r0, [sp, #20]
  40c7da:	f7ff bb7a 	b.w	40bed2 <_dtoa_r+0x62>
  40c7de:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40c7e0:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40c7e4:	e452      	b.n	40c08c <_dtoa_r+0x21c>
  40c7e6:	9b02      	ldr	r3, [sp, #8]
  40c7e8:	425d      	negs	r5, r3
  40c7ea:	2d00      	cmp	r5, #0
  40c7ec:	f000 81c1 	beq.w	40cb72 <_dtoa_r+0xd02>
  40c7f0:	f005 020f 	and.w	r2, r5, #15
  40c7f4:	4b4d      	ldr	r3, [pc, #308]	; (40c92c <_dtoa_r+0xabc>)
  40c7f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40c7fa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  40c7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  40c802:	f7fb ff19 	bl	408638 <__aeabi_dmul>
  40c806:	112d      	asrs	r5, r5, #4
  40c808:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40c80c:	f000 8275 	beq.w	40ccfa <_dtoa_r+0xe8a>
  40c810:	4e47      	ldr	r6, [pc, #284]	; (40c930 <_dtoa_r+0xac0>)
  40c812:	f04f 0802 	mov.w	r8, #2
  40c816:	4602      	mov	r2, r0
  40c818:	460b      	mov	r3, r1
  40c81a:	07ef      	lsls	r7, r5, #31
  40c81c:	4610      	mov	r0, r2
  40c81e:	4619      	mov	r1, r3
  40c820:	d507      	bpl.n	40c832 <_dtoa_r+0x9c2>
  40c822:	f108 0801 	add.w	r8, r8, #1
  40c826:	e9d6 2300 	ldrd	r2, r3, [r6]
  40c82a:	f7fb ff05 	bl	408638 <__aeabi_dmul>
  40c82e:	4602      	mov	r2, r0
  40c830:	460b      	mov	r3, r1
  40c832:	106d      	asrs	r5, r5, #1
  40c834:	f106 0608 	add.w	r6, r6, #8
  40c838:	d1ef      	bne.n	40c81a <_dtoa_r+0x9aa>
  40c83a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40c83e:	e5d2      	b.n	40c3e6 <_dtoa_r+0x576>
  40c840:	2700      	movs	r7, #0
  40c842:	9708      	str	r7, [sp, #32]
  40c844:	e506      	b.n	40c254 <_dtoa_r+0x3e4>
  40c846:	f10c 3bff 	add.w	fp, ip, #4294967295
  40c84a:	4938      	ldr	r1, [pc, #224]	; (40c92c <_dtoa_r+0xabc>)
  40c84c:	4632      	mov	r2, r6
  40c84e:	463b      	mov	r3, r7
  40c850:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  40c854:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
  40c858:	9f05      	ldr	r7, [sp, #20]
  40c85a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40c85e:	f7fb feeb 	bl	408638 <__aeabi_dmul>
  40c862:	1c7d      	adds	r5, r7, #1
  40c864:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40c868:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40c86c:	4649      	mov	r1, r9
  40c86e:	4640      	mov	r0, r8
  40c870:	f7fc f97c 	bl	408b6c <__aeabi_d2iz>
  40c874:	4606      	mov	r6, r0
  40c876:	f7fb fe79 	bl	40856c <__aeabi_i2d>
  40c87a:	4602      	mov	r2, r0
  40c87c:	460b      	mov	r3, r1
  40c87e:	4640      	mov	r0, r8
  40c880:	4649      	mov	r1, r9
  40c882:	3630      	adds	r6, #48	; 0x30
  40c884:	f7fb fd24 	bl	4082d0 <__aeabi_dsub>
  40c888:	f8dd c054 	ldr.w	ip, [sp, #84]	; 0x54
  40c88c:	4680      	mov	r8, r0
  40c88e:	4689      	mov	r9, r1
  40c890:	f1bc 0f01 	cmp.w	ip, #1
  40c894:	703e      	strb	r6, [r7, #0]
  40c896:	d020      	beq.n	40c8da <_dtoa_r+0xa6a>
  40c898:	9b05      	ldr	r3, [sp, #20]
  40c89a:	4640      	mov	r0, r8
  40c89c:	46aa      	mov	sl, r5
  40c89e:	46a8      	mov	r8, r5
  40c8a0:	eb03 070c 	add.w	r7, r3, ip
  40c8a4:	46b9      	mov	r9, r7
  40c8a6:	2200      	movs	r2, #0
  40c8a8:	4b1d      	ldr	r3, [pc, #116]	; (40c920 <_dtoa_r+0xab0>)
  40c8aa:	f7fb fec5 	bl	408638 <__aeabi_dmul>
  40c8ae:	460f      	mov	r7, r1
  40c8b0:	4606      	mov	r6, r0
  40c8b2:	f7fc f95b 	bl	408b6c <__aeabi_d2iz>
  40c8b6:	4605      	mov	r5, r0
  40c8b8:	f7fb fe58 	bl	40856c <__aeabi_i2d>
  40c8bc:	4602      	mov	r2, r0
  40c8be:	460b      	mov	r3, r1
  40c8c0:	3530      	adds	r5, #48	; 0x30
  40c8c2:	4630      	mov	r0, r6
  40c8c4:	4639      	mov	r1, r7
  40c8c6:	f7fb fd03 	bl	4082d0 <__aeabi_dsub>
  40c8ca:	f80a 5b01 	strb.w	r5, [sl], #1
  40c8ce:	45ca      	cmp	sl, r9
  40c8d0:	d1e9      	bne.n	40c8a6 <_dtoa_r+0xa36>
  40c8d2:	4645      	mov	r5, r8
  40c8d4:	4689      	mov	r9, r1
  40c8d6:	4680      	mov	r8, r0
  40c8d8:	445d      	add	r5, fp
  40c8da:	2200      	movs	r2, #0
  40c8dc:	4b15      	ldr	r3, [pc, #84]	; (40c934 <_dtoa_r+0xac4>)
  40c8de:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40c8e2:	f7fb fcf7 	bl	4082d4 <__adddf3>
  40c8e6:	4642      	mov	r2, r8
  40c8e8:	464b      	mov	r3, r9
  40c8ea:	f7fc f917 	bl	408b1c <__aeabi_dcmplt>
  40c8ee:	2800      	cmp	r0, #0
  40c8f0:	f47f aec7 	bne.w	40c682 <_dtoa_r+0x812>
  40c8f4:	2000      	movs	r0, #0
  40c8f6:	490f      	ldr	r1, [pc, #60]	; (40c934 <_dtoa_r+0xac4>)
  40c8f8:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40c8fc:	f7fb fce8 	bl	4082d0 <__aeabi_dsub>
  40c900:	4642      	mov	r2, r8
  40c902:	464b      	mov	r3, r9
  40c904:	f7fc f928 	bl	408b58 <__aeabi_dcmpgt>
  40c908:	b908      	cbnz	r0, 40c90e <_dtoa_r+0xa9e>
  40c90a:	e769      	b.n	40c7e0 <_dtoa_r+0x970>
  40c90c:	4615      	mov	r5, r2
  40c90e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40c912:	1e6a      	subs	r2, r5, #1
  40c914:	2b30      	cmp	r3, #48	; 0x30
  40c916:	d0f9      	beq.n	40c90c <_dtoa_r+0xa9c>
  40c918:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40c91a:	9302      	str	r3, [sp, #8]
  40c91c:	e4ab      	b.n	40c276 <_dtoa_r+0x406>
  40c91e:	bf00      	nop
  40c920:	40240000 	.word	0x40240000
  40c924:	401c0000 	.word	0x401c0000
  40c928:	40140000 	.word	0x40140000
  40c92c:	0040fc80 	.word	0x0040fc80
  40c930:	0040fd58 	.word	0x0040fd58
  40c934:	3fe00000 	.word	0x3fe00000
  40c938:	9806      	ldr	r0, [sp, #24]
  40c93a:	4639      	mov	r1, r7
  40c93c:	f001 f9fc 	bl	40dd38 <__mcmp>
  40c940:	2800      	cmp	r0, #0
  40c942:	f6bf ac6e 	bge.w	40c222 <_dtoa_r+0x3b2>
  40c946:	9e02      	ldr	r6, [sp, #8]
  40c948:	2300      	movs	r3, #0
  40c94a:	9906      	ldr	r1, [sp, #24]
  40c94c:	4620      	mov	r0, r4
  40c94e:	3e01      	subs	r6, #1
  40c950:	220a      	movs	r2, #10
  40c952:	9602      	str	r6, [sp, #8]
  40c954:	f001 f804 	bl	40d960 <__multadd>
  40c958:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40c95a:	9006      	str	r0, [sp, #24]
  40c95c:	bb1b      	cbnz	r3, 40c9a6 <_dtoa_r+0xb36>
  40c95e:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40c960:	2b02      	cmp	r3, #2
  40c962:	f340 81ce 	ble.w	40cd02 <_dtoa_r+0xe92>
  40c966:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40c968:	2b00      	cmp	r3, #0
  40c96a:	f300 81ca 	bgt.w	40cd02 <_dtoa_r+0xe92>
  40c96e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40c970:	9304      	str	r3, [sp, #16]
  40c972:	e45e      	b.n	40c232 <_dtoa_r+0x3c2>
  40c974:	f1ba 0f00 	cmp.w	sl, #0
  40c978:	f47f ae9b 	bne.w	40c6b2 <_dtoa_r+0x842>
  40c97c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40c980:	2b00      	cmp	r3, #0
  40c982:	f47f ae96 	bne.w	40c6b2 <_dtoa_r+0x842>
  40c986:	f02b 4600 	bic.w	r6, fp, #2147483648	; 0x80000000
  40c98a:	0d36      	lsrs	r6, r6, #20
  40c98c:	0536      	lsls	r6, r6, #20
  40c98e:	2e00      	cmp	r6, #0
  40c990:	f000 818a 	beq.w	40cca8 <_dtoa_r+0xe38>
  40c994:	9b07      	ldr	r3, [sp, #28]
  40c996:	f04f 0801 	mov.w	r8, #1
  40c99a:	3301      	adds	r3, #1
  40c99c:	9307      	str	r3, [sp, #28]
  40c99e:	9b03      	ldr	r3, [sp, #12]
  40c9a0:	3301      	adds	r3, #1
  40c9a2:	9303      	str	r3, [sp, #12]
  40c9a4:	e687      	b.n	40c6b6 <_dtoa_r+0x846>
  40c9a6:	2300      	movs	r3, #0
  40c9a8:	9908      	ldr	r1, [sp, #32]
  40c9aa:	4620      	mov	r0, r4
  40c9ac:	220a      	movs	r2, #10
  40c9ae:	f000 ffd7 	bl	40d960 <__multadd>
  40c9b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40c9b4:	9008      	str	r0, [sp, #32]
  40c9b6:	2b02      	cmp	r3, #2
  40c9b8:	dd02      	ble.n	40c9c0 <_dtoa_r+0xb50>
  40c9ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40c9bc:	2b00      	cmp	r3, #0
  40c9be:	ddd6      	ble.n	40c96e <_dtoa_r+0xafe>
  40c9c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40c9c2:	9304      	str	r3, [sp, #16]
  40c9c4:	2d00      	cmp	r5, #0
  40c9c6:	dd05      	ble.n	40c9d4 <_dtoa_r+0xb64>
  40c9c8:	9908      	ldr	r1, [sp, #32]
  40c9ca:	462a      	mov	r2, r5
  40c9cc:	4620      	mov	r0, r4
  40c9ce:	f001 f959 	bl	40dc84 <__lshift>
  40c9d2:	9008      	str	r0, [sp, #32]
  40c9d4:	f1b8 0f00 	cmp.w	r8, #0
  40c9d8:	f040 8133 	bne.w	40cc42 <_dtoa_r+0xdd2>
  40c9dc:	9e08      	ldr	r6, [sp, #32]
  40c9de:	f00a 0101 	and.w	r1, sl, #1
  40c9e2:	9b04      	ldr	r3, [sp, #16]
  40c9e4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40c9e6:	3b01      	subs	r3, #1
  40c9e8:	910b      	str	r1, [sp, #44]	; 0x2c
  40c9ea:	9905      	ldr	r1, [sp, #20]
  40c9ec:	fab2 f282 	clz	r2, r2
  40c9f0:	970a      	str	r7, [sp, #40]	; 0x28
  40c9f2:	18cb      	adds	r3, r1, r3
  40c9f4:	4688      	mov	r8, r1
  40c9f6:	f8dd b020 	ldr.w	fp, [sp, #32]
  40c9fa:	930c      	str	r3, [sp, #48]	; 0x30
  40c9fc:	0953      	lsrs	r3, r2, #5
  40c9fe:	9f06      	ldr	r7, [sp, #24]
  40ca00:	9303      	str	r3, [sp, #12]
  40ca02:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40ca04:	4638      	mov	r0, r7
  40ca06:	4629      	mov	r1, r5
  40ca08:	f7ff f992 	bl	40bd30 <quorem>
  40ca0c:	4659      	mov	r1, fp
  40ca0e:	4681      	mov	r9, r0
  40ca10:	4638      	mov	r0, r7
  40ca12:	f001 f991 	bl	40dd38 <__mcmp>
  40ca16:	4629      	mov	r1, r5
  40ca18:	4632      	mov	r2, r6
  40ca1a:	4682      	mov	sl, r0
  40ca1c:	4620      	mov	r0, r4
  40ca1e:	f001 f9af 	bl	40dd80 <__mdiff>
  40ca22:	68c2      	ldr	r2, [r0, #12]
  40ca24:	4605      	mov	r5, r0
  40ca26:	f109 0c30 	add.w	ip, r9, #48	; 0x30
  40ca2a:	9207      	str	r2, [sp, #28]
  40ca2c:	2a00      	cmp	r2, #0
  40ca2e:	d150      	bne.n	40cad2 <_dtoa_r+0xc62>
  40ca30:	4629      	mov	r1, r5
  40ca32:	4638      	mov	r0, r7
  40ca34:	f8cd c018 	str.w	ip, [sp, #24]
  40ca38:	f001 f97e 	bl	40dd38 <__mcmp>
  40ca3c:	4629      	mov	r1, r5
  40ca3e:	9004      	str	r0, [sp, #16]
  40ca40:	4620      	mov	r0, r4
  40ca42:	f000 ff83 	bl	40d94c <_Bfree>
  40ca46:	9a03      	ldr	r2, [sp, #12]
  40ca48:	9b04      	ldr	r3, [sp, #16]
  40ca4a:	f8dd c018 	ldr.w	ip, [sp, #24]
  40ca4e:	b132      	cbz	r2, 40ca5e <_dtoa_r+0xbee>
  40ca50:	b92b      	cbnz	r3, 40ca5e <_dtoa_r+0xbee>
  40ca52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40ca54:	9a07      	ldr	r2, [sp, #28]
  40ca56:	2b00      	cmp	r3, #0
  40ca58:	f000 8128 	beq.w	40ccac <_dtoa_r+0xe3c>
  40ca5c:	4613      	mov	r3, r2
  40ca5e:	f1ba 0f00 	cmp.w	sl, #0
  40ca62:	f2c0 80bc 	blt.w	40cbde <_dtoa_r+0xd6e>
  40ca66:	9a03      	ldr	r2, [sp, #12]
  40ca68:	b132      	cbz	r2, 40ca78 <_dtoa_r+0xc08>
  40ca6a:	f1ba 0f00 	cmp.w	sl, #0
  40ca6e:	d103      	bne.n	40ca78 <_dtoa_r+0xc08>
  40ca70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40ca72:	2a00      	cmp	r2, #0
  40ca74:	f000 80b3 	beq.w	40cbde <_dtoa_r+0xd6e>
  40ca78:	2b00      	cmp	r3, #0
  40ca7a:	f300 80fe 	bgt.w	40cc7a <_dtoa_r+0xe0a>
  40ca7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40ca80:	f108 0901 	add.w	r9, r8, #1
  40ca84:	f888 c000 	strb.w	ip, [r8]
  40ca88:	4598      	cmp	r8, r3
  40ca8a:	464d      	mov	r5, r9
  40ca8c:	f000 8106 	beq.w	40cc9c <_dtoa_r+0xe2c>
  40ca90:	4639      	mov	r1, r7
  40ca92:	220a      	movs	r2, #10
  40ca94:	2300      	movs	r3, #0
  40ca96:	4620      	mov	r0, r4
  40ca98:	f000 ff62 	bl	40d960 <__multadd>
  40ca9c:	45b3      	cmp	fp, r6
  40ca9e:	4607      	mov	r7, r0
  40caa0:	4659      	mov	r1, fp
  40caa2:	4620      	mov	r0, r4
  40caa4:	f04f 020a 	mov.w	r2, #10
  40caa8:	f04f 0300 	mov.w	r3, #0
  40caac:	d00b      	beq.n	40cac6 <_dtoa_r+0xc56>
  40caae:	f000 ff57 	bl	40d960 <__multadd>
  40cab2:	4631      	mov	r1, r6
  40cab4:	4683      	mov	fp, r0
  40cab6:	220a      	movs	r2, #10
  40cab8:	4620      	mov	r0, r4
  40caba:	2300      	movs	r3, #0
  40cabc:	f000 ff50 	bl	40d960 <__multadd>
  40cac0:	46c8      	mov	r8, r9
  40cac2:	4606      	mov	r6, r0
  40cac4:	e79d      	b.n	40ca02 <_dtoa_r+0xb92>
  40cac6:	f000 ff4b 	bl	40d960 <__multadd>
  40caca:	46c8      	mov	r8, r9
  40cacc:	4683      	mov	fp, r0
  40cace:	4606      	mov	r6, r0
  40cad0:	e797      	b.n	40ca02 <_dtoa_r+0xb92>
  40cad2:	4601      	mov	r1, r0
  40cad4:	4620      	mov	r0, r4
  40cad6:	f8cd c010 	str.w	ip, [sp, #16]
  40cada:	f000 ff37 	bl	40d94c <_Bfree>
  40cade:	2301      	movs	r3, #1
  40cae0:	f8dd c010 	ldr.w	ip, [sp, #16]
  40cae4:	e7bb      	b.n	40ca5e <_dtoa_r+0xbee>
  40cae6:	2b0e      	cmp	r3, #14
  40cae8:	bf8c      	ite	hi
  40caea:	2300      	movhi	r3, #0
  40caec:	2301      	movls	r3, #1
  40caee:	2100      	movs	r1, #0
  40caf0:	401d      	ands	r5, r3
  40caf2:	6461      	str	r1, [r4, #68]	; 0x44
  40caf4:	e436      	b.n	40c364 <_dtoa_r+0x4f4>
  40caf6:	2301      	movs	r3, #1
  40caf8:	9323      	str	r3, [sp, #140]	; 0x8c
  40cafa:	9310      	str	r3, [sp, #64]	; 0x40
  40cafc:	9304      	str	r3, [sp, #16]
  40cafe:	e7f6      	b.n	40caee <_dtoa_r+0xc7e>
  40cb00:	9906      	ldr	r1, [sp, #24]
  40cb02:	4620      	mov	r0, r4
  40cb04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40cb06:	f001 f86d 	bl	40dbe4 <__pow5mult>
  40cb0a:	9006      	str	r0, [sp, #24]
  40cb0c:	f7ff bb42 	b.w	40c194 <_dtoa_r+0x324>
  40cb10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40cb12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40cb14:	1af3      	subs	r3, r6, r3
  40cb16:	960a      	str	r6, [sp, #40]	; 0x28
  40cb18:	2600      	movs	r6, #0
  40cb1a:	441a      	add	r2, r3
  40cb1c:	920c      	str	r2, [sp, #48]	; 0x30
  40cb1e:	f7ff bbf3 	b.w	40c308 <_dtoa_r+0x498>
  40cb22:	9b04      	ldr	r3, [sp, #16]
  40cb24:	2b00      	cmp	r3, #0
  40cb26:	f43f adcc 	beq.w	40c6c2 <_dtoa_r+0x852>
  40cb2a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cb2c:	2d00      	cmp	r5, #0
  40cb2e:	f77f ae57 	ble.w	40c7e0 <_dtoa_r+0x970>
  40cb32:	2200      	movs	r2, #0
  40cb34:	4b86      	ldr	r3, [pc, #536]	; (40cd50 <_dtoa_r+0xee0>)
  40cb36:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40cb3a:	f7fb fd7d 	bl	408638 <__aeabi_dmul>
  40cb3e:	9b02      	ldr	r3, [sp, #8]
  40cb40:	4606      	mov	r6, r0
  40cb42:	460f      	mov	r7, r1
  40cb44:	3b01      	subs	r3, #1
  40cb46:	f108 0001 	add.w	r0, r8, #1
  40cb4a:	e9cd 6708 	strd	r6, r7, [sp, #32]
  40cb4e:	9314      	str	r3, [sp, #80]	; 0x50
  40cb50:	f7fb fd0c 	bl	40856c <__aeabi_i2d>
  40cb54:	4602      	mov	r2, r0
  40cb56:	460b      	mov	r3, r1
  40cb58:	4630      	mov	r0, r6
  40cb5a:	4639      	mov	r1, r7
  40cb5c:	f7fb fd6c 	bl	408638 <__aeabi_dmul>
  40cb60:	2200      	movs	r2, #0
  40cb62:	4b7c      	ldr	r3, [pc, #496]	; (40cd54 <_dtoa_r+0xee4>)
  40cb64:	f7fb fbb6 	bl	4082d4 <__adddf3>
  40cb68:	46ac      	mov	ip, r5
  40cb6a:	4606      	mov	r6, r0
  40cb6c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40cb70:	e45a      	b.n	40c428 <_dtoa_r+0x5b8>
  40cb72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40cb76:	f04f 0802 	mov.w	r8, #2
  40cb7a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40cb7e:	e432      	b.n	40c3e6 <_dtoa_r+0x576>
  40cb80:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40cb82:	2130      	movs	r1, #48	; 0x30
  40cb84:	3301      	adds	r3, #1
  40cb86:	7011      	strb	r1, [r2, #0]
  40cb88:	9302      	str	r3, [sp, #8]
  40cb8a:	2331      	movs	r3, #49	; 0x31
  40cb8c:	7013      	strb	r3, [r2, #0]
  40cb8e:	f7ff bb72 	b.w	40c276 <_dtoa_r+0x406>
  40cb92:	9906      	ldr	r1, [sp, #24]
  40cb94:	4620      	mov	r0, r4
  40cb96:	f001 f825 	bl	40dbe4 <__pow5mult>
  40cb9a:	9006      	str	r0, [sp, #24]
  40cb9c:	f7ff bafa 	b.w	40c194 <_dtoa_r+0x324>
  40cba0:	f1ba 0f00 	cmp.w	sl, #0
  40cba4:	f43f aeea 	beq.w	40c97c <_dtoa_r+0xb0c>
  40cba8:	f7ff bb07 	b.w	40c1ba <_dtoa_r+0x34a>
  40cbac:	9a02      	ldr	r2, [sp, #8]
  40cbae:	2331      	movs	r3, #49	; 0x31
  40cbb0:	3201      	adds	r2, #1
  40cbb2:	9202      	str	r2, [sp, #8]
  40cbb4:	9a05      	ldr	r2, [sp, #20]
  40cbb6:	7013      	strb	r3, [r2, #0]
  40cbb8:	e5f5      	b.n	40c7a6 <_dtoa_r+0x936>
  40cbba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40cbbc:	2a00      	cmp	r2, #0
  40cbbe:	d055      	beq.n	40cc6c <_dtoa_r+0xdfc>
  40cbc0:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40cbc4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40cbc6:	9d07      	ldr	r5, [sp, #28]
  40cbc8:	f7ff bba4 	b.w	40c314 <_dtoa_r+0x4a4>
  40cbcc:	9c03      	ldr	r4, [sp, #12]
  40cbce:	f7ff bb52 	b.w	40c276 <_dtoa_r+0x406>
  40cbd2:	9b07      	ldr	r3, [sp, #28]
  40cbd4:	9a04      	ldr	r2, [sp, #16]
  40cbd6:	1a9d      	subs	r5, r3, r2
  40cbd8:	2300      	movs	r3, #0
  40cbda:	f7ff bb9b 	b.w	40c314 <_dtoa_r+0x4a4>
  40cbde:	2b00      	cmp	r3, #0
  40cbe0:	9706      	str	r7, [sp, #24]
  40cbe2:	46e1      	mov	r9, ip
  40cbe4:	f8cd b020 	str.w	fp, [sp, #32]
  40cbe8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40cbea:	4665      	mov	r5, ip
  40cbec:	dd0f      	ble.n	40cc0e <_dtoa_r+0xd9e>
  40cbee:	9906      	ldr	r1, [sp, #24]
  40cbf0:	2201      	movs	r2, #1
  40cbf2:	4620      	mov	r0, r4
  40cbf4:	f001 f846 	bl	40dc84 <__lshift>
  40cbf8:	4639      	mov	r1, r7
  40cbfa:	9006      	str	r0, [sp, #24]
  40cbfc:	f001 f89c 	bl	40dd38 <__mcmp>
  40cc00:	2800      	cmp	r0, #0
  40cc02:	dd75      	ble.n	40ccf0 <_dtoa_r+0xe80>
  40cc04:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  40cc08:	d066      	beq.n	40ccd8 <_dtoa_r+0xe68>
  40cc0a:	f109 0501 	add.w	r5, r9, #1
  40cc0e:	f8dd a020 	ldr.w	sl, [sp, #32]
  40cc12:	f888 5000 	strb.w	r5, [r8]
  40cc16:	f108 0501 	add.w	r5, r8, #1
  40cc1a:	9608      	str	r6, [sp, #32]
  40cc1c:	e5c3      	b.n	40c7a6 <_dtoa_r+0x936>
  40cc1e:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40cc20:	e531      	b.n	40c686 <_dtoa_r+0x816>
  40cc22:	d104      	bne.n	40cc2e <_dtoa_r+0xdbe>
  40cc24:	f019 0f01 	tst.w	r9, #1
  40cc28:	d001      	beq.n	40cc2e <_dtoa_r+0xdbe>
  40cc2a:	e5ac      	b.n	40c786 <_dtoa_r+0x916>
  40cc2c:	4615      	mov	r5, r2
  40cc2e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40cc32:	1e6a      	subs	r2, r5, #1
  40cc34:	2b30      	cmp	r3, #48	; 0x30
  40cc36:	d0f9      	beq.n	40cc2c <_dtoa_r+0xdbc>
  40cc38:	e5b5      	b.n	40c7a6 <_dtoa_r+0x936>
  40cc3a:	2700      	movs	r7, #0
  40cc3c:	9708      	str	r7, [sp, #32]
  40cc3e:	f7ff ba4c 	b.w	40c0da <_dtoa_r+0x26a>
  40cc42:	9e08      	ldr	r6, [sp, #32]
  40cc44:	4620      	mov	r0, r4
  40cc46:	6871      	ldr	r1, [r6, #4]
  40cc48:	f000 fe58 	bl	40d8fc <_Balloc>
  40cc4c:	6933      	ldr	r3, [r6, #16]
  40cc4e:	4605      	mov	r5, r0
  40cc50:	f106 010c 	add.w	r1, r6, #12
  40cc54:	1c9a      	adds	r2, r3, #2
  40cc56:	300c      	adds	r0, #12
  40cc58:	0092      	lsls	r2, r2, #2
  40cc5a:	f7fc fb51 	bl	409300 <memcpy>
  40cc5e:	4620      	mov	r0, r4
  40cc60:	4629      	mov	r1, r5
  40cc62:	2201      	movs	r2, #1
  40cc64:	f001 f80e 	bl	40dc84 <__lshift>
  40cc68:	4606      	mov	r6, r0
  40cc6a:	e6b8      	b.n	40c9de <_dtoa_r+0xb6e>
  40cc6c:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40cc6e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40cc70:	9d07      	ldr	r5, [sp, #28]
  40cc72:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40cc76:	f7ff bb4d 	b.w	40c314 <_dtoa_r+0x4a4>
  40cc7a:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40cc7e:	9706      	str	r7, [sp, #24]
  40cc80:	f8cd b020 	str.w	fp, [sp, #32]
  40cc84:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40cc86:	d030      	beq.n	40ccea <_dtoa_r+0xe7a>
  40cc88:	f10c 0901 	add.w	r9, ip, #1
  40cc8c:	f8dd a020 	ldr.w	sl, [sp, #32]
  40cc90:	f108 0501 	add.w	r5, r8, #1
  40cc94:	9608      	str	r6, [sp, #32]
  40cc96:	f888 9000 	strb.w	r9, [r8]
  40cc9a:	e584      	b.n	40c7a6 <_dtoa_r+0x936>
  40cc9c:	9706      	str	r7, [sp, #24]
  40cc9e:	46e1      	mov	r9, ip
  40cca0:	46da      	mov	sl, fp
  40cca2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40cca4:	9608      	str	r6, [sp, #32]
  40cca6:	e562      	b.n	40c76e <_dtoa_r+0x8fe>
  40cca8:	46b0      	mov	r8, r6
  40ccaa:	e504      	b.n	40c6b6 <_dtoa_r+0x846>
  40ccac:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40ccb0:	9706      	str	r7, [sp, #24]
  40ccb2:	f8cd b020 	str.w	fp, [sp, #32]
  40ccb6:	4655      	mov	r5, sl
  40ccb8:	46cb      	mov	fp, r9
  40ccba:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40ccbc:	46e1      	mov	r9, ip
  40ccbe:	d00b      	beq.n	40ccd8 <_dtoa_r+0xe68>
  40ccc0:	2d00      	cmp	r5, #0
  40ccc2:	dd01      	ble.n	40ccc8 <_dtoa_r+0xe58>
  40ccc4:	f10b 0931 	add.w	r9, fp, #49	; 0x31
  40ccc8:	f8dd a020 	ldr.w	sl, [sp, #32]
  40cccc:	f108 0501 	add.w	r5, r8, #1
  40ccd0:	f888 9000 	strb.w	r9, [r8]
  40ccd4:	9608      	str	r6, [sp, #32]
  40ccd6:	e566      	b.n	40c7a6 <_dtoa_r+0x936>
  40ccd8:	f8dd a020 	ldr.w	sl, [sp, #32]
  40ccdc:	9608      	str	r6, [sp, #32]
  40ccde:	2239      	movs	r2, #57	; 0x39
  40cce0:	f108 0501 	add.w	r5, r8, #1
  40cce4:	f888 2000 	strb.w	r2, [r8]
  40cce8:	e54f      	b.n	40c78a <_dtoa_r+0x91a>
  40ccea:	46da      	mov	sl, fp
  40ccec:	9608      	str	r6, [sp, #32]
  40ccee:	e7f6      	b.n	40ccde <_dtoa_r+0xe6e>
  40ccf0:	d18d      	bne.n	40cc0e <_dtoa_r+0xd9e>
  40ccf2:	f019 0f01 	tst.w	r9, #1
  40ccf6:	d08a      	beq.n	40cc0e <_dtoa_r+0xd9e>
  40ccf8:	e784      	b.n	40cc04 <_dtoa_r+0xd94>
  40ccfa:	f04f 0802 	mov.w	r8, #2
  40ccfe:	f7ff bb72 	b.w	40c3e6 <_dtoa_r+0x576>
  40cd02:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40cd04:	9304      	str	r3, [sp, #16]
  40cd06:	e50e      	b.n	40c726 <_dtoa_r+0x8b6>
  40cd08:	f43f aa75 	beq.w	40c1f6 <_dtoa_r+0x386>
  40cd0c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  40cd10:	f7ff ba6a 	b.w	40c1e8 <_dtoa_r+0x378>
  40cd14:	2501      	movs	r5, #1
  40cd16:	f7ff b982 	b.w	40c01e <_dtoa_r+0x1ae>
  40cd1a:	2500      	movs	r5, #0
  40cd1c:	4620      	mov	r0, r4
  40cd1e:	6465      	str	r5, [r4, #68]	; 0x44
  40cd20:	4629      	mov	r1, r5
  40cd22:	f000 fdeb 	bl	40d8fc <_Balloc>
  40cd26:	9a02      	ldr	r2, [sp, #8]
  40cd28:	9005      	str	r0, [sp, #20]
  40cd2a:	2a0e      	cmp	r2, #14
  40cd2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40cd2e:	6420      	str	r0, [r4, #64]	; 0x40
  40cd30:	f73f aad7 	bgt.w	40c2e2 <_dtoa_r+0x472>
  40cd34:	42ab      	cmp	r3, r5
  40cd36:	f6ff aad4 	blt.w	40c2e2 <_dtoa_r+0x472>
  40cd3a:	f04f 33ff 	mov.w	r3, #4294967295
  40cd3e:	9523      	str	r5, [sp, #140]	; 0x8c
  40cd40:	9304      	str	r3, [sp, #16]
  40cd42:	f7ff b9a9 	b.w	40c098 <_dtoa_r+0x228>
  40cd46:	2301      	movs	r3, #1
  40cd48:	930b      	str	r3, [sp, #44]	; 0x2c
  40cd4a:	f7ff bbfa 	b.w	40c542 <_dtoa_r+0x6d2>
  40cd4e:	bf00      	nop
  40cd50:	40240000 	.word	0x40240000
  40cd54:	401c0000 	.word	0x401c0000

0040cd58 <__sflush_r>:
  40cd58:	898b      	ldrh	r3, [r1, #12]
  40cd5a:	b29a      	uxth	r2, r3
  40cd5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40cd60:	460d      	mov	r5, r1
  40cd62:	0711      	lsls	r1, r2, #28
  40cd64:	4680      	mov	r8, r0
  40cd66:	d43c      	bmi.n	40cde2 <__sflush_r+0x8a>
  40cd68:	686a      	ldr	r2, [r5, #4]
  40cd6a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40cd6e:	2a00      	cmp	r2, #0
  40cd70:	81ab      	strh	r3, [r5, #12]
  40cd72:	dd76      	ble.n	40ce62 <__sflush_r+0x10a>
  40cd74:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40cd76:	2e00      	cmp	r6, #0
  40cd78:	d04b      	beq.n	40ce12 <__sflush_r+0xba>
  40cd7a:	b29b      	uxth	r3, r3
  40cd7c:	2100      	movs	r1, #0
  40cd7e:	f8d8 4000 	ldr.w	r4, [r8]
  40cd82:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40cd86:	f8c8 1000 	str.w	r1, [r8]
  40cd8a:	b292      	uxth	r2, r2
  40cd8c:	2a00      	cmp	r2, #0
  40cd8e:	d06c      	beq.n	40ce6a <__sflush_r+0x112>
  40cd90:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40cd92:	075f      	lsls	r7, r3, #29
  40cd94:	d505      	bpl.n	40cda2 <__sflush_r+0x4a>
  40cd96:	6869      	ldr	r1, [r5, #4]
  40cd98:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40cd9a:	1a52      	subs	r2, r2, r1
  40cd9c:	b10b      	cbz	r3, 40cda2 <__sflush_r+0x4a>
  40cd9e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40cda0:	1ad2      	subs	r2, r2, r3
  40cda2:	4640      	mov	r0, r8
  40cda4:	69e9      	ldr	r1, [r5, #28]
  40cda6:	2300      	movs	r3, #0
  40cda8:	47b0      	blx	r6
  40cdaa:	1c46      	adds	r6, r0, #1
  40cdac:	d03e      	beq.n	40ce2c <__sflush_r+0xd4>
  40cdae:	89ab      	ldrh	r3, [r5, #12]
  40cdb0:	2100      	movs	r1, #0
  40cdb2:	692a      	ldr	r2, [r5, #16]
  40cdb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40cdb8:	6069      	str	r1, [r5, #4]
  40cdba:	602a      	str	r2, [r5, #0]
  40cdbc:	b29b      	uxth	r3, r3
  40cdbe:	04da      	lsls	r2, r3, #19
  40cdc0:	81ab      	strh	r3, [r5, #12]
  40cdc2:	d44c      	bmi.n	40ce5e <__sflush_r+0x106>
  40cdc4:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40cdc6:	f8c8 4000 	str.w	r4, [r8]
  40cdca:	b311      	cbz	r1, 40ce12 <__sflush_r+0xba>
  40cdcc:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40cdd0:	4299      	cmp	r1, r3
  40cdd2:	d002      	beq.n	40cdda <__sflush_r+0x82>
  40cdd4:	4640      	mov	r0, r8
  40cdd6:	f000 f9d5 	bl	40d184 <_free_r>
  40cdda:	2000      	movs	r0, #0
  40cddc:	6328      	str	r0, [r5, #48]	; 0x30
  40cdde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40cde2:	692e      	ldr	r6, [r5, #16]
  40cde4:	b1ae      	cbz	r6, 40ce12 <__sflush_r+0xba>
  40cde6:	682c      	ldr	r4, [r5, #0]
  40cde8:	0791      	lsls	r1, r2, #30
  40cdea:	602e      	str	r6, [r5, #0]
  40cdec:	eba4 0406 	sub.w	r4, r4, r6
  40cdf0:	d11a      	bne.n	40ce28 <__sflush_r+0xd0>
  40cdf2:	696b      	ldr	r3, [r5, #20]
  40cdf4:	60ab      	str	r3, [r5, #8]
  40cdf6:	e00a      	b.n	40ce0e <__sflush_r+0xb6>
  40cdf8:	4632      	mov	r2, r6
  40cdfa:	4623      	mov	r3, r4
  40cdfc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40cdfe:	4640      	mov	r0, r8
  40ce00:	69e9      	ldr	r1, [r5, #28]
  40ce02:	47b8      	blx	r7
  40ce04:	2800      	cmp	r0, #0
  40ce06:	eba4 0400 	sub.w	r4, r4, r0
  40ce0a:	4406      	add	r6, r0
  40ce0c:	dd04      	ble.n	40ce18 <__sflush_r+0xc0>
  40ce0e:	2c00      	cmp	r4, #0
  40ce10:	dcf2      	bgt.n	40cdf8 <__sflush_r+0xa0>
  40ce12:	2000      	movs	r0, #0
  40ce14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ce18:	89ab      	ldrh	r3, [r5, #12]
  40ce1a:	f04f 30ff 	mov.w	r0, #4294967295
  40ce1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40ce22:	81ab      	strh	r3, [r5, #12]
  40ce24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ce28:	2300      	movs	r3, #0
  40ce2a:	e7e3      	b.n	40cdf4 <__sflush_r+0x9c>
  40ce2c:	f8d8 3000 	ldr.w	r3, [r8]
  40ce30:	fab3 f283 	clz	r2, r3
  40ce34:	2b00      	cmp	r3, #0
  40ce36:	bf18      	it	ne
  40ce38:	2b1d      	cmpne	r3, #29
  40ce3a:	ea4f 1252 	mov.w	r2, r2, lsr #5
  40ce3e:	d001      	beq.n	40ce44 <__sflush_r+0xec>
  40ce40:	2b16      	cmp	r3, #22
  40ce42:	d127      	bne.n	40ce94 <__sflush_r+0x13c>
  40ce44:	89ab      	ldrh	r3, [r5, #12]
  40ce46:	2600      	movs	r6, #0
  40ce48:	6929      	ldr	r1, [r5, #16]
  40ce4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40ce4e:	b29b      	uxth	r3, r3
  40ce50:	81ab      	strh	r3, [r5, #12]
  40ce52:	04db      	lsls	r3, r3, #19
  40ce54:	e885 0042 	stmia.w	r5, {r1, r6}
  40ce58:	d5b4      	bpl.n	40cdc4 <__sflush_r+0x6c>
  40ce5a:	2a00      	cmp	r2, #0
  40ce5c:	d0b2      	beq.n	40cdc4 <__sflush_r+0x6c>
  40ce5e:	6528      	str	r0, [r5, #80]	; 0x50
  40ce60:	e7b0      	b.n	40cdc4 <__sflush_r+0x6c>
  40ce62:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40ce64:	2a00      	cmp	r2, #0
  40ce66:	dc85      	bgt.n	40cd74 <__sflush_r+0x1c>
  40ce68:	e7d3      	b.n	40ce12 <__sflush_r+0xba>
  40ce6a:	2301      	movs	r3, #1
  40ce6c:	4640      	mov	r0, r8
  40ce6e:	69e9      	ldr	r1, [r5, #28]
  40ce70:	47b0      	blx	r6
  40ce72:	1c43      	adds	r3, r0, #1
  40ce74:	4602      	mov	r2, r0
  40ce76:	d002      	beq.n	40ce7e <__sflush_r+0x126>
  40ce78:	89ab      	ldrh	r3, [r5, #12]
  40ce7a:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40ce7c:	e789      	b.n	40cd92 <__sflush_r+0x3a>
  40ce7e:	f8d8 3000 	ldr.w	r3, [r8]
  40ce82:	2b00      	cmp	r3, #0
  40ce84:	d0f8      	beq.n	40ce78 <__sflush_r+0x120>
  40ce86:	2b16      	cmp	r3, #22
  40ce88:	d001      	beq.n	40ce8e <__sflush_r+0x136>
  40ce8a:	2b1d      	cmp	r3, #29
  40ce8c:	d1c4      	bne.n	40ce18 <__sflush_r+0xc0>
  40ce8e:	f8c8 4000 	str.w	r4, [r8]
  40ce92:	e7be      	b.n	40ce12 <__sflush_r+0xba>
  40ce94:	89ab      	ldrh	r3, [r5, #12]
  40ce96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40ce9a:	81ab      	strh	r3, [r5, #12]
  40ce9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040cea0 <_fflush_r>:
  40cea0:	b510      	push	{r4, lr}
  40cea2:	4604      	mov	r4, r0
  40cea4:	b082      	sub	sp, #8
  40cea6:	b108      	cbz	r0, 40ceac <_fflush_r+0xc>
  40cea8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40ceaa:	b153      	cbz	r3, 40cec2 <_fflush_r+0x22>
  40ceac:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40ceb0:	b908      	cbnz	r0, 40ceb6 <_fflush_r+0x16>
  40ceb2:	b002      	add	sp, #8
  40ceb4:	bd10      	pop	{r4, pc}
  40ceb6:	4620      	mov	r0, r4
  40ceb8:	b002      	add	sp, #8
  40ceba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40cebe:	f7ff bf4b 	b.w	40cd58 <__sflush_r>
  40cec2:	9101      	str	r1, [sp, #4]
  40cec4:	f000 f886 	bl	40cfd4 <__sinit>
  40cec8:	9901      	ldr	r1, [sp, #4]
  40ceca:	e7ef      	b.n	40ceac <_fflush_r+0xc>

0040cecc <_cleanup_r>:
  40cecc:	4901      	ldr	r1, [pc, #4]	; (40ced4 <_cleanup_r+0x8>)
  40cece:	f000 bbc3 	b.w	40d658 <_fwalk_reent>
  40ced2:	bf00      	nop
  40ced4:	0040e799 	.word	0x0040e799

0040ced8 <__sinit.part.1>:
  40ced8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cedc:	4682      	mov	sl, r0
  40cede:	2400      	movs	r4, #0
  40cee0:	4837      	ldr	r0, [pc, #220]	; (40cfc0 <__sinit.part.1+0xe8>)
  40cee2:	2103      	movs	r1, #3
  40cee4:	f8da 5004 	ldr.w	r5, [sl, #4]
  40cee8:	f50a 723b 	add.w	r2, sl, #748	; 0x2ec
  40ceec:	2604      	movs	r6, #4
  40ceee:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
  40cef2:	f8ca 12e4 	str.w	r1, [sl, #740]	; 0x2e4
  40cef6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40cefa:	f8ca 22e8 	str.w	r2, [sl, #744]	; 0x2e8
  40cefe:	4621      	mov	r1, r4
  40cf00:	f8ca 42e0 	str.w	r4, [sl, #736]	; 0x2e0
  40cf04:	2208      	movs	r2, #8
  40cf06:	81ae      	strh	r6, [r5, #12]
  40cf08:	602c      	str	r4, [r5, #0]
  40cf0a:	606c      	str	r4, [r5, #4]
  40cf0c:	60ac      	str	r4, [r5, #8]
  40cf0e:	666c      	str	r4, [r5, #100]	; 0x64
  40cf10:	81ec      	strh	r4, [r5, #14]
  40cf12:	612c      	str	r4, [r5, #16]
  40cf14:	616c      	str	r4, [r5, #20]
  40cf16:	61ac      	str	r4, [r5, #24]
  40cf18:	f7fc fa8c 	bl	409434 <memset>
  40cf1c:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 40cfc8 <__sinit.part.1+0xf0>
  40cf20:	f8da 6008 	ldr.w	r6, [sl, #8]
  40cf24:	f04f 0301 	mov.w	r3, #1
  40cf28:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 40cfcc <__sinit.part.1+0xf4>
  40cf2c:	f04f 0e09 	mov.w	lr, #9
  40cf30:	f8df 809c 	ldr.w	r8, [pc, #156]	; 40cfd0 <__sinit.part.1+0xf8>
  40cf34:	4621      	mov	r1, r4
  40cf36:	4f23      	ldr	r7, [pc, #140]	; (40cfc4 <__sinit.part.1+0xec>)
  40cf38:	2208      	movs	r2, #8
  40cf3a:	61ed      	str	r5, [r5, #28]
  40cf3c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40cf40:	f8c5 b020 	str.w	fp, [r5, #32]
  40cf44:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  40cf48:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  40cf4c:	62ef      	str	r7, [r5, #44]	; 0x2c
  40cf4e:	81f3      	strh	r3, [r6, #14]
  40cf50:	f8a6 e00c 	strh.w	lr, [r6, #12]
  40cf54:	6034      	str	r4, [r6, #0]
  40cf56:	6074      	str	r4, [r6, #4]
  40cf58:	60b4      	str	r4, [r6, #8]
  40cf5a:	6674      	str	r4, [r6, #100]	; 0x64
  40cf5c:	6134      	str	r4, [r6, #16]
  40cf5e:	6174      	str	r4, [r6, #20]
  40cf60:	61b4      	str	r4, [r6, #24]
  40cf62:	f7fc fa67 	bl	409434 <memset>
  40cf66:	f8da 500c 	ldr.w	r5, [sl, #12]
  40cf6a:	f04f 0c12 	mov.w	ip, #18
  40cf6e:	f04f 0e02 	mov.w	lr, #2
  40cf72:	61f6      	str	r6, [r6, #28]
  40cf74:	4621      	mov	r1, r4
  40cf76:	f8c6 b020 	str.w	fp, [r6, #32]
  40cf7a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40cf7e:	f8c6 9024 	str.w	r9, [r6, #36]	; 0x24
  40cf82:	2208      	movs	r2, #8
  40cf84:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
  40cf88:	62f7      	str	r7, [r6, #44]	; 0x2c
  40cf8a:	602c      	str	r4, [r5, #0]
  40cf8c:	606c      	str	r4, [r5, #4]
  40cf8e:	60ac      	str	r4, [r5, #8]
  40cf90:	666c      	str	r4, [r5, #100]	; 0x64
  40cf92:	612c      	str	r4, [r5, #16]
  40cf94:	616c      	str	r4, [r5, #20]
  40cf96:	61ac      	str	r4, [r5, #24]
  40cf98:	f8a5 c00c 	strh.w	ip, [r5, #12]
  40cf9c:	f8a5 e00e 	strh.w	lr, [r5, #14]
  40cfa0:	f7fc fa48 	bl	409434 <memset>
  40cfa4:	2301      	movs	r3, #1
  40cfa6:	61ed      	str	r5, [r5, #28]
  40cfa8:	f8c5 b020 	str.w	fp, [r5, #32]
  40cfac:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  40cfb0:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  40cfb4:	62ef      	str	r7, [r5, #44]	; 0x2c
  40cfb6:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
  40cfba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cfbe:	bf00      	nop
  40cfc0:	0040cecd 	.word	0x0040cecd
  40cfc4:	0040e419 	.word	0x0040e419
  40cfc8:	0040e399 	.word	0x0040e399
  40cfcc:	0040e3bd 	.word	0x0040e3bd
  40cfd0:	0040e3f5 	.word	0x0040e3f5

0040cfd4 <__sinit>:
  40cfd4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40cfd6:	b103      	cbz	r3, 40cfda <__sinit+0x6>
  40cfd8:	4770      	bx	lr
  40cfda:	f7ff bf7d 	b.w	40ced8 <__sinit.part.1>
  40cfde:	bf00      	nop

0040cfe0 <__sfp_lock_acquire>:
  40cfe0:	4770      	bx	lr
  40cfe2:	bf00      	nop

0040cfe4 <__sfp_lock_release>:
  40cfe4:	4770      	bx	lr
  40cfe6:	bf00      	nop

0040cfe8 <__libc_fini_array>:
  40cfe8:	b538      	push	{r3, r4, r5, lr}
  40cfea:	4b08      	ldr	r3, [pc, #32]	; (40d00c <__libc_fini_array+0x24>)
  40cfec:	4d08      	ldr	r5, [pc, #32]	; (40d010 <__libc_fini_array+0x28>)
  40cfee:	1aed      	subs	r5, r5, r3
  40cff0:	10ac      	asrs	r4, r5, #2
  40cff2:	bf18      	it	ne
  40cff4:	18ed      	addne	r5, r5, r3
  40cff6:	d005      	beq.n	40d004 <__libc_fini_array+0x1c>
  40cff8:	3c01      	subs	r4, #1
  40cffa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40cffe:	4798      	blx	r3
  40d000:	2c00      	cmp	r4, #0
  40d002:	d1f9      	bne.n	40cff8 <__libc_fini_array+0x10>
  40d004:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40d008:	f002 bec4 	b.w	40fd94 <_fini>
  40d00c:	0040fda0 	.word	0x0040fda0
  40d010:	0040fda4 	.word	0x0040fda4

0040d014 <__fputwc>:
  40d014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d018:	b082      	sub	sp, #8
  40d01a:	4607      	mov	r7, r0
  40d01c:	460e      	mov	r6, r1
  40d01e:	4614      	mov	r4, r2
  40d020:	f000 fb46 	bl	40d6b0 <__locale_mb_cur_max>
  40d024:	2801      	cmp	r0, #1
  40d026:	d040      	beq.n	40d0aa <__fputwc+0x96>
  40d028:	4638      	mov	r0, r7
  40d02a:	a901      	add	r1, sp, #4
  40d02c:	4632      	mov	r2, r6
  40d02e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40d032:	f001 fad1 	bl	40e5d8 <_wcrtomb_r>
  40d036:	f1b0 3fff 	cmp.w	r0, #4294967295
  40d03a:	4680      	mov	r8, r0
  40d03c:	d02e      	beq.n	40d09c <__fputwc+0x88>
  40d03e:	2800      	cmp	r0, #0
  40d040:	d03b      	beq.n	40d0ba <__fputwc+0xa6>
  40d042:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40d046:	2500      	movs	r5, #0
  40d048:	e009      	b.n	40d05e <__fputwc+0x4a>
  40d04a:	6823      	ldr	r3, [r4, #0]
  40d04c:	7019      	strb	r1, [r3, #0]
  40d04e:	6823      	ldr	r3, [r4, #0]
  40d050:	3301      	adds	r3, #1
  40d052:	6023      	str	r3, [r4, #0]
  40d054:	3501      	adds	r5, #1
  40d056:	45a8      	cmp	r8, r5
  40d058:	d92f      	bls.n	40d0ba <__fputwc+0xa6>
  40d05a:	ab01      	add	r3, sp, #4
  40d05c:	5d59      	ldrb	r1, [r3, r5]
  40d05e:	68a3      	ldr	r3, [r4, #8]
  40d060:	3b01      	subs	r3, #1
  40d062:	2b00      	cmp	r3, #0
  40d064:	60a3      	str	r3, [r4, #8]
  40d066:	daf0      	bge.n	40d04a <__fputwc+0x36>
  40d068:	69a2      	ldr	r2, [r4, #24]
  40d06a:	4293      	cmp	r3, r2
  40d06c:	db06      	blt.n	40d07c <__fputwc+0x68>
  40d06e:	6823      	ldr	r3, [r4, #0]
  40d070:	7019      	strb	r1, [r3, #0]
  40d072:	6823      	ldr	r3, [r4, #0]
  40d074:	7819      	ldrb	r1, [r3, #0]
  40d076:	3301      	adds	r3, #1
  40d078:	290a      	cmp	r1, #10
  40d07a:	d1ea      	bne.n	40d052 <__fputwc+0x3e>
  40d07c:	4638      	mov	r0, r7
  40d07e:	4622      	mov	r2, r4
  40d080:	f001 fa56 	bl	40e530 <__swbuf_r>
  40d084:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  40d088:	fab0 f080 	clz	r0, r0
  40d08c:	0940      	lsrs	r0, r0, #5
  40d08e:	2800      	cmp	r0, #0
  40d090:	d0e0      	beq.n	40d054 <__fputwc+0x40>
  40d092:	f04f 30ff 	mov.w	r0, #4294967295
  40d096:	b002      	add	sp, #8
  40d098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d09c:	89a3      	ldrh	r3, [r4, #12]
  40d09e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40d0a2:	81a3      	strh	r3, [r4, #12]
  40d0a4:	b002      	add	sp, #8
  40d0a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d0aa:	1e73      	subs	r3, r6, #1
  40d0ac:	2bfe      	cmp	r3, #254	; 0xfe
  40d0ae:	d8bb      	bhi.n	40d028 <__fputwc+0x14>
  40d0b0:	b2f1      	uxtb	r1, r6
  40d0b2:	4680      	mov	r8, r0
  40d0b4:	f88d 1004 	strb.w	r1, [sp, #4]
  40d0b8:	e7c5      	b.n	40d046 <__fputwc+0x32>
  40d0ba:	4630      	mov	r0, r6
  40d0bc:	b002      	add	sp, #8
  40d0be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d0c2:	bf00      	nop

0040d0c4 <_fputwc_r>:
  40d0c4:	8993      	ldrh	r3, [r2, #12]
  40d0c6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40d0ca:	d10b      	bne.n	40d0e4 <_fputwc_r+0x20>
  40d0cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40d0d0:	b410      	push	{r4}
  40d0d2:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40d0d4:	8193      	strh	r3, [r2, #12]
  40d0d6:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40d0da:	6654      	str	r4, [r2, #100]	; 0x64
  40d0dc:	f85d 4b04 	ldr.w	r4, [sp], #4
  40d0e0:	f7ff bf98 	b.w	40d014 <__fputwc>
  40d0e4:	f7ff bf96 	b.w	40d014 <__fputwc>

0040d0e8 <_malloc_trim_r>:
  40d0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d0ea:	4f22      	ldr	r7, [pc, #136]	; (40d174 <_malloc_trim_r+0x8c>)
  40d0ec:	460c      	mov	r4, r1
  40d0ee:	4606      	mov	r6, r0
  40d0f0:	f7fc f9f0 	bl	4094d4 <__malloc_lock>
  40d0f4:	68ba      	ldr	r2, [r7, #8]
  40d0f6:	4b20      	ldr	r3, [pc, #128]	; (40d178 <_malloc_trim_r+0x90>)
  40d0f8:	6855      	ldr	r5, [r2, #4]
  40d0fa:	f025 0503 	bic.w	r5, r5, #3
  40d0fe:	1b2c      	subs	r4, r5, r4
  40d100:	f604 74ef 	addw	r4, r4, #4079	; 0xfef
  40d104:	4023      	ands	r3, r4
  40d106:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
  40d10a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40d10e:	db07      	blt.n	40d120 <_malloc_trim_r+0x38>
  40d110:	4630      	mov	r0, r6
  40d112:	2100      	movs	r1, #0
  40d114:	f7fc f9e2 	bl	4094dc <_sbrk_r>
  40d118:	68bb      	ldr	r3, [r7, #8]
  40d11a:	442b      	add	r3, r5
  40d11c:	4298      	cmp	r0, r3
  40d11e:	d004      	beq.n	40d12a <_malloc_trim_r+0x42>
  40d120:	4630      	mov	r0, r6
  40d122:	f7fc f9d9 	bl	4094d8 <__malloc_unlock>
  40d126:	2000      	movs	r0, #0
  40d128:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d12a:	4630      	mov	r0, r6
  40d12c:	4261      	negs	r1, r4
  40d12e:	f7fc f9d5 	bl	4094dc <_sbrk_r>
  40d132:	3001      	adds	r0, #1
  40d134:	d00d      	beq.n	40d152 <_malloc_trim_r+0x6a>
  40d136:	4a11      	ldr	r2, [pc, #68]	; (40d17c <_malloc_trim_r+0x94>)
  40d138:	1b2d      	subs	r5, r5, r4
  40d13a:	68b9      	ldr	r1, [r7, #8]
  40d13c:	4630      	mov	r0, r6
  40d13e:	6813      	ldr	r3, [r2, #0]
  40d140:	f045 0501 	orr.w	r5, r5, #1
  40d144:	1b1b      	subs	r3, r3, r4
  40d146:	604d      	str	r5, [r1, #4]
  40d148:	6013      	str	r3, [r2, #0]
  40d14a:	f7fc f9c5 	bl	4094d8 <__malloc_unlock>
  40d14e:	2001      	movs	r0, #1
  40d150:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d152:	4630      	mov	r0, r6
  40d154:	2100      	movs	r1, #0
  40d156:	f7fc f9c1 	bl	4094dc <_sbrk_r>
  40d15a:	68ba      	ldr	r2, [r7, #8]
  40d15c:	1a83      	subs	r3, r0, r2
  40d15e:	2b0f      	cmp	r3, #15
  40d160:	ddde      	ble.n	40d120 <_malloc_trim_r+0x38>
  40d162:	4c07      	ldr	r4, [pc, #28]	; (40d180 <_malloc_trim_r+0x98>)
  40d164:	f043 0301 	orr.w	r3, r3, #1
  40d168:	4904      	ldr	r1, [pc, #16]	; (40d17c <_malloc_trim_r+0x94>)
  40d16a:	6824      	ldr	r4, [r4, #0]
  40d16c:	6053      	str	r3, [r2, #4]
  40d16e:	1b00      	subs	r0, r0, r4
  40d170:	6008      	str	r0, [r1, #0]
  40d172:	e7d5      	b.n	40d120 <_malloc_trim_r+0x38>
  40d174:	2040044c 	.word	0x2040044c
  40d178:	fffff000 	.word	0xfffff000
  40d17c:	2040c44c 	.word	0x2040c44c
  40d180:	20400858 	.word	0x20400858

0040d184 <_free_r>:
  40d184:	2900      	cmp	r1, #0
  40d186:	d04d      	beq.n	40d224 <_free_r+0xa0>
  40d188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d18c:	460c      	mov	r4, r1
  40d18e:	4680      	mov	r8, r0
  40d190:	f7fc f9a0 	bl	4094d4 <__malloc_lock>
  40d194:	4963      	ldr	r1, [pc, #396]	; (40d324 <_free_r+0x1a0>)
  40d196:	f854 7c04 	ldr.w	r7, [r4, #-4]
  40d19a:	f1a4 0508 	sub.w	r5, r4, #8
  40d19e:	688e      	ldr	r6, [r1, #8]
  40d1a0:	f027 0301 	bic.w	r3, r7, #1
  40d1a4:	18ea      	adds	r2, r5, r3
  40d1a6:	6850      	ldr	r0, [r2, #4]
  40d1a8:	4296      	cmp	r6, r2
  40d1aa:	f020 0003 	bic.w	r0, r0, #3
  40d1ae:	d059      	beq.n	40d264 <_free_r+0xe0>
  40d1b0:	07fe      	lsls	r6, r7, #31
  40d1b2:	6050      	str	r0, [r2, #4]
  40d1b4:	d40b      	bmi.n	40d1ce <_free_r+0x4a>
  40d1b6:	f854 4c08 	ldr.w	r4, [r4, #-8]
  40d1ba:	f101 0708 	add.w	r7, r1, #8
  40d1be:	1b2d      	subs	r5, r5, r4
  40d1c0:	4423      	add	r3, r4
  40d1c2:	68ac      	ldr	r4, [r5, #8]
  40d1c4:	42bc      	cmp	r4, r7
  40d1c6:	d066      	beq.n	40d296 <_free_r+0x112>
  40d1c8:	68ef      	ldr	r7, [r5, #12]
  40d1ca:	60e7      	str	r7, [r4, #12]
  40d1cc:	60bc      	str	r4, [r7, #8]
  40d1ce:	1814      	adds	r4, r2, r0
  40d1d0:	6864      	ldr	r4, [r4, #4]
  40d1d2:	07e4      	lsls	r4, r4, #31
  40d1d4:	d40c      	bmi.n	40d1f0 <_free_r+0x6c>
  40d1d6:	4c54      	ldr	r4, [pc, #336]	; (40d328 <_free_r+0x1a4>)
  40d1d8:	4403      	add	r3, r0
  40d1da:	6890      	ldr	r0, [r2, #8]
  40d1dc:	42a0      	cmp	r0, r4
  40d1de:	d07c      	beq.n	40d2da <_free_r+0x156>
  40d1e0:	68d4      	ldr	r4, [r2, #12]
  40d1e2:	f043 0201 	orr.w	r2, r3, #1
  40d1e6:	60c4      	str	r4, [r0, #12]
  40d1e8:	60a0      	str	r0, [r4, #8]
  40d1ea:	606a      	str	r2, [r5, #4]
  40d1ec:	50eb      	str	r3, [r5, r3]
  40d1ee:	e003      	b.n	40d1f8 <_free_r+0x74>
  40d1f0:	f043 0201 	orr.w	r2, r3, #1
  40d1f4:	606a      	str	r2, [r5, #4]
  40d1f6:	50eb      	str	r3, [r5, r3]
  40d1f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40d1fc:	d213      	bcs.n	40d226 <_free_r+0xa2>
  40d1fe:	08db      	lsrs	r3, r3, #3
  40d200:	2001      	movs	r0, #1
  40d202:	684a      	ldr	r2, [r1, #4]
  40d204:	109c      	asrs	r4, r3, #2
  40d206:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
  40d20a:	40a0      	lsls	r0, r4
  40d20c:	689c      	ldr	r4, [r3, #8]
  40d20e:	4302      	orrs	r2, r0
  40d210:	60eb      	str	r3, [r5, #12]
  40d212:	60ac      	str	r4, [r5, #8]
  40d214:	604a      	str	r2, [r1, #4]
  40d216:	609d      	str	r5, [r3, #8]
  40d218:	60e5      	str	r5, [r4, #12]
  40d21a:	4640      	mov	r0, r8
  40d21c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40d220:	f7fc b95a 	b.w	4094d8 <__malloc_unlock>
  40d224:	4770      	bx	lr
  40d226:	0a5a      	lsrs	r2, r3, #9
  40d228:	2a04      	cmp	r2, #4
  40d22a:	d847      	bhi.n	40d2bc <_free_r+0x138>
  40d22c:	099a      	lsrs	r2, r3, #6
  40d22e:	f102 0438 	add.w	r4, r2, #56	; 0x38
  40d232:	0060      	lsls	r0, r4, #1
  40d234:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40d238:	493a      	ldr	r1, [pc, #232]	; (40d324 <_free_r+0x1a0>)
  40d23a:	6882      	ldr	r2, [r0, #8]
  40d23c:	4282      	cmp	r2, r0
  40d23e:	d043      	beq.n	40d2c8 <_free_r+0x144>
  40d240:	6851      	ldr	r1, [r2, #4]
  40d242:	f021 0103 	bic.w	r1, r1, #3
  40d246:	4299      	cmp	r1, r3
  40d248:	d902      	bls.n	40d250 <_free_r+0xcc>
  40d24a:	6892      	ldr	r2, [r2, #8]
  40d24c:	4290      	cmp	r0, r2
  40d24e:	d1f7      	bne.n	40d240 <_free_r+0xbc>
  40d250:	68d3      	ldr	r3, [r2, #12]
  40d252:	60eb      	str	r3, [r5, #12]
  40d254:	4640      	mov	r0, r8
  40d256:	60aa      	str	r2, [r5, #8]
  40d258:	609d      	str	r5, [r3, #8]
  40d25a:	60d5      	str	r5, [r2, #12]
  40d25c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40d260:	f7fc b93a 	b.w	4094d8 <__malloc_unlock>
  40d264:	07ff      	lsls	r7, r7, #31
  40d266:	4403      	add	r3, r0
  40d268:	d407      	bmi.n	40d27a <_free_r+0xf6>
  40d26a:	f854 2c08 	ldr.w	r2, [r4, #-8]
  40d26e:	1aad      	subs	r5, r5, r2
  40d270:	4413      	add	r3, r2
  40d272:	68a8      	ldr	r0, [r5, #8]
  40d274:	68ea      	ldr	r2, [r5, #12]
  40d276:	60c2      	str	r2, [r0, #12]
  40d278:	6090      	str	r0, [r2, #8]
  40d27a:	4a2c      	ldr	r2, [pc, #176]	; (40d32c <_free_r+0x1a8>)
  40d27c:	f043 0001 	orr.w	r0, r3, #1
  40d280:	6812      	ldr	r2, [r2, #0]
  40d282:	6068      	str	r0, [r5, #4]
  40d284:	4293      	cmp	r3, r2
  40d286:	608d      	str	r5, [r1, #8]
  40d288:	d3c7      	bcc.n	40d21a <_free_r+0x96>
  40d28a:	4b29      	ldr	r3, [pc, #164]	; (40d330 <_free_r+0x1ac>)
  40d28c:	4640      	mov	r0, r8
  40d28e:	6819      	ldr	r1, [r3, #0]
  40d290:	f7ff ff2a 	bl	40d0e8 <_malloc_trim_r>
  40d294:	e7c1      	b.n	40d21a <_free_r+0x96>
  40d296:	1811      	adds	r1, r2, r0
  40d298:	6849      	ldr	r1, [r1, #4]
  40d29a:	07c9      	lsls	r1, r1, #31
  40d29c:	d409      	bmi.n	40d2b2 <_free_r+0x12e>
  40d29e:	4403      	add	r3, r0
  40d2a0:	68d1      	ldr	r1, [r2, #12]
  40d2a2:	6892      	ldr	r2, [r2, #8]
  40d2a4:	f043 0001 	orr.w	r0, r3, #1
  40d2a8:	60d1      	str	r1, [r2, #12]
  40d2aa:	608a      	str	r2, [r1, #8]
  40d2ac:	6068      	str	r0, [r5, #4]
  40d2ae:	50eb      	str	r3, [r5, r3]
  40d2b0:	e7b3      	b.n	40d21a <_free_r+0x96>
  40d2b2:	f043 0201 	orr.w	r2, r3, #1
  40d2b6:	606a      	str	r2, [r5, #4]
  40d2b8:	50eb      	str	r3, [r5, r3]
  40d2ba:	e7ae      	b.n	40d21a <_free_r+0x96>
  40d2bc:	2a14      	cmp	r2, #20
  40d2be:	d815      	bhi.n	40d2ec <_free_r+0x168>
  40d2c0:	f102 045b 	add.w	r4, r2, #91	; 0x5b
  40d2c4:	0060      	lsls	r0, r4, #1
  40d2c6:	e7b5      	b.n	40d234 <_free_r+0xb0>
  40d2c8:	10a4      	asrs	r4, r4, #2
  40d2ca:	2701      	movs	r7, #1
  40d2cc:	6848      	ldr	r0, [r1, #4]
  40d2ce:	4613      	mov	r3, r2
  40d2d0:	fa07 f404 	lsl.w	r4, r7, r4
  40d2d4:	4320      	orrs	r0, r4
  40d2d6:	6048      	str	r0, [r1, #4]
  40d2d8:	e7bb      	b.n	40d252 <_free_r+0xce>
  40d2da:	f043 0201 	orr.w	r2, r3, #1
  40d2de:	614d      	str	r5, [r1, #20]
  40d2e0:	610d      	str	r5, [r1, #16]
  40d2e2:	60e8      	str	r0, [r5, #12]
  40d2e4:	60a8      	str	r0, [r5, #8]
  40d2e6:	606a      	str	r2, [r5, #4]
  40d2e8:	50eb      	str	r3, [r5, r3]
  40d2ea:	e796      	b.n	40d21a <_free_r+0x96>
  40d2ec:	2a54      	cmp	r2, #84	; 0x54
  40d2ee:	d804      	bhi.n	40d2fa <_free_r+0x176>
  40d2f0:	0b1a      	lsrs	r2, r3, #12
  40d2f2:	f102 046e 	add.w	r4, r2, #110	; 0x6e
  40d2f6:	0060      	lsls	r0, r4, #1
  40d2f8:	e79c      	b.n	40d234 <_free_r+0xb0>
  40d2fa:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40d2fe:	d804      	bhi.n	40d30a <_free_r+0x186>
  40d300:	0bda      	lsrs	r2, r3, #15
  40d302:	f102 0477 	add.w	r4, r2, #119	; 0x77
  40d306:	0060      	lsls	r0, r4, #1
  40d308:	e794      	b.n	40d234 <_free_r+0xb0>
  40d30a:	f240 5054 	movw	r0, #1364	; 0x554
  40d30e:	4282      	cmp	r2, r0
  40d310:	d804      	bhi.n	40d31c <_free_r+0x198>
  40d312:	0c9a      	lsrs	r2, r3, #18
  40d314:	f102 047c 	add.w	r4, r2, #124	; 0x7c
  40d318:	0060      	lsls	r0, r4, #1
  40d31a:	e78b      	b.n	40d234 <_free_r+0xb0>
  40d31c:	20fc      	movs	r0, #252	; 0xfc
  40d31e:	247e      	movs	r4, #126	; 0x7e
  40d320:	e788      	b.n	40d234 <_free_r+0xb0>
  40d322:	bf00      	nop
  40d324:	2040044c 	.word	0x2040044c
  40d328:	20400454 	.word	0x20400454
  40d32c:	20400854 	.word	0x20400854
  40d330:	2040c448 	.word	0x2040c448

0040d334 <__sfvwrite_r>:
  40d334:	6893      	ldr	r3, [r2, #8]
  40d336:	2b00      	cmp	r3, #0
  40d338:	d07a      	beq.n	40d430 <__sfvwrite_r+0xfc>
  40d33a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d33e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40d342:	b083      	sub	sp, #12
  40d344:	460c      	mov	r4, r1
  40d346:	4681      	mov	r9, r0
  40d348:	f01e 0f08 	tst.w	lr, #8
  40d34c:	4616      	mov	r6, r2
  40d34e:	d026      	beq.n	40d39e <__sfvwrite_r+0x6a>
  40d350:	690b      	ldr	r3, [r1, #16]
  40d352:	b323      	cbz	r3, 40d39e <__sfvwrite_r+0x6a>
  40d354:	f00e 0802 	and.w	r8, lr, #2
  40d358:	6835      	ldr	r5, [r6, #0]
  40d35a:	fa1f f088 	uxth.w	r0, r8
  40d35e:	b370      	cbz	r0, 40d3be <__sfvwrite_r+0x8a>
  40d360:	f04f 0a00 	mov.w	sl, #0
  40d364:	f8df b2ec 	ldr.w	fp, [pc, #748]	; 40d654 <__sfvwrite_r+0x320>
  40d368:	46d0      	mov	r8, sl
  40d36a:	45d8      	cmp	r8, fp
  40d36c:	4643      	mov	r3, r8
  40d36e:	4652      	mov	r2, sl
  40d370:	4648      	mov	r0, r9
  40d372:	bf28      	it	cs
  40d374:	465b      	movcs	r3, fp
  40d376:	f1b8 0f00 	cmp.w	r8, #0
  40d37a:	d053      	beq.n	40d424 <__sfvwrite_r+0xf0>
  40d37c:	69e1      	ldr	r1, [r4, #28]
  40d37e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40d380:	47b8      	blx	r7
  40d382:	2800      	cmp	r0, #0
  40d384:	dd73      	ble.n	40d46e <__sfvwrite_r+0x13a>
  40d386:	68b3      	ldr	r3, [r6, #8]
  40d388:	4482      	add	sl, r0
  40d38a:	ebc0 0808 	rsb	r8, r0, r8
  40d38e:	1a18      	subs	r0, r3, r0
  40d390:	60b0      	str	r0, [r6, #8]
  40d392:	2800      	cmp	r0, #0
  40d394:	d1e9      	bne.n	40d36a <__sfvwrite_r+0x36>
  40d396:	2000      	movs	r0, #0
  40d398:	b003      	add	sp, #12
  40d39a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d39e:	4648      	mov	r0, r9
  40d3a0:	4621      	mov	r1, r4
  40d3a2:	f7fe fc4b 	bl	40bc3c <__swsetup_r>
  40d3a6:	2800      	cmp	r0, #0
  40d3a8:	f040 814c 	bne.w	40d644 <__sfvwrite_r+0x310>
  40d3ac:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  40d3b0:	6835      	ldr	r5, [r6, #0]
  40d3b2:	f00e 0802 	and.w	r8, lr, #2
  40d3b6:	fa1f f088 	uxth.w	r0, r8
  40d3ba:	2800      	cmp	r0, #0
  40d3bc:	d1d0      	bne.n	40d360 <__sfvwrite_r+0x2c>
  40d3be:	f01e 0b01 	ands.w	fp, lr, #1
  40d3c2:	d15d      	bne.n	40d480 <__sfvwrite_r+0x14c>
  40d3c4:	46d8      	mov	r8, fp
  40d3c6:	f1b8 0f00 	cmp.w	r8, #0
  40d3ca:	d025      	beq.n	40d418 <__sfvwrite_r+0xe4>
  40d3cc:	f41e 7f00 	tst.w	lr, #512	; 0x200
  40d3d0:	68a7      	ldr	r7, [r4, #8]
  40d3d2:	d02f      	beq.n	40d434 <__sfvwrite_r+0x100>
  40d3d4:	45b8      	cmp	r8, r7
  40d3d6:	46ba      	mov	sl, r7
  40d3d8:	f0c0 80a8 	bcc.w	40d52c <__sfvwrite_r+0x1f8>
  40d3dc:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  40d3e0:	f040 80b5 	bne.w	40d54e <__sfvwrite_r+0x21a>
  40d3e4:	6820      	ldr	r0, [r4, #0]
  40d3e6:	4659      	mov	r1, fp
  40d3e8:	4652      	mov	r2, sl
  40d3ea:	f000 fa25 	bl	40d838 <memmove>
  40d3ee:	68a2      	ldr	r2, [r4, #8]
  40d3f0:	6821      	ldr	r1, [r4, #0]
  40d3f2:	4640      	mov	r0, r8
  40d3f4:	1bd7      	subs	r7, r2, r7
  40d3f6:	eb01 030a 	add.w	r3, r1, sl
  40d3fa:	60a7      	str	r7, [r4, #8]
  40d3fc:	6023      	str	r3, [r4, #0]
  40d3fe:	68b3      	ldr	r3, [r6, #8]
  40d400:	4483      	add	fp, r0
  40d402:	ebc0 0808 	rsb	r8, r0, r8
  40d406:	1a18      	subs	r0, r3, r0
  40d408:	60b0      	str	r0, [r6, #8]
  40d40a:	2800      	cmp	r0, #0
  40d40c:	d0c3      	beq.n	40d396 <__sfvwrite_r+0x62>
  40d40e:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  40d412:	f1b8 0f00 	cmp.w	r8, #0
  40d416:	d1d9      	bne.n	40d3cc <__sfvwrite_r+0x98>
  40d418:	f8d5 b000 	ldr.w	fp, [r5]
  40d41c:	3508      	adds	r5, #8
  40d41e:	f855 8c04 	ldr.w	r8, [r5, #-4]
  40d422:	e7d0      	b.n	40d3c6 <__sfvwrite_r+0x92>
  40d424:	f8d5 a000 	ldr.w	sl, [r5]
  40d428:	3508      	adds	r5, #8
  40d42a:	f855 8c04 	ldr.w	r8, [r5, #-4]
  40d42e:	e79c      	b.n	40d36a <__sfvwrite_r+0x36>
  40d430:	2000      	movs	r0, #0
  40d432:	4770      	bx	lr
  40d434:	6820      	ldr	r0, [r4, #0]
  40d436:	6923      	ldr	r3, [r4, #16]
  40d438:	4298      	cmp	r0, r3
  40d43a:	d803      	bhi.n	40d444 <__sfvwrite_r+0x110>
  40d43c:	6963      	ldr	r3, [r4, #20]
  40d43e:	4598      	cmp	r8, r3
  40d440:	f080 80bf 	bcs.w	40d5c2 <__sfvwrite_r+0x28e>
  40d444:	4547      	cmp	r7, r8
  40d446:	4659      	mov	r1, fp
  40d448:	bf28      	it	cs
  40d44a:	4647      	movcs	r7, r8
  40d44c:	463a      	mov	r2, r7
  40d44e:	f000 f9f3 	bl	40d838 <memmove>
  40d452:	68a3      	ldr	r3, [r4, #8]
  40d454:	6822      	ldr	r2, [r4, #0]
  40d456:	1bdb      	subs	r3, r3, r7
  40d458:	443a      	add	r2, r7
  40d45a:	60a3      	str	r3, [r4, #8]
  40d45c:	6022      	str	r2, [r4, #0]
  40d45e:	2b00      	cmp	r3, #0
  40d460:	d149      	bne.n	40d4f6 <__sfvwrite_r+0x1c2>
  40d462:	4648      	mov	r0, r9
  40d464:	4621      	mov	r1, r4
  40d466:	f7ff fd1b 	bl	40cea0 <_fflush_r>
  40d46a:	2800      	cmp	r0, #0
  40d46c:	d043      	beq.n	40d4f6 <__sfvwrite_r+0x1c2>
  40d46e:	89a3      	ldrh	r3, [r4, #12]
  40d470:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40d474:	f04f 30ff 	mov.w	r0, #4294967295
  40d478:	81a3      	strh	r3, [r4, #12]
  40d47a:	b003      	add	sp, #12
  40d47c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d480:	4680      	mov	r8, r0
  40d482:	4683      	mov	fp, r0
  40d484:	4682      	mov	sl, r0
  40d486:	9000      	str	r0, [sp, #0]
  40d488:	f1ba 0f00 	cmp.w	sl, #0
  40d48c:	d02b      	beq.n	40d4e6 <__sfvwrite_r+0x1b2>
  40d48e:	9b00      	ldr	r3, [sp, #0]
  40d490:	2b00      	cmp	r3, #0
  40d492:	d04f      	beq.n	40d534 <__sfvwrite_r+0x200>
  40d494:	45d0      	cmp	r8, sl
  40d496:	6962      	ldr	r2, [r4, #20]
  40d498:	68a1      	ldr	r1, [r4, #8]
  40d49a:	4643      	mov	r3, r8
  40d49c:	bf28      	it	cs
  40d49e:	4653      	movcs	r3, sl
  40d4a0:	6820      	ldr	r0, [r4, #0]
  40d4a2:	eb02 0c01 	add.w	ip, r2, r1
  40d4a6:	461f      	mov	r7, r3
  40d4a8:	4563      	cmp	r3, ip
  40d4aa:	dd03      	ble.n	40d4b4 <__sfvwrite_r+0x180>
  40d4ac:	6921      	ldr	r1, [r4, #16]
  40d4ae:	4288      	cmp	r0, r1
  40d4b0:	f200 8099 	bhi.w	40d5e6 <__sfvwrite_r+0x2b2>
  40d4b4:	4293      	cmp	r3, r2
  40d4b6:	db20      	blt.n	40d4fa <__sfvwrite_r+0x1c6>
  40d4b8:	4613      	mov	r3, r2
  40d4ba:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40d4bc:	4648      	mov	r0, r9
  40d4be:	69e1      	ldr	r1, [r4, #28]
  40d4c0:	465a      	mov	r2, fp
  40d4c2:	47b8      	blx	r7
  40d4c4:	1e07      	subs	r7, r0, #0
  40d4c6:	ddd2      	ble.n	40d46e <__sfvwrite_r+0x13a>
  40d4c8:	ebb8 0807 	subs.w	r8, r8, r7
  40d4cc:	d025      	beq.n	40d51a <__sfvwrite_r+0x1e6>
  40d4ce:	68b3      	ldr	r3, [r6, #8]
  40d4d0:	44bb      	add	fp, r7
  40d4d2:	ebc7 0a0a 	rsb	sl, r7, sl
  40d4d6:	1bdf      	subs	r7, r3, r7
  40d4d8:	60b7      	str	r7, [r6, #8]
  40d4da:	2f00      	cmp	r7, #0
  40d4dc:	f43f af5b 	beq.w	40d396 <__sfvwrite_r+0x62>
  40d4e0:	f1ba 0f00 	cmp.w	sl, #0
  40d4e4:	d1d3      	bne.n	40d48e <__sfvwrite_r+0x15a>
  40d4e6:	2300      	movs	r3, #0
  40d4e8:	f8d5 b000 	ldr.w	fp, [r5]
  40d4ec:	f8d5 a004 	ldr.w	sl, [r5, #4]
  40d4f0:	3508      	adds	r5, #8
  40d4f2:	9300      	str	r3, [sp, #0]
  40d4f4:	e7c8      	b.n	40d488 <__sfvwrite_r+0x154>
  40d4f6:	4638      	mov	r0, r7
  40d4f8:	e781      	b.n	40d3fe <__sfvwrite_r+0xca>
  40d4fa:	461a      	mov	r2, r3
  40d4fc:	4659      	mov	r1, fp
  40d4fe:	9301      	str	r3, [sp, #4]
  40d500:	f000 f99a 	bl	40d838 <memmove>
  40d504:	68a2      	ldr	r2, [r4, #8]
  40d506:	ebb8 0807 	subs.w	r8, r8, r7
  40d50a:	6821      	ldr	r1, [r4, #0]
  40d50c:	9b01      	ldr	r3, [sp, #4]
  40d50e:	eba2 0203 	sub.w	r2, r2, r3
  40d512:	440b      	add	r3, r1
  40d514:	60a2      	str	r2, [r4, #8]
  40d516:	6023      	str	r3, [r4, #0]
  40d518:	d1d9      	bne.n	40d4ce <__sfvwrite_r+0x19a>
  40d51a:	4648      	mov	r0, r9
  40d51c:	4621      	mov	r1, r4
  40d51e:	f7ff fcbf 	bl	40cea0 <_fflush_r>
  40d522:	2800      	cmp	r0, #0
  40d524:	d1a3      	bne.n	40d46e <__sfvwrite_r+0x13a>
  40d526:	f8cd 8000 	str.w	r8, [sp]
  40d52a:	e7d0      	b.n	40d4ce <__sfvwrite_r+0x19a>
  40d52c:	4647      	mov	r7, r8
  40d52e:	6820      	ldr	r0, [r4, #0]
  40d530:	46c2      	mov	sl, r8
  40d532:	e758      	b.n	40d3e6 <__sfvwrite_r+0xb2>
  40d534:	4658      	mov	r0, fp
  40d536:	210a      	movs	r1, #10
  40d538:	4652      	mov	r2, sl
  40d53a:	f000 f935 	bl	40d7a8 <memchr>
  40d53e:	2800      	cmp	r0, #0
  40d540:	d07b      	beq.n	40d63a <__sfvwrite_r+0x306>
  40d542:	3001      	adds	r0, #1
  40d544:	2301      	movs	r3, #1
  40d546:	ebcb 0800 	rsb	r8, fp, r0
  40d54a:	9300      	str	r3, [sp, #0]
  40d54c:	e7a2      	b.n	40d494 <__sfvwrite_r+0x160>
  40d54e:	6963      	ldr	r3, [r4, #20]
  40d550:	6921      	ldr	r1, [r4, #16]
  40d552:	6827      	ldr	r7, [r4, #0]
  40d554:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
  40d558:	1a7f      	subs	r7, r7, r1
  40d55a:	eb0c 7cdc 	add.w	ip, ip, ip, lsr #31
  40d55e:	1c7b      	adds	r3, r7, #1
  40d560:	ea4f 0c6c 	mov.w	ip, ip, asr #1
  40d564:	4443      	add	r3, r8
  40d566:	4662      	mov	r2, ip
  40d568:	459c      	cmp	ip, r3
  40d56a:	d201      	bcs.n	40d570 <__sfvwrite_r+0x23c>
  40d56c:	469c      	mov	ip, r3
  40d56e:	461a      	mov	r2, r3
  40d570:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  40d574:	f8cd c000 	str.w	ip, [sp]
  40d578:	d04b      	beq.n	40d612 <__sfvwrite_r+0x2de>
  40d57a:	4611      	mov	r1, r2
  40d57c:	4648      	mov	r0, r9
  40d57e:	f7fb fc13 	bl	408da8 <_malloc_r>
  40d582:	f8dd c000 	ldr.w	ip, [sp]
  40d586:	4682      	mov	sl, r0
  40d588:	2800      	cmp	r0, #0
  40d58a:	d05e      	beq.n	40d64a <__sfvwrite_r+0x316>
  40d58c:	463a      	mov	r2, r7
  40d58e:	6921      	ldr	r1, [r4, #16]
  40d590:	f8cd c000 	str.w	ip, [sp]
  40d594:	f7fb feb4 	bl	409300 <memcpy>
  40d598:	89a2      	ldrh	r2, [r4, #12]
  40d59a:	f8dd c000 	ldr.w	ip, [sp]
  40d59e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40d5a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40d5a6:	81a2      	strh	r2, [r4, #12]
  40d5a8:	eb0a 0007 	add.w	r0, sl, r7
  40d5ac:	ebc7 020c 	rsb	r2, r7, ip
  40d5b0:	f8c4 a010 	str.w	sl, [r4, #16]
  40d5b4:	4647      	mov	r7, r8
  40d5b6:	6020      	str	r0, [r4, #0]
  40d5b8:	46c2      	mov	sl, r8
  40d5ba:	60a2      	str	r2, [r4, #8]
  40d5bc:	f8c4 c014 	str.w	ip, [r4, #20]
  40d5c0:	e711      	b.n	40d3e6 <__sfvwrite_r+0xb2>
  40d5c2:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  40d5c6:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40d5c8:	4648      	mov	r0, r9
  40d5ca:	69e1      	ldr	r1, [r4, #28]
  40d5cc:	45c6      	cmp	lr, r8
  40d5ce:	465a      	mov	r2, fp
  40d5d0:	bf28      	it	cs
  40d5d2:	46c6      	movcs	lr, r8
  40d5d4:	fb9e fef3 	sdiv	lr, lr, r3
  40d5d8:	fb0e f303 	mul.w	r3, lr, r3
  40d5dc:	47b8      	blx	r7
  40d5de:	2800      	cmp	r0, #0
  40d5e0:	f73f af0d 	bgt.w	40d3fe <__sfvwrite_r+0xca>
  40d5e4:	e743      	b.n	40d46e <__sfvwrite_r+0x13a>
  40d5e6:	4662      	mov	r2, ip
  40d5e8:	4659      	mov	r1, fp
  40d5ea:	f8cd c004 	str.w	ip, [sp, #4]
  40d5ee:	f000 f923 	bl	40d838 <memmove>
  40d5f2:	6823      	ldr	r3, [r4, #0]
  40d5f4:	4648      	mov	r0, r9
  40d5f6:	f8dd c004 	ldr.w	ip, [sp, #4]
  40d5fa:	4621      	mov	r1, r4
  40d5fc:	4463      	add	r3, ip
  40d5fe:	6023      	str	r3, [r4, #0]
  40d600:	f7ff fc4e 	bl	40cea0 <_fflush_r>
  40d604:	f8dd c004 	ldr.w	ip, [sp, #4]
  40d608:	2800      	cmp	r0, #0
  40d60a:	f47f af30 	bne.w	40d46e <__sfvwrite_r+0x13a>
  40d60e:	4667      	mov	r7, ip
  40d610:	e75a      	b.n	40d4c8 <__sfvwrite_r+0x194>
  40d612:	4648      	mov	r0, r9
  40d614:	f000 fc7e 	bl	40df14 <_realloc_r>
  40d618:	f8dd c000 	ldr.w	ip, [sp]
  40d61c:	4682      	mov	sl, r0
  40d61e:	2800      	cmp	r0, #0
  40d620:	d1c2      	bne.n	40d5a8 <__sfvwrite_r+0x274>
  40d622:	4648      	mov	r0, r9
  40d624:	6921      	ldr	r1, [r4, #16]
  40d626:	f7ff fdad 	bl	40d184 <_free_r>
  40d62a:	89a3      	ldrh	r3, [r4, #12]
  40d62c:	220c      	movs	r2, #12
  40d62e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40d632:	f8c9 2000 	str.w	r2, [r9]
  40d636:	b29b      	uxth	r3, r3
  40d638:	e71a      	b.n	40d470 <__sfvwrite_r+0x13c>
  40d63a:	2301      	movs	r3, #1
  40d63c:	f10a 0801 	add.w	r8, sl, #1
  40d640:	9300      	str	r3, [sp, #0]
  40d642:	e727      	b.n	40d494 <__sfvwrite_r+0x160>
  40d644:	f04f 30ff 	mov.w	r0, #4294967295
  40d648:	e6a6      	b.n	40d398 <__sfvwrite_r+0x64>
  40d64a:	220c      	movs	r2, #12
  40d64c:	89a3      	ldrh	r3, [r4, #12]
  40d64e:	f8c9 2000 	str.w	r2, [r9]
  40d652:	e70d      	b.n	40d470 <__sfvwrite_r+0x13c>
  40d654:	7ffffc00 	.word	0x7ffffc00

0040d658 <_fwalk_reent>:
  40d658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40d65c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40d660:	d01e      	beq.n	40d6a0 <_fwalk_reent+0x48>
  40d662:	4688      	mov	r8, r1
  40d664:	4606      	mov	r6, r0
  40d666:	f04f 0900 	mov.w	r9, #0
  40d66a:	687d      	ldr	r5, [r7, #4]
  40d66c:	68bc      	ldr	r4, [r7, #8]
  40d66e:	3d01      	subs	r5, #1
  40d670:	d410      	bmi.n	40d694 <_fwalk_reent+0x3c>
  40d672:	89a3      	ldrh	r3, [r4, #12]
  40d674:	3d01      	subs	r5, #1
  40d676:	2b01      	cmp	r3, #1
  40d678:	d908      	bls.n	40d68c <_fwalk_reent+0x34>
  40d67a:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40d67e:	4621      	mov	r1, r4
  40d680:	4630      	mov	r0, r6
  40d682:	3301      	adds	r3, #1
  40d684:	d002      	beq.n	40d68c <_fwalk_reent+0x34>
  40d686:	47c0      	blx	r8
  40d688:	ea49 0900 	orr.w	r9, r9, r0
  40d68c:	1c6b      	adds	r3, r5, #1
  40d68e:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40d692:	d1ee      	bne.n	40d672 <_fwalk_reent+0x1a>
  40d694:	683f      	ldr	r7, [r7, #0]
  40d696:	2f00      	cmp	r7, #0
  40d698:	d1e7      	bne.n	40d66a <_fwalk_reent+0x12>
  40d69a:	4648      	mov	r0, r9
  40d69c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40d6a0:	46b9      	mov	r9, r7
  40d6a2:	4648      	mov	r0, r9
  40d6a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040d6a8 <__locale_charset>:
  40d6a8:	4800      	ldr	r0, [pc, #0]	; (40d6ac <__locale_charset+0x4>)
  40d6aa:	4770      	bx	lr
  40d6ac:	20400898 	.word	0x20400898

0040d6b0 <__locale_mb_cur_max>:
  40d6b0:	4b01      	ldr	r3, [pc, #4]	; (40d6b8 <__locale_mb_cur_max+0x8>)
  40d6b2:	6818      	ldr	r0, [r3, #0]
  40d6b4:	4770      	bx	lr
  40d6b6:	bf00      	nop
  40d6b8:	204008b8 	.word	0x204008b8

0040d6bc <_localeconv_r>:
  40d6bc:	4800      	ldr	r0, [pc, #0]	; (40d6c0 <_localeconv_r+0x4>)
  40d6be:	4770      	bx	lr
  40d6c0:	20400860 	.word	0x20400860

0040d6c4 <__smakebuf_r>:
  40d6c4:	898b      	ldrh	r3, [r1, #12]
  40d6c6:	b29a      	uxth	r2, r3
  40d6c8:	f012 0f02 	tst.w	r2, #2
  40d6cc:	d13d      	bne.n	40d74a <__smakebuf_r+0x86>
  40d6ce:	b5f0      	push	{r4, r5, r6, r7, lr}
  40d6d0:	460c      	mov	r4, r1
  40d6d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d6d6:	b091      	sub	sp, #68	; 0x44
  40d6d8:	4605      	mov	r5, r0
  40d6da:	2900      	cmp	r1, #0
  40d6dc:	db19      	blt.n	40d712 <__smakebuf_r+0x4e>
  40d6de:	aa01      	add	r2, sp, #4
  40d6e0:	f001 f89c 	bl	40e81c <_fstat_r>
  40d6e4:	2800      	cmp	r0, #0
  40d6e6:	db12      	blt.n	40d70e <__smakebuf_r+0x4a>
  40d6e8:	9b02      	ldr	r3, [sp, #8]
  40d6ea:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40d6ee:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  40d6f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40d6f6:	fab7 f787 	clz	r7, r7
  40d6fa:	ea4f 1757 	mov.w	r7, r7, lsr #5
  40d6fe:	d02b      	beq.n	40d758 <__smakebuf_r+0x94>
  40d700:	89a3      	ldrh	r3, [r4, #12]
  40d702:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40d706:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40d70a:	81a3      	strh	r3, [r4, #12]
  40d70c:	e00c      	b.n	40d728 <__smakebuf_r+0x64>
  40d70e:	89a3      	ldrh	r3, [r4, #12]
  40d710:	b29a      	uxth	r2, r3
  40d712:	f012 0f80 	tst.w	r2, #128	; 0x80
  40d716:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40d71a:	f04f 0700 	mov.w	r7, #0
  40d71e:	bf0c      	ite	eq
  40d720:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40d724:	2640      	movne	r6, #64	; 0x40
  40d726:	81a3      	strh	r3, [r4, #12]
  40d728:	4628      	mov	r0, r5
  40d72a:	4631      	mov	r1, r6
  40d72c:	f7fb fb3c 	bl	408da8 <_malloc_r>
  40d730:	89a3      	ldrh	r3, [r4, #12]
  40d732:	b340      	cbz	r0, 40d786 <__smakebuf_r+0xc2>
  40d734:	4a1a      	ldr	r2, [pc, #104]	; (40d7a0 <__smakebuf_r+0xdc>)
  40d736:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40d73a:	63ea      	str	r2, [r5, #60]	; 0x3c
  40d73c:	81a3      	strh	r3, [r4, #12]
  40d73e:	6020      	str	r0, [r4, #0]
  40d740:	6120      	str	r0, [r4, #16]
  40d742:	6166      	str	r6, [r4, #20]
  40d744:	b99f      	cbnz	r7, 40d76e <__smakebuf_r+0xaa>
  40d746:	b011      	add	sp, #68	; 0x44
  40d748:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40d74a:	f101 0343 	add.w	r3, r1, #67	; 0x43
  40d74e:	2201      	movs	r2, #1
  40d750:	600b      	str	r3, [r1, #0]
  40d752:	610b      	str	r3, [r1, #16]
  40d754:	614a      	str	r2, [r1, #20]
  40d756:	4770      	bx	lr
  40d758:	4b12      	ldr	r3, [pc, #72]	; (40d7a4 <__smakebuf_r+0xe0>)
  40d75a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  40d75c:	429a      	cmp	r2, r3
  40d75e:	d1cf      	bne.n	40d700 <__smakebuf_r+0x3c>
  40d760:	89a3      	ldrh	r3, [r4, #12]
  40d762:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40d766:	4333      	orrs	r3, r6
  40d768:	64e6      	str	r6, [r4, #76]	; 0x4c
  40d76a:	81a3      	strh	r3, [r4, #12]
  40d76c:	e7dc      	b.n	40d728 <__smakebuf_r+0x64>
  40d76e:	4628      	mov	r0, r5
  40d770:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40d774:	f001 f866 	bl	40e844 <_isatty_r>
  40d778:	2800      	cmp	r0, #0
  40d77a:	d0e4      	beq.n	40d746 <__smakebuf_r+0x82>
  40d77c:	89a3      	ldrh	r3, [r4, #12]
  40d77e:	f043 0301 	orr.w	r3, r3, #1
  40d782:	81a3      	strh	r3, [r4, #12]
  40d784:	e7df      	b.n	40d746 <__smakebuf_r+0x82>
  40d786:	059a      	lsls	r2, r3, #22
  40d788:	d4dd      	bmi.n	40d746 <__smakebuf_r+0x82>
  40d78a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40d78e:	f043 0302 	orr.w	r3, r3, #2
  40d792:	2101      	movs	r1, #1
  40d794:	81a3      	strh	r3, [r4, #12]
  40d796:	6022      	str	r2, [r4, #0]
  40d798:	6122      	str	r2, [r4, #16]
  40d79a:	6161      	str	r1, [r4, #20]
  40d79c:	e7d3      	b.n	40d746 <__smakebuf_r+0x82>
  40d79e:	bf00      	nop
  40d7a0:	0040cecd 	.word	0x0040cecd
  40d7a4:	0040e3f5 	.word	0x0040e3f5

0040d7a8 <memchr>:
  40d7a8:	0783      	lsls	r3, r0, #30
  40d7aa:	b2c9      	uxtb	r1, r1
  40d7ac:	b470      	push	{r4, r5, r6}
  40d7ae:	d03f      	beq.n	40d830 <memchr+0x88>
  40d7b0:	1e54      	subs	r4, r2, #1
  40d7b2:	2a00      	cmp	r2, #0
  40d7b4:	d03e      	beq.n	40d834 <memchr+0x8c>
  40d7b6:	7803      	ldrb	r3, [r0, #0]
  40d7b8:	428b      	cmp	r3, r1
  40d7ba:	bf18      	it	ne
  40d7bc:	1c43      	addne	r3, r0, #1
  40d7be:	d105      	bne.n	40d7cc <memchr+0x24>
  40d7c0:	e01c      	b.n	40d7fc <memchr+0x54>
  40d7c2:	b1ec      	cbz	r4, 40d800 <memchr+0x58>
  40d7c4:	7802      	ldrb	r2, [r0, #0]
  40d7c6:	3c01      	subs	r4, #1
  40d7c8:	428a      	cmp	r2, r1
  40d7ca:	d017      	beq.n	40d7fc <memchr+0x54>
  40d7cc:	f013 0f03 	tst.w	r3, #3
  40d7d0:	4618      	mov	r0, r3
  40d7d2:	f103 0301 	add.w	r3, r3, #1
  40d7d6:	d1f4      	bne.n	40d7c2 <memchr+0x1a>
  40d7d8:	2c03      	cmp	r4, #3
  40d7da:	d814      	bhi.n	40d806 <memchr+0x5e>
  40d7dc:	b184      	cbz	r4, 40d800 <memchr+0x58>
  40d7de:	7803      	ldrb	r3, [r0, #0]
  40d7e0:	428b      	cmp	r3, r1
  40d7e2:	d00b      	beq.n	40d7fc <memchr+0x54>
  40d7e4:	1905      	adds	r5, r0, r4
  40d7e6:	1c43      	adds	r3, r0, #1
  40d7e8:	e002      	b.n	40d7f0 <memchr+0x48>
  40d7ea:	7802      	ldrb	r2, [r0, #0]
  40d7ec:	428a      	cmp	r2, r1
  40d7ee:	d005      	beq.n	40d7fc <memchr+0x54>
  40d7f0:	42ab      	cmp	r3, r5
  40d7f2:	4618      	mov	r0, r3
  40d7f4:	f103 0301 	add.w	r3, r3, #1
  40d7f8:	d1f7      	bne.n	40d7ea <memchr+0x42>
  40d7fa:	2000      	movs	r0, #0
  40d7fc:	bc70      	pop	{r4, r5, r6}
  40d7fe:	4770      	bx	lr
  40d800:	4620      	mov	r0, r4
  40d802:	bc70      	pop	{r4, r5, r6}
  40d804:	4770      	bx	lr
  40d806:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40d80a:	4602      	mov	r2, r0
  40d80c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40d810:	4610      	mov	r0, r2
  40d812:	3204      	adds	r2, #4
  40d814:	6803      	ldr	r3, [r0, #0]
  40d816:	4073      	eors	r3, r6
  40d818:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40d81c:	ea25 0303 	bic.w	r3, r5, r3
  40d820:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40d824:	d1da      	bne.n	40d7dc <memchr+0x34>
  40d826:	3c04      	subs	r4, #4
  40d828:	4610      	mov	r0, r2
  40d82a:	2c03      	cmp	r4, #3
  40d82c:	d8f0      	bhi.n	40d810 <memchr+0x68>
  40d82e:	e7d5      	b.n	40d7dc <memchr+0x34>
  40d830:	4614      	mov	r4, r2
  40d832:	e7d1      	b.n	40d7d8 <memchr+0x30>
  40d834:	4610      	mov	r0, r2
  40d836:	e7e1      	b.n	40d7fc <memchr+0x54>

0040d838 <memmove>:
  40d838:	4288      	cmp	r0, r1
  40d83a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40d83c:	d90d      	bls.n	40d85a <memmove+0x22>
  40d83e:	188b      	adds	r3, r1, r2
  40d840:	4298      	cmp	r0, r3
  40d842:	d20a      	bcs.n	40d85a <memmove+0x22>
  40d844:	1881      	adds	r1, r0, r2
  40d846:	2a00      	cmp	r2, #0
  40d848:	d053      	beq.n	40d8f2 <memmove+0xba>
  40d84a:	1a9a      	subs	r2, r3, r2
  40d84c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40d850:	4293      	cmp	r3, r2
  40d852:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40d856:	d1f9      	bne.n	40d84c <memmove+0x14>
  40d858:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40d85a:	2a0f      	cmp	r2, #15
  40d85c:	d947      	bls.n	40d8ee <memmove+0xb6>
  40d85e:	ea40 0301 	orr.w	r3, r0, r1
  40d862:	079b      	lsls	r3, r3, #30
  40d864:	d146      	bne.n	40d8f4 <memmove+0xbc>
  40d866:	f100 0410 	add.w	r4, r0, #16
  40d86a:	f101 0310 	add.w	r3, r1, #16
  40d86e:	4615      	mov	r5, r2
  40d870:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40d874:	3d10      	subs	r5, #16
  40d876:	3310      	adds	r3, #16
  40d878:	3410      	adds	r4, #16
  40d87a:	f844 6c20 	str.w	r6, [r4, #-32]
  40d87e:	2d0f      	cmp	r5, #15
  40d880:	f853 6c1c 	ldr.w	r6, [r3, #-28]
  40d884:	f844 6c1c 	str.w	r6, [r4, #-28]
  40d888:	f853 6c18 	ldr.w	r6, [r3, #-24]
  40d88c:	f844 6c18 	str.w	r6, [r4, #-24]
  40d890:	f853 6c14 	ldr.w	r6, [r3, #-20]
  40d894:	f844 6c14 	str.w	r6, [r4, #-20]
  40d898:	d8ea      	bhi.n	40d870 <memmove+0x38>
  40d89a:	f1a2 0310 	sub.w	r3, r2, #16
  40d89e:	f002 0e0f 	and.w	lr, r2, #15
  40d8a2:	f023 030f 	bic.w	r3, r3, #15
  40d8a6:	f1be 0f03 	cmp.w	lr, #3
  40d8aa:	f103 0310 	add.w	r3, r3, #16
  40d8ae:	4419      	add	r1, r3
  40d8b0:	4403      	add	r3, r0
  40d8b2:	d921      	bls.n	40d8f8 <memmove+0xc0>
  40d8b4:	1f1e      	subs	r6, r3, #4
  40d8b6:	460d      	mov	r5, r1
  40d8b8:	4674      	mov	r4, lr
  40d8ba:	3c04      	subs	r4, #4
  40d8bc:	f855 7b04 	ldr.w	r7, [r5], #4
  40d8c0:	2c03      	cmp	r4, #3
  40d8c2:	f846 7f04 	str.w	r7, [r6, #4]!
  40d8c6:	d8f8      	bhi.n	40d8ba <memmove+0x82>
  40d8c8:	f1ae 0404 	sub.w	r4, lr, #4
  40d8cc:	f002 0203 	and.w	r2, r2, #3
  40d8d0:	f024 0403 	bic.w	r4, r4, #3
  40d8d4:	3404      	adds	r4, #4
  40d8d6:	4423      	add	r3, r4
  40d8d8:	4421      	add	r1, r4
  40d8da:	b152      	cbz	r2, 40d8f2 <memmove+0xba>
  40d8dc:	3b01      	subs	r3, #1
  40d8de:	440a      	add	r2, r1
  40d8e0:	f811 4b01 	ldrb.w	r4, [r1], #1
  40d8e4:	4291      	cmp	r1, r2
  40d8e6:	f803 4f01 	strb.w	r4, [r3, #1]!
  40d8ea:	d1f9      	bne.n	40d8e0 <memmove+0xa8>
  40d8ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40d8ee:	4603      	mov	r3, r0
  40d8f0:	e7f3      	b.n	40d8da <memmove+0xa2>
  40d8f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40d8f4:	4603      	mov	r3, r0
  40d8f6:	e7f1      	b.n	40d8dc <memmove+0xa4>
  40d8f8:	4672      	mov	r2, lr
  40d8fa:	e7ee      	b.n	40d8da <memmove+0xa2>

0040d8fc <_Balloc>:
  40d8fc:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40d8fe:	b538      	push	{r3, r4, r5, lr}
  40d900:	4605      	mov	r5, r0
  40d902:	460c      	mov	r4, r1
  40d904:	b152      	cbz	r2, 40d91c <_Balloc+0x20>
  40d906:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
  40d90a:	b18b      	cbz	r3, 40d930 <_Balloc+0x34>
  40d90c:	6819      	ldr	r1, [r3, #0]
  40d90e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40d912:	2200      	movs	r2, #0
  40d914:	4618      	mov	r0, r3
  40d916:	611a      	str	r2, [r3, #16]
  40d918:	60da      	str	r2, [r3, #12]
  40d91a:	bd38      	pop	{r3, r4, r5, pc}
  40d91c:	2221      	movs	r2, #33	; 0x21
  40d91e:	2104      	movs	r1, #4
  40d920:	f000 fef8 	bl	40e714 <_calloc_r>
  40d924:	64e8      	str	r0, [r5, #76]	; 0x4c
  40d926:	4602      	mov	r2, r0
  40d928:	2800      	cmp	r0, #0
  40d92a:	d1ec      	bne.n	40d906 <_Balloc+0xa>
  40d92c:	2000      	movs	r0, #0
  40d92e:	bd38      	pop	{r3, r4, r5, pc}
  40d930:	2101      	movs	r1, #1
  40d932:	4628      	mov	r0, r5
  40d934:	fa01 f504 	lsl.w	r5, r1, r4
  40d938:	1d6a      	adds	r2, r5, #5
  40d93a:	0092      	lsls	r2, r2, #2
  40d93c:	f000 feea 	bl	40e714 <_calloc_r>
  40d940:	4603      	mov	r3, r0
  40d942:	2800      	cmp	r0, #0
  40d944:	d0f2      	beq.n	40d92c <_Balloc+0x30>
  40d946:	6044      	str	r4, [r0, #4]
  40d948:	6085      	str	r5, [r0, #8]
  40d94a:	e7e2      	b.n	40d912 <_Balloc+0x16>

0040d94c <_Bfree>:
  40d94c:	b131      	cbz	r1, 40d95c <_Bfree+0x10>
  40d94e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40d950:	684a      	ldr	r2, [r1, #4]
  40d952:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40d956:	6008      	str	r0, [r1, #0]
  40d958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40d95c:	4770      	bx	lr
  40d95e:	bf00      	nop

0040d960 <__multadd>:
  40d960:	b5f0      	push	{r4, r5, r6, r7, lr}
  40d962:	460c      	mov	r4, r1
  40d964:	b083      	sub	sp, #12
  40d966:	4605      	mov	r5, r0
  40d968:	690e      	ldr	r6, [r1, #16]
  40d96a:	f101 0e14 	add.w	lr, r1, #20
  40d96e:	2700      	movs	r7, #0
  40d970:	f8de 1000 	ldr.w	r1, [lr]
  40d974:	3701      	adds	r7, #1
  40d976:	b288      	uxth	r0, r1
  40d978:	42be      	cmp	r6, r7
  40d97a:	ea4f 4111 	mov.w	r1, r1, lsr #16
  40d97e:	fb02 3300 	mla	r3, r2, r0, r3
  40d982:	fb02 f101 	mul.w	r1, r2, r1
  40d986:	b298      	uxth	r0, r3
  40d988:	eb01 4313 	add.w	r3, r1, r3, lsr #16
  40d98c:	eb00 4103 	add.w	r1, r0, r3, lsl #16
  40d990:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40d994:	f84e 1b04 	str.w	r1, [lr], #4
  40d998:	dcea      	bgt.n	40d970 <__multadd+0x10>
  40d99a:	b13b      	cbz	r3, 40d9ac <__multadd+0x4c>
  40d99c:	68a2      	ldr	r2, [r4, #8]
  40d99e:	4296      	cmp	r6, r2
  40d9a0:	da07      	bge.n	40d9b2 <__multadd+0x52>
  40d9a2:	eb04 0286 	add.w	r2, r4, r6, lsl #2
  40d9a6:	3601      	adds	r6, #1
  40d9a8:	6153      	str	r3, [r2, #20]
  40d9aa:	6126      	str	r6, [r4, #16]
  40d9ac:	4620      	mov	r0, r4
  40d9ae:	b003      	add	sp, #12
  40d9b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40d9b2:	6861      	ldr	r1, [r4, #4]
  40d9b4:	4628      	mov	r0, r5
  40d9b6:	9301      	str	r3, [sp, #4]
  40d9b8:	3101      	adds	r1, #1
  40d9ba:	f7ff ff9f 	bl	40d8fc <_Balloc>
  40d9be:	6922      	ldr	r2, [r4, #16]
  40d9c0:	f104 010c 	add.w	r1, r4, #12
  40d9c4:	4607      	mov	r7, r0
  40d9c6:	3202      	adds	r2, #2
  40d9c8:	300c      	adds	r0, #12
  40d9ca:	0092      	lsls	r2, r2, #2
  40d9cc:	f7fb fc98 	bl	409300 <memcpy>
  40d9d0:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  40d9d2:	6861      	ldr	r1, [r4, #4]
  40d9d4:	9b01      	ldr	r3, [sp, #4]
  40d9d6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40d9da:	6020      	str	r0, [r4, #0]
  40d9dc:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  40d9e0:	463c      	mov	r4, r7
  40d9e2:	e7de      	b.n	40d9a2 <__multadd+0x42>

0040d9e4 <__hi0bits>:
  40d9e4:	4b0f      	ldr	r3, [pc, #60]	; (40da24 <__hi0bits+0x40>)
  40d9e6:	4003      	ands	r3, r0
  40d9e8:	b9b3      	cbnz	r3, 40da18 <__hi0bits+0x34>
  40d9ea:	0400      	lsls	r0, r0, #16
  40d9ec:	2310      	movs	r3, #16
  40d9ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40d9f2:	d101      	bne.n	40d9f8 <__hi0bits+0x14>
  40d9f4:	3308      	adds	r3, #8
  40d9f6:	0200      	lsls	r0, r0, #8
  40d9f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40d9fc:	d101      	bne.n	40da02 <__hi0bits+0x1e>
  40d9fe:	3304      	adds	r3, #4
  40da00:	0100      	lsls	r0, r0, #4
  40da02:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40da06:	d101      	bne.n	40da0c <__hi0bits+0x28>
  40da08:	3302      	adds	r3, #2
  40da0a:	0080      	lsls	r0, r0, #2
  40da0c:	2800      	cmp	r0, #0
  40da0e:	db07      	blt.n	40da20 <__hi0bits+0x3c>
  40da10:	0042      	lsls	r2, r0, #1
  40da12:	d403      	bmi.n	40da1c <__hi0bits+0x38>
  40da14:	2020      	movs	r0, #32
  40da16:	4770      	bx	lr
  40da18:	2300      	movs	r3, #0
  40da1a:	e7e8      	b.n	40d9ee <__hi0bits+0xa>
  40da1c:	1c58      	adds	r0, r3, #1
  40da1e:	4770      	bx	lr
  40da20:	4618      	mov	r0, r3
  40da22:	4770      	bx	lr
  40da24:	ffff0000 	.word	0xffff0000

0040da28 <__lo0bits>:
  40da28:	6803      	ldr	r3, [r0, #0]
  40da2a:	f013 0207 	ands.w	r2, r3, #7
  40da2e:	d008      	beq.n	40da42 <__lo0bits+0x1a>
  40da30:	07d9      	lsls	r1, r3, #31
  40da32:	d422      	bmi.n	40da7a <__lo0bits+0x52>
  40da34:	079a      	lsls	r2, r3, #30
  40da36:	d423      	bmi.n	40da80 <__lo0bits+0x58>
  40da38:	089b      	lsrs	r3, r3, #2
  40da3a:	2202      	movs	r2, #2
  40da3c:	6003      	str	r3, [r0, #0]
  40da3e:	4610      	mov	r0, r2
  40da40:	4770      	bx	lr
  40da42:	b299      	uxth	r1, r3
  40da44:	b909      	cbnz	r1, 40da4a <__lo0bits+0x22>
  40da46:	0c1b      	lsrs	r3, r3, #16
  40da48:	2210      	movs	r2, #16
  40da4a:	f013 0fff 	tst.w	r3, #255	; 0xff
  40da4e:	d101      	bne.n	40da54 <__lo0bits+0x2c>
  40da50:	3208      	adds	r2, #8
  40da52:	0a1b      	lsrs	r3, r3, #8
  40da54:	0719      	lsls	r1, r3, #28
  40da56:	d101      	bne.n	40da5c <__lo0bits+0x34>
  40da58:	3204      	adds	r2, #4
  40da5a:	091b      	lsrs	r3, r3, #4
  40da5c:	0799      	lsls	r1, r3, #30
  40da5e:	d101      	bne.n	40da64 <__lo0bits+0x3c>
  40da60:	3202      	adds	r2, #2
  40da62:	089b      	lsrs	r3, r3, #2
  40da64:	07d9      	lsls	r1, r3, #31
  40da66:	d405      	bmi.n	40da74 <__lo0bits+0x4c>
  40da68:	085b      	lsrs	r3, r3, #1
  40da6a:	d102      	bne.n	40da72 <__lo0bits+0x4a>
  40da6c:	2220      	movs	r2, #32
  40da6e:	4610      	mov	r0, r2
  40da70:	4770      	bx	lr
  40da72:	3201      	adds	r2, #1
  40da74:	6003      	str	r3, [r0, #0]
  40da76:	4610      	mov	r0, r2
  40da78:	4770      	bx	lr
  40da7a:	2200      	movs	r2, #0
  40da7c:	4610      	mov	r0, r2
  40da7e:	4770      	bx	lr
  40da80:	085b      	lsrs	r3, r3, #1
  40da82:	2201      	movs	r2, #1
  40da84:	6003      	str	r3, [r0, #0]
  40da86:	4610      	mov	r0, r2
  40da88:	4770      	bx	lr
  40da8a:	bf00      	nop

0040da8c <__i2b>:
  40da8c:	b510      	push	{r4, lr}
  40da8e:	460c      	mov	r4, r1
  40da90:	2101      	movs	r1, #1
  40da92:	f7ff ff33 	bl	40d8fc <_Balloc>
  40da96:	2201      	movs	r2, #1
  40da98:	6144      	str	r4, [r0, #20]
  40da9a:	6102      	str	r2, [r0, #16]
  40da9c:	bd10      	pop	{r4, pc}
  40da9e:	bf00      	nop

0040daa0 <__multiply>:
  40daa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40daa4:	690e      	ldr	r6, [r1, #16]
  40daa6:	b085      	sub	sp, #20
  40daa8:	6915      	ldr	r5, [r2, #16]
  40daaa:	460c      	mov	r4, r1
  40daac:	4691      	mov	r9, r2
  40daae:	42ae      	cmp	r6, r5
  40dab0:	f2c0 8094 	blt.w	40dbdc <__multiply+0x13c>
  40dab4:	462b      	mov	r3, r5
  40dab6:	4635      	mov	r5, r6
  40dab8:	461e      	mov	r6, r3
  40daba:	eb05 0806 	add.w	r8, r5, r6
  40dabe:	68a3      	ldr	r3, [r4, #8]
  40dac0:	6861      	ldr	r1, [r4, #4]
  40dac2:	4598      	cmp	r8, r3
  40dac4:	dd00      	ble.n	40dac8 <__multiply+0x28>
  40dac6:	3101      	adds	r1, #1
  40dac8:	f7ff ff18 	bl	40d8fc <_Balloc>
  40dacc:	f100 0a14 	add.w	sl, r0, #20
  40dad0:	9001      	str	r0, [sp, #4]
  40dad2:	eb0a 0b88 	add.w	fp, sl, r8, lsl #2
  40dad6:	45da      	cmp	sl, fp
  40dad8:	d205      	bcs.n	40dae6 <__multiply+0x46>
  40dada:	4653      	mov	r3, sl
  40dadc:	2100      	movs	r1, #0
  40dade:	f843 1b04 	str.w	r1, [r3], #4
  40dae2:	459b      	cmp	fp, r3
  40dae4:	d8fb      	bhi.n	40dade <__multiply+0x3e>
  40dae6:	f109 0914 	add.w	r9, r9, #20
  40daea:	f104 0314 	add.w	r3, r4, #20
  40daee:	eb09 0286 	add.w	r2, r9, r6, lsl #2
  40daf2:	eb03 0c85 	add.w	ip, r3, r5, lsl #2
  40daf6:	4591      	cmp	r9, r2
  40daf8:	d25b      	bcs.n	40dbb2 <__multiply+0x112>
  40dafa:	f8cd b008 	str.w	fp, [sp, #8]
  40dafe:	4693      	mov	fp, r2
  40db00:	f8cd 800c 	str.w	r8, [sp, #12]
  40db04:	4698      	mov	r8, r3
  40db06:	f859 6b04 	ldr.w	r6, [r9], #4
  40db0a:	fa1f fe86 	uxth.w	lr, r6
  40db0e:	f1be 0f00 	cmp.w	lr, #0
  40db12:	d021      	beq.n	40db58 <__multiply+0xb8>
  40db14:	4647      	mov	r7, r8
  40db16:	4656      	mov	r6, sl
  40db18:	2100      	movs	r1, #0
  40db1a:	e000      	b.n	40db1e <__multiply+0x7e>
  40db1c:	4626      	mov	r6, r4
  40db1e:	f857 2b04 	ldr.w	r2, [r7], #4
  40db22:	4634      	mov	r4, r6
  40db24:	6835      	ldr	r5, [r6, #0]
  40db26:	b290      	uxth	r0, r2
  40db28:	45bc      	cmp	ip, r7
  40db2a:	b2ab      	uxth	r3, r5
  40db2c:	ea4f 4212 	mov.w	r2, r2, lsr #16
  40db30:	fb0e 3000 	mla	r0, lr, r0, r3
  40db34:	ea4f 4315 	mov.w	r3, r5, lsr #16
  40db38:	4401      	add	r1, r0
  40db3a:	fb0e 3302 	mla	r3, lr, r2, r3
  40db3e:	b28a      	uxth	r2, r1
  40db40:	eb03 4111 	add.w	r1, r3, r1, lsr #16
  40db44:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  40db48:	ea4f 4111 	mov.w	r1, r1, lsr #16
  40db4c:	f844 3b04 	str.w	r3, [r4], #4
  40db50:	d8e4      	bhi.n	40db1c <__multiply+0x7c>
  40db52:	6071      	str	r1, [r6, #4]
  40db54:	f859 6c04 	ldr.w	r6, [r9, #-4]
  40db58:	0c36      	lsrs	r6, r6, #16
  40db5a:	d022      	beq.n	40dba2 <__multiply+0x102>
  40db5c:	f8da 3000 	ldr.w	r3, [sl]
  40db60:	2700      	movs	r7, #0
  40db62:	4655      	mov	r5, sl
  40db64:	4640      	mov	r0, r8
  40db66:	461a      	mov	r2, r3
  40db68:	46be      	mov	lr, r7
  40db6a:	e000      	b.n	40db6e <__multiply+0xce>
  40db6c:	4625      	mov	r5, r4
  40db6e:	8807      	ldrh	r7, [r0, #0]
  40db70:	0c12      	lsrs	r2, r2, #16
  40db72:	b299      	uxth	r1, r3
  40db74:	462c      	mov	r4, r5
  40db76:	fb06 2207 	mla	r2, r6, r7, r2
  40db7a:	eb02 070e 	add.w	r7, r2, lr
  40db7e:	ea41 4307 	orr.w	r3, r1, r7, lsl #16
  40db82:	f844 3b04 	str.w	r3, [r4], #4
  40db86:	f850 1b04 	ldr.w	r1, [r0], #4
  40db8a:	686a      	ldr	r2, [r5, #4]
  40db8c:	0c09      	lsrs	r1, r1, #16
  40db8e:	4584      	cmp	ip, r0
  40db90:	b293      	uxth	r3, r2
  40db92:	fb06 3101 	mla	r1, r6, r1, r3
  40db96:	eb01 4317 	add.w	r3, r1, r7, lsr #16
  40db9a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40db9e:	d8e5      	bhi.n	40db6c <__multiply+0xcc>
  40dba0:	606b      	str	r3, [r5, #4]
  40dba2:	45cb      	cmp	fp, r9
  40dba4:	f10a 0a04 	add.w	sl, sl, #4
  40dba8:	d8ad      	bhi.n	40db06 <__multiply+0x66>
  40dbaa:	f8dd b008 	ldr.w	fp, [sp, #8]
  40dbae:	f8dd 800c 	ldr.w	r8, [sp, #12]
  40dbb2:	f1b8 0f00 	cmp.w	r8, #0
  40dbb6:	dd0b      	ble.n	40dbd0 <__multiply+0x130>
  40dbb8:	f85b 3c04 	ldr.w	r3, [fp, #-4]
  40dbbc:	f1ab 0b04 	sub.w	fp, fp, #4
  40dbc0:	b11b      	cbz	r3, 40dbca <__multiply+0x12a>
  40dbc2:	e005      	b.n	40dbd0 <__multiply+0x130>
  40dbc4:	f85b 3d04 	ldr.w	r3, [fp, #-4]!
  40dbc8:	b913      	cbnz	r3, 40dbd0 <__multiply+0x130>
  40dbca:	f1b8 0801 	subs.w	r8, r8, #1
  40dbce:	d1f9      	bne.n	40dbc4 <__multiply+0x124>
  40dbd0:	9801      	ldr	r0, [sp, #4]
  40dbd2:	f8c0 8010 	str.w	r8, [r0, #16]
  40dbd6:	b005      	add	sp, #20
  40dbd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40dbdc:	4614      	mov	r4, r2
  40dbde:	4689      	mov	r9, r1
  40dbe0:	e76b      	b.n	40daba <__multiply+0x1a>
  40dbe2:	bf00      	nop

0040dbe4 <__pow5mult>:
  40dbe4:	f012 0303 	ands.w	r3, r2, #3
  40dbe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40dbec:	4614      	mov	r4, r2
  40dbee:	4607      	mov	r7, r0
  40dbf0:	460e      	mov	r6, r1
  40dbf2:	d12d      	bne.n	40dc50 <__pow5mult+0x6c>
  40dbf4:	10a4      	asrs	r4, r4, #2
  40dbf6:	d01c      	beq.n	40dc32 <__pow5mult+0x4e>
  40dbf8:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40dbfa:	b395      	cbz	r5, 40dc62 <__pow5mult+0x7e>
  40dbfc:	07e3      	lsls	r3, r4, #31
  40dbfe:	f04f 0800 	mov.w	r8, #0
  40dc02:	d406      	bmi.n	40dc12 <__pow5mult+0x2e>
  40dc04:	1064      	asrs	r4, r4, #1
  40dc06:	d014      	beq.n	40dc32 <__pow5mult+0x4e>
  40dc08:	6828      	ldr	r0, [r5, #0]
  40dc0a:	b1a8      	cbz	r0, 40dc38 <__pow5mult+0x54>
  40dc0c:	4605      	mov	r5, r0
  40dc0e:	07e3      	lsls	r3, r4, #31
  40dc10:	d5f8      	bpl.n	40dc04 <__pow5mult+0x20>
  40dc12:	4638      	mov	r0, r7
  40dc14:	4631      	mov	r1, r6
  40dc16:	462a      	mov	r2, r5
  40dc18:	f7ff ff42 	bl	40daa0 <__multiply>
  40dc1c:	b1b6      	cbz	r6, 40dc4c <__pow5mult+0x68>
  40dc1e:	6872      	ldr	r2, [r6, #4]
  40dc20:	1064      	asrs	r4, r4, #1
  40dc22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40dc24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40dc28:	6031      	str	r1, [r6, #0]
  40dc2a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40dc2e:	4606      	mov	r6, r0
  40dc30:	d1ea      	bne.n	40dc08 <__pow5mult+0x24>
  40dc32:	4630      	mov	r0, r6
  40dc34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40dc38:	4629      	mov	r1, r5
  40dc3a:	462a      	mov	r2, r5
  40dc3c:	4638      	mov	r0, r7
  40dc3e:	f7ff ff2f 	bl	40daa0 <__multiply>
  40dc42:	6028      	str	r0, [r5, #0]
  40dc44:	f8c0 8000 	str.w	r8, [r0]
  40dc48:	4605      	mov	r5, r0
  40dc4a:	e7e0      	b.n	40dc0e <__pow5mult+0x2a>
  40dc4c:	4606      	mov	r6, r0
  40dc4e:	e7d9      	b.n	40dc04 <__pow5mult+0x20>
  40dc50:	1e5a      	subs	r2, r3, #1
  40dc52:	4d0b      	ldr	r5, [pc, #44]	; (40dc80 <__pow5mult+0x9c>)
  40dc54:	2300      	movs	r3, #0
  40dc56:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40dc5a:	f7ff fe81 	bl	40d960 <__multadd>
  40dc5e:	4606      	mov	r6, r0
  40dc60:	e7c8      	b.n	40dbf4 <__pow5mult+0x10>
  40dc62:	2101      	movs	r1, #1
  40dc64:	4638      	mov	r0, r7
  40dc66:	f7ff fe49 	bl	40d8fc <_Balloc>
  40dc6a:	f240 2171 	movw	r1, #625	; 0x271
  40dc6e:	2201      	movs	r2, #1
  40dc70:	2300      	movs	r3, #0
  40dc72:	6141      	str	r1, [r0, #20]
  40dc74:	4605      	mov	r5, r0
  40dc76:	6102      	str	r2, [r0, #16]
  40dc78:	64b8      	str	r0, [r7, #72]	; 0x48
  40dc7a:	6003      	str	r3, [r0, #0]
  40dc7c:	e7be      	b.n	40dbfc <__pow5mult+0x18>
  40dc7e:	bf00      	nop
  40dc80:	0040fd48 	.word	0x0040fd48

0040dc84 <__lshift>:
  40dc84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40dc88:	690e      	ldr	r6, [r1, #16]
  40dc8a:	ea4f 1962 	mov.w	r9, r2, asr #5
  40dc8e:	688b      	ldr	r3, [r1, #8]
  40dc90:	460d      	mov	r5, r1
  40dc92:	444e      	add	r6, r9
  40dc94:	4690      	mov	r8, r2
  40dc96:	4607      	mov	r7, r0
  40dc98:	6849      	ldr	r1, [r1, #4]
  40dc9a:	1c74      	adds	r4, r6, #1
  40dc9c:	429c      	cmp	r4, r3
  40dc9e:	dd03      	ble.n	40dca8 <__lshift+0x24>
  40dca0:	005b      	lsls	r3, r3, #1
  40dca2:	3101      	adds	r1, #1
  40dca4:	429c      	cmp	r4, r3
  40dca6:	dcfb      	bgt.n	40dca0 <__lshift+0x1c>
  40dca8:	4638      	mov	r0, r7
  40dcaa:	f7ff fe27 	bl	40d8fc <_Balloc>
  40dcae:	f1b9 0f00 	cmp.w	r9, #0
  40dcb2:	4684      	mov	ip, r0
  40dcb4:	f100 0114 	add.w	r1, r0, #20
  40dcb8:	dd09      	ble.n	40dcce <__lshift+0x4a>
  40dcba:	2300      	movs	r3, #0
  40dcbc:	460a      	mov	r2, r1
  40dcbe:	4618      	mov	r0, r3
  40dcc0:	3301      	adds	r3, #1
  40dcc2:	f842 0b04 	str.w	r0, [r2], #4
  40dcc6:	454b      	cmp	r3, r9
  40dcc8:	d1fa      	bne.n	40dcc0 <__lshift+0x3c>
  40dcca:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  40dcce:	692a      	ldr	r2, [r5, #16]
  40dcd0:	f105 0314 	add.w	r3, r5, #20
  40dcd4:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  40dcd8:	f018 021f 	ands.w	r2, r8, #31
  40dcdc:	d023      	beq.n	40dd26 <__lshift+0xa2>
  40dcde:	f1c2 0920 	rsb	r9, r2, #32
  40dce2:	f04f 0a00 	mov.w	sl, #0
  40dce6:	6818      	ldr	r0, [r3, #0]
  40dce8:	4688      	mov	r8, r1
  40dcea:	4090      	lsls	r0, r2
  40dcec:	ea4a 0000 	orr.w	r0, sl, r0
  40dcf0:	f841 0b04 	str.w	r0, [r1], #4
  40dcf4:	f853 0b04 	ldr.w	r0, [r3], #4
  40dcf8:	459e      	cmp	lr, r3
  40dcfa:	fa20 fa09 	lsr.w	sl, r0, r9
  40dcfe:	d8f2      	bhi.n	40dce6 <__lshift+0x62>
  40dd00:	f8c8 a004 	str.w	sl, [r8, #4]
  40dd04:	f1ba 0f00 	cmp.w	sl, #0
  40dd08:	d000      	beq.n	40dd0c <__lshift+0x88>
  40dd0a:	1cb4      	adds	r4, r6, #2
  40dd0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40dd0e:	3c01      	subs	r4, #1
  40dd10:	686a      	ldr	r2, [r5, #4]
  40dd12:	4660      	mov	r0, ip
  40dd14:	f8cc 4010 	str.w	r4, [ip, #16]
  40dd18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40dd1c:	6029      	str	r1, [r5, #0]
  40dd1e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40dd22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40dd26:	3904      	subs	r1, #4
  40dd28:	f853 2b04 	ldr.w	r2, [r3], #4
  40dd2c:	459e      	cmp	lr, r3
  40dd2e:	f841 2f04 	str.w	r2, [r1, #4]!
  40dd32:	d8f9      	bhi.n	40dd28 <__lshift+0xa4>
  40dd34:	e7ea      	b.n	40dd0c <__lshift+0x88>
  40dd36:	bf00      	nop

0040dd38 <__mcmp>:
  40dd38:	6902      	ldr	r2, [r0, #16]
  40dd3a:	690b      	ldr	r3, [r1, #16]
  40dd3c:	1ad2      	subs	r2, r2, r3
  40dd3e:	d113      	bne.n	40dd68 <__mcmp+0x30>
  40dd40:	009a      	lsls	r2, r3, #2
  40dd42:	3014      	adds	r0, #20
  40dd44:	3114      	adds	r1, #20
  40dd46:	1883      	adds	r3, r0, r2
  40dd48:	4411      	add	r1, r2
  40dd4a:	b410      	push	{r4}
  40dd4c:	e001      	b.n	40dd52 <__mcmp+0x1a>
  40dd4e:	4298      	cmp	r0, r3
  40dd50:	d20c      	bcs.n	40dd6c <__mcmp+0x34>
  40dd52:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40dd56:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40dd5a:	4294      	cmp	r4, r2
  40dd5c:	d0f7      	beq.n	40dd4e <__mcmp+0x16>
  40dd5e:	d309      	bcc.n	40dd74 <__mcmp+0x3c>
  40dd60:	2001      	movs	r0, #1
  40dd62:	f85d 4b04 	ldr.w	r4, [sp], #4
  40dd66:	4770      	bx	lr
  40dd68:	4610      	mov	r0, r2
  40dd6a:	4770      	bx	lr
  40dd6c:	2000      	movs	r0, #0
  40dd6e:	f85d 4b04 	ldr.w	r4, [sp], #4
  40dd72:	4770      	bx	lr
  40dd74:	f04f 30ff 	mov.w	r0, #4294967295
  40dd78:	f85d 4b04 	ldr.w	r4, [sp], #4
  40dd7c:	4770      	bx	lr
  40dd7e:	bf00      	nop

0040dd80 <__mdiff>:
  40dd80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40dd84:	460c      	mov	r4, r1
  40dd86:	4605      	mov	r5, r0
  40dd88:	4611      	mov	r1, r2
  40dd8a:	4617      	mov	r7, r2
  40dd8c:	4620      	mov	r0, r4
  40dd8e:	f7ff ffd3 	bl	40dd38 <__mcmp>
  40dd92:	1e06      	subs	r6, r0, #0
  40dd94:	d05c      	beq.n	40de50 <__mdiff+0xd0>
  40dd96:	db55      	blt.n	40de44 <__mdiff+0xc4>
  40dd98:	f04f 0800 	mov.w	r8, #0
  40dd9c:	6861      	ldr	r1, [r4, #4]
  40dd9e:	4628      	mov	r0, r5
  40dda0:	f7ff fdac 	bl	40d8fc <_Balloc>
  40dda4:	f107 0514 	add.w	r5, r7, #20
  40dda8:	693b      	ldr	r3, [r7, #16]
  40ddaa:	f104 0114 	add.w	r1, r4, #20
  40ddae:	6926      	ldr	r6, [r4, #16]
  40ddb0:	4684      	mov	ip, r0
  40ddb2:	eb05 0e83 	add.w	lr, r5, r3, lsl #2
  40ddb6:	f100 0414 	add.w	r4, r0, #20
  40ddba:	eb01 0786 	add.w	r7, r1, r6, lsl #2
  40ddbe:	2300      	movs	r3, #0
  40ddc0:	f8c0 800c 	str.w	r8, [r0, #12]
  40ddc4:	f851 9b04 	ldr.w	r9, [r1], #4
  40ddc8:	f855 2b04 	ldr.w	r2, [r5], #4
  40ddcc:	fa13 f889 	uxtah	r8, r3, r9
  40ddd0:	4608      	mov	r0, r1
  40ddd2:	b293      	uxth	r3, r2
  40ddd4:	45ae      	cmp	lr, r5
  40ddd6:	ea4f 4212 	mov.w	r2, r2, lsr #16
  40ddda:	ebc3 0308 	rsb	r3, r3, r8
  40ddde:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
  40dde2:	fa1f f883 	uxth.w	r8, r3
  40dde6:	eb02 4323 	add.w	r3, r2, r3, asr #16
  40ddea:	ea48 4203 	orr.w	r2, r8, r3, lsl #16
  40ddee:	ea4f 4323 	mov.w	r3, r3, asr #16
  40ddf2:	f844 2b04 	str.w	r2, [r4], #4
  40ddf6:	d8e5      	bhi.n	40ddc4 <__mdiff+0x44>
  40ddf8:	428f      	cmp	r7, r1
  40ddfa:	4625      	mov	r5, r4
  40ddfc:	d916      	bls.n	40de2c <__mdiff+0xac>
  40ddfe:	f850 2b04 	ldr.w	r2, [r0], #4
  40de02:	fa13 f382 	uxtah	r3, r3, r2
  40de06:	0c12      	lsrs	r2, r2, #16
  40de08:	4287      	cmp	r7, r0
  40de0a:	fa1f fe83 	uxth.w	lr, r3
  40de0e:	eb02 4323 	add.w	r3, r2, r3, asr #16
  40de12:	ea4e 4203 	orr.w	r2, lr, r3, lsl #16
  40de16:	ea4f 4323 	mov.w	r3, r3, asr #16
  40de1a:	f844 2b04 	str.w	r2, [r4], #4
  40de1e:	d8ee      	bhi.n	40ddfe <__mdiff+0x7e>
  40de20:	43c9      	mvns	r1, r1
  40de22:	4439      	add	r1, r7
  40de24:	f021 0403 	bic.w	r4, r1, #3
  40de28:	3404      	adds	r4, #4
  40de2a:	442c      	add	r4, r5
  40de2c:	3c04      	subs	r4, #4
  40de2e:	b922      	cbnz	r2, 40de3a <__mdiff+0xba>
  40de30:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40de34:	3e01      	subs	r6, #1
  40de36:	2b00      	cmp	r3, #0
  40de38:	d0fa      	beq.n	40de30 <__mdiff+0xb0>
  40de3a:	4660      	mov	r0, ip
  40de3c:	f8cc 6010 	str.w	r6, [ip, #16]
  40de40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40de44:	4623      	mov	r3, r4
  40de46:	f04f 0801 	mov.w	r8, #1
  40de4a:	463c      	mov	r4, r7
  40de4c:	461f      	mov	r7, r3
  40de4e:	e7a5      	b.n	40dd9c <__mdiff+0x1c>
  40de50:	4628      	mov	r0, r5
  40de52:	4631      	mov	r1, r6
  40de54:	f7ff fd52 	bl	40d8fc <_Balloc>
  40de58:	2201      	movs	r2, #1
  40de5a:	4603      	mov	r3, r0
  40de5c:	6146      	str	r6, [r0, #20]
  40de5e:	611a      	str	r2, [r3, #16]
  40de60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040de64 <__d2b>:
  40de64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40de68:	461c      	mov	r4, r3
  40de6a:	b082      	sub	sp, #8
  40de6c:	2101      	movs	r1, #1
  40de6e:	4616      	mov	r6, r2
  40de70:	f3c4 550a 	ubfx	r5, r4, #20, #11
  40de74:	f7ff fd42 	bl	40d8fc <_Balloc>
  40de78:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40de7c:	4607      	mov	r7, r0
  40de7e:	b10d      	cbz	r5, 40de84 <__d2b+0x20>
  40de80:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40de84:	9401      	str	r4, [sp, #4]
  40de86:	b30e      	cbz	r6, 40decc <__d2b+0x68>
  40de88:	a802      	add	r0, sp, #8
  40de8a:	f840 6d08 	str.w	r6, [r0, #-8]!
  40de8e:	f7ff fdcb 	bl	40da28 <__lo0bits>
  40de92:	2800      	cmp	r0, #0
  40de94:	d132      	bne.n	40defc <__d2b+0x98>
  40de96:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40de9a:	617a      	str	r2, [r7, #20]
  40de9c:	2b00      	cmp	r3, #0
  40de9e:	61bb      	str	r3, [r7, #24]
  40dea0:	bf14      	ite	ne
  40dea2:	2402      	movne	r4, #2
  40dea4:	2401      	moveq	r4, #1
  40dea6:	613c      	str	r4, [r7, #16]
  40dea8:	b9dd      	cbnz	r5, 40dee2 <__d2b+0x7e>
  40deaa:	eb07 0384 	add.w	r3, r7, r4, lsl #2
  40deae:	9a08      	ldr	r2, [sp, #32]
  40deb0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40deb4:	6010      	str	r0, [r2, #0]
  40deb6:	6918      	ldr	r0, [r3, #16]
  40deb8:	f7ff fd94 	bl	40d9e4 <__hi0bits>
  40debc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40debe:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  40dec2:	6018      	str	r0, [r3, #0]
  40dec4:	4638      	mov	r0, r7
  40dec6:	b002      	add	sp, #8
  40dec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40decc:	a801      	add	r0, sp, #4
  40dece:	f7ff fdab 	bl	40da28 <__lo0bits>
  40ded2:	2301      	movs	r3, #1
  40ded4:	9a01      	ldr	r2, [sp, #4]
  40ded6:	3020      	adds	r0, #32
  40ded8:	461c      	mov	r4, r3
  40deda:	613b      	str	r3, [r7, #16]
  40dedc:	617a      	str	r2, [r7, #20]
  40dede:	2d00      	cmp	r5, #0
  40dee0:	d0e3      	beq.n	40deaa <__d2b+0x46>
  40dee2:	f2a5 4833 	subw	r8, r5, #1075	; 0x433
  40dee6:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
  40deea:	9a08      	ldr	r2, [sp, #32]
  40deec:	4440      	add	r0, r8
  40deee:	6010      	str	r0, [r2, #0]
  40def0:	4638      	mov	r0, r7
  40def2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40def4:	6013      	str	r3, [r2, #0]
  40def6:	b002      	add	sp, #8
  40def8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40defc:	9b01      	ldr	r3, [sp, #4]
  40defe:	f1c0 0120 	rsb	r1, r0, #32
  40df02:	9a00      	ldr	r2, [sp, #0]
  40df04:	fa03 f101 	lsl.w	r1, r3, r1
  40df08:	40c3      	lsrs	r3, r0
  40df0a:	430a      	orrs	r2, r1
  40df0c:	9301      	str	r3, [sp, #4]
  40df0e:	617a      	str	r2, [r7, #20]
  40df10:	e7c4      	b.n	40de9c <__d2b+0x38>
  40df12:	bf00      	nop

0040df14 <_realloc_r>:
  40df14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40df18:	4617      	mov	r7, r2
  40df1a:	b083      	sub	sp, #12
  40df1c:	460e      	mov	r6, r1
  40df1e:	2900      	cmp	r1, #0
  40df20:	f000 80e2 	beq.w	40e0e8 <_realloc_r+0x1d4>
  40df24:	f107 040b 	add.w	r4, r7, #11
  40df28:	4681      	mov	r9, r0
  40df2a:	f7fb fad3 	bl	4094d4 <__malloc_lock>
  40df2e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40df32:	2c16      	cmp	r4, #22
  40df34:	f1a6 0808 	sub.w	r8, r6, #8
  40df38:	f023 0503 	bic.w	r5, r3, #3
  40df3c:	d850      	bhi.n	40dfe0 <_realloc_r+0xcc>
  40df3e:	2210      	movs	r2, #16
  40df40:	2100      	movs	r1, #0
  40df42:	4614      	mov	r4, r2
  40df44:	42bc      	cmp	r4, r7
  40df46:	f0c0 80dc 	bcc.w	40e102 <_realloc_r+0x1ee>
  40df4a:	2900      	cmp	r1, #0
  40df4c:	f040 80d9 	bne.w	40e102 <_realloc_r+0x1ee>
  40df50:	4295      	cmp	r5, r2
  40df52:	da4a      	bge.n	40dfea <_realloc_r+0xd6>
  40df54:	f8df b3a8 	ldr.w	fp, [pc, #936]	; 40e300 <_realloc_r+0x3ec>
  40df58:	eb08 0105 	add.w	r1, r8, r5
  40df5c:	f8db 0008 	ldr.w	r0, [fp, #8]
  40df60:	4288      	cmp	r0, r1
  40df62:	f000 80d3 	beq.w	40e10c <_realloc_r+0x1f8>
  40df66:	6848      	ldr	r0, [r1, #4]
  40df68:	f020 0e01 	bic.w	lr, r0, #1
  40df6c:	448e      	add	lr, r1
  40df6e:	f8de e004 	ldr.w	lr, [lr, #4]
  40df72:	f01e 0f01 	tst.w	lr, #1
  40df76:	d14e      	bne.n	40e016 <_realloc_r+0x102>
  40df78:	f020 0003 	bic.w	r0, r0, #3
  40df7c:	4428      	add	r0, r5
  40df7e:	4290      	cmp	r0, r2
  40df80:	f280 80b8 	bge.w	40e0f4 <_realloc_r+0x1e0>
  40df84:	07db      	lsls	r3, r3, #31
  40df86:	f100 808b 	bmi.w	40e0a0 <_realloc_r+0x18c>
  40df8a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40df8e:	ebc3 0a08 	rsb	sl, r3, r8
  40df92:	f8da 3004 	ldr.w	r3, [sl, #4]
  40df96:	f023 0303 	bic.w	r3, r3, #3
  40df9a:	eb00 0e03 	add.w	lr, r0, r3
  40df9e:	4596      	cmp	lr, r2
  40dfa0:	db43      	blt.n	40e02a <_realloc_r+0x116>
  40dfa2:	68cb      	ldr	r3, [r1, #12]
  40dfa4:	4657      	mov	r7, sl
  40dfa6:	6889      	ldr	r1, [r1, #8]
  40dfa8:	1f2a      	subs	r2, r5, #4
  40dfaa:	60cb      	str	r3, [r1, #12]
  40dfac:	2a24      	cmp	r2, #36	; 0x24
  40dfae:	6099      	str	r1, [r3, #8]
  40dfb0:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40dfb4:	f8da 300c 	ldr.w	r3, [sl, #12]
  40dfb8:	60cb      	str	r3, [r1, #12]
  40dfba:	6099      	str	r1, [r3, #8]
  40dfbc:	f200 813c 	bhi.w	40e238 <_realloc_r+0x324>
  40dfc0:	2a13      	cmp	r2, #19
  40dfc2:	f240 80fa 	bls.w	40e1ba <_realloc_r+0x2a6>
  40dfc6:	6833      	ldr	r3, [r6, #0]
  40dfc8:	2a1b      	cmp	r2, #27
  40dfca:	f8ca 3008 	str.w	r3, [sl, #8]
  40dfce:	6873      	ldr	r3, [r6, #4]
  40dfd0:	f8ca 300c 	str.w	r3, [sl, #12]
  40dfd4:	f200 813b 	bhi.w	40e24e <_realloc_r+0x33a>
  40dfd8:	3608      	adds	r6, #8
  40dfda:	f10a 0310 	add.w	r3, sl, #16
  40dfde:	e0ed      	b.n	40e1bc <_realloc_r+0x2a8>
  40dfe0:	f024 0407 	bic.w	r4, r4, #7
  40dfe4:	4622      	mov	r2, r4
  40dfe6:	0fe1      	lsrs	r1, r4, #31
  40dfe8:	e7ac      	b.n	40df44 <_realloc_r+0x30>
  40dfea:	4637      	mov	r7, r6
  40dfec:	1b2a      	subs	r2, r5, r4
  40dfee:	f003 0301 	and.w	r3, r3, #1
  40dff2:	2a0f      	cmp	r2, #15
  40dff4:	d841      	bhi.n	40e07a <_realloc_r+0x166>
  40dff6:	eb08 0205 	add.w	r2, r8, r5
  40dffa:	431d      	orrs	r5, r3
  40dffc:	f8c8 5004 	str.w	r5, [r8, #4]
  40e000:	6853      	ldr	r3, [r2, #4]
  40e002:	f043 0301 	orr.w	r3, r3, #1
  40e006:	6053      	str	r3, [r2, #4]
  40e008:	4648      	mov	r0, r9
  40e00a:	f7fb fa65 	bl	4094d8 <__malloc_unlock>
  40e00e:	4638      	mov	r0, r7
  40e010:	b003      	add	sp, #12
  40e012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e016:	07d9      	lsls	r1, r3, #31
  40e018:	d442      	bmi.n	40e0a0 <_realloc_r+0x18c>
  40e01a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40e01e:	ebc3 0a08 	rsb	sl, r3, r8
  40e022:	f8da 3004 	ldr.w	r3, [sl, #4]
  40e026:	f023 0303 	bic.w	r3, r3, #3
  40e02a:	442b      	add	r3, r5
  40e02c:	4293      	cmp	r3, r2
  40e02e:	db37      	blt.n	40e0a0 <_realloc_r+0x18c>
  40e030:	4657      	mov	r7, sl
  40e032:	1f2a      	subs	r2, r5, #4
  40e034:	f8da 100c 	ldr.w	r1, [sl, #12]
  40e038:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40e03c:	2a24      	cmp	r2, #36	; 0x24
  40e03e:	60c1      	str	r1, [r0, #12]
  40e040:	6088      	str	r0, [r1, #8]
  40e042:	f200 80c6 	bhi.w	40e1d2 <_realloc_r+0x2be>
  40e046:	2a13      	cmp	r2, #19
  40e048:	f240 80ff 	bls.w	40e24a <_realloc_r+0x336>
  40e04c:	6831      	ldr	r1, [r6, #0]
  40e04e:	2a1b      	cmp	r2, #27
  40e050:	f8ca 1008 	str.w	r1, [sl, #8]
  40e054:	6871      	ldr	r1, [r6, #4]
  40e056:	f8ca 100c 	str.w	r1, [sl, #12]
  40e05a:	f200 810d 	bhi.w	40e278 <_realloc_r+0x364>
  40e05e:	3608      	adds	r6, #8
  40e060:	f10a 0210 	add.w	r2, sl, #16
  40e064:	6831      	ldr	r1, [r6, #0]
  40e066:	461d      	mov	r5, r3
  40e068:	46d0      	mov	r8, sl
  40e06a:	6011      	str	r1, [r2, #0]
  40e06c:	6873      	ldr	r3, [r6, #4]
  40e06e:	6053      	str	r3, [r2, #4]
  40e070:	68b3      	ldr	r3, [r6, #8]
  40e072:	6093      	str	r3, [r2, #8]
  40e074:	f8da 3004 	ldr.w	r3, [sl, #4]
  40e078:	e7b8      	b.n	40dfec <_realloc_r+0xd8>
  40e07a:	eb08 0504 	add.w	r5, r8, r4
  40e07e:	f042 0601 	orr.w	r6, r2, #1
  40e082:	431c      	orrs	r4, r3
  40e084:	4648      	mov	r0, r9
  40e086:	442a      	add	r2, r5
  40e088:	f105 0108 	add.w	r1, r5, #8
  40e08c:	f8c8 4004 	str.w	r4, [r8, #4]
  40e090:	606e      	str	r6, [r5, #4]
  40e092:	6853      	ldr	r3, [r2, #4]
  40e094:	f043 0301 	orr.w	r3, r3, #1
  40e098:	6053      	str	r3, [r2, #4]
  40e09a:	f7ff f873 	bl	40d184 <_free_r>
  40e09e:	e7b3      	b.n	40e008 <_realloc_r+0xf4>
  40e0a0:	4639      	mov	r1, r7
  40e0a2:	4648      	mov	r0, r9
  40e0a4:	f7fa fe80 	bl	408da8 <_malloc_r>
  40e0a8:	4607      	mov	r7, r0
  40e0aa:	2800      	cmp	r0, #0
  40e0ac:	d0ac      	beq.n	40e008 <_realloc_r+0xf4>
  40e0ae:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40e0b2:	f1a0 0108 	sub.w	r1, r0, #8
  40e0b6:	f023 0201 	bic.w	r2, r3, #1
  40e0ba:	4442      	add	r2, r8
  40e0bc:	4291      	cmp	r1, r2
  40e0be:	f000 80b4 	beq.w	40e22a <_realloc_r+0x316>
  40e0c2:	1f2a      	subs	r2, r5, #4
  40e0c4:	2a24      	cmp	r2, #36	; 0x24
  40e0c6:	f200 80a1 	bhi.w	40e20c <_realloc_r+0x2f8>
  40e0ca:	2a13      	cmp	r2, #19
  40e0cc:	d86a      	bhi.n	40e1a4 <_realloc_r+0x290>
  40e0ce:	4603      	mov	r3, r0
  40e0d0:	4632      	mov	r2, r6
  40e0d2:	6811      	ldr	r1, [r2, #0]
  40e0d4:	6019      	str	r1, [r3, #0]
  40e0d6:	6851      	ldr	r1, [r2, #4]
  40e0d8:	6059      	str	r1, [r3, #4]
  40e0da:	6892      	ldr	r2, [r2, #8]
  40e0dc:	609a      	str	r2, [r3, #8]
  40e0de:	4631      	mov	r1, r6
  40e0e0:	4648      	mov	r0, r9
  40e0e2:	f7ff f84f 	bl	40d184 <_free_r>
  40e0e6:	e78f      	b.n	40e008 <_realloc_r+0xf4>
  40e0e8:	4611      	mov	r1, r2
  40e0ea:	b003      	add	sp, #12
  40e0ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e0f0:	f7fa be5a 	b.w	408da8 <_malloc_r>
  40e0f4:	68ca      	ldr	r2, [r1, #12]
  40e0f6:	4637      	mov	r7, r6
  40e0f8:	6889      	ldr	r1, [r1, #8]
  40e0fa:	4605      	mov	r5, r0
  40e0fc:	60ca      	str	r2, [r1, #12]
  40e0fe:	6091      	str	r1, [r2, #8]
  40e100:	e774      	b.n	40dfec <_realloc_r+0xd8>
  40e102:	230c      	movs	r3, #12
  40e104:	2000      	movs	r0, #0
  40e106:	f8c9 3000 	str.w	r3, [r9]
  40e10a:	e781      	b.n	40e010 <_realloc_r+0xfc>
  40e10c:	6841      	ldr	r1, [r0, #4]
  40e10e:	f104 0010 	add.w	r0, r4, #16
  40e112:	f021 0103 	bic.w	r1, r1, #3
  40e116:	4429      	add	r1, r5
  40e118:	4281      	cmp	r1, r0
  40e11a:	da63      	bge.n	40e1e4 <_realloc_r+0x2d0>
  40e11c:	07db      	lsls	r3, r3, #31
  40e11e:	d4bf      	bmi.n	40e0a0 <_realloc_r+0x18c>
  40e120:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40e124:	ebc3 0a08 	rsb	sl, r3, r8
  40e128:	f8da 3004 	ldr.w	r3, [sl, #4]
  40e12c:	f023 0303 	bic.w	r3, r3, #3
  40e130:	eb01 0c03 	add.w	ip, r1, r3
  40e134:	4560      	cmp	r0, ip
  40e136:	f73f af78 	bgt.w	40e02a <_realloc_r+0x116>
  40e13a:	4657      	mov	r7, sl
  40e13c:	1f2a      	subs	r2, r5, #4
  40e13e:	f8da 300c 	ldr.w	r3, [sl, #12]
  40e142:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40e146:	2a24      	cmp	r2, #36	; 0x24
  40e148:	60cb      	str	r3, [r1, #12]
  40e14a:	6099      	str	r1, [r3, #8]
  40e14c:	f200 80b8 	bhi.w	40e2c0 <_realloc_r+0x3ac>
  40e150:	2a13      	cmp	r2, #19
  40e152:	f240 80a8 	bls.w	40e2a6 <_realloc_r+0x392>
  40e156:	6833      	ldr	r3, [r6, #0]
  40e158:	2a1b      	cmp	r2, #27
  40e15a:	f8ca 3008 	str.w	r3, [sl, #8]
  40e15e:	6873      	ldr	r3, [r6, #4]
  40e160:	f8ca 300c 	str.w	r3, [sl, #12]
  40e164:	f200 80b5 	bhi.w	40e2d2 <_realloc_r+0x3be>
  40e168:	3608      	adds	r6, #8
  40e16a:	f10a 0310 	add.w	r3, sl, #16
  40e16e:	6832      	ldr	r2, [r6, #0]
  40e170:	601a      	str	r2, [r3, #0]
  40e172:	6872      	ldr	r2, [r6, #4]
  40e174:	605a      	str	r2, [r3, #4]
  40e176:	68b2      	ldr	r2, [r6, #8]
  40e178:	609a      	str	r2, [r3, #8]
  40e17a:	ebc4 030c 	rsb	r3, r4, ip
  40e17e:	eb0a 0204 	add.w	r2, sl, r4
  40e182:	4648      	mov	r0, r9
  40e184:	f043 0301 	orr.w	r3, r3, #1
  40e188:	f8cb 2008 	str.w	r2, [fp, #8]
  40e18c:	6053      	str	r3, [r2, #4]
  40e18e:	f8da 3004 	ldr.w	r3, [sl, #4]
  40e192:	f003 0301 	and.w	r3, r3, #1
  40e196:	431c      	orrs	r4, r3
  40e198:	f8ca 4004 	str.w	r4, [sl, #4]
  40e19c:	f7fb f99c 	bl	4094d8 <__malloc_unlock>
  40e1a0:	4638      	mov	r0, r7
  40e1a2:	e735      	b.n	40e010 <_realloc_r+0xfc>
  40e1a4:	6833      	ldr	r3, [r6, #0]
  40e1a6:	2a1b      	cmp	r2, #27
  40e1a8:	6003      	str	r3, [r0, #0]
  40e1aa:	6873      	ldr	r3, [r6, #4]
  40e1ac:	6043      	str	r3, [r0, #4]
  40e1ae:	d831      	bhi.n	40e214 <_realloc_r+0x300>
  40e1b0:	f100 0308 	add.w	r3, r0, #8
  40e1b4:	f106 0208 	add.w	r2, r6, #8
  40e1b8:	e78b      	b.n	40e0d2 <_realloc_r+0x1be>
  40e1ba:	463b      	mov	r3, r7
  40e1bc:	6832      	ldr	r2, [r6, #0]
  40e1be:	4675      	mov	r5, lr
  40e1c0:	46d0      	mov	r8, sl
  40e1c2:	601a      	str	r2, [r3, #0]
  40e1c4:	6872      	ldr	r2, [r6, #4]
  40e1c6:	605a      	str	r2, [r3, #4]
  40e1c8:	68b2      	ldr	r2, [r6, #8]
  40e1ca:	609a      	str	r2, [r3, #8]
  40e1cc:	f8da 3004 	ldr.w	r3, [sl, #4]
  40e1d0:	e70c      	b.n	40dfec <_realloc_r+0xd8>
  40e1d2:	4631      	mov	r1, r6
  40e1d4:	4638      	mov	r0, r7
  40e1d6:	461d      	mov	r5, r3
  40e1d8:	46d0      	mov	r8, sl
  40e1da:	f7ff fb2d 	bl	40d838 <memmove>
  40e1de:	f8da 3004 	ldr.w	r3, [sl, #4]
  40e1e2:	e703      	b.n	40dfec <_realloc_r+0xd8>
  40e1e4:	1b0b      	subs	r3, r1, r4
  40e1e6:	eb08 0204 	add.w	r2, r8, r4
  40e1ea:	4648      	mov	r0, r9
  40e1ec:	f043 0301 	orr.w	r3, r3, #1
  40e1f0:	f8cb 2008 	str.w	r2, [fp, #8]
  40e1f4:	6053      	str	r3, [r2, #4]
  40e1f6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40e1fa:	f003 0301 	and.w	r3, r3, #1
  40e1fe:	431c      	orrs	r4, r3
  40e200:	f846 4c04 	str.w	r4, [r6, #-4]
  40e204:	f7fb f968 	bl	4094d8 <__malloc_unlock>
  40e208:	4630      	mov	r0, r6
  40e20a:	e701      	b.n	40e010 <_realloc_r+0xfc>
  40e20c:	4631      	mov	r1, r6
  40e20e:	f7ff fb13 	bl	40d838 <memmove>
  40e212:	e764      	b.n	40e0de <_realloc_r+0x1ca>
  40e214:	68b3      	ldr	r3, [r6, #8]
  40e216:	2a24      	cmp	r2, #36	; 0x24
  40e218:	6083      	str	r3, [r0, #8]
  40e21a:	68f3      	ldr	r3, [r6, #12]
  40e21c:	60c3      	str	r3, [r0, #12]
  40e21e:	d022      	beq.n	40e266 <_realloc_r+0x352>
  40e220:	f100 0310 	add.w	r3, r0, #16
  40e224:	f106 0210 	add.w	r2, r6, #16
  40e228:	e753      	b.n	40e0d2 <_realloc_r+0x1be>
  40e22a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40e22e:	4637      	mov	r7, r6
  40e230:	f022 0203 	bic.w	r2, r2, #3
  40e234:	4415      	add	r5, r2
  40e236:	e6d9      	b.n	40dfec <_realloc_r+0xd8>
  40e238:	4631      	mov	r1, r6
  40e23a:	4638      	mov	r0, r7
  40e23c:	4675      	mov	r5, lr
  40e23e:	46d0      	mov	r8, sl
  40e240:	f7ff fafa 	bl	40d838 <memmove>
  40e244:	f8da 3004 	ldr.w	r3, [sl, #4]
  40e248:	e6d0      	b.n	40dfec <_realloc_r+0xd8>
  40e24a:	463a      	mov	r2, r7
  40e24c:	e70a      	b.n	40e064 <_realloc_r+0x150>
  40e24e:	68b3      	ldr	r3, [r6, #8]
  40e250:	2a24      	cmp	r2, #36	; 0x24
  40e252:	f8ca 3010 	str.w	r3, [sl, #16]
  40e256:	68f3      	ldr	r3, [r6, #12]
  40e258:	f8ca 3014 	str.w	r3, [sl, #20]
  40e25c:	d018      	beq.n	40e290 <_realloc_r+0x37c>
  40e25e:	3610      	adds	r6, #16
  40e260:	f10a 0318 	add.w	r3, sl, #24
  40e264:	e7aa      	b.n	40e1bc <_realloc_r+0x2a8>
  40e266:	6931      	ldr	r1, [r6, #16]
  40e268:	f100 0318 	add.w	r3, r0, #24
  40e26c:	f106 0218 	add.w	r2, r6, #24
  40e270:	6101      	str	r1, [r0, #16]
  40e272:	6971      	ldr	r1, [r6, #20]
  40e274:	6141      	str	r1, [r0, #20]
  40e276:	e72c      	b.n	40e0d2 <_realloc_r+0x1be>
  40e278:	68b1      	ldr	r1, [r6, #8]
  40e27a:	2a24      	cmp	r2, #36	; 0x24
  40e27c:	f8ca 1010 	str.w	r1, [sl, #16]
  40e280:	68f1      	ldr	r1, [r6, #12]
  40e282:	f8ca 1014 	str.w	r1, [sl, #20]
  40e286:	d010      	beq.n	40e2aa <_realloc_r+0x396>
  40e288:	3610      	adds	r6, #16
  40e28a:	f10a 0218 	add.w	r2, sl, #24
  40e28e:	e6e9      	b.n	40e064 <_realloc_r+0x150>
  40e290:	6932      	ldr	r2, [r6, #16]
  40e292:	f10a 0320 	add.w	r3, sl, #32
  40e296:	3618      	adds	r6, #24
  40e298:	f8ca 2018 	str.w	r2, [sl, #24]
  40e29c:	f856 2c04 	ldr.w	r2, [r6, #-4]
  40e2a0:	f8ca 201c 	str.w	r2, [sl, #28]
  40e2a4:	e78a      	b.n	40e1bc <_realloc_r+0x2a8>
  40e2a6:	463b      	mov	r3, r7
  40e2a8:	e761      	b.n	40e16e <_realloc_r+0x25a>
  40e2aa:	6931      	ldr	r1, [r6, #16]
  40e2ac:	f10a 0220 	add.w	r2, sl, #32
  40e2b0:	3618      	adds	r6, #24
  40e2b2:	f8ca 1018 	str.w	r1, [sl, #24]
  40e2b6:	f856 1c04 	ldr.w	r1, [r6, #-4]
  40e2ba:	f8ca 101c 	str.w	r1, [sl, #28]
  40e2be:	e6d1      	b.n	40e064 <_realloc_r+0x150>
  40e2c0:	4631      	mov	r1, r6
  40e2c2:	4638      	mov	r0, r7
  40e2c4:	f8cd c004 	str.w	ip, [sp, #4]
  40e2c8:	f7ff fab6 	bl	40d838 <memmove>
  40e2cc:	f8dd c004 	ldr.w	ip, [sp, #4]
  40e2d0:	e753      	b.n	40e17a <_realloc_r+0x266>
  40e2d2:	68b3      	ldr	r3, [r6, #8]
  40e2d4:	2a24      	cmp	r2, #36	; 0x24
  40e2d6:	f8ca 3010 	str.w	r3, [sl, #16]
  40e2da:	68f3      	ldr	r3, [r6, #12]
  40e2dc:	f8ca 3014 	str.w	r3, [sl, #20]
  40e2e0:	d003      	beq.n	40e2ea <_realloc_r+0x3d6>
  40e2e2:	3610      	adds	r6, #16
  40e2e4:	f10a 0318 	add.w	r3, sl, #24
  40e2e8:	e741      	b.n	40e16e <_realloc_r+0x25a>
  40e2ea:	6932      	ldr	r2, [r6, #16]
  40e2ec:	f10a 0320 	add.w	r3, sl, #32
  40e2f0:	3618      	adds	r6, #24
  40e2f2:	f8ca 2018 	str.w	r2, [sl, #24]
  40e2f6:	f856 2c04 	ldr.w	r2, [r6, #-4]
  40e2fa:	f8ca 201c 	str.w	r2, [sl, #28]
  40e2fe:	e736      	b.n	40e16e <_realloc_r+0x25a>
  40e300:	2040044c 	.word	0x2040044c

0040e304 <_raise_r>:
  40e304:	291f      	cmp	r1, #31
  40e306:	b538      	push	{r3, r4, r5, lr}
  40e308:	4605      	mov	r5, r0
  40e30a:	d821      	bhi.n	40e350 <_raise_r+0x4c>
  40e30c:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
  40e310:	460c      	mov	r4, r1
  40e312:	b19a      	cbz	r2, 40e33c <_raise_r+0x38>
  40e314:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
  40e318:	b183      	cbz	r3, 40e33c <_raise_r+0x38>
  40e31a:	2b01      	cmp	r3, #1
  40e31c:	d00c      	beq.n	40e338 <_raise_r+0x34>
  40e31e:	1c59      	adds	r1, r3, #1
  40e320:	d006      	beq.n	40e330 <_raise_r+0x2c>
  40e322:	2500      	movs	r5, #0
  40e324:	4620      	mov	r0, r4
  40e326:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
  40e32a:	4798      	blx	r3
  40e32c:	4628      	mov	r0, r5
  40e32e:	bd38      	pop	{r3, r4, r5, pc}
  40e330:	2316      	movs	r3, #22
  40e332:	2001      	movs	r0, #1
  40e334:	602b      	str	r3, [r5, #0]
  40e336:	bd38      	pop	{r3, r4, r5, pc}
  40e338:	2000      	movs	r0, #0
  40e33a:	bd38      	pop	{r3, r4, r5, pc}
  40e33c:	4628      	mov	r0, r5
  40e33e:	f000 f829 	bl	40e394 <_getpid_r>
  40e342:	4622      	mov	r2, r4
  40e344:	4601      	mov	r1, r0
  40e346:	4628      	mov	r0, r5
  40e348:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40e34c:	f000 b80e 	b.w	40e36c <_kill_r>
  40e350:	2316      	movs	r3, #22
  40e352:	f04f 30ff 	mov.w	r0, #4294967295
  40e356:	602b      	str	r3, [r5, #0]
  40e358:	bd38      	pop	{r3, r4, r5, pc}
  40e35a:	bf00      	nop

0040e35c <raise>:
  40e35c:	4b02      	ldr	r3, [pc, #8]	; (40e368 <raise+0xc>)
  40e35e:	4601      	mov	r1, r0
  40e360:	6818      	ldr	r0, [r3, #0]
  40e362:	f7ff bfcf 	b.w	40e304 <_raise_r>
  40e366:	bf00      	nop
  40e368:	20400448 	.word	0x20400448

0040e36c <_kill_r>:
  40e36c:	b538      	push	{r3, r4, r5, lr}
  40e36e:	2300      	movs	r3, #0
  40e370:	4c07      	ldr	r4, [pc, #28]	; (40e390 <_kill_r+0x24>)
  40e372:	4605      	mov	r5, r0
  40e374:	4608      	mov	r0, r1
  40e376:	4611      	mov	r1, r2
  40e378:	6023      	str	r3, [r4, #0]
  40e37a:	f7f5 f9b5 	bl	4036e8 <_kill>
  40e37e:	1c43      	adds	r3, r0, #1
  40e380:	d000      	beq.n	40e384 <_kill_r+0x18>
  40e382:	bd38      	pop	{r3, r4, r5, pc}
  40e384:	6823      	ldr	r3, [r4, #0]
  40e386:	2b00      	cmp	r3, #0
  40e388:	d0fb      	beq.n	40e382 <_kill_r+0x16>
  40e38a:	602b      	str	r3, [r5, #0]
  40e38c:	bd38      	pop	{r3, r4, r5, pc}
  40e38e:	bf00      	nop
  40e390:	2040c5fc 	.word	0x2040c5fc

0040e394 <_getpid_r>:
  40e394:	f7f5 b9aa 	b.w	4036ec <_getpid>

0040e398 <__sread>:
  40e398:	b510      	push	{r4, lr}
  40e39a:	460c      	mov	r4, r1
  40e39c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40e3a0:	f000 fa76 	bl	40e890 <_read_r>
  40e3a4:	2800      	cmp	r0, #0
  40e3a6:	db03      	blt.n	40e3b0 <__sread+0x18>
  40e3a8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40e3aa:	4403      	add	r3, r0
  40e3ac:	6523      	str	r3, [r4, #80]	; 0x50
  40e3ae:	bd10      	pop	{r4, pc}
  40e3b0:	89a3      	ldrh	r3, [r4, #12]
  40e3b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40e3b6:	81a3      	strh	r3, [r4, #12]
  40e3b8:	bd10      	pop	{r4, pc}
  40e3ba:	bf00      	nop

0040e3bc <__swrite>:
  40e3bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40e3c0:	461d      	mov	r5, r3
  40e3c2:	898b      	ldrh	r3, [r1, #12]
  40e3c4:	4616      	mov	r6, r2
  40e3c6:	460c      	mov	r4, r1
  40e3c8:	05da      	lsls	r2, r3, #23
  40e3ca:	4607      	mov	r7, r0
  40e3cc:	d506      	bpl.n	40e3dc <__swrite+0x20>
  40e3ce:	2302      	movs	r3, #2
  40e3d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40e3d4:	2200      	movs	r2, #0
  40e3d6:	f000 fa47 	bl	40e868 <_lseek_r>
  40e3da:	89a3      	ldrh	r3, [r4, #12]
  40e3dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40e3e0:	4638      	mov	r0, r7
  40e3e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40e3e6:	4632      	mov	r2, r6
  40e3e8:	81a3      	strh	r3, [r4, #12]
  40e3ea:	462b      	mov	r3, r5
  40e3ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40e3f0:	f000 b928 	b.w	40e644 <_write_r>

0040e3f4 <__sseek>:
  40e3f4:	b510      	push	{r4, lr}
  40e3f6:	460c      	mov	r4, r1
  40e3f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40e3fc:	f000 fa34 	bl	40e868 <_lseek_r>
  40e400:	1c42      	adds	r2, r0, #1
  40e402:	89a3      	ldrh	r3, [r4, #12]
  40e404:	d004      	beq.n	40e410 <__sseek+0x1c>
  40e406:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40e40a:	6520      	str	r0, [r4, #80]	; 0x50
  40e40c:	81a3      	strh	r3, [r4, #12]
  40e40e:	bd10      	pop	{r4, pc}
  40e410:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40e414:	81a3      	strh	r3, [r4, #12]
  40e416:	bd10      	pop	{r4, pc}

0040e418 <__sclose>:
  40e418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40e41c:	f000 b9aa 	b.w	40e774 <_close_r>

0040e420 <__ssprint_r>:
  40e420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e424:	6893      	ldr	r3, [r2, #8]
  40e426:	b083      	sub	sp, #12
  40e428:	4691      	mov	r9, r2
  40e42a:	f8d2 8000 	ldr.w	r8, [r2]
  40e42e:	9001      	str	r0, [sp, #4]
  40e430:	2b00      	cmp	r3, #0
  40e432:	d073      	beq.n	40e51c <__ssprint_r+0xfc>
  40e434:	f04f 0b00 	mov.w	fp, #0
  40e438:	460d      	mov	r5, r1
  40e43a:	6808      	ldr	r0, [r1, #0]
  40e43c:	688b      	ldr	r3, [r1, #8]
  40e43e:	465c      	mov	r4, fp
  40e440:	2c00      	cmp	r4, #0
  40e442:	d046      	beq.n	40e4d2 <__ssprint_r+0xb2>
  40e444:	429c      	cmp	r4, r3
  40e446:	461e      	mov	r6, r3
  40e448:	469a      	mov	sl, r3
  40e44a:	d349      	bcc.n	40e4e0 <__ssprint_r+0xc0>
  40e44c:	f8b5 e00c 	ldrh.w	lr, [r5, #12]
  40e450:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  40e454:	d02d      	beq.n	40e4b2 <__ssprint_r+0x92>
  40e456:	696b      	ldr	r3, [r5, #20]
  40e458:	1c62      	adds	r2, r4, #1
  40e45a:	6929      	ldr	r1, [r5, #16]
  40e45c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40e460:	1a46      	subs	r6, r0, r1
  40e462:	4610      	mov	r0, r2
  40e464:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  40e468:	4430      	add	r0, r6
  40e46a:	105f      	asrs	r7, r3, #1
  40e46c:	4287      	cmp	r7, r0
  40e46e:	463a      	mov	r2, r7
  40e470:	d201      	bcs.n	40e476 <__ssprint_r+0x56>
  40e472:	4607      	mov	r7, r0
  40e474:	4602      	mov	r2, r0
  40e476:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  40e47a:	d034      	beq.n	40e4e6 <__ssprint_r+0xc6>
  40e47c:	4611      	mov	r1, r2
  40e47e:	9801      	ldr	r0, [sp, #4]
  40e480:	f7fa fc92 	bl	408da8 <_malloc_r>
  40e484:	4682      	mov	sl, r0
  40e486:	2800      	cmp	r0, #0
  40e488:	d04e      	beq.n	40e528 <__ssprint_r+0x108>
  40e48a:	4632      	mov	r2, r6
  40e48c:	6929      	ldr	r1, [r5, #16]
  40e48e:	f7fa ff37 	bl	409300 <memcpy>
  40e492:	89aa      	ldrh	r2, [r5, #12]
  40e494:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40e498:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40e49c:	81aa      	strh	r2, [r5, #12]
  40e49e:	eb0a 0006 	add.w	r0, sl, r6
  40e4a2:	1bba      	subs	r2, r7, r6
  40e4a4:	f8c5 a010 	str.w	sl, [r5, #16]
  40e4a8:	4626      	mov	r6, r4
  40e4aa:	46a2      	mov	sl, r4
  40e4ac:	6028      	str	r0, [r5, #0]
  40e4ae:	60aa      	str	r2, [r5, #8]
  40e4b0:	616f      	str	r7, [r5, #20]
  40e4b2:	4652      	mov	r2, sl
  40e4b4:	4659      	mov	r1, fp
  40e4b6:	f7ff f9bf 	bl	40d838 <memmove>
  40e4ba:	f8d9 2008 	ldr.w	r2, [r9, #8]
  40e4be:	68ab      	ldr	r3, [r5, #8]
  40e4c0:	6828      	ldr	r0, [r5, #0]
  40e4c2:	1b14      	subs	r4, r2, r4
  40e4c4:	1b9b      	subs	r3, r3, r6
  40e4c6:	4450      	add	r0, sl
  40e4c8:	60ab      	str	r3, [r5, #8]
  40e4ca:	6028      	str	r0, [r5, #0]
  40e4cc:	f8c9 4008 	str.w	r4, [r9, #8]
  40e4d0:	b324      	cbz	r4, 40e51c <__ssprint_r+0xfc>
  40e4d2:	f8d8 b000 	ldr.w	fp, [r8]
  40e4d6:	f108 0808 	add.w	r8, r8, #8
  40e4da:	f858 4c04 	ldr.w	r4, [r8, #-4]
  40e4de:	e7af      	b.n	40e440 <__ssprint_r+0x20>
  40e4e0:	4626      	mov	r6, r4
  40e4e2:	46a2      	mov	sl, r4
  40e4e4:	e7e5      	b.n	40e4b2 <__ssprint_r+0x92>
  40e4e6:	9801      	ldr	r0, [sp, #4]
  40e4e8:	f7ff fd14 	bl	40df14 <_realloc_r>
  40e4ec:	4682      	mov	sl, r0
  40e4ee:	2800      	cmp	r0, #0
  40e4f0:	d1d5      	bne.n	40e49e <__ssprint_r+0x7e>
  40e4f2:	9c01      	ldr	r4, [sp, #4]
  40e4f4:	6929      	ldr	r1, [r5, #16]
  40e4f6:	4620      	mov	r0, r4
  40e4f8:	f7fe fe44 	bl	40d184 <_free_r>
  40e4fc:	230c      	movs	r3, #12
  40e4fe:	6023      	str	r3, [r4, #0]
  40e500:	89ab      	ldrh	r3, [r5, #12]
  40e502:	2200      	movs	r2, #0
  40e504:	f04f 30ff 	mov.w	r0, #4294967295
  40e508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e50c:	81ab      	strh	r3, [r5, #12]
  40e50e:	f8c9 2008 	str.w	r2, [r9, #8]
  40e512:	f8c9 2004 	str.w	r2, [r9, #4]
  40e516:	b003      	add	sp, #12
  40e518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e51c:	2000      	movs	r0, #0
  40e51e:	f8c9 0004 	str.w	r0, [r9, #4]
  40e522:	b003      	add	sp, #12
  40e524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e528:	230c      	movs	r3, #12
  40e52a:	9a01      	ldr	r2, [sp, #4]
  40e52c:	6013      	str	r3, [r2, #0]
  40e52e:	e7e7      	b.n	40e500 <__ssprint_r+0xe0>

0040e530 <__swbuf_r>:
  40e530:	b570      	push	{r4, r5, r6, lr}
  40e532:	460d      	mov	r5, r1
  40e534:	4614      	mov	r4, r2
  40e536:	4606      	mov	r6, r0
  40e538:	b110      	cbz	r0, 40e540 <__swbuf_r+0x10>
  40e53a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40e53c:	2b00      	cmp	r3, #0
  40e53e:	d048      	beq.n	40e5d2 <__swbuf_r+0xa2>
  40e540:	89a2      	ldrh	r2, [r4, #12]
  40e542:	69a3      	ldr	r3, [r4, #24]
  40e544:	b291      	uxth	r1, r2
  40e546:	60a3      	str	r3, [r4, #8]
  40e548:	0708      	lsls	r0, r1, #28
  40e54a:	d538      	bpl.n	40e5be <__swbuf_r+0x8e>
  40e54c:	6923      	ldr	r3, [r4, #16]
  40e54e:	2b00      	cmp	r3, #0
  40e550:	d035      	beq.n	40e5be <__swbuf_r+0x8e>
  40e552:	0489      	lsls	r1, r1, #18
  40e554:	b2ed      	uxtb	r5, r5
  40e556:	d515      	bpl.n	40e584 <__swbuf_r+0x54>
  40e558:	6822      	ldr	r2, [r4, #0]
  40e55a:	6961      	ldr	r1, [r4, #20]
  40e55c:	1ad3      	subs	r3, r2, r3
  40e55e:	428b      	cmp	r3, r1
  40e560:	da1c      	bge.n	40e59c <__swbuf_r+0x6c>
  40e562:	3301      	adds	r3, #1
  40e564:	68a1      	ldr	r1, [r4, #8]
  40e566:	1c50      	adds	r0, r2, #1
  40e568:	3901      	subs	r1, #1
  40e56a:	6020      	str	r0, [r4, #0]
  40e56c:	60a1      	str	r1, [r4, #8]
  40e56e:	7015      	strb	r5, [r2, #0]
  40e570:	6962      	ldr	r2, [r4, #20]
  40e572:	429a      	cmp	r2, r3
  40e574:	d01a      	beq.n	40e5ac <__swbuf_r+0x7c>
  40e576:	2d0a      	cmp	r5, #10
  40e578:	d102      	bne.n	40e580 <__swbuf_r+0x50>
  40e57a:	7b23      	ldrb	r3, [r4, #12]
  40e57c:	07db      	lsls	r3, r3, #31
  40e57e:	d415      	bmi.n	40e5ac <__swbuf_r+0x7c>
  40e580:	4628      	mov	r0, r5
  40e582:	bd70      	pop	{r4, r5, r6, pc}
  40e584:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40e586:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40e58a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40e58e:	81a2      	strh	r2, [r4, #12]
  40e590:	6822      	ldr	r2, [r4, #0]
  40e592:	6661      	str	r1, [r4, #100]	; 0x64
  40e594:	1ad3      	subs	r3, r2, r3
  40e596:	6961      	ldr	r1, [r4, #20]
  40e598:	428b      	cmp	r3, r1
  40e59a:	dbe2      	blt.n	40e562 <__swbuf_r+0x32>
  40e59c:	4630      	mov	r0, r6
  40e59e:	4621      	mov	r1, r4
  40e5a0:	f7fe fc7e 	bl	40cea0 <_fflush_r>
  40e5a4:	b940      	cbnz	r0, 40e5b8 <__swbuf_r+0x88>
  40e5a6:	6822      	ldr	r2, [r4, #0]
  40e5a8:	2301      	movs	r3, #1
  40e5aa:	e7db      	b.n	40e564 <__swbuf_r+0x34>
  40e5ac:	4630      	mov	r0, r6
  40e5ae:	4621      	mov	r1, r4
  40e5b0:	f7fe fc76 	bl	40cea0 <_fflush_r>
  40e5b4:	2800      	cmp	r0, #0
  40e5b6:	d0e3      	beq.n	40e580 <__swbuf_r+0x50>
  40e5b8:	f04f 30ff 	mov.w	r0, #4294967295
  40e5bc:	bd70      	pop	{r4, r5, r6, pc}
  40e5be:	4630      	mov	r0, r6
  40e5c0:	4621      	mov	r1, r4
  40e5c2:	f7fd fb3b 	bl	40bc3c <__swsetup_r>
  40e5c6:	2800      	cmp	r0, #0
  40e5c8:	d1f6      	bne.n	40e5b8 <__swbuf_r+0x88>
  40e5ca:	89a2      	ldrh	r2, [r4, #12]
  40e5cc:	6923      	ldr	r3, [r4, #16]
  40e5ce:	b291      	uxth	r1, r2
  40e5d0:	e7bf      	b.n	40e552 <__swbuf_r+0x22>
  40e5d2:	f7fe fcff 	bl	40cfd4 <__sinit>
  40e5d6:	e7b3      	b.n	40e540 <__swbuf_r+0x10>

0040e5d8 <_wcrtomb_r>:
  40e5d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40e5dc:	4605      	mov	r5, r0
  40e5de:	b086      	sub	sp, #24
  40e5e0:	461e      	mov	r6, r3
  40e5e2:	460c      	mov	r4, r1
  40e5e4:	b1a1      	cbz	r1, 40e610 <_wcrtomb_r+0x38>
  40e5e6:	4b10      	ldr	r3, [pc, #64]	; (40e628 <_wcrtomb_r+0x50>)
  40e5e8:	4617      	mov	r7, r2
  40e5ea:	f8d3 8000 	ldr.w	r8, [r3]
  40e5ee:	f7ff f85b 	bl	40d6a8 <__locale_charset>
  40e5f2:	9600      	str	r6, [sp, #0]
  40e5f4:	4603      	mov	r3, r0
  40e5f6:	4621      	mov	r1, r4
  40e5f8:	4628      	mov	r0, r5
  40e5fa:	463a      	mov	r2, r7
  40e5fc:	47c0      	blx	r8
  40e5fe:	1c43      	adds	r3, r0, #1
  40e600:	d103      	bne.n	40e60a <_wcrtomb_r+0x32>
  40e602:	2200      	movs	r2, #0
  40e604:	238a      	movs	r3, #138	; 0x8a
  40e606:	6032      	str	r2, [r6, #0]
  40e608:	602b      	str	r3, [r5, #0]
  40e60a:	b006      	add	sp, #24
  40e60c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40e610:	4b05      	ldr	r3, [pc, #20]	; (40e628 <_wcrtomb_r+0x50>)
  40e612:	681f      	ldr	r7, [r3, #0]
  40e614:	f7ff f848 	bl	40d6a8 <__locale_charset>
  40e618:	9600      	str	r6, [sp, #0]
  40e61a:	4603      	mov	r3, r0
  40e61c:	4622      	mov	r2, r4
  40e61e:	4628      	mov	r0, r5
  40e620:	a903      	add	r1, sp, #12
  40e622:	47b8      	blx	r7
  40e624:	e7eb      	b.n	40e5fe <_wcrtomb_r+0x26>
  40e626:	bf00      	nop
  40e628:	204008bc 	.word	0x204008bc

0040e62c <__ascii_wctomb>:
  40e62c:	b119      	cbz	r1, 40e636 <__ascii_wctomb+0xa>
  40e62e:	2aff      	cmp	r2, #255	; 0xff
  40e630:	d803      	bhi.n	40e63a <__ascii_wctomb+0xe>
  40e632:	700a      	strb	r2, [r1, #0]
  40e634:	2101      	movs	r1, #1
  40e636:	4608      	mov	r0, r1
  40e638:	4770      	bx	lr
  40e63a:	238a      	movs	r3, #138	; 0x8a
  40e63c:	f04f 31ff 	mov.w	r1, #4294967295
  40e640:	6003      	str	r3, [r0, #0]
  40e642:	e7f8      	b.n	40e636 <__ascii_wctomb+0xa>

0040e644 <_write_r>:
  40e644:	b570      	push	{r4, r5, r6, lr}
  40e646:	4c08      	ldr	r4, [pc, #32]	; (40e668 <_write_r+0x24>)
  40e648:	2500      	movs	r5, #0
  40e64a:	4606      	mov	r6, r0
  40e64c:	4608      	mov	r0, r1
  40e64e:	4611      	mov	r1, r2
  40e650:	461a      	mov	r2, r3
  40e652:	6025      	str	r5, [r4, #0]
  40e654:	f7f5 f82c 	bl	4036b0 <_write>
  40e658:	1c43      	adds	r3, r0, #1
  40e65a:	d000      	beq.n	40e65e <_write_r+0x1a>
  40e65c:	bd70      	pop	{r4, r5, r6, pc}
  40e65e:	6823      	ldr	r3, [r4, #0]
  40e660:	2b00      	cmp	r3, #0
  40e662:	d0fb      	beq.n	40e65c <_write_r+0x18>
  40e664:	6033      	str	r3, [r6, #0]
  40e666:	bd70      	pop	{r4, r5, r6, pc}
  40e668:	2040c5fc 	.word	0x2040c5fc

0040e66c <__register_exitproc>:
  40e66c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40e670:	4c26      	ldr	r4, [pc, #152]	; (40e70c <__register_exitproc+0xa0>)
  40e672:	4606      	mov	r6, r0
  40e674:	4688      	mov	r8, r1
  40e676:	4691      	mov	r9, r2
  40e678:	6825      	ldr	r5, [r4, #0]
  40e67a:	469a      	mov	sl, r3
  40e67c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40e680:	2c00      	cmp	r4, #0
  40e682:	d03a      	beq.n	40e6fa <__register_exitproc+0x8e>
  40e684:	6860      	ldr	r0, [r4, #4]
  40e686:	281f      	cmp	r0, #31
  40e688:	dc19      	bgt.n	40e6be <__register_exitproc+0x52>
  40e68a:	1c41      	adds	r1, r0, #1
  40e68c:	b186      	cbz	r6, 40e6b0 <__register_exitproc+0x44>
  40e68e:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40e692:	2201      	movs	r2, #1
  40e694:	2e02      	cmp	r6, #2
  40e696:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  40e69a:	fa02 f200 	lsl.w	r2, r2, r0
  40e69e:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
  40e6a2:	ea43 0302 	orr.w	r3, r3, r2
  40e6a6:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
  40e6aa:	f8c5 a108 	str.w	sl, [r5, #264]	; 0x108
  40e6ae:	d01e      	beq.n	40e6ee <__register_exitproc+0x82>
  40e6b0:	1c83      	adds	r3, r0, #2
  40e6b2:	6061      	str	r1, [r4, #4]
  40e6b4:	2000      	movs	r0, #0
  40e6b6:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
  40e6ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40e6be:	4b14      	ldr	r3, [pc, #80]	; (40e710 <__register_exitproc+0xa4>)
  40e6c0:	b303      	cbz	r3, 40e704 <__register_exitproc+0x98>
  40e6c2:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40e6c6:	f7fa fb67 	bl	408d98 <malloc>
  40e6ca:	4604      	mov	r4, r0
  40e6cc:	b1d0      	cbz	r0, 40e704 <__register_exitproc+0x98>
  40e6ce:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40e6d2:	2700      	movs	r7, #0
  40e6d4:	2101      	movs	r1, #1
  40e6d6:	6003      	str	r3, [r0, #0]
  40e6d8:	4638      	mov	r0, r7
  40e6da:	6067      	str	r7, [r4, #4]
  40e6dc:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40e6e0:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40e6e4:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40e6e8:	2e00      	cmp	r6, #0
  40e6ea:	d0e1      	beq.n	40e6b0 <__register_exitproc+0x44>
  40e6ec:	e7cf      	b.n	40e68e <__register_exitproc+0x22>
  40e6ee:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40e6f2:	431a      	orrs	r2, r3
  40e6f4:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40e6f8:	e7da      	b.n	40e6b0 <__register_exitproc+0x44>
  40e6fa:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40e6fe:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40e702:	e7bf      	b.n	40e684 <__register_exitproc+0x18>
  40e704:	f04f 30ff 	mov.w	r0, #4294967295
  40e708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40e70c:	0040fad4 	.word	0x0040fad4
  40e710:	00408d99 	.word	0x00408d99

0040e714 <_calloc_r>:
  40e714:	b510      	push	{r4, lr}
  40e716:	fb02 f101 	mul.w	r1, r2, r1
  40e71a:	f7fa fb45 	bl	408da8 <_malloc_r>
  40e71e:	4604      	mov	r4, r0
  40e720:	b168      	cbz	r0, 40e73e <_calloc_r+0x2a>
  40e722:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40e726:	f022 0203 	bic.w	r2, r2, #3
  40e72a:	3a04      	subs	r2, #4
  40e72c:	2a24      	cmp	r2, #36	; 0x24
  40e72e:	d814      	bhi.n	40e75a <_calloc_r+0x46>
  40e730:	2a13      	cmp	r2, #19
  40e732:	d806      	bhi.n	40e742 <_calloc_r+0x2e>
  40e734:	4603      	mov	r3, r0
  40e736:	2200      	movs	r2, #0
  40e738:	601a      	str	r2, [r3, #0]
  40e73a:	605a      	str	r2, [r3, #4]
  40e73c:	609a      	str	r2, [r3, #8]
  40e73e:	4620      	mov	r0, r4
  40e740:	bd10      	pop	{r4, pc}
  40e742:	2100      	movs	r1, #0
  40e744:	2a1b      	cmp	r2, #27
  40e746:	6001      	str	r1, [r0, #0]
  40e748:	6041      	str	r1, [r0, #4]
  40e74a:	d90b      	bls.n	40e764 <_calloc_r+0x50>
  40e74c:	2a24      	cmp	r2, #36	; 0x24
  40e74e:	6081      	str	r1, [r0, #8]
  40e750:	60c1      	str	r1, [r0, #12]
  40e752:	d00a      	beq.n	40e76a <_calloc_r+0x56>
  40e754:	f100 0310 	add.w	r3, r0, #16
  40e758:	e7ed      	b.n	40e736 <_calloc_r+0x22>
  40e75a:	2100      	movs	r1, #0
  40e75c:	f7fa fe6a 	bl	409434 <memset>
  40e760:	4620      	mov	r0, r4
  40e762:	bd10      	pop	{r4, pc}
  40e764:	f100 0308 	add.w	r3, r0, #8
  40e768:	e7e5      	b.n	40e736 <_calloc_r+0x22>
  40e76a:	6101      	str	r1, [r0, #16]
  40e76c:	f100 0318 	add.w	r3, r0, #24
  40e770:	6141      	str	r1, [r0, #20]
  40e772:	e7e0      	b.n	40e736 <_calloc_r+0x22>

0040e774 <_close_r>:
  40e774:	b538      	push	{r3, r4, r5, lr}
  40e776:	2300      	movs	r3, #0
  40e778:	4c06      	ldr	r4, [pc, #24]	; (40e794 <_close_r+0x20>)
  40e77a:	4605      	mov	r5, r0
  40e77c:	4608      	mov	r0, r1
  40e77e:	6023      	str	r3, [r4, #0]
  40e780:	f7f4 ff92 	bl	4036a8 <_close>
  40e784:	1c43      	adds	r3, r0, #1
  40e786:	d000      	beq.n	40e78a <_close_r+0x16>
  40e788:	bd38      	pop	{r3, r4, r5, pc}
  40e78a:	6823      	ldr	r3, [r4, #0]
  40e78c:	2b00      	cmp	r3, #0
  40e78e:	d0fb      	beq.n	40e788 <_close_r+0x14>
  40e790:	602b      	str	r3, [r5, #0]
  40e792:	bd38      	pop	{r3, r4, r5, pc}
  40e794:	2040c5fc 	.word	0x2040c5fc

0040e798 <_fclose_r>:
  40e798:	2900      	cmp	r1, #0
  40e79a:	d03d      	beq.n	40e818 <_fclose_r+0x80>
  40e79c:	b570      	push	{r4, r5, r6, lr}
  40e79e:	4605      	mov	r5, r0
  40e7a0:	460c      	mov	r4, r1
  40e7a2:	b108      	cbz	r0, 40e7a8 <_fclose_r+0x10>
  40e7a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40e7a6:	b37b      	cbz	r3, 40e808 <_fclose_r+0x70>
  40e7a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40e7ac:	b90b      	cbnz	r3, 40e7b2 <_fclose_r+0x1a>
  40e7ae:	2000      	movs	r0, #0
  40e7b0:	bd70      	pop	{r4, r5, r6, pc}
  40e7b2:	4628      	mov	r0, r5
  40e7b4:	4621      	mov	r1, r4
  40e7b6:	f7fe facf 	bl	40cd58 <__sflush_r>
  40e7ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40e7bc:	4606      	mov	r6, r0
  40e7be:	b133      	cbz	r3, 40e7ce <_fclose_r+0x36>
  40e7c0:	4628      	mov	r0, r5
  40e7c2:	69e1      	ldr	r1, [r4, #28]
  40e7c4:	4798      	blx	r3
  40e7c6:	2800      	cmp	r0, #0
  40e7c8:	bfb8      	it	lt
  40e7ca:	f04f 36ff 	movlt.w	r6, #4294967295
  40e7ce:	89a3      	ldrh	r3, [r4, #12]
  40e7d0:	061b      	lsls	r3, r3, #24
  40e7d2:	d41c      	bmi.n	40e80e <_fclose_r+0x76>
  40e7d4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40e7d6:	b141      	cbz	r1, 40e7ea <_fclose_r+0x52>
  40e7d8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40e7dc:	4299      	cmp	r1, r3
  40e7de:	d002      	beq.n	40e7e6 <_fclose_r+0x4e>
  40e7e0:	4628      	mov	r0, r5
  40e7e2:	f7fe fccf 	bl	40d184 <_free_r>
  40e7e6:	2300      	movs	r3, #0
  40e7e8:	6323      	str	r3, [r4, #48]	; 0x30
  40e7ea:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40e7ec:	b121      	cbz	r1, 40e7f8 <_fclose_r+0x60>
  40e7ee:	4628      	mov	r0, r5
  40e7f0:	f7fe fcc8 	bl	40d184 <_free_r>
  40e7f4:	2300      	movs	r3, #0
  40e7f6:	6463      	str	r3, [r4, #68]	; 0x44
  40e7f8:	f7fe fbf2 	bl	40cfe0 <__sfp_lock_acquire>
  40e7fc:	2300      	movs	r3, #0
  40e7fe:	81a3      	strh	r3, [r4, #12]
  40e800:	f7fe fbf0 	bl	40cfe4 <__sfp_lock_release>
  40e804:	4630      	mov	r0, r6
  40e806:	bd70      	pop	{r4, r5, r6, pc}
  40e808:	f7fe fbe4 	bl	40cfd4 <__sinit>
  40e80c:	e7cc      	b.n	40e7a8 <_fclose_r+0x10>
  40e80e:	4628      	mov	r0, r5
  40e810:	6921      	ldr	r1, [r4, #16]
  40e812:	f7fe fcb7 	bl	40d184 <_free_r>
  40e816:	e7dd      	b.n	40e7d4 <_fclose_r+0x3c>
  40e818:	2000      	movs	r0, #0
  40e81a:	4770      	bx	lr

0040e81c <_fstat_r>:
  40e81c:	b538      	push	{r3, r4, r5, lr}
  40e81e:	2300      	movs	r3, #0
  40e820:	4c07      	ldr	r4, [pc, #28]	; (40e840 <_fstat_r+0x24>)
  40e822:	4605      	mov	r5, r0
  40e824:	4608      	mov	r0, r1
  40e826:	4611      	mov	r1, r2
  40e828:	6023      	str	r3, [r4, #0]
  40e82a:	f7f4 ff49 	bl	4036c0 <_fstat>
  40e82e:	1c43      	adds	r3, r0, #1
  40e830:	d000      	beq.n	40e834 <_fstat_r+0x18>
  40e832:	bd38      	pop	{r3, r4, r5, pc}
  40e834:	6823      	ldr	r3, [r4, #0]
  40e836:	2b00      	cmp	r3, #0
  40e838:	d0fb      	beq.n	40e832 <_fstat_r+0x16>
  40e83a:	602b      	str	r3, [r5, #0]
  40e83c:	bd38      	pop	{r3, r4, r5, pc}
  40e83e:	bf00      	nop
  40e840:	2040c5fc 	.word	0x2040c5fc

0040e844 <_isatty_r>:
  40e844:	b538      	push	{r3, r4, r5, lr}
  40e846:	2300      	movs	r3, #0
  40e848:	4c06      	ldr	r4, [pc, #24]	; (40e864 <_isatty_r+0x20>)
  40e84a:	4605      	mov	r5, r0
  40e84c:	4608      	mov	r0, r1
  40e84e:	6023      	str	r3, [r4, #0]
  40e850:	f7f4 ff3c 	bl	4036cc <_isatty>
  40e854:	1c43      	adds	r3, r0, #1
  40e856:	d000      	beq.n	40e85a <_isatty_r+0x16>
  40e858:	bd38      	pop	{r3, r4, r5, pc}
  40e85a:	6823      	ldr	r3, [r4, #0]
  40e85c:	2b00      	cmp	r3, #0
  40e85e:	d0fb      	beq.n	40e858 <_isatty_r+0x14>
  40e860:	602b      	str	r3, [r5, #0]
  40e862:	bd38      	pop	{r3, r4, r5, pc}
  40e864:	2040c5fc 	.word	0x2040c5fc

0040e868 <_lseek_r>:
  40e868:	b570      	push	{r4, r5, r6, lr}
  40e86a:	4c08      	ldr	r4, [pc, #32]	; (40e88c <_lseek_r+0x24>)
  40e86c:	2500      	movs	r5, #0
  40e86e:	4606      	mov	r6, r0
  40e870:	4608      	mov	r0, r1
  40e872:	4611      	mov	r1, r2
  40e874:	461a      	mov	r2, r3
  40e876:	6025      	str	r5, [r4, #0]
  40e878:	f7f4 ff2a 	bl	4036d0 <_lseek>
  40e87c:	1c43      	adds	r3, r0, #1
  40e87e:	d000      	beq.n	40e882 <_lseek_r+0x1a>
  40e880:	bd70      	pop	{r4, r5, r6, pc}
  40e882:	6823      	ldr	r3, [r4, #0]
  40e884:	2b00      	cmp	r3, #0
  40e886:	d0fb      	beq.n	40e880 <_lseek_r+0x18>
  40e888:	6033      	str	r3, [r6, #0]
  40e88a:	bd70      	pop	{r4, r5, r6, pc}
  40e88c:	2040c5fc 	.word	0x2040c5fc

0040e890 <_read_r>:
  40e890:	b570      	push	{r4, r5, r6, lr}
  40e892:	4c08      	ldr	r4, [pc, #32]	; (40e8b4 <_read_r+0x24>)
  40e894:	2500      	movs	r5, #0
  40e896:	4606      	mov	r6, r0
  40e898:	4608      	mov	r0, r1
  40e89a:	4611      	mov	r1, r2
  40e89c:	461a      	mov	r2, r3
  40e89e:	6025      	str	r5, [r4, #0]
  40e8a0:	f7f4 ff0a 	bl	4036b8 <_read>
  40e8a4:	1c43      	adds	r3, r0, #1
  40e8a6:	d000      	beq.n	40e8aa <_read_r+0x1a>
  40e8a8:	bd70      	pop	{r4, r5, r6, pc}
  40e8aa:	6823      	ldr	r3, [r4, #0]
  40e8ac:	2b00      	cmp	r3, #0
  40e8ae:	d0fb      	beq.n	40e8a8 <_read_r+0x18>
  40e8b0:	6033      	str	r3, [r6, #0]
  40e8b2:	bd70      	pop	{r4, r5, r6, pc}
  40e8b4:	2040c5fc 	.word	0x2040c5fc

0040e8b8 <__aeabi_uldivmod>:
  40e8b8:	b953      	cbnz	r3, 40e8d0 <__aeabi_uldivmod+0x18>
  40e8ba:	b94a      	cbnz	r2, 40e8d0 <__aeabi_uldivmod+0x18>
  40e8bc:	2900      	cmp	r1, #0
  40e8be:	bf08      	it	eq
  40e8c0:	2800      	cmpeq	r0, #0
  40e8c2:	bf1c      	itt	ne
  40e8c4:	f04f 31ff 	movne.w	r1, #4294967295
  40e8c8:	f04f 30ff 	movne.w	r0, #4294967295
  40e8cc:	f000 b83c 	b.w	40e948 <__aeabi_idiv0>
  40e8d0:	b082      	sub	sp, #8
  40e8d2:	46ec      	mov	ip, sp
  40e8d4:	e92d 5000 	stmdb	sp!, {ip, lr}
  40e8d8:	f000 f81e 	bl	40e918 <__gnu_uldivmod_helper>
  40e8dc:	f8dd e004 	ldr.w	lr, [sp, #4]
  40e8e0:	b002      	add	sp, #8
  40e8e2:	bc0c      	pop	{r2, r3}
  40e8e4:	4770      	bx	lr
  40e8e6:	bf00      	nop

0040e8e8 <__gnu_ldivmod_helper>:
  40e8e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40e8ec:	4690      	mov	r8, r2
  40e8ee:	4606      	mov	r6, r0
  40e8f0:	460f      	mov	r7, r1
  40e8f2:	461d      	mov	r5, r3
  40e8f4:	9c06      	ldr	r4, [sp, #24]
  40e8f6:	f000 f829 	bl	40e94c <__divdi3>
  40e8fa:	fb08 fc01 	mul.w	ip, r8, r1
  40e8fe:	4686      	mov	lr, r0
  40e900:	fba8 2300 	umull	r2, r3, r8, r0
  40e904:	fb00 c505 	mla	r5, r0, r5, ip
  40e908:	1ab2      	subs	r2, r6, r2
  40e90a:	442b      	add	r3, r5
  40e90c:	eb67 0303 	sbc.w	r3, r7, r3
  40e910:	e9c4 2300 	strd	r2, r3, [r4]
  40e914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040e918 <__gnu_uldivmod_helper>:
  40e918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40e91c:	461d      	mov	r5, r3
  40e91e:	4617      	mov	r7, r2
  40e920:	4680      	mov	r8, r0
  40e922:	4689      	mov	r9, r1
  40e924:	9e08      	ldr	r6, [sp, #32]
  40e926:	f000 f953 	bl	40ebd0 <__udivdi3>
  40e92a:	fb00 f305 	mul.w	r3, r0, r5
  40e92e:	fba0 4507 	umull	r4, r5, r0, r7
  40e932:	fb07 3701 	mla	r7, r7, r1, r3
  40e936:	ebb8 0404 	subs.w	r4, r8, r4
  40e93a:	443d      	add	r5, r7
  40e93c:	eb69 0505 	sbc.w	r5, r9, r5
  40e940:	e9c6 4500 	strd	r4, r5, [r6]
  40e944:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040e948 <__aeabi_idiv0>:
  40e948:	4770      	bx	lr
  40e94a:	bf00      	nop

0040e94c <__divdi3>:
  40e94c:	2900      	cmp	r1, #0
  40e94e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40e952:	f2c0 80a2 	blt.w	40ea9a <__divdi3+0x14e>
  40e956:	2600      	movs	r6, #0
  40e958:	2b00      	cmp	r3, #0
  40e95a:	f2c0 8098 	blt.w	40ea8e <__divdi3+0x142>
  40e95e:	468c      	mov	ip, r1
  40e960:	4690      	mov	r8, r2
  40e962:	469e      	mov	lr, r3
  40e964:	4615      	mov	r5, r2
  40e966:	4604      	mov	r4, r0
  40e968:	460f      	mov	r7, r1
  40e96a:	bbcb      	cbnz	r3, 40e9e0 <__divdi3+0x94>
  40e96c:	428a      	cmp	r2, r1
  40e96e:	d956      	bls.n	40ea1e <__divdi3+0xd2>
  40e970:	fab2 f382 	clz	r3, r2
  40e974:	b13b      	cbz	r3, 40e986 <__divdi3+0x3a>
  40e976:	f1c3 0220 	rsb	r2, r3, #32
  40e97a:	409f      	lsls	r7, r3
  40e97c:	409d      	lsls	r5, r3
  40e97e:	409c      	lsls	r4, r3
  40e980:	fa20 f202 	lsr.w	r2, r0, r2
  40e984:	4317      	orrs	r7, r2
  40e986:	0c28      	lsrs	r0, r5, #16
  40e988:	0c22      	lsrs	r2, r4, #16
  40e98a:	fa1f fe85 	uxth.w	lr, r5
  40e98e:	fbb7 f1f0 	udiv	r1, r7, r0
  40e992:	fb00 7711 	mls	r7, r0, r1, r7
  40e996:	fb0e f301 	mul.w	r3, lr, r1
  40e99a:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  40e99e:	42bb      	cmp	r3, r7
  40e9a0:	d907      	bls.n	40e9b2 <__divdi3+0x66>
  40e9a2:	197f      	adds	r7, r7, r5
  40e9a4:	f080 8101 	bcs.w	40ebaa <__divdi3+0x25e>
  40e9a8:	42bb      	cmp	r3, r7
  40e9aa:	f240 80fe 	bls.w	40ebaa <__divdi3+0x25e>
  40e9ae:	3902      	subs	r1, #2
  40e9b0:	442f      	add	r7, r5
  40e9b2:	1aff      	subs	r7, r7, r3
  40e9b4:	b2a4      	uxth	r4, r4
  40e9b6:	fbb7 f3f0 	udiv	r3, r7, r0
  40e9ba:	fb00 7713 	mls	r7, r0, r3, r7
  40e9be:	fb0e fe03 	mul.w	lr, lr, r3
  40e9c2:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40e9c6:	45be      	cmp	lr, r7
  40e9c8:	d906      	bls.n	40e9d8 <__divdi3+0x8c>
  40e9ca:	197f      	adds	r7, r7, r5
  40e9cc:	f080 80eb 	bcs.w	40eba6 <__divdi3+0x25a>
  40e9d0:	45be      	cmp	lr, r7
  40e9d2:	f240 80e8 	bls.w	40eba6 <__divdi3+0x25a>
  40e9d6:	3b02      	subs	r3, #2
  40e9d8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40e9dc:	2200      	movs	r2, #0
  40e9de:	e003      	b.n	40e9e8 <__divdi3+0x9c>
  40e9e0:	428b      	cmp	r3, r1
  40e9e2:	d90f      	bls.n	40ea04 <__divdi3+0xb8>
  40e9e4:	2200      	movs	r2, #0
  40e9e6:	4613      	mov	r3, r2
  40e9e8:	1c34      	adds	r4, r6, #0
  40e9ea:	f04f 0500 	mov.w	r5, #0
  40e9ee:	bf18      	it	ne
  40e9f0:	2401      	movne	r4, #1
  40e9f2:	4260      	negs	r0, r4
  40e9f4:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40e9f8:	4058      	eors	r0, r3
  40e9fa:	4051      	eors	r1, r2
  40e9fc:	1900      	adds	r0, r0, r4
  40e9fe:	4169      	adcs	r1, r5
  40ea00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ea04:	fab3 f283 	clz	r2, r3
  40ea08:	2a00      	cmp	r2, #0
  40ea0a:	f040 8083 	bne.w	40eb14 <__divdi3+0x1c8>
  40ea0e:	4580      	cmp	r8, r0
  40ea10:	f240 80cd 	bls.w	40ebae <__divdi3+0x262>
  40ea14:	428b      	cmp	r3, r1
  40ea16:	f0c0 80ca 	bcc.w	40ebae <__divdi3+0x262>
  40ea1a:	4613      	mov	r3, r2
  40ea1c:	e7e4      	b.n	40e9e8 <__divdi3+0x9c>
  40ea1e:	b912      	cbnz	r2, 40ea26 <__divdi3+0xda>
  40ea20:	2301      	movs	r3, #1
  40ea22:	fbb3 f5f2 	udiv	r5, r3, r2
  40ea26:	fab5 f285 	clz	r2, r5
  40ea2a:	2a00      	cmp	r2, #0
  40ea2c:	d13b      	bne.n	40eaa6 <__divdi3+0x15a>
  40ea2e:	1b78      	subs	r0, r7, r5
  40ea30:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40ea34:	fa1f fc85 	uxth.w	ip, r5
  40ea38:	2201      	movs	r2, #1
  40ea3a:	0c21      	lsrs	r1, r4, #16
  40ea3c:	fbb0 f8fe 	udiv	r8, r0, lr
  40ea40:	fb0e 0018 	mls	r0, lr, r8, r0
  40ea44:	fb0c f308 	mul.w	r3, ip, r8
  40ea48:	ea41 4700 	orr.w	r7, r1, r0, lsl #16
  40ea4c:	42bb      	cmp	r3, r7
  40ea4e:	d908      	bls.n	40ea62 <__divdi3+0x116>
  40ea50:	197f      	adds	r7, r7, r5
  40ea52:	f080 80b0 	bcs.w	40ebb6 <__divdi3+0x26a>
  40ea56:	42bb      	cmp	r3, r7
  40ea58:	f240 80ad 	bls.w	40ebb6 <__divdi3+0x26a>
  40ea5c:	f1a8 0802 	sub.w	r8, r8, #2
  40ea60:	442f      	add	r7, r5
  40ea62:	1aff      	subs	r7, r7, r3
  40ea64:	b2a4      	uxth	r4, r4
  40ea66:	fbb7 f3fe 	udiv	r3, r7, lr
  40ea6a:	fb0e 7713 	mls	r7, lr, r3, r7
  40ea6e:	fb0c fc03 	mul.w	ip, ip, r3
  40ea72:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40ea76:	45bc      	cmp	ip, r7
  40ea78:	d906      	bls.n	40ea88 <__divdi3+0x13c>
  40ea7a:	197f      	adds	r7, r7, r5
  40ea7c:	f080 8099 	bcs.w	40ebb2 <__divdi3+0x266>
  40ea80:	45bc      	cmp	ip, r7
  40ea82:	f240 8096 	bls.w	40ebb2 <__divdi3+0x266>
  40ea86:	3b02      	subs	r3, #2
  40ea88:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40ea8c:	e7ac      	b.n	40e9e8 <__divdi3+0x9c>
  40ea8e:	4252      	negs	r2, r2
  40ea90:	ea6f 0606 	mvn.w	r6, r6
  40ea94:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40ea98:	e761      	b.n	40e95e <__divdi3+0x12>
  40ea9a:	4240      	negs	r0, r0
  40ea9c:	f04f 36ff 	mov.w	r6, #4294967295
  40eaa0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40eaa4:	e758      	b.n	40e958 <__divdi3+0xc>
  40eaa6:	4095      	lsls	r5, r2
  40eaa8:	f1c2 0120 	rsb	r1, r2, #32
  40eaac:	fa07 f302 	lsl.w	r3, r7, r2
  40eab0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40eab4:	40cf      	lsrs	r7, r1
  40eab6:	fa24 f101 	lsr.w	r1, r4, r1
  40eaba:	4094      	lsls	r4, r2
  40eabc:	fa1f fc85 	uxth.w	ip, r5
  40eac0:	4319      	orrs	r1, r3
  40eac2:	fbb7 f2fe 	udiv	r2, r7, lr
  40eac6:	ea4f 4811 	mov.w	r8, r1, lsr #16
  40eaca:	fb0e 7712 	mls	r7, lr, r2, r7
  40eace:	fb0c f302 	mul.w	r3, ip, r2
  40ead2:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40ead6:	42bb      	cmp	r3, r7
  40ead8:	d905      	bls.n	40eae6 <__divdi3+0x19a>
  40eada:	197f      	adds	r7, r7, r5
  40eadc:	d271      	bcs.n	40ebc2 <__divdi3+0x276>
  40eade:	42bb      	cmp	r3, r7
  40eae0:	d96f      	bls.n	40ebc2 <__divdi3+0x276>
  40eae2:	3a02      	subs	r2, #2
  40eae4:	442f      	add	r7, r5
  40eae6:	1aff      	subs	r7, r7, r3
  40eae8:	b289      	uxth	r1, r1
  40eaea:	fbb7 f8fe 	udiv	r8, r7, lr
  40eaee:	fb0e 7718 	mls	r7, lr, r8, r7
  40eaf2:	fb0c f008 	mul.w	r0, ip, r8
  40eaf6:	ea41 4307 	orr.w	r3, r1, r7, lsl #16
  40eafa:	4298      	cmp	r0, r3
  40eafc:	d906      	bls.n	40eb0c <__divdi3+0x1c0>
  40eafe:	195b      	adds	r3, r3, r5
  40eb00:	d261      	bcs.n	40ebc6 <__divdi3+0x27a>
  40eb02:	4298      	cmp	r0, r3
  40eb04:	d95f      	bls.n	40ebc6 <__divdi3+0x27a>
  40eb06:	f1a8 0802 	sub.w	r8, r8, #2
  40eb0a:	442b      	add	r3, r5
  40eb0c:	1a18      	subs	r0, r3, r0
  40eb0e:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40eb12:	e792      	b.n	40ea3a <__divdi3+0xee>
  40eb14:	f1c2 0720 	rsb	r7, r2, #32
  40eb18:	fa03 fe02 	lsl.w	lr, r3, r2
  40eb1c:	fa08 f502 	lsl.w	r5, r8, r2
  40eb20:	4091      	lsls	r1, r2
  40eb22:	fa28 f307 	lsr.w	r3, r8, r7
  40eb26:	fa2c fc07 	lsr.w	ip, ip, r7
  40eb2a:	40f8      	lsrs	r0, r7
  40eb2c:	ea43 0e0e 	orr.w	lr, r3, lr
  40eb30:	4308      	orrs	r0, r1
  40eb32:	ea4f 481e 	mov.w	r8, lr, lsr #16
  40eb36:	0c07      	lsrs	r7, r0, #16
  40eb38:	fa1f fa8e 	uxth.w	sl, lr
  40eb3c:	fbbc f9f8 	udiv	r9, ip, r8
  40eb40:	fb08 cc19 	mls	ip, r8, r9, ip
  40eb44:	fb0a f109 	mul.w	r1, sl, r9
  40eb48:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
  40eb4c:	4561      	cmp	r1, ip
  40eb4e:	d907      	bls.n	40eb60 <__divdi3+0x214>
  40eb50:	eb1c 0c0e 	adds.w	ip, ip, lr
  40eb54:	d232      	bcs.n	40ebbc <__divdi3+0x270>
  40eb56:	4561      	cmp	r1, ip
  40eb58:	d930      	bls.n	40ebbc <__divdi3+0x270>
  40eb5a:	f1a9 0902 	sub.w	r9, r9, #2
  40eb5e:	44f4      	add	ip, lr
  40eb60:	ebc1 0c0c 	rsb	ip, r1, ip
  40eb64:	b280      	uxth	r0, r0
  40eb66:	fbbc f3f8 	udiv	r3, ip, r8
  40eb6a:	fb08 cc13 	mls	ip, r8, r3, ip
  40eb6e:	fb0a fa03 	mul.w	sl, sl, r3
  40eb72:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
  40eb76:	458a      	cmp	sl, r1
  40eb78:	d906      	bls.n	40eb88 <__divdi3+0x23c>
  40eb7a:	eb11 010e 	adds.w	r1, r1, lr
  40eb7e:	d225      	bcs.n	40ebcc <__divdi3+0x280>
  40eb80:	458a      	cmp	sl, r1
  40eb82:	d923      	bls.n	40ebcc <__divdi3+0x280>
  40eb84:	3b02      	subs	r3, #2
  40eb86:	4471      	add	r1, lr
  40eb88:	ea43 4309 	orr.w	r3, r3, r9, lsl #16
  40eb8c:	ebca 0101 	rsb	r1, sl, r1
  40eb90:	fba3 8905 	umull	r8, r9, r3, r5
  40eb94:	4549      	cmp	r1, r9
  40eb96:	d303      	bcc.n	40eba0 <__divdi3+0x254>
  40eb98:	d103      	bne.n	40eba2 <__divdi3+0x256>
  40eb9a:	4094      	lsls	r4, r2
  40eb9c:	4544      	cmp	r4, r8
  40eb9e:	d200      	bcs.n	40eba2 <__divdi3+0x256>
  40eba0:	3b01      	subs	r3, #1
  40eba2:	2200      	movs	r2, #0
  40eba4:	e720      	b.n	40e9e8 <__divdi3+0x9c>
  40eba6:	3b01      	subs	r3, #1
  40eba8:	e716      	b.n	40e9d8 <__divdi3+0x8c>
  40ebaa:	3901      	subs	r1, #1
  40ebac:	e701      	b.n	40e9b2 <__divdi3+0x66>
  40ebae:	2301      	movs	r3, #1
  40ebb0:	e71a      	b.n	40e9e8 <__divdi3+0x9c>
  40ebb2:	3b01      	subs	r3, #1
  40ebb4:	e768      	b.n	40ea88 <__divdi3+0x13c>
  40ebb6:	f108 38ff 	add.w	r8, r8, #4294967295
  40ebba:	e752      	b.n	40ea62 <__divdi3+0x116>
  40ebbc:	f109 39ff 	add.w	r9, r9, #4294967295
  40ebc0:	e7ce      	b.n	40eb60 <__divdi3+0x214>
  40ebc2:	3a01      	subs	r2, #1
  40ebc4:	e78f      	b.n	40eae6 <__divdi3+0x19a>
  40ebc6:	f108 38ff 	add.w	r8, r8, #4294967295
  40ebca:	e79f      	b.n	40eb0c <__divdi3+0x1c0>
  40ebcc:	3b01      	subs	r3, #1
  40ebce:	e7db      	b.n	40eb88 <__divdi3+0x23c>

0040ebd0 <__udivdi3>:
  40ebd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40ebd4:	2b00      	cmp	r3, #0
  40ebd6:	d140      	bne.n	40ec5a <__udivdi3+0x8a>
  40ebd8:	428a      	cmp	r2, r1
  40ebda:	4604      	mov	r4, r0
  40ebdc:	4615      	mov	r5, r2
  40ebde:	d94a      	bls.n	40ec76 <__udivdi3+0xa6>
  40ebe0:	fab2 f382 	clz	r3, r2
  40ebe4:	460f      	mov	r7, r1
  40ebe6:	b14b      	cbz	r3, 40ebfc <__udivdi3+0x2c>
  40ebe8:	f1c3 0620 	rsb	r6, r3, #32
  40ebec:	4099      	lsls	r1, r3
  40ebee:	fa00 f403 	lsl.w	r4, r0, r3
  40ebf2:	fa02 f503 	lsl.w	r5, r2, r3
  40ebf6:	40f0      	lsrs	r0, r6
  40ebf8:	ea40 0701 	orr.w	r7, r0, r1
  40ebfc:	0c29      	lsrs	r1, r5, #16
  40ebfe:	0c26      	lsrs	r6, r4, #16
  40ec00:	fa1f fe85 	uxth.w	lr, r5
  40ec04:	fbb7 f0f1 	udiv	r0, r7, r1
  40ec08:	fb01 7710 	mls	r7, r1, r0, r7
  40ec0c:	fb0e f200 	mul.w	r2, lr, r0
  40ec10:	ea46 4307 	orr.w	r3, r6, r7, lsl #16
  40ec14:	429a      	cmp	r2, r3
  40ec16:	d907      	bls.n	40ec28 <__udivdi3+0x58>
  40ec18:	195b      	adds	r3, r3, r5
  40ec1a:	f080 80ea 	bcs.w	40edf2 <__udivdi3+0x222>
  40ec1e:	429a      	cmp	r2, r3
  40ec20:	f240 80e7 	bls.w	40edf2 <__udivdi3+0x222>
  40ec24:	3802      	subs	r0, #2
  40ec26:	442b      	add	r3, r5
  40ec28:	1a9a      	subs	r2, r3, r2
  40ec2a:	b2a4      	uxth	r4, r4
  40ec2c:	fbb2 f3f1 	udiv	r3, r2, r1
  40ec30:	fb01 2213 	mls	r2, r1, r3, r2
  40ec34:	fb0e fe03 	mul.w	lr, lr, r3
  40ec38:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  40ec3c:	4596      	cmp	lr, r2
  40ec3e:	d906      	bls.n	40ec4e <__udivdi3+0x7e>
  40ec40:	1952      	adds	r2, r2, r5
  40ec42:	f080 80da 	bcs.w	40edfa <__udivdi3+0x22a>
  40ec46:	4596      	cmp	lr, r2
  40ec48:	f240 80d7 	bls.w	40edfa <__udivdi3+0x22a>
  40ec4c:	3b02      	subs	r3, #2
  40ec4e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40ec52:	2600      	movs	r6, #0
  40ec54:	4631      	mov	r1, r6
  40ec56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40ec5a:	428b      	cmp	r3, r1
  40ec5c:	d844      	bhi.n	40ece8 <__udivdi3+0x118>
  40ec5e:	fab3 f683 	clz	r6, r3
  40ec62:	2e00      	cmp	r6, #0
  40ec64:	d145      	bne.n	40ecf2 <__udivdi3+0x122>
  40ec66:	4282      	cmp	r2, r0
  40ec68:	f240 80bf 	bls.w	40edea <__udivdi3+0x21a>
  40ec6c:	428b      	cmp	r3, r1
  40ec6e:	f0c0 80bc 	bcc.w	40edea <__udivdi3+0x21a>
  40ec72:	4630      	mov	r0, r6
  40ec74:	e7ee      	b.n	40ec54 <__udivdi3+0x84>
  40ec76:	b912      	cbnz	r2, 40ec7e <__udivdi3+0xae>
  40ec78:	2501      	movs	r5, #1
  40ec7a:	fbb5 f5f2 	udiv	r5, r5, r2
  40ec7e:	fab5 f285 	clz	r2, r5
  40ec82:	2a00      	cmp	r2, #0
  40ec84:	d17b      	bne.n	40ed7e <__udivdi3+0x1ae>
  40ec86:	1b4a      	subs	r2, r1, r5
  40ec88:	0c2f      	lsrs	r7, r5, #16
  40ec8a:	fa1f fe85 	uxth.w	lr, r5
  40ec8e:	2601      	movs	r6, #1
  40ec90:	0c23      	lsrs	r3, r4, #16
  40ec92:	fbb2 f0f7 	udiv	r0, r2, r7
  40ec96:	fb07 2210 	mls	r2, r7, r0, r2
  40ec9a:	fb0e fc00 	mul.w	ip, lr, r0
  40ec9e:	ea43 4102 	orr.w	r1, r3, r2, lsl #16
  40eca2:	458c      	cmp	ip, r1
  40eca4:	d907      	bls.n	40ecb6 <__udivdi3+0xe6>
  40eca6:	1949      	adds	r1, r1, r5
  40eca8:	f080 80a1 	bcs.w	40edee <__udivdi3+0x21e>
  40ecac:	458c      	cmp	ip, r1
  40ecae:	f240 809e 	bls.w	40edee <__udivdi3+0x21e>
  40ecb2:	3802      	subs	r0, #2
  40ecb4:	4429      	add	r1, r5
  40ecb6:	ebcc 0101 	rsb	r1, ip, r1
  40ecba:	b2a4      	uxth	r4, r4
  40ecbc:	fbb1 f3f7 	udiv	r3, r1, r7
  40ecc0:	fb07 1113 	mls	r1, r7, r3, r1
  40ecc4:	fb0e fe03 	mul.w	lr, lr, r3
  40ecc8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  40eccc:	45a6      	cmp	lr, r4
  40ecce:	d906      	bls.n	40ecde <__udivdi3+0x10e>
  40ecd0:	1964      	adds	r4, r4, r5
  40ecd2:	f080 8090 	bcs.w	40edf6 <__udivdi3+0x226>
  40ecd6:	45a6      	cmp	lr, r4
  40ecd8:	f240 808d 	bls.w	40edf6 <__udivdi3+0x226>
  40ecdc:	3b02      	subs	r3, #2
  40ecde:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40ece2:	4631      	mov	r1, r6
  40ece4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40ece8:	2600      	movs	r6, #0
  40ecea:	4630      	mov	r0, r6
  40ecec:	4631      	mov	r1, r6
  40ecee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40ecf2:	f1c6 0520 	rsb	r5, r6, #32
  40ecf6:	40b3      	lsls	r3, r6
  40ecf8:	fa02 f706 	lsl.w	r7, r2, r6
  40ecfc:	fa01 f406 	lsl.w	r4, r1, r6
  40ed00:	40ea      	lsrs	r2, r5
  40ed02:	40e9      	lsrs	r1, r5
  40ed04:	fa20 f505 	lsr.w	r5, r0, r5
  40ed08:	431a      	orrs	r2, r3
  40ed0a:	4325      	orrs	r5, r4
  40ed0c:	ea4f 4c12 	mov.w	ip, r2, lsr #16
  40ed10:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40ed14:	b293      	uxth	r3, r2
  40ed16:	fbb1 f8fc 	udiv	r8, r1, ip
  40ed1a:	fb0c 1118 	mls	r1, ip, r8, r1
  40ed1e:	fb03 f408 	mul.w	r4, r3, r8
  40ed22:	ea4e 4101 	orr.w	r1, lr, r1, lsl #16
  40ed26:	428c      	cmp	r4, r1
  40ed28:	d906      	bls.n	40ed38 <__udivdi3+0x168>
  40ed2a:	1889      	adds	r1, r1, r2
  40ed2c:	d269      	bcs.n	40ee02 <__udivdi3+0x232>
  40ed2e:	428c      	cmp	r4, r1
  40ed30:	d967      	bls.n	40ee02 <__udivdi3+0x232>
  40ed32:	f1a8 0802 	sub.w	r8, r8, #2
  40ed36:	4411      	add	r1, r2
  40ed38:	1b09      	subs	r1, r1, r4
  40ed3a:	b2ad      	uxth	r5, r5
  40ed3c:	fbb1 f4fc 	udiv	r4, r1, ip
  40ed40:	fb0c 1114 	mls	r1, ip, r4, r1
  40ed44:	fb03 fe04 	mul.w	lr, r3, r4
  40ed48:	ea45 4301 	orr.w	r3, r5, r1, lsl #16
  40ed4c:	459e      	cmp	lr, r3
  40ed4e:	d905      	bls.n	40ed5c <__udivdi3+0x18c>
  40ed50:	189b      	adds	r3, r3, r2
  40ed52:	d254      	bcs.n	40edfe <__udivdi3+0x22e>
  40ed54:	459e      	cmp	lr, r3
  40ed56:	d952      	bls.n	40edfe <__udivdi3+0x22e>
  40ed58:	3c02      	subs	r4, #2
  40ed5a:	4413      	add	r3, r2
  40ed5c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  40ed60:	ebce 0303 	rsb	r3, lr, r3
  40ed64:	fba4 8907 	umull	r8, r9, r4, r7
  40ed68:	454b      	cmp	r3, r9
  40ed6a:	d303      	bcc.n	40ed74 <__udivdi3+0x1a4>
  40ed6c:	d151      	bne.n	40ee12 <__udivdi3+0x242>
  40ed6e:	40b0      	lsls	r0, r6
  40ed70:	4540      	cmp	r0, r8
  40ed72:	d24e      	bcs.n	40ee12 <__udivdi3+0x242>
  40ed74:	2600      	movs	r6, #0
  40ed76:	1e60      	subs	r0, r4, #1
  40ed78:	4631      	mov	r1, r6
  40ed7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40ed7e:	f1c2 0620 	rsb	r6, r2, #32
  40ed82:	4095      	lsls	r5, r2
  40ed84:	fa01 f302 	lsl.w	r3, r1, r2
  40ed88:	fa00 f402 	lsl.w	r4, r0, r2
  40ed8c:	0c2f      	lsrs	r7, r5, #16
  40ed8e:	40f1      	lsrs	r1, r6
  40ed90:	40f0      	lsrs	r0, r6
  40ed92:	fa1f fe85 	uxth.w	lr, r5
  40ed96:	fbb1 f6f7 	udiv	r6, r1, r7
  40ed9a:	4318      	orrs	r0, r3
  40ed9c:	fb07 1116 	mls	r1, r7, r6, r1
  40eda0:	fb0e f206 	mul.w	r2, lr, r6
  40eda4:	ea4f 4c10 	mov.w	ip, r0, lsr #16
  40eda8:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
  40edac:	429a      	cmp	r2, r3
  40edae:	d905      	bls.n	40edbc <__udivdi3+0x1ec>
  40edb0:	195b      	adds	r3, r3, r5
  40edb2:	d229      	bcs.n	40ee08 <__udivdi3+0x238>
  40edb4:	429a      	cmp	r2, r3
  40edb6:	d927      	bls.n	40ee08 <__udivdi3+0x238>
  40edb8:	3e02      	subs	r6, #2
  40edba:	442b      	add	r3, r5
  40edbc:	1a9b      	subs	r3, r3, r2
  40edbe:	b280      	uxth	r0, r0
  40edc0:	fbb3 fcf7 	udiv	ip, r3, r7
  40edc4:	fb07 331c 	mls	r3, r7, ip, r3
  40edc8:	fb0e f10c 	mul.w	r1, lr, ip
  40edcc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
  40edd0:	4299      	cmp	r1, r3
  40edd2:	d906      	bls.n	40ede2 <__udivdi3+0x212>
  40edd4:	195b      	adds	r3, r3, r5
  40edd6:	d219      	bcs.n	40ee0c <__udivdi3+0x23c>
  40edd8:	4299      	cmp	r1, r3
  40edda:	d917      	bls.n	40ee0c <__udivdi3+0x23c>
  40eddc:	f1ac 0c02 	sub.w	ip, ip, #2
  40ede0:	442b      	add	r3, r5
  40ede2:	1a5a      	subs	r2, r3, r1
  40ede4:	ea4c 4606 	orr.w	r6, ip, r6, lsl #16
  40ede8:	e752      	b.n	40ec90 <__udivdi3+0xc0>
  40edea:	2001      	movs	r0, #1
  40edec:	e732      	b.n	40ec54 <__udivdi3+0x84>
  40edee:	3801      	subs	r0, #1
  40edf0:	e761      	b.n	40ecb6 <__udivdi3+0xe6>
  40edf2:	3801      	subs	r0, #1
  40edf4:	e718      	b.n	40ec28 <__udivdi3+0x58>
  40edf6:	3b01      	subs	r3, #1
  40edf8:	e771      	b.n	40ecde <__udivdi3+0x10e>
  40edfa:	3b01      	subs	r3, #1
  40edfc:	e727      	b.n	40ec4e <__udivdi3+0x7e>
  40edfe:	3c01      	subs	r4, #1
  40ee00:	e7ac      	b.n	40ed5c <__udivdi3+0x18c>
  40ee02:	f108 38ff 	add.w	r8, r8, #4294967295
  40ee06:	e797      	b.n	40ed38 <__udivdi3+0x168>
  40ee08:	3e01      	subs	r6, #1
  40ee0a:	e7d7      	b.n	40edbc <__udivdi3+0x1ec>
  40ee0c:	f10c 3cff 	add.w	ip, ip, #4294967295
  40ee10:	e7e7      	b.n	40ede2 <__udivdi3+0x212>
  40ee12:	4620      	mov	r0, r4
  40ee14:	2600      	movs	r6, #0
  40ee16:	e71d      	b.n	40ec54 <__udivdi3+0x84>

0040ee18 <__func__.8182>:
  40ee18:	7371 6970 645f 7369 6261 656c 0000 0000     qspi_disable....
  40ee28:	2e2e 732f 6372 412f 4653 732f 6d61 642f     ../src/ASF/sam/d
  40ee38:	6972 6576 7372 712f 7073 2f69 7371 6970     rivers/qspi/qspi
  40ee48:	682e 0000 7371 6970 0000 0000 2e2e 732f     .h..qspi....../s
  40ee58:	6372 412f 4653 732f 6d61 642f 6972 6576     rc/ASF/sam/drive
  40ee68:	7372 712f 7073 2f69 7371 6970 632e 0000     rs/qspi/qspi.c..
  40ee78:	7562 6666 7265 722e 5f78 6164 6174 735f     buffer.rx_data_s
  40ee88:	7a69 0065 7562 6666 7265 742e 5f78 6164     ize.buffer.tx_da
  40ee98:	6174 735f 7a69 0065 2828 6572 6461 775f     ta_size.((read_w
  40eea8:	6972 6574 3e20 5120 5053 5f49 4d43 5f44     rite > QSPI_CMD_
  40eeb8:	4341 4543 5353 2029 2626 2820 6572 6461     ACCESS) && (read
  40eec8:	775f 6972 6574 3c20 203d 5351 4950 575f     _write <= QSPI_W
  40eed8:	4952 4554 415f 4343 5345 2953 2029 203f     RITE_ACCESS)) ? 
  40eee8:	7274 6575 203a 6166 736c 0065               true: false.

0040eef4 <__func__.8348>:
  40eef4:	7371 6970 725f 6165 0064 0000               qspi_read...

0040ef00 <__func__.8364>:
  40ef00:	7371 6970 775f 6972 6574 0000 4449 454c     qspi_write..IDLE
  40ef10:	0000 0000 2509 0963 7525 2509 0975 7525     .....%c.%u.%u.%u
  40ef20:	0a0d 0000 6d54 5172 0000 0000 6d54 2072     ....TmrQ....Tmr 
  40ef30:	7653 0063 5754 4849 2053 4552 492d 494e     Svc.TWIHS RE-INI
  40ef40:	4954 4c41 5a49 5441 4f49 204e 202d 5453     TIALIZATION - ST
  40ef50:	5241 4554 0a44 0000 5754 4849 2053 4552     ARTED...TWIHS RE
  40ef60:	492d 494e 4954 4c41 5a49 5441 4f49 204e     -INITIALIZATION 
  40ef70:	202d 4946 494e 4853 4445 000a 2580 0000     - FINISHED...%..
  40ef80:	00c0 0000 0800 0000 0019 0000 8040 0000     ............@...
  40ef90:	c5d9 c855 454d 4c4c 5441 4f52 394e 3030     ..U.MELLATRON900
  40efa0:	2030 4f42 544f 5320 5145 4555 434e 0a45     0 BOOT SEQUENCE.
  40efb0:	4155 5452 4320 4e4f 4f53 454c 5320 4154     UART CONSOLE STA
  40efc0:	5452 4445 4f20 204e 4155 5452 0a34 6142     RTED ON UART4.Ba
  40efd0:	6475 6152 6574 203a 3131 3235 3030 420a     udRate: 115200.B
  40efe0:	7469 3a73 3820 4e0a 206f 7473 706f 6220     its: 8.No stop b
  40eff0:	7469 2073 000a 0000 454c 2044 4e49 5449     its ....LED INIT
  40f000:	4149 494c 415a 4954 4e4f 2d20 5320 4154     IALIZATION - STA
  40f010:	5452 4445 000a 0000 454c 2044 4e49 5449     RTED....LED INIT
  40f020:	4149 494c 415a 4954 4e4f 2d20 4620 4e49     IALIZATION - FIN
  40f030:	5349 4548 0a44 0000 4157 4354 4448 474f     ISHED...WATCHDOG
  40f040:	4920 494e 4954 4c41 5a49 5441 4f49 204e      INITIALIZATION 
  40f050:	202d 5453 5241 4554 0a44 0000 4157 4354     - STARTED...WATC
  40f060:	4448 474f 4920 494e 4954 4c41 5a49 5441     HDOG INITIALIZAT
  40f070:	4f49 204e 202d 4946 494e 4853 4445 000a     ION - FINISHED..
  40f080:	4c47 424f 4c41 4920 5152 4920 494e 4954     GLOBAL IRQ INITI
  40f090:	4c41 5a49 5441 4f49 204e 202d 5453 5241     ALIZATION - STAR
  40f0a0:	4554 0a44 0000 0000 4c47 424f 4c41 4920     TED.....GLOBAL I
  40f0b0:	5152 4920 494e 4954 4c41 5a49 5441 4f49     RQ INITIALIZATIO
  40f0c0:	204e 202d 4946 494e 4853 4445 000a 0000     N - FINISHED....
  40f0d0:	4453 4152 204d 4e49 5449 4149 494c 415a     SDRAM INITIALIZA
  40f0e0:	4954 4e4f 2d20 5320 4154 5452 4445 000a     TION - STARTED..
  40f0f0:	4453 4152 204d 4f43 544e 4f52 4c4c 5245     SDRAM CONTROLLER
  40f100:	5320 4154 5452 4445 000a 0000 4453 4152      STARTED....SDRA
  40f110:	204d 4e49 5449 4149 494c 415a 4954 4e4f     M INITIALIZATION
  40f120:	2d20 4620 4e49 5349 4548 0a44 0000 0000      - FINISHED.....
  40f130:	5754 4849 2053 4e49 5449 4149 494c 415a     TWIHS INITIALIZA
  40f140:	4954 4e4f 2d20 5320 4154 5452 4445 000a     TION - STARTED..
  40f150:	5754 4849 2053 4e49 5449 4149 494c 415a     TWIHS INITIALIZA
  40f160:	4954 4e4f 2d20 4620 4e49 5349 4548 0a44     TION - FINISHED.
  40f170:	0000 0000 4553 5652 204f 5244 5649 5245     ....SERVO DRIVER
  40f180:	4920 494e 4954 4c41 5a49 5441 4f49 204e      INITIALIZATION 
  40f190:	202d 5453 5241 4554 0a44 0000 4553 5652     - STARTED...SERV
  40f1a0:	204f 5244 5649 5245 4920 494e 4954 4c41     O DRIVER INITIAL
  40f1b0:	5a49 5441 4f49 204e 202d 4946 494e 4853     IZATION - FINISH
  40f1c0:	4445 000a 4143 454d 4152 4920 494e 4954     ED..CAMERA INITI
  40f1d0:	4c41 5a49 5441 4f49 204e 202d 5453 5241     ALIZATION - STAR
  40f1e0:	4554 0a44 0000 0000 4143 454d 4152 4920     TED.....CAMERA I
  40f1f0:	494e 4954 4c41 5a49 5441 4f49 204e 202d     NITIALIZATION - 
  40f200:	4946 494e 4853 4445 000a 0000 5351 4950     FINISHED....QSPI
  40f210:	4920 494e 4954 4c41 5a49 5441 4f49 204e      INITIALIZATION 
  40f220:	202d 5453 5241 4554 0a44 0000 5351 4950     - STARTED...QSPI
  40f230:	4920 494e 4954 4c41 5a49 5441 4f49 204e      INITIALIZATION 
  40f240:	202d 4946 494e 4853 4445 000a 5744 314d     - FINISHED..DWM1
  40f250:	3030 2030 4e49 5449 4149 494c 415a 4954     000 INITIALIZATI
  40f260:	4e4f 2d20 5320 4154 5452 4445 000a 0000     ON - STARTED....
  40f270:	5744 314d 3030 2030 4e49 5449 4149 494c     DWM1000 INITIALI
  40f280:	415a 4954 4e4f 2d20 4620 4e49 5349 4548     ZATION - FINISHE
  40f290:	0a44 0000 4441 2043 4e49 5449 4149 494c     D...ADC INITIALI
  40f2a0:	415a 4954 4e4f 2d20 5320 4154 5452 4445     ZATION - STARTED
  40f2b0:	000a 0000 4441 2043 4e49 5449 4149 494c     ....ADC INITIALI
  40f2c0:	415a 4954 4e4f 2d20 4620 4e49 5349 4548     ZATION - FINISHE
  40f2d0:	0a44 0000 5753 5449 4843 4920 494e 4954     D...SWITCH INITI
  40f2e0:	4c41 5a49 5441 4f49 204e 202d 5453 5241     ALIZATION - STAR
  40f2f0:	4554 0a44 0000 0000 5753 5449 4843 4920     TED.....SWITCH I
  40f300:	494e 4954 4c41 5a49 5441 4f49 204e 202d     NITIALIZATION - 
  40f310:	4946 494e 4853 4445 000a 0000 4550 4952     FINISHED....PERI
  40f320:	4546 4152 204c 5249 2051 4e49 5449 4149     FERAL IRQ INITIA
  40f330:	494c 415a 4954 4e4f 2d20 5320 4154 5452     LIZATION - START
  40f340:	4445 000a 4550 4952 4546 4152 204c 5249     ED..PERIFERAL IR
  40f350:	2051 4e49 5449 4149 494c 415a 4954 4e4f     Q INITIALIZATION
  40f360:	2d20 4620 4e49 5349 4548 0a44 0000 0000      - FINISHED.....
  40f370:	7845 7469 6e69 2067 6977 6874 7320 6174     Exiting with sta
  40f380:	7574 2073 6425 0a2e 0000 0000 454d 204d     tus %d......MEM 
  40f390:	5245 4f52 2052 5441 3020 2578 2078 203a     ERROR AT 0x%x : 
  40f3a0:	5845 3a50 7830 7825 2c20 5220 5643 203a     EXP:0x%x , RCV: 
  40f3b0:	7830 7825 0a20 0000 4453 4152 204d 5546     0x%x ...SDRAM FU
  40f3c0:	4c4c 4320 4548 4b43 4320 4d4f 4c50 5445     LL CHECK COMPLET
  40f3d0:	0045 0000 3249 2043 5245 2152 000a 0000     E...I2C ERR!....
  40f3e0:	7825 202c 0000 0000 4553 5652 204f 5244     %x, ....SERVO DR
  40f3f0:	5649 5245 5320 5445 5055 4320 4d4f 4c50     IVER SETUP COMPL
  40f400:	4145 4554 000a 0000 4d49 3a47 0000 0000     EATE....IMG:....
  40f410:	453a 444e 4d49 0a47 0000 0000 454c 2544     :ENDIMG.....LED%
  40f420:	2064 4553 2054 4f54 2520 0a64 0000 0000     d SET TO %d.....
  40f430:	4553 5652 204f 454c 3a47 6425 532c 5245     SERVO LEG:%d,SER
  40f440:	4f56 253a 2064 4f4d 4556 2044 4f54 2520     VO:%d MOVED TO %
  40f450:	0a64 0000 6142 7474 7265 2079 6f56 746c     d...Battery Volt
  40f460:	6761 3a65 6625 000a 6554 7473 6544 4976     age:%f..TestDevI
  40f470:	3a44 3020 2578 0a78 0000 0000 7953 5373     D: 0x%x.....SysS
  40f480:	6174 7574 3a73 3020 2578 0a78 0000 0000     tatus: 0x%x.....
  40f490:	4449 5720 4952 5454 4e45 520a 4145 2044     ID WRITTEN.READ 
  40f4a0:	4142 4b43 203a 7830 7825 000a 4154 4b53     BACK: 0x%x..TASK
  40f4b0:	2031 4e49 5449 4149 494c 415a 4954 4e4f     1 INITIALIZATION
  40f4c0:	2d20 5320 4154 5452 4445 000a 4154 4b53      - STARTED..TASK
  40f4d0:	2031 4e49 5449 4149 494c 415a 4954 4e4f     1 INITIALIZATION
  40f4e0:	2d20 4620 4e49 5349 4548 2044 207c 4e45      - FINISHED | EN
  40f4f0:	4554 4952 474e 4920 464e 4e49 5449 2045     TERING INFINITE 
  40f500:	4f4c 504f 000a 0000 454c 2047 4f43 544e     LOOP....LEG CONT
  40f510:	4f52 204c 4154 4b53 4920 494e 4954 4c41     ROL TASK INITIAL
  40f520:	5a49 5441 4f49 204e 202d 5453 5241 4554     IZATION - STARTE
  40f530:	0a44 0000 454c 2047 4f43 544e 4f52 204c     D...LEG CONTROL 
  40f540:	4154 4b53 4920 494e 4954 4c41 5a49 5441     TASK INITIALIZAT
  40f550:	4f49 204e 202d 4946 494e 4853 4445 7c20     ION - FINISHED |
  40f560:	4520 544e 5245 4e49 2047 4e49 4946 494e      ENTERING INFINI
  40f570:	4554 4c20 4f4f 0a50 0000 0000 4c43 2049     TE LOOP.....CLI 
  40f580:	4154 4b53 4920 494e 4954 4c41 5a49 5441     TASK INITIALIZAT
  40f590:	4f49 204e 202d 5453 5241 4554 0a44 0000     ION - STARTED...
  40f5a0:	4c43 2049 4154 4b53 4920 494e 4954 4c41     CLI TASK INITIAL
  40f5b0:	5a49 5441 4f49 204e 202d 4946 494e 4853     IZATION - FINISH
  40f5c0:	4445 7c20 4520 544e 5245 4e49 2047 4e49     ED | ENTERING IN
  40f5d0:	4946 494e 4554 4c20 4f4f 0a50 0000 0000     FINITE LOOP.....
  40f5e0:	4f43 4d4d 4e41 2044 494c 454e 5320 4154     COMMAND LINE STA
  40f5f0:	5452 4445 000a 0000 5946 5f50 6548 6178     RTED....FYP_Hexa
  40f600:	6f62 5f74 5441 4153 534d 3037 4d5f 4c45     bot_ATSAMS70_MEL
  40f610:	414c 5254 4e4f 3039 3030 003e 0020 0000     LATRON9000>. ...
  40f620:	656c 0064 616d 756e 7673 006f 6162 7674     led.manusvo.batv
  40f630:	6c6f 0a74 0000 0000 7564 706d 6d69 0067     olt.....dumpimg.
  40f640:	6177 6b6c 0000 0000 6177 6b6c 7963 6974     walk....walkcyti
  40f650:	656d 0000 6576 6272 736f 0065 5744 2d4d     me..verbose.DWM-
  40f660:	6574 7473 000a 0000 5744 2d4d 6573 646e     test....DWM-send
  40f670:	0000 0000 5744 2d4d 726f 654c 0a64 0000     ....DWM-orLed...
  40f680:	5744 2d4d 5752 6574 7473 0000 6163 646d     DWM-RWtest..camd
  40f690:	7374 0068 656d 746d 7365 0a74 0000 0000     tsh.memtest.....
  40f6a0:	5744 2d4d 6c63 5372 6174 7574 0a73 0000     DWM-clrStatus...
  40f6b0:	6167 7469 7554 6e72 0000 0000 6167 7469     gaitTurn....gait
  40f6c0:	6944 0072 6167 7469 7453 6e61 6563 0000     Dir.gaitStance..
  40f6d0:	6167 7469 6748 0074 6167 7469 7550 0070     gaitHgt.gaitPup.
  40f6e0:	6167 7469 7453 6972 6564 0000 7673 696f     gaitStride..svoi
  40f6f0:	686e 6269 0000 0000 4143 454d 4152 5020     nhib....CAMERA P
  40f700:	4f52 4543 5353 4e49 2047 4154 4b53 4920     ROCESSING TASK I
  40f710:	494e 4954 4c41 5a49 5441 4f49 204e 202d     NITIALIZATION - 
  40f720:	5453 5241 4554 0a44 0000 0000 4143 454d     STARTED.....CAME
  40f730:	4152 5020 4f52 4543 5353 4e49 2047 4154     RA PROCESSING TA
  40f740:	4b53 4920 494e 4954 4c41 5a49 5441 4f49     SK INITIALIZATIO
  40f750:	204e 202d 4946 494e 4853 4445 000a 0000     N - FINISHED....
  40f760:	6863 6e61 6567 2064 6970 3a78 2520 0a64     changed pix: %d.
  40f770:	6162 646e 6977 6874 203a 6625 0a25 0000     bandwith: %f%...
  40f780:	4f42 5241 2044 4e49 5449 4149 494c 415a     BOARD INITIALIZA
  40f790:	4954 4e4f 2d20 4620 4e49 5349 4548 0a44     TION - FINISHED.
  40f7a0:	0000 0000 5452 534f 5420 5341 204b 4e49     ....RTOS TASK IN
  40f7b0:	5449 4149 494c 415a 4954 4e4f 2d20 5320     ITIALIZATION - S
  40f7c0:	4154 5452 4445 000a 4154 4b53 0031 0000     TARTED..TASK1...
  40f7d0:	454c 4347 5254 544c 5341 004b 4d49 5447     LEGCTRLTASK.IMGT
  40f7e0:	5341 004b 4c43 5449 5341 004b 5452 534f     ASK.CLITASK.RTOS
  40f7f0:	5420 5341 204b 4e49 5449 4149 494c 415a      TASK INITIALIZA
  40f800:	4954 4e4f 2d20 4620 4e49 5349 4548 0a44     TION - FINISHED.
  40f810:	0000 0000 5453 5241 4954 474e 5220 4f54     ....STARTING RTO
  40f820:	0a53 0000 5452 534f 4820 5341 5220 5445     S...RTOS HAS RET
  40f830:	5255 454e 2e44 5420 4948 2053 4853 554f     URNED. THIS SHOU
  40f840:	444c 4520 4556 2052 4148 5050 4e45 202e     LD EVER HAPPEN. 
  40f850:	5845 5254 4d45 2045 5245 4f52 0a52 0000     EXTREME ERROR...
  40f860:	6361 736f 0000 0000 7361 6e69 0000 0000     acos....asin....
  40f870:	7173 7472 0000 0000                         sqrt....

0040f878 <npio2_hw>:
  40f878:	21fb 3ff9 21fb 4009 d97c 4012 21fb 4019     .!.?.!.@|..@.!.@
  40f888:	6a7a 401f d97c 4022 fdbb 4025 21fb 4029     zj.@|."@..%@.!)@
  40f898:	463a 402c 6a7a 402f 475c 4031 d97c 4032     :F,@zj/@\G1@|.2@
  40f8a8:	6b9c 4034 fdbb 4035 8fdb 4037 21fb 4039     .k4@..5@..7@.!9@
  40f8b8:	b41b 403a 463a 403c d85a 403d 6a7a 403f     ..:@:F<@Z.=@zj?@
  40f8c8:	7e4c 4040 475c 4041 106c 4042 d97c 4042     L~@@\GA@l.B@|.B@
  40f8d8:	a28c 4043 6b9c 4044 34ac 4045 fdbb 4045     ..C@.kD@.4E@..E@
  40f8e8:	c6cb 4046 8fdb 4047 58eb 4048 21fb 4049     ..F@..G@.XH@.!I@

0040f8f8 <two_over_pi>:
  40f8f8:	f983 00a2 4e44 006e 29fc 0015 57d1 0027     ....DNn..)...W'.
  40f908:	34dd 00f5 db62 00c0 993c 0095 9041 0043     .4..b...<...A.C.
  40f918:	5163 00fe debb 00ab 61b7 00c5 6e3a 0024     cQ.......a..:n$.
  40f928:	4dd2 0042 0649 00e0 ea09 002e 921c 00d1     .MB.I...........
  40f938:	1deb 00fe b129 001c 3ee8 00a7 35f5 0082     ....)....>...5..
  40f948:	bb44 002e e99c 0084 26b4 0070 7e41 005f     D........&p.A~_.
  40f958:	91d6 0039 8353 0039 f49c 0039 5f8b 0084     ..9.S.9...9.._..
  40f968:	f928 00bd 1ff8 003b ffde 0097 980f 0005     (.....;.........
  40f978:	2f11 00ef 5a0a 008b 1f6d 006d 7ecf 0036     ./...Z..m.m..~6.
  40f988:	cb09 0027 4f46 00b7 669e 003f ea2d 005f     ..'.FO...f?.-._.
  40f998:	27ba 0075 ebe5 00c7 7b3d 00f1 39f7 0007     .'u.....={...9..
  40f9a8:	5292 008a 6bfb 00ea b11f 005f 5d08 008d     .R...k...._..]..
  40f9b8:	0330 0056 fc7b 0046 abf0 006b bc20 00cf     0.V.{.F...k. ...
  40f9c8:	f436 009a a9e3 001d 615e 0091 1b08 00e6     6.......^a......
  40f9d8:	9985 0065 14a0 005f 408d 0068 d880 00ff     ..e..._..@h.....
  40f9e8:	7327 004d 0606 0031 56ca 0015 a8c9 0073     'sM...1..V....s.
  40f9f8:	e27b 0060 8c6b 00c0                         {.`.k...

0040fa00 <init_jk>:
  40fa00:	0002 0000 0003 0000 0004 0000 0006 0000     ................

0040fa10 <PIo2>:
  40fa10:	0000 4000 21fb 3ff9 0000 0000 442d 3e74     ...@.!.?....-Dt>
  40fa20:	0000 8000 4698 3cf8 0000 6000 cc51 3b78     .....F.<...`Q.x;
  40fa30:	0000 8000 1b83 39f0 0000 4000 2520 387a     .......9...@ %z8
  40fa40:	0000 8000 8222 36e3 0000 0000 f31d 3569     ...."..6......i5

0040fa50 <atanlo>:
  40fa50:	65e2 222f 2b7f 3c7a 5c07 3314 a626 3c81     .e/".+z<.\.3&..<
  40fa60:	cbbd 7af0 0788 3c70 5c07 3314 a626 3c91     ...z..p<.\.3&..<

0040fa70 <atanhi>:
  40fa70:	bb4f 0561 ac67 3fdd 2d18 5444 21fb 3fe9     O.a.g..?.-DT.!.?
  40fa80:	f69b d281 730b 3fef 2d18 5444 21fb 3ff9     .....s.?.-DT.!.?
  40fa90:	202c 7566 636e 6974 6e6f 203a 0000 0000     , function: ....
  40faa0:	7361 6573 7472 6f69 206e 2522 2273 6620     assertion "%s" f
  40fab0:	6961 656c 3a64 6620 6c69 2065 2522 2273     ailed: file "%s"
  40fac0:	202c 696c 656e 2520 2564 2573 0a73 0000     , line %d%s%s...
  40fad0:	0043 0000                                   C...

0040fad4 <_global_impure_ptr>:
  40fad4:	0020 2040                                    .@ 

0040fad8 <zeroes.6911>:
  40fad8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0040fae8 <blanks.6910>:
  40fae8:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40faf8:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  40fb08:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  40fb18:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  40fb28:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  40fb38:	0030 0000                                   0...

0040fb3c <zeroes.6869>:
  40fb3c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0040fb4c <blanks.6868>:
  40fb4c:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040fb5c <_ctype_>:
  40fb5c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40fb6c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40fb7c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40fb8c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40fb9c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40fbac:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40fbbc:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40fbcc:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40fbdc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
  40fc60:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40fc70:	4f50 4953 0058 0000 002e 0000 0000 0000     POSIX...........

0040fc80 <__mprec_tens>:
  40fc80:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  40fc90:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  40fca0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  40fcb0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  40fcc0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  40fcd0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  40fce0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  40fcf0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  40fd00:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  40fd10:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  40fd20:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  40fd30:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  40fd40:	9db4 79d9 7843 44ea                         ...yCx.D

0040fd48 <p05.5302>:
  40fd48:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

0040fd58 <__mprec_bigtens>:
  40fd58:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  40fd68:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  40fd78:	bf3c 7f73 4fdd 7515                         <.s..O.u

0040fd80 <_init>:
  40fd80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40fd82:	bf00      	nop
  40fd84:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40fd86:	bc08      	pop	{r3}
  40fd88:	469e      	mov	lr, r3
  40fd8a:	4770      	bx	lr

0040fd8c <__init_array_start>:
  40fd8c:	0040bd01 	.word	0x0040bd01

0040fd90 <__frame_dummy_init_array_entry>:
  40fd90:	00400165                                e.@.

0040fd94 <_fini>:
  40fd94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40fd96:	bf00      	nop
  40fd98:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40fd9a:	bc08      	pop	{r3}
  40fd9c:	469e      	mov	lr, r3
  40fd9e:	4770      	bx	lr

0040fda0 <__fini_array_start>:
  40fda0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <uxCriticalNesting>:
2040000c:	aaaa aaaa                                   ....

20400010 <g_interrupt_enabled>:
20400010:	0001 0000                                   ....

20400014 <SystemCoreClock>:
20400014:	0900 003d                                   ..=.

20400018 <cam_dif_tsh>:
20400018:	0019 0000                                   ....

2040001c <__fdlib_version>:
2040001c:	0001 0000                                   ....

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
20400054:	fad0 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <_impure_ptr>:
20400448:	0020 2040                                    .@ 

2040044c <__malloc_av_>:
	...
20400454:	044c 2040 044c 2040 0454 2040 0454 2040     L.@ L.@ T.@ T.@ 
20400464:	045c 2040 045c 2040 0464 2040 0464 2040     \.@ \.@ d.@ d.@ 
20400474:	046c 2040 046c 2040 0474 2040 0474 2040     l.@ l.@ t.@ t.@ 
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 

20400854 <__malloc_trim_threshold>:
20400854:	0000 0002                                   ....

20400858 <__malloc_sbrk_base>:
20400858:	ffff ffff                                   ....

2040085c <__ctype_ptr__>:
2040085c:	fb5c 0040                                   \.@.

20400860 <lconv>:
20400860:	fc78 0040 f388 0040 f388 0040 f388 0040     x.@...@...@...@.
20400870:	f388 0040 f388 0040 f388 0040 f388 0040     ..@...@...@...@.
20400880:	f388 0040 f388 0040 ffff ffff ffff ffff     ..@...@.........
20400890:	ffff ffff ffff 0000                         ........

20400898 <lc_ctype_charset>:
20400898:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

204008b8 <__mb_cur_max>:
204008b8:	0001 0000                                   ....

204008bc <__wctomb>:
204008bc:	e62d 0040                                   -.@.
