Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 23 22:51:44 2023
| Host         : om1792-01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Tod_design_nov20_control_sets_placed.rpt
| Design       : Tod_design_nov20
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              96 |           24 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+----------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------------+----------------------------+------------------+----------------+
|  clkout        |                      |                            |                2 |              2 |
|  clk_IBUF_BUFG |                      |                            |                3 |              3 |
|  clkout        | switch_top_IBUF      |                            |                1 |              4 |
|  clkout        | C0/P/sigint_reg_0[0] |                            |                2 |              4 |
|  clkout        | C0/P/E[0]            |                            |                2 |              8 |
|  uut2/C/CLK    |                      |                            |                5 |             13 |
|  C0/keypress   |                      |                            |                7 |             28 |
|  clkout        | switch_top_IBUF      | C0/timer                   |                8 |             32 |
|  clk_IBUF_BUFG |                      | uut2/C/count[0]_i_1__0_n_0 |                8 |             32 |
|  clk_IBUF_BUFG |                      | C0/C/clear                 |                8 |             32 |
|  clk_IBUF_BUFG |                      | C0/P/count0_carry__2_n_0   |                8 |             32 |
+----------------+----------------------+----------------------------+------------------+----------------+


