Analysis & Synthesis report for RGB_Ex
Sat Dec 18 13:46:28 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 17. Source assignments for Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 18. Parameter Settings for User Entity Instance: RGB_Data_tram:u_RGB_Data_tram
 19. Parameter Settings for User Entity Instance: RGB_Data_tram:u_RGB_Data_tram|TimePlues:u_TimePlues
 20. Parameter Settings for User Entity Instance: Divider_Clock:u_Divider_Clock
 21. Parameter Settings for User Entity Instance: Pll_40MHz:u_Pll_40MHz|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: Dual_Config:u_Dual_Config|altera_dual_boot:dual_config
 23. Parameter Settings for User Entity Instance: Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller
 24. Parameter Settings for User Entity Instance: Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Parameter Settings for User Entity Instance: Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. altpll Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 28. Port Connectivity Checks: "Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller"
 29. Port Connectivity Checks: "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config"
 30. Port Connectivity Checks: "Dual_Config:u_Dual_Config"
 31. Port Connectivity Checks: "Divider_Clock:u_Divider_Clock"
 32. Port Connectivity Checks: "RGB_Data_tram:u_RGB_Data_tram|TimePlues:u_TimePlues"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 18 13:46:28 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; RGB_Ex                                      ;
; Top-level Entity Name              ; RGB_Ex_Top                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 235                                         ;
;     Total combinational functions  ; 227                                         ;
;     Dedicated logic registers      ; 139                                         ;
; Total registers                    ; 139                                         ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; RGB_Ex_Top         ; RGB_Ex             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                          ; Library     ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; ../RTL/TimePlues.v                                                                                    ; yes             ; User Verilog HDL File                  ; E:/Project/Quartus/T-core/project/RGB_Ex/RTL/TimePlues.v                                              ;             ;
; ../RTL/RGB_Ex_Top.v                                                                                   ; yes             ; User Verilog HDL File                  ; E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v                                             ;             ;
; ../RTL/RGB_Data_tram.v                                                                                ; yes             ; User Verilog HDL File                  ; E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v                                          ;             ;
; ../RTL/Divider_Clock.v                                                                                ; yes             ; User Verilog HDL File                  ; E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v                                          ;             ;
; ../IP/Pll_40MHz.v                                                                                     ; yes             ; User Wizard-Generated File             ; E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_40MHz.v                                               ;             ;
; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/dual_config.v                          ; yes             ; Auto-Found Verilog HDL File            ; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/dual_config.v                          ; Dual_Config ;
; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/altera_dual_boot.v          ; yes             ; Auto-Found Verilog HDL File            ; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/altera_dual_boot.v          ; Dual_Config ;
; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/altera_reset_controller.v   ; yes             ; Auto-Found Verilog HDL File            ; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/altera_reset_controller.v   ; Dual_Config ;
; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/altera_reset_synchronizer.v ; yes             ; Auto-Found Verilog HDL File            ; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/altera_reset_synchronizer.v ; Dual_Config ;
; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/rtl/alt_dual_boot.v         ; yes             ; Encrypted Auto-Found Verilog HDL File  ; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/rtl/alt_dual_boot.v         ; Dual_Config ;
; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v    ; yes             ; Encrypted Auto-Found Verilog HDL File  ; e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v    ; Dual_Config ;
; altpll.tdf                                                                                            ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                             ;             ;
; aglobal201.inc                                                                                        ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                         ;             ;
; stratix_pll.inc                                                                                       ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                        ;             ;
; stratixii_pll.inc                                                                                     ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                      ;             ;
; cycloneii_pll.inc                                                                                     ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;             ;
; db/pll_40mhz_altpll.v                                                                                 ; yes             ; Auto-Generated Megafunction            ; E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/pll_40mhz_altpll.v                                    ;             ;
; lpm_shiftreg.tdf                                                                                      ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                       ;             ;
; lpm_constant.inc                                                                                      ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                       ;             ;
; dffeea.inc                                                                                            ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                             ;             ;
; lpm_counter.tdf                                                                                       ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                        ;             ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;             ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;             ;
; cmpconst.inc                                                                                          ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                           ;             ;
; lpm_compare.inc                                                                                       ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                        ;             ;
; lpm_counter.inc                                                                                       ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                        ;             ;
; alt_counter_stratix.inc                                                                               ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                ;             ;
; db/cntr_d7i.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/cntr_d7i.tdf                                          ;             ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 235                 ;
;                                             ;                     ;
; Total combinational functions               ; 227                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 57                  ;
;     -- 3 input functions                    ; 37                  ;
;     -- <=2 input functions                  ; 133                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 167                 ;
;     -- arithmetic mode                      ; 60                  ;
;                                             ;                     ;
; Total registers                             ; 139                 ;
;     -- Dedicated logic registers            ; 139                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 16                  ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 131                 ;
; Total fan-out                               ; 1129                ;
; Average fan-out                             ; 2.82                ;
+---------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                       ; Entity Name               ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |RGB_Ex_Top                                           ; 227 (71)            ; 139 (67)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 16   ; 0            ; 0          ; |RGB_Ex_Top                                                                                                                               ; RGB_Ex_Top                ; work         ;
;    |Divider_Clock:u_Divider_Clock|                    ; 79 (79)             ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|Divider_Clock:u_Divider_Clock                                                                                                 ; Divider_Clock             ; work         ;
;    |Dual_Config:u_Dual_Config|                        ; 21 (0)              ; 13 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|Dual_Config:u_Dual_Config                                                                                                     ; Dual_Config               ; Dual_Config  ;
;       |altera_dual_boot:dual_config|                  ; 21 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config                                                                        ; altera_dual_boot          ; Dual_Config  ;
;          |alt_dual_boot_avmm:alt_dual_boot_avmm_comp| ; 21 (1)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                             ; alt_dual_boot_avmm        ; Dual_Config  ;
;             |alt_dual_boot:alt_dual_boot|             ; 20 (20)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot ; alt_dual_boot             ; Dual_Config  ;
;       |altera_reset_controller:rst_controller|        ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller                                                              ; altera_reset_controller   ; Dual_Config  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                   ; altera_reset_synchronizer ; Dual_Config  ;
;    |Pll_40MHz:u_Pll_40MHz|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|Pll_40MHz:u_Pll_40MHz                                                                                                         ; Pll_40MHz                 ; work         ;
;       |altpll:altpll_component|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|Pll_40MHz:u_Pll_40MHz|altpll:altpll_component                                                                                 ; altpll                    ; work         ;
;          |Pll_40MHz_altpll:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|Pll_40MHz:u_Pll_40MHz|altpll:altpll_component|Pll_40MHz_altpll:auto_generated                                                 ; Pll_40MHz_altpll          ; work         ;
;    |RGB_Data_tram:u_RGB_Data_tram|                    ; 56 (32)             ; 19 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram                                                                                                 ; RGB_Data_tram             ; work         ;
;       |TimePlues:u_TimePlues|                         ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram|TimePlues:u_TimePlues                                                                           ; TimePlues                 ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                           ; IP Include File                                               ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; N/A    ; Qsys                    ; 20.1    ; N/A          ; N/A          ; |RGB_Ex_Top|Dual_Config:u_Dual_Config                                                                                                     ; E:/Project/Quartus/T-core/project/RGB_Ex/DEV/Dual_Config.qsys ;
; Altera ; altera_dual_boot        ; 20.1    ; N/A          ; N/A          ; |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config                                                                        ; E:/Project/Quartus/T-core/project/RGB_Ex/DEV/Dual_Config.qsys ;
; Altera ; 6AF7_2013               ; N/A     ; N/A          ; Licensed     ; |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                             ;                                                               ;
; Altera ; 6AF7_2013               ; N/A     ; N/A          ; Licensed     ; |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot ;                                                               ;
; Altera ; altera_reset_controller ; 20.1    ; N/A          ; N/A          ; |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller                                                              ; E:/Project/Quartus/T-core/project/RGB_Ex/DEV/Dual_Config.qsys ;
; Altera ; ALTPLL                  ; 20.1    ; N/A          ; N/A          ; |RGB_Ex_Top|Pll_40MHz:u_Pll_40MHz                                                                                                         ; ../IP/Pll_40MHz.v                                             ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+
; Name                             ; current_state.STATE_CLR_BUSY ; current_state.STATE_CLR_END ; current_state.STATE_CLR_WR_INREG ; current_state.STATE_CLR_RD_INREG ; current_state.STATE_CLR_RD_APP2 ; current_state.STATE_CLR_RD_APP1 ; current_state.STATE_CLR_RD_WD ; current_state.STATE_CLR ; current_state.STATE_WRITE_UPDATE ; current_state.STATE_WRITE ; current_state.STATE_WRITE_SETUP ; current_state.STATE_READ_UPDATE ; current_state.STATE_READ_EXTRA ; current_state.STATE_READ ; current_state.STATE_READ_CAPTURE ; current_state.STATE_READ_DUMMY ; current_state.STATE_READ_WRITE ; current_state.STATE_READ_SETUP ; current_state.STATE_SAME ; current_state.STATE_INIT ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+
; current_state.STATE_INIT         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 0                        ;
; current_state.STATE_SAME         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 1                        ; 1                        ;
; current_state.STATE_READ_SETUP   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 1                              ; 0                        ; 1                        ;
; current_state.STATE_READ_WRITE   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 1                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_DUMMY   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 1                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_CAPTURE ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 1                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 1                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_EXTRA   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 1                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_UPDATE  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 1                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE_SETUP  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 1                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE        ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 1                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE_UPDATE ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 1                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR          ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 1                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_WD    ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 1                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_APP1  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 1                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_APP2  ; 0                            ; 0                           ; 0                                ; 0                                ; 1                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_INREG ; 0                            ; 0                           ; 0                                ; 1                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_WR_INREG ; 0                            ; 0                           ; 1                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_END      ; 0                            ; 1                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_BUSY     ; 1                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                           ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RGB_Data_1[0..15]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; RGB_Data_2[0..15]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; RGB_Data_3[0..15]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_reg                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_overwrite_reg                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[0..37]                                             ; Merged with Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]             ;
; RGB_Data_1[17..23]                                                                                                                                                                              ; Merged with RGB_Data_1[16]                                                                                                                                               ;
; RGB_Data_2[16..23]                                                                                                                                                                              ; Merged with RGB_Data_1[16]                                                                                                                                               ;
; RGB_Data_3[16..23]                                                                                                                                                                              ; Merged with RGB_Data_1[16]                                                                                                                                               ;
; buff_RGB_Data[0]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0..4]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; buff_RGB_Data[1..15]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[39]                                                ; Merged with Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]             ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~5                                                   ; Lost fanout                                                                                                                                                              ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~6                                                   ; Lost fanout                                                                                                                                                              ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~7                                                   ; Lost fanout                                                                                                                                                              ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~8                                                   ; Lost fanout                                                                                                                                                              ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~9                                                   ; Lost fanout                                                                                                                                                              ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_SAME                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_SETUP                                    ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                   ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_WD                                     ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP1                                   ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP2                                   ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_INREG                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE                                         ; Merged with Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE                                    ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY                                    ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[0..40]                                ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0..5] ; Stuck at GND due to stuck port clock                                                                                                                                     ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA                                    ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_UPDATE                                   ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR                                           ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_WR_INREG                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Divider_Clock:u_Divider_Clock|Counter_C_0[0]                                                                                                                                                    ; Merged with Divider_Clock:u_Divider_Clock|Counter_1[0]                                                                                                                   ;
; Divider_Clock:u_Divider_Clock|Counter_C_0[1]                                                                                                                                                    ; Merged with Divider_Clock:u_Divider_Clock|Counter_1[1]                                                                                                                   ;
; Divider_Clock:u_Divider_Clock|Counter_C_0[2]                                                                                                                                                    ; Merged with Divider_Clock:u_Divider_Clock|Counter_1[2]                                                                                                                   ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                          ; Lost fanout                                                                                                                                                              ;
; Total Number of Removed Registers = 212                                                                                                                                                         ;                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]        ; Stuck at GND              ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy,                                                           ;
;                                                                                                                                                        ; due to stuck port data_in ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[40],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[39],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[38],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[37],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[36],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[35],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[34],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[33],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[32],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[31],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[30],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[29],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[28],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[27],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[26],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[25],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[24],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[23],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[22],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[21],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[20],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[19],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[18],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[17],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[16],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[15],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[14],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[13],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[12],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[11],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[10],                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[9],                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[8],                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[7],                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[6],                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[5],                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[4],                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[3],                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[2],                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[1],                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[0],                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[5], ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[4], ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[3], ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[2], ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[1], ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0]  ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_SAME ; Stuck at GND              ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE,                                 ;
;                                                                                                                                                        ; due to stuck port data_in ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE,                               ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY,                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE,                               ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ,                                       ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA,                                 ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk,                                                         ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_UPDATE,                                ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR,                                        ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_WR_INREG,                               ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END,                                    ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY,                                   ;
;                                                                                                                                                        ;                           ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                        ;
; RGB_Data_3[15]                                                                                                                                         ; Stuck at GND              ; buff_RGB_Data[15]                                                                                                                                                                             ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[14]                                                                                                                                         ; Stuck at GND              ; buff_RGB_Data[14]                                                                                                                                                                             ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[13]                                                                                                                                         ; Stuck at GND              ; buff_RGB_Data[13]                                                                                                                                                                             ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[12]                                                                                                                                         ; Stuck at GND              ; buff_RGB_Data[12]                                                                                                                                                                             ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[11]                                                                                                                                         ; Stuck at GND              ; buff_RGB_Data[11]                                                                                                                                                                             ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[10]                                                                                                                                         ; Stuck at GND              ; buff_RGB_Data[10]                                                                                                                                                                             ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[9]                                                                                                                                          ; Stuck at GND              ; buff_RGB_Data[9]                                                                                                                                                                              ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[8]                                                                                                                                          ; Stuck at GND              ; buff_RGB_Data[8]                                                                                                                                                                              ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[7]                                                                                                                                          ; Stuck at GND              ; buff_RGB_Data[7]                                                                                                                                                                              ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[6]                                                                                                                                          ; Stuck at GND              ; buff_RGB_Data[6]                                                                                                                                                                              ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[5]                                                                                                                                          ; Stuck at GND              ; buff_RGB_Data[5]                                                                                                                                                                              ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[4]                                                                                                                                          ; Stuck at GND              ; buff_RGB_Data[4]                                                                                                                                                                              ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[3]                                                                                                                                          ; Stuck at GND              ; buff_RGB_Data[3]                                                                                                                                                                              ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[2]                                                                                                                                          ; Stuck at GND              ; buff_RGB_Data[2]                                                                                                                                                                              ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[1]                                                                                                                                          ; Stuck at GND              ; buff_RGB_Data[1]                                                                                                                                                                              ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; RGB_Data_3[0]                                                                                                                                          ; Stuck at GND              ; buff_RGB_Data[0]                                                                                                                                                                              ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[3]        ; Stuck at GND              ; Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]                                              ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 139   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 119   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 85    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Array_Count[0]                                                                                                                                      ; 2       ;
; Array_Count[1]                                                                                                                                      ; 2       ;
; Array_Count[2]                                                                                                                                      ; 2       ;
; Array_Count[6]                                                                                                                                      ; 3       ;
; RGB_Data_tram:u_RGB_Data_tram|Current_State[3]                                                                                                      ; 18      ;
; RGB_Data_tram:u_RGB_Data_tram|Current_State[0]                                                                                                      ; 19      ;
; Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 10      ;
; Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 9                                                                                                              ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram|TimePlues:u_TimePlues|Count[1]                                                                                ;
; 4:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |RGB_Ex_Top|buff_RGB_Data[63]                                                                                                                           ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |RGB_Ex_Top|buff_RGB_Data[69]                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RGB_Ex_Top|Array_Count[0]                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |RGB_Ex_Top|Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; No         ; |RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram|Mux6                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGB_Data_tram:u_RGB_Data_tram ;
+---------------------+-------+----------------------------------------------+
; Parameter Name      ; Value ; Type                                         ;
+---------------------+-------+----------------------------------------------+
; T0H_Clock_Count     ; 7     ; Signed Integer                               ;
; T0L_Clock_Count     ; 18    ; Signed Integer                               ;
; T1H_Clock_Count     ; 18    ; Signed Integer                               ;
; T1L_Clock_Count     ; 7     ; Signed Integer                               ;
; RGB_RET_Clock_Count ; 4     ; Signed Integer                               ;
+---------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGB_Data_tram:u_RGB_Data_tram|TimePlues:u_TimePlues ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; VALUE_BIT_SIZE ; 10    ; Signed Integer                                                          ;
; AUTO_RELOAD    ; 0     ; Unsigned Binary                                                         ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Divider_Clock:u_Divider_Clock ;
+--------------------+------------+------------------------------------------+
; Parameter Name     ; Value      ; Type                                     ;
+--------------------+------------+------------------------------------------+
; Custom_Outputclk_0 ; 10000      ; Signed Integer                           ;
; Custom_Outputclk_1 ; 20000000   ; Signed Integer                           ;
; Custom_Outputclk_2 ; 0000000001 ; Unsigned Binary                          ;
+--------------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pll_40MHz:u_Pll_40MHz|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------------+
; Parameter Name                ; Value                       ; Type                         ;
+-------------------------------+-----------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                      ;
; PLL_TYPE                      ; AUTO                        ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Pll_40MHz ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                      ;
; LOCK_HIGH                     ; 1                           ; Untyped                      ;
; LOCK_LOW                      ; 1                           ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                      ;
; SKIP_VCO                      ; OFF                         ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                      ;
; BANDWIDTH                     ; 0                           ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                      ;
; DOWN_SPREAD                   ; 0                           ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 4                           ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 5                           ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                      ;
; DPA_DIVIDER                   ; 0                           ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                      ;
; VCO_MIN                       ; 0                           ; Untyped                      ;
; VCO_MAX                       ; 0                           ; Untyped                      ;
; VCO_CENTER                    ; 0                           ; Untyped                      ;
; PFD_MIN                       ; 0                           ; Untyped                      ;
; PFD_MAX                       ; 0                           ; Untyped                      ;
; M_INITIAL                     ; 0                           ; Untyped                      ;
; M                             ; 0                           ; Untyped                      ;
; N                             ; 1                           ; Untyped                      ;
; M2                            ; 1                           ; Untyped                      ;
; N2                            ; 1                           ; Untyped                      ;
; SS                            ; 1                           ; Untyped                      ;
; C0_HIGH                       ; 0                           ; Untyped                      ;
; C1_HIGH                       ; 0                           ; Untyped                      ;
; C2_HIGH                       ; 0                           ; Untyped                      ;
; C3_HIGH                       ; 0                           ; Untyped                      ;
; C4_HIGH                       ; 0                           ; Untyped                      ;
; C5_HIGH                       ; 0                           ; Untyped                      ;
; C6_HIGH                       ; 0                           ; Untyped                      ;
; C7_HIGH                       ; 0                           ; Untyped                      ;
; C8_HIGH                       ; 0                           ; Untyped                      ;
; C9_HIGH                       ; 0                           ; Untyped                      ;
; C0_LOW                        ; 0                           ; Untyped                      ;
; C1_LOW                        ; 0                           ; Untyped                      ;
; C2_LOW                        ; 0                           ; Untyped                      ;
; C3_LOW                        ; 0                           ; Untyped                      ;
; C4_LOW                        ; 0                           ; Untyped                      ;
; C5_LOW                        ; 0                           ; Untyped                      ;
; C6_LOW                        ; 0                           ; Untyped                      ;
; C7_LOW                        ; 0                           ; Untyped                      ;
; C8_LOW                        ; 0                           ; Untyped                      ;
; C9_LOW                        ; 0                           ; Untyped                      ;
; C0_INITIAL                    ; 0                           ; Untyped                      ;
; C1_INITIAL                    ; 0                           ; Untyped                      ;
; C2_INITIAL                    ; 0                           ; Untyped                      ;
; C3_INITIAL                    ; 0                           ; Untyped                      ;
; C4_INITIAL                    ; 0                           ; Untyped                      ;
; C5_INITIAL                    ; 0                           ; Untyped                      ;
; C6_INITIAL                    ; 0                           ; Untyped                      ;
; C7_INITIAL                    ; 0                           ; Untyped                      ;
; C8_INITIAL                    ; 0                           ; Untyped                      ;
; C9_INITIAL                    ; 0                           ; Untyped                      ;
; C0_MODE                       ; BYPASS                      ; Untyped                      ;
; C1_MODE                       ; BYPASS                      ; Untyped                      ;
; C2_MODE                       ; BYPASS                      ; Untyped                      ;
; C3_MODE                       ; BYPASS                      ; Untyped                      ;
; C4_MODE                       ; BYPASS                      ; Untyped                      ;
; C5_MODE                       ; BYPASS                      ; Untyped                      ;
; C6_MODE                       ; BYPASS                      ; Untyped                      ;
; C7_MODE                       ; BYPASS                      ; Untyped                      ;
; C8_MODE                       ; BYPASS                      ; Untyped                      ;
; C9_MODE                       ; BYPASS                      ; Untyped                      ;
; C0_PH                         ; 0                           ; Untyped                      ;
; C1_PH                         ; 0                           ; Untyped                      ;
; C2_PH                         ; 0                           ; Untyped                      ;
; C3_PH                         ; 0                           ; Untyped                      ;
; C4_PH                         ; 0                           ; Untyped                      ;
; C5_PH                         ; 0                           ; Untyped                      ;
; C6_PH                         ; 0                           ; Untyped                      ;
; C7_PH                         ; 0                           ; Untyped                      ;
; C8_PH                         ; 0                           ; Untyped                      ;
; C9_PH                         ; 0                           ; Untyped                      ;
; L0_HIGH                       ; 1                           ; Untyped                      ;
; L1_HIGH                       ; 1                           ; Untyped                      ;
; G0_HIGH                       ; 1                           ; Untyped                      ;
; G1_HIGH                       ; 1                           ; Untyped                      ;
; G2_HIGH                       ; 1                           ; Untyped                      ;
; G3_HIGH                       ; 1                           ; Untyped                      ;
; E0_HIGH                       ; 1                           ; Untyped                      ;
; E1_HIGH                       ; 1                           ; Untyped                      ;
; E2_HIGH                       ; 1                           ; Untyped                      ;
; E3_HIGH                       ; 1                           ; Untyped                      ;
; L0_LOW                        ; 1                           ; Untyped                      ;
; L1_LOW                        ; 1                           ; Untyped                      ;
; G0_LOW                        ; 1                           ; Untyped                      ;
; G1_LOW                        ; 1                           ; Untyped                      ;
; G2_LOW                        ; 1                           ; Untyped                      ;
; G3_LOW                        ; 1                           ; Untyped                      ;
; E0_LOW                        ; 1                           ; Untyped                      ;
; E1_LOW                        ; 1                           ; Untyped                      ;
; E2_LOW                        ; 1                           ; Untyped                      ;
; E3_LOW                        ; 1                           ; Untyped                      ;
; L0_INITIAL                    ; 1                           ; Untyped                      ;
; L1_INITIAL                    ; 1                           ; Untyped                      ;
; G0_INITIAL                    ; 1                           ; Untyped                      ;
; G1_INITIAL                    ; 1                           ; Untyped                      ;
; G2_INITIAL                    ; 1                           ; Untyped                      ;
; G3_INITIAL                    ; 1                           ; Untyped                      ;
; E0_INITIAL                    ; 1                           ; Untyped                      ;
; E1_INITIAL                    ; 1                           ; Untyped                      ;
; E2_INITIAL                    ; 1                           ; Untyped                      ;
; E3_INITIAL                    ; 1                           ; Untyped                      ;
; L0_MODE                       ; BYPASS                      ; Untyped                      ;
; L1_MODE                       ; BYPASS                      ; Untyped                      ;
; G0_MODE                       ; BYPASS                      ; Untyped                      ;
; G1_MODE                       ; BYPASS                      ; Untyped                      ;
; G2_MODE                       ; BYPASS                      ; Untyped                      ;
; G3_MODE                       ; BYPASS                      ; Untyped                      ;
; E0_MODE                       ; BYPASS                      ; Untyped                      ;
; E1_MODE                       ; BYPASS                      ; Untyped                      ;
; E2_MODE                       ; BYPASS                      ; Untyped                      ;
; E3_MODE                       ; BYPASS                      ; Untyped                      ;
; L0_PH                         ; 0                           ; Untyped                      ;
; L1_PH                         ; 0                           ; Untyped                      ;
; G0_PH                         ; 0                           ; Untyped                      ;
; G1_PH                         ; 0                           ; Untyped                      ;
; G2_PH                         ; 0                           ; Untyped                      ;
; G3_PH                         ; 0                           ; Untyped                      ;
; E0_PH                         ; 0                           ; Untyped                      ;
; E1_PH                         ; 0                           ; Untyped                      ;
; E2_PH                         ; 0                           ; Untyped                      ;
; E3_PH                         ; 0                           ; Untyped                      ;
; M_PH                          ; 0                           ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; CLK0_COUNTER                  ; G0                          ; Untyped                      ;
; CLK1_COUNTER                  ; G0                          ; Untyped                      ;
; CLK2_COUNTER                  ; G0                          ; Untyped                      ;
; CLK3_COUNTER                  ; G0                          ; Untyped                      ;
; CLK4_COUNTER                  ; G0                          ; Untyped                      ;
; CLK5_COUNTER                  ; G0                          ; Untyped                      ;
; CLK6_COUNTER                  ; E0                          ; Untyped                      ;
; CLK7_COUNTER                  ; E1                          ; Untyped                      ;
; CLK8_COUNTER                  ; E2                          ; Untyped                      ;
; CLK9_COUNTER                  ; E3                          ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                      ;
; M_TIME_DELAY                  ; 0                           ; Untyped                      ;
; N_TIME_DELAY                  ; 0                           ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                      ;
; VCO_POST_SCALE                ; 0                           ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                      ;
; CBXI_PARAMETER                ; Pll_40MHz_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                      ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE               ;
+-------------------------------+-----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Config:u_Dual_Config|altera_dual_boot:dual_config ;
+------------------------+------------------+---------------------------------------------------------+
; Parameter Name         ; Value            ; Type                                                    ;
+------------------------+------------------+---------------------------------------------------------+
; LPM_TYPE               ; ALTERA_DUAL_BOOT ; String                                                  ;
; INTENDED_DEVICE_FAMILY ; MAX 10           ; String                                                  ;
; A_WIDTH                ; 3                ; Signed Integer                                          ;
; WD_WIDTH               ; 4                ; Signed Integer                                          ;
; RD_WIDTH               ; 17               ; Signed Integer                                          ;
; MAX_DATA_WIDTH         ; 32               ; Signed Integer                                          ;
; CONFIG_CYCLE           ; 18               ; Signed Integer                                          ;
; RESET_TIMER_CYCLE      ; 26               ; Signed Integer                                          ;
+------------------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; Pll_40MHz:u_Pll_40MHz|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                 ;
+----------------+--------+----------+---------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                            ;
+----------------+--------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config" ;
+--------------------+--------+----------+-------------------------------------------+
; Port               ; Type   ; Severity ; Details                                   ;
+--------------------+--------+----------+-------------------------------------------+
; avmm_rcv_address   ; Input  ; Info     ; Explicitly unconnected                    ;
; avmm_rcv_read      ; Input  ; Info     ; Explicitly unconnected                    ;
; avmm_rcv_writedata ; Input  ; Info     ; Explicitly unconnected                    ;
; avmm_rcv_write     ; Input  ; Info     ; Explicitly unconnected                    ;
; avmm_rcv_readdata  ; Output ; Info     ; Explicitly unconnected                    ;
+--------------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Dual_Config:u_Dual_Config" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Divider_Clock:u_Divider_Clock"                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clkout_Custom_0   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; cPlusEveryCustom1 ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; clkout_1K         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; clkout_100        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; clkout_10         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; cPlusEvery1mS     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cPlusEvery10mS    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cPlusEvery100mS   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cPlusEvery1S      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cPlusEveryCustom2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clkout_Custom_1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clkout_Custom_2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGB_Data_tram:u_RGB_Data_tram|TimePlues:u_TimePlues" ;
+-------------+-------+----------+------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                        ;
+-------------+-------+----------+------------------------------------------------+
; Value[9..5] ; Input ; Info     ; Stuck at GND                                   ;
; Value[3]    ; Input ; Info     ; Stuck at GND                                   ;
+-------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 139                         ;
;     CLR               ; 48                          ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 64                          ;
;     ENA CLR SLD       ; 7                           ;
;     ENA SLD           ; 10                          ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 228                         ;
;     arith             ; 60                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 168                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 57                          ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_rublock   ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Dec 18 13:46:12 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RGB_Ex -c RGB_Ex
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12248): Elaborating Platform Designer system entity "Dual_Config.qsys"
Info (12250): 2021.12.18.13:46:20 Progress: Loading DEV/Dual_Config.qsys
Info (12250): 2021.12.18.13:46:21 Progress: Reading input file
Info (12250): 2021.12.18.13:46:21 Progress: Adding Dual_Config [altera_dual_boot 20.1]
Info (12250): 2021.12.18.13:46:22 Progress: Parameterizing module Dual_Config
Info (12250): 2021.12.18.13:46:22 Progress: Adding clk_0 [clock_source 20.1]
Info (12250): 2021.12.18.13:46:22 Progress: Parameterizing module clk_0
Info (12250): 2021.12.18.13:46:22 Progress: Building connections
Info (12250): 2021.12.18.13:46:22 Progress: Parameterizing connections
Info (12250): 2021.12.18.13:46:22 Progress: Validating
Info (12250): 2021.12.18.13:46:22 Progress: Done reading input file
Warning (12251): Dual_Config.Dual_Config: Dual_Config.avalon must be connected to an Avalon-MM master
Info (12250): Dual_Config: Generating Dual_Config "Dual_Config" for QUARTUS_SYNTH
Info (12250): Dual_Config: generating top-level entity altera_dual_boot
Info (12250): Dual_Config: "Dual_Config" instantiated altera_dual_boot "Dual_Config"
Info (12250): Rst_controller: "Dual_Config" instantiated altera_reset_controller "rst_controller"
Info (12250): Dual_Config: Done "Dual_Config" with 3 modules, 7 files
Info (12249): Finished elaborating Platform Designer system entity "Dual_Config.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/timeplues.v
    Info (12023): Found entity 1: TimePlues File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/TimePlues.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/rgb_ex_top.v
    Info (12023): Found entity 1: RGB_Ex_Top File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/rgb_data_tram.v
    Info (12023): Found entity 1: RGB_Data_tram File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/divider_clock.v
    Info (12023): Found entity 1: Divider_Clock File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/ip/pll_20mhz.v
    Info (12023): Found entity 1: Pll_20MHz File: E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_20MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/ip/pll_40mhz.v
    Info (12023): Found entity 1: Pll_40MHz File: E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_40MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dual_config/dual_config.v
    Info (12023): Found entity 1: Dual_Config File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/dual_config.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/altera_dual_boot.v
    Info (12023): Found entity 1: altera_dual_boot File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_dual_boot.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/rtl/alt_dual_boot.v
    Info (12023): Found entity 1: alt_dual_boot File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v
    Info (12023): Found entity 1: alt_dual_boot_avmm File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at TimePlues.v(18): created implicit net for "cResetOrReload" File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/TimePlues.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at RGB_Data_tram.v(59): created implicit net for "RET_Statue" File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v Line: 59
Warning (10222): Verilog HDL Parameter Declaration warning at Divider_Clock.v(34): Parameter Declaration in module "Divider_Clock" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 34
Warning (10222): Verilog HDL Parameter Declaration warning at Divider_Clock.v(36): Parameter Declaration in module "Divider_Clock" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at Divider_Clock.v(37): Parameter Declaration in module "Divider_Clock" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at Divider_Clock.v(38): Parameter Declaration in module "Divider_Clock" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at Divider_Clock.v(39): Parameter Declaration in module "Divider_Clock" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 39
Info (12127): Elaborating entity "RGB_Ex_Top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RGB_Ex_Top.v(39): object "cPluesEvery50ns" assigned a value but never read File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 39
Warning (10858): Verilog HDL warning at RGB_Ex_Top.v(171): object clkout_20MHz used but never assigned File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 171
Warning (10230): Verilog HDL assignment warning at RGB_Ex_Top.v(100): truncated value with size 32 to match size of target (7) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 100
Warning (10230): Verilog HDL assignment warning at RGB_Ex_Top.v(110): truncated value with size 32 to match size of target (7) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 110
Warning (10230): Verilog HDL assignment warning at RGB_Ex_Top.v(119): truncated value with size 32 to match size of target (7) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 119
Warning (10030): Net "clkout_20MHz" at RGB_Ex_Top.v(171) has no driver or initial value, using a default initial value '0' File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 171
Warning (10034): Output port "TMD_D[7..1]" at RGB_Ex_Top.v(6) has no driver File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 6
Info (12128): Elaborating entity "RGB_Data_tram" for hierarchy "RGB_Data_tram:u_RGB_Data_tram" File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at RGB_Data_tram.v(44): object "TimeEN_DLY" assigned a value but never read File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v Line: 44
Warning (10230): Verilog HDL assignment warning at RGB_Data_tram.v(126): truncated value with size 32 to match size of target (10) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v Line: 126
Warning (10230): Verilog HDL assignment warning at RGB_Data_tram.v(130): truncated value with size 32 to match size of target (10) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v Line: 130
Warning (10230): Verilog HDL assignment warning at RGB_Data_tram.v(134): truncated value with size 32 to match size of target (10) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v Line: 134
Warning (10230): Verilog HDL assignment warning at RGB_Data_tram.v(148): truncated value with size 32 to match size of target (10) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v Line: 148
Warning (10230): Verilog HDL assignment warning at RGB_Data_tram.v(170): truncated value with size 32 to match size of target (10) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v Line: 170
Info (12128): Elaborating entity "TimePlues" for hierarchy "RGB_Data_tram:u_RGB_Data_tram|TimePlues:u_TimePlues" File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v Line: 216
Info (12128): Elaborating entity "Divider_Clock" for hierarchy "Divider_Clock:u_Divider_Clock" File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 163
Warning (10230): Verilog HDL assignment warning at Divider_Clock.v(84): truncated value with size 32 to match size of target (16) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 84
Warning (10230): Verilog HDL assignment warning at Divider_Clock.v(89): truncated value with size 32 to match size of target (19) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 89
Warning (10230): Verilog HDL assignment warning at Divider_Clock.v(94): truncated value with size 32 to match size of target (25) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 94
Warning (10230): Verilog HDL assignment warning at Divider_Clock.v(99): truncated value with size 32 to match size of target (27) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 99
Warning (10230): Verilog HDL assignment warning at Divider_Clock.v(114): truncated value with size 32 to match size of target (13) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 114
Warning (10230): Verilog HDL assignment warning at Divider_Clock.v(121): truncated value with size 32 to match size of target (1) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 121
Warning (10240): Verilog HDL Always Construct warning at Divider_Clock.v(103): inferring latch(es) for variable "Counter_C_2", which holds its previous value in one or more paths through the always construct File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[0]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[1]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[2]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[3]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[4]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[5]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[6]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[7]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[8]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[9]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[10]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[11]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[12]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[13]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[14]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[15]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[16]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[17]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[18]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[19]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[20]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[21]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[22]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[23]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[24]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (10041): Inferred latch for "Counter_C_2[25]" at Divider_Clock.v(103) File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v Line: 103
Info (12128): Elaborating entity "Pll_40MHz" for hierarchy "Pll_40MHz:u_Pll_40MHz" File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 168
Info (12128): Elaborating entity "altpll" for hierarchy "Pll_40MHz:u_Pll_40MHz|altpll:altpll_component" File: E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_40MHz.v Line: 91
Info (12130): Elaborated megafunction instantiation "Pll_40MHz:u_Pll_40MHz|altpll:altpll_component" File: E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_40MHz.v Line: 91
Info (12133): Instantiated megafunction "Pll_40MHz:u_Pll_40MHz|altpll:altpll_component" with the following parameter: File: E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_40MHz.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Pll_40MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_40mhz_altpll.v
    Info (12023): Found entity 1: Pll_40MHz_altpll File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/pll_40mhz_altpll.v Line: 30
Info (12128): Elaborating entity "Pll_40MHz_altpll" for hierarchy "Pll_40MHz:u_Pll_40MHz|altpll:altpll_component|Pll_40MHz_altpll:auto_generated" File: d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Dual_Config" for hierarchy "Dual_Config:u_Dual_Config" File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 205
Info (12128): Elaborating entity "altera_dual_boot" for hierarchy "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/dual_config.v Line: 25
Info (12128): Elaborating entity "alt_dual_boot_avmm" for hierarchy "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_dual_boot.v Line: 50
Info (12128): Elaborating entity "alt_dual_boot" for hierarchy "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v Line: 143
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v Line: 286
Info (12130): Elaborated megafunction instantiation "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v Line: 286
Info (12133): Instantiated megafunction "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg" with the following parameter: File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v Line: 286
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "41"
    Info (12134): Parameter "lpm_direction" = "RIGHT"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v Line: 324
Info (12130): Elaborated megafunction instantiation "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v Line: 324
Info (12133): Instantiated megafunction "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg" with the following parameter: File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v Line: 324
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "41"
    Info (12134): Parameter "lpm_direction" = "RIGHT"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v Line: 339
Info (12130): Elaborated megafunction instantiation "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v Line: 339
Info (12133): Instantiated megafunction "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter" with the following parameter: File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v Line: 339
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_width" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf
    Info (12023): Found entity 1: cntr_d7i File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/cntr_d7i.tdf Line: 26
Info (12128): Elaborating entity "cntr_d7i" for hierarchy "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated" File: d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/dual_config.v Line: 88
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Dual_Config:u_Dual_Config|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_controller.v Line: 220
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v Line: 104
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TMD_D[0]" is stuck at GND File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 6
    Warning (13410): Pin "TMD_D[1]" is stuck at GND File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 6
    Warning (13410): Pin "TMD_D[2]" is stuck at GND File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 6
    Warning (13410): Pin "TMD_D[3]" is stuck at GND File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 6
    Warning (13410): Pin "TMD_D[4]" is stuck at GND File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 6
    Warning (13410): Pin "TMD_D[5]" is stuck at GND File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 6
    Warning (13410): Pin "TMD_D[6]" is stuck at GND File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 6
    Warning (13410): Pin "TMD_D[7]" is stuck at GND File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Dual_Config:u_Dual_Config|altera_dual_boot:dual_config|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk" File: E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v Line: 43
Warning (20013): Ignored 76 assignments for entity "LED0_Blink" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CLK_10 -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EX_LED_RGB_D -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[0] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[10] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[11] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[12] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[13] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[14] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[15] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[16] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[17] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[18] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[19] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[1] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[20] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[21] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[22] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[23] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[2] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[3] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[4] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[5] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[6] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[7] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[8] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[9] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[0] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[1] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[2] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[3] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to QSPI_FLASH_CE_n -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to QSPI_FLASH_DATA[0] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to QSPI_FLASH_DATA[1] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to QSPI_FLASH_DATA[2] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to QSPI_FLASH_DATA[3] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to QSPI_FLASH_SCLK -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to RISCV_JTAG_TCK -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to RISCV_JTAG_TDI -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to RISCV_JTAG_TDO -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to RISCV_JTAG_TMS -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TMD_D[0] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TMD_D[1] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TMD_D[2] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TMD_D[3] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TMD_D[4] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TMD_D[5] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TMD_D[6] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TMD_D[7] -entity LED0_Blink was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LED0_Blink -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LED0_Blink -section_id Top was ignored
Info (144001): Generated suppressed messages file E:/Project/Quartus/T-core/project/RGB_Ex/DEV/output_files/RGB_Ex.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v Line: 4
Info (21057): Implemented 254 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 236 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Sat Dec 18 13:46:28 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Project/Quartus/T-core/project/RGB_Ex/DEV/output_files/RGB_Ex.map.smsg.


