v 20140308 2
C 40000 40000 0 0 0 title-B.sym
C 38500 41600 1 0 0 P18F4550.sym
N 48900 46400 49700 46400 4
{
T 49300 46455 5 10 1 1 0 3 1
netname=MCLR
}
N 43500 47200 42700 47200 4
{
T 43100 47255 5 10 1 1 0 3 1
netname=PGD
}
N 43500 47400 42700 47400 4
{
T 43100 47455 5 10 1 1 0 3 1
netname=PGC
}
C 51900 50700 1 90 1 connector5-1.sym
{
T 50400 48900 5 10 0 0 270 2 1
device=CONNECTOR_5
T 50300 50900 5 10 1 1 0 2 1
refdes=PROG
}
N 50500 49000 50500 48500 4
{
T 50450 48750 5 10 1 1 90 3 1
netname=MCLR
}
N 50800 49000 50800 48500 4
{
T 50750 48750 5 10 1 1 90 3 1
netname=5V
}
N 51100 49000 51100 48500 4
{
T 51050 48750 5 10 1 1 90 3 1
netname=GND
}
N 51400 49000 51400 48500 4
{
T 51350 48750 5 10 1 1 90 3 1
netname=PGD
}
N 51700 49000 51700 48500 4
{
T 51650 48750 5 10 1 1 90 3 1
netname=PGC
}
C 45300 41400 1 0 0 CS5463.sym
{
T 45295 41395 5 10 0 1 0 0 1
footprint=24LSSOP
}
N 46000 45600 49100 45600 4
C 46200 45700 1 0 0 vcc-1.sym
N 46400 45700 46400 45600 4
N 46000 41600 47100 41600 4
C 46400 41100 1 0 0 gnd-1.sym
N 48900 49200 49700 49200 4
{
T 49400 49255 5 10 1 1 0 3 1
netname=PIC_SDO
}
N 43500 48400 42600 48400 4
{
T 43050 48455 5 10 1 1 0 3 1
netname=PIC_SCK
}
N 43500 48600 42600 48600 4
{
T 43050 48655 5 10 1 1 0 3 1
netname=PIC_SDI
}
N 45300 44000 44200 44000 4
{
T 44750 44055 5 10 1 1 0 3 1
netname=PIC_SCK
}
N 45300 43800 44200 43800 4
{
T 44750 43855 5 10 1 1 0 3 1
netname=PIC_SDI
}
N 45300 43600 44200 43600 4
{
T 44750 43655 5 10 1 1 0 3 1
netname=PIC_SDO
}
C 42300 48900 1 90 0 xtal.sym
{
T 42250 48995 5 10 0 1 90 0 1
device=XTAL
T 42251 48895 5 10 0 1 90 0 1
footprint=dip2
T 42250 49095 5 10 1 1 90 0 1
refdes=X1
T 41300 48900 5 10 1 1 90 0 1
value=12Mhz
}
N 43500 49000 41900 49000 4
N 43500 49200 42300 49200 4
N 42300 49200 42300 49700 4
N 41400 49700 42300 49700 4
N 43500 49400 42500 49400 4
{
T 43000 49455 5 10 1 1 0 3 1
netname=CS
}
N 45300 43400 44200 43400 4
{
T 44750 43455 5 10 1 1 0 3 1
netname=CS
}
C 44000 44200 1 90 0 xtal.sym
{
T 43950 44295 5 10 0 1 90 0 1
device=XTAL
T 43951 44195 5 10 0 1 90 0 1
footprint=dip2
T 43950 44395 5 10 1 1 90 0 1
refdes=X2
T 43200 44200 5 10 1 1 90 0 1
value=4.096Mhz
}
N 45300 44200 43600 44200 4
N 45300 44400 44200 44400 4
N 44200 44400 44200 45000 4
N 44200 45000 43600 45000 4
C 40500 48700 1 0 0 capacitor-1.sym
{
T 40700 49400 5 10 0 0 0 0 1
device=CAPACITOR
T 40500 48700 5 10 1 1 0 0 1
refdes=C11
T 40700 49600 5 10 0 0 0 0 1
symversion=0.1
T 40500 49000 5 10 1 1 0 0 1
value=22p
}
C 40500 49500 1 0 0 capacitor-1.sym
{
T 40700 50200 5 10 0 0 0 0 1
device=CAPACITOR
T 40500 49500 5 10 1 1 0 0 1
refdes=C12
T 40700 50400 5 10 0 0 0 0 1
symversion=0.1
T 40500 49800 5 10 1 1 0 0 1
value=22p
}
C 40200 48400 1 0 0 gnd-1.sym
N 40300 48700 40300 49700 4
C 48200 43300 1 0 0 resistor-1.sym
{
T 48500 43700 5 10 0 0 0 0 1
device=RESISTOR
T 48400 43600 5 10 1 1 0 0 1
refdes=R1
T 48600 43500 5 10 1 1 0 0 1
value=150
}
N 48200 43400 47800 43400 4
N 49100 43400 49100 45600 4
C 48100 41300 1 90 0 capacitor-1.sym
{
T 47400 41500 5 10 0 0 90 0 1
device=CAPACITOR
T 47800 41700 5 10 1 1 180 0 1
refdes=C2
T 47200 41500 5 10 0 0 90 0 1
symversion=0.1
T 48000 41500 5 10 1 1 0 0 1
value=100nF
}
N 47800 42300 47900 42300 4
N 47900 42300 47900 42200 4
N 47900 41300 47100 41300 4
N 47100 41300 47100 41600 4
C 52500 48400 1 0 0 LM016L.sym
{
T 56300 50295 5 10 0 1 0 0 1
footprint=SIL14
T 52500 48395 5 10 0 1 0 0 1
device=none
}
N 53000 48400 53000 47900 4
N 53200 47400 53200 48400 4
N 53400 47500 53400 48400 4
N 53800 48400 53800 47900 4
{
T 53750 48150 5 10 1 1 90 3 1
netname=RS
}
N 54000 48400 54000 47900 4
{
T 53950 48150 5 10 1 1 90 3 1
netname=RW
}
N 54200 48400 54200 47900 4
{
T 54150 48150 5 10 1 1 90 3 1
netname=E
}
N 48900 47000 49700 47000 4
{
T 49300 47055 5 10 1 1 0 3 1
netname=RS
}
N 48900 46800 49600 46800 4
{
T 49250 46855 5 10 1 1 0 3 1
netname=RW
}
N 48900 46600 49700 46600 4
{
T 49300 46655 5 10 1 1 0 3 1
netname=E
}
N 48900 48800 49800 48800 4
{
T 49350 48855 5 10 1 1 0 3 1
netname=D0
}
N 48900 48600 49800 48600 4
{
T 49350 48655 5 10 1 1 0 3 1
netname=D1
}
N 48900 48400 49800 48400 4
{
T 49350 48455 5 10 1 1 0 3 1
netname=D2
}
N 48900 48200 49800 48200 4
{
T 49350 48255 5 10 1 1 0 3 1
netname=D3
}
N 48900 48000 49800 48000 4
{
T 49350 48055 5 10 1 1 0 3 1
netname=D4
}
N 48900 47800 49800 47800 4
{
T 49350 47855 5 10 1 1 0 3 1
netname=D5
}
N 48900 47600 49800 47600 4
{
T 49350 47655 5 10 1 1 0 3 1
netname=D6
}
N 48900 47400 49800 47400 4
{
T 49350 47455 5 10 1 1 0 3 1
netname=D7
}
N 54600 48400 54600 47900 4
{
T 54550 48150 5 10 1 1 90 3 1
netname=D0
}
N 54800 48400 54800 47900 4
{
T 54750 48150 5 10 1 1 90 3 1
netname=D1
}
N 55000 48400 55000 47900 4
{
T 54950 48150 5 10 1 1 90 3 1
netname=D2
}
N 55200 48400 55200 47900 4
{
T 55150 48150 5 10 1 1 90 3 1
netname=D3
}
N 55400 48400 55400 47900 4
{
T 55350 48150 5 10 1 1 90 3 1
netname=D4
}
N 55600 48400 55600 47900 4
{
T 55550 48150 5 10 1 1 90 3 1
netname=D5
}
N 55800 48400 55800 47900 4
{
T 55750 48150 5 10 1 1 90 3 1
netname=D6
}
N 56000 48400 56000 47900 4
{
T 55950 48150 5 10 1 1 90 3 1
netname=D7
}
C 52700 45900 1 0 0 switch-pushbutton-no-1.sym
{
T 53100 46200 5 10 1 1 0 0 1
refdes=S?
T 53100 46500 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 52700 45100 1 0 0 switch-pushbutton-no-1.sym
{
T 53100 45400 5 10 1 1 0 0 1
refdes=S?
T 53100 45700 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 52700 44400 1 0 0 switch-pushbutton-no-1.sym
{
T 53100 44700 5 10 1 1 0 0 1
refdes=S?
T 53100 45000 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
N 43500 48200 42600 48200 4
{
T 43050 48255 5 10 1 1 0 3 1
netname=B1
}
N 43500 48000 42600 48000 4
{
T 43050 48055 5 10 1 1 0 3 1
netname=B2
}
N 43500 47800 42600 47800 4
{
T 43050 47855 5 10 1 1 0 3 1
netname=B3
}
N 53700 45900 54700 45900 4
N 53700 45100 54700 45100 4
N 53700 44400 54700 44400 4
N 52700 44100 52700 45900 4
C 52600 43800 1 0 0 gnd-1.sym
N 46500 41400 46500 41600 4
C 55200 46300 1 0 0 vcc-1.sym
C 54700 45800 1 0 0 resistor-1.sym
{
T 55000 46200 5 10 0 0 0 0 1
device=RESISTOR
T 54900 46100 5 10 1 1 0 0 1
refdes=R2
T 55100 46000 5 10 1 1 0 0 1
value=4.7k
}
C 54700 45000 1 0 0 resistor-1.sym
{
T 55000 45400 5 10 0 0 0 0 1
device=RESISTOR
T 54900 45300 5 10 1 1 0 0 1
refdes=R3
T 55100 45200 5 10 1 1 0 0 1
value=4.7k
}
C 54700 44300 1 0 0 resistor-1.sym
{
T 55000 44700 5 10 0 0 0 0 1
device=RESISTOR
T 54900 44600 5 10 1 1 0 0 1
refdes=R4
T 55100 44500 5 10 1 1 0 0 1
value=4.7k
}
C 52900 47600 1 0 0 gnd-1.sym
C 52900 46900 1 0 0 pot-bourns.sym
{
T 53700 47800 5 10 0 0 0 0 1
device=VARIABLE_RESISTOR
T 53500 47300 5 10 1 1 0 0 1
refdes=R?
}
C 53700 46700 1 0 0 gnd-1.sym
C 52100 47600 1 0 0 vcc-1.sym
N 53200 47400 52300 47400 4
N 52300 47400 52300 47600 4
N 52900 47000 52900 47400 4
N 47100 45100 47100 45600 4
N 46000 45100 46000 45600 4
C 48300 45500 1 180 0 capacitor-1.sym
{
T 48100 44800 5 10 0 0 180 0 1
device=CAPACITOR
T 47800 44900 5 10 1 1 0 0 1
refdes=C3
T 48100 44600 5 10 0 0 180 0 1
symversion=0.1
T 48200 45700 5 10 1 1 180 0 1
value=100nF
}
N 47400 45300 47100 45300 4
C 48200 45000 1 0 0 gnd-1.sym
C 46000 45600 1 180 0 capacitor-1.sym
{
T 45800 44900 5 10 0 0 180 0 1
device=CAPACITOR
T 45600 45100 5 10 1 1 0 0 1
refdes=C4
T 45800 44700 5 10 0 0 180 0 1
symversion=0.1
T 45900 45800 5 10 1 1 180 0 1
value=100nF
}
C 45000 45100 1 0 0 gnd-1.sym
C 44500 42500 1 270 0 capacitor-1.sym
{
T 45200 42300 5 10 0 0 270 0 1
device=CAPACITOR
T 44400 42000 5 10 1 1 180 0 1
refdes=C5
T 45400 42300 5 10 0 0 270 0 1
symversion=0.1
T 44200 42100 5 10 1 1 0 0 1
value=220p
}
C 44500 41400 1 270 0 capacitor-1.sym
{
T 45200 41200 5 10 0 0 270 0 1
device=CAPACITOR
T 44400 40900 5 10 1 1 180 0 1
refdes=C6
T 45400 41200 5 10 0 0 270 0 1
symversion=0.1
T 44200 41000 5 10 1 1 0 0 1
value=220p
}
N 43900 42500 45300 42500 4
N 44700 41400 44700 41600 4
C 44800 41100 1 0 0 gnd-1.sym
N 44900 41400 44900 41500 4
N 44900 41500 44700 41500 4
N 45300 42200 45300 40500 4
N 43900 40500 45300 40500 4
C 43700 42000 1 270 0 capacitor-1.sym
{
T 44400 41800 5 10 0 0 270 0 1
device=CAPACITOR
T 43700 41400 5 10 1 1 180 0 1
refdes=C7
T 44600 41800 5 10 0 0 270 0 1
symversion=0.1
T 43500 41700 5 10 1 1 0 0 1
value=22n
}
N 43900 41100 43900 40500 4
N 43900 42000 43900 42500 4
C 50400 43200 1 0 0 terminal-1.sym
{
T 50710 43950 5 10 0 0 0 0 1
device=terminal
T 50710 43800 5 10 0 0 0 0 1
footprint=CONNECTOR 1 1
T 50650 43250 5 10 1 1 0 6 1
refdes=TA_IN
}
C 50400 42600 1 0 0 terminal-1.sym
{
T 50710 43350 5 10 0 0 0 0 1
device=terminal
T 50710 43200 5 10 0 0 0 0 1
footprint=CONNECTOR 1 1
T 50650 42650 5 10 1 1 0 6 1
refdes=TB_IN
}
C 51800 42600 1 0 0 resistor-1.sym
{
T 52100 43000 5 10 0 0 0 0 1
device=RESISTOR
T 52100 42400 5 10 1 1 0 0 1
refdes=R6
T 52100 42900 5 10 1 1 0 0 1
value=0.04
}
C 54300 42600 1 0 1 terminal-1.sym
{
T 53990 43350 5 10 0 0 0 6 1
device=terminal
T 53990 43200 5 10 0 0 0 6 1
footprint=CONNECTOR 1 1
T 54050 42650 5 10 1 1 0 0 1
refdes=TA_OUT
}
C 54300 43200 1 0 1 terminal-1.sym
{
T 53990 43950 5 10 0 0 0 6 1
device=terminal
T 53990 43800 5 10 0 0 0 6 1
footprint=CONNECTOR 1 1
T 54050 43250 5 10 1 1 0 0 1
refdes=TA_OUT
}
N 52700 42700 53400 42700 4
{
T 53050 42755 5 10 1 1 0 3 1
netname=TB_OUT
}
N 51300 42700 51800 42700 4
{
T 51550 42755 5 10 1 1 0 3 1
netname=TB_IN
}
N 51300 43300 53400 43300 4
{
T 52350 43355 5 10 1 1 0 3 1
netname=TA
}
C 43000 40400 1 0 0 resistor-1.sym
{
T 43300 40800 5 10 0 0 0 0 1
device=RESISTOR
T 43200 40300 5 10 1 1 0 0 1
refdes=R7
T 43400 40600 5 10 1 1 0 0 1
value=1k
}
N 43000 40500 42600 40500 4
{
T 42800 40555 5 10 1 1 0 3 1
netname=TB_IN
}
C 43000 42400 1 0 0 resistor-1.sym
{
T 43300 42800 5 10 0 0 0 0 1
device=RESISTOR
T 43200 42300 5 10 1 1 0 0 1
refdes=R8
T 43400 42600 5 10 1 1 0 0 1
value=1k
}
N 41900 42500 43000 42500 4
{
T 42800 42555 5 10 1 1 0 3 1
netname=TB_OUT
}
C 42400 43900 1 270 0 capacitor-1.sym
{
T 43100 43700 5 10 0 0 270 0 1
device=CAPACITOR
T 42400 43400 5 10 1 1 180 0 1
refdes=C8
T 43300 43700 5 10 0 0 270 0 1
symversion=0.1
T 42100 43500 5 10 1 1 0 0 1
value=220p
}
C 42400 45000 1 270 0 capacitor-1.sym
{
T 43100 44800 5 10 0 0 270 0 1
device=CAPACITOR
T 42400 44500 5 10 1 1 180 0 1
refdes=C9
T 43300 44800 5 10 0 0 270 0 1
symversion=0.1
T 42100 44600 5 10 1 1 0 0 1
value=220p
}
C 42700 43600 1 0 0 gnd-1.sym
N 42800 43900 42600 43900 4
N 42600 43900 42600 44100 4
N 41600 42800 45300 42800 4
N 42600 42800 42600 43000 4
N 45300 43000 43000 43000 4
N 43000 43000 43000 45000 4
N 40600 45000 43000 45000 4
C 41700 44500 1 270 0 capacitor-1.sym
{
T 42400 44300 5 10 0 0 270 0 1
device=CAPACITOR
T 41800 43900 5 10 1 1 180 0 1
refdes=C10
T 42600 44300 5 10 0 0 270 0 1
symversion=0.1
T 41500 44200 5 10 1 1 0 0 1
value=22n
}
N 41900 43600 41900 42500 4
N 41900 44500 41900 45000 4
C 40700 42700 1 0 0 resistor-1.sym
{
T 41000 43100 5 10 0 0 0 0 1
device=RESISTOR
T 40900 42600 5 10 1 1 0 0 1
refdes=R9
T 41100 42900 5 10 1 1 0 0 1
value=1k
}
C 40700 44000 1 90 0 resistor-1.sym
{
T 40300 44300 5 10 0 0 90 0 1
device=RESISTOR
T 40900 44300 5 10 1 1 90 0 1
refdes=R10
T 40400 44300 5 10 1 1 90 0 1
value=1k
}
C 40700 45100 1 90 0 resistor-1.sym
{
T 40300 45400 5 10 0 0 90 0 1
device=RESISTOR
T 40900 45400 5 10 1 1 90 0 1
refdes=R11
T 40400 45400 5 10 1 1 90 0 1
value=2M
}
N 40600 44900 40600 45100 4
N 40700 42800 40600 42800 4
N 40600 42800 40600 44000 4
{
T 40550 43400 5 10 1 1 90 3 1
netname=TB_OUT
}
N 40600 46000 41500 46000 4
{
T 41050 46055 5 10 1 1 0 3 1
netname=TA
}
N 40500 48900 40300 48900 4
N 40500 49700 40300 49700 4
N 41400 48900 41900 48900 4
T 49900 41000 9 12 1 0 0 0 1
Pic Power Mtere
T 53800 40400 9 12 1 0 0 0 1
1.0
T 53800 40100 9 12 1 0 0 0 1
Paolo Achdjian
