{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 09:44:03 2019 " "Info: Processing started: Mon Jan 07 09:44:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off STATE -c STATE " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off STATE -c STATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state-bhv " "Info: Found design unit 1: state-bhv" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 state " "Info: Found entity 1: state" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "state " "Info: Elaborating entity \"state\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c state.vhd(25) " "Warning (10492): VHDL Process Statement warning at state.vhd(25): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c state.vhd(27) " "Warning (10492): VHDL Process Statement warning at state.vhd(27): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable state.vhd(28) " "Warning (10492): VHDL Process Statement warning at state.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 09:44:04 2019 " "Info: Processing ended: Mon Jan 07 09:44:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 09:44:05 2019 " "Info: Processing started: Mon Jan 07 09:44:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off STATE -c STATE " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off STATE -c STATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "STATE EP1K10TC100-1 " "Info: Automatically selected device EP1K10TC100-1 for design STATE" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Mon Jan 07 2019 09:44:05 " "Info: Started fitting attempt 1 on Mon Jan 07 2019 at 09:44:05" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 09:44:05 2019 " "Info: Processing ended: Mon Jan 07 09:44:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 09:44:07 2019 " "Info: Processing started: Mon Jan 07 09:44:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off STATE -c STATE " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off STATE -c STATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 09:44:07 2019 " "Info: Processing ended: Mon Jan 07 09:44:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 09:44:08 2019 " "Info: Processing started: Mon Jan 07 09:44:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off STATE -c STATE " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off STATE -c STATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "button " "Info: Assuming node \"button\" is an undefined clock" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 5 -1 0 } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "button" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 6 -1 0 } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "button register register enable enable 250.0 MHz Internal " "Info: Clock \"button\" Internal fmax is restricted to 250.0 MHz between source register \"enable\" and destination register \"enable\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.0 ns 2.0 ns 4.0 ns " "Info: fmax restricted to Clock High delay (2.0 ns) plus Clock Low delay (2.0 ns) : restricted to 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.500 ns + Longest register register " "Info: + Longest register to register delay is 0.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns enable 1 REG LC2_C8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C8; Fanout = 4; REG Node = 'enable'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.400 ns) 0.500 ns enable 2 REG LC2_C8 4 " "Info: 2: + IC(0.100 ns) + CELL(0.400 ns) = 0.500 ns; Loc. = LC2_C8; Fanout = 4; REG Node = 'enable'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { enable enable } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.400 ns ( 80.00 % ) " "Info: Total cell delay = 0.400 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 20.00 % ) " "Info: Total interconnect delay = 0.100 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { enable enable } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.500 ns" { enable {} enable {} } { 0.000ns 0.100ns } { 0.000ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "button destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"button\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns button 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'button'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns enable 2 REG LC2_C8 4 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_C8; Fanout = 4; REG Node = 'enable'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { button enable } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { button enable } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { button {} button~out {} enable {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "button source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"button\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns button 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'button'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns enable 2 REG LC2_C8 4 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_C8; Fanout = 4; REG Node = 'enable'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { button enable } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { button enable } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { button {} button~out {} enable {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { button enable } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { button {} button~out {} enable {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { enable enable } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.500 ns" { enable {} enable {} } { 0.000ns 0.100ns } { 0.000ns 0.400ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { button enable } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { button {} button~out {} enable {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { enable {} } {  } {  } "" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 32 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register flag c 250.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 250.0 MHz between source register \"flag\" and destination register \"c\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.0 ns 2.0 ns 4.0 ns " "Info: fmax restricted to Clock High delay (2.0 ns) plus Clock Low delay (2.0 ns) : restricted to 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.600 ns + Longest register register " "Info: + Longest register to register delay is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag 1 REG LC3_C8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_C8; Fanout = 1; REG Node = 'flag'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 0.900 ns process_0~1 2 COMB LC4_C8 1 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 0.900 ns; Loc. = LC4_C8; Fanout = 1; COMB Node = 'process_0~1'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { flag process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 1.600 ns c 3 REG LC1_C8 2 " "Info: 3: + IC(0.100 ns) + CELL(0.600 ns) = 1.600 ns; Loc. = LC1_C8; Fanout = 2; REG Node = 'c'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { process_0~1 c } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 87.50 % ) " "Info: Total cell delay = 1.400 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 12.50 % ) " "Info: Total interconnect delay = 0.200 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { flag process_0~1 c } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { flag {} process_0~1 {} c {} } { 0.000ns 0.100ns 0.100ns } { 0.000ns 0.800ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns CLK 1 CLK PIN_39 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns c 2 REG LC1_C8 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC1_C8; Fanout = 2; REG Node = 'c'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { CLK c } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK c } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} c {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns CLK 1 CLK PIN_39 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns flag 2 REG LC3_C8 1 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC3_C8; Fanout = 1; REG Node = 'flag'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { CLK flag } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK flag } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} flag {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK c } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} c {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK flag } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} flag {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { flag process_0~1 c } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { flag {} process_0~1 {} c {} } { 0.000ns 0.100ns 0.100ns } { 0.000ns 0.800ns 0.600ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK c } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} c {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK flag } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} flag {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { c {} } {  } {  } "" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK RST c 6.700 ns register " "Info: tco from clock \"CLK\" to destination pin \"RST\" through register \"c\" is 6.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 1.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns CLK 1 CLK PIN_39 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns c 2 REG LC1_C8 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC1_C8; Fanout = 2; REG Node = 'c'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { CLK c } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK c } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} c {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns + Longest register pin " "Info: + Longest register to pin delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c 1 REG LC1_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C8; Fanout = 2; REG Node = 'c'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.800 ns) 4.900 ns RST 2 PIN PIN_19 0 " "Info: 2: + IC(1.100 ns) + CELL(3.800 ns) = 4.900 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'RST'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { c RST } "NODE_NAME" } } { "state.vhd" "" { Text "D:/VHDL/end/state/state.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 77.55 % ) " "Info: Total cell delay = 3.800 ns ( 77.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 22.45 % ) " "Info: Total interconnect delay = 1.100 ns ( 22.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { c RST } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { c {} RST {} } { 0.000ns 1.100ns } { 0.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK c } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} c {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { c RST } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { c {} RST {} } { 0.000ns 1.100ns } { 0.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 09:44:08 2019 " "Info: Processing ended: Mon Jan 07 09:44:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
