// Seed: 2231042512
module module_0;
  initial begin : LABEL_0
    `define pp_1 0
    `pp_1 = `pp_1;
  end
  logic id_2;
  ;
  assign module_1.id_13 = 0;
  always_latch @(*) begin : LABEL_1
    id_2 <= id_2 - -1;
  end
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output tri0 id_3,
    output wand id_4,
    output wor id_5,
    output supply1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input uwire id_9,
    output wor id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri1 id_14,
    input supply0 id_15
);
  assign id_5 = id_15;
  module_0 modCall_1 ();
endmodule
