
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_2_27_6 (LogicCell40) [clk] -> lcout: 1.491 ns
     1.491 ns net_10542 (counter[0])
        t51 (LocalMux) I -> O: 1.099 ns
        inmux_1_27_10599_10612 (InMux) I -> O: 0.662 ns
        t6 (CascadeMux) I -> O: 0.000 ns
        lc40_1_27_0 (LogicCell40) in2 -> carryout: 0.609 ns
     3.861 ns t2
        lc40_1_27_1 (LogicCell40) carryin -> carryout: 0.278 ns
     4.140 ns net_10615 (counter_SB_DFF_Q_25_D_SB_LUT4_O_I3)
        lc40_1_27_2 (LogicCell40) carryin -> carryout: 0.278 ns
     4.418 ns net_10621 (counter_SB_DFF_Q_24_D_SB_LUT4_O_I3)
        lc40_1_27_3 (LogicCell40) carryin -> carryout: 0.278 ns
     4.696 ns net_10627 (counter_SB_DFF_Q_23_D_SB_LUT4_O_I3)
        lc40_1_27_4 (LogicCell40) carryin -> carryout: 0.278 ns
     4.974 ns net_10633 (counter_SB_DFF_Q_22_D_SB_LUT4_O_I3)
        lc40_1_27_5 (LogicCell40) carryin -> carryout: 0.278 ns
     5.252 ns net_10639 (counter_SB_DFF_Q_21_D_SB_LUT4_O_I3)
        lc40_1_27_6 (LogicCell40) carryin -> carryout: 0.278 ns
     5.530 ns net_10645 (counter_SB_DFF_Q_20_D_SB_LUT4_O_I3)
        lc40_1_27_7 (LogicCell40) carryin -> carryout: 0.278 ns
     5.808 ns net_10651 (counter_SB_DFF_Q_19_D_SB_LUT4_O_I3)
        t3 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_1_28_0 (LogicCell40) carryin -> carryout: 0.278 ns
     6.643 ns net_10756 (counter_SB_DFF_Q_18_D_SB_LUT4_O_I3)
        lc40_1_28_1 (LogicCell40) carryin -> carryout: 0.278 ns
     6.921 ns net_10762 (counter_SB_DFF_Q_17_D_SB_LUT4_O_I3)
        lc40_1_28_2 (LogicCell40) carryin -> carryout: 0.278 ns
     7.199 ns net_10768 (counter_SB_DFF_Q_16_D_SB_LUT4_O_I3)
        lc40_1_28_3 (LogicCell40) carryin -> carryout: 0.278 ns
     7.477 ns net_10774 (counter_SB_DFF_Q_15_D_SB_LUT4_O_I3)
        lc40_1_28_4 (LogicCell40) carryin -> carryout: 0.278 ns
     7.755 ns net_10780 (counter_SB_DFF_Q_14_D_SB_LUT4_O_I3)
        lc40_1_28_5 (LogicCell40) carryin -> carryout: 0.278 ns
     8.033 ns net_10786 (counter_SB_DFF_Q_13_D_SB_LUT4_O_I3)
        lc40_1_28_6 (LogicCell40) carryin -> carryout: 0.278 ns
     8.312 ns net_10792 (counter_SB_DFF_Q_12_D_SB_LUT4_O_I3)
        lc40_1_28_7 (LogicCell40) carryin -> carryout: 0.278 ns
     8.590 ns net_10798 (counter_SB_DFF_Q_11_D_SB_LUT4_O_I3)
        t4 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_1_29_0 (LogicCell40) carryin -> carryout: 0.278 ns
     9.424 ns net_10903 (counter_SB_DFF_Q_10_D_SB_LUT4_O_I3)
        lc40_1_29_1 (LogicCell40) carryin -> carryout: 0.278 ns
     9.702 ns net_10909 (counter_SB_DFF_Q_9_D_SB_LUT4_O_I3)
        lc40_1_29_2 (LogicCell40) carryin -> carryout: 0.278 ns
     9.980 ns net_10915 (counter_SB_DFF_Q_8_D_SB_LUT4_O_I3)
        lc40_1_29_3 (LogicCell40) carryin -> carryout: 0.278 ns
    10.258 ns net_10921 (counter_SB_DFF_Q_7_D_SB_LUT4_O_I3)
        lc40_1_29_4 (LogicCell40) carryin -> carryout: 0.278 ns
    10.537 ns net_10927 (counter_SB_DFF_Q_6_D_SB_LUT4_O_I3)
        lc40_1_29_5 (LogicCell40) carryin -> carryout: 0.278 ns
    10.815 ns net_10933 (counter_SB_DFF_Q_5_D_SB_LUT4_O_I3)
        lc40_1_29_6 (LogicCell40) carryin -> carryout: 0.278 ns
    11.093 ns net_10939 (counter_SB_DFF_Q_4_D_SB_LUT4_O_I3)
        lc40_1_29_7 (LogicCell40) carryin -> carryout: 0.278 ns
    11.371 ns net_10945 (counter_SB_DFF_Q_3_D_SB_LUT4_O_I3)
        t5 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_1_30_0 (LogicCell40) carryin -> carryout: 0.278 ns
    12.205 ns net_11050 (counter_SB_DFF_Q_2_D_SB_LUT4_O_I3)
        lc40_1_30_1 (LogicCell40) carryin -> carryout: 0.278 ns
    12.484 ns net_11056 (counter_SB_DFF_Q_1_D_SB_LUT4_O_I3)
        lc40_1_30_2 (LogicCell40) carryin -> carryout: 0.278 ns
    12.762 ns net_11062 (counter_SB_DFF_Q_D_SB_LUT4_O_I3)
        inmux_1_30_11062_11072 (InMux) I -> O: 0.662 ns
    13.424 ns net_11072 (counter_SB_DFF_Q_D_SB_LUT4_O_I3)
        lc40_1_30_3 (LogicCell40) in3 [setup]: 0.583 ns
    14.007 ns net_6283 (counter[27])

Resolvable net names on path:
     1.491 ns ..  3.252 ns counter[0]
     4.140 ns ..  4.140 ns counter_SB_DFF_Q_25_D_SB_LUT4_O_I3
     4.418 ns ..  4.418 ns counter_SB_DFF_Q_24_D_SB_LUT4_O_I3
     4.696 ns ..  4.696 ns counter_SB_DFF_Q_23_D_SB_LUT4_O_I3
     4.974 ns ..  4.974 ns counter_SB_DFF_Q_22_D_SB_LUT4_O_I3
     5.252 ns ..  5.252 ns counter_SB_DFF_Q_21_D_SB_LUT4_O_I3
     5.530 ns ..  5.530 ns counter_SB_DFF_Q_20_D_SB_LUT4_O_I3
     5.808 ns ..  6.365 ns counter_SB_DFF_Q_19_D_SB_LUT4_O_I3
     6.643 ns ..  6.643 ns counter_SB_DFF_Q_18_D_SB_LUT4_O_I3
     6.921 ns ..  6.921 ns counter_SB_DFF_Q_17_D_SB_LUT4_O_I3
     7.199 ns ..  7.199 ns counter_SB_DFF_Q_16_D_SB_LUT4_O_I3
     7.477 ns ..  7.477 ns counter_SB_DFF_Q_15_D_SB_LUT4_O_I3
     7.755 ns ..  7.755 ns counter_SB_DFF_Q_14_D_SB_LUT4_O_I3
     8.033 ns ..  8.033 ns counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
     8.312 ns ..  8.312 ns counter_SB_DFF_Q_12_D_SB_LUT4_O_I3
     8.590 ns ..  9.146 ns counter_SB_DFF_Q_11_D_SB_LUT4_O_I3
     9.424 ns ..  9.424 ns counter_SB_DFF_Q_10_D_SB_LUT4_O_I3
     9.702 ns ..  9.702 ns counter_SB_DFF_Q_9_D_SB_LUT4_O_I3
     9.980 ns ..  9.980 ns counter_SB_DFF_Q_8_D_SB_LUT4_O_I3
    10.258 ns .. 10.258 ns counter_SB_DFF_Q_7_D_SB_LUT4_O_I3
    10.537 ns .. 10.537 ns counter_SB_DFF_Q_6_D_SB_LUT4_O_I3
    10.815 ns .. 10.815 ns counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
    11.093 ns .. 11.093 ns counter_SB_DFF_Q_4_D_SB_LUT4_O_I3
    11.371 ns .. 11.927 ns counter_SB_DFF_Q_3_D_SB_LUT4_O_I3
    12.205 ns .. 12.205 ns counter_SB_DFF_Q_2_D_SB_LUT4_O_I3
    12.484 ns .. 12.484 ns counter_SB_DFF_Q_1_D_SB_LUT4_O_I3
    12.762 ns .. 13.424 ns counter_SB_DFF_Q_D_SB_LUT4_O_I3
                  lcout -> counter[27]

Total number of logic levels: 28
Total path delay: 14.01 ns (71.39 MHz)

