<stg><name>MixColumns</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="8" op_0_bw="32">
<![CDATA[
:0  %lhs_V_1 = alloca i8

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
:1  %rhs_V_1 = alloca i8

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
:2  %rhs_V_2 = alloca i8

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
:3  %rhs_V_5 = alloca i8

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %c_0 = phi i3 [ 0, %0 ], [ %c, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln97 = icmp eq i3 %c_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %c = add i3 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln97, label %5, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %zext_ln99 = zext i3 %c_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln108"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %r_0 = phi i3 [ 0, %.preheader.preheader ], [ %r, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln99 = icmp eq i3 %r_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %r = add i3 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln99, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:0  %tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="5">
<![CDATA[
:1  %zext_ln321 = zext i5 %tmp_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln321 = add i6 %zext_ln321, %zext_ln99

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln321_1 = zext i6 %add_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %state_V_addr = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln321_1

]]></Node>
<StgValue><ssdm name="state_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
:5  %a_0_V = load i8* %state_V_addr, align 1

]]></Node>
<StgValue><ssdm name="a_0_V"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="3">
<![CDATA[
:6  %trunc_ln321 = trunc i3 %r_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
:0  %lhs_V_1_load = load i8* %lhs_V_1

]]></Node>
<StgValue><ssdm name="lhs_V_1_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
:1  %rhs_V_1_load = load i8* %rhs_V_1

]]></Node>
<StgValue><ssdm name="rhs_V_1_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
:2  %rhs_V_2_load = load i8* %rhs_V_2

]]></Node>
<StgValue><ssdm name="rhs_V_2_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
:3  %rhs_V_5_load = load i8* %rhs_V_5

]]></Node>
<StgValue><ssdm name="rhs_V_5_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:4  %lhs_V = call fastcc i8 @gmul(i3 2, i8 %lhs_V_1_load)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:5  %rhs_V = call fastcc i8 @gmul(i3 3, i8 %rhs_V_1_load)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:9  %rhs_V_3 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_1_load)

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:10  %rhs_V_4 = call fastcc i8 @gmul(i3 3, i8 %rhs_V_2_load)

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:14  %rhs_V_6 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_2_load)

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:15  %rhs_V_7 = call fastcc i8 @gmul(i3 3, i8 %rhs_V_5_load)

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:19  %lhs_V_2 = call fastcc i8 @gmul(i3 3, i8 %lhs_V_1_load)

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:20  %rhs_V_8 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_5_load)

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
:5  %a_0_V = load i8* %state_V_addr, align 1

]]></Node>
<StgValue><ssdm name="a_0_V"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:7  switch i2 %trunc_ln321, label %branch3 [
    i2 0, label %..preheader.backedge_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln99"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2:0  store i8 %a_0_V, i8* %rhs_V_2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1:0  store i8 %a_0_V, i8* %rhs_V_1

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..preheader.backedge_crit_edge:0  store i8 %a_0_V, i8* %lhs_V_1

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
..preheader.backedge_crit_edge:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch3:0  store i8 %a_0_V, i8* %rhs_V_5

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:4  %lhs_V = call fastcc i8 @gmul(i3 2, i8 %lhs_V_1_load)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:5  %rhs_V = call fastcc i8 @gmul(i3 3, i8 %rhs_V_1_load)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %xor_ln1357 = xor i8 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="xor_ln1357"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %xor_ln1357_1 = xor i8 %rhs_V_2_load, %rhs_V_5_load

]]></Node>
<StgValue><ssdm name="xor_ln1357_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %ret_V = xor i8 %xor_ln1357_1, %xor_ln1357

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:9  %rhs_V_3 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_1_load)

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:10  %rhs_V_4 = call fastcc i8 @gmul(i3 3, i8 %rhs_V_2_load)

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %xor_ln1357_3 = xor i8 %rhs_V_5_load, %lhs_V_1_load

]]></Node>
<StgValue><ssdm name="xor_ln1357_3"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %xor_ln1357_4 = xor i8 %rhs_V_3, %rhs_V_4

]]></Node>
<StgValue><ssdm name="xor_ln1357_4"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %ret_V_1 = xor i8 %xor_ln1357_4, %xor_ln1357_3

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:14  %rhs_V_6 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_2_load)

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:15  %rhs_V_7 = call fastcc i8 @gmul(i3 3, i8 %rhs_V_5_load)

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %xor_ln1357_6 = xor i8 %rhs_V_1_load, %lhs_V_1_load

]]></Node>
<StgValue><ssdm name="xor_ln1357_6"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %xor_ln1357_7 = xor i8 %rhs_V_6, %rhs_V_7

]]></Node>
<StgValue><ssdm name="xor_ln1357_7"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %ret_V_2 = xor i8 %xor_ln1357_7, %xor_ln1357_6

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:19  %lhs_V_2 = call fastcc i8 @gmul(i3 3, i8 %lhs_V_1_load)

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8">
<![CDATA[
:20  %rhs_V_8 = call fastcc i8 @gmul(i3 2, i8 %rhs_V_5_load)

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %xor_ln1357_9 = xor i8 %rhs_V_2_load, %rhs_V_1_load

]]></Node>
<StgValue><ssdm name="xor_ln1357_9"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %xor_ln1357_10 = xor i8 %lhs_V_2, %rhs_V_8

]]></Node>
<StgValue><ssdm name="xor_ln1357_10"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %ret_V_3 = xor i8 %xor_ln1357_10, %xor_ln1357_9

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %3

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %r2_0 = phi i3 [ 0, %2 ], [ %r_1, %4 ]

]]></Node>
<StgValue><ssdm name="r2_0"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln106 = icmp eq i3 %r2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %r_1 = add i3 %r2_0, 1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln106, label %.loopexit.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:0  %tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r2_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="5">
<![CDATA[
:1  %zext_ln321_2 = zext i5 %tmp_5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln321_2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln321_1 = add i6 %zext_ln321_2, %zext_ln99

]]></Node>
<StgValue><ssdm name="add_ln321_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln321_3 = zext i6 %add_ln321_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_3"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %state_V_addr_4 = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln321_3

]]></Node>
<StgValue><ssdm name="state_V_addr_4"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="3">
<![CDATA[
:5  %trunc_ln321_1 = trunc i3 %r2_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:6  %tmp = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %ret_V, i8 %ret_V_1, i8 %ret_V_2, i8 %ret_V_3, i2 %trunc_ln321_1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:7  store i8 %tmp, i8* %state_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %3

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="101" name="state_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="103" from="StgValue_102" to="lhs_V_1" fromId="102" toId="7">
</dataflow>
<dataflow id="104" from="StgValue_102" to="rhs_V_1" fromId="102" toId="8">
</dataflow>
<dataflow id="105" from="StgValue_102" to="rhs_V_2" fromId="102" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_102" to="rhs_V_5" fromId="102" toId="10">
</dataflow>
<dataflow id="108" from="StgValue_107" to="c_0" fromId="107" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="br_ln97" to="c_0" fromId="11" toId="12">
</dataflow>
<dataflow id="110" from="c" to="c_0" fromId="15" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="br_ln0" to="c_0" fromId="90" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="112" from="c_0" to="icmp_ln97" fromId="12" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_113" to="icmp_ln97" fromId="113" toId="13">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="115" toId="14">
</dataflow>
<dataflow id="118" from="StgValue_117" to="empty" fromId="117" toId="14">
</dataflow>
<dataflow id="119" from="StgValue_117" to="empty" fromId="117" toId="14">
</dataflow>
<dataflow id="120" from="StgValue_117" to="empty" fromId="117" toId="14">
</dataflow>
<dataflow id="121" from="c_0" to="c" fromId="12" toId="15">
</dataflow>
<dataflow id="123" from="StgValue_122" to="c" fromId="122" toId="15">
</dataflow>
<dataflow id="124" from="icmp_ln97" to="br_ln97" fromId="13" toId="16">
</dataflow>
<dataflow id="125" from="c_0" to="zext_ln99" fromId="12" toId="17">
</dataflow>
<dataflow id="126" from="StgValue_107" to="r_0" fromId="107" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln99" to="r_0" fromId="18" toId="20">
</dataflow>
<dataflow id="128" from="r" to="r_0" fromId="23" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="br_ln0" to="r_0" fromId="54" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="130" from="r_0" to="icmp_ln99" fromId="20" toId="21">
</dataflow>
<dataflow id="131" from="StgValue_113" to="icmp_ln99" fromId="113" toId="21">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopTripCount" to="empty_29" fromId="115" toId="22">
</dataflow>
<dataflow id="133" from="StgValue_117" to="empty_29" fromId="117" toId="22">
</dataflow>
<dataflow id="134" from="StgValue_117" to="empty_29" fromId="117" toId="22">
</dataflow>
<dataflow id="135" from="StgValue_117" to="empty_29" fromId="117" toId="22">
</dataflow>
<dataflow id="136" from="r_0" to="r" fromId="20" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_122" to="r" fromId="122" toId="23">
</dataflow>
<dataflow id="138" from="icmp_ln99" to="br_ln99" fromId="21" toId="24">
</dataflow>
<dataflow id="140" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_4" fromId="139" toId="25">
</dataflow>
<dataflow id="141" from="r_0" to="tmp_4" fromId="20" toId="25">
</dataflow>
<dataflow id="143" from="StgValue_142" to="tmp_4" fromId="142" toId="25">
</dataflow>
<dataflow id="144" from="tmp_4" to="zext_ln321" fromId="25" toId="26">
</dataflow>
<dataflow id="145" from="zext_ln321" to="add_ln321" fromId="26" toId="27">
</dataflow>
<dataflow id="146" from="zext_ln99" to="add_ln321" fromId="17" toId="27">
</dataflow>
<dataflow id="147" from="add_ln321" to="zext_ln321_1" fromId="27" toId="28">
</dataflow>
<dataflow id="148" from="state_V" to="state_V_addr" fromId="101" toId="29">
</dataflow>
<dataflow id="150" from="StgValue_149" to="state_V_addr" fromId="149" toId="29">
</dataflow>
<dataflow id="151" from="zext_ln321_1" to="state_V_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="152" from="state_V_addr" to="a_0_V" fromId="29" toId="30">
</dataflow>
<dataflow id="153" from="r_0" to="trunc_ln321" fromId="20" toId="31">
</dataflow>
<dataflow id="154" from="lhs_V_1" to="lhs_V_1_load" fromId="7" toId="32">
</dataflow>
<dataflow id="155" from="rhs_V_1" to="rhs_V_1_load" fromId="8" toId="33">
</dataflow>
<dataflow id="156" from="rhs_V_2" to="rhs_V_2_load" fromId="9" toId="34">
</dataflow>
<dataflow id="157" from="rhs_V_5" to="rhs_V_5_load" fromId="10" toId="35">
</dataflow>
<dataflow id="159" from="gmul" to="lhs_V" fromId="158" toId="36">
</dataflow>
<dataflow id="161" from="StgValue_160" to="lhs_V" fromId="160" toId="36">
</dataflow>
<dataflow id="162" from="lhs_V_1_load" to="lhs_V" fromId="32" toId="36">
</dataflow>
<dataflow id="163" from="gmul" to="rhs_V" fromId="158" toId="37">
</dataflow>
<dataflow id="165" from="StgValue_164" to="rhs_V" fromId="164" toId="37">
</dataflow>
<dataflow id="166" from="rhs_V_1_load" to="rhs_V" fromId="33" toId="37">
</dataflow>
<dataflow id="167" from="gmul" to="rhs_V_3" fromId="158" toId="38">
</dataflow>
<dataflow id="168" from="StgValue_160" to="rhs_V_3" fromId="160" toId="38">
</dataflow>
<dataflow id="169" from="rhs_V_1_load" to="rhs_V_3" fromId="33" toId="38">
</dataflow>
<dataflow id="170" from="gmul" to="rhs_V_4" fromId="158" toId="39">
</dataflow>
<dataflow id="171" from="StgValue_164" to="rhs_V_4" fromId="164" toId="39">
</dataflow>
<dataflow id="172" from="rhs_V_2_load" to="rhs_V_4" fromId="34" toId="39">
</dataflow>
<dataflow id="173" from="gmul" to="rhs_V_6" fromId="158" toId="40">
</dataflow>
<dataflow id="174" from="StgValue_160" to="rhs_V_6" fromId="160" toId="40">
</dataflow>
<dataflow id="175" from="rhs_V_2_load" to="rhs_V_6" fromId="34" toId="40">
</dataflow>
<dataflow id="176" from="gmul" to="rhs_V_7" fromId="158" toId="41">
</dataflow>
<dataflow id="177" from="StgValue_164" to="rhs_V_7" fromId="164" toId="41">
</dataflow>
<dataflow id="178" from="rhs_V_5_load" to="rhs_V_7" fromId="35" toId="41">
</dataflow>
<dataflow id="179" from="gmul" to="lhs_V_2" fromId="158" toId="42">
</dataflow>
<dataflow id="180" from="StgValue_164" to="lhs_V_2" fromId="164" toId="42">
</dataflow>
<dataflow id="181" from="lhs_V_1_load" to="lhs_V_2" fromId="32" toId="42">
</dataflow>
<dataflow id="182" from="gmul" to="rhs_V_8" fromId="158" toId="43">
</dataflow>
<dataflow id="183" from="StgValue_160" to="rhs_V_8" fromId="160" toId="43">
</dataflow>
<dataflow id="184" from="rhs_V_5_load" to="rhs_V_8" fromId="35" toId="43">
</dataflow>
<dataflow id="185" from="state_V_addr" to="a_0_V" fromId="29" toId="44">
</dataflow>
<dataflow id="186" from="trunc_ln321" to="switch_ln99" fromId="31" toId="45">
</dataflow>
<dataflow id="187" from="StgValue_142" to="switch_ln99" fromId="142" toId="45">
</dataflow>
<dataflow id="189" from="StgValue_188" to="switch_ln99" fromId="188" toId="45">
</dataflow>
<dataflow id="191" from="StgValue_190" to="switch_ln99" fromId="190" toId="45">
</dataflow>
<dataflow id="192" from="a_0_V" to="store_ln99" fromId="44" toId="46">
</dataflow>
<dataflow id="193" from="rhs_V_2" to="store_ln99" fromId="9" toId="46">
</dataflow>
<dataflow id="194" from="a_0_V" to="store_ln99" fromId="44" toId="48">
</dataflow>
<dataflow id="195" from="rhs_V_1" to="store_ln99" fromId="8" toId="48">
</dataflow>
<dataflow id="196" from="a_0_V" to="store_ln99" fromId="44" toId="50">
</dataflow>
<dataflow id="197" from="lhs_V_1" to="store_ln99" fromId="7" toId="50">
</dataflow>
<dataflow id="198" from="a_0_V" to="store_ln99" fromId="44" toId="52">
</dataflow>
<dataflow id="199" from="rhs_V_5" to="store_ln99" fromId="10" toId="52">
</dataflow>
<dataflow id="200" from="gmul" to="lhs_V" fromId="158" toId="55">
</dataflow>
<dataflow id="201" from="StgValue_160" to="lhs_V" fromId="160" toId="55">
</dataflow>
<dataflow id="202" from="lhs_V_1_load" to="lhs_V" fromId="32" toId="55">
</dataflow>
<dataflow id="203" from="gmul" to="rhs_V" fromId="158" toId="56">
</dataflow>
<dataflow id="204" from="StgValue_164" to="rhs_V" fromId="164" toId="56">
</dataflow>
<dataflow id="205" from="rhs_V_1_load" to="rhs_V" fromId="33" toId="56">
</dataflow>
<dataflow id="206" from="rhs_V" to="xor_ln1357" fromId="56" toId="57">
</dataflow>
<dataflow id="207" from="lhs_V" to="xor_ln1357" fromId="55" toId="57">
</dataflow>
<dataflow id="208" from="rhs_V_2_load" to="xor_ln1357_1" fromId="34" toId="58">
</dataflow>
<dataflow id="209" from="rhs_V_5_load" to="xor_ln1357_1" fromId="35" toId="58">
</dataflow>
<dataflow id="210" from="xor_ln1357_1" to="ret_V" fromId="58" toId="59">
</dataflow>
<dataflow id="211" from="xor_ln1357" to="ret_V" fromId="57" toId="59">
</dataflow>
<dataflow id="212" from="gmul" to="rhs_V_3" fromId="158" toId="60">
</dataflow>
<dataflow id="213" from="StgValue_160" to="rhs_V_3" fromId="160" toId="60">
</dataflow>
<dataflow id="214" from="rhs_V_1_load" to="rhs_V_3" fromId="33" toId="60">
</dataflow>
<dataflow id="215" from="gmul" to="rhs_V_4" fromId="158" toId="61">
</dataflow>
<dataflow id="216" from="StgValue_164" to="rhs_V_4" fromId="164" toId="61">
</dataflow>
<dataflow id="217" from="rhs_V_2_load" to="rhs_V_4" fromId="34" toId="61">
</dataflow>
<dataflow id="218" from="rhs_V_5_load" to="xor_ln1357_3" fromId="35" toId="62">
</dataflow>
<dataflow id="219" from="lhs_V_1_load" to="xor_ln1357_3" fromId="32" toId="62">
</dataflow>
<dataflow id="220" from="rhs_V_3" to="xor_ln1357_4" fromId="60" toId="63">
</dataflow>
<dataflow id="221" from="rhs_V_4" to="xor_ln1357_4" fromId="61" toId="63">
</dataflow>
<dataflow id="222" from="xor_ln1357_4" to="ret_V_1" fromId="63" toId="64">
</dataflow>
<dataflow id="223" from="xor_ln1357_3" to="ret_V_1" fromId="62" toId="64">
</dataflow>
<dataflow id="224" from="gmul" to="rhs_V_6" fromId="158" toId="65">
</dataflow>
<dataflow id="225" from="StgValue_160" to="rhs_V_6" fromId="160" toId="65">
</dataflow>
<dataflow id="226" from="rhs_V_2_load" to="rhs_V_6" fromId="34" toId="65">
</dataflow>
<dataflow id="227" from="gmul" to="rhs_V_7" fromId="158" toId="66">
</dataflow>
<dataflow id="228" from="StgValue_164" to="rhs_V_7" fromId="164" toId="66">
</dataflow>
<dataflow id="229" from="rhs_V_5_load" to="rhs_V_7" fromId="35" toId="66">
</dataflow>
<dataflow id="230" from="rhs_V_1_load" to="xor_ln1357_6" fromId="33" toId="67">
</dataflow>
<dataflow id="231" from="lhs_V_1_load" to="xor_ln1357_6" fromId="32" toId="67">
</dataflow>
<dataflow id="232" from="rhs_V_6" to="xor_ln1357_7" fromId="65" toId="68">
</dataflow>
<dataflow id="233" from="rhs_V_7" to="xor_ln1357_7" fromId="66" toId="68">
</dataflow>
<dataflow id="234" from="xor_ln1357_7" to="ret_V_2" fromId="68" toId="69">
</dataflow>
<dataflow id="235" from="xor_ln1357_6" to="ret_V_2" fromId="67" toId="69">
</dataflow>
<dataflow id="236" from="gmul" to="lhs_V_2" fromId="158" toId="70">
</dataflow>
<dataflow id="237" from="StgValue_164" to="lhs_V_2" fromId="164" toId="70">
</dataflow>
<dataflow id="238" from="lhs_V_1_load" to="lhs_V_2" fromId="32" toId="70">
</dataflow>
<dataflow id="239" from="gmul" to="rhs_V_8" fromId="158" toId="71">
</dataflow>
<dataflow id="240" from="StgValue_160" to="rhs_V_8" fromId="160" toId="71">
</dataflow>
<dataflow id="241" from="rhs_V_5_load" to="rhs_V_8" fromId="35" toId="71">
</dataflow>
<dataflow id="242" from="rhs_V_2_load" to="xor_ln1357_9" fromId="34" toId="72">
</dataflow>
<dataflow id="243" from="rhs_V_1_load" to="xor_ln1357_9" fromId="33" toId="72">
</dataflow>
<dataflow id="244" from="lhs_V_2" to="xor_ln1357_10" fromId="70" toId="73">
</dataflow>
<dataflow id="245" from="rhs_V_8" to="xor_ln1357_10" fromId="71" toId="73">
</dataflow>
<dataflow id="246" from="xor_ln1357_10" to="ret_V_3" fromId="73" toId="74">
</dataflow>
<dataflow id="247" from="xor_ln1357_9" to="ret_V_3" fromId="72" toId="74">
</dataflow>
<dataflow id="248" from="StgValue_107" to="r2_0" fromId="107" toId="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="br_ln106" to="r2_0" fromId="75" toId="76">
</dataflow>
<dataflow id="250" from="r_1" to="r2_0" fromId="79" toId="76">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="br_ln106" to="r2_0" fromId="89" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="252" from="r2_0" to="icmp_ln106" fromId="76" toId="77">
</dataflow>
<dataflow id="253" from="StgValue_113" to="icmp_ln106" fromId="113" toId="77">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecLoopTripCount" to="empty_30" fromId="115" toId="78">
</dataflow>
<dataflow id="255" from="StgValue_117" to="empty_30" fromId="117" toId="78">
</dataflow>
<dataflow id="256" from="StgValue_117" to="empty_30" fromId="117" toId="78">
</dataflow>
<dataflow id="257" from="StgValue_117" to="empty_30" fromId="117" toId="78">
</dataflow>
<dataflow id="258" from="r2_0" to="r_1" fromId="76" toId="79">
</dataflow>
<dataflow id="259" from="StgValue_122" to="r_1" fromId="122" toId="79">
</dataflow>
<dataflow id="260" from="icmp_ln106" to="br_ln106" fromId="77" toId="80">
</dataflow>
<dataflow id="261" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_5" fromId="139" toId="81">
</dataflow>
<dataflow id="262" from="r2_0" to="tmp_5" fromId="76" toId="81">
</dataflow>
<dataflow id="263" from="StgValue_142" to="tmp_5" fromId="142" toId="81">
</dataflow>
<dataflow id="264" from="tmp_5" to="zext_ln321_2" fromId="81" toId="82">
</dataflow>
<dataflow id="265" from="zext_ln321_2" to="add_ln321_1" fromId="82" toId="83">
</dataflow>
<dataflow id="266" from="zext_ln99" to="add_ln321_1" fromId="17" toId="83">
</dataflow>
<dataflow id="267" from="add_ln321_1" to="zext_ln321_3" fromId="83" toId="84">
</dataflow>
<dataflow id="268" from="state_V" to="state_V_addr_4" fromId="101" toId="85">
</dataflow>
<dataflow id="269" from="StgValue_149" to="state_V_addr_4" fromId="149" toId="85">
</dataflow>
<dataflow id="270" from="zext_ln321_3" to="state_V_addr_4" fromId="84" toId="85">
</dataflow>
<dataflow id="271" from="r2_0" to="trunc_ln321_1" fromId="76" toId="86">
</dataflow>
<dataflow id="273" from="_ssdm_op_Mux.ap_auto.4i8.i2" to="tmp" fromId="272" toId="87">
</dataflow>
<dataflow id="274" from="ret_V" to="tmp" fromId="59" toId="87">
</dataflow>
<dataflow id="275" from="ret_V_1" to="tmp" fromId="64" toId="87">
</dataflow>
<dataflow id="276" from="ret_V_2" to="tmp" fromId="69" toId="87">
</dataflow>
<dataflow id="277" from="ret_V_3" to="tmp" fromId="74" toId="87">
</dataflow>
<dataflow id="278" from="trunc_ln321_1" to="tmp" fromId="86" toId="87">
</dataflow>
<dataflow id="279" from="tmp" to="store_ln106" fromId="87" toId="88">
</dataflow>
<dataflow id="280" from="state_V_addr_4" to="store_ln106" fromId="85" toId="88">
</dataflow>
<dataflow id="281" from="icmp_ln97" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="282" from="icmp_ln99" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="283" from="trunc_ln321" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="284" from="icmp_ln106" to="StgValue_6" fromId="77" toId="6">
</dataflow>
</dataflows>


</stg>
