Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 05:24:19 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-16  Warning   Large setup violation                       3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.229      -19.805                     33                 1058        0.023        0.000                      0                 1058        3.750        0.000                       0                   427  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.229      -19.805                     33                 1054        0.023        0.000                      0                 1054        3.750        0.000                       0                   427  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.824        0.000                      0                    4        1.377        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           33  Failing Endpoints,  Worst Slack       -1.229ns,  Total Violation      -19.805ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.229ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.105ns  (logic 2.591ns (23.331%)  route 8.514ns (76.669%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=103, routed)         1.241     6.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  sm/ram_reg_i_298/O
                         net (fo=1, routed)           0.742     7.751    sm/ram_reg_i_298_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.433     8.308    sm/ram_reg_i_253_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_153/O
                         net (fo=26, routed)          0.825     9.257    L_reg/M_sm_ra1[1]
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.381 f  L_reg/ram_reg_i_74/O
                         net (fo=3, routed)           0.751    10.132    L_reg/ram_reg_i_74_n_0
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.256 f  L_reg/ram_reg_i_23/O
                         net (fo=10, routed)          0.860    11.116    sm/M_sm_rd1[10]
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.240 r  sm/ram_reg_i_266/O
                         net (fo=2, routed)           0.669    11.909    sm/ram_reg_i_266_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.429 r  sm/ram_reg_i_216/CO[2]
                         net (fo=1, routed)           0.495    12.924    sm/alum/data5
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.313    13.237 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.303    13.540    sm/ram_reg_i_106_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.664 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.772    14.436    sm/M_alum_out[0]
    SLICE_X39Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.560 r  sm/D_states_q[2]_i_11/O
                         net (fo=1, routed)           0.437    14.997    sm/D_states_q[2]_i_11_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I4_O)        0.124    15.121 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.473    15.594    sm/D_states_q[2]_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.718 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.512    16.230    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X40Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.422    14.826    sm/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)       -0.047    15.002    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -16.230    
  -------------------------------------------------------------------
                         slack                                 -1.229    

Slack (VIOLATED) :        -1.105ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.119ns  (logic 2.591ns (23.303%)  route 8.528ns (76.697%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=103, routed)         1.241     6.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  sm/ram_reg_i_298/O
                         net (fo=1, routed)           0.742     7.751    sm/ram_reg_i_298_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.433     8.308    sm/ram_reg_i_253_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_153/O
                         net (fo=26, routed)          0.825     9.257    L_reg/M_sm_ra1[1]
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.381 f  L_reg/ram_reg_i_74/O
                         net (fo=3, routed)           0.751    10.132    L_reg/ram_reg_i_74_n_0
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.256 f  L_reg/ram_reg_i_23/O
                         net (fo=10, routed)          0.860    11.116    sm/M_sm_rd1[10]
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.240 r  sm/ram_reg_i_266/O
                         net (fo=2, routed)           0.669    11.909    sm/ram_reg_i_266_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.429 r  sm/ram_reg_i_216/CO[2]
                         net (fo=1, routed)           0.495    12.924    sm/alum/data5
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.313    13.237 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.303    13.540    sm/ram_reg_i_106_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.664 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.822    14.486    sm/M_alum_out[0]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.610 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.464    15.074    sm/D_states_q[3]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.198 f  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.922    16.120    sm/D_states_q[3]_i_3_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.244 r  sm/D_states_q[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    16.244    sm/D_states_q[3]_rep__1_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.420    14.824    sm/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.273    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.077    15.139    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -16.244    
  -------------------------------------------------------------------
                         slack                                 -1.105    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.030ns  (logic 2.591ns (23.490%)  route 8.439ns (76.510%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=103, routed)         1.241     6.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  sm/ram_reg_i_298/O
                         net (fo=1, routed)           0.742     7.751    sm/ram_reg_i_298_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.433     8.308    sm/ram_reg_i_253_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_153/O
                         net (fo=26, routed)          0.825     9.257    L_reg/M_sm_ra1[1]
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.381 f  L_reg/ram_reg_i_74/O
                         net (fo=3, routed)           0.751    10.132    L_reg/ram_reg_i_74_n_0
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.256 f  L_reg/ram_reg_i_23/O
                         net (fo=10, routed)          0.860    11.116    sm/M_sm_rd1[10]
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.240 r  sm/ram_reg_i_266/O
                         net (fo=2, routed)           0.669    11.909    sm/ram_reg_i_266_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.429 r  sm/ram_reg_i_216/CO[2]
                         net (fo=1, routed)           0.495    12.924    sm/alum/data5
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.313    13.237 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.303    13.540    sm/ram_reg_i_106_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.664 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.822    14.486    sm/M_alum_out[0]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.610 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.464    15.074    sm/D_states_q[3]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.198 f  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.833    16.031    sm/D_states_q[3]_i_3_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    16.155 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000    16.155    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X46Y79         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X46Y79         FDRE (Setup_fdre_C_D)        0.081    15.135    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -16.155    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -0.981ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.002ns  (logic 2.591ns (23.551%)  route 8.411ns (76.449%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=103, routed)         1.241     6.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  sm/ram_reg_i_298/O
                         net (fo=1, routed)           0.742     7.751    sm/ram_reg_i_298_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.433     8.308    sm/ram_reg_i_253_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_153/O
                         net (fo=26, routed)          0.825     9.257    L_reg/M_sm_ra1[1]
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.381 f  L_reg/ram_reg_i_74/O
                         net (fo=3, routed)           0.751    10.132    L_reg/ram_reg_i_74_n_0
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.256 f  L_reg/ram_reg_i_23/O
                         net (fo=10, routed)          0.860    11.116    sm/M_sm_rd1[10]
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.240 r  sm/ram_reg_i_266/O
                         net (fo=2, routed)           0.669    11.909    sm/ram_reg_i_266_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.429 r  sm/ram_reg_i_216/CO[2]
                         net (fo=1, routed)           0.495    12.924    sm/alum/data5
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.313    13.237 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.303    13.540    sm/ram_reg_i_106_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.664 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.756    14.420    sm/M_alum_out[0]
    SLICE_X37Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.544 r  sm/D_states_q[1]_i_18/O
                         net (fo=1, routed)           0.455    14.998    sm/D_states_q[1]_i_18_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I4_O)        0.124    15.122 r  sm/D_states_q[1]_i_4/O
                         net (fo=4, routed)           0.880    16.003    sm/D_states_q[1]_i_4_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I2_O)        0.124    16.127 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    16.127    sm/D_states_d__0[1]
    SLICE_X38Y78         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.423    14.827    sm/clk_IBUF_BUFG
    SLICE_X38Y78         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X38Y78         FDRE (Setup_fdre_C_D)        0.081    15.146    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -16.127    
  -------------------------------------------------------------------
                         slack                                 -0.981    

Slack (VIOLATED) :        -0.972ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.591ns (23.707%)  route 8.338ns (76.293%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=103, routed)         1.241     6.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  sm/ram_reg_i_298/O
                         net (fo=1, routed)           0.742     7.751    sm/ram_reg_i_298_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.433     8.308    sm/ram_reg_i_253_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_153/O
                         net (fo=26, routed)          0.825     9.257    L_reg/M_sm_ra1[1]
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.381 f  L_reg/ram_reg_i_74/O
                         net (fo=3, routed)           0.751    10.132    L_reg/ram_reg_i_74_n_0
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.256 f  L_reg/ram_reg_i_23/O
                         net (fo=10, routed)          0.860    11.116    sm/M_sm_rd1[10]
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.240 r  sm/ram_reg_i_266/O
                         net (fo=2, routed)           0.669    11.909    sm/ram_reg_i_266_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.429 r  sm/ram_reg_i_216/CO[2]
                         net (fo=1, routed)           0.495    12.924    sm/alum/data5
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.313    13.237 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.303    13.540    sm/ram_reg_i_106_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.664 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.772    14.436    sm/M_alum_out[0]
    SLICE_X39Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.560 r  sm/D_states_q[2]_i_11/O
                         net (fo=1, routed)           0.437    14.997    sm/D_states_q[2]_i_11_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I4_O)        0.124    15.121 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.809    15.930    sm/D_states_q[2]_i_2_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.054 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    16.054    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.426    14.830    sm/clk_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.029    15.082    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -16.054    
  -------------------------------------------------------------------
                         slack                                 -0.972    

Slack (VIOLATED) :        -0.972ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.986ns  (logic 2.591ns (23.584%)  route 8.395ns (76.416%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=103, routed)         1.241     6.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  sm/ram_reg_i_298/O
                         net (fo=1, routed)           0.742     7.751    sm/ram_reg_i_298_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.433     8.308    sm/ram_reg_i_253_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_153/O
                         net (fo=26, routed)          0.825     9.257    L_reg/M_sm_ra1[1]
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.381 f  L_reg/ram_reg_i_74/O
                         net (fo=3, routed)           0.751    10.132    L_reg/ram_reg_i_74_n_0
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.256 f  L_reg/ram_reg_i_23/O
                         net (fo=10, routed)          0.860    11.116    sm/M_sm_rd1[10]
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.240 r  sm/ram_reg_i_266/O
                         net (fo=2, routed)           0.669    11.909    sm/ram_reg_i_266_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.429 r  sm/ram_reg_i_216/CO[2]
                         net (fo=1, routed)           0.495    12.924    sm/alum/data5
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.313    13.237 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.303    13.540    sm/ram_reg_i_106_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.664 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.822    14.486    sm/M_alum_out[0]
    SLICE_X42Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.610 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.464    15.074    sm/D_states_q[3]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.198 f  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.790    15.987    sm/D_states_q[3]_i_3_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.124    16.111 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000    16.111    sm/D_states_d__0[3]
    SLICE_X38Y77         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.421    14.825    sm/clk_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)        0.077    15.140    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                 -0.972    

Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.702ns  (logic 2.684ns (25.079%)  route 8.018ns (74.921%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=103, routed)         1.241     6.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  sm/ram_reg_i_298/O
                         net (fo=1, routed)           0.742     7.751    sm/ram_reg_i_298_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.433     8.308    sm/ram_reg_i_253_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_153/O
                         net (fo=26, routed)          0.825     9.257    L_reg/M_sm_ra1[1]
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.381 f  L_reg/ram_reg_i_74/O
                         net (fo=3, routed)           0.751    10.132    L_reg/ram_reg_i_74_n_0
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.256 f  L_reg/ram_reg_i_23/O
                         net (fo=10, routed)          0.860    11.116    sm/M_sm_rd1[10]
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.240 r  sm/ram_reg_i_266/O
                         net (fo=2, routed)           0.669    11.909    sm/ram_reg_i_266_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.429 r  sm/ram_reg_i_216/CO[2]
                         net (fo=1, routed)           0.495    12.924    sm/alum/data5
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.313    13.237 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.303    13.540    sm/ram_reg_i_106_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.664 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.788    14.452    sm/M_alum_out[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.124    14.576 r  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.406    14.982    sm/D_states_q[0]_i_10_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    15.106 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    15.106    sm/D_states_q[0]_i_3_n_0
    SLICE_X39Y78         MUXF7 (Prop_muxf7_I1_O)      0.217    15.323 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.504    15.827    sm/D_states_d__0[0]
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.424    14.828    sm/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.297    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X38Y80         FDRE (Setup_fdre_C_D)       -0.206    14.884    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -15.827    
  -------------------------------------------------------------------
                         slack                                 -0.944    

Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.612ns  (logic 2.684ns (25.293%)  route 7.928ns (74.707%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=103, routed)         1.241     6.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  sm/ram_reg_i_298/O
                         net (fo=1, routed)           0.742     7.751    sm/ram_reg_i_298_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.433     8.308    sm/ram_reg_i_253_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_153/O
                         net (fo=26, routed)          0.825     9.257    L_reg/M_sm_ra1[1]
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.381 f  L_reg/ram_reg_i_74/O
                         net (fo=3, routed)           0.751    10.132    L_reg/ram_reg_i_74_n_0
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.256 f  L_reg/ram_reg_i_23/O
                         net (fo=10, routed)          0.860    11.116    sm/M_sm_rd1[10]
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.240 r  sm/ram_reg_i_266/O
                         net (fo=2, routed)           0.669    11.909    sm/ram_reg_i_266_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.429 r  sm/ram_reg_i_216/CO[2]
                         net (fo=1, routed)           0.495    12.924    sm/alum/data5
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.313    13.237 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.303    13.540    sm/ram_reg_i_106_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.664 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.788    14.452    sm/M_alum_out[0]
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.124    14.576 r  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.406    14.982    sm/D_states_q[0]_i_10_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    15.106 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    15.106    sm/D_states_q[0]_i_3_n_0
    SLICE_X39Y78         MUXF7 (Prop_muxf7_I1_O)      0.217    15.323 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.414    15.737    sm/D_states_d__0[0]
    SLICE_X38Y78         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.423    14.827    sm/clk_IBUF_BUFG
    SLICE_X38Y78         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.273    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X38Y78         FDRE (Setup_fdre_C_D)       -0.203    14.862    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.858ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 2.591ns (24.142%)  route 8.141ns (75.858%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=103, routed)         1.241     6.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  sm/ram_reg_i_298/O
                         net (fo=1, routed)           0.742     7.751    sm/ram_reg_i_298_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.433     8.308    sm/ram_reg_i_253_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_153/O
                         net (fo=26, routed)          0.825     9.257    L_reg/M_sm_ra1[1]
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.381 f  L_reg/ram_reg_i_74/O
                         net (fo=3, routed)           0.751    10.132    L_reg/ram_reg_i_74_n_0
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.256 f  L_reg/ram_reg_i_23/O
                         net (fo=10, routed)          0.860    11.116    sm/M_sm_rd1[10]
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.240 r  sm/ram_reg_i_266/O
                         net (fo=2, routed)           0.669    11.909    sm/ram_reg_i_266_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.429 r  sm/ram_reg_i_216/CO[2]
                         net (fo=1, routed)           0.495    12.924    sm/alum/data5
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.313    13.237 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.303    13.540    sm/ram_reg_i_106_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.664 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.562    14.225    sm/M_alum_out[0]
    SLICE_X38Y81         LUT2 (Prop_lut2_I0_O)        0.124    14.349 r  sm/D_states_q[7]_i_32/O
                         net (fo=2, routed)           0.287    14.636    sm/D_states_q[7]_i_32_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.760 r  sm/D_states_q[6]_i_2/O
                         net (fo=3, routed)           0.505    15.265    sm/D_states_q[6]_i_2_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.389 r  sm/D_states_q[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.468    15.857    sm/D_states_q[6]_rep__0_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.425    14.829    sm/clk_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.273    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.067    15.000    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -15.857    
  -------------------------------------------------------------------
                         slack                                 -0.858    

Slack (VIOLATED) :        -0.841ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.796ns  (logic 2.591ns (23.999%)  route 8.205ns (76.001%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=103, routed)         1.241     6.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  sm/ram_reg_i_298/O
                         net (fo=1, routed)           0.742     7.751    sm/ram_reg_i_298_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.433     8.308    sm/ram_reg_i_253_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_153/O
                         net (fo=26, routed)          0.825     9.257    L_reg/M_sm_ra1[1]
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.381 f  L_reg/ram_reg_i_74/O
                         net (fo=3, routed)           0.751    10.132    L_reg/ram_reg_i_74_n_0
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.256 f  L_reg/ram_reg_i_23/O
                         net (fo=10, routed)          0.860    11.116    sm/M_sm_rd1[10]
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.240 r  sm/ram_reg_i_266/O
                         net (fo=2, routed)           0.669    11.909    sm/ram_reg_i_266_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.429 r  sm/ram_reg_i_216/CO[2]
                         net (fo=1, routed)           0.495    12.924    sm/alum/data5
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.313    13.237 r  sm/ram_reg_i_106/O
                         net (fo=1, routed)           0.303    13.540    sm/ram_reg_i_106_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.664 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.756    14.420    sm/M_alum_out[0]
    SLICE_X37Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.544 r  sm/D_states_q[1]_i_18/O
                         net (fo=1, routed)           0.455    14.998    sm/D_states_q[1]_i_18_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I4_O)        0.124    15.122 r  sm/D_states_q[1]_i_4/O
                         net (fo=4, routed)           0.675    15.797    sm/D_states_q[1]_i_4_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.921 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    15.921    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X40Y77         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.423    14.827    sm/clk_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031    15.081    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -15.921    
  -------------------------------------------------------------------
                         slack                                 -0.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.875    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.853     2.042    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.875    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.853     2.042    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.875    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.853     2.042    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.875    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.853     2.042    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.583     1.527    sr3/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.896    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.850     2.040    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.583     1.527    sr3/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.896    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.850     2.040    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.583     1.527    sr3/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.896    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.850     2.040    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.583     1.527    sr3/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.896    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.850     2.040    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.840%)  route 0.239ns (65.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.239     1.896    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.853     2.042    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.797    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.840%)  route 0.239ns (65.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.239     1.896    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.853     2.042    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y81         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.797    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y82   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y78   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y77   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y82   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y82   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y82   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y82   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.580ns (15.192%)  route 3.238ns (84.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=101, routed)         2.693     8.270    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.545     8.939    fifo_reset_cond/AS[0]
    SLICE_X60Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.497    14.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.763    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.580ns (15.192%)  route 3.238ns (84.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=101, routed)         2.693     8.270    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.545     8.939    fifo_reset_cond/AS[0]
    SLICE_X60Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.497    14.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.763    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.580ns (15.192%)  route 3.238ns (84.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=101, routed)         2.693     8.270    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.545     8.939    fifo_reset_cond/AS[0]
    SLICE_X60Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.497    14.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.763    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.580ns (15.192%)  route 3.238ns (84.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=101, routed)         2.693     8.270    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.545     8.939    fifo_reset_cond/AS[0]
    SLICE_X60Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.497    14.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.763    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.231ns (16.838%)  route 1.141ns (83.162%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         0.250     1.887    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.932 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.707     2.639    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.684 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.868    fifo_reset_cond/AS[0]
    SLICE_X60Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.491    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.231ns (16.838%)  route 1.141ns (83.162%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         0.250     1.887    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.932 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.707     2.639    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.684 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.868    fifo_reset_cond/AS[0]
    SLICE_X60Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.491    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.231ns (16.838%)  route 1.141ns (83.162%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         0.250     1.887    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.932 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.707     2.639    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.684 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.868    fifo_reset_cond/AS[0]
    SLICE_X60Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.491    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.231ns (16.838%)  route 1.141ns (83.162%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         0.250     1.887    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.932 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.707     2.639    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.684 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.868    fifo_reset_cond/AS[0]
    SLICE_X60Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.491    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  1.377    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.092ns  (logic 11.582ns (33.974%)  route 22.509ns (66.026%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.534     5.118    L_reg/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     5.537 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          1.033     6.570    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X39Y73         LUT3 (Prop_lut3_I0_O)        0.299     6.869 r  L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.085     7.955    L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I1_O)        0.150     8.105 r  L_reg/L_3f76fcef_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.845     8.950    L_reg/L_3f76fcef_remainder0__0_carry_i_18__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.356     9.306 r  L_reg/L_3f76fcef_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.289    10.595    L_reg/L_3f76fcef_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.348    10.943 r  L_reg/L_3f76fcef_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.446    11.389    L_reg/L_3f76fcef_remainder0__0_carry_i_14__0_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.513 r  L_reg/L_3f76fcef_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.983    12.495    L_reg/L_3f76fcef_remainder0__0_carry_i_10__0_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.619 r  L_reg/L_3f76fcef_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.619    timerseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.169 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.169    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.283    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.522 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.037    14.559    L_reg/L_3f76fcef_remainder0_1[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.861 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.422    16.284    L_reg/i__carry_i_20__2_n_0
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.152    16.436 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.802    17.238    L_reg/i__carry_i_31__0_n_0
    SLICE_X31Y74         LUT6 (Prop_lut6_I0_O)        0.326    17.564 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           0.654    18.217    L_reg/i__carry_i_14__2_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.341 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.753    19.094    L_reg/i__carry_i_35__0_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.218 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.692    19.910    L_reg/i__carry_i_16__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.124    20.034 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.667    20.700    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X33Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.824 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.824    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.356 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.356    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.690 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.939    22.630    L_reg/L_3f76fcef_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X32Y71         LUT5 (Prop_lut5_I4_O)        0.303    22.933 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.842    23.775    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.152    23.927 f  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.978    24.905    L_reg/i__carry_i_12__1_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.326    25.231 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.287    25.518    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I3_O)        0.124    25.642 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.773    26.414    L_reg/i__carry_i_12__1_n_0
    SLICE_X31Y69         LUT4 (Prop_lut4_I1_O)        0.124    26.538 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    27.107    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X30Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.627 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.627    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.744 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.744    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.059 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.684    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.307    28.991 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    29.254    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.378 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.828    30.206    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.330 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.594    30.924    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.048 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.307    31.355    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.479 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.857    32.336    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y70         LUT4 (Prop_lut4_I2_O)        0.150    32.486 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.940    35.426    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.783    39.210 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.210    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.922ns  (logic 11.193ns (32.996%)  route 22.729ns (67.004%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.534     5.118    L_reg/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     5.537 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          1.033     6.570    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X39Y73         LUT3 (Prop_lut3_I0_O)        0.299     6.869 r  L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.085     7.955    L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I1_O)        0.150     8.105 r  L_reg/L_3f76fcef_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.845     8.950    L_reg/L_3f76fcef_remainder0__0_carry_i_18__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.356     9.306 r  L_reg/L_3f76fcef_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.289    10.595    L_reg/L_3f76fcef_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.348    10.943 r  L_reg/L_3f76fcef_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.446    11.389    L_reg/L_3f76fcef_remainder0__0_carry_i_14__0_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.513 r  L_reg/L_3f76fcef_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.983    12.495    L_reg/L_3f76fcef_remainder0__0_carry_i_10__0_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.619 r  L_reg/L_3f76fcef_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.619    timerseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.169 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.169    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.283    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.522 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.037    14.559    L_reg/L_3f76fcef_remainder0_1[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.861 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.422    16.284    L_reg/i__carry_i_20__2_n_0
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.152    16.436 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.802    17.238    L_reg/i__carry_i_31__0_n_0
    SLICE_X31Y74         LUT6 (Prop_lut6_I0_O)        0.326    17.564 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           0.654    18.217    L_reg/i__carry_i_14__2_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.341 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.753    19.094    L_reg/i__carry_i_35__0_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.218 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.692    19.910    L_reg/i__carry_i_16__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.124    20.034 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.667    20.700    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X33Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.824 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.824    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.356 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.356    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.690 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.939    22.630    L_reg/L_3f76fcef_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X32Y71         LUT5 (Prop_lut5_I4_O)        0.303    22.933 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.842    23.775    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.152    23.927 f  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.978    24.905    L_reg/i__carry_i_12__1_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.326    25.231 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.287    25.518    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I3_O)        0.124    25.642 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.773    26.414    L_reg/i__carry_i_12__1_n_0
    SLICE_X31Y69         LUT4 (Prop_lut4_I1_O)        0.124    26.538 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    27.107    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X30Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.627 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.627    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.744 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.744    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.059 f  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.684    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.307    28.991 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    29.254    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.378 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.815    30.193    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124    30.317 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.873    31.191    L_reg/timerseg_OBUF[1]_inst_i_1_1
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.315 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.845    32.159    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y70         LUT4 (Prop_lut4_I2_O)        0.124    32.283 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.213    35.496    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.040 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.040    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.890ns  (logic 11.299ns (33.339%)  route 22.591ns (66.661%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.534     5.118    L_reg/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     5.537 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          1.033     6.570    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X39Y73         LUT3 (Prop_lut3_I0_O)        0.299     6.869 r  L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.085     7.955    L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I1_O)        0.150     8.105 r  L_reg/L_3f76fcef_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.845     8.950    L_reg/L_3f76fcef_remainder0__0_carry_i_18__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.356     9.306 r  L_reg/L_3f76fcef_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.289    10.595    L_reg/L_3f76fcef_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.348    10.943 r  L_reg/L_3f76fcef_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.446    11.389    L_reg/L_3f76fcef_remainder0__0_carry_i_14__0_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.513 r  L_reg/L_3f76fcef_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.983    12.495    L_reg/L_3f76fcef_remainder0__0_carry_i_10__0_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.619 r  L_reg/L_3f76fcef_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.619    timerseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.169 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.169    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.283    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.522 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.037    14.559    L_reg/L_3f76fcef_remainder0_1[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.861 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.422    16.284    L_reg/i__carry_i_20__2_n_0
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.152    16.436 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.802    17.238    L_reg/i__carry_i_31__0_n_0
    SLICE_X31Y74         LUT6 (Prop_lut6_I0_O)        0.326    17.564 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           0.654    18.217    L_reg/i__carry_i_14__2_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.341 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.753    19.094    L_reg/i__carry_i_35__0_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.218 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.692    19.910    L_reg/i__carry_i_16__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.124    20.034 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.667    20.700    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X33Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.824 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.824    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.356 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.356    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.690 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.939    22.630    L_reg/L_3f76fcef_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X32Y71         LUT5 (Prop_lut5_I4_O)        0.303    22.933 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.842    23.775    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.152    23.927 f  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.978    24.905    L_reg/i__carry_i_12__1_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.326    25.231 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.287    25.518    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I3_O)        0.124    25.642 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.773    26.414    L_reg/i__carry_i_12__1_n_0
    SLICE_X31Y69         LUT4 (Prop_lut4_I1_O)        0.124    26.538 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    27.107    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X30Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.627 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.627    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.744 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.744    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.059 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.684    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.307    28.991 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    29.254    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.378 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.828    30.206    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.330 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.594    30.924    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.048 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.307    31.355    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.479 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.847    32.326    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y70         LUT4 (Prop_lut4_I2_O)        0.124    32.450 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.032    35.482    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.008 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.008    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.807ns  (logic 11.196ns (33.117%)  route 22.611ns (66.883%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=2 LUT4=6 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.534     5.118    L_reg/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     5.537 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          1.033     6.570    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X39Y73         LUT3 (Prop_lut3_I0_O)        0.299     6.869 r  L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.085     7.955    L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I1_O)        0.150     8.105 r  L_reg/L_3f76fcef_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.845     8.950    L_reg/L_3f76fcef_remainder0__0_carry_i_18__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.356     9.306 r  L_reg/L_3f76fcef_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.289    10.595    L_reg/L_3f76fcef_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.348    10.943 r  L_reg/L_3f76fcef_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.446    11.389    L_reg/L_3f76fcef_remainder0__0_carry_i_14__0_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.513 r  L_reg/L_3f76fcef_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.983    12.495    L_reg/L_3f76fcef_remainder0__0_carry_i_10__0_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.619 r  L_reg/L_3f76fcef_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.619    timerseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.169 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.169    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.283    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.522 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.037    14.559    L_reg/L_3f76fcef_remainder0_1[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.861 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.422    16.284    L_reg/i__carry_i_20__2_n_0
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.152    16.436 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.802    17.238    L_reg/i__carry_i_31__0_n_0
    SLICE_X31Y74         LUT6 (Prop_lut6_I0_O)        0.326    17.564 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           0.654    18.217    L_reg/i__carry_i_14__2_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.341 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.753    19.094    L_reg/i__carry_i_35__0_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.218 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.692    19.910    L_reg/i__carry_i_16__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.124    20.034 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.667    20.700    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X33Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.824 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.824    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.356 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.356    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.690 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.939    22.630    L_reg/L_3f76fcef_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X32Y71         LUT5 (Prop_lut5_I4_O)        0.303    22.933 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.842    23.775    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.152    23.927 f  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.978    24.905    L_reg/i__carry_i_12__1_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.326    25.231 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.287    25.518    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I3_O)        0.124    25.642 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.773    26.414    L_reg/i__carry_i_12__1_n_0
    SLICE_X31Y69         LUT4 (Prop_lut4_I1_O)        0.124    26.538 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    27.107    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X30Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.627 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.627    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.744 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.744    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.059 f  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.684    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.307    28.991 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    29.254    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.378 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.815    30.193    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124    30.317 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.873    31.191    L_reg/timerseg_OBUF[1]_inst_i_1_1
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.315 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.864    32.178    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y70         LUT3 (Prop_lut3_I0_O)        0.124    32.302 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.076    35.378    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.925 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.925    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.787ns  (logic 11.408ns (33.764%)  route 22.379ns (66.236%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.534     5.118    L_reg/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     5.537 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          1.033     6.570    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X39Y73         LUT3 (Prop_lut3_I0_O)        0.299     6.869 r  L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.085     7.955    L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I1_O)        0.150     8.105 r  L_reg/L_3f76fcef_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.845     8.950    L_reg/L_3f76fcef_remainder0__0_carry_i_18__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.356     9.306 r  L_reg/L_3f76fcef_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.289    10.595    L_reg/L_3f76fcef_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.348    10.943 r  L_reg/L_3f76fcef_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.446    11.389    L_reg/L_3f76fcef_remainder0__0_carry_i_14__0_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.513 r  L_reg/L_3f76fcef_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.983    12.495    L_reg/L_3f76fcef_remainder0__0_carry_i_10__0_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.619 r  L_reg/L_3f76fcef_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.619    timerseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.169 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.169    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.283    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.522 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.037    14.559    L_reg/L_3f76fcef_remainder0_1[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.861 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.422    16.284    L_reg/i__carry_i_20__2_n_0
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.152    16.436 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.802    17.238    L_reg/i__carry_i_31__0_n_0
    SLICE_X31Y74         LUT6 (Prop_lut6_I0_O)        0.326    17.564 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           0.654    18.217    L_reg/i__carry_i_14__2_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.341 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.753    19.094    L_reg/i__carry_i_35__0_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.218 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.692    19.910    L_reg/i__carry_i_16__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.124    20.034 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.667    20.700    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X33Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.824 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.824    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.356 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.356    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.690 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.939    22.630    L_reg/L_3f76fcef_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X32Y71         LUT5 (Prop_lut5_I4_O)        0.303    22.933 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.842    23.775    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.152    23.927 f  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.978    24.905    L_reg/i__carry_i_12__1_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.326    25.231 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.287    25.518    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I3_O)        0.124    25.642 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.773    26.414    L_reg/i__carry_i_12__1_n_0
    SLICE_X31Y69         LUT4 (Prop_lut4_I1_O)        0.124    26.538 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    27.107    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X30Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.627 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.627    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.744 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.744    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.059 f  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.684    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.307    28.991 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    29.254    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.378 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.815    30.193    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124    30.317 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.873    31.191    L_reg/timerseg_OBUF[1]_inst_i_1_1
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.315 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.845    32.159    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y70         LUT4 (Prop_lut4_I1_O)        0.153    32.312 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.863    35.175    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    38.905 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.905    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.706ns  (logic 11.347ns (33.665%)  route 22.359ns (66.335%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.534     5.118    L_reg/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     5.537 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          1.033     6.570    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X39Y73         LUT3 (Prop_lut3_I0_O)        0.299     6.869 r  L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.085     7.955    L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I1_O)        0.150     8.105 r  L_reg/L_3f76fcef_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.845     8.950    L_reg/L_3f76fcef_remainder0__0_carry_i_18__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.356     9.306 r  L_reg/L_3f76fcef_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.289    10.595    L_reg/L_3f76fcef_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.348    10.943 r  L_reg/L_3f76fcef_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.446    11.389    L_reg/L_3f76fcef_remainder0__0_carry_i_14__0_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.513 r  L_reg/L_3f76fcef_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.983    12.495    L_reg/L_3f76fcef_remainder0__0_carry_i_10__0_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.619 r  L_reg/L_3f76fcef_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.619    timerseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.169 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.169    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.283    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.522 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.037    14.559    L_reg/L_3f76fcef_remainder0_1[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.861 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.422    16.284    L_reg/i__carry_i_20__2_n_0
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.152    16.436 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.802    17.238    L_reg/i__carry_i_31__0_n_0
    SLICE_X31Y74         LUT6 (Prop_lut6_I0_O)        0.326    17.564 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           0.654    18.217    L_reg/i__carry_i_14__2_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.341 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.753    19.094    L_reg/i__carry_i_35__0_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.218 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.692    19.910    L_reg/i__carry_i_16__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.124    20.034 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.667    20.700    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X33Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.824 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.824    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.356 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.356    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.690 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.939    22.630    L_reg/L_3f76fcef_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X32Y71         LUT5 (Prop_lut5_I4_O)        0.303    22.933 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.842    23.775    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.152    23.927 f  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.978    24.905    L_reg/i__carry_i_12__1_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.326    25.231 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.287    25.518    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I3_O)        0.124    25.642 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.773    26.414    L_reg/i__carry_i_12__1_n_0
    SLICE_X31Y69         LUT4 (Prop_lut4_I1_O)        0.124    26.538 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    27.107    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X30Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.627 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.627    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.744 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.744    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.059 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.684    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.307    28.991 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    29.254    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.378 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.828    30.206    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.330 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.594    30.924    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.048 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.307    31.355    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.479 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.857    32.336    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.124    32.460 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.790    35.250    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    38.824 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.824    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.687ns  (logic 10.317ns (30.625%)  route 23.370ns (69.375%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=2 LUT4=6 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.183     6.758    L_reg/Q[2]
    SLICE_X46Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.908 f  L_reg/L_3f76fcef_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.993     7.901    L_reg/L_3f76fcef_remainder0__0_carry__1_i_9_n_0
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.328     8.229 f  L_reg/L_3f76fcef_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.962     9.192    L_reg/L_3f76fcef_remainder0__0_carry_i_18_n_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I3_O)        0.124     9.316 f  L_reg/L_3f76fcef_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.045    10.361    L_reg/L_3f76fcef_remainder0__0_carry_i_12_n_0
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.485 f  L_reg/L_3f76fcef_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.463    10.948    L_reg/L_3f76fcef_remainder0__0_carry_i_14_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I3_O)        0.150    11.098 r  L_reg/L_3f76fcef_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.676    11.773    L_reg/L_3f76fcef_remainder0__0_carry_i_8_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I1_O)        0.328    12.101 r  L_reg/L_3f76fcef_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.101    bseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.502 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.502    bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.616 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.616    bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.950 f  bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.135    14.085    L_reg/L_3f76fcef_remainder0[9]
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.303    14.388 f  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.418    15.806    L_reg/i__carry_i_20__0_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I0_O)        0.124    15.930 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.682    16.611    L_reg/i__carry_i_31_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I4_O)        0.124    16.735 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.837    17.572    L_reg/i__carry_i_13__0_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.696 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.997    18.693    L_reg/i__carry_i_35_n_0
    SLICE_X45Y64         LUT2 (Prop_lut2_I1_O)        0.124    18.817 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           1.155    19.972    L_reg/i__carry_i_16_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.096 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.587    20.683    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124    20.807 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    20.807    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.339 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.339    bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.561 f  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.997    22.559    L_reg/L_3f76fcef_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y65         LUT5 (Prop_lut5_I2_O)        0.299    22.858 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.617    23.475    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.599 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.385    24.984    L_reg/i__carry_i_22_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    25.108 r  L_reg/i__carry_i_17/O
                         net (fo=4, routed)           0.981    26.089    L_reg/i__carry_i_17_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.124    26.213 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.471    26.684    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.234 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.234    bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.549 f  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.174    bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y63         LUT4 (Prop_lut4_I0_O)        0.307    28.481 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    28.744    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.868 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.854    29.722    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.846 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.808    30.654    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.778 f  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.158    30.936    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    31.060 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.680    31.740    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124    31.864 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.398    35.262    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    38.806 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.806    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.682ns  (logic 10.561ns (31.356%)  route 23.121ns (68.644%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=1 LUT4=7 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.183     6.758    L_reg/Q[2]
    SLICE_X46Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.908 f  L_reg/L_3f76fcef_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.993     7.901    L_reg/L_3f76fcef_remainder0__0_carry__1_i_9_n_0
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.328     8.229 f  L_reg/L_3f76fcef_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.962     9.192    L_reg/L_3f76fcef_remainder0__0_carry_i_18_n_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I3_O)        0.124     9.316 f  L_reg/L_3f76fcef_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.045    10.361    L_reg/L_3f76fcef_remainder0__0_carry_i_12_n_0
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.485 f  L_reg/L_3f76fcef_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.463    10.948    L_reg/L_3f76fcef_remainder0__0_carry_i_14_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I3_O)        0.150    11.098 r  L_reg/L_3f76fcef_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.676    11.773    L_reg/L_3f76fcef_remainder0__0_carry_i_8_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I1_O)        0.328    12.101 r  L_reg/L_3f76fcef_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.101    bseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.502 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.502    bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.616 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.616    bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.950 f  bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.135    14.085    L_reg/L_3f76fcef_remainder0[9]
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.303    14.388 f  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.418    15.806    L_reg/i__carry_i_20__0_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I0_O)        0.124    15.930 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.682    16.611    L_reg/i__carry_i_31_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I4_O)        0.124    16.735 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.837    17.572    L_reg/i__carry_i_13__0_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.696 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.997    18.693    L_reg/i__carry_i_35_n_0
    SLICE_X45Y64         LUT2 (Prop_lut2_I1_O)        0.124    18.817 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           1.155    19.972    L_reg/i__carry_i_16_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.096 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.587    20.683    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124    20.807 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    20.807    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.339 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.339    bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.561 f  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.997    22.559    L_reg/L_3f76fcef_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y65         LUT5 (Prop_lut5_I2_O)        0.299    22.858 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.617    23.475    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.599 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.385    24.984    L_reg/i__carry_i_22_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    25.108 r  L_reg/i__carry_i_17/O
                         net (fo=4, routed)           0.981    26.089    L_reg/i__carry_i_17_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.124    26.213 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.471    26.684    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.234 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.234    bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.549 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.174    bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y63         LUT4 (Prop_lut4_I0_O)        0.307    28.481 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    28.744    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.868 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.854    29.722    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.846 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.808    30.654    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.778 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.158    30.936    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    31.060 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.809    31.869    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y62         LUT4 (Prop_lut4_I2_O)        0.152    32.021 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.020    35.041    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    38.801 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.801    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.644ns  (logic 11.542ns (34.305%)  route 22.102ns (65.695%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.534     5.118    L_reg/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.419     5.537 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          1.033     6.570    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X39Y73         LUT3 (Prop_lut3_I0_O)        0.299     6.869 r  L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.085     7.955    L_reg/L_3f76fcef_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I1_O)        0.150     8.105 r  L_reg/L_3f76fcef_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.845     8.950    L_reg/L_3f76fcef_remainder0__0_carry_i_18__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.356     9.306 r  L_reg/L_3f76fcef_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.289    10.595    L_reg/L_3f76fcef_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.348    10.943 r  L_reg/L_3f76fcef_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.446    11.389    L_reg/L_3f76fcef_remainder0__0_carry_i_14__0_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.513 r  L_reg/L_3f76fcef_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.983    12.495    L_reg/L_3f76fcef_remainder0__0_carry_i_10__0_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.619 r  L_reg/L_3f76fcef_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.619    timerseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.169 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.169    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.283 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.283    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.522 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.037    14.559    L_reg/L_3f76fcef_remainder0_1[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.861 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.422    16.284    L_reg/i__carry_i_20__2_n_0
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.152    16.436 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.802    17.238    L_reg/i__carry_i_31__0_n_0
    SLICE_X31Y74         LUT6 (Prop_lut6_I0_O)        0.326    17.564 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           0.654    18.217    L_reg/i__carry_i_14__2_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.341 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.753    19.094    L_reg/i__carry_i_35__0_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.124    19.218 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.692    19.910    L_reg/i__carry_i_16__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.124    20.034 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.667    20.700    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X33Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.824 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.824    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.356 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.356    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.690 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.939    22.630    L_reg/L_3f76fcef_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X32Y71         LUT5 (Prop_lut5_I4_O)        0.303    22.933 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.842    23.775    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.152    23.927 f  timerseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.978    24.905    L_reg/i__carry_i_12__1_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.326    25.231 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.287    25.518    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I3_O)        0.124    25.642 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.773    26.414    L_reg/i__carry_i_12__1_n_0
    SLICE_X31Y69         LUT4 (Prop_lut4_I1_O)        0.124    26.538 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    27.107    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X30Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.627 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.627    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.744 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.744    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.059 r  timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.684    timerseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.307    28.991 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    29.254    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.378 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.828    30.206    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.330 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.594    30.924    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.048 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.307    31.355    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.479 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.847    32.326    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y70         LUT4 (Prop_lut4_I2_O)        0.152    32.478 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.543    35.021    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    38.762 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.762    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.517ns  (logic 10.318ns (30.784%)  route 23.199ns (69.216%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=1 LUT4=7 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.183     6.758    L_reg/Q[2]
    SLICE_X46Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.908 f  L_reg/L_3f76fcef_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.993     7.901    L_reg/L_3f76fcef_remainder0__0_carry__1_i_9_n_0
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.328     8.229 f  L_reg/L_3f76fcef_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.962     9.192    L_reg/L_3f76fcef_remainder0__0_carry_i_18_n_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I3_O)        0.124     9.316 f  L_reg/L_3f76fcef_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.045    10.361    L_reg/L_3f76fcef_remainder0__0_carry_i_12_n_0
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.485 f  L_reg/L_3f76fcef_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.463    10.948    L_reg/L_3f76fcef_remainder0__0_carry_i_14_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I3_O)        0.150    11.098 r  L_reg/L_3f76fcef_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.676    11.773    L_reg/L_3f76fcef_remainder0__0_carry_i_8_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I1_O)        0.328    12.101 r  L_reg/L_3f76fcef_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.101    bseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.502 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.502    bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.616 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.616    bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__0_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.950 f  bseg_driver/decimal_renderer/L_3f76fcef_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.135    14.085    L_reg/L_3f76fcef_remainder0[9]
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.303    14.388 f  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.418    15.806    L_reg/i__carry_i_20__0_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I0_O)        0.124    15.930 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.682    16.611    L_reg/i__carry_i_31_n_0
    SLICE_X44Y66         LUT5 (Prop_lut5_I4_O)        0.124    16.735 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.837    17.572    L_reg/i__carry_i_13__0_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.696 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.997    18.693    L_reg/i__carry_i_35_n_0
    SLICE_X45Y64         LUT2 (Prop_lut2_I1_O)        0.124    18.817 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           1.155    19.972    L_reg/i__carry_i_16_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.096 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.587    20.683    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124    20.807 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    20.807    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.339 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.339    bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.561 f  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.997    22.559    L_reg/L_3f76fcef_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y65         LUT5 (Prop_lut5_I2_O)        0.299    22.858 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.617    23.475    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.599 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.385    24.984    L_reg/i__carry_i_22_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    25.108 r  L_reg/i__carry_i_17/O
                         net (fo=4, routed)           0.981    26.089    L_reg/i__carry_i_17_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.124    26.213 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.471    26.684    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.234 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.234    bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.549 r  bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.174    bseg_driver/decimal_renderer/L_3f76fcef_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y63         LUT4 (Prop_lut4_I0_O)        0.307    28.481 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    28.744    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.868 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.854    29.722    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.846 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.808    30.654    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.778 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.158    30.936    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    31.060 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.809    31.869    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y62         LUT4 (Prop_lut4_I2_O)        0.124    31.993 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.098    35.091    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    38.636 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.636    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.367ns (79.601%)  route 0.350ns (20.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.350     2.024    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.250 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.250    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1571566582[0].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.421ns (73.991%)  route 0.499ns (26.009%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.593     1.537    forLoop_idx_0_1571566582[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_1571566582[0].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1571566582[0].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.132     1.809    forLoop_idx_0_1571566582[0].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  forLoop_idx_0_1571566582[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=16, routed)          0.368     2.222    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.457 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.457    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1571566582[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.438ns (71.511%)  route 0.573ns (28.489%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.592     1.536    forLoop_idx_0_1571566582[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_1571566582[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1571566582[1].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.156     1.856    forLoop_idx_0_1571566582[1].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.901 r  forLoop_idx_0_1571566582[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.417     2.318    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.547 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.547    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.345%)  route 0.677ns (32.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.580     1.524    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.688 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.677     2.365    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.597 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.597    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.373ns (58.984%)  route 0.955ns (41.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.496    display/clk_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.955     2.591    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.823 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.823    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.411ns (59.595%)  route 0.957ns (40.405%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.589     1.533    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=8, routed)           0.403     2.077    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X64Y58         LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.553     2.675    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.225     3.900 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.900    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.468ns (61.628%)  route 0.914ns (38.372%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.589     1.533    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=8, routed)           0.404     2.078    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X64Y58         LUT2 (Prop_lut2_I0_O)        0.046     2.124 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.510     2.634    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.281     3.915 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.915    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1796639038[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.679ns  (logic 1.617ns (34.564%)  route 3.062ns (65.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.065     3.559    forLoop_idx_0_1796639038[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.683 r  forLoop_idx_0_1796639038[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.997     4.679    forLoop_idx_0_1796639038[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y57         SRLC32E                                      r  forLoop_idx_0_1796639038[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.442     4.846    forLoop_idx_0_1796639038[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y57         SRLC32E                                      r  forLoop_idx_0_1796639038[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1796639038[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 1.615ns (35.473%)  route 2.938ns (64.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.224     3.715    forLoop_idx_0_1796639038[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.839 r  forLoop_idx_0_1796639038[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.714     4.553    forLoop_idx_0_1796639038[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y57         SRLC32E                                      r  forLoop_idx_0_1796639038[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.442     4.846    forLoop_idx_0_1796639038[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y57         SRLC32E                                      r  forLoop_idx_0_1796639038[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 1.622ns (36.425%)  route 2.832ns (63.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.791    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.915 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.539     4.454    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X56Y57         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.442     4.846    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X56Y57         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 1.619ns (37.269%)  route 2.725ns (62.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.951     3.445    forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.569 r  forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.774     4.343    forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y57         SRLC32E                                      r  forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.442     4.846    forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y57         SRLC32E                                      r  forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.079ns  (logic 1.625ns (39.832%)  route 2.454ns (60.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.886     3.387    forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.511 r  forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.568     4.079    forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.501     4.905    forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.545ns  (logic 1.618ns (45.653%)  route 1.927ns (54.347%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.455     2.949    forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.073 r  forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.472     3.545    forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.509     4.913    forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 1.628ns (47.448%)  route 1.803ns (52.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.769    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.893 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.431    reset_cond/M_reset_cond_in
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 1.628ns (47.448%)  route 1.803ns (52.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.769    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.893 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.431    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 1.628ns (47.448%)  route 1.803ns (52.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.769    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.893 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.431    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 1.628ns (47.448%)  route 1.803ns (52.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.769    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.893 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.431    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1571566582[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.300ns (30.929%)  route 0.669ns (69.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.506     0.761    forLoop_idx_0_1571566582[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.806 r  forLoop_idx_0_1571566582[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.163     0.969    forLoop_idx_0_1571566582[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_1571566582[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.863     2.053    forLoop_idx_0_1571566582[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_1571566582[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.316ns (30.979%)  route 0.705ns (69.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.793    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.838 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.021    reset_cond/M_reset_cond_in
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.316ns (30.979%)  route 0.705ns (69.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.793    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.838 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.021    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.316ns (30.979%)  route 0.705ns (69.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.793    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.838 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.021    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.316ns (30.979%)  route 0.705ns (69.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.793    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.838 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.021    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.316ns (30.979%)  route 0.705ns (69.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.793    reset_cond/butt_reset_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.838 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.021    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.307ns (29.821%)  route 0.723ns (70.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.559     0.821    forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.866 r  forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.164     1.030    forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.863     2.053    forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_1571566582[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.313ns (24.663%)  route 0.957ns (75.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.781     1.049    forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.094 r  forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.176     1.271    forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.855     2.045    forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_1796639038[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.307ns (21.692%)  route 1.110ns (78.307%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.763     1.025    forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.070 r  forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.347     1.417    forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y57         SRLC32E                                      r  forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.833     2.023    forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y57         SRLC32E                                      r  forLoop_idx_0_1796639038[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.311ns (21.519%)  route 1.135ns (78.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.952     1.219    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.264 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.182     1.446    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X56Y57         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X56Y57         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





