# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../rs_test.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../rs_test.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "../../../../rs_test.srcs/sources_1/bd/system/ipshared/8b3d" --include "/opt/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../rs_test.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" \
"../../../../rs_test.ip_user_files/bd/system/ip/system_axi_protocol_converter_1_0/sim/system_axi_protocol_converter_1_0.v" \
"../../../../rs_test.ip_user_files/bd/system/ip/system_axi_protocol_converter_2_0/sim/system_axi_protocol_converter_2_0.v" \
"../../../../rs_test.ip_user_files/bd/system/ip/system_axi_protocol_converter_3_0/sim/system_axi_protocol_converter_3_0.v" \
"../../../../rs_test.ip_user_files/bd/system/ip/system_axi_protocol_converter_4_0/sim/system_axi_protocol_converter_4_0.v" \
"../../../../rs_test.ip_user_files/bd/system/ip/system_axi_protocol_converter_5_0/sim/system_axi_protocol_converter_5_0.v" \
"../../../../rs_test.ip_user_files/bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../../rs_test.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../rs_test.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../../rs_test.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0_clk_wiz.v" \
"../../../../rs_test.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.v" \
"../../../../../build_files/system_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
