<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v<br>
C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v<br>
C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\static_macro_define.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Dec 21 21:50:39 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>fir_hilbert</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.61s, Peak memory usage = 101.242MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.086s, Peak memory usage = 101.242MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.247s, Peak memory usage = 101.242MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 101.242MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.172s, Peak memory usage = 101.242MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.043s, Peak memory usage = 101.242MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.056s, Peak memory usage = 101.242MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.058s, Peak memory usage = 101.242MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 101.242MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.191s, Peak memory usage = 101.242MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.03s, Peak memory usage = 101.242MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 101.242MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.781s, Elapsed time = 0h 0m 0.837s, Peak memory usage = 124.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.146s, Peak memory usage = 124.516MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.338s, Peak memory usage = 124.516MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 124.516MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>39</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1456</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>493</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>935</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>989</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>556</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>424</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>682</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>682</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>139</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>139</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>11</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2508(992 LUT, 682 ALU, 139 RAM16) / 20736</td>
<td>13%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1456 / 15750</td>
<td>10%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1456 / 15750</td>
<td>10%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>165.975(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/adder_data_o_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1606</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.450</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s4/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>353</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s4/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/ram_shift_dout[0]_15_s2/I1</td>
</tr>
<tr>
<td>2.026</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>320</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/ram_shift_dout[0]_15_s2/F</td>
</tr>
<tr>
<td>2.619</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/ram_shift_dout[0]_0_s1/I1</td>
</tr>
<tr>
<td>3.312</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/ram_shift_dout[0]_0_s1/F</td>
</tr>
<tr>
<td>3.905</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n79_s/I0</td>
</tr>
<tr>
<td>4.591</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n79_s/COUT</td>
</tr>
<tr>
<td>4.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n78_s/CIN</td>
</tr>
<tr>
<td>4.635</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n78_s/COUT</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n77_s/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n77_s/COUT</td>
</tr>
<tr>
<td>4.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n76_s/CIN</td>
</tr>
<tr>
<td>4.723</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n76_s/COUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n75_s/CIN</td>
</tr>
<tr>
<td>4.767</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n75_s/COUT</td>
</tr>
<tr>
<td>4.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n74_s/CIN</td>
</tr>
<tr>
<td>4.811</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n74_s/COUT</td>
</tr>
<tr>
<td>4.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n73_s/CIN</td>
</tr>
<tr>
<td>4.855</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n73_s/COUT</td>
</tr>
<tr>
<td>4.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n72_s/CIN</td>
</tr>
<tr>
<td>4.899</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n72_s/COUT</td>
</tr>
<tr>
<td>4.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n71_s/CIN</td>
</tr>
<tr>
<td>4.943</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n71_s/COUT</td>
</tr>
<tr>
<td>4.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n70_s/CIN</td>
</tr>
<tr>
<td>4.987</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n70_s/COUT</td>
</tr>
<tr>
<td>4.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n69_s/CIN</td>
</tr>
<tr>
<td>5.031</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n69_s/COUT</td>
</tr>
<tr>
<td>5.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n68_s/CIN</td>
</tr>
<tr>
<td>5.075</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n68_s/COUT</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n67_s/CIN</td>
</tr>
<tr>
<td>5.119</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n67_s/COUT</td>
</tr>
<tr>
<td>5.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n66_s/CIN</td>
</tr>
<tr>
<td>5.163</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n66_s/COUT</td>
</tr>
<tr>
<td>5.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n65_s/CIN</td>
</tr>
<tr>
<td>5.207</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n65_s/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n64_s/CIN</td>
</tr>
<tr>
<td>5.251</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n64_s/COUT</td>
</tr>
<tr>
<td>5.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n62_s/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/n62_s/SUM</td>
</tr>
<tr>
<td>6.431</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/adder_data_o_17_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1606</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.450</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/adder_data_o_17_s0/CLK</td>
</tr>
<tr>
<td>10.406</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[0].adder_inst/adder_data_o_17_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.450, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.321, 55.528%; route: 2.370, 39.624%; tC2Q: 0.290, 4.848%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.450, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/adder_data_o_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1606</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.450</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>171</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[21].data_buf_x_CHN1.delay_inst/reg_data[0]_0_s2/AD[0]</td>
</tr>
<tr>
<td>1.979</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[21].data_buf_x_CHN1.delay_inst/reg_data[0]_0_s2/DO[0]</td>
</tr>
<tr>
<td>2.571</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/ram_shift_dout[11]_0_s3/I1</td>
</tr>
<tr>
<td>3.265</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/ram_shift_dout[11]_0_s3/F</td>
</tr>
<tr>
<td>3.857</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n79_s/I1</td>
</tr>
<tr>
<td>4.570</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n79_s/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n78_s/CIN</td>
</tr>
<tr>
<td>4.614</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n78_s/COUT</td>
</tr>
<tr>
<td>4.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n77_s/CIN</td>
</tr>
<tr>
<td>4.658</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n77_s/COUT</td>
</tr>
<tr>
<td>4.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n76_s/CIN</td>
</tr>
<tr>
<td>4.702</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n76_s/COUT</td>
</tr>
<tr>
<td>4.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n75_s/CIN</td>
</tr>
<tr>
<td>4.746</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n75_s/COUT</td>
</tr>
<tr>
<td>4.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n74_s/CIN</td>
</tr>
<tr>
<td>4.790</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n74_s/COUT</td>
</tr>
<tr>
<td>4.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n73_s/CIN</td>
</tr>
<tr>
<td>4.834</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n73_s/COUT</td>
</tr>
<tr>
<td>4.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n72_s/CIN</td>
</tr>
<tr>
<td>4.878</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n72_s/COUT</td>
</tr>
<tr>
<td>4.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n71_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n71_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n70_s/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n70_s/COUT</td>
</tr>
<tr>
<td>4.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n69_s/CIN</td>
</tr>
<tr>
<td>5.010</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n69_s/COUT</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n68_s/CIN</td>
</tr>
<tr>
<td>5.054</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n68_s/COUT</td>
</tr>
<tr>
<td>5.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n67_s/CIN</td>
</tr>
<tr>
<td>5.098</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n67_s/COUT</td>
</tr>
<tr>
<td>5.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n66_s/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n66_s/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n65_s/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n65_s/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n64_s/CIN</td>
</tr>
<tr>
<td>5.230</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n64_s/COUT</td>
</tr>
<tr>
<td>5.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n62_s/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/n62_s/SUM</td>
</tr>
<tr>
<td>6.410</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/adder_data_o_17_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1606</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.450</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/adder_data_o_17_s0/CLK</td>
</tr>
<tr>
<td>10.406</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[10].adder_inst/adder_data_o_17_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.450, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.300, 55.369%; route: 2.370, 39.765%; tC2Q: 0.290, 4.866%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.450, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/adder_data_o_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1606</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.450</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>171</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[21].data_buf_x_CHN1.delay_inst/reg_data[0]_0_s2/AD[0]</td>
</tr>
<tr>
<td>1.979</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[21].data_buf_x_CHN1.delay_inst/reg_data[0]_0_s2/DO[0]</td>
</tr>
<tr>
<td>2.571</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/n1878_s7/I1</td>
</tr>
<tr>
<td>3.265</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/n1878_s7/F</td>
</tr>
<tr>
<td>3.857</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n79_s/I1</td>
</tr>
<tr>
<td>4.570</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n79_s/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n78_s/CIN</td>
</tr>
<tr>
<td>4.614</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n78_s/COUT</td>
</tr>
<tr>
<td>4.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n77_s/CIN</td>
</tr>
<tr>
<td>4.658</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n77_s/COUT</td>
</tr>
<tr>
<td>4.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n76_s/CIN</td>
</tr>
<tr>
<td>4.702</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n76_s/COUT</td>
</tr>
<tr>
<td>4.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n75_s/CIN</td>
</tr>
<tr>
<td>4.746</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n75_s/COUT</td>
</tr>
<tr>
<td>4.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n74_s/CIN</td>
</tr>
<tr>
<td>4.790</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n74_s/COUT</td>
</tr>
<tr>
<td>4.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n73_s/CIN</td>
</tr>
<tr>
<td>4.834</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n73_s/COUT</td>
</tr>
<tr>
<td>4.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n72_s/CIN</td>
</tr>
<tr>
<td>4.878</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n72_s/COUT</td>
</tr>
<tr>
<td>4.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n71_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n71_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n70_s/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n70_s/COUT</td>
</tr>
<tr>
<td>4.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n69_s/CIN</td>
</tr>
<tr>
<td>5.010</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n69_s/COUT</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n68_s/CIN</td>
</tr>
<tr>
<td>5.054</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n68_s/COUT</td>
</tr>
<tr>
<td>5.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n67_s/CIN</td>
</tr>
<tr>
<td>5.098</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n67_s/COUT</td>
</tr>
<tr>
<td>5.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n66_s/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n66_s/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n65_s/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n65_s/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n64_s/CIN</td>
</tr>
<tr>
<td>5.230</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n64_s/COUT</td>
</tr>
<tr>
<td>5.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n62_s/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/n62_s/SUM</td>
</tr>
<tr>
<td>6.410</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/adder_data_o_17_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1606</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.450</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/adder_data_o_17_s0/CLK</td>
</tr>
<tr>
<td>10.406</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[9].adder_inst/adder_data_o_17_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.450, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.300, 55.369%; route: 2.370, 39.765%; tC2Q: 0.290, 4.866%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.450, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/adder_data_o_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1606</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.450</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>171</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[23].data_buf_x_CHN1.delay_inst/reg_data[0]_0_s2/AD[0]</td>
</tr>
<tr>
<td>1.979</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[23].data_buf_x_CHN1.delay_inst/reg_data[0]_0_s2/DO[0]</td>
</tr>
<tr>
<td>2.571</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/n1627_s15/I1</td>
</tr>
<tr>
<td>3.265</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/n1627_s15/F</td>
</tr>
<tr>
<td>3.857</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n79_s/I1</td>
</tr>
<tr>
<td>4.570</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n79_s/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n78_s/CIN</td>
</tr>
<tr>
<td>4.614</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n78_s/COUT</td>
</tr>
<tr>
<td>4.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n77_s/CIN</td>
</tr>
<tr>
<td>4.658</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n77_s/COUT</td>
</tr>
<tr>
<td>4.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n76_s/CIN</td>
</tr>
<tr>
<td>4.702</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n76_s/COUT</td>
</tr>
<tr>
<td>4.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n75_s/CIN</td>
</tr>
<tr>
<td>4.746</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n75_s/COUT</td>
</tr>
<tr>
<td>4.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n74_s/CIN</td>
</tr>
<tr>
<td>4.790</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n74_s/COUT</td>
</tr>
<tr>
<td>4.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n73_s/CIN</td>
</tr>
<tr>
<td>4.834</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n73_s/COUT</td>
</tr>
<tr>
<td>4.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n72_s/CIN</td>
</tr>
<tr>
<td>4.878</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n72_s/COUT</td>
</tr>
<tr>
<td>4.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n71_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n71_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n70_s/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n70_s/COUT</td>
</tr>
<tr>
<td>4.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n69_s/CIN</td>
</tr>
<tr>
<td>5.010</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n69_s/COUT</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n68_s/CIN</td>
</tr>
<tr>
<td>5.054</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n68_s/COUT</td>
</tr>
<tr>
<td>5.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n67_s/CIN</td>
</tr>
<tr>
<td>5.098</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n67_s/COUT</td>
</tr>
<tr>
<td>5.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n66_s/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n66_s/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n65_s/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n65_s/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n64_s/CIN</td>
</tr>
<tr>
<td>5.230</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n64_s/COUT</td>
</tr>
<tr>
<td>5.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n62_s/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/n62_s/SUM</td>
</tr>
<tr>
<td>6.410</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/adder_data_o_17_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1606</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.450</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/adder_data_o_17_s0/CLK</td>
</tr>
<tr>
<td>10.406</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[8].adder_inst/adder_data_o_17_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.450, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.300, 55.369%; route: 2.370, 39.765%; tC2Q: 0.290, 4.866%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.450, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/adder_data_o_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1606</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.450</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>171</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[41].data_buf_x_CHN1.delay_inst/buf_shift_dout[41]_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[25].data_buf_x_CHN1.delay_inst/reg_data[0]_0_s2/AD[0]</td>
</tr>
<tr>
<td>1.979</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_spram_shift[25].data_buf_x_CHN1.delay_inst/reg_data[0]_0_s2/DO[0]</td>
</tr>
<tr>
<td>2.571</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/n1667_s3/I1</td>
</tr>
<tr>
<td>3.265</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/n1667_s3/F</td>
</tr>
<tr>
<td>3.857</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n79_s/I1</td>
</tr>
<tr>
<td>4.570</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n79_s/COUT</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n78_s/CIN</td>
</tr>
<tr>
<td>4.614</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n78_s/COUT</td>
</tr>
<tr>
<td>4.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n77_s/CIN</td>
</tr>
<tr>
<td>4.658</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n77_s/COUT</td>
</tr>
<tr>
<td>4.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n76_s/CIN</td>
</tr>
<tr>
<td>4.702</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n76_s/COUT</td>
</tr>
<tr>
<td>4.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n75_s/CIN</td>
</tr>
<tr>
<td>4.746</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n75_s/COUT</td>
</tr>
<tr>
<td>4.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n74_s/CIN</td>
</tr>
<tr>
<td>4.790</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n74_s/COUT</td>
</tr>
<tr>
<td>4.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n73_s/CIN</td>
</tr>
<tr>
<td>4.834</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n73_s/COUT</td>
</tr>
<tr>
<td>4.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n72_s/CIN</td>
</tr>
<tr>
<td>4.878</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n72_s/COUT</td>
</tr>
<tr>
<td>4.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n71_s/CIN</td>
</tr>
<tr>
<td>4.922</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n71_s/COUT</td>
</tr>
<tr>
<td>4.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n70_s/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n70_s/COUT</td>
</tr>
<tr>
<td>4.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n69_s/CIN</td>
</tr>
<tr>
<td>5.010</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n69_s/COUT</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n68_s/CIN</td>
</tr>
<tr>
<td>5.054</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n68_s/COUT</td>
</tr>
<tr>
<td>5.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n67_s/CIN</td>
</tr>
<tr>
<td>5.098</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n67_s/COUT</td>
</tr>
<tr>
<td>5.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n66_s/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n66_s/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n65_s/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n65_s/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n64_s/CIN</td>
</tr>
<tr>
<td>5.230</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n64_s/COUT</td>
</tr>
<tr>
<td>5.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n62_s/CIN</td>
</tr>
<tr>
<td>5.818</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/n62_s/SUM</td>
</tr>
<tr>
<td>6.410</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/adder_data_o_17_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1606</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.450</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/adder_data_o_17_s0/CLK</td>
</tr>
<tr>
<td>10.406</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>advanced_fir_filter_inst/fir_hilbert_inst/gen_adder_symm[7].adder_inst/adder_data_o_17_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.450, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.300, 55.369%; route: 2.370, 39.765%; tC2Q: 0.290, 4.866%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.450, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
