Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jun 26 20:40:00 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.722        0.000                      0                   45        0.228        0.000                      0                   45        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               2.722        0.000                      0                   45        0.228        0.000                      0                   45        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 spi_driver_intance/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.248ns  (logic 0.707ns (31.444%)  route 1.541ns (68.556%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 f  spi_driver_intance/nss_reg/Q
                         net (fo=7, routed)           0.853    11.405    spi_driver_intance/nss
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    11.529 r  spi_driver_intance/index[2]_i_3/O
                         net (fo=3, routed)           0.689    12.218    spi_driver_intance/index[2]_i_3_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I2_O)        0.124    12.342 r  spi_driver_intance/index[0]_i_1/O
                         net (fo=1, routed)           0.000    12.342    spi_driver_intance/index[0]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  spi_driver_intance/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  spi_driver_intance/index_reg[0]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.031    15.064    spi_driver_intance/index_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 spi_driver_intance/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.246ns  (logic 0.707ns (31.472%)  route 1.539ns (68.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 f  spi_driver_intance/nss_reg/Q
                         net (fo=7, routed)           0.853    11.405    spi_driver_intance/nss
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    11.529 r  spi_driver_intance/index[2]_i_3/O
                         net (fo=3, routed)           0.687    12.216    spi_driver_intance/index[2]_i_3_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.340 r  spi_driver_intance/index[2]_i_1/O
                         net (fo=1, routed)           0.000    12.340    spi_driver_intance/index[2]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  spi_driver_intance/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  spi_driver_intance/index_reg[2]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.029    15.062    spi_driver_intance/index_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 spi_driver_intance/sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/FSM_onehot_opcode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        1.939ns  (logic 0.613ns (31.608%)  route 1.326ns (68.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/sck_reg/Q
                         net (fo=6, routed)           0.855    11.407    spi_driver_intance/sck
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.154    11.561 r  spi_driver_intance/FSM_onehot_opcode[3]_i_3/O
                         net (fo=1, routed)           0.472    12.033    spi_driver_intance/FSM_onehot_opcode[3]_i_3_n_0
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[3]/C
                         clock pessimism              0.277    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.265    14.771    spi_driver_intance/FSM_onehot_opcode_reg[3]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 spi_driver_intance/sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/FSM_onehot_opcode_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        1.883ns  (logic 0.707ns (37.550%)  route 1.176ns (62.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/sck_reg/Q
                         net (fo=6, routed)           0.686    11.239    spi_driver_intance/sck
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.124    11.363 r  spi_driver_intance/FSM_onehot_opcode[3]_i_4/O
                         net (fo=1, routed)           0.299    11.662    spi_driver_intance/FSM_onehot_opcode[3]_i_4_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I3_O)        0.124    11.786 r  spi_driver_intance/FSM_onehot_opcode[3]_i_2/O
                         net (fo=4, routed)           0.190    11.976    spi_driver_intance/FSM_onehot_opcode[3]_i_2_n_0
    SLICE_X0Y40          FDSE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y40          FDSE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[0]/C
                         clock pessimism              0.277    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X0Y40          FDSE (Setup_fdse_C_CE)      -0.205    14.831    spi_driver_intance/FSM_onehot_opcode_reg[0]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 spi_driver_intance/sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/FSM_onehot_opcode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        1.883ns  (logic 0.707ns (37.550%)  route 1.176ns (62.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/sck_reg/Q
                         net (fo=6, routed)           0.686    11.239    spi_driver_intance/sck
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.124    11.363 r  spi_driver_intance/FSM_onehot_opcode[3]_i_4/O
                         net (fo=1, routed)           0.299    11.662    spi_driver_intance/FSM_onehot_opcode[3]_i_4_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I3_O)        0.124    11.786 r  spi_driver_intance/FSM_onehot_opcode[3]_i_2/O
                         net (fo=4, routed)           0.190    11.976    spi_driver_intance/FSM_onehot_opcode[3]_i_2_n_0
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[1]/C
                         clock pessimism              0.277    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.831    spi_driver_intance/FSM_onehot_opcode_reg[1]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 spi_driver_intance/sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/FSM_onehot_opcode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        1.883ns  (logic 0.707ns (37.550%)  route 1.176ns (62.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/sck_reg/Q
                         net (fo=6, routed)           0.686    11.239    spi_driver_intance/sck
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.124    11.363 r  spi_driver_intance/FSM_onehot_opcode[3]_i_4/O
                         net (fo=1, routed)           0.299    11.662    spi_driver_intance/FSM_onehot_opcode[3]_i_4_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I3_O)        0.124    11.786 r  spi_driver_intance/FSM_onehot_opcode[3]_i_2/O
                         net (fo=4, routed)           0.190    11.976    spi_driver_intance/FSM_onehot_opcode[3]_i_2_n_0
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[2]/C
                         clock pessimism              0.277    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.831    spi_driver_intance/FSM_onehot_opcode_reg[2]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 spi_driver_intance/sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/FSM_onehot_opcode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        1.883ns  (logic 0.707ns (37.550%)  route 1.176ns (62.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/sck_reg/Q
                         net (fo=6, routed)           0.686    11.239    spi_driver_intance/sck
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.124    11.363 r  spi_driver_intance/FSM_onehot_opcode[3]_i_4/O
                         net (fo=1, routed)           0.299    11.662    spi_driver_intance/FSM_onehot_opcode[3]_i_4_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I3_O)        0.124    11.786 r  spi_driver_intance/FSM_onehot_opcode[3]_i_2/O
                         net (fo=4, routed)           0.190    11.976    spi_driver_intance/FSM_onehot_opcode[3]_i_2_n_0
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[3]/C
                         clock pessimism              0.277    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.831    spi_driver_intance/FSM_onehot_opcode_reg[3]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 spi_driver_intance/sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/start_frame_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        1.999ns  (logic 0.702ns (35.110%)  route 1.297ns (64.890%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/sck_reg/Q
                         net (fo=6, routed)           0.855    11.407    spi_driver_intance/sck
    SLICE_X0Y39          LUT5 (Prop_lut5_I3_O)        0.124    11.531 f  spi_driver_intance/start_frame_en_i_2/O
                         net (fo=2, routed)           0.443    11.974    spi_driver_intance/start_frame_en_i_2_n_0
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.119    12.093 r  spi_driver_intance/start_frame_en_i_1/O
                         net (fo=1, routed)           0.000    12.093    spi_driver_intance/start_frame_en_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  spi_driver_intance/start_frame_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  spi_driver_intance/start_frame_en_reg/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.075    15.108    spi_driver_intance/start_frame_en_reg
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 spi_driver_intance/sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/miso_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        1.879ns  (logic 0.707ns (37.622%)  route 1.172ns (62.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 f  spi_driver_intance/sck_reg/Q
                         net (fo=6, routed)           0.855    11.407    spi_driver_intance/sck
    SLICE_X0Y39          LUT5 (Prop_lut5_I3_O)        0.124    11.531 r  spi_driver_intance/start_frame_en_i_2/O
                         net (fo=2, routed)           0.317    11.848    spi_driver_intance/start_frame_en_i_2_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I1_O)        0.124    11.972 r  spi_driver_intance/miso_i_1/O
                         net (fo=1, routed)           0.000    11.972    spi_driver_intance/miso_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  spi_driver_intance/miso_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.518    14.796    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  spi_driver_intance/miso_reg/C
                         clock pessimism              0.274    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.029    15.063    spi_driver_intance/miso_reg
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 spi_driver_intance/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        1.844ns  (logic 0.707ns (38.331%)  route 1.137ns (61.668%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 f  spi_driver_intance/nss_reg/Q
                         net (fo=7, routed)           0.853    11.405    spi_driver_intance/nss
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    11.529 r  spi_driver_intance/index[2]_i_3/O
                         net (fo=3, routed)           0.285    11.814    spi_driver_intance/index[2]_i_3_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I3_O)        0.124    11.938 r  spi_driver_intance/index[1]_i_1/O
                         net (fo=1, routed)           0.000    11.938    spi_driver_intance/index[1]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  spi_driver_intance/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  spi_driver_intance/index_reg[1]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.031    15.064    spi_driver_intance/index_reg[1]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  3.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 spi_driver_intance/FSM_onehot_opcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/FSM_onehot_opcode_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.172%)  route 0.092ns (28.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.402    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.128     1.530 r  spi_driver_intance/FSM_onehot_opcode_reg[2]/Q
                         net (fo=8, routed)           0.092     1.622    spi_driver_intance/FSM_onehot_opcode_reg_n_0_[2]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.099     1.721 r  spi_driver_intance/FSM_onehot_opcode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.721    spi_driver_intance/FSM_onehot_opcode[0]_i_1_n_0
    SLICE_X0Y40          FDSE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.838     1.914    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y40          FDSE                                         r  spi_driver_intance/FSM_onehot_opcode_reg[0]/C
                         clock pessimism             -0.512     1.402    
    SLICE_X0Y40          FDSE (Hold_fdse_C_D)         0.091     1.493    spi_driver_intance/FSM_onehot_opcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 spi_driver_intance/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.568     1.401    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  spi_driver_intance/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.542 r  spi_driver_intance/index_reg[1]/Q
                         net (fo=4, routed)           0.143     1.686    spi_driver_intance/index_reg_n_0_[1]
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.731 r  spi_driver_intance/index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.731    spi_driver_intance/index[1]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  spi_driver_intance/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.837     1.913    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  spi_driver_intance/index_reg[1]/C
                         clock pessimism             -0.512     1.401    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.092     1.493    spi_driver_intance/index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/led_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.423    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  led_driver_intance/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.564 r  led_driver_intance/cnt_reg[23]/Q
                         net (fo=2, routed)           0.182     1.747    led_driver_intance/cnt_reg[23]
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/led_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     1.938    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/led_o_reg[1]/C
                         clock pessimism             -0.498     1.440    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.059     1.499    led_driver_intance/led_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.422    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  led_driver_intance/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  led_driver_intance/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.671    led_driver_intance/cnt_reg_n_0_[11]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.779 r  led_driver_intance/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.779    led_driver_intance/cnt_reg[8]_i_1_n_4
    SLICE_X39Y34         FDRE                                         r  led_driver_intance/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.934    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  led_driver_intance/cnt_reg[11]/C
                         clock pessimism             -0.512     1.422    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.105     1.527    led_driver_intance/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.422    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  led_driver_intance/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  led_driver_intance/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.671    led_driver_intance/cnt_reg_n_0_[15]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.779 r  led_driver_intance/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.779    led_driver_intance/cnt_reg[12]_i_1_n_4
    SLICE_X39Y35         FDRE                                         r  led_driver_intance/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.935    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  led_driver_intance/cnt_reg[15]/C
                         clock pessimism             -0.513     1.422    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.105     1.527    led_driver_intance/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.422    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  led_driver_intance/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  led_driver_intance/cnt_reg[19]/Q
                         net (fo=1, routed)           0.108     1.671    led_driver_intance/cnt_reg_n_0_[19]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.779 r  led_driver_intance/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.779    led_driver_intance/cnt_reg[16]_i_1_n_4
    SLICE_X39Y36         FDRE                                         r  led_driver_intance/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.935    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  led_driver_intance/cnt_reg[19]/C
                         clock pessimism             -0.513     1.422    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.105     1.527    led_driver_intance/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.421    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  led_driver_intance/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  led_driver_intance/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.670    led_driver_intance/cnt_reg_n_0_[7]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.778 r  led_driver_intance/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.778    led_driver_intance/cnt_reg[4]_i_1_n_4
    SLICE_X39Y33         FDRE                                         r  led_driver_intance/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.933    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  led_driver_intance/cnt_reg[7]/C
                         clock pessimism             -0.512     1.421    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.105     1.526    led_driver_intance/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.420    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  led_driver_intance/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  led_driver_intance/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.669    led_driver_intance/cnt_reg_n_0_[3]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.777 r  led_driver_intance/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.777    led_driver_intance/cnt_reg[0]_i_1_n_4
    SLICE_X39Y32         FDRE                                         r  led_driver_intance/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.932    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  led_driver_intance/cnt_reg[3]/C
                         clock pessimism             -0.512     1.420    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.105     1.525    led_driver_intance/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/led_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.424    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  led_driver_intance/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  led_driver_intance/cnt_reg[24]/Q
                         net (fo=2, routed)           0.179     1.745    led_driver_intance/cnt_reg[24]
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/led_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     1.938    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/led_o_reg[2]/C
                         clock pessimism             -0.501     1.437    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.052     1.489    led_driver_intance/led_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/led_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.065%)  route 0.186ns (56.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.424    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  led_driver_intance/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  led_driver_intance/cnt_reg[26]/Q
                         net (fo=2, routed)           0.186     1.752    led_driver_intance/cnt_reg[26]
    SLICE_X38Y36         FDRE                                         r  led_driver_intance/led_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.935    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  led_driver_intance/led_o_reg[4]/C
                         clock pessimism             -0.498     1.437    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.059     1.496    led_driver_intance/led_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y32   led_driver_intance/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y34   led_driver_intance/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y34   led_driver_intance/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y35   led_driver_intance/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y35   led_driver_intance/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y35   led_driver_intance/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y35   led_driver_intance/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y36   led_driver_intance/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y36   led_driver_intance/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   led_driver_intance/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   led_driver_intance/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   led_driver_intance/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   led_driver_intance/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   led_driver_intance/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   led_driver_intance/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   led_driver_intance/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   led_driver_intance/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   led_driver_intance/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   led_driver_intance/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y37   led_driver_intance/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y37   led_driver_intance/cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y37   led_driver_intance/cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y37   led_driver_intance/cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   led_driver_intance/led_o_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    spi_driver_intance/miso_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   led_driver_intance/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   led_driver_intance/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   led_driver_intance/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   led_driver_intance/cnt_reg[1]/C



