// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_TIMESTEP_proc34_HH_
#define _Loop_TIMESTEP_proc34_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_simple_0_0_0_0_1.h"
#include "sigmoid_1.h"
#include "dense_simple_0_0_1.h"
#include "lstm_tail_02_1.h"
#include "hard_tanh_3.h"

namespace ap_rtl {

struct Loop_TIMESTEP_proc34 : public sc_module {
    // Port declarations 205
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<128> > input_1_V_dout;
    sc_in< sc_logic > input_1_V_empty_n;
    sc_out< sc_logic > input_1_V_read;
    sc_out< sc_lv<16> > layer2_out_7_V_out_din;
    sc_in< sc_logic > layer2_out_7_V_out_full_n;
    sc_out< sc_logic > layer2_out_7_V_out_write;
    sc_out< sc_lv<16> > layer2_out_6_V_out_din;
    sc_in< sc_logic > layer2_out_6_V_out_full_n;
    sc_out< sc_logic > layer2_out_6_V_out_write;
    sc_out< sc_lv<16> > layer2_out_5_V_out_din;
    sc_in< sc_logic > layer2_out_5_V_out_full_n;
    sc_out< sc_logic > layer2_out_5_V_out_write;
    sc_out< sc_lv<16> > layer2_out_4_V_out_din;
    sc_in< sc_logic > layer2_out_4_V_out_full_n;
    sc_out< sc_logic > layer2_out_4_V_out_write;
    sc_out< sc_lv<16> > layer2_out_3_V_out_din;
    sc_in< sc_logic > layer2_out_3_V_out_full_n;
    sc_out< sc_logic > layer2_out_3_V_out_write;
    sc_out< sc_lv<16> > layer2_out_2_V_out_din;
    sc_in< sc_logic > layer2_out_2_V_out_full_n;
    sc_out< sc_logic > layer2_out_2_V_out_write;
    sc_out< sc_lv<16> > layer2_out_1_V_out_din;
    sc_in< sc_logic > layer2_out_1_V_out_full_n;
    sc_out< sc_logic > layer2_out_1_V_out_write;
    sc_out< sc_lv<16> > layer2_out_0_V_out_din;
    sc_in< sc_logic > layer2_out_0_V_out_full_n;
    sc_out< sc_logic > layer2_out_0_V_out_write;
    sc_out< sc_lv<16> > layer2_out_8_V_out_din;
    sc_in< sc_logic > layer2_out_8_V_out_full_n;
    sc_out< sc_logic > layer2_out_8_V_out_write;
    sc_out< sc_lv<16> > layer2_out_16_V_out_din;
    sc_in< sc_logic > layer2_out_16_V_out_full_n;
    sc_out< sc_logic > layer2_out_16_V_out_write;
    sc_out< sc_lv<16> > layer2_out_24_V_out_din;
    sc_in< sc_logic > layer2_out_24_V_out_full_n;
    sc_out< sc_logic > layer2_out_24_V_out_write;
    sc_out< sc_lv<16> > layer2_out_32_V_out_din;
    sc_in< sc_logic > layer2_out_32_V_out_full_n;
    sc_out< sc_logic > layer2_out_32_V_out_write;
    sc_out< sc_lv<16> > layer2_out_40_V_out_din;
    sc_in< sc_logic > layer2_out_40_V_out_full_n;
    sc_out< sc_logic > layer2_out_40_V_out_write;
    sc_out< sc_lv<16> > layer2_out_48_V_out_din;
    sc_in< sc_logic > layer2_out_48_V_out_full_n;
    sc_out< sc_logic > layer2_out_48_V_out_write;
    sc_out< sc_lv<16> > layer2_out_56_V_out_din;
    sc_in< sc_logic > layer2_out_56_V_out_full_n;
    sc_out< sc_logic > layer2_out_56_V_out_write;
    sc_out< sc_lv<16> > layer2_out_9_V_out_din;
    sc_in< sc_logic > layer2_out_9_V_out_full_n;
    sc_out< sc_logic > layer2_out_9_V_out_write;
    sc_out< sc_lv<16> > layer2_out_17_V_out_din;
    sc_in< sc_logic > layer2_out_17_V_out_full_n;
    sc_out< sc_logic > layer2_out_17_V_out_write;
    sc_out< sc_lv<16> > layer2_out_25_V_out_din;
    sc_in< sc_logic > layer2_out_25_V_out_full_n;
    sc_out< sc_logic > layer2_out_25_V_out_write;
    sc_out< sc_lv<16> > layer2_out_33_V_out_din;
    sc_in< sc_logic > layer2_out_33_V_out_full_n;
    sc_out< sc_logic > layer2_out_33_V_out_write;
    sc_out< sc_lv<16> > layer2_out_41_V_out_din;
    sc_in< sc_logic > layer2_out_41_V_out_full_n;
    sc_out< sc_logic > layer2_out_41_V_out_write;
    sc_out< sc_lv<16> > layer2_out_49_V_out_din;
    sc_in< sc_logic > layer2_out_49_V_out_full_n;
    sc_out< sc_logic > layer2_out_49_V_out_write;
    sc_out< sc_lv<16> > layer2_out_57_V_out_din;
    sc_in< sc_logic > layer2_out_57_V_out_full_n;
    sc_out< sc_logic > layer2_out_57_V_out_write;
    sc_out< sc_lv<16> > layer2_out_10_V_out_din;
    sc_in< sc_logic > layer2_out_10_V_out_full_n;
    sc_out< sc_logic > layer2_out_10_V_out_write;
    sc_out< sc_lv<16> > layer2_out_18_V_out_din;
    sc_in< sc_logic > layer2_out_18_V_out_full_n;
    sc_out< sc_logic > layer2_out_18_V_out_write;
    sc_out< sc_lv<16> > layer2_out_26_V_out_din;
    sc_in< sc_logic > layer2_out_26_V_out_full_n;
    sc_out< sc_logic > layer2_out_26_V_out_write;
    sc_out< sc_lv<16> > layer2_out_34_V_out_din;
    sc_in< sc_logic > layer2_out_34_V_out_full_n;
    sc_out< sc_logic > layer2_out_34_V_out_write;
    sc_out< sc_lv<16> > layer2_out_42_V_out_din;
    sc_in< sc_logic > layer2_out_42_V_out_full_n;
    sc_out< sc_logic > layer2_out_42_V_out_write;
    sc_out< sc_lv<16> > layer2_out_50_V_out_din;
    sc_in< sc_logic > layer2_out_50_V_out_full_n;
    sc_out< sc_logic > layer2_out_50_V_out_write;
    sc_out< sc_lv<16> > layer2_out_58_V_out_din;
    sc_in< sc_logic > layer2_out_58_V_out_full_n;
    sc_out< sc_logic > layer2_out_58_V_out_write;
    sc_out< sc_lv<16> > layer2_out_11_V_out_din;
    sc_in< sc_logic > layer2_out_11_V_out_full_n;
    sc_out< sc_logic > layer2_out_11_V_out_write;
    sc_out< sc_lv<16> > layer2_out_19_V_out_din;
    sc_in< sc_logic > layer2_out_19_V_out_full_n;
    sc_out< sc_logic > layer2_out_19_V_out_write;
    sc_out< sc_lv<16> > layer2_out_27_V_out_din;
    sc_in< sc_logic > layer2_out_27_V_out_full_n;
    sc_out< sc_logic > layer2_out_27_V_out_write;
    sc_out< sc_lv<16> > layer2_out_35_V_out_din;
    sc_in< sc_logic > layer2_out_35_V_out_full_n;
    sc_out< sc_logic > layer2_out_35_V_out_write;
    sc_out< sc_lv<16> > layer2_out_43_V_out_din;
    sc_in< sc_logic > layer2_out_43_V_out_full_n;
    sc_out< sc_logic > layer2_out_43_V_out_write;
    sc_out< sc_lv<16> > layer2_out_51_V_out_din;
    sc_in< sc_logic > layer2_out_51_V_out_full_n;
    sc_out< sc_logic > layer2_out_51_V_out_write;
    sc_out< sc_lv<16> > layer2_out_59_V_out_din;
    sc_in< sc_logic > layer2_out_59_V_out_full_n;
    sc_out< sc_logic > layer2_out_59_V_out_write;
    sc_out< sc_lv<16> > layer2_out_12_V_out_din;
    sc_in< sc_logic > layer2_out_12_V_out_full_n;
    sc_out< sc_logic > layer2_out_12_V_out_write;
    sc_out< sc_lv<16> > layer2_out_20_V_out_din;
    sc_in< sc_logic > layer2_out_20_V_out_full_n;
    sc_out< sc_logic > layer2_out_20_V_out_write;
    sc_out< sc_lv<16> > layer2_out_28_V_out_din;
    sc_in< sc_logic > layer2_out_28_V_out_full_n;
    sc_out< sc_logic > layer2_out_28_V_out_write;
    sc_out< sc_lv<16> > layer2_out_36_V_out_din;
    sc_in< sc_logic > layer2_out_36_V_out_full_n;
    sc_out< sc_logic > layer2_out_36_V_out_write;
    sc_out< sc_lv<16> > layer2_out_44_V_out_din;
    sc_in< sc_logic > layer2_out_44_V_out_full_n;
    sc_out< sc_logic > layer2_out_44_V_out_write;
    sc_out< sc_lv<16> > layer2_out_52_V_out_din;
    sc_in< sc_logic > layer2_out_52_V_out_full_n;
    sc_out< sc_logic > layer2_out_52_V_out_write;
    sc_out< sc_lv<16> > layer2_out_60_V_out_din;
    sc_in< sc_logic > layer2_out_60_V_out_full_n;
    sc_out< sc_logic > layer2_out_60_V_out_write;
    sc_out< sc_lv<16> > layer2_out_13_V_out_din;
    sc_in< sc_logic > layer2_out_13_V_out_full_n;
    sc_out< sc_logic > layer2_out_13_V_out_write;
    sc_out< sc_lv<16> > layer2_out_21_V_out_din;
    sc_in< sc_logic > layer2_out_21_V_out_full_n;
    sc_out< sc_logic > layer2_out_21_V_out_write;
    sc_out< sc_lv<16> > layer2_out_29_V_out_din;
    sc_in< sc_logic > layer2_out_29_V_out_full_n;
    sc_out< sc_logic > layer2_out_29_V_out_write;
    sc_out< sc_lv<16> > layer2_out_37_V_out_din;
    sc_in< sc_logic > layer2_out_37_V_out_full_n;
    sc_out< sc_logic > layer2_out_37_V_out_write;
    sc_out< sc_lv<16> > layer2_out_45_V_out_din;
    sc_in< sc_logic > layer2_out_45_V_out_full_n;
    sc_out< sc_logic > layer2_out_45_V_out_write;
    sc_out< sc_lv<16> > layer2_out_53_V_out_din;
    sc_in< sc_logic > layer2_out_53_V_out_full_n;
    sc_out< sc_logic > layer2_out_53_V_out_write;
    sc_out< sc_lv<16> > layer2_out_61_V_out_din;
    sc_in< sc_logic > layer2_out_61_V_out_full_n;
    sc_out< sc_logic > layer2_out_61_V_out_write;
    sc_out< sc_lv<16> > layer2_out_14_V_out_din;
    sc_in< sc_logic > layer2_out_14_V_out_full_n;
    sc_out< sc_logic > layer2_out_14_V_out_write;
    sc_out< sc_lv<16> > layer2_out_22_V_out_din;
    sc_in< sc_logic > layer2_out_22_V_out_full_n;
    sc_out< sc_logic > layer2_out_22_V_out_write;
    sc_out< sc_lv<16> > layer2_out_30_V_out_din;
    sc_in< sc_logic > layer2_out_30_V_out_full_n;
    sc_out< sc_logic > layer2_out_30_V_out_write;
    sc_out< sc_lv<16> > layer2_out_38_V_out_din;
    sc_in< sc_logic > layer2_out_38_V_out_full_n;
    sc_out< sc_logic > layer2_out_38_V_out_write;
    sc_out< sc_lv<16> > layer2_out_46_V_out_din;
    sc_in< sc_logic > layer2_out_46_V_out_full_n;
    sc_out< sc_logic > layer2_out_46_V_out_write;
    sc_out< sc_lv<16> > layer2_out_54_V_out_din;
    sc_in< sc_logic > layer2_out_54_V_out_full_n;
    sc_out< sc_logic > layer2_out_54_V_out_write;
    sc_out< sc_lv<16> > layer2_out_62_V_out_din;
    sc_in< sc_logic > layer2_out_62_V_out_full_n;
    sc_out< sc_logic > layer2_out_62_V_out_write;
    sc_out< sc_lv<16> > layer2_out_15_V_out_din;
    sc_in< sc_logic > layer2_out_15_V_out_full_n;
    sc_out< sc_logic > layer2_out_15_V_out_write;
    sc_out< sc_lv<16> > layer2_out_23_V_out_din;
    sc_in< sc_logic > layer2_out_23_V_out_full_n;
    sc_out< sc_logic > layer2_out_23_V_out_write;
    sc_out< sc_lv<16> > layer2_out_31_V_out_din;
    sc_in< sc_logic > layer2_out_31_V_out_full_n;
    sc_out< sc_logic > layer2_out_31_V_out_write;
    sc_out< sc_lv<16> > layer2_out_39_V_out_din;
    sc_in< sc_logic > layer2_out_39_V_out_full_n;
    sc_out< sc_logic > layer2_out_39_V_out_write;
    sc_out< sc_lv<16> > layer2_out_47_V_out_din;
    sc_in< sc_logic > layer2_out_47_V_out_full_n;
    sc_out< sc_logic > layer2_out_47_V_out_write;
    sc_out< sc_lv<16> > layer2_out_55_V_out_din;
    sc_in< sc_logic > layer2_out_55_V_out_full_n;
    sc_out< sc_logic > layer2_out_55_V_out_write;
    sc_out< sc_lv<16> > layer2_out_63_V_out_din;
    sc_in< sc_logic > layer2_out_63_V_out_full_n;
    sc_out< sc_logic > layer2_out_63_V_out_write;


    // Module declarations
    Loop_TIMESTEP_proc34(sc_module_name name);
    SC_HAS_PROCESS(Loop_TIMESTEP_proc34);

    ~Loop_TIMESTEP_proc34();

    sc_trace_file* mVcdFile;

    dense_simple_0_0_0_0_1* grp_dense_simple_0_0_0_0_1_fu_1227;
    sigmoid_1* grp_sigmoid_1_fu_1279;
    sigmoid_1* grp_sigmoid_1_fu_1293;
    sigmoid_1* grp_sigmoid_1_fu_1307;
    dense_simple_0_0_1* grp_dense_simple_0_0_1_fu_1321;
    lstm_tail_02_1* grp_lstm_tail_02_1_fu_1326;
    hard_tanh_3* call_ret4_hard_tanh_3_fu_1378;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<1> > icmp_ln377_reg_2946;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > input_1_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_933_p6;
    sc_signal< sc_logic > layer2_out_7_V_out_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<1> > icmp_ln377_reg_2946_pp0_iter1_reg;
    sc_signal< sc_logic > layer2_out_6_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_5_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_4_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_3_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_2_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_1_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_0_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_8_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_16_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_24_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_32_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_40_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_48_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_56_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_9_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_17_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_25_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_33_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_41_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_49_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_57_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_10_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_18_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_26_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_34_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_42_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_50_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_58_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_11_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_19_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_27_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_35_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_43_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_51_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_59_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_12_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_20_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_28_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_36_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_44_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_52_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_60_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_13_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_21_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_29_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_37_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_45_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_53_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_61_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_14_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_22_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_30_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_38_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_46_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_54_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_62_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_15_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_23_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_31_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_39_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_47_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_55_V_out_blk_n;
    sc_signal< sc_logic > layer2_out_63_V_out_blk_n;
    sc_signal< sc_lv<1> > do_init_reg_928;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<128> > input_1_V_load_rewin_reg_945;
    sc_signal< sc_lv<3> > its_0_i_i145_reg_960;
    sc_signal< sc_lv<3> > its_0_i_i145_reg_960_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<128> > input_1_V_load_phi_reg_975;
    sc_signal< sc_lv<16> > h_pre_V_4_0_i144_reg_987;
    sc_signal< sc_lv<16> > h_pre_V_3_0_i143_reg_1002;
    sc_signal< sc_lv<16> > h_pre_V_2_0_i142_reg_1017;
    sc_signal< sc_lv<16> > h_pre_V_1_0265_i141_reg_1032;
    sc_signal< sc_lv<16> > h_pre_V_0_0_i140_reg_1047;
    sc_signal< sc_lv<16> > h_pre_V_5_0_i139_reg_1062;
    sc_signal< sc_lv<16> > h_pre_V_6_0_i138_reg_1077;
    sc_signal< sc_lv<16> > h_pre_V_7_0_i137_reg_1092;
    sc_signal< sc_lv<16> > c_pre_V_0_0_i136_reg_1107;
    sc_signal< sc_lv<16> > c_pre_V_1_0_i135_reg_1122;
    sc_signal< sc_lv<16> > c_pre_V_2_0_i134_reg_1137;
    sc_signal< sc_lv<16> > c_pre_V_3_0_i133_reg_1152;
    sc_signal< sc_lv<16> > c_pre_V_4_0_i132_reg_1167;
    sc_signal< sc_lv<16> > c_pre_V_5_0_i131_reg_1182;
    sc_signal< sc_lv<16> > c_pre_V_6_0_i130_reg_1197;
    sc_signal< sc_lv<16> > c_pre_V_7_0_i129_reg_1212;
    sc_signal< sc_lv<8> > sub_ln203_2_fu_1470_p2;
    sc_signal< sc_lv<8> > sub_ln203_2_reg_2931;
    sc_signal< sc_lv<128> > lshr_ln203_fu_1480_p2;
    sc_signal< sc_lv<128> > lshr_ln203_reg_2936;
    sc_signal< sc_lv<16> > input_x_0_V_fu_1500_p1;
    sc_signal< sc_lv<16> > input_x_0_V_reg_2941;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln377_fu_1504_p2;
    sc_signal< sc_lv<16> > acc_x_0_V_reg_2950;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<16> > acc_x_1_V_reg_2955;
    sc_signal< sc_lv<16> > acc_x_2_V_reg_2960;
    sc_signal< sc_lv<16> > acc_x_3_V_reg_2965;
    sc_signal< sc_lv<16> > acc_x_4_V_reg_2970;
    sc_signal< sc_lv<16> > acc_x_5_V_reg_2975;
    sc_signal< sc_lv<16> > acc_x_6_V_reg_2980;
    sc_signal< sc_lv<16> > acc_x_7_V_reg_2985;
    sc_signal< sc_lv<16> > acc_x_8_V_reg_2990;
    sc_signal< sc_lv<16> > acc_x_9_V_reg_2995;
    sc_signal< sc_lv<16> > acc_x_10_V_reg_3000;
    sc_signal< sc_lv<16> > acc_x_11_V_reg_3005;
    sc_signal< sc_lv<16> > acc_x_12_V_reg_3010;
    sc_signal< sc_lv<16> > acc_x_13_V_reg_3015;
    sc_signal< sc_lv<16> > acc_x_14_V_reg_3020;
    sc_signal< sc_lv<16> > acc_x_15_V_reg_3025;
    sc_signal< sc_lv<16> > acc_x_16_V_reg_3030;
    sc_signal< sc_lv<16> > acc_x_17_V_reg_3035;
    sc_signal< sc_lv<16> > acc_x_18_V_reg_3040;
    sc_signal< sc_lv<16> > acc_x_19_V_reg_3045;
    sc_signal< sc_lv<16> > acc_x_20_V_reg_3050;
    sc_signal< sc_lv<16> > acc_x_21_V_reg_3055;
    sc_signal< sc_lv<16> > acc_x_22_V_reg_3060;
    sc_signal< sc_lv<16> > acc_x_23_V_reg_3065;
    sc_signal< sc_lv<16> > acc_x_24_V_reg_3070;
    sc_signal< sc_lv<16> > acc_x_25_V_reg_3075;
    sc_signal< sc_lv<16> > acc_x_26_V_reg_3080;
    sc_signal< sc_lv<16> > acc_x_27_V_reg_3085;
    sc_signal< sc_lv<16> > acc_x_28_V_reg_3090;
    sc_signal< sc_lv<16> > acc_x_29_V_reg_3095;
    sc_signal< sc_lv<16> > acc_x_30_V_reg_3100;
    sc_signal< sc_lv<16> > acc_x_31_V_reg_3105;
    sc_signal< sc_lv<16> > gate_i_0_V_reg_3110;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<16> > gate_i_1_V_reg_3115;
    sc_signal< sc_lv<16> > gate_i_2_V_reg_3120;
    sc_signal< sc_lv<16> > gate_i_3_V_reg_3125;
    sc_signal< sc_lv<16> > gate_i_4_V_reg_3130;
    sc_signal< sc_lv<16> > gate_i_5_V_reg_3135;
    sc_signal< sc_lv<16> > gate_i_6_V_reg_3140;
    sc_signal< sc_lv<16> > gate_i_7_V_reg_3145;
    sc_signal< sc_lv<16> > gate_f_0_V_reg_3150;
    sc_signal< sc_lv<16> > gate_f_1_V_reg_3155;
    sc_signal< sc_lv<16> > gate_f_2_V_reg_3160;
    sc_signal< sc_lv<16> > gate_f_3_V_reg_3165;
    sc_signal< sc_lv<16> > gate_f_4_V_reg_3170;
    sc_signal< sc_lv<16> > gate_f_5_V_reg_3175;
    sc_signal< sc_lv<16> > gate_f_6_V_reg_3180;
    sc_signal< sc_lv<16> > gate_f_7_V_reg_3185;
    sc_signal< sc_lv<16> > gate_g_0_V_reg_3190;
    sc_signal< sc_lv<16> > gate_g_1_V_reg_3195;
    sc_signal< sc_lv<16> > gate_g_2_V_reg_3200;
    sc_signal< sc_lv<16> > gate_g_3_V_reg_3205;
    sc_signal< sc_lv<16> > gate_g_4_V_reg_3210;
    sc_signal< sc_lv<16> > gate_g_5_V_reg_3215;
    sc_signal< sc_lv<16> > gate_g_6_V_reg_3220;
    sc_signal< sc_lv<16> > gate_g_7_V_reg_3225;
    sc_signal< sc_lv<16> > gate_o_0_V_reg_3230;
    sc_signal< sc_lv<16> > gate_o_1_V_reg_3235;
    sc_signal< sc_lv<16> > gate_o_2_V_reg_3240;
    sc_signal< sc_lv<16> > gate_o_3_V_reg_3245;
    sc_signal< sc_lv<16> > gate_o_4_V_reg_3250;
    sc_signal< sc_lv<16> > gate_o_5_V_reg_3255;
    sc_signal< sc_lv<16> > gate_o_6_V_reg_3260;
    sc_signal< sc_lv<16> > gate_o_7_V_reg_3265;
    sc_signal< sc_lv<12> > gate_g_activ_0_V_reg_3270;
    sc_signal< sc_lv<12> > gate_g_activ_1_V_reg_3275;
    sc_signal< sc_lv<12> > gate_g_activ_2_V_reg_3280;
    sc_signal< sc_lv<12> > gate_g_activ_3_V_reg_3285;
    sc_signal< sc_lv<12> > gate_g_activ_4_V_reg_3290;
    sc_signal< sc_lv<12> > gate_g_activ_5_V_reg_3295;
    sc_signal< sc_lv<12> > gate_g_activ_6_V_reg_3300;
    sc_signal< sc_lv<12> > gate_g_activ_7_V_reg_3305;
    sc_signal< sc_lv<16> > gate_i_activ_0_V_reg_3310;
    sc_signal< sc_lv<16> > gate_i_activ_1_V_reg_3315;
    sc_signal< sc_lv<16> > gate_i_activ_2_V_reg_3320;
    sc_signal< sc_lv<16> > gate_i_activ_3_V_reg_3325;
    sc_signal< sc_lv<16> > gate_i_activ_4_V_reg_3330;
    sc_signal< sc_lv<16> > gate_i_activ_5_V_reg_3335;
    sc_signal< sc_lv<16> > gate_i_activ_6_V_reg_3340;
    sc_signal< sc_lv<16> > gate_i_activ_7_V_reg_3345;
    sc_signal< sc_lv<16> > gate_f_activ_0_V_reg_3350;
    sc_signal< sc_lv<16> > gate_f_activ_1_V_reg_3355;
    sc_signal< sc_lv<16> > gate_f_activ_2_V_reg_3360;
    sc_signal< sc_lv<16> > gate_f_activ_3_V_reg_3365;
    sc_signal< sc_lv<16> > gate_f_activ_4_V_reg_3370;
    sc_signal< sc_lv<16> > gate_f_activ_5_V_reg_3375;
    sc_signal< sc_lv<16> > gate_f_activ_6_V_reg_3380;
    sc_signal< sc_lv<16> > gate_f_activ_7_V_reg_3385;
    sc_signal< sc_lv<16> > gate_o_activ_0_V_reg_3390;
    sc_signal< sc_lv<16> > gate_o_activ_1_V_reg_3395;
    sc_signal< sc_lv<16> > gate_o_activ_2_V_reg_3400;
    sc_signal< sc_lv<16> > gate_o_activ_3_V_reg_3405;
    sc_signal< sc_lv<16> > gate_o_activ_4_V_reg_3410;
    sc_signal< sc_lv<16> > gate_o_activ_5_V_reg_3415;
    sc_signal< sc_lv<16> > gate_o_activ_6_V_reg_3420;
    sc_signal< sc_lv<16> > gate_o_activ_7_V_reg_3425;
    sc_signal< sc_lv<3> > its_fu_1894_p2;
    sc_signal< sc_lv<3> > its_reg_3430;
    sc_signal< sc_lv<16> > h_pre_7_V_reg_3435;
    sc_signal< sc_lv<16> > h_pre_6_V_reg_3440;
    sc_signal< sc_lv<16> > h_pre_5_V_reg_3445;
    sc_signal< sc_lv<16> > h_pre_4_V_reg_3450;
    sc_signal< sc_lv<16> > h_pre_3_V_reg_3455;
    sc_signal< sc_lv<16> > h_pre_2_V_reg_3460;
    sc_signal< sc_lv<16> > h_pre_1_V_reg_3465;
    sc_signal< sc_lv<16> > layer2_out_0_V_reg_3470;
    sc_signal< sc_lv<16> > c_pre_0_V_reg_3475;
    sc_signal< sc_lv<16> > c_pre_1_V_reg_3480;
    sc_signal< sc_lv<16> > c_pre_2_V_reg_3485;
    sc_signal< sc_lv<16> > c_pre_3_V_reg_3490;
    sc_signal< sc_lv<16> > c_pre_4_V_reg_3495;
    sc_signal< sc_lv<16> > c_pre_5_V_reg_3500;
    sc_signal< sc_lv<16> > c_pre_6_V_reg_3505;
    sc_signal< sc_lv<16> > c_pre_7_V_reg_3510;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_30;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_1_fu_1227_ap_return_31;
    sc_signal< sc_logic > grp_dense_simple_0_0_0_0_1_fu_1227_ap_ce;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0_ignore_call56;
    sc_signal< bool > ap_block_state17_pp0_stage6_iter1_ignore_call56;
    sc_signal< bool > ap_block_pp0_stage6_11001_ignoreCallOp165;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0_ignore_call56;
    sc_signal< bool > ap_block_pp0_stage7_11001_ignoreCallOp166;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1279_ap_start;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1279_ap_done;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1279_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1279_ap_ready;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1279_ap_ce;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1279_ap_return_0;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1279_ap_return_1;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1279_ap_return_2;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1279_ap_return_3;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1279_ap_return_4;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1279_ap_return_5;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1279_ap_return_6;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1279_ap_return_7;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0_ignore_call89;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp199;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call89;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1_ignore_call89;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp212;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0_ignore_call89;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter1_ignore_call89;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp215;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1293_ap_start;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1293_ap_done;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1293_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1293_ap_ready;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1293_ap_ce;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1293_ap_return_0;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1293_ap_return_1;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1293_ap_return_2;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1293_ap_return_3;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1293_ap_return_4;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1293_ap_return_5;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1293_ap_return_6;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1293_ap_return_7;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0_ignore_call98;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp200;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call98;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1_ignore_call98;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp213;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0_ignore_call98;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter1_ignore_call98;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp224;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1307_ap_start;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1307_ap_done;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1307_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1307_ap_ready;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1307_ap_ce;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1307_ap_return_0;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1307_ap_return_1;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1307_ap_return_2;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1307_ap_return_3;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1307_ap_return_4;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1307_ap_return_5;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1307_ap_return_6;
    sc_signal< sc_lv<16> > grp_sigmoid_1_fu_1307_ap_return_7;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0_ignore_call116;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp210;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call116;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1_ignore_call116;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp214;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0_ignore_call116;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter1_ignore_call116;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp233;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_30;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_1_fu_1321_ap_return_31;
    sc_signal< sc_logic > grp_dense_simple_0_0_1_fu_1321_ap_ce;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0_ignore_call23;
    sc_signal< bool > ap_block_state15_pp0_stage4_iter1_ignore_call23;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp123;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0_ignore_call23;
    sc_signal< bool > ap_block_state16_pp0_stage5_iter1_ignore_call23;
    sc_signal< bool > ap_block_pp0_stage5_11001_ignoreCallOp124;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_0;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_1;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_2;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_3;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_4;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_5;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_6;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_7;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_8;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_9;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_10;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_11;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_12;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_13;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_14;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_1_fu_1326_ap_return_15;
    sc_signal< sc_logic > grp_lstm_tail_02_1_fu_1326_ap_ce;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0_ignore_call125;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter1_ignore_call125;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp251;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0_ignore_call125;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter1_ignore_call125;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp252;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0_ignore_call125;
    sc_signal< bool > ap_block_state15_pp0_stage4_iter1_ignore_call125;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp253;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0_ignore_call125;
    sc_signal< bool > ap_block_state16_pp0_stage5_iter1_ignore_call125;
    sc_signal< bool > ap_block_pp0_stage5_11001_ignoreCallOp256;
    sc_signal< sc_logic > call_ret4_hard_tanh_3_fu_1378_ap_ready;
    sc_signal< sc_lv<12> > call_ret4_hard_tanh_3_fu_1378_ap_return_0;
    sc_signal< sc_lv<12> > call_ret4_hard_tanh_3_fu_1378_ap_return_1;
    sc_signal< sc_lv<12> > call_ret4_hard_tanh_3_fu_1378_ap_return_2;
    sc_signal< sc_lv<12> > call_ret4_hard_tanh_3_fu_1378_ap_return_3;
    sc_signal< sc_lv<12> > call_ret4_hard_tanh_3_fu_1378_ap_return_4;
    sc_signal< sc_lv<12> > call_ret4_hard_tanh_3_fu_1378_ap_return_5;
    sc_signal< sc_lv<12> > call_ret4_hard_tanh_3_fu_1378_ap_return_6;
    sc_signal< sc_lv<12> > call_ret4_hard_tanh_3_fu_1378_ap_return_7;
    sc_signal< sc_lv<128> > ap_phi_mux_input_1_V_load_rewin_phi_fu_949_p6;
    sc_signal< sc_lv<3> > ap_phi_mux_its_0_i_i145_phi_fu_964_p6;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<128> > ap_phi_reg_pp0_iter0_input_1_V_load_phi_reg_975;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_4_0_i144_phi_fu_991_p6;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_3_0_i143_phi_fu_1006_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_2_0_i142_phi_fu_1021_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_1_0265_i141_phi_fu_1036_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_0_0_i140_phi_fu_1051_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_5_0_i139_phi_fu_1066_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_6_0_i138_phi_fu_1081_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_7_0_i137_phi_fu_1096_p6;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1279_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1293_ap_start_reg;
    sc_signal< sc_logic > grp_sigmoid_1_fu_1307_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<16> > layer2_out_63_V_fu_218;
    sc_signal< sc_lv<16> > layer2_out_63_V_1_fu_222;
    sc_signal< sc_lv<16> > layer2_out_63_V_2_fu_226;
    sc_signal< sc_lv<16> > layer2_out_63_V_3_fu_230;
    sc_signal< sc_lv<16> > layer2_out_63_V_4_fu_234;
    sc_signal< sc_lv<16> > layer2_out_63_V_5_fu_238;
    sc_signal< sc_lv<16> > layer2_out_62_V_fu_242;
    sc_signal< sc_lv<16> > layer2_out_62_V_1_fu_246;
    sc_signal< sc_lv<16> > layer2_out_62_V_2_fu_250;
    sc_signal< sc_lv<16> > layer2_out_62_V_3_fu_254;
    sc_signal< sc_lv<16> > layer2_out_62_V_4_fu_258;
    sc_signal< sc_lv<16> > layer2_out_62_V_5_fu_262;
    sc_signal< sc_lv<16> > layer2_out_62_V_6_fu_266;
    sc_signal< sc_lv<16> > layer2_out_61_V_fu_270;
    sc_signal< sc_lv<16> > layer2_out_61_V_1_fu_274;
    sc_signal< sc_lv<16> > layer2_out_61_V_2_fu_278;
    sc_signal< sc_lv<16> > layer2_out_61_V_3_fu_282;
    sc_signal< sc_lv<16> > layer2_out_61_V_4_fu_286;
    sc_signal< sc_lv<16> > layer2_out_61_V_5_fu_290;
    sc_signal< sc_lv<16> > layer2_out_61_V_6_fu_294;
    sc_signal< sc_lv<16> > layer2_out_60_V_fu_298;
    sc_signal< sc_lv<16> > layer2_out_60_V_1_fu_302;
    sc_signal< sc_lv<16> > layer2_out_60_V_2_fu_306;
    sc_signal< sc_lv<16> > layer2_out_60_V_3_fu_310;
    sc_signal< sc_lv<16> > layer2_out_60_V_4_fu_314;
    sc_signal< sc_lv<16> > layer2_out_60_V_5_fu_318;
    sc_signal< sc_lv<16> > layer2_out_60_V_6_fu_322;
    sc_signal< sc_lv<16> > layer2_out_59_V_fu_326;
    sc_signal< sc_lv<16> > layer2_out_59_V_1_fu_330;
    sc_signal< sc_lv<16> > layer2_out_59_V_2_fu_334;
    sc_signal< sc_lv<16> > layer2_out_59_V_3_fu_338;
    sc_signal< sc_lv<16> > layer2_out_59_V_4_fu_342;
    sc_signal< sc_lv<16> > layer2_out_59_V_5_fu_346;
    sc_signal< sc_lv<16> > layer2_out_59_V_6_fu_350;
    sc_signal< sc_lv<16> > layer2_out_58_V_fu_354;
    sc_signal< sc_lv<16> > layer2_out_58_V_1_fu_358;
    sc_signal< sc_lv<16> > layer2_out_58_V_2_fu_362;
    sc_signal< sc_lv<16> > layer2_out_58_V_3_fu_366;
    sc_signal< sc_lv<16> > layer2_out_58_V_4_fu_370;
    sc_signal< sc_lv<16> > layer2_out_58_V_5_fu_374;
    sc_signal< sc_lv<16> > layer2_out_58_V_6_fu_378;
    sc_signal< sc_lv<16> > layer2_out_57_V_fu_382;
    sc_signal< sc_lv<16> > layer2_out_57_V_1_fu_386;
    sc_signal< sc_lv<16> > layer2_out_57_V_2_fu_390;
    sc_signal< sc_lv<16> > layer2_out_57_V_3_fu_394;
    sc_signal< sc_lv<16> > layer2_out_57_V_4_fu_398;
    sc_signal< sc_lv<16> > layer2_out_57_V_5_fu_402;
    sc_signal< sc_lv<16> > layer2_out_57_V_6_fu_406;
    sc_signal< sc_lv<16> > layer2_out_56_V_fu_410;
    sc_signal< sc_lv<16> > layer2_out_56_V_1_fu_414;
    sc_signal< sc_lv<16> > layer2_out_56_V_2_fu_418;
    sc_signal< sc_lv<16> > layer2_out_56_V_3_fu_422;
    sc_signal< sc_lv<16> > layer2_out_56_V_4_fu_426;
    sc_signal< sc_lv<16> > layer2_out_56_V_5_fu_430;
    sc_signal< sc_lv<16> > layer2_out_56_V_6_fu_434;
    sc_signal< sc_lv<16> > layer2_out_63_V_6_fu_438;
    sc_signal< sc_lv<16> > layer2_out_56_V_7_fu_442;
    sc_signal< sc_lv<16> > layer2_out_57_V_7_fu_446;
    sc_signal< sc_lv<16> > layer2_out_58_V_7_fu_450;
    sc_signal< sc_lv<16> > layer2_out_59_V_7_fu_454;
    sc_signal< sc_lv<16> > layer2_out_60_V_7_fu_458;
    sc_signal< sc_lv<16> > layer2_out_61_V_7_fu_462;
    sc_signal< sc_lv<16> > layer2_out_62_V_7_fu_466;
    sc_signal< sc_lv<16> > layer2_out_63_V_7_fu_470;
    sc_signal< bool > ap_block_pp0_stage6_01001;
    sc_signal< sc_lv<7> > tmp_21_fu_1390_p3;
    sc_signal< sc_lv<7> > empty_346_fu_1398_p2;
    sc_signal< sc_lv<8> > zext_ln203_fu_1410_p1;
    sc_signal< sc_lv<8> > zext_ln203_1_fu_1414_p1;
    sc_signal< sc_lv<1> > icmp_ln203_fu_1404_p2;
    sc_signal< sc_lv<8> > sub_ln203_fu_1428_p2;
    sc_signal< sc_lv<8> > sub_ln203_1_fu_1440_p2;
    sc_signal< sc_lv<128> > tmp_fu_1418_p4;
    sc_signal< sc_lv<8> > xor_ln203_fu_1434_p2;
    sc_signal< sc_lv<8> > select_ln203_fu_1446_p3;
    sc_signal< sc_lv<8> > select_ln203_2_fu_1462_p3;
    sc_signal< sc_lv<128> > select_ln203_1_fu_1454_p3;
    sc_signal< sc_lv<128> > zext_ln203_2_fu_1476_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<128> > zext_ln203_3_fu_1486_p1;
    sc_signal< sc_lv<128> > lshr_ln203_1_fu_1489_p2;
    sc_signal< sc_lv<128> > and_ln203_fu_1495_p2;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1340;
    sc_signal< bool > ap_condition_350;
    sc_signal< bool > ap_condition_1354;
    sc_signal< bool > ap_condition_1361;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage5;
    static const sc_lv<10> ap_ST_fsm_pp0_stage6;
    static const sc_lv<10> ap_ST_fsm_pp0_stage7;
    static const sc_lv<10> ap_ST_fsm_pp0_stage8;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_F;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<128> ap_const_lv128_lc_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_and_ln203_fu_1495_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp212();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp213();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp214();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp215();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp224();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp233();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp251();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp252();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp123();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp253();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_11001_ignoreCallOp124();
    void thread_ap_block_pp0_stage5_11001_ignoreCallOp256();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_01001();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_11001_ignoreCallOp165();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_11001_ignoreCallOp166();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp199();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp200();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp210();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state10_pp0_stage8_iter0_ignore_call116();
    void thread_ap_block_state10_pp0_stage8_iter0_ignore_call89();
    void thread_ap_block_state10_pp0_stage8_iter0_ignore_call98();
    void thread_ap_block_state11_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage0_iter1_ignore_call116();
    void thread_ap_block_state11_pp0_stage0_iter1_ignore_call89();
    void thread_ap_block_state11_pp0_stage0_iter1_ignore_call98();
    void thread_ap_block_state12_pp0_stage1_iter1();
    void thread_ap_block_state12_pp0_stage1_iter1_ignore_call116();
    void thread_ap_block_state12_pp0_stage1_iter1_ignore_call89();
    void thread_ap_block_state12_pp0_stage1_iter1_ignore_call98();
    void thread_ap_block_state13_pp0_stage2_iter1();
    void thread_ap_block_state13_pp0_stage2_iter1_ignore_call125();
    void thread_ap_block_state14_pp0_stage3_iter1();
    void thread_ap_block_state14_pp0_stage3_iter1_ignore_call125();
    void thread_ap_block_state15_pp0_stage4_iter1();
    void thread_ap_block_state15_pp0_stage4_iter1_ignore_call125();
    void thread_ap_block_state15_pp0_stage4_iter1_ignore_call23();
    void thread_ap_block_state16_pp0_stage5_iter1();
    void thread_ap_block_state16_pp0_stage5_iter1_ignore_call125();
    void thread_ap_block_state16_pp0_stage5_iter1_ignore_call23();
    void thread_ap_block_state17_pp0_stage6_iter1();
    void thread_ap_block_state17_pp0_stage6_iter1_ignore_call56();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call116();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call89();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call98();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0_ignore_call116();
    void thread_ap_block_state3_pp0_stage1_iter0_ignore_call89();
    void thread_ap_block_state3_pp0_stage1_iter0_ignore_call98();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0_ignore_call125();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0_ignore_call125();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0_ignore_call125();
    void thread_ap_block_state6_pp0_stage4_iter0_ignore_call23();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0_ignore_call125();
    void thread_ap_block_state7_pp0_stage5_iter0_ignore_call23();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0_ignore_call56();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0_ignore_call56();
    void thread_ap_condition_1340();
    void thread_ap_condition_1354();
    void thread_ap_condition_1361();
    void thread_ap_condition_350();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_phi_mux_do_init_phi_fu_933_p6();
    void thread_ap_phi_mux_h_pre_V_0_0_i140_phi_fu_1051_p6();
    void thread_ap_phi_mux_h_pre_V_1_0265_i141_phi_fu_1036_p6();
    void thread_ap_phi_mux_h_pre_V_2_0_i142_phi_fu_1021_p6();
    void thread_ap_phi_mux_h_pre_V_3_0_i143_phi_fu_1006_p6();
    void thread_ap_phi_mux_h_pre_V_4_0_i144_phi_fu_991_p6();
    void thread_ap_phi_mux_h_pre_V_5_0_i139_phi_fu_1066_p6();
    void thread_ap_phi_mux_h_pre_V_6_0_i138_phi_fu_1081_p6();
    void thread_ap_phi_mux_h_pre_V_7_0_i137_phi_fu_1096_p6();
    void thread_ap_phi_mux_input_1_V_load_rewin_phi_fu_949_p6();
    void thread_ap_phi_mux_its_0_i_i145_phi_fu_964_p6();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_empty_346_fu_1398_p2();
    void thread_grp_dense_simple_0_0_0_0_1_fu_1227_ap_ce();
    void thread_grp_dense_simple_0_0_1_fu_1321_ap_ce();
    void thread_grp_lstm_tail_02_1_fu_1326_ap_ce();
    void thread_grp_sigmoid_1_fu_1279_ap_ce();
    void thread_grp_sigmoid_1_fu_1279_ap_start();
    void thread_grp_sigmoid_1_fu_1293_ap_ce();
    void thread_grp_sigmoid_1_fu_1293_ap_start();
    void thread_grp_sigmoid_1_fu_1307_ap_ce();
    void thread_grp_sigmoid_1_fu_1307_ap_start();
    void thread_icmp_ln203_fu_1404_p2();
    void thread_icmp_ln377_fu_1504_p2();
    void thread_input_1_V_blk_n();
    void thread_input_1_V_read();
    void thread_input_x_0_V_fu_1500_p1();
    void thread_internal_ap_ready();
    void thread_its_fu_1894_p2();
    void thread_layer2_out_0_V_out_blk_n();
    void thread_layer2_out_0_V_out_din();
    void thread_layer2_out_0_V_out_write();
    void thread_layer2_out_10_V_out_blk_n();
    void thread_layer2_out_10_V_out_din();
    void thread_layer2_out_10_V_out_write();
    void thread_layer2_out_11_V_out_blk_n();
    void thread_layer2_out_11_V_out_din();
    void thread_layer2_out_11_V_out_write();
    void thread_layer2_out_12_V_out_blk_n();
    void thread_layer2_out_12_V_out_din();
    void thread_layer2_out_12_V_out_write();
    void thread_layer2_out_13_V_out_blk_n();
    void thread_layer2_out_13_V_out_din();
    void thread_layer2_out_13_V_out_write();
    void thread_layer2_out_14_V_out_blk_n();
    void thread_layer2_out_14_V_out_din();
    void thread_layer2_out_14_V_out_write();
    void thread_layer2_out_15_V_out_blk_n();
    void thread_layer2_out_15_V_out_din();
    void thread_layer2_out_15_V_out_write();
    void thread_layer2_out_16_V_out_blk_n();
    void thread_layer2_out_16_V_out_din();
    void thread_layer2_out_16_V_out_write();
    void thread_layer2_out_17_V_out_blk_n();
    void thread_layer2_out_17_V_out_din();
    void thread_layer2_out_17_V_out_write();
    void thread_layer2_out_18_V_out_blk_n();
    void thread_layer2_out_18_V_out_din();
    void thread_layer2_out_18_V_out_write();
    void thread_layer2_out_19_V_out_blk_n();
    void thread_layer2_out_19_V_out_din();
    void thread_layer2_out_19_V_out_write();
    void thread_layer2_out_1_V_out_blk_n();
    void thread_layer2_out_1_V_out_din();
    void thread_layer2_out_1_V_out_write();
    void thread_layer2_out_20_V_out_blk_n();
    void thread_layer2_out_20_V_out_din();
    void thread_layer2_out_20_V_out_write();
    void thread_layer2_out_21_V_out_blk_n();
    void thread_layer2_out_21_V_out_din();
    void thread_layer2_out_21_V_out_write();
    void thread_layer2_out_22_V_out_blk_n();
    void thread_layer2_out_22_V_out_din();
    void thread_layer2_out_22_V_out_write();
    void thread_layer2_out_23_V_out_blk_n();
    void thread_layer2_out_23_V_out_din();
    void thread_layer2_out_23_V_out_write();
    void thread_layer2_out_24_V_out_blk_n();
    void thread_layer2_out_24_V_out_din();
    void thread_layer2_out_24_V_out_write();
    void thread_layer2_out_25_V_out_blk_n();
    void thread_layer2_out_25_V_out_din();
    void thread_layer2_out_25_V_out_write();
    void thread_layer2_out_26_V_out_blk_n();
    void thread_layer2_out_26_V_out_din();
    void thread_layer2_out_26_V_out_write();
    void thread_layer2_out_27_V_out_blk_n();
    void thread_layer2_out_27_V_out_din();
    void thread_layer2_out_27_V_out_write();
    void thread_layer2_out_28_V_out_blk_n();
    void thread_layer2_out_28_V_out_din();
    void thread_layer2_out_28_V_out_write();
    void thread_layer2_out_29_V_out_blk_n();
    void thread_layer2_out_29_V_out_din();
    void thread_layer2_out_29_V_out_write();
    void thread_layer2_out_2_V_out_blk_n();
    void thread_layer2_out_2_V_out_din();
    void thread_layer2_out_2_V_out_write();
    void thread_layer2_out_30_V_out_blk_n();
    void thread_layer2_out_30_V_out_din();
    void thread_layer2_out_30_V_out_write();
    void thread_layer2_out_31_V_out_blk_n();
    void thread_layer2_out_31_V_out_din();
    void thread_layer2_out_31_V_out_write();
    void thread_layer2_out_32_V_out_blk_n();
    void thread_layer2_out_32_V_out_din();
    void thread_layer2_out_32_V_out_write();
    void thread_layer2_out_33_V_out_blk_n();
    void thread_layer2_out_33_V_out_din();
    void thread_layer2_out_33_V_out_write();
    void thread_layer2_out_34_V_out_blk_n();
    void thread_layer2_out_34_V_out_din();
    void thread_layer2_out_34_V_out_write();
    void thread_layer2_out_35_V_out_blk_n();
    void thread_layer2_out_35_V_out_din();
    void thread_layer2_out_35_V_out_write();
    void thread_layer2_out_36_V_out_blk_n();
    void thread_layer2_out_36_V_out_din();
    void thread_layer2_out_36_V_out_write();
    void thread_layer2_out_37_V_out_blk_n();
    void thread_layer2_out_37_V_out_din();
    void thread_layer2_out_37_V_out_write();
    void thread_layer2_out_38_V_out_blk_n();
    void thread_layer2_out_38_V_out_din();
    void thread_layer2_out_38_V_out_write();
    void thread_layer2_out_39_V_out_blk_n();
    void thread_layer2_out_39_V_out_din();
    void thread_layer2_out_39_V_out_write();
    void thread_layer2_out_3_V_out_blk_n();
    void thread_layer2_out_3_V_out_din();
    void thread_layer2_out_3_V_out_write();
    void thread_layer2_out_40_V_out_blk_n();
    void thread_layer2_out_40_V_out_din();
    void thread_layer2_out_40_V_out_write();
    void thread_layer2_out_41_V_out_blk_n();
    void thread_layer2_out_41_V_out_din();
    void thread_layer2_out_41_V_out_write();
    void thread_layer2_out_42_V_out_blk_n();
    void thread_layer2_out_42_V_out_din();
    void thread_layer2_out_42_V_out_write();
    void thread_layer2_out_43_V_out_blk_n();
    void thread_layer2_out_43_V_out_din();
    void thread_layer2_out_43_V_out_write();
    void thread_layer2_out_44_V_out_blk_n();
    void thread_layer2_out_44_V_out_din();
    void thread_layer2_out_44_V_out_write();
    void thread_layer2_out_45_V_out_blk_n();
    void thread_layer2_out_45_V_out_din();
    void thread_layer2_out_45_V_out_write();
    void thread_layer2_out_46_V_out_blk_n();
    void thread_layer2_out_46_V_out_din();
    void thread_layer2_out_46_V_out_write();
    void thread_layer2_out_47_V_out_blk_n();
    void thread_layer2_out_47_V_out_din();
    void thread_layer2_out_47_V_out_write();
    void thread_layer2_out_48_V_out_blk_n();
    void thread_layer2_out_48_V_out_din();
    void thread_layer2_out_48_V_out_write();
    void thread_layer2_out_49_V_out_blk_n();
    void thread_layer2_out_49_V_out_din();
    void thread_layer2_out_49_V_out_write();
    void thread_layer2_out_4_V_out_blk_n();
    void thread_layer2_out_4_V_out_din();
    void thread_layer2_out_4_V_out_write();
    void thread_layer2_out_50_V_out_blk_n();
    void thread_layer2_out_50_V_out_din();
    void thread_layer2_out_50_V_out_write();
    void thread_layer2_out_51_V_out_blk_n();
    void thread_layer2_out_51_V_out_din();
    void thread_layer2_out_51_V_out_write();
    void thread_layer2_out_52_V_out_blk_n();
    void thread_layer2_out_52_V_out_din();
    void thread_layer2_out_52_V_out_write();
    void thread_layer2_out_53_V_out_blk_n();
    void thread_layer2_out_53_V_out_din();
    void thread_layer2_out_53_V_out_write();
    void thread_layer2_out_54_V_out_blk_n();
    void thread_layer2_out_54_V_out_din();
    void thread_layer2_out_54_V_out_write();
    void thread_layer2_out_55_V_out_blk_n();
    void thread_layer2_out_55_V_out_din();
    void thread_layer2_out_55_V_out_write();
    void thread_layer2_out_56_V_out_blk_n();
    void thread_layer2_out_56_V_out_din();
    void thread_layer2_out_56_V_out_write();
    void thread_layer2_out_57_V_out_blk_n();
    void thread_layer2_out_57_V_out_din();
    void thread_layer2_out_57_V_out_write();
    void thread_layer2_out_58_V_out_blk_n();
    void thread_layer2_out_58_V_out_din();
    void thread_layer2_out_58_V_out_write();
    void thread_layer2_out_59_V_out_blk_n();
    void thread_layer2_out_59_V_out_din();
    void thread_layer2_out_59_V_out_write();
    void thread_layer2_out_5_V_out_blk_n();
    void thread_layer2_out_5_V_out_din();
    void thread_layer2_out_5_V_out_write();
    void thread_layer2_out_60_V_out_blk_n();
    void thread_layer2_out_60_V_out_din();
    void thread_layer2_out_60_V_out_write();
    void thread_layer2_out_61_V_out_blk_n();
    void thread_layer2_out_61_V_out_din();
    void thread_layer2_out_61_V_out_write();
    void thread_layer2_out_62_V_out_blk_n();
    void thread_layer2_out_62_V_out_din();
    void thread_layer2_out_62_V_out_write();
    void thread_layer2_out_63_V_out_blk_n();
    void thread_layer2_out_63_V_out_din();
    void thread_layer2_out_63_V_out_write();
    void thread_layer2_out_6_V_out_blk_n();
    void thread_layer2_out_6_V_out_din();
    void thread_layer2_out_6_V_out_write();
    void thread_layer2_out_7_V_out_blk_n();
    void thread_layer2_out_7_V_out_din();
    void thread_layer2_out_7_V_out_write();
    void thread_layer2_out_8_V_out_blk_n();
    void thread_layer2_out_8_V_out_din();
    void thread_layer2_out_8_V_out_write();
    void thread_layer2_out_9_V_out_blk_n();
    void thread_layer2_out_9_V_out_din();
    void thread_layer2_out_9_V_out_write();
    void thread_lshr_ln203_1_fu_1489_p2();
    void thread_lshr_ln203_fu_1480_p2();
    void thread_real_start();
    void thread_select_ln203_1_fu_1454_p3();
    void thread_select_ln203_2_fu_1462_p3();
    void thread_select_ln203_fu_1446_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln203_1_fu_1440_p2();
    void thread_sub_ln203_2_fu_1470_p2();
    void thread_sub_ln203_fu_1428_p2();
    void thread_tmp_21_fu_1390_p3();
    void thread_tmp_fu_1418_p4();
    void thread_xor_ln203_fu_1434_p2();
    void thread_zext_ln203_1_fu_1414_p1();
    void thread_zext_ln203_2_fu_1476_p1();
    void thread_zext_ln203_3_fu_1486_p1();
    void thread_zext_ln203_fu_1410_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
