Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan  7 21:52:53 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (186)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (970)
5. checking no_input_delay (21)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (186)
--------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_L/U_SCCB/tick_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_R/U_SCCB/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (970)
--------------------------------------------------
 There are 970 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.286       -1.397                     11                13049        0.111        0.000                      0                13049        3.000        0.000                       0                  6660  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0            25.072        0.000                      0                  542        0.176        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                    -0.286       -1.397                     11                 6747        0.128        0.000                      0                 6747        4.500        0.000                       0                  6598  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  sys_clk_pin              0.716        0.000                      0                11524        0.111        0.000                      0                11524  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.072ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.163ns  (logic 5.774ns (40.769%)  route 8.389ns (59.231%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     2.021 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=25, routed)          1.767     3.788    U_vga_controller/U_Pixel_Counter/Q[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.912 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=9, routed)           1.398     5.311    U_qvga_addr_decoder/y_pixel[0]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_D[1]_P[6])
                                                      5.070    10.381 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.590    11.971    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.095 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14/O
                         net (fo=16, routed)          3.633    15.728    U_FrameBufferLeft/ADDRBWRADDR[6]
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.472    41.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.106    41.366    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.800    U_FrameBufferLeft/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.800    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                 25.072    

Slack (MET) :             25.157ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_5/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.074ns  (logic 5.774ns (41.026%)  route 8.300ns (58.974%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 41.468 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     2.021 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=25, routed)          1.767     3.788    U_vga_controller/U_Pixel_Counter/Q[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.912 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=9, routed)           1.398     5.311    U_qvga_addr_decoder/y_pixel[0]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    10.381 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.571    11.952    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.076 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          3.563    15.639    U_FrameBufferLeft/ADDRBWRADDR[0]
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.468    41.468    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.468    
                         clock uncertainty           -0.106    41.362    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.796    U_FrameBufferLeft/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.796    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                 25.157    

Slack (MET) :             25.187ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.048ns  (logic 5.774ns (41.102%)  route 8.274ns (58.898%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     2.021 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=25, routed)          1.767     3.788    U_vga_controller/U_Pixel_Counter/Q[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.912 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=9, routed)           1.398     5.311    U_qvga_addr_decoder/y_pixel[0]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_D[1]_P[11])
                                                      5.070    10.381 r  U_qvga_addr_decoder/qvga_addr10/P[11]
                         net (fo=2, routed)           1.433    11.814    U_vga_controller/U_Pixel_Counter/P[11]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.938 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9/O
                         net (fo=16, routed)          3.675    15.613    U_FrameBufferLeft/ADDRBWRADDR[11]
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.472    41.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.106    41.366    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.800    U_FrameBufferLeft/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.800    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                 25.187    

Slack (MET) :             25.196ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.039ns  (logic 5.774ns (41.128%)  route 8.265ns (58.872%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     2.021 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=25, routed)          1.767     3.788    U_vga_controller/U_Pixel_Counter/Q[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.912 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=9, routed)           1.398     5.311    U_qvga_addr_decoder/y_pixel[0]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070    10.381 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.486    11.867    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10/O
                         net (fo=16, routed)          3.614    15.604    U_FrameBufferLeft/ADDRBWRADDR[10]
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.472    41.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.106    41.366    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.800    U_FrameBufferLeft/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.800    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 25.196    

Slack (MET) :             25.210ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.024ns  (logic 5.774ns (41.171%)  route 8.250ns (58.829%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     2.021 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=25, routed)          1.767     3.788    U_vga_controller/U_Pixel_Counter/Q[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.912 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=9, routed)           1.398     5.311    U_qvga_addr_decoder/y_pixel[0]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_D[1]_P[13])
                                                      5.070    10.381 r  U_qvga_addr_decoder/qvga_addr10/P[13]
                         net (fo=2, routed)           1.578    11.959    U_vga_controller/U_Pixel_Counter/P[13]
    SLICE_X29Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.083 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=16, routed)          3.507    15.590    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.472    41.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.106    41.366    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.800    U_FrameBufferLeft/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.800    
                         arrival time                         -15.590    
  -------------------------------------------------------------------
                         slack                                 25.210    

Slack (MET) :             25.241ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 5.774ns (41.261%)  route 8.220ns (58.739%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     2.021 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=25, routed)          1.767     3.788    U_vga_controller/U_Pixel_Counter/Q[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.912 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=9, routed)           1.398     5.311    U_qvga_addr_decoder/y_pixel[0]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_D[1]_P[5])
                                                      5.070    10.381 r  U_qvga_addr_decoder/qvga_addr10/P[5]
                         net (fo=2, routed)           1.312    11.692    U_vga_controller/U_Pixel_Counter/P[5]
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.816 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15/O
                         net (fo=16, routed)          3.743    15.559    U_FrameBufferLeft/ADDRBWRADDR[5]
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.472    41.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.106    41.366    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.800    U_FrameBufferLeft/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.800    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                 25.241    

Slack (MET) :             25.244ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_5/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.986ns  (logic 5.774ns (41.284%)  route 8.212ns (58.716%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 41.468 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     2.021 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=25, routed)          1.767     3.788    U_vga_controller/U_Pixel_Counter/Q[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.912 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=9, routed)           1.398     5.311    U_qvga_addr_decoder/y_pixel[0]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070    10.381 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           1.437    11.818    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X28Y40         LUT5 (Prop_lut5_I0_O)        0.124    11.942 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17/O
                         net (fo=16, routed)          3.609    15.552    U_FrameBufferLeft/ADDRBWRADDR[3]
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.468    41.468    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.468    
                         clock uncertainty           -0.106    41.362    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    40.796    U_FrameBufferLeft/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.796    
                         arrival time                         -15.552    
  -------------------------------------------------------------------
                         slack                                 25.244    

Slack (MET) :             25.247ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.988ns  (logic 5.774ns (41.279%)  route 8.214ns (58.721%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     2.021 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=25, routed)          1.767     3.788    U_vga_controller/U_Pixel_Counter/Q[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.912 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=9, routed)           1.398     5.311    U_qvga_addr_decoder/y_pixel[0]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    10.381 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.571    11.952    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.076 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          3.477    15.553    U_FrameBufferLeft/ADDRBWRADDR[0]
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.472    41.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.106    41.366    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.800    U_FrameBufferLeft/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.800    
                         arrival time                         -15.553    
  -------------------------------------------------------------------
                         slack                                 25.247    

Slack (MET) :             25.316ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.808ns  (logic 5.802ns (42.018%)  route 8.006ns (57.982%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     2.021 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=25, routed)          1.767     3.788    U_vga_controller/U_Pixel_Counter/Q[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.912 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=9, routed)           1.398     5.311    U_qvga_addr_decoder/y_pixel[0]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_D[1]_P[6])
                                                      5.070    10.381 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.590    11.971    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.152    12.123 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0/O
                         net (fo=16, routed)          3.251    15.374    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484    41.484    U_FrameBufferRight/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.080    41.564    
                         clock uncertainty           -0.106    41.458    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    40.690    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.690    
                         arrival time                         -15.374    
  -------------------------------------------------------------------
                         slack                                 25.316    

Slack (MET) :             25.339ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.891ns  (logic 5.774ns (41.566%)  route 8.117ns (58.434%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 41.468 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.565     1.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     2.021 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=25, routed)          1.767     3.788    U_vga_controller/U_Pixel_Counter/Q[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.912 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=9, routed)           1.398     5.311    U_qvga_addr_decoder/y_pixel[0]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070    10.381 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.486    11.867    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10/O
                         net (fo=16, routed)          3.466    15.457    U_FrameBufferLeft/ADDRBWRADDR[10]
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.468    41.468    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.468    
                         clock uncertainty           -0.106    41.362    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.796    U_FrameBufferLeft/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.796    
                         arrival time                         -15.457    
  -------------------------------------------------------------------
                         slack                                 25.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.102%)  route 0.123ns (39.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X31Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.123     0.826    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.871    U_vga_controller/U_Pixel_Counter/h_counter_1[2]
    SLICE_X30Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X30Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X30Y41         FDCE (Hold_fdce_C_D)         0.120     0.695    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.027%)  route 0.140ns (42.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=33, routed)          0.140     0.843    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.888 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.888    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X36Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.092     0.667    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.533%)  route 0.168ns (47.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563     0.563    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     0.704 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.168     0.872    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.917 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.917    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X37Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.092     0.655    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.145%)  route 0.192ns (50.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X31Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.192     0.895    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X31Y41         LUT5 (Prop_lut5_I3_O)        0.045     0.940 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.940    U_vga_controller/U_Pixel_Counter/h_counter_1[1]
    SLICE_X31Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X31Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.091     0.653    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.244%)  route 0.208ns (52.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=34, routed)          0.208     0.910    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.955 r  U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.955    U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X37Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.092     0.667    U_vga_controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.244%)  route 0.208ns (52.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=34, routed)          0.208     0.910    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.955 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.955    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X37Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.091     0.666    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.884%)  route 0.202ns (52.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563     0.563    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          0.202     0.906    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.951 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.951    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X37Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.091     0.654    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.082%)  route 0.218ns (53.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=33, routed)          0.218     0.920    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.965 r  U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.965    U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X36Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.092     0.667    U_vga_controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X31Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141     0.703 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=9, routed)           0.231     0.934    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.979 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.979    U_vga_controller/U_Pixel_Counter/h_counter_1[0]
    SLICE_X31Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X31Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X31Y42         FDCE (Hold_fdce_C_D)         0.092     0.654    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.747%)  route 0.238ns (53.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X30Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=34, routed)          0.238     0.964    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_48[1]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.009 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.009    U_vga_controller/U_Pixel_Counter/h_counter_1[5]
    SLICE_X31Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X31Y42         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X31Y42         FDCE (Hold_fdce_C_D)         0.091     0.666    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_FrameBufferLeft/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y42     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y42     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y42     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y42     U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y42     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y42     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y42     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y41     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y42     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y42     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y42     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y42     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -0.286ns,  Total Violation       -1.397ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_R_reg[0][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.257ns  (logic 4.642ns (45.256%)  route 5.615ns (54.744%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.614     5.135    U_DepthAlgorithm_window/clk
    SLICE_X2Y80          FDRE                                         r  U_DepthAlgorithm_window/window_R_reg[0][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.653 r  U_DepthAlgorithm_window/window_R_reg[0][2][3]/Q
                         net (fo=14, routed)          0.854     6.507    U_DepthAlgorithm_window/window_R_reg[0][2]_381[3]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.631 r  U_DepthAlgorithm_window/window_cost[0][18]_i_201/O
                         net (fo=1, routed)           0.000     6.631    U_DepthAlgorithm_window/window_cost[0][18]_i_201_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.201 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_135/CO[2]
                         net (fo=12, routed)          0.614     7.815    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_135_n_1
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.313     8.128 r  U_DepthAlgorithm_window/window_cost[0][18]_i_176/O
                         net (fo=2, routed)           0.590     8.718    U_DepthAlgorithm_window/p_10_in[1]
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.842 r  U_DepthAlgorithm_window/window_cost[0][18]_i_108/O
                         net (fo=2, routed)           0.571     9.412    U_DepthAlgorithm_window/window_cost[0][18]_i_108_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     9.536 r  U_DepthAlgorithm_window/window_cost[0][18]_i_111/O
                         net (fo=1, routed)           0.000     9.536    U_DepthAlgorithm_window/window_cost[0][18]_i_111_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.934 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.934    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_58_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.156 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_48/O[0]
                         net (fo=2, routed)           0.862    11.018    U_DepthAlgorithm_window_n_23
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.299    11.317 r  window_cost[0][18]_i_29/O
                         net (fo=2, routed)           0.602    11.920    window_cost[0][18]_i_29_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.124    12.044 r  window_cost[0][18]_i_33/O
                         net (fo=1, routed)           0.000    12.044    U_DepthAlgorithm_window/S[1]
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.622 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_10/O[2]
                         net (fo=3, routed)           0.439    13.060    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_10_n_5
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.301    13.361 r  U_DepthAlgorithm_window/window_cost[0][18]_i_15/O
                         net (fo=3, routed)           0.658    14.019    U_DepthAlgorithm_window/window_cost[0][18]_i_15_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.143 r  U_DepthAlgorithm_window/window_cost[0][7]_i_2/O
                         net (fo=2, routed)           0.426    14.569    U_DepthAlgorithm_window/window_cost[0][7]_i_2_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.693 r  U_DepthAlgorithm_window/window_cost[0][7]_i_6/O
                         net (fo=1, routed)           0.000    14.693    U_DepthAlgorithm_window/window_cost[0][7]_i_6_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.069 r  U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.069    U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.392 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.392    U_DepthAlgorithm_window/calc_window_cost_return[9]
    SLICE_X10Y83         FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.434    14.775    U_DepthAlgorithm_window/clk
    SLICE_X10Y83         FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][9]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.109    15.107    U_DepthAlgorithm_window/window_cost_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_R_reg[0][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 4.634ns (45.213%)  route 5.615ns (54.787%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.614     5.135    U_DepthAlgorithm_window/clk
    SLICE_X2Y80          FDRE                                         r  U_DepthAlgorithm_window/window_R_reg[0][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.653 r  U_DepthAlgorithm_window/window_R_reg[0][2][3]/Q
                         net (fo=14, routed)          0.854     6.507    U_DepthAlgorithm_window/window_R_reg[0][2]_381[3]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.631 r  U_DepthAlgorithm_window/window_cost[0][18]_i_201/O
                         net (fo=1, routed)           0.000     6.631    U_DepthAlgorithm_window/window_cost[0][18]_i_201_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.201 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_135/CO[2]
                         net (fo=12, routed)          0.614     7.815    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_135_n_1
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.313     8.128 r  U_DepthAlgorithm_window/window_cost[0][18]_i_176/O
                         net (fo=2, routed)           0.590     8.718    U_DepthAlgorithm_window/p_10_in[1]
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.842 r  U_DepthAlgorithm_window/window_cost[0][18]_i_108/O
                         net (fo=2, routed)           0.571     9.412    U_DepthAlgorithm_window/window_cost[0][18]_i_108_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     9.536 r  U_DepthAlgorithm_window/window_cost[0][18]_i_111/O
                         net (fo=1, routed)           0.000     9.536    U_DepthAlgorithm_window/window_cost[0][18]_i_111_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.934 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.934    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_58_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.156 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_48/O[0]
                         net (fo=2, routed)           0.862    11.018    U_DepthAlgorithm_window_n_23
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.299    11.317 r  window_cost[0][18]_i_29/O
                         net (fo=2, routed)           0.602    11.920    window_cost[0][18]_i_29_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.124    12.044 r  window_cost[0][18]_i_33/O
                         net (fo=1, routed)           0.000    12.044    U_DepthAlgorithm_window/S[1]
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.622 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_10/O[2]
                         net (fo=3, routed)           0.439    13.060    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_10_n_5
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.301    13.361 r  U_DepthAlgorithm_window/window_cost[0][18]_i_15/O
                         net (fo=3, routed)           0.658    14.019    U_DepthAlgorithm_window/window_cost[0][18]_i_15_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.143 r  U_DepthAlgorithm_window/window_cost[0][7]_i_2/O
                         net (fo=2, routed)           0.426    14.569    U_DepthAlgorithm_window/window_cost[0][7]_i_2_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.693 r  U_DepthAlgorithm_window/window_cost[0][7]_i_6/O
                         net (fo=1, routed)           0.000    14.693    U_DepthAlgorithm_window/window_cost[0][7]_i_6_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.069 r  U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.069    U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.384 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.384    U_DepthAlgorithm_window/calc_window_cost_return[18]
    SLICE_X10Y83         FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.434    14.775    U_DepthAlgorithm_window/clk
    SLICE_X10Y83         FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][18]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.109    15.107    U_DepthAlgorithm_window/window_cost_reg[0][18]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -15.384    
  -------------------------------------------------------------------
                         slack                                 -0.278    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_R_reg[0][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.173ns  (logic 4.558ns (44.804%)  route 5.615ns (55.196%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.614     5.135    U_DepthAlgorithm_window/clk
    SLICE_X2Y80          FDRE                                         r  U_DepthAlgorithm_window/window_R_reg[0][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.653 r  U_DepthAlgorithm_window/window_R_reg[0][2][3]/Q
                         net (fo=14, routed)          0.854     6.507    U_DepthAlgorithm_window/window_R_reg[0][2]_381[3]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.631 r  U_DepthAlgorithm_window/window_cost[0][18]_i_201/O
                         net (fo=1, routed)           0.000     6.631    U_DepthAlgorithm_window/window_cost[0][18]_i_201_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.201 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_135/CO[2]
                         net (fo=12, routed)          0.614     7.815    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_135_n_1
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.313     8.128 r  U_DepthAlgorithm_window/window_cost[0][18]_i_176/O
                         net (fo=2, routed)           0.590     8.718    U_DepthAlgorithm_window/p_10_in[1]
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.842 r  U_DepthAlgorithm_window/window_cost[0][18]_i_108/O
                         net (fo=2, routed)           0.571     9.412    U_DepthAlgorithm_window/window_cost[0][18]_i_108_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     9.536 r  U_DepthAlgorithm_window/window_cost[0][18]_i_111/O
                         net (fo=1, routed)           0.000     9.536    U_DepthAlgorithm_window/window_cost[0][18]_i_111_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.934 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.934    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_58_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.156 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_48/O[0]
                         net (fo=2, routed)           0.862    11.018    U_DepthAlgorithm_window_n_23
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.299    11.317 r  window_cost[0][18]_i_29/O
                         net (fo=2, routed)           0.602    11.920    window_cost[0][18]_i_29_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.124    12.044 r  window_cost[0][18]_i_33/O
                         net (fo=1, routed)           0.000    12.044    U_DepthAlgorithm_window/S[1]
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.622 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_10/O[2]
                         net (fo=3, routed)           0.439    13.060    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_10_n_5
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.301    13.361 r  U_DepthAlgorithm_window/window_cost[0][18]_i_15/O
                         net (fo=3, routed)           0.658    14.019    U_DepthAlgorithm_window/window_cost[0][18]_i_15_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.143 r  U_DepthAlgorithm_window/window_cost[0][7]_i_2/O
                         net (fo=2, routed)           0.426    14.569    U_DepthAlgorithm_window/window_cost[0][7]_i_2_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.693 r  U_DepthAlgorithm_window/window_cost[0][7]_i_6/O
                         net (fo=1, routed)           0.000    14.693    U_DepthAlgorithm_window/window_cost[0][7]_i_6_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.069 r  U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.069    U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.308 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.308    U_DepthAlgorithm_window/calc_window_cost_return[10]
    SLICE_X10Y83         FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.434    14.775    U_DepthAlgorithm_window/clk
    SLICE_X10Y83         FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][10]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.109    15.107    U_DepthAlgorithm_window/window_cost_reg[0][10]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -15.308    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_R_reg[0][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 4.538ns (44.695%)  route 5.615ns (55.305%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.614     5.135    U_DepthAlgorithm_window/clk
    SLICE_X2Y80          FDRE                                         r  U_DepthAlgorithm_window/window_R_reg[0][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.653 r  U_DepthAlgorithm_window/window_R_reg[0][2][3]/Q
                         net (fo=14, routed)          0.854     6.507    U_DepthAlgorithm_window/window_R_reg[0][2]_381[3]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.631 r  U_DepthAlgorithm_window/window_cost[0][18]_i_201/O
                         net (fo=1, routed)           0.000     6.631    U_DepthAlgorithm_window/window_cost[0][18]_i_201_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.201 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_135/CO[2]
                         net (fo=12, routed)          0.614     7.815    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_135_n_1
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.313     8.128 r  U_DepthAlgorithm_window/window_cost[0][18]_i_176/O
                         net (fo=2, routed)           0.590     8.718    U_DepthAlgorithm_window/p_10_in[1]
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.842 r  U_DepthAlgorithm_window/window_cost[0][18]_i_108/O
                         net (fo=2, routed)           0.571     9.412    U_DepthAlgorithm_window/window_cost[0][18]_i_108_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     9.536 r  U_DepthAlgorithm_window/window_cost[0][18]_i_111/O
                         net (fo=1, routed)           0.000     9.536    U_DepthAlgorithm_window/window_cost[0][18]_i_111_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.934 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.934    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_58_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.156 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_48/O[0]
                         net (fo=2, routed)           0.862    11.018    U_DepthAlgorithm_window_n_23
    SLICE_X8Y83          LUT3 (Prop_lut3_I1_O)        0.299    11.317 r  window_cost[0][18]_i_29/O
                         net (fo=2, routed)           0.602    11.920    window_cost[0][18]_i_29_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.124    12.044 r  window_cost[0][18]_i_33/O
                         net (fo=1, routed)           0.000    12.044    U_DepthAlgorithm_window/S[1]
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.622 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_10/O[2]
                         net (fo=3, routed)           0.439    13.060    U_DepthAlgorithm_window/window_cost_reg[0][18]_i_10_n_5
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.301    13.361 r  U_DepthAlgorithm_window/window_cost[0][18]_i_15/O
                         net (fo=3, routed)           0.658    14.019    U_DepthAlgorithm_window/window_cost[0][18]_i_15_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.143 r  U_DepthAlgorithm_window/window_cost[0][7]_i_2/O
                         net (fo=2, routed)           0.426    14.569    U_DepthAlgorithm_window/window_cost[0][7]_i_2_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.693 r  U_DepthAlgorithm_window/window_cost[0][7]_i_6/O
                         net (fo=1, routed)           0.000    14.693    U_DepthAlgorithm_window/window_cost[0][7]_i_6_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.069 r  U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.069    U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.288 r  U_DepthAlgorithm_window/window_cost_reg[0][18]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.288    U_DepthAlgorithm_window/calc_window_cost_return[8]
    SLICE_X10Y83         FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.434    14.775    U_DepthAlgorithm_window/clk
    SLICE_X10Y83         FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][8]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.109    15.107    U_DepthAlgorithm_window/window_cost_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -15.288    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.134ns  (logic 4.790ns (47.269%)  route 5.344ns (52.731%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.617     5.138    U_DepthAlgorithm_window/clk
    SLICE_X2Y82          FDRE                                         r  U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  U_DepthAlgorithm_window/window_L_reg[0][1][0]/Q
                         net (fo=14, routed)          1.010     6.666    U_DepthAlgorithm_window/window_L_reg_n_0_[0][1][0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.790 r  U_DepthAlgorithm_window/window_cost[1][11]_i_153/O
                         net (fo=1, routed)           0.000     6.790    U_DepthAlgorithm_window/window_cost[1][11]_i_153_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.328 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_120/CO[2]
                         net (fo=12, routed)          0.872     8.200    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_120_n_1
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.310     8.510 r  U_DepthAlgorithm_window/window_cost[1][11]_i_101/O
                         net (fo=2, routed)           0.492     9.002    U_DepthAlgorithm_window/window_cost[1][11]_i_101_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I3_O)        0.124     9.126 r  U_DepthAlgorithm_window/window_cost[1][11]_i_50/O
                         net (fo=2, routed)           0.502     9.629    U_DepthAlgorithm_window/window_cost[1][11]_i_50_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     9.753 r  U_DepthAlgorithm_window/window_cost[1][11]_i_54/O
                         net (fo=1, routed)           0.000     9.753    U_DepthAlgorithm_window/window_cost[1][11]_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.266 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.266    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_26_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.589 r  U_DepthAlgorithm_window/window_cost_reg[1][15]_i_12/O[1]
                         net (fo=2, routed)           0.860    11.449    U_DepthAlgorithm_window/window_cost_reg[1][15]_i_12_n_6
    SLICE_X0Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.755 r  U_DepthAlgorithm_window/window_cost[1][11]_i_8/O
                         net (fo=2, routed)           0.830    12.584    U_DepthAlgorithm_window/window_cost[1][11]_i_8_n_0
    SLICE_X4Y74          LUT4 (Prop_lut4_I3_O)        0.124    12.708 r  U_DepthAlgorithm_window/window_cost[1][11]_i_12/O
                         net (fo=1, routed)           0.000    12.708    U_DepthAlgorithm_window/window_cost[1][11]_i_12_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.106 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.115    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.338 r  U_DepthAlgorithm_window/window_cost_reg[1][15]_i_2/O[0]
                         net (fo=1, routed)           0.768    14.106    U_DepthAlgorithm_window/window_cost_reg[1][15]_i_2_n_7
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    14.937 r  U_DepthAlgorithm_window/window_cost_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.937    U_DepthAlgorithm_window/window_cost_reg[1][15]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.271 r  U_DepthAlgorithm_window/window_cost_reg[1][18]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.271    U_DepthAlgorithm_window/calc_window_cost0_return[17]
    SLICE_X3Y73          FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.494    14.835    U_DepthAlgorithm_window/clk
    SLICE_X3Y73          FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][17]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.062    15.120    U_DepthAlgorithm_window/window_cost_reg[1][17]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.125ns  (logic 4.883ns (48.229%)  route 5.242ns (51.771%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.617     5.138    U_DepthAlgorithm_window/clk
    SLICE_X2Y82          FDRE                                         r  U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  U_DepthAlgorithm_window/window_L_reg[0][1][0]/Q
                         net (fo=14, routed)          1.010     6.666    U_DepthAlgorithm_window/window_L_reg_n_0_[0][1][0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.790 r  U_DepthAlgorithm_window/window_cost[1][11]_i_153/O
                         net (fo=1, routed)           0.000     6.790    U_DepthAlgorithm_window/window_cost[1][11]_i_153_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.328 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_120/CO[2]
                         net (fo=12, routed)          0.872     8.200    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_120_n_1
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.310     8.510 r  U_DepthAlgorithm_window/window_cost[1][11]_i_101/O
                         net (fo=2, routed)           0.492     9.002    U_DepthAlgorithm_window/window_cost[1][11]_i_101_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I3_O)        0.124     9.126 r  U_DepthAlgorithm_window/window_cost[1][11]_i_50/O
                         net (fo=2, routed)           0.502     9.629    U_DepthAlgorithm_window/window_cost[1][11]_i_50_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     9.753 r  U_DepthAlgorithm_window/window_cost[1][11]_i_54/O
                         net (fo=1, routed)           0.000     9.753    U_DepthAlgorithm_window/window_cost[1][11]_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.266 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.266    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_26_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.383 r  U_DepthAlgorithm_window/window_cost_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.009    10.392    U_DepthAlgorithm_window/window_cost_reg[1][15]_i_12_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.631 r  U_DepthAlgorithm_window/window_cost_reg[1][18]_i_12/O[2]
                         net (fo=2, routed)           1.016    11.646    U_DepthAlgorithm_window/window_cost_reg[1][18]_i_12_n_5
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.331    11.977 r  U_DepthAlgorithm_window/window_cost[1][15]_i_3/O
                         net (fo=2, routed)           0.690    12.667    U_DepthAlgorithm_window/window_cost[1][15]_i_3_n_0
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.327    12.994 r  U_DepthAlgorithm_window/window_cost[1][15]_i_7/O
                         net (fo=1, routed)           0.000    12.994    U_DepthAlgorithm_window/window_cost[1][15]_i_7_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.395 r  U_DepthAlgorithm_window/window_cost_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.395    U_DepthAlgorithm_window/window_cost_reg[1][15]_i_2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.729 r  U_DepthAlgorithm_window/window_cost_reg[1][18]_i_2/O[1]
                         net (fo=1, routed)           0.650    14.379    U_DepthAlgorithm_window/window_cost_reg[1][18]_i_2_n_6
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    15.262 r  U_DepthAlgorithm_window/window_cost_reg[1][18]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.262    U_DepthAlgorithm_window/calc_window_cost0_return[18]
    SLICE_X3Y73          FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.494    14.835    U_DepthAlgorithm_window/clk
    SLICE_X3Y73          FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][18]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.062    15.120    U_DepthAlgorithm_window/window_cost_reg[1][18]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_cost_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/temp_mem_reg[120][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 4.071ns (40.914%)  route 5.879ns (59.086%))
  Logic Levels:           15  (CARRY4=9 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.616     5.137    U_DepthAlgorithm_window/clk
    SLICE_X7Y65          FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.593 r  U_DepthAlgorithm_window/window_cost_reg[2][0]/Q
                         net (fo=5, routed)           1.061     6.654    U_DepthAlgorithm_window/window_cost_reg[2]_496[0]
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.778 r  U_DepthAlgorithm_window/temp_mem[159][5]_i_59/O
                         net (fo=1, routed)           0.000     6.778    U_DepthAlgorithm_window/temp_mem[159][5]_i_59_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.310 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.310    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_23_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.424 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.424    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.581 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_5/CO[1]
                         net (fo=54, routed)          0.828     8.409    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_5_n_2
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.329     8.738 r  U_DepthAlgorithm_window/temp_mem[159][5]_i_97/O
                         net (fo=2, routed)           0.161     8.898    U_DepthAlgorithm_window/temp_mem[159][5]_i_97_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  U_DepthAlgorithm_window/temp_mem[159][5]_i_80/O
                         net (fo=1, routed)           0.698     9.720    U_DepthAlgorithm_window/temp_mem[159][5]_i_80_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.105 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.105    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_43_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.219 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.219    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_18_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.376 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_7/CO[1]
                         net (fo=31, routed)          0.834    11.210    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_7_n_2
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.329    11.539 r  U_DepthAlgorithm_window/temp_mem[159][5]_i_62_comp/O
                         net (fo=1, routed)           0.543    12.082    U_DepthAlgorithm_window/temp_mem[159][5]_i_62_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.602 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.602    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_32_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.719    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_13_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.876 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_6/CO[1]
                         net (fo=3, routed)           0.595    13.472    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_6_n_2
    SLICE_X9Y62          LUT3 (Prop_lut3_I0_O)        0.332    13.804 r  U_DepthAlgorithm_window/temp_mem[159][3]_i_2/O
                         net (fo=160, routed)         1.159    14.963    U_DepthAlgorithm_window/temp_mem[159][3]_i_2_n_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.124    15.087 r  U_DepthAlgorithm_window/temp_mem[120][3]_i_1/O
                         net (fo=1, routed)           0.000    15.087    U_DepthAlgorithm_window/temp_mem[120][3]_i_1_n_0
    SLICE_X9Y52          FDRE                                         r  U_DepthAlgorithm_window/temp_mem_reg[120][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.441    14.782    U_DepthAlgorithm_window/clk
    SLICE_X9Y52          FDRE                                         r  U_DepthAlgorithm_window/temp_mem_reg[120][3]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)        0.031    15.036    U_DepthAlgorithm_window/temp_mem_reg[120][3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_cost_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/temp_mem_reg[136][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.949ns  (logic 4.071ns (40.918%)  route 5.878ns (59.082%))
  Logic Levels:           15  (CARRY4=9 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.616     5.137    U_DepthAlgorithm_window/clk
    SLICE_X7Y65          FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.593 r  U_DepthAlgorithm_window/window_cost_reg[2][0]/Q
                         net (fo=5, routed)           1.061     6.654    U_DepthAlgorithm_window/window_cost_reg[2]_496[0]
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.778 r  U_DepthAlgorithm_window/temp_mem[159][5]_i_59/O
                         net (fo=1, routed)           0.000     6.778    U_DepthAlgorithm_window/temp_mem[159][5]_i_59_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.310 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.310    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_23_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.424 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.424    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.581 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_5/CO[1]
                         net (fo=54, routed)          0.828     8.409    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_5_n_2
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.329     8.738 r  U_DepthAlgorithm_window/temp_mem[159][5]_i_97/O
                         net (fo=2, routed)           0.161     8.898    U_DepthAlgorithm_window/temp_mem[159][5]_i_97_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  U_DepthAlgorithm_window/temp_mem[159][5]_i_80/O
                         net (fo=1, routed)           0.698     9.720    U_DepthAlgorithm_window/temp_mem[159][5]_i_80_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.105 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.105    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_43_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.219 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.219    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_18_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.376 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_7/CO[1]
                         net (fo=31, routed)          0.834    11.210    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_7_n_2
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.329    11.539 r  U_DepthAlgorithm_window/temp_mem[159][5]_i_62_comp/O
                         net (fo=1, routed)           0.543    12.082    U_DepthAlgorithm_window/temp_mem[159][5]_i_62_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.602 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.602    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_32_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.719    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_13_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.876 r  U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_6/CO[1]
                         net (fo=3, routed)           0.595    13.472    U_DepthAlgorithm_window/temp_mem_reg[159][5]_i_6_n_2
    SLICE_X9Y62          LUT3 (Prop_lut3_I0_O)        0.332    13.804 r  U_DepthAlgorithm_window/temp_mem[159][3]_i_2/O
                         net (fo=160, routed)         1.158    14.962    U_DepthAlgorithm_window/temp_mem[159][3]_i_2_n_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.124    15.086 r  U_DepthAlgorithm_window/temp_mem[136][3]_i_1/O
                         net (fo=1, routed)           0.000    15.086    U_DepthAlgorithm_window/temp_mem[136][3]_i_1_n_0
    SLICE_X9Y52          FDRE                                         r  U_DepthAlgorithm_window/temp_mem_reg[136][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.441    14.782    U_DepthAlgorithm_window/clk
    SLICE_X9Y52          FDRE                                         r  U_DepthAlgorithm_window/temp_mem_reg[136][3]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)        0.032    15.037    U_DepthAlgorithm_window/temp_mem_reg[136][3]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -15.086    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.023ns  (logic 4.679ns (46.685%)  route 5.344ns (53.315%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.617     5.138    U_DepthAlgorithm_window/clk
    SLICE_X2Y82          FDRE                                         r  U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  U_DepthAlgorithm_window/window_L_reg[0][1][0]/Q
                         net (fo=14, routed)          1.010     6.666    U_DepthAlgorithm_window/window_L_reg_n_0_[0][1][0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.790 r  U_DepthAlgorithm_window/window_cost[1][11]_i_153/O
                         net (fo=1, routed)           0.000     6.790    U_DepthAlgorithm_window/window_cost[1][11]_i_153_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.328 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_120/CO[2]
                         net (fo=12, routed)          0.872     8.200    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_120_n_1
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.310     8.510 r  U_DepthAlgorithm_window/window_cost[1][11]_i_101/O
                         net (fo=2, routed)           0.492     9.002    U_DepthAlgorithm_window/window_cost[1][11]_i_101_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I3_O)        0.124     9.126 r  U_DepthAlgorithm_window/window_cost[1][11]_i_50/O
                         net (fo=2, routed)           0.502     9.629    U_DepthAlgorithm_window/window_cost[1][11]_i_50_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     9.753 r  U_DepthAlgorithm_window/window_cost[1][11]_i_54/O
                         net (fo=1, routed)           0.000     9.753    U_DepthAlgorithm_window/window_cost[1][11]_i_54_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.266 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.266    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_26_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.589 r  U_DepthAlgorithm_window/window_cost_reg[1][15]_i_12/O[1]
                         net (fo=2, routed)           0.860    11.449    U_DepthAlgorithm_window/window_cost_reg[1][15]_i_12_n_6
    SLICE_X0Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.755 r  U_DepthAlgorithm_window/window_cost[1][11]_i_8/O
                         net (fo=2, routed)           0.830    12.584    U_DepthAlgorithm_window/window_cost[1][11]_i_8_n_0
    SLICE_X4Y74          LUT4 (Prop_lut4_I3_O)        0.124    12.708 r  U_DepthAlgorithm_window/window_cost[1][11]_i_12/O
                         net (fo=1, routed)           0.000    12.708    U_DepthAlgorithm_window/window_cost[1][11]_i_12_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.106 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.115    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.338 r  U_DepthAlgorithm_window/window_cost_reg[1][15]_i_2/O[0]
                         net (fo=1, routed)           0.768    14.106    U_DepthAlgorithm_window/window_cost_reg[1][15]_i_2_n_7
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    14.937 r  U_DepthAlgorithm_window/window_cost_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.937    U_DepthAlgorithm_window/window_cost_reg[1][15]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.160 r  U_DepthAlgorithm_window/window_cost_reg[1][18]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.160    U_DepthAlgorithm_window/calc_window_cost0_return[16]
    SLICE_X3Y73          FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.494    14.835    U_DepthAlgorithm_window/clk
    SLICE_X3Y73          FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][16]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.062    15.120    U_DepthAlgorithm_window/window_cost_reg[1][16]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_L_reg[2][0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.074ns  (logic 4.253ns (42.218%)  route 5.821ns (57.782%))
  Logic Levels:           14  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.537     5.058    U_DepthAlgorithm_window/clk
    SLICE_X10Y74         FDRE                                         r  U_DepthAlgorithm_window/window_L_reg[2][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     5.576 r  U_DepthAlgorithm_window/window_L_reg[2][0][2]/Q
                         net (fo=20, routed)          1.010     6.586    U_DepthAlgorithm_window/window_L_reg[2][0]_218[2]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.710 r  U_DepthAlgorithm_window/window_cost[2][11]_i_79/O
                         net (fo=1, routed)           0.000     6.710    U_DepthAlgorithm_window/window_cost[2][11]_i_79_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.280 r  U_DepthAlgorithm_window/window_cost_reg[2][11]_i_59/CO[2]
                         net (fo=19, routed)          0.678     7.957    U_DepthAlgorithm_window/window_cost_reg[2][11]_i_59_n_1
    SLICE_X11Y70         LUT3 (Prop_lut3_I1_O)        0.313     8.270 r  U_DepthAlgorithm_window/window_cost[2][3]_i_39/O
                         net (fo=2, routed)           0.798     9.069    U_DepthAlgorithm_window/window_cost[2][3]_i_39_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.116     9.185 r  U_DepthAlgorithm_window/window_cost[2][3]_i_16/O
                         net (fo=2, routed)           0.857    10.042    U_DepthAlgorithm_window/window_cost[2][3]_i_16_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.328    10.370 r  U_DepthAlgorithm_window/window_cost[2][3]_i_19/O
                         net (fo=1, routed)           0.000    10.370    U_DepthAlgorithm_window/window_cost[2][3]_i_19_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.903 r  U_DepthAlgorithm_window/window_cost_reg[2][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.903    U_DepthAlgorithm_window/window_cost_reg[2][3]_i_10_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.142 r  U_DepthAlgorithm_window/window_cost_reg[2][11]_i_16/O[2]
                         net (fo=4, routed)           0.638    11.779    U_DepthAlgorithm_window/window_cost_reg[2][11]_i_16_n_5
    SLICE_X3Y66          LUT3 (Prop_lut3_I1_O)        0.301    12.080 r  U_DepthAlgorithm_window/window_cost[2][11]_i_19/O
                         net (fo=3, routed)           1.058    13.139    U_DepthAlgorithm_window/window_cost[2][11]_i_19_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124    13.263 r  U_DepthAlgorithm_window/window_cost[2][7]_i_2/O
                         net (fo=2, routed)           0.782    14.045    U_DepthAlgorithm_window/window_cost[2][7]_i_2_n_0
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.124    14.169 r  U_DepthAlgorithm_window/window_cost[2][7]_i_6/O
                         net (fo=1, routed)           0.000    14.169    U_DepthAlgorithm_window/window_cost[2][7]_i_6_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.570 r  U_DepthAlgorithm_window/window_cost_reg[2][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.570    U_DepthAlgorithm_window/window_cost_reg[2][7]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.684 r  U_DepthAlgorithm_window/window_cost_reg[2][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.684    U_DepthAlgorithm_window/window_cost_reg[2][11]_i_1_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.798 r  U_DepthAlgorithm_window/window_cost_reg[2][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.798    U_DepthAlgorithm_window/window_cost_reg[2][15]_i_1_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.132 r  U_DepthAlgorithm_window/window_cost_reg[2][18]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.132    U_DepthAlgorithm_window/calc_window_cost1_return[17]
    SLICE_X7Y69          FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.496    14.837    U_DepthAlgorithm_window/clk
    SLICE_X7Y69          FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[2][17]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X7Y69          FDRE (Setup_fdre_C_D)        0.062    15.122    U_DepthAlgorithm_window/window_cost_reg[2][17]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 -0.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/p_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.637     1.521    U_top_SCCB_R/U_SCCB/clk
    SLICE_X55Y129        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_top_SCCB_R/U_SCCB/p_counter_reg[6]/Q
                         net (fo=5, routed)           0.076     1.738    U_top_SCCB_R/U_SCCB/p_counter_reg_n_0_[6]
    SLICE_X54Y129        LUT6 (Prop_lut6_I0_O)        0.045     1.783 r  U_top_SCCB_R/U_SCCB/tick_i_2__0/O
                         net (fo=1, routed)           0.000     1.783    U_top_SCCB_R/U_SCCB/tick0_out
    SLICE_X54Y129        FDCE                                         r  U_top_SCCB_R/U_SCCB/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.908     2.036    U_top_SCCB_R/U_SCCB/clk
    SLICE_X54Y129        FDCE                                         r  U_top_SCCB_R/U_SCCB/tick_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X54Y129        FDCE (Hold_fdce_C_D)         0.121     1.655    U_top_SCCB_R/U_SCCB/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/p_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.637     1.521    U_top_SCCB_R/U_SCCB/clk
    SLICE_X55Y129        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_top_SCCB_R/U_SCCB/p_counter_reg[1]/Q
                         net (fo=7, routed)           0.126     1.788    U_top_SCCB_R/U_SCCB/p_counter_reg_n_0_[1]
    SLICE_X54Y129        LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  U_top_SCCB_R/U_SCCB/p_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    U_top_SCCB_R/U_SCCB/p_counter[4]_i_1__0_n_0
    SLICE_X54Y129        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.908     2.036    U_top_SCCB_R/U_SCCB/clk
    SLICE_X54Y129        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X54Y129        FDCE (Hold_fdce_C_D)         0.121     1.655    U_top_SCCB_R/U_SCCB/p_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_window/j_reg[6]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/temp_mem_reg[65][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.542%)  route 0.149ns (44.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.592     1.475    U_DepthAlgorithm_window/clk
    SLICE_X3Y58          FDCE                                         r  U_DepthAlgorithm_window/j_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_DepthAlgorithm_window/j_reg[6]_rep__0/Q
                         net (fo=103, routed)         0.149     1.765    U_DepthAlgorithm_window/j_reg[6]_rep__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  U_DepthAlgorithm_window/temp_mem[65][3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U_DepthAlgorithm_window/temp_mem[65][3]_i_1_n_0
    SLICE_X7Y58          FDRE                                         r  U_DepthAlgorithm_window/temp_mem_reg[65][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.860     1.988    U_DepthAlgorithm_window/clk
    SLICE_X7Y58          FDRE                                         r  U_DepthAlgorithm_window/temp_mem_reg[65][3]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.092     1.602    U_DepthAlgorithm_window/temp_mem_reg[65][3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.635     1.519    U_top_SCCB_L/U_SCCB/clk
    SLICE_X49Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]/Q
                         net (fo=3, routed)           0.117     1.777    U_top_SCCB_L/U_SCCB/stop_counter_reg[4]
    SLICE_X49Y127        LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  U_top_SCCB_L/U_SCCB/stop_counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    U_top_SCCB_L/U_SCCB/stop_counter_reg[4]_i_1_n_0
    SLICE_X49Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.906     2.034    U_top_SCCB_L/U_SCCB/clk
    SLICE_X49Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X49Y127        FDCE (Hold_fdce_C_D)         0.092     1.611    U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/p_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/p_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.636     1.520    U_top_SCCB_L/U_SCCB/clk
    SLICE_X56Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDCE (Prop_fdce_C_Q)         0.148     1.668 r  U_top_SCCB_L/U_SCCB/p_counter_reg[3]/Q
                         net (fo=8, routed)           0.088     1.756    U_top_SCCB_L/U_SCCB/p_counter[3]
    SLICE_X56Y127        LUT6 (Prop_lut6_I2_O)        0.098     1.854 r  U_top_SCCB_L/U_SCCB/p_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    U_top_SCCB_L/U_SCCB/p_1_in[4]
    SLICE_X56Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.906     2.034    U_top_SCCB_L/U_SCCB/clk
    SLICE_X56Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[4]/C
                         clock pessimism             -0.514     1.520    
    SLICE_X56Y127        FDCE (Hold_fdce_C_D)         0.121     1.641    U_top_SCCB_L/U_SCCB/p_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_window/j_reg[0]_rep__33/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/j_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.805%)  route 0.109ns (34.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.640     1.524    U_DepthAlgorithm_window/clk
    SLICE_X54Y117        FDCE                                         r  U_DepthAlgorithm_window/j_reg[0]_rep__33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.164     1.688 r  U_DepthAlgorithm_window/j_reg[0]_rep__33/Q
                         net (fo=124, routed)         0.109     1.796    U_DepthAlgorithm_window/j_reg[0]_rep__33_n_0
    SLICE_X55Y117        LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  U_DepthAlgorithm_window/j[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.841    U_DepthAlgorithm_window/j[1]_rep__0_i_1_n_0
    SLICE_X55Y117        FDCE                                         r  U_DepthAlgorithm_window/j_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.911     2.039    U_DepthAlgorithm_window/clk
    SLICE_X55Y117        FDCE                                         r  U_DepthAlgorithm_window/j_reg[1]_rep__0/C
                         clock pessimism             -0.502     1.537    
    SLICE_X55Y117        FDCE (Hold_fdce_C_D)         0.091     1.628    U_DepthAlgorithm_window/j_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_window/temp_mem_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/temp_mem_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.563     1.446    U_DepthAlgorithm_window/clk
    SLICE_X11Y59         FDRE                                         r  U_DepthAlgorithm_window/temp_mem_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  U_DepthAlgorithm_window/temp_mem_reg[1][4]/Q
                         net (fo=2, routed)           0.122     1.709    U_DepthAlgorithm_window/temp_mem_reg[1]_656[4]
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.754 r  U_DepthAlgorithm_window/temp_mem[1][4]_i_1/O
                         net (fo=1, routed)           0.000     1.754    U_DepthAlgorithm_window/temp_mem[1][4]_i_1_n_0
    SLICE_X11Y59         FDRE                                         r  U_DepthAlgorithm_window/temp_mem_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.832     1.960    U_DepthAlgorithm_window/clk
    SLICE_X11Y59         FDRE                                         r  U_DepthAlgorithm_window/temp_mem_reg[1][4]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.092     1.538    U_DepthAlgorithm_window/temp_mem_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_window/j_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/j_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.202%)  route 0.139ns (42.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.560     1.443    U_DepthAlgorithm_window/clk
    SLICE_X28Y58         FDCE                                         r  U_DepthAlgorithm_window/j_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_DepthAlgorithm_window/j_reg[1]_rep__3/Q
                         net (fo=125, routed)         0.139     1.723    U_DepthAlgorithm_window/j_reg[1]_rep__3_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.768 r  U_DepthAlgorithm_window/j[4]_i_1/O
                         net (fo=1, routed)           0.000     1.768    U_DepthAlgorithm_window/j_next[4]
    SLICE_X28Y57         FDCE                                         r  U_DepthAlgorithm_window/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.830     1.957    U_DepthAlgorithm_window/clk
    SLICE_X28Y57         FDCE                                         r  U_DepthAlgorithm_window/j_reg[4]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X28Y57         FDCE (Hold_fdce_C_D)         0.091     1.550    U_DepthAlgorithm_window/j_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.635     1.519    U_top_SCCB_R/U_SCCB/clk
    SLICE_X52Y128        FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y128        FDCE (Prop_fdce_C_Q)         0.164     1.683 r  U_top_SCCB_R/U_SCCB/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.127     1.809    U_top_SCCB_R/U_SCCB/counter_reg_reg[0]
    SLICE_X53Y128        LUT5 (Prop_lut5_I0_O)        0.048     1.857 r  U_top_SCCB_R/U_SCCB/counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    U_top_SCCB_R/U_SCCB/p_0_in__1[2]
    SLICE_X53Y128        FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.907     2.035    U_top_SCCB_R/U_SCCB/clk
    SLICE_X53Y128        FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[2]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X53Y128        FDCE (Hold_fdce_C_D)         0.107     1.639    U_top_SCCB_R/U_SCCB/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.635     1.519    U_top_SCCB_L/U_SCCB/clk
    SLICE_X52Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDCE (Prop_fdce_C_Q)         0.164     1.683 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.128     1.810    U_top_SCCB_L/U_SCCB/counter_reg_reg[0]
    SLICE_X53Y127        LUT5 (Prop_lut5_I0_O)        0.048     1.858 r  U_top_SCCB_L/U_SCCB/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    U_top_SCCB_L/U_SCCB/p_0_in__0[2]
    SLICE_X53Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.906     2.034    U_top_SCCB_L/U_SCCB/clk
    SLICE_X53Y127        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X53Y127        FDCE (Hold_fdce_C_D)         0.107     1.639    U_top_SCCB_L/U_SCCB/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y50   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y50   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y85    U_DepthAlgorithm_window/mem_L_reg[2][146][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y84   U_DepthAlgorithm_window/mem_L_reg[2][146][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y90    U_DepthAlgorithm_window/mem_L_reg[2][146][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y85   U_DepthAlgorithm_window/mem_L_reg[2][146][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y85   U_DepthAlgorithm_window/mem_L_reg[2][146][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y88   U_DepthAlgorithm_window/mem_L_reg[2][146][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y85    U_DepthAlgorithm_window/mem_L_reg[2][147][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y109   U_DepthAlgorithm_window/mem_R_reg[2][118][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109   U_DepthAlgorithm_window/mem_R_reg[2][127][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y109   U_DepthAlgorithm_window/j_reg[1]_rep__31/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y128  U_top_SCCB_R/U_SCCB/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y128  U_top_SCCB_R/U_SCCB/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y128  U_top_SCCB_R/U_SCCB/counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y128  U_top_SCCB_R/U_SCCB/counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y128  U_top_SCCB_R/U_SCCB/counter_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y109   U_DepthAlgorithm_window/j_reg[2]_rep/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y129  U_top_SCCB_R/U_SCCB/o_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y88   U_DepthAlgorithm_window/mem_L_reg[2][146][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y88   U_DepthAlgorithm_window/mem_L_reg[2][147][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y88    U_DepthAlgorithm_window/mem_L_reg[2][148][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y88    U_DepthAlgorithm_window/mem_L_reg[2][148][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y68   U_DepthAlgorithm_window/mem_R_reg[1][97][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y68   U_DepthAlgorithm_window/mem_R_reg[1][97][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y71   U_DepthAlgorithm_window/mem_R_reg[1][97][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y71   U_DepthAlgorithm_window/mem_R_reg[1][97][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y68   U_DepthAlgorithm_window/mem_R_reg[1][97][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y68   U_DepthAlgorithm_window/mem_R_reg[1][97][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][56][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.115ns  (logic 4.949ns (40.849%)  route 7.166ns (59.151%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT5=1)
  Clock Path Skew:        3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_15/DOBDO[0]
                         net (fo=8, routed)           2.579     6.645    U_FrameBufferLeft/rData[15]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  U_FrameBufferLeft/gray1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.769    U_rgb2gray_L/S[0]
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.316 r  U_rgb2gray_L/gray1_carry/O[2]
                         net (fo=1, routed)           0.671     7.987    U_rgb2gray_L/gray1_carry_n_5
    SLICE_X30Y70         LUT2 (Prop_lut2_I1_O)        0.302     8.289 r  U_rgb2gray_L/mem_R[2][0][0]_i_13/O
                         net (fo=1, routed)           0.000     8.289    U_rgb2gray_L/mem_R[2][0][0]_i_13_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.665 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.665    U_FrameBufferLeft/mem_R[2][0][0]_i_3[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.884 r  U_FrameBufferLeft/mem_R_reg[2][0][4]_i_7/O[0]
                         net (fo=1, routed)           1.016     9.900    U_rgb2gray_L/mem_R_reg[2][158][4]_1[3]
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.295    10.195 r  U_rgb2gray_L/mem_R[2][0][0]_i_3/O
                         net (fo=1, routed)           0.000    10.195    U_rgb2gray_L/mem_R[2][0][0]_i_3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.571 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    U_rgb2gray_L/mem_R_reg[2][0][0]_i_1_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.827 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/O[2]
                         net (fo=480, routed)         2.900    13.727    U_DepthAlgorithm_window/gray[3]
    SLICE_X9Y125         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][56][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.598    14.939    U_DepthAlgorithm_window/clk
    SLICE_X9Y125         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][56][3]/C
                         clock pessimism              0.000    14.939    
                         clock uncertainty           -0.238    14.701    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)       -0.258    14.443    U_DepthAlgorithm_window/mem_R_reg[0][56][3]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[0][141][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.210ns  (logic 5.171ns (42.350%)  route 7.039ns (57.650%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.594     1.594    U_FrameBufferRight/vga_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.048 r  U_FrameBufferRight/mem_reg_0_14/DOBDO[0]
                         net (fo=8, routed)           2.642     6.690    U_FrameBufferRight/rData[14]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.814 r  U_FrameBufferRight/gray1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.814    U_rgb2gray_R/S[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.364 r  U_rgb2gray_R/gray1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.364    U_rgb2gray_R/gray1_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.586 r  U_rgb2gray_R/gray1_carry__0/O[0]
                         net (fo=1, routed)           0.585     8.171    U_rgb2gray_R/gray1_carry__0_n_7
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299     8.470 r  U_rgb2gray_R/mem_L[2][0][4]_i_8/O
                         net (fo=1, routed)           0.000     8.470    U_FrameBufferRight/mem_L[2][0][0]_i_3_1[1]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.050 r  U_FrameBufferRight/mem_L_reg[2][0][4]_i_7/O[2]
                         net (fo=1, routed)           1.610    10.660    U_rgb2gray_R/mem_L_reg[2][158][4]_1[5]
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.302    10.962 r  U_rgb2gray_R/mem_L[2][0][4]_i_4/O
                         net (fo=1, routed)           0.000    10.962    U_rgb2gray_R/mem_L[2][0][4]_i_4_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.602 r  U_rgb2gray_R/mem_L_reg[2][0][4]_i_1/O[3]
                         net (fo=480, routed)         2.202    13.804    U_DepthAlgorithm_window/O1592[4]
    SLICE_X7Y103         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][141][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.682    15.023    U_DepthAlgorithm_window/clk
    SLICE_X7Y103         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][141][4]/C
                         clock pessimism              0.000    15.023    
                         clock uncertainty           -0.238    14.785    
    SLICE_X7Y103         FDRE (Setup_fdre_C_D)       -0.249    14.536    U_DepthAlgorithm_window/mem_L_reg[0][141][4]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.804    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[2][56][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.941ns  (logic 5.479ns (45.885%)  route 6.462ns (54.115%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT5=1)
  Clock Path Skew:        3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.594     1.594    U_FrameBufferRight/vga_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.048 r  U_FrameBufferRight/mem_reg_0_14/DOBDO[0]
                         net (fo=8, routed)           2.642     6.690    U_FrameBufferRight/rData[14]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.814 r  U_FrameBufferRight/gray1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.814    U_rgb2gray_R/S[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.364 r  U_rgb2gray_R/gray1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.364    U_rgb2gray_R/gray1_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.586 r  U_rgb2gray_R/gray1_carry__0/O[0]
                         net (fo=1, routed)           0.585     8.171    U_rgb2gray_R/gray1_carry__0_n_7
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299     8.470 r  U_rgb2gray_R/mem_L[2][0][4]_i_8/O
                         net (fo=1, routed)           0.000     8.470    U_FrameBufferRight/mem_L[2][0][0]_i_3_1[1]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.020 r  U_FrameBufferRight/mem_L_reg[2][0][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.020    U_FrameBufferRight/mem_L_reg[2][0][4]_i_7_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.291 r  U_FrameBufferRight/mem_L_reg[2][0][4]_i_6/CO[0]
                         net (fo=1, routed)           1.496    10.786    U_rgb2gray_R/mem_L_reg[2][158][4]_2[0]
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.373    11.159 r  U_rgb2gray_R/mem_L[2][0][4]_i_2/O
                         net (fo=1, routed)           0.000    11.159    U_rgb2gray_R/mem_L[2][0][4]_i_2_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.560 r  U_rgb2gray_R/mem_L_reg[2][0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.560    U_rgb2gray_R/mem_L_reg[2][0][4]_i_1_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.795 r  U_rgb2gray_R/mem_L_reg[2][0][5]_i_2/O[0]
                         net (fo=480, routed)         1.739    13.535    U_DepthAlgorithm_window/O1592[5]
    SLICE_X48Y95         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[2][56][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.441    14.782    U_DepthAlgorithm_window/clk
    SLICE_X48Y95         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[2][56][5]/C
                         clock pessimism              0.000    14.782    
                         clock uncertainty           -0.238    14.543    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)       -0.256    14.287    U_DepthAlgorithm_window/mem_L_reg[2][56][5]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[0][5][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.209ns  (logic 5.171ns (42.354%)  route 7.038ns (57.646%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.594     1.594    U_FrameBufferRight/vga_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.048 r  U_FrameBufferRight/mem_reg_0_14/DOBDO[0]
                         net (fo=8, routed)           2.642     6.690    U_FrameBufferRight/rData[14]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.814 r  U_FrameBufferRight/gray1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.814    U_rgb2gray_R/S[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.364 r  U_rgb2gray_R/gray1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.364    U_rgb2gray_R/gray1_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.586 r  U_rgb2gray_R/gray1_carry__0/O[0]
                         net (fo=1, routed)           0.585     8.171    U_rgb2gray_R/gray1_carry__0_n_7
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299     8.470 r  U_rgb2gray_R/mem_L[2][0][4]_i_8/O
                         net (fo=1, routed)           0.000     8.470    U_FrameBufferRight/mem_L[2][0][0]_i_3_1[1]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.050 r  U_FrameBufferRight/mem_L_reg[2][0][4]_i_7/O[2]
                         net (fo=1, routed)           1.610    10.660    U_rgb2gray_R/mem_L_reg[2][158][4]_1[5]
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.302    10.962 r  U_rgb2gray_R/mem_L[2][0][4]_i_4/O
                         net (fo=1, routed)           0.000    10.962    U_rgb2gray_R/mem_L[2][0][4]_i_4_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.602 r  U_rgb2gray_R/mem_L_reg[2][0][4]_i_1/O[3]
                         net (fo=480, routed)         2.201    13.803    U_DepthAlgorithm_window/O1592[4]
    SLICE_X6Y101         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.683    15.024    U_DepthAlgorithm_window/clk
    SLICE_X6Y101         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][5][4]/C
                         clock pessimism              0.000    15.024    
                         clock uncertainty           -0.238    14.786    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)       -0.210    14.576    U_DepthAlgorithm_window/mem_L_reg[0][5][4]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][54][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.076ns  (logic 4.949ns (40.983%)  route 7.127ns (59.017%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT5=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_15/DOBDO[0]
                         net (fo=8, routed)           2.579     6.645    U_FrameBufferLeft/rData[15]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  U_FrameBufferLeft/gray1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.769    U_rgb2gray_L/S[0]
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.316 r  U_rgb2gray_L/gray1_carry/O[2]
                         net (fo=1, routed)           0.671     7.987    U_rgb2gray_L/gray1_carry_n_5
    SLICE_X30Y70         LUT2 (Prop_lut2_I1_O)        0.302     8.289 r  U_rgb2gray_L/mem_R[2][0][0]_i_13/O
                         net (fo=1, routed)           0.000     8.289    U_rgb2gray_L/mem_R[2][0][0]_i_13_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.665 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.665    U_FrameBufferLeft/mem_R[2][0][0]_i_3[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.884 r  U_FrameBufferLeft/mem_R_reg[2][0][4]_i_7/O[0]
                         net (fo=1, routed)           1.016     9.900    U_rgb2gray_L/mem_R_reg[2][158][4]_1[3]
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.295    10.195 r  U_rgb2gray_L/mem_R[2][0][0]_i_3/O
                         net (fo=1, routed)           0.000    10.195    U_rgb2gray_L/mem_R[2][0][0]_i_3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.571 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    U_rgb2gray_L/mem_R_reg[2][0][0]_i_1_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.827 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/O[2]
                         net (fo=480, routed)         2.861    13.688    U_DepthAlgorithm_window/gray[3]
    SLICE_X8Y123         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][54][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.600    14.941    U_DepthAlgorithm_window/clk
    SLICE_X8Y123         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][54][3]/C
                         clock pessimism              0.000    14.941    
                         clock uncertainty           -0.238    14.703    
    SLICE_X8Y123         FDRE (Setup_fdre_C_D)       -0.222    14.481    U_DepthAlgorithm_window/mem_R_reg[0][54][3]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][63][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.049ns  (logic 4.949ns (41.073%)  route 7.100ns (58.927%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT5=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_15/DOBDO[0]
                         net (fo=8, routed)           2.579     6.645    U_FrameBufferLeft/rData[15]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  U_FrameBufferLeft/gray1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.769    U_rgb2gray_L/S[0]
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.316 r  U_rgb2gray_L/gray1_carry/O[2]
                         net (fo=1, routed)           0.671     7.987    U_rgb2gray_L/gray1_carry_n_5
    SLICE_X30Y70         LUT2 (Prop_lut2_I1_O)        0.302     8.289 r  U_rgb2gray_L/mem_R[2][0][0]_i_13/O
                         net (fo=1, routed)           0.000     8.289    U_rgb2gray_L/mem_R[2][0][0]_i_13_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.665 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.665    U_FrameBufferLeft/mem_R[2][0][0]_i_3[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.884 r  U_FrameBufferLeft/mem_R_reg[2][0][4]_i_7/O[0]
                         net (fo=1, routed)           1.016     9.900    U_rgb2gray_L/mem_R_reg[2][158][4]_1[3]
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.295    10.195 r  U_rgb2gray_L/mem_R[2][0][0]_i_3/O
                         net (fo=1, routed)           0.000    10.195    U_rgb2gray_L/mem_R[2][0][0]_i_3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.571 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    U_rgb2gray_L/mem_R_reg[2][0][0]_i_1_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.827 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/O[2]
                         net (fo=480, routed)         2.834    13.661    U_DepthAlgorithm_window/gray[3]
    SLICE_X9Y123         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][63][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.600    14.941    U_DepthAlgorithm_window/clk
    SLICE_X9Y123         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][63][3]/C
                         clock pessimism              0.000    14.941    
                         clock uncertainty           -0.238    14.703    
    SLICE_X9Y123         FDRE (Setup_fdre_C_D)       -0.235    14.468    U_DepthAlgorithm_window/mem_R_reg[0][63][3]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][86][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.071ns  (logic 5.356ns (44.371%)  route 6.715ns (55.629%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT5=1)
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_15/DOBDO[0]
                         net (fo=8, routed)           2.579     6.645    U_FrameBufferLeft/rData[15]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  U_FrameBufferLeft/gray1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.769    U_rgb2gray_L/S[0]
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  U_rgb2gray_L/gray1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    U_rgb2gray_L/gray1_carry_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.635 r  U_rgb2gray_L/gray1_carry__0/O[1]
                         net (fo=1, routed)           0.588     8.223    U_FrameBufferLeft/mem_R[2][0][0]_i_3_1[2]
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     8.906 r  U_FrameBufferLeft/mem_R_reg[2][0][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.906    U_FrameBufferLeft/mem_R_reg[2][0][4]_i_7_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.160 r  U_FrameBufferLeft/mem_R_reg[2][0][4]_i_6/CO[0]
                         net (fo=1, routed)           0.834     9.995    U_rgb2gray_L/mem_R_reg[2][158][4]_2[0]
    SLICE_X30Y84         LUT2 (Prop_lut2_I1_O)        0.367    10.362 r  U_rgb2gray_L/mem_R[2][0][4]_i_2/O
                         net (fo=1, routed)           0.000    10.362    U_rgb2gray_L/mem_R[2][0][4]_i_2_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.738 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.738    U_rgb2gray_L/mem_R_reg[2][0][4]_i_1_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.970 r  U_rgb2gray_L/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         2.713    13.683    U_DepthAlgorithm_window/gray[5]
    SLICE_X50Y125        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][86][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.595    14.936    U_DepthAlgorithm_window/clk
    SLICE_X50Y125        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][86][5]/C
                         clock pessimism              0.000    14.936    
                         clock uncertainty           -0.238    14.698    
    SLICE_X50Y125        FDRE (Setup_fdre_C_D)       -0.202    14.496    U_DepthAlgorithm_window/mem_R_reg[0][86][5]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[0][154][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.952ns  (logic 5.171ns (43.263%)  route 6.781ns (56.737%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.594     1.594    U_FrameBufferRight/vga_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.048 r  U_FrameBufferRight/mem_reg_0_14/DOBDO[0]
                         net (fo=8, routed)           2.642     6.690    U_FrameBufferRight/rData[14]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.814 r  U_FrameBufferRight/gray1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.814    U_rgb2gray_R/S[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.364 r  U_rgb2gray_R/gray1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.364    U_rgb2gray_R/gray1_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.586 r  U_rgb2gray_R/gray1_carry__0/O[0]
                         net (fo=1, routed)           0.585     8.171    U_rgb2gray_R/gray1_carry__0_n_7
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299     8.470 r  U_rgb2gray_R/mem_L[2][0][4]_i_8/O
                         net (fo=1, routed)           0.000     8.470    U_FrameBufferRight/mem_L[2][0][0]_i_3_1[1]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.050 r  U_FrameBufferRight/mem_L_reg[2][0][4]_i_7/O[2]
                         net (fo=1, routed)           1.610    10.660    U_rgb2gray_R/mem_L_reg[2][158][4]_1[5]
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.302    10.962 r  U_rgb2gray_R/mem_L[2][0][4]_i_4/O
                         net (fo=1, routed)           0.000    10.962    U_rgb2gray_R/mem_L[2][0][4]_i_4_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.602 r  U_rgb2gray_R/mem_L_reg[2][0][4]_i_1/O[3]
                         net (fo=480, routed)         1.944    13.546    U_DepthAlgorithm_window/O1592[4]
    SLICE_X5Y99          FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][154][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.508    14.849    U_DepthAlgorithm_window/clk
    SLICE_X5Y99          FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][154][4]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.238    14.610    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)       -0.243    14.367    U_DepthAlgorithm_window/mem_L_reg[0][154][4]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -13.546    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][21][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 4.949ns (40.903%)  route 7.150ns (59.097%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT5=1)
  Clock Path Skew:        3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_15/DOBDO[0]
                         net (fo=8, routed)           2.579     6.645    U_FrameBufferLeft/rData[15]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  U_FrameBufferLeft/gray1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.769    U_rgb2gray_L/S[0]
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.316 r  U_rgb2gray_L/gray1_carry/O[2]
                         net (fo=1, routed)           0.671     7.987    U_rgb2gray_L/gray1_carry_n_5
    SLICE_X30Y70         LUT2 (Prop_lut2_I1_O)        0.302     8.289 r  U_rgb2gray_L/mem_R[2][0][0]_i_13/O
                         net (fo=1, routed)           0.000     8.289    U_rgb2gray_L/mem_R[2][0][0]_i_13_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.665 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.665    U_FrameBufferLeft/mem_R[2][0][0]_i_3[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.884 r  U_FrameBufferLeft/mem_R_reg[2][0][4]_i_7/O[0]
                         net (fo=1, routed)           1.016     9.900    U_rgb2gray_L/mem_R_reg[2][158][4]_1[3]
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.295    10.195 r  U_rgb2gray_L/mem_R[2][0][0]_i_3/O
                         net (fo=1, routed)           0.000    10.195    U_rgb2gray_L/mem_R[2][0][0]_i_3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.571 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    U_rgb2gray_L/mem_R_reg[2][0][0]_i_1_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.827 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/O[2]
                         net (fo=480, routed)         2.884    13.711    U_DepthAlgorithm_window/gray[3]
    SLICE_X3Y117         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][21][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.675    15.016    U_DepthAlgorithm_window/clk
    SLICE_X3Y117         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][21][3]/C
                         clock pessimism              0.000    15.016    
                         clock uncertainty           -0.238    14.778    
    SLICE_X3Y117         FDRE (Setup_fdre_C_D)       -0.244    14.534    U_DepthAlgorithm_window/mem_R_reg[0][21][3]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[0][102][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.083ns  (logic 5.171ns (42.797%)  route 6.912ns (57.203%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.594     1.594    U_FrameBufferRight/vga_clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.048 r  U_FrameBufferRight/mem_reg_0_14/DOBDO[0]
                         net (fo=8, routed)           2.642     6.690    U_FrameBufferRight/rData[14]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.814 r  U_FrameBufferRight/gray1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.814    U_rgb2gray_R/S[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.364 r  U_rgb2gray_R/gray1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.364    U_rgb2gray_R/gray1_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.586 r  U_rgb2gray_R/gray1_carry__0/O[0]
                         net (fo=1, routed)           0.585     8.171    U_rgb2gray_R/gray1_carry__0_n_7
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299     8.470 r  U_rgb2gray_R/mem_L[2][0][4]_i_8/O
                         net (fo=1, routed)           0.000     8.470    U_FrameBufferRight/mem_L[2][0][0]_i_3_1[1]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.050 r  U_FrameBufferRight/mem_L_reg[2][0][4]_i_7/O[2]
                         net (fo=1, routed)           1.610    10.660    U_rgb2gray_R/mem_L_reg[2][158][4]_1[5]
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.302    10.962 r  U_rgb2gray_R/mem_L[2][0][4]_i_4/O
                         net (fo=1, routed)           0.000    10.962    U_rgb2gray_R/mem_L[2][0][4]_i_4_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.602 r  U_rgb2gray_R/mem_L_reg[2][0][4]_i_1/O[3]
                         net (fo=480, routed)         2.075    13.677    U_DepthAlgorithm_window/O1592[4]
    SLICE_X50Y108        FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][102][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.611    14.952    U_DepthAlgorithm_window/clk
    SLICE_X50Y108        FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][102][4]/C
                         clock pessimism              0.000    14.952    
                         clock uncertainty           -0.238    14.714    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.210    14.504    U_DepthAlgorithm_window/mem_L_reg[0][102][4]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                  0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 2.568ns (59.889%)  route 1.720ns (40.111%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.475     1.475    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.828 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          1.103     3.931    U_FrameBufferLeft/rData[0]
    SLICE_X30Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.444     4.375 r  U_FrameBufferLeft/mem_R_reg[2][0][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.375    U_rgb2gray_L/mem_R[2][0][0]_i_7_0[0]
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.254     4.629 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_11/O[3]
                         net (fo=1, routed)           0.617     5.246    U_rgb2gray_L/C__2[7]
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.248     5.494 r  U_rgb2gray_L/mem_R[2][0][0]_i_4/O
                         net (fo=1, routed)           0.000     5.494    U_rgb2gray_L/mem_R[2][0][0]_i_4_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269     5.763 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_1/O[3]
                         net (fo=480, routed)         0.000     5.763    U_DepthAlgorithm_window/gray[0]
    SLICE_X30Y83         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.545     5.066    U_DepthAlgorithm_window/clk
    SLICE_X30Y83         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][0]/C
                         clock pessimism              0.000     5.066    
                         clock uncertainty            0.238     5.304    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.348     5.652    U_DepthAlgorithm_window/mem_R_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -5.652    
                         arrival time                           5.763    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.590ns (59.949%)  route 1.730ns (40.051%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.475     1.475    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.828 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          1.103     3.931    U_FrameBufferLeft/rData[0]
    SLICE_X30Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.444     4.375 r  U_FrameBufferLeft/mem_R_reg[2][0][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.375    U_rgb2gray_L/mem_R[2][0][0]_i_7_0[0]
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.094     4.469 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.469    U_FrameBufferLeft/mem_R[2][0][0]_i_3[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.260     4.729 r  U_FrameBufferLeft/mem_R_reg[2][0][4]_i_7/O[1]
                         net (fo=1, routed)           0.627     5.357    U_rgb2gray_L/mem_R_reg[2][158][4]_1[4]
    SLICE_X30Y84         LUT2 (Prop_lut2_I1_O)        0.247     5.604 r  U_rgb2gray_L/mem_R[2][0][4]_i_5/O
                         net (fo=1, routed)           0.000     5.604    U_rgb2gray_L/mem_R[2][0][4]_i_5_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192     5.796 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/O[0]
                         net (fo=480, routed)         0.000     5.796    U_DepthAlgorithm_window/gray[1]
    SLICE_X30Y84         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.546     5.067    U_DepthAlgorithm_window/clk
    SLICE_X30Y84         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][1]/C
                         clock pessimism              0.000     5.067    
                         clock uncertainty            0.238     5.305    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.348     5.653    U_DepthAlgorithm_window/mem_R_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         -5.653    
                         arrival time                           5.796    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 2.501ns (57.871%)  route 1.821ns (42.129%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.475     1.475    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.828 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          1.103     3.931    U_FrameBufferLeft/rData[0]
    SLICE_X30Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.444     4.375 r  U_FrameBufferLeft/mem_R_reg[2][0][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.375    U_rgb2gray_L/mem_R[2][0][0]_i_7_0[0]
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.094     4.469 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.469    U_FrameBufferLeft/mem_R[2][0][0]_i_3[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     4.661 r  U_FrameBufferLeft/mem_R_reg[2][0][4]_i_7/O[2]
                         net (fo=1, routed)           0.718     5.379    U_rgb2gray_L/mem_R_reg[2][158][4]_1[5]
    SLICE_X30Y84         LUT2 (Prop_lut2_I1_O)        0.242     5.621 r  U_rgb2gray_L/mem_R[2][0][4]_i_4/O
                         net (fo=1, routed)           0.000     5.621    U_rgb2gray_L/mem_R[2][0][4]_i_4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176     5.797 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/O[1]
                         net (fo=480, routed)         0.000     5.797    U_DepthAlgorithm_window/gray[2]
    SLICE_X30Y84         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.546     5.067    U_DepthAlgorithm_window/clk
    SLICE_X30Y84         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][2]/C
                         clock pessimism              0.000     5.067    
                         clock uncertainty            0.238     5.305    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.348     5.653    U_DepthAlgorithm_window/mem_R_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -5.653    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.874ns (46.124%)  route 1.021ns (53.876%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.604     0.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.189 f  U_FrameBufferLeft/mem_reg_0_10/DOBDO[0]
                         net (fo=10, routed)          0.816     2.006    U_FrameBufferLeft/rData[10]
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.045     2.051 r  U_FrameBufferLeft/i___21_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.051    U_rgb2gray_L/mem_R_reg[2][158][5]_0[2]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.117 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[2]
                         net (fo=1, routed)           0.204     2.321    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_5
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.178     2.499 r  U_rgb2gray_L/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         0.000     2.499    U_DepthAlgorithm_window/gray[5]
    SLICE_X30Y85         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.824     1.952    U_DepthAlgorithm_window/clk
    SLICE_X30Y85         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][5]/C
                         clock pessimism              0.000     1.952    
                         clock uncertainty            0.238     2.191    
    SLICE_X30Y85         FDRE (Hold_fdre_C_D)         0.130     2.321    U_DepthAlgorithm_window/mem_R_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.866ns (45.010%)  route 1.058ns (54.990%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        1.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.604     0.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.189 r  U_FrameBufferLeft/mem_reg_0_10/DOBDO[0]
                         net (fo=10, routed)          0.798     1.987    U_FrameBufferLeft/rData[10]
    SLICE_X29Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.032 r  U_FrameBufferLeft/i___21_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.032    U_rgb2gray_L/mem_R_reg[2][158][5]_0[1]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.097 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           0.260     2.357    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X30Y84         LUT2 (Prop_lut2_I0_O)        0.107     2.464 r  U_rgb2gray_L/mem_R[2][0][4]_i_2/O
                         net (fo=1, routed)           0.000     2.464    U_rgb2gray_L/mem_R[2][0][4]_i_2_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.528 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/O[3]
                         net (fo=480, routed)         0.000     2.528    U_DepthAlgorithm_window/gray[4]
    SLICE_X30Y84         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.823     1.951    U_DepthAlgorithm_window/clk
    SLICE_X30Y84         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][4]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.238     2.190    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.130     2.320    U_DepthAlgorithm_window/mem_R_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.100ns (56.557%)  route 0.845ns (43.443%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.601     0.601    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.186 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.536     1.722    U_FrameBufferLeft/rData[0]
    SLICE_X30Y69         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.187     1.909 r  U_FrameBufferLeft/mem_R_reg[2][0][0]_i_12/O[3]
                         net (fo=1, routed)           0.309     2.218    U_rgb2gray_L/mem_R_reg[2][158][4]_1[2]
    SLICE_X30Y82         LUT2 (Prop_lut2_I1_O)        0.111     2.329 r  U_rgb2gray_L/mem_R[2][0][0]_i_8/O
                         net (fo=1, routed)           0.000     2.329    U_rgb2gray_L/mem_R[2][0][0]_i_8_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.440 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.440    U_rgb2gray_L/mem_R_reg[2][0][0]_i_2_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.480 r  U_rgb2gray_L/mem_R_reg[2][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.480    U_rgb2gray_L/mem_R_reg[2][0][0]_i_1_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.546 r  U_rgb2gray_L/mem_R_reg[2][0][4]_i_1/O[2]
                         net (fo=480, routed)         0.000     2.546    U_DepthAlgorithm_window/gray[3]
    SLICE_X30Y84         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.823     1.951    U_DepthAlgorithm_window/clk
    SLICE_X30Y84         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][3]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.238     2.190    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.130     2.320    U_DepthAlgorithm_window/mem_R_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[0][79][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.567ns (13.080%)  route 3.768ns (86.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.444     1.444    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X31Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.367     1.811 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=13, routed)          0.555     2.367    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_48[0]
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.100     2.467 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_12/O
                         net (fo=170, routed)         2.338     4.805    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I3_O)        0.100     4.905 r  U_vga_controller/U_Pixel_Counter/mem_R[0][79][5]_i_1/O
                         net (fo=12, routed)          0.875     5.779    U_DepthAlgorithm_window/mem_L_reg[0][79][0]_0[0]
    SLICE_X30Y110        FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][79][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.734     5.255    U_DepthAlgorithm_window/clk
    SLICE_X30Y110        FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][79][2]/C
                         clock pessimism              0.000     5.255    
                         clock uncertainty            0.238     5.494    
    SLICE_X30Y110        FDRE (Hold_fdre_C_CE)        0.001     5.495    U_DepthAlgorithm_window/mem_L_reg[0][79][2]
  -------------------------------------------------------------------
                         required time                         -5.495    
                         arrival time                           5.779    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[0][79][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.567ns (13.080%)  route 3.768ns (86.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.444     1.444    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X31Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.367     1.811 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=13, routed)          0.555     2.367    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_48[0]
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.100     2.467 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_12/O
                         net (fo=170, routed)         2.338     4.805    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I3_O)        0.100     4.905 r  U_vga_controller/U_Pixel_Counter/mem_R[0][79][5]_i_1/O
                         net (fo=12, routed)          0.875     5.779    U_DepthAlgorithm_window/mem_L_reg[0][79][0]_0[0]
    SLICE_X30Y110        FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][79][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.734     5.255    U_DepthAlgorithm_window/clk
    SLICE_X30Y110        FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][79][3]/C
                         clock pessimism              0.000     5.255    
                         clock uncertainty            0.238     5.494    
    SLICE_X30Y110        FDRE (Hold_fdre_C_CE)        0.001     5.495    U_DepthAlgorithm_window/mem_L_reg[0][79][3]
  -------------------------------------------------------------------
                         required time                         -5.495    
                         arrival time                           5.779    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[0][79][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.567ns (13.212%)  route 3.725ns (86.788%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.256ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.444     1.444    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X31Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.367     1.811 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=13, routed)          0.555     2.367    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_48[0]
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.100     2.467 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_12/O
                         net (fo=170, routed)         2.338     4.805    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I3_O)        0.100     4.905 r  U_vga_controller/U_Pixel_Counter/mem_R[0][79][5]_i_1/O
                         net (fo=12, routed)          0.831     5.736    U_DepthAlgorithm_window/mem_L_reg[0][79][0]_0[0]
    SLICE_X37Y104        FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][79][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        1.735     5.256    U_DepthAlgorithm_window/clk
    SLICE_X37Y104        FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[0][79][4]/C
                         clock pessimism              0.000     5.256    
                         clock uncertainty            0.238     5.495    
    SLICE_X37Y104        FDRE (Hold_fdre_C_CE)       -0.045     5.450    U_DepthAlgorithm_window/mem_L_reg[0][79][4]
  -------------------------------------------------------------------
                         required time                         -5.450    
                         arrival time                           5.736    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[2][98][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.231ns (11.415%)  route 1.793ns (88.585%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X31Y41         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     0.703 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=13, routed)          0.258     0.961    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_48[0]
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.006 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_12/O
                         net (fo=170, routed)         1.113     2.119    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I2_O)        0.045     2.164 r  U_vga_controller/U_Pixel_Counter/mem_L[2][98][5]_i_1/O
                         net (fo=12, routed)          0.421     2.585    U_DepthAlgorithm_window/mem_L_reg[2][98][0]_0[0]
    SLICE_X34Y101        FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[2][98][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6598, routed)        0.917     2.045    U_DepthAlgorithm_window/clk
    SLICE_X34Y101        FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[2][98][1]/C
                         clock pessimism              0.000     2.045    
                         clock uncertainty            0.238     2.283    
    SLICE_X34Y101        FDRE (Hold_fdre_C_CE)       -0.016     2.267    U_DepthAlgorithm_window/mem_L_reg[2][98][1]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.318    





