###########################################################
TIMESPEC TS_atlys_clk = PERIOD "atlys_clk" 10 ns HIGH 50%;
NET "clk100_i" TNM_NET = atlys_clk;

# *** below nicked from temac ucf
#set to use clock backbone - this uses a long route to allow the MMCM to be placed in the other half of the device
NET "clk100_i" CLOCK_DEDICATED_ROUTE = BACKBONE;


#clockpinforAtlysrevCboard
NET "clk100_i" LOC="L15"; #Bank=1, Pinname=IO_L42P_GCLK7_M1UDM, Type=GCLK, Schname=GCLK

#onBoardUSBcontroller
#NET "usb_ast_ni" LOC="B9"; #Bank=0, Pinname=IO_L35P_GCLK17, Schname=U1-FLAGA
#NET "usb_dst_ni" LOC="A9"; #Bank=0, Pinname=IO_L35N_GCLK16, Schname=U1-FLAGB
#NET "usb_flag_i" LOC="C15"; #Bank=0, Pinname=IO_L64P_SCP5, Schname=U1-FLAGC
#NET "usb_wait_i" LOC="F13"; #Bank=0, Pinname=IO_L63P_SCP7, Schname=U1-SLRD
#NET "usb_db_io(0)" LOC="A2"; #Bank=0, Pinname=IO_L2N, Schname=U1-FD0
#NET "usb_db_io(1)" LOC="D6"; #Bank=0, Pinname=IO_L3P, Schname=U1-FD1
#NET "usb_db_io(2)" LOC="C6"; #Bank=0, Pinname=IO_L3N, Schname=U1-FD2
#NET "usb_db_io(3)" LOC="B3"; #Bank=0, Pinname=IO_L4P, Schname=U1-FD3
#NET "usb_db_io(4)" LOC="A3"; #Bank=0, Pinname=IO_L4N, Schname=U1-FD4
#NET "usb_db_io(5)" LOC="B4"; #Bank=0, Pinname=IO_L5P, Schname=U1-FD5
#NET "usb_db_io(6)" LOC="A4"; #Bank=0, Pinname=IO_L5N, Schname=U1-FD6
#NET "usb_db_io(7)" LOC="C5"; #Bank=0, Pinname=IO_L6P, Schname=U1-FD7
#
#NET "usb_clk_i" LOC="C10"; #Bank=0, Pinname=IO_L37P_GCLK13, Schname=U1-IFCLK
#NET "usb_oe_o" LOC="A15"; #Bank=0, Pinname=IO_L64N_SCP4, Schname=U1-SLOE
#NET "usb_wr_o" LOC="E13"; #Bank=0, Pinname=IO_L63N_SCP6, Schname=U1-SLWR
#NET "usb_pktend_o" LOC="C4"; #Bank=0, Pinname=IO_L1N_VREF, Schname=U1-PKTEND
#NET "usb_dir_o" LOC="B2"; #Bank=0, Pinname=IO_L2P, Schname=U1-SLCS
#NET "usb_mode_o" LOC="A5"; #Bank=0, Pinname=IO_L6N, Schname=U1-INT0#
#
#NET "usb_adr_o(0)" LOC="A14"; #Bank=0, Pinname=IO_L62N_VREF, Schname=U1-FIFOAD0
#NET "usb_adr_o(1)" LOC="B14"; #Bank=0, Pinname=IO_L62P, Schname=U1-FIFOAD1

##onBoardQuad-SPIFlash
#NET "flash_clk_o" LOC="R15"; #Bank=2, Pinname=IO_L1P_CCLK_2, Schname=SCK
#NET "flash_cs_o" LOC="V3"; #Bank=2, Pinname=IO_L65N_CSO_B_2, Schname=CS
#NET "flash_dq_i(0)" LOC="T13"; #Bank=2, Pinname=IO_L3N_MOSI_CSI_B_MISO0_2, Schname=SDI
#NET "flash_dq_i(1)" LOC="R13"; #Bank=2, Pinname=IO_L3P_D0_DIN_MISO_MISO1_2, Schname=DQ1
#NET "flash_dq_i(2)" LOC="T14"; #Bank=2, Pinname=IO_L12P_D1_MISO2_2, Schname=DQ2
#NET "flash_dq_i(3)" LOC="V14"; #Bank=2, Pinname=IO_L12N_D2_MISO3_2, Schname=DQ3

#onBoardLeds
#*** matt says they're backwards - swapped
NET "led_o(7)" LOC="U18"; #Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0
NET "led_o(6)" LOC="M14"; #Bank=1, Pinname=IO_L53P, Schname=LD1
NET "led_o(5)" LOC="N14"; #Bank=1, Pinname=IO_L53N_VREF, Schname=LD2
NET "led_o(4)" LOC="L14"; #Bank=1, Pinname=IO_L61P, Schname=LD3
NET "led_o(3)" LOC="M13"; #Bank=1, Pinname=IO_L61N, Schname=LD4
NET "led_o(2)" LOC="D4"; #Bank=0, Pinname=IO_L1P_HSWAPEN_0, Schname=HSWAP/LD5
NET "led_o(1)" LOC="P16"; #Bank=1, Pinname=IO_L74N_DOUT_BUSY_1, Schname=LD6
NET "led_o(0)" LOC="N12"; #Bank=2, Pinname=IO_L13P_M1_2, Schname=M1/LD7

#onBoardPUSHBUTTONS
NET "btn_i(0)" LOC="T15"; #Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET
NET "btn_i(1)" LOC="N4"; #Bank=3, Pinname=IO_L1P, Schname=BTNU
NET "btn_i(2)" LOC="P4"; #Bank=3, Pinname=IO_L2P, Schname=BTNL
NET "btn_i(3)" LOC="P3"; #Bank=3, Pinname=IO_L2N, Schname=BTND
NET "btn_i(4)" LOC="F6"; #Bank=3, Pinname=IO_L55P_M3A13, Schname=BTNR
NET "btn_i(5)" LOC="F5"; #Bank=3, Pinname=IO_L55N_M3A14, Schname=BTNC

#onBoardSWITCHES
NET "sw_i(0)" LOC="A10"; #Bank=0, Pinname=IO_L37N_GCLK12, Schname=SW0
NET "sw_i(1)" LOC="D14"; #Bank=0, Pinname=IO_L65P_SCP3, Schname=SW1
NET "sw_i(2)" LOC="C14"; #Bank=0, Pinname=IO_L65N_SCP2, Schname=SW2
NET "sw_i(3)" LOC="P15"; #Bank=1, Pinname=IO_L74P_AWAKE_1, Schname=SW3
NET "sw_i(4)" LOC="P12"; #Bank=2, Pinname=IO_L13N_D10, Schname=SW4
NET "sw_i(5)" LOC="R5"; #Bank=2, Pinname=IO_L48P_D7, Schname=SW5
NET "sw_i(6)" LOC="T5"; #Bank=2, Pinname=IO_L48N_RDWR_B_VREF_2, Schname=SW6
NET "sw_i(7)" LOC="E4"; #Bank=3, Pinname=IO_L54P_M3RESET, Schname=SW7

#TEMACEthernetMAC
NET "eth_rst_no" LOC="G13" | IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L32N_A16_M1A9, Schname=E-RESET
NET "eth_txclk_o" LOC="K16"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L41N_GCLK8_M1CASN, Schname=E-TXCLK

NET "eth_txd_o(0)" LOC="H16"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L37N_A6_M1A1, Schname=E-TXD0
NET "eth_txd_o(1)" LOC="H13"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L36P_A9_M1BA0, Schname=E-TXD1
NET "eth_txd_o(2)" LOC="K14"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L39N_M1ODT, Schname=E-TXD2
NET "eth_txd_o(3)" LOC="K13"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L34N_A12_M1BA2, Schname=E-TXD3
NET "eth_txd_o(4)" LOC="J13"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L39P_M1A3, Schname=E-TXD4
NET "eth_txd_o(5)" LOC="G14"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L30N_A20_M1A11, Schname=E-TXD5
NET "eth_txd_o(6)" LOC="H12"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L32P_A17_M1A8, Schname=E-TXD6
NET "eth_txd_o(7)" LOC="K12"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L34P_A13_M1WE, Schname=E-TXD7

NET "eth_txen_o" LOC="H15"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L37P_A7_M1A0, Schname=E-TXEN
NET "eth_txer_o" LOC="G18"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L38N_A4_M1CLKN, Schname=E-TXER
NET "eth_gtxclk_o" LOC="L12"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L40P_GCLK11_M1A5, Schname=E-GTXCLK

NET "eth_rxd_i(0)" LOC="G16"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L38P_A5_M1CLK, Schname=E-RXD0
NET "eth_rxd_i(1)" LOC="H14"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L36N_A8_M1BA1, Schname=E-RXD1
NET "eth_rxd_i(2)" LOC="E16"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L33P_A15_M1A10, Schname=E-RXD2
NET "eth_rxd_i(3)" LOC="F15"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L1P_A25, Schname=E-RXD3
NET "eth_rxd_i(4)" LOC="F14"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L30P_A21_M1RESET, Schname=E-RXD4
NET "eth_rxd_i(5)" LOC="E18"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L33N_A14_M1A4, Schname=E-RXD5
NET "eth_rxd_i(6)" LOC="D18"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L31N_A18_M1A12, Schname=E-RXD6
NET "eth_rxd_i(7)" LOC="D17"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L31P_A19_M1CKE, Schname=E-RXD7

NET "eth_rxdv_i" LOC="F17"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L35P_A11_M1A7, Schname=E-RXDV
NET "eth_rxer_i" LOC="F18"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L35N_A10_M1A2, Schname=E-RXER
NET "eth_rxclk_i" LOC="K15"| IOSTANDARD = LVCMOS25; #Bank=1, Pinname=IO_L41P_GCLK9_IRDY1_M1RASN, Schname=E-RXCLK
#NET "eth_mdc_i" LOC="F16"; #Bank=1, Pinname=IO_L1N_A24_VREF, Schname=E-MDC
#NET "eth_mdi_i" LOC="N17"; #Bank=1, Pinname=IO_L48P_HDC_M1DQ8, Schname=E-MDIO
#NET "eth_int_i" LOC="L16"; #Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT
NET "eth_col_i" LOC="C17"| IOSTANDARD = LVCMOS25; #*** Matt added - not in orig file!
NET "eth_crs_i" LOC="C18"| IOSTANDARD = LVCMOS25; #***

##DDR2
#NET "ddr2_clk0_o" LOC="G3"; #Bank=3, Pinname=IO_L46P_M3CLK, Schname=DDR-CK_P
#NET "ddr2_clk1_o" LOC="G1"; #Bank=3, Pinname=IO_L46N_M3CLKN, Schname=DDR-CK_N
#NET "ddr2_cke_o" LOC="H7"; #Bank=3, Pinname=IO_L53P_M3CKE, Schname=DDR-CKE
#NET "ddr2_ras_no" LOC="L5"; #Bank=3, Pinname=IO_L43P_GCLK23_M3RASN, Schname=DDR-RAS
#NET "ddr2_cas_no" LOC="K5"; #Bank=3, Pinname=IO_L43N_GCLK22_IRDY2_M3CASN, Schname=DDR-CAS
#NET "ddr2_wen_o" LOC="E3"; #Bank=3, Pinname=IO_L50P_M3WE, Schname=DDR-WE
#NET "ddr2_rzq_o" LOC="L6"; #Bank=3, Pinname=IO_L31P, Schname=RZQ
#NET "ddr2_zio_o" LOC="C2"; #Bank=3, Pinname=IO_L83P, Schname=ZIO
#
#NET "ddr2_ba_o(0)" LOC="F2"; #Bank=3, Pinname=IO_L48P_M3BA0, Schname=DDR-BA0
#NET "ddr2_ba_o(1)" LOC="F1"; #Bank=3, Pinname=IO_L48N_M3BA1, Schname=DDR-BA1
#NET "ddr2_ba_o(2)" LOC="E1"; #Bank=3, Pinname=IO_L50N_M3BA2, Schname=DDR-BA2
#
#NET "ddr2_a_o(0)" LOC="J7"; #Bank=3, Pinname=IO_L47P_M3A0, Schname=DDR-A0
#NET "ddr2_a_o(1)" LOC="J6"; #Bank=3, Pinname=IO_L47N_M3A1, Schname=DDR-A1
#NET "ddr2_a_o(2)" LOC="H5"; #Bank=3, Pinname=IO_L49N_M3A2, Schname=DDR-A2
#NET "ddr2_a_o(3)" LOC="L7"; #Bank=3, Pinname=IO_L45P_M3A3, Schname=DDR-A3
#NET "ddr2_a_o(4)" LOC="F3"; #Bank=3, Pinname=IO_L51N_M3A4, Schname=DDR-A4
#NET "ddr2_a_o(5)" LOC="H4"; #Bank=3, Pinname=IO_L44P_GCLK21_M3A5, Schname=DDR-A5
#NET "ddr2_a_o(6)" LOC="H3"; #Bank=3, Pinname=IO_L44N_GCLK20_M3A6, Schname=DDR-A6
#NET "ddr2_a_o(7)" LOC="H6"; #Bank=3, Pinname=IO_L49P_M3A7, Schname=DDR-A7
#NET "ddr2_a_o(8)" LOC="D2"; #Bank=3, Pinname=IO_L52P_M3A8, Schname=DDR-A8
#NET "ddr2_a_o(9)" LOC="D1"; #Bank=3, Pinname=IO_L52N_M3A9, Schname=DDR-A9
#NET "ddr2_a_o(10)" LOC="F4"; #Bank=3, Pinname=IO_L51P_M3A10, Schname=DDR-A10
#NET "ddr2_a_o(11)" LOC="D3"; #Bank=3, Pinname=IO_L54N_M3A11, Schname=DDR-A11
#NET "ddr2_a_o(12)" LOC="G6"; #Bank=3, Pinname=IO_L53N_M3A12, Schname=DDR-A12
#
#NET "ddr2_dq_io(0)" LOC="L2"; #Bank=3, Pinname=IO_L37P_M3DQ0, Schname=DDR-DQ0
#NET "ddr2_dq_io(1)" LOC="L1"; #Bank=3, Pinname=IO_L37N_M3DQ1, Schname=DDR-DQ1
#NET "ddr2_dq_io(2)" LOC="K2"; #Bank=3, Pinname=IO_L38P_M3DQ2, Schname=DDR-DQ2
#NET "ddr2_dq_io(3)" LOC="K1"; #Bank=3, Pinname=IO_L38N_M3DQ3, Schname=DDR-DQ3
#NET "ddr2_dq_io(4)" LOC="H2"; #Bank=3, Pinname=IO_L41P_GCLK27_M3DQ4, Schname=DDR-DQ4
#NET "ddr2_dq_io(5)" LOC="H1"; #Bank=3, Pinname=IO_L41N_GCLK26_M3DQ5, Schname=DDR-DQ5
#NET "ddr2_dq_io(6)" LOC="J3"; #Bank=3, Pinname=IO_L40P_M3DQ6, Schname=DDR-DQ6
#NET "ddr2_dq_io(7)" LOC="J1"; #Bank=3, Pinname=IO_L40N_M3DQ7, Schname=DDR-DQ7
#NET "ddr2_dq_io(8)" LOC="M3"; #Bank=3, Pinname=IO_L36P_M3DQ8, Schname=DDR-DQ8
#NET "ddr2_dq_io(9)" LOC="M1"; #Bank=3, Pinname=IO_L36N_M3DQ9, Schname=DDR-DQ9
#NET "ddr2_dq_io(10)" LOC="N2"; #Bank=3, Pinname=IO_L35P_M3DQ10, Schname=DDR-DQ10
#NET "ddr2_dq_io(11)" LOC="N1"; #Bank=3, Pinname=IO_L35N_M3DQ11, Schname=DDR-DQ11
#NET "ddr2_dq_io(12)" LOC="T2"; #Bank=3, Pinname=IO_L33P_M3DQ12, Schname=DDR-DQ12
#NET "ddr2_dq_io(13)" LOC="T1"; #Bank=3, Pinname=IO_L33N_M3DQ13, Schname=DDR-DQ13
#NET "ddr2_dq_io(14)" LOC="U2"; #Bank=3, Pinname=IO_L32P_M3DQ14, Schname=DDR-DQ14
#NET "ddr2_dq_io(15)" LOC="U1"; #Bank=3, Pinname=IO_L32N_M3DQ15, Schname=DDR-DQ15
#
#NET "ddr2_udqs_po" LOC="P2"; #Bank=3, Pinname=IO_L34P_M3UDQS, Schname=DDR-UDQS_P
#NET "ddr2_udqs_no" LOC="P1"; #Bank=3, Pinname=IO_L34N_M3UDQSN, Schname=DDR-UDQS_N
#NET "ddr2_ldqs_po" LOC="L4"; #Bank=3, Pinname=IO_L39P_M3LDQS, Schname=DDR-LDQS_P
#NET "ddr2_ldqs_no" LOC="L3"; #Bank=3, Pinname=IO_L39N_M3LDQSN, Schname=DDR-LDQS_N
#NET "ddr2_ldm_o" LOC="K3"; #Bank=3, Pinname=IO_L42N_GCLK24_M3LDM, Schname=DDR-LDM
#NET "ddr2_udm_o" LOC="K4"; #Bank=3, Pinname=IO_L42P_GCLK25_TRDY2_M3UDM, Schname=DDR-UDM
#NET "ddr2_odt_o" LOC="K6"; #Bank=3, Pinname=IO_L45N_M3ODT, Schname=DDR-ODT

##onboardHDMIOUT
#NET "hdmi_o_clk_po" LOC="B6"; #Bank=0, Pinname=IO_L8P, Schname=TMDS-TX-CLK_P
#NET "hdmi_o_clk_no" LOC="A6"; #Bank=0, Pinname=IO_L8N_VREF, Schname=TMDS-TX-CLK_N
#NET "hdmi_o_d_po(0)" LOC="D8"; #Bank=0, Pinname=IO_L11P, Schname=TMDS-TX-0_P
#NET "hdmi_o_d_no(0)" LOC="C8"; #Bank=0, Pinname=IO_L11N, Schname=TMDS-TX-0_N
#NET "hdmi_o_d_po(1)" LOC="C7"; #Bank=0, Pinname=IO_L10P, Schname=TMDS-TX-1_P
#NET "hdmi_o_d_no(1)" LOC="A7"; #Bank=0, Pinname=IO_L10N, Schname=TMDS-TX-1_N
#NET "hdmi_o_d_po(2)" LOC="B8"; #Bank=0, Pinname=IO_L33P, Schname=TMDS-TX-2_P
#NET "hdmi_o_d_no(2)" LOC="A8"; #Bank=0, Pinname=IO_L33N, Schname=TMDS-TX-2_N
#NET "hdmi_o_scl_io" LOC="D9"; #Bank=0, Pinname=IO_L34P_GCLK19, Schname=TMDS-TX-SCL
#NET "hdmi_o_sda_io" LOC="C9"; #Bank=0, Pinname=IO_L34N_GCLK18, Schname=TMDS-TX-SDA

##onboardHDMIIN1(PMODA)
#NET "hdmi_i1_clk_pi" LOC="D11"; #Bank=0, Pinname=IO_L36P_GCLK15, Schname=TMDS-RXB-CLK_P
#NET "hdmi_i1_clk_ni" LOC="C11"; #Bank=0, Pinname=IO_L36N_GCLK14, Schname=TMDS-RXB-CLK_N
#NET "hdmi_i1_d_pi(0)" LOC="G9"; #Bank=0, Pinname=IO_L38P, Schname=TMDS-RXB-0_P
#NET "hdmi_i1_d_ni(0)" LOC="F9"; #Bank=0, Pinname=IO_L38N_VREF, Schname=TMDS-RXB-0_N
#NET "hdmi_i1_d_pi(1)" LOC="B11"; #Bank=0, Pinname=IO_L39P, Schname=TMDS-RXB-1_P
#NET "hdmi_i1_d_ni(1)" LOC="A11"; #Bank=0, Pinname=O_L39N, Schname=TMDS-RXB-1_N
#NET "hdmi_i1_d_pi(2)" LOC="B12"; #Bank=0, Pinname=IO_L41P, Schname=TMDS-RXB-2_P
#NET "hdmi_i1_d_ni(2)" LOC="A12"; #Bank=0, Pinname=IO_L41N, Schname=TMDS-RXB-2_N
#NET "hdmi_i1_scl_io" LOC="C13"; #Bank=0, Pinname=IO_L50P, Schname=PMOD-SCL
#NET "hdmi_i1_sda_io" LOC="A13"; #Bank=0, Pinname=IO_L50N, Schname=PMOD-SDA

##onboardHDMIIN2
#NET "hdmi_i2_clk_pi" LOC="H17"; #Bank=1, Pinname=IO_L43P_GCLK5_M1DQ4, Schname=TMDS-RX-CLK_P
#NET "hdmi_i2_clk_ni" LOC="H18"; #Bank=1, Pinname=IO_L43N_GCLK4_M1DQ5, Schname=TMDS-RX-CLK_N
#NET "hdmi_i2_d_pi(0)" LOC="K17"; #Bank=1, Pinname=IO_L45P_A1_M1LDQS, Schname=TMDS-RX-0_P
#NET "hdmi_i2_d_ni(0)" LOC="K18"; #Bank=1, Pinname=IO_L45N_A0_M1LDQSN, Schname=TMDS-RX-0_N
#NET "hdmi_i2_d_pi(1)" LOC="L17"; #Bank=1, Pinname=IO_L46P_FCS_B_M1DQ2, Schname=TMDS-RX-1_P
#NET "hdmi_i2_d_ni(1)" LOC="L18"; #Bank=1, Pinname=IO_L46N_FOE_B_M1DQ3, Schname=TMDS-RX-1_N
#NET "hdmi_i2_d_pi(2)" LOC="J16"; #Bank=1, Pinname=IO_L44P_A3_M1DQ6, Schname=TMDS-RX-2_P
#NET "hdmi_i2_d_ni(2)" LOC="J18"; #Bank=1, Pinname=IO_L44N_A2_M1DQ7, Schname=TMDS-RX-2_N
#NET "hdmi_i2_scl_io" LOC="M16"; #Bank=1, Pinname=IO_L47P_FWE_B_M1DQ0, Schname=TMDS-RX-SCL
#NET "hdmi_i2_sda_io" LOC="M18"; #Bank=1, Pinname=IO_L47N_LDC_M1DQ1, Schname=TMDS-RX-SDA

##onboardUSBHostController
#NET "usbhost_clk_o" LOC="P17"; #Bank=1, Pinname=IO_L49P_M1DQ10, Schname=PIC32-SCK1
#NET "usbhost_ss_o" LOC="P18"; #Bank=1, Pinname=IO_L49N_M1DQ11, Schname=PIC32-SS1
#NET "usbhost_sdi_i" LOC="N15"; #Bank=1, Pinname=IO_L50P_M1UDQS, Schname=PIC32-SDI1
#NET "usbhost_sdo_o" LOC="N18"; #Bank=1, Pinname=IO_L48N_M1DQ9, Schname=PIC32-SDO1

##Audio
#NET "aud_bitclk_i" LOC="L13"; #Bank=1, Pinname=IO_L40N_GCLK10_M1A6, Schname=AUD-BIT-CLK
#NET "aud_sdi_i" LOC="T18"; #Bank=1, Pinname=IO_L51N_M1DQ13, Schname=AUD-SDI
#NET "aud_sdo_o" LOC="N16"; #Bank=1, Pinname=IO_L50N_M1UDQSN, Schname=AUD-SDO
#NET "aud_sync_o" LOC="U17"; #Bank=1, Pinname=IO_L52P_M1DQ14, Schname=AUD-SYNC
#NET "aud_rst_o" LOC="T17"; #Bank=1, Pinname=IO_L51P_M1DQ12, Schname=AUD-RESET

##PMODConnector
#NET "pmod_ja_io(0)" LOC="T3"; #Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N
#NET "pmod_ja_io(1)" LOC="R3"; #Bank=2, Pinname=IO_L62P_D5, Schname=JA-D0_P
#NET "pmod_ja_io(2)" LOC="P6"; #Bank=2, Pinname=IO_L64N_D9, Schname=JA-D2_N
#NET "pmod_ja_io(3)" LOC="N5"; #Bank=2, Pinname=IO_L64P_D8, Schname=JA-D2_P
#NET "pmod_ja_io(4)" LOC="V9"; #Bank=2, Pinname=IO_L32N_GCLK28, Schname=JA-CLK_N
#NET "pmod_ja_io(5)" LOC="T9"; #Bank=2, Pinname=IO_L32P_GCLK29, Schname=JA-CLK_P
#NET "pmod_ja_io(6)" LOC="V4"; #Bank=2, Pinname=IO_L63N, Schname=JA-D1_N
#NET "pmod_ja_io(7)" LOC="T4"; #Bank=2, Pinname=IO_L63P, Schname=JA-D1_P

#onboardVHDCI
#Channnel1connectstoPsignals,Channel2toNsignals
NET "vmod_exp_pio(1)" LOC="U16"; #Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P
NET "vmod_exp_pio(2)" LOC="U15"; #Bank=2, Pinname=*IO_L5P, Schname=EXP-IO2_P
NET "vmod_exp_pio(3)" LOC="U13"; #Bank=2, Pinname=IO_L14P_D11, Schname=EXP-IO3_P
NET "vmod_exp_pio(4)" LOC="M11"; #Bank=2, Pinname=*IO_L15P, Schname=EXP-IO4_P
NET "vmod_exp_pio(5)" LOC="R11"; #Bank=2, Pinname=IO_L16P, Schname=EXP-IO5_P
NET "vmod_exp_pio(6)" LOC="T12"; #Bank=2, Pinname=*IO_L19P, Schname=EXP-IO6_P
NET "vmod_exp_pio(7)" LOC="N10"; #Bank=2, Pinname=*IO_L20P, Schname=EXP-IO7_P
NET "vmod_exp_pio(8)" LOC="M10"; #Bank=2, Pinname=*IO_L22P, Schname=EXP-IO8_P
NET "vmod_exp_pio(9)" LOC="U11"; #Bank=2, Pinname=IO_L23P, Schname=EXP-IO9_P
NET "vmod_exp_pio(10)" LOC="R10"; #Bank=2, Pinname=IO_L29P_GCLK3, Schname=EXP-IO10_P
NET "vmod_exp_pio(11)" LOC="U10"; #Bank=2, Pinname=IO_L30P_GCLK1_D13, Schname=EXP-IO11_P
NET "vmod_exp_pio(12)" LOC="R8"; #Bank=2, Pinname=IO_L31P_GCLK31_D14, Schname=EXP-IO12_P
NET "vmod_exp_pio(13)" LOC="M8"; #Bank=2, Pinname=*IO_L40P, Schname=EXP-IO13_P
NET "vmod_exp_pio(14)" LOC="U8"; #Bank=2, Pinname=IO_L41P, Schname=EXP-IO14_P
NET "vmod_exp_pio(15)" LOC="U7"; #Bank=2, Pinname=IO_L43P, Schname=EXP-IO15_P
NET "vmod_exp_pio(16)" LOC="N7"; #Bank=2, Pinname=*IO_L44P, Schname=EXP-IO16_P
NET "vmod_exp_pio(17)" LOC="T6"; #Bank=2, Pinname=IO_L45P, Schname=EXP-IO17_P
NET "vmod_exp_pio(18)" LOC="R7"; #Bank=2, Pinname=IO_L46P, Schname=EXP-IO18_P
NET "vmod_exp_pio(19)" LOC="N6"; #Bank=2, Pinname=*IO_L47P, Schname=EXP-IO19_P
NET "vmod_exp_pio(20)" LOC="U5"; #Bank=2, Pinname=IO_49P_D3, Schname=EXP-IO20_P
NET "vmod_exp_nio(1)" LOC="V16"; #Bank=2, Pinname=IO_L2N_CMPMOSI, Schname=EXP-IO1_N
NET "vmod_exp_nio(2)" LOC="V15"; #Bank=2, Pinname=*IO_L5N, Schname=EXP-IO2_N
NET "vmod_exp_nio(3)" LOC="V13"; #Bank=2, Pinname=IO_L14N_D12, Schname=EXP-IO3_N
NET "vmod_exp_nio(4)" LOC="N11"; #Bank=2, Pinname=*IO_L15N, Schname=EXP-IO4_N
NET "vmod_exp_nio(5)" LOC="T11"; #Bank=2, Pinname=IO_L16N_VREF, Schname=EXP-IO5_N
NET "vmod_exp_nio(6)" LOC="V12"; #Bank=2, Pinname=*IO_L19N, Schname=EXP-IO6_N
NET "vmod_exp_nio(7)" LOC="P11"; #Bank=2, Pinname=*IO_L20N, Schname=EXP-IO7_N
NET "vmod_exp_nio(8)" LOC="N9"; #Bank=2, Pinname=*IO_L22N, Schname=EXP-IO8_N
NET "vmod_exp_nio(9)" LOC="V11"; #Bank=2, Pinname=IO_L23N, Schname=EXP-IO9_N
NET "vmod_exp_nio(10)" LOC="T10"; #Bank=2, Pinname=IO_L29N_GCLK2, Schname=EXP-IO10_N
NET "vmod_exp_nio(11)" LOC="V10"; #Bank=2, Pinname=IO_L30N_GCLK0_USERCCLK, Schname=EXP-IO11_N
NET "vmod_exp_nio(12)" LOC="T8"; #Bank=2, Pinname=IO_L31N_GCLK30_D15, Schname=EXP-IO12_N
NET "vmod_exp_nio(13)" LOC="N8"; #Bank=2, Pinname=*IO_L40N, Schname=EXP-IO13_N
NET "vmod_exp_nio(14)" LOC="V8"; #Bank=2, Pinname=IO_L41N_VREF, Schname=EXP-IO14_N
NET "vmod_exp_nio(15)" LOC="V7"; #Bank=2, Pinname=IO_L43N, Schname=EXP-IO15_N
NET "vmod_exp_nio(16)" LOC="P8"; #Bank=2, Pinname=*IO_L44N, Schname=EXP-IO16_N
NET "vmod_exp_nio(17)" LOC="V6"; #Bank=2, Pinname=IO_L45N, Schname=EXP-IO17_N
NET "vmod_exp_nio(18)" LOC="T7"; #Bank=2, Pinname=IO_L46N, Schname=EXP-IO18_N
NET "vmod_exp_nio(19)" LOC="P7"; #Bank=2, Pinname=*IO_L47N, Schname=EXP-IO19_N
NET "vmod_exp_nio(20)" LOC="V5"; #Bank=2, Pinname=IO_49N_D4, Schname=EXP-IO20_N

#USBUARTConnector
NET "usbuart_rx_i" LOC="A16"; #Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD
NET "usbuart_tx_o" LOC="B16"; #Bank=0, Pinname=IO_L66P_SCP1, Schname=USBB-TXD

