# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../4bit Binary UpDown Counter.srcs/sources_1/new/bin4updowncounter.vhd" \
"../../../../4bit Binary UpDown Counter.srcs/sim_1/new/bin4updowncounter_tb.vhd" \

# Do not sort compile order
nosort
