$date
	Sun Oct 23 06:04:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#360393
b101 !
1"
#360394
b101 &
b101 %
1$
#360395
0"
#360398
b10000 &
b10000 %
#360402
b1000 &
b1000 %
#360406
b100 &
b100 %
#360410
b10 &
b10 %
#360414
b1 &
1#
b1 %
#360418
b0 &
b0 %
0#
0$
#1333790
b10101 &
b10101 %
1$
b10101 !
1"
#1333791
0"
#1333794
b1000000 &
b1000000 %
#1333798
b100000 &
b100000 %
#1333802
b10000 &
b10000 %
#1333806
b1000 &
b1000 %
#1333810
b100 &
b100 %
#1333814
b10 &
b10 %
#1333818
b1 &
b1 %
1#
#1333822
b0 &
0#
b0 %
0$
#2389570
b10011 &
b10011 %
1$
b10011 !
1"
#2389571
0"
#2389574
b111010 &
b111010 %
#2389578
b11101 &
b11101 %
#2389582
b1011000 &
b1011000 %
#2389586
b101100 &
b101100 %
#2389590
b10110 &
b10110 %
#2389594
b1011 &
b1011 %
#2389598
b100010 &
b100010 %
#2389602
b10001 &
b10001 %
#2389606
b110100 &
b110100 %
#2389610
b11010 &
b11010 %
#2389614
b1101 &
b1101 %
#2389618
b101000 &
b101000 %
#2389622
b10100 &
b10100 %
#2389626
b1010 &
b1010 %
#2389630
b101 &
b101 %
#2389634
b10000 &
b10000 %
#2389638
b1000 &
b1000 %
#2389642
b100 &
b100 %
#2389646
b10 &
b10 %
#2389650
b1 &
b1 %
1#
#2389654
b0 &
0#
b0 %
0$
#4500012
