Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbrca_behav xil_defaultlib.tbrca xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 34. Module rca doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 15. Module fa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 15. Module fa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 15. Module fa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 15. Module fa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 34. Module rca doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 15. Module fa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 15. Module fa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 15. Module fa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 15. Module fa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/verilog project/project_16/project_16.srcs/sources_1/new/ripplecarryadder.v" Line 1. Module ha doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.rca
Compiling module xil_defaultlib.tbrca
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbrca_behav
