module RCA_tb();
reg [3:0]a,b;
reg [3:0]c;
wire [3:0]sum;
wire carry;
RCA dut(a,b,c,sum,carry);
initial begin
a=4'b0;b=4'b0;c=0;
end
always #1 b=b+1'b1;
always #2 a=a+1'b1;
initial #100 $finish;
endmodule
