$date
  Mon Apr 10 13:51:25 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module test2 $end
$var reg 2 ! a[1:0] $end
$var reg 2 " b[1:0] $end
$var reg 2 # control[1:0] $end
$var integer 32 $ output $end
$scope module cal $end
$var reg 2 % a[1:0] $end
$var reg 2 & b[1:0] $end
$var reg 2 ' control[1:0] $end
$var integer 32 ( output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b10 !
b01 "
b00 #
b11 $
b10 %
b01 &
b00 '
b11 (
#10000
b01 #
b1 $
b01 '
b1 (
#20000
b10 #
b0 $
b10 '
b0 (
#30000
b11 #
b11 $
b11 '
b11 (
#40000
