--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Piano.twx Piano.ncd -o Piano.twr Piano.pcf -ucf fpga.ucf

Design file:              Piano.ncd
Physical constraint file: Piano.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PS2C        |    2.999(R)|    0.313(R)|mclk_BUFGP        |   0.000|
PS2D        |    0.359(R)|    0.810(R)|mclk_BUFGP        |   0.000|
sw<0>       |    5.799(R)|   -2.032(R)|mclk_BUFGP        |   0.000|
sw<1>       |    3.068(R)|    0.197(R)|mclk_BUFGP        |   0.000|
sw<2>       |    3.807(R)|   -1.281(R)|mclk_BUFGP        |   0.000|
sw<3>       |    4.281(R)|   -1.462(R)|mclk_BUFGP        |   0.000|
sw<4>       |    2.435(R)|    0.596(R)|mclk_BUFGP        |   0.000|
sw<5>       |    2.936(R)|   -0.863(R)|mclk_BUFGP        |   0.000|
sw<6>       |    2.600(R)|   -0.009(R)|mclk_BUFGP        |   0.000|
sw<7>       |    2.468(R)|   -0.716(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |    7.354(R)|mclk_BUFGP        |   0.000|
Led<1>      |    7.991(R)|mclk_BUFGP        |   0.000|
Led<2>      |    7.506(R)|mclk_BUFGP        |   0.000|
OutBlue<1>  |   10.536(R)|mclk_BUFGP        |   0.000|
OutBlue<2>  |   11.054(R)|mclk_BUFGP        |   0.000|
OutGreen<0> |   10.738(R)|mclk_BUFGP        |   0.000|
OutGreen<1> |   10.296(R)|mclk_BUFGP        |   0.000|
OutGreen<2> |   10.498(R)|mclk_BUFGP        |   0.000|
OutRed<0>   |   10.957(R)|mclk_BUFGP        |   0.000|
OutRed<1>   |   10.524(R)|mclk_BUFGP        |   0.000|
OutRed<2>   |   10.532(R)|mclk_BUFGP        |   0.000|
an<0>       |    5.751(R)|mclk_BUFGP        |   0.000|
an<1>       |    5.748(R)|mclk_BUFGP        |   0.000|
an<2>       |    5.759(R)|mclk_BUFGP        |   0.000|
an<3>       |    5.748(R)|mclk_BUFGP        |   0.000|
seg<0>      |    7.316(R)|mclk_BUFGP        |   0.000|
seg<1>      |    7.093(R)|mclk_BUFGP        |   0.000|
seg<2>      |    7.321(R)|mclk_BUFGP        |   0.000|
seg<3>      |    7.080(R)|mclk_BUFGP        |   0.000|
seg<4>      |    7.543(R)|mclk_BUFGP        |   0.000|
seg<5>      |    6.616(R)|mclk_BUFGP        |   0.000|
seg<6>      |    7.299(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.805|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 01 19:37:35 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



