{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680027431460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680027431460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 11:17:10 2023 " "Processing started: Tue Mar 28 11:17:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680027431460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680027431460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlador -c controlador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlador -c controlador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680027431460 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680027432742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruben/downloads/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/procedimientos_controlador_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/ruben/downloads/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/procedimientos_controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procedimientos_controlador_pkg " "Found design unit 1: procedimientos_controlador_pkg" {  } { { "../CODIGO/procedimientos_controlador_pkg.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680027434804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 procedimientos_controlador_pkg-body " "Found design unit 2: procedimientos_controlador_pkg-body" {  } { { "../CODIGO/procedimientos_controlador_pkg.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680027434804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680027434804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruben/downloads/lab2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/ruben/downloads/lab2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acciones_pkg " "Found design unit 1: acciones_pkg" {  } { { "../../../../../tipos_constantes_pkg/acciones_pkg.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680027434820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680027434820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruben/downloads/lab2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/ruben/downloads/lab2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_controlador_pkg " "Found design unit 1: retardos_controlador_pkg" {  } { { "../../../../../tipos_constantes_pkg/retardos_controlador_pkg.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680027434820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680027434820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruben/downloads/lab2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/ruben/downloads/lab2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../../tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680027434835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680027434835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruben/downloads/lab2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/ruben/downloads/lab2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_pkg " "Found design unit 1: controlador_pkg" {  } { { "../../../../../tipos_constantes_pkg/controlador_pkg.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680027434835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680027434835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruben/downloads/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ruben/downloads/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-compor " "Found design unit 1: controlador-compor" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680027434867 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680027434867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680027434867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlador " "Elaborating entity \"controlador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680027435054 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_control controlador.vhd(20) " "VHDL Signal Declaration warning at controlador.vhd(20): used implicit default value for signal \"s_control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1680027435179 "|controlador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resp controlador.vhd(21) " "VHDL Signal Declaration warning at controlador.vhd(21): used implicit default value for signal \"resp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1680027435179 "|controlador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pet_m controlador.vhd(23) " "VHDL Signal Declaration warning at controlador.vhd(23): used implicit default value for signal \"pet_m\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1680027435179 "|controlador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "derechos_acceso controlador.vhd(31) " "Verilog HDL or VHDL warning at controlador.vhd(31): object \"derechos_acceso\" assigned a value but never read" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/Ruben/Downloads/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680027435179 "|controlador"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680027435929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 11:17:15 2023 " "Processing ended: Tue Mar 28 11:17:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680027435929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680027435929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680027435929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680027435929 ""}
