\hypertarget{struct_r_t_c___type_def}{}\doxysection{Referencia de la Estructura R\+T\+C\+\_\+\+Type\+Def}
\label{struct_r_t_c___type_def}\index{RTC\_TypeDef@{RTC\_TypeDef}}


Real-\/\+Time Clock.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\doxysubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{P\+R\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{W\+U\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}{C\+A\+L\+I\+BR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{A\+L\+R\+M\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{A\+L\+R\+M\+BR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{W\+PR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{S\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{S\+H\+I\+F\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{T\+S\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{T\+S\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{T\+S\+S\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{C\+A\+LR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}{T\+A\+F\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{A\+L\+R\+M\+A\+S\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{A\+L\+R\+M\+B\+S\+SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}{R\+E\+S\+E\+R\+V\+E\+D7}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{B\+K\+P0R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{B\+K\+P1R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{B\+K\+P2R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{B\+K\+P3R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{B\+K\+P4R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{B\+K\+P5R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{B\+K\+P6R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{B\+K\+P7R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{B\+K\+P8R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{B\+K\+P9R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{B\+K\+P10R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{B\+K\+P11R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{B\+K\+P12R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{B\+K\+P13R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{B\+K\+P14R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{B\+K\+P15R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{B\+K\+P16R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{B\+K\+P17R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{B\+K\+P18R}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{B\+K\+P19R}}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
Real-\/\+Time Clock. 

\doxysubsection{Documentación de los campos}
\mbox{\Hypertarget{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}\label{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMAR@{ALRMAR}}
\index{ALRMAR@{ALRMAR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMAR}{ALRMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+L\+R\+M\+AR}

R\+TC alarm A register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}\label{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMASSR@{ALRMASSR}}
\index{ALRMASSR@{ALRMASSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMASSR}{ALRMASSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+L\+R\+M\+A\+S\+SR}

R\+TC alarm A sub second register, Address offset\+: 0x44 \mbox{\Hypertarget{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}\label{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMBR@{ALRMBR}}
\index{ALRMBR@{ALRMBR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMBR}{ALRMBR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+L\+R\+M\+BR}

R\+TC alarm B register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}\label{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMBSSR@{ALRMBSSR}}
\index{ALRMBSSR@{ALRMBSSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMBSSR}{ALRMBSSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+L\+R\+M\+B\+S\+SR}

R\+TC alarm B sub second register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}\label{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP0R@{BKP0R}}
\index{BKP0R@{BKP0R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP0R}{BKP0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P0R}

R\+TC backup register 1, Address offset\+: 0x50 \mbox{\Hypertarget{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}\label{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP10R@{BKP10R}}
\index{BKP10R@{BKP10R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP10R}{BKP10R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P10R}

R\+TC backup register 10, Address offset\+: 0x78 \mbox{\Hypertarget{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}\label{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP11R@{BKP11R}}
\index{BKP11R@{BKP11R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP11R}{BKP11R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P11R}

R\+TC backup register 11, Address offset\+: 0x7C \mbox{\Hypertarget{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}\label{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP12R@{BKP12R}}
\index{BKP12R@{BKP12R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP12R}{BKP12R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P12R}

R\+TC backup register 12, Address offset\+: 0x80 \mbox{\Hypertarget{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}\label{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP13R@{BKP13R}}
\index{BKP13R@{BKP13R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP13R}{BKP13R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P13R}

R\+TC backup register 13, Address offset\+: 0x84 \mbox{\Hypertarget{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}\label{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP14R@{BKP14R}}
\index{BKP14R@{BKP14R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP14R}{BKP14R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P14R}

R\+TC backup register 14, Address offset\+: 0x88 \mbox{\Hypertarget{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}\label{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP15R@{BKP15R}}
\index{BKP15R@{BKP15R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP15R}{BKP15R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P15R}

R\+TC backup register 15, Address offset\+: 0x8C \mbox{\Hypertarget{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}\label{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP16R@{BKP16R}}
\index{BKP16R@{BKP16R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP16R}{BKP16R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P16R}

R\+TC backup register 16, Address offset\+: 0x90 \mbox{\Hypertarget{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}\label{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP17R@{BKP17R}}
\index{BKP17R@{BKP17R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP17R}{BKP17R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P17R}

R\+TC backup register 17, Address offset\+: 0x94 \mbox{\Hypertarget{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}\label{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP18R@{BKP18R}}
\index{BKP18R@{BKP18R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP18R}{BKP18R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P18R}

R\+TC backup register 18, Address offset\+: 0x98 \mbox{\Hypertarget{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}\label{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP19R@{BKP19R}}
\index{BKP19R@{BKP19R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP19R}{BKP19R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P19R}

R\+TC backup register 19, Address offset\+: 0x9C \mbox{\Hypertarget{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}\label{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP1R@{BKP1R}}
\index{BKP1R@{BKP1R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP1R}{BKP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P1R}

R\+TC backup register 1, Address offset\+: 0x54 \mbox{\Hypertarget{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}\label{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP2R@{BKP2R}}
\index{BKP2R@{BKP2R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP2R}{BKP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P2R}

R\+TC backup register 2, Address offset\+: 0x58 \mbox{\Hypertarget{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}\label{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP3R@{BKP3R}}
\index{BKP3R@{BKP3R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP3R}{BKP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P3R}

R\+TC backup register 3, Address offset\+: 0x5C \mbox{\Hypertarget{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}\label{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP4R@{BKP4R}}
\index{BKP4R@{BKP4R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP4R}{BKP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P4R}

R\+TC backup register 4, Address offset\+: 0x60 \mbox{\Hypertarget{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}\label{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP5R@{BKP5R}}
\index{BKP5R@{BKP5R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP5R}{BKP5R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P5R}

R\+TC backup register 5, Address offset\+: 0x64 \mbox{\Hypertarget{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}\label{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP6R@{BKP6R}}
\index{BKP6R@{BKP6R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP6R}{BKP6R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P6R}

R\+TC backup register 6, Address offset\+: 0x68 \mbox{\Hypertarget{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}\label{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP7R@{BKP7R}}
\index{BKP7R@{BKP7R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP7R}{BKP7R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P7R}

R\+TC backup register 7, Address offset\+: 0x6C \mbox{\Hypertarget{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}\label{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP8R@{BKP8R}}
\index{BKP8R@{BKP8R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP8R}{BKP8R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P8R}

R\+TC backup register 8, Address offset\+: 0x70 \mbox{\Hypertarget{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}\label{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP9R@{BKP9R}}
\index{BKP9R@{BKP9R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP9R}{BKP9R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+K\+P9R}

R\+TC backup register 9, Address offset\+: 0x74 \mbox{\Hypertarget{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}\label{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CALIBR@{CALIBR}}
\index{CALIBR@{CALIBR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CALIBR}{CALIBR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+A\+L\+I\+BR}

R\+TC calibration register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}\label{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CALR@{CALR}}
\index{CALR@{CALR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CALR}{CALR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+A\+LR}

R\+TC calibration register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

R\+TC control register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

R\+TC date register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+SR}

R\+TC initialization and status register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}\label{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!PRER@{PRER}}
\index{PRER@{PRER}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PRER}{PRER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+R\+ER}

R\+TC prescaler register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}\label{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7}

Reserved, 0x4C ~\newline
 \mbox{\Hypertarget{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}\label{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SHIFTR@{SHIFTR}}
\index{SHIFTR@{SHIFTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHIFTR}{SHIFTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+I\+F\+TR}

R\+TC shift control register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}\label{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SSR@{SSR}}
\index{SSR@{SSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SSR}{SSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+SR}

R\+TC sub second register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}\label{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TAFCR@{TAFCR}}
\index{TAFCR@{TAFCR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TAFCR}{TAFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+A\+F\+CR}

R\+TC tamper and alternate function configuration register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}\label{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TR@{TR}}
\index{TR@{TR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TR}{TR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TR}

R\+TC time register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}\label{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSDR@{TSDR}}
\index{TSDR@{TSDR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TSDR}{TSDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+S\+DR}

R\+TC time stamp date register, Address offset\+: 0x34 \mbox{\Hypertarget{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}\label{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSSSR@{TSSSR}}
\index{TSSSR@{TSSSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TSSSR}{TSSSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+S\+S\+SR}

R\+TC time-\/stamp sub second register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}\label{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSTR@{TSTR}}
\index{TSTR@{TSTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TSTR}{TSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+S\+TR}

R\+TC time stamp time register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}\label{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!WPR@{WPR}}
\index{WPR@{WPR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WPR}{WPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t W\+PR}

R\+TC write protection register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}\label{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!WUTR@{WUTR}}
\index{WUTR@{WUTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WUTR}{WUTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t W\+U\+TR}

R\+TC wakeup timer register, Address offset\+: 0x14 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
