;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	DAT #50, #0
	SUB @0, @2
	SUB <121, 106
	MOV -1, <-30
	MOV -1, <-30
	SUB @-197, 100
	SUB 0, <8
	JMN 0, <332
	SUB 0, <8
	SUB 0, <8
	SUB @121, 106
	SUB @-127, 100
	MOV -1, <-30
	SPL 0, <332
	CMP -207, <-120
	SUB <121, 106
	MOV -1, <-30
	SUB 12, @10
	JMP -1, @-30
	ADD <-30, 9
	ADD 0, @0
	SUB @121, 103
	SUB 10, 2
	DAT #50, #0
	ADD 0, @0
	SLT 0, @0
	ADD -1, <-20
	SUB @121, 103
	SUB @-127, 100
	SUB 0, <8
	SLT <170, 900
	CMP 10, 2
	JMP -703
	SUB @-127, 100
	CMP -207, <-120
	SUB @-197, 100
	SUB #-307, @-724
	CMP #-307, @-724
	SUB @-197, 100
	SPL 0, <332
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
