<!-- =========================== -->
<!--     SURESH GADI README     -->
<!-- =========================== -->

<h1 align="center">ğŸ‘‹ Hi, I'm <span style="color:#00bcd4;">Suresh Gadi</span></h1>
<h3 align="center">ğŸš€ Aspiring VLSI Design & Verification Engineer | B.Tech ECE | Aditya University</h3>

<p align="center">
  <a href="mailto:ggsuresh61@gmail.com">ğŸ“§ ggsuresh61@gmail.com</a> â€¢ 
  <a href="https://www.linkedin.com/in/suresh-gadi-6201a0293/">LinkedIn</a> â€¢ 
  <a href="https://github.com/suresh2327">GitHub</a>
</p>

---

## ğŸ§  About Me  

ğŸ“ **B.Tech ECE** student at **Aditya University** (CGPA: 9.12)  
ğŸ’¡ Passionate about **VLSI Design, Verification, and Digital IC Design**  
ğŸ§© Experienced with **Verilog, SystemVerilog, and EDA Tools** (Cadence, Xilinx Vivado, MATLAB)  
âš™ï¸ Focused on **efficient chip design** and **hardware verification**  
ğŸŒ± Currently exploring **UVM methodologies** and **Low-Power Design**  

> â€œDesign today, verify tomorrow â€” innovate forever.â€

---

## âš™ï¸ Tech Stack & Tools  

### ğŸ’» Programming Languages  
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![JavaScript](https://img.shields.io/badge/JavaScript-F7E018?style=for-the-badge&logo=javascript&logoColor=black)
![Verilog](https://img.shields.io/badge/Verilog-FF6F00?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FFC107?style=for-the-badge)

### ğŸ§° EDA Tools & Frameworks  
![Cadence](https://img.shields.io/badge/Cadence-CC0000?style=for-the-badge&logoColor=white)
![Xilinx Vivado](https://img.shields.io/badge/Xilinx%20Vivado-00A1E4?style=for-the-badge&logo=xilinx&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=Mathworks&logoColor=white)
![Keil](https://img.shields.io/badge/Keil-00BFFF?style=for-the-badge)
![Proteus](https://img.shields.io/badge/Proteus-2D2E2E?style=for-the-badge)
![PSpice](https://img.shields.io/badge/PSpice-FF4B00?style=for-the-badge)

### ğŸ§‘â€ğŸ’» Soft Skills  
ğŸ’¬ Team Collaboration â€¢ ğŸ” Problem Solving â€¢ ğŸ’¡ Communication â€¢ âš¡ Adaptability  

---

## ğŸ’¼ Experience  

### ğŸ§© **VLSI Design & Verification Intern** â€” *Technical Hub Pvt. Ltd.*  
ğŸ“… *May 2025 â€“ June 2025*  
- Designed and implemented **digital circuits** using **Verilog HDL**  
- Applied **SystemVerilog** for module verification  
- Enhanced **timing, power, and area** efficiency  
- Developed hands-on experience with **Cadence EDA suite**

---

### âš™ï¸ **VLSI Internship Training** â€” *SkillDzire Technologies Pvt. Ltd.*  
ğŸ“… *June 2025 â€“ July 2025*  
- Implemented RTL logic using **Verilog/SystemVerilog**  
- Worked with **UART, SPI, I2C, APB, and AXI** protocols  
- Collaborated on **RTL debugging & optimization**  
- Simulated and synthesized using **Vivado & MATLAB**

---

## ğŸš€ Projects  

### ğŸ”¹ AXI to APB Bridge Design *(Aug 2025)*  
- Designed a bridge between **AXI and APB** protocols for efficient communication  
- Verified reliability with diverse **testbench scenarios**  
- Strengthened understanding of **AMBA specifications**

### ğŸ”¹ APB Protocol Interfacing *(Jun 2025)*  
- Implemented **APB protocol** with one master and three slaves  
- Verified **Hold, Setup, Active** states via simulation  
- Designed **functional testbenches** for data transfer verification  

---

## ğŸ… Certifications  

ğŸ“ **Cadence:** Semiconductor 101 â€¢ Digital IC Design â€¢ Verilog â€¢ SystemVerilog  
ğŸ“ **Cisco:** C Programming â€¢ IT Specialist (HTML/CSS)  
ğŸ“ **IIT Bombay:** Python â€¢ C++  
ğŸ“ **GeeksforGeeks:** Embedded Systems  

---

## ğŸ“Š GitHub Analytics  

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=suresh2327&show_icons=true&theme=tokyonight&hide_border=true&count_private=true" />
  <img height="180em" src="https://github-readme-streak-stats.herokuapp.com/?user=suresh2327&theme=tokyonight&hide_border=true" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=suresh2327&layout=compact&theme=tokyonight&hide_border=true" />
</p>

---

## ğŸ•¹ï¸ Fun Automation (Optional Visuals)

<p align="center">
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=suresh2327&theme=tokyonight" alt="Profile Details"/>
</p>

<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=suresh2327&bg_color=0d1117&color=00bcd4&line=00bcd4&point=ffffff&area=true&hide_border=true" alt="Contribution Graph"/>
</p>

---

## ğŸŒ Connect with Me  

<p align="center">
  <a href="mailto:ggsuresh61@gmail.com"><img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" /></a>
  <a href="https://www.linkedin.com/in/suresh-gadi-6201a0293/"><img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" /></a>
  <a href="https://github.com/suresh2327"><img src="https://img.shields.io/badge/GitHub-171515?style=for-the-badge&logo=github&logoColor=white" /></a>
</p>

---

<h3 align="center">â­ â€œTurning digital logic into real-world innovation.â€ â­</h3>
