
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.097739                       # Number of seconds simulated
sim_ticks                                 97738808000                       # Number of ticks simulated
final_tick                                97738808000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 343037                       # Simulator instruction rate (inst/s)
host_op_rate                                   397715                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              169058284                       # Simulator tick rate (ticks/s)
host_mem_usage                                 688660                       # Number of bytes of host memory used
host_seconds                                   578.14                       # Real time elapsed on the host
sim_insts                                   198322096                       # Number of instructions simulated
sim_ops                                     229933423                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          266112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          344128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       852800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1463040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       266112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        266112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                126                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2722685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3520894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       8725296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14968875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2722685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2722685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           82506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                82506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           82506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2722685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3520894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      8725296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15051381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22860                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        126                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      126                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1460352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1463040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     42                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   97738743500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22860                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  126                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.058925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.581851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.092271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3118     54.04%     54.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1215     21.06%     75.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          282      4.89%     79.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          125      2.17%     82.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          106      1.84%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           82      1.42%     85.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           61      1.06%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      0.75%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          738     12.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3778.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    540.849343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8218.384724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            4     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1770721211                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2198558711                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114090000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     77601.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                96351.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        14.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17083                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      61                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4252098.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 23362080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12409650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                91420560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 542880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2806446240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            644747520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            179300640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5671625970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4378499520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      18033265365                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            31841878245                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            325.785414                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          95857266196                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    369223000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1195320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  72017245750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11402325084                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     316966054                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12437728112                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17892840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9487500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71499960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1818719760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            424072590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            113193120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3851255730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2801983680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      19848078945                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            28956387225                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            296.262944                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          96513357663                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    229518000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     774410000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  80771028000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7296832757                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     221252587                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8445766656                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                54316598                       # Number of BP lookups
system.cpu.branchPred.condPredicted          30513040                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4968777                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             28476962                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                21461203                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.363387                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 8182748                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             144928                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2663236                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2617076                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            46160                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        88246                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        195477617                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6316405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      322554201                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    54316598                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           32261027                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     183583714                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9960154                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4183                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2925                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         6644                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 108112414                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 41886                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          194893948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.914019                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.059414                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16870249      8.66%      8.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 67858709     34.82%     43.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 25322965     12.99%     56.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 84842025     43.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            194893948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.277866                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.650083                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 14978290                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              17648012                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 152354022                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4995383                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4918241                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             19455325                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 63809                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              331000740                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              21013578                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                4918241                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 31774647                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10402158                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         772743                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 140319309                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6706850                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              310043909                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              10442145                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1683847                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1721305                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 272863                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1454175                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           415729886                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1463449225                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        409221624                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748955                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                109980931                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9704                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6667                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9341813                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37245510                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            26833388                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            823160                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5771580                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  299778833                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12399                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 262594359                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4238918                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        69857808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    218009114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            884                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     194893948                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.347371                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.072810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            57438344     29.47%     29.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            43323079     22.23%     51.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            64743383     33.22%     84.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27772594     14.25%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1616008      0.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 540      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       194893948                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                34550382     69.09%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1059      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                9705846     19.41%     88.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5753101     11.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             201207706     76.62%     76.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2170903      0.83%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34573670     13.17%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24639108      9.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              262594359                       # Type of FU issued
system.cpu.iq.rate                           1.343347                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50010402                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.190447                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          774331940                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         369661070                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    251092315                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              312604731                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           682008                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     11634371                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        13923                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12174                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      5032118                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       842975                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         61587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4918241                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5020564                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                132749                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           299791408                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37245510                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             26833388                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6648                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  21189                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 85960                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12174                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1794818                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      3354499                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              5149317                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             254501535                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              31574760                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           8092824                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           176                       # number of nop insts executed
system.cpu.iew.exec_refs                     55194211                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 37731778                       # Number of branches executed
system.cpu.iew.exec_stores                   23619451                       # Number of stores executed
system.cpu.iew.exec_rate                     1.301947                       # Inst execution rate
system.cpu.iew.wb_sent                      251409050                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     251092331                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 157173795                       # num instructions producing a value
system.cpu.iew.wb_consumers                 357385609                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.284507                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.439788                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        59899618                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4906941                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    185352108                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.240522                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.680424                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     79633142     42.96%     42.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     51962331     28.03%     71.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     26160513     14.11%     85.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10380795      5.60%     90.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6566042      3.54%     94.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3540571      1.91%     96.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2507652      1.35%     97.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1313750      0.71%     98.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3287312      1.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    185352108                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322096                       # Number of instructions committed
system.cpu.commit.committedOps              229933423                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412409                       # Number of memory references committed
system.cpu.commit.loads                      25611139                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642995                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035091                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897048     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611139     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801254      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933423                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3287312                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    471896875                       # The number of ROB reads
system.cpu.rob.rob_writes                   589217642                       # The number of ROB writes
system.cpu.timesIdled                            9991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          583669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322096                       # Number of Instructions Simulated
system.cpu.committedOps                     229933423                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.985657                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.985657                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.014551                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.014551                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                312918012                       # number of integer regfile reads
system.cpu.int_regfile_writes               179773187                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 867924475                       # number of cc regfile reads
system.cpu.cc_regfile_writes                148796883                       # number of cc regfile writes
system.cpu.misc_regfile_reads                51416114                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            709238                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.394881                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49450535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            710262                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             69.622949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          81615500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.394881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          570                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         102480000                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        102480000                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     28741267                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28741267                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20697626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20697626                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5923                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5923                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      49438893                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49438893                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     49438893                       # number of overall hits
system.cpu.dcache.overall_hits::total        49438893                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       719352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        719352                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       714668                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       714668                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          344                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          344                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1434020                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1434020                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1434020                       # number of overall misses
system.cpu.dcache.overall_misses::total       1434020                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7340291000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7340291000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6379485746                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6379485746                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      2563000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2563000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13719776746                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13719776746                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13719776746                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13719776746                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     29460619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29460619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     50872913                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50872913                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     50872913                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50872913                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.024417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024417                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033377                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.054891                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.054891                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028188                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028188                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028188                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028188                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10204.032240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10204.032240                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8926.502580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8926.502580                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  7450.581395                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  7450.581395                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9567.353835                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9567.353835                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9567.353835                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9567.353835                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1243                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       459850                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               288                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           56220                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.315972                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.179473                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       709238                       # number of writebacks
system.cpu.dcache.writebacks::total            709238                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       197704                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       197704                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       526040                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       526040                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          344                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          344                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       723744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       723744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       723744                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       723744                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       521648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       521648                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       188628                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       188628                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       710276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       710276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       710276                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       710276                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5212867500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5212867500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1819924899                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1819924899                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7032792399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7032792399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7032792399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7032792399                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013962                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013962                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013962                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013962                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  9993.074832                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9993.074832                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9648.222422                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9648.222422                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9901.492376                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9901.492376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9901.492376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9901.492376                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            112582                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.623339                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           107990733                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            113094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            954.875882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         280753500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.623339                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999264                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999264                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         216337818                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        216337818                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    107990733                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       107990733                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     107990733                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        107990733                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    107990733                       # number of overall hits
system.cpu.icache.overall_hits::total       107990733                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       121619                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        121619                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       121619                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         121619                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       121619                       # number of overall misses
system.cpu.icache.overall_misses::total        121619                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1478442388                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1478442388                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1478442388                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1478442388                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1478442388                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1478442388                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    108112352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    108112352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    108112352                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    108112352                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    108112352                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    108112352                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001125                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001125                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12156.343894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12156.343894                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12156.343894                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12156.343894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12156.343894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12156.343894                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       149585                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1635                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              6498                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.020160                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   272.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       112582                       # number of writebacks
system.cpu.icache.writebacks::total            112582                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         8503                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8503                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         8503                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8503                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         8503                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8503                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       113116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       113116                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       113116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       113116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       113116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       113116                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1290444903                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1290444903                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1290444903                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1290444903                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1290444903                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1290444903                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001046                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11408.155371                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11408.155371                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11408.155371                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11408.155371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11408.155371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11408.155371                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1534752                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1535121                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  322                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                185223                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       203                       # number of replacements
system.l2.tags.tagsinuse                 14561.030262                       # Cycle average of tags in use
system.l2.tags.total_refs                      739976                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18053                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.989088                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14101.762447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   459.267815                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.430352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.014016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.444367                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           520                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10145                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015869                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.528870                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13966528                       # Number of tag accesses
system.l2.tags.data_accesses                 13966528                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       696811                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           696811                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       121688                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           121688                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             185235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                185235                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          108940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             108940                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         518444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            518444                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                108940                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                703679                       # number of demand (read+write) hits
system.l2.demand_hits::total                   812619                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               108940                       # number of overall hits
system.l2.overall_hits::cpu.data               703679                       # number of overall hits
system.l2.overall_hits::total                  812619                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3393                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4164                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3190                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4164                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6583                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10747                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4164                       # number of overall misses
system.l2.overall_misses::cpu.data               6583                       # number of overall misses
system.l2.overall_misses::total                 10747                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        21500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        21500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    303090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     303090000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    461869000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    461869000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1040655000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1040655000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     461869000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1343745000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1805614000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    461869000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1343745000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1805614000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       696811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       696811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       121688                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       121688                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               14                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         188628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            188628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       113104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         113104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       521634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        521634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            113104                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            710262                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               823366                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           113104                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           710262                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              823366                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.017988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017988                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.036816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.036816                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006115                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006115                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.036816                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009268                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013053                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.036816                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009268                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013053                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data  1791.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1791.666667                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 89328.028294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89328.028294                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 110919.548511                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110919.548511                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 326224.137931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 326224.137931                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 110919.548511                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 204123.499924                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168010.979808                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 110919.548511                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 204123.499924                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168010.979808                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         3                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  126                       # number of writebacks
system.l2.writebacks::total                       126                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1174                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1174                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           32                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           32                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1212                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1212                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       212632                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         212632                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2219                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4158                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3158                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9535                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       212632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           222167                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1260237507                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1260237507                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       183500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       183500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    256308000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    256308000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    436538500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    436538500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1019398500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1019398500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    436538500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1275706500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1712245000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    436538500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1275706500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1260237507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2972482507                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011764                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011764                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.036763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.036763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006054                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.036763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011581                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.036763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.269828                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  5926.847826                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  5926.847826                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15291.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15291.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 115506.083822                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115506.083822                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 104987.614238                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 104987.614238                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 322798.765041                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 322798.765041                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 104987.614238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 237252.464199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 179574.724698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 104987.614238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 237252.464199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  5926.847826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 13379.496086                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23075                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20641                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          126                       # Transaction distribution
system.membus.trans_dist::CleanEvict               77                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2219                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20641                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1471104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1471104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22872                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22872    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22872                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33474865                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120054300                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1645212                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       821853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3808                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         199307                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       198596                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          711                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  97738808000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            634748                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       696937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       125009                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              77                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           215590                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           188628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          188628                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        113116                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       521634                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       338800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2129790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2468590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14443776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     90848000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              105291776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          215805                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1039185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.196163                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.398813                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 836046     80.45%     80.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 202428     19.48%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    711      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1039185                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1644426000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         169743854                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1065416966                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
