

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Tue Jul 18 15:02:54 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.282 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  21.128 ns|  21.128 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_149 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 6 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_150 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 7 'read' 'p_read_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_151 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 8 'read' 'p_read_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_152 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 9 'read' 'p_read_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_153 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 10 'read' 'p_read_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_154 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 11 'read' 'p_read_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_155 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 12 'read' 'p_read_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_156 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 13 'read' 'p_read_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_157 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 14 'read' 'p_read_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_158 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 15 'read' 'p_read_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_159 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 16 'read' 'p_read_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_160 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 17 'read' 'p_read_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_161 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 18 'read' 'p_read_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_162 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 19 'read' 'p_read_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_163 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 20 'read' 'p_read_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_164 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 21 'read' 'p_read_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_165 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 22 'read' 'p_read_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read728 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 23 'read' 'p_read728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1171_392 = zext i8 %p_read728"   --->   Operation 24 'zext' 'zext_ln1171_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1171_396 = zext i8 %p_read728"   --->   Operation 25 'zext' 'zext_ln1171_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (5.28ns)   --->   "%mul_ln717_80 = mul i13 %zext_ln1171_392, i13 22"   --->   Operation 26 'mul' 'mul_ln717_80' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_80, i32 1, i32 12"   --->   Operation 27 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (5.28ns)   --->   "%mul_ln717_82 = mul i12 %zext_ln1171_396, i12 13"   --->   Operation 28 'mul' 'mul_ln717_82' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mult_V_31 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_82, i32 1, i32 11"   --->   Operation 29 'partselect' 'mult_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i13 %zext_ln1171_392, i13 8181"   --->   Operation 30 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln717_829 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171, i32 1, i32 12"   --->   Operation 31 'partselect' 'trunc_ln717_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1171_420 = zext i8 %p_read_164"   --->   Operation 32 'zext' 'zext_ln1171_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mult_V_134 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_164, i32 1, i32 7"   --->   Operation 33 'partselect' 'mult_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (5.28ns)   --->   "%mul_ln717_88 = mul i12 %zext_ln1171_420, i12 13"   --->   Operation 34 'mul' 'mul_ln717_88' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mult_V_143 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_88, i32 1, i32 11"   --->   Operation 35 'partselect' 'mult_V_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (5.28ns)   --->   "%mul_ln717_91 = mul i12 %zext_ln1171_420, i12 11"   --->   Operation 36 'mul' 'mul_ln717_91' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_91, i32 1, i32 11"   --->   Operation 37 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1171_432 = zext i8 %p_read_163"   --->   Operation 38 'zext' 'zext_ln1171_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (5.28ns)   --->   "%mul_ln717_92 = mul i12 %zext_ln1171_432, i12 11"   --->   Operation 39 'mul' 'mul_ln717_92' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mult_V_192 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_92, i32 1, i32 11"   --->   Operation 40 'partselect' 'mult_V_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1171_47 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_163, i3 0"   --->   Operation 41 'bitconcatenate' 'shl_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1171_438 = zext i11 %shl_ln1171_47"   --->   Operation 42 'zext' 'zext_ln1171_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.48ns)   --->   "%sub_ln1171_425 = sub i12 0, i12 %zext_ln1171_438"   --->   Operation 43 'sub' 'sub_ln1171_425' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln717_880 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_425, i32 1, i32 11"   --->   Operation 44 'partselect' 'trunc_ln717_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (5.28ns)   --->   "%mul_ln717_95 = mul i12 %zext_ln1171_432, i12 13"   --->   Operation 45 'mul' 'mul_ln717_95' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mult_V_255 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_95, i32 1, i32 11"   --->   Operation 46 'partselect' 'mult_V_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1171_443 = zext i8 %p_read_162"   --->   Operation 47 'zext' 'zext_ln1171_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1171_446 = zext i8 %p_read_162"   --->   Operation 48 'zext' 'zext_ln1171_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mult_V_273 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_162, i32 1, i32 7"   --->   Operation 49 'partselect' 'mult_V_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (5.28ns)   --->   "%mul_ln717_96 = mul i13 %zext_ln1171_443, i13 21"   --->   Operation 50 'mul' 'mul_ln717_96' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mult_V_282 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_96, i32 1, i32 12"   --->   Operation 51 'partselect' 'mult_V_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (5.28ns)   --->   "%mul_ln717_99 = mul i13 %zext_ln1171_443, i13 22"   --->   Operation 52 'mul' 'mul_ln717_99' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mult_V_318 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_99, i32 1, i32 12"   --->   Operation 53 'partselect' 'mult_V_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (5.28ns)   --->   "%mul_ln717_100 = mul i12 %zext_ln1171_446, i12 13"   --->   Operation 54 'mul' 'mul_ln717_100' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mult_V_319 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_100, i32 1, i32 11"   --->   Operation 55 'partselect' 'mult_V_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1171_454 = zext i8 %p_read_161"   --->   Operation 56 'zext' 'zext_ln1171_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1171_456 = zext i8 %p_read_161"   --->   Operation 57 'zext' 'zext_ln1171_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (5.28ns)   --->   "%mul_ln717_102 = mul i13 %zext_ln1171_456, i13 22"   --->   Operation 58 'mul' 'mul_ln717_102' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V_323 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_102, i32 1, i32 12"   --->   Operation 59 'partselect' 'mult_V_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mult_V_327 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_161, i32 1, i32 7"   --->   Operation 60 'partselect' 'mult_V_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (5.28ns)   --->   "%mul_ln717_107 = mul i12 %zext_ln1171_454, i12 13"   --->   Operation 61 'mul' 'mul_ln717_107' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln42_44 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_107, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'partselect' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (5.28ns)   --->   "%mul_ln717_108 = mul i13 %zext_ln1171_456, i13 21"   --->   Operation 63 'mul' 'mul_ln717_108' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mult_V_373 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_108, i32 1, i32 12"   --->   Operation 64 'partselect' 'mult_V_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln42_329 = zext i8 %p_read_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln42_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln42_332 = zext i8 %p_read_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'zext' 'zext_ln42_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (5.28ns)   --->   "%mul_ln717_110 = mul i13 %zext_ln42_329, i13 22"   --->   Operation 67 'mul' 'mul_ln717_110' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mult_V_395 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_110, i32 1, i32 12"   --->   Operation 68 'partselect' 'mult_V_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (5.28ns)   --->   "%mul_ln717_111 = mul i12 %zext_ln42_332, i12 13"   --->   Operation 69 'mul' 'mul_ln717_111' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mult_V_396 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_111, i32 1, i32 11"   --->   Operation 70 'partselect' 'mult_V_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mult_V_433 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_160, i32 1, i32 7"   --->   Operation 71 'partselect' 'mult_V_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1171_469 = zext i8 %p_read_159"   --->   Operation 72 'zext' 'zext_ln1171_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (5.28ns)   --->   "%mul_ln717_119 = mul i13 %zext_ln1171_469, i13 26"   --->   Operation 73 'mul' 'mul_ln717_119' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_475 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_119, i32 1, i32 12"   --->   Operation 74 'partselect' 'mult_V_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1171_472 = zext i8 %p_read_158"   --->   Operation 75 'zext' 'zext_ln1171_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1171_476 = zext i8 %p_read_158"   --->   Operation 76 'zext' 'zext_ln1171_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (5.28ns)   --->   "%mul_ln717_122 = mul i12 %zext_ln1171_476, i12 13"   --->   Operation 77 'mul' 'mul_ln717_122' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln42_47 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_122, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'partselect' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (5.28ns)   --->   "%mul_ln717_126 = mul i13 %zext_ln1171_472, i13 23"   --->   Operation 79 'mul' 'mul_ln717_126' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mult_V_567 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_126, i32 1, i32 12"   --->   Operation 80 'partselect' 'mult_V_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mult_V_593 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_157, i32 1, i32 7"   --->   Operation 81 'partselect' 'mult_V_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln717_658 = zext i8 %p_read_156"   --->   Operation 82 'zext' 'zext_ln717_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln717_661 = zext i8 %p_read_156"   --->   Operation 83 'zext' 'zext_ln717_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_640 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_156, i32 1, i32 7"   --->   Operation 84 'partselect' 'mult_V_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (5.28ns)   --->   "%mul_ln717_131 = mul i12 %zext_ln717_661, i12 11"   --->   Operation 85 'mul' 'mul_ln717_131' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mult_V_648 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_131, i32 1, i32 11"   --->   Operation 86 'partselect' 'mult_V_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (5.28ns)   --->   "%mul_ln717_134 = mul i13 %zext_ln717_658, i13 21"   --->   Operation 87 'mul' 'mul_ln717_134' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mult_V_695 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_134, i32 1, i32 12"   --->   Operation 88 'partselect' 'mult_V_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1171_516 = zext i8 %p_read_154"   --->   Operation 89 'zext' 'zext_ln1171_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1171_519 = zext i8 %p_read_154"   --->   Operation 90 'zext' 'zext_ln1171_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (5.28ns)   --->   "%mul_ln717_138 = mul i13 %zext_ln1171_519, i13 19"   --->   Operation 91 'mul' 'mul_ln717_138' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mult_V_774 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_138, i32 1, i32 12"   --->   Operation 92 'partselect' 'mult_V_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (5.28ns)   --->   "%mul_ln717_139 = mul i13 %zext_ln1171_519, i13 23"   --->   Operation 93 'mul' 'mul_ln717_139' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mult_V_775 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_139, i32 1, i32 12"   --->   Operation 94 'partselect' 'mult_V_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (5.28ns)   --->   "%mul_ln717_142 = mul i12 %zext_ln1171_516, i12 13"   --->   Operation 95 'mul' 'mul_ln717_142' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mult_V_817 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_142, i32 1, i32 11"   --->   Operation 96 'partselect' 'mult_V_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (5.28ns)   --->   "%mul_ln1171_92 = mul i13 %zext_ln1171_519, i13 8179"   --->   Operation 97 'mul' 'mul_ln1171_92' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln717_1059 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_92, i32 1, i32 12"   --->   Operation 98 'partselect' 'trunc_ln717_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (5.28ns)   --->   "%mul_ln717_143 = mul i12 %zext_ln1171_516, i12 11"   --->   Operation 99 'mul' 'mul_ln717_143' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln42_48 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_143, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'partselect' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1171_536 = zext i8 %p_read_152"   --->   Operation 101 'zext' 'zext_ln1171_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln717_72 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_152, i3 0"   --->   Operation 102 'bitconcatenate' 'shl_ln717_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln717_709 = zext i11 %shl_ln717_72"   --->   Operation 103 'zext' 'zext_ln717_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln717_73 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_152, i1 0"   --->   Operation 104 'bitconcatenate' 'shl_ln717_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln717_712 = zext i9 %shl_ln717_73"   --->   Operation 105 'zext' 'zext_ln717_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mult_V_1028 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_152, i32 1, i32 7"   --->   Operation 106 'partselect' 'mult_V_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (5.28ns)   --->   "%mul_ln717_152 = mul i12 %zext_ln1171_536, i12 11"   --->   Operation 107 'mul' 'mul_ln717_152' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mult_V_1039 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_152, i32 1, i32 11"   --->   Operation 108 'partselect' 'mult_V_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.48ns)   --->   "%sub_ln717_263 = sub i12 %zext_ln717_709, i12 %zext_ln717_712"   --->   Operation 109 'sub' 'sub_ln717_263' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mult_V_1073 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_263, i32 1, i32 11"   --->   Operation 110 'partselect' 'mult_V_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.48ns)   --->   "%add_ln717_199 = add i12 %zext_ln717_709, i12 %zext_ln717_712"   --->   Operation 111 'add' 'add_ln717_199' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mult_V_1083 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_199, i32 1, i32 11"   --->   Operation 112 'partselect' 'mult_V_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1171_544 = zext i8 %p_read_151"   --->   Operation 113 'zext' 'zext_ln1171_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1171_545 = zext i8 %p_read_151"   --->   Operation 114 'zext' 'zext_ln1171_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1171_65 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_151, i4 0"   --->   Operation 115 'bitconcatenate' 'shl_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1171_547 = zext i12 %shl_ln1171_65"   --->   Operation 116 'zext' 'zext_ln1171_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (5.28ns)   --->   "%mul_ln717_157 = mul i13 %zext_ln1171_545, i13 23"   --->   Operation 117 'mul' 'mul_ln717_157' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln42_54 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_157, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'partselect' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (5.28ns)   --->   "%mul_ln717_158 = mul i13 %zext_ln1171_545, i13 25"   --->   Operation 119 'mul' 'mul_ln717_158' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln42_55 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_158, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'partselect' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.54ns)   --->   "%add_ln717_203 = add i13 %zext_ln1171_547, i13 %zext_ln1171_545"   --->   Operation 121 'add' 'add_ln717_203' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%mult_V_1103 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_203, i32 1, i32 12"   --->   Operation 122 'partselect' 'mult_V_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (5.28ns)   --->   "%mul_ln717_160 = mul i12 %zext_ln1171_544, i12 13"   --->   Operation 123 'mul' 'mul_ln717_160' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln42_57 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_160, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'partselect' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mult_V_1127 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_151, i32 1, i32 7"   --->   Operation 125 'partselect' 'mult_V_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (5.28ns)   --->   "%mul_ln717_161 = mul i13 %zext_ln1171_545, i13 22"   --->   Operation 126 'mul' 'mul_ln717_161' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln42_58 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_161, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'partselect' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1171_550 = zext i8 %p_read_150"   --->   Operation 128 'zext' 'zext_ln1171_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1171_552 = zext i8 %p_read_150"   --->   Operation 129 'zext' 'zext_ln1171_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mult_V_1154 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_150, i3 0"   --->   Operation 130 'bitconcatenate' 'mult_V_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln717_741 = zext i11 %mult_V_1154"   --->   Operation 131 'zext' 'zext_ln717_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln1171_66 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_150, i4 0"   --->   Operation 132 'bitconcatenate' 'shl_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1171_554 = zext i12 %shl_ln1171_66"   --->   Operation 133 'zext' 'zext_ln1171_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (5.28ns)   --->   "%mul_ln717_163 = mul i13 %zext_ln1171_550, i13 29"   --->   Operation 134 'mul' 'mul_ln717_163' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_1167 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_163, i32 1, i32 12"   --->   Operation 135 'partselect' 'mult_V_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (5.28ns)   --->   "%mul_ln717_165 = mul i12 %zext_ln1171_552, i12 11"   --->   Operation 136 'mul' 'mul_ln717_165' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mult_V_1175 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_165, i32 1, i32 11"   --->   Operation 137 'partselect' 'mult_V_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.54ns)   --->   "%add_ln717_205 = add i13 %zext_ln1171_554, i13 %zext_ln1171_550"   --->   Operation 138 'add' 'add_ln717_205' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mult_V_1181 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_205, i32 1, i32 12"   --->   Operation 139 'partselect' 'mult_V_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (5.28ns)   --->   "%mul_ln717_167 = mul i13 %zext_ln1171_550, i13 19"   --->   Operation 140 'mul' 'mul_ln717_167' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mult_V_1190 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_167, i32 1, i32 12"   --->   Operation 141 'partselect' 'mult_V_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.48ns)   --->   "%add_ln717_208 = add i12 %zext_ln717_741, i12 %zext_ln1171_552"   --->   Operation 142 'add' 'add_ln717_208' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln42_61 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_208, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'partselect' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (5.28ns)   --->   "%mul_ln717_168 = mul i13 %zext_ln1171_550, i13 27"   --->   Operation 144 'mul' 'mul_ln717_168' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mult_V_1207 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_168, i32 1, i32 12"   --->   Operation 145 'partselect' 'mult_V_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (5.28ns)   --->   "%mul_ln717_170 = mul i13 %zext_ln1171_550, i13 22"   --->   Operation 146 'mul' 'mul_ln717_170' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln42_63 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_170, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'partselect' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mult_V_1256 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_149, i32 1, i32 7"   --->   Operation 148 'partselect' 'mult_V_1256' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read728"   --->   Operation 149 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1171_393 = zext i8 %p_read728"   --->   Operation 150 'zext' 'zext_ln1171_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1171_394 = zext i8 %p_read728"   --->   Operation 151 'zext' 'zext_ln1171_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read728, i4 0"   --->   Operation 152 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1171_397 = zext i12 %shl_ln"   --->   Operation 153 'zext' 'zext_ln1171_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%mult_V_40 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read728, i1 0"   --->   Operation 154 'bitconcatenate' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1171_398 = zext i9 %mult_V_40"   --->   Operation 155 'zext' 'zext_ln1171_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1171_400 = zext i9 %mult_V_40"   --->   Operation 156 'zext' 'zext_ln1171_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.54ns)   --->   "%add_ln717 = add i13 %zext_ln1171_397, i13 %zext_ln1171_398"   --->   Operation 157 'add' 'add_ln717' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717, i32 1, i32 12"   --->   Operation 158 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln42_308 = zext i12 %mult_V_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'zext' 'zext_ln42_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (1.36ns)   --->   "%sub_ln1171_396 = sub i10 0, i10 %zext_ln1171_400"   --->   Operation 160 'sub' 'sub_ln1171_396' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln717_819 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_396, i32 1, i32 9"   --->   Operation 161 'partselect' 'trunc_ln717_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln717_509 = sext i9 %trunc_ln717_819"   --->   Operation 162 'sext' 'sext_ln717_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (5.28ns)   --->   "%mul_ln717 = mul i12 %zext_ln1171_396, i12 11"   --->   Operation 163 'mul' 'mul_ln717' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717, i32 1, i32 11"   --->   Operation 164 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln717_527 = zext i12 %mult_V_7"   --->   Operation 165 'zext' 'zext_ln717_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read728, i2 0"   --->   Operation 166 'bitconcatenate' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i10 %mult_V_10"   --->   Operation 167 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (5.28ns)   --->   "%mul_ln717_81 = mul i13 %zext_ln1171_392, i13 19"   --->   Operation 168 'mul' 'mul_ln717_81' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_81, i32 1, i32 12"   --->   Operation 169 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1171_404 = zext i10 %mult_V_10"   --->   Operation 170 'zext' 'zext_ln1171_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (1.41ns)   --->   "%sub_ln1171_400 = sub i11 0, i11 %zext_ln1171_404"   --->   Operation 171 'sub' 'sub_ln1171_400' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1171_79 = sext i11 %sub_ln1171_400"   --->   Operation 172 'sext' 'sext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (1.48ns)   --->   "%sub_ln1171_401 = sub i12 %sext_ln1171_79, i12 %zext_ln1171_396"   --->   Operation 173 'sub' 'sub_ln1171_401' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln717_824 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_401, i32 1, i32 11"   --->   Operation 174 'partselect' 'trunc_ln717_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln717_533 = zext i11 %mult_V_31"   --->   Operation 175 'zext' 'zext_ln717_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.54ns)   --->   "%add_ln717_152 = add i13 %zext_ln1171_397, i13 %zext_ln717"   --->   Operation 176 'add' 'add_ln717_152' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%mult_V_32 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_152, i32 1, i32 12"   --->   Operation 177 'partselect' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (1.54ns)   --->   "%sub_ln1171_402 = sub i13 %zext_ln1171_398, i13 %zext_ln1171_397"   --->   Operation 178 'sub' 'sub_ln1171_402' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln717_827 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_402, i32 1, i32 12"   --->   Operation 179 'partselect' 'trunc_ln717_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.54ns)   --->   "%sub_ln717_203 = sub i13 %zext_ln1171_397, i13 %zext_ln717"   --->   Operation 180 'sub' 'sub_ln717_203' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%mult_V_36 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_203, i32 1, i32 12"   --->   Operation 181 'partselect' 'mult_V_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln717_517 = sext i12 %mult_V_36"   --->   Operation 182 'sext' 'sext_ln717_517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln717_535 = zext i14 %sext_ln717_517"   --->   Operation 183 'zext' 'zext_ln717_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln42_193 = sext i12 %trunc_ln717_829" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'sext' 'sext_ln42_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (5.28ns)   --->   "%mul_ln1171_50 = mul i14 %zext_ln1171_394, i14 16357"   --->   Operation 185 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln717_832 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_50, i32 1, i32 13"   --->   Operation 186 'partselect' 'trunc_ln717_832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (5.28ns)   --->   "%mul_ln717_83 = mul i13 %zext_ln1171_392, i13 27"   --->   Operation 187 'mul' 'mul_ln717_83' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%mult_V_54 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_83, i32 1, i32 12"   --->   Operation 188 'partselect' 'mult_V_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (5.28ns)   --->   "%mul_ln717_84 = mul i13 %zext_ln1171_392, i13 21"   --->   Operation 189 'mul' 'mul_ln717_84' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%mult_V_58 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_84, i32 1, i32 12"   --->   Operation 190 'partselect' 'mult_V_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln717_833 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_400, i32 1, i32 10"   --->   Operation 191 'partselect' 'trunc_ln717_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1171_407 = zext i8 %p_read_165"   --->   Operation 192 'zext' 'zext_ln1171_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1171_409 = zext i8 %p_read_165"   --->   Operation 193 'zext' 'zext_ln1171_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (5.28ns)   --->   "%mul_ln717_85 = mul i13 %zext_ln1171_407, i13 27"   --->   Operation 194 'mul' 'mul_ln717_85' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%mult_V_64 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_85, i32 1, i32 12"   --->   Operation 195 'partselect' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_165, i3 0"   --->   Operation 196 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1171_414 = zext i11 %tmp_s"   --->   Operation 197 'zext' 'zext_ln1171_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.48ns)   --->   "%sub_ln1171_570 = sub i12 %zext_ln1171_409, i12 %zext_ln1171_414"   --->   Operation 198 'sub' 'sub_ln1171_570' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln717_836 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_570, i32 1, i32 11"   --->   Operation 199 'partselect' 'trunc_ln717_836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1171_277 = sext i11 %trunc_ln717_836"   --->   Operation 200 'sext' 'sext_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%mult_V_86 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_165, i1 0"   --->   Operation 201 'bitconcatenate' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln717_540 = zext i9 %mult_V_86"   --->   Operation 202 'zext' 'zext_ln717_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (1.48ns)   --->   "%sub_ln717_205 = sub i12 %zext_ln1171_414, i12 %zext_ln717_540"   --->   Operation 203 'sub' 'sub_ln717_205' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln717_838 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_205, i32 1, i32 11"   --->   Operation 204 'partselect' 'trunc_ln717_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.48ns)   --->   "%sub_ln1171_410 = sub i12 %zext_ln717_540, i12 %zext_ln1171_414"   --->   Operation 205 'sub' 'sub_ln1171_410' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln717_845 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_410, i32 1, i32 11"   --->   Operation 206 'partselect' 'trunc_ln717_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (5.28ns)   --->   "%mul_ln717_86 = mul i13 %zext_ln1171_407, i13 21"   --->   Operation 207 'mul' 'mul_ln717_86' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_86, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln42_409 = zext i9 %mult_V_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'zext' 'zext_ln42_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (1.48ns)   --->   "%add_ln717_155 = add i12 %zext_ln1171_414, i12 %zext_ln1171_409"   --->   Operation 210 'add' 'add_ln717_155' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%mult_V_119 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_155, i32 1, i32 11"   --->   Operation 211 'partselect' 'mult_V_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (5.28ns)   --->   "%mul_ln1171_54 = mul i13 %zext_ln1171_407, i13 8179"   --->   Operation 212 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln717_851 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_54, i32 1, i32 12"   --->   Operation 213 'partselect' 'trunc_ln717_851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (5.28ns)   --->   "%mul_ln717_87 = mul i13 %zext_ln1171_407, i13 22"   --->   Operation 214 'mul' 'mul_ln717_87' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_87, i32 1, i32 12"   --->   Operation 215 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1171_417 = zext i8 %p_read_164"   --->   Operation 216 'zext' 'zext_ln1171_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1171_418 = zext i8 %p_read_164"   --->   Operation 217 'zext' 'zext_ln1171_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%mult_V_128 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_164, i3 0"   --->   Operation 218 'bitconcatenate' 'mult_V_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln717_546 = zext i11 %mult_V_128"   --->   Operation 219 'zext' 'zext_ln717_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%mult_V_155 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_164, i2 0"   --->   Operation 220 'bitconcatenate' 'mult_V_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln717_550 = zext i10 %mult_V_155"   --->   Operation 221 'zext' 'zext_ln717_550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.41ns)   --->   "%add_ln717_156 = add i11 %zext_ln717_550, i11 %zext_ln1171_417"   --->   Operation 222 'add' 'add_ln717_156' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%mult_V_130 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_156, i32 1, i32 10"   --->   Operation 223 'partselect' 'mult_V_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln717_551 = zext i10 %mult_V_130"   --->   Operation 224 'zext' 'zext_ln717_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (1.41ns)   --->   "%sub_ln717_209 = sub i11 %zext_ln717_550, i11 %zext_ln1171_417"   --->   Operation 225 'sub' 'sub_ln717_209' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%mult_V_139 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_209, i32 1, i32 10"   --->   Operation 226 'partselect' 'mult_V_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln717_553 = zext i11 %mult_V_143"   --->   Operation 227 'zext' 'zext_ln717_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (1.48ns)   --->   "%sub_ln1171_572 = sub i12 %zext_ln1171_420, i12 %zext_ln717_546"   --->   Operation 228 'sub' 'sub_ln1171_572' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln717_859 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_572, i32 1, i32 11"   --->   Operation 229 'partselect' 'trunc_ln717_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln1171_45 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_164, i5 0"   --->   Operation 230 'bitconcatenate' 'shl_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1171_424 = zext i13 %shl_ln1171_45"   --->   Operation 231 'zext' 'zext_ln1171_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1171_425 = zext i11 %mult_V_128"   --->   Operation 232 'zext' 'zext_ln1171_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (1.53ns)   --->   "%sub_ln1171_415 = sub i14 %zext_ln1171_425, i14 %zext_ln1171_424"   --->   Operation 233 'sub' 'sub_ln1171_415' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln717_860 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_415, i32 1, i32 13"   --->   Operation 234 'partselect' 'trunc_ln717_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (5.28ns)   --->   "%mul_ln717_89 = mul i13 %zext_ln1171_418, i13 23"   --->   Operation 235 'mul' 'mul_ln717_89' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_89, i32 1, i32 12"   --->   Operation 236 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln42_412 = zext i11 %mult_V_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'zext' 'zext_ln42_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln42_413 = zext i10 %mult_V_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'zext' 'zext_ln42_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (5.28ns)   --->   "%mul_ln1171_58 = mul i13 %zext_ln1171_418, i13 8181"   --->   Operation 239 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln717_862 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_58, i32 1, i32 12"   --->   Operation 240 'partselect' 'trunc_ln717_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (5.28ns)   --->   "%mul_ln1171_59 = mul i13 %zext_ln1171_418, i13 8179"   --->   Operation 241 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln717_868 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_59, i32 1, i32 12"   --->   Operation 242 'partselect' 'trunc_ln717_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1171_429 = zext i8 %p_read_163"   --->   Operation 243 'zext' 'zext_ln1171_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1171_430 = zext i8 %p_read_163"   --->   Operation 244 'zext' 'zext_ln1171_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln717_561 = zext i11 %mult_V_192"   --->   Operation 245 'zext' 'zext_ln717_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln717_57 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_163, i4 0"   --->   Operation 246 'bitconcatenate' 'shl_ln717_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln717_562 = zext i12 %shl_ln717_57"   --->   Operation 247 'zext' 'zext_ln717_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (1.54ns)   --->   "%sub_ln717_212 = sub i13 %zext_ln717_562, i13 %zext_ln1171_430"   --->   Operation 248 'sub' 'sub_ln717_212' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%mult_V_193 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_212, i32 1, i32 12"   --->   Operation 249 'partselect' 'mult_V_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%mult_V_213 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_163, i1 0"   --->   Operation 250 'bitconcatenate' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1171_433 = zext i9 %mult_V_213"   --->   Operation 251 'zext' 'zext_ln1171_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1171_435 = zext i9 %mult_V_213"   --->   Operation 252 'zext' 'zext_ln1171_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1171_436 = zext i9 %mult_V_213"   --->   Operation 253 'zext' 'zext_ln1171_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (1.54ns)   --->   "%sub_ln1171_422 = sub i13 %zext_ln1171_436, i13 %zext_ln717_562"   --->   Operation 254 'sub' 'sub_ln1171_422' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln717_871 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_422, i32 1, i32 12"   --->   Operation 255 'partselect' 'trunc_ln717_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (1.54ns)   --->   "%sub_ln1171_423 = sub i13 0, i13 %zext_ln717_562"   --->   Operation 256 'sub' 'sub_ln1171_423' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln717_872 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_423, i32 1, i32 12"   --->   Operation 257 'partselect' 'trunc_ln717_872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (5.28ns)   --->   "%mul_ln717_93 = mul i13 %zext_ln1171_430, i13 19"   --->   Operation 258 'mul' 'mul_ln717_93' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_93, i32 1, i32 12"   --->   Operation 259 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1171_83 = sext i12 %sub_ln1171_425"   --->   Operation 260 'sext' 'sext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (1.54ns)   --->   "%sub_ln1171_426 = sub i13 %sext_ln1171_83, i13 %zext_ln1171_430"   --->   Operation 261 'sub' 'sub_ln1171_426' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln717_874 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_426, i32 1, i32 12"   --->   Operation 262 'partselect' 'trunc_ln717_874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1171_294 = sext i12 %trunc_ln717_874"   --->   Operation 263 'sext' 'sext_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (1.48ns)   --->   "%sub_ln1171_427 = sub i12 %zext_ln1171_435, i12 %zext_ln1171_438"   --->   Operation 264 'sub' 'sub_ln1171_427' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln717_875 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_427, i32 1, i32 11"   --->   Operation 265 'partselect' 'trunc_ln717_875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln717_58 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_163, i2 0"   --->   Operation 266 'bitconcatenate' 'shl_ln717_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln717_564 = zext i10 %shl_ln717_58"   --->   Operation 267 'zext' 'zext_ln717_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (1.41ns)   --->   "%sub_ln717_213 = sub i11 %zext_ln717_564, i11 %zext_ln1171_429"   --->   Operation 268 'sub' 'sub_ln717_213' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%mult_V_203 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_213, i32 1, i32 10"   --->   Operation 269 'partselect' 'mult_V_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln717_547 = sext i10 %mult_V_203"   --->   Operation 270 'sext' 'sext_ln717_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln717_565 = zext i14 %sext_ln717_547"   --->   Operation 271 'zext' 'zext_ln717_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (1.41ns)   --->   "%sub_ln1171_573 = sub i11 %zext_ln1171_429, i11 %zext_ln717_564"   --->   Operation 272 'sub' 'sub_ln1171_573' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln717_877 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_573, i32 1, i32 10"   --->   Operation 273 'partselect' 'trunc_ln717_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln42_201 = sext i11 %trunc_ln717_880" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'sext' 'sext_ln42_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1171_441 = zext i10 %shl_ln717_58"   --->   Operation 275 'zext' 'zext_ln1171_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (1.54ns)   --->   "%sub_ln1171_428 = sub i13 %zext_ln1171_441, i13 %zext_ln717_562"   --->   Operation 276 'sub' 'sub_ln1171_428' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln717_881 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_428, i32 1, i32 12"   --->   Operation 277 'partselect' 'trunc_ln717_881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (1.54ns)   --->   "%add_ln717_161 = add i13 %zext_ln717_562, i13 %zext_ln1171_436"   --->   Operation 278 'add' 'add_ln717_161' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_161, i32 1, i32 12"   --->   Operation 279 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln42_314 = zext i12 %mult_V_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'zext' 'zext_ln42_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (1.48ns)   --->   "%add_ln717_162 = add i12 %zext_ln1171_438, i12 %zext_ln1171_432"   --->   Operation 281 'add' 'add_ln717_162' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%mult_V_234 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_162, i32 1, i32 11"   --->   Operation 282 'partselect' 'mult_V_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (5.28ns)   --->   "%mul_ln717_94 = mul i13 %zext_ln1171_430, i13 26"   --->   Operation 283 'mul' 'mul_ln717_94' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%mult_V_235 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_94, i32 1, i32 12"   --->   Operation 284 'partselect' 'mult_V_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (1.54ns)   --->   "%sub_ln1171_431 = sub i13 %sext_ln1171_83, i13 %zext_ln1171_436"   --->   Operation 285 'sub' 'sub_ln1171_431' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln717_886 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_431, i32 1, i32 12"   --->   Operation 286 'partselect' 'trunc_ln717_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1171_297 = sext i12 %trunc_ln717_886"   --->   Operation 287 'sext' 'sext_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (1.36ns)   --->   "%sub_ln1171_434 = sub i10 0, i10 %zext_ln1171_433"   --->   Operation 288 'sub' 'sub_ln1171_434' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln717_890 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_434, i32 1, i32 9"   --->   Operation 289 'partselect' 'trunc_ln717_890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (5.28ns)   --->   "%mul_ln1171_62 = mul i13 %zext_ln1171_430, i13 8181"   --->   Operation 290 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln717_892 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_62, i32 1, i32 12"   --->   Operation 291 'partselect' 'trunc_ln717_892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln717_571 = zext i11 %mult_V_255"   --->   Operation 292 'zext' 'zext_ln717_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1171_442 = zext i8 %p_read_162"   --->   Operation 293 'zext' 'zext_ln1171_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1171_444 = zext i8 %p_read_162"   --->   Operation 294 'zext' 'zext_ln1171_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln1171_48 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_162, i2 0"   --->   Operation 295 'bitconcatenate' 'shl_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1171_448 = zext i10 %shl_ln1171_48"   --->   Operation 296 'zext' 'zext_ln1171_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln1171_449 = zext i10 %shl_ln1171_48"   --->   Operation 297 'zext' 'zext_ln1171_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1171_450 = zext i10 %shl_ln1171_48"   --->   Operation 298 'zext' 'zext_ln1171_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (1.41ns)   --->   "%sub_ln1171_436 = sub i11 0, i11 %zext_ln1171_450"   --->   Operation 299 'sub' 'sub_ln1171_436' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1171_84 = sext i11 %sub_ln1171_436"   --->   Operation 300 'sext' 'sext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (1.48ns)   --->   "%sub_ln1171_437 = sub i12 %sext_ln1171_84, i12 %zext_ln1171_446"   --->   Operation 301 'sub' 'sub_ln1171_437' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln717_893 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_437, i32 1, i32 11"   --->   Operation 302 'partselect' 'trunc_ln717_893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_258 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_162, i3 0"   --->   Operation 303 'bitconcatenate' 'mult_V_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln717_572 = zext i11 %mult_V_258"   --->   Operation 304 'zext' 'zext_ln717_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%mult_V_300 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_162, i1 0"   --->   Operation 305 'bitconcatenate' 'mult_V_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln1171_451 = zext i9 %mult_V_300"   --->   Operation 306 'zext' 'zext_ln1171_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1171_453 = zext i9 %mult_V_300"   --->   Operation 307 'zext' 'zext_ln1171_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (1.48ns)   --->   "%sub_ln1171_438 = sub i12 %zext_ln1171_453, i12 %zext_ln717_572"   --->   Operation 308 'sub' 'sub_ln1171_438' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln717_895 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_438, i32 1, i32 11"   --->   Operation 309 'partselect' 'trunc_ln717_895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (1.48ns)   --->   "%add_ln717_163 = add i12 %zext_ln717_572, i12 %zext_ln1171_453"   --->   Operation 310 'add' 'add_ln717_163' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%mult_V_261 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_163, i32 1, i32 11"   --->   Operation 311 'partselect' 'mult_V_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln717_574 = zext i11 %mult_V_261"   --->   Operation 312 'zext' 'zext_ln717_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln717_59 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_162, i4 0"   --->   Operation 313 'bitconcatenate' 'shl_ln717_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln717_575 = zext i12 %shl_ln717_59"   --->   Operation 314 'zext' 'zext_ln717_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (1.54ns)   --->   "%add_ln717_164 = add i13 %zext_ln717_575, i13 %zext_ln1171_451"   --->   Operation 315 'add' 'add_ln717_164' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%mult_V_263 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_164, i32 1, i32 12"   --->   Operation 316 'partselect' 'mult_V_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln717_576 = zext i12 %mult_V_263"   --->   Operation 317 'zext' 'zext_ln717_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (1.54ns)   --->   "%sub_ln717_217 = sub i13 %zext_ln717_575, i13 %zext_ln1171_448"   --->   Operation 318 'sub' 'sub_ln717_217' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%mult_V_264 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_217, i32 1, i32 12"   --->   Operation 319 'partselect' 'mult_V_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (1.54ns)   --->   "%add_ln717_165 = add i13 %zext_ln717_575, i13 %zext_ln1171_443"   --->   Operation 320 'add' 'add_ln717_165' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%mult_V_267 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_165, i32 1, i32 12"   --->   Operation 321 'partselect' 'mult_V_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln42_317 = zext i12 %mult_V_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'zext' 'zext_ln42_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (1.54ns)   --->   "%sub_ln717_218 = sub i13 %zext_ln717_575, i13 %zext_ln1171_451"   --->   Operation 323 'sub' 'sub_ln717_218' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%mult_V_268 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_218, i32 1, i32 12"   --->   Operation 324 'partselect' 'mult_V_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (1.48ns)   --->   "%sub_ln1171_440 = sub i12 0, i12 %zext_ln717_572"   --->   Operation 325 'sub' 'sub_ln1171_440' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1171_85 = sext i12 %sub_ln1171_440"   --->   Operation 326 'sext' 'sext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (1.54ns)   --->   "%sub_ln1171_441 = sub i13 %sext_ln1171_85, i13 %zext_ln1171_443"   --->   Operation 327 'sub' 'sub_ln1171_441' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln717_900 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_441, i32 1, i32 12"   --->   Operation 328 'partselect' 'trunc_ln717_900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (1.30ns)   --->   "%sub_ln1171_442 = sub i9 0, i9 %zext_ln1171_444"   --->   Operation 329 'sub' 'sub_ln1171_442' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln717_901 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_442, i32 1, i32 8"   --->   Operation 330 'partselect' 'trunc_ln717_901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln42_207 = sext i8 %trunc_ln717_901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'sext' 'sext_ln42_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln42_208 = sext i8 %trunc_ln717_901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'sext' 'sext_ln42_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (5.28ns)   --->   "%mul_ln1171_63 = mul i14 %zext_ln1171_442, i14 16361"   --->   Operation 333 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln717_902 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_63, i32 1, i32 13"   --->   Operation 334 'partselect' 'trunc_ln717_902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (5.28ns)   --->   "%mul_ln1171_64 = mul i14 %zext_ln1171_442, i14 16365"   --->   Operation 335 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln717_903 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_64, i32 1, i32 13"   --->   Operation 336 'partselect' 'trunc_ln717_903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln717_579 = zext i12 %mult_V_282"   --->   Operation 337 'zext' 'zext_ln717_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln717_904 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_436, i32 1, i32 10"   --->   Operation 338 'partselect' 'trunc_ln717_904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (1.54ns)   --->   "%sub_ln1171_443 = sub i13 0, i13 %zext_ln717_575"   --->   Operation 339 'sub' 'sub_ln1171_443' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1171_86 = sext i13 %sub_ln1171_443"   --->   Operation 340 'sext' 'sext_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (1.53ns)   --->   "%sub_ln1171_444 = sub i14 %sext_ln1171_86, i14 %zext_ln1171_449"   --->   Operation 341 'sub' 'sub_ln1171_444' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln717_905 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_444, i32 1, i32 13"   --->   Operation 342 'partselect' 'trunc_ln717_905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (1.53ns)   --->   "%sub_ln1171_445 = sub i14 %sext_ln1171_86, i14 %zext_ln1171_442"   --->   Operation 343 'sub' 'sub_ln1171_445' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln717_906 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_445, i32 1, i32 13"   --->   Operation 344 'partselect' 'trunc_ln717_906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (5.28ns)   --->   "%mul_ln717_97 = mul i13 %zext_ln1171_443, i13 26"   --->   Operation 345 'mul' 'mul_ln717_97' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%mult_V_289 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_97, i32 1, i32 12"   --->   Operation 346 'partselect' 'mult_V_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (1.48ns)   --->   "%add_ln717_166 = add i12 %zext_ln717_572, i12 %zext_ln1171_446"   --->   Operation 347 'add' 'add_ln717_166' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%mult_V_292 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_166, i32 1, i32 11"   --->   Operation 348 'partselect' 'mult_V_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (1.54ns)   --->   "%sub_ln1171_446 = sub i13 %zext_ln1171_448, i13 %zext_ln717_575"   --->   Operation 349 'sub' 'sub_ln1171_446' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln717_907 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_446, i32 1, i32 12"   --->   Operation 350 'partselect' 'trunc_ln717_907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (5.28ns)   --->   "%mul_ln717_98 = mul i13 %zext_ln1171_443, i13 23"   --->   Operation 351 'mul' 'mul_ln717_98' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln42_42 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_98, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'partselect' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (1.48ns)   --->   "%sub_ln717_219 = sub i12 %zext_ln717_572, i12 %zext_ln1171_453"   --->   Operation 353 'sub' 'sub_ln717_219' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%mult_V_311 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_219, i32 1, i32 11"   --->   Operation 354 'partselect' 'mult_V_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (1.54ns)   --->   "%sub_ln1171_447 = sub i13 %sext_ln1171_85, i13 %zext_ln1171_451"   --->   Operation 355 'sub' 'sub_ln1171_447' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln717_909 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_447, i32 1, i32 12"   --->   Operation 356 'partselect' 'trunc_ln717_909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln717_583 = zext i12 %mult_V_318"   --->   Operation 357 'zext' 'zext_ln717_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln717_584 = zext i11 %mult_V_319"   --->   Operation 358 'zext' 'zext_ln717_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1171_458 = zext i8 %p_read_161"   --->   Operation 359 'zext' 'zext_ln1171_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_374 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_161, i3 0"   --->   Operation 360 'bitconcatenate' 'mult_V_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln717_586 = zext i11 %mult_V_374"   --->   Operation 361 'zext' 'zext_ln717_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (5.28ns)   --->   "%mul_ln717_101 = mul i12 %zext_ln1171_454, i12 11"   --->   Operation 362 'mul' 'mul_ln717_101' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%mult_V_321 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_101, i32 1, i32 11"   --->   Operation 363 'partselect' 'mult_V_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (1.30ns)   --->   "%sub_ln1171_448 = sub i9 0, i9 %zext_ln1171_458"   --->   Operation 364 'sub' 'sub_ln1171_448' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln717_911 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_448, i32 1, i32 8"   --->   Operation 365 'partselect' 'trunc_ln717_911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln717_566 = sext i8 %trunc_ln717_911"   --->   Operation 366 'sext' 'sext_ln717_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln717_589 = zext i12 %mult_V_323"   --->   Operation 367 'zext' 'zext_ln717_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (5.28ns)   --->   "%mul_ln1171_66 = mul i13 %zext_ln1171_456, i13 8179"   --->   Operation 368 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln717_913 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_66, i32 1, i32 12"   --->   Operation 369 'partselect' 'trunc_ln717_913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln717_60 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_161, i4 0"   --->   Operation 370 'bitconcatenate' 'shl_ln717_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln717_592 = zext i12 %shl_ln717_60"   --->   Operation 371 'zext' 'zext_ln717_592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (1.54ns)   --->   "%sub_ln717_221 = sub i13 %zext_ln717_592, i13 %zext_ln1171_456"   --->   Operation 372 'sub' 'sub_ln717_221' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%mult_V_330 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_221, i32 1, i32 12"   --->   Operation 373 'partselect' 'mult_V_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%mult_V_336 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_161, i1 0"   --->   Operation 374 'bitconcatenate' 'mult_V_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln717_594 = zext i9 %mult_V_336"   --->   Operation 375 'zext' 'zext_ln717_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln717_595 = zext i9 %mult_V_336"   --->   Operation 376 'zext' 'zext_ln717_595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (1.48ns)   --->   "%add_ln717_168 = add i12 %zext_ln717_586, i12 %zext_ln717_595"   --->   Operation 377 'add' 'add_ln717_168' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%mult_V_331 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_168, i32 1, i32 11"   --->   Operation 378 'partselect' 'mult_V_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln717_596 = zext i11 %mult_V_331"   --->   Operation 379 'zext' 'zext_ln717_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (1.54ns)   --->   "%add_ln717_169 = add i13 %zext_ln717_592, i13 %zext_ln1171_456"   --->   Operation 380 'add' 'add_ln717_169' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln42_43 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_169, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'partselect' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (5.28ns)   --->   "%mul_ln717_103 = mul i13 %zext_ln1171_456, i13 26"   --->   Operation 382 'mul' 'mul_ln717_103' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%mult_V_337 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_103, i32 1, i32 12"   --->   Operation 383 'partselect' 'mult_V_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (1.54ns)   --->   "%add_ln717_171 = add i13 %zext_ln717_592, i13 %zext_ln717_594"   --->   Operation 384 'add' 'add_ln717_171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%mult_V_340 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_171, i32 1, i32 12"   --->   Operation 385 'partselect' 'mult_V_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (1.48ns)   --->   "%sub_ln1171_449 = sub i12 0, i12 %zext_ln717_586"   --->   Operation 386 'sub' 'sub_ln1171_449' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1171_87 = sext i12 %sub_ln1171_449"   --->   Operation 387 'sext' 'sext_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln1171_459 = zext i9 %mult_V_336"   --->   Operation 388 'zext' 'zext_ln1171_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (1.54ns)   --->   "%sub_ln1171_450 = sub i13 %sext_ln1171_87, i13 %zext_ln717_594"   --->   Operation 389 'sub' 'sub_ln1171_450' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln717_915 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_450, i32 1, i32 12"   --->   Operation 390 'partselect' 'trunc_ln717_915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (5.28ns)   --->   "%mul_ln717_104 = mul i13 %zext_ln1171_456, i13 23"   --->   Operation 391 'mul' 'mul_ln717_104' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%mult_V_342 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_104, i32 1, i32 12"   --->   Operation 392 'partselect' 'mult_V_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (5.28ns)   --->   "%mul_ln717_105 = mul i13 %zext_ln1171_456, i13 27"   --->   Operation 393 'mul' 'mul_ln717_105' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%mult_V_349 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_105, i32 1, i32 12"   --->   Operation 394 'partselect' 'mult_V_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (1.48ns)   --->   "%sub_ln1171_451 = sub i12 %zext_ln717_595, i12 %zext_ln717_586"   --->   Operation 395 'sub' 'sub_ln1171_451' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln717_918 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_451, i32 1, i32 11"   --->   Operation 396 'partselect' 'trunc_ln717_918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (5.28ns)   --->   "%mul_ln717_106 = mul i13 %zext_ln1171_456, i13 29"   --->   Operation 397 'mul' 'mul_ln717_106' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%mult_V_360 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_106, i32 1, i32 12"   --->   Operation 398 'partselect' 'mult_V_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (1.36ns)   --->   "%sub_ln1171_455 = sub i10 0, i10 %zext_ln1171_459"   --->   Operation 399 'sub' 'sub_ln1171_455' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln717_923 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_455, i32 1, i32 9"   --->   Operation 400 'partselect' 'trunc_ln717_923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln717_577 = sext i9 %trunc_ln717_923"   --->   Operation 401 'sext' 'sext_ln717_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln717_605 = zext i12 %mult_V_373"   --->   Operation 402 'zext' 'zext_ln717_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln42_328 = zext i8 %p_read_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'zext' 'zext_ln42_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln42_331 = zext i8 %p_read_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'zext' 'zext_ln42_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln42_333 = zext i8 %p_read_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'zext' 'zext_ln42_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%mult_V_394 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_160, i2 0"   --->   Operation 406 'bitconcatenate' 'mult_V_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln1171_460 = zext i10 %mult_V_394"   --->   Operation 407 'zext' 'zext_ln1171_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (1.41ns)   --->   "%sub_ln1171_576 = sub i11 %zext_ln42_333, i11 %zext_ln1171_460"   --->   Operation 408 'sub' 'sub_ln1171_576' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln717_926 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_576, i32 1, i32 10"   --->   Operation 409 'partselect' 'trunc_ln717_926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln1171_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_160, i4 0"   --->   Operation 410 'bitconcatenate' 'shl_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln1171_461 = zext i12 %shl_ln1171_49"   --->   Operation 411 'zext' 'zext_ln1171_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (1.54ns)   --->   "%sub_ln1171_459 = sub i13 0, i13 %zext_ln1171_461"   --->   Operation 412 'sub' 'sub_ln1171_459' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln717_927 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_459, i32 1, i32 12"   --->   Operation 413 'partselect' 'trunc_ln717_927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%mult_V_387 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_160, i1 0"   --->   Operation 414 'bitconcatenate' 'mult_V_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln42_334 = zext i9 %mult_V_387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'zext' 'zext_ln42_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (1.30ns)   --->   "%sub_ln1171_460 = sub i9 0, i9 %zext_ln42_331"   --->   Operation 416 'sub' 'sub_ln1171_460' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln717_928 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_460, i32 1, i32 8"   --->   Operation 417 'partselect' 'trunc_ln717_928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln42_217 = sext i8 %trunc_ln717_928" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'sext' 'sext_ln42_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (5.28ns)   --->   "%mul_ln717_109 = mul i13 %zext_ln42_329, i13 27"   --->   Operation 419 'mul' 'mul_ln717_109' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln42_45 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_109, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'partselect' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln717_606 = zext i10 %mult_V_394"   --->   Operation 421 'zext' 'zext_ln717_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (1.41ns)   --->   "%sub_ln717_225 = sub i11 %zext_ln1171_460, i11 %zext_ln42_333"   --->   Operation 422 'sub' 'sub_ln717_225' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%mult_V_391 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_225, i32 1, i32 10"   --->   Operation 423 'partselect' 'mult_V_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln42_335 = zext i10 %mult_V_394" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'zext' 'zext_ln42_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln717_608 = zext i12 %mult_V_395"   --->   Operation 425 'zext' 'zext_ln717_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln717_609 = zext i11 %mult_V_396"   --->   Operation 426 'zext' 'zext_ln717_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (5.28ns)   --->   "%mul_ln1171_69 = mul i13 %zext_ln42_329, i13 8181"   --->   Operation 427 'mul' 'mul_ln1171_69' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln717_931 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_69, i32 1, i32 12"   --->   Operation 428 'partselect' 'trunc_ln717_931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln1171_50 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_160, i3 0"   --->   Operation 429 'bitconcatenate' 'shl_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln1171_462 = zext i11 %shl_ln1171_50"   --->   Operation 430 'zext' 'zext_ln1171_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (1.48ns)   --->   "%sub_ln1171_461 = sub i12 0, i12 %zext_ln1171_462"   --->   Operation 431 'sub' 'sub_ln1171_461' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln1171_90 = sext i12 %sub_ln1171_461"   --->   Operation 432 'sext' 'sext_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1171_464 = zext i9 %mult_V_387"   --->   Operation 433 'zext' 'zext_ln1171_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (1.54ns)   --->   "%sub_ln1171_462 = sub i13 %sext_ln1171_90, i13 %zext_ln1171_464"   --->   Operation 434 'sub' 'sub_ln1171_462' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln717_932 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_462, i32 1, i32 12"   --->   Operation 435 'partselect' 'trunc_ln717_932' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (1.48ns)   --->   "%sub_ln1171_577 = sub i12 %zext_ln42_332, i12 %zext_ln1171_462"   --->   Operation 436 'sub' 'sub_ln1171_577' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln717_933 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_577, i32 1, i32 11"   --->   Operation 437 'partselect' 'trunc_ln717_933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (5.28ns)   --->   "%mul_ln717_112 = mul i13 %zext_ln42_329, i13 23"   --->   Operation 438 'mul' 'mul_ln717_112' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%mult_V_401 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_112, i32 1, i32 12"   --->   Operation 439 'partselect' 'mult_V_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (5.28ns)   --->   "%mul_ln717_113 = mul i12 %zext_ln42_332, i12 11"   --->   Operation 440 'mul' 'mul_ln717_113' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%mult_V_409 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_113, i32 1, i32 11"   --->   Operation 441 'partselect' 'mult_V_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (1.54ns)   --->   "%sub_ln717_226 = sub i13 %zext_ln1171_461, i13 %zext_ln42_329"   --->   Operation 442 'sub' 'sub_ln717_226' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%mult_V_413 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_226, i32 1, i32 12"   --->   Operation 443 'partselect' 'mult_V_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (5.28ns)   --->   "%mul_ln717_114 = mul i13 %zext_ln42_329, i13 19"   --->   Operation 444 'mul' 'mul_ln717_114' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln42_46 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_114, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'partselect' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (1.48ns)   --->   "%sub_ln1171_464 = sub i12 %zext_ln42_334, i12 %zext_ln1171_462"   --->   Operation 446 'sub' 'sub_ln1171_464' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln717_939 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_464, i32 1, i32 11"   --->   Operation 447 'partselect' 'trunc_ln717_939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln1171_309 = sext i11 %trunc_ln717_939"   --->   Operation 448 'sext' 'sext_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln42_337 = zext i7 %mult_V_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'zext' 'zext_ln42_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (1.54ns)   --->   "%sub_ln1171_465 = sub i13 %zext_ln1171_464, i13 %zext_ln1171_461"   --->   Operation 450 'sub' 'sub_ln1171_465' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln717_941 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_465, i32 1, i32 12"   --->   Operation 451 'partselect' 'trunc_ln717_941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (1.54ns)   --->   "%sub_ln1171_578 = sub i13 %zext_ln42_329, i13 %zext_ln1171_461"   --->   Operation 452 'sub' 'sub_ln1171_578' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln717_944 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_578, i32 1, i32 12"   --->   Operation 453 'partselect' 'trunc_ln717_944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (1.54ns)   --->   "%sub_ln717_228 = sub i13 %zext_ln1171_461, i13 %zext_ln717_606"   --->   Operation 454 'sub' 'sub_ln717_228' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%mult_V_447 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_228, i32 1, i32 12"   --->   Operation 455 'partselect' 'mult_V_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln1171_466 = zext i8 %p_read_159"   --->   Operation 456 'zext' 'zext_ln1171_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln1171_468 = zext i8 %p_read_159"   --->   Operation 457 'zext' 'zext_ln1171_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln1171_470 = zext i8 %p_read_159"   --->   Operation 458 'zext' 'zext_ln1171_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%mult_V_458 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_159, i3 0"   --->   Operation 459 'bitconcatenate' 'mult_V_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln717_617 = zext i11 %mult_V_458"   --->   Operation 460 'zext' 'zext_ln717_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%mult_V_453 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_159, i1 0"   --->   Operation 461 'bitconcatenate' 'mult_V_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln717_618 = zext i9 %mult_V_453"   --->   Operation 462 'zext' 'zext_ln717_618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (5.28ns)   --->   "%mul_ln717_115 = mul i12 %zext_ln1171_468, i12 13"   --->   Operation 463 'mul' 'mul_ln717_115' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%mult_V_449 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_115, i32 1, i32 11"   --->   Operation 464 'partselect' 'mult_V_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (5.28ns)   --->   "%mul_ln717_116 = mul i13 %zext_ln1171_469, i13 21"   --->   Operation 465 'mul' 'mul_ln717_116' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%mult_V_451 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_116, i32 1, i32 12"   --->   Operation 466 'partselect' 'mult_V_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (1.48ns)   --->   "%sub_ln1171_468 = sub i12 0, i12 %zext_ln717_617"   --->   Operation 467 'sub' 'sub_ln1171_468' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1171_91 = sext i12 %sub_ln1171_468"   --->   Operation 468 'sext' 'sext_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (1.54ns)   --->   "%sub_ln1171_469 = sub i13 %sext_ln1171_91, i13 %zext_ln1171_469"   --->   Operation 469 'sub' 'sub_ln1171_469' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln717_948 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_469, i32 1, i32 12"   --->   Operation 470 'partselect' 'trunc_ln717_948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln42_340 = zext i9 %mult_V_453" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'zext' 'zext_ln42_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (1.54ns)   --->   "%sub_ln1171_470 = sub i13 %sext_ln1171_91, i13 %zext_ln717_618"   --->   Operation 472 'sub' 'sub_ln1171_470' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln717_949 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_470, i32 1, i32 12"   --->   Operation 473 'partselect' 'trunc_ln717_949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln717_63 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_159, i2 0"   --->   Operation 474 'bitconcatenate' 'shl_ln717_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln717_625 = zext i10 %shl_ln717_63"   --->   Operation 475 'zext' 'zext_ln717_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (1.41ns)   --->   "%add_ln717_172 = add i11 %zext_ln717_625, i11 %zext_ln1171_470"   --->   Operation 476 'add' 'add_ln717_172' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%mult_V_455 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_172, i32 1, i32 10"   --->   Operation 477 'partselect' 'mult_V_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln42_341 = zext i10 %mult_V_455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'zext' 'zext_ln42_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (5.28ns)   --->   "%mul_ln717_117 = mul i12 %zext_ln1171_468, i12 11"   --->   Operation 479 'mul' 'mul_ln717_117' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%mult_V_456 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_117, i32 1, i32 11"   --->   Operation 480 'partselect' 'mult_V_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (1.48ns)   --->   "%sub_ln1171_579 = sub i12 %zext_ln1171_468, i12 %zext_ln717_617"   --->   Operation 481 'sub' 'sub_ln1171_579' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln717_950 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_579, i32 1, i32 11"   --->   Operation 482 'partselect' 'trunc_ln717_950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln42_226 = sext i11 %trunc_ln717_950" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'sext' 'sext_ln42_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (1.41ns)   --->   "%sub_ln717_230 = sub i11 %zext_ln717_625, i11 %zext_ln1171_470"   --->   Operation 484 'sub' 'sub_ln717_230' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%mult_V_463 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_230, i32 1, i32 10"   --->   Operation 485 'partselect' 'mult_V_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (5.28ns)   --->   "%mul_ln717_118 = mul i13 %zext_ln1171_469, i13 22"   --->   Operation 486 'mul' 'mul_ln717_118' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%mult_V_467 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_118, i32 1, i32 12"   --->   Operation 487 'partselect' 'mult_V_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (5.28ns)   --->   "%mul_ln1171_75 = mul i13 %zext_ln1171_469, i13 8181"   --->   Operation 488 'mul' 'mul_ln1171_75' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln717_953 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_75, i32 1, i32 12"   --->   Operation 489 'partselect' 'trunc_ln717_953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln717_64 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_159, i4 0"   --->   Operation 490 'bitconcatenate' 'shl_ln717_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln717_629 = zext i12 %shl_ln717_64"   --->   Operation 491 'zext' 'zext_ln717_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (1.54ns)   --->   "%sub_ln717_231 = sub i13 %zext_ln717_629, i13 %zext_ln1171_469"   --->   Operation 492 'sub' 'sub_ln717_231' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%mult_V_470 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_231, i32 1, i32 12"   --->   Operation 493 'partselect' 'mult_V_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln717_596 = sext i12 %mult_V_470"   --->   Operation 494 'sext' 'sext_ln717_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln717_630 = zext i14 %sext_ln717_596"   --->   Operation 495 'zext' 'zext_ln717_630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (1.48ns)   --->   "%sub_ln717_232 = sub i12 %zext_ln717_617, i12 %zext_ln1171_468"   --->   Operation 496 'sub' 'sub_ln717_232' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%mult_V_474 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_232, i32 1, i32 11"   --->   Operation 497 'partselect' 'mult_V_474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (1.54ns)   --->   "%sub_ln717_233 = sub i13 %zext_ln717_629, i13 %zext_ln717_618"   --->   Operation 498 'sub' 'sub_ln717_233' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%mult_V_480 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_233, i32 1, i32 12"   --->   Operation 499 'partselect' 'mult_V_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (1.48ns)   --->   "%add_ln717_173 = add i12 %zext_ln717_617, i12 %zext_ln1171_468"   --->   Operation 500 'add' 'add_ln717_173' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%mult_V_487 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_173, i32 1, i32 11"   --->   Operation 501 'partselect' 'mult_V_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (1.54ns)   --->   "%add_ln717_174 = add i13 %zext_ln717_629, i13 %zext_ln717_618"   --->   Operation 502 'add' 'add_ln717_174' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%mult_V_495 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_174, i32 1, i32 12"   --->   Operation 503 'partselect' 'mult_V_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (1.54ns)   --->   "%sub_ln1171_580 = sub i13 %zext_ln1171_469, i13 %zext_ln717_629"   --->   Operation 504 'sub' 'sub_ln1171_580' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln717_964 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_580, i32 1, i32 12"   --->   Operation 505 'partselect' 'trunc_ln717_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (1.41ns)   --->   "%sub_ln1171_474 = sub i11 0, i11 %zext_ln717_625"   --->   Operation 506 'sub' 'sub_ln1171_474' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1171_92 = sext i11 %sub_ln1171_474"   --->   Operation 507 'sext' 'sext_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (1.48ns)   --->   "%sub_ln1171_475 = sub i12 %sext_ln1171_92, i12 %zext_ln1171_468"   --->   Operation 508 'sub' 'sub_ln1171_475' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln717_965 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_475, i32 1, i32 11"   --->   Operation 509 'partselect' 'trunc_ln717_965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (1.54ns)   --->   "%add_ln717_176 = add i13 %zext_ln717_629, i13 %zext_ln1171_469"   --->   Operation 510 'add' 'add_ln717_176' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%mult_V_511 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_176, i32 1, i32 12"   --->   Operation 511 'partselect' 'mult_V_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln1171_473 = zext i8 %p_read_158"   --->   Operation 512 'zext' 'zext_ln1171_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln1171_474 = zext i8 %p_read_158"   --->   Operation 513 'zext' 'zext_ln1171_474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln1171_475 = zext i8 %p_read_158"   --->   Operation 514 'zext' 'zext_ln1171_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%shl_ln1171_51 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_158, i4 0"   --->   Operation 515 'bitconcatenate' 'shl_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln1171_477 = zext i12 %shl_ln1171_51"   --->   Operation 516 'zext' 'zext_ln1171_477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (1.54ns)   --->   "%sub_ln1171_476 = sub i13 0, i13 %zext_ln1171_477"   --->   Operation 517 'sub' 'sub_ln1171_476' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1171_93 = sext i13 %sub_ln1171_476"   --->   Operation 518 'sext' 'sext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%mult_V_528 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_158, i2 0"   --->   Operation 519 'bitconcatenate' 'mult_V_528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln1171_478 = zext i10 %mult_V_528"   --->   Operation 520 'zext' 'zext_ln1171_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln1171_479 = zext i10 %mult_V_528"   --->   Operation 521 'zext' 'zext_ln1171_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln1171_480 = zext i10 %mult_V_528"   --->   Operation 522 'zext' 'zext_ln1171_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (1.53ns)   --->   "%sub_ln1171_477 = sub i14 %sext_ln1171_93, i14 %zext_ln1171_480"   --->   Operation 523 'sub' 'sub_ln1171_477' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln717_966 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_477, i32 1, i32 13"   --->   Operation 524 'partselect' 'trunc_ln717_966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (5.28ns)   --->   "%mul_ln1171_78 = mul i14 %zext_ln1171_475, i14 16358"   --->   Operation 525 'mul' 'mul_ln1171_78' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln717_967 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_78, i32 1, i32 13"   --->   Operation 526 'partselect' 'trunc_ln717_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (5.28ns)   --->   "%mul_ln1171_79 = mul i14 %zext_ln1171_475, i14 16363"   --->   Operation 527 'mul' 'mul_ln1171_79' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln717_968 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_79, i32 1, i32 13"   --->   Operation 528 'partselect' 'trunc_ln717_968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (5.28ns)   --->   "%mul_ln1171_80 = mul i14 %zext_ln1171_475, i14 16365"   --->   Operation 529 'mul' 'mul_ln1171_80' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln717_969 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_80, i32 1, i32 13"   --->   Operation 530 'partselect' 'trunc_ln717_969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (1.41ns)   --->   "%sub_ln1171_581 = sub i11 %zext_ln1171_474, i11 %zext_ln1171_479"   --->   Operation 531 'sub' 'sub_ln1171_581' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln717_970 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_581, i32 1, i32 10"   --->   Operation 532 'partselect' 'trunc_ln717_970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (5.28ns)   --->   "%mul_ln717_120 = mul i13 %zext_ln1171_472, i13 26"   --->   Operation 533 'mul' 'mul_ln717_120' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%mult_V_518 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_120, i32 1, i32 12"   --->   Operation 534 'partselect' 'mult_V_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (1.41ns)   --->   "%sub_ln1171_478 = sub i11 0, i11 %zext_ln1171_479"   --->   Operation 535 'sub' 'sub_ln1171_478' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1171_94 = sext i11 %sub_ln1171_478"   --->   Operation 536 'sext' 'sext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (1.48ns)   --->   "%sub_ln1171_479 = sub i12 %sext_ln1171_94, i12 %zext_ln1171_476"   --->   Operation 537 'sub' 'sub_ln1171_479' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln717_971 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_479, i32 1, i32 11"   --->   Operation 538 'partselect' 'trunc_ln717_971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln1171_52 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_158, i3 0"   --->   Operation 539 'bitconcatenate' 'shl_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln1171_481 = zext i11 %shl_ln1171_52"   --->   Operation 540 'zext' 'zext_ln1171_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln1171_482 = zext i11 %shl_ln1171_52"   --->   Operation 541 'zext' 'zext_ln1171_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (1.48ns)   --->   "%sub_ln1171_480 = sub i12 0, i12 %zext_ln1171_482"   --->   Operation 542 'sub' 'sub_ln1171_480' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1171_95 = sext i12 %sub_ln1171_480"   --->   Operation 543 'sext' 'sext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%mult_V_550 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_158, i1 0"   --->   Operation 544 'bitconcatenate' 'mult_V_550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln1171_483 = zext i9 %mult_V_550"   --->   Operation 545 'zext' 'zext_ln1171_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln1171_484 = zext i9 %mult_V_550"   --->   Operation 546 'zext' 'zext_ln1171_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1171_485 = zext i9 %mult_V_550"   --->   Operation 547 'zext' 'zext_ln1171_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (1.54ns)   --->   "%sub_ln1171_481 = sub i13 %sext_ln1171_95, i13 %zext_ln1171_485"   --->   Operation 548 'sub' 'sub_ln1171_481' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln717_972 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_481, i32 1, i32 12"   --->   Operation 549 'partselect' 'trunc_ln717_972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (1.54ns)   --->   "%sub_ln1171_482 = sub i13 %sext_ln1171_95, i13 %zext_ln1171_472"   --->   Operation 550 'sub' 'sub_ln1171_482' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln717_973 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_482, i32 1, i32 12"   --->   Operation 551 'partselect' 'trunc_ln717_973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (5.28ns)   --->   "%mul_ln717_121 = mul i13 %zext_ln1171_472, i13 25"   --->   Operation 552 'mul' 'mul_ln717_121' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%mult_V_525 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_121, i32 1, i32 12"   --->   Operation 553 'partselect' 'mult_V_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (1.41ns)   --->   "%add_ln717_177 = add i11 %zext_ln1171_479, i11 %zext_ln1171_474"   --->   Operation 554 'add' 'add_ln717_177' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%mult_V_527 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_177, i32 1, i32 10"   --->   Operation 555 'partselect' 'mult_V_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln42_350 = zext i10 %mult_V_528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'zext' 'zext_ln42_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (5.28ns)   --->   "%mul_ln717_123 = mul i13 %zext_ln1171_472, i13 27"   --->   Operation 557 'mul' 'mul_ln717_123' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%mult_V_531 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_123, i32 1, i32 12"   --->   Operation 558 'partselect' 'mult_V_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (1.48ns)   --->   "%sub_ln1171_483 = sub i12 %zext_ln1171_484, i12 %zext_ln1171_482"   --->   Operation 559 'sub' 'sub_ln1171_483' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln717_974 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_483, i32 1, i32 11"   --->   Operation 560 'partselect' 'trunc_ln717_974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln1171_319 = sext i11 %trunc_ln717_974"   --->   Operation 561 'sext' 'sext_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (1.54ns)   --->   "%sub_ln1171_582 = sub i13 %zext_ln1171_472, i13 %zext_ln1171_477"   --->   Operation 562 'sub' 'sub_ln1171_582' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln717_975 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_582, i32 1, i32 12"   --->   Operation 563 'partselect' 'trunc_ln717_975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (1.48ns)   --->   "%sub_ln717_236 = sub i12 %zext_ln1171_482, i12 %zext_ln1171_484"   --->   Operation 564 'sub' 'sub_ln717_236' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%mult_V_534 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_236, i32 1, i32 11"   --->   Operation 565 'partselect' 'mult_V_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln717_608 = sext i11 %mult_V_534"   --->   Operation 566 'sext' 'sext_ln717_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln717_642 = zext i14 %sext_ln717_608"   --->   Operation 567 'zext' 'zext_ln717_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (1.54ns)   --->   "%sub_ln717_237 = sub i13 %zext_ln1171_477, i13 %zext_ln1171_472"   --->   Operation 568 'sub' 'sub_ln717_237' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%mult_V_535 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_237, i32 1, i32 12"   --->   Operation 569 'partselect' 'mult_V_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (1.30ns)   --->   "%sub_ln1171_484 = sub i9 0, i9 %zext_ln1171_473"   --->   Operation 570 'sub' 'sub_ln1171_484' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln717_978 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_484, i32 1, i32 8"   --->   Operation 571 'partselect' 'trunc_ln717_978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln1171_53 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_158, i5 0"   --->   Operation 572 'bitconcatenate' 'shl_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln1171_486 = zext i13 %shl_ln1171_53"   --->   Operation 573 'zext' 'zext_ln1171_486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (1.53ns)   --->   "%sub_ln1171_485 = sub i14 %zext_ln1171_480, i14 %zext_ln1171_486"   --->   Operation 574 'sub' 'sub_ln1171_485' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln717_979 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_485, i32 1, i32 13"   --->   Operation 575 'partselect' 'trunc_ln717_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (1.48ns)   --->   "%sub_ln1171_583 = sub i12 %zext_ln1171_476, i12 %zext_ln1171_482"   --->   Operation 576 'sub' 'sub_ln1171_583' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln717_980 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_583, i32 1, i32 11"   --->   Operation 577 'partselect' 'trunc_ln717_980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (1.48ns)   --->   "%add_ln717_178 = add i12 %zext_ln1171_482, i12 %zext_ln1171_476"   --->   Operation 578 'add' 'add_ln717_178' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%mult_V_545 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_178, i32 1, i32 11"   --->   Operation 579 'partselect' 'mult_V_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (5.28ns)   --->   "%mul_ln717_124 = mul i13 %zext_ln1171_472, i13 19"   --->   Operation 580 'mul' 'mul_ln717_124' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%mult_V_546 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_124, i32 1, i32 12"   --->   Operation 581 'partselect' 'mult_V_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (1.54ns)   --->   "%sub_ln1171_486 = sub i13 %zext_ln1171_478, i13 %zext_ln1171_477"   --->   Operation 582 'sub' 'sub_ln1171_486' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln717_981 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_486, i32 1, i32 12"   --->   Operation 583 'partselect' 'trunc_ln717_981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (5.28ns)   --->   "%mul_ln717_125 = mul i12 %zext_ln1171_476, i12 11"   --->   Operation 584 'mul' 'mul_ln717_125' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%mult_V_555 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_125, i32 1, i32 11"   --->   Operation 585 'partselect' 'mult_V_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln717_982 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_478, i32 1, i32 10"   --->   Operation 586 'partselect' 'trunc_ln717_982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (1.36ns)   --->   "%sub_ln1171_487 = sub i10 0, i10 %zext_ln1171_483"   --->   Operation 587 'sub' 'sub_ln1171_487' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln717_983 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_487, i32 1, i32 9"   --->   Operation 588 'partselect' 'trunc_ln717_983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln717_612 = sext i9 %trunc_ln717_983"   --->   Operation 589 'sext' 'sext_ln717_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (1.54ns)   --->   "%add_ln717_179 = add i13 %zext_ln1171_477, i13 %zext_ln1171_472"   --->   Operation 590 'add' 'add_ln717_179' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%mult_V_563 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_179, i32 1, i32 12"   --->   Operation 591 'partselect' 'mult_V_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln717_646 = zext i12 %mult_V_563"   --->   Operation 592 'zext' 'zext_ln717_646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (1.53ns)   --->   "%sub_ln1171_488 = sub i14 %zext_ln1171_481, i14 %zext_ln1171_486"   --->   Operation 593 'sub' 'sub_ln1171_488' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln717_984 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_488, i32 1, i32 13"   --->   Operation 594 'partselect' 'trunc_ln717_984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln717_647 = zext i12 %mult_V_567"   --->   Operation 595 'zext' 'zext_ln717_647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (1.54ns)   --->   "%sub_ln1171_489 = sub i13 %zext_ln1171_485, i13 %zext_ln1171_477"   --->   Operation 596 'sub' 'sub_ln1171_489' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln717_985 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_489, i32 1, i32 12"   --->   Operation 597 'partselect' 'trunc_ln717_985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (1.54ns)   --->   "%add_ln717_180 = add i13 %zext_ln1171_477, i13 %zext_ln1171_478"   --->   Operation 598 'add' 'add_ln717_180' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%mult_V_570 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_180, i32 1, i32 12"   --->   Operation 599 'partselect' 'mult_V_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln717_648 = zext i12 %mult_V_570"   --->   Operation 600 'zext' 'zext_ln717_648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (5.28ns)   --->   "%mul_ln717_127 = mul i13 %zext_ln1171_472, i13 29"   --->   Operation 601 'mul' 'mul_ln717_127' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%mult_V_573 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_127, i32 1, i32 12"   --->   Operation 602 'partselect' 'mult_V_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln717_986 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_480, i32 1, i32 11"   --->   Operation 603 'partselect' 'trunc_ln717_986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln1171_487 = zext i8 %p_read_157"   --->   Operation 604 'zext' 'zext_ln1171_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln1171_488 = zext i8 %p_read_157"   --->   Operation 605 'zext' 'zext_ln1171_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln1171_489 = zext i8 %p_read_157"   --->   Operation 606 'zext' 'zext_ln1171_489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln1171_490 = zext i8 %p_read_157"   --->   Operation 607 'zext' 'zext_ln1171_490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln1171_491 = zext i8 %p_read_157"   --->   Operation 608 'zext' 'zext_ln1171_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln1171_54 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_157, i2 0"   --->   Operation 609 'bitconcatenate' 'shl_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln1171_492 = zext i10 %shl_ln1171_54"   --->   Operation 610 'zext' 'zext_ln1171_492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln1171_493 = zext i10 %shl_ln1171_54"   --->   Operation 611 'zext' 'zext_ln1171_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln1171_494 = zext i10 %shl_ln1171_54"   --->   Operation 612 'zext' 'zext_ln1171_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (1.41ns)   --->   "%sub_ln1171_490 = sub i11 0, i11 %zext_ln1171_494"   --->   Operation 613 'sub' 'sub_ln1171_490' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1171_96 = sext i11 %sub_ln1171_490"   --->   Operation 614 'sext' 'sext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (1.48ns)   --->   "%sub_ln1171_491 = sub i12 %sext_ln1171_96, i12 %zext_ln1171_491"   --->   Operation 615 'sub' 'sub_ln1171_491' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln717_987 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_491, i32 1, i32 11"   --->   Operation 616 'partselect' 'trunc_ln717_987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (1.41ns)   --->   "%sub_ln1171_584 = sub i11 %zext_ln1171_490, i11 %zext_ln1171_494"   --->   Operation 617 'sub' 'sub_ln1171_584' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln717_988 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_584, i32 1, i32 10"   --->   Operation 618 'partselect' 'trunc_ln717_988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1171_325 = sext i10 %trunc_ln717_988"   --->   Operation 619 'sext' 'sext_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%shl_ln1171_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_157, i4 0"   --->   Operation 620 'bitconcatenate' 'shl_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln1171_495 = zext i12 %shl_ln1171_55"   --->   Operation 621 'zext' 'zext_ln1171_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (1.54ns)   --->   "%sub_ln1171_492 = sub i13 %zext_ln1171_493, i13 %zext_ln1171_495"   --->   Operation 622 'sub' 'sub_ln1171_492' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln717_989 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_492, i32 1, i32 12"   --->   Operation 623 'partselect' 'trunc_ln717_989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (1.54ns)   --->   "%add_ln717_181 = add i13 %zext_ln1171_495, i13 %zext_ln1171_493"   --->   Operation 624 'add' 'add_ln717_181' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%mult_V_581 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_181, i32 1, i32 12"   --->   Operation 625 'partselect' 'mult_V_581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (1.54ns)   --->   "%sub_ln1171_493 = sub i13 0, i13 %zext_ln1171_495"   --->   Operation 626 'sub' 'sub_ln1171_493' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln1171_97 = sext i13 %sub_ln1171_493"   --->   Operation 627 'sext' 'sext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%shl_ln1171_56 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_157, i1 0"   --->   Operation 628 'bitconcatenate' 'shl_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln1171_496 = zext i9 %shl_ln1171_56"   --->   Operation 629 'zext' 'zext_ln1171_496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln1171_497 = zext i9 %shl_ln1171_56"   --->   Operation 630 'zext' 'zext_ln1171_497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (1.53ns)   --->   "%sub_ln1171_494 = sub i14 %sext_ln1171_97, i14 %zext_ln1171_497"   --->   Operation 631 'sub' 'sub_ln1171_494' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln717_990 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_494, i32 1, i32 13"   --->   Operation 632 'partselect' 'trunc_ln717_990' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (1.54ns)   --->   "%sub_ln1171_585 = sub i13 %zext_ln1171_488, i13 %zext_ln1171_495"   --->   Operation 633 'sub' 'sub_ln1171_585' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln717_991 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_585, i32 1, i32 12"   --->   Operation 634 'partselect' 'trunc_ln717_991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_157, i3 0"   --->   Operation 635 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln1171_498 = zext i11 %tmp_19"   --->   Operation 636 'zext' 'zext_ln1171_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (1.48ns)   --->   "%sub_ln1171_586 = sub i12 %zext_ln1171_491, i12 %zext_ln1171_498"   --->   Operation 637 'sub' 'sub_ln1171_586' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln717_992 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_586, i32 1, i32 11"   --->   Operation 638 'partselect' 'trunc_ln717_992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln42_234 = sext i11 %trunc_ln717_992" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'sext' 'sext_ln42_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (5.28ns)   --->   "%mul_ln1171_81 = mul i14 %zext_ln1171_487, i14 16362"   --->   Operation 640 'mul' 'mul_ln1171_81' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln717_993 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_81, i32 1, i32 13"   --->   Operation 641 'partselect' 'trunc_ln717_993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (1.53ns)   --->   "%sub_ln1171_495 = sub i14 %sext_ln1171_97, i14 %zext_ln1171_487"   --->   Operation 642 'sub' 'sub_ln1171_495' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln717_994 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_495, i32 1, i32 13"   --->   Operation 643 'partselect' 'trunc_ln717_994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (5.28ns)   --->   "%mul_ln717_128 = mul i13 %zext_ln1171_488, i13 27"   --->   Operation 644 'mul' 'mul_ln717_128' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%mult_V_591 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_128, i32 1, i32 12"   --->   Operation 645 'partselect' 'mult_V_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln1171_499 = zext i11 %tmp_19"   --->   Operation 646 'zext' 'zext_ln1171_499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (1.48ns)   --->   "%sub_ln1171_496 = sub i12 0, i12 %zext_ln1171_498"   --->   Operation 647 'sub' 'sub_ln1171_496' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln717_995 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_496, i32 1, i32 11"   --->   Operation 648 'partselect' 'trunc_ln717_995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln42_354 = zext i7 %mult_V_593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'zext' 'zext_ln42_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln717_652 = zext i9 %shl_ln1171_56"   --->   Operation 650 'zext' 'zext_ln717_652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln717_653 = zext i9 %shl_ln1171_56"   --->   Operation 651 'zext' 'zext_ln717_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (1.54ns)   --->   "%sub_ln717_238 = sub i13 %zext_ln1171_495, i13 %zext_ln717_653"   --->   Operation 652 'sub' 'sub_ln717_238' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%mult_V_596 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_238, i32 1, i32 12"   --->   Operation 653 'partselect' 'mult_V_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (5.28ns)   --->   "%mul_ln1171_82 = mul i13 %zext_ln1171_488, i13 8181"   --->   Operation 654 'mul' 'mul_ln1171_82' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln717_997 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_82, i32 1, i32 12"   --->   Operation 655 'partselect' 'trunc_ln717_997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (5.28ns)   --->   "%mul_ln717_129 = mul i13 %zext_ln1171_488, i13 21"   --->   Operation 656 'mul' 'mul_ln717_129' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%mult_V_608 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_129, i32 1, i32 12"   --->   Operation 657 'partselect' 'mult_V_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (5.28ns)   --->   "%mul_ln1171_83 = mul i14 %zext_ln1171_487, i14 16359"   --->   Operation 658 'mul' 'mul_ln1171_83' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln717_999 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_83, i32 1, i32 13"   --->   Operation 659 'partselect' 'trunc_ln717_999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%shl_ln1171_57 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_157, i5 0"   --->   Operation 660 'bitconcatenate' 'shl_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln1171_500 = zext i13 %shl_ln1171_57"   --->   Operation 661 'zext' 'zext_ln1171_500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (1.53ns)   --->   "%sub_ln1171_498 = sub i14 %zext_ln1171_499, i14 %zext_ln1171_500"   --->   Operation 662 'sub' 'sub_ln1171_498' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln717_1000 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_498, i32 1, i32 13"   --->   Operation 663 'partselect' 'trunc_ln717_1000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (1.48ns)   --->   "%sub_ln717_239 = sub i12 %zext_ln1171_498, i12 %zext_ln717_652"   --->   Operation 664 'sub' 'sub_ln717_239' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%mult_V_623 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_239, i32 1, i32 11"   --->   Operation 665 'partselect' 'mult_V_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (1.48ns)   --->   "%add_ln717_182 = add i12 %zext_ln1171_498, i12 %zext_ln1171_491"   --->   Operation 666 'add' 'add_ln717_182' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%mult_V_624 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_182, i32 1, i32 11"   --->   Operation 667 'partselect' 'mult_V_624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (5.28ns)   --->   "%mul_ln1171_84 = mul i14 %zext_ln1171_487, i14 16363"   --->   Operation 668 'mul' 'mul_ln1171_84' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln717_1002 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_84, i32 1, i32 13"   --->   Operation 669 'partselect' 'trunc_ln717_1002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (1.36ns)   --->   "%sub_ln1171_499 = sub i10 0, i10 %zext_ln1171_496"   --->   Operation 670 'sub' 'sub_ln1171_499' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln717_1003 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_499, i32 1, i32 9"   --->   Operation 671 'partselect' 'trunc_ln717_1003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (1.53ns)   --->   "%sub_ln1171_500 = sub i14 %sext_ln1171_97, i14 %zext_ln1171_492"   --->   Operation 672 'sub' 'sub_ln1171_500' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln717_1004 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_500, i32 1, i32 13"   --->   Operation 673 'partselect' 'trunc_ln717_1004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (5.28ns)   --->   "%mul_ln717_130 = mul i13 %zext_ln1171_488, i13 25"   --->   Operation 674 'mul' 'mul_ln717_130' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%mult_V_632 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_130, i32 1, i32 12"   --->   Operation 675 'partselect' 'mult_V_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (5.28ns)   --->   "%mul_ln1171_85 = mul i14 %zext_ln1171_487, i14 16361"   --->   Operation 676 'mul' 'mul_ln1171_85' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln717_1005 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_85, i32 1, i32 13"   --->   Operation 677 'partselect' 'trunc_ln717_1005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln717_659 = zext i8 %p_read_156"   --->   Operation 678 'zext' 'zext_ln717_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln1171_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_156, i4 0"   --->   Operation 679 'bitconcatenate' 'shl_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln1171_501 = zext i12 %shl_ln1171_58"   --->   Operation 680 'zext' 'zext_ln1171_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (1.54ns)   --->   "%sub_ln1171_501 = sub i13 0, i13 %zext_ln1171_501"   --->   Operation 681 'sub' 'sub_ln1171_501' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln717_623 = sext i13 %sub_ln1171_501"   --->   Operation 682 'sext' 'sext_ln717_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln717_1006 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_501, i32 1, i32 12"   --->   Operation 683 'partselect' 'trunc_ln717_1006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln1171_333 = sext i12 %trunc_ln717_1006"   --->   Operation 684 'sext' 'sext_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%mult_V_643 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_156, i3 0"   --->   Operation 685 'bitconcatenate' 'mult_V_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln1171_502 = zext i11 %mult_V_643"   --->   Operation 686 'zext' 'zext_ln1171_502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%mult_V_652 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_156, i1 0"   --->   Operation 687 'bitconcatenate' 'mult_V_652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln1171_503 = zext i9 %mult_V_652"   --->   Operation 688 'zext' 'zext_ln1171_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln1171_504 = zext i9 %mult_V_652"   --->   Operation 689 'zext' 'zext_ln1171_504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln1171_505 = zext i9 %mult_V_652"   --->   Operation 690 'zext' 'zext_ln1171_505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln1171_506 = zext i9 %mult_V_652"   --->   Operation 691 'zext' 'zext_ln1171_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (1.48ns)   --->   "%sub_ln1171_502 = sub i12 %zext_ln1171_506, i12 %zext_ln1171_502"   --->   Operation 692 'sub' 'sub_ln1171_502' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln717_1007 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_502, i32 1, i32 11"   --->   Operation 693 'partselect' 'trunc_ln717_1007' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%shl_ln717_66 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_156, i2 0"   --->   Operation 694 'bitconcatenate' 'shl_ln717_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln717_664 = zext i10 %shl_ln717_66"   --->   Operation 695 'zext' 'zext_ln717_664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln717_665 = zext i10 %shl_ln717_66"   --->   Operation 696 'zext' 'zext_ln717_665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (1.48ns)   --->   "%sub_ln1171_503 = sub i12 0, i12 %zext_ln1171_502"   --->   Operation 697 'sub' 'sub_ln1171_503' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1171_98 = sext i12 %sub_ln1171_503"   --->   Operation 698 'sext' 'sext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (1.54ns)   --->   "%sub_ln1171_504 = sub i13 %sext_ln1171_98, i13 %zext_ln1171_505"   --->   Operation 699 'sub' 'sub_ln1171_504' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln717_1008 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_504, i32 1, i32 12"   --->   Operation 700 'partselect' 'trunc_ln717_1008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (1.41ns)   --->   "%sub_ln1171_505 = sub i11 0, i11 %zext_ln717_665"   --->   Operation 701 'sub' 'sub_ln1171_505' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln717_625 = sext i11 %sub_ln1171_505"   --->   Operation 702 'sext' 'sext_ln717_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln717_1009 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_505, i32 1, i32 10"   --->   Operation 703 'partselect' 'trunc_ln717_1009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (1.54ns)   --->   "%sub_ln1171_587 = sub i13 %zext_ln717_658, i13 %zext_ln1171_501"   --->   Operation 704 'sub' 'sub_ln1171_587' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln717_1010 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_587, i32 1, i32 12"   --->   Operation 705 'partselect' 'trunc_ln717_1010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln42_360 = zext i11 %mult_V_648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'zext' 'zext_ln42_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (1.54ns)   --->   "%sub_ln717_240 = sub i13 %zext_ln1171_501, i13 %zext_ln717_664"   --->   Operation 707 'sub' 'sub_ln717_240' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%mult_V_650 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_240, i32 1, i32 12"   --->   Operation 708 'partselect' 'mult_V_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (1.48ns)   --->   "%sub_ln717_241 = sub i12 %zext_ln1171_502, i12 %zext_ln717_661"   --->   Operation 709 'sub' 'sub_ln717_241' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%mult_V_651 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_241, i32 1, i32 11"   --->   Operation 710 'partselect' 'mult_V_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (1.53ns)   --->   "%sub_ln1171_506 = sub i14 %sext_ln717_623, i14 %zext_ln1171_504"   --->   Operation 711 'sub' 'sub_ln1171_506' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln717_1013 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_506, i32 1, i32 13"   --->   Operation 712 'partselect' 'trunc_ln717_1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (5.28ns)   --->   "%mul_ln1171_86 = mul i13 %zext_ln717_658, i13 8181"   --->   Operation 713 'mul' 'mul_ln1171_86' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln717_1015 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_86, i32 1, i32 12"   --->   Operation 714 'partselect' 'trunc_ln717_1015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (5.28ns)   --->   "%mul_ln717_132 = mul i13 %zext_ln717_658, i13 27"   --->   Operation 715 'mul' 'mul_ln717_132' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%mult_V_661 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_132, i32 1, i32 12"   --->   Operation 716 'partselect' 'mult_V_661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (1.48ns)   --->   "%add_ln717_184 = add i12 %zext_ln1171_502, i12 %zext_ln717_661"   --->   Operation 717 'add' 'add_ln717_184' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%mult_V_663 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_184, i32 1, i32 11"   --->   Operation 718 'partselect' 'mult_V_663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln717_670 = zext i11 %mult_V_663"   --->   Operation 719 'zext' 'zext_ln717_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln717_1016 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_503, i32 1, i32 11"   --->   Operation 720 'partselect' 'trunc_ln717_1016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (5.28ns)   --->   "%mul_ln717_133 = mul i13 %zext_ln717_658, i13 22"   --->   Operation 721 'mul' 'mul_ln717_133' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%mult_V_672 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_133, i32 1, i32 12"   --->   Operation 722 'partselect' 'mult_V_672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (1.54ns)   --->   "%sub_ln717_244 = sub i13 %zext_ln1171_501, i13 %zext_ln717_658"   --->   Operation 723 'sub' 'sub_ln717_244' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%mult_V_682 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_244, i32 1, i32 12"   --->   Operation 724 'partselect' 'mult_V_682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (1.54ns)   --->   "%sub_ln1171_507 = sub i13 %sext_ln1171_98, i13 %zext_ln717_658"   --->   Operation 725 'sub' 'sub_ln1171_507' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln717_1020 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_507, i32 1, i32 12"   --->   Operation 726 'partselect' 'trunc_ln717_1020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (1.54ns)   --->   "%sub_ln1171_508 = sub i13 %zext_ln1171_505, i13 %zext_ln1171_501"   --->   Operation 727 'sub' 'sub_ln1171_508' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln717_1023 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_508, i32 1, i32 12"   --->   Operation 728 'partselect' 'trunc_ln717_1023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (1.30ns)   --->   "%sub_ln1171_509 = sub i9 0, i9 %zext_ln717_659"   --->   Operation 729 'sub' 'sub_ln1171_509' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln717_1024 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_509, i32 1, i32 8"   --->   Operation 730 'partselect' 'trunc_ln717_1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln42_241 = sext i8 %trunc_ln717_1024" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'sext' 'sext_ln42_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (1.48ns)   --->   "%sub_ln1171_589 = sub i12 %zext_ln717_661, i12 %zext_ln1171_502"   --->   Operation 732 'sub' 'sub_ln1171_589' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln717_1025 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_589, i32 1, i32 11"   --->   Operation 733 'partselect' 'trunc_ln717_1025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln717_637 = sext i11 %trunc_ln717_1025"   --->   Operation 734 'sext' 'sext_ln717_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln717_675 = zext i12 %mult_V_695"   --->   Operation 735 'zext' 'zext_ln717_675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (1.48ns)   --->   "%sub_ln1171_510 = sub i12 %sext_ln717_625, i12 %zext_ln717_661"   --->   Operation 736 'sub' 'sub_ln1171_510' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln717_1026 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_510, i32 1, i32 11"   --->   Operation 737 'partselect' 'trunc_ln717_1026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (1.36ns)   --->   "%sub_ln1171_511 = sub i10 0, i10 %zext_ln1171_503"   --->   Operation 738 'sub' 'sub_ln1171_511' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln717_1027 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_511, i32 1, i32 9"   --->   Operation 739 'partselect' 'trunc_ln717_1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1171_337 = sext i9 %trunc_ln717_1027"   --->   Operation 740 'sext' 'sext_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln1171_507 = zext i8 %p_read_155"   --->   Operation 741 'zext' 'zext_ln1171_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln1171_508 = zext i8 %p_read_155"   --->   Operation 742 'zext' 'zext_ln1171_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln1171_509 = zext i8 %p_read_155"   --->   Operation 743 'zext' 'zext_ln1171_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln1171_510 = zext i8 %p_read_155"   --->   Operation 744 'zext' 'zext_ln1171_510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%shl_ln717_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_155, i4 0"   --->   Operation 745 'bitconcatenate' 'shl_ln717_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln717_676 = zext i12 %shl_ln717_68"   --->   Operation 746 'zext' 'zext_ln717_676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (1.54ns)   --->   "%add_ln717_185 = add i13 %zext_ln717_676, i13 %zext_ln1171_509"   --->   Operation 747 'add' 'add_ln717_185' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%mult_V_704 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_185, i32 1, i32 12"   --->   Operation 748 'partselect' 'mult_V_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%shl_ln717_69 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_155, i3 0"   --->   Operation 749 'bitconcatenate' 'shl_ln717_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln717_678 = zext i11 %shl_ln717_69"   --->   Operation 750 'zext' 'zext_ln717_678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%mult_V_744 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_155, i1 0"   --->   Operation 751 'bitconcatenate' 'mult_V_744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln717_679 = zext i9 %mult_V_744"   --->   Operation 752 'zext' 'zext_ln717_679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (1.48ns)   --->   "%add_ln717_186 = add i12 %zext_ln717_678, i12 %zext_ln717_679"   --->   Operation 753 'add' 'add_ln717_186' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%mult_V_705 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_186, i32 1, i32 11"   --->   Operation 754 'partselect' 'mult_V_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln717_680 = zext i11 %mult_V_705"   --->   Operation 755 'zext' 'zext_ln717_680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%mult_V_721 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_155, i2 0"   --->   Operation 756 'bitconcatenate' 'mult_V_721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln1171_511 = zext i10 %mult_V_721"   --->   Operation 757 'zext' 'zext_ln1171_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (1.41ns)   --->   "%sub_ln1171_590 = sub i11 %zext_ln1171_510, i11 %zext_ln1171_511"   --->   Operation 758 'sub' 'sub_ln1171_590' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln717_1028 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_590, i32 1, i32 10"   --->   Operation 759 'partselect' 'trunc_ln717_1028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (5.28ns)   --->   "%mul_ln1171_88 = mul i13 %zext_ln1171_509, i13 8181"   --->   Operation 760 'mul' 'mul_ln1171_88' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln717_1029 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_88, i32 1, i32 12"   --->   Operation 761 'partselect' 'trunc_ln717_1029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (5.28ns)   --->   "%mul_ln717_135 = mul i13 %zext_ln1171_509, i13 26"   --->   Operation 762 'mul' 'mul_ln717_135' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%mult_V_715 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_135, i32 1, i32 12"   --->   Operation 763 'partselect' 'mult_V_715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (1.48ns)   --->   "%sub_ln1171_512 = sub i12 0, i12 %zext_ln717_678"   --->   Operation 764 'sub' 'sub_ln1171_512' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln717_639 = sext i12 %sub_ln1171_512"   --->   Operation 765 'sext' 'sext_ln717_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln717_1030 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_512, i32 1, i32 11"   --->   Operation 766 'partselect' 'trunc_ln717_1030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln1171_512 = zext i10 %mult_V_721"   --->   Operation 767 'zext' 'zext_ln1171_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln1171_513 = zext i10 %mult_V_721"   --->   Operation 768 'zext' 'zext_ln1171_513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (1.41ns)   --->   "%sub_ln1171_513 = sub i11 0, i11 %zext_ln1171_511"   --->   Operation 769 'sub' 'sub_ln1171_513' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1171_99 = sext i11 %sub_ln1171_513"   --->   Operation 770 'sext' 'sext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (1.48ns)   --->   "%sub_ln1171_514 = sub i12 %sext_ln1171_99, i12 %zext_ln1171_508"   --->   Operation 771 'sub' 'sub_ln1171_514' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln717_1031 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_514, i32 1, i32 11"   --->   Operation 772 'partselect' 'trunc_ln717_1031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (1.54ns)   --->   "%sub_ln1171_515 = sub i13 %zext_ln1171_513, i13 %zext_ln717_676"   --->   Operation 773 'sub' 'sub_ln1171_515' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln717_1032 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_515, i32 1, i32 12"   --->   Operation 774 'partselect' 'trunc_ln717_1032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (1.41ns)   --->   "%add_ln717_187 = add i11 %zext_ln1171_511, i11 %zext_ln1171_510"   --->   Operation 775 'add' 'add_ln717_187' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%mult_V_726 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_187, i32 1, i32 10"   --->   Operation 776 'partselect' 'mult_V_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (5.28ns)   --->   "%mul_ln1171_89 = mul i14 %zext_ln1171_507, i14 16358"   --->   Operation 777 'mul' 'mul_ln1171_89' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln717_1033 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_89, i32 1, i32 13"   --->   Operation 778 'partselect' 'trunc_ln717_1033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln1171_514 = zext i9 %mult_V_744"   --->   Operation 779 'zext' 'zext_ln1171_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (1.48ns)   --->   "%sub_ln1171_516 = sub i12 %zext_ln717_679, i12 %zext_ln717_678"   --->   Operation 780 'sub' 'sub_ln1171_516' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln717_1034 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_516, i32 1, i32 11"   --->   Operation 781 'partselect' 'trunc_ln717_1034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1171_342 = sext i11 %trunc_ln717_1034"   --->   Operation 782 'sext' 'sext_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (1.54ns)   --->   "%sub_ln1171_517 = sub i13 %sext_ln717_639, i13 %zext_ln1171_509"   --->   Operation 783 'sub' 'sub_ln1171_517' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln717_1035 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_517, i32 1, i32 12"   --->   Operation 784 'partselect' 'trunc_ln717_1035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (1.48ns)   --->   "%sub_ln717_246 = sub i12 %zext_ln717_678, i12 %zext_ln1171_508"   --->   Operation 785 'sub' 'sub_ln717_246' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%mult_V_750 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_246, i32 1, i32 11"   --->   Operation 786 'partselect' 'mult_V_750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (1.54ns)   --->   "%sub_ln717_247 = sub i13 %zext_ln717_676, i13 %zext_ln1171_513"   --->   Operation 787 'sub' 'sub_ln717_247' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%mult_V_752 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_247, i32 1, i32 12"   --->   Operation 788 'partselect' 'mult_V_752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (1.54ns)   --->   "%sub_ln1171_518 = sub i13 0, i13 %zext_ln717_676"   --->   Operation 789 'sub' 'sub_ln1171_518' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln1171_100 = sext i13 %sub_ln1171_518"   --->   Operation 790 'sext' 'sext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (1.53ns)   --->   "%sub_ln1171_519 = sub i14 %sext_ln1171_100, i14 %zext_ln1171_512"   --->   Operation 791 'sub' 'sub_ln1171_519' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln717_1038 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_519, i32 1, i32 13"   --->   Operation 792 'partselect' 'trunc_ln717_1038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (1.54ns)   --->   "%sub_ln1171_591 = sub i13 %zext_ln1171_509, i13 %zext_ln717_676"   --->   Operation 793 'sub' 'sub_ln1171_591' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln717_1039 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_591, i32 1, i32 12"   --->   Operation 794 'partselect' 'trunc_ln717_1039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (5.28ns)   --->   "%mul_ln717_136 = mul i13 %zext_ln1171_509, i13 21"   --->   Operation 795 'mul' 'mul_ln717_136' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%mult_V_760 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_136, i32 1, i32 12"   --->   Operation 796 'partselect' 'mult_V_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (1.48ns)   --->   "%sub_ln1171_592 = sub i12 %zext_ln1171_508, i12 %zext_ln717_678"   --->   Operation 797 'sub' 'sub_ln1171_592' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln717_1040 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_592, i32 1, i32 11"   --->   Operation 798 'partselect' 'trunc_ln717_1040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (1.54ns)   --->   "%sub_ln1171_520 = sub i13 %sext_ln717_639, i13 %zext_ln1171_514"   --->   Operation 799 'sub' 'sub_ln1171_520' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln717_1041 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_520, i32 1, i32 12"   --->   Operation 800 'partselect' 'trunc_ln717_1041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (1.41ns)   --->   "%sub_ln717_248 = sub i11 %zext_ln1171_511, i11 %zext_ln1171_510"   --->   Operation 801 'sub' 'sub_ln717_248' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln717_1042 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_248, i32 1, i32 10"   --->   Operation 802 'partselect' 'trunc_ln717_1042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%shl_ln1171_59 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_155, i5 0"   --->   Operation 803 'bitconcatenate' 'shl_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln1171_515 = zext i13 %shl_ln1171_59"   --->   Operation 804 'zext' 'zext_ln1171_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (1.53ns)   --->   "%sub_ln1171_521 = sub i14 %zext_ln1171_512, i14 %zext_ln1171_515"   --->   Operation 805 'sub' 'sub_ln1171_521' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln717_1043 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_521, i32 1, i32 13"   --->   Operation 806 'partselect' 'trunc_ln717_1043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln1171_517 = zext i8 %p_read_154"   --->   Operation 807 'zext' 'zext_ln1171_517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln1171_518 = zext i8 %p_read_154"   --->   Operation 808 'zext' 'zext_ln1171_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln1171_520 = zext i8 %p_read_154"   --->   Operation 809 'zext' 'zext_ln1171_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (5.28ns)   --->   "%mul_ln1171_90 = mul i14 %zext_ln1171_520, i14 16365"   --->   Operation 810 'mul' 'mul_ln1171_90' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln717_1044 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_90, i32 1, i32 13"   --->   Operation 811 'partselect' 'trunc_ln717_1044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%mult_V_769 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_154, i2 0"   --->   Operation 812 'bitconcatenate' 'mult_V_769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln717_685 = zext i10 %mult_V_769"   --->   Operation 813 'zext' 'zext_ln717_685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln42_368 = zext i10 %mult_V_769" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 814 'zext' 'zext_ln42_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln717_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_154, i4 0"   --->   Operation 815 'bitconcatenate' 'shl_ln717_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln717_686 = zext i12 %shl_ln717_70"   --->   Operation 816 'zext' 'zext_ln717_686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (1.54ns)   --->   "%add_ln717_188 = add i13 %zext_ln717_686, i13 %zext_ln717_685"   --->   Operation 817 'add' 'add_ln717_188' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%mult_V_770 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_188, i32 1, i32 12"   --->   Operation 818 'partselect' 'mult_V_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%mult_V_771 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_154, i1 0"   --->   Operation 819 'bitconcatenate' 'mult_V_771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln717_688 = zext i9 %mult_V_771"   --->   Operation 820 'zext' 'zext_ln717_688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln717_689 = zext i9 %mult_V_771"   --->   Operation 821 'zext' 'zext_ln717_689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln42_369 = zext i9 %mult_V_771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 822 'zext' 'zext_ln42_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln42_370 = zext i9 %mult_V_771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 823 'zext' 'zext_ln42_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (1.54ns)   --->   "%sub_ln717_249 = sub i13 %zext_ln717_686, i13 %zext_ln1171_519"   --->   Operation 824 'sub' 'sub_ln717_249' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%mult_V_772 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_249, i32 1, i32 12"   --->   Operation 825 'partselect' 'mult_V_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (5.28ns)   --->   "%mul_ln717_137 = mul i13 %zext_ln1171_519, i13 21"   --->   Operation 826 'mul' 'mul_ln717_137' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%mult_V_773 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_137, i32 1, i32 12"   --->   Operation 827 'partselect' 'mult_V_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln717_692 = zext i12 %mult_V_774"   --->   Operation 828 'zext' 'zext_ln717_692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln717_693 = zext i12 %mult_V_775"   --->   Operation 829 'zext' 'zext_ln717_693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (1.54ns)   --->   "%sub_ln1171_593 = sub i13 %zext_ln1171_519, i13 %zext_ln717_686"   --->   Operation 830 'sub' 'sub_ln1171_593' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln717_1046 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_593, i32 1, i32 12"   --->   Operation 831 'partselect' 'trunc_ln717_1046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (1.54ns)   --->   "%sub_ln717_250 = sub i13 %zext_ln717_686, i13 %zext_ln717_685"   --->   Operation 832 'sub' 'sub_ln717_250' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%mult_V_780 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_250, i32 1, i32 12"   --->   Operation 833 'partselect' 'mult_V_780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln1171_60 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_154, i3 0"   --->   Operation 834 'bitconcatenate' 'shl_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln1171_521 = zext i11 %shl_ln1171_60"   --->   Operation 835 'zext' 'zext_ln1171_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (1.48ns)   --->   "%sub_ln1171_522 = sub i12 0, i12 %zext_ln1171_521"   --->   Operation 836 'sub' 'sub_ln1171_522' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln717_651 = sext i12 %sub_ln1171_522"   --->   Operation 837 'sext' 'sext_ln717_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln717_1048 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_522, i32 1, i32 11"   --->   Operation 838 'partselect' 'trunc_ln717_1048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (1.54ns)   --->   "%sub_ln717_251 = sub i13 %zext_ln717_686, i13 %zext_ln717_689"   --->   Operation 839 'sub' 'sub_ln717_251' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%mult_V_783 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_251, i32 1, i32 12"   --->   Operation 840 'partselect' 'mult_V_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (1.30ns)   --->   "%sub_ln1171_523 = sub i9 0, i9 %zext_ln1171_517"   --->   Operation 841 'sub' 'sub_ln1171_523' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln717_1050 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_523, i32 1, i32 8"   --->   Operation 842 'partselect' 'trunc_ln717_1050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln1171_345 = sext i8 %trunc_ln717_1050"   --->   Operation 843 'sext' 'sext_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln1171_346 = sext i8 %trunc_ln717_1050"   --->   Operation 844 'sext' 'sext_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (1.54ns)   --->   "%sub_ln1171_524 = sub i13 0, i13 %zext_ln717_686"   --->   Operation 845 'sub' 'sub_ln1171_524' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln717_1051 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_524, i32 1, i32 12"   --->   Operation 846 'partselect' 'trunc_ln717_1051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (1.48ns)   --->   "%add_ln717_189 = add i12 %zext_ln1171_521, i12 %zext_ln717_688"   --->   Operation 847 'add' 'add_ln717_189' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%mult_V_787 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_189, i32 1, i32 11"   --->   Operation 848 'partselect' 'mult_V_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (1.48ns)   --->   "%sub_ln1171_594 = sub i12 %zext_ln1171_516, i12 %zext_ln1171_521"   --->   Operation 849 'sub' 'sub_ln1171_594' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln717_1052 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_594, i32 1, i32 11"   --->   Operation 850 'partselect' 'trunc_ln717_1052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln42_249 = sext i11 %trunc_ln717_1052" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'sext' 'sext_ln42_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (1.54ns)   --->   "%add_ln717_190 = add i13 %zext_ln717_686, i13 %zext_ln717_689"   --->   Operation 852 'add' 'add_ln717_190' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%mult_V_791 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_190, i32 1, i32 12"   --->   Operation 853 'partselect' 'mult_V_791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln717_696 = zext i12 %mult_V_791"   --->   Operation 854 'zext' 'zext_ln717_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (5.28ns)   --->   "%mul_ln717_140 = mul i13 %zext_ln1171_519, i13 22"   --->   Operation 855 'mul' 'mul_ln717_140' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%mult_V_797 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_140, i32 1, i32 12"   --->   Operation 856 'partselect' 'mult_V_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (5.28ns)   --->   "%mul_ln717_141 = mul i13 %zext_ln1171_519, i13 25"   --->   Operation 857 'mul' 'mul_ln717_141' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%mult_V_800 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_141, i32 1, i32 12"   --->   Operation 858 'partselect' 'mult_V_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (1.54ns)   --->   "%sub_ln1171_525 = sub i13 %sext_ln717_651, i13 %zext_ln1171_519"   --->   Operation 859 'sub' 'sub_ln1171_525' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln717_1053 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_525, i32 1, i32 12"   --->   Operation 860 'partselect' 'trunc_ln717_1053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (1.48ns)   --->   "%add_ln717_191 = add i12 %zext_ln1171_521, i12 %zext_ln1171_516"   --->   Operation 861 'add' 'add_ln717_191' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%mult_V_806 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_191, i32 1, i32 11"   --->   Operation 862 'partselect' 'mult_V_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln42_373 = zext i11 %mult_V_806" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 863 'zext' 'zext_ln42_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln1171_522 = zext i10 %mult_V_769"   --->   Operation 864 'zext' 'zext_ln1171_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (1.41ns)   --->   "%sub_ln1171_526 = sub i11 0, i11 %zext_ln1171_522"   --->   Operation 865 'sub' 'sub_ln1171_526' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln1171_101 = sext i11 %sub_ln1171_526"   --->   Operation 866 'sext' 'sext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (1.48ns)   --->   "%sub_ln1171_527 = sub i12 %sext_ln1171_101, i12 %zext_ln1171_516"   --->   Operation 867 'sub' 'sub_ln1171_527' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln717_1054 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_527, i32 1, i32 11"   --->   Operation 868 'partselect' 'trunc_ln717_1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (1.48ns)   --->   "%sub_ln717_252 = sub i12 %zext_ln1171_521, i12 %zext_ln717_688"   --->   Operation 869 'sub' 'sub_ln717_252' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%mult_V_810 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_252, i32 1, i32 11"   --->   Operation 870 'partselect' 'mult_V_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (1.41ns)   --->   "%sub_ln1171_595 = sub i11 %zext_ln1171_518, i11 %zext_ln1171_522"   --->   Operation 871 'sub' 'sub_ln1171_595' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln717_1056 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_595, i32 1, i32 10"   --->   Operation 872 'partselect' 'trunc_ln717_1056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln42_250 = sext i10 %trunc_ln717_1056" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'sext' 'sext_ln42_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (5.28ns)   --->   "%mul_ln1171_91 = mul i14 %zext_ln1171_520, i14 16362"   --->   Operation 874 'mul' 'mul_ln1171_91' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln717_1057 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_91, i32 1, i32 13"   --->   Operation 875 'partselect' 'trunc_ln717_1057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln42_374 = zext i11 %mult_V_817" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 876 'zext' 'zext_ln42_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (1.54ns)   --->   "%sub_ln1171_528 = sub i13 %zext_ln717_689, i13 %zext_ln717_686"   --->   Operation 877 'sub' 'sub_ln1171_528' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln717_1058 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_528, i32 1, i32 12"   --->   Operation 878 'partselect' 'trunc_ln717_1058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln1171_348 = sext i12 %trunc_ln717_1059"   --->   Operation 879 'sext' 'sext_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (5.28ns)   --->   "%mul_ln1171_93 = mul i14 %zext_ln1171_520, i14 16361"   --->   Operation 880 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln717_1060 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_93, i32 1, i32 13"   --->   Operation 881 'partselect' 'trunc_ln717_1060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (1.54ns)   --->   "%add_ln717_192 = add i13 %zext_ln717_686, i13 %zext_ln1171_519"   --->   Operation 882 'add' 'add_ln717_192' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%mult_V_831 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_192, i32 1, i32 12"   --->   Operation 883 'partselect' 'mult_V_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln1171_523 = zext i8 %p_read_153"   --->   Operation 884 'zext' 'zext_ln1171_523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln1171_524 = zext i8 %p_read_153"   --->   Operation 885 'zext' 'zext_ln1171_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln1171_525 = zext i8 %p_read_153"   --->   Operation 886 'zext' 'zext_ln1171_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln1171_526 = zext i8 %p_read_153"   --->   Operation 887 'zext' 'zext_ln1171_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%mult_V_1022 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_153, i3 0"   --->   Operation 888 'bitconcatenate' 'mult_V_1022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln1171_527 = zext i11 %mult_V_1022"   --->   Operation 889 'zext' 'zext_ln1171_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln1171_528 = zext i11 %mult_V_1022"   --->   Operation 890 'zext' 'zext_ln1171_528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%mult_V_985 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_153, i1 0"   --->   Operation 891 'bitconcatenate' 'mult_V_985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln1171_529 = zext i9 %mult_V_985"   --->   Operation 892 'zext' 'zext_ln1171_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln1171_530 = zext i9 %mult_V_985"   --->   Operation 893 'zext' 'zext_ln1171_530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (1.48ns)   --->   "%sub_ln1171_529 = sub i12 %zext_ln1171_530, i12 %zext_ln1171_528"   --->   Operation 894 'sub' 'sub_ln1171_529' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln717_1061 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_529, i32 1, i32 11"   --->   Operation 895 'partselect' 'trunc_ln717_1061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%shl_ln1171_61 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_153, i4 0"   --->   Operation 896 'bitconcatenate' 'shl_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln1171_531 = zext i12 %shl_ln1171_61"   --->   Operation 897 'zext' 'zext_ln1171_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (1.54ns)   --->   "%sub_ln1171_530 = sub i13 0, i13 %zext_ln1171_531"   --->   Operation 898 'sub' 'sub_ln1171_530' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln1171_102 = sext i13 %sub_ln1171_530"   --->   Operation 899 'sext' 'sext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (1.53ns)   --->   "%sub_ln1171_531 = sub i14 %sext_ln1171_102, i14 %zext_ln1171_524"   --->   Operation 900 'sub' 'sub_ln1171_531' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln717_1062 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_531, i32 1, i32 13"   --->   Operation 901 'partselect' 'trunc_ln717_1062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (1.54ns)   --->   "%sub_ln1171_532 = sub i13 %zext_ln1171_529, i13 %zext_ln1171_531"   --->   Operation 902 'sub' 'sub_ln1171_532' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln717_1063 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_532, i32 1, i32 12"   --->   Operation 903 'partselect' 'trunc_ln717_1063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln717_659 = sext i12 %trunc_ln717_1063"   --->   Operation 904 'sext' 'sext_ln717_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (5.28ns)   --->   "%mul_ln717_144 = mul i13 %zext_ln1171_523, i13 22"   --->   Operation 905 'mul' 'mul_ln717_144' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%mult_V_964 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_144, i32 1, i32 12"   --->   Operation 906 'partselect' 'mult_V_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.00ns)   --->   "%mult_V_1004 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_153, i2 0"   --->   Operation 907 'bitconcatenate' 'mult_V_1004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln717_699 = zext i10 %mult_V_1004"   --->   Operation 908 'zext' 'zext_ln717_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln717_700 = zext i10 %mult_V_1004"   --->   Operation 909 'zext' 'zext_ln717_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (1.54ns)   --->   "%sub_ln717_253 = sub i13 %zext_ln1171_531, i13 %zext_ln717_700"   --->   Operation 910 'sub' 'sub_ln717_253' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%mult_V_965 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_253, i32 1, i32 12"   --->   Operation 911 'partselect' 'mult_V_965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (1.41ns)   --->   "%sub_ln717_254 = sub i11 %zext_ln717_699, i11 %zext_ln1171_526"   --->   Operation 912 'sub' 'sub_ln717_254' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.00ns)   --->   "%mult_V_966 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_254, i32 1, i32 10"   --->   Operation 913 'partselect' 'mult_V_966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (5.28ns)   --->   "%mul_ln717_145 = mul i13 %zext_ln1171_523, i13 21"   --->   Operation 914 'mul' 'mul_ln717_145' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%mult_V_967 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_145, i32 1, i32 12"   --->   Operation 915 'partselect' 'mult_V_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (5.28ns)   --->   "%mul_ln717_146 = mul i12 %zext_ln1171_525, i12 13"   --->   Operation 916 'mul' 'mul_ln717_146' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%mult_V_970 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_146, i32 1, i32 11"   --->   Operation 917 'partselect' 'mult_V_970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (1.54ns)   --->   "%add_ln717_193 = add i13 %zext_ln1171_531, i13 %zext_ln1171_523"   --->   Operation 918 'add' 'add_ln717_193' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%mult_V_972 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_193, i32 1, i32 12"   --->   Operation 919 'partselect' 'mult_V_972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln717_703 = zext i12 %mult_V_972"   --->   Operation 920 'zext' 'zext_ln717_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln717_1067 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_530, i32 1, i32 12"   --->   Operation 921 'partselect' 'trunc_ln717_1067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (5.28ns)   --->   "%mul_ln717_147 = mul i13 %zext_ln1171_523, i13 25"   --->   Operation 922 'mul' 'mul_ln717_147' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%mult_V_976 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_147, i32 1, i32 12"   --->   Operation 923 'partselect' 'mult_V_976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (5.28ns)   --->   "%mul_ln1171_95 = mul i13 %zext_ln1171_523, i13 8179"   --->   Operation 924 'mul' 'mul_ln1171_95' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln717_1068 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_95, i32 1, i32 12"   --->   Operation 925 'partselect' 'trunc_ln717_1068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (1.54ns)   --->   "%sub_ln717_255 = sub i13 %zext_ln1171_531, i13 %zext_ln1171_529"   --->   Operation 926 'sub' 'sub_ln717_255' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%mult_V_981 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_255, i32 1, i32 12"   --->   Operation 927 'partselect' 'mult_V_981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln717_665 = sext i12 %mult_V_981"   --->   Operation 928 'sext' 'sext_ln717_665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln717_705 = zext i14 %sext_ln717_665"   --->   Operation 929 'zext' 'zext_ln717_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (5.28ns)   --->   "%mul_ln1171_97 = mul i14 %zext_ln1171_524, i14 16359"   --->   Operation 930 'mul' 'mul_ln1171_97' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln717_1071 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_97, i32 1, i32 13"   --->   Operation 931 'partselect' 'trunc_ln717_1071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (1.54ns)   --->   "%sub_ln1171_596 = sub i13 %zext_ln1171_523, i13 %zext_ln1171_531"   --->   Operation 932 'sub' 'sub_ln1171_596' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln717_1072 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_596, i32 1, i32 12"   --->   Operation 933 'partselect' 'trunc_ln717_1072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (5.28ns)   --->   "%mul_ln717_148 = mul i13 %zext_ln1171_523, i13 26"   --->   Operation 934 'mul' 'mul_ln717_148' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln42_49 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_148, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 935 'partselect' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (1.48ns)   --->   "%sub_ln1171_533 = sub i12 0, i12 %zext_ln1171_528"   --->   Operation 936 'sub' 'sub_ln1171_533' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln1171_103 = sext i12 %sub_ln1171_533"   --->   Operation 937 'sext' 'sext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (1.54ns)   --->   "%sub_ln1171_534 = sub i13 %sext_ln1171_103, i13 %zext_ln1171_523"   --->   Operation 938 'sub' 'sub_ln1171_534' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln717_1074 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_534, i32 1, i32 12"   --->   Operation 939 'partselect' 'trunc_ln717_1074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 940 [1/1] (1.54ns)   --->   "%add_ln717_194 = add i13 %zext_ln1171_531, i13 %zext_ln717_700"   --->   Operation 940 'add' 'add_ln717_194' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln42_50 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_194, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 941 'partselect' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 942 [1/1] (1.41ns)   --->   "%add_ln717_195 = add i11 %zext_ln717_699, i11 %zext_ln1171_526"   --->   Operation 942 'add' 'add_ln717_195' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%mult_V_1000 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_195, i32 1, i32 10"   --->   Operation 943 'partselect' 'mult_V_1000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln42_382 = zext i10 %mult_V_1000" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 944 'zext' 'zext_ln42_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%shl_ln1171_62 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_153, i5 0"   --->   Operation 945 'bitconcatenate' 'shl_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln1171_532 = zext i13 %shl_ln1171_62"   --->   Operation 946 'zext' 'zext_ln1171_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (1.53ns)   --->   "%sub_ln1171_535 = sub i14 %zext_ln1171_527, i14 %zext_ln1171_532"   --->   Operation 947 'sub' 'sub_ln1171_535' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln717_1075 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_535, i32 1, i32 13"   --->   Operation 948 'partselect' 'trunc_ln717_1075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (1.53ns)   --->   "%sub_ln717_256 = sub i14 %zext_ln1171_532, i14 %zext_ln1171_527"   --->   Operation 949 'sub' 'sub_ln717_256' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%mult_V_1012 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_256, i32 1, i32 13"   --->   Operation 950 'partselect' 'mult_V_1012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln717_667 = sext i13 %mult_V_1012"   --->   Operation 951 'sext' 'sext_ln717_667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln717_706 = zext i14 %sext_ln717_667"   --->   Operation 952 'zext' 'zext_ln717_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (1.41ns)   --->   "%sub_ln1171_597 = sub i11 %zext_ln1171_526, i11 %zext_ln717_699"   --->   Operation 953 'sub' 'sub_ln1171_597' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln717_1077 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_597, i32 1, i32 10"   --->   Operation 954 'partselect' 'trunc_ln717_1077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln717_669 = sext i10 %trunc_ln717_1077"   --->   Operation 955 'sext' 'sext_ln717_669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln717_1078 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_533, i32 1, i32 11"   --->   Operation 956 'partselect' 'trunc_ln717_1078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (1.54ns)   --->   "%sub_ln717_257 = sub i13 %zext_ln1171_531, i13 %zext_ln1171_523"   --->   Operation 957 'sub' 'sub_ln717_257' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%mult_V_1016 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_257, i32 1, i32 12"   --->   Operation 958 'partselect' 'mult_V_1016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (5.28ns)   --->   "%mul_ln717_149 = mul i12 %zext_ln1171_525, i12 11"   --->   Operation 959 'mul' 'mul_ln717_149' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%mult_V_1019 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_149, i32 1, i32 11"   --->   Operation 960 'partselect' 'mult_V_1019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln42_384 = zext i11 %mult_V_1022" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 961 'zext' 'zext_ln42_384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln1171_533 = zext i8 %p_read_152"   --->   Operation 962 'zext' 'zext_ln1171_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln1171_534 = zext i8 %p_read_152"   --->   Operation 963 'zext' 'zext_ln1171_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln1171_537 = zext i8 %p_read_152"   --->   Operation 964 'zext' 'zext_ln1171_537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%shl_ln717_71 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_152, i5 0"   --->   Operation 965 'bitconcatenate' 'shl_ln717_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln717_708 = zext i13 %shl_ln717_71"   --->   Operation 966 'zext' 'zext_ln717_708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln717_710 = zext i11 %shl_ln717_72"   --->   Operation 967 'zext' 'zext_ln717_710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (1.53ns)   --->   "%sub_ln717_258 = sub i14 %zext_ln717_708, i14 %zext_ln717_710"   --->   Operation 968 'sub' 'sub_ln717_258' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%mult_V_1024 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_258, i32 1, i32 13"   --->   Operation 969 'partselect' 'mult_V_1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln717_713 = zext i9 %shl_ln717_73"   --->   Operation 970 'zext' 'zext_ln717_713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln717_714 = zext i9 %shl_ln717_73"   --->   Operation 971 'zext' 'zext_ln717_714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (1.53ns)   --->   "%sub_ln717_259 = sub i14 %zext_ln717_708, i14 %zext_ln717_714"   --->   Operation 972 'sub' 'sub_ln717_259' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%mult_V_1027 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_259, i32 1, i32 13"   --->   Operation 973 'partselect' 'mult_V_1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln717_672 = sext i13 %mult_V_1027"   --->   Operation 974 'sext' 'sext_ln717_672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln717_715 = zext i14 %sext_ln717_672"   --->   Operation 975 'zext' 'zext_ln717_715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (5.28ns)   --->   "%mul_ln717_150 = mul i12 %zext_ln1171_536, i12 13"   --->   Operation 976 'mul' 'mul_ln717_150' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%mult_V_1029 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_150, i32 1, i32 11"   --->   Operation 977 'partselect' 'mult_V_1029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%shl_ln717_74 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_152, i2 0"   --->   Operation 978 'bitconcatenate' 'shl_ln717_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln717_716 = zext i10 %shl_ln717_74"   --->   Operation 979 'zext' 'zext_ln717_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (1.41ns)   --->   "%sub_ln717_260 = sub i11 %zext_ln717_716, i11 %zext_ln1171_533"   --->   Operation 980 'sub' 'sub_ln717_260' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%mult_V_1030 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_260, i32 1, i32 10"   --->   Operation 981 'partselect' 'mult_V_1030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (5.28ns)   --->   "%mul_ln1171_99 = mul i14 %zext_ln1171_537, i14 16362"   --->   Operation 982 'mul' 'mul_ln1171_99' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln717_1083 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_99, i32 1, i32 13"   --->   Operation 983 'partselect' 'trunc_ln717_1083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%shl_ln1171_63 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_152, i4 0"   --->   Operation 984 'bitconcatenate' 'shl_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln1171_538 = zext i12 %shl_ln1171_63"   --->   Operation 985 'zext' 'zext_ln1171_538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (1.54ns)   --->   "%sub_ln1171_536 = sub i13 0, i13 %zext_ln1171_538"   --->   Operation 986 'sub' 'sub_ln1171_536' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln717_674 = sext i13 %sub_ln1171_536"   --->   Operation 987 'sext' 'sext_ln717_674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln717_1084 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_536, i32 1, i32 12"   --->   Operation 988 'partselect' 'trunc_ln717_1084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (1.54ns)   --->   "%sub_ln1171_537 = sub i13 %zext_ln717_713, i13 %zext_ln1171_538"   --->   Operation 989 'sub' 'sub_ln1171_537' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln717_1085 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_537, i32 1, i32 12"   --->   Operation 990 'partselect' 'trunc_ln717_1085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (5.28ns)   --->   "%mul_ln717_151 = mul i13 %zext_ln1171_534, i13 26"   --->   Operation 991 'mul' 'mul_ln717_151' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%mult_V_1035 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_151, i32 1, i32 12"   --->   Operation 992 'partselect' 'mult_V_1035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (5.28ns)   --->   "%mul_ln1171_100 = mul i14 %zext_ln1171_537, i14 16357"   --->   Operation 993 'mul' 'mul_ln1171_100' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln717_1086 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_100, i32 1, i32 13"   --->   Operation 994 'partselect' 'trunc_ln717_1086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln42_388 = zext i11 %mult_V_1039" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 995 'zext' 'zext_ln42_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln1171_540 = zext i10 %shl_ln717_74"   --->   Operation 996 'zext' 'zext_ln1171_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (1.53ns)   --->   "%sub_ln1171_538 = sub i14 %zext_ln1171_540, i14 %zext_ln717_708"   --->   Operation 997 'sub' 'sub_ln1171_538' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln717_1087 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_538, i32 1, i32 13"   --->   Operation 998 'partselect' 'trunc_ln717_1087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln42_258 = sext i13 %trunc_ln717_1087" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 999 'sext' 'sext_ln42_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (1.53ns)   --->   "%sub_ln1171_539 = sub i14 %zext_ln717_710, i14 %zext_ln717_708"   --->   Operation 1000 'sub' 'sub_ln1171_539' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln717_1088 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_539, i32 1, i32 13"   --->   Operation 1001 'partselect' 'trunc_ln717_1088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (1.48ns)   --->   "%add_ln717_196 = add i12 %zext_ln717_709, i12 %zext_ln1171_536"   --->   Operation 1002 'add' 'add_ln717_196' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%mult_V_1044 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_196, i32 1, i32 11"   --->   Operation 1003 'partselect' 'mult_V_1044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (5.28ns)   --->   "%mul_ln717_153 = mul i13 %zext_ln1171_534, i13 22"   --->   Operation 1004 'mul' 'mul_ln717_153' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln42_51 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_153, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1005 'partselect' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (5.28ns)   --->   "%mul_ln717_154 = mul i13 %zext_ln1171_534, i13 21"   --->   Operation 1006 'mul' 'mul_ln717_154' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%mult_V_1049 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_154, i32 1, i32 12"   --->   Operation 1007 'partselect' 'mult_V_1049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (1.54ns)   --->   "%add_ln717_197 = add i13 %zext_ln1171_538, i13 %zext_ln717_713"   --->   Operation 1008 'add' 'add_ln717_197' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln42_52 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_197, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1009 'partselect' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (1.41ns)   --->   "%sub_ln1171_540 = sub i11 0, i11 %zext_ln717_716"   --->   Operation 1010 'sub' 'sub_ln1171_540' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln1171_104 = sext i11 %sub_ln1171_540"   --->   Operation 1011 'sext' 'sext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (1.48ns)   --->   "%sub_ln1171_541 = sub i12 %sext_ln1171_104, i12 %zext_ln1171_536"   --->   Operation 1012 'sub' 'sub_ln1171_541' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln717_1089 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_541, i32 1, i32 11"   --->   Operation 1013 'partselect' 'trunc_ln717_1089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (1.54ns)   --->   "%sub_ln717_261 = sub i13 %zext_ln1171_538, i13 %zext_ln717_713"   --->   Operation 1014 'sub' 'sub_ln717_261' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln717_1092 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_261, i32 1, i32 12"   --->   Operation 1015 'partselect' 'trunc_ln717_1092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (5.28ns)   --->   "%mul_ln717_155 = mul i13 %zext_ln1171_534, i13 19"   --->   Operation 1016 'mul' 'mul_ln717_155' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln42_53 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_155, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1017 'partselect' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (1.48ns)   --->   "%sub_ln717_262 = sub i12 %zext_ln717_709, i12 %zext_ln1171_536"   --->   Operation 1018 'sub' 'sub_ln717_262' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1019 [1/1] (0.00ns)   --->   "%mult_V_1068 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_262, i32 1, i32 11"   --->   Operation 1019 'partselect' 'mult_V_1068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1020 [1/1] (5.28ns)   --->   "%mul_ln1171_101 = mul i14 %zext_ln1171_537, i14 16361"   --->   Operation 1020 'mul' 'mul_ln1171_101' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln717_1094 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_101, i32 1, i32 13"   --->   Operation 1021 'partselect' 'trunc_ln717_1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (1.41ns)   --->   "%add_ln717_198 = add i11 %zext_ln717_716, i11 %zext_ln1171_533"   --->   Operation 1022 'add' 'add_ln717_198' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%mult_V_1075 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_198, i32 1, i32 10"   --->   Operation 1023 'partselect' 'mult_V_1075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (5.28ns)   --->   "%mul_ln1171_102 = mul i14 %zext_ln1171_537, i14 16363"   --->   Operation 1024 'mul' 'mul_ln1171_102' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln717_1096 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_102, i32 1, i32 13"   --->   Operation 1025 'partselect' 'trunc_ln717_1096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (1.53ns)   --->   "%sub_ln1171_544 = sub i14 %sext_ln717_674, i14 %zext_ln1171_537"   --->   Operation 1026 'sub' 'sub_ln1171_544' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln717_1097 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_544, i32 1, i32 13"   --->   Operation 1027 'partselect' 'trunc_ln717_1097' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (5.28ns)   --->   "%mul_ln1171_103 = mul i13 %zext_ln1171_534, i13 8179"   --->   Operation 1028 'mul' 'mul_ln1171_103' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln717_1098 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_103, i32 1, i32 12"   --->   Operation 1029 'partselect' 'trunc_ln717_1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (1.48ns)   --->   "%sub_ln1171_545 = sub i12 0, i12 %zext_ln717_709"   --->   Operation 1030 'sub' 'sub_ln1171_545' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln1171_105 = sext i12 %sub_ln1171_545"   --->   Operation 1031 'sext' 'sext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1032 [1/1] (1.54ns)   --->   "%sub_ln1171_546 = sub i13 %sext_ln1171_105, i13 %zext_ln717_713"   --->   Operation 1032 'sub' 'sub_ln1171_546' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln717_1099 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_546, i32 1, i32 12"   --->   Operation 1033 'partselect' 'trunc_ln717_1099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (5.28ns)   --->   "%mul_ln1171_104 = mul i14 %zext_ln1171_537, i14 16359"   --->   Operation 1034 'mul' 'mul_ln1171_104' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln717_1100 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_104, i32 1, i32 13"   --->   Operation 1035 'partselect' 'trunc_ln717_1100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln42_391 = zext i11 %mult_V_1083" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1036 'zext' 'zext_ln42_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (1.53ns)   --->   "%sub_ln1171_547 = sub i14 %sext_ln717_674, i14 %zext_ln717_714"   --->   Operation 1037 'sub' 'sub_ln1171_547' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln717_1101 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_547, i32 1, i32 13"   --->   Operation 1038 'partselect' 'trunc_ln717_1101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln1171_541 = zext i8 %p_read_151"   --->   Operation 1039 'zext' 'zext_ln1171_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln1171_542 = zext i8 %p_read_151"   --->   Operation 1040 'zext' 'zext_ln1171_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln1171_543 = zext i8 %p_read_151"   --->   Operation 1041 'zext' 'zext_ln1171_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%shl_ln717_75 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_151, i2 0"   --->   Operation 1042 'bitconcatenate' 'shl_ln717_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln717_723 = zext i10 %shl_ln717_75"   --->   Operation 1043 'zext' 'zext_ln717_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln717_724 = zext i10 %shl_ln717_75"   --->   Operation 1044 'zext' 'zext_ln717_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln717_725 = zext i10 %shl_ln717_75"   --->   Operation 1045 'zext' 'zext_ln717_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (1.41ns)   --->   "%add_ln717_200 = add i11 %zext_ln717_725, i11 %zext_ln1171_541"   --->   Operation 1046 'add' 'add_ln717_200' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1047 [1/1] (0.00ns)   --->   "%mult_V_1088 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_200, i32 1, i32 10"   --->   Operation 1047 'partselect' 'mult_V_1088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%mult_V_1089 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_151, i3 0"   --->   Operation 1048 'bitconcatenate' 'mult_V_1089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln717_726 = zext i11 %mult_V_1089"   --->   Operation 1049 'zext' 'zext_ln717_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln717_727 = zext i11 %mult_V_1089"   --->   Operation 1050 'zext' 'zext_ln717_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln42_393 = zext i11 %mult_V_1089" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1051 'zext' 'zext_ln42_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1052 [1/1] (5.28ns)   --->   "%mul_ln717_156 = mul i13 %zext_ln1171_545, i13 19"   --->   Operation 1052 'mul' 'mul_ln717_156' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%mult_V_1090 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_156, i32 1, i32 12"   --->   Operation 1053 'partselect' 'mult_V_1090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%shl_ln1171_64 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_151, i5 0"   --->   Operation 1054 'bitconcatenate' 'shl_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln1171_546 = zext i13 %shl_ln1171_64"   --->   Operation 1055 'zext' 'zext_ln1171_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (1.53ns)   --->   "%sub_ln1171_548 = sub i14 %zext_ln717_723, i14 %zext_ln1171_546"   --->   Operation 1056 'sub' 'sub_ln1171_548' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%trunc_ln717_1102 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_548, i32 1, i32 13"   --->   Operation 1057 'partselect' 'trunc_ln717_1102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln1171_365 = sext i13 %trunc_ln717_1102"   --->   Operation 1058 'sext' 'sext_ln1171_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (1.54ns)   --->   "%sub_ln1171_549 = sub i13 %zext_ln717_724, i13 %zext_ln1171_547"   --->   Operation 1059 'sub' 'sub_ln1171_549' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln717_1103 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_549, i32 1, i32 12"   --->   Operation 1060 'partselect' 'trunc_ln717_1103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (1.54ns)   --->   "%sub_ln1171_550 = sub i13 0, i13 %zext_ln1171_547"   --->   Operation 1061 'sub' 'sub_ln1171_550' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln1171_106 = sext i13 %sub_ln1171_550"   --->   Operation 1062 'sext' 'sext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%mult_V_1124 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_151, i1 0"   --->   Operation 1063 'bitconcatenate' 'mult_V_1124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln1171_548 = zext i9 %mult_V_1124"   --->   Operation 1064 'zext' 'zext_ln1171_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1065 [1/1] (1.53ns)   --->   "%sub_ln1171_551 = sub i14 %sext_ln1171_106, i14 %zext_ln1171_548"   --->   Operation 1065 'sub' 'sub_ln1171_551' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln717_1104 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_551, i32 1, i32 13"   --->   Operation 1066 'partselect' 'trunc_ln717_1104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (1.48ns)   --->   "%sub_ln717_264 = sub i12 %zext_ln717_727, i12 %zext_ln1171_544"   --->   Operation 1067 'sub' 'sub_ln717_264' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.00ns)   --->   "%mult_V_1095 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_264, i32 1, i32 11"   --->   Operation 1068 'partselect' 'mult_V_1095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln717_686 = sext i11 %mult_V_1095"   --->   Operation 1069 'sext' 'sext_ln717_686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln717_729 = zext i14 %sext_ln717_686"   --->   Operation 1070 'zext' 'zext_ln717_729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1071 [1/1] (5.28ns)   --->   "%mul_ln1171_105 = mul i13 %zext_ln1171_545, i13 8181"   --->   Operation 1071 'mul' 'mul_ln1171_105' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln717_1106 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_105, i32 1, i32 12"   --->   Operation 1072 'partselect' 'trunc_ln717_1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1073 [1/1] (1.54ns)   --->   "%add_ln717_201 = add i13 %zext_ln1171_547, i13 %zext_ln717_724"   --->   Operation 1073 'add' 'add_ln717_201' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.00ns)   --->   "%mult_V_1099 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_201, i32 1, i32 12"   --->   Operation 1074 'partselect' 'mult_V_1099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln717_731 = zext i9 %mult_V_1124"   --->   Operation 1075 'zext' 'zext_ln717_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln717_732 = zext i9 %mult_V_1124"   --->   Operation 1076 'zext' 'zext_ln717_732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (1.48ns)   --->   "%add_ln717_202 = add i12 %zext_ln717_727, i12 %zext_ln717_732"   --->   Operation 1077 'add' 'add_ln717_202' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1078 [1/1] (0.00ns)   --->   "%mult_V_1100 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_202, i32 1, i32 11"   --->   Operation 1078 'partselect' 'mult_V_1100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln717_733 = zext i11 %mult_V_1100"   --->   Operation 1079 'zext' 'zext_ln717_733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln717_734 = zext i12 %mult_V_1103"   --->   Operation 1080 'zext' 'zext_ln717_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1081 [1/1] (5.28ns)   --->   "%mul_ln717_159 = mul i13 %zext_ln1171_545, i13 26"   --->   Operation 1081 'mul' 'mul_ln717_159' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln42_56 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_159, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1082 'partselect' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/1] (1.54ns)   --->   "%sub_ln717_265 = sub i13 %zext_ln1171_547, i13 %zext_ln717_724"   --->   Operation 1083 'sub' 'sub_ln717_265' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (0.00ns)   --->   "%mult_V_1108 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_265, i32 1, i32 12"   --->   Operation 1084 'partselect' 'mult_V_1108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1085 [1/1] (1.30ns)   --->   "%sub_ln1171_552 = sub i9 0, i9 %zext_ln1171_543"   --->   Operation 1085 'sub' 'sub_ln1171_552' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.00ns)   --->   "%trunc_ln717_1108 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_552, i32 1, i32 8"   --->   Operation 1086 'partselect' 'trunc_ln717_1108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1087 [1/1] (1.53ns)   --->   "%sub_ln1171_553 = sub i14 %sext_ln1171_106, i14 %zext_ln717_723"   --->   Operation 1087 'sub' 'sub_ln1171_553' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln717_1109 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_553, i32 1, i32 13"   --->   Operation 1088 'partselect' 'trunc_ln717_1109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1089 [1/1] (5.28ns)   --->   "%mul_ln1171_106 = mul i14 %zext_ln1171_542, i14 16361"   --->   Operation 1089 'mul' 'mul_ln1171_106' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns)   --->   "%trunc_ln717_1110 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_106, i32 1, i32 13"   --->   Operation 1090 'partselect' 'trunc_ln717_1110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1091 [1/1] (1.53ns)   --->   "%sub_ln717_266 = sub i14 %zext_ln1171_546, i14 %zext_ln717_726"   --->   Operation 1091 'sub' 'sub_ln717_266' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (0.00ns)   --->   "%mult_V_1122 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_266, i32 1, i32 13"   --->   Operation 1092 'partselect' 'mult_V_1122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln42_394 = zext i7 %mult_V_1127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1093 'zext' 'zext_ln42_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (1.54ns)   --->   "%sub_ln717_267 = sub i13 %zext_ln1171_547, i13 %zext_ln717_731"   --->   Operation 1094 'sub' 'sub_ln717_267' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%mult_V_1128 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_267, i32 1, i32 12"   --->   Operation 1095 'partselect' 'mult_V_1128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln717_693 = sext i12 %mult_V_1128"   --->   Operation 1096 'sext' 'sext_ln717_693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln717_737 = zext i14 %sext_ln717_693"   --->   Operation 1097 'zext' 'zext_ln717_737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (1.54ns)   --->   "%add_ln717_204 = add i13 %zext_ln1171_547, i13 %zext_ln717_731"   --->   Operation 1098 'add' 'add_ln717_204' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [1/1] (0.00ns)   --->   "%mult_V_1134 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_204, i32 1, i32 12"   --->   Operation 1099 'partselect' 'mult_V_1134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1100 [1/1] (5.28ns)   --->   "%mul_ln1171_107 = mul i13 %zext_ln1171_545, i13 8179"   --->   Operation 1100 'mul' 'mul_ln1171_107' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln717_1113 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_107, i32 1, i32 12"   --->   Operation 1101 'partselect' 'trunc_ln717_1113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (1.41ns)   --->   "%sub_ln1171_598 = sub i11 %zext_ln1171_541, i11 %zext_ln717_725"   --->   Operation 1102 'sub' 'sub_ln1171_598' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln717_1114 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_598, i32 1, i32 10"   --->   Operation 1103 'partselect' 'trunc_ln717_1114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (1.48ns)   --->   "%sub_ln1171_554 = sub i12 0, i12 %zext_ln717_727"   --->   Operation 1104 'sub' 'sub_ln1171_554' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln717_1115 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_554, i32 1, i32 11"   --->   Operation 1105 'partselect' 'trunc_ln717_1115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1106 [1/1] (1.53ns)   --->   "%sub_ln717_268 = sub i14 %zext_ln1171_546, i14 %zext_ln717_723"   --->   Operation 1106 'sub' 'sub_ln717_268' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.00ns)   --->   "%mult_V_1149 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_268, i32 1, i32 13"   --->   Operation 1107 'partselect' 'mult_V_1149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1108 [1/1] (1.41ns)   --->   "%sub_ln717_269 = sub i11 %zext_ln717_725, i11 %zext_ln1171_541"   --->   Operation 1108 'sub' 'sub_ln717_269' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%mult_V_1150 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_269, i32 1, i32 10"   --->   Operation 1109 'partselect' 'mult_V_1150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln717_696 = sext i10 %mult_V_1150"   --->   Operation 1110 'sext' 'sext_ln717_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln717_739 = zext i14 %sext_ln717_696"   --->   Operation 1111 'zext' 'zext_ln717_739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln1171_549 = zext i8 %p_read_150"   --->   Operation 1112 'zext' 'zext_ln1171_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln1171_553 = zext i8 %p_read_150"   --->   Operation 1113 'zext' 'zext_ln1171_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (5.28ns)   --->   "%mul_ln1171_108 = mul i14 %zext_ln1171_553, i14 16365"   --->   Operation 1114 'mul' 'mul_ln1171_108' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (0.00ns)   --->   "%trunc_ln717_1118 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_108, i32 1, i32 13"   --->   Operation 1115 'partselect' 'trunc_ln717_1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1116 [1/1] (5.28ns)   --->   "%mul_ln717_162 = mul i13 %zext_ln1171_550, i13 23"   --->   Operation 1116 'mul' 'mul_ln717_162' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns)   --->   "%trunc_ln42_59 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_162, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1117 'partselect' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1118 [1/1] (0.00ns)   --->   "%mult_V_1156 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_150, i2 0"   --->   Operation 1118 'bitconcatenate' 'mult_V_1156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln717_742 = zext i10 %mult_V_1156"   --->   Operation 1119 'zext' 'zext_ln717_742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln717_743 = zext i10 %mult_V_1156"   --->   Operation 1120 'zext' 'zext_ln717_743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1121 [1/1] (0.00ns)   --->   "%mult_V_1157 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_150, i1 0"   --->   Operation 1121 'bitconcatenate' 'mult_V_1157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1122 [1/1] (1.41ns)   --->   "%sub_ln717_270 = sub i11 %zext_ln717_743, i11 %zext_ln1171_549"   --->   Operation 1122 'sub' 'sub_ln717_270' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.00ns)   --->   "%mult_V_1160 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_270, i32 1, i32 10"   --->   Operation 1123 'partselect' 'mult_V_1160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln717_698 = sext i10 %mult_V_1160"   --->   Operation 1124 'sext' 'sext_ln717_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln717_745 = zext i14 %sext_ln717_698"   --->   Operation 1125 'zext' 'zext_ln717_745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (1.54ns)   --->   "%sub_ln1171_555 = sub i13 0, i13 %zext_ln1171_554"   --->   Operation 1126 'sub' 'sub_ln1171_555' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln1171_107 = sext i13 %sub_ln1171_555"   --->   Operation 1127 'sext' 'sext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln1171_555 = zext i10 %mult_V_1156"   --->   Operation 1128 'zext' 'zext_ln1171_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/1] (1.53ns)   --->   "%sub_ln1171_556 = sub i14 %sext_ln1171_107, i14 %zext_ln1171_555"   --->   Operation 1129 'sub' 'sub_ln1171_556' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln717_1120 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_556, i32 1, i32 13"   --->   Operation 1130 'partselect' 'trunc_ln717_1120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (1.53ns)   --->   "%sub_ln1171_558 = sub i14 %sext_ln1171_107, i14 %zext_ln1171_553"   --->   Operation 1131 'sub' 'sub_ln1171_558' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln717_1122 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_558, i32 1, i32 13"   --->   Operation 1132 'partselect' 'trunc_ln717_1122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln717_746 = zext i12 %mult_V_1167"   --->   Operation 1133 'zext' 'zext_ln717_746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (1.54ns)   --->   "%sub_ln1171_559 = sub i13 %zext_ln717_742, i13 %zext_ln1171_554"   --->   Operation 1134 'sub' 'sub_ln1171_559' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln717_1123 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_559, i32 1, i32 12"   --->   Operation 1135 'partselect' 'trunc_ln717_1123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln1171_556 = zext i9 %mult_V_1157"   --->   Operation 1136 'zext' 'zext_ln1171_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1137 [1/1] (5.28ns)   --->   "%mul_ln1171_109 = mul i13 %zext_ln1171_550, i13 8179"   --->   Operation 1137 'mul' 'mul_ln1171_109' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%trunc_ln717_1125 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_109, i32 1, i32 12"   --->   Operation 1138 'partselect' 'trunc_ln717_1125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (5.28ns)   --->   "%mul_ln1171_110 = mul i14 %zext_ln1171_553, i14 16363"   --->   Operation 1139 'mul' 'mul_ln1171_110' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln717_1126 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_110, i32 1, i32 13"   --->   Operation 1140 'partselect' 'trunc_ln717_1126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (5.28ns)   --->   "%mul_ln717_164 = mul i12 %zext_ln1171_552, i12 13"   --->   Operation 1141 'mul' 'mul_ln717_164' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%mult_V_1173 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_164, i32 1, i32 11"   --->   Operation 1142 'partselect' 'mult_V_1173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (5.28ns)   --->   "%mul_ln717_166 = mul i13 %zext_ln1171_550, i13 26"   --->   Operation 1143 'mul' 'mul_ln717_166' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.00ns)   --->   "%mult_V_1177 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_166, i32 1, i32 12"   --->   Operation 1144 'partselect' 'mult_V_1177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (1.48ns)   --->   "%sub_ln1171_561 = sub i12 0, i12 %zext_ln717_741"   --->   Operation 1145 'sub' 'sub_ln1171_561' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln1171_108 = sext i12 %sub_ln1171_561"   --->   Operation 1146 'sext' 'sext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (1.54ns)   --->   "%sub_ln1171_562 = sub i13 %sext_ln1171_108, i13 %zext_ln1171_556"   --->   Operation 1147 'sub' 'sub_ln1171_562' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%trunc_ln717_1127 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_562, i32 1, i32 12"   --->   Operation 1148 'partselect' 'trunc_ln717_1127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln717_750 = zext i12 %mult_V_1181"   --->   Operation 1149 'zext' 'zext_ln717_750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln42_402 = zext i12 %mult_V_1190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1150 'zext' 'zext_ln42_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1151 [1/1] (1.41ns)   --->   "%add_ln717_207 = add i11 %zext_ln717_743, i11 %zext_ln1171_549"   --->   Operation 1151 'add' 'add_ln717_207' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln42_60 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_207, i32 1, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1152 'partselect' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1153 [1/1] (1.54ns)   --->   "%sub_ln1171_599 = sub i13 %zext_ln1171_550, i13 %zext_ln1171_554"   --->   Operation 1153 'sub' 'sub_ln1171_599' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%trunc_ln717_1130 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_599, i32 1, i32 12"   --->   Operation 1154 'partselect' 'trunc_ln717_1130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (1.54ns)   --->   "%sub_ln717_272 = sub i13 %zext_ln1171_554, i13 %zext_ln717_742"   --->   Operation 1155 'sub' 'sub_ln717_272' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%mult_V_1203 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_272, i32 1, i32 12"   --->   Operation 1156 'partselect' 'mult_V_1203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln42_403 = zext i12 %mult_V_1207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1157 'zext' 'zext_ln42_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (5.28ns)   --->   "%mul_ln717_169 = mul i13 %zext_ln1171_550, i13 25"   --->   Operation 1158 'mul' 'mul_ln717_169' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln42_62 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_169, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1159 'partselect' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (1.54ns)   --->   "%sub_ln1171_565 = sub i13 %sext_ln1171_108, i13 %zext_ln1171_550"   --->   Operation 1160 'sub' 'sub_ln1171_565' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln717_1133 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_565, i32 1, i32 12"   --->   Operation 1161 'partselect' 'trunc_ln717_1133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (5.28ns)   --->   "%mul_ln1171_111 = mul i14 %zext_ln1171_553, i14 16357"   --->   Operation 1162 'mul' 'mul_ln1171_111' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%trunc_ln717_1134 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_111, i32 1, i32 13"   --->   Operation 1163 'partselect' 'trunc_ln717_1134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln1171_558 = zext i8 %p_read_149"   --->   Operation 1164 'zext' 'zext_ln1171_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln1171_559 = zext i8 %p_read_149"   --->   Operation 1165 'zext' 'zext_ln1171_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%mult_V_1274 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_149, i2 0"   --->   Operation 1166 'bitconcatenate' 'mult_V_1274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln717_754 = zext i10 %mult_V_1274"   --->   Operation 1167 'zext' 'zext_ln717_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (1.41ns)   --->   "%add_ln717_209 = add i11 %zext_ln717_754, i11 %zext_ln1171_558"   --->   Operation 1168 'add' 'add_ln717_209' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%mult_V_1216 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_209, i32 1, i32 10"   --->   Operation 1169 'partselect' 'mult_V_1216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln717_755 = zext i10 %mult_V_1216"   --->   Operation 1170 'zext' 'zext_ln717_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln42_404 = zext i10 %mult_V_1216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1171 'zext' 'zext_ln42_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (1.30ns)   --->   "%sub_ln1171_566 = sub i9 0, i9 %zext_ln1171_559"   --->   Operation 1172 'sub' 'sub_ln1171_566' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln717_1135 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_566, i32 1, i32 8"   --->   Operation 1173 'partselect' 'trunc_ln717_1135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln1171_373 = sext i8 %trunc_ln717_1135"   --->   Operation 1174 'sext' 'sext_ln1171_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln1171_374 = sext i8 %trunc_ln717_1135"   --->   Operation 1175 'sext' 'sext_ln1171_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln717_757 = zext i7 %mult_V_1256"   --->   Operation 1176 'zext' 'zext_ln717_757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (1.54ns)   --->   "%add_ln712_1944 = add i13 %sext_ln42_193, i13 256"   --->   Operation 1177 'add' 'add_ln712_1944' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1178 [1/1] (1.54ns)   --->   "%add_ln712_1966 = add i12 %trunc_ln42_43, i12 %zext_ln717_609"   --->   Operation 1178 'add' 'add_ln712_1966' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (1.48ns)   --->   "%add_ln712_1970 = add i11 %mult_V_1100, i11 64"   --->   Operation 1179 'add' 'add_ln712_1970' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1180 [1/1] (1.52ns)   --->   "%add_ln712_1978 = add i15 %zext_ln42_314, i15 %zext_ln717_535"   --->   Operation 1180 'add' 'add_ln712_1978' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1181 [1/1] (1.41ns)   --->   "%add_ln712_1989 = add i11 %zext_ln42_370, i11 %zext_ln717_699"   --->   Operation 1181 'add' 'add_ln712_1989' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1182 [1/1] (1.48ns)   --->   "%add_ln712_2003 = add i11 %zext_ln717_551, i11 %mult_V_192"   --->   Operation 1182 'add' 'add_ln712_2003' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1183 [1/1] (1.53ns)   --->   "%add_ln712_2014 = add i14 %sext_ln717_659, i14 %sext_ln1171_365"   --->   Operation 1183 'add' 'add_ln712_2014' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1184 [1/1] (1.54ns)   --->   "%add_ln712_2017 = add i12 %mult_V_323, i12 %zext_ln42_334"   --->   Operation 1184 'add' 'add_ln712_2017' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (1.52ns)   --->   "%add_ln712_2020 = add i15 %zext_ln42_369, i15 %zext_ln717_715"   --->   Operation 1185 'add' 'add_ln712_2020' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1186 [1/1] (1.48ns)   --->   "%add_ln712_2025 = add i12 %sext_ln717_509, i12 %sext_ln1171_277"   --->   Operation 1186 'add' 'add_ln712_2025' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1187 [1/1] (1.48ns)   --->   "%add_ln712_2048 = add i11 %mult_V_261, i11 %zext_ln42_340"   --->   Operation 1187 'add' 'add_ln712_2048' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1188 [1/1] (1.54ns)   --->   "%add_ln712_2064 = add i13 %zext_ln717_527, i13 %zext_ln717_576"   --->   Operation 1188 'add' 'add_ln712_2064' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1189 [1/1] (1.54ns)   --->   "%add_ln712_2067 = add i12 %zext_ln42_341, i12 %mult_V_775"   --->   Operation 1189 'add' 'add_ln712_2067' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (1.52ns)   --->   "%add_ln712_2068 = add i15 %zext_ln717_729, i15 128"   --->   Operation 1190 'add' 'add_ln712_2068' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (1.54ns)   --->   "%add_ln712_2084 = add i13 %zext_ln42_360, i13 %zext_ln717_693"   --->   Operation 1191 'add' 'add_ln712_2084' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1192 [1/1] (1.52ns)   --->   "%add_ln712_2085 = add i15 %zext_ln717_745, i15 64"   --->   Operation 1192 'add' 'add_ln712_2085' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1193 [1/1] (1.48ns)   --->   "%add_ln712_2098 = add i12 %zext_ln42_335, i12 %zext_ln717_617"   --->   Operation 1193 'add' 'add_ln712_2098' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1194 [1/1] (1.54ns)   --->   "%add_ln712_2101 = add i12 %trunc_ln42_54, i12 256"   --->   Operation 1194 'add' 'add_ln712_2101' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1195 [1/1] (1.52ns)   --->   "%add_ln712_2109 = add i15 %zext_ln717_565, i15 %zext_ln42_317"   --->   Operation 1195 'add' 'add_ln712_2109' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1196 [1/1] (1.54ns)   --->   "%add_ln712_2112 = add i12 %zext_ln717_596, i12 %mult_V_395"   --->   Operation 1196 'add' 'add_ln712_2112' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1197 [1/1] (1.30ns)   --->   "%add_ln712_2116 = add i9 %zext_ln1171_489, i9 64"   --->   Operation 1197 'add' 'add_ln712_2116' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln712_636 = zext i9 %add_ln712_2116"   --->   Operation 1198 'zext' 'zext_ln712_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (1.36ns)   --->   "%add_ln712_2117 = add i10 %zext_ln712_636, i10 %zext_ln1171_466"   --->   Operation 1199 'add' 'add_ln712_2117' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1200 [1/1] (1.54ns)   --->   "%add_ln712_2132 = add i12 %trunc_ln42_55, i12 128"   --->   Operation 1200 'add' 'add_ln712_2132' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1201 [1/1] (1.54ns)   --->   "%add_ln712_2144 = add i12 %zext_ln717_553, i12 %trunc_ln42_43"   --->   Operation 1201 'add' 'add_ln712_2144' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2148 = add i13 %zext_ln717_734, i13 %zext_ln717_746"   --->   Operation 1202 'add' 'add_ln712_2148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1203 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2149 = add i13 %add_ln712_2148, i13 %zext_ln42_388"   --->   Operation 1203 'add' 'add_ln712_2149' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1204 [1/1] (1.53ns)   --->   "%add_ln712_2156 = add i14 %sext_ln1171_346, i14 %sext_ln42_258"   --->   Operation 1204 'add' 'add_ln712_2156' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1205 [1/1] (1.48ns)   --->   "%add_ln712_2162 = add i12 %zext_ln42_350, i12 %zext_ln717_680"   --->   Operation 1205 'add' 'add_ln712_2162' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1206 [1/1] (1.30ns)   --->   "%add_ln712_2165 = add i9 %zext_ln1171_444, i9 %zext_ln717_659"   --->   Operation 1206 'add' 'add_ln712_2165' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln712_653 = zext i9 %add_ln712_2165"   --->   Operation 1207 'zext' 'zext_ln712_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (1.36ns)   --->   "%add_ln712_2166 = add i10 %zext_ln712_653, i10 128"   --->   Operation 1208 'add' 'add_ln712_2166' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1209 [1/1] (1.48ns)   --->   "%add_ln712_2179 = add i11 %trunc_ln42_47, i11 %zext_ln42_354"   --->   Operation 1209 'add' 'add_ln712_2179' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1210 [1/1] (1.48ns)   --->   "%add_ln712_2189 = add i12 %sext_ln42_201, i12 %sext_ln42_208"   --->   Operation 1210 'add' 'add_ln712_2189' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1211 [1/1] (1.48ns)   --->   "%add_ln712_2197 = add i11 %trunc_ln42_57, i11 128"   --->   Operation 1211 'add' 'add_ln712_2197' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1212 [1/1] (1.36ns)   --->   "%add_ln712_2213 = add i9 %zext_ln1171_517, i9 320"   --->   Operation 1212 'add' 'add_ln712_2213' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1213 [1/1] (1.36ns)   --->   "%add_ln712_2241 = add i9 %zext_ln1171_517, i9 192"   --->   Operation 1213 'add' 'add_ln712_2241' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%zext_ln712_677 = zext i9 %add_ln712_2241"   --->   Operation 1214 'zext' 'zext_ln712_677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (1.54ns)   --->   "%add_ln712_2242 = add i12 %zext_ln712_677, i12 %trunc_ln42_52"   --->   Operation 1215 'add' 'add_ln712_2242' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1216 [1/1] (1.48ns)   --->   "%add_ln712_2253 = add i12 %zext_ln42_368, i12 %zext_ln717_733"   --->   Operation 1216 'add' 'add_ln712_2253' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1217 [1/1] (1.48ns)   --->   "%add_ln712_2264 = add i12 %zext_ln42_413, i12 %zext_ln717_572"   --->   Operation 1217 'add' 'add_ln712_2264' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1218 [1/1] (1.54ns)   --->   "%add_ln712_2268 = add i12 %mult_V_1181, i12 64"   --->   Operation 1218 'add' 'add_ln712_2268' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1219 [1/1] (1.54ns)   --->   "%add_ln712_2279 = add i12 %zext_ln717_533, i12 %mult_V_340"   --->   Operation 1219 'add' 'add_ln712_2279' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1220 [1/1] (1.48ns)   --->   "%add_ln712_2283 = add i11 %mult_V_1175, i11 64"   --->   Operation 1220 'add' 'add_ln712_2283' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln712_689 = zext i11 %add_ln712_2283"   --->   Operation 1221 'zext' 'zext_ln712_689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (1.48ns)   --->   "%add_ln712_2284 = add i12 %zext_ln712_689, i12 %zext_ln717_727"   --->   Operation 1222 'add' 'add_ln712_2284' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1223 [1/1] (1.48ns)   --->   "%add_ln712_2289 = add i12 %sext_ln1171_319, i12 %sext_ln1171_342"   --->   Operation 1223 'add' 'add_ln712_2289' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1224 [1/1] (1.54ns)   --->   "%add_ln712_2296 = add i13 %zext_ln717_589, i13 %zext_ln717_608"   --->   Operation 1224 'add' 'add_ln712_2296' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1225 [1/1] (1.41ns)   --->   "%add_ln712_2300 = add i10 %mult_V_1088, i10 192"   --->   Operation 1225 'add' 'add_ln712_2300' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1226 [1/1] (1.48ns)   --->   "%add_ln712_2318 = add i12 %sext_ln717_566, i12 %sext_ln42_226"   --->   Operation 1226 'add' 'add_ln712_2318' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1227 [1/1] (1.54ns)   --->   "%add_ln712_2325 = add i12 %mult_V_395, i12 %zext_ln1171_484"   --->   Operation 1227 'add' 'add_ln712_2325' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1228 [1/1] (1.52ns)   --->   "%add_ln712_2327 = add i15 %zext_ln42_373, i15 %zext_ln717_705"   --->   Operation 1228 'add' 'add_ln712_2327' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1229 [1/1] (1.52ns)   --->   "%add_ln712_2328 = add i15 %zext_ln717_729, i15 %zext_ln42_402"   --->   Operation 1229 'add' 'add_ln712_2328' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1230 [1/1] (1.54ns)   --->   "%add_ln712_2341 = add i12 %zext_ln1171_506, i12 %trunc_ln42_50"   --->   Operation 1230 'add' 'add_ln712_2341' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1231 [1/1] (1.41ns)   --->   "%add_ln712_2344 = add i10 %trunc_ln42_60, i10 64"   --->   Operation 1231 'add' 'add_ln712_2344' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1232 [1/1] (1.54ns)   --->   "%add_ln712_2362 = add i13 %sext_ln1171_297, i13 %sext_ln1171_309"   --->   Operation 1232 'add' 'add_ln712_2362' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1233 [1/1] (1.41ns)   --->   "%add_ln712_2373 = add i10 %trunc_ln42_60, i10 128"   --->   Operation 1233 'add' 'add_ln712_2373' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1234 [1/1] (1.54ns)   --->   "%add_ln712_2385 = add i12 %zext_ln717_670, i12 %mult_V_972"   --->   Operation 1234 'add' 'add_ln712_2385' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1235 [1/1] (1.48ns)   --->   "%add_ln712_2398 = add i11 %trunc_ln42_44, i11 %zext_ln42_337"   --->   Operation 1235 'add' 'add_ln712_2398' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1236 [1/1] (1.54ns)   --->   "%add_ln712_2402 = add i12 %mult_V_1181, i12 128"   --->   Operation 1236 'add' 'add_ln712_2402' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln712_732 = zext i12 %add_ln712_2402"   --->   Operation 1237 'zext' 'zext_ln712_732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (1.52ns)   --->   "%add_ln712_2403 = add i15 %zext_ln712_732, i15 %zext_ln717_729"   --->   Operation 1238 'add' 'add_ln712_2403' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1239 [1/1] (1.54ns)   --->   "%add_ln712_2416 = add i13 %zext_ln717_646, i13 %zext_ln717_703"   --->   Operation 1239 'add' 'add_ln712_2416' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1240 [1/1] (1.54ns)   --->   "%add_ln712_2425 = add i13 %sext_ln42_241, i13 %sext_ln1171_348"   --->   Operation 1240 'add' 'add_ln712_2425' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1241 [1/1] (1.48ns)   --->   "%add_ln712_2432 = add i11 %trunc_ln42_61, i11 64"   --->   Operation 1241 'add' 'add_ln712_2432' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln712_738 = zext i11 %add_ln712_2432"   --->   Operation 1242 'zext' 'zext_ln712_738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (1.54ns)   --->   "%add_ln712_2433 = add i12 %zext_ln712_738, i12 %trunc_ln42_58"   --->   Operation 1243 'add' 'add_ln712_2433' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1244 [1/1] (1.54ns)   --->   "%add_ln712_2438 = add i13 %sext_ln1171_294, i13 %sext_ln717_612"   --->   Operation 1244 'add' 'add_ln712_2438' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (1.48ns)   --->   "%add_ln712_2441 = add i13 %sext_ln717_669, i13 %zext_ln42_412"   --->   Operation 1245 'add' 'add_ln712_2441' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1246 [1/1] (1.54ns)   --->   "%add_ln712_2444 = add i13 %zext_ln717_579, i13 %zext_ln717_605"   --->   Operation 1246 'add' 'add_ln712_2444' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1247 [1/1] (1.48ns)   --->   "%add_ln712_2455 = add i12 %sext_ln717_637, i12 %sext_ln42_249"   --->   Operation 1247 'add' 'add_ln712_2455' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1248 [1/1] (1.54ns)   --->   "%add_ln712_2478 = add i13 %zext_ln717_647, i13 %zext_ln717_675"   --->   Operation 1248 'add' 'add_ln712_2478' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1249 [1/1] (1.52ns)   --->   "%add_ln712_2479 = add i15 %zext_ln717_706, i15 %zext_ln42_403"   --->   Operation 1249 'add' 'add_ln712_2479' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1250 [1/1] (1.48ns)   --->   "%add_ln712_2509 = add i11 %trunc_ln42_48, i11 %zext_ln1171_393"   --->   Operation 1250 'add' 'add_ln712_2509' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1251 [1/1] (1.36ns)   --->   "%add_ln712_2514 = add i10 %sext_ln42_207, i10 %sext_ln717_577"   --->   Operation 1251 'add' 'add_ln712_2514' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1252 [1/1] (1.36ns)   --->   "%add_ln712_2517 = add i10 %sext_ln1171_337, i10 %sext_ln1171_345"   --->   Operation 1252 'add' 'add_ln712_2517' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1253 [1/1] (1.54ns)   --->   "%add_ln712_2536 = add i13 %zext_ln717_583, i13 %zext_ln717_589"   --->   Operation 1253 'add' 'add_ln712_2536' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln712_763 = zext i13 %add_ln712_2536"   --->   Operation 1254 'zext' 'zext_ln712_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (1.54ns)   --->   "%add_ln712_2537 = add i13 %zext_ln717_608, i13 %zext_ln42_374"   --->   Operation 1255 'add' 'add_ln712_2537' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln712_764 = zext i13 %add_ln712_2537"   --->   Operation 1256 'zext' 'zext_ln712_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (1.53ns)   --->   "%add_ln712_2538 = add i14 %zext_ln712_764, i14 %zext_ln712_763"   --->   Operation 1257 'add' 'add_ln712_2538' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1258 [1/1] (1.52ns)   --->   "%add_ln712_2539 = add i15 %zext_ln42_384, i15 %zext_ln717_739"   --->   Operation 1258 'add' 'add_ln712_2539' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1259 [1/1] (1.54ns)   --->   "%add_ln712_2540 = add i12 %trunc_ln42_63, i12 128"   --->   Operation 1259 'add' 'add_ln712_2540' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1260 [1/1] (1.48ns)   --->   "%add_ln712_2548 = add i12 %zext_ln717_546, i12 %zext_ln717_561"   --->   Operation 1260 'add' 'add_ln712_2548' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1261 [1/1] (1.41ns)   --->   "%add_ln712_2556 = add i10 %zext_ln42_328, i10 384"   --->   Operation 1261 'add' 'add_ln712_2556' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln712_772 = zext i10 %add_ln712_2556"   --->   Operation 1262 'zext' 'zext_ln712_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (1.41ns)   --->   "%add_ln712_2557 = add i11 %zext_ln712_772, i11 %zext_ln717_755"   --->   Operation 1263 'add' 'add_ln712_2557' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1264 [1/1] (1.54ns)   --->   "%add_ln712_2564 = add i13 %sext_ln1171_325, i13 %sext_ln1171_333"   --->   Operation 1264 'add' 'add_ln712_2564' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1265 [1/1] (1.54ns)   --->   "%add_ln712_2565 = add i14 %sext_ln1171_374, i14 %zext_ln42_308"   --->   Operation 1265 'add' 'add_ln712_2565' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1266 [1/1] (1.48ns)   --->   "%add_ln712_2572 = add i12 %zext_ln717_680, i12 %zext_ln42_368"   --->   Operation 1266 'add' 'add_ln712_2572' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1267 [1/1] (1.48ns)   --->   "%add_ln712_2573 = add i12 %zext_ln717_727, i12 64"   --->   Operation 1267 'add' 'add_ln712_2573' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1268 [1/1] (1.48ns)   --->   "%add_ln712_2579 = add i12 %sext_ln42_217, i12 %sext_ln1171_319"   --->   Operation 1268 'add' 'add_ln712_2579' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1269 [1/1] (1.48ns)   --->   "%add_ln712_2586 = add i12 %zext_ln717_553, i12 %zext_ln717_574"   --->   Operation 1269 'add' 'add_ln712_2586' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1270 [1/1] (1.36ns)   --->   "%add_ln712_2598 = add i11 %sext_ln1171_373, i11 %zext_ln42_409"   --->   Operation 1270 'add' 'add_ln712_2598' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1271 [1/1] (1.52ns)   --->   "%add_ln712_2603 = add i15 %zext_ln717_630, i15 %zext_ln717_642"   --->   Operation 1271 'add' 'add_ln712_2603' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1272 [1/1] (1.54ns)   --->   "%add_ln712_2615 = add i13 %zext_ln717_696, i13 %zext_ln717_703"   --->   Operation 1272 'add' 'add_ln712_2615' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1273 [1/1] (1.54ns)   --->   "%add_ln712_2646 = add i12 %mult_V_475, i12 %zext_ln717_679"   --->   Operation 1273 'add' 'add_ln712_2646' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1274 [1/1] (1.52ns)   --->   "%add_ln712_2648 = add i15 %zext_ln42_382, i15 %zext_ln717_737"   --->   Operation 1274 'add' 'add_ln712_2648' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1275 [1/1] (1.48ns)   --->   "%add_ln712_2656 = add i12 %sext_ln42_234, i12 %sext_ln42_250"   --->   Operation 1275 'add' 'add_ln712_2656' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1276 [1/1] (1.48ns)   --->   "%add_ln712_2664 = add i12 %zext_ln717_727, i12 %zext_ln42_404"   --->   Operation 1276 'add' 'add_ln712_2664' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1277 [1/1] (1.36ns)   --->   "%add_ln712_2681 = add i9 %zext_ln1171_473, i9 128"   --->   Operation 1277 'add' 'add_ln712_2681' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln712_807 = zext i9 %add_ln712_2681"   --->   Operation 1278 'zext' 'zext_ln712_807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (1.36ns)   --->   "%add_ln712_2682 = add i10 %zext_ln712_807, i10 %zext_ln1171"   --->   Operation 1279 'add' 'add_ln712_2682' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1280 [1/1] (1.54ns)   --->   "%add_ln712_2696 = add i13 %zext_ln717_648, i13 %zext_ln717_692"   --->   Operation 1280 'add' 'add_ln712_2696' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1281 [1/1] (1.41ns)   --->   "%add_ln712_2697 = add i11 %zext_ln717_754, i11 64"   --->   Operation 1281 'add' 'add_ln712_2697' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2714 = add i13 %zext_ln42_393, i13 %zext_ln717_750"   --->   Operation 1282 'add' 'add_ln712_2714' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1283 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2715 = add i13 %add_ln712_2714, i13 %zext_ln42_391"   --->   Operation 1283 'add' 'add_ln712_2715' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1284 [1/1] (1.48ns)   --->   "%add_ln712_2726 = add i12 %zext_ln717_571, i12 %zext_ln717_584"   --->   Operation 1284 'add' 'add_ln712_2726' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1285 [1/1] (1.30ns)   --->   "%add_ln712_2730 = add i8 %zext_ln717_757, i8 64"   --->   Operation 1285 'add' 'add_ln712_2730' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln712_822 = zext i8 %add_ln712_2730"   --->   Operation 1286 'zext' 'zext_ln712_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1287 [1/1] (1.30ns)   --->   "%add_ln712_2731 = add i9 %zext_ln712_822, i9 %zext_ln42_394"   --->   Operation 1287 'add' 'add_ln712_2731' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln1171_395 = zext i8 %p_read728"   --->   Operation 1288 'zext' 'zext_ln1171_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (1.54ns)   --->   "%sub_ln1171 = sub i13 0, i13 %zext_ln1171_397"   --->   Operation 1289 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i13 %sub_ln1171"   --->   Operation 1290 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln1171_399 = zext i9 %mult_V_40"   --->   Operation 1291 'zext' 'zext_ln1171_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln1171_401 = zext i9 %mult_V_40"   --->   Operation 1292 'zext' 'zext_ln1171_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1293 [1/1] (1.53ns)   --->   "%sub_ln1171_394 = sub i14 %sext_ln1171, i14 %zext_ln1171_401"   --->   Operation 1293 'sub' 'sub_ln1171_394' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_394, i32 1, i32 13"   --->   Operation 1294 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (1.30ns)   --->   "%sub_ln1171_395 = sub i9 0, i9 %zext_ln1171_395"   --->   Operation 1295 'sub' 'sub_ln1171_395' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1296 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_395, i32 1, i32 8"   --->   Operation 1296 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln1171_269 = sext i8 %trunc_ln717_s"   --->   Operation 1297 'sext' 'sext_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read728, i5 0"   --->   Operation 1298 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln1171_402 = zext i13 %tmp"   --->   Operation 1299 'zext' 'zext_ln1171_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1300 [1/1] (1.53ns)   --->   "%sub_ln1171_568 = sub i14 %zext_ln1171_394, i14 %zext_ln1171_402"   --->   Operation 1300 'sub' 'sub_ln1171_568' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1301 [1/1] (0.00ns)   --->   "%trunc_ln717_818 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_568, i32 1, i32 13"   --->   Operation 1301 'partselect' 'trunc_ln717_818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln1171_271 = sext i13 %trunc_ln717_818"   --->   Operation 1302 'sext' 'sext_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln717_526 = zext i11 %mult_V_5"   --->   Operation 1303 'zext' 'zext_ln717_526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1304 [1/1] (0.00ns)   --->   "%shl_ln1171_41 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read728, i3 0"   --->   Operation 1304 'bitconcatenate' 'shl_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln1171_403 = zext i11 %shl_ln1171_41"   --->   Operation 1305 'zext' 'zext_ln1171_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1306 [1/1] (1.48ns)   --->   "%sub_ln1171_397 = sub i12 %zext_ln1171_399, i12 %zext_ln1171_403"   --->   Operation 1306 'sub' 'sub_ln1171_397' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln717_820 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_397, i32 1, i32 11"   --->   Operation 1307 'partselect' 'trunc_ln717_820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1308 [1/1] (1.54ns)   --->   "%sub_ln717 = sub i13 %zext_ln1171_397, i13 %zext_ln1171_392"   --->   Operation 1308 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717, i32 1, i32 12"   --->   Operation 1309 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln717_511 = sext i12 %mult_V_8"   --->   Operation 1310 'sext' 'sext_ln717_511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln717_528 = zext i14 %sext_ln717_511"   --->   Operation 1311 'zext' 'zext_ln717_528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i10 %mult_V_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1312 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln717_529 = zext i11 %shl_ln1171_41"   --->   Operation 1313 'zext' 'zext_ln717_529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (1.48ns)   --->   "%sub_ln717_201 = sub i12 %zext_ln1171_403, i12 %zext_ln1171_396"   --->   Operation 1314 'sub' 'sub_ln717_201' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1315 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_201, i32 1, i32 11"   --->   Operation 1315 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln717_512 = sext i11 %mult_V_12"   --->   Operation 1316 'sext' 'sext_ln717_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln717_530 = zext i14 %sext_ln717_512"   --->   Operation 1317 'zext' 'zext_ln717_530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1318 [1/1] (1.48ns)   --->   "%sub_ln1171_398 = sub i12 0, i12 %zext_ln1171_403"   --->   Operation 1318 'sub' 'sub_ln1171_398' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln1171_78 = sext i12 %sub_ln1171_398"   --->   Operation 1319 'sext' 'sext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1320 [1/1] (1.54ns)   --->   "%sub_ln1171_399 = sub i13 %sext_ln1171_78, i13 %zext_ln1171_392"   --->   Operation 1320 'sub' 'sub_ln1171_399' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln717_823 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_399, i32 1, i32 12"   --->   Operation 1321 'partselect' 'trunc_ln717_823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln42_299 = zext i12 %mult_V_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1322 'zext' 'zext_ln42_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln717_514 = sext i11 %trunc_ln717_824"   --->   Operation 1323 'sext' 'sext_ln717_514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1324 [1/1] (1.54ns)   --->   "%add_ln717_151 = add i13 %zext_ln1171_397, i13 %zext_ln1171_392"   --->   Operation 1324 'add' 'add_ln717_151' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_151, i32 1, i32 12"   --->   Operation 1325 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (1.48ns)   --->   "%sub_ln1171_569 = sub i12 %zext_ln1171_396, i12 %zext_ln1171_403"   --->   Operation 1326 'sub' 'sub_ln1171_569' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1327 [1/1] (0.00ns)   --->   "%trunc_ln717_825 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_569, i32 1, i32 11"   --->   Operation 1327 'partselect' 'trunc_ln717_825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i11 %trunc_ln717_825" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1328 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln42_191 = sext i11 %trunc_ln717_825" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1329 'sext' 'sext_ln42_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/1] (1.48ns)   --->   "%sub_ln717_202 = sub i12 %zext_ln1171_403, i12 %zext_ln1171_399"   --->   Operation 1330 'sub' 'sub_ln717_202' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1331 [1/1] (0.00ns)   --->   "%trunc_ln717_826 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_202, i32 1, i32 11"   --->   Operation 1331 'partselect' 'trunc_ln717_826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln42_406 = zext i12 %mult_V_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1332 'zext' 'zext_ln42_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln717_516 = sext i12 %trunc_ln717_827"   --->   Operation 1333 'sext' 'sext_ln717_516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1334 [1/1] (1.53ns)   --->   "%sub_ln717_204 = sub i14 %zext_ln1171_402, i14 %zext_ln717_529"   --->   Operation 1334 'sub' 'sub_ln717_204' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1335 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_204, i32 1, i32 13"   --->   Operation 1335 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln717_518 = sext i13 %mult_V_42"   --->   Operation 1336 'sext' 'sext_ln717_518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln717_536 = zext i14 %sext_ln717_518"   --->   Operation 1337 'zext' 'zext_ln717_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (5.28ns)   --->   "%mul_ln1171_49 = mul i14 %zext_ln1171_394, i14 16365"   --->   Operation 1338 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln717_831 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_49, i32 1, i32 13"   --->   Operation 1339 'partselect' 'trunc_ln717_831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln717_519 = sext i13 %trunc_ln717_832"   --->   Operation 1340 'sext' 'sext_ln717_519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1341 [1/1] (0.00ns)   --->   "%zext_ln717_537 = zext i12 %mult_V_54"   --->   Operation 1341 'zext' 'zext_ln717_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln42_407 = zext i12 %mult_V_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1342 'zext' 'zext_ln42_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln1171_405 = zext i8 %p_read_165"   --->   Operation 1343 'zext' 'zext_ln1171_405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln1171_406 = zext i8 %p_read_165"   --->   Operation 1344 'zext' 'zext_ln1171_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln1171_408 = zext i8 %p_read_165"   --->   Operation 1345 'zext' 'zext_ln1171_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln717_538 = zext i12 %mult_V_64"   --->   Operation 1346 'zext' 'zext_ln717_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln42_408 = zext i12 %mult_V_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1347 'zext' 'zext_ln42_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1348 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_165, i4 0"   --->   Operation 1348 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln1171_410 = zext i12 %shl_ln1171_s"   --->   Operation 1349 'zext' 'zext_ln1171_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1350 [1/1] (1.54ns)   --->   "%sub_ln1171_403 = sub i13 0, i13 %zext_ln1171_410"   --->   Operation 1350 'sub' 'sub_ln1171_403' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln717_520 = sext i13 %sub_ln1171_403"   --->   Operation 1351 'sext' 'sext_ln717_520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln717_834 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_403, i32 1, i32 12"   --->   Operation 1352 'partselect' 'trunc_ln717_834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln1171_273 = sext i12 %trunc_ln717_834"   --->   Operation 1353 'sext' 'sext_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1354 [1/1] (0.00ns)   --->   "%shl_ln1171_42 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_165, i2 0"   --->   Operation 1354 'bitconcatenate' 'shl_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln1171_411 = zext i10 %shl_ln1171_42"   --->   Operation 1355 'zext' 'zext_ln1171_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln1171_412 = zext i10 %shl_ln1171_42"   --->   Operation 1356 'zext' 'zext_ln1171_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln1171_413 = zext i10 %shl_ln1171_42"   --->   Operation 1357 'zext' 'zext_ln1171_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (1.53ns)   --->   "%sub_ln1171_404 = sub i14 %sext_ln717_520, i14 %zext_ln1171_413"   --->   Operation 1358 'sub' 'sub_ln1171_404' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln717_835 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_404, i32 1, i32 13"   --->   Operation 1359 'partselect' 'trunc_ln717_835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln1171_275 = sext i11 %trunc_ln717_836"   --->   Operation 1360 'sext' 'sext_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln1171_276 = sext i11 %trunc_ln717_836"   --->   Operation 1361 'sext' 'sext_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (5.28ns)   --->   "%mul_ln1171_51 = mul i14 %zext_ln1171_408, i14 16358"   --->   Operation 1362 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln717_837 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_51, i32 1, i32 13"   --->   Operation 1363 'partselect' 'trunc_ln717_837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1364 [1/1] (0.00ns)   --->   "%zext_ln717_539 = zext i9 %mult_V_86"   --->   Operation 1364 'zext' 'zext_ln717_539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1365 [1/1] (0.00ns)   --->   "%shl_ln1171_43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_165, i5 0"   --->   Operation 1365 'bitconcatenate' 'shl_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln1171_415 = zext i13 %shl_ln1171_43"   --->   Operation 1366 'zext' 'zext_ln1171_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln1171_416 = zext i9 %mult_V_86"   --->   Operation 1367 'zext' 'zext_ln1171_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1368 [1/1] (1.53ns)   --->   "%sub_ln1171_405 = sub i14 %zext_ln1171_416, i14 %zext_ln1171_415"   --->   Operation 1368 'sub' 'sub_ln1171_405' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.00ns)   --->   "%trunc_ln717_839 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_405, i32 1, i32 13"   --->   Operation 1369 'partselect' 'trunc_ln717_839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1370 [1/1] (1.48ns)   --->   "%sub_ln1171_406 = sub i12 0, i12 %zext_ln1171_414"   --->   Operation 1370 'sub' 'sub_ln1171_406' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln1171_80 = sext i12 %sub_ln1171_406"   --->   Operation 1371 'sext' 'sext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1372 [1/1] (1.54ns)   --->   "%sub_ln1171_407 = sub i13 %sext_ln1171_80, i13 %zext_ln717_539"   --->   Operation 1372 'sub' 'sub_ln1171_407' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1373 [1/1] (0.00ns)   --->   "%trunc_ln717_840 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_407, i32 1, i32 12"   --->   Operation 1373 'partselect' 'trunc_ln717_840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1374 [1/1] (1.53ns)   --->   "%sub_ln1171_408 = sub i14 %sext_ln717_520, i14 %zext_ln1171_408"   --->   Operation 1374 'sub' 'sub_ln1171_408' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln717_841 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_408, i32 1, i32 13"   --->   Operation 1375 'partselect' 'trunc_ln717_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1376 [1/1] (5.28ns)   --->   "%mul_ln1171_52 = mul i13 %zext_ln1171_407, i13 8181"   --->   Operation 1376 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1377 [1/1] (0.00ns)   --->   "%trunc_ln717_842 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_52, i32 1, i32 12"   --->   Operation 1377 'partselect' 'trunc_ln717_842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (1.41ns)   --->   "%sub_ln1171_409 = sub i11 0, i11 %zext_ln1171_412"   --->   Operation 1378 'sub' 'sub_ln1171_409' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1379 [1/1] (0.00ns)   --->   "%trunc_ln717_843 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_409, i32 1, i32 10"   --->   Operation 1379 'partselect' 'trunc_ln717_843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1380 [1/1] (1.41ns)   --->   "%sub_ln717_206 = sub i11 %zext_ln1171_412, i11 %zext_ln1171_406"   --->   Operation 1380 'sub' 'sub_ln717_206' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [1/1] (0.00ns)   --->   "%trunc_ln717_844 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_206, i32 1, i32 10"   --->   Operation 1381 'partselect' 'trunc_ln717_844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln1171_283 = sext i11 %trunc_ln717_845"   --->   Operation 1382 'sext' 'sext_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln1171_284 = sext i11 %trunc_ln717_845"   --->   Operation 1383 'sext' 'sext_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln1171_285 = sext i11 %trunc_ln717_845"   --->   Operation 1384 'sext' 'sext_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1385 [1/1] (1.54ns)   --->   "%sub_ln1171_411 = sub i13 %zext_ln1171_411, i13 %zext_ln1171_410"   --->   Operation 1385 'sub' 'sub_ln1171_411' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln717_846 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_411, i32 1, i32 12"   --->   Operation 1386 'partselect' 'trunc_ln717_846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (1.54ns)   --->   "%sub_ln1171_412 = sub i13 %zext_ln717_539, i13 %zext_ln1171_410"   --->   Operation 1387 'sub' 'sub_ln1171_412' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln717_847 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_412, i32 1, i32 12"   --->   Operation 1388 'partselect' 'trunc_ln717_847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln42_300 = zext i9 %mult_V_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1389 'zext' 'zext_ln42_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1390 [1/1] (5.28ns)   --->   "%mul_ln1171_53 = mul i14 %zext_ln1171_408, i14 16359"   --->   Operation 1390 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1391 [1/1] (0.00ns)   --->   "%trunc_ln717_848 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_53, i32 1, i32 13"   --->   Operation 1391 'partselect' 'trunc_ln717_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1392 [1/1] (1.41ns)   --->   "%sub_ln1171_571 = sub i11 %zext_ln1171_406, i11 %zext_ln1171_412"   --->   Operation 1392 'sub' 'sub_ln1171_571' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/1] (0.00ns)   --->   "%trunc_ln717_849 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_571, i32 1, i32 10"   --->   Operation 1393 'partselect' 'trunc_ln717_849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln42_195 = sext i10 %trunc_ln717_849" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1394 'sext' 'sext_ln42_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1395 [1/1] (1.54ns)   --->   "%sub_ln1171_413 = sub i13 %sext_ln1171_80, i13 %zext_ln1171_407"   --->   Operation 1395 'sub' 'sub_ln1171_413' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln717_850 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_413, i32 1, i32 12"   --->   Operation 1396 'partselect' 'trunc_ln717_850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1397 [1/1] (1.54ns)   --->   "%add_ln717_153 = add i13 %zext_ln1171_410, i13 %zext_ln717_539"   --->   Operation 1397 'add' 'add_ln717_153' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1398 [1/1] (0.00ns)   --->   "%mult_V_102 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_153, i32 1, i32 12"   --->   Operation 1398 'partselect' 'mult_V_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln42_410 = zext i12 %mult_V_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1399 'zext' 'zext_ln42_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1400 [1/1] (1.41ns)   --->   "%add_ln717_154 = add i11 %zext_ln1171_412, i11 %zext_ln1171_406"   --->   Operation 1400 'add' 'add_ln717_154' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.00ns)   --->   "%mult_V_110 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_154, i32 1, i32 10"   --->   Operation 1401 'partselect' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln42_302 = zext i10 %mult_V_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1402 'zext' 'zext_ln42_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln717_543 = zext i11 %mult_V_119"   --->   Operation 1403 'zext' 'zext_ln717_543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln717_529 = sext i12 %trunc_ln717_851"   --->   Operation 1404 'sext' 'sext_ln717_529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln717_544 = zext i12 %mult_V_124"   --->   Operation 1405 'zext' 'zext_ln717_544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1406 [1/1] (1.54ns)   --->   "%sub_ln717_207 = sub i13 %zext_ln1171_410, i13 %zext_ln1171_407"   --->   Operation 1406 'sub' 'sub_ln717_207' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1407 [1/1] (0.00ns)   --->   "%trunc_ln717_852 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_207, i32 1, i32 12"   --->   Operation 1407 'partselect' 'trunc_ln717_852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1408 [1/1] (0.00ns)   --->   "%zext_ln1171_419 = zext i8 %p_read_164"   --->   Operation 1408 'zext' 'zext_ln1171_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln1171_421 = zext i8 %p_read_164"   --->   Operation 1409 'zext' 'zext_ln1171_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1410 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_164, i4 0"   --->   Operation 1410 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln717_547 = zext i12 %shl_ln717_s"   --->   Operation 1411 'zext' 'zext_ln717_547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1412 [1/1] (1.54ns)   --->   "%sub_ln717_208 = sub i13 %zext_ln717_547, i13 %zext_ln1171_418"   --->   Operation 1412 'sub' 'sub_ln717_208' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1413 [1/1] (0.00ns)   --->   "%mult_V_129 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_208, i32 1, i32 12"   --->   Operation 1413 'partselect' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln717_531 = sext i12 %mult_V_129"   --->   Operation 1414 'sext' 'sext_ln717_531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln717_548 = zext i14 %sext_ln717_531"   --->   Operation 1415 'zext' 'zext_ln717_548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln717_549 = zext i10 %mult_V_155"   --->   Operation 1416 'zext' 'zext_ln717_549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln42_303 = zext i10 %mult_V_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1417 'zext' 'zext_ln42_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln42_304 = zext i10 %mult_V_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1418 'zext' 'zext_ln42_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln42_305 = zext i7 %mult_V_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1419 'zext' 'zext_ln42_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln42_306 = zext i7 %mult_V_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1420 'zext' 'zext_ln42_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1421 [1/1] (5.28ns)   --->   "%mul_ln1171_55 = mul i14 %zext_ln1171_421, i14 16363"   --->   Operation 1421 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln717_854 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_55, i32 1, i32 13"   --->   Operation 1422 'partselect' 'trunc_ln717_854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1423 [1/1] (5.28ns)   --->   "%mul_ln1171_56 = mul i14 %zext_ln1171_421, i14 16362"   --->   Operation 1423 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1424 [1/1] (0.00ns)   --->   "%trunc_ln717_855 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_56, i32 1, i32 13"   --->   Operation 1424 'partselect' 'trunc_ln717_855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1425 [1/1] (5.28ns)   --->   "%mul_ln1171_57 = mul i14 %zext_ln1171_421, i14 16361"   --->   Operation 1425 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1426 [1/1] (0.00ns)   --->   "%trunc_ln717_856 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_57, i32 1, i32 13"   --->   Operation 1426 'partselect' 'trunc_ln717_856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1427 [1/1] (0.00ns)   --->   "%sext_ln717_533 = sext i10 %mult_V_139"   --->   Operation 1427 'sext' 'sext_ln717_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln717_552 = zext i14 %sext_ln717_533"   --->   Operation 1428 'zext' 'zext_ln717_552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1429 [1/1] (0.00ns)   --->   "%shl_ln1171_44 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_164, i1 0"   --->   Operation 1429 'bitconcatenate' 'shl_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln1171_422 = zext i9 %shl_ln1171_44"   --->   Operation 1430 'zext' 'zext_ln1171_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln1171_423 = zext i9 %shl_ln1171_44"   --->   Operation 1431 'zext' 'zext_ln1171_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1432 [1/1] (1.54ns)   --->   "%sub_ln1171_414 = sub i13 %zext_ln1171_423, i13 %zext_ln717_547"   --->   Operation 1432 'sub' 'sub_ln1171_414' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [1/1] (0.00ns)   --->   "%trunc_ln717_858 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_414, i32 1, i32 12"   --->   Operation 1433 'partselect' 'trunc_ln717_858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln717_534 = sext i12 %trunc_ln717_858"   --->   Operation 1434 'sext' 'sext_ln717_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln42_307 = zext i11 %mult_V_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1435 'zext' 'zext_ln42_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln42_197 = sext i11 %trunc_ln717_859" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1436 'sext' 'sext_ln42_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln42_198 = sext i13 %trunc_ln717_860" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1437 'sext' 'sext_ln42_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1438 [1/1] (0.00ns)   --->   "%zext_ln717_554 = zext i9 %shl_ln1171_44"   --->   Operation 1438 'zext' 'zext_ln717_554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1439 [1/1] (1.48ns)   --->   "%add_ln717_157 = add i12 %zext_ln717_546, i12 %zext_ln717_554"   --->   Operation 1439 'add' 'add_ln717_157' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1440 [1/1] (0.00ns)   --->   "%mult_V_149 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_157, i32 1, i32 11"   --->   Operation 1440 'partselect' 'mult_V_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln717_555 = zext i11 %mult_V_149"   --->   Operation 1441 'zext' 'zext_ln717_555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1442 [1/1] (0.00ns)   --->   "%zext_ln717_556 = zext i12 %mult_V_150"   --->   Operation 1442 'zext' 'zext_ln717_556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1443 [1/1] (1.48ns)   --->   "%sub_ln1171_416 = sub i12 0, i12 %zext_ln717_546"   --->   Operation 1443 'sub' 'sub_ln1171_416' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln1171_81 = sext i12 %sub_ln1171_416"   --->   Operation 1444 'sext' 'sext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1445 [1/1] (1.54ns)   --->   "%sub_ln1171_417 = sub i13 %sext_ln1171_81, i13 %zext_ln1171_423"   --->   Operation 1445 'sub' 'sub_ln1171_417' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [1/1] (0.00ns)   --->   "%trunc_ln717_861 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_417, i32 1, i32 12"   --->   Operation 1446 'partselect' 'trunc_ln717_861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1447 [1/1] (5.28ns)   --->   "%mul_ln717_90 = mul i13 %zext_ln1171_418, i13 22"   --->   Operation 1447 'mul' 'mul_ln717_90' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1448 [1/1] (0.00ns)   --->   "%mult_V_153 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_90, i32 1, i32 12"   --->   Operation 1448 'partselect' 'mult_V_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln717_536 = sext i12 %trunc_ln717_862"   --->   Operation 1449 'sext' 'sext_ln717_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln717_537 = sext i12 %trunc_ln717_862"   --->   Operation 1450 'sext' 'sext_ln717_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1451 [1/1] (1.54ns)   --->   "%add_ln717_158 = add i13 %zext_ln717_547, i13 %zext_ln717_549"   --->   Operation 1451 'add' 'add_ln717_158' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1452 [1/1] (0.00ns)   --->   "%mult_V_162 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_158, i32 1, i32 12"   --->   Operation 1452 'partselect' 'mult_V_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln717_558 = zext i12 %mult_V_162"   --->   Operation 1453 'zext' 'zext_ln717_558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1454 [1/1] (1.54ns)   --->   "%sub_ln1171_418 = sub i13 0, i13 %zext_ln717_547"   --->   Operation 1454 'sub' 'sub_ln1171_418' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln1171_82 = sext i13 %sub_ln1171_418"   --->   Operation 1455 'sext' 'sext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1456 [1/1] (1.53ns)   --->   "%sub_ln1171_419 = sub i14 %sext_ln1171_82, i14 %zext_ln1171_422"   --->   Operation 1456 'sub' 'sub_ln1171_419' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1457 [1/1] (0.00ns)   --->   "%trunc_ln717_863 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_419, i32 1, i32 13"   --->   Operation 1457 'partselect' 'trunc_ln717_863' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1458 [1/1] (0.00ns)   --->   "%trunc_ln717_864 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_418, i32 1, i32 12"   --->   Operation 1458 'partselect' 'trunc_ln717_864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1459 [1/1] (1.54ns)   --->   "%add_ln717_159 = add i13 %zext_ln717_547, i13 %zext_ln1171_418"   --->   Operation 1459 'add' 'add_ln717_159' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1460 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_159, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1460 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1461 [1/1] (1.53ns)   --->   "%sub_ln717_210 = sub i14 %zext_ln1171_424, i14 %zext_ln1171_422"   --->   Operation 1461 'sub' 'sub_ln717_210' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1462 [1/1] (0.00ns)   --->   "%mult_V_184 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_210, i32 1, i32 13"   --->   Operation 1462 'partselect' 'mult_V_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln717_539 = sext i13 %mult_V_184"   --->   Operation 1463 'sext' 'sext_ln717_539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln717_559 = zext i14 %sext_ln717_539"   --->   Operation 1464 'zext' 'zext_ln717_559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1465 [1/1] (1.54ns)   --->   "%sub_ln1171_420 = sub i13 %sext_ln1171_81, i13 %zext_ln1171_418"   --->   Operation 1465 'sub' 'sub_ln1171_420' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1466 [1/1] (0.00ns)   --->   "%trunc_ln717_866 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_420, i32 1, i32 12"   --->   Operation 1466 'partselect' 'trunc_ln717_866' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1467 [1/1] (1.48ns)   --->   "%sub_ln717_211 = sub i12 %zext_ln717_546, i12 %zext_ln717_554"   --->   Operation 1467 'sub' 'sub_ln717_211' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1468 [1/1] (0.00ns)   --->   "%mult_V_187 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_211, i32 1, i32 11"   --->   Operation 1468 'partselect' 'mult_V_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln717_541 = sext i11 %mult_V_187"   --->   Operation 1469 'sext' 'sext_ln717_541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1470 [1/1] (0.00ns)   --->   "%zext_ln717_560 = zext i14 %sext_ln717_541"   --->   Operation 1470 'zext' 'zext_ln717_560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln1171_291 = sext i12 %trunc_ln717_868"   --->   Operation 1471 'sext' 'sext_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln1171_426 = zext i10 %mult_V_155"   --->   Operation 1472 'zext' 'zext_ln1171_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1473 [1/1] (1.53ns)   --->   "%sub_ln1171_421 = sub i14 %sext_ln1171_82, i14 %zext_ln1171_426"   --->   Operation 1473 'sub' 'sub_ln1171_421' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln717_869 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_421, i32 1, i32 13"   --->   Operation 1474 'partselect' 'trunc_ln717_869' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln1171_427 = zext i8 %p_read_163"   --->   Operation 1475 'zext' 'zext_ln1171_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1476 [1/1] (0.00ns)   --->   "%zext_ln1171_428 = zext i8 %p_read_163"   --->   Operation 1476 'zext' 'zext_ln1171_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln1171_431 = zext i8 %p_read_163"   --->   Operation 1477 'zext' 'zext_ln1171_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln717_542 = sext i12 %mult_V_193"   --->   Operation 1478 'sext' 'sext_ln717_542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln717_563 = zext i14 %sext_ln717_542"   --->   Operation 1479 'zext' 'zext_ln717_563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln1171_434 = zext i9 %mult_V_213"   --->   Operation 1480 'zext' 'zext_ln1171_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln1171_292 = sext i12 %trunc_ln717_871"   --->   Operation 1481 'sext' 'sext_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln717_543 = sext i13 %sub_ln1171_423"   --->   Operation 1482 'sext' 'sext_ln717_543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln717_544 = sext i12 %trunc_ln717_872"   --->   Operation 1483 'sext' 'sext_ln717_544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln42_414 = zext i12 %mult_V_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1484 'zext' 'zext_ln42_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1485 [1/1] (0.00ns)   --->   "%shl_ln1171_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_163, i5 0"   --->   Operation 1485 'bitconcatenate' 'shl_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln1171_437 = zext i13 %shl_ln1171_46"   --->   Operation 1486 'zext' 'zext_ln1171_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln1171_439 = zext i11 %shl_ln1171_47"   --->   Operation 1487 'zext' 'zext_ln1171_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1488 [1/1] (1.53ns)   --->   "%sub_ln1171_424 = sub i14 %zext_ln1171_439, i14 %zext_ln1171_437"   --->   Operation 1488 'sub' 'sub_ln1171_424' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1489 [1/1] (0.00ns)   --->   "%trunc_ln717_873 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_424, i32 1, i32 13"   --->   Operation 1489 'partselect' 'trunc_ln717_873' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln1171_293 = sext i13 %trunc_ln717_873"   --->   Operation 1490 'sext' 'sext_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln717_545 = sext i11 %trunc_ln717_875"   --->   Operation 1491 'sext' 'sext_ln717_545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln717_546 = sext i11 %trunc_ln717_875"   --->   Operation 1492 'sext' 'sext_ln717_546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln717_548 = sext i10 %trunc_ln717_877"   --->   Operation 1493 'sext' 'sext_ln717_548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1494 [1/1] (1.48ns)   --->   "%sub_ln717_214 = sub i12 %zext_ln1171_438, i12 %zext_ln1171_432"   --->   Operation 1494 'sub' 'sub_ln717_214' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1495 [1/1] (0.00ns)   --->   "%mult_V_205 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_214, i32 1, i32 11"   --->   Operation 1495 'partselect' 'mult_V_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln717_549 = sext i11 %mult_V_205"   --->   Operation 1496 'sext' 'sext_ln717_549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln717_566 = zext i14 %sext_ln717_549"   --->   Operation 1497 'zext' 'zext_ln717_566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1498 [1/1] (1.48ns)   --->   "%add_ln717_160 = add i12 %zext_ln1171_438, i12 %zext_ln1171_435"   --->   Operation 1498 'add' 'add_ln717_160' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1499 [1/1] (0.00ns)   --->   "%mult_V_208 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_160, i32 1, i32 11"   --->   Operation 1499 'partselect' 'mult_V_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln42_312 = zext i11 %mult_V_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1500 'zext' 'zext_ln42_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1501 [1/1] (1.48ns)   --->   "%sub_ln1171_574 = sub i12 %zext_ln1171_432, i12 %zext_ln1171_438"   --->   Operation 1501 'sub' 'sub_ln1171_574' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln717_879 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_574, i32 1, i32 11"   --->   Operation 1502 'partselect' 'trunc_ln717_879' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln42_313 = zext i9 %mult_V_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1503 'zext' 'zext_ln42_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln1171_440 = zext i10 %shl_ln717_58"   --->   Operation 1504 'zext' 'zext_ln1171_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln42_202 = sext i12 %trunc_ln717_881" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1505 'sext' 'sext_ln42_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1506 [1/1] (5.28ns)   --->   "%mul_ln1171_60 = mul i14 %zext_ln1171_428, i14 16361"   --->   Operation 1506 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln717_882 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_60, i32 1, i32 13"   --->   Operation 1507 'partselect' 'trunc_ln717_882' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1508 [1/1] (1.48ns)   --->   "%sub_ln717_215 = sub i12 %zext_ln1171_438, i12 %zext_ln1171_435"   --->   Operation 1508 'sub' 'sub_ln717_215' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1509 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_215, i32 1, i32 11"   --->   Operation 1509 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln717_553 = sext i11 %mult_V_225"   --->   Operation 1510 'sext' 'sext_ln717_553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln717_567 = zext i14 %sext_ln717_553"   --->   Operation 1511 'zext' 'zext_ln717_567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1512 [1/1] (1.53ns)   --->   "%sub_ln1171_429 = sub i14 %zext_ln1171_434, i14 %zext_ln1171_437"   --->   Operation 1512 'sub' 'sub_ln1171_429' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln717_884 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_429, i32 1, i32 13"   --->   Operation 1513 'partselect' 'trunc_ln717_884' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1514 [1/1] (1.53ns)   --->   "%sub_ln1171_430 = sub i14 %sext_ln717_543, i14 %zext_ln1171_434"   --->   Operation 1514 'sub' 'sub_ln1171_430' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1515 [1/1] (0.00ns)   --->   "%trunc_ln717_885 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_430, i32 1, i32 13"   --->   Operation 1515 'partselect' 'trunc_ln717_885' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln717_569 = zext i11 %mult_V_234"   --->   Operation 1516 'zext' 'zext_ln717_569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln717_570 = zext i12 %mult_V_235"   --->   Operation 1517 'zext' 'zext_ln717_570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1518 [1/1] (5.28ns)   --->   "%mul_ln1171_61 = mul i14 %zext_ln1171_428, i14 16357"   --->   Operation 1518 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln717_887 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_61, i32 1, i32 13"   --->   Operation 1519 'partselect' 'trunc_ln717_887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1520 [1/1] (1.53ns)   --->   "%sub_ln1171_432 = sub i14 %sext_ln717_543, i14 %zext_ln1171_440"   --->   Operation 1520 'sub' 'sub_ln1171_432' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1521 [1/1] (0.00ns)   --->   "%trunc_ln717_888 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_432, i32 1, i32 13"   --->   Operation 1521 'partselect' 'trunc_ln717_888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1522 [1/1] (1.53ns)   --->   "%sub_ln1171_433 = sub i14 %sext_ln717_543, i14 %zext_ln1171_428"   --->   Operation 1522 'sub' 'sub_ln1171_433' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1523 [1/1] (0.00ns)   --->   "%trunc_ln717_889 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_433, i32 1, i32 13"   --->   Operation 1523 'partselect' 'trunc_ln717_889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln1171_299 = sext i9 %trunc_ln717_890"   --->   Operation 1524 'sext' 'sext_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1525 [1/1] (1.53ns)   --->   "%sub_ln1171_435 = sub i14 %zext_ln1171_440, i14 %zext_ln1171_437"   --->   Operation 1525 'sub' 'sub_ln1171_435' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.00ns)   --->   "%trunc_ln717_891 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_435, i32 1, i32 13"   --->   Operation 1526 'partselect' 'trunc_ln717_891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln42_205 = sext i13 %trunc_ln717_891" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1527 'sext' 'sext_ln42_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln717_555 = sext i12 %trunc_ln717_892"   --->   Operation 1528 'sext' 'sext_ln717_555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1529 [1/1] (0.00ns)   --->   "%zext_ln1171_445 = zext i8 %p_read_162"   --->   Operation 1529 'zext' 'zext_ln1171_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln1171_447 = zext i8 %p_read_162"   --->   Operation 1530 'zext' 'zext_ln1171_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1531 [1/1] (1.41ns)   --->   "%sub_ln1171_575 = sub i11 %zext_ln1171_445, i11 %zext_ln1171_450"   --->   Operation 1531 'sub' 'sub_ln1171_575' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln717_894 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_575, i32 1, i32 10"   --->   Operation 1532 'partselect' 'trunc_ln717_894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln717_556 = sext i10 %trunc_ln717_894"   --->   Operation 1533 'sext' 'sext_ln717_556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln42_315 = zext i11 %mult_V_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1534 'zext' 'zext_ln42_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln1171_452 = zext i9 %mult_V_300"   --->   Operation 1535 'zext' 'zext_ln1171_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln717_557 = sext i11 %trunc_ln717_895"   --->   Operation 1536 'sext' 'sext_ln717_557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1537 [1/1] (1.41ns)   --->   "%sub_ln717_216 = sub i11 %zext_ln1171_450, i11 %zext_ln1171_445"   --->   Operation 1537 'sub' 'sub_ln717_216' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1538 [1/1] (0.00ns)   --->   "%mult_V_260 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_216, i32 1, i32 10"   --->   Operation 1538 'partselect' 'mult_V_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln717_558 = sext i10 %mult_V_260"   --->   Operation 1539 'sext' 'sext_ln717_558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln717_573 = zext i14 %sext_ln717_558"   --->   Operation 1540 'zext' 'zext_ln717_573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln42_316 = zext i12 %mult_V_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1541 'zext' 'zext_ln42_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln717_559 = sext i12 %mult_V_264"   --->   Operation 1542 'sext' 'sext_ln717_559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln717_577 = zext i14 %sext_ln717_559"   --->   Operation 1543 'zext' 'zext_ln717_577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1544 [1/1] (1.36ns)   --->   "%sub_ln1171_439 = sub i10 0, i10 %zext_ln1171_452"   --->   Operation 1544 'sub' 'sub_ln1171_439' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1545 [1/1] (0.00ns)   --->   "%trunc_ln717_898 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_439, i32 1, i32 9"   --->   Operation 1545 'partselect' 'trunc_ln717_898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln717_560 = sext i9 %trunc_ln717_898"   --->   Operation 1546 'sext' 'sext_ln717_560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln717_561 = sext i12 %mult_V_268"   --->   Operation 1547 'sext' 'sext_ln717_561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln717_578 = zext i14 %sext_ln717_561"   --->   Operation 1548 'zext' 'zext_ln717_578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln42_206 = sext i12 %trunc_ln717_900" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1549 'sext' 'sext_ln42_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln42_318 = zext i7 %mult_V_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1550 'zext' 'zext_ln42_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1171_301 = sext i13 %trunc_ln717_902"   --->   Operation 1551 'sext' 'sext_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln42_415 = zext i12 %mult_V_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1552 'zext' 'zext_ln42_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln42_209 = sext i10 %trunc_ln717_904" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1553 'sext' 'sext_ln42_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln717_563 = sext i13 %trunc_ln717_906"   --->   Operation 1554 'sext' 'sext_ln717_563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln717_580 = zext i12 %mult_V_289"   --->   Operation 1555 'zext' 'zext_ln717_580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln42_319 = zext i12 %mult_V_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1556 'zext' 'zext_ln42_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln717_581 = zext i11 %mult_V_292"   --->   Operation 1557 'zext' 'zext_ln717_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln42_210 = sext i12 %trunc_ln717_907" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1558 'sext' 'sext_ln42_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln42_320 = zext i9 %mult_V_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1559 'zext' 'zext_ln42_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1560 [1/1] (0.00ns)   --->   "%zext_ln42_321 = zext i9 %mult_V_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1560 'zext' 'zext_ln42_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln717_564 = sext i11 %mult_V_311"   --->   Operation 1561 'sext' 'sext_ln717_564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln717_582 = zext i14 %sext_ln717_564"   --->   Operation 1562 'zext' 'zext_ln717_582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln42_211 = sext i12 %trunc_ln717_909" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1563 'sext' 'sext_ln42_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln1171_455 = zext i8 %p_read_161"   --->   Operation 1564 'zext' 'zext_ln1171_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln1171_457 = zext i8 %p_read_161"   --->   Operation 1565 'zext' 'zext_ln1171_457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln717_585 = zext i11 %mult_V_374"   --->   Operation 1566 'zext' 'zext_ln717_585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1567 [1/1] (1.48ns)   --->   "%sub_ln717_220 = sub i12 %zext_ln717_586, i12 %zext_ln1171_454"   --->   Operation 1567 'sub' 'sub_ln717_220' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1568 [1/1] (0.00ns)   --->   "%mult_V_320 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_220, i32 1, i32 11"   --->   Operation 1568 'partselect' 'mult_V_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln717_565 = sext i11 %mult_V_320"   --->   Operation 1569 'sext' 'sext_ln717_565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln717_587 = zext i14 %sext_ln717_565"   --->   Operation 1570 'zext' 'zext_ln717_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln717_588 = zext i11 %mult_V_321"   --->   Operation 1571 'zext' 'zext_ln717_588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln42_416 = zext i11 %mult_V_321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1572 'zext' 'zext_ln42_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln717_567 = sext i8 %trunc_ln717_911"   --->   Operation 1573 'sext' 'sext_ln717_567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1574 [1/1] (1.48ns)   --->   "%add_ln717_167 = add i12 %zext_ln717_586, i12 %zext_ln1171_454"   --->   Operation 1574 'add' 'add_ln717_167' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1575 [1/1] (0.00ns)   --->   "%mult_V_324 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_167, i32 1, i32 11"   --->   Operation 1575 'partselect' 'mult_V_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln42_322 = zext i11 %mult_V_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1576 'zext' 'zext_ln42_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1577 [1/1] (5.28ns)   --->   "%mul_ln1171_65 = mul i14 %zext_ln1171_457, i14 16359"   --->   Operation 1577 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1578 [1/1] (0.00ns)   --->   "%trunc_ln717_912 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_65, i32 1, i32 13"   --->   Operation 1578 'partselect' 'trunc_ln717_912' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln42_323 = zext i7 %mult_V_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1579 'zext' 'zext_ln42_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1580 [1/1] (0.00ns)   --->   "%mult_V_328 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_161, i2 0"   --->   Operation 1580 'bitconcatenate' 'mult_V_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln717_590 = zext i10 %mult_V_328"   --->   Operation 1581 'zext' 'zext_ln717_590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln717_591 = zext i10 %mult_V_328"   --->   Operation 1582 'zext' 'zext_ln717_591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln42_324 = zext i10 %mult_V_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1583 'zext' 'zext_ln42_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln717_569 = sext i12 %mult_V_330"   --->   Operation 1584 'sext' 'sext_ln717_569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1585 [1/1] (0.00ns)   --->   "%zext_ln717_593 = zext i14 %sext_ln717_569"   --->   Operation 1585 'zext' 'zext_ln717_593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1586 [1/1] (1.54ns)   --->   "%add_ln717_170 = add i13 %zext_ln717_592, i13 %zext_ln717_591"   --->   Operation 1586 'add' 'add_ln717_170' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1587 [1/1] (0.00ns)   --->   "%mult_V_333 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_170, i32 1, i32 12"   --->   Operation 1587 'partselect' 'mult_V_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln42_325 = zext i12 %mult_V_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1588 'zext' 'zext_ln42_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln717_597 = zext i12 %mult_V_337"   --->   Operation 1589 'zext' 'zext_ln717_597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1590 [1/1] (0.00ns)   --->   "%zext_ln717_598 = zext i12 %mult_V_340"   --->   Operation 1590 'zext' 'zext_ln717_598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln717_571 = sext i12 %trunc_ln717_915"   --->   Operation 1591 'sext' 'sext_ln717_571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln717_599 = zext i12 %mult_V_342"   --->   Operation 1592 'zext' 'zext_ln717_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln42_326 = zext i12 %mult_V_342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1593 'zext' 'zext_ln42_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1594 [1/1] (5.28ns)   --->   "%mul_ln1171_67 = mul i14 %zext_ln1171_457, i14 16363"   --->   Operation 1594 'mul' 'mul_ln1171_67' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln717_916 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_67, i32 1, i32 13"   --->   Operation 1595 'partselect' 'trunc_ln717_916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1596 [1/1] (1.41ns)   --->   "%sub_ln717_222 = sub i11 %zext_ln717_590, i11 %zext_ln1171_455"   --->   Operation 1596 'sub' 'sub_ln717_222' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1597 [1/1] (0.00ns)   --->   "%mult_V_346 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_222, i32 1, i32 10"   --->   Operation 1597 'partselect' 'mult_V_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln717_573 = sext i10 %mult_V_346"   --->   Operation 1598 'sext' 'sext_ln717_573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln717_600 = zext i14 %sext_ln717_573"   --->   Operation 1599 'zext' 'zext_ln717_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln42_327 = zext i12 %mult_V_349" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1600 'zext' 'zext_ln42_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln42_212 = sext i11 %trunc_ln717_918" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1601 'sext' 'sext_ln42_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln42_213 = sext i11 %trunc_ln717_918" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1602 'sext' 'sext_ln42_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1603 [1/1] (1.54ns)   --->   "%sub_ln1171_452 = sub i13 %zext_ln717_591, i13 %zext_ln717_592"   --->   Operation 1603 'sub' 'sub_ln1171_452' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln717_919 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_452, i32 1, i32 12"   --->   Operation 1604 'partselect' 'trunc_ln717_919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln42_214 = sext i12 %trunc_ln717_919" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1605 'sext' 'sext_ln42_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln717_601 = zext i12 %mult_V_360"   --->   Operation 1606 'zext' 'zext_ln717_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1607 [1/1] (1.48ns)   --->   "%sub_ln717_223 = sub i12 %zext_ln717_586, i12 %zext_ln717_595"   --->   Operation 1607 'sub' 'sub_ln717_223' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1608 [1/1] (0.00ns)   --->   "%mult_V_366 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_223, i32 1, i32 11"   --->   Operation 1608 'partselect' 'mult_V_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln717_574 = sext i11 %mult_V_366"   --->   Operation 1609 'sext' 'sext_ln717_574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln717_602 = zext i14 %sext_ln717_574"   --->   Operation 1610 'zext' 'zext_ln717_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1611 [1/1] (1.41ns)   --->   "%sub_ln1171_453 = sub i11 0, i11 %zext_ln717_590"   --->   Operation 1611 'sub' 'sub_ln1171_453' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln1171_88 = sext i11 %sub_ln1171_453"   --->   Operation 1612 'sext' 'sext_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1613 [1/1] (1.48ns)   --->   "%sub_ln1171_454 = sub i12 %sext_ln1171_88, i12 %zext_ln1171_454"   --->   Operation 1613 'sub' 'sub_ln1171_454' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1614 [1/1] (0.00ns)   --->   "%trunc_ln717_921 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_454, i32 1, i32 11"   --->   Operation 1614 'partselect' 'trunc_ln717_921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1615 [1/1] (0.00ns)   --->   "%shl_ln717_61 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_161, i5 0"   --->   Operation 1615 'bitconcatenate' 'shl_ln717_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1616 [1/1] (0.00ns)   --->   "%zext_ln717_603 = zext i13 %shl_ln717_61"   --->   Operation 1616 'zext' 'zext_ln717_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1617 [1/1] (1.53ns)   --->   "%sub_ln717_224 = sub i14 %zext_ln717_603, i14 %zext_ln717_585"   --->   Operation 1617 'sub' 'sub_ln717_224' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns)   --->   "%mult_V_368 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_224, i32 1, i32 13"   --->   Operation 1618 'partselect' 'mult_V_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln717_576 = sext i13 %mult_V_368"   --->   Operation 1619 'sext' 'sext_ln717_576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1620 [1/1] (0.00ns)   --->   "%zext_ln717_604 = zext i14 %sext_ln717_576"   --->   Operation 1620 'zext' 'zext_ln717_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln717_578 = sext i9 %trunc_ln717_923"   --->   Operation 1621 'sext' 'sext_ln717_578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln717_579 = sext i9 %trunc_ln717_923"   --->   Operation 1622 'sext' 'sext_ln717_579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1623 [1/1] (1.53ns)   --->   "%sub_ln1171_456 = sub i14 %zext_ln717_585, i14 %zext_ln717_603"   --->   Operation 1623 'sub' 'sub_ln1171_456' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln717_924 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_456, i32 1, i32 13"   --->   Operation 1624 'partselect' 'trunc_ln717_924' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln42_215 = sext i13 %trunc_ln717_924" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1625 'sext' 'sext_ln42_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1626 [1/1] (1.54ns)   --->   "%sub_ln1171_457 = sub i13 0, i13 %zext_ln717_592"   --->   Operation 1626 'sub' 'sub_ln1171_457' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln1171_89 = sext i13 %sub_ln1171_457"   --->   Operation 1627 'sext' 'sext_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1628 [1/1] (1.53ns)   --->   "%sub_ln1171_458 = sub i14 %sext_ln1171_89, i14 %zext_ln1171_457"   --->   Operation 1628 'sub' 'sub_ln1171_458' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1629 [1/1] (0.00ns)   --->   "%trunc_ln717_925 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_458, i32 1, i32 13"   --->   Operation 1629 'partselect' 'trunc_ln717_925' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln42_330 = zext i8 %p_read_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1630 'zext' 'zext_ln42_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln1171_304 = sext i10 %trunc_ln717_926"   --->   Operation 1631 'sext' 'sext_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln717_580 = sext i13 %sub_ln1171_459"   --->   Operation 1632 'sext' 'sext_ln717_580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln717_581 = sext i12 %trunc_ln717_927"   --->   Operation 1633 'sext' 'sext_ln717_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln42_218 = sext i8 %trunc_ln717_928" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1634 'sext' 'sext_ln42_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln717_582 = sext i10 %mult_V_391"   --->   Operation 1635 'sext' 'sext_ln717_582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1636 [1/1] (0.00ns)   --->   "%zext_ln717_607 = zext i14 %sext_ln717_582"   --->   Operation 1636 'zext' 'zext_ln717_607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1637 [1/1] (5.28ns)   --->   "%mul_ln1171_68 = mul i14 %zext_ln42_330, i14 16363"   --->   Operation 1637 'mul' 'mul_ln1171_68' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1638 [1/1] (0.00ns)   --->   "%trunc_ln717_930 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_68, i32 1, i32 13"   --->   Operation 1638 'partselect' 'trunc_ln717_930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln1171_306 = sext i12 %trunc_ln717_931"   --->   Operation 1639 'sext' 'sext_ln1171_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1640 [1/1] (0.00ns)   --->   "%zext_ln1171_463 = zext i9 %mult_V_387"   --->   Operation 1640 'zext' 'zext_ln1171_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln1171_307 = sext i12 %trunc_ln717_932"   --->   Operation 1641 'sext' 'sext_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln717_583 = sext i11 %trunc_ln717_933"   --->   Operation 1642 'sext' 'sext_ln717_583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln717_584 = sext i11 %trunc_ln717_933"   --->   Operation 1643 'sext' 'sext_ln717_584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln717_610 = zext i12 %mult_V_401"   --->   Operation 1644 'zext' 'zext_ln717_610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln717_611 = zext i11 %mult_V_409"   --->   Operation 1645 'zext' 'zext_ln717_611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln717_585 = sext i12 %mult_V_413"   --->   Operation 1646 'sext' 'sext_ln717_585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln717_612 = zext i14 %sext_ln717_585"   --->   Operation 1647 'zext' 'zext_ln717_612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1648 [1/1] (5.28ns)   --->   "%mul_ln1171_70 = mul i14 %zext_ln42_330, i14 16361"   --->   Operation 1648 'mul' 'mul_ln1171_70' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1649 [1/1] (0.00ns)   --->   "%trunc_ln717_935 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_70, i32 1, i32 13"   --->   Operation 1649 'partselect' 'trunc_ln717_935' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1650 [1/1] (5.28ns)   --->   "%mul_ln1171_71 = mul i14 %zext_ln42_330, i14 16359"   --->   Operation 1650 'mul' 'mul_ln1171_71' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.00ns)   --->   "%trunc_ln717_936 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_71, i32 1, i32 13"   --->   Operation 1651 'partselect' 'trunc_ln717_936' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1652 [1/1] (5.28ns)   --->   "%mul_ln1171_72 = mul i14 %zext_ln42_330, i14 16365"   --->   Operation 1652 'mul' 'mul_ln1171_72' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1653 [1/1] (0.00ns)   --->   "%trunc_ln717_937 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_72, i32 1, i32 13"   --->   Operation 1653 'partselect' 'trunc_ln717_937' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1654 [1/1] (1.36ns)   --->   "%sub_ln1171_463 = sub i10 0, i10 %zext_ln1171_463"   --->   Operation 1654 'sub' 'sub_ln1171_463' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln717_938 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_463, i32 1, i32 9"   --->   Operation 1655 'partselect' 'trunc_ln717_938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1656 [1/1] (5.28ns)   --->   "%mul_ln1171_73 = mul i14 %zext_ln42_330, i14 16358"   --->   Operation 1656 'mul' 'mul_ln1171_73' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1657 [1/1] (0.00ns)   --->   "%trunc_ln717_940 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_73, i32 1, i32 13"   --->   Operation 1657 'partselect' 'trunc_ln717_940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln1171_310 = sext i12 %trunc_ln717_941"   --->   Operation 1658 'sext' 'sext_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1659 [1/1] (1.53ns)   --->   "%sub_ln1171_466 = sub i14 %sext_ln717_580, i14 %zext_ln42_330"   --->   Operation 1659 'sub' 'sub_ln1171_466' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1660 [1/1] (0.00ns)   --->   "%trunc_ln717_942 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_466, i32 1, i32 13"   --->   Operation 1660 'partselect' 'trunc_ln717_942' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1661 [1/1] (0.00ns)   --->   "%sext_ln42_223 = sext i13 %trunc_ln717_942" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1661 'sext' 'sext_ln42_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln1171_465 = zext i10 %mult_V_394"   --->   Operation 1662 'zext' 'zext_ln1171_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1663 [1/1] (1.53ns)   --->   "%sub_ln1171_467 = sub i14 %sext_ln717_580, i14 %zext_ln1171_465"   --->   Operation 1663 'sub' 'sub_ln1171_467' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1664 [1/1] (0.00ns)   --->   "%trunc_ln717_943 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_467, i32 1, i32 13"   --->   Operation 1664 'partselect' 'trunc_ln717_943' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln1171_311 = sext i13 %trunc_ln717_943"   --->   Operation 1665 'sext' 'sext_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln717_587 = sext i12 %trunc_ln717_944"   --->   Operation 1666 'sext' 'sext_ln717_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln717_588 = sext i12 %trunc_ln717_944"   --->   Operation 1667 'sext' 'sext_ln717_588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1668 [1/1] (0.00ns)   --->   "%shl_ln717_62 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_160, i5 0"   --->   Operation 1668 'bitconcatenate' 'shl_ln717_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln717_613 = zext i13 %shl_ln717_62"   --->   Operation 1669 'zext' 'zext_ln717_613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1670 [1/1] (0.00ns)   --->   "%zext_ln717_614 = zext i11 %shl_ln1171_50"   --->   Operation 1670 'zext' 'zext_ln717_614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1671 [1/1] (1.53ns)   --->   "%sub_ln717_227 = sub i14 %zext_ln717_613, i14 %zext_ln717_614"   --->   Operation 1671 'sub' 'sub_ln717_227' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1672 [1/1] (0.00ns)   --->   "%mult_V_444 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_227, i32 1, i32 13"   --->   Operation 1672 'partselect' 'mult_V_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1673 [1/1] (0.00ns)   --->   "%sext_ln717_589 = sext i13 %mult_V_444"   --->   Operation 1673 'sext' 'sext_ln717_589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1674 [1/1] (0.00ns)   --->   "%zext_ln717_615 = zext i14 %sext_ln717_589"   --->   Operation 1674 'zext' 'zext_ln717_615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln717_590 = sext i12 %mult_V_447"   --->   Operation 1675 'sext' 'sext_ln717_590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1676 [1/1] (0.00ns)   --->   "%zext_ln717_616 = zext i14 %sext_ln717_590"   --->   Operation 1676 'zext' 'zext_ln717_616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln1171_467 = zext i8 %p_read_159"   --->   Operation 1677 'zext' 'zext_ln1171_467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln717_619 = zext i9 %mult_V_453"   --->   Operation 1678 'zext' 'zext_ln717_619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1679 [1/1] (1.48ns)   --->   "%sub_ln717_229 = sub i12 %zext_ln717_617, i12 %zext_ln717_619"   --->   Operation 1679 'sub' 'sub_ln717_229' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1680 [1/1] (0.00ns)   --->   "%mult_V_448 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_229, i32 1, i32 11"   --->   Operation 1680 'partselect' 'mult_V_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln717_591 = sext i11 %mult_V_448"   --->   Operation 1681 'sext' 'sext_ln717_591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln717_620 = zext i14 %sext_ln717_591"   --->   Operation 1682 'zext' 'zext_ln717_620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln717_621 = zext i11 %mult_V_449"   --->   Operation 1683 'zext' 'zext_ln717_621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1684 [1/1] (0.00ns)   --->   "%zext_ln42_338 = zext i11 %mult_V_449" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1684 'zext' 'zext_ln42_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln717_622 = zext i12 %mult_V_451"   --->   Operation 1685 'zext' 'zext_ln717_622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln42_339 = zext i12 %mult_V_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1686 'zext' 'zext_ln42_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln42_224 = sext i12 %trunc_ln717_948" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1687 'sext' 'sext_ln42_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln42_225 = sext i12 %trunc_ln717_948" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1688 'sext' 'sext_ln42_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln1171_471 = zext i9 %mult_V_453"   --->   Operation 1689 'zext' 'zext_ln1171_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln717_592 = sext i12 %trunc_ln717_949"   --->   Operation 1690 'sext' 'sext_ln717_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln717_623 = zext i10 %shl_ln717_63"   --->   Operation 1691 'zext' 'zext_ln717_623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln717_624 = zext i10 %shl_ln717_63"   --->   Operation 1692 'zext' 'zext_ln717_624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln717_626 = zext i11 %mult_V_456"   --->   Operation 1693 'zext' 'zext_ln717_626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln42_342 = zext i11 %mult_V_456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1694 'zext' 'zext_ln42_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln42_343 = zext i11 %mult_V_458" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1695 'zext' 'zext_ln42_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln42_227 = sext i11 %trunc_ln717_950" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1696 'sext' 'sext_ln42_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln717_593 = sext i10 %mult_V_463"   --->   Operation 1697 'sext' 'sext_ln717_593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln717_627 = zext i14 %sext_ln717_593"   --->   Operation 1698 'zext' 'zext_ln717_627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1699 [1/1] (5.28ns)   --->   "%mul_ln1171_74 = mul i14 %zext_ln1171_467, i14 16361"   --->   Operation 1699 'mul' 'mul_ln1171_74' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1700 [1/1] (0.00ns)   --->   "%trunc_ln717_952 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_74, i32 1, i32 13"   --->   Operation 1700 'partselect' 'trunc_ln717_952' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1701 [1/1] (0.00ns)   --->   "%zext_ln717_628 = zext i12 %mult_V_467"   --->   Operation 1701 'zext' 'zext_ln717_628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln42_344 = zext i12 %mult_V_467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1702 'zext' 'zext_ln42_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln717_595 = sext i12 %trunc_ln717_953"   --->   Operation 1703 'sext' 'sext_ln717_595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1704 [1/1] (1.48ns)   --->   "%sub_ln1171_471 = sub i12 %zext_ln717_619, i12 %zext_ln717_617"   --->   Operation 1704 'sub' 'sub_ln1171_471' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1705 [1/1] (0.00ns)   --->   "%trunc_ln717_955 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_471, i32 1, i32 11"   --->   Operation 1705 'partselect' 'trunc_ln717_955' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln717_598 = sext i11 %mult_V_474"   --->   Operation 1706 'sext' 'sext_ln717_598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln717_631 = zext i14 %sext_ln717_598"   --->   Operation 1707 'zext' 'zext_ln717_631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln717_632 = zext i12 %mult_V_475"   --->   Operation 1708 'zext' 'zext_ln717_632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln717_599 = sext i12 %mult_V_480"   --->   Operation 1709 'sext' 'sext_ln717_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln717_633 = zext i14 %sext_ln717_599"   --->   Operation 1710 'zext' 'zext_ln717_633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1711 [1/1] (1.36ns)   --->   "%sub_ln1171_472 = sub i10 0, i10 %zext_ln1171_471"   --->   Operation 1711 'sub' 'sub_ln1171_472' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1712 [1/1] (0.00ns)   --->   "%trunc_ln717_958 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_472, i32 1, i32 9"   --->   Operation 1712 'partselect' 'trunc_ln717_958' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln717_600 = sext i9 %trunc_ln717_958"   --->   Operation 1713 'sext' 'sext_ln717_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln42_345 = zext i11 %mult_V_487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1714 'zext' 'zext_ln42_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1715 [1/1] (5.28ns)   --->   "%mul_ln1171_76 = mul i14 %zext_ln1171_467, i14 16363"   --->   Operation 1715 'mul' 'mul_ln1171_76' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1716 [1/1] (0.00ns)   --->   "%trunc_ln717_959 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_76, i32 1, i32 13"   --->   Operation 1716 'partselect' 'trunc_ln717_959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1717 [1/1] (5.28ns)   --->   "%mul_ln1171_77 = mul i14 %zext_ln1171_467, i14 16358"   --->   Operation 1717 'mul' 'mul_ln1171_77' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1718 [1/1] (0.00ns)   --->   "%trunc_ln717_960 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_77, i32 1, i32 13"   --->   Operation 1718 'partselect' 'trunc_ln717_960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1719 [1/1] (1.54ns)   --->   "%sub_ln717_234 = sub i13 %zext_ln717_629, i13 %zext_ln717_624"   --->   Operation 1719 'sub' 'sub_ln717_234' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1720 [1/1] (0.00ns)   --->   "%mult_V_494 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_234, i32 1, i32 12"   --->   Operation 1720 'partselect' 'mult_V_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln717_601 = sext i12 %mult_V_494"   --->   Operation 1721 'sext' 'sext_ln717_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1722 [1/1] (0.00ns)   --->   "%zext_ln717_634 = zext i14 %sext_ln717_601"   --->   Operation 1722 'zext' 'zext_ln717_634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln42_346 = zext i12 %mult_V_495" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1723 'zext' 'zext_ln42_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1724 [1/1] (1.54ns)   --->   "%sub_ln1171_473 = sub i13 %zext_ln717_624, i13 %zext_ln717_629"   --->   Operation 1724 'sub' 'sub_ln1171_473' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1725 [1/1] (0.00ns)   --->   "%trunc_ln717_962 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_473, i32 1, i32 12"   --->   Operation 1725 'partselect' 'trunc_ln717_962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1726 [1/1] (0.00ns)   --->   "%shl_ln717_65 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_159, i5 0"   --->   Operation 1726 'bitconcatenate' 'shl_ln717_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln717_635 = zext i13 %shl_ln717_65"   --->   Operation 1727 'zext' 'zext_ln717_635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1728 [1/1] (1.53ns)   --->   "%sub_ln717_235 = sub i14 %zext_ln717_635, i14 %zext_ln717_623"   --->   Operation 1728 'sub' 'sub_ln717_235' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1729 [1/1] (0.00ns)   --->   "%mult_V_502 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_235, i32 1, i32 13"   --->   Operation 1729 'partselect' 'mult_V_502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln717_602 = sext i13 %mult_V_502"   --->   Operation 1730 'sext' 'sext_ln717_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln717_636 = zext i14 %sext_ln717_602"   --->   Operation 1731 'zext' 'zext_ln717_636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln717_603 = sext i12 %trunc_ln717_964"   --->   Operation 1732 'sext' 'sext_ln717_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1733 [1/1] (1.54ns)   --->   "%add_ln717_175 = add i13 %zext_ln717_629, i13 %zext_ln717_624"   --->   Operation 1733 'add' 'add_ln717_175' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1734 [1/1] (0.00ns)   --->   "%mult_V_504 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_175, i32 1, i32 12"   --->   Operation 1734 'partselect' 'mult_V_504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln717_637 = zext i12 %mult_V_504"   --->   Operation 1735 'zext' 'zext_ln717_637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln42_347 = zext i12 %mult_V_504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1736 'zext' 'zext_ln42_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln717_604 = sext i11 %trunc_ln717_965"   --->   Operation 1737 'sext' 'sext_ln717_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1738 [1/1] (0.00ns)   --->   "%zext_ln42_348 = zext i12 %mult_V_511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1738 'zext' 'zext_ln42_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln1171_314 = sext i13 %trunc_ln717_967"   --->   Operation 1739 'sext' 'sext_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln1171_315 = sext i13 %trunc_ln717_968"   --->   Operation 1740 'sext' 'sext_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln1171_316 = sext i13 %trunc_ln717_969"   --->   Operation 1741 'sext' 'sext_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1742 [1/1] (0.00ns)   --->   "%zext_ln717_638 = zext i12 %mult_V_518"   --->   Operation 1742 'zext' 'zext_ln717_638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln1171_317 = sext i11 %trunc_ln717_971"   --->   Operation 1743 'sext' 'sext_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln1171_318 = sext i12 %trunc_ln717_972"   --->   Operation 1744 'sext' 'sext_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1745 [1/1] (0.00ns)   --->   "%sext_ln717_606 = sext i12 %trunc_ln717_973"   --->   Operation 1745 'sext' 'sext_ln717_606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln717_639 = zext i12 %mult_V_525"   --->   Operation 1746 'zext' 'zext_ln717_639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln717_640 = zext i10 %mult_V_527"   --->   Operation 1747 'zext' 'zext_ln717_640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1748 [1/1] (0.00ns)   --->   "%zext_ln42_349 = zext i10 %mult_V_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1748 'zext' 'zext_ln42_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln717_641 = zext i12 %mult_V_531"   --->   Operation 1749 'zext' 'zext_ln717_641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln717_607 = sext i12 %trunc_ln717_975"   --->   Operation 1750 'sext' 'sext_ln717_607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln717_609 = sext i12 %mult_V_535"   --->   Operation 1751 'sext' 'sext_ln717_609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln717_643 = zext i14 %sext_ln717_609"   --->   Operation 1752 'zext' 'zext_ln717_643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1753 [1/1] (0.00ns)   --->   "%zext_ln717_644 = zext i11 %mult_V_545"   --->   Operation 1753 'zext' 'zext_ln717_644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln42_352 = zext i12 %mult_V_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1754 'zext' 'zext_ln42_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln42_230 = sext i12 %trunc_ln717_981" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1755 'sext' 'sext_ln42_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1756 [1/1] (0.00ns)   --->   "%zext_ln717_645 = zext i11 %mult_V_555"   --->   Operation 1756 'zext' 'zext_ln717_645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln42_231 = sext i10 %trunc_ln717_982" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1757 'sext' 'sext_ln42_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln42_232 = sext i13 %trunc_ln717_984" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1758 'sext' 'sext_ln42_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln717_613 = sext i12 %trunc_ln717_985"   --->   Operation 1759 'sext' 'sext_ln717_613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln717_649 = zext i12 %mult_V_573"   --->   Operation 1760 'zext' 'zext_ln717_649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln1171_323 = sext i11 %trunc_ln717_987"   --->   Operation 1761 'sext' 'sext_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1762 [1/1] (0.00ns)   --->   "%sext_ln1171_324 = sext i11 %trunc_ln717_987"   --->   Operation 1762 'sext' 'sext_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln1171_326 = sext i10 %trunc_ln717_988"   --->   Operation 1763 'sext' 'sext_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln42_233 = sext i12 %trunc_ln717_989" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1764 'sext' 'sext_ln42_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln717_650 = zext i12 %mult_V_581"   --->   Operation 1765 'zext' 'zext_ln717_650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln1171_327 = sext i13 %trunc_ln717_990"   --->   Operation 1766 'sext' 'sext_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln1171_328 = sext i12 %trunc_ln717_991"   --->   Operation 1767 'sext' 'sext_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln1171_329 = sext i12 %trunc_ln717_991"   --->   Operation 1768 'sext' 'sext_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln42_235 = sext i11 %trunc_ln717_992" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1769 'sext' 'sext_ln42_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln717_615 = sext i13 %trunc_ln717_994"   --->   Operation 1770 'sext' 'sext_ln717_615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln717_651 = zext i12 %mult_V_591"   --->   Operation 1771 'zext' 'zext_ln717_651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1772 [1/1] (0.00ns)   --->   "%zext_ln42_353 = zext i12 %mult_V_591" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1772 'zext' 'zext_ln42_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln717_616 = sext i11 %trunc_ln717_995"   --->   Operation 1773 'sext' 'sext_ln717_616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln717_617 = sext i11 %trunc_ln717_995"   --->   Operation 1774 'sext' 'sext_ln717_617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln717_618 = sext i12 %mult_V_596"   --->   Operation 1775 'sext' 'sext_ln717_618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln717_654 = zext i14 %sext_ln717_618"   --->   Operation 1776 'zext' 'zext_ln717_654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln1171_330 = sext i12 %trunc_ln717_997"   --->   Operation 1777 'sext' 'sext_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1778 [1/1] (1.30ns)   --->   "%sub_ln1171_497 = sub i9 0, i9 %zext_ln1171_489"   --->   Operation 1778 'sub' 'sub_ln1171_497' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1779 [1/1] (0.00ns)   --->   "%trunc_ln717_998 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_497, i32 1, i32 8"   --->   Operation 1779 'partselect' 'trunc_ln717_998' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1780 [1/1] (0.00ns)   --->   "%zext_ln42_355 = zext i12 %mult_V_608" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1780 'zext' 'zext_ln42_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln42_236 = sext i13 %trunc_ln717_999" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1781 'sext' 'sext_ln42_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln42_237 = sext i13 %trunc_ln717_1000" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1782 'sext' 'sext_ln42_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln717_620 = sext i11 %mult_V_623"   --->   Operation 1783 'sext' 'sext_ln717_620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln717_655 = zext i14 %sext_ln717_620"   --->   Operation 1784 'zext' 'zext_ln717_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1785 [1/1] (0.00ns)   --->   "%zext_ln42_356 = zext i11 %mult_V_624" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1785 'zext' 'zext_ln42_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln1171_331 = sext i13 %trunc_ln717_1002"   --->   Operation 1786 'sext' 'sext_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln1171_332 = sext i9 %trunc_ln717_1003"   --->   Operation 1787 'sext' 'sext_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln717_621 = sext i13 %trunc_ln717_1004"   --->   Operation 1788 'sext' 'sext_ln717_621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln717_656 = zext i12 %mult_V_632"   --->   Operation 1789 'zext' 'zext_ln717_656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln717_622 = sext i13 %trunc_ln717_1005"   --->   Operation 1790 'sext' 'sext_ln717_622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1791 [1/1] (0.00ns)   --->   "%zext_ln717_657 = zext i8 %p_read_156"   --->   Operation 1791 'zext' 'zext_ln717_657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1792 [1/1] (0.00ns)   --->   "%zext_ln717_660 = zext i8 %p_read_156"   --->   Operation 1792 'zext' 'zext_ln717_660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln42_357 = zext i7 %mult_V_640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1793 'zext' 'zext_ln42_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln717_624 = sext i11 %trunc_ln717_1007"   --->   Operation 1794 'sext' 'sext_ln717_624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln717_662 = zext i11 %mult_V_643"   --->   Operation 1795 'zext' 'zext_ln717_662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1796 [1/1] (0.00ns)   --->   "%zext_ln42_358 = zext i11 %mult_V_643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1796 'zext' 'zext_ln42_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1797 [1/1] (0.00ns)   --->   "%zext_ln717_663 = zext i10 %shl_ln717_66"   --->   Operation 1797 'zext' 'zext_ln717_663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1798 [1/1] (1.41ns)   --->   "%add_ln717_183 = add i11 %zext_ln717_665, i11 %zext_ln717_660"   --->   Operation 1798 'add' 'add_ln717_183' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1799 [1/1] (0.00ns)   --->   "%mult_V_644 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_183, i32 1, i32 10"   --->   Operation 1799 'partselect' 'mult_V_644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln42_359 = zext i10 %mult_V_644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1800 'zext' 'zext_ln42_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1801 [1/1] (0.00ns)   --->   "%sext_ln1171_334 = sext i12 %trunc_ln717_1008"   --->   Operation 1801 'sext' 'sext_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln717_627 = sext i12 %trunc_ln717_1010"   --->   Operation 1802 'sext' 'sext_ln717_627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln717_628 = sext i12 %mult_V_650"   --->   Operation 1803 'sext' 'sext_ln717_628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln717_666 = zext i14 %sext_ln717_628"   --->   Operation 1804 'zext' 'zext_ln717_666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln717_629 = sext i11 %mult_V_651"   --->   Operation 1805 'sext' 'sext_ln717_629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1806 [1/1] (0.00ns)   --->   "%zext_ln717_667 = zext i14 %sext_ln717_629"   --->   Operation 1806 'zext' 'zext_ln717_667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln42_361 = zext i9 %mult_V_652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1807 'zext' 'zext_ln42_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln42_238 = sext i13 %trunc_ln717_1013" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1808 'sext' 'sext_ln42_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1809 [1/1] (0.00ns)   --->   "%shl_ln717_67 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_156, i5 0"   --->   Operation 1809 'bitconcatenate' 'shl_ln717_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1810 [1/1] (0.00ns)   --->   "%zext_ln717_668 = zext i13 %shl_ln717_67"   --->   Operation 1810 'zext' 'zext_ln717_668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1811 [1/1] (1.53ns)   --->   "%sub_ln717_242 = sub i14 %zext_ln717_668, i14 %zext_ln717_663"   --->   Operation 1811 'sub' 'sub_ln717_242' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1812 [1/1] (0.00ns)   --->   "%mult_V_657 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_242, i32 1, i32 13"   --->   Operation 1812 'partselect' 'mult_V_657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln717_630 = sext i13 %mult_V_657"   --->   Operation 1813 'sext' 'sext_ln717_630' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1814 [1/1] (0.00ns)   --->   "%zext_ln717_669 = zext i14 %sext_ln717_630"   --->   Operation 1814 'zext' 'zext_ln717_669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1815 [1/1] (0.00ns)   --->   "%sext_ln717_631 = sext i12 %trunc_ln717_1015"   --->   Operation 1815 'sext' 'sext_ln717_631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln42_362 = zext i12 %mult_V_661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1816 'zext' 'zext_ln42_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1817 [1/1] (0.00ns)   --->   "%zext_ln42_363 = zext i11 %mult_V_663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1817 'zext' 'zext_ln42_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln717_632 = sext i11 %trunc_ln717_1016"   --->   Operation 1818 'sext' 'sext_ln717_632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln717_671 = zext i12 %mult_V_672"   --->   Operation 1819 'zext' 'zext_ln717_671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1820 [1/1] (1.53ns)   --->   "%sub_ln717_243 = sub i14 %zext_ln717_668, i14 %zext_ln717_662"   --->   Operation 1820 'sub' 'sub_ln717_243' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1821 [1/1] (0.00ns)   --->   "%mult_V_673 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_243, i32 1, i32 13"   --->   Operation 1821 'partselect' 'mult_V_673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [1/1] (1.41ns)   --->   "%sub_ln1171_588 = sub i11 %zext_ln717_660, i11 %zext_ln717_665"   --->   Operation 1822 'sub' 'sub_ln1171_588' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1823 [1/1] (0.00ns)   --->   "%trunc_ln717_1018 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_588, i32 1, i32 10"   --->   Operation 1823 'partselect' 'trunc_ln717_1018' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln42_239 = sext i10 %trunc_ln717_1018" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1824 'sext' 'sext_ln42_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln717_634 = sext i12 %mult_V_682"   --->   Operation 1825 'sext' 'sext_ln717_634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1826 [1/1] (0.00ns)   --->   "%zext_ln717_673 = zext i14 %sext_ln717_634"   --->   Operation 1826 'zext' 'zext_ln717_673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln717_635 = sext i12 %trunc_ln717_1020"   --->   Operation 1827 'sext' 'sext_ln717_635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1828 [1/1] (1.41ns)   --->   "%sub_ln717_245 = sub i11 %zext_ln717_665, i11 %zext_ln717_660"   --->   Operation 1828 'sub' 'sub_ln717_245' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1829 [1/1] (0.00ns)   --->   "%mult_V_686 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_245, i32 1, i32 10"   --->   Operation 1829 'partselect' 'mult_V_686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln717_636 = sext i10 %mult_V_686"   --->   Operation 1830 'sext' 'sext_ln717_636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln717_674 = zext i14 %sext_ln717_636"   --->   Operation 1831 'zext' 'zext_ln717_674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1832 [1/1] (5.28ns)   --->   "%mul_ln1171_87 = mul i14 %zext_ln717_657, i14 16362"   --->   Operation 1832 'mul' 'mul_ln1171_87' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1833 [1/1] (0.00ns)   --->   "%trunc_ln717_1022 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_87, i32 1, i32 13"   --->   Operation 1833 'partselect' 'trunc_ln717_1022' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln1171_336 = sext i12 %trunc_ln717_1023"   --->   Operation 1834 'sext' 'sext_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln42_240 = sext i8 %trunc_ln717_1024" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1835 'sext' 'sext_ln42_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln42_242 = sext i11 %trunc_ln717_1026" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1836 'sext' 'sext_ln42_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln717_677 = zext i12 %mult_V_704"   --->   Operation 1837 'zext' 'zext_ln717_677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln1171_338 = sext i10 %trunc_ln717_1028"   --->   Operation 1838 'sext' 'sext_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln1171_339 = sext i10 %trunc_ln717_1028"   --->   Operation 1839 'sext' 'sext_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln717_638 = sext i12 %trunc_ln717_1029"   --->   Operation 1840 'sext' 'sext_ln717_638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln42_364 = zext i12 %mult_V_715" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1841 'zext' 'zext_ln42_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1842 [1/1] (0.00ns)   --->   "%sext_ln1171_340 = sext i11 %trunc_ln717_1030"   --->   Operation 1842 'sext' 'sext_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln1171_341 = sext i11 %trunc_ln717_1030"   --->   Operation 1843 'sext' 'sext_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln42_243 = sext i11 %trunc_ln717_1031" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1844 'sext' 'sext_ln42_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln42_244 = sext i11 %trunc_ln717_1031" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1845 'sext' 'sext_ln42_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln42_365 = zext i10 %mult_V_721" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1846 'zext' 'zext_ln42_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1847 [1/1] (0.00ns)   --->   "%sext_ln717_640 = sext i12 %trunc_ln717_1032"   --->   Operation 1847 'sext' 'sext_ln717_640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1848 [1/1] (0.00ns)   --->   "%zext_ln42_366 = zext i10 %mult_V_726" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1848 'zext' 'zext_ln42_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1849 [1/1] (0.00ns)   --->   "%zext_ln42_367 = zext i10 %mult_V_726" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1849 'zext' 'zext_ln42_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln42_245 = sext i13 %trunc_ln717_1033" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1850 'sext' 'sext_ln42_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1851 [1/1] (0.00ns)   --->   "%sext_ln42_246 = sext i12 %trunc_ln717_1035" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1851 'sext' 'sext_ln42_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln42_247 = sext i12 %trunc_ln717_1035" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1852 'sext' 'sext_ln42_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln717_641 = sext i11 %mult_V_750"   --->   Operation 1853 'sext' 'sext_ln717_641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1854 [1/1] (0.00ns)   --->   "%zext_ln717_681 = zext i14 %sext_ln717_641"   --->   Operation 1854 'zext' 'zext_ln717_681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln717_642 = sext i12 %mult_V_752"   --->   Operation 1855 'sext' 'sext_ln717_642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1856 [1/1] (0.00ns)   --->   "%zext_ln717_682 = zext i14 %sext_ln717_642"   --->   Operation 1856 'zext' 'zext_ln717_682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln717_644 = sext i12 %trunc_ln717_1039"   --->   Operation 1857 'sext' 'sext_ln717_644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1858 [1/1] (0.00ns)   --->   "%zext_ln717_683 = zext i12 %mult_V_760"   --->   Operation 1858 'zext' 'zext_ln717_683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln1171_343 = sext i11 %trunc_ln717_1040"   --->   Operation 1859 'sext' 'sext_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln717_645 = sext i12 %trunc_ln717_1041"   --->   Operation 1860 'sext' 'sext_ln717_645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln1171_344 = sext i13 %trunc_ln717_1043"   --->   Operation 1861 'sext' 'sext_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln717_647 = sext i13 %trunc_ln717_1044"   --->   Operation 1862 'sext' 'sext_ln717_647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln717_687 = zext i12 %mult_V_770"   --->   Operation 1863 'zext' 'zext_ln717_687' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln717_648 = sext i12 %mult_V_772"   --->   Operation 1864 'sext' 'sext_ln717_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln717_690 = zext i14 %sext_ln717_648"   --->   Operation 1865 'zext' 'zext_ln717_690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln717_691 = zext i12 %mult_V_773"   --->   Operation 1866 'zext' 'zext_ln717_691' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1867 [1/1] (0.00ns)   --->   "%sext_ln717_649 = sext i12 %trunc_ln717_1046"   --->   Operation 1867 'sext' 'sext_ln717_649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln717_650 = sext i12 %mult_V_780"   --->   Operation 1868 'sext' 'sext_ln717_650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1869 [1/1] (0.00ns)   --->   "%zext_ln717_694 = zext i14 %sext_ln717_650"   --->   Operation 1869 'zext' 'zext_ln717_694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln717_652 = sext i11 %trunc_ln717_1048"   --->   Operation 1870 'sext' 'sext_ln717_652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln717_653 = sext i11 %trunc_ln717_1048"   --->   Operation 1871 'sext' 'sext_ln717_653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1872 [1/1] (0.00ns)   --->   "%sext_ln717_654 = sext i12 %mult_V_783"   --->   Operation 1872 'sext' 'sext_ln717_654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1873 [1/1] (0.00ns)   --->   "%zext_ln717_695 = zext i14 %sext_ln717_654"   --->   Operation 1873 'zext' 'zext_ln717_695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln717_655 = sext i12 %trunc_ln717_1051"   --->   Operation 1874 'sext' 'sext_ln717_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln42_371 = zext i11 %mult_V_787" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1875 'zext' 'zext_ln42_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln42_248 = sext i11 %trunc_ln717_1052" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1876 'sext' 'sext_ln42_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln42_372 = zext i12 %mult_V_797" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1877 'zext' 'zext_ln42_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1878 [1/1] (0.00ns)   --->   "%zext_ln717_697 = zext i12 %mult_V_800"   --->   Operation 1878 'zext' 'zext_ln717_697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln717_656 = sext i12 %trunc_ln717_1053"   --->   Operation 1879 'sext' 'sext_ln717_656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln717_657 = sext i11 %trunc_ln717_1054"   --->   Operation 1880 'sext' 'sext_ln717_657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1881 [1/1] (0.00ns)   --->   "%sext_ln717_658 = sext i11 %mult_V_810"   --->   Operation 1881 'sext' 'sext_ln717_658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln717_698 = zext i14 %sext_ln717_658"   --->   Operation 1882 'zext' 'zext_ln717_698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln42_251 = sext i13 %trunc_ln717_1057" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1883 'sext' 'sext_ln42_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln1171_347 = sext i12 %trunc_ln717_1058"   --->   Operation 1884 'sext' 'sext_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln42_252 = sext i13 %trunc_ln717_1060" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1885 'sext' 'sext_ln42_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1886 [1/1] (0.00ns)   --->   "%zext_ln42_375 = zext i12 %mult_V_831" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1886 'zext' 'zext_ln42_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln1171_349 = sext i11 %trunc_ln717_1061"   --->   Operation 1887 'sext' 'sext_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln1171_350 = sext i13 %trunc_ln717_1062"   --->   Operation 1888 'sext' 'sext_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1889 [1/1] (0.00ns)   --->   "%sext_ln1171_351 = sext i13 %trunc_ln717_1062"   --->   Operation 1889 'sext' 'sext_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1890 [1/1] (0.00ns)   --->   "%zext_ln42_376 = zext i12 %mult_V_964" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1890 'zext' 'zext_ln42_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln717_660 = sext i12 %mult_V_965"   --->   Operation 1891 'sext' 'sext_ln717_660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1892 [1/1] (0.00ns)   --->   "%zext_ln717_701 = zext i14 %sext_ln717_660"   --->   Operation 1892 'zext' 'zext_ln717_701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln717_661 = sext i10 %mult_V_966"   --->   Operation 1893 'sext' 'sext_ln717_661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln717_702 = zext i14 %sext_ln717_661"   --->   Operation 1894 'zext' 'zext_ln717_702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln42_377 = zext i12 %mult_V_967" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1895 'zext' 'zext_ln42_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1896 [1/1] (0.00ns)   --->   "%zext_ln42_378 = zext i11 %mult_V_970" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1896 'zext' 'zext_ln42_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1897 [1/1] (0.00ns)   --->   "%zext_ln42_379 = zext i11 %mult_V_970" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1897 'zext' 'zext_ln42_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1898 [1/1] (5.28ns)   --->   "%mul_ln1171_94 = mul i14 %zext_ln1171_524, i14 16363"   --->   Operation 1898 'mul' 'mul_ln1171_94' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1899 [1/1] (0.00ns)   --->   "%trunc_ln717_1066 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_94, i32 1, i32 13"   --->   Operation 1899 'partselect' 'trunc_ln717_1066' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln42_380 = zext i12 %mult_V_972" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1900 'zext' 'zext_ln42_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln717_663 = sext i12 %trunc_ln717_1067"   --->   Operation 1901 'sext' 'sext_ln717_663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1902 [1/1] (0.00ns)   --->   "%zext_ln717_704 = zext i12 %mult_V_976"   --->   Operation 1902 'zext' 'zext_ln717_704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln1171_352 = sext i12 %trunc_ln717_1068"   --->   Operation 1903 'sext' 'sext_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1904 [1/1] (5.28ns)   --->   "%mul_ln1171_96 = mul i14 %zext_ln1171_524, i14 16357"   --->   Operation 1904 'mul' 'mul_ln1171_96' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.00ns)   --->   "%trunc_ln717_1069 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_96, i32 1, i32 13"   --->   Operation 1905 'partselect' 'trunc_ln717_1069' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln42_381 = zext i9 %mult_V_985" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1906 'zext' 'zext_ln42_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln1171_353 = sext i13 %trunc_ln717_1071"   --->   Operation 1907 'sext' 'sext_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln42_253 = sext i12 %trunc_ln717_1072" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1908 'sext' 'sext_ln42_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1909 [1/1] (5.28ns)   --->   "%mul_ln1171_98 = mul i14 %zext_ln1171_524, i14 16365"   --->   Operation 1909 'mul' 'mul_ln1171_98' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1910 [1/1] (0.00ns)   --->   "%trunc_ln717_1073 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_98, i32 1, i32 13"   --->   Operation 1910 'partselect' 'trunc_ln717_1073' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln42_254 = sext i12 %trunc_ln717_1074" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1911 'sext' 'sext_ln42_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln42_255 = sext i12 %trunc_ln717_1074" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1912 'sext' 'sext_ln42_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln42_256 = sext i13 %trunc_ln717_1075" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1913 'sext' 'sext_ln42_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln717_668 = sext i10 %trunc_ln717_1077"   --->   Operation 1914 'sext' 'sext_ln717_668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln42_257 = sext i11 %trunc_ln717_1078" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1915 'sext' 'sext_ln42_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1916 [1/1] (0.00ns)   --->   "%zext_ln42_383 = zext i11 %mult_V_1019" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1916 'zext' 'zext_ln42_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln1171_535 = zext i8 %p_read_152"   --->   Operation 1917 'zext' 'zext_ln1171_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln717_671 = sext i13 %mult_V_1024"   --->   Operation 1918 'sext' 'sext_ln717_671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1919 [1/1] (0.00ns)   --->   "%zext_ln717_711 = zext i14 %sext_ln717_671"   --->   Operation 1919 'zext' 'zext_ln717_711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1920 [1/1] (0.00ns)   --->   "%zext_ln42_385 = zext i7 %mult_V_1028" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1920 'zext' 'zext_ln42_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln42_386 = zext i7 %mult_V_1028" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1921 'zext' 'zext_ln42_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1922 [1/1] (0.00ns)   --->   "%zext_ln42_387 = zext i11 %mult_V_1029" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1922 'zext' 'zext_ln42_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1923 [1/1] (0.00ns)   --->   "%sext_ln717_673 = sext i10 %mult_V_1030"   --->   Operation 1923 'sext' 'sext_ln717_673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln717_717 = zext i14 %sext_ln717_673"   --->   Operation 1924 'zext' 'zext_ln717_717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1925 [1/1] (0.00ns)   --->   "%sext_ln1171_354 = sext i13 %trunc_ln717_1083"   --->   Operation 1925 'sext' 'sext_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln1171_355 = sext i12 %trunc_ln717_1084"   --->   Operation 1926 'sext' 'sext_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln1171_356 = sext i12 %trunc_ln717_1084"   --->   Operation 1927 'sext' 'sext_ln1171_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1928 [1/1] (0.00ns)   --->   "%zext_ln1171_539 = zext i9 %shl_ln717_73"   --->   Operation 1928 'zext' 'zext_ln1171_539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln717_675 = sext i12 %trunc_ln717_1085"   --->   Operation 1929 'sext' 'sext_ln717_675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln717_676 = sext i12 %trunc_ln717_1085"   --->   Operation 1930 'sext' 'sext_ln717_676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln717_718 = zext i12 %mult_V_1035"   --->   Operation 1931 'zext' 'zext_ln717_718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln717_677 = sext i13 %trunc_ln717_1086"   --->   Operation 1932 'sext' 'sext_ln717_677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln717_678 = sext i13 %trunc_ln717_1088"   --->   Operation 1933 'sext' 'sext_ln717_678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1934 [1/1] (0.00ns)   --->   "%zext_ln42_389 = zext i11 %mult_V_1044" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1934 'zext' 'zext_ln42_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln717_719 = zext i12 %mult_V_1049"   --->   Operation 1935 'zext' 'zext_ln717_719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln1171_357 = sext i11 %trunc_ln717_1089"   --->   Operation 1936 'sext' 'sext_ln1171_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln1171_358 = sext i11 %trunc_ln717_1089"   --->   Operation 1937 'sext' 'sext_ln1171_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1938 [1/1] (1.30ns)   --->   "%sub_ln1171_542 = sub i9 0, i9 %zext_ln1171_535"   --->   Operation 1938 'sub' 'sub_ln1171_542' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln717_1090 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_542, i32 1, i32 8"   --->   Operation 1939 'partselect' 'trunc_ln717_1090' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1940 [1/1] (0.00ns)   --->   "%sext_ln1171_359 = sext i8 %trunc_ln717_1090"   --->   Operation 1940 'sext' 'sext_ln1171_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln1171_360 = sext i8 %trunc_ln717_1090"   --->   Operation 1941 'sext' 'sext_ln1171_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1942 [1/1] (1.36ns)   --->   "%sub_ln1171_543 = sub i10 0, i10 %zext_ln1171_539"   --->   Operation 1942 'sub' 'sub_ln1171_543' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1943 [1/1] (0.00ns)   --->   "%trunc_ln717_1091 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_543, i32 1, i32 9"   --->   Operation 1943 'partselect' 'trunc_ln717_1091' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln717_679 = sext i9 %trunc_ln717_1091"   --->   Operation 1944 'sext' 'sext_ln717_679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln717_680 = sext i12 %trunc_ln717_1092"   --->   Operation 1945 'sext' 'sext_ln717_680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln717_720 = zext i14 %sext_ln717_680"   --->   Operation 1946 'zext' 'zext_ln717_720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln717_681 = sext i11 %mult_V_1068"   --->   Operation 1947 'sext' 'sext_ln717_681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1948 [1/1] (0.00ns)   --->   "%zext_ln717_721 = zext i14 %sext_ln717_681"   --->   Operation 1948 'zext' 'zext_ln717_721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1949 [1/1] (0.00ns)   --->   "%sext_ln717_682 = sext i13 %trunc_ln717_1094"   --->   Operation 1949 'sext' 'sext_ln717_682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln717_683 = sext i11 %mult_V_1073"   --->   Operation 1950 'sext' 'sext_ln717_683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln717_722 = zext i14 %sext_ln717_683"   --->   Operation 1951 'zext' 'zext_ln717_722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln42_390 = zext i10 %mult_V_1075" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1952 'zext' 'zext_ln42_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln42_259 = sext i13 %trunc_ln717_1096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1953 'sext' 'sext_ln42_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1954 [1/1] (0.00ns)   --->   "%sext_ln1171_361 = sext i13 %trunc_ln717_1097"   --->   Operation 1954 'sext' 'sext_ln1171_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln1171_362 = sext i12 %trunc_ln717_1098"   --->   Operation 1955 'sext' 'sext_ln1171_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln1171_363 = sext i12 %trunc_ln717_1098"   --->   Operation 1956 'sext' 'sext_ln1171_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln1171_364 = sext i12 %trunc_ln717_1099"   --->   Operation 1957 'sext' 'sext_ln1171_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln717_684 = sext i13 %trunc_ln717_1100"   --->   Operation 1958 'sext' 'sext_ln717_684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln42_260 = sext i13 %trunc_ln717_1101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1959 'sext' 'sext_ln42_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln42_392 = zext i10 %mult_V_1088" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1960 'zext' 'zext_ln42_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln717_728 = zext i12 %mult_V_1090"   --->   Operation 1961 'zext' 'zext_ln717_728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln1171_366 = sext i12 %trunc_ln717_1103"   --->   Operation 1962 'sext' 'sext_ln1171_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln717_685 = sext i13 %trunc_ln717_1104"   --->   Operation 1963 'sext' 'sext_ln717_685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln717_687 = sext i12 %trunc_ln717_1106"   --->   Operation 1964 'sext' 'sext_ln717_687' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln717_688 = sext i12 %trunc_ln717_1106"   --->   Operation 1965 'sext' 'sext_ln717_688' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln717_730 = zext i12 %mult_V_1099"   --->   Operation 1966 'zext' 'zext_ln717_730' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln717_689 = sext i12 %mult_V_1108"   --->   Operation 1967 'sext' 'sext_ln717_689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1968 [1/1] (0.00ns)   --->   "%zext_ln717_735 = zext i14 %sext_ln717_689"   --->   Operation 1968 'zext' 'zext_ln717_735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln42_261 = sext i8 %trunc_ln717_1108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1969 'sext' 'sext_ln42_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln42_262 = sext i8 %trunc_ln717_1108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1970 'sext' 'sext_ln42_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln717_691 = sext i13 %trunc_ln717_1110"   --->   Operation 1971 'sext' 'sext_ln717_691' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1972 [1/1] (0.00ns)   --->   "%sext_ln717_692 = sext i13 %mult_V_1122"   --->   Operation 1972 'sext' 'sext_ln717_692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1973 [1/1] (0.00ns)   --->   "%zext_ln717_736 = zext i14 %sext_ln717_692"   --->   Operation 1973 'zext' 'zext_ln717_736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1974 [1/1] (0.00ns)   --->   "%zext_ln42_395 = zext i7 %mult_V_1127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1974 'zext' 'zext_ln42_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1975 [1/1] (0.00ns)   --->   "%zext_ln42_396 = zext i7 %mult_V_1127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1975 'zext' 'zext_ln42_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln42_397 = zext i12 %mult_V_1134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1976 'zext' 'zext_ln42_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln1171_367 = sext i12 %trunc_ln717_1113"   --->   Operation 1977 'sext' 'sext_ln1171_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln42_263 = sext i10 %trunc_ln717_1114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1978 'sext' 'sext_ln42_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln717_694 = sext i11 %trunc_ln717_1115"   --->   Operation 1979 'sext' 'sext_ln717_694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln717_695 = sext i13 %mult_V_1149"   --->   Operation 1980 'sext' 'sext_ln717_695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln717_738 = zext i14 %sext_ln717_695"   --->   Operation 1981 'zext' 'zext_ln717_738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln1171_551 = zext i8 %p_read_150"   --->   Operation 1982 'zext' 'zext_ln1171_551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln717_697 = sext i13 %trunc_ln717_1118"   --->   Operation 1983 'sext' 'sext_ln717_697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1984 [1/1] (0.00ns)   --->   "%zext_ln717_740 = zext i11 %mult_V_1154"   --->   Operation 1984 'zext' 'zext_ln717_740' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1985 [1/1] (0.00ns)   --->   "%zext_ln42_398 = zext i11 %mult_V_1154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1985 'zext' 'zext_ln42_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1986 [1/1] (0.00ns)   --->   "%zext_ln717_744 = zext i9 %mult_V_1157"   --->   Operation 1986 'zext' 'zext_ln717_744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln42_399 = zext i9 %mult_V_1157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1987 'zext' 'zext_ln42_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln1171_368 = sext i13 %trunc_ln717_1120"   --->   Operation 1988 'sext' 'sext_ln1171_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1989 [1/1] (1.30ns)   --->   "%sub_ln1171_557 = sub i9 0, i9 %zext_ln1171_551"   --->   Operation 1989 'sub' 'sub_ln1171_557' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1990 [1/1] (0.00ns)   --->   "%trunc_ln717_1121 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_557, i32 1, i32 8"   --->   Operation 1990 'partselect' 'trunc_ln717_1121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln717_699 = sext i13 %trunc_ln717_1122"   --->   Operation 1991 'sext' 'sext_ln717_699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1992 [1/1] (1.36ns)   --->   "%sub_ln1171_560 = sub i10 0, i10 %zext_ln42_399"   --->   Operation 1992 'sub' 'sub_ln1171_560' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1993 [1/1] (0.00ns)   --->   "%trunc_ln717_1124 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_560, i32 1, i32 9"   --->   Operation 1993 'partselect' 'trunc_ln717_1124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln1171_371 = sext i12 %trunc_ln717_1125"   --->   Operation 1994 'sext' 'sext_ln1171_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln717_702 = sext i13 %trunc_ln717_1126"   --->   Operation 1995 'sext' 'sext_ln717_702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1996 [1/1] (0.00ns)   --->   "%zext_ln717_747 = zext i11 %mult_V_1173"   --->   Operation 1996 'zext' 'zext_ln717_747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln42_400 = zext i11 %mult_V_1175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1997 'zext' 'zext_ln42_400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln717_748 = zext i12 %mult_V_1177"   --->   Operation 1998 'zext' 'zext_ln717_748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln717_703 = sext i12 %trunc_ln717_1127"   --->   Operation 1999 'sext' 'sext_ln717_703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln717_704 = sext i12 %trunc_ln717_1127"   --->   Operation 2000 'sext' 'sext_ln717_704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2001 [1/1] (1.48ns)   --->   "%sub_ln717_271 = sub i12 %zext_ln717_741, i12 %zext_ln1171_552"   --->   Operation 2001 'sub' 'sub_ln717_271' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2002 [1/1] (0.00ns)   --->   "%mult_V_1179 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_271, i32 1, i32 11"   --->   Operation 2002 'partselect' 'mult_V_1179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln717_705 = sext i11 %mult_V_1179"   --->   Operation 2003 'sext' 'sext_ln717_705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln717_749 = zext i14 %sext_ln717_705"   --->   Operation 2004 'zext' 'zext_ln717_749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2005 [1/1] (1.41ns)   --->   "%sub_ln1171_563 = sub i11 0, i11 %zext_ln717_743"   --->   Operation 2005 'sub' 'sub_ln1171_563' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln1171_109 = sext i11 %sub_ln1171_563"   --->   Operation 2006 'sext' 'sext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2007 [1/1] (1.48ns)   --->   "%sub_ln1171_564 = sub i12 %sext_ln1171_109, i12 %zext_ln1171_552"   --->   Operation 2007 'sub' 'sub_ln1171_564' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2008 [1/1] (0.00ns)   --->   "%trunc_ln717_1129 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_564, i32 1, i32 11"   --->   Operation 2008 'partselect' 'trunc_ln717_1129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2009 [1/1] (1.48ns)   --->   "%add_ln717_206 = add i12 %zext_ln717_741, i12 %zext_ln717_744"   --->   Operation 2009 'add' 'add_ln717_206' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2010 [1/1] (0.00ns)   --->   "%mult_V_1186 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_206, i32 1, i32 11"   --->   Operation 2010 'partselect' 'mult_V_1186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln42_401 = zext i11 %mult_V_1186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2011 'zext' 'zext_ln42_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2012 [1/1] (0.00ns)   --->   "%sext_ln42_264 = sext i12 %trunc_ln717_1130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2012 'sext' 'sext_ln42_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln717_707 = sext i12 %mult_V_1203"   --->   Operation 2013 'sext' 'sext_ln717_707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln717_751 = zext i14 %sext_ln717_707"   --->   Operation 2014 'zext' 'zext_ln717_751' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2015 [1/1] (0.00ns)   --->   "%shl_ln717_76 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_150, i5 0"   --->   Operation 2015 'bitconcatenate' 'shl_ln717_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2016 [1/1] (0.00ns)   --->   "%zext_ln717_752 = zext i13 %shl_ln717_76"   --->   Operation 2016 'zext' 'zext_ln717_752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2017 [1/1] (1.53ns)   --->   "%sub_ln717_273 = sub i14 %zext_ln717_752, i14 %zext_ln717_740"   --->   Operation 2017 'sub' 'sub_ln717_273' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2018 [1/1] (0.00ns)   --->   "%mult_V_1205 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_273, i32 1, i32 13"   --->   Operation 2018 'partselect' 'mult_V_1205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln717_709 = sext i12 %trunc_ln717_1133"   --->   Operation 2019 'sext' 'sext_ln717_709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln1171_372 = sext i13 %trunc_ln717_1134"   --->   Operation 2020 'sext' 'sext_ln1171_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2021 [1/1] (0.00ns)   --->   "%zext_ln1171_557 = zext i8 %p_read_149"   --->   Operation 2021 'zext' 'zext_ln1171_557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2022 [1/1] (0.00ns)   --->   "%shl_ln1171_67 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_149, i3 0"   --->   Operation 2022 'bitconcatenate' 'shl_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2023 [1/1] (0.00ns)   --->   "%zext_ln1171_560 = zext i11 %shl_ln1171_67"   --->   Operation 2023 'zext' 'zext_ln1171_560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2024 [1/1] (0.00ns)   --->   "%mult_V_1249 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_149, i1 0"   --->   Operation 2024 'bitconcatenate' 'mult_V_1249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2025 [1/1] (0.00ns)   --->   "%zext_ln1171_561 = zext i9 %mult_V_1249"   --->   Operation 2025 'zext' 'zext_ln1171_561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2026 [1/1] (1.48ns)   --->   "%sub_ln1171_567 = sub i12 %zext_ln1171_561, i12 %zext_ln1171_560"   --->   Operation 2026 'sub' 'sub_ln1171_567' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2027 [1/1] (0.00ns)   --->   "%trunc_ln717_1136 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_567, i32 1, i32 11"   --->   Operation 2027 'partselect' 'trunc_ln717_1136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln717_710 = sext i11 %trunc_ln717_1136"   --->   Operation 2028 'sext' 'sext_ln717_710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2029 [1/1] (0.00ns)   --->   "%sext_ln717_711 = sext i11 %trunc_ln717_1136"   --->   Operation 2029 'sext' 'sext_ln717_711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2030 [1/1] (1.48ns)   --->   "%sub_ln717_274 = sub i12 %zext_ln1171_560, i12 %zext_ln1171_561"   --->   Operation 2030 'sub' 'sub_ln717_274' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2031 [1/1] (0.00ns)   --->   "%mult_V_1239 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_274, i32 1, i32 11"   --->   Operation 2031 'partselect' 'mult_V_1239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln717_712 = sext i11 %mult_V_1239"   --->   Operation 2032 'sext' 'sext_ln717_712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2033 [1/1] (0.00ns)   --->   "%zext_ln717_756 = zext i14 %sext_ln717_712"   --->   Operation 2033 'zext' 'zext_ln717_756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln42_405 = zext i9 %mult_V_1249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2034 'zext' 'zext_ln42_405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2035 [1/1] (1.48ns)   --->   "%sub_ln1171_600 = sub i12 %zext_ln1171_557, i12 %zext_ln1171_560"   --->   Operation 2035 'sub' 'sub_ln1171_600' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2036 [1/1] (0.00ns)   --->   "%trunc_ln717_1138 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_600, i32 1, i32 11"   --->   Operation 2036 'partselect' 'trunc_ln717_1138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2037 [1/1] (1.48ns)   --->   "%add_ln712 = add i12 %zext_ln717_526, i12 4032"   --->   Operation 2037 'add' 'add_ln712' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln712_595 = sext i13 %add_ln712_1944"   --->   Operation 2038 'sext' 'sext_ln712_595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2039 [1/1] (1.53ns)   --->   "%add_ln712_1947 = add i14 %sext_ln717_592, i14 %sext_ln1171_327"   --->   Operation 2039 'add' 'add_ln712_1947' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2040 [1/1] (1.54ns)   --->   "%add_ln712_1951 = add i12 %zext_ln42_306, i12 %trunc_ln42_45"   --->   Operation 2040 'add' 'add_ln712_1951' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2041 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i12 %add_ln712_1951"   --->   Operation 2041 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2042 [1/1] (1.54ns)   --->   "%add_ln712_1952 = add i13 %zext_ln717_638, i13 %zext_ln717_692"   --->   Operation 2042 'add' 'add_ln712_1952' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln712_587 = zext i13 %add_ln712_1952"   --->   Operation 2043 'zext' 'zext_ln712_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2044 [1/1] (1.53ns)   --->   "%add_ln712_1953 = add i14 %zext_ln712_587, i14 %zext_ln712"   --->   Operation 2044 'add' 'add_ln712_1953' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2045 [1/1] (1.52ns)   --->   "%add_ln712_1954 = add i15 %zext_ln717_702, i15 %zext_ln717_717"   --->   Operation 2045 'add' 'add_ln712_1954' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2046 [1/1] (1.36ns)   --->   "%add_ln712_1955 = add i9 %zext_ln1171_431, i9 128"   --->   Operation 2046 'add' 'add_ln712_1955' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2047 [1/1] (1.54ns)   --->   "%add_ln712_1960 = add i13 %sext_ln42_227, i13 %sext_ln717_606"   --->   Operation 2047 'add' 'add_ln712_1960' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2048 [1/1] (1.52ns)   --->   "%add_ln712_1963 = add i15 %zext_ln42_304, i15 %zext_ln717_578"   --->   Operation 2048 'add' 'add_ln712_1963' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln712_592 = zext i12 %add_ln712_1966"   --->   Operation 2049 'zext' 'zext_ln712_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1967 = add i15 %zext_ln42_361, i15 %zext_ln717_694"   --->   Operation 2050 'add' 'add_ln712_1967' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2051 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1968 = add i15 %add_ln712_1967, i15 %zext_ln712_592"   --->   Operation 2051 'add' 'add_ln712_1968' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1969 = add i15 %zext_ln42_380, i15 %zext_ln717_717"   --->   Operation 2052 'add' 'add_ln712_1969' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2053 [1/1] (0.00ns)   --->   "%zext_ln712_594 = zext i11 %add_ln712_1970"   --->   Operation 2053 'zext' 'zext_ln712_594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2054 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1971 = add i15 %zext_ln712_594, i15 %add_ln712_1969"   --->   Operation 2054 'add' 'add_ln712_1971' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2055 [1/1] (1.54ns)   --->   "%add_ln712_1974 = add i13 %sext_ln42_214, i13 %sext_ln717_600"   --->   Operation 2055 'add' 'add_ln712_1974' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2056 [1/1] (1.54ns)   --->   "%add_ln712_1975 = add i13 %sext_ln717_656, i13 %sext_ln717_663"   --->   Operation 2056 'add' 'add_ln712_1975' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2057 [1/1] (0.00ns)   --->   "%sext_ln712_602 = sext i13 %add_ln712_1975"   --->   Operation 2057 'sext' 'sext_ln712_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2058 [1/1] (1.53ns)   --->   "%add_ln712_1976 = add i14 %sext_ln712_602, i14 %sext_ln1171_329"   --->   Operation 2058 'add' 'add_ln712_1976' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln712_596 = zext i15 %add_ln712_1978"   --->   Operation 2059 'zext' 'zext_ln712_596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2060 [1/1] (1.53ns)   --->   "%add_ln712_1979 = add i16 %zext_ln712_596, i16 %sext_ln717_679"   --->   Operation 2060 'add' 'add_ln712_1979' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1980 = add i12 %mult_V_546, i12 %zext_ln717_732"   --->   Operation 2061 'add' 'add_ln712_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2062 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1981 = add i12 %add_ln712_1980, i12 %zext_ln717_581"   --->   Operation 2062 'add' 'add_ln712_1981' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2063 [1/1] (1.54ns)   --->   "%add_ln712_1984 = add i13 %sext_ln717_635, i13 %sext_ln1171_366"   --->   Operation 2063 'add' 'add_ln712_1984' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2064 [1/1] (1.48ns)   --->   "%add_ln712_1986 = add i11 %mult_V_234, i11 %zext_ln42_321"   --->   Operation 2064 'add' 'add_ln712_1986' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln712_598 = zext i11 %add_ln712_1986"   --->   Operation 2065 'zext' 'zext_ln712_598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2066 [1/1] (1.48ns)   --->   "%add_ln712_1987 = add i12 %zext_ln712_598, i12 %zext_ln42_303"   --->   Operation 2066 'add' 'add_ln712_1987' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln712_600 = zext i11 %add_ln712_1989"   --->   Operation 2067 'zext' 'zext_ln712_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2068 [1/1] (1.48ns)   --->   "%add_ln712_1990 = add i12 %zext_ln712_600, i12 %zext_ln717_621"   --->   Operation 2068 'add' 'add_ln712_1990' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2069 [1/1] (1.52ns)   --->   "%add_ln712_1991 = add i15 %zext_ln717_721, i15 %zext_ln1171_405"   --->   Operation 2069 'add' 'add_ln712_1991' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2070 [1/1] (0.00ns)   --->   "%zext_ln712_602 = zext i15 %add_ln712_1991"   --->   Operation 2070 'zext' 'zext_ln712_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2071 [1/1] (1.30ns)   --->   "%add_ln712_1992 = add i9 %zext_ln1171_489, i9 448"   --->   Operation 2071 'add' 'add_ln712_1992' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i9 %add_ln712_1992"   --->   Operation 2072 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2073 [1/1] (1.53ns)   --->   "%add_ln712_1993 = add i16 %sext_ln712_5, i16 %zext_ln712_602"   --->   Operation 2073 'add' 'add_ln712_1993' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (1.54ns)   --->   "%add_ln712_1997 = add i13 %sext_ln717_567, i13 %sext_ln717_581"   --->   Operation 2074 'add' 'add_ln712_1997' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2075 [1/1] (1.53ns)   --->   "%add_ln712_1999 = add i14 %sext_ln1171_314, i14 %sext_ln42_233"   --->   Operation 2075 'add' 'add_ln712_1999' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln712_609 = sext i14 %add_ln712_1999"   --->   Operation 2076 'sext' 'sext_ln712_609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2077 [1/1] (1.53ns)   --->   "%add_ln712_2000 = add i14 %sext_ln717_624, i14 %sext_ln1171_351"   --->   Operation 2077 'add' 'add_ln712_2000' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln712_610 = sext i14 %add_ln712_2000"   --->   Operation 2078 'sext' 'sext_ln712_610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2079 [1/1] (1.52ns)   --->   "%add_ln712_2001 = add i15 %sext_ln712_610, i15 %sext_ln712_609"   --->   Operation 2079 'add' 'add_ln712_2001' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2080 [1/1] (0.00ns)   --->   "%zext_ln712_603 = zext i11 %add_ln712_2003"   --->   Operation 2080 'zext' 'zext_ln712_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2004 = add i13 %zext_ln42_315, i13 %zext_ln717_687"   --->   Operation 2081 'add' 'add_ln712_2004' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2082 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2005 = add i13 %add_ln712_2004, i13 %zext_ln712_603"   --->   Operation 2082 'add' 'add_ln712_2005' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2083 [1/1] (1.54ns)   --->   "%add_ln712_2006 = add i13 %zext_ln717_728, i13 %zext_ln42_398"   --->   Operation 2083 'add' 'add_ln712_2006' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln712_605 = zext i13 %add_ln712_2006"   --->   Operation 2084 'zext' 'zext_ln712_605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2085 [1/1] (1.30ns)   --->   "%add_ln712_2007 = add i9 %zext_ln1171_535, i9 448"   --->   Operation 2085 'add' 'add_ln712_2007' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i9 %add_ln712_2007"   --->   Operation 2086 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2087 [1/1] (1.53ns)   --->   "%add_ln712_2008 = add i14 %sext_ln712_6, i14 %zext_ln712_605"   --->   Operation 2087 'add' 'add_ln712_2008' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2088 [1/1] (1.54ns)   --->   "%add_ln712_2011 = add i13 %sext_ln1171_292, i13 %sext_ln717_557"   --->   Operation 2088 'add' 'add_ln712_2011' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln712_612 = sext i13 %add_ln712_2011"   --->   Operation 2089 'sext' 'sext_ln712_612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2090 [1/1] (1.53ns)   --->   "%add_ln712_2012 = add i14 %sext_ln712_612, i14 %sext_ln1171_271"   --->   Operation 2090 'add' 'add_ln712_2012' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2091 [1/1] (1.53ns)   --->   "%add_ln712_2013 = add i14 %sext_ln1171_315, i14 %sext_ln1171_339"   --->   Operation 2091 'add' 'add_ln712_2013' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln712_614 = sext i14 %add_ln712_2013"   --->   Operation 2092 'sext' 'sext_ln712_614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln712_615 = sext i14 %add_ln712_2014"   --->   Operation 2093 'sext' 'sext_ln712_615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2094 [1/1] (1.52ns)   --->   "%add_ln712_2015 = add i15 %sext_ln712_615, i15 %sext_ln712_614"   --->   Operation 2094 'add' 'add_ln712_2015' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln712_606 = zext i12 %add_ln712_2017"   --->   Operation 2095 'zext' 'zext_ln712_606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2018 = add i13 %zext_ln717_622, i13 %zext_ln42_358"   --->   Operation 2096 'add' 'add_ln712_2018' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2097 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2019 = add i13 %add_ln712_2018, i13 %zext_ln712_606"   --->   Operation 2097 'add' 'add_ln712_2019' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2098 [1/1] (1.54ns)   --->   "%add_ln712_2021 = add i12 %trunc_ln42_59, i12 64"   --->   Operation 2098 'add' 'add_ln712_2021' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln712_617 = sext i12 %add_ln712_2025"   --->   Operation 2099 'sext' 'sext_ln712_617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2026 = add i13 %sext_ln717_544, i13 %sext_ln42_218"   --->   Operation 2100 'add' 'add_ln712_2026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2101 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2027 = add i13 %add_ln712_2026, i13 %sext_ln712_617"   --->   Operation 2101 'add' 'add_ln712_2027' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2102 [1/1] (1.53ns)   --->   "%add_ln712_2028 = add i14 %sext_ln42_225, i14 %sext_ln1171_316"   --->   Operation 2102 'add' 'add_ln712_2028' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2103 [1/1] (1.54ns)   --->   "%add_ln712_2029 = add i13 %sext_ln1171_338, i13 %sext_ln1171_366"   --->   Operation 2103 'add' 'add_ln712_2029' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2104 [1/1] (1.52ns)   --->   "%add_ln712_2032 = add i15 %zext_ln717_573, i15 %zext_ln42_322"   --->   Operation 2104 'add' 'add_ln712_2032' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2105 [1/1] (1.52ns)   --->   "%add_ln712_2033 = add i15 %zext_ln42_359, i15 %zext_ln717_690"   --->   Operation 2105 'add' 'add_ln712_2033' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2106 [1/1] (1.54ns)   --->   "%add_ln712_2035 = add i12 %mult_V_964, i12 %zext_ln42_386"   --->   Operation 2106 'add' 'add_ln712_2035' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2107 [1/1] (0.00ns)   --->   "%zext_ln712_612 = zext i12 %add_ln712_2035"   --->   Operation 2107 'zext' 'zext_ln712_612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2108 [1/1] (1.36ns)   --->   "%add_ln712_2036 = add i9 %zext_ln1171_489, i9 192"   --->   Operation 2108 'add' 'add_ln712_2036' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln712_613 = zext i9 %add_ln712_2036"   --->   Operation 2109 'zext' 'zext_ln712_613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2110 [1/1] (1.41ns)   --->   "%add_ln712_2037 = add i11 %zext_ln712_613, i11 %zext_ln717_743"   --->   Operation 2110 'add' 'add_ln712_2037' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2111 [1/1] (0.00ns)   --->   "%zext_ln712_614 = zext i11 %add_ln712_2037"   --->   Operation 2111 'zext' 'zext_ln712_614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2112 [1/1] (1.54ns)   --->   "%add_ln712_2038 = add i13 %zext_ln712_614, i13 %zext_ln712_612"   --->   Operation 2112 'add' 'add_ln712_2038' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2113 [1/1] (1.54ns)   --->   "%add_ln712_2044 = add i13 %sext_ln1171_334, i13 %sext_ln717_638"   --->   Operation 2113 'add' 'add_ln712_2044' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln712_625 = sext i13 %add_ln712_2044"   --->   Operation 2114 'sext' 'sext_ln712_625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2115 [1/1] (1.53ns)   --->   "%add_ln712_2045 = add i14 %sext_ln717_685, i14 %zext_ln42_414"   --->   Operation 2115 'add' 'add_ln712_2045' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2116 [1/1] (0.00ns)   --->   "%sext_ln712_626 = sext i14 %add_ln712_2045"   --->   Operation 2116 'sext' 'sext_ln712_626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2117 [1/1] (1.52ns)   --->   "%add_ln712_2046 = add i15 %sext_ln712_626, i15 %sext_ln712_625"   --->   Operation 2117 'add' 'add_ln712_2046' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln712_616 = zext i11 %add_ln712_2048"   --->   Operation 2118 'zext' 'zext_ln712_616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2049 = add i13 %zext_ln717_650, i13 %zext_ln717_691"   --->   Operation 2119 'add' 'add_ln712_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2120 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2050 = add i13 %add_ln712_2049, i13 %zext_ln712_616"   --->   Operation 2120 'add' 'add_ln712_2050' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2121 [1/1] (1.52ns)   --->   "%add_ln712_2051 = add i15 %zext_ln717_701, i15 %zext_ln42_387"   --->   Operation 2121 'add' 'add_ln712_2051' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2122 [1/1] (1.30ns)   --->   "%add_ln712_2052 = add i9 %zext_ln1171_419, i9 %zext_ln42_331"   --->   Operation 2122 'add' 'add_ln712_2052' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln712_618 = zext i9 %add_ln712_2052"   --->   Operation 2123 'zext' 'zext_ln712_618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2124 [1/1] (1.36ns)   --->   "%add_ln712_2053 = add i10 %zext_ln712_618, i10 %zext_ln42_399"   --->   Operation 2124 'add' 'add_ln712_2053' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2125 [1/1] (1.53ns)   --->   "%add_ln712_2058 = add i14 %sext_ln1171_293, i14 %sext_ln1171_316"   --->   Operation 2125 'add' 'add_ln712_2058' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (1.54ns)   --->   "%add_ln712_2060 = add i13 %sext_ln1171_328, i13 %sext_ln717_627"   --->   Operation 2126 'add' 'add_ln712_2060' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln712_631 = sext i13 %add_ln712_2060"   --->   Operation 2127 'sext' 'sext_ln712_631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2128 [1/1] (1.53ns)   --->   "%add_ln712_2061 = add i14 %sext_ln1171_354, i14 %sext_ln717_697"   --->   Operation 2128 'add' 'add_ln712_2061' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2129 [1/1] (0.00ns)   --->   "%sext_ln712_632 = sext i14 %add_ln712_2061"   --->   Operation 2129 'sext' 'sext_ln712_632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2130 [1/1] (1.52ns)   --->   "%add_ln712_2062 = add i15 %sext_ln712_632, i15 %sext_ln712_631"   --->   Operation 2130 'add' 'add_ln712_2062' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2131 [1/1] (0.00ns)   --->   "%zext_ln712_621 = zext i13 %add_ln712_2064"   --->   Operation 2131 'zext' 'zext_ln712_621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2065 = add i15 %zext_ln42_323, i15 %zext_ln717_607"   --->   Operation 2132 'add' 'add_ln712_2065' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2133 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2066 = add i15 %add_ln712_2065, i15 %zext_ln712_621"   --->   Operation 2133 'add' 'add_ln712_2066' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln712_623 = zext i12 %add_ln712_2067"   --->   Operation 2134 'zext' 'zext_ln712_623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2069 = add i15 %add_ln712_2068, i15 %zext_ln42_377"   --->   Operation 2135 'add' 'add_ln712_2069' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2136 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2070 = add i15 %add_ln712_2069, i15 %zext_ln712_623"   --->   Operation 2136 'add' 'add_ln712_2070' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2137 [1/1] (1.48ns)   --->   "%add_ln712_2076 = add i12 %sext_ln1171_317, i12 %sext_ln1171_326"   --->   Operation 2137 'add' 'add_ln712_2076' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2138 [1/1] (1.54ns)   --->   "%add_ln712_2077 = add i13 %sext_ln1171_356, i13 %sext_ln717_688"   --->   Operation 2138 'add' 'add_ln712_2077' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2139 [1/1] (1.52ns)   --->   "%add_ln712_2081 = add i15 %zext_ln717_528, i15 %zext_ln717_577"   --->   Operation 2139 'add' 'add_ln712_2081' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2140 [1/1] (1.48ns)   --->   "%add_ln712_2082 = add i12 %zext_ln42_324, i12 %zext_ln717_626"   --->   Operation 2140 'add' 'add_ln712_2082' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2141 [1/1] (0.00ns)   --->   "%zext_ln712_627 = zext i13 %add_ln712_2084"   --->   Operation 2141 'zext' 'zext_ln712_627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2086 = add i15 %add_ln712_2085, i15 %zext_ln42_376"   --->   Operation 2142 'add' 'add_ln712_2086' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2143 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2087 = add i15 %add_ln712_2086, i15 %zext_ln712_627"   --->   Operation 2143 'add' 'add_ln712_2087' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2144 [1/1] (1.48ns)   --->   "%add_ln712_2091 = add i12 %sext_ln717_546, i12 %sext_ln717_560"   --->   Operation 2144 'add' 'add_ln712_2091' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2145 [1/1] (1.54ns)   --->   "%add_ln712_2093 = add i13 %sext_ln1171_318, i13 %sext_ln42_235"   --->   Operation 2145 'add' 'add_ln712_2093' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln712_643 = sext i13 %add_ln712_2093"   --->   Operation 2146 'sext' 'sext_ln712_643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2147 [1/1] (1.53ns)   --->   "%add_ln712_2094 = add i14 %sext_ln717_676, i14 %sext_ln1171_368"   --->   Operation 2147 'add' 'add_ln712_2094' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln712_644 = sext i14 %add_ln712_2094"   --->   Operation 2148 'sext' 'sext_ln712_644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2149 [1/1] (1.52ns)   --->   "%add_ln712_2095 = add i15 %sext_ln712_644, i15 %sext_ln712_643"   --->   Operation 2149 'add' 'add_ln712_2095' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2097 = add i15 %zext_ln42, i15 %zext_ln717_593"   --->   Operation 2150 'add' 'add_ln712_2097' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2151 [1/1] (0.00ns)   --->   "%zext_ln712_629 = zext i12 %add_ln712_2098"   --->   Operation 2151 'zext' 'zext_ln712_629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2152 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2099 = add i15 %zext_ln712_629, i15 %add_ln712_2097"   --->   Operation 2152 'add' 'add_ln712_2099' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2100 = add i15 %zext_ln717_666, i15 %zext_ln42_379"   --->   Operation 2153 'add' 'add_ln712_2100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2154 [1/1] (0.00ns)   --->   "%zext_ln712_631 = zext i12 %add_ln712_2101"   --->   Operation 2154 'zext' 'zext_ln712_631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2155 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2102 = add i15 %zext_ln712_631, i15 %add_ln712_2100"   --->   Operation 2155 'add' 'add_ln712_2102' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2156 [1/1] (1.54ns)   --->   "%add_ln712_2105 = add i13 %sext_ln1171_276, i13 %sext_ln717_649"   --->   Operation 2156 'add' 'add_ln712_2105' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2157 [1/1] (1.52ns)   --->   "%add_ln712_2108 = add i15 %zext_ln42, i15 %zext_ln717_552"   --->   Operation 2157 'add' 'add_ln712_2108' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln712_633 = zext i15 %add_ln712_2108"   --->   Operation 2158 'zext' 'zext_ln712_633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2159 [1/1] (0.00ns)   --->   "%zext_ln712_634 = zext i15 %add_ln712_2109"   --->   Operation 2159 'zext' 'zext_ln712_634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2160 [1/1] (1.53ns)   --->   "%add_ln712_2110 = add i16 %zext_ln712_634, i16 %zext_ln712_633"   --->   Operation 2160 'add' 'add_ln712_2110' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2161 [1/1] (1.52ns)   --->   "%add_ln712_2113 = add i15 %zext_ln717_667, i15 %zext_ln42_364"   --->   Operation 2161 'add' 'add_ln712_2113' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2115 = add i13 %zext_ln717_718, i13 %zext_ln717_730"   --->   Operation 2162 'add' 'add_ln712_2115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2163 [1/1] (0.00ns)   --->   "%zext_ln712_637 = zext i10 %add_ln712_2117"   --->   Operation 2163 'zext' 'zext_ln712_637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2164 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2118 = add i13 %zext_ln712_637, i13 %add_ln712_2115"   --->   Operation 2164 'add' 'add_ln712_2118' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2165 [1/1] (1.54ns)   --->   "%add_ln712_2122 = add i13 %sext_ln717_534, i13 %sext_ln1171_306"   --->   Operation 2165 'add' 'add_ln712_2122' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2166 [1/1] (1.53ns)   --->   "%add_ln712_2124 = add i14 %sext_ln717_615, i14 %sext_ln42_238"   --->   Operation 2166 'add' 'add_ln712_2124' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln712_651 = sext i14 %add_ln712_2124"   --->   Operation 2167 'sext' 'sext_ln712_651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2168 [1/1] (1.48ns)   --->   "%add_ln712_2125 = add i12 %sext_ln1171_341, i12 %sext_ln717_653"   --->   Operation 2168 'add' 'add_ln712_2125' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln712_652 = sext i12 %add_ln712_2125"   --->   Operation 2169 'sext' 'sext_ln712_652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2170 [1/1] (1.52ns)   --->   "%add_ln712_2126 = add i15 %sext_ln712_652, i15 %sext_ln712_651"   --->   Operation 2170 'add' 'add_ln712_2126' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2171 [1/1] (1.53ns)   --->   "%add_ln712_2128 = add i14 %sext_ln717_677, i14 %sext_ln717_699"   --->   Operation 2171 'add' 'add_ln712_2128' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2172 [1/1] (1.52ns)   --->   "%add_ln712_2129 = add i15 %zext_ln717_566, i15 %zext_ln42_325"   --->   Operation 2172 'add' 'add_ln712_2129' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2173 [1/1] (1.54ns)   --->   "%add_ln712_2131 = add i13 %zext_ln42_338, i13 %zext_ln717_639"   --->   Operation 2173 'add' 'add_ln712_2131' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln712_641 = zext i13 %add_ln712_2131"   --->   Operation 2174 'zext' 'zext_ln712_641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2175 [1/1] (0.00ns)   --->   "%zext_ln712_642 = zext i12 %add_ln712_2132"   --->   Operation 2175 'zext' 'zext_ln712_642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2176 [1/1] (1.54ns)   --->   "%add_ln712_2133 = add i13 %zext_ln712_642, i13 %zext_ln42_378"   --->   Operation 2176 'add' 'add_ln712_2133' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln712_643 = zext i13 %add_ln712_2133"   --->   Operation 2177 'zext' 'zext_ln712_643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2178 [1/1] (1.53ns)   --->   "%add_ln712_2134 = add i14 %zext_ln712_643, i14 %zext_ln712_641"   --->   Operation 2178 'add' 'add_ln712_2134' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2179 [1/1] (1.54ns)   --->   "%add_ln712_2137 = add i13 %sext_ln717_548, i13 %sext_ln42_206"   --->   Operation 2179 'add' 'add_ln712_2137' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln712_655 = sext i13 %add_ln712_2137"   --->   Operation 2180 'sext' 'sext_ln712_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2181 [1/1] (1.54ns)   --->   "%add_ln712_2138 = add i13 %sext_ln1171_307, i13 %sext_ln1171_334"   --->   Operation 2181 'add' 'add_ln712_2138' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2182 [1/1] (0.00ns)   --->   "%sext_ln712_656 = sext i13 %add_ln712_2138"   --->   Operation 2182 'sext' 'sext_ln712_656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2183 [1/1] (1.53ns)   --->   "%add_ln712_2139 = add i14 %sext_ln712_656, i14 %sext_ln712_655"   --->   Operation 2183 'add' 'add_ln712_2139' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2184 [1/1] (1.54ns)   --->   "%add_ln712_2140 = add i13 %sext_ln42_244, i13 %sext_ln717_663"   --->   Operation 2184 'add' 'add_ln712_2140' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2185 [1/1] (0.00ns)   --->   "%zext_ln712_645 = zext i12 %add_ln712_2144"   --->   Operation 2185 'zext' 'zext_ln712_645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2145 = add i15 %zext_ln717_627, i15 %zext_ln42_349"   --->   Operation 2186 'add' 'add_ln712_2145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2187 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2146 = add i15 %add_ln712_2145, i15 %zext_ln712_645"   --->   Operation 2187 'add' 'add_ln712_2146' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2147 = add i15 %zext_ln42_353, i15 %zext_ln717_695"   --->   Operation 2188 'add' 'add_ln712_2147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2189 [1/1] (0.00ns)   --->   "%zext_ln712_647 = zext i13 %add_ln712_2149"   --->   Operation 2189 'zext' 'zext_ln712_647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2190 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2150 = add i15 %zext_ln712_647, i15 %add_ln712_2147"   --->   Operation 2190 'add' 'add_ln712_2150' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2191 [1/1] (1.48ns)   --->   "%add_ln712_2153 = add i12 %sext_ln1171_285, i12 %sext_ln42_197"   --->   Operation 2191 'add' 'add_ln712_2153' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln712_659 = sext i12 %add_ln712_2153"   --->   Operation 2192 'sext' 'sext_ln712_659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2193 [1/1] (1.48ns)   --->   "%add_ln712_2154 = add i12 %sext_ln717_584, i12 %sext_ln717_617"   --->   Operation 2193 'add' 'add_ln712_2154' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln712_660 = sext i12 %add_ln712_2154"   --->   Operation 2194 'sext' 'sext_ln712_660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2195 [1/1] (1.54ns)   --->   "%add_ln712_2155 = add i13 %sext_ln712_660, i13 %sext_ln712_659"   --->   Operation 2195 'add' 'add_ln712_2155' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2196 [1/1] (1.52ns)   --->   "%add_ln712_2157 = add i15 %zext_ln717_530, i15 %zext_ln42_312"   --->   Operation 2196 'add' 'add_ln712_2157' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2197 [1/1] (1.48ns)   --->   "%add_ln712_2161 = add i12 %zext_ln717_595, i12 %zext_ln717_621"   --->   Operation 2197 'add' 'add_ln712_2161' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2198 [1/1] (0.00ns)   --->   "%zext_ln712_650 = zext i12 %add_ln712_2161"   --->   Operation 2198 'zext' 'zext_ln712_650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2199 [1/1] (0.00ns)   --->   "%zext_ln712_651 = zext i12 %add_ln712_2162"   --->   Operation 2199 'zext' 'zext_ln712_651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2200 [1/1] (1.54ns)   --->   "%add_ln712_2163 = add i13 %zext_ln712_651, i13 %zext_ln712_650"   --->   Operation 2200 'add' 'add_ln712_2163' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2164 = add i13 %zext_ln717_704, i13 %zext_ln717_730"   --->   Operation 2201 'add' 'add_ln712_2164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2202 [1/1] (0.00ns)   --->   "%zext_ln712_654 = zext i10 %add_ln712_2166"   --->   Operation 2202 'zext' 'zext_ln712_654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2203 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2167 = add i13 %zext_ln712_654, i13 %add_ln712_2164"   --->   Operation 2203 'add' 'add_ln712_2167' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2174 = add i15 %zext_ln717_552, i15 %zext_ln42_318"   --->   Operation 2204 'add' 'add_ln712_2174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2205 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2175 = add i15 %add_ln712_2174, i15 %zext_ln42_299"   --->   Operation 2205 'add' 'add_ln712_2175' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2178 = add i13 %zext_ln717_597, i13 %zext_ln717_610"   --->   Operation 2206 'add' 'add_ln712_2178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln712_658 = zext i11 %add_ln712_2179"   --->   Operation 2207 'zext' 'zext_ln712_658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2208 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2180 = add i13 %zext_ln712_658, i13 %add_ln712_2178"   --->   Operation 2208 'add' 'add_ln712_2180' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2209 [1/1] (1.52ns)   --->   "%add_ln712_2181 = add i15 %zext_ln717_669, i15 %zext_ln42_365"   --->   Operation 2209 'add' 'add_ln712_2181' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2210 [1/1] (1.54ns)   --->   "%add_ln712_2182 = add i12 %trunc_ln42_56, i12 64"   --->   Operation 2210 'add' 'add_ln712_2182' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2211 [1/1] (0.00ns)   --->   "%zext_ln712_661 = zext i12 %add_ln712_2182"   --->   Operation 2211 'zext' 'zext_ln712_661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2212 [1/1] (1.52ns)   --->   "%add_ln712_2183 = add i15 %zext_ln712_661, i15 %zext_ln717_717"   --->   Operation 2212 'add' 'add_ln712_2183' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2187 = add i14 %sext_ln1171_284, i14 %sext_ln42_198"   --->   Operation 2213 'add' 'add_ln712_2187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2214 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2188 = add i14 %add_ln712_2187, i14 %sext_ln717_514"   --->   Operation 2214 'add' 'add_ln712_2188' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln712_668 = sext i12 %add_ln712_2189"   --->   Operation 2215 'sext' 'sext_ln712_668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2190 = add i14 %sext_ln717_616, i14 %sext_ln717_678"   --->   Operation 2216 'add' 'add_ln712_2190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2217 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2191 = add i14 %add_ln712_2190, i14 %sext_ln712_668"   --->   Operation 2217 'add' 'add_ln712_2191' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2218 [1/1] (1.54ns)   --->   "%add_ln712_2193 = add i13 %sext_ln1171_371, i13 %zext_ln42_416"   --->   Operation 2218 'add' 'add_ln712_2193' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln712_671 = sext i13 %add_ln712_2193"   --->   Operation 2219 'sext' 'sext_ln712_671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2220 [1/1] (1.54ns)   --->   "%add_ln712_2194 = add i13 %zext_ln717_628, i13 %zext_ln717_641"   --->   Operation 2220 'add' 'add_ln712_2194' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2221 [1/1] (0.00ns)   --->   "%zext_ln712_663 = zext i13 %add_ln712_2194"   --->   Operation 2221 'zext' 'zext_ln712_663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2222 [1/1] (1.53ns)   --->   "%add_ln712_2195 = add i15 %zext_ln712_663, i15 %sext_ln712_671"   --->   Operation 2222 'add' 'add_ln712_2195' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2196 = add i15 %zext_ln717_667, i15 %zext_ln42_371"   --->   Operation 2223 'add' 'add_ln712_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2224 [1/1] (0.00ns)   --->   "%zext_ln712_664 = zext i11 %add_ln712_2197"   --->   Operation 2224 'zext' 'zext_ln712_664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2225 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2198 = add i15 %zext_ln712_664, i15 %add_ln712_2196"   --->   Operation 2225 'add' 'add_ln712_2198' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2226 [1/1] (1.54ns)   --->   "%add_ln712_2201 = add i13 %sext_ln717_571, i13 %sext_ln717_581"   --->   Operation 2226 'add' 'add_ln712_2201' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln712_673 = sext i13 %add_ln712_2201"   --->   Operation 2227 'sext' 'sext_ln712_673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2228 [1/1] (1.54ns)   --->   "%add_ln712_2202 = add i13 %sext_ln717_595, i13 %sext_ln717_607"   --->   Operation 2228 'add' 'add_ln712_2202' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln712_674 = sext i13 %add_ln712_2202"   --->   Operation 2229 'sext' 'sext_ln712_674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2230 [1/1] (1.53ns)   --->   "%add_ln712_2203 = add i14 %sext_ln712_674, i14 %sext_ln712_673"   --->   Operation 2230 'add' 'add_ln712_2203' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2231 [1/1] (1.53ns)   --->   "%add_ln712_2204 = add i14 %sext_ln717_615, i14 %sext_ln717_640"   --->   Operation 2231 'add' 'add_ln712_2204' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2232 [1/1] (1.54ns)   --->   "%add_ln712_2205 = add i12 %trunc_ln8, i12 %zext_ln717_555"   --->   Operation 2232 'add' 'add_ln712_2205' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2233 [1/1] (1.52ns)   --->   "%add_ln712_2209 = add i15 %zext_ln42_313, i15 %zext_ln717_578"   --->   Operation 2233 'add' 'add_ln712_2209' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2234 [1/1] (1.52ns)   --->   "%add_ln712_2210 = add i15 %zext_ln42_362, i15 %zext_ln717_705"   --->   Operation 2234 'add' 'add_ln712_2210' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2235 [1/1] (1.52ns)   --->   "%add_ln712_2212 = add i15 %zext_ln42_385, i15 %zext_ln717_735"   --->   Operation 2235 'add' 'add_ln712_2212' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2236 [1/1] (0.00ns)   --->   "%zext_ln712_670 = zext i15 %add_ln712_2212"   --->   Operation 2236 'zext' 'zext_ln712_670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i9 %add_ln712_2213"   --->   Operation 2237 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2238 [1/1] (1.48ns)   --->   "%add_ln712_2214 = add i12 %sext_ln712_9, i12 %zext_ln717_747"   --->   Operation 2238 'add' 'add_ln712_2214' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2239 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i12 %add_ln712_2214"   --->   Operation 2239 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2240 [1/1] (1.53ns)   --->   "%add_ln712_2215 = add i16 %sext_ln712_10, i16 %zext_ln712_670"   --->   Operation 2240 'add' 'add_ln712_2215' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2241 [1/1] (1.52ns)   --->   "%add_ln712_2223 = add i15 %zext_ln717_690, i15 %zext_ln42_381"   --->   Operation 2241 'add' 'add_ln712_2223' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2225 = add i13 %zext_ln717_719, i13 %zext_ln717_748"   --->   Operation 2242 'add' 'add_ln712_2225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln712_672 = zext i9 %add_ln712_2116"   --->   Operation 2243 'zext' 'zext_ln712_672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2244 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2226 = add i13 %zext_ln712_672, i13 %add_ln712_2225"   --->   Operation 2244 'add' 'add_ln712_2226' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2245 [1/1] (1.54ns)   --->   "%add_ln712_2232 = add i13 %sext_ln1171_330, i13 %sext_ln717_632"   --->   Operation 2245 'add' 'add_ln712_2232' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2246 [1/1] (1.54ns)   --->   "%add_ln712_2233 = add i13 %sext_ln717_704, i13 %zext_ln42_412"   --->   Operation 2246 'add' 'add_ln712_2233' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln712_685 = sext i13 %add_ln712_2233"   --->   Operation 2247 'sext' 'sext_ln712_685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2248 [1/1] (1.53ns)   --->   "%add_ln712_2234 = add i14 %sext_ln712_685, i14 %sext_ln717_687"   --->   Operation 2248 'add' 'add_ln712_2234' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2249 [1/1] (1.54ns)   --->   "%add_ln712_2237 = add i12 %zext_ln1171_435, i12 %mult_V_282"   --->   Operation 2249 'add' 'add_ln712_2237' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2250 [1/1] (1.52ns)   --->   "%add_ln712_2238 = add i15 %zext_ln717_600, i15 %zext_ln717_631"   --->   Operation 2250 'add' 'add_ln712_2238' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2240 = add i15 %zext_ln42_367, i15 %zext_ln717_702"   --->   Operation 2251 'add' 'add_ln712_2240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2252 [1/1] (0.00ns)   --->   "%zext_ln712_678 = zext i12 %add_ln712_2242"   --->   Operation 2252 'zext' 'zext_ln712_678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2253 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2243 = add i15 %zext_ln712_678, i15 %add_ln712_2240"   --->   Operation 2253 'add' 'add_ln712_2243' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2246 = add i12 %sext_ln717_546, i12 %sext_ln42_209"   --->   Operation 2254 'add' 'add_ln712_2246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2255 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2247 = add i12 %add_ln712_2246, i12 %sext_ln717_509"   --->   Operation 2255 'add' 'add_ln712_2247' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2256 [1/1] (1.53ns)   --->   "%add_ln712_2248 = add i14 %sext_ln42_238, i14 %sext_ln1171_353"   --->   Operation 2256 'add' 'add_ln712_2248' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2251 = add i13 %zext_ln717_632, i13 %zext_ln717_677"   --->   Operation 2257 'add' 'add_ln712_2251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2258 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2252 = add i13 %add_ln712_2251, i13 %zext_ln717_549"   --->   Operation 2258 'add' 'add_ln712_2252' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2259 [1/1] (1.52ns)   --->   "%add_ln712_2254 = add i15 %zext_ln717_749, i15 256"   --->   Operation 2259 'add' 'add_ln712_2254' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2260 [1/1] (1.54ns)   --->   "%add_ln712_2260 = add i13 %sext_ln42_253, i13 %sext_ln1171_358"   --->   Operation 2260 'add' 'add_ln712_2260' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2261 [1/1] (0.00ns)   --->   "%zext_ln712_683 = zext i12 %add_ln712_2264"   --->   Operation 2261 'zext' 'zext_ln712_683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2265 = add i15 %zext_ln42_327, i15 %zext_ln717_612"   --->   Operation 2262 'add' 'add_ln712_2265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2263 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2266 = add i15 %add_ln712_2265, i15 %zext_ln712_683"   --->   Operation 2263 'add' 'add_ln712_2266' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2267 = add i15 %zext_ln717_631, i15 %zext_ln42_372"   --->   Operation 2264 'add' 'add_ln712_2267' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2265 [1/1] (0.00ns)   --->   "%zext_ln712_685 = zext i12 %add_ln712_2268"   --->   Operation 2265 'zext' 'zext_ln712_685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2266 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2269 = add i15 %zext_ln712_685, i15 %add_ln712_2267"   --->   Operation 2266 'add' 'add_ln712_2269' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2267 [1/1] (1.54ns)   --->   "%add_ln712_2276 = add i13 %sext_ln717_627, i13 %sext_ln42_244"   --->   Operation 2267 'add' 'add_ln712_2276' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2268 [1/1] (0.00ns)   --->   "%zext_ln712_687 = zext i12 %add_ln712_2279"   --->   Operation 2268 'zext' 'zext_ln712_687' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2280 = add i15 %zext_ln717_627, i15 %zext_ln42_371"   --->   Operation 2269 'add' 'add_ln712_2280' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2270 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2281 = add i15 %add_ln712_2280, i15 %zext_ln712_687"   --->   Operation 2270 'add' 'add_ln712_2281' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2282 = add i15 %zext_ln717_701, i15 %zext_ln42_389"   --->   Operation 2271 'add' 'add_ln712_2282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln712_690 = zext i12 %add_ln712_2284"   --->   Operation 2272 'zext' 'zext_ln712_690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2273 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2285 = add i15 %zext_ln712_690, i15 %add_ln712_2282"   --->   Operation 2273 'add' 'add_ln712_2285' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2288 = add i14 %sext_ln717_537, i14 %sext_ln717_563"   --->   Operation 2274 'add' 'add_ln712_2288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln712_699 = sext i12 %add_ln712_2289"   --->   Operation 2275 'sext' 'sext_ln712_699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2276 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2290 = add i14 %sext_ln712_699, i14 %add_ln712_2288"   --->   Operation 2276 'add' 'add_ln712_2290' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2277 [1/1] (1.48ns)   --->   "%add_ln712_2292 = add i11 %zext_ln42_409, i11 %mult_V_208"   --->   Operation 2277 'add' 'add_ln712_2292' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2278 [1/1] (0.00ns)   --->   "%zext_ln712_694 = zext i13 %add_ln712_2296"   --->   Operation 2278 'zext' 'zext_ln712_694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2297 = add i15 %zext_ln717_633, i15 %zext_ln42_355"   --->   Operation 2279 'add' 'add_ln712_2297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2280 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2298 = add i15 %add_ln712_2297, i15 %zext_ln712_694"   --->   Operation 2280 'add' 'add_ln712_2298' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2281 [1/1] (1.54ns)   --->   "%add_ln712_2299 = add i13 %zext_ln717_671, i13 %zext_ln717_697"   --->   Operation 2281 'add' 'add_ln712_2299' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2282 [1/1] (0.00ns)   --->   "%zext_ln712_696 = zext i13 %add_ln712_2299"   --->   Operation 2282 'zext' 'zext_ln712_696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2283 [1/1] (0.00ns)   --->   "%zext_ln712_697 = zext i10 %add_ln712_2300"   --->   Operation 2283 'zext' 'zext_ln712_697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2284 [1/1] (1.54ns)   --->   "%add_ln712_2301 = add i12 %zext_ln712_697, i12 %trunc_ln42_52"   --->   Operation 2284 'add' 'add_ln712_2301' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln712_698 = zext i12 %add_ln712_2301"   --->   Operation 2285 'zext' 'zext_ln712_698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2286 [1/1] (1.53ns)   --->   "%add_ln712_2302 = add i14 %zext_ln712_698, i14 %zext_ln712_696"   --->   Operation 2286 'add' 'add_ln712_2302' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2287 [1/1] (1.48ns)   --->   "%add_ln712_2305 = add i12 %sext_ln42_191, i12 %sext_ln717_560"   --->   Operation 2287 'add' 'add_ln712_2305' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2288 [1/1] (1.54ns)   --->   "%add_ln712_2307 = add i13 %sext_ln42_255, i13 %sext_ln1171_360"   --->   Operation 2288 'add' 'add_ln712_2307' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2289 [1/1] (1.54ns)   --->   "%add_ln712_2310 = add i12 %zext_ln42_341, i12 %mult_V_546"   --->   Operation 2289 'add' 'add_ln712_2310' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2290 [1/1] (0.00ns)   --->   "%zext_ln712_700 = zext i12 %add_ln712_2310"   --->   Operation 2290 'zext' 'zext_ln712_700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2291 [1/1] (1.54ns)   --->   "%add_ln712_2311 = add i13 %zext_ln712_700, i13 %zext_ln717_558"   --->   Operation 2291 'add' 'add_ln712_2311' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2292 [1/1] (1.52ns)   --->   "%add_ln712_2312 = add i15 %zext_ln717_736, i15 %zext_ln42_401"   --->   Operation 2292 'add' 'add_ln712_2312' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2293 [1/1] (1.30ns)   --->   "%add_ln712_2313 = add i9 %zext_ln1171_458, i9 %zext_ln1171_489"   --->   Operation 2293 'add' 'add_ln712_2313' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2317 = add i14 %sext_ln712_595, i14 %sext_ln42_210"   --->   Operation 2294 'add' 'add_ln712_2317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln712_708 = sext i12 %add_ln712_2318"   --->   Operation 2295 'sext' 'sext_ln712_708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2296 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2319 = add i14 %sext_ln712_708, i14 %add_ln712_2317"   --->   Operation 2296 'add' 'add_ln712_2319' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2297 [1/1] (1.53ns)   --->   "%add_ln712_2320 = add i14 %sext_ln42_237, i14 %sext_ln42_239"   --->   Operation 2297 'add' 'add_ln712_2320' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2298 [1/1] (1.54ns)   --->   "%add_ln712_2321 = add i14 %sext_ln42_243, i14 %zext_ln42_410"   --->   Operation 2298 'add' 'add_ln712_2321' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2299 [1/1] (1.54ns)   --->   "%add_ln712_2324 = add i12 %zext_ln42_413, i12 %mult_V_197"   --->   Operation 2299 'add' 'add_ln712_2324' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2300 [1/1] (0.00ns)   --->   "%zext_ln712_704 = zext i12 %add_ln712_2324"   --->   Operation 2300 'zext' 'zext_ln712_704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2301 [1/1] (0.00ns)   --->   "%zext_ln712_705 = zext i12 %add_ln712_2325"   --->   Operation 2301 'zext' 'zext_ln712_705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2302 [1/1] (1.54ns)   --->   "%add_ln712_2326 = add i13 %zext_ln712_705, i13 %zext_ln712_704"   --->   Operation 2302 'add' 'add_ln712_2326' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln712_707 = zext i15 %add_ln712_2327"   --->   Operation 2303 'zext' 'zext_ln712_707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2304 [1/1] (0.00ns)   --->   "%zext_ln712_708 = zext i15 %add_ln712_2328"   --->   Operation 2304 'zext' 'zext_ln712_708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2329 = add i16 %zext_ln712_708, i16 %zext_ln717_720"   --->   Operation 2305 'add' 'add_ln712_2329' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2306 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2330 = add i16 %add_ln712_2329, i16 %zext_ln712_707"   --->   Operation 2306 'add' 'add_ln712_2330' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2307 [1/1] (1.54ns)   --->   "%add_ln712_2336 = add i13 %sext_ln42_230, i13 %sext_ln1171_340"   --->   Operation 2307 'add' 'add_ln712_2336' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln712_716 = sext i13 %add_ln712_2336"   --->   Operation 2308 'sext' 'sext_ln712_716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2309 [1/1] (1.54ns)   --->   "%add_ln712_2337 = add i14 %sext_ln717_655, i14 %zext_ln42_415"   --->   Operation 2309 'add' 'add_ln712_2337' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln712_717 = sext i14 %add_ln712_2337"   --->   Operation 2310 'sext' 'sext_ln712_717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2311 [1/1] (1.52ns)   --->   "%add_ln712_2338 = add i15 %sext_ln712_717, i15 %sext_ln712_716"   --->   Operation 2311 'add' 'add_ln712_2338' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2340 = add i13 %zext_ln717_597, i13 %zext_ln42_345"   --->   Operation 2312 'add' 'add_ln712_2340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln712_709 = zext i12 %add_ln712_2341"   --->   Operation 2313 'zext' 'zext_ln712_709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2314 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2342 = add i13 %zext_ln712_709, i13 %add_ln712_2340"   --->   Operation 2314 'add' 'add_ln712_2342' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2343 = add i11 %mult_V_1044, i11 %zext_ln42_396"   --->   Operation 2315 'add' 'add_ln712_2343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln712_711 = zext i10 %add_ln712_2344"   --->   Operation 2316 'zext' 'zext_ln712_711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2317 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2345 = add i11 %zext_ln712_711, i11 %add_ln712_2343"   --->   Operation 2317 'add' 'add_ln712_2345' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2318 [1/1] (1.54ns)   --->   "%add_ln712_2350 = add i13 %sext_ln42_253, i13 %sext_ln42_264"   --->   Operation 2318 'add' 'add_ln712_2350' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2319 [1/1] (1.52ns)   --->   "%add_ln712_2351 = add i15 %zext_ln42_300, i15 %zext_ln717_536"   --->   Operation 2319 'add' 'add_ln712_2351' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2320 [1/1] (1.54ns)   --->   "%add_ln712_2354 = add i12 %zext_ln717_569, i12 %trunc_ln42_42"   --->   Operation 2320 'add' 'add_ln712_2354' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2321 [1/1] (0.00ns)   --->   "%zext_ln712_715 = zext i12 %add_ln712_2354"   --->   Operation 2321 'zext' 'zext_ln712_715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2322 [1/1] (1.48ns)   --->   "%add_ln712_2355 = add i11 %mult_V_409, i11 %zext_ln717_640"   --->   Operation 2322 'add' 'add_ln712_2355' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln712_716 = zext i11 %add_ln712_2355"   --->   Operation 2323 'zext' 'zext_ln712_716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2324 [1/1] (1.54ns)   --->   "%add_ln712_2356 = add i13 %zext_ln712_716, i13 %zext_ln712_715"   --->   Operation 2324 'add' 'add_ln712_2356' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2325 [1/1] (1.52ns)   --->   "%add_ln712_2357 = add i15 %zext_ln717_673, i15 %zext_ln717_698"   --->   Operation 2325 'add' 'add_ln712_2357' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2326 [1/1] (1.54ns)   --->   "%add_ln712_2358 = add i12 %trunc_ln42_53, i12 %zext_ln717_732"   --->   Operation 2326 'add' 'add_ln712_2358' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln712_721 = sext i13 %add_ln712_2362"   --->   Operation 2327 'sext' 'sext_ln712_721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2363 = add i14 %sext_ln42_231, i14 %sext_ln42_251"   --->   Operation 2328 'add' 'add_ln712_2363' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2329 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2364 = add i14 %add_ln712_2363, i14 %sext_ln712_721"   --->   Operation 2329 'add' 'add_ln712_2364' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2330 [1/1] (1.53ns)   --->   "%add_ln712_2365 = add i14 %sext_ln42_254, i14 %sext_ln717_682"   --->   Operation 2330 'add' 'add_ln712_2365' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2331 [1/1] (1.54ns)   --->   "%add_ln712_2366 = add i12 %zext_ln42_302, i12 %trunc_ln42_s"   --->   Operation 2331 'add' 'add_ln712_2366' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2332 [1/1] (1.52ns)   --->   "%add_ln712_2369 = add i15 %zext_ln717_577, i15 %zext_ln717_602"   --->   Operation 2332 'add' 'add_ln712_2369' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2333 [1/1] (1.52ns)   --->   "%add_ln712_2370 = add i15 %zext_ln717_634, i15 %zext_ln717_674"   --->   Operation 2333 'add' 'add_ln712_2370' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2372 = add i15 %zext_ln717_681, i15 %zext_ln42_397"   --->   Operation 2334 'add' 'add_ln712_2372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln712_723 = zext i10 %add_ln712_2373"   --->   Operation 2335 'zext' 'zext_ln712_723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2336 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2374 = add i15 %zext_ln712_723, i15 %add_ln712_2372"   --->   Operation 2336 'add' 'add_ln712_2374' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2337 [1/1] (1.54ns)   --->   "%add_ln712_2380 = add i13 %sext_ln42_247, i13 %sext_ln1171_358"   --->   Operation 2337 'add' 'add_ln712_2380' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2383 = add i15 %zext_ln42_352, i15 %zext_ln717_655"   --->   Operation 2338 'add' 'add_ln712_2383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2339 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2384 = add i15 %add_ln712_2383, i15 %zext_ln42_346"   --->   Operation 2339 'add' 'add_ln712_2384' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2340 [1/1] (0.00ns)   --->   "%zext_ln712_726 = zext i12 %add_ln712_2385"   --->   Operation 2340 'zext' 'zext_ln712_726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2386 = add i15 %zext_ln717_736, i15 %zext_ln42_402"   --->   Operation 2341 'add' 'add_ln712_2386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2342 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2387 = add i15 %add_ln712_2386, i15 %zext_ln712_726"   --->   Operation 2342 'add' 'add_ln712_2387' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2343 [1/1] (1.41ns)   --->   "%add_ln712_2390 = add i11 %sext_ln1171_269, i11 %sext_ln42_195"   --->   Operation 2343 'add' 'add_ln712_2390' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2344 [1/1] (1.54ns)   --->   "%add_ln712_2393 = add i13 %sext_ln717_612, i13 %sext_ln717_631"   --->   Operation 2344 'add' 'add_ln712_2393' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2345 [1/1] (1.52ns)   --->   "%add_ln712_2394 = add i15 %zext_ln717_567, i15 %zext_ln42_320"   --->   Operation 2345 'add' 'add_ln712_2394' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2346 [1/1] (0.00ns)   --->   "%zext_ln712_729 = zext i11 %add_ln712_2398"   --->   Operation 2346 'zext' 'zext_ln712_729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2399 = add i13 %zext_ln717_651, i13 %zext_ln42_374"   --->   Operation 2347 'add' 'add_ln712_2399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2348 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2400 = add i13 %add_ln712_2399, i13 %zext_ln712_729"   --->   Operation 2348 'add' 'add_ln712_2400' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2349 [1/1] (1.52ns)   --->   "%add_ln712_2401 = add i15 %zext_ln42_376, i15 %zext_ln717_722"   --->   Operation 2349 'add' 'add_ln712_2401' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2350 [1/1] (1.54ns)   --->   "%add_ln712_2409 = add i13 %sext_ln42_213, i13 %sext_ln1171_310"   --->   Operation 2350 'add' 'add_ln712_2409' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln712_733 = sext i13 %add_ln712_2409"   --->   Operation 2351 'sext' 'sext_ln712_733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2352 [1/1] (1.53ns)   --->   "%add_ln712_2410 = add i14 %sext_ln1171_331, i14 %sext_ln1171_336"   --->   Operation 2352 'add' 'add_ln712_2410' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln712_734 = sext i14 %add_ln712_2410"   --->   Operation 2353 'sext' 'sext_ln712_734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2354 [1/1] (1.52ns)   --->   "%add_ln712_2411 = add i15 %sext_ln712_734, i15 %sext_ln712_733"   --->   Operation 2354 'add' 'add_ln712_2411' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2355 [1/1] (1.54ns)   --->   "%add_ln712_2413 = add i13 %sext_ln1171_347, i13 %sext_ln42_262"   --->   Operation 2355 'add' 'add_ln712_2413' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln712_736 = sext i13 %add_ln712_2413"   --->   Operation 2356 'sext' 'sext_ln712_736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2357 [1/1] (1.54ns)   --->   "%add_ln712_2414 = add i13 %zext_ln42_307, i13 %zext_ln717_580"   --->   Operation 2357 'add' 'add_ln712_2414' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2358 [1/1] (0.00ns)   --->   "%zext_ln712_734 = zext i13 %add_ln712_2414"   --->   Operation 2358 'zext' 'zext_ln712_734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2359 [1/1] (1.53ns)   --->   "%add_ln712_2415 = add i15 %zext_ln712_734, i15 %sext_ln712_736"   --->   Operation 2359 'add' 'add_ln712_2415' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln712_735 = zext i13 %add_ln712_2416"   --->   Operation 2360 'zext' 'zext_ln712_735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2417 = add i15 %zext_ln42_390, i15 %zext_ln717_751"   --->   Operation 2361 'add' 'add_ln712_2417' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2362 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2418 = add i15 %add_ln712_2417, i15 %zext_ln712_735"   --->   Operation 2362 'add' 'add_ln712_2418' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2363 [1/1] (1.53ns)   --->   "%add_ln712_2422 = add i14 %sext_ln717_579, i14 %sext_ln42_223"   --->   Operation 2363 'add' 'add_ln712_2422' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2424 = add i14 %sext_ln42_232, i14 %sext_ln1171_332"   --->   Operation 2364 'add' 'add_ln712_2424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln712_741 = sext i13 %add_ln712_2425"   --->   Operation 2365 'sext' 'sext_ln712_741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2366 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2426 = add i14 %sext_ln712_741, i14 %add_ln712_2424"   --->   Operation 2366 'add' 'add_ln712_2426' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2367 [1/1] (1.53ns)   --->   "%add_ln712_2428 = add i14 %sext_ln42_259, i14 %zext_ln42_406"   --->   Operation 2367 'add' 'add_ln712_2428' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln712_743 = sext i14 %add_ln712_2428"   --->   Operation 2368 'sext' 'sext_ln712_743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2369 [1/1] (1.48ns)   --->   "%add_ln712_2429 = add i11 %zext_ln42_305, i11 %mult_V_261"   --->   Operation 2369 'add' 'add_ln712_2429' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2370 [1/1] (0.00ns)   --->   "%zext_ln712_737 = zext i11 %add_ln712_2429"   --->   Operation 2370 'zext' 'zext_ln712_737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2371 [1/1] (1.52ns)   --->   "%add_ln712_2430 = add i15 %zext_ln712_737, i15 %sext_ln712_743"   --->   Operation 2371 'add' 'add_ln712_2430' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2431 = add i15 %zext_ln42_342, i15 %zext_ln717_706"   --->   Operation 2372 'add' 'add_ln712_2431' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2373 [1/1] (0.00ns)   --->   "%zext_ln712_739 = zext i12 %add_ln712_2433"   --->   Operation 2373 'zext' 'zext_ln712_739' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2374 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2434 = add i15 %zext_ln712_739, i15 %add_ln712_2431"   --->   Operation 2374 'add' 'add_ln712_2434' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2437 = add i14 %sext_ln717_519, i14 %sext_ln1171_275"   --->   Operation 2375 'add' 'add_ln712_2437' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln712_745 = sext i13 %add_ln712_2438"   --->   Operation 2376 'sext' 'sext_ln712_745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2377 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2439 = add i14 %sext_ln712_745, i14 %add_ln712_2437"   --->   Operation 2377 'add' 'add_ln712_2439' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2440 = add i14 %sext_ln1171_324, i14 %sext_ln42_252"   --->   Operation 2378 'add' 'add_ln712_2440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2379 [1/1] (0.00ns)   --->   "%sext_ln712_747 = sext i13 %add_ln712_2441"   --->   Operation 2379 'sext' 'sext_ln712_747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2380 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2442 = add i14 %sext_ln712_747, i14 %add_ln712_2440"   --->   Operation 2380 'add' 'add_ln712_2442' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln712_741 = zext i13 %add_ln712_2444"   --->   Operation 2381 'zext' 'zext_ln712_741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2445 = add i15 %zext_ln42_342, i15 %zext_ln717_673"   --->   Operation 2382 'add' 'add_ln712_2445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2383 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2446 = add i15 %add_ln712_2445, i15 %zext_ln712_741"   --->   Operation 2383 'add' 'add_ln712_2446' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2384 [1/1] (1.52ns)   --->   "%add_ln712_2447 = add i15 %zext_ln717_717, i15 %zext_ln42_395"   --->   Operation 2384 'add' 'add_ln712_2447' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2385 [1/1] (1.53ns)   --->   "%add_ln712_2453 = add i14 %sext_ln717_545, i14 %sext_ln1171_331"   --->   Operation 2385 'add' 'add_ln712_2453' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln712_753 = sext i12 %add_ln712_2455"   --->   Operation 2386 'sext' 'sext_ln712_753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2456 = add i14 %sext_ln42_257, i14 %sext_ln1171_361"   --->   Operation 2387 'add' 'add_ln712_2456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2388 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2457 = add i14 %add_ln712_2456, i14 %sext_ln712_753"   --->   Operation 2388 'add' 'add_ln712_2457' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2389 [1/1] (1.54ns)   --->   "%add_ln712_2459 = add i14 %sext_ln717_703, i14 %zext_ln717_537"   --->   Operation 2389 'add' 'add_ln712_2459' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln712_755 = sext i14 %add_ln712_2459"   --->   Operation 2390 'sext' 'sext_ln712_755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2391 [1/1] (1.48ns)   --->   "%add_ln712_2460 = add i12 %zext_ln717_586, i12 %zext_ln717_611"   --->   Operation 2391 'add' 'add_ln712_2460' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln712_745 = zext i12 %add_ln712_2460"   --->   Operation 2392 'zext' 'zext_ln712_745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2393 [1/1] (1.52ns)   --->   "%add_ln712_2461 = add i15 %zext_ln712_745, i15 %sext_ln712_755"   --->   Operation 2393 'add' 'add_ln712_2461' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2394 [1/1] (1.52ns)   --->   "%add_ln712_2462 = add i15 %zext_ln717_636, i15 %zext_ln717_643"   --->   Operation 2394 'add' 'add_ln712_2462' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2395 [1/1] (1.41ns)   --->   "%add_ln712_2463 = add i10 %zext_ln1171_447, i10 384"   --->   Operation 2395 'add' 'add_ln712_2463' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2396 [1/1] (0.00ns)   --->   "%zext_ln712_747 = zext i10 %add_ln712_2463"   --->   Operation 2396 'zext' 'zext_ln712_747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2397 [1/1] (1.54ns)   --->   "%add_ln712_2464 = add i12 %zext_ln712_747, i12 %mult_V_1099"   --->   Operation 2397 'add' 'add_ln712_2464' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2398 [1/1] (1.54ns)   --->   "%add_ln712_2468 = add i13 %sext_ln717_583, i13 %sext_ln717_603"   --->   Operation 2398 'add' 'add_ln712_2468' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln712_757 = sext i13 %add_ln712_2468"   --->   Operation 2399 'sext' 'sext_ln712_757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2400 [1/1] (1.53ns)   --->   "%add_ln712_2469 = add i14 %sext_ln717_621, i14 %sext_ln717_644"   --->   Operation 2400 'add' 'add_ln712_2469' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln712_758 = sext i14 %add_ln712_2469"   --->   Operation 2401 'sext' 'sext_ln712_758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2402 [1/1] (1.52ns)   --->   "%add_ln712_2470 = add i15 %sext_ln712_758, i15 %sext_ln712_757"   --->   Operation 2402 'add' 'add_ln712_2470' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2403 [1/1] (1.54ns)   --->   "%add_ln712_2471 = add i13 %sext_ln1171_363, i13 %sext_ln1171_367"   --->   Operation 2403 'add' 'add_ln712_2471' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2404 [1/1] (1.52ns)   --->   "%add_ln712_2475 = add i15 %zext_ln717_548, i15 %zext_ln717_567"   --->   Operation 2404 'add' 'add_ln712_2475' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2405 [1/1] (1.52ns)   --->   "%add_ln712_2476 = add i15 %zext_ln717_582, i15 %zext_ln42_322"   --->   Operation 2405 'add' 'add_ln712_2476' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2406 [1/1] (0.00ns)   --->   "%zext_ln712_751 = zext i13 %add_ln712_2478"   --->   Operation 2406 'zext' 'zext_ln712_751' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2480 = add i15 %add_ln712_2479, i15 %zext_ln42_371"   --->   Operation 2407 'add' 'add_ln712_2480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2408 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2481 = add i15 %add_ln712_2480, i15 %zext_ln712_751"   --->   Operation 2408 'add' 'add_ln712_2481' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2409 [1/1] (1.54ns)   --->   "%add_ln712_2484 = add i13 %sext_ln717_529, i13 %sext_ln1171_299"   --->   Operation 2409 'add' 'add_ln712_2484' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2410 [1/1] (0.00ns)   --->   "%sext_ln712_763 = sext i13 %add_ln712_2484"   --->   Operation 2410 'sext' 'sext_ln712_763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2411 [1/1] (1.54ns)   --->   "%add_ln712_2485 = add i13 %sext_ln42_211, i13 %sext_ln717_578"   --->   Operation 2411 'add' 'add_ln712_2485' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2412 [1/1] (0.00ns)   --->   "%sext_ln712_764 = sext i13 %add_ln712_2485"   --->   Operation 2412 'sext' 'sext_ln712_764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2413 [1/1] (1.53ns)   --->   "%add_ln712_2486 = add i14 %sext_ln712_764, i14 %sext_ln712_763"   --->   Operation 2413 'add' 'add_ln712_2486' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2414 [1/1] (1.54ns)   --->   "%add_ln712_2487 = add i13 %sext_ln717_581, i13 %sext_ln717_613"   --->   Operation 2414 'add' 'add_ln712_2487' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln712_766 = sext i13 %add_ln712_2487"   --->   Operation 2415 'sext' 'sext_ln712_766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2416 [1/1] (1.54ns)   --->   "%add_ln712_2488 = add i13 %sext_ln717_635, i13 %sext_ln717_649"   --->   Operation 2416 'add' 'add_ln712_2488' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln712_767 = sext i13 %add_ln712_2488"   --->   Operation 2417 'sext' 'sext_ln712_767' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2418 [1/1] (1.53ns)   --->   "%add_ln712_2489 = add i14 %sext_ln712_767, i14 %sext_ln712_766"   --->   Operation 2418 'add' 'add_ln712_2489' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2419 [1/1] (1.54ns)   --->   "%add_ln712_2491 = add i13 %sext_ln1171_364, i13 %sext_ln42_262"   --->   Operation 2419 'add' 'add_ln712_2491' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2420 [1/1] (1.52ns)   --->   "%add_ln712_2492 = add i15 %zext_ln717_559, i15 %zext_ln42_347"   --->   Operation 2420 'add' 'add_ln712_2492' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2421 [1/1] (1.54ns)   --->   "%add_ln712_2494 = add i13 %zext_ln717_656, i13 %zext_ln717_683"   --->   Operation 2421 'add' 'add_ln712_2494' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2422 [1/1] (1.54ns)   --->   "%add_ln712_2495 = add i12 %trunc_ln42_62, i12 320"   --->   Operation 2422 'add' 'add_ln712_2495' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2423 [1/1] (1.53ns)   --->   "%add_ln712_2500 = add i14 %sext_ln717_622, i14 %sext_ln42_260"   --->   Operation 2423 'add' 'add_ln712_2500' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2424 [1/1] (0.00ns)   --->   "%sext_ln712_771 = sext i14 %add_ln712_2500"   --->   Operation 2424 'sext' 'sext_ln712_771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2425 [1/1] (1.52ns)   --->   "%add_ln712_2501 = add i15 %sext_ln712_771, i15 %sext_ln42_224"   --->   Operation 2425 'add' 'add_ln712_2501' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2426 [1/1] (1.54ns)   --->   "%add_ln712_2502 = add i13 %sext_ln717_694, i13 %sext_ln717_709"   --->   Operation 2426 'add' 'add_ln712_2502' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln712_773 = sext i13 %add_ln712_2502"   --->   Operation 2427 'sext' 'sext_ln712_773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2428 [1/1] (1.54ns)   --->   "%add_ln712_2503 = add i13 %zext_ln717_544, i13 %zext_ln42_412"   --->   Operation 2428 'add' 'add_ln712_2503' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln712_757 = zext i13 %add_ln712_2503"   --->   Operation 2429 'zext' 'zext_ln712_757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2430 [1/1] (1.53ns)   --->   "%add_ln712_2504 = add i15 %zext_ln712_757, i15 %sext_ln712_773"   --->   Operation 2430 'add' 'add_ln712_2504' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2431 [1/1] (1.52ns)   --->   "%add_ln712_2506 = add i15 %zext_ln42_316, i15 %zext_ln717_615"   --->   Operation 2431 'add' 'add_ln712_2506' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2508 = add i13 %zext_ln717_639, i13 %zext_ln717_675"   --->   Operation 2432 'add' 'add_ln712_2508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln712_758 = zext i11 %add_ln712_2509"   --->   Operation 2433 'zext' 'zext_ln712_758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2434 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2510 = add i13 %zext_ln712_758, i13 %add_ln712_2508"   --->   Operation 2434 'add' 'add_ln712_2510' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2513 = add i13 %sext_ln1171_291, i13 %sext_ln717_548"   --->   Operation 2435 'add' 'add_ln712_2513' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2436 [1/1] (0.00ns)   --->   "%sext_ln712_775 = sext i10 %add_ln712_2514"   --->   Operation 2436 'sext' 'sext_ln712_775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2437 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2515 = add i13 %sext_ln712_775, i13 %add_ln712_2513"   --->   Operation 2437 'add' 'add_ln712_2515' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2516 = add i13 %sext_ln717_588, i13 %sext_ln42_235"   --->   Operation 2438 'add' 'add_ln712_2516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2439 [1/1] (0.00ns)   --->   "%sext_ln712_777 = sext i10 %add_ln712_2517"   --->   Operation 2439 'sext' 'sext_ln712_777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2440 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2518 = add i13 %sext_ln712_777, i13 %add_ln712_2516"   --->   Operation 2440 'add' 'add_ln712_2518' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2441 [1/1] (1.54ns)   --->   "%add_ln712_2520 = add i13 %sext_ln1171_352, i13 %sext_ln717_675"   --->   Operation 2441 'add' 'add_ln712_2520' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2442 [1/1] (1.54ns)   --->   "%add_ln712_2523 = add i13 %zext_ln717_637, i13 %zext_ln717_649"   --->   Operation 2442 'add' 'add_ln712_2523' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2443 [1/1] (1.52ns)   --->   "%add_ln712_2524 = add i15 %zext_ln717_738, i15 256"   --->   Operation 2443 'add' 'add_ln712_2524' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2444 [1/1] (1.54ns)   --->   "%add_ln712_2530 = add i13 %sext_ln717_555, i13 %sext_ln717_604"   --->   Operation 2444 'add' 'add_ln712_2530' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2445 [1/1] (1.53ns)   --->   "%add_ln712_2532 = add i14 %sext_ln1171_331, i14 %sext_ln42_240"   --->   Operation 2445 'add' 'add_ln712_2532' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln712_783 = sext i14 %add_ln712_2532"   --->   Operation 2446 'sext' 'sext_ln712_783' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2447 [1/1] (1.53ns)   --->   "%add_ln712_2533 = add i14 %sext_ln1171_344, i14 %sext_ln1171_362"   --->   Operation 2447 'add' 'add_ln712_2533' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln712_784 = sext i14 %add_ln712_2533"   --->   Operation 2448 'sext' 'sext_ln712_784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2449 [1/1] (1.52ns)   --->   "%add_ln712_2534 = add i15 %sext_ln712_784, i15 %sext_ln712_783"   --->   Operation 2449 'add' 'add_ln712_2534' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln712_765 = zext i14 %add_ln712_2538"   --->   Operation 2450 'zext' 'zext_ln712_765' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln712_766 = zext i12 %add_ln712_2540"   --->   Operation 2451 'zext' 'zext_ln712_766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2541 = add i15 %zext_ln712_766, i15 %add_ln712_2539"   --->   Operation 2452 'add' 'add_ln712_2541' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2453 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2542 = add i15 %add_ln712_2541, i15 %zext_ln712_765"   --->   Operation 2453 'add' 'add_ln712_2542' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2454 [1/1] (1.53ns)   --->   "%add_ln712_2545 = add i14 %sext_ln1171_324, i14 %sext_ln717_647"   --->   Operation 2454 'add' 'add_ln712_2545' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2455 [1/1] (1.53ns)   --->   "%add_ln712_2547 = add i14 %sext_ln1171_349, i14 %sext_ln717_697"   --->   Operation 2455 'add' 'add_ln712_2547' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln712_789 = sext i14 %add_ln712_2547"   --->   Operation 2456 'sext' 'sext_ln712_789' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln712_768 = zext i12 %add_ln712_2548"   --->   Operation 2457 'zext' 'zext_ln712_768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2458 [1/1] (1.54ns)   --->   "%add_ln712_2549 = add i13 %zext_ln712_768, i13 %zext_ln717_538"   --->   Operation 2458 'add' 'add_ln712_2549' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2459 [1/1] (0.00ns)   --->   "%zext_ln712_769 = zext i13 %add_ln712_2549"   --->   Operation 2459 'zext' 'zext_ln712_769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2460 [1/1] (1.52ns)   --->   "%add_ln712_2550 = add i15 %zext_ln712_769, i15 %sext_ln712_789"   --->   Operation 2460 'add' 'add_ln712_2550' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2461 [1/1] (1.52ns)   --->   "%add_ln712_2552 = add i15 %zext_ln717_587, i15 %zext_ln717_620"   --->   Operation 2461 'add' 'add_ln712_2552' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2462 [1/1] (1.54ns)   --->   "%add_ln712_2553 = add i12 %zext_ln42_357, i12 %mult_V_704"   --->   Operation 2462 'add' 'add_ln712_2553' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2555 = add i15 %zext_ln717_711, i15 %zext_ln42_392"   --->   Operation 2463 'add' 'add_ln712_2555' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2464 [1/1] (0.00ns)   --->   "%zext_ln712_773 = zext i11 %add_ln712_2557"   --->   Operation 2464 'zext' 'zext_ln712_773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2465 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2558 = add i15 %zext_ln712_773, i15 %add_ln712_2555"   --->   Operation 2465 'add' 'add_ln712_2558' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2466 [1/1] (1.54ns)   --->   "%add_ln712_2561 = add i13 %sext_ln1171_273, i13 %sext_ln717_556"   --->   Operation 2466 'add' 'add_ln712_2561' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln712_793 = sext i13 %add_ln712_2564"   --->   Operation 2467 'sext' 'sext_ln712_793' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2468 [1/1] (0.00ns)   --->   "%sext_ln712_794 = sext i14 %add_ln712_2565"   --->   Operation 2468 'sext' 'sext_ln712_794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2566 = add i15 %sext_ln712_794, i15 %sext_ln1171_350"   --->   Operation 2469 'add' 'add_ln712_2566' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2470 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2567 = add i15 %add_ln712_2566, i15 %sext_ln712_793"   --->   Operation 2470 'add' 'add_ln712_2567' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2471 [1/1] (1.52ns)   --->   "%add_ln712_2569 = add i15 %zext_ln717_548, i15 %zext_ln717_563"   --->   Operation 2471 'add' 'add_ln712_2569' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2472 [1/1] (1.48ns)   --->   "%add_ln712_2570 = add i12 %zext_ln717_588, i12 %zext_ln717_621"   --->   Operation 2472 'add' 'add_ln712_2570' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln712_777 = zext i12 %add_ln712_2572"   --->   Operation 2473 'zext' 'zext_ln712_777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2474 [1/1] (0.00ns)   --->   "%zext_ln712_778 = zext i12 %add_ln712_2573"   --->   Operation 2474 'zext' 'zext_ln712_778' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2574 = add i15 %zext_ln712_778, i15 %zext_ln717_711"   --->   Operation 2475 'add' 'add_ln712_2574' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2476 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2575 = add i15 %add_ln712_2574, i15 %zext_ln712_777"   --->   Operation 2476 'add' 'add_ln712_2575' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2477 [1/1] (1.54ns)   --->   "%add_ln712_2581 = add i13 %sext_ln717_631, i13 %sext_ln42_248"   --->   Operation 2477 'add' 'add_ln712_2581' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2478 [1/1] (1.53ns)   --->   "%add_ln712_2582 = add i14 %sext_ln717_702, i14 %sext_ln717_711"   --->   Operation 2478 'add' 'add_ln712_2582' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2479 [1/1] (0.00ns)   --->   "%zext_ln712_780 = zext i12 %add_ln712_2586"   --->   Operation 2479 'zext' 'zext_ln712_780' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2587 = add i13 %zext_ln717_598, i13 %zext_ln42_343"   --->   Operation 2480 'add' 'add_ln712_2587' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2481 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2588 = add i13 %add_ln712_2587, i13 %zext_ln712_780"   --->   Operation 2481 'add' 'add_ln712_2588' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2482 [1/1] (1.52ns)   --->   "%add_ln712_2589 = add i15 %zext_ln717_654, i15 %zext_ln42_364"   --->   Operation 2482 'add' 'add_ln712_2589' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2590 = add i15 %zext_ln717_735, i15 %zext_ln1171_427"   --->   Operation 2483 'add' 'add_ln712_2590' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2484 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2591 = add i15 %add_ln712_2590, i15 %zext_ln42_389"   --->   Operation 2484 'add' 'add_ln712_2591' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2595 = add i14 %sext_ln1171_301, i14 %sext_ln717_652"   --->   Operation 2485 'add' 'add_ln712_2595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2486 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2596 = add i14 %add_ln712_2595, i14 %sext_ln42_202"   --->   Operation 2486 'add' 'add_ln712_2596' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2597 = add i13 %sext_ln717_663, i13 %sext_ln42_262"   --->   Operation 2487 'add' 'add_ln712_2597' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln712_802 = sext i11 %add_ln712_2598"   --->   Operation 2488 'sext' 'sext_ln712_802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2489 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2599 = add i13 %sext_ln712_802, i13 %add_ln712_2597"   --->   Operation 2489 'add' 'add_ln712_2599' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2490 [1/1] (1.54ns)   --->   "%add_ln712_2601 = add i13 %zext_ln717_556, i13 %zext_ln717_599"   --->   Operation 2490 'add' 'add_ln712_2601' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2491 [1/1] (0.00ns)   --->   "%zext_ln712_784 = zext i13 %add_ln712_2601"   --->   Operation 2491 'zext' 'zext_ln712_784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2492 [1/1] (1.53ns)   --->   "%add_ln712_2602 = add i15 %zext_ln712_784, i15 %sext_ln42"   --->   Operation 2492 'add' 'add_ln712_2602' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln712_785 = zext i15 %add_ln712_2603"   --->   Operation 2493 'zext' 'zext_ln712_785' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2494 [1/1] (1.54ns)   --->   "%add_ln712_2604 = add i12 %zext_ln42_366, i12 %trunc_ln42_51"   --->   Operation 2494 'add' 'add_ln712_2604' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2495 [1/1] (0.00ns)   --->   "%zext_ln712_786 = zext i12 %add_ln712_2604"   --->   Operation 2495 'zext' 'zext_ln712_786' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2496 [1/1] (1.53ns)   --->   "%add_ln712_2605 = add i16 %zext_ln712_786, i16 %zext_ln712_785"   --->   Operation 2496 'add' 'add_ln712_2605' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2497 [1/1] (1.53ns)   --->   "%add_ln712_2610 = add i14 %sext_ln42_245, i14 %sext_ln42_261"   --->   Operation 2497 'add' 'add_ln712_2610' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln712_807 = sext i14 %add_ln712_2610"   --->   Operation 2498 'sext' 'sext_ln712_807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2499 [1/1] (1.52ns)   --->   "%add_ln712_2611 = add i15 %zext_ln717_563, i15 %zext_ln42_339"   --->   Operation 2499 'add' 'add_ln712_2611' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2500 [1/1] (0.00ns)   --->   "%zext_ln712_787 = zext i15 %add_ln712_2611"   --->   Operation 2500 'zext' 'zext_ln712_787' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2501 [1/1] (1.53ns)   --->   "%add_ln712_2612 = add i16 %zext_ln712_787, i16 %sext_ln712_807"   --->   Operation 2501 'add' 'add_ln712_2612' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2614 = add i15 %zext_ln717_643, i15 %zext_ln42_363"   --->   Operation 2502 'add' 'add_ln712_2614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2503 [1/1] (0.00ns)   --->   "%zext_ln712_788 = zext i13 %add_ln712_2615"   --->   Operation 2503 'zext' 'zext_ln712_788' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2504 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2616 = add i15 %zext_ln712_788, i15 %add_ln712_2614"   --->   Operation 2504 'add' 'add_ln712_2616' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2505 [1/1] (1.52ns)   --->   "%add_ln712_2617 = add i15 %zext_ln42_400, i15 %zext_ln717_756"   --->   Operation 2505 'add' 'add_ln712_2617' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2506 [1/1] (1.30ns)   --->   "%add_ln712_2618 = add i9 %zext_ln1171_395, i9 448"   --->   Operation 2506 'add' 'add_ln712_2618' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2507 [1/1] (1.54ns)   --->   "%add_ln712_2622 = add i13 %sext_ln717_516, i13 %sext_ln1171_283"   --->   Operation 2507 'add' 'add_ln712_2622' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln712_808 = sext i13 %add_ln712_2622"   --->   Operation 2508 'sext' 'sext_ln712_808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2509 [1/1] (1.48ns)   --->   "%add_ln712_2623 = add i12 %sext_ln42_212, i12 %sext_ln1171_304"   --->   Operation 2509 'add' 'add_ln712_2623' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln712_809 = sext i12 %add_ln712_2623"   --->   Operation 2510 'sext' 'sext_ln712_809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2511 [1/1] (1.53ns)   --->   "%add_ln712_2624 = add i14 %sext_ln712_809, i14 %sext_ln712_808"   --->   Operation 2511 'add' 'add_ln712_2624' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2512 [1/1] (1.53ns)   --->   "%add_ln712_2625 = add i14 %sext_ln42_236, i14 %sext_ln42_246"   --->   Operation 2512 'add' 'add_ln712_2625' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2513 [1/1] (1.53ns)   --->   "%add_ln712_2626 = add i14 %sext_ln1171_359, i14 %sext_ln717_691"   --->   Operation 2513 'add' 'add_ln712_2626' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2514 [1/1] (1.52ns)   --->   "%add_ln712_2630 = add i15 %zext_ln42_319, i15 %zext_ln717_631"   --->   Operation 2514 'add' 'add_ln712_2630' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2515 [1/1] (1.36ns)   --->   "%add_ln712_2633 = add i10 %zext_ln42_405, i10 64"   --->   Operation 2515 'add' 'add_ln712_2633' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2516 [1/1] (0.00ns)   --->   "%zext_ln712_792 = zext i10 %add_ln712_2633"   --->   Operation 2516 'zext' 'zext_ln712_792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2517 [1/1] (1.54ns)   --->   "%add_ln712_2634 = add i12 %zext_ln712_792, i12 %trunc_ln42_49"   --->   Operation 2517 'add' 'add_ln712_2634' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2518 [1/1] (1.54ns)   --->   "%add_ln712_2638 = add i13 %sext_ln1171_283, i13 %sext_ln717_536"   --->   Operation 2518 'add' 'add_ln712_2638' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2519 [1/1] (1.54ns)   --->   "%add_ln712_2642 = add i13 %sext_ln717_657, i13 %sext_ln1171_356"   --->   Operation 2519 'add' 'add_ln712_2642' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2645 = add i13 %zext_ln1171_398, i13 %zext_ln717_601"   --->   Operation 2520 'add' 'add_ln712_2645' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2521 [1/1] (0.00ns)   --->   "%zext_ln712_795 = zext i12 %add_ln712_2646"   --->   Operation 2521 'zext' 'zext_ln712_795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2522 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2647 = add i13 %zext_ln712_795, i13 %add_ln712_2645"   --->   Operation 2522 'add' 'add_ln712_2647' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2523 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %zext_ln717_757"   --->   Operation 2523 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2524 [1/1] (0.00ns)   --->   "%zext_ln712_797 = zext i9 %or_ln"   --->   Operation 2524 'zext' 'zext_ln712_797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2525 [1/1] (1.48ns)   --->   "%add_ln712_2649 = add i12 %zext_ln712_797, i12 %zext_ln717_747"   --->   Operation 2525 'add' 'add_ln712_2649' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2526 [1/1] (0.00ns)   --->   "%sext_ln712_822 = sext i12 %add_ln712_2656"   --->   Operation 2526 'sext' 'sext_ln712_822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2657 = add i14 %sext_ln1171_355, i14 %zext_ln42_408"   --->   Operation 2527 'add' 'add_ln712_2657' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2528 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2658 = add i14 %add_ln712_2657, i14 %sext_ln712_822"   --->   Operation 2528 'add' 'add_ln712_2658' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2529 [1/1] (1.54ns)   --->   "%add_ln712_2660 = add i13 %zext_ln717_570, i13 %zext_ln717_599"   --->   Operation 2529 'add' 'add_ln712_2660' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln712_800 = zext i13 %add_ln712_2660"   --->   Operation 2530 'zext' 'zext_ln712_800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2531 [1/1] (1.54ns)   --->   "%add_ln712_2661 = add i12 %trunc_ln42_46, i12 %zext_ln717_645"   --->   Operation 2531 'add' 'add_ln712_2661' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2532 [1/1] (0.00ns)   --->   "%zext_ln712_801 = zext i12 %add_ln712_2661"   --->   Operation 2532 'zext' 'zext_ln712_801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2533 [1/1] (1.53ns)   --->   "%add_ln712_2662 = add i14 %zext_ln712_801, i14 %zext_ln712_800"   --->   Operation 2533 'add' 'add_ln712_2662' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2534 [1/1] (1.52ns)   --->   "%add_ln712_2663 = add i15 %zext_ln717_666, i15 %zext_ln42_381"   --->   Operation 2534 'add' 'add_ln712_2663' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2535 [1/1] (1.53ns)   --->   "%add_ln712_2671 = add i14 %sext_ln42_256, i14 %sext_ln1171_357"   --->   Operation 2535 'add' 'add_ln712_2671' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2536 [1/1] (1.48ns)   --->   "%add_ln712_2672 = add i12 %sext_ln717_710, i12 %zext_ln42_413"   --->   Operation 2536 'add' 'add_ln712_2672' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2537 [1/1] (1.52ns)   --->   "%add_ln712_2676 = add i15 %zext_ln42_316, i15 %zext_ln717_604"   --->   Operation 2537 'add' 'add_ln712_2676' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2677 = add i15 %zext_ln42_356, i15 %zext_ln717_682"   --->   Operation 2538 'add' 'add_ln712_2677' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2539 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2678 = add i15 %add_ln712_2677, i15 %zext_ln42_344"   --->   Operation 2539 'add' 'add_ln712_2678' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2680 = add i13 %zext_ln717_692, i13 %zext_ln717_728"   --->   Operation 2540 'add' 'add_ln712_2680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln712_808 = zext i10 %add_ln712_2682"   --->   Operation 2541 'zext' 'zext_ln712_808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2542 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2683 = add i13 %zext_ln712_808, i13 %add_ln712_2680"   --->   Operation 2542 'add' 'add_ln712_2683' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2543 [1/1] (1.53ns)   --->   "%add_ln712_2687 = add i14 %sext_ln42_205, i14 %sext_ln1171_311"   --->   Operation 2543 'add' 'add_ln712_2687' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2544 [1/1] (1.53ns)   --->   "%add_ln712_2689 = add i14 %sext_ln1171_331, i14 %sext_ln42_242"   --->   Operation 2544 'add' 'add_ln712_2689' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln712_834 = sext i14 %add_ln712_2689"   --->   Operation 2545 'sext' 'sext_ln712_834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2546 [1/1] (1.53ns)   --->   "%add_ln712_2690 = add i14 %sext_ln1171_343, i14 %sext_ln717_684"   --->   Operation 2546 'add' 'add_ln712_2690' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln712_835 = sext i14 %add_ln712_2690"   --->   Operation 2547 'sext' 'sext_ln712_835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2548 [1/1] (1.52ns)   --->   "%add_ln712_2691 = add i15 %sext_ln712_835, i15 %sext_ln712_834"   --->   Operation 2548 'add' 'add_ln712_2691' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2549 [1/1] (1.54ns)   --->   "%add_ln712_2693 = add i14 %sext_ln42_263, i14 %zext_ln42_407"   --->   Operation 2549 'add' 'add_ln712_2693' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2550 [1/1] (1.52ns)   --->   "%add_ln712_2694 = add i15 %zext_ln42_326, i15 %zext_ln717_620"   --->   Operation 2550 'add' 'add_ln712_2694' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2551 [1/1] (0.00ns)   --->   "%zext_ln712_811 = zext i13 %add_ln712_2696"   --->   Operation 2551 'zext' 'zext_ln712_811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2552 [1/1] (0.00ns)   --->   "%zext_ln712_812 = zext i11 %add_ln712_2697"   --->   Operation 2552 'zext' 'zext_ln712_812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2698 = add i15 %zext_ln712_812, i15 %zext_ln717_705"   --->   Operation 2553 'add' 'add_ln712_2698' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2554 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2699 = add i15 %add_ln712_2698, i15 %zext_ln712_811"   --->   Operation 2554 'add' 'add_ln712_2699' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2555 [1/1] (1.53ns)   --->   "%add_ln712_2703 = add i14 %sext_ln42_215, i14 %sext_ln717_587"   --->   Operation 2555 'add' 'add_ln712_2703' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2556 [1/1] (1.54ns)   --->   "%add_ln712_2705 = add i13 %sext_ln1171_323, i13 %sext_ln717_645"   --->   Operation 2556 'add' 'add_ln712_2705' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2557 [1/1] (1.52ns)   --->   "%add_ln712_2706 = add i15 %zext_ln717_560, i15 %zext_ln717_567"   --->   Operation 2557 'add' 'add_ln712_2706' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2558 [1/1] (1.52ns)   --->   "%add_ln712_2710 = add i15 %zext_ln717_578, i15 %zext_ln717_633"   --->   Operation 2558 'add' 'add_ln712_2710' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2559 [1/1] (1.48ns)   --->   "%add_ln712_2711 = add i12 %zext_ln717_644, i12 %zext_ln717_670"   --->   Operation 2559 'add' 'add_ln712_2711' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2713 = add i15 %zext_ln717_690, i15 %zext_ln42_383"   --->   Operation 2560 'add' 'add_ln712_2713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2561 [1/1] (0.00ns)   --->   "%zext_ln712_817 = zext i13 %add_ln712_2715"   --->   Operation 2561 'zext' 'zext_ln712_817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2562 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2716 = add i15 %zext_ln712_817, i15 %add_ln712_2713"   --->   Operation 2562 'add' 'add_ln712_2716' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2563 [1/1] (1.53ns)   --->   "%add_ln712_2720 = add i14 %sext_ln717_615, i14 %sext_ln717_668"   --->   Operation 2563 'add' 'add_ln712_2720' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2564 [1/1] (1.53ns)   --->   "%add_ln712_2722 = add i14 %sext_ln1171_372, i14 %zext_ln717_537"   --->   Operation 2564 'add' 'add_ln712_2722' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln712_845 = sext i14 %add_ln712_2722"   --->   Operation 2565 'sext' 'sext_ln712_845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2566 [1/1] (1.48ns)   --->   "%add_ln712_2723 = add i12 %zext_ln717_543, i12 %zext_ln42_413"   --->   Operation 2566 'add' 'add_ln712_2723' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2567 [1/1] (0.00ns)   --->   "%zext_ln712_819 = zext i12 %add_ln712_2723"   --->   Operation 2567 'zext' 'zext_ln712_819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2568 [1/1] (1.52ns)   --->   "%add_ln712_2724 = add i15 %zext_ln712_819, i15 %sext_ln712_845"   --->   Operation 2568 'add' 'add_ln712_2724' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2569 [1/1] (0.00ns)   --->   "%zext_ln712_820 = zext i12 %add_ln712_2726"   --->   Operation 2569 'zext' 'zext_ln712_820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2727 = add i15 %zext_ln717_616, i15 %zext_ln42_348"   --->   Operation 2570 'add' 'add_ln712_2727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2571 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2728 = add i15 %add_ln712_2727, i15 %zext_ln712_820"   --->   Operation 2571 'add' 'add_ln712_2728' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2729 = add i15 %zext_ln42_375, i15 %zext_ln717_721"   --->   Operation 2572 'add' 'add_ln712_2729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2573 [1/1] (0.00ns)   --->   "%zext_ln712_823 = zext i9 %add_ln712_2731"   --->   Operation 2573 'zext' 'zext_ln712_823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2574 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2732 = add i15 %zext_ln712_823, i15 %add_ln712_2729"   --->   Operation 2574 'add' 'add_ln712_2732' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.18>
ST_4 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i13 %trunc_ln"   --->   Operation 2575 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2576 [1/1] (0.00ns)   --->   "%zext_ln717_525 = zext i12 %mult_V_1"   --->   Operation 2576 'zext' 'zext_ln717_525' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2577 [1/1] (0.00ns)   --->   "%sext_ln1171_270 = sext i8 %trunc_ln717_s"   --->   Operation 2577 'sext' 'sext_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln717_510 = sext i11 %trunc_ln717_820"   --->   Operation 2578 'sext' 'sext_ln717_510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2579 [1/1] (0.00ns)   --->   "%zext_ln717_531 = zext i14 %sext_ln717_512"   --->   Operation 2579 'zext' 'zext_ln717_531' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2580 [1/1] (0.00ns)   --->   "%sext_ln717_513 = sext i12 %trunc_ln717_823"   --->   Operation 2580 'sext' 'sext_ln717_513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2581 [1/1] (0.00ns)   --->   "%zext_ln42_309 = zext i12 %mult_V_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2581 'zext' 'zext_ln42_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln717_515 = sext i11 %trunc_ln717_826"   --->   Operation 2582 'sext' 'sext_ln717_515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2583 [1/1] (0.00ns)   --->   "%zext_ln717_532 = zext i14 %sext_ln717_515"   --->   Operation 2583 'zext' 'zext_ln717_532' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2584 [1/1] (0.00ns)   --->   "%zext_ln717_534 = zext i12 %mult_V_32"   --->   Operation 2584 'zext' 'zext_ln717_534' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln42_192 = sext i12 %trunc_ln717_829" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2585 'sext' 'sext_ln42_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2586 [1/1] (0.00ns)   --->   "%sext_ln42_194 = sext i13 %trunc_ln717_831" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2586 'sext' 'sext_ln42_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln1171_272 = sext i10 %trunc_ln717_833"   --->   Operation 2587 'sext' 'sext_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2588 [1/1] (0.00ns)   --->   "%sext_ln1171_274 = sext i13 %trunc_ln717_835"   --->   Operation 2588 'sext' 'sext_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2589 [1/1] (0.00ns)   --->   "%sext_ln717_521 = sext i13 %trunc_ln717_837"   --->   Operation 2589 'sext' 'sext_ln717_521' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln717_522 = sext i11 %trunc_ln717_838"   --->   Operation 2590 'sext' 'sext_ln717_522' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2591 [1/1] (0.00ns)   --->   "%zext_ln717_541 = zext i14 %sext_ln717_522"   --->   Operation 2591 'zext' 'zext_ln717_541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln1171_278 = sext i13 %trunc_ln717_839"   --->   Operation 2592 'sext' 'sext_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln1171_279 = sext i12 %trunc_ln717_840"   --->   Operation 2593 'sext' 'sext_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln1171_280 = sext i13 %trunc_ln717_841"   --->   Operation 2594 'sext' 'sext_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln1171_281 = sext i13 %trunc_ln717_841"   --->   Operation 2595 'sext' 'sext_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2596 [1/1] (0.00ns)   --->   "%sext_ln1171_282 = sext i12 %trunc_ln717_842"   --->   Operation 2596 'sext' 'sext_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln717_523 = sext i10 %trunc_ln717_843"   --->   Operation 2597 'sext' 'sext_ln717_523' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln717_524 = sext i10 %trunc_ln717_843"   --->   Operation 2598 'sext' 'sext_ln717_524' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln717_525 = sext i10 %trunc_ln717_844"   --->   Operation 2599 'sext' 'sext_ln717_525' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2600 [1/1] (0.00ns)   --->   "%zext_ln717_542 = zext i14 %sext_ln717_525"   --->   Operation 2600 'zext' 'zext_ln717_542' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln1171_286 = sext i12 %trunc_ln717_846"   --->   Operation 2601 'sext' 'sext_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln1171_287 = sext i12 %trunc_ln717_846"   --->   Operation 2602 'sext' 'sext_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln717_526 = sext i12 %trunc_ln717_847"   --->   Operation 2603 'sext' 'sext_ln717_526' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2604 [1/1] (0.00ns)   --->   "%sext_ln717_527 = sext i12 %trunc_ln717_847"   --->   Operation 2604 'sext' 'sext_ln717_527' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2605 [1/1] (0.00ns)   --->   "%sext_ln1171_288 = sext i13 %trunc_ln717_848"   --->   Operation 2605 'sext' 'sext_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln42_196 = sext i10 %trunc_ln717_849" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2606 'sext' 'sext_ln42_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2607 [1/1] (0.00ns)   --->   "%sext_ln717_528 = sext i12 %trunc_ln717_850"   --->   Operation 2607 'sext' 'sext_ln717_528' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2608 [1/1] (0.00ns)   --->   "%zext_ln42_411 = zext i11 %mult_V_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2608 'zext' 'zext_ln42_411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln717_530 = sext i12 %trunc_ln717_852"   --->   Operation 2609 'sext' 'sext_ln717_530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2610 [1/1] (0.00ns)   --->   "%zext_ln717_545 = zext i14 %sext_ln717_530"   --->   Operation 2610 'zext' 'zext_ln717_545' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln1171_289 = sext i13 %trunc_ln717_854"   --->   Operation 2611 'sext' 'sext_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2612 [1/1] (0.00ns)   --->   "%sext_ln1171_290 = sext i13 %trunc_ln717_855"   --->   Operation 2612 'sext' 'sext_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln717_532 = sext i13 %trunc_ln717_856"   --->   Operation 2613 'sext' 'sext_ln717_532' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2614 [1/1] (0.00ns)   --->   "%sext_ln717_535 = sext i12 %trunc_ln717_861"   --->   Operation 2614 'sext' 'sext_ln717_535' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2615 [1/1] (0.00ns)   --->   "%zext_ln717_557 = zext i12 %mult_V_153"   --->   Operation 2615 'zext' 'zext_ln717_557' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln717_538 = sext i13 %trunc_ln717_863"   --->   Operation 2616 'sext' 'sext_ln717_538' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln42_199 = sext i12 %trunc_ln717_864" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2617 'sext' 'sext_ln42_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln717_540 = sext i12 %trunc_ln717_866"   --->   Operation 2618 'sext' 'sext_ln717_540' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2619 [1/1] (0.00ns)   --->   "%sext_ln42_200 = sext i13 %trunc_ln717_869" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2619 'sext' 'sext_ln42_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2620 [1/1] (0.00ns)   --->   "%zext_ln42_310 = zext i11 %mult_V_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2620 'zext' 'zext_ln42_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2621 [1/1] (0.00ns)   --->   "%zext_ln42_311 = zext i11 %mult_V_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2621 'zext' 'zext_ln42_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln1171_295 = sext i12 %trunc_ln717_874"   --->   Operation 2622 'sext' 'sext_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2623 [1/1] (0.00ns)   --->   "%sext_ln717_550 = sext i11 %trunc_ln717_879"   --->   Operation 2623 'sext' 'sext_ln717_550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln717_551 = sext i11 %trunc_ln717_879"   --->   Operation 2624 'sext' 'sext_ln717_551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln717_552 = sext i13 %trunc_ln717_882"   --->   Operation 2625 'sext' 'sext_ln717_552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2626 [1/1] (0.00ns)   --->   "%zext_ln717_568 = zext i14 %sext_ln717_553"   --->   Operation 2626 'zext' 'zext_ln717_568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln1171_296 = sext i13 %trunc_ln717_884"   --->   Operation 2627 'sext' 'sext_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln717_554 = sext i13 %trunc_ln717_885"   --->   Operation 2628 'sext' 'sext_ln717_554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln1171_298 = sext i13 %trunc_ln717_887"   --->   Operation 2629 'sext' 'sext_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln42_203 = sext i13 %trunc_ln717_888" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2630 'sext' 'sext_ln42_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln42_204 = sext i13 %trunc_ln717_889" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2631 'sext' 'sext_ln42_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln1171_300 = sext i11 %trunc_ln717_893"   --->   Operation 2632 'sext' 'sext_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln717_562 = sext i13 %trunc_ln717_903"   --->   Operation 2633 'sext' 'sext_ln717_562' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln1171_302 = sext i13 %trunc_ln717_905"   --->   Operation 2634 'sext' 'sext_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln1171_303 = sext i13 %trunc_ln717_912"   --->   Operation 2635 'sext' 'sext_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln717_568 = sext i12 %trunc_ln717_913"   --->   Operation 2636 'sext' 'sext_ln717_568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2637 [1/1] (0.00ns)   --->   "%sext_ln717_570 = sext i12 %trunc_ln717_915"   --->   Operation 2637 'sext' 'sext_ln717_570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln717_572 = sext i13 %trunc_ln717_916"   --->   Operation 2638 'sext' 'sext_ln717_572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln717_575 = sext i11 %trunc_ln717_921"   --->   Operation 2639 'sext' 'sext_ln717_575' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln42_216 = sext i13 %trunc_ln717_925" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2640 'sext' 'sext_ln42_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln1171_305 = sext i10 %trunc_ln717_926"   --->   Operation 2641 'sext' 'sext_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2642 [1/1] (0.00ns)   --->   "%sext_ln42_219 = sext i13 %trunc_ln717_930" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2642 'sext' 'sext_ln42_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2643 [1/1] (0.00ns)   --->   "%zext_ln42_336 = zext i11 %mult_V_409" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2643 'zext' 'zext_ln42_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln42_220 = sext i13 %trunc_ln717_935" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2644 'sext' 'sext_ln42_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2645 [1/1] (0.00ns)   --->   "%sext_ln42_221 = sext i13 %trunc_ln717_936" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2645 'sext' 'sext_ln42_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2646 [1/1] (0.00ns)   --->   "%sext_ln1171_308 = sext i13 %trunc_ln717_937"   --->   Operation 2646 'sext' 'sext_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln42_222 = sext i9 %trunc_ln717_938" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2647 'sext' 'sext_ln42_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2648 [1/1] (0.00ns)   --->   "%sext_ln717_586 = sext i13 %trunc_ln717_940"   --->   Operation 2648 'sext' 'sext_ln717_586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln717_594 = sext i13 %trunc_ln717_952"   --->   Operation 2649 'sext' 'sext_ln717_594' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln717_597 = sext i11 %trunc_ln717_955"   --->   Operation 2650 'sext' 'sext_ln717_597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln1171_312 = sext i13 %trunc_ln717_959"   --->   Operation 2651 'sext' 'sext_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln42_228 = sext i13 %trunc_ln717_960" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2652 'sext' 'sext_ln42_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln42_229 = sext i12 %trunc_ln717_962" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2653 'sext' 'sext_ln42_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2654 [1/1] (0.00ns)   --->   "%sext_ln1171_313 = sext i13 %trunc_ln717_966"   --->   Operation 2654 'sext' 'sext_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln717_605 = sext i10 %trunc_ln717_970"   --->   Operation 2655 'sext' 'sext_ln717_605' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln1171_320 = sext i8 %trunc_ln717_978"   --->   Operation 2656 'sext' 'sext_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2657 [1/1] (0.00ns)   --->   "%sext_ln1171_321 = sext i13 %trunc_ln717_979"   --->   Operation 2657 'sext' 'sext_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln717_610 = sext i11 %trunc_ln717_980"   --->   Operation 2658 'sext' 'sext_ln717_610' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln717_611 = sext i11 %trunc_ln717_980"   --->   Operation 2659 'sext' 'sext_ln717_611' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2660 [1/1] (0.00ns)   --->   "%zext_ln42_351 = zext i11 %mult_V_545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2660 'zext' 'zext_ln42_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2661 [1/1] (0.00ns)   --->   "%sext_ln1171_322 = sext i11 %trunc_ln717_986"   --->   Operation 2661 'sext' 'sext_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln717_614 = sext i13 %trunc_ln717_993"   --->   Operation 2662 'sext' 'sext_ln717_614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln717_619 = sext i8 %trunc_ln717_998"   --->   Operation 2663 'sext' 'sext_ln717_619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln717_626 = sext i10 %trunc_ln717_1009"   --->   Operation 2664 'sext' 'sext_ln717_626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln717_633 = sext i13 %mult_V_673"   --->   Operation 2665 'sext' 'sext_ln717_633' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2666 [1/1] (0.00ns)   --->   "%zext_ln717_672 = zext i14 %sext_ln717_633"   --->   Operation 2666 'zext' 'zext_ln717_672' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln1171_335 = sext i13 %trunc_ln717_1022"   --->   Operation 2667 'sext' 'sext_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln717_643 = sext i13 %trunc_ln717_1038"   --->   Operation 2668 'sext' 'sext_ln717_643' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2669 [1/1] (0.00ns)   --->   "%sext_ln717_646 = sext i10 %trunc_ln717_1042"   --->   Operation 2669 'sext' 'sext_ln717_646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2670 [1/1] (0.00ns)   --->   "%zext_ln717_684 = zext i14 %sext_ln717_646"   --->   Operation 2670 'zext' 'zext_ln717_684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln717_662 = sext i13 %trunc_ln717_1066"   --->   Operation 2671 'sext' 'sext_ln717_662' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2672 [1/1] (0.00ns)   --->   "%sext_ln717_664 = sext i13 %trunc_ln717_1069"   --->   Operation 2672 'sext' 'sext_ln717_664' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2673 [1/1] (0.00ns)   --->   "%sext_ln717_666 = sext i13 %trunc_ln717_1073"   --->   Operation 2673 'sext' 'sext_ln717_666' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2674 [1/1] (0.00ns)   --->   "%sext_ln717_670 = sext i12 %mult_V_1016"   --->   Operation 2674 'sext' 'sext_ln717_670' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2675 [1/1] (0.00ns)   --->   "%zext_ln717_707 = zext i14 %sext_ln717_670"   --->   Operation 2675 'zext' 'zext_ln717_707' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln717_690 = sext i13 %trunc_ln717_1109"   --->   Operation 2676 'sext' 'sext_ln717_690' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln1171_369 = sext i8 %trunc_ln717_1121"   --->   Operation 2677 'sext' 'sext_ln1171_369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln717_700 = sext i12 %trunc_ln717_1123"   --->   Operation 2678 'sext' 'sext_ln717_700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2679 [1/1] (0.00ns)   --->   "%sext_ln717_701 = sext i9 %trunc_ln717_1124"   --->   Operation 2679 'sext' 'sext_ln717_701' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln1171_370 = sext i9 %trunc_ln717_1124"   --->   Operation 2680 'sext' 'sext_ln1171_370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2681 [1/1] (0.00ns)   --->   "%sext_ln717_706 = sext i11 %trunc_ln717_1129"   --->   Operation 2681 'sext' 'sext_ln717_706' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln717_708 = sext i13 %mult_V_1205"   --->   Operation 2682 'sext' 'sext_ln717_708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2683 [1/1] (0.00ns)   --->   "%zext_ln717_753 = zext i14 %sext_ln717_708"   --->   Operation 2683 'zext' 'zext_ln717_753' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2684 [1/1] (0.00ns)   --->   "%sext_ln717_713 = sext i11 %trunc_ln717_1138"   --->   Operation 2684 'sext' 'sext_ln717_713' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %add_ln712"   --->   Operation 2685 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1945 = add i13 %sext_ln717_557, i13 %sext_ln717_568"   --->   Operation 2686 'add' 'add_ln712_1945' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2687 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1946 = add i13 %add_ln712_1945, i13 %sext_ln717_510"   --->   Operation 2687 'add' 'add_ln712_1946' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln712_597 = sext i14 %add_ln712_1947"   --->   Operation 2688 'sext' 'sext_ln712_597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1948 = add i16 %sext_ln717_626, i16 %zext_ln717_541"   --->   Operation 2689 'add' 'add_ln712_1948' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2690 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1949 = add i16 %add_ln712_1948, i16 %sext_ln712_597"   --->   Operation 2690 'add' 'add_ln712_1949' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2691 [1/1] (0.00ns)   --->   "%zext_ln712_588 = zext i14 %add_ln712_1953"   --->   Operation 2691 'zext' 'zext_ln712_588' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln712_589 = zext i15 %add_ln712_1954"   --->   Operation 2692 'zext' 'zext_ln712_589' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln712_590 = zext i9 %add_ln712_1955"   --->   Operation 2693 'zext' 'zext_ln712_590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1956 = add i16 %zext_ln712_590, i16 %zext_ln712_589"   --->   Operation 2694 'add' 'add_ln712_1956' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2695 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1957 = add i16 %add_ln712_1956, i16 %zext_ln712_588"   --->   Operation 2695 'add' 'add_ln712_1957' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2696 [1/1] (1.54ns)   --->   "%add_ln712_1959 = add i13 %sext_ln1171_282, i13 %sext_ln717_548"   --->   Operation 2696 'add' 'add_ln712_1959' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2697 [1/1] (0.00ns)   --->   "%sext_ln712_598 = sext i13 %add_ln712_1959"   --->   Operation 2697 'sext' 'sext_ln712_598' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln712_599 = sext i13 %add_ln712_1960"   --->   Operation 2698 'sext' 'sext_ln712_599' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2699 [1/1] (1.53ns)   --->   "%add_ln712_1961 = add i14 %sext_ln712_599, i14 %sext_ln712_598"   --->   Operation 2699 'add' 'add_ln712_1961' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1962 = add i16 %sext_ln717_614, i16 %zext_ln717_531"   --->   Operation 2700 'add' 'add_ln712_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2701 [1/1] (0.00ns)   --->   "%zext_ln712_591 = zext i15 %add_ln712_1963"   --->   Operation 2701 'zext' 'zext_ln712_591' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2702 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1964 = add i16 %zext_ln712_591, i16 %add_ln712_1962"   --->   Operation 2702 'add' 'add_ln712_1964' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2703 [1/1] (0.00ns)   --->   "%zext_ln712_593 = zext i15 %add_ln712_1968"   --->   Operation 2703 'zext' 'zext_ln712_593' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2704 [1/1] (0.00ns)   --->   "%zext_ln712_595 = zext i15 %add_ln712_1971"   --->   Operation 2704 'zext' 'zext_ln712_595' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2705 [1/1] (1.53ns)   --->   "%add_ln712_1972 = add i16 %zext_ln712_595, i16 %zext_ln712_593"   --->   Operation 2705 'add' 'add_ln712_1972' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln712_601 = sext i13 %add_ln712_1974"   --->   Operation 2706 'sext' 'sext_ln712_601' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln712_603 = sext i14 %add_ln712_1976"   --->   Operation 2707 'sext' 'sext_ln712_603' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2708 [1/1] (1.52ns)   --->   "%add_ln712_1977 = add i15 %sext_ln712_603, i15 %sext_ln712_601"   --->   Operation 2708 'add' 'add_ln712_1977' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln712_605 = sext i13 %add_ln712_1984"   --->   Operation 2709 'sext' 'sext_ln712_605' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1985 = add i14 %sext_ln712_605, i14 %sext_ln717_605"   --->   Operation 2710 'add' 'add_ln712_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2711 [1/1] (0.00ns)   --->   "%zext_ln712_599 = zext i12 %add_ln712_1987"   --->   Operation 2711 'zext' 'zext_ln712_599' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2712 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1988 = add i14 %zext_ln712_599, i14 %add_ln712_1985"   --->   Operation 2712 'add' 'add_ln712_1988' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1996 = add i14 %sext_ln1171_270, i14 %sext_ln1171_274"   --->   Operation 2713 'add' 'add_ln712_1996' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln712_607 = sext i13 %add_ln712_1997"   --->   Operation 2714 'sext' 'sext_ln712_607' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2715 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1998 = add i14 %sext_ln712_607, i14 %add_ln712_1996"   --->   Operation 2715 'add' 'add_ln712_1998' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln712_604 = zext i13 %add_ln712_2005"   --->   Operation 2716 'zext' 'zext_ln712_604' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i14 %add_ln712_2008"   --->   Operation 2717 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2718 [1/1] (1.52ns)   --->   "%add_ln712_2009 = add i15 %sext_ln712_7, i15 %zext_ln712_604"   --->   Operation 2718 'add' 'add_ln712_2009' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2719 [1/1] (0.00ns)   --->   "%zext_ln712_607 = zext i13 %add_ln712_2019"   --->   Operation 2719 'zext' 'zext_ln712_607' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2720 [1/1] (0.00ns)   --->   "%zext_ln712_608 = zext i12 %add_ln712_2021"   --->   Operation 2720 'zext' 'zext_ln712_608' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2022 = add i15 %zext_ln712_608, i15 %add_ln712_2020"   --->   Operation 2721 'add' 'add_ln712_2022' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2722 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2023 = add i15 %add_ln712_2022, i15 %zext_ln712_607"   --->   Operation 2722 'add' 'add_ln712_2023' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln712_618 = sext i13 %add_ln712_2027"   --->   Operation 2723 'sext' 'sext_ln712_618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln712_619 = sext i14 %add_ln712_2028"   --->   Operation 2724 'sext' 'sext_ln712_619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln712_620 = sext i13 %add_ln712_2029"   --->   Operation 2725 'sext' 'sext_ln712_620' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2030 = add i15 %sext_ln712_620, i15 %sext_ln712_619"   --->   Operation 2726 'add' 'add_ln712_2030' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2727 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2031 = add i15 %add_ln712_2030, i15 %sext_ln712_618"   --->   Operation 2727 'add' 'add_ln712_2031' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2728 [1/1] (0.00ns)   --->   "%zext_ln712_610 = zext i15 %add_ln712_2032"   --->   Operation 2728 'zext' 'zext_ln712_610' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2729 [1/1] (0.00ns)   --->   "%zext_ln712_611 = zext i15 %add_ln712_2033"   --->   Operation 2729 'zext' 'zext_ln712_611' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2730 [1/1] (1.53ns)   --->   "%add_ln712_2034 = add i16 %zext_ln712_611, i16 %zext_ln712_610"   --->   Operation 2730 'add' 'add_ln712_2034' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2731 [1/1] (1.53ns)   --->   "%add_ln712_2041 = add i14 %sext_ln712, i14 %sext_ln717_521"   --->   Operation 2731 'add' 'add_ln712_2041' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln712_622 = sext i14 %add_ln712_2041"   --->   Operation 2732 'sext' 'sext_ln712_622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2733 [1/1] (1.53ns)   --->   "%add_ln712_2042 = add i14 %sext_ln1171_303, i14 %sext_ln717_605"   --->   Operation 2733 'add' 'add_ln712_2042' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln712_623 = sext i14 %add_ln712_2042"   --->   Operation 2734 'sext' 'sext_ln712_623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2735 [1/1] (1.52ns)   --->   "%add_ln712_2043 = add i15 %sext_ln712_623, i15 %sext_ln712_622"   --->   Operation 2735 'add' 'add_ln712_2043' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2736 [1/1] (0.00ns)   --->   "%zext_ln712_617 = zext i13 %add_ln712_2050"   --->   Operation 2736 'zext' 'zext_ln712_617' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2737 [1/1] (0.00ns)   --->   "%zext_ln712_619 = zext i10 %add_ln712_2053"   --->   Operation 2737 'zext' 'zext_ln712_619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2054 = add i15 %zext_ln712_619, i15 %add_ln712_2051"   --->   Operation 2738 'add' 'add_ln712_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2739 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2055 = add i15 %add_ln712_2054, i15 %zext_ln712_617"   --->   Operation 2739 'add' 'add_ln712_2055' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2740 [1/1] (1.53ns)   --->   "%add_ln712_2057 = add i14 %sext_ln1171_278, i14 %sext_ln1171_289"   --->   Operation 2740 'add' 'add_ln712_2057' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln712_628 = sext i14 %add_ln712_2057"   --->   Operation 2741 'sext' 'sext_ln712_628' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2742 [1/1] (0.00ns)   --->   "%sext_ln712_629 = sext i14 %add_ln712_2058"   --->   Operation 2742 'sext' 'sext_ln712_629' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2743 [1/1] (1.52ns)   --->   "%add_ln712_2059 = add i15 %sext_ln712_629, i15 %sext_ln712_628"   --->   Operation 2743 'add' 'add_ln712_2059' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2744 [1/1] (0.00ns)   --->   "%zext_ln712_622 = zext i15 %add_ln712_2066"   --->   Operation 2744 'zext' 'zext_ln712_622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln712_624 = zext i15 %add_ln712_2070"   --->   Operation 2745 'zext' 'zext_ln712_624' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2746 [1/1] (1.53ns)   --->   "%add_ln712_2071 = add i16 %zext_ln712_624, i16 %zext_ln712_622"   --->   Operation 2746 'add' 'add_ln712_2071' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2747 [1/1] (1.53ns)   --->   "%add_ln712_2073 = add i14 %sext_ln1171_279, i14 %sext_ln1171_290"   --->   Operation 2747 'add' 'add_ln712_2073' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2748 [1/1] (0.00ns)   --->   "%sext_ln712_634 = sext i14 %add_ln712_2073"   --->   Operation 2748 'sext' 'sext_ln712_634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2749 [1/1] (1.53ns)   --->   "%add_ln712_2074 = add i14 %sext_ln1171_295, i14 %sext_ln42_219"   --->   Operation 2749 'add' 'add_ln712_2074' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln712_635 = sext i14 %add_ln712_2074"   --->   Operation 2750 'sext' 'sext_ln712_635' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2751 [1/1] (1.52ns)   --->   "%add_ln712_2075 = add i15 %sext_ln712_635, i15 %sext_ln712_634"   --->   Operation 2751 'add' 'add_ln712_2075' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln712_637 = sext i12 %add_ln712_2076"   --->   Operation 2752 'sext' 'sext_ln712_637' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln712_638 = sext i13 %add_ln712_2077"   --->   Operation 2753 'sext' 'sext_ln712_638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2078 = add i14 %sext_ln712_638, i14 %sext_ln1171_339"   --->   Operation 2754 'add' 'add_ln712_2078' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2755 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2079 = add i14 %add_ln712_2078, i14 %sext_ln712_637"   --->   Operation 2755 'add' 'add_ln712_2079' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2756 [1/1] (0.00ns)   --->   "%zext_ln712_625 = zext i15 %add_ln712_2081"   --->   Operation 2756 'zext' 'zext_ln712_625' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2757 [1/1] (0.00ns)   --->   "%zext_ln712_626 = zext i12 %add_ln712_2082"   --->   Operation 2757 'zext' 'zext_ln712_626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2083 = add i16 %zext_ln712_626, i16 %zext_ln712_625"   --->   Operation 2758 'add' 'add_ln712_2083' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2759 [1/1] (0.00ns)   --->   "%zext_ln712_628 = zext i15 %add_ln712_2087"   --->   Operation 2759 'zext' 'zext_ln712_628' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2760 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2088 = add i16 %zext_ln712_628, i16 %add_ln712_2083"   --->   Operation 2760 'add' 'add_ln712_2088' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2761 [1/1] (1.53ns)   --->   "%add_ln712_2090 = add i14 %sext_ln1171_281, i14 %sext_ln717_532"   --->   Operation 2761 'add' 'add_ln712_2090' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln712_640 = sext i14 %add_ln712_2090"   --->   Operation 2762 'sext' 'sext_ln712_640' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2763 [1/1] (0.00ns)   --->   "%sext_ln712_641 = sext i12 %add_ln712_2091"   --->   Operation 2763 'sext' 'sext_ln712_641' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2764 [1/1] (1.52ns)   --->   "%add_ln712_2092 = add i15 %sext_ln712_641, i15 %sext_ln712_640"   --->   Operation 2764 'add' 'add_ln712_2092' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2765 [1/1] (0.00ns)   --->   "%zext_ln712_630 = zext i15 %add_ln712_2099"   --->   Operation 2765 'zext' 'zext_ln712_630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2766 [1/1] (0.00ns)   --->   "%zext_ln712_632 = zext i15 %add_ln712_2102"   --->   Operation 2766 'zext' 'zext_ln712_632' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2767 [1/1] (1.53ns)   --->   "%add_ln712_2103 = add i16 %zext_ln712_632, i16 %zext_ln712_630"   --->   Operation 2767 'add' 'add_ln712_2103' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln712_646 = sext i13 %add_ln712_2105"   --->   Operation 2768 'sext' 'sext_ln712_646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2106 = add i14 %sext_ln717_662, i14 %sext_ln1171_369"   --->   Operation 2769 'add' 'add_ln712_2106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2770 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2107 = add i14 %add_ln712_2106, i14 %sext_ln712_646"   --->   Operation 2770 'add' 'add_ln712_2107' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2771 [1/1] (0.00ns)   --->   "%zext_ln712_635 = zext i12 %add_ln712_2112"   --->   Operation 2771 'zext' 'zext_ln712_635' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2114 = add i15 %add_ln712_2113, i15 %zext_ln712_635"   --->   Operation 2772 'add' 'add_ln712_2114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2773 [1/1] (0.00ns)   --->   "%zext_ln712_638 = zext i13 %add_ln712_2118"   --->   Operation 2773 'zext' 'zext_ln712_638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2774 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2119 = add i15 %zext_ln712_638, i15 %add_ln712_2114"   --->   Operation 2774 'add' 'add_ln712_2119' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2775 [1/1] (1.53ns)   --->   "%add_ln712_2121 = add i14 %sext_ln717, i14 %sext_ln717_524"   --->   Operation 2775 'add' 'add_ln712_2121' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2776 [1/1] (0.00ns)   --->   "%sext_ln712_648 = sext i14 %add_ln712_2121"   --->   Operation 2776 'sext' 'sext_ln712_648' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2777 [1/1] (0.00ns)   --->   "%sext_ln712_649 = sext i13 %add_ln712_2122"   --->   Operation 2777 'sext' 'sext_ln712_649' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2778 [1/1] (1.52ns)   --->   "%add_ln712_2123 = add i15 %sext_ln712_649, i15 %sext_ln712_648"   --->   Operation 2778 'add' 'add_ln712_2123' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln712_654 = sext i14 %add_ln712_2128"   --->   Operation 2779 'sext' 'sext_ln712_654' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2780 [1/1] (0.00ns)   --->   "%zext_ln712_640 = zext i15 %add_ln712_2129"   --->   Operation 2780 'zext' 'zext_ln712_640' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2130 = add i16 %zext_ln712_640, i16 %sext_ln712_654"   --->   Operation 2781 'add' 'add_ln712_2130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln712_644 = zext i14 %add_ln712_2134"   --->   Operation 2782 'zext' 'zext_ln712_644' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2783 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2135 = add i16 %zext_ln712_644, i16 %add_ln712_2130"   --->   Operation 2783 'add' 'add_ln712_2135' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln712_658 = sext i13 %add_ln712_2140"   --->   Operation 2784 'sext' 'sext_ln712_658' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2141 = add i16 %zext_ln717_542, i16 %sext_ln717_513"   --->   Operation 2785 'add' 'add_ln712_2141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2786 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2142 = add i16 %add_ln712_2141, i16 %sext_ln712_658"   --->   Operation 2786 'add' 'add_ln712_2142' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln712_646 = zext i15 %add_ln712_2146"   --->   Operation 2787 'zext' 'zext_ln712_646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2788 [1/1] (0.00ns)   --->   "%zext_ln712_648 = zext i15 %add_ln712_2150"   --->   Operation 2788 'zext' 'zext_ln712_648' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2789 [1/1] (1.53ns)   --->   "%add_ln712_2151 = add i16 %zext_ln712_648, i16 %zext_ln712_646"   --->   Operation 2789 'add' 'add_ln712_2151' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln712_662 = sext i14 %add_ln712_2156"   --->   Operation 2790 'sext' 'sext_ln712_662' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2791 [1/1] (0.00ns)   --->   "%zext_ln712_649 = zext i15 %add_ln712_2157"   --->   Operation 2791 'zext' 'zext_ln712_649' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2158 = add i16 %zext_ln712_649, i16 %sext_ln717_700"   --->   Operation 2792 'add' 'add_ln712_2158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2793 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2159 = add i16 %add_ln712_2158, i16 %sext_ln712_662"   --->   Operation 2793 'add' 'add_ln712_2159' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln712_652 = zext i13 %add_ln712_2163"   --->   Operation 2794 'zext' 'zext_ln712_652' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2795 [1/1] (0.00ns)   --->   "%zext_ln712_655 = zext i13 %add_ln712_2167"   --->   Operation 2795 'zext' 'zext_ln712_655' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2796 [1/1] (1.53ns)   --->   "%add_ln712_2168 = add i14 %zext_ln712_655, i14 %zext_ln712_652"   --->   Operation 2796 'add' 'add_ln712_2168' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2797 [1/1] (1.54ns)   --->   "%add_ln712_2170 = add i13 %sext_ln1171_287, i13 %sext_ln717_551"   --->   Operation 2797 'add' 'add_ln712_2170' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln712_663 = sext i13 %add_ln712_2170"   --->   Operation 2798 'sext' 'sext_ln712_663' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2799 [1/1] (1.53ns)   --->   "%add_ln712_2171 = add i14 %sext_ln717_594, i14 %sext_ln717_655"   --->   Operation 2799 'add' 'add_ln712_2171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln712_664 = sext i14 %add_ln712_2171"   --->   Operation 2800 'sext' 'sext_ln712_664' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2801 [1/1] (1.52ns)   --->   "%add_ln712_2172 = add i15 %sext_ln712_664, i15 %sext_ln712_663"   --->   Operation 2801 'add' 'add_ln712_2172' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2802 [1/1] (1.54ns)   --->   "%add_ln712_2173 = add i13 %sext_ln1171_352, i13 %sext_ln1171_370"   --->   Operation 2802 'add' 'add_ln712_2173' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln712_666 = sext i13 %add_ln712_2173"   --->   Operation 2803 'sext' 'sext_ln712_666' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2804 [1/1] (0.00ns)   --->   "%zext_ln712_657 = zext i15 %add_ln712_2175"   --->   Operation 2804 'zext' 'zext_ln712_657' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2805 [1/1] (1.53ns)   --->   "%add_ln712_2176 = add i16 %zext_ln712_657, i16 %sext_ln712_666"   --->   Operation 2805 'add' 'add_ln712_2176' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2806 [1/1] (0.00ns)   --->   "%zext_ln712_659 = zext i13 %add_ln712_2180"   --->   Operation 2806 'zext' 'zext_ln712_659' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2807 [1/1] (0.00ns)   --->   "%zext_ln712_660 = zext i15 %add_ln712_2181"   --->   Operation 2807 'zext' 'zext_ln712_660' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2808 [1/1] (0.00ns)   --->   "%zext_ln712_662 = zext i15 %add_ln712_2183"   --->   Operation 2808 'zext' 'zext_ln712_662' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2184 = add i16 %zext_ln712_662, i16 %zext_ln712_660"   --->   Operation 2809 'add' 'add_ln712_2184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2810 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2185 = add i16 %add_ln712_2184, i16 %zext_ln712_659"   --->   Operation 2810 'add' 'add_ln712_2185' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2811 [1/1] (0.00ns)   --->   "%sext_ln712_667 = sext i14 %add_ln712_2188"   --->   Operation 2811 'sext' 'sext_ln712_667' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln712_669 = sext i14 %add_ln712_2191"   --->   Operation 2812 'sext' 'sext_ln712_669' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2813 [1/1] (1.52ns)   --->   "%add_ln712_2192 = add i15 %sext_ln712_669, i15 %sext_ln712_667"   --->   Operation 2813 'add' 'add_ln712_2192' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln712_676 = sext i14 %add_ln712_2204"   --->   Operation 2814 'sext' 'sext_ln712_676' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2815 [1/1] (0.00ns)   --->   "%zext_ln712_666 = zext i12 %add_ln712_2205"   --->   Operation 2815 'zext' 'zext_ln712_666' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2816 [1/1] (1.54ns)   --->   "%add_ln712_2206 = add i13 %zext_ln712_666, i13 %zext_ln717_525"   --->   Operation 2816 'add' 'add_ln712_2206' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln712_667 = zext i13 %add_ln712_2206"   --->   Operation 2817 'zext' 'zext_ln712_667' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2818 [1/1] (1.52ns)   --->   "%add_ln712_2207 = add i15 %zext_ln712_667, i15 %sext_ln712_676"   --->   Operation 2818 'add' 'add_ln712_2207' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2819 [1/1] (0.00ns)   --->   "%zext_ln712_668 = zext i15 %add_ln712_2209"   --->   Operation 2819 'zext' 'zext_ln712_668' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2820 [1/1] (0.00ns)   --->   "%zext_ln712_669 = zext i15 %add_ln712_2210"   --->   Operation 2820 'zext' 'zext_ln712_669' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2211 = add i16 %zext_ln712_669, i16 %zext_ln712_668"   --->   Operation 2821 'add' 'add_ln712_2211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2822 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2216 = add i16 %add_ln712_2215, i16 %add_ln712_2211"   --->   Operation 2822 'add' 'add_ln712_2216' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2218 = add i14 %sext_ln717_572, i14 %sext_ln717_597"   --->   Operation 2823 'add' 'add_ln712_2218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2824 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2219 = add i14 %add_ln712_2218, i14 %sext_ln1171_270"   --->   Operation 2824 'add' 'add_ln712_2219' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2825 [1/1] (1.54ns)   --->   "%add_ln712_2220 = add i13 %zext_ln717_557, i13 %zext_ln42_311"   --->   Operation 2825 'add' 'add_ln712_2220' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2826 [1/1] (0.00ns)   --->   "%zext_ln712_671 = zext i13 %add_ln712_2220"   --->   Operation 2826 'zext' 'zext_ln712_671' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2827 [1/1] (1.53ns)   --->   "%add_ln712_2221 = add i14 %zext_ln712_671, i14 %sext_ln1171_320"   --->   Operation 2827 'add' 'add_ln712_2221' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2224 = add i15 %add_ln712_2223, i15 %zext_ln42_336"   --->   Operation 2828 'add' 'add_ln712_2224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2829 [1/1] (0.00ns)   --->   "%zext_ln712_673 = zext i13 %add_ln712_2226"   --->   Operation 2829 'zext' 'zext_ln712_673' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2830 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2227 = add i15 %zext_ln712_673, i15 %add_ln712_2224"   --->   Operation 2830 'add' 'add_ln712_2227' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2831 [1/1] (1.53ns)   --->   "%add_ln712_2229 = add i14 %sext_ln1171_270, i14 %sext_ln1171_288"   --->   Operation 2831 'add' 'add_ln712_2229' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln712_681 = sext i14 %add_ln712_2229"   --->   Operation 2832 'sext' 'sext_ln712_681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2833 [1/1] (1.53ns)   --->   "%add_ln712_2230 = add i14 %sext_ln1171_305, i14 %sext_ln1171_321"   --->   Operation 2833 'add' 'add_ln712_2230' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln712_682 = sext i14 %add_ln712_2230"   --->   Operation 2834 'sext' 'sext_ln712_682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2835 [1/1] (1.52ns)   --->   "%add_ln712_2231 = add i15 %sext_ln712_682, i15 %sext_ln712_681"   --->   Operation 2835 'add' 'add_ln712_2231' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2836 [1/1] (0.00ns)   --->   "%sext_ln712_684 = sext i13 %add_ln712_2232"   --->   Operation 2836 'sext' 'sext_ln712_684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2837 [1/1] (0.00ns)   --->   "%sext_ln712_686 = sext i14 %add_ln712_2234"   --->   Operation 2837 'sext' 'sext_ln712_686' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2838 [1/1] (1.52ns)   --->   "%add_ln712_2235 = add i15 %sext_ln712_686, i15 %sext_ln712_684"   --->   Operation 2838 'add' 'add_ln712_2235' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2839 [1/1] (0.00ns)   --->   "%zext_ln712_675 = zext i12 %add_ln712_2237"   --->   Operation 2839 'zext' 'zext_ln712_675' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2840 [1/1] (0.00ns)   --->   "%zext_ln712_676 = zext i15 %add_ln712_2238"   --->   Operation 2840 'zext' 'zext_ln712_676' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2239 = add i16 %zext_ln712_676, i16 %zext_ln712_675"   --->   Operation 2841 'add' 'add_ln712_2239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2842 [1/1] (0.00ns)   --->   "%zext_ln712_679 = zext i15 %add_ln712_2243"   --->   Operation 2842 'zext' 'zext_ln712_679' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2843 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2244 = add i16 %zext_ln712_679, i16 %add_ln712_2239"   --->   Operation 2843 'add' 'add_ln712_2244' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln712_688 = sext i12 %add_ln712_2247"   --->   Operation 2844 'sext' 'sext_ln712_688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2845 [1/1] (0.00ns)   --->   "%sext_ln712_689 = sext i14 %add_ln712_2248"   --->   Operation 2845 'sext' 'sext_ln712_689' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2249 = add i15 %sext_ln712_689, i15 %sext_ln717_611"   --->   Operation 2846 'add' 'add_ln712_2249' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2847 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2250 = add i15 %add_ln712_2249, i15 %sext_ln712_688"   --->   Operation 2847 'add' 'add_ln712_2250' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2848 [1/1] (0.00ns)   --->   "%zext_ln712_680 = zext i13 %add_ln712_2252"   --->   Operation 2848 'zext' 'zext_ln712_680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2849 [1/1] (0.00ns)   --->   "%zext_ln712_681 = zext i12 %add_ln712_2253"   --->   Operation 2849 'zext' 'zext_ln712_681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2255 = add i15 %add_ln712_2254, i15 %zext_ln712_681"   --->   Operation 2850 'add' 'add_ln712_2255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2851 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2256 = add i15 %add_ln712_2255, i15 %zext_ln712_680"   --->   Operation 2851 'add' 'add_ln712_2256' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2852 [1/1] (1.53ns)   --->   "%add_ln712_2258 = add i14 %sext_ln717_552, i14 %sext_ln1171_327"   --->   Operation 2852 'add' 'add_ln712_2258' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln712_691 = sext i14 %add_ln712_2258"   --->   Operation 2853 'sext' 'sext_ln712_691' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2854 [1/1] (1.52ns)   --->   "%add_ln712_2259 = add i15 %sext_ln712_691, i15 %sext_ln1171_280"   --->   Operation 2854 'add' 'add_ln712_2259' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2855 [1/1] (0.00ns)   --->   "%sext_ln712_693 = sext i13 %add_ln712_2260"   --->   Operation 2855 'sext' 'sext_ln712_693' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2261 = add i16 %sext_ln717_690, i16 %zext_ln717_532"   --->   Operation 2856 'add' 'add_ln712_2261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2857 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2262 = add i16 %add_ln712_2261, i16 %sext_ln712_693"   --->   Operation 2857 'add' 'add_ln712_2262' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2858 [1/1] (0.00ns)   --->   "%zext_ln712_684 = zext i15 %add_ln712_2266"   --->   Operation 2858 'zext' 'zext_ln712_684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2859 [1/1] (0.00ns)   --->   "%zext_ln712_686 = zext i15 %add_ln712_2269"   --->   Operation 2859 'zext' 'zext_ln712_686' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2860 [1/1] (1.53ns)   --->   "%add_ln712_2270 = add i16 %zext_ln712_686, i16 %zext_ln712_684"   --->   Operation 2860 'add' 'add_ln712_2270' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2861 [1/1] (1.48ns)   --->   "%add_ln712_2272 = add i12 %sext_ln42_196, i12 %sext_ln717_550"   --->   Operation 2861 'add' 'add_ln712_2272' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln712_694 = sext i12 %add_ln712_2272"   --->   Operation 2862 'sext' 'sext_ln712_694' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2863 [1/1] (1.53ns)   --->   "%add_ln712_2273 = add i14 %sext_ln1171_302, i14 %sext_ln42_220"   --->   Operation 2863 'add' 'add_ln712_2273' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln712_695 = sext i14 %add_ln712_2273"   --->   Operation 2864 'sext' 'sext_ln712_695' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2865 [1/1] (1.52ns)   --->   "%add_ln712_2274 = add i15 %sext_ln712_695, i15 %sext_ln712_694"   --->   Operation 2865 'add' 'add_ln712_2274' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2275 = add i14 %sext_ln1171_314, i14 %sext_ln717_619"   --->   Operation 2866 'add' 'add_ln712_2275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2867 [1/1] (0.00ns)   --->   "%sext_ln712_697 = sext i13 %add_ln712_2276"   --->   Operation 2867 'sext' 'sext_ln712_697' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2868 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2277 = add i14 %sext_ln712_697, i14 %add_ln712_2275"   --->   Operation 2868 'add' 'add_ln712_2277' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2869 [1/1] (0.00ns)   --->   "%zext_ln712_688 = zext i15 %add_ln712_2281"   --->   Operation 2869 'zext' 'zext_ln712_688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2870 [1/1] (0.00ns)   --->   "%zext_ln712_691 = zext i15 %add_ln712_2285"   --->   Operation 2870 'zext' 'zext_ln712_691' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2871 [1/1] (1.53ns)   --->   "%add_ln712_2286 = add i16 %zext_ln712_691, i16 %zext_ln712_688"   --->   Operation 2871 'add' 'add_ln712_2286' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2872 [1/1] (1.53ns)   --->   "%add_ln712_2291 = add i14 %sext_ln717_666, i14 %sext_ln1171_369"   --->   Operation 2872 'add' 'add_ln712_2291' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln712_701 = sext i14 %add_ln712_2291"   --->   Operation 2873 'sext' 'sext_ln712_701' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2874 [1/1] (0.00ns)   --->   "%zext_ln712_692 = zext i11 %add_ln712_2292"   --->   Operation 2874 'zext' 'zext_ln712_692' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2875 [1/1] (1.54ns)   --->   "%add_ln712_2293 = add i13 %zext_ln712_692, i13 %zext_ln717_534"   --->   Operation 2875 'add' 'add_ln712_2293' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2876 [1/1] (0.00ns)   --->   "%zext_ln712_693 = zext i13 %add_ln712_2293"   --->   Operation 2876 'zext' 'zext_ln712_693' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2877 [1/1] (1.52ns)   --->   "%add_ln712_2294 = add i15 %zext_ln712_693, i15 %sext_ln712_701"   --->   Operation 2877 'add' 'add_ln712_2294' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2878 [1/1] (0.00ns)   --->   "%zext_ln712_695 = zext i15 %add_ln712_2298"   --->   Operation 2878 'zext' 'zext_ln712_695' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2879 [1/1] (0.00ns)   --->   "%zext_ln712_699 = zext i14 %add_ln712_2302"   --->   Operation 2879 'zext' 'zext_ln712_699' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2880 [1/1] (1.53ns)   --->   "%add_ln712_2303 = add i16 %zext_ln712_699, i16 %zext_ln712_695"   --->   Operation 2880 'add' 'add_ln712_2303' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln712_703 = sext i12 %add_ln712_2305"   --->   Operation 2881 'sext' 'sext_ln712_703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2882 [1/1] (1.54ns)   --->   "%add_ln712_2306 = add i13 %sext_ln712_703, i13 %sext_ln717_528"   --->   Operation 2882 'add' 'add_ln712_2306' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln712_704 = sext i13 %add_ln712_2306"   --->   Operation 2883 'sext' 'sext_ln712_704' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2884 [1/1] (0.00ns)   --->   "%sext_ln712_705 = sext i13 %add_ln712_2307"   --->   Operation 2884 'sext' 'sext_ln712_705' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2885 [1/1] (1.53ns)   --->   "%add_ln712_2308 = add i14 %sext_ln712_705, i14 %sext_ln42_221"   --->   Operation 2885 'add' 'add_ln712_2308' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2886 [1/1] (0.00ns)   --->   "%sext_ln712_706 = sext i14 %add_ln712_2308"   --->   Operation 2886 'sext' 'sext_ln712_706' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2887 [1/1] (1.52ns)   --->   "%add_ln712_2309 = add i15 %sext_ln712_706, i15 %sext_ln712_704"   --->   Operation 2887 'add' 'add_ln712_2309' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2888 [1/1] (0.00ns)   --->   "%zext_ln712_701 = zext i13 %add_ln712_2311"   --->   Operation 2888 'zext' 'zext_ln712_701' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2889 [1/1] (0.00ns)   --->   "%zext_ln712_702 = zext i9 %add_ln712_2313"   --->   Operation 2889 'zext' 'zext_ln712_702' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2314 = add i15 %zext_ln712_702, i15 %add_ln712_2312"   --->   Operation 2890 'add' 'add_ln712_2314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2891 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2315 = add i15 %add_ln712_2314, i15 %zext_ln712_701"   --->   Operation 2891 'add' 'add_ln712_2315' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln712_709 = sext i14 %add_ln712_2319"   --->   Operation 2892 'sext' 'sext_ln712_709' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2893 [1/1] (0.00ns)   --->   "%sext_ln712_710 = sext i14 %add_ln712_2320"   --->   Operation 2893 'sext' 'sext_ln712_710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln712_711 = sext i14 %add_ln712_2321"   --->   Operation 2894 'sext' 'sext_ln712_711' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2322 = add i15 %sext_ln712_711, i15 %sext_ln712_710"   --->   Operation 2895 'add' 'add_ln712_2322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2896 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2323 = add i15 %add_ln712_2322, i15 %sext_ln712_709"   --->   Operation 2896 'add' 'add_ln712_2323' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2897 [1/1] (1.53ns)   --->   "%add_ln712_2333 = add i14 %sext_ln42_192, i14 %sext_ln717_538"   --->   Operation 2897 'add' 'add_ln712_2333' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln712_713 = sext i14 %add_ln712_2333"   --->   Operation 2898 'sext' 'sext_ln712_713' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2899 [1/1] (1.53ns)   --->   "%add_ln712_2334 = add i14 %sext_ln1171_296, i14 %sext_ln1171_308"   --->   Operation 2899 'add' 'add_ln712_2334' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln712_714 = sext i14 %add_ln712_2334"   --->   Operation 2900 'sext' 'sext_ln712_714' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2901 [1/1] (1.52ns)   --->   "%add_ln712_2335 = add i15 %sext_ln712_714, i15 %sext_ln712_713"   --->   Operation 2901 'add' 'add_ln712_2335' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2902 [1/1] (0.00ns)   --->   "%zext_ln712_710 = zext i13 %add_ln712_2342"   --->   Operation 2902 'zext' 'zext_ln712_710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2903 [1/1] (0.00ns)   --->   "%zext_ln712_712 = zext i11 %add_ln712_2345"   --->   Operation 2903 'zext' 'zext_ln712_712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2904 [1/1] (1.53ns)   --->   "%add_ln712_2346 = add i14 %zext_ln712_712, i14 %zext_ln712_710"   --->   Operation 2904 'add' 'add_ln712_2346' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2348 = add i14 %sext_ln1171_312, i14 %sext_ln717_619"   --->   Operation 2905 'add' 'add_ln712_2348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2906 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2349 = add i14 %add_ln712_2348, i14 %sext_ln42_199"   --->   Operation 2906 'add' 'add_ln712_2349' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2907 [1/1] (0.00ns)   --->   "%sext_ln712_720 = sext i13 %add_ln712_2350"   --->   Operation 2907 'sext' 'sext_ln712_720' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln712_714 = zext i15 %add_ln712_2351"   --->   Operation 2908 'zext' 'zext_ln712_714' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2909 [1/1] (1.53ns)   --->   "%add_ln712_2352 = add i16 %zext_ln712_714, i16 %sext_ln712_720"   --->   Operation 2909 'add' 'add_ln712_2352' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2910 [1/1] (0.00ns)   --->   "%zext_ln712_717 = zext i13 %add_ln712_2356"   --->   Operation 2910 'zext' 'zext_ln712_717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln712_718 = zext i15 %add_ln712_2357"   --->   Operation 2911 'zext' 'zext_ln712_718' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2912 [1/1] (0.00ns)   --->   "%zext_ln712_719 = zext i12 %add_ln712_2358"   --->   Operation 2912 'zext' 'zext_ln712_719' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2359 = add i16 %zext_ln712_719, i16 %zext_ln712_718"   --->   Operation 2913 'add' 'add_ln712_2359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2914 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2360 = add i16 %add_ln712_2359, i16 %zext_ln712_717"   --->   Operation 2914 'add' 'add_ln712_2360' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln712_723 = sext i14 %add_ln712_2365"   --->   Operation 2915 'sext' 'sext_ln712_723' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2916 [1/1] (0.00ns)   --->   "%zext_ln712_720 = zext i12 %add_ln712_2366"   --->   Operation 2916 'zext' 'zext_ln712_720' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2917 [1/1] (1.52ns)   --->   "%add_ln712_2367 = add i15 %zext_ln712_720, i15 %sext_ln712_723"   --->   Operation 2917 'add' 'add_ln712_2367' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2918 [1/1] (0.00ns)   --->   "%zext_ln712_721 = zext i15 %add_ln712_2369"   --->   Operation 2918 'zext' 'zext_ln712_721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln712_722 = zext i15 %add_ln712_2370"   --->   Operation 2919 'zext' 'zext_ln712_722' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2371 = add i16 %zext_ln712_722, i16 %zext_ln712_721"   --->   Operation 2920 'add' 'add_ln712_2371' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2921 [1/1] (0.00ns)   --->   "%zext_ln712_724 = zext i15 %add_ln712_2374"   --->   Operation 2921 'zext' 'zext_ln712_724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2922 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2375 = add i16 %zext_ln712_724, i16 %add_ln712_2371"   --->   Operation 2922 'add' 'add_ln712_2375' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2923 [1/1] (1.53ns)   --->   "%add_ln712_2377 = add i14 %sext_ln42_194, i14 %sext_ln717_532"   --->   Operation 2923 'add' 'add_ln712_2377' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln712_725 = sext i14 %add_ln712_2377"   --->   Operation 2924 'sext' 'sext_ln712_725' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2925 [1/1] (1.52ns)   --->   "%add_ln712_2378 = add i15 %sext_ln712_725, i15 %sext_ln717_523"   --->   Operation 2925 'add' 'add_ln712_2378' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2379 = add i14 %sext_ln1171_298, i14 %sext_ln717_575"   --->   Operation 2926 'add' 'add_ln712_2379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2927 [1/1] (0.00ns)   --->   "%sext_ln712_727 = sext i13 %add_ln712_2380"   --->   Operation 2927 'sext' 'sext_ln712_727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2928 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2381 = add i14 %sext_ln712_727, i14 %add_ln712_2379"   --->   Operation 2928 'add' 'add_ln712_2381' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2929 [1/1] (0.00ns)   --->   "%zext_ln712_725 = zext i15 %add_ln712_2384"   --->   Operation 2929 'zext' 'zext_ln712_725' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2930 [1/1] (0.00ns)   --->   "%zext_ln712_727 = zext i15 %add_ln712_2387"   --->   Operation 2930 'zext' 'zext_ln712_727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2931 [1/1] (1.53ns)   --->   "%add_ln712_2388 = add i16 %zext_ln712_727, i16 %zext_ln712_725"   --->   Operation 2931 'add' 'add_ln712_2388' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln712_729 = sext i11 %add_ln712_2390"   --->   Operation 2932 'sext' 'sext_ln712_729' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2391 = add i14 %sext_ln1171_289, i14 %sext_ln42_229"   --->   Operation 2933 'add' 'add_ln712_2391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2934 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2392 = add i14 %add_ln712_2391, i14 %sext_ln712_729"   --->   Operation 2934 'add' 'add_ln712_2392' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln712_731 = sext i13 %add_ln712_2393"   --->   Operation 2935 'sext' 'sext_ln712_731' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2936 [1/1] (0.00ns)   --->   "%zext_ln712_728 = zext i15 %add_ln712_2394"   --->   Operation 2936 'zext' 'zext_ln712_728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2395 = add i16 %zext_ln712_728, i16 %sext_ln717_643"   --->   Operation 2937 'add' 'add_ln712_2395' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2938 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2396 = add i16 %add_ln712_2395, i16 %sext_ln712_731"   --->   Operation 2938 'add' 'add_ln712_2396' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2939 [1/1] (0.00ns)   --->   "%zext_ln712_730 = zext i13 %add_ln712_2400"   --->   Operation 2939 'zext' 'zext_ln712_730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2940 [1/1] (0.00ns)   --->   "%zext_ln712_731 = zext i15 %add_ln712_2401"   --->   Operation 2940 'zext' 'zext_ln712_731' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2941 [1/1] (0.00ns)   --->   "%zext_ln712_733 = zext i15 %add_ln712_2403"   --->   Operation 2941 'zext' 'zext_ln712_733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2404 = add i16 %zext_ln712_733, i16 %zext_ln712_731"   --->   Operation 2942 'add' 'add_ln712_2404' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2943 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2405 = add i16 %add_ln712_2404, i16 %zext_ln712_730"   --->   Operation 2943 'add' 'add_ln712_2405' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2407 = add i14 %sext_ln1171_275, i14 %sext_ln42_204"   --->   Operation 2944 'add' 'add_ln712_2407' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2945 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2408 = add i14 %add_ln712_2407, i14 %sext_ln712_595"   --->   Operation 2945 'add' 'add_ln712_2408' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln712_737 = sext i15 %add_ln712_2415"   --->   Operation 2946 'sext' 'sext_ln712_737' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln712_736 = zext i15 %add_ln712_2418"   --->   Operation 2947 'zext' 'zext_ln712_736' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2948 [1/1] (1.53ns)   --->   "%add_ln712_2419 = add i16 %zext_ln712_736, i16 %sext_ln712_737"   --->   Operation 2948 'add' 'add_ln712_2419' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2949 [1/1] (1.53ns)   --->   "%add_ln712_2421 = add i14 %sext_ln1171_288, i14 %sext_ln42_203"   --->   Operation 2949 'add' 'add_ln712_2421' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln712_738 = sext i14 %add_ln712_2421"   --->   Operation 2950 'sext' 'sext_ln712_738' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln712_739 = sext i14 %add_ln712_2422"   --->   Operation 2951 'sext' 'sext_ln712_739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2952 [1/1] (1.52ns)   --->   "%add_ln712_2423 = add i15 %sext_ln712_739, i15 %sext_ln712_738"   --->   Operation 2952 'add' 'add_ln712_2423' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln712_744 = sext i15 %add_ln712_2430"   --->   Operation 2953 'sext' 'sext_ln712_744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2954 [1/1] (0.00ns)   --->   "%zext_ln712_740 = zext i15 %add_ln712_2434"   --->   Operation 2954 'zext' 'zext_ln712_740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2955 [1/1] (1.53ns)   --->   "%add_ln712_2435 = add i16 %zext_ln712_740, i16 %sext_ln712_744"   --->   Operation 2955 'add' 'add_ln712_2435' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln712_746 = sext i14 %add_ln712_2439"   --->   Operation 2956 'sext' 'sext_ln712_746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln712_748 = sext i14 %add_ln712_2442"   --->   Operation 2957 'sext' 'sext_ln712_748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2958 [1/1] (1.52ns)   --->   "%add_ln712_2443 = add i15 %sext_ln712_748, i15 %sext_ln712_746"   --->   Operation 2958 'add' 'add_ln712_2443' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2959 [1/1] (0.00ns)   --->   "%zext_ln712_743 = zext i15 %add_ln712_2447"   --->   Operation 2959 'zext' 'zext_ln712_743' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2960 [1/1] (1.52ns)   --->   "%add_ln712_2448 = add i15 %zext_ln717_753, i15 64"   --->   Operation 2960 'add' 'add_ln712_2448' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2961 [1/1] (0.00ns)   --->   "%zext_ln712_744 = zext i15 %add_ln712_2448"   --->   Operation 2961 'zext' 'zext_ln712_744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2962 [1/1] (1.53ns)   --->   "%add_ln712_2449 = add i16 %zext_ln712_744, i16 %zext_ln712_743"   --->   Operation 2962 'add' 'add_ln712_2449' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2963 [1/1] (1.53ns)   --->   "%add_ln712_2452 = add i14 %sext_ln717_527, i14 %sext_ln1171_290"   --->   Operation 2963 'add' 'add_ln712_2452' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln712_750 = sext i14 %add_ln712_2452"   --->   Operation 2964 'sext' 'sext_ln712_750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln712_751 = sext i14 %add_ln712_2453"   --->   Operation 2965 'sext' 'sext_ln712_751' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2966 [1/1] (1.52ns)   --->   "%add_ln712_2454 = add i15 %sext_ln712_751, i15 %sext_ln712_750"   --->   Operation 2966 'add' 'add_ln712_2454' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln712_756 = sext i15 %add_ln712_2461"   --->   Operation 2967 'sext' 'sext_ln712_756' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln712_746 = zext i15 %add_ln712_2462"   --->   Operation 2968 'zext' 'zext_ln712_746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2969 [1/1] (0.00ns)   --->   "%zext_ln712_748 = zext i12 %add_ln712_2464"   --->   Operation 2969 'zext' 'zext_ln712_748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2465 = add i16 %zext_ln712_748, i16 %zext_ln712_746"   --->   Operation 2970 'add' 'add_ln712_2465' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2971 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2466 = add i16 %add_ln712_2465, i16 %sext_ln712_756"   --->   Operation 2971 'add' 'add_ln712_2466' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2972 [1/1] (0.00ns)   --->   "%sext_ln712_760 = sext i13 %add_ln712_2471"   --->   Operation 2972 'sext' 'sext_ln712_760' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2973 [1/1] (1.53ns)   --->   "%add_ln712_2472 = add i14 %zext_ln42_411, i14 %sext_ln42_194"   --->   Operation 2973 'add' 'add_ln712_2472' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln712_761 = sext i14 %add_ln712_2472"   --->   Operation 2974 'sext' 'sext_ln712_761' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2975 [1/1] (1.52ns)   --->   "%add_ln712_2473 = add i15 %sext_ln712_761, i15 %sext_ln712_760"   --->   Operation 2975 'add' 'add_ln712_2473' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2976 [1/1] (0.00ns)   --->   "%zext_ln712_749 = zext i15 %add_ln712_2475"   --->   Operation 2976 'zext' 'zext_ln712_749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2977 [1/1] (0.00ns)   --->   "%zext_ln712_750 = zext i15 %add_ln712_2476"   --->   Operation 2977 'zext' 'zext_ln712_750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2477 = add i16 %zext_ln712_750, i16 %zext_ln712_749"   --->   Operation 2978 'add' 'add_ln712_2477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2979 [1/1] (0.00ns)   --->   "%zext_ln712_752 = zext i15 %add_ln712_2481"   --->   Operation 2979 'zext' 'zext_ln712_752' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2980 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2482 = add i16 %zext_ln712_752, i16 %add_ln712_2477"   --->   Operation 2980 'add' 'add_ln712_2482' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln712_765 = sext i14 %add_ln712_2486"   --->   Operation 2981 'sext' 'sext_ln712_765' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2982 [1/1] (0.00ns)   --->   "%sext_ln712_768 = sext i14 %add_ln712_2489"   --->   Operation 2982 'sext' 'sext_ln712_768' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2983 [1/1] (1.52ns)   --->   "%add_ln712_2490 = add i15 %sext_ln712_768, i15 %sext_ln712_765"   --->   Operation 2983 'add' 'add_ln712_2490' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln712_770 = sext i13 %add_ln712_2491"   --->   Operation 2984 'sext' 'sext_ln712_770' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2985 [1/1] (0.00ns)   --->   "%zext_ln712_753 = zext i15 %add_ln712_2492"   --->   Operation 2985 'zext' 'zext_ln712_753' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2986 [1/1] (1.53ns)   --->   "%add_ln712_2493 = add i16 %zext_ln712_753, i16 %sext_ln712_770"   --->   Operation 2986 'add' 'add_ln712_2493' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2987 [1/1] (0.00ns)   --->   "%zext_ln712_754 = zext i13 %add_ln712_2494"   --->   Operation 2987 'zext' 'zext_ln712_754' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2988 [1/1] (0.00ns)   --->   "%zext_ln712_755 = zext i12 %add_ln712_2495"   --->   Operation 2988 'zext' 'zext_ln712_755' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2496 = add i15 %zext_ln712_755, i15 %zext_ln717_707"   --->   Operation 2989 'add' 'add_ln712_2496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2990 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2497 = add i15 %add_ln712_2496, i15 %zext_ln712_754"   --->   Operation 2990 'add' 'add_ln712_2497' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2507 = add i15 %add_ln712_2506, i15 %zext_ln42_310"   --->   Operation 2991 'add' 'add_ln712_2507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2992 [1/1] (0.00ns)   --->   "%zext_ln712_759 = zext i13 %add_ln712_2510"   --->   Operation 2992 'zext' 'zext_ln712_759' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2993 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2511 = add i15 %zext_ln712_759, i15 %add_ln712_2507"   --->   Operation 2993 'add' 'add_ln712_2511' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2994 [1/1] (0.00ns)   --->   "%sext_ln712_776 = sext i13 %add_ln712_2515"   --->   Operation 2994 'sext' 'sext_ln712_776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln712_778 = sext i13 %add_ln712_2518"   --->   Operation 2995 'sext' 'sext_ln712_778' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2996 [1/1] (1.53ns)   --->   "%add_ln712_2519 = add i14 %sext_ln712_778, i14 %sext_ln712_776"   --->   Operation 2996 'add' 'add_ln712_2519' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2997 [1/1] (0.00ns)   --->   "%sext_ln712_780 = sext i13 %add_ln712_2520"   --->   Operation 2997 'sext' 'sext_ln712_780' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2521 = add i16 %sext_ln717_701, i16 %zext_ln717_545"   --->   Operation 2998 'add' 'add_ln712_2521' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2999 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2522 = add i16 %add_ln712_2521, i16 %sext_ln712_780"   --->   Operation 2999 'add' 'add_ln712_2522' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3000 [1/1] (0.00ns)   --->   "%zext_ln712_761 = zext i13 %add_ln712_2523"   --->   Operation 3000 'zext' 'zext_ln712_761' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3001 [1/1] (0.00ns)   --->   "%zext_ln712_762 = zext i15 %add_ln712_2524"   --->   Operation 3001 'zext' 'zext_ln712_762' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2525 = add i16 %zext_ln712_762, i16 %zext_ln717_684"   --->   Operation 3002 'add' 'add_ln712_2525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3003 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2526 = add i16 %add_ln712_2525, i16 %zext_ln712_761"   --->   Operation 3003 'add' 'add_ln712_2526' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2529 = add i14 %sext_ln1171_272, i14 %sext_ln42_200"   --->   Operation 3004 'add' 'add_ln712_2529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln712_781 = sext i13 %add_ln712_2530"   --->   Operation 3005 'sext' 'sext_ln712_781' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3006 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2531 = add i14 %sext_ln712_781, i14 %add_ln712_2529"   --->   Operation 3006 'add' 'add_ln712_2531' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3007 [1/1] (1.53ns)   --->   "%add_ln712_2544 = add i14 %sext_ln717, i14 %sext_ln1171_300"   --->   Operation 3007 'add' 'add_ln712_2544' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln712_786 = sext i14 %add_ln712_2544"   --->   Operation 3008 'sext' 'sext_ln712_786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3009 [1/1] (0.00ns)   --->   "%sext_ln712_787 = sext i14 %add_ln712_2545"   --->   Operation 3009 'sext' 'sext_ln712_787' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3010 [1/1] (1.52ns)   --->   "%add_ln712_2546 = add i15 %sext_ln712_787, i15 %sext_ln712_786"   --->   Operation 3010 'add' 'add_ln712_2546' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3011 [1/1] (0.00ns)   --->   "%zext_ln712_770 = zext i15 %add_ln712_2552"   --->   Operation 3011 'zext' 'zext_ln712_770' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3012 [1/1] (0.00ns)   --->   "%zext_ln712_771 = zext i12 %add_ln712_2553"   --->   Operation 3012 'zext' 'zext_ln712_771' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2554 = add i16 %zext_ln712_771, i16 %zext_ln712_770"   --->   Operation 3013 'add' 'add_ln712_2554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln712_774 = zext i15 %add_ln712_2558"   --->   Operation 3014 'zext' 'zext_ln712_774' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3015 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2559 = add i16 %zext_ln712_774, i16 %add_ln712_2554"   --->   Operation 3015 'add' 'add_ln712_2559' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3016 [1/1] (0.00ns)   --->   "%sext_ln712_791 = sext i13 %add_ln712_2561"   --->   Operation 3016 'sext' 'sext_ln712_791' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2562 = add i14 %sext_ln1171_305, i14 %sext_ln1171_313"   --->   Operation 3017 'add' 'add_ln712_2562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3018 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2563 = add i14 %add_ln712_2562, i14 %sext_ln712_791"   --->   Operation 3018 'add' 'add_ln712_2563' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln712_775 = zext i15 %add_ln712_2569"   --->   Operation 3019 'zext' 'zext_ln712_775' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3020 [1/1] (0.00ns)   --->   "%zext_ln712_776 = zext i12 %add_ln712_2570"   --->   Operation 3020 'zext' 'zext_ln712_776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2571 = add i16 %zext_ln712_776, i16 %zext_ln712_775"   --->   Operation 3021 'add' 'add_ln712_2571' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3022 [1/1] (0.00ns)   --->   "%zext_ln712_779 = zext i15 %add_ln712_2575"   --->   Operation 3022 'zext' 'zext_ln712_779' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3023 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2576 = add i16 %zext_ln712_779, i16 %add_ln712_2571"   --->   Operation 3023 'add' 'add_ln712_2576' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2578 = add i14 %sext_ln717_527, i14 %zext_ln42_309"   --->   Operation 3024 'add' 'add_ln712_2578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln712_796 = sext i12 %add_ln712_2579"   --->   Operation 3025 'sext' 'sext_ln712_796' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3026 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2580 = add i14 %sext_ln712_796, i14 %add_ln712_2578"   --->   Operation 3026 'add' 'add_ln712_2580' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3027 [1/1] (0.00ns)   --->   "%sext_ln712_798 = sext i13 %add_ln712_2581"   --->   Operation 3027 'sext' 'sext_ln712_798' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln712_799 = sext i14 %add_ln712_2582"   --->   Operation 3028 'sext' 'sext_ln712_799' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2583 = add i15 %sext_ln712_799, i15 %sext_ln717_664"   --->   Operation 3029 'add' 'add_ln712_2583' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3030 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2584 = add i15 %add_ln712_2583, i15 %sext_ln712_798"   --->   Operation 3030 'add' 'add_ln712_2584' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3031 [1/1] (0.00ns)   --->   "%zext_ln712_781 = zext i13 %add_ln712_2588"   --->   Operation 3031 'zext' 'zext_ln712_781' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3032 [1/1] (0.00ns)   --->   "%zext_ln712_782 = zext i15 %add_ln712_2589"   --->   Operation 3032 'zext' 'zext_ln712_782' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3033 [1/1] (0.00ns)   --->   "%zext_ln712_783 = zext i15 %add_ln712_2591"   --->   Operation 3033 'zext' 'zext_ln712_783' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2592 = add i16 %zext_ln712_783, i16 %zext_ln712_782"   --->   Operation 3034 'add' 'add_ln712_2592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3035 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2593 = add i16 %add_ln712_2592, i16 %zext_ln712_781"   --->   Operation 3035 'add' 'add_ln712_2593' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln712_801 = sext i14 %add_ln712_2596"   --->   Operation 3036 'sext' 'sext_ln712_801' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln712_803 = sext i13 %add_ln712_2599"   --->   Operation 3037 'sext' 'sext_ln712_803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3038 [1/1] (1.52ns)   --->   "%add_ln712_2600 = add i15 %sext_ln712_803, i15 %sext_ln712_801"   --->   Operation 3038 'add' 'add_ln712_2600' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2608 = add i14 %sext_ln717_562, i14 %sext_ln717_570"   --->   Operation 3039 'add' 'add_ln712_2608' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3040 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2609 = add i14 %add_ln712_2608, i14 %sext_ln717_535"   --->   Operation 3040 'add' 'add_ln712_2609' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3041 [1/1] (0.00ns)   --->   "%zext_ln712_789 = zext i15 %add_ln712_2616"   --->   Operation 3041 'zext' 'zext_ln712_789' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln712_790 = zext i15 %add_ln712_2617"   --->   Operation 3042 'zext' 'zext_ln712_790' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i9 %add_ln712_2618"   --->   Operation 3043 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2619 = add i16 %sext_ln712_11, i16 %zext_ln712_790"   --->   Operation 3044 'add' 'add_ln712_2619' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3045 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2620 = add i16 %add_ln712_2619, i16 %zext_ln712_789"   --->   Operation 3045 'add' 'add_ln712_2620' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln712_810 = sext i14 %add_ln712_2624"   --->   Operation 3046 'sext' 'sext_ln712_810' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3047 [1/1] (0.00ns)   --->   "%sext_ln712_811 = sext i14 %add_ln712_2625"   --->   Operation 3047 'sext' 'sext_ln712_811' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln712_812 = sext i14 %add_ln712_2626"   --->   Operation 3048 'sext' 'sext_ln712_812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2627 = add i15 %sext_ln712_812, i15 %sext_ln712_811"   --->   Operation 3049 'add' 'add_ln712_2627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3050 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2628 = add i15 %add_ln712_2627, i15 %sext_ln712_810"   --->   Operation 3050 'add' 'add_ln712_2628' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2629 = add i16 %sext_ln717_706, i16 %zext_ln717_568"   --->   Operation 3051 'add' 'add_ln712_2629' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3052 [1/1] (0.00ns)   --->   "%zext_ln712_791 = zext i15 %add_ln712_2630"   --->   Operation 3052 'zext' 'zext_ln712_791' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3053 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2631 = add i16 %zext_ln712_791, i16 %add_ln712_2629"   --->   Operation 3053 'add' 'add_ln712_2631' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2632 = add i15 %zext_ln42_351, i15 %zext_ln717_672"   --->   Operation 3054 'add' 'add_ln712_2632' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3055 [1/1] (0.00ns)   --->   "%zext_ln712_793 = zext i12 %add_ln712_2634"   --->   Operation 3055 'zext' 'zext_ln712_793' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3056 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2635 = add i15 %zext_ln712_793, i15 %add_ln712_2632"   --->   Operation 3056 'add' 'add_ln712_2635' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3057 [1/1] (0.00ns)   --->   "%sext_ln712_814 = sext i13 %add_ln712_2638"   --->   Operation 3057 'sext' 'sext_ln712_814' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2639 = add i14 %sext_ln717_554, i14 %sext_ln42_222"   --->   Operation 3058 'add' 'add_ln712_2639' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3059 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2640 = add i14 %add_ln712_2639, i14 %sext_ln712_814"   --->   Operation 3059 'add' 'add_ln712_2640' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2641 = add i14 %sext_ln717_610, i14 %sext_ln42_236"   --->   Operation 3060 'add' 'add_ln712_2641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln712_816 = sext i13 %add_ln712_2642"   --->   Operation 3061 'sext' 'sext_ln712_816' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3062 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2643 = add i14 %sext_ln712_816, i14 %add_ln712_2641"   --->   Operation 3062 'add' 'add_ln712_2643' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3063 [1/1] (0.00ns)   --->   "%zext_ln712_796 = zext i13 %add_ln712_2647"   --->   Operation 3063 'zext' 'zext_ln712_796' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3064 [1/1] (0.00ns)   --->   "%zext_ln712_798 = zext i12 %add_ln712_2649"   --->   Operation 3064 'zext' 'zext_ln712_798' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2650 = add i15 %zext_ln712_798, i15 %add_ln712_2648"   --->   Operation 3065 'add' 'add_ln712_2650' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3066 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2651 = add i15 %add_ln712_2650, i15 %zext_ln712_796"   --->   Operation 3066 'add' 'add_ln712_2651' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3067 [1/1] (1.53ns)   --->   "%add_ln712_2653 = add i14 %sext_ln712, i14 %sext_ln717_538"   --->   Operation 3067 'add' 'add_ln712_2653' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3068 [1/1] (0.00ns)   --->   "%sext_ln712_819 = sext i14 %add_ln712_2653"   --->   Operation 3068 'sext' 'sext_ln712_819' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3069 [1/1] (1.53ns)   --->   "%add_ln712_2654 = add i14 %sext_ln42_210, i14 %sext_ln42_228"   --->   Operation 3069 'add' 'add_ln712_2654' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln712_820 = sext i14 %add_ln712_2654"   --->   Operation 3070 'sext' 'sext_ln712_820' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3071 [1/1] (1.52ns)   --->   "%add_ln712_2655 = add i15 %sext_ln712_820, i15 %sext_ln712_819"   --->   Operation 3071 'add' 'add_ln712_2655' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln712_802 = zext i14 %add_ln712_2662"   --->   Operation 3072 'zext' 'zext_ln712_802' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3073 [1/1] (0.00ns)   --->   "%zext_ln712_803 = zext i12 %add_ln712_2664"   --->   Operation 3073 'zext' 'zext_ln712_803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2665 = add i15 %zext_ln712_803, i15 %add_ln712_2663"   --->   Operation 3074 'add' 'add_ln712_2665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3075 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2666 = add i15 %add_ln712_2665, i15 %zext_ln712_802"   --->   Operation 3075 'add' 'add_ln712_2666' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3076 [1/1] (1.53ns)   --->   "%add_ln712_2668 = add i14 %sext_ln1171_286, i14 %sext_ln42_203"   --->   Operation 3076 'add' 'add_ln712_2668' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3077 [1/1] (0.00ns)   --->   "%sext_ln712_824 = sext i14 %add_ln712_2668"   --->   Operation 3077 'sext' 'sext_ln712_824' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3078 [1/1] (1.53ns)   --->   "%add_ln712_2669 = add i14 %sext_ln717_586, i14 %sext_ln1171_335"   --->   Operation 3078 'add' 'add_ln712_2669' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln712_825 = sext i14 %add_ln712_2669"   --->   Operation 3079 'sext' 'sext_ln712_825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3080 [1/1] (1.52ns)   --->   "%add_ln712_2670 = add i15 %sext_ln712_825, i15 %sext_ln712_824"   --->   Operation 3080 'add' 'add_ln712_2670' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3081 [1/1] (0.00ns)   --->   "%sext_ln712_827 = sext i14 %add_ln712_2671"   --->   Operation 3081 'sext' 'sext_ln712_827' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln712_828 = sext i12 %add_ln712_2672"   --->   Operation 3082 'sext' 'sext_ln712_828' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3083 [1/1] (1.54ns)   --->   "%add_ln712_2673 = add i13 %sext_ln712_828, i13 %sext_ln1171_371"   --->   Operation 3083 'add' 'add_ln712_2673' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln712_829 = sext i13 %add_ln712_2673"   --->   Operation 3084 'sext' 'sext_ln712_829' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3085 [1/1] (1.52ns)   --->   "%add_ln712_2674 = add i15 %sext_ln712_829, i15 %sext_ln712_827"   --->   Operation 3085 'add' 'add_ln712_2674' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln712_805 = zext i15 %add_ln712_2676"   --->   Operation 3086 'zext' 'zext_ln712_805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3087 [1/1] (0.00ns)   --->   "%zext_ln712_806 = zext i15 %add_ln712_2678"   --->   Operation 3087 'zext' 'zext_ln712_806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2679 = add i16 %zext_ln712_806, i16 %zext_ln712_805"   --->   Operation 3088 'add' 'add_ln712_2679' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3089 [1/1] (0.00ns)   --->   "%zext_ln712_809 = zext i13 %add_ln712_2683"   --->   Operation 3089 'zext' 'zext_ln712_809' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3090 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2684 = add i16 %zext_ln712_809, i16 %add_ln712_2679"   --->   Operation 3090 'add' 'add_ln712_2684' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3091 [1/1] (1.54ns)   --->   "%add_ln712_2686 = add i13 %sext_ln1171_282, i13 %sext_ln717_540"   --->   Operation 3091 'add' 'add_ln712_2686' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln712_831 = sext i13 %add_ln712_2686"   --->   Operation 3092 'sext' 'sext_ln712_831' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3093 [1/1] (0.00ns)   --->   "%sext_ln712_832 = sext i14 %add_ln712_2687"   --->   Operation 3093 'sext' 'sext_ln712_832' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3094 [1/1] (1.52ns)   --->   "%add_ln712_2688 = add i15 %sext_ln712_832, i15 %sext_ln712_831"   --->   Operation 3094 'add' 'add_ln712_2688' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3095 [1/1] (0.00ns)   --->   "%sext_ln712_837 = sext i14 %add_ln712_2693"   --->   Operation 3095 'sext' 'sext_ln712_837' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3096 [1/1] (0.00ns)   --->   "%zext_ln712_810 = zext i15 %add_ln712_2694"   --->   Operation 3096 'zext' 'zext_ln712_810' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2695 = add i16 %zext_ln712_810, i16 %sext_ln712_837"   --->   Operation 3097 'add' 'add_ln712_2695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3098 [1/1] (0.00ns)   --->   "%zext_ln712_813 = zext i15 %add_ln712_2699"   --->   Operation 3098 'zext' 'zext_ln712_813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3099 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2700 = add i16 %zext_ln712_813, i16 %add_ln712_2695"   --->   Operation 3099 'add' 'add_ln712_2700' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3100 [1/1] (1.54ns)   --->   "%add_ln712_2702 = add i13 %sext_ln717_526, i13 %sext_ln717_510"   --->   Operation 3100 'add' 'add_ln712_2702' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3101 [1/1] (0.00ns)   --->   "%sext_ln712_838 = sext i13 %add_ln712_2702"   --->   Operation 3101 'sext' 'sext_ln712_838' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln712_839 = sext i14 %add_ln712_2703"   --->   Operation 3102 'sext' 'sext_ln712_839' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3103 [1/1] (1.52ns)   --->   "%add_ln712_2704 = add i15 %sext_ln712_839, i15 %sext_ln712_838"   --->   Operation 3103 'add' 'add_ln712_2704' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln712_841 = sext i13 %add_ln712_2705"   --->   Operation 3104 'sext' 'sext_ln712_841' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3105 [1/1] (0.00ns)   --->   "%zext_ln712_814 = zext i15 %add_ln712_2706"   --->   Operation 3105 'zext' 'zext_ln712_814' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2707 = add i16 %zext_ln712_814, i16 %sext_ln717_713"   --->   Operation 3106 'add' 'add_ln712_2707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3107 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2708 = add i16 %add_ln712_2707, i16 %sext_ln712_841"   --->   Operation 3107 'add' 'add_ln712_2708' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3108 [1/1] (0.00ns)   --->   "%zext_ln712_815 = zext i15 %add_ln712_2710"   --->   Operation 3108 'zext' 'zext_ln712_815' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3109 [1/1] (0.00ns)   --->   "%zext_ln712_816 = zext i12 %add_ln712_2711"   --->   Operation 3109 'zext' 'zext_ln712_816' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2712 = add i16 %zext_ln712_816, i16 %zext_ln712_815"   --->   Operation 3110 'add' 'add_ln712_2712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3111 [1/1] (0.00ns)   --->   "%zext_ln712_818 = zext i15 %add_ln712_2716"   --->   Operation 3111 'zext' 'zext_ln712_818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3112 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2717 = add i16 %zext_ln712_818, i16 %add_ln712_2712"   --->   Operation 3112 'add' 'add_ln712_2717' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3113 [1/1] (1.53ns)   --->   "%add_ln712_2719 = add i14 %sext_ln42_216, i14 %sext_ln1171_322"   --->   Operation 3113 'add' 'add_ln712_2719' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln712_842 = sext i14 %add_ln712_2719"   --->   Operation 3114 'sext' 'sext_ln712_842' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln712_843 = sext i14 %add_ln712_2720"   --->   Operation 3115 'sext' 'sext_ln712_843' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3116 [1/1] (1.52ns)   --->   "%add_ln712_2721 = add i15 %sext_ln712_843, i15 %sext_ln712_842"   --->   Operation 3116 'add' 'add_ln712_2721' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3117 [1/1] (0.00ns)   --->   "%zext_ln712_821 = zext i15 %add_ln712_2728"   --->   Operation 3117 'zext' 'zext_ln712_821' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3118 [1/1] (0.00ns)   --->   "%zext_ln712_824 = zext i15 %add_ln712_2732"   --->   Operation 3118 'zext' 'zext_ln712_824' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3119 [1/1] (1.53ns)   --->   "%add_ln712_2733 = add i16 %zext_ln712_824, i16 %zext_ln712_821"   --->   Operation 3119 'add' 'add_ln712_2733' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.18>
ST_5 : Operation 3120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 3120 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3121 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 808, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 3121 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3122 [1/1] (0.00ns)   --->   "%sext_ln712_596 = sext i13 %add_ln712_1946"   --->   Operation 3122 'sext' 'sext_ln712_596' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1950 = add i16 %add_ln712_1949, i16 %sext_ln712_596"   --->   Operation 3123 'add' 'add_ln712_1950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3124 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1958 = add i16 %add_ln712_1957, i16 %add_ln712_1950"   --->   Operation 3124 'add' 'add_ln712_1958' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln712_600 = sext i14 %add_ln712_1961"   --->   Operation 3125 'sext' 'sext_ln712_600' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1965 = add i16 %add_ln712_1964, i16 %sext_ln712_600"   --->   Operation 3126 'add' 'add_ln712_1965' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3127 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1973 = add i16 %add_ln712_1972, i16 %add_ln712_1965"   --->   Operation 3127 'add' 'add_ln712_1973' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3128 [1/1] (0.00ns)   --->   "%sext_ln712_604 = sext i15 %add_ln712_1977"   --->   Operation 3128 'sext' 'sext_ln712_604' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3129 [1/1] (0.00ns)   --->   "%zext_ln712_597 = zext i12 %add_ln712_1981"   --->   Operation 3129 'zext' 'zext_ln712_597' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1982 = add i16 %zext_ln712_597, i16 %add_ln712_1979"   --->   Operation 3130 'add' 'add_ln712_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3131 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1983 = add i16 %add_ln712_1982, i16 %sext_ln712_604"   --->   Operation 3131 'add' 'add_ln712_1983' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3132 [1/1] (0.00ns)   --->   "%sext_ln712_606 = sext i14 %add_ln712_1988"   --->   Operation 3132 'sext' 'sext_ln712_606' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3133 [1/1] (0.00ns)   --->   "%zext_ln712_601 = zext i12 %add_ln712_1990"   --->   Operation 3133 'zext' 'zext_ln712_601' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1994 = add i16 %add_ln712_1993, i16 %zext_ln712_601"   --->   Operation 3134 'add' 'add_ln712_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3135 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1995 = add i16 %add_ln712_1994, i16 %sext_ln712_606"   --->   Operation 3135 'add' 'add_ln712_1995' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3136 [1/1] (0.00ns)   --->   "%sext_ln712_608 = sext i14 %add_ln712_1998"   --->   Operation 3136 'sext' 'sext_ln712_608' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3137 [1/1] (0.00ns)   --->   "%sext_ln712_611 = sext i15 %add_ln712_2001"   --->   Operation 3137 'sext' 'sext_ln712_611' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2002 = add i16 %sext_ln712_611, i16 %sext_ln712_608"   --->   Operation 3138 'add' 'add_ln712_2002' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i15 %add_ln712_2009"   --->   Operation 3139 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3140 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2010 = add i16 %sext_ln712_8, i16 %add_ln712_2002"   --->   Operation 3140 'add' 'add_ln712_2010' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3141 [1/1] (0.00ns)   --->   "%sext_ln712_613 = sext i14 %add_ln712_2012"   --->   Operation 3141 'sext' 'sext_ln712_613' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln712_616 = sext i15 %add_ln712_2015"   --->   Operation 3142 'sext' 'sext_ln712_616' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2016 = add i16 %sext_ln712_616, i16 %sext_ln712_613"   --->   Operation 3143 'add' 'add_ln712_2016' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3144 [1/1] (0.00ns)   --->   "%zext_ln712_609 = zext i15 %add_ln712_2023"   --->   Operation 3144 'zext' 'zext_ln712_609' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3145 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2024 = add i16 %zext_ln712_609, i16 %add_ln712_2016"   --->   Operation 3145 'add' 'add_ln712_2024' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3146 [1/1] (0.00ns)   --->   "%sext_ln712_621 = sext i15 %add_ln712_2031"   --->   Operation 3146 'sext' 'sext_ln712_621' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3147 [1/1] (0.00ns)   --->   "%zext_ln712_615 = zext i13 %add_ln712_2038"   --->   Operation 3147 'zext' 'zext_ln712_615' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2039 = add i16 %zext_ln712_615, i16 %add_ln712_2034"   --->   Operation 3148 'add' 'add_ln712_2039' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3149 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2040 = add i16 %add_ln712_2039, i16 %sext_ln712_621"   --->   Operation 3149 'add' 'add_ln712_2040' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3150 [1/1] (0.00ns)   --->   "%sext_ln712_624 = sext i15 %add_ln712_2043"   --->   Operation 3150 'sext' 'sext_ln712_624' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3151 [1/1] (0.00ns)   --->   "%sext_ln712_627 = sext i15 %add_ln712_2046"   --->   Operation 3151 'sext' 'sext_ln712_627' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2047 = add i16 %sext_ln712_627, i16 %sext_ln712_624"   --->   Operation 3152 'add' 'add_ln712_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3153 [1/1] (0.00ns)   --->   "%zext_ln712_620 = zext i15 %add_ln712_2055"   --->   Operation 3153 'zext' 'zext_ln712_620' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3154 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2056 = add i16 %zext_ln712_620, i16 %add_ln712_2047"   --->   Operation 3154 'add' 'add_ln712_2056' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln712_630 = sext i15 %add_ln712_2059"   --->   Operation 3155 'sext' 'sext_ln712_630' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3156 [1/1] (0.00ns)   --->   "%sext_ln712_633 = sext i15 %add_ln712_2062"   --->   Operation 3156 'sext' 'sext_ln712_633' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2063 = add i16 %sext_ln712_633, i16 %sext_ln712_630"   --->   Operation 3157 'add' 'add_ln712_2063' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3158 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2072 = add i16 %add_ln712_2071, i16 %add_ln712_2063"   --->   Operation 3158 'add' 'add_ln712_2072' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln712_636 = sext i15 %add_ln712_2075"   --->   Operation 3159 'sext' 'sext_ln712_636' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3160 [1/1] (0.00ns)   --->   "%sext_ln712_639 = sext i14 %add_ln712_2079"   --->   Operation 3160 'sext' 'sext_ln712_639' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2080 = add i16 %sext_ln712_639, i16 %sext_ln712_636"   --->   Operation 3161 'add' 'add_ln712_2080' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3162 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2089 = add i16 %add_ln712_2088, i16 %add_ln712_2080"   --->   Operation 3162 'add' 'add_ln712_2089' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3163 [1/1] (0.00ns)   --->   "%sext_ln712_642 = sext i15 %add_ln712_2092"   --->   Operation 3163 'sext' 'sext_ln712_642' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3164 [1/1] (0.00ns)   --->   "%sext_ln712_645 = sext i15 %add_ln712_2095"   --->   Operation 3164 'sext' 'sext_ln712_645' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2096 = add i16 %sext_ln712_645, i16 %sext_ln712_642"   --->   Operation 3165 'add' 'add_ln712_2096' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3166 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2104 = add i16 %add_ln712_2103, i16 %add_ln712_2096"   --->   Operation 3166 'add' 'add_ln712_2104' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln712_647 = sext i14 %add_ln712_2107"   --->   Operation 3167 'sext' 'sext_ln712_647' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2111 = add i16 %add_ln712_2110, i16 %sext_ln712_647"   --->   Operation 3168 'add' 'add_ln712_2111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3169 [1/1] (0.00ns)   --->   "%zext_ln712_639 = zext i15 %add_ln712_2119"   --->   Operation 3169 'zext' 'zext_ln712_639' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3170 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2120 = add i16 %zext_ln712_639, i16 %add_ln712_2111"   --->   Operation 3170 'add' 'add_ln712_2120' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3171 [1/1] (0.00ns)   --->   "%sext_ln712_650 = sext i15 %add_ln712_2123"   --->   Operation 3171 'sext' 'sext_ln712_650' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln712_653 = sext i15 %add_ln712_2126"   --->   Operation 3172 'sext' 'sext_ln712_653' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2127 = add i16 %sext_ln712_653, i16 %sext_ln712_650"   --->   Operation 3173 'add' 'add_ln712_2127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3174 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2136 = add i16 %add_ln712_2135, i16 %add_ln712_2127"   --->   Operation 3174 'add' 'add_ln712_2136' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3175 [1/1] (0.00ns)   --->   "%sext_ln712_657 = sext i14 %add_ln712_2139"   --->   Operation 3175 'sext' 'sext_ln712_657' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2143 = add i16 %add_ln712_2142, i16 %sext_ln712_657"   --->   Operation 3176 'add' 'add_ln712_2143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3177 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2152 = add i16 %add_ln712_2151, i16 %add_ln712_2143"   --->   Operation 3177 'add' 'add_ln712_2152' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3178 [1/1] (0.00ns)   --->   "%sext_ln712_661 = sext i13 %add_ln712_2155"   --->   Operation 3178 'sext' 'sext_ln712_661' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2160 = add i16 %add_ln712_2159, i16 %sext_ln712_661"   --->   Operation 3179 'add' 'add_ln712_2160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3180 [1/1] (0.00ns)   --->   "%zext_ln712_656 = zext i14 %add_ln712_2168"   --->   Operation 3180 'zext' 'zext_ln712_656' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3181 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2169 = add i16 %zext_ln712_656, i16 %add_ln712_2160"   --->   Operation 3181 'add' 'add_ln712_2169' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln712_665 = sext i15 %add_ln712_2172"   --->   Operation 3182 'sext' 'sext_ln712_665' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2177 = add i16 %add_ln712_2176, i16 %sext_ln712_665"   --->   Operation 3183 'add' 'add_ln712_2177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3184 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2186 = add i16 %add_ln712_2185, i16 %add_ln712_2177"   --->   Operation 3184 'add' 'add_ln712_2186' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln712_670 = sext i15 %add_ln712_2192"   --->   Operation 3185 'sext' 'sext_ln712_670' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln712_672 = sext i15 %add_ln712_2195"   --->   Operation 3186 'sext' 'sext_ln712_672' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3187 [1/1] (0.00ns)   --->   "%zext_ln712_665 = zext i15 %add_ln712_2198"   --->   Operation 3187 'zext' 'zext_ln712_665' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2199 = add i16 %zext_ln712_665, i16 %sext_ln712_672"   --->   Operation 3188 'add' 'add_ln712_2199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3189 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2200 = add i16 %add_ln712_2199, i16 %sext_ln712_670"   --->   Operation 3189 'add' 'add_ln712_2200' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln712_675 = sext i14 %add_ln712_2203"   --->   Operation 3190 'sext' 'sext_ln712_675' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3191 [1/1] (0.00ns)   --->   "%sext_ln712_677 = sext i15 %add_ln712_2207"   --->   Operation 3191 'sext' 'sext_ln712_677' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2208 = add i16 %sext_ln712_677, i16 %sext_ln712_675"   --->   Operation 3192 'add' 'add_ln712_2208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3193 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2217 = add i16 %add_ln712_2216, i16 %add_ln712_2208"   --->   Operation 3193 'add' 'add_ln712_2217' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln712_678 = sext i14 %add_ln712_2219"   --->   Operation 3194 'sext' 'sext_ln712_678' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln712_679 = sext i14 %add_ln712_2221"   --->   Operation 3195 'sext' 'sext_ln712_679' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3196 [1/1] (1.52ns)   --->   "%add_ln712_2222 = add i15 %sext_ln712_679, i15 %sext_ln712_678"   --->   Operation 3196 'add' 'add_ln712_2222' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3197 [1/1] (0.00ns)   --->   "%sext_ln712_680 = sext i15 %add_ln712_2222"   --->   Operation 3197 'sext' 'sext_ln712_680' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3198 [1/1] (0.00ns)   --->   "%zext_ln712_674 = zext i15 %add_ln712_2227"   --->   Operation 3198 'zext' 'zext_ln712_674' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3199 [1/1] (1.53ns)   --->   "%add_ln712_2228 = add i16 %zext_ln712_674, i16 %sext_ln712_680"   --->   Operation 3199 'add' 'add_ln712_2228' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln712_683 = sext i15 %add_ln712_2231"   --->   Operation 3200 'sext' 'sext_ln712_683' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln712_687 = sext i15 %add_ln712_2235"   --->   Operation 3201 'sext' 'sext_ln712_687' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2236 = add i16 %sext_ln712_687, i16 %sext_ln712_683"   --->   Operation 3202 'add' 'add_ln712_2236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3203 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2245 = add i16 %add_ln712_2244, i16 %add_ln712_2236"   --->   Operation 3203 'add' 'add_ln712_2245' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln712_690 = sext i15 %add_ln712_2250"   --->   Operation 3204 'sext' 'sext_ln712_690' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3205 [1/1] (0.00ns)   --->   "%zext_ln712_682 = zext i15 %add_ln712_2256"   --->   Operation 3205 'zext' 'zext_ln712_682' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3206 [1/1] (1.53ns)   --->   "%add_ln712_2257 = add i16 %zext_ln712_682, i16 %sext_ln712_690"   --->   Operation 3206 'add' 'add_ln712_2257' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln712_692 = sext i15 %add_ln712_2259"   --->   Operation 3207 'sext' 'sext_ln712_692' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2263 = add i16 %add_ln712_2262, i16 %sext_ln712_692"   --->   Operation 3208 'add' 'add_ln712_2263' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3209 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2271 = add i16 %add_ln712_2270, i16 %add_ln712_2263"   --->   Operation 3209 'add' 'add_ln712_2271' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln712_696 = sext i15 %add_ln712_2274"   --->   Operation 3210 'sext' 'sext_ln712_696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3211 [1/1] (0.00ns)   --->   "%sext_ln712_698 = sext i14 %add_ln712_2277"   --->   Operation 3211 'sext' 'sext_ln712_698' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2278 = add i16 %sext_ln712_698, i16 %sext_ln712_696"   --->   Operation 3212 'add' 'add_ln712_2278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3213 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2287 = add i16 %add_ln712_2286, i16 %add_ln712_2278"   --->   Operation 3213 'add' 'add_ln712_2287' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3214 [1/1] (0.00ns)   --->   "%sext_ln712_700 = sext i14 %add_ln712_2290"   --->   Operation 3214 'sext' 'sext_ln712_700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln712_702 = sext i15 %add_ln712_2294"   --->   Operation 3215 'sext' 'sext_ln712_702' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2295 = add i16 %sext_ln712_702, i16 %sext_ln712_700"   --->   Operation 3216 'add' 'add_ln712_2295' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3217 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2304 = add i16 %add_ln712_2303, i16 %add_ln712_2295"   --->   Operation 3217 'add' 'add_ln712_2304' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3218 [1/1] (0.00ns)   --->   "%sext_ln712_707 = sext i15 %add_ln712_2309"   --->   Operation 3218 'sext' 'sext_ln712_707' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3219 [1/1] (0.00ns)   --->   "%zext_ln712_703 = zext i15 %add_ln712_2315"   --->   Operation 3219 'zext' 'zext_ln712_703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3220 [1/1] (1.53ns)   --->   "%add_ln712_2316 = add i16 %zext_ln712_703, i16 %sext_ln712_707"   --->   Operation 3220 'add' 'add_ln712_2316' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln712_712 = sext i15 %add_ln712_2323"   --->   Operation 3221 'sext' 'sext_ln712_712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3222 [1/1] (0.00ns)   --->   "%zext_ln712_706 = zext i13 %add_ln712_2326"   --->   Operation 3222 'zext' 'zext_ln712_706' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2331 = add i16 %add_ln712_2330, i16 %zext_ln712_706"   --->   Operation 3223 'add' 'add_ln712_2331' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3224 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2332 = add i16 %add_ln712_2331, i16 %sext_ln712_712"   --->   Operation 3224 'add' 'add_ln712_2332' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln712_715 = sext i15 %add_ln712_2335"   --->   Operation 3225 'sext' 'sext_ln712_715' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln712_718 = sext i15 %add_ln712_2338"   --->   Operation 3226 'sext' 'sext_ln712_718' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2339 = add i16 %sext_ln712_718, i16 %sext_ln712_715"   --->   Operation 3227 'add' 'add_ln712_2339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3228 [1/1] (0.00ns)   --->   "%zext_ln712_713 = zext i14 %add_ln712_2346"   --->   Operation 3228 'zext' 'zext_ln712_713' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3229 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2347 = add i16 %zext_ln712_713, i16 %add_ln712_2339"   --->   Operation 3229 'add' 'add_ln712_2347' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3230 [1/1] (0.00ns)   --->   "%sext_ln712_719 = sext i14 %add_ln712_2349"   --->   Operation 3230 'sext' 'sext_ln712_719' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2353 = add i16 %add_ln712_2352, i16 %sext_ln712_719"   --->   Operation 3231 'add' 'add_ln712_2353' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3232 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2361 = add i16 %add_ln712_2360, i16 %add_ln712_2353"   --->   Operation 3232 'add' 'add_ln712_2361' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3233 [1/1] (0.00ns)   --->   "%sext_ln712_722 = sext i14 %add_ln712_2364"   --->   Operation 3233 'sext' 'sext_ln712_722' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln712_724 = sext i15 %add_ln712_2367"   --->   Operation 3234 'sext' 'sext_ln712_724' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2368 = add i16 %sext_ln712_724, i16 %sext_ln712_722"   --->   Operation 3235 'add' 'add_ln712_2368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3236 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2376 = add i16 %add_ln712_2375, i16 %add_ln712_2368"   --->   Operation 3236 'add' 'add_ln712_2376' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln712_726 = sext i15 %add_ln712_2378"   --->   Operation 3237 'sext' 'sext_ln712_726' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3238 [1/1] (0.00ns)   --->   "%sext_ln712_728 = sext i14 %add_ln712_2381"   --->   Operation 3238 'sext' 'sext_ln712_728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2382 = add i16 %sext_ln712_728, i16 %sext_ln712_726"   --->   Operation 3239 'add' 'add_ln712_2382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3240 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2389 = add i16 %add_ln712_2388, i16 %add_ln712_2382"   --->   Operation 3240 'add' 'add_ln712_2389' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln712_730 = sext i14 %add_ln712_2392"   --->   Operation 3241 'sext' 'sext_ln712_730' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2397 = add i16 %add_ln712_2396, i16 %sext_ln712_730"   --->   Operation 3242 'add' 'add_ln712_2397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3243 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2406 = add i16 %add_ln712_2405, i16 %add_ln712_2397"   --->   Operation 3243 'add' 'add_ln712_2406' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln712_732 = sext i14 %add_ln712_2408"   --->   Operation 3244 'sext' 'sext_ln712_732' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3245 [1/1] (0.00ns)   --->   "%sext_ln712_735 = sext i15 %add_ln712_2411"   --->   Operation 3245 'sext' 'sext_ln712_735' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2412 = add i16 %sext_ln712_735, i16 %sext_ln712_732"   --->   Operation 3246 'add' 'add_ln712_2412' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3247 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2420 = add i16 %add_ln712_2419, i16 %add_ln712_2412"   --->   Operation 3247 'add' 'add_ln712_2420' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3248 [1/1] (0.00ns)   --->   "%sext_ln712_740 = sext i15 %add_ln712_2423"   --->   Operation 3248 'sext' 'sext_ln712_740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3249 [1/1] (0.00ns)   --->   "%sext_ln712_742 = sext i14 %add_ln712_2426"   --->   Operation 3249 'sext' 'sext_ln712_742' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2427 = add i16 %sext_ln712_742, i16 %sext_ln712_740"   --->   Operation 3250 'add' 'add_ln712_2427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3251 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2436 = add i16 %add_ln712_2435, i16 %add_ln712_2427"   --->   Operation 3251 'add' 'add_ln712_2436' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln712_749 = sext i15 %add_ln712_2443"   --->   Operation 3252 'sext' 'sext_ln712_749' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3253 [1/1] (0.00ns)   --->   "%zext_ln712_742 = zext i15 %add_ln712_2446"   --->   Operation 3253 'zext' 'zext_ln712_742' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2450 = add i16 %add_ln712_2449, i16 %zext_ln712_742"   --->   Operation 3254 'add' 'add_ln712_2450' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3255 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2451 = add i16 %add_ln712_2450, i16 %sext_ln712_749"   --->   Operation 3255 'add' 'add_ln712_2451' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3256 [1/1] (0.00ns)   --->   "%sext_ln712_752 = sext i15 %add_ln712_2454"   --->   Operation 3256 'sext' 'sext_ln712_752' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln712_754 = sext i14 %add_ln712_2457"   --->   Operation 3257 'sext' 'sext_ln712_754' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2458 = add i16 %sext_ln712_754, i16 %sext_ln712_752"   --->   Operation 3258 'add' 'add_ln712_2458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3259 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2467 = add i16 %add_ln712_2466, i16 %add_ln712_2458"   --->   Operation 3259 'add' 'add_ln712_2467' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3260 [1/1] (0.00ns)   --->   "%sext_ln712_759 = sext i15 %add_ln712_2470"   --->   Operation 3260 'sext' 'sext_ln712_759' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln712_762 = sext i15 %add_ln712_2473"   --->   Operation 3261 'sext' 'sext_ln712_762' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2474 = add i16 %sext_ln712_762, i16 %sext_ln712_759"   --->   Operation 3262 'add' 'add_ln712_2474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3263 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2483 = add i16 %add_ln712_2482, i16 %add_ln712_2474"   --->   Operation 3263 'add' 'add_ln712_2483' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln712_769 = sext i15 %add_ln712_2490"   --->   Operation 3264 'sext' 'sext_ln712_769' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3265 [1/1] (0.00ns)   --->   "%zext_ln712_756 = zext i15 %add_ln712_2497"   --->   Operation 3265 'zext' 'zext_ln712_756' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2498 = add i16 %zext_ln712_756, i16 %add_ln712_2493"   --->   Operation 3266 'add' 'add_ln712_2498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3267 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2499 = add i16 %add_ln712_2498, i16 %sext_ln712_769"   --->   Operation 3267 'add' 'add_ln712_2499' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3268 [1/1] (0.00ns)   --->   "%sext_ln712_772 = sext i15 %add_ln712_2501"   --->   Operation 3268 'sext' 'sext_ln712_772' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln712_774 = sext i15 %add_ln712_2504"   --->   Operation 3269 'sext' 'sext_ln712_774' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2505 = add i16 %sext_ln712_774, i16 %sext_ln712_772"   --->   Operation 3270 'add' 'add_ln712_2505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3271 [1/1] (0.00ns)   --->   "%zext_ln712_760 = zext i15 %add_ln712_2511"   --->   Operation 3271 'zext' 'zext_ln712_760' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3272 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2512 = add i16 %zext_ln712_760, i16 %add_ln712_2505"   --->   Operation 3272 'add' 'add_ln712_2512' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3273 [1/1] (0.00ns)   --->   "%sext_ln712_779 = sext i14 %add_ln712_2519"   --->   Operation 3273 'sext' 'sext_ln712_779' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2527 = add i16 %add_ln712_2526, i16 %add_ln712_2522"   --->   Operation 3274 'add' 'add_ln712_2527' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3275 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2528 = add i16 %add_ln712_2527, i16 %sext_ln712_779"   --->   Operation 3275 'add' 'add_ln712_2528' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln712_782 = sext i14 %add_ln712_2531"   --->   Operation 3276 'sext' 'sext_ln712_782' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3277 [1/1] (0.00ns)   --->   "%sext_ln712_785 = sext i15 %add_ln712_2534"   --->   Operation 3277 'sext' 'sext_ln712_785' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2535 = add i16 %sext_ln712_785, i16 %sext_ln712_782"   --->   Operation 3278 'add' 'add_ln712_2535' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3279 [1/1] (0.00ns)   --->   "%zext_ln712_767 = zext i15 %add_ln712_2542"   --->   Operation 3279 'zext' 'zext_ln712_767' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3280 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2543 = add i16 %zext_ln712_767, i16 %add_ln712_2535"   --->   Operation 3280 'add' 'add_ln712_2543' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3281 [1/1] (0.00ns)   --->   "%sext_ln712_788 = sext i15 %add_ln712_2546"   --->   Operation 3281 'sext' 'sext_ln712_788' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3282 [1/1] (0.00ns)   --->   "%sext_ln712_790 = sext i15 %add_ln712_2550"   --->   Operation 3282 'sext' 'sext_ln712_790' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2551 = add i16 %sext_ln712_790, i16 %sext_ln712_788"   --->   Operation 3283 'add' 'add_ln712_2551' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3284 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2560 = add i16 %add_ln712_2559, i16 %add_ln712_2551"   --->   Operation 3284 'add' 'add_ln712_2560' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3285 [1/1] (0.00ns)   --->   "%sext_ln712_792 = sext i14 %add_ln712_2563"   --->   Operation 3285 'sext' 'sext_ln712_792' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3286 [1/1] (0.00ns)   --->   "%sext_ln712_795 = sext i15 %add_ln712_2567"   --->   Operation 3286 'sext' 'sext_ln712_795' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2568 = add i16 %sext_ln712_795, i16 %sext_ln712_792"   --->   Operation 3287 'add' 'add_ln712_2568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3288 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2577 = add i16 %add_ln712_2576, i16 %add_ln712_2568"   --->   Operation 3288 'add' 'add_ln712_2577' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3289 [1/1] (0.00ns)   --->   "%sext_ln712_797 = sext i14 %add_ln712_2580"   --->   Operation 3289 'sext' 'sext_ln712_797' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3290 [1/1] (0.00ns)   --->   "%sext_ln712_800 = sext i15 %add_ln712_2584"   --->   Operation 3290 'sext' 'sext_ln712_800' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2585 = add i16 %sext_ln712_800, i16 %sext_ln712_797"   --->   Operation 3291 'add' 'add_ln712_2585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3292 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2594 = add i16 %add_ln712_2593, i16 %add_ln712_2585"   --->   Operation 3292 'add' 'add_ln712_2594' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3293 [1/1] (0.00ns)   --->   "%sext_ln712_804 = sext i15 %add_ln712_2600"   --->   Operation 3293 'sext' 'sext_ln712_804' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln712_805 = sext i15 %add_ln712_2602"   --->   Operation 3294 'sext' 'sext_ln712_805' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2606 = add i16 %add_ln712_2605, i16 %sext_ln712_805"   --->   Operation 3295 'add' 'add_ln712_2606' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3296 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2607 = add i16 %add_ln712_2606, i16 %sext_ln712_804"   --->   Operation 3296 'add' 'add_ln712_2607' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln712_806 = sext i14 %add_ln712_2609"   --->   Operation 3297 'sext' 'sext_ln712_806' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2613 = add i16 %add_ln712_2612, i16 %sext_ln712_806"   --->   Operation 3298 'add' 'add_ln712_2613' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3299 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2621 = add i16 %add_ln712_2620, i16 %add_ln712_2613"   --->   Operation 3299 'add' 'add_ln712_2621' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln712_813 = sext i15 %add_ln712_2628"   --->   Operation 3300 'sext' 'sext_ln712_813' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3301 [1/1] (0.00ns)   --->   "%zext_ln712_794 = zext i15 %add_ln712_2635"   --->   Operation 3301 'zext' 'zext_ln712_794' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2636 = add i16 %zext_ln712_794, i16 %add_ln712_2631"   --->   Operation 3302 'add' 'add_ln712_2636' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3303 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2637 = add i16 %add_ln712_2636, i16 %sext_ln712_813"   --->   Operation 3303 'add' 'add_ln712_2637' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln712_815 = sext i14 %add_ln712_2640"   --->   Operation 3304 'sext' 'sext_ln712_815' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln712_817 = sext i14 %add_ln712_2643"   --->   Operation 3305 'sext' 'sext_ln712_817' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3306 [1/1] (1.52ns)   --->   "%add_ln712_2644 = add i15 %sext_ln712_817, i15 %sext_ln712_815"   --->   Operation 3306 'add' 'add_ln712_2644' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3307 [1/1] (0.00ns)   --->   "%sext_ln712_818 = sext i15 %add_ln712_2644"   --->   Operation 3307 'sext' 'sext_ln712_818' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3308 [1/1] (0.00ns)   --->   "%zext_ln712_799 = zext i15 %add_ln712_2651"   --->   Operation 3308 'zext' 'zext_ln712_799' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3309 [1/1] (1.53ns)   --->   "%add_ln712_2652 = add i16 %zext_ln712_799, i16 %sext_ln712_818"   --->   Operation 3309 'add' 'add_ln712_2652' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln712_821 = sext i15 %add_ln712_2655"   --->   Operation 3310 'sext' 'sext_ln712_821' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln712_823 = sext i14 %add_ln712_2658"   --->   Operation 3311 'sext' 'sext_ln712_823' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2659 = add i16 %sext_ln712_823, i16 %sext_ln712_821"   --->   Operation 3312 'add' 'add_ln712_2659' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3313 [1/1] (0.00ns)   --->   "%zext_ln712_804 = zext i15 %add_ln712_2666"   --->   Operation 3313 'zext' 'zext_ln712_804' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3314 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2667 = add i16 %zext_ln712_804, i16 %add_ln712_2659"   --->   Operation 3314 'add' 'add_ln712_2667' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln712_826 = sext i15 %add_ln712_2670"   --->   Operation 3315 'sext' 'sext_ln712_826' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln712_830 = sext i15 %add_ln712_2674"   --->   Operation 3316 'sext' 'sext_ln712_830' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2675 = add i16 %sext_ln712_830, i16 %sext_ln712_826"   --->   Operation 3317 'add' 'add_ln712_2675' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3318 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2685 = add i16 %add_ln712_2684, i16 %add_ln712_2675"   --->   Operation 3318 'add' 'add_ln712_2685' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3319 [1/1] (0.00ns)   --->   "%sext_ln712_833 = sext i15 %add_ln712_2688"   --->   Operation 3319 'sext' 'sext_ln712_833' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln712_836 = sext i15 %add_ln712_2691"   --->   Operation 3320 'sext' 'sext_ln712_836' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2692 = add i16 %sext_ln712_836, i16 %sext_ln712_833"   --->   Operation 3321 'add' 'add_ln712_2692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3322 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2701 = add i16 %add_ln712_2700, i16 %add_ln712_2692"   --->   Operation 3322 'add' 'add_ln712_2701' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln712_840 = sext i15 %add_ln712_2704"   --->   Operation 3323 'sext' 'sext_ln712_840' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2709 = add i16 %add_ln712_2708, i16 %sext_ln712_840"   --->   Operation 3324 'add' 'add_ln712_2709' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3325 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2718 = add i16 %add_ln712_2717, i16 %add_ln712_2709"   --->   Operation 3325 'add' 'add_ln712_2718' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3326 [1/1] (0.00ns)   --->   "%sext_ln712_844 = sext i15 %add_ln712_2721"   --->   Operation 3326 'sext' 'sext_ln712_844' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3327 [1/1] (0.00ns)   --->   "%sext_ln712_846 = sext i15 %add_ln712_2724"   --->   Operation 3327 'sext' 'sext_ln712_846' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2725 = add i16 %sext_ln712_846, i16 %sext_ln712_844"   --->   Operation 3328 'add' 'add_ln712_2725' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3329 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2734 = add i16 %add_ln712_2733, i16 %add_ln712_2725"   --->   Operation 3329 'add' 'add_ln712_2734' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3330 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i832 <undef>, i16 %add_ln712_2560"   --->   Operation 3330 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3331 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i832 %newret1, i16 %add_ln712_2577"   --->   Operation 3331 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3332 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i832 %newret3, i16 %add_ln712_2010"   --->   Operation 3332 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3333 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i832 %newret5, i16 %add_ln712_2024"   --->   Operation 3333 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3334 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i832 %newret7, i16 %add_ln712_2040"   --->   Operation 3334 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3335 [1/1] (0.00ns)   --->   "%newret11 = insertvalue i832 %newret9, i16 %add_ln712_2056"   --->   Operation 3335 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3336 [1/1] (0.00ns)   --->   "%newret13 = insertvalue i832 %newret11, i16 %add_ln712_1958"   --->   Operation 3336 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3337 [1/1] (0.00ns)   --->   "%newret15 = insertvalue i832 %newret13, i16 %add_ln712_2072"   --->   Operation 3337 'insertvalue' 'newret15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3338 [1/1] (0.00ns)   --->   "%newret17 = insertvalue i832 %newret15, i16 %add_ln712_2089"   --->   Operation 3338 'insertvalue' 'newret17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3339 [1/1] (0.00ns)   --->   "%newret19 = insertvalue i832 %newret17, i16 %add_ln712_2104"   --->   Operation 3339 'insertvalue' 'newret19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3340 [1/1] (0.00ns)   --->   "%newret21 = insertvalue i832 %newret19, i16 %add_ln712_2120"   --->   Operation 3340 'insertvalue' 'newret21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3341 [1/1] (0.00ns)   --->   "%newret23 = insertvalue i832 %newret21, i16 %add_ln712_1973"   --->   Operation 3341 'insertvalue' 'newret23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3342 [1/1] (0.00ns)   --->   "%newret25 = insertvalue i832 %newret23, i16 %add_ln712_2136"   --->   Operation 3342 'insertvalue' 'newret25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3343 [1/1] (0.00ns)   --->   "%newret27 = insertvalue i832 %newret25, i16 %add_ln712_2152"   --->   Operation 3343 'insertvalue' 'newret27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3344 [1/1] (0.00ns)   --->   "%newret29 = insertvalue i832 %newret27, i16 %add_ln712_2169"   --->   Operation 3344 'insertvalue' 'newret29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3345 [1/1] (0.00ns)   --->   "%newret31 = insertvalue i832 %newret29, i16 %add_ln712_2186"   --->   Operation 3345 'insertvalue' 'newret31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3346 [1/1] (0.00ns)   --->   "%newret33 = insertvalue i832 %newret31, i16 %add_ln712_2200"   --->   Operation 3346 'insertvalue' 'newret33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3347 [1/1] (0.00ns)   --->   "%newret35 = insertvalue i832 %newret33, i16 %add_ln712_2594"   --->   Operation 3347 'insertvalue' 'newret35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3348 [1/1] (0.00ns)   --->   "%newret37 = insertvalue i832 %newret35, i16 %add_ln712_2217"   --->   Operation 3348 'insertvalue' 'newret37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3349 [1/1] (0.00ns)   --->   "%newret39 = insertvalue i832 %newret37, i16 %add_ln712_2607"   --->   Operation 3349 'insertvalue' 'newret39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3350 [1/1] (0.00ns)   --->   "%newret41 = insertvalue i832 %newret39, i16 %add_ln712_2621"   --->   Operation 3350 'insertvalue' 'newret41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3351 [1/1] (0.00ns)   --->   "%newret43 = insertvalue i832 %newret41, i16 %add_ln712_2228"   --->   Operation 3351 'insertvalue' 'newret43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3352 [1/1] (0.00ns)   --->   "%newret45 = insertvalue i832 %newret43, i16 %add_ln712_2245"   --->   Operation 3352 'insertvalue' 'newret45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3353 [1/1] (0.00ns)   --->   "%newret47 = insertvalue i832 %newret45, i16 %add_ln712_2257"   --->   Operation 3353 'insertvalue' 'newret47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3354 [1/1] (0.00ns)   --->   "%newret49 = insertvalue i832 %newret47, i16 %add_ln712_2271"   --->   Operation 3354 'insertvalue' 'newret49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3355 [1/1] (0.00ns)   --->   "%newret51 = insertvalue i832 %newret49, i16 %add_ln712_2287"   --->   Operation 3355 'insertvalue' 'newret51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3356 [1/1] (0.00ns)   --->   "%newret53 = insertvalue i832 %newret51, i16 %add_ln712_2304"   --->   Operation 3356 'insertvalue' 'newret53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3357 [1/1] (0.00ns)   --->   "%newret55 = insertvalue i832 %newret53, i16 %add_ln712_2637"   --->   Operation 3357 'insertvalue' 'newret55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3358 [1/1] (0.00ns)   --->   "%newret57 = insertvalue i832 %newret55, i16 %add_ln712_2316"   --->   Operation 3358 'insertvalue' 'newret57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3359 [1/1] (0.00ns)   --->   "%newret59 = insertvalue i832 %newret57, i16 %add_ln712_1983"   --->   Operation 3359 'insertvalue' 'newret59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3360 [1/1] (0.00ns)   --->   "%newret61 = insertvalue i832 %newret59, i16 %add_ln712_2332"   --->   Operation 3360 'insertvalue' 'newret61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3361 [1/1] (0.00ns)   --->   "%newret63 = insertvalue i832 %newret61, i16 %add_ln712_2347"   --->   Operation 3361 'insertvalue' 'newret63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3362 [1/1] (0.00ns)   --->   "%newret65 = insertvalue i832 %newret63, i16 %add_ln712_2652"   --->   Operation 3362 'insertvalue' 'newret65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3363 [1/1] (0.00ns)   --->   "%newret67 = insertvalue i832 %newret65, i16 %add_ln712_2361"   --->   Operation 3363 'insertvalue' 'newret67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3364 [1/1] (0.00ns)   --->   "%newret69 = insertvalue i832 %newret67, i16 %add_ln712_2667"   --->   Operation 3364 'insertvalue' 'newret69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3365 [1/1] (0.00ns)   --->   "%newret71 = insertvalue i832 %newret69, i16 %add_ln712_1995"   --->   Operation 3365 'insertvalue' 'newret71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3366 [1/1] (0.00ns)   --->   "%newret73 = insertvalue i832 %newret71, i16 %add_ln712_2376"   --->   Operation 3366 'insertvalue' 'newret73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3367 [1/1] (0.00ns)   --->   "%newret75 = insertvalue i832 %newret73, i16 %add_ln712_2389"   --->   Operation 3367 'insertvalue' 'newret75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3368 [1/1] (0.00ns)   --->   "%newret77 = insertvalue i832 %newret75, i16 %add_ln712_2685"   --->   Operation 3368 'insertvalue' 'newret77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3369 [1/1] (0.00ns)   --->   "%newret79 = insertvalue i832 %newret77, i16 %add_ln712_2406"   --->   Operation 3369 'insertvalue' 'newret79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3370 [1/1] (0.00ns)   --->   "%newret81 = insertvalue i832 %newret79, i16 %add_ln712_2420"   --->   Operation 3370 'insertvalue' 'newret81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3371 [1/1] (0.00ns)   --->   "%newret83 = insertvalue i832 %newret81, i16 %add_ln712_2436"   --->   Operation 3371 'insertvalue' 'newret83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3372 [1/1] (0.00ns)   --->   "%newret85 = insertvalue i832 %newret83, i16 %add_ln712_2451"   --->   Operation 3372 'insertvalue' 'newret85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3373 [1/1] (0.00ns)   --->   "%newret87 = insertvalue i832 %newret85, i16 %add_ln712_2467"   --->   Operation 3373 'insertvalue' 'newret87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3374 [1/1] (0.00ns)   --->   "%newret89 = insertvalue i832 %newret87, i16 %add_ln712_2483"   --->   Operation 3374 'insertvalue' 'newret89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3375 [1/1] (0.00ns)   --->   "%newret91 = insertvalue i832 %newret89, i16 %add_ln712_2499"   --->   Operation 3375 'insertvalue' 'newret91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3376 [1/1] (0.00ns)   --->   "%newret93 = insertvalue i832 %newret91, i16 %add_ln712_2701"   --->   Operation 3376 'insertvalue' 'newret93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3377 [1/1] (0.00ns)   --->   "%newret = insertvalue i832 %newret93, i16 %add_ln712_2718"   --->   Operation 3377 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3378 [1/1] (0.00ns)   --->   "%newret95 = insertvalue i832 %newret, i16 %add_ln712_2512"   --->   Operation 3378 'insertvalue' 'newret95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3379 [1/1] (0.00ns)   --->   "%newret96 = insertvalue i832 %newret95, i16 %add_ln712_2528"   --->   Operation 3379 'insertvalue' 'newret96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3380 [1/1] (0.00ns)   --->   "%newret97 = insertvalue i832 %newret96, i16 %add_ln712_2543"   --->   Operation 3380 'insertvalue' 'newret97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3381 [1/1] (0.00ns)   --->   "%newret98 = insertvalue i832 %newret97, i16 %add_ln712_2734"   --->   Operation 3381 'insertvalue' 'newret98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3382 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i832 %newret98"   --->   Operation 3382 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read728') on port 'p_read' [38]  (0 ns)
	'mul' operation ('mul_ln717_80') [81]  (5.28 ns)

 <State 2>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln717') [73]  (5.28 ns)

 <State 3>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_49') [144]  (5.28 ns)

 <State 4>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1948') [2060]  (0 ns)
	'add' operation ('add_ln712_1949') [2061]  (3.19 ns)

 <State 5>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1950') [2062]  (0 ns)
	'add' operation ('add_ln712_1958') [2075]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
