FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only
 * Copyright (C) 2020 Marvell.
 */

#ifndef __SOC_OTX2_ASM_H
#define __SOC_OTX2_ASM_H

/* bench 20480.6.0 7edb19ba6b4b */
/* bench 20480.6.1 af93e716ccc6 */
/* bench 20480.6.2 84309d951768 */
/* bench 20480.6.3 4e4c8b10c782 */
/* bench 20480.6.4 87329bcb7ef2 */
/* bench 20480.6.5 744a0ac2499d */
/* bench 20480.6.6 015a1face78d */
/* bench 20480.6.7 63f8a1a23266 */
/* bench 20480.6.8 59b410ae4d9f */
/* bench 20480.6.9 1877742b799e */
/* bench 20480.6.10 f4e51a6d9c3f */
 * On octeontx2 platform CPT instruction enqueue and
 * NIX packet send are only possible via LMTST
 * operations and it uses LDEOR instruction targeting
 * the coprocessor address.
 */
#define otx2_lmt_flush(ioaddr)                          \
({                                                      \
	u64 result = 0;                                 \
	__asm__ volatile(".cpu  generic+lse\n"          \
			 "ldeor xzr, %x[rf], [%[rs]]"   \
			 : [rf]"=r" (result)            \
			 : [rs]"r" (ioaddr));           \
	(result);                                       \
})
#define cn10k_lmt_flush(val, addr)			\
({							\
	__asm__ volatile(".cpu  generic+lse\n"		\
			 "steor %x[rf],[%[rs]]"		\
			 : [rf]"+r"(val)		\
			 : [rs]"r"(addr));		\
/* bench 11775.4.0 5c98c0749245 */
/* bench 11775.4.1 5527f9880315 */
/* bench 11775.4.2 d2808ea017e7 */
/* bench 11775.4.3 962acfc3935f */
/* bench 11775.4.4 a4d046174bba */
/* bench 11775.4.5 b31d3e4fcc87 */
/* bench 11775.4.6 cd157c08ee34 */
/* bench 11775.4.7 ba6179b3c525 */
/* bench 11775.4.8 2252a89146fb */
/* bench 11775.4.9 7b0104c184fe */
/* bench 11775.4.10 78bd4f627b45 */
#define otx2_lmt_flush(ioaddr)          ({ 0; })
#define cn10k_lmt_flush(val, addr)	({ addr = val; })
#endif

#endif /* __SOC_OTX2_ASM_H */
