#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27e2de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27e2f70 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x27cbcc0 .functor NOT 1, L_0x281a150, C4<0>, C4<0>, C4<0>;
L_0x27e3d40 .functor XOR 10, L_0x2819ce0, L_0x2819ea0, C4<0000000000>, C4<0000000000>;
L_0x27d73d0 .functor XOR 10, L_0x27e3d40, L_0x2819fe0, C4<0000000000>, C4<0000000000>;
v0x2818220_0 .net *"_ivl_10", 9 0, L_0x2819fe0;  1 drivers
v0x2818320_0 .net *"_ivl_12", 9 0, L_0x27d73d0;  1 drivers
v0x2818400_0 .net *"_ivl_2", 9 0, L_0x2819c40;  1 drivers
v0x28184c0_0 .net *"_ivl_4", 9 0, L_0x2819ce0;  1 drivers
v0x28185a0_0 .net *"_ivl_6", 9 0, L_0x2819ea0;  1 drivers
v0x28186d0_0 .net *"_ivl_8", 9 0, L_0x27e3d40;  1 drivers
v0x28187b0_0 .var "clk", 0 0;
v0x2818850_0 .net "in", 3 0, v0x2817540_0;  1 drivers
v0x28188f0_0 .net "out_any_dut", 3 1, v0x2817cd0_0;  1 drivers
v0x2818a70_0 .net "out_any_ref", 3 1, L_0x27cc280;  1 drivers
v0x2818b40_0 .net "out_both_dut", 2 0, v0x2817db0_0;  1 drivers
v0x2818c10_0 .net "out_both_ref", 2 0, L_0x27cbfb0;  1 drivers
v0x2818ce0_0 .net "out_different_dut", 3 0, v0x2817e70_0;  1 drivers
v0x2818db0_0 .net "out_different_ref", 3 0, L_0x27cc4d0;  1 drivers
v0x2818e80_0 .var/2u "stats1", 287 0;
v0x2818f40_0 .var/2u "strobe", 0 0;
v0x2819000_0 .net "tb_match", 0 0, L_0x281a150;  1 drivers
v0x28190d0_0 .net "tb_mismatch", 0 0, L_0x27cbcc0;  1 drivers
v0x2819170_0 .net "wavedrom_enable", 0 0, v0x28176a0_0;  1 drivers
v0x2819240_0 .net "wavedrom_title", 511 0, v0x2817740_0;  1 drivers
E_0x27dcd20/0 .event negedge, v0x2817480_0;
E_0x27dcd20/1 .event posedge, v0x2817480_0;
E_0x27dcd20 .event/or E_0x27dcd20/0, E_0x27dcd20/1;
L_0x2819c40 .concat [ 4 3 3 0], L_0x27cc4d0, L_0x27cc280, L_0x27cbfb0;
L_0x2819ce0 .concat [ 4 3 3 0], L_0x27cc4d0, L_0x27cc280, L_0x27cbfb0;
L_0x2819ea0 .concat [ 4 3 3 0], v0x2817e70_0, v0x2817cd0_0, v0x2817db0_0;
L_0x2819fe0 .concat [ 4 3 3 0], L_0x27cc4d0, L_0x27cc280, L_0x27cbfb0;
L_0x281a150 .cmp/eeq 10, L_0x2819c40, L_0x27d73d0;
S_0x27e3100 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x27e2f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x27cbfb0 .functor AND 3, L_0x2819340, L_0x28193e0, C4<111>, C4<111>;
L_0x27cc280 .functor OR 3, L_0x2819570, L_0x2819610, C4<000>, C4<000>;
L_0x27cc4d0 .functor XOR 4, v0x2817540_0, L_0x2819a60, C4<0000>, C4<0000>;
v0x27cb4b0_0 .net *"_ivl_1", 2 0, L_0x2819340;  1 drivers
v0x27cb7f0_0 .net *"_ivl_13", 0 0, L_0x28197d0;  1 drivers
v0x27cbac0_0 .net *"_ivl_15", 2 0, L_0x2819980;  1 drivers
v0x27cbdd0_0 .net *"_ivl_16", 3 0, L_0x2819a60;  1 drivers
v0x27cc0c0_0 .net *"_ivl_3", 2 0, L_0x28193e0;  1 drivers
v0x27cc390_0 .net *"_ivl_7", 2 0, L_0x2819570;  1 drivers
v0x27cc5a0_0 .net *"_ivl_9", 2 0, L_0x2819610;  1 drivers
v0x2816850_0 .net "in", 3 0, v0x2817540_0;  alias, 1 drivers
v0x2816930_0 .net "out_any", 3 1, L_0x27cc280;  alias, 1 drivers
v0x2816aa0_0 .net "out_both", 2 0, L_0x27cbfb0;  alias, 1 drivers
v0x2816b80_0 .net "out_different", 3 0, L_0x27cc4d0;  alias, 1 drivers
L_0x2819340 .part v0x2817540_0, 0, 3;
L_0x28193e0 .part v0x2817540_0, 1, 3;
L_0x2819570 .part v0x2817540_0, 0, 3;
L_0x2819610 .part v0x2817540_0, 1, 3;
L_0x28197d0 .part v0x2817540_0, 0, 1;
L_0x2819980 .part v0x2817540_0, 1, 3;
L_0x2819a60 .concat [ 3 1 0 0], L_0x2819980, L_0x28197d0;
S_0x2816ce0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x27e2f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x2817480_0 .net "clk", 0 0, v0x28187b0_0;  1 drivers
v0x2817540_0 .var "in", 3 0;
v0x2817600_0 .net "tb_match", 0 0, L_0x281a150;  alias, 1 drivers
v0x28176a0_0 .var "wavedrom_enable", 0 0;
v0x2817740_0 .var "wavedrom_title", 511 0;
E_0x27dc8b0 .event posedge, v0x2817480_0;
E_0x27dd1a0 .event negedge, v0x2817480_0;
S_0x2816f80 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x2816ce0;
 .timescale -12 -12;
v0x2817180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2817280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x2816ce0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2817910 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x27e2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
v0x2817ba0_0 .net "in", 3 0, v0x2817540_0;  alias, 1 drivers
v0x2817cd0_0 .var "out_any", 3 1;
v0x2817db0_0 .var "out_both", 2 0;
v0x2817e70_0 .var "out_different", 3 0;
E_0x27c4a20 .event anyedge, v0x2816850_0;
S_0x2818000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x27e2f70;
 .timescale -12 -12;
E_0x27f8040 .event anyedge, v0x2818f40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2818f40_0;
    %nor/r;
    %assign/vec4 v0x2818f40_0, 0;
    %wait E_0x27f8040;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2816ce0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x2817540_0, 0;
    %wait E_0x27dd1a0;
    %wait E_0x27dc8b0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x2817540_0, 0;
    %wait E_0x27dc8b0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x2817540_0, 0;
    %wait E_0x27dc8b0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x2817540_0, 0;
    %wait E_0x27dc8b0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x2817540_0, 0;
    %wait E_0x27dc8b0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x2817540_0, 0;
    %wait E_0x27dd1a0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2817280;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x2817540_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27dd1a0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x2817540_0, 0;
    %wait E_0x27dc8b0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x2817540_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2817910;
T_4 ;
    %wait E_0x27c4a20;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 3, 3;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2817db0_0, 4, 1;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2817db0_0, 4, 1;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2817db0_0, 4, 1;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 2, 3;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2817cd0_0, 4, 1;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 3, 3;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2817cd0_0, 4, 1;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 0, 2;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2817cd0_0, 4, 1;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2817e70_0, 4, 1;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2817e70_0, 4, 1;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2817e70_0, 4, 1;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x2817ba0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2817e70_0, 4, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x27e2f70;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28187b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2818f40_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x27e2f70;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x28187b0_0;
    %inv;
    %store/vec4 v0x28187b0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x27e2f70;
T_7 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2817480_0, v0x28190d0_0, v0x2818850_0, v0x2818c10_0, v0x2818b40_0, v0x2818a70_0, v0x28188f0_0, v0x2818db0_0, v0x2818ce0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x27e2f70;
T_8 ;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_8.1 ;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_8.3 ;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_8.5 ;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x27e2f70;
T_9 ;
    %wait E_0x27dcd20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2818e80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818e80_0, 4, 32;
    %load/vec4 v0x2819000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818e80_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2818e80_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818e80_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x2818c10_0;
    %load/vec4 v0x2818c10_0;
    %load/vec4 v0x2818b40_0;
    %xor;
    %load/vec4 v0x2818c10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818e80_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818e80_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x2818a70_0;
    %load/vec4 v0x2818a70_0;
    %load/vec4 v0x28188f0_0;
    %xor;
    %load/vec4 v0x2818a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818e80_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818e80_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x2818db0_0;
    %load/vec4 v0x2818db0_0;
    %load/vec4 v0x2818ce0_0;
    %xor;
    %load/vec4 v0x2818db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818e80_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x2818e80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818e80_0, 4, 32;
T_9.12 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/gatesv/iter2/response1/top_module.sv";
