$date
	Sat Oct 22 22:41:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#986829
b1100 !
1"
#986830
b1100 &
b1100 %
1$
#986831
0"
#986834
b110 &
b110 %
#986838
b11 &
b11 %
#986842
b1010 &
b1010 %
#986846
b101 &
b101 %
#986850
b10000 &
b10000 %
#986854
b1000 &
b1000 %
#986858
b100 &
b100 %
#986862
b10 &
b10 %
#986866
b1 &
b1 %
1#
#986870
b0 &
0#
b0 %
0$
#1981793
1"
#1981794
b1100 &
b1100 %
1$
#1981795
0"
#1981798
b110 &
b110 %
#1981802
b11 &
b11 %
#1981806
b1010 &
b1010 %
#1981810
b101 &
b101 %
#1981814
b10000 &
b10000 %
#1981818
b1000 &
b1000 %
#1981822
b100 &
b100 %
#1981826
b10 &
b10 %
#1981830
b1 &
1#
b1 %
#1981834
b0 &
b0 %
0#
0$
#2959117
b1110 !
1"
#2959118
b1110 &
b1110 %
1$
#2959119
0"
#2959122
b111 &
b111 %
#2959126
b10110 &
b10110 %
#2959130
b1011 &
b1011 %
#2959134
b100010 &
b100010 %
#2959138
b10001 &
b10001 %
#2959142
b110100 &
b110100 %
#2959146
b11010 &
b11010 %
#2959150
b1101 &
b1101 %
#2959154
b101000 &
b101000 %
#2959158
b10100 &
b10100 %
#2959162
b1010 &
b1010 %
#2959166
b101 &
b101 %
#2959170
b10000 &
b10000 %
#2959174
b1000 &
b1000 %
#2959178
b100 &
b100 %
#2959182
b10 &
b10 %
#2959186
b1 &
b1 %
1#
#2959190
b0 &
0#
b0 %
0$
#4500012
