# NAND implementation of Sequential BCD to Excess-3 converter in Verilog HDL
All the project files that were used in the nielit ctb hackathon-round-1
