
Robot_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4ec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  0800b67c  0800b67c  0000c67c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b80c  0800b80c  0000d1b8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b80c  0800b80c  0000c80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b814  0800b814  0000d1b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b814  0800b814  0000c814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b818  0800b818  0000c818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001b8  20000000  0800b81c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1b8  2**0
                  CONTENTS
 10 .bss          00004f78  200001b8  200001b8  0000d1b8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005130  20005130  0000d1b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ff17  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e56  00000000  00000000  0002d0ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001aa0  00000000  00000000  00031f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014bc  00000000  00000000  000339f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028010  00000000  00000000  00034eb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021c61  00000000  00000000  0005cec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db58a  00000000  00000000  0007eb25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015a0af  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007314  00000000  00000000  0015a0f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  00161408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001b8 	.word	0x200001b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b664 	.word	0x0800b664

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001bc 	.word	0x200001bc
 80001cc:	0800b664 	.word	0x0800b664

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>:

class STEP {
private :
	Resolution x;
	GPIO_TypeDef* ports[3];
	inline void write_pin(GPIO_TypeDef* port, uint8_t pin, bool val)
 80004c0:	b480      	push	{r7}
 80004c2:	b085      	sub	sp, #20
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	4611      	mov	r1, r2
 80004cc:	461a      	mov	r2, r3
 80004ce:	460b      	mov	r3, r1
 80004d0:	71fb      	strb	r3, [r7, #7]
 80004d2:	4613      	mov	r3, r2
 80004d4:	71bb      	strb	r3, [r7, #6]
	{
	    port->BSRR = val ? (1U << pin) : (1U << (pin + 16));
 80004d6:	79bb      	ldrb	r3, [r7, #6]
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d004      	beq.n	80004e6 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb+0x26>
 80004dc:	79fb      	ldrb	r3, [r7, #7]
 80004de:	2201      	movs	r2, #1
 80004e0:	fa02 f303 	lsl.w	r3, r2, r3
 80004e4:	e004      	b.n	80004f0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb+0x30>
 80004e6:	79fb      	ldrb	r3, [r7, #7]
 80004e8:	3310      	adds	r3, #16
 80004ea:	2201      	movs	r2, #1
 80004ec:	fa02 f303 	lsl.w	r3, r2, r3
 80004f0:	68ba      	ldr	r2, [r7, #8]
 80004f2:	6193      	str	r3, [r2, #24]
	}
 80004f4:	bf00      	nop
 80004f6:	3714      	adds	r7, #20
 80004f8:	46bd      	mov	sp, r7
 80004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fe:	4770      	bx	lr

08000500 <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>:

	bool Flag_step_oke;
	StepState_t Status_Step;

public:
	STEP(uint8_t M0, uint8_t M1, uint8_t M2,
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	4608      	mov	r0, r1
 800050a:	4611      	mov	r1, r2
 800050c:	461a      	mov	r2, r3
 800050e:	4603      	mov	r3, r0
 8000510:	70fb      	strb	r3, [r7, #3]
 8000512:	460b      	mov	r3, r1
 8000514:	70bb      	strb	r3, [r7, #2]
 8000516:	4613      	mov	r3, r2
 8000518:	707b      	strb	r3, [r7, #1]
	         uint8_t pin0, GPIO_TypeDef* port0,
	         uint8_t pin1, GPIO_TypeDef* port1,
	         uint8_t pin2, GPIO_TypeDef* port2,
	         uint16_t step_pin, GPIO_TypeDef* step_port,
	         uint16_t dir_pin, GPIO_TypeDef* dir_port)
	        : _step_port(step_port), _step_pin(step_pin),
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800051e:	611a      	str	r2, [r3, #16]
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000524:	829a      	strh	r2, [r3, #20]
	          _dir_port(dir_port), _dir_pin(dir_pin), step_state(0)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800052a:	619a      	str	r2, [r3, #24]
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000530:	839a      	strh	r2, [r3, #28]
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	2200      	movs	r2, #0
 8000536:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	2200      	movs	r2, #0
 8000546:	65da      	str	r2, [r3, #92]	@ 0x5c
	  {
        x.M0 = M0;
 8000548:	78fb      	ldrb	r3, [r7, #3]
 800054a:	f003 0301 	and.w	r3, r3, #1
 800054e:	b2d9      	uxtb	r1, r3
 8000550:	687a      	ldr	r2, [r7, #4]
 8000552:	7813      	ldrb	r3, [r2, #0]
 8000554:	f361 0300 	bfi	r3, r1, #0, #1
 8000558:	7013      	strb	r3, [r2, #0]
        x.M1 = M1;
 800055a:	78bb      	ldrb	r3, [r7, #2]
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	b2d9      	uxtb	r1, r3
 8000562:	687a      	ldr	r2, [r7, #4]
 8000564:	7813      	ldrb	r3, [r2, #0]
 8000566:	f361 0341 	bfi	r3, r1, #1, #1
 800056a:	7013      	strb	r3, [r2, #0]
        x.M2 = M2;
 800056c:	787b      	ldrb	r3, [r7, #1]
 800056e:	f003 0301 	and.w	r3, r3, #1
 8000572:	b2d9      	uxtb	r1, r3
 8000574:	687a      	ldr	r2, [r7, #4]
 8000576:	7813      	ldrb	r3, [r2, #0]
 8000578:	f361 0382 	bfi	r3, r1, #2, #1
 800057c:	7013      	strb	r3, [r2, #0]

        x.P0= pin0;
 800057e:	7c3b      	ldrb	r3, [r7, #16]
 8000580:	f003 030f 	and.w	r3, r3, #15
 8000584:	b2d9      	uxtb	r1, r3
 8000586:	687a      	ldr	r2, [r7, #4]
 8000588:	7813      	ldrb	r3, [r2, #0]
 800058a:	f361 03c6 	bfi	r3, r1, #3, #4
 800058e:	7013      	strb	r3, [r2, #0]
        x.P1 = pin1;
 8000590:	7e3b      	ldrb	r3, [r7, #24]
 8000592:	f003 030f 	and.w	r3, r3, #15
 8000596:	b2d9      	uxtb	r1, r3
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	7853      	ldrb	r3, [r2, #1]
 800059c:	f361 0303 	bfi	r3, r1, #0, #4
 80005a0:	7053      	strb	r3, [r2, #1]
        x.P2 = pin2;
 80005a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80005a6:	f003 030f 	and.w	r3, r3, #15
 80005aa:	b2d9      	uxtb	r1, r3
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	7853      	ldrb	r3, [r2, #1]
 80005b0:	f361 1307 	bfi	r3, r1, #4, #4
 80005b4:	7053      	strb	r3, [r2, #1]

        ports[0] = port0;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	697a      	ldr	r2, [r7, #20]
 80005ba:	605a      	str	r2, [r3, #4]
        ports[1] = port1;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	69fa      	ldr	r2, [r7, #28]
 80005c0:	609a      	str	r2, [r3, #8]
        ports[2] = port2;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005c6:	60da      	str	r2, [r3, #12]

        Flags.flag_angle_init=false;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2200      	movs	r2, #0
 80005cc:	779a      	strb	r2, [r3, #30]
        Flags.flag_set_dir=false;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2200      	movs	r2, #0
 80005d2:	f883 2020 	strb.w	r2, [r3, #32]
        Flags.flag_trang_thaidau_vehome=false;
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	2200      	movs	r2, #0
 80005da:	77da      	strb	r2, [r3, #31]

        STEPx.target_step=0;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	2200      	movs	r2, #0
 80005e0:	645a      	str	r2, [r3, #68]	@ 0x44
        STEPx.current_step=0;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2200      	movs	r2, #0
 80005e6:	649a      	str	r2, [r3, #72]	@ 0x48

        STEPx.angle_as56_cur=0;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2200      	movs	r2, #0
 80005ec:	631a      	str	r2, [r3, #48]	@ 0x30
        STEPx.angle_as56_tar=0;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	2200      	movs	r2, #0
 80005f2:	635a      	str	r2, [r3, #52]	@ 0x34



        Flag_step_oke=false;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2200      	movs	r2, #0
 80005f8:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52

        Status_Step=STEP_DONE;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2202      	movs	r2, #2
 8000600:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53

	    write_pin(ports[0], x.P0, x.M0);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	6859      	ldr	r1, [r3, #4]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8000610:	b2db      	uxtb	r3, r3
 8000612:	461a      	mov	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	f003 0301 	and.w	r3, r3, #1
 800061c:	b2db      	uxtb	r3, r3
 800061e:	2b00      	cmp	r3, #0
 8000620:	bf14      	ite	ne
 8000622:	2301      	movne	r3, #1
 8000624:	2300      	moveq	r3, #0
 8000626:	b2db      	uxtb	r3, r3
 8000628:	6878      	ldr	r0, [r7, #4]
 800062a:	f7ff ff49 	bl	80004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
	    write_pin(ports[1], x.P1, x.M1);
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	6899      	ldr	r1, [r3, #8]
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	785b      	ldrb	r3, [r3, #1]
 8000636:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800063a:	b2db      	uxtb	r3, r3
 800063c:	461a      	mov	r2, r3
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	f003 0302 	and.w	r3, r3, #2
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b00      	cmp	r3, #0
 800064a:	bf14      	ite	ne
 800064c:	2301      	movne	r3, #1
 800064e:	2300      	moveq	r3, #0
 8000650:	b2db      	uxtb	r3, r3
 8000652:	6878      	ldr	r0, [r7, #4]
 8000654:	f7ff ff34 	bl	80004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
	    write_pin(ports[2], x.P2, x.M2);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	68d9      	ldr	r1, [r3, #12]
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	785b      	ldrb	r3, [r3, #1]
 8000660:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000664:	b2db      	uxtb	r3, r3
 8000666:	461a      	mov	r2, r3
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	f003 0304 	and.w	r3, r3, #4
 8000670:	b2db      	uxtb	r3, r3
 8000672:	2b00      	cmp	r3, #0
 8000674:	bf14      	ite	ne
 8000676:	2301      	movne	r3, #1
 8000678:	2300      	moveq	r3, #0
 800067a:	b2db      	uxtb	r3, r3
 800067c:	6878      	ldr	r0, [r7, #4]
 800067e:	f7ff ff1f 	bl	80004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
    }
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4618      	mov	r0, r3
 8000686:	3708      	adds	r7, #8
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}

0800068c <_Z18pos_state_to_arrayyPh>:
uint64_t pos_e=0;

uint8_t pos_dbg[64];

void pos_state_to_array(uint64_t state, uint8_t *arr)
{
 800068c:	b4f0      	push	{r4, r5, r6, r7}
 800068e:	b086      	sub	sp, #24
 8000690:	af00      	add	r7, sp, #0
 8000692:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000696:	607a      	str	r2, [r7, #4]
    for (uint8_t i = 0; i < 64; i++)
 8000698:	2300      	movs	r3, #0
 800069a:	75fb      	strb	r3, [r7, #23]
 800069c:	e01b      	b.n	80006d6 <_Z18pos_state_to_arrayyPh+0x4a>
    {
        arr[i] = (state >> i) & 0x01;
 800069e:	7df9      	ldrb	r1, [r7, #23]
 80006a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80006a4:	f1c1 0620 	rsb	r6, r1, #32
 80006a8:	f1a1 0020 	sub.w	r0, r1, #32
 80006ac:	fa22 f401 	lsr.w	r4, r2, r1
 80006b0:	fa03 f606 	lsl.w	r6, r3, r6
 80006b4:	4334      	orrs	r4, r6
 80006b6:	fa23 f000 	lsr.w	r0, r3, r0
 80006ba:	4304      	orrs	r4, r0
 80006bc:	fa23 f501 	lsr.w	r5, r3, r1
 80006c0:	b2e2      	uxtb	r2, r4
 80006c2:	7dfb      	ldrb	r3, [r7, #23]
 80006c4:	6879      	ldr	r1, [r7, #4]
 80006c6:	440b      	add	r3, r1
 80006c8:	f002 0201 	and.w	r2, r2, #1
 80006cc:	b2d2      	uxtb	r2, r2
 80006ce:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 64; i++)
 80006d0:	7dfb      	ldrb	r3, [r7, #23]
 80006d2:	3301      	adds	r3, #1
 80006d4:	75fb      	strb	r3, [r7, #23]
 80006d6:	7dfb      	ldrb	r3, [r7, #23]
 80006d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80006da:	d9e0      	bls.n	800069e <_Z18pos_state_to_arrayyPh+0x12>
    }
}
 80006dc:	bf00      	nop
 80006de:	bf00      	nop
 80006e0:	3718      	adds	r7, #24
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bcf0      	pop	{r4, r5, r6, r7}
 80006e6:	4770      	bx	lr

080006e8 <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
  if (huart->Instance==USART3){
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a1a      	ldr	r2, [pc, #104]	@ (8000764 <HAL_UARTEx_RxEventCallback+0x7c>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d12e      	bne.n	800075c <HAL_UARTEx_RxEventCallback+0x74>
	  memset(data,'0',64);
 80006fe:	2240      	movs	r2, #64	@ 0x40
 8000700:	2130      	movs	r1, #48	@ 0x30
 8000702:	4819      	ldr	r0, [pc, #100]	@ (8000768 <HAL_UARTEx_RxEventCallback+0x80>)
 8000704:	f00a ff18 	bl	800b538 <memset>
	  memcpy ( data, _Dwin->RxData, Size );
 8000708:	4b18      	ldr	r3, [pc, #96]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	3308      	adds	r3, #8
 800070e:	887a      	ldrh	r2, [r7, #2]
 8000710:	4619      	mov	r1, r3
 8000712:	4815      	ldr	r0, [pc, #84]	@ (8000768 <HAL_UARTEx_RxEventCallback+0x80>)
 8000714:	f00a ff98 	bl	800b648 <memcpy>
	  _Dwin->handled_data_interrupt();
 8000718:	4b14      	ldr	r3, [pc, #80]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4618      	mov	r0, r3
 800071e:	f006 fdcf 	bl	80072c0 <_ZN8DwinDgus22handled_data_interruptEv>
	  pos_state_to_array(_Dwin->pos_state, pos_dbg);
 8000722:	4b12      	ldr	r3, [pc, #72]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800072a:	4a11      	ldr	r2, [pc, #68]	@ (8000770 <HAL_UARTEx_RxEventCallback+0x88>)
 800072c:	f7ff ffae 	bl	800068c <_Z18pos_state_to_arrayyPh>

		HAL_UARTEx_ReceiveToIdle_DMA(_Dwin->_huart, _Dwin->RxData, 32);
 8000730:	4b0e      	ldr	r3, [pc, #56]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	6818      	ldr	r0, [r3, #0]
 8000736:	4b0d      	ldr	r3, [pc, #52]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	3308      	adds	r3, #8
 800073c:	2220      	movs	r2, #32
 800073e:	4619      	mov	r1, r3
 8000740:	f005 fb6e 	bl	8005e20 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(_Dwin->_hdma_rx,DMA_IT_HT);
 8000744:	4b09      	ldr	r3, [pc, #36]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	4b07      	ldr	r3, [pc, #28]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	f022 0208 	bic.w	r2, r2, #8
 800075a:	601a      	str	r2, [r3, #0]

  }

}
 800075c:	bf00      	nop
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40004800 	.word	0x40004800
 8000768:	200001dc 	.word	0x200001dc
 800076c:	2000021c 	.word	0x2000021c
 8000770:	20000230 	.word	0x20000230

08000774 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_5) {   _Flag.flag1 = 1;}
 800077e:	88fb      	ldrh	r3, [r7, #6]
 8000780:	2b20      	cmp	r3, #32
 8000782:	d105      	bne.n	8000790 <HAL_GPIO_EXTI_Callback+0x1c>
 8000784:	4a13      	ldr	r2, [pc, #76]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x60>)
 8000786:	7813      	ldrb	r3, [r2, #0]
 8000788:	f043 0301 	orr.w	r3, r3, #1
 800078c:	7013      	strb	r3, [r2, #0]
    else if (GPIO_Pin == GPIO_PIN_3) { _Flag.flag2 = 1;}
    else if (GPIO_Pin == GPIO_PIN_0) { _Flag.flag3 = 1;}
    else if (GPIO_Pin == GPIO_PIN_9) { _Flag.flag4 = 1;}
}
 800078e:	e01a      	b.n	80007c6 <HAL_GPIO_EXTI_Callback+0x52>
    else if (GPIO_Pin == GPIO_PIN_3) { _Flag.flag2 = 1;}
 8000790:	88fb      	ldrh	r3, [r7, #6]
 8000792:	2b08      	cmp	r3, #8
 8000794:	d105      	bne.n	80007a2 <HAL_GPIO_EXTI_Callback+0x2e>
 8000796:	4a0f      	ldr	r2, [pc, #60]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x60>)
 8000798:	7813      	ldrb	r3, [r2, #0]
 800079a:	f043 0302 	orr.w	r3, r3, #2
 800079e:	7013      	strb	r3, [r2, #0]
}
 80007a0:	e011      	b.n	80007c6 <HAL_GPIO_EXTI_Callback+0x52>
    else if (GPIO_Pin == GPIO_PIN_0) { _Flag.flag3 = 1;}
 80007a2:	88fb      	ldrh	r3, [r7, #6]
 80007a4:	2b01      	cmp	r3, #1
 80007a6:	d105      	bne.n	80007b4 <HAL_GPIO_EXTI_Callback+0x40>
 80007a8:	4a0a      	ldr	r2, [pc, #40]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x60>)
 80007aa:	7813      	ldrb	r3, [r2, #0]
 80007ac:	f043 0304 	orr.w	r3, r3, #4
 80007b0:	7013      	strb	r3, [r2, #0]
}
 80007b2:	e008      	b.n	80007c6 <HAL_GPIO_EXTI_Callback+0x52>
    else if (GPIO_Pin == GPIO_PIN_9) { _Flag.flag4 = 1;}
 80007b4:	88fb      	ldrh	r3, [r7, #6]
 80007b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80007ba:	d104      	bne.n	80007c6 <HAL_GPIO_EXTI_Callback+0x52>
 80007bc:	4a05      	ldr	r2, [pc, #20]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x60>)
 80007be:	7813      	ldrb	r3, [r2, #0]
 80007c0:	f043 0308 	orr.w	r3, r3, #8
 80007c4:	7013      	strb	r3, [r2, #0]
}
 80007c6:	bf00      	nop
 80007c8:	370c      	adds	r7, #12
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	20000690 	.word	0x20000690

080007d8 <_ZL14I2C_BusRecoverP17I2C_HandleTypeDefP12GPIO_TypeDeftS2_t>:


static void I2C_BusRecover(I2C_HandleTypeDef *hi2c,
                           GPIO_TypeDef *SCL_Port, uint16_t SCL_Pin,
                           GPIO_TypeDef *SDA_Port, uint16_t SDA_Pin)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08a      	sub	sp, #40	@ 0x28
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	60b9      	str	r1, [r7, #8]
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	4613      	mov	r3, r2
 80007e6:	80fb      	strh	r3, [r7, #6]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e8:	f107 0310 	add.w	r3, r7, #16
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
 80007f6:	611a      	str	r2, [r3, #16]

    HAL_I2C_DeInit(hi2c);
 80007f8:	68f8      	ldr	r0, [r7, #12]
 80007fa:	f002 ffeb 	bl	80037d4 <HAL_I2C_DeInit>

    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_OD;
 80007fe:	2311      	movs	r3, #17
 8000800:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8000802:	2301      	movs	r3, #1
 8000804:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000806:	2300      	movs	r3, #0
 8000808:	61fb      	str	r3, [r7, #28]

    GPIO_InitStruct.Pin = SCL_Pin;
 800080a:	88fb      	ldrh	r3, [r7, #6]
 800080c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SCL_Port, &GPIO_InitStruct);
 800080e:	f107 0310 	add.w	r3, r7, #16
 8000812:	4619      	mov	r1, r3
 8000814:	68b8      	ldr	r0, [r7, #8]
 8000816:	f002 fbcf 	bl	8002fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDA_Pin;
 800081a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800081c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SDA_Port, &GPIO_InitStruct);
 800081e:	f107 0310 	add.w	r3, r7, #16
 8000822:	4619      	mov	r1, r3
 8000824:	6838      	ldr	r0, [r7, #0]
 8000826:	f002 fbc7 	bl	8002fb8 <HAL_GPIO_Init>

    /* Release bus */
    HAL_GPIO_WritePin(SCL_Port, SCL_Pin, GPIO_PIN_SET);
 800082a:	88fb      	ldrh	r3, [r7, #6]
 800082c:	2201      	movs	r2, #1
 800082e:	4619      	mov	r1, r3
 8000830:	68b8      	ldr	r0, [r7, #8]
 8000832:	f002 fe59 	bl	80034e8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SDA_Port, SDA_Pin, GPIO_PIN_SET);
 8000836:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000838:	2201      	movs	r2, #1
 800083a:	4619      	mov	r1, r3
 800083c:	6838      	ldr	r0, [r7, #0]
 800083e:	f002 fe53 	bl	80034e8 <HAL_GPIO_WritePin>
    osDelay(1);
 8000842:	2001      	movs	r0, #1
 8000844:	f007 fa7a 	bl	8007d3c <osDelay>

    /* Clock out 9 pulses */
    for (int i = 0; i < 9; i++)
 8000848:	2300      	movs	r3, #0
 800084a:	627b      	str	r3, [r7, #36]	@ 0x24
 800084c:	e014      	b.n	8000878 <_ZL14I2C_BusRecoverP17I2C_HandleTypeDefP12GPIO_TypeDeftS2_t+0xa0>
    {
        HAL_GPIO_WritePin(SCL_Port, SCL_Pin, GPIO_PIN_RESET);
 800084e:	88fb      	ldrh	r3, [r7, #6]
 8000850:	2200      	movs	r2, #0
 8000852:	4619      	mov	r1, r3
 8000854:	68b8      	ldr	r0, [r7, #8]
 8000856:	f002 fe47 	bl	80034e8 <HAL_GPIO_WritePin>
        osDelay(1);
 800085a:	2001      	movs	r0, #1
 800085c:	f007 fa6e 	bl	8007d3c <osDelay>
        HAL_GPIO_WritePin(SCL_Port, SCL_Pin, GPIO_PIN_SET);
 8000860:	88fb      	ldrh	r3, [r7, #6]
 8000862:	2201      	movs	r2, #1
 8000864:	4619      	mov	r1, r3
 8000866:	68b8      	ldr	r0, [r7, #8]
 8000868:	f002 fe3e 	bl	80034e8 <HAL_GPIO_WritePin>
        osDelay(1);
 800086c:	2001      	movs	r0, #1
 800086e:	f007 fa65 	bl	8007d3c <osDelay>
    for (int i = 0; i < 9; i++)
 8000872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000874:	3301      	adds	r3, #1
 8000876:	627b      	str	r3, [r7, #36]	@ 0x24
 8000878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800087a:	2b08      	cmp	r3, #8
 800087c:	dde7      	ble.n	800084e <_ZL14I2C_BusRecoverP17I2C_HandleTypeDefP12GPIO_TypeDeftS2_t+0x76>
    }

    /* STOP */
    HAL_GPIO_WritePin(SDA_Port, SDA_Pin, GPIO_PIN_RESET);
 800087e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000880:	2200      	movs	r2, #0
 8000882:	4619      	mov	r1, r3
 8000884:	6838      	ldr	r0, [r7, #0]
 8000886:	f002 fe2f 	bl	80034e8 <HAL_GPIO_WritePin>
    osDelay(1);
 800088a:	2001      	movs	r0, #1
 800088c:	f007 fa56 	bl	8007d3c <osDelay>
    HAL_GPIO_WritePin(SCL_Port, SCL_Pin, GPIO_PIN_SET);
 8000890:	88fb      	ldrh	r3, [r7, #6]
 8000892:	2201      	movs	r2, #1
 8000894:	4619      	mov	r1, r3
 8000896:	68b8      	ldr	r0, [r7, #8]
 8000898:	f002 fe26 	bl	80034e8 <HAL_GPIO_WritePin>
    osDelay(1);
 800089c:	2001      	movs	r0, #1
 800089e:	f007 fa4d 	bl	8007d3c <osDelay>
    HAL_GPIO_WritePin(SDA_Port, SDA_Pin, GPIO_PIN_SET);
 80008a2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80008a4:	2201      	movs	r2, #1
 80008a6:	4619      	mov	r1, r3
 80008a8:	6838      	ldr	r0, [r7, #0]
 80008aa:	f002 fe1d 	bl	80034e8 <HAL_GPIO_WritePin>

    HAL_I2C_Init(hi2c);
 80008ae:	68f8      	ldr	r0, [r7, #12]
 80008b0:	f002 fe4c 	bl	800354c <HAL_I2C_Init>
}
 80008b4:	bf00      	nop
 80008b6:	3728      	adds	r7, #40	@ 0x28
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t>:
static HAL_StatusTypeDef AS5600_Read(I2C_HandleTypeDef *hi2c,
                                     uint16_t *value,
                                     uint8_t *buf,
                                     GPIO_TypeDef *SCL_Port, uint16_t SCL_Pin,
                                     GPIO_TypeDef *SDA_Port, uint16_t SDA_Pin)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08a      	sub	sp, #40	@ 0x28
 80008c0:	af04      	add	r7, sp, #16
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	607a      	str	r2, [r7, #4]
 80008c8:	603b      	str	r3, [r7, #0]
    if (HAL_I2C_Mem_Read(hi2c,
 80008ca:	230a      	movs	r3, #10
 80008cc:	9302      	str	r3, [sp, #8]
 80008ce:	2302      	movs	r3, #2
 80008d0:	9301      	str	r3, [sp, #4]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	9300      	str	r3, [sp, #0]
 80008d6:	2301      	movs	r3, #1
 80008d8:	220c      	movs	r2, #12
 80008da:	216c      	movs	r1, #108	@ 0x6c
 80008dc:	68f8      	ldr	r0, [r7, #12]
 80008de:	f002 ffa9 	bl	8003834 <HAL_I2C_Mem_Read>
 80008e2:	4603      	mov	r3, r0
                         AS5600_ADDR << 1,
                         0x0C,
                         I2C_MEMADD_SIZE_8BIT,
                         buf,
                         2,
                         10) == HAL_OK)
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	bf0c      	ite	eq
 80008e8:	2301      	moveq	r3, #1
 80008ea:	2300      	movne	r3, #0
 80008ec:	b2db      	uxtb	r3, r3
    if (HAL_I2C_Mem_Read(hi2c,
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d011      	beq.n	8000916 <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t+0x5a>
    {
        *value = ((buf[0] << 8) | buf[1]) & 0x0FFF;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	021b      	lsls	r3, r3, #8
 80008f8:	b21a      	sxth	r2, r3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	3301      	adds	r3, #1
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	b21b      	sxth	r3, r3
 8000902:	4313      	orrs	r3, r2
 8000904:	b21b      	sxth	r3, r3
 8000906:	b29b      	uxth	r3, r3
 8000908:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800090c:	b29a      	uxth	r2, r3
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	801a      	strh	r2, [r3, #0]
        return HAL_OK;
 8000912:	2300      	movs	r3, #0
 8000914:	e015      	b.n	8000942 <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t+0x86>
    }

    uint32_t err = HAL_I2C_GetError(hi2c);
 8000916:	68f8      	ldr	r0, [r7, #12]
 8000918:	f003 f9be 	bl	8003c98 <HAL_I2C_GetError>
 800091c:	6178      	str	r0, [r7, #20]
    if (err == HAL_I2C_ERROR_TIMEOUT ||
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	2b20      	cmp	r3, #32
 8000922:	d005      	beq.n	8000930 <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t+0x74>
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	2b01      	cmp	r3, #1
 8000928:	d002      	beq.n	8000930 <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t+0x74>
        err == HAL_I2C_ERROR_BERR ||
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	2b04      	cmp	r3, #4
 800092e:	d107      	bne.n	8000940 <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t+0x84>
        err == HAL_I2C_ERROR_AF)
    {
        I2C_BusRecover(hi2c,
 8000930:	8c3a      	ldrh	r2, [r7, #32]
 8000932:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000934:	9300      	str	r3, [sp, #0]
 8000936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000938:	6839      	ldr	r1, [r7, #0]
 800093a:	68f8      	ldr	r0, [r7, #12]
 800093c:	f7ff ff4c 	bl	80007d8 <_ZL14I2C_BusRecoverP17I2C_HandleTypeDefP12GPIO_TypeDeftS2_t>
                       SCL_Port, SCL_Pin,
                       SDA_Port, SDA_Pin);
    }

    return HAL_ERROR;
 8000940:	2301      	movs	r3, #1
}
 8000942:	4618      	mov	r0, r3
 8000944:	3718      	adds	r7, #24
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
	...

0800094c <Sensor_AS5600_RTOS>:
#define I2C3_SDA_Pin  GPIO_PIN_9

#define AS5600_ADDR   0x36

void Sensor_AS5600_RTOS()
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b088      	sub	sp, #32
 8000950:	af04      	add	r7, sp, #16
    uint16_t val1 = 0, val2 = 0, val3 = 0;
 8000952:	2300      	movs	r3, #0
 8000954:	81fb      	strh	r3, [r7, #14]
 8000956:	2300      	movs	r3, #0
 8000958:	81bb      	strh	r3, [r7, #12]
 800095a:	2300      	movs	r3, #0
 800095c:	817b      	strh	r3, [r7, #10]
    uint8_t buf1[2], buf2[2], buf3[2];

    /* Chờ AS5600 ổn định sau power-on */
    osDelay(50);
 800095e:	2032      	movs	r0, #50	@ 0x32
 8000960:	f007 f9ec 	bl	8007d3c <osDelay>

    for (;;)
    {
        /* ===== I2C1 ===== */
        if (AS5600_Read(&hi2c1, &val1, buf1,
 8000964:	f107 0208 	add.w	r2, r7, #8
 8000968:	f107 010e 	add.w	r1, r7, #14
 800096c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000970:	9302      	str	r3, [sp, #8]
 8000972:	4b30      	ldr	r3, [pc, #192]	@ (8000a34 <Sensor_AS5600_RTOS+0xe8>)
 8000974:	9301      	str	r3, [sp, #4]
 8000976:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800097a:	9300      	str	r3, [sp, #0]
 800097c:	4b2d      	ldr	r3, [pc, #180]	@ (8000a34 <Sensor_AS5600_RTOS+0xe8>)
 800097e:	482e      	ldr	r0, [pc, #184]	@ (8000a38 <Sensor_AS5600_RTOS+0xec>)
 8000980:	f7ff ff9c 	bl	80008bc <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t>
 8000984:	4603      	mov	r3, r0
                        I2C1_SCL_Port, I2C1_SCL_Pin,
                        I2C1_SDA_Port, I2C1_SDA_Pin) == HAL_OK)
 8000986:	2b00      	cmp	r3, #0
 8000988:	bf0c      	ite	eq
 800098a:	2301      	moveq	r3, #1
 800098c:	2300      	movne	r3, #0
 800098e:	b2db      	uxtb	r3, r3
        if (AS5600_Read(&hi2c1, &val1, buf1,
 8000990:	2b00      	cmp	r3, #0
 8000992:	d009      	beq.n	80009a8 <Sensor_AS5600_RTOS+0x5c>
        {
            _STEP3->update_As5600_cur(val1);
 8000994:	4b29      	ldr	r3, [pc, #164]	@ (8000a3c <Sensor_AS5600_RTOS+0xf0>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	89fa      	ldrh	r2, [r7, #14]
 800099a:	4611      	mov	r1, r2
 800099c:	4618      	mov	r0, r3
 800099e:	f006 fe1d 	bl	80075dc <_ZN4STEP17update_As5600_curEl>
            yyy[0] = val1;
 80009a2:	89fa      	ldrh	r2, [r7, #14]
 80009a4:	4b26      	ldr	r3, [pc, #152]	@ (8000a40 <Sensor_AS5600_RTOS+0xf4>)
 80009a6:	801a      	strh	r2, [r3, #0]
        }

        /* ===== I2C2 ===== */
        if (AS5600_Read(&hi2c2, &val2, buf2,
 80009a8:	1d3a      	adds	r2, r7, #4
 80009aa:	f107 010c 	add.w	r1, r7, #12
 80009ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80009b2:	9302      	str	r3, [sp, #8]
 80009b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a34 <Sensor_AS5600_RTOS+0xe8>)
 80009b6:	9301      	str	r3, [sp, #4]
 80009b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009bc:	9300      	str	r3, [sp, #0]
 80009be:	4b1d      	ldr	r3, [pc, #116]	@ (8000a34 <Sensor_AS5600_RTOS+0xe8>)
 80009c0:	4820      	ldr	r0, [pc, #128]	@ (8000a44 <Sensor_AS5600_RTOS+0xf8>)
 80009c2:	f7ff ff7b 	bl	80008bc <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t>
 80009c6:	4603      	mov	r3, r0
                        I2C2_SCL_Port, I2C2_SCL_Pin,
                        I2C2_SDA_Port, I2C2_SDA_Pin) == HAL_OK)
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	bf0c      	ite	eq
 80009cc:	2301      	moveq	r3, #1
 80009ce:	2300      	movne	r3, #0
 80009d0:	b2db      	uxtb	r3, r3
        if (AS5600_Read(&hi2c2, &val2, buf2,
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d009      	beq.n	80009ea <Sensor_AS5600_RTOS+0x9e>
        {
            _STEP1->update_As5600_cur(val2);
 80009d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a48 <Sensor_AS5600_RTOS+0xfc>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	89ba      	ldrh	r2, [r7, #12]
 80009dc:	4611      	mov	r1, r2
 80009de:	4618      	mov	r0, r3
 80009e0:	f006 fdfc 	bl	80075dc <_ZN4STEP17update_As5600_curEl>
            yyy[1] = val2;
 80009e4:	89ba      	ldrh	r2, [r7, #12]
 80009e6:	4b16      	ldr	r3, [pc, #88]	@ (8000a40 <Sensor_AS5600_RTOS+0xf4>)
 80009e8:	805a      	strh	r2, [r3, #2]
        }

        /* ===== I2C3 ===== */
        if (AS5600_Read(&hi2c3, &val3, buf3,
 80009ea:	463a      	mov	r2, r7
 80009ec:	f107 010a 	add.w	r1, r7, #10
 80009f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009f4:	9302      	str	r3, [sp, #8]
 80009f6:	4b15      	ldr	r3, [pc, #84]	@ (8000a4c <Sensor_AS5600_RTOS+0x100>)
 80009f8:	9301      	str	r3, [sp, #4]
 80009fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009fe:	9300      	str	r3, [sp, #0]
 8000a00:	4b13      	ldr	r3, [pc, #76]	@ (8000a50 <Sensor_AS5600_RTOS+0x104>)
 8000a02:	4814      	ldr	r0, [pc, #80]	@ (8000a54 <Sensor_AS5600_RTOS+0x108>)
 8000a04:	f7ff ff5a 	bl	80008bc <_ZL11AS5600_ReadP17I2C_HandleTypeDefPtPhP12GPIO_TypeDeftS4_t>
 8000a08:	4603      	mov	r3, r0
                        I2C3_SCL_Port, I2C3_SCL_Pin,
                        I2C3_SDA_Port, I2C3_SDA_Pin) == HAL_OK)
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	bf0c      	ite	eq
 8000a0e:	2301      	moveq	r3, #1
 8000a10:	2300      	movne	r3, #0
 8000a12:	b2db      	uxtb	r3, r3
        if (AS5600_Read(&hi2c3, &val3, buf3,
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d009      	beq.n	8000a2c <Sensor_AS5600_RTOS+0xe0>
        {
            _STEP2->update_As5600_cur(val3);
 8000a18:	4b0f      	ldr	r3, [pc, #60]	@ (8000a58 <Sensor_AS5600_RTOS+0x10c>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	897a      	ldrh	r2, [r7, #10]
 8000a1e:	4611      	mov	r1, r2
 8000a20:	4618      	mov	r0, r3
 8000a22:	f006 fddb 	bl	80075dc <_ZN4STEP17update_As5600_curEl>
            yyy[2] = val3;
 8000a26:	897a      	ldrh	r2, [r7, #10]
 8000a28:	4b05      	ldr	r3, [pc, #20]	@ (8000a40 <Sensor_AS5600_RTOS+0xf4>)
 8000a2a:	809a      	strh	r2, [r3, #4]
        }

        osDelay(3);
 8000a2c:	2003      	movs	r0, #3
 8000a2e:	f007 f985 	bl	8007d3c <osDelay>
        if (AS5600_Read(&hi2c1, &val1, buf1,
 8000a32:	e797      	b.n	8000964 <Sensor_AS5600_RTOS+0x18>
 8000a34:	40020400 	.word	0x40020400
 8000a38:	2000031c 	.word	0x2000031c
 8000a3c:	20000228 	.word	0x20000228
 8000a40:	20000270 	.word	0x20000270
 8000a44:	20000370 	.word	0x20000370
 8000a48:	20000220 	.word	0x20000220
 8000a4c:	40020800 	.word	0x40020800
 8000a50:	40020000 	.word	0x40020000
 8000a54:	200003c4 	.word	0x200003c4
 8000a58:	20000224 	.word	0x20000224

08000a5c <HAL_UART_TxCpltCallback>:




void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
    if (huart == &huart3)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	4a0c      	ldr	r2, [pc, #48]	@ (8000a98 <HAL_UART_TxCpltCallback+0x3c>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d111      	bne.n	8000a90 <HAL_UART_TxCpltCallback+0x34>
    {

    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60fb      	str	r3, [r7, #12]
    	osSemaphoreRelease(Seme_Tx_dwinHandle);
 8000a70:	4b0a      	ldr	r3, [pc, #40]	@ (8000a9c <HAL_UART_TxCpltCallback+0x40>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f007 fa57 	bl	8007f28 <osSemaphoreRelease>

    	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d007      	beq.n	8000a90 <HAL_UART_TxCpltCallback+0x34>
 8000a80:	4b07      	ldr	r3, [pc, #28]	@ (8000aa0 <HAL_UART_TxCpltCallback+0x44>)
 8000a82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	f3bf 8f4f 	dsb	sy
 8000a8c:	f3bf 8f6f 	isb	sy
    }
}
 8000a90:	bf00      	nop
 8000a92:	3710      	adds	r7, #16
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	20000584 	.word	0x20000584
 8000a9c:	20000314 	.word	0x20000314
 8000aa0:	e000ed04 	.word	0xe000ed04

08000aa4 <_Z18Update_Theta_Roboth>:




void Update_Theta_Robot(uint8_t req){
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	71fb      	strb	r3, [r7, #7]
	Angle_4_theta=Robot_GetTheta(req);
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f006 fc95 	bl	80073e0 <Robot_GetTheta>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	4a02      	ldr	r2, [pc, #8]	@ (8000ac4 <_Z18Update_Theta_Roboth+0x20>)
 8000aba:	6013      	str	r3, [r2, #0]
}
 8000abc:	bf00      	nop
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	200001d8 	.word	0x200001d8

08000ac8 <Control_Dwin_get_theta_RTOS>:
uint16_t yui=0;
uint16_t theta[4];
void Control_Dwin_get_theta_RTOS(void){
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0

	uint8_t bien_co_set_theta=0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	71fb      	strb	r3, [r7, #7]

    for (;;)
    {
    	if(Angle_4_theta != nullptr){
 8000ad2:	4b91      	ldr	r3, [pc, #580]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	f000 811a 	beq.w	8000d10 <Control_Dwin_get_theta_RTOS+0x248>
    		if(bien_co_set_theta==0){
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d116      	bne.n	8000b10 <Control_Dwin_get_theta_RTOS+0x48>
    			_Robot_state=ROBOT_ACTIVE;
 8000ae2:	4b8e      	ldr	r3, [pc, #568]	@ (8000d1c <Control_Dwin_get_theta_RTOS+0x254>)
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	701a      	strb	r2, [r3, #0]
				_STEP1->STEP_set_Target(88); // GIONG NHU QUI HOACH QUI DAO 1
 8000ae8:	4b8d      	ldr	r3, [pc, #564]	@ (8000d20 <Control_Dwin_get_theta_RTOS+0x258>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2158      	movs	r1, #88	@ 0x58
 8000aee:	4618      	mov	r0, r3
 8000af0:	f006 fdcc 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>
				_STEP2->STEP_set_Target(7);
 8000af4:	4b8b      	ldr	r3, [pc, #556]	@ (8000d24 <Control_Dwin_get_theta_RTOS+0x25c>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2107      	movs	r1, #7
 8000afa:	4618      	mov	r0, r3
 8000afc:	f006 fdc6 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>
				_STEP3->STEP_set_Target(10);
 8000b00:	4b89      	ldr	r3, [pc, #548]	@ (8000d28 <Control_Dwin_get_theta_RTOS+0x260>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	210a      	movs	r1, #10
 8000b06:	4618      	mov	r0, r3
 8000b08:	f006 fdc0 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>


    			bien_co_set_theta=1;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	71fb      	strb	r3, [r7, #7]
    		}
    		if (bien_co_set_theta==1){
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d158      	bne.n	8000bc8 <Control_Dwin_get_theta_RTOS+0x100>
					if ((_STEP1->Status_Step==STEP_DONE)&&(_STEP2->Status_Step==STEP_DONE)&&(_STEP3->Status_Step==STEP_DONE)){
 8000b16:	4b82      	ldr	r3, [pc, #520]	@ (8000d20 <Control_Dwin_get_theta_RTOS+0x258>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000b1e:	2b02      	cmp	r3, #2
 8000b20:	d152      	bne.n	8000bc8 <Control_Dwin_get_theta_RTOS+0x100>
 8000b22:	4b80      	ldr	r3, [pc, #512]	@ (8000d24 <Control_Dwin_get_theta_RTOS+0x25c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000b2a:	2b02      	cmp	r3, #2
 8000b2c:	d14c      	bne.n	8000bc8 <Control_Dwin_get_theta_RTOS+0x100>
 8000b2e:	4b7e      	ldr	r3, [pc, #504]	@ (8000d28 <Control_Dwin_get_theta_RTOS+0x260>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000b36:	2b02      	cmp	r3, #2
 8000b38:	d146      	bne.n	8000bc8 <Control_Dwin_get_theta_RTOS+0x100>

						HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_SET);
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	2140      	movs	r1, #64	@ 0x40
 8000b3e:	487b      	ldr	r0, [pc, #492]	@ (8000d2c <Control_Dwin_get_theta_RTOS+0x264>)
 8000b40:	f002 fcd2 	bl	80034e8 <HAL_GPIO_WritePin>
						_STEP1->STEP_set_Target(Angle_4_theta->theta1);
 8000b44:	4b76      	ldr	r3, [pc, #472]	@ (8000d20 <Control_Dwin_get_theta_RTOS+0x258>)
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	4b73      	ldr	r3, [pc, #460]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b50:	b29b      	uxth	r3, r3
 8000b52:	4619      	mov	r1, r3
 8000b54:	4610      	mov	r0, r2
 8000b56:	f006 fd99 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>
						_STEP2->STEP_set_Target(Angle_4_theta->theta2);
 8000b5a:	4b72      	ldr	r3, [pc, #456]	@ (8000d24 <Control_Dwin_get_theta_RTOS+0x25c>)
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	4b6e      	ldr	r3, [pc, #440]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4610      	mov	r0, r2
 8000b6c:	f006 fd8e 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>
						_STEP3->STEP_set_Target(Angle_4_theta->theta3);
 8000b70:	4b6d      	ldr	r3, [pc, #436]	@ (8000d28 <Control_Dwin_get_theta_RTOS+0x260>)
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	4b68      	ldr	r3, [pc, #416]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	4619      	mov	r1, r3
 8000b80:	4610      	mov	r0, r2
 8000b82:	f006 fd83 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>
						theta[0]=Angle_4_theta->theta1;
 8000b86:	4b64      	ldr	r3, [pc, #400]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b8e:	b29a      	uxth	r2, r3
 8000b90:	4b67      	ldr	r3, [pc, #412]	@ (8000d30 <Control_Dwin_get_theta_RTOS+0x268>)
 8000b92:	801a      	strh	r2, [r3, #0]
						theta[1]=Angle_4_theta->theta2;
 8000b94:	4b60      	ldr	r3, [pc, #384]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b9c:	b29a      	uxth	r2, r3
 8000b9e:	4b64      	ldr	r3, [pc, #400]	@ (8000d30 <Control_Dwin_get_theta_RTOS+0x268>)
 8000ba0:	805a      	strh	r2, [r3, #2]
						theta[2]=Angle_4_theta->theta3;
 8000ba2:	4b5d      	ldr	r3, [pc, #372]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000baa:	b29a      	uxth	r2, r3
 8000bac:	4b60      	ldr	r3, [pc, #384]	@ (8000d30 <Control_Dwin_get_theta_RTOS+0x268>)
 8000bae:	809a      	strh	r2, [r3, #4]
						theta[3]=Angle_4_theta->theta4;
 8000bb0:	4b59      	ldr	r3, [pc, #356]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000bb8:	b29a      	uxth	r2, r3
 8000bba:	4b5d      	ldr	r3, [pc, #372]	@ (8000d30 <Control_Dwin_get_theta_RTOS+0x268>)
 8000bbc:	80da      	strh	r2, [r3, #6]
						yui=5;
 8000bbe:	4b5d      	ldr	r3, [pc, #372]	@ (8000d34 <Control_Dwin_get_theta_RTOS+0x26c>)
 8000bc0:	2205      	movs	r2, #5
 8000bc2:	801a      	strh	r2, [r3, #0]
						bien_co_set_theta=2;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	71fb      	strb	r3, [r7, #7]

				}
    		}

				if (bien_co_set_theta==2){
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	2b02      	cmp	r3, #2
 8000bcc:	d129      	bne.n	8000c22 <Control_Dwin_get_theta_RTOS+0x15a>
					if ((_STEP1->Status_Step==STEP_DONE)&&(_STEP2->Status_Step==STEP_DONE)&&(_STEP3->Status_Step==STEP_DONE)){
 8000bce:	4b54      	ldr	r3, [pc, #336]	@ (8000d20 <Control_Dwin_get_theta_RTOS+0x258>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d123      	bne.n	8000c22 <Control_Dwin_get_theta_RTOS+0x15a>
 8000bda:	4b52      	ldr	r3, [pc, #328]	@ (8000d24 <Control_Dwin_get_theta_RTOS+0x25c>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000be2:	2b02      	cmp	r3, #2
 8000be4:	d11d      	bne.n	8000c22 <Control_Dwin_get_theta_RTOS+0x15a>
 8000be6:	4b50      	ldr	r3, [pc, #320]	@ (8000d28 <Control_Dwin_get_theta_RTOS+0x260>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000bee:	2b02      	cmp	r3, #2
 8000bf0:	d117      	bne.n	8000c22 <Control_Dwin_get_theta_RTOS+0x15a>

						osDelay(1000);
 8000bf2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000bf6:	f007 f8a1 	bl	8007d3c <osDelay>

						_STEP1->STEP_set_Target(88); // GIONG NHU QUI HOACH QUI DAO 1
 8000bfa:	4b49      	ldr	r3, [pc, #292]	@ (8000d20 <Control_Dwin_get_theta_RTOS+0x258>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2158      	movs	r1, #88	@ 0x58
 8000c00:	4618      	mov	r0, r3
 8000c02:	f006 fd43 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>
						_STEP2->STEP_set_Target(7);
 8000c06:	4b47      	ldr	r3, [pc, #284]	@ (8000d24 <Control_Dwin_get_theta_RTOS+0x25c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	2107      	movs	r1, #7
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f006 fd3d 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>
						_STEP3->STEP_set_Target(10);
 8000c12:	4b45      	ldr	r3, [pc, #276]	@ (8000d28 <Control_Dwin_get_theta_RTOS+0x260>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	210a      	movs	r1, #10
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f006 fd37 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>

						bien_co_set_theta=3;
 8000c1e:	2303      	movs	r3, #3
 8000c20:	71fb      	strb	r3, [r7, #7]

					}
				}
    		    if(bien_co_set_theta==3){
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	2b03      	cmp	r3, #3
 8000c26:	d147      	bne.n	8000cb8 <Control_Dwin_get_theta_RTOS+0x1f0>
					if ((_STEP1->Status_Step==STEP_DONE)&&(_STEP2->Status_Step==STEP_DONE)&&(_STEP3->Status_Step==STEP_DONE)){
 8000c28:	4b3d      	ldr	r3, [pc, #244]	@ (8000d20 <Control_Dwin_get_theta_RTOS+0x258>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000c30:	2b02      	cmp	r3, #2
 8000c32:	d141      	bne.n	8000cb8 <Control_Dwin_get_theta_RTOS+0x1f0>
 8000c34:	4b3b      	ldr	r3, [pc, #236]	@ (8000d24 <Control_Dwin_get_theta_RTOS+0x25c>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d13b      	bne.n	8000cb8 <Control_Dwin_get_theta_RTOS+0x1f0>
 8000c40:	4b39      	ldr	r3, [pc, #228]	@ (8000d28 <Control_Dwin_get_theta_RTOS+0x260>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000c48:	2b02      	cmp	r3, #2
 8000c4a:	d135      	bne.n	8000cb8 <Control_Dwin_get_theta_RTOS+0x1f0>

						osDelay(30);
 8000c4c:	201e      	movs	r0, #30
 8000c4e:	f007 f875 	bl	8007d3c <osDelay>
						_STEP1->STEP_set_Target(0); // GIONG NHU QUI HOACH QUI DAO 2
 8000c52:	4b33      	ldr	r3, [pc, #204]	@ (8000d20 <Control_Dwin_get_theta_RTOS+0x258>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	2100      	movs	r1, #0
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f006 fd17 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>
						_STEP2->STEP_set_Target(0);
 8000c5e:	4b31      	ldr	r3, [pc, #196]	@ (8000d24 <Control_Dwin_get_theta_RTOS+0x25c>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	2100      	movs	r1, #0
 8000c64:	4618      	mov	r0, r3
 8000c66:	f006 fd11 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>
						_STEP3->STEP_set_Target(0);
 8000c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8000d28 <Control_Dwin_get_theta_RTOS+0x260>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	2100      	movs	r1, #0
 8000c70:	4618      	mov	r0, r3
 8000c72:	f006 fd0b 	bl	800768c <_ZN4STEP15STEP_set_TargetEt>
						theta[0]=Angle_4_theta->theta1;
 8000c76:	4b28      	ldr	r3, [pc, #160]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c7e:	b29a      	uxth	r2, r3
 8000c80:	4b2b      	ldr	r3, [pc, #172]	@ (8000d30 <Control_Dwin_get_theta_RTOS+0x268>)
 8000c82:	801a      	strh	r2, [r3, #0]
						theta[1]=Angle_4_theta->theta2;
 8000c84:	4b24      	ldr	r3, [pc, #144]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000c8c:	b29a      	uxth	r2, r3
 8000c8e:	4b28      	ldr	r3, [pc, #160]	@ (8000d30 <Control_Dwin_get_theta_RTOS+0x268>)
 8000c90:	805a      	strh	r2, [r3, #2]
						theta[2]=Angle_4_theta->theta3;
 8000c92:	4b21      	ldr	r3, [pc, #132]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000c9a:	b29a      	uxth	r2, r3
 8000c9c:	4b24      	ldr	r3, [pc, #144]	@ (8000d30 <Control_Dwin_get_theta_RTOS+0x268>)
 8000c9e:	809a      	strh	r2, [r3, #4]
						theta[3]=Angle_4_theta->theta4;
 8000ca0:	4b1d      	ldr	r3, [pc, #116]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000ca8:	b29a      	uxth	r2, r3
 8000caa:	4b21      	ldr	r3, [pc, #132]	@ (8000d30 <Control_Dwin_get_theta_RTOS+0x268>)
 8000cac:	80da      	strh	r2, [r3, #6]
						yui=7;
 8000cae:	4b21      	ldr	r3, [pc, #132]	@ (8000d34 <Control_Dwin_get_theta_RTOS+0x26c>)
 8000cb0:	2207      	movs	r2, #7
 8000cb2:	801a      	strh	r2, [r3, #0]

						bien_co_set_theta=4;
 8000cb4:	2304      	movs	r3, #4
 8000cb6:	71fb      	strb	r3, [r7, #7]
							}
    		    		}
				if(bien_co_set_theta==4){
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	2b04      	cmp	r3, #4
 8000cbc:	d118      	bne.n	8000cf0 <Control_Dwin_get_theta_RTOS+0x228>
					if ((_STEP1->Status_Step==STEP_DONE)&&(_STEP2->Status_Step==STEP_DONE)&&(_STEP3->Status_Step==STEP_DONE)){
 8000cbe:	4b18      	ldr	r3, [pc, #96]	@ (8000d20 <Control_Dwin_get_theta_RTOS+0x258>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	d112      	bne.n	8000cf0 <Control_Dwin_get_theta_RTOS+0x228>
 8000cca:	4b16      	ldr	r3, [pc, #88]	@ (8000d24 <Control_Dwin_get_theta_RTOS+0x25c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	d10c      	bne.n	8000cf0 <Control_Dwin_get_theta_RTOS+0x228>
 8000cd6:	4b14      	ldr	r3, [pc, #80]	@ (8000d28 <Control_Dwin_get_theta_RTOS+0x260>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8000cde:	2b02      	cmp	r3, #2
 8000ce0:	d106      	bne.n	8000cf0 <Control_Dwin_get_theta_RTOS+0x228>
						HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2140      	movs	r1, #64	@ 0x40
 8000ce6:	4811      	ldr	r0, [pc, #68]	@ (8000d2c <Control_Dwin_get_theta_RTOS+0x264>)
 8000ce8:	f002 fbfe 	bl	80034e8 <HAL_GPIO_WritePin>
						bien_co_set_theta=5;
 8000cec:	2305      	movs	r3, #5
 8000cee:	71fb      	strb	r3, [r7, #7]
					}

				}

				if(bien_co_set_theta==5){
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	2b05      	cmp	r3, #5
 8000cf4:	d10c      	bne.n	8000d10 <Control_Dwin_get_theta_RTOS+0x248>

						Angle_4_theta=nullptr;
 8000cf6:	4b08      	ldr	r3, [pc, #32]	@ (8000d18 <Control_Dwin_get_theta_RTOS+0x250>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
						bien_co_set_theta=0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	71fb      	strb	r3, [r7, #7]
						yui=10;
 8000d00:	4b0c      	ldr	r3, [pc, #48]	@ (8000d34 <Control_Dwin_get_theta_RTOS+0x26c>)
 8000d02:	220a      	movs	r2, #10
 8000d04:	801a      	strh	r2, [r3, #0]
						osSemaphoreRelease(Theta_xyzHandle);
 8000d06:	4b0c      	ldr	r3, [pc, #48]	@ (8000d38 <Control_Dwin_get_theta_RTOS+0x270>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f007 f90c 	bl	8007f28 <osSemaphoreRelease>





        osDelay(100);
 8000d10:	2064      	movs	r0, #100	@ 0x64
 8000d12:	f007 f813 	bl	8007d3c <osDelay>
    	if(Angle_4_theta != nullptr){
 8000d16:	e6dc      	b.n	8000ad2 <Control_Dwin_get_theta_RTOS+0xa>
 8000d18:	200001d8 	.word	0x200001d8
 8000d1c:	200001d4 	.word	0x200001d4
 8000d20:	20000220 	.word	0x20000220
 8000d24:	20000224 	.word	0x20000224
 8000d28:	20000228 	.word	0x20000228
 8000d2c:	40021000 	.word	0x40021000
 8000d30:	20000278 	.word	0x20000278
 8000d34:	20000276 	.word	0x20000276
 8000d38:	20000318 	.word	0x20000318

08000d3c <DwinUsartTask_RTOS>:
}




void DwinUsartTask_RTOS(){
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
	uint8_t req;
	for(;;)
	{
	    osMessageQueueGet(Queue_DWINHandle, &req, NULL, osWaitForever);
 8000d42:	4b1b      	ldr	r3, [pc, #108]	@ (8000db0 <DwinUsartTask_RTOS+0x74>)
 8000d44:	6818      	ldr	r0, [r3, #0]
 8000d46:	1d79      	adds	r1, r7, #5
 8000d48:	f04f 33ff 	mov.w	r3, #4294967295
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f007 fa03 	bl	8008158 <osMessageQueueGet>

	    osSemaphoreAcquire(Seme_Tx_dwinHandle, osWaitForever); // <-- chặn trước khi gửi
 8000d52:	4b18      	ldr	r3, [pc, #96]	@ (8000db4 <DwinUsartTask_RTOS+0x78>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f04f 31ff 	mov.w	r1, #4294967295
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f007 f892 	bl	8007e84 <osSemaphoreAcquire>

	    if ((req != 255)){
 8000d60:	797b      	ldrb	r3, [r7, #5]
 8000d62:	2bff      	cmp	r3, #255	@ 0xff
 8000d64:	d018      	beq.n	8000d98 <DwinUsartTask_RTOS+0x5c>
	        uint16_t add=0x1000+(uint16_t)req*4;
 8000d66:	797b      	ldrb	r3, [r7, #5]
 8000d68:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	80fb      	strh	r3, [r7, #6]
	        Update_Theta_Robot(req);
 8000d72:	797b      	ldrb	r3, [r7, #5]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff fe95 	bl	8000aa4 <_Z18Update_Theta_Roboth>
	        osSemaphoreAcquire(Theta_xyzHandle, osWaitForever);
 8000d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000db8 <DwinUsartTask_RTOS+0x7c>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f04f 31ff 	mov.w	r1, #4294967295
 8000d82:	4618      	mov	r0, r3
 8000d84:	f007 f87e 	bl	8007e84 <osSemaphoreAcquire>
	        _Dwin->setVP(add,0); // gọi DMA sau khi đã "chiếm" semaphore
 8000d88:	4b0c      	ldr	r3, [pc, #48]	@ (8000dbc <DwinUsartTask_RTOS+0x80>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	88f9      	ldrh	r1, [r7, #6]
 8000d8e:	2200      	movs	r2, #0
 8000d90:	4618      	mov	r0, r3
 8000d92:	f006 fae9 	bl	8007368 <_ZN8DwinDgus5setVPEtt>
 8000d96:	e7d4      	b.n	8000d42 <DwinUsartTask_RTOS+0x6>
	    }
	    else {
	        _Dwin->beepHMI();
 8000d98:	4b08      	ldr	r3, [pc, #32]	@ (8000dbc <DwinUsartTask_RTOS+0x80>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f006 fab3 	bl	8007308 <_ZN8DwinDgus7beepHMIEv>
	        _Robot_state=ROBOT_SETHOME;
 8000da2:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <DwinUsartTask_RTOS+0x84>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	701a      	strb	r2, [r3, #0]
	        Set_dir_sethome=false;
 8000da8:	4b06      	ldr	r3, [pc, #24]	@ (8000dc4 <DwinUsartTask_RTOS+0x88>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	701a      	strb	r2, [r3, #0]


	    }
	}
 8000dae:	e7c8      	b.n	8000d42 <DwinUsartTask_RTOS+0x6>
 8000db0:	20000310 	.word	0x20000310
 8000db4:	20000314 	.word	0x20000314
 8000db8:	20000318 	.word	0x20000318
 8000dbc:	2000021c 	.word	0x2000021c
 8000dc0:	200001d4 	.word	0x200001d4
 8000dc4:	2000022c 	.word	0x2000022c

08000dc8 <Dwin_RTOS>:




void Dwin_RTOS(void)
{
 8000dc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000dcc:	b083      	sub	sp, #12
 8000dce:	af00      	add	r7, sp, #0
    uint8_t req;

    _Dwin= new DwinDgus(&huart3,&hdma_usart3_rx);
 8000dd0:	2040      	movs	r0, #64	@ 0x40
 8000dd2:	f00a fad9 	bl	800b388 <_Znwj>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	461e      	mov	r6, r3
 8000dda:	4a3a      	ldr	r2, [pc, #232]	@ (8000ec4 <Dwin_RTOS+0xfc>)
 8000ddc:	493a      	ldr	r1, [pc, #232]	@ (8000ec8 <Dwin_RTOS+0x100>)
 8000dde:	4630      	mov	r0, r6
 8000de0:	f006 f980 	bl	80070e4 <_ZN8DwinDgusC1EP20__UART_HandleTypeDefP19__DMA_HandleTypeDef>
 8000de4:	4b39      	ldr	r3, [pc, #228]	@ (8000ecc <Dwin_RTOS+0x104>)
 8000de6:	601e      	str	r6, [r3, #0]
    uint8_t count=0;
 8000de8:	2300      	movs	r3, #0
 8000dea:	71fb      	strb	r3, [r7, #7]
    for (;;)
    {
        if (_Dwin->Flag_send)
 8000dec:	4b37      	ldr	r3, [pc, #220]	@ (8000ecc <Dwin_RTOS+0x104>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d060      	beq.n	8000eba <Dwin_RTOS+0xf2>
        {
            for (uint8_t i = 0; i < Count_Point; ++i)
 8000df8:	2300      	movs	r3, #0
 8000dfa:	71bb      	strb	r3, [r7, #6]
 8000dfc:	e036      	b.n	8000e6c <Dwin_RTOS+0xa4>
            {
                    if (_Dwin->pos_state & (1ULL << i))
 8000dfe:	4b33      	ldr	r3, [pc, #204]	@ (8000ecc <Dwin_RTOS+0x104>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8000e06:	79b9      	ldrb	r1, [r7, #6]
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	f1a1 0020 	sub.w	r0, r1, #32
 8000e10:	fa22 f401 	lsr.w	r4, r2, r1
 8000e14:	fa03 f606 	lsl.w	r6, r3, r6
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	fa23 f000 	lsr.w	r0, r3, r0
 8000e1e:	4304      	orrs	r4, r0
 8000e20:	fa23 f501 	lsr.w	r5, r3, r1
 8000e24:	f004 0801 	and.w	r8, r4, #1
 8000e28:	f04f 0900 	mov.w	r9, #0
 8000e2c:	ea48 0309 	orr.w	r3, r8, r9
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	bf14      	ite	ne
 8000e34:	2301      	movne	r3, #1
 8000e36:	2300      	moveq	r3, #0
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d00b      	beq.n	8000e56 <Dwin_RTOS+0x8e>
                    {
                        req = i;
 8000e3e:	79bb      	ldrb	r3, [r7, #6]
 8000e40:	717b      	strb	r3, [r7, #5]
                        osMessageQueuePut(Queue_DWINHandle, &req, 0, 0);
 8000e42:	4b23      	ldr	r3, [pc, #140]	@ (8000ed0 <Dwin_RTOS+0x108>)
 8000e44:	6818      	ldr	r0, [r3, #0]
 8000e46:	1d79      	adds	r1, r7, #5
 8000e48:	2300      	movs	r3, #0
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f007 f924 	bl	8008098 <osMessageQueuePut>
                        ++count;
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	3301      	adds	r3, #1
 8000e54:	71fb      	strb	r3, [r7, #7]
                    }

                    if (count==(_Dwin->point_count_new-1)) break;
 8000e56:	79fa      	ldrb	r2, [r7, #7]
 8000e58:	4b1c      	ldr	r3, [pc, #112]	@ (8000ecc <Dwin_RTOS+0x104>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8000e60:	3b01      	subs	r3, #1
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d006      	beq.n	8000e74 <Dwin_RTOS+0xac>
            for (uint8_t i = 0; i < Count_Point; ++i)
 8000e66:	79bb      	ldrb	r3, [r7, #6]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	71bb      	strb	r3, [r7, #6]
 8000e6c:	79bb      	ldrb	r3, [r7, #6]
 8000e6e:	2b24      	cmp	r3, #36	@ 0x24
 8000e70:	d9c5      	bls.n	8000dfe <Dwin_RTOS+0x36>
 8000e72:	e000      	b.n	8000e76 <Dwin_RTOS+0xae>
                    if (count==(_Dwin->point_count_new-1)) break;
 8000e74:	bf00      	nop

            }
            count=0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	71fb      	strb	r3, [r7, #7]
            _Dwin->point_count_new=0;
 8000e7a:	4b14      	ldr	r3, [pc, #80]	@ (8000ecc <Dwin_RTOS+0x104>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2200      	movs	r2, #0
 8000e80:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            _Dwin->point_count_old=0;
 8000e84:	4b11      	ldr	r3, [pc, #68]	@ (8000ecc <Dwin_RTOS+0x104>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            req = 255; // beep
 8000e8e:	23ff      	movs	r3, #255	@ 0xff
 8000e90:	717b      	strb	r3, [r7, #5]
            osMessageQueuePut(Queue_DWINHandle, &req, 0, 0);
 8000e92:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed0 <Dwin_RTOS+0x108>)
 8000e94:	6818      	ldr	r0, [r3, #0]
 8000e96:	1d79      	adds	r1, r7, #5
 8000e98:	2300      	movs	r3, #0
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f007 f8fc 	bl	8008098 <osMessageQueuePut>

            _Dwin->Flag_send = false;
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ecc <Dwin_RTOS+0x104>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            _Dwin->pos_state = 0;
 8000eaa:	4b08      	ldr	r3, [pc, #32]	@ (8000ecc <Dwin_RTOS+0x104>)
 8000eac:	6819      	ldr	r1, [r3, #0]
 8000eae:	f04f 0200 	mov.w	r2, #0
 8000eb2:	f04f 0300 	mov.w	r3, #0
 8000eb6:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        }

        osDelay(1000);
 8000eba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ebe:	f006 ff3d 	bl	8007d3c <osDelay>
    }
 8000ec2:	e793      	b.n	8000dec <Dwin_RTOS+0x24>
 8000ec4:	200005cc 	.word	0x200005cc
 8000ec8:	20000584 	.word	0x20000584
 8000ecc:	2000021c 	.word	0x2000021c
 8000ed0:	20000310 	.word	0x20000310

08000ed4 <TIM2_CALLBACK_STEP>:



bool Flag_cho_set_home=false;
void TIM2_CALLBACK_STEP(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	if(Flag_cho_set_home){
 8000ed8:	4b23      	ldr	r3, [pc, #140]	@ (8000f68 <TIM2_CALLBACK_STEP+0x94>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d02d      	beq.n	8000f3c <TIM2_CALLBACK_STEP+0x68>
		if(!_Flag.flag1) _STEP1->update_ISR();
 8000ee0:	4b22      	ldr	r3, [pc, #136]	@ (8000f6c <TIM2_CALLBACK_STEP+0x98>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	f083 0301 	eor.w	r3, r3, #1
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d004      	beq.n	8000efe <TIM2_CALLBACK_STEP+0x2a>
 8000ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8000f70 <TIM2_CALLBACK_STEP+0x9c>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f006 fa95 	bl	8007428 <_ZN4STEP10update_ISREv>
		if(!_Flag.flag2) _STEP2->update_ISR();
 8000efe:	4b1b      	ldr	r3, [pc, #108]	@ (8000f6c <TIM2_CALLBACK_STEP+0x98>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	f083 0301 	eor.w	r3, r3, #1
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d004      	beq.n	8000f1c <TIM2_CALLBACK_STEP+0x48>
 8000f12:	4b18      	ldr	r3, [pc, #96]	@ (8000f74 <TIM2_CALLBACK_STEP+0xa0>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f006 fa86 	bl	8007428 <_ZN4STEP10update_ISREv>
		if(!_Flag.flag3) _STEP3->update_ISR();
 8000f1c:	4b13      	ldr	r3, [pc, #76]	@ (8000f6c <TIM2_CALLBACK_STEP+0x98>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	f083 0301 	eor.w	r3, r3, #1
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d018      	beq.n	8000f62 <TIM2_CALLBACK_STEP+0x8e>
 8000f30:	4b11      	ldr	r3, [pc, #68]	@ (8000f78 <TIM2_CALLBACK_STEP+0xa4>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f006 fa77 	bl	8007428 <_ZN4STEP10update_ISREv>
		_STEP3->update_ISR();


	}

}
 8000f3a:	e012      	b.n	8000f62 <TIM2_CALLBACK_STEP+0x8e>
	else if(_Robot_state==ROBOT_ACTIVE){
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <TIM2_CALLBACK_STEP+0xa8>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d10e      	bne.n	8000f62 <TIM2_CALLBACK_STEP+0x8e>
		_STEP1->update_ISR(); //BEN TRONG DA CO BIEN ENABLE
 8000f44:	4b0a      	ldr	r3, [pc, #40]	@ (8000f70 <TIM2_CALLBACK_STEP+0x9c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f006 fa6d 	bl	8007428 <_ZN4STEP10update_ISREv>
		_STEP2->update_ISR();
 8000f4e:	4b09      	ldr	r3, [pc, #36]	@ (8000f74 <TIM2_CALLBACK_STEP+0xa0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f006 fa68 	bl	8007428 <_ZN4STEP10update_ISREv>
		_STEP3->update_ISR();
 8000f58:	4b07      	ldr	r3, [pc, #28]	@ (8000f78 <TIM2_CALLBACK_STEP+0xa4>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f006 fa63 	bl	8007428 <_ZN4STEP10update_ISREv>
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000280 	.word	0x20000280
 8000f6c:	20000690 	.word	0x20000690
 8000f70:	20000220 	.word	0x20000220
 8000f74:	20000224 	.word	0x20000224
 8000f78:	20000228 	.word	0x20000228
 8000f7c:	200001d4 	.word	0x200001d4

08000f80 <Control_motor_RTOS>:

int32_t mang1[10],mang2[10],mang3[10];



void Control_motor_RTOS(){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	for (;;)
    {
		Home_Update_All();  //UPDATE DEN BÁO SETHOME
 8000f84:	f006 fd1a 	bl	80079bc <Home_Update_All>
		if (_Robot_state==ROBOT_SETHOME){
 8000f88:	4b9a      	ldr	r3, [pc, #616]	@ (80011f4 <Control_motor_RTOS+0x274>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	f040 80c0 	bne.w	8001112 <Control_motor_RTOS+0x192>

				if (_Flag.flag1) _STEP1->STEP_set_home_trigger(); //NEU CO QUAY THEM SE THEM 1 LAN TU CABLI
 8000f92:	4b99      	ldr	r3, [pc, #612]	@ (80011f8 <Control_motor_RTOS+0x278>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d004      	beq.n	8000faa <Control_motor_RTOS+0x2a>
 8000fa0:	4b96      	ldr	r3, [pc, #600]	@ (80011fc <Control_motor_RTOS+0x27c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f006 fc15 	bl	80077d4 <_ZN4STEP21STEP_set_home_triggerEv>
				if (_Flag.flag2) _STEP2->STEP_set_home_trigger();
 8000faa:	4b93      	ldr	r3, [pc, #588]	@ (80011f8 <Control_motor_RTOS+0x278>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d004      	beq.n	8000fc2 <Control_motor_RTOS+0x42>
 8000fb8:	4b91      	ldr	r3, [pc, #580]	@ (8001200 <Control_motor_RTOS+0x280>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f006 fc09 	bl	80077d4 <_ZN4STEP21STEP_set_home_triggerEv>
				if (_Flag.flag3) _STEP3->STEP_set_home_trigger();
 8000fc2:	4b8d      	ldr	r3, [pc, #564]	@ (80011f8 <Control_motor_RTOS+0x278>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d004      	beq.n	8000fda <Control_motor_RTOS+0x5a>
 8000fd0:	4b8c      	ldr	r3, [pc, #560]	@ (8001204 <Control_motor_RTOS+0x284>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f006 fbfd 	bl	80077d4 <_ZN4STEP21STEP_set_home_triggerEv>

				////MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM


				if ((_Flag.flag1)&&(_Flag.flag2)&&(_Flag.flag3)) {_Robot_state=ROBOT_IDLE;Flag_cho_set_home=false; }//DUNG IM
 8000fda:	4b87      	ldr	r3, [pc, #540]	@ (80011f8 <Control_motor_RTOS+0x278>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d00f      	beq.n	8001008 <Control_motor_RTOS+0x88>
 8000fe8:	4b83      	ldr	r3, [pc, #524]	@ (80011f8 <Control_motor_RTOS+0x278>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d008      	beq.n	8001008 <Control_motor_RTOS+0x88>
 8000ff6:	4b80      	ldr	r3, [pc, #512]	@ (80011f8 <Control_motor_RTOS+0x278>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <Control_motor_RTOS+0x88>
 8001004:	2301      	movs	r3, #1
 8001006:	e000      	b.n	800100a <Control_motor_RTOS+0x8a>
 8001008:	2300      	movs	r3, #0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d005      	beq.n	800101a <Control_motor_RTOS+0x9a>
 800100e:	4b79      	ldr	r3, [pc, #484]	@ (80011f4 <Control_motor_RTOS+0x274>)
 8001010:	2202      	movs	r2, #2
 8001012:	701a      	strb	r2, [r3, #0]
 8001014:	4b7c      	ldr	r3, [pc, #496]	@ (8001208 <Control_motor_RTOS+0x288>)
 8001016:	2200      	movs	r2, #0
 8001018:	701a      	strb	r2, [r3, #0]

				//MUON QUAY VE SET HOME PHAI UPDATE THEM SET DIR SETHOME
				if((!Set_dir_sethome)){
 800101a:	4b7c      	ldr	r3, [pc, #496]	@ (800120c <Control_motor_RTOS+0x28c>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	f083 0301 	eor.w	r3, r3, #1
 8001022:	b2db      	uxtb	r3, r3
 8001024:	2b00      	cmp	r3, #0
 8001026:	d052      	beq.n	80010ce <Control_motor_RTOS+0x14e>
					if(!_Flag.flag1)  {HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15,GPIO_PIN_RESET);}
 8001028:	4b73      	ldr	r3, [pc, #460]	@ (80011f8 <Control_motor_RTOS+0x278>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f083 0301 	eor.w	r3, r3, #1
 8001036:	b2db      	uxtb	r3, r3
 8001038:	2b00      	cmp	r3, #0
 800103a:	d005      	beq.n	8001048 <Control_motor_RTOS+0xc8>
 800103c:	2200      	movs	r2, #0
 800103e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001042:	4873      	ldr	r0, [pc, #460]	@ (8001210 <Control_motor_RTOS+0x290>)
 8001044:	f002 fa50 	bl	80034e8 <HAL_GPIO_WritePin>
					if(!_Flag.flag2)  {HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15,GPIO_PIN_RESET);}
 8001048:	4b6b      	ldr	r3, [pc, #428]	@ (80011f8 <Control_motor_RTOS+0x278>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001050:	b2db      	uxtb	r3, r3
 8001052:	f083 0301 	eor.w	r3, r3, #1
 8001056:	b2db      	uxtb	r3, r3
 8001058:	2b00      	cmp	r3, #0
 800105a:	d005      	beq.n	8001068 <Control_motor_RTOS+0xe8>
 800105c:	2200      	movs	r2, #0
 800105e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001062:	486c      	ldr	r0, [pc, #432]	@ (8001214 <Control_motor_RTOS+0x294>)
 8001064:	f002 fa40 	bl	80034e8 <HAL_GPIO_WritePin>
					if(!_Flag.flag3)  {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,GPIO_PIN_SET);}
 8001068:	4b63      	ldr	r3, [pc, #396]	@ (80011f8 <Control_motor_RTOS+0x278>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001070:	b2db      	uxtb	r3, r3
 8001072:	f083 0301 	eor.w	r3, r3, #1
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b00      	cmp	r3, #0
 800107a:	d004      	beq.n	8001086 <Control_motor_RTOS+0x106>
 800107c:	2201      	movs	r2, #1
 800107e:	2108      	movs	r1, #8
 8001080:	4865      	ldr	r0, [pc, #404]	@ (8001218 <Control_motor_RTOS+0x298>)
 8001082:	f002 fa31 	bl	80034e8 <HAL_GPIO_WritePin>
					//_Flag.flag4_bd=false;
					Set_dir_sethome=true;
 8001086:	4b61      	ldr	r3, [pc, #388]	@ (800120c <Control_motor_RTOS+0x28c>)
 8001088:	2201      	movs	r2, #1
 800108a:	701a      	strb	r2, [r3, #0]
					_STEP1->is_enable_step=true;_STEP1->STEPx.Chieuquayhientai=STEP_SETHOME;
 800108c:	4b5b      	ldr	r3, [pc, #364]	@ (80011fc <Control_motor_RTOS+0x27c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2201      	movs	r2, #1
 8001092:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 8001096:	4b59      	ldr	r3, [pc, #356]	@ (80011fc <Control_motor_RTOS+0x27c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2200      	movs	r2, #0
 800109c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
					_STEP2->is_enable_step=true;_STEP2->STEPx.Chieuquayhientai=STEP_SETHOME;
 80010a0:	4b57      	ldr	r3, [pc, #348]	@ (8001200 <Control_motor_RTOS+0x280>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2201      	movs	r2, #1
 80010a6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 80010aa:	4b55      	ldr	r3, [pc, #340]	@ (8001200 <Control_motor_RTOS+0x280>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2200      	movs	r2, #0
 80010b0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
					_STEP3->is_enable_step=true;_STEP3->STEPx.Chieuquayhientai=STEP_SETHOME;
 80010b4:	4b53      	ldr	r3, [pc, #332]	@ (8001204 <Control_motor_RTOS+0x284>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2201      	movs	r2, #1
 80010ba:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 80010be:	4b51      	ldr	r3, [pc, #324]	@ (8001204 <Control_motor_RTOS+0x284>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

					Flag_cho_set_home=true; //bien trang thai isr
 80010c8:	4b4f      	ldr	r3, [pc, #316]	@ (8001208 <Control_motor_RTOS+0x288>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	701a      	strb	r2, [r3, #0]

				}


				if ((_Flag.flag1)&&(_Flag.flag2)&&(_Flag.flag3)&&(Set_dir_sethome)){
 80010ce:	4b4a      	ldr	r3, [pc, #296]	@ (80011f8 <Control_motor_RTOS+0x278>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d013      	beq.n	8001104 <Control_motor_RTOS+0x184>
 80010dc:	4b46      	ldr	r3, [pc, #280]	@ (80011f8 <Control_motor_RTOS+0x278>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d00c      	beq.n	8001104 <Control_motor_RTOS+0x184>
 80010ea:	4b43      	ldr	r3, [pc, #268]	@ (80011f8 <Control_motor_RTOS+0x278>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d005      	beq.n	8001104 <Control_motor_RTOS+0x184>
 80010f8:	4b44      	ldr	r3, [pc, #272]	@ (800120c <Control_motor_RTOS+0x28c>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <Control_motor_RTOS+0x184>
 8001100:	2301      	movs	r3, #1
 8001102:	e000      	b.n	8001106 <Control_motor_RTOS+0x186>
 8001104:	2300      	movs	r3, #0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d070      	beq.n	80011ec <Control_motor_RTOS+0x26c>
					//_Flag.flag4_bd=true;
					Flag_cho_set_home=false;
 800110a:	4b3f      	ldr	r3, [pc, #252]	@ (8001208 <Control_motor_RTOS+0x288>)
 800110c:	2200      	movs	r2, #0
 800110e:	701a      	strb	r2, [r3, #0]
 8001110:	e06c      	b.n	80011ec <Control_motor_RTOS+0x26c>
				}
				//Sethome_link4(&htim3,&htim4);
		}

		else if (_Robot_state==ROBOT_ACTIVE){
 8001112:	4b38      	ldr	r3, [pc, #224]	@ (80011f4 <Control_motor_RTOS+0x274>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d168      	bne.n	80011ec <Control_motor_RTOS+0x26c>

			_STEP1->STEP_Process();
 800111a:	4b38      	ldr	r3, [pc, #224]	@ (80011fc <Control_motor_RTOS+0x27c>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4618      	mov	r0, r3
 8001120:	f006 fb6c 	bl	80077fc <_ZN4STEP12STEP_ProcessEv>
			_STEP2->STEP_Process();
 8001124:	4b36      	ldr	r3, [pc, #216]	@ (8001200 <Control_motor_RTOS+0x280>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4618      	mov	r0, r3
 800112a:	f006 fb67 	bl	80077fc <_ZN4STEP12STEP_ProcessEv>
			_STEP3->STEP_Process();
 800112e:	4b35      	ldr	r3, [pc, #212]	@ (8001204 <Control_motor_RTOS+0x284>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4618      	mov	r0, r3
 8001134:	f006 fb62 	bl	80077fc <_ZN4STEP12STEP_ProcessEv>

			mang1[0]=_STEP1->STEPx.angle_as56_tar;
 8001138:	4b30      	ldr	r3, [pc, #192]	@ (80011fc <Control_motor_RTOS+0x27c>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800113e:	4a37      	ldr	r2, [pc, #220]	@ (800121c <Control_motor_RTOS+0x29c>)
 8001140:	6013      	str	r3, [r2, #0]
			mang1[1]=_STEP1->STEPx.angle_as56_cur;
 8001142:	4b2e      	ldr	r3, [pc, #184]	@ (80011fc <Control_motor_RTOS+0x27c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001148:	4a34      	ldr	r2, [pc, #208]	@ (800121c <Control_motor_RTOS+0x29c>)
 800114a:	6053      	str	r3, [r2, #4]
			mang1[2]=_STEP1->STEPx.target_step;
 800114c:	4b2b      	ldr	r3, [pc, #172]	@ (80011fc <Control_motor_RTOS+0x27c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001152:	4a32      	ldr	r2, [pc, #200]	@ (800121c <Control_motor_RTOS+0x29c>)
 8001154:	6093      	str	r3, [r2, #8]
			mang1[3]=_STEP1->STEPx.current_step;
 8001156:	4b29      	ldr	r3, [pc, #164]	@ (80011fc <Control_motor_RTOS+0x27c>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800115c:	4a2f      	ldr	r2, [pc, #188]	@ (800121c <Control_motor_RTOS+0x29c>)
 800115e:	60d3      	str	r3, [r2, #12]
			mang1[4]=_STEP1->STEPx.angle_kc_candat;
 8001160:	4b26      	ldr	r3, [pc, #152]	@ (80011fc <Control_motor_RTOS+0x27c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001166:	4a2d      	ldr	r2, [pc, #180]	@ (800121c <Control_motor_RTOS+0x29c>)
 8001168:	6113      	str	r3, [r2, #16]
			mang1[5]=_STEP1->i;
 800116a:	4b24      	ldr	r3, [pc, #144]	@ (80011fc <Control_motor_RTOS+0x27c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001170:	4a2a      	ldr	r2, [pc, #168]	@ (800121c <Control_motor_RTOS+0x29c>)
 8001172:	6153      	str	r3, [r2, #20]

			mang2[0]=_STEP2->STEPx.angle_as56_tar;
 8001174:	4b22      	ldr	r3, [pc, #136]	@ (8001200 <Control_motor_RTOS+0x280>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800117a:	4a29      	ldr	r2, [pc, #164]	@ (8001220 <Control_motor_RTOS+0x2a0>)
 800117c:	6013      	str	r3, [r2, #0]
			mang2[1]=_STEP2->STEPx.angle_as56_cur;
 800117e:	4b20      	ldr	r3, [pc, #128]	@ (8001200 <Control_motor_RTOS+0x280>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001184:	4a26      	ldr	r2, [pc, #152]	@ (8001220 <Control_motor_RTOS+0x2a0>)
 8001186:	6053      	str	r3, [r2, #4]
			mang2[2]=_STEP2->STEPx.target_step;
 8001188:	4b1d      	ldr	r3, [pc, #116]	@ (8001200 <Control_motor_RTOS+0x280>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800118e:	4a24      	ldr	r2, [pc, #144]	@ (8001220 <Control_motor_RTOS+0x2a0>)
 8001190:	6093      	str	r3, [r2, #8]
			mang2[3]=_STEP2->STEPx.current_step;
 8001192:	4b1b      	ldr	r3, [pc, #108]	@ (8001200 <Control_motor_RTOS+0x280>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001198:	4a21      	ldr	r2, [pc, #132]	@ (8001220 <Control_motor_RTOS+0x2a0>)
 800119a:	60d3      	str	r3, [r2, #12]
			mang2[4]=_STEP2->STEPx.angle_kc_candat;
 800119c:	4b18      	ldr	r3, [pc, #96]	@ (8001200 <Control_motor_RTOS+0x280>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001220 <Control_motor_RTOS+0x2a0>)
 80011a4:	6113      	str	r3, [r2, #16]
			mang2[5]=_STEP2->i;
 80011a6:	4b16      	ldr	r3, [pc, #88]	@ (8001200 <Control_motor_RTOS+0x280>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011ac:	4a1c      	ldr	r2, [pc, #112]	@ (8001220 <Control_motor_RTOS+0x2a0>)
 80011ae:	6153      	str	r3, [r2, #20]

			mang3[0]=_STEP3->STEPx.angle_as56_tar;
 80011b0:	4b14      	ldr	r3, [pc, #80]	@ (8001204 <Control_motor_RTOS+0x284>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011b6:	4a1b      	ldr	r2, [pc, #108]	@ (8001224 <Control_motor_RTOS+0x2a4>)
 80011b8:	6013      	str	r3, [r2, #0]
			mang3[1]=_STEP3->STEPx.angle_as56_cur;
 80011ba:	4b12      	ldr	r3, [pc, #72]	@ (8001204 <Control_motor_RTOS+0x284>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c0:	4a18      	ldr	r2, [pc, #96]	@ (8001224 <Control_motor_RTOS+0x2a4>)
 80011c2:	6053      	str	r3, [r2, #4]
			mang3[2]=_STEP3->STEPx.target_step;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001204 <Control_motor_RTOS+0x284>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ca:	4a16      	ldr	r2, [pc, #88]	@ (8001224 <Control_motor_RTOS+0x2a4>)
 80011cc:	6093      	str	r3, [r2, #8]
			mang3[3]=_STEP3->STEPx.current_step;
 80011ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001204 <Control_motor_RTOS+0x284>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011d4:	4a13      	ldr	r2, [pc, #76]	@ (8001224 <Control_motor_RTOS+0x2a4>)
 80011d6:	60d3      	str	r3, [r2, #12]
			mang3[4]=_STEP3->STEPx.angle_kc_candat;
 80011d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001204 <Control_motor_RTOS+0x284>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011de:	4a11      	ldr	r2, [pc, #68]	@ (8001224 <Control_motor_RTOS+0x2a4>)
 80011e0:	6113      	str	r3, [r2, #16]
			mang3[5]=_STEP3->i;
 80011e2:	4b08      	ldr	r3, [pc, #32]	@ (8001204 <Control_motor_RTOS+0x284>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011e8:	4a0e      	ldr	r2, [pc, #56]	@ (8001224 <Control_motor_RTOS+0x2a4>)
 80011ea:	6153      	str	r3, [r2, #20]

		}

		 osDelay(3);
 80011ec:	2003      	movs	r0, #3
 80011ee:	f006 fda5 	bl	8007d3c <osDelay>
		Home_Update_All();  //UPDATE DEN BÁO SETHOME
 80011f2:	e6c7      	b.n	8000f84 <Control_motor_RTOS+0x4>
 80011f4:	200001d4 	.word	0x200001d4
 80011f8:	20000690 	.word	0x20000690
 80011fc:	20000220 	.word	0x20000220
 8001200:	20000224 	.word	0x20000224
 8001204:	20000228 	.word	0x20000228
 8001208:	20000280 	.word	0x20000280
 800120c:	2000022c 	.word	0x2000022c
 8001210:	40021000 	.word	0x40021000
 8001214:	40020400 	.word	0x40020400
 8001218:	40020800 	.word	0x40020800
 800121c:	20000284 	.word	0x20000284
 8001220:	200002ac 	.word	0x200002ac
 8001224:	200002d4 	.word	0x200002d4

08001228 <alt_main>:




int alt_main()
{
 8001228:	b590      	push	{r4, r7, lr}
 800122a:	b08b      	sub	sp, #44	@ 0x2c
 800122c:	af0a      	add	r7, sp, #40	@ 0x28
	/* Initialization */

	HAL_TIM_Base_Start_IT(&htim2);
 800122e:	4855      	ldr	r0, [pc, #340]	@ (8001384 <alt_main+0x15c>)
 8001230:	f003 fcee 	bl	8004c10 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8001234:	213c      	movs	r1, #60	@ 0x3c
 8001236:	4854      	ldr	r0, [pc, #336]	@ (8001388 <alt_main+0x160>)
 8001238:	f003 fe4f 	bl	8004eda <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim3, 32768);
 800123c:	4b52      	ldr	r3, [pc, #328]	@ (8001388 <alt_main+0x160>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001244:	625a      	str	r2, [r3, #36]	@ 0x24
	    12, GPIOB,               // M0 pin/port
	    13, GPIOB,               // M1 pin/port
	    14, GPIOB,               // M2 pin/port
		3, GPIOA,       // STEP pin/port
	    15, GPIOB       // DIR pin/port
	);
 8001246:	2064      	movs	r0, #100	@ 0x64
 8001248:	f00a f89e 	bl	800b388 <_Znwj>
 800124c:	4603      	mov	r3, r0
 800124e:	461c      	mov	r4, r3
 8001250:	4b4e      	ldr	r3, [pc, #312]	@ (800138c <alt_main+0x164>)
 8001252:	9309      	str	r3, [sp, #36]	@ 0x24
 8001254:	230f      	movs	r3, #15
 8001256:	9308      	str	r3, [sp, #32]
 8001258:	4b4d      	ldr	r3, [pc, #308]	@ (8001390 <alt_main+0x168>)
 800125a:	9307      	str	r3, [sp, #28]
 800125c:	2303      	movs	r3, #3
 800125e:	9306      	str	r3, [sp, #24]
 8001260:	4b4a      	ldr	r3, [pc, #296]	@ (800138c <alt_main+0x164>)
 8001262:	9305      	str	r3, [sp, #20]
 8001264:	230e      	movs	r3, #14
 8001266:	9304      	str	r3, [sp, #16]
 8001268:	4b48      	ldr	r3, [pc, #288]	@ (800138c <alt_main+0x164>)
 800126a:	9303      	str	r3, [sp, #12]
 800126c:	230d      	movs	r3, #13
 800126e:	9302      	str	r3, [sp, #8]
 8001270:	4b46      	ldr	r3, [pc, #280]	@ (800138c <alt_main+0x164>)
 8001272:	9301      	str	r3, [sp, #4]
 8001274:	230c      	movs	r3, #12
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	2301      	movs	r3, #1
 800127a:	2200      	movs	r2, #0
 800127c:	2100      	movs	r1, #0
 800127e:	4620      	mov	r0, r4
 8001280:	f7ff f93e 	bl	8000500 <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP2 = new STEP(
 8001284:	4b43      	ldr	r3, [pc, #268]	@ (8001394 <alt_main+0x16c>)
 8001286:	601c      	str	r4, [r3, #0]
	    12, GPIOE,               // M0 pin/port
	    13, GPIOE,               // M1 pin/port
	    14, GPIOE,               // M2 pin/port
	    2, GPIOA,       // STEP pin/port
	    15, GPIOE       // DIR pin/port
	);
 8001288:	2064      	movs	r0, #100	@ 0x64
 800128a:	f00a f87d 	bl	800b388 <_Znwj>
 800128e:	4603      	mov	r3, r0
 8001290:	461c      	mov	r4, r3
 8001292:	4b41      	ldr	r3, [pc, #260]	@ (8001398 <alt_main+0x170>)
 8001294:	9309      	str	r3, [sp, #36]	@ 0x24
 8001296:	230f      	movs	r3, #15
 8001298:	9308      	str	r3, [sp, #32]
 800129a:	4b3d      	ldr	r3, [pc, #244]	@ (8001390 <alt_main+0x168>)
 800129c:	9307      	str	r3, [sp, #28]
 800129e:	2302      	movs	r3, #2
 80012a0:	9306      	str	r3, [sp, #24]
 80012a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001398 <alt_main+0x170>)
 80012a4:	9305      	str	r3, [sp, #20]
 80012a6:	230e      	movs	r3, #14
 80012a8:	9304      	str	r3, [sp, #16]
 80012aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001398 <alt_main+0x170>)
 80012ac:	9303      	str	r3, [sp, #12]
 80012ae:	230d      	movs	r3, #13
 80012b0:	9302      	str	r3, [sp, #8]
 80012b2:	4b39      	ldr	r3, [pc, #228]	@ (8001398 <alt_main+0x170>)
 80012b4:	9301      	str	r3, [sp, #4]
 80012b6:	230c      	movs	r3, #12
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	2301      	movs	r3, #1
 80012bc:	2200      	movs	r2, #0
 80012be:	2100      	movs	r1, #0
 80012c0:	4620      	mov	r0, r4
 80012c2:	f7ff f91d 	bl	8000500 <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP1 = new STEP(
 80012c6:	4b35      	ldr	r3, [pc, #212]	@ (800139c <alt_main+0x174>)
 80012c8:	601c      	str	r4, [r3, #0]
	    0, GPIOC,                // M0 pin/port
	    1, GPIOC,                // M1 pin/port
	    2, GPIOC,                // M2 pin/port
	    1, GPIOA,       // STEP pin/port
	    3, GPIOC        // DIR pin/port
	);
 80012ca:	2064      	movs	r0, #100	@ 0x64
 80012cc:	f00a f85c 	bl	800b388 <_Znwj>
 80012d0:	4603      	mov	r3, r0
 80012d2:	461c      	mov	r4, r3
 80012d4:	4b32      	ldr	r3, [pc, #200]	@ (80013a0 <alt_main+0x178>)
 80012d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80012d8:	2303      	movs	r3, #3
 80012da:	9308      	str	r3, [sp, #32]
 80012dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001390 <alt_main+0x168>)
 80012de:	9307      	str	r3, [sp, #28]
 80012e0:	2301      	movs	r3, #1
 80012e2:	9306      	str	r3, [sp, #24]
 80012e4:	4b2e      	ldr	r3, [pc, #184]	@ (80013a0 <alt_main+0x178>)
 80012e6:	9305      	str	r3, [sp, #20]
 80012e8:	2302      	movs	r3, #2
 80012ea:	9304      	str	r3, [sp, #16]
 80012ec:	4b2c      	ldr	r3, [pc, #176]	@ (80013a0 <alt_main+0x178>)
 80012ee:	9303      	str	r3, [sp, #12]
 80012f0:	2301      	movs	r3, #1
 80012f2:	9302      	str	r3, [sp, #8]
 80012f4:	4b2a      	ldr	r3, [pc, #168]	@ (80013a0 <alt_main+0x178>)
 80012f6:	9301      	str	r3, [sp, #4]
 80012f8:	2300      	movs	r3, #0
 80012fa:	9300      	str	r3, [sp, #0]
 80012fc:	2301      	movs	r3, #1
 80012fe:	2200      	movs	r2, #0
 8001300:	2100      	movs	r1, #0
 8001302:	4620      	mov	r0, r4
 8001304:	f7ff f8fc 	bl	8000500 <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP3 = new STEP(
 8001308:	4b26      	ldr	r3, [pc, #152]	@ (80013a4 <alt_main+0x17c>)
 800130a:	601c      	str	r4, [r3, #0]


	_STEP1->STEP_set_cal(2707,true,false);
 800130c:	4b23      	ldr	r3, [pc, #140]	@ (800139c <alt_main+0x174>)
 800130e:	6818      	ldr	r0, [r3, #0]
 8001310:	2300      	movs	r3, #0
 8001312:	2201      	movs	r2, #1
 8001314:	f640 2193 	movw	r1, #2707	@ 0xa93
 8001318:	f006 f99a 	bl	8007650 <_ZN4STEP12STEP_set_calEtbb>
	_STEP2->STEP_set_cal(3249, true,true);
 800131c:	4b1d      	ldr	r3, [pc, #116]	@ (8001394 <alt_main+0x16c>)
 800131e:	6818      	ldr	r0, [r3, #0]
 8001320:	2301      	movs	r3, #1
 8001322:	2201      	movs	r2, #1
 8001324:	f640 41b1 	movw	r1, #3249	@ 0xcb1
 8001328:	f006 f992 	bl	8007650 <_ZN4STEP12STEP_set_calEtbb>
	_STEP3->STEP_set_cal(1338, false,false);
 800132c:	4b1d      	ldr	r3, [pc, #116]	@ (80013a4 <alt_main+0x17c>)
 800132e:	6818      	ldr	r0, [r3, #0]
 8001330:	2300      	movs	r3, #0
 8001332:	2200      	movs	r2, #0
 8001334:	f240 513a 	movw	r1, #1338	@ 0x53a
 8001338:	f006 f98a 	bl	8007650 <_ZN4STEP12STEP_set_calEtbb>
	Home_Update_All();
 800133c:	f006 fb3e 	bl	80079bc <Home_Update_All>
	_STEP1->setStepPeriod(50);
 8001340:	4b16      	ldr	r3, [pc, #88]	@ (800139c <alt_main+0x174>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2132      	movs	r1, #50	@ 0x32
 8001346:	4618      	mov	r0, r3
 8001348:	f006 f92c 	bl	80075a4 <_ZN4STEP13setStepPeriodEm>
	_STEP2->setStepPeriod(50);
 800134c:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <alt_main+0x16c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2132      	movs	r1, #50	@ 0x32
 8001352:	4618      	mov	r0, r3
 8001354:	f006 f926 	bl	80075a4 <_ZN4STEP13setStepPeriodEm>
	_STEP3->setStepPeriod(50);
 8001358:	4b12      	ldr	r3, [pc, #72]	@ (80013a4 <alt_main+0x17c>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2132      	movs	r1, #50	@ 0x32
 800135e:	4618      	mov	r0, r3
 8001360:	f006 f920 	bl	80075a4 <_ZN4STEP13setStepPeriodEm>
//	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
//	HAL_TIM_PWM_Start (&htim4,TIM_CHANNEL_4);


	//DE TIEN HANH SET HOME CAN TAC DONG
	_Robot_state=ROBOT_SETHOME;
 8001364:	4b10      	ldr	r3, [pc, #64]	@ (80013a8 <alt_main+0x180>)
 8001366:	2200      	movs	r2, #0
 8001368:	701a      	strb	r2, [r3, #0]
	Set_dir_sethome=false;
 800136a:	4b10      	ldr	r3, [pc, #64]	@ (80013ac <alt_main+0x184>)
 800136c:	2200      	movs	r2, #0
 800136e:	701a      	strb	r2, [r3, #0]
	//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
	//HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_SET);
	HUT(0);
 8001370:	4b09      	ldr	r3, [pc, #36]	@ (8001398 <alt_main+0x170>)
 8001372:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001376:	619a      	str	r2, [r3, #24]

	return 0;
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3704      	adds	r7, #4
 800137e:	46bd      	mov	sp, r7
 8001380:	bd90      	pop	{r4, r7, pc}
 8001382:	bf00      	nop
 8001384:	20000464 	.word	0x20000464
 8001388:	200004ac 	.word	0x200004ac
 800138c:	40020400 	.word	0x40020400
 8001390:	40020000 	.word	0x40020000
 8001394:	20000224 	.word	0x20000224
 8001398:	40021000 	.word	0x40021000
 800139c:	20000220 	.word	0x20000220
 80013a0:	40020800 	.word	0x40020800
 80013a4:	20000228 	.word	0x20000228
 80013a8:	200001d4 	.word	0x200001d4
 80013ac:	2000022c 	.word	0x2000022c

080013b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	607b      	str	r3, [r7, #4]
 80013ba:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <MX_DMA_Init+0x4c>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	4a0f      	ldr	r2, [pc, #60]	@ (80013fc <MX_DMA_Init+0x4c>)
 80013c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c6:	4b0d      	ldr	r3, [pc, #52]	@ (80013fc <MX_DMA_Init+0x4c>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013ce:	607b      	str	r3, [r7, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80013d2:	2200      	movs	r2, #0
 80013d4:	2105      	movs	r1, #5
 80013d6:	200c      	movs	r0, #12
 80013d8:	f001 f9c2 	bl	8002760 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80013dc:	200c      	movs	r0, #12
 80013de:	f001 f9db 	bl	8002798 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80013e2:	2200      	movs	r2, #0
 80013e4:	2105      	movs	r1, #5
 80013e6:	200f      	movs	r0, #15
 80013e8:	f001 f9ba 	bl	8002760 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80013ec:	200f      	movs	r0, #15
 80013ee:	f001 f9d3 	bl	8002798 <HAL_NVIC_EnableIRQ>

}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800

08001400 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Seme_Tx_dwin */
  Seme_Tx_dwinHandle = osSemaphoreNew(1, 1, &Seme_Tx_dwin_attributes);
 8001404:	4a20      	ldr	r2, [pc, #128]	@ (8001488 <MX_FREERTOS_Init+0x88>)
 8001406:	2101      	movs	r1, #1
 8001408:	2001      	movs	r0, #1
 800140a:	f006 fcb2 	bl	8007d72 <osSemaphoreNew>
 800140e:	4603      	mov	r3, r0
 8001410:	4a1e      	ldr	r2, [pc, #120]	@ (800148c <MX_FREERTOS_Init+0x8c>)
 8001412:	6013      	str	r3, [r2, #0]

  /* creation of Theta_xyz */
  Theta_xyzHandle = osSemaphoreNew(1, 0, &Theta_xyz_attributes);
 8001414:	4a1e      	ldr	r2, [pc, #120]	@ (8001490 <MX_FREERTOS_Init+0x90>)
 8001416:	2100      	movs	r1, #0
 8001418:	2001      	movs	r0, #1
 800141a:	f006 fcaa 	bl	8007d72 <osSemaphoreNew>
 800141e:	4603      	mov	r3, r0
 8001420:	4a1c      	ldr	r2, [pc, #112]	@ (8001494 <MX_FREERTOS_Init+0x94>)
 8001422:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue_DWIN */
  Queue_DWINHandle = osMessageQueueNew (37, sizeof(uint8_t), &Queue_DWIN_attributes);
 8001424:	4a1c      	ldr	r2, [pc, #112]	@ (8001498 <MX_FREERTOS_Init+0x98>)
 8001426:	2101      	movs	r1, #1
 8001428:	2025      	movs	r0, #37	@ 0x25
 800142a:	f006 fdc1 	bl	8007fb0 <osMessageQueueNew>
 800142e:	4603      	mov	r3, r0
 8001430:	4a1a      	ldr	r2, [pc, #104]	@ (800149c <MX_FREERTOS_Init+0x9c>)
 8001432:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Sensor_Task */
  Sensor_TaskHandle = osThreadNew(Sensor_AS5600, NULL, &Sensor_Task_attributes);
 8001434:	4a1a      	ldr	r2, [pc, #104]	@ (80014a0 <MX_FREERTOS_Init+0xa0>)
 8001436:	2100      	movs	r1, #0
 8001438:	481a      	ldr	r0, [pc, #104]	@ (80014a4 <MX_FREERTOS_Init+0xa4>)
 800143a:	f006 fbed 	bl	8007c18 <osThreadNew>
 800143e:	4603      	mov	r3, r0
 8001440:	4a19      	ldr	r2, [pc, #100]	@ (80014a8 <MX_FREERTOS_Init+0xa8>)
 8001442:	6013      	str	r3, [r2, #0]

  /* creation of TaskHmi */
  TaskHmiHandle = osThreadNew(Dwin_Task, NULL, &TaskHmi_attributes);
 8001444:	4a19      	ldr	r2, [pc, #100]	@ (80014ac <MX_FREERTOS_Init+0xac>)
 8001446:	2100      	movs	r1, #0
 8001448:	4819      	ldr	r0, [pc, #100]	@ (80014b0 <MX_FREERTOS_Init+0xb0>)
 800144a:	f006 fbe5 	bl	8007c18 <osThreadNew>
 800144e:	4603      	mov	r3, r0
 8001450:	4a18      	ldr	r2, [pc, #96]	@ (80014b4 <MX_FREERTOS_Init+0xb4>)
 8001452:	6013      	str	r3, [r2, #0]

  /* creation of Task_DMA_HMI */
  Task_DMA_HMIHandle = osThreadNew(TASK_DMA_ENTRY, NULL, &Task_DMA_HMI_attributes);
 8001454:	4a18      	ldr	r2, [pc, #96]	@ (80014b8 <MX_FREERTOS_Init+0xb8>)
 8001456:	2100      	movs	r1, #0
 8001458:	4818      	ldr	r0, [pc, #96]	@ (80014bc <MX_FREERTOS_Init+0xbc>)
 800145a:	f006 fbdd 	bl	8007c18 <osThreadNew>
 800145e:	4603      	mov	r3, r0
 8001460:	4a17      	ldr	r2, [pc, #92]	@ (80014c0 <MX_FREERTOS_Init+0xc0>)
 8001462:	6013      	str	r3, [r2, #0]

  /* creation of Task_controlmot */
  Task_controlmotHandle = osThreadNew(StartTask05, NULL, &Task_controlmot_attributes);
 8001464:	4a17      	ldr	r2, [pc, #92]	@ (80014c4 <MX_FREERTOS_Init+0xc4>)
 8001466:	2100      	movs	r1, #0
 8001468:	4817      	ldr	r0, [pc, #92]	@ (80014c8 <MX_FREERTOS_Init+0xc8>)
 800146a:	f006 fbd5 	bl	8007c18 <osThreadNew>
 800146e:	4603      	mov	r3, r0
 8001470:	4a16      	ldr	r2, [pc, #88]	@ (80014cc <MX_FREERTOS_Init+0xcc>)
 8001472:	6013      	str	r3, [r2, #0]

  /* creation of Task_Dwin_get_t */
  Task_Dwin_get_tHandle = osThreadNew(StartTask06, NULL, &Task_Dwin_get_t_attributes);
 8001474:	4a16      	ldr	r2, [pc, #88]	@ (80014d0 <MX_FREERTOS_Init+0xd0>)
 8001476:	2100      	movs	r1, #0
 8001478:	4816      	ldr	r0, [pc, #88]	@ (80014d4 <MX_FREERTOS_Init+0xd4>)
 800147a:	f006 fbcd 	bl	8007c18 <osThreadNew>
 800147e:	4603      	mov	r3, r0
 8001480:	4a15      	ldr	r2, [pc, #84]	@ (80014d8 <MX_FREERTOS_Init+0xd8>)
 8001482:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001484:	bf00      	nop
 8001486:	bd80      	pop	{r7, pc}
 8001488:	0800b7cc 	.word	0x0800b7cc
 800148c:	20000314 	.word	0x20000314
 8001490:	0800b7dc 	.word	0x0800b7dc
 8001494:	20000318 	.word	0x20000318
 8001498:	0800b7b4 	.word	0x0800b7b4
 800149c:	20000310 	.word	0x20000310
 80014a0:	0800b700 	.word	0x0800b700
 80014a4:	080014dd 	.word	0x080014dd
 80014a8:	200002fc 	.word	0x200002fc
 80014ac:	0800b724 	.word	0x0800b724
 80014b0:	080014f1 	.word	0x080014f1
 80014b4:	20000300 	.word	0x20000300
 80014b8:	0800b748 	.word	0x0800b748
 80014bc:	08001505 	.word	0x08001505
 80014c0:	20000304 	.word	0x20000304
 80014c4:	0800b76c 	.word	0x0800b76c
 80014c8:	08001519 	.word	0x08001519
 80014cc:	20000308 	.word	0x20000308
 80014d0:	0800b790 	.word	0x0800b790
 80014d4:	0800152d 	.word	0x0800152d
 80014d8:	2000030c 	.word	0x2000030c

080014dc <Sensor_AS5600>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Sensor_AS5600 */
void Sensor_AS5600(void *argument)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Sensor_AS5600 */
  /* Infinite loop */
	Sensor_AS5600_RTOS();
 80014e4:	f7ff fa32 	bl	800094c <Sensor_AS5600_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END Sensor_AS5600 */
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <Dwin_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Dwin_Task */
void Dwin_Task(void *argument)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Dwin_Task */
  /* Infinite loop */
	Dwin_RTOS();
 80014f8:	f7ff fc66 	bl	8000dc8 <Dwin_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END Dwin_Task */
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <TASK_DMA_ENTRY>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TASK_DMA_ENTRY */
void TASK_DMA_ENTRY(void *argument)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TASK_DMA_ENTRY */
  /* Infinite loop */
	DwinUsartTask_RTOS();
 800150c:	f7ff fc16 	bl	8000d3c <DwinUsartTask_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END TASK_DMA_ENTRY */
}
 8001510:	bf00      	nop
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
	Control_motor_RTOS();
 8001520:	f7ff fd2e 	bl	8000f80 <Control_motor_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END StartTask05 */
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  /* Infinite loop */
	Control_Dwin_get_theta_RTOS();
 8001534:	f7ff fac8 	bl	8000ac8 <Control_Dwin_get_theta_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END StartTask06 */
}
 8001538:	bf00      	nop
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08c      	sub	sp, #48	@ 0x30
 8001544:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001546:	f107 031c 	add.w	r3, r7, #28
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
 8001554:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	61bb      	str	r3, [r7, #24]
 800155a:	4b6e      	ldr	r3, [pc, #440]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155e:	4a6d      	ldr	r2, [pc, #436]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 8001560:	f043 0310 	orr.w	r3, r3, #16
 8001564:	6313      	str	r3, [r2, #48]	@ 0x30
 8001566:	4b6b      	ldr	r3, [pc, #428]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	f003 0310 	and.w	r3, r3, #16
 800156e:	61bb      	str	r3, [r7, #24]
 8001570:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	4b67      	ldr	r3, [pc, #412]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	4a66      	ldr	r2, [pc, #408]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 800157c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001580:	6313      	str	r3, [r2, #48]	@ 0x30
 8001582:	4b64      	ldr	r3, [pc, #400]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800158a:	617b      	str	r3, [r7, #20]
 800158c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	613b      	str	r3, [r7, #16]
 8001592:	4b60      	ldr	r3, [pc, #384]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001596:	4a5f      	ldr	r2, [pc, #380]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 8001598:	f043 0304 	orr.w	r3, r3, #4
 800159c:	6313      	str	r3, [r2, #48]	@ 0x30
 800159e:	4b5d      	ldr	r3, [pc, #372]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	f003 0304 	and.w	r3, r3, #4
 80015a6:	613b      	str	r3, [r7, #16]
 80015a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	4b59      	ldr	r3, [pc, #356]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	4a58      	ldr	r2, [pc, #352]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ba:	4b56      	ldr	r3, [pc, #344]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	60bb      	str	r3, [r7, #8]
 80015ca:	4b52      	ldr	r3, [pc, #328]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	4a51      	ldr	r2, [pc, #324]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d6:	4b4f      	ldr	r3, [pc, #316]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	60bb      	str	r3, [r7, #8]
 80015e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	607b      	str	r3, [r7, #4]
 80015e6:	4b4b      	ldr	r3, [pc, #300]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	4a4a      	ldr	r2, [pc, #296]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 80015ec:	f043 0308 	orr.w	r3, r3, #8
 80015f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f2:	4b48      	ldr	r3, [pc, #288]	@ (8001714 <MX_GPIO_Init+0x1d4>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	f003 0308 	and.w	r3, r3, #8
 80015fa:	607b      	str	r3, [r7, #4]
 80015fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_12
 80015fe:	2200      	movs	r2, #0
 8001600:	f24f 0156 	movw	r1, #61526	@ 0xf056
 8001604:	4844      	ldr	r0, [pc, #272]	@ (8001718 <MX_GPIO_Init+0x1d8>)
 8001606:	f001 ff6f 	bl	80034e8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800160a:	2200      	movs	r2, #0
 800160c:	210f      	movs	r1, #15
 800160e:	4843      	ldr	r0, [pc, #268]	@ (800171c <MX_GPIO_Init+0x1dc>)
 8001610:	f001 ff6a 	bl	80034e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001614:	2200      	movs	r2, #0
 8001616:	210e      	movs	r1, #14
 8001618:	4841      	ldr	r0, [pc, #260]	@ (8001720 <MX_GPIO_Init+0x1e0>)
 800161a:	f001 ff65 	bl	80034e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800161e:	2200      	movs	r2, #0
 8001620:	f44f 4171 	mov.w	r1, #61696	@ 0xf100
 8001624:	483f      	ldr	r0, [pc, #252]	@ (8001724 <MX_GPIO_Init+0x1e4>)
 8001626:	f001 ff5f 	bl	80034e8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 800162a:	2200      	movs	r2, #0
 800162c:	2110      	movs	r1, #16
 800162e:	483e      	ldr	r0, [pc, #248]	@ (8001728 <MX_GPIO_Init+0x1e8>)
 8001630:	f001 ff5a 	bl	80034e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE6 PE12
                           PE13 PE14 PE15 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_12
 8001634:	f24f 0356 	movw	r3, #61526	@ 0xf056
 8001638:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163a:	2301      	movs	r3, #1
 800163c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163e:	2300      	movs	r3, #0
 8001640:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001642:	2300      	movs	r3, #0
 8001644:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001646:	f107 031c 	add.w	r3, r7, #28
 800164a:	4619      	mov	r1, r3
 800164c:	4832      	ldr	r0, [pc, #200]	@ (8001718 <MX_GPIO_Init+0x1d8>)
 800164e:	f001 fcb3 	bl	8002fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE3 PE5 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_0;
 8001652:	2329      	movs	r3, #41	@ 0x29
 8001654:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001656:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800165a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	2300      	movs	r3, #0
 800165e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001660:	f107 031c 	add.w	r3, r7, #28
 8001664:	4619      	mov	r1, r3
 8001666:	482c      	ldr	r0, [pc, #176]	@ (8001718 <MX_GPIO_Init+0x1d8>)
 8001668:	f001 fca6 	bl	8002fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800166c:	230f      	movs	r3, #15
 800166e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001670:	2301      	movs	r3, #1
 8001672:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	2300      	movs	r3, #0
 8001676:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001678:	2300      	movs	r3, #0
 800167a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800167c:	f107 031c 	add.w	r3, r7, #28
 8001680:	4619      	mov	r1, r3
 8001682:	4826      	ldr	r0, [pc, #152]	@ (800171c <MX_GPIO_Init+0x1dc>)
 8001684:	f001 fc98 	bl	8002fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001688:	230e      	movs	r3, #14
 800168a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168c:	2301      	movs	r3, #1
 800168e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001694:	2303      	movs	r3, #3
 8001696:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f107 031c 	add.w	r3, r7, #28
 800169c:	4619      	mov	r1, r3
 800169e:	4820      	ldr	r0, [pc, #128]	@ (8001720 <MX_GPIO_Init+0x1e0>)
 80016a0:	f001 fc8a 	bl	8002fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80016a4:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 80016a8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016aa:	2301      	movs	r3, #1
 80016ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b2:	2300      	movs	r3, #0
 80016b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b6:	f107 031c 	add.w	r3, r7, #28
 80016ba:	4619      	mov	r1, r3
 80016bc:	4819      	ldr	r0, [pc, #100]	@ (8001724 <MX_GPIO_Init+0x1e4>)
 80016be:	f001 fc7b 	bl	8002fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016c2:	2310      	movs	r3, #16
 80016c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c6:	2301      	movs	r3, #1
 80016c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ce:	2300      	movs	r3, #0
 80016d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016d2:	f107 031c 	add.w	r3, r7, #28
 80016d6:	4619      	mov	r1, r3
 80016d8:	4813      	ldr	r0, [pc, #76]	@ (8001728 <MX_GPIO_Init+0x1e8>)
 80016da:	f001 fc6d 	bl	8002fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016e4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ee:	f107 031c 	add.w	r3, r7, #28
 80016f2:	4619      	mov	r1, r3
 80016f4:	480b      	ldr	r0, [pc, #44]	@ (8001724 <MX_GPIO_Init+0x1e4>)
 80016f6:	f001 fc5f 	bl	8002fb8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 7, 0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	2107      	movs	r1, #7
 80016fe:	2017      	movs	r0, #23
 8001700:	f001 f82e 	bl	8002760 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001704:	2017      	movs	r0, #23
 8001706:	f001 f847 	bl	8002798 <HAL_NVIC_EnableIRQ>

}
 800170a:	bf00      	nop
 800170c:	3730      	adds	r7, #48	@ 0x30
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40023800 	.word	0x40023800
 8001718:	40021000 	.word	0x40021000
 800171c:	40020800 	.word	0x40020800
 8001720:	40020000 	.word	0x40020000
 8001724:	40020400 	.word	0x40020400
 8001728:	40020c00 	.word	0x40020c00

0800172c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001730:	4b12      	ldr	r3, [pc, #72]	@ (800177c <MX_I2C1_Init+0x50>)
 8001732:	4a13      	ldr	r2, [pc, #76]	@ (8001780 <MX_I2C1_Init+0x54>)
 8001734:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001736:	4b11      	ldr	r3, [pc, #68]	@ (800177c <MX_I2C1_Init+0x50>)
 8001738:	4a12      	ldr	r2, [pc, #72]	@ (8001784 <MX_I2C1_Init+0x58>)
 800173a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800173c:	4b0f      	ldr	r3, [pc, #60]	@ (800177c <MX_I2C1_Init+0x50>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001742:	4b0e      	ldr	r3, [pc, #56]	@ (800177c <MX_I2C1_Init+0x50>)
 8001744:	2200      	movs	r2, #0
 8001746:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001748:	4b0c      	ldr	r3, [pc, #48]	@ (800177c <MX_I2C1_Init+0x50>)
 800174a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800174e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001750:	4b0a      	ldr	r3, [pc, #40]	@ (800177c <MX_I2C1_Init+0x50>)
 8001752:	2200      	movs	r2, #0
 8001754:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001756:	4b09      	ldr	r3, [pc, #36]	@ (800177c <MX_I2C1_Init+0x50>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800175c:	4b07      	ldr	r3, [pc, #28]	@ (800177c <MX_I2C1_Init+0x50>)
 800175e:	2200      	movs	r2, #0
 8001760:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001762:	4b06      	ldr	r3, [pc, #24]	@ (800177c <MX_I2C1_Init+0x50>)
 8001764:	2200      	movs	r2, #0
 8001766:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001768:	4804      	ldr	r0, [pc, #16]	@ (800177c <MX_I2C1_Init+0x50>)
 800176a:	f001 feef 	bl	800354c <HAL_I2C_Init>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001774:	f000 fa2c 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	2000031c 	.word	0x2000031c
 8001780:	40005400 	.word	0x40005400
 8001784:	000186a0 	.word	0x000186a0

08001788 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800178c:	4b12      	ldr	r3, [pc, #72]	@ (80017d8 <MX_I2C2_Init+0x50>)
 800178e:	4a13      	ldr	r2, [pc, #76]	@ (80017dc <MX_I2C2_Init+0x54>)
 8001790:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001792:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <MX_I2C2_Init+0x50>)
 8001794:	4a12      	ldr	r2, [pc, #72]	@ (80017e0 <MX_I2C2_Init+0x58>)
 8001796:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001798:	4b0f      	ldr	r3, [pc, #60]	@ (80017d8 <MX_I2C2_Init+0x50>)
 800179a:	2200      	movs	r2, #0
 800179c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800179e:	4b0e      	ldr	r3, [pc, #56]	@ (80017d8 <MX_I2C2_Init+0x50>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017a4:	4b0c      	ldr	r3, [pc, #48]	@ (80017d8 <MX_I2C2_Init+0x50>)
 80017a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017aa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017ac:	4b0a      	ldr	r3, [pc, #40]	@ (80017d8 <MX_I2C2_Init+0x50>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80017b2:	4b09      	ldr	r3, [pc, #36]	@ (80017d8 <MX_I2C2_Init+0x50>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017b8:	4b07      	ldr	r3, [pc, #28]	@ (80017d8 <MX_I2C2_Init+0x50>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017be:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <MX_I2C2_Init+0x50>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80017c4:	4804      	ldr	r0, [pc, #16]	@ (80017d8 <MX_I2C2_Init+0x50>)
 80017c6:	f001 fec1 	bl	800354c <HAL_I2C_Init>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80017d0:	f000 f9fe 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20000370 	.word	0x20000370
 80017dc:	40005800 	.word	0x40005800
 80017e0:	000186a0 	.word	0x000186a0

080017e4 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80017e8:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <MX_I2C3_Init+0x50>)
 80017ea:	4a13      	ldr	r2, [pc, #76]	@ (8001838 <MX_I2C3_Init+0x54>)
 80017ec:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80017ee:	4b11      	ldr	r3, [pc, #68]	@ (8001834 <MX_I2C3_Init+0x50>)
 80017f0:	4a12      	ldr	r2, [pc, #72]	@ (800183c <MX_I2C3_Init+0x58>)
 80017f2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <MX_I2C3_Init+0x50>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80017fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001834 <MX_I2C3_Init+0x50>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001800:	4b0c      	ldr	r3, [pc, #48]	@ (8001834 <MX_I2C3_Init+0x50>)
 8001802:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001806:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001808:	4b0a      	ldr	r3, [pc, #40]	@ (8001834 <MX_I2C3_Init+0x50>)
 800180a:	2200      	movs	r2, #0
 800180c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800180e:	4b09      	ldr	r3, [pc, #36]	@ (8001834 <MX_I2C3_Init+0x50>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001814:	4b07      	ldr	r3, [pc, #28]	@ (8001834 <MX_I2C3_Init+0x50>)
 8001816:	2200      	movs	r2, #0
 8001818:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800181a:	4b06      	ldr	r3, [pc, #24]	@ (8001834 <MX_I2C3_Init+0x50>)
 800181c:	2200      	movs	r2, #0
 800181e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001820:	4804      	ldr	r0, [pc, #16]	@ (8001834 <MX_I2C3_Init+0x50>)
 8001822:	f001 fe93 	bl	800354c <HAL_I2C_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800182c:	f000 f9d0 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200003c4 	.word	0x200003c4
 8001838:	40005c00 	.word	0x40005c00
 800183c:	000186a0 	.word	0x000186a0

08001840 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08e      	sub	sp, #56	@ 0x38
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a5b      	ldr	r2, [pc, #364]	@ (80019cc <HAL_I2C_MspInit+0x18c>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d12c      	bne.n	80018bc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	623b      	str	r3, [r7, #32]
 8001866:	4b5a      	ldr	r3, [pc, #360]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186a:	4a59      	ldr	r2, [pc, #356]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 800186c:	f043 0302 	orr.w	r3, r3, #2
 8001870:	6313      	str	r3, [r2, #48]	@ 0x30
 8001872:	4b57      	ldr	r3, [pc, #348]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	623b      	str	r3, [r7, #32]
 800187c:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800187e:	23c0      	movs	r3, #192	@ 0xc0
 8001880:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001882:	2312      	movs	r3, #18
 8001884:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188a:	2303      	movs	r3, #3
 800188c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800188e:	2304      	movs	r3, #4
 8001890:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001892:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001896:	4619      	mov	r1, r3
 8001898:	484e      	ldr	r0, [pc, #312]	@ (80019d4 <HAL_I2C_MspInit+0x194>)
 800189a:	f001 fb8d 	bl	8002fb8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
 80018a2:	4b4b      	ldr	r3, [pc, #300]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a6:	4a4a      	ldr	r2, [pc, #296]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 80018a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ae:	4b48      	ldr	r3, [pc, #288]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018b6:	61fb      	str	r3, [r7, #28]
 80018b8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80018ba:	e083      	b.n	80019c4 <HAL_I2C_MspInit+0x184>
  else if(i2cHandle->Instance==I2C2)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a45      	ldr	r2, [pc, #276]	@ (80019d8 <HAL_I2C_MspInit+0x198>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d12d      	bne.n	8001922 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	61bb      	str	r3, [r7, #24]
 80018ca:	4b41      	ldr	r3, [pc, #260]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	4a40      	ldr	r2, [pc, #256]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 80018d0:	f043 0302 	orr.w	r3, r3, #2
 80018d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d6:	4b3e      	ldr	r3, [pc, #248]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	61bb      	str	r3, [r7, #24]
 80018e0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018e2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018e8:	2312      	movs	r3, #18
 80018ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f0:	2303      	movs	r3, #3
 80018f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018f4:	2304      	movs	r3, #4
 80018f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018fc:	4619      	mov	r1, r3
 80018fe:	4835      	ldr	r0, [pc, #212]	@ (80019d4 <HAL_I2C_MspInit+0x194>)
 8001900:	f001 fb5a 	bl	8002fb8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	4b31      	ldr	r3, [pc, #196]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 800190a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190c:	4a30      	ldr	r2, [pc, #192]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 800190e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001912:	6413      	str	r3, [r2, #64]	@ 0x40
 8001914:	4b2e      	ldr	r3, [pc, #184]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 8001916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001918:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	697b      	ldr	r3, [r7, #20]
}
 8001920:	e050      	b.n	80019c4 <HAL_I2C_MspInit+0x184>
  else if(i2cHandle->Instance==I2C3)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a2d      	ldr	r2, [pc, #180]	@ (80019dc <HAL_I2C_MspInit+0x19c>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d14b      	bne.n	80019c4 <HAL_I2C_MspInit+0x184>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800192c:	2300      	movs	r3, #0
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	4b27      	ldr	r3, [pc, #156]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 8001932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001934:	4a26      	ldr	r2, [pc, #152]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 8001936:	f043 0304 	orr.w	r3, r3, #4
 800193a:	6313      	str	r3, [r2, #48]	@ 0x30
 800193c:	4b24      	ldr	r3, [pc, #144]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 800193e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001940:	f003 0304 	and.w	r3, r3, #4
 8001944:	613b      	str	r3, [r7, #16]
 8001946:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001948:	2300      	movs	r3, #0
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	4b20      	ldr	r3, [pc, #128]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 800194e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001950:	4a1f      	ldr	r2, [pc, #124]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 8001952:	f043 0301 	orr.w	r3, r3, #1
 8001956:	6313      	str	r3, [r2, #48]	@ 0x30
 8001958:	4b1d      	ldr	r3, [pc, #116]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 800195a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195c:	f003 0301 	and.w	r3, r3, #1
 8001960:	60fb      	str	r3, [r7, #12]
 8001962:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001964:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001968:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800196a:	2312      	movs	r3, #18
 800196c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001972:	2303      	movs	r3, #3
 8001974:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001976:	2304      	movs	r3, #4
 8001978:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800197a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800197e:	4619      	mov	r1, r3
 8001980:	4817      	ldr	r0, [pc, #92]	@ (80019e0 <HAL_I2C_MspInit+0x1a0>)
 8001982:	f001 fb19 	bl	8002fb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001986:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800198a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800198c:	2312      	movs	r3, #18
 800198e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001994:	2303      	movs	r3, #3
 8001996:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001998:	2304      	movs	r3, #4
 800199a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019a0:	4619      	mov	r1, r3
 80019a2:	4810      	ldr	r0, [pc, #64]	@ (80019e4 <HAL_I2C_MspInit+0x1a4>)
 80019a4:	f001 fb08 	bl	8002fb8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80019a8:	2300      	movs	r3, #0
 80019aa:	60bb      	str	r3, [r7, #8]
 80019ac:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 80019ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b0:	4a07      	ldr	r2, [pc, #28]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 80019b2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80019b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b8:	4b05      	ldr	r3, [pc, #20]	@ (80019d0 <HAL_I2C_MspInit+0x190>)
 80019ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80019c0:	60bb      	str	r3, [r7, #8]
 80019c2:	68bb      	ldr	r3, [r7, #8]
}
 80019c4:	bf00      	nop
 80019c6:	3738      	adds	r7, #56	@ 0x38
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40005400 	.word	0x40005400
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40020400 	.word	0x40020400
 80019d8:	40005800 	.word	0x40005800
 80019dc:	40005c00 	.word	0x40005c00
 80019e0:	40020800 	.word	0x40020800
 80019e4:	40020000 	.word	0x40020000

080019e8 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a20      	ldr	r2, [pc, #128]	@ (8001a78 <HAL_I2C_MspDeInit+0x90>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d10e      	bne.n	8001a18 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80019fa:	4b20      	ldr	r3, [pc, #128]	@ (8001a7c <HAL_I2C_MspDeInit+0x94>)
 80019fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fe:	4a1f      	ldr	r2, [pc, #124]	@ (8001a7c <HAL_I2C_MspDeInit+0x94>)
 8001a00:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001a04:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8001a06:	2140      	movs	r1, #64	@ 0x40
 8001a08:	481d      	ldr	r0, [pc, #116]	@ (8001a80 <HAL_I2C_MspDeInit+0x98>)
 8001a0a:	f001 fc71 	bl	80032f0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8001a0e:	2180      	movs	r1, #128	@ 0x80
 8001a10:	481b      	ldr	r0, [pc, #108]	@ (8001a80 <HAL_I2C_MspDeInit+0x98>)
 8001a12:	f001 fc6d 	bl	80032f0 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8001a16:	e02a      	b.n	8001a6e <HAL_I2C_MspDeInit+0x86>
  else if(i2cHandle->Instance==I2C2)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a19      	ldr	r2, [pc, #100]	@ (8001a84 <HAL_I2C_MspDeInit+0x9c>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d110      	bne.n	8001a44 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001a22:	4b16      	ldr	r3, [pc, #88]	@ (8001a7c <HAL_I2C_MspDeInit+0x94>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a26:	4a15      	ldr	r2, [pc, #84]	@ (8001a7c <HAL_I2C_MspDeInit+0x94>)
 8001a28:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001a2c:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001a2e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a32:	4813      	ldr	r0, [pc, #76]	@ (8001a80 <HAL_I2C_MspDeInit+0x98>)
 8001a34:	f001 fc5c 	bl	80032f0 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001a38:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a3c:	4810      	ldr	r0, [pc, #64]	@ (8001a80 <HAL_I2C_MspDeInit+0x98>)
 8001a3e:	f001 fc57 	bl	80032f0 <HAL_GPIO_DeInit>
}
 8001a42:	e014      	b.n	8001a6e <HAL_I2C_MspDeInit+0x86>
  else if(i2cHandle->Instance==I2C3)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a0f      	ldr	r2, [pc, #60]	@ (8001a88 <HAL_I2C_MspDeInit+0xa0>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d10f      	bne.n	8001a6e <HAL_I2C_MspDeInit+0x86>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a7c <HAL_I2C_MspDeInit+0x94>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a52:	4a0a      	ldr	r2, [pc, #40]	@ (8001a7c <HAL_I2C_MspDeInit+0x94>)
 8001a54:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001a58:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8001a5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a5e:	480b      	ldr	r0, [pc, #44]	@ (8001a8c <HAL_I2C_MspDeInit+0xa4>)
 8001a60:	f001 fc46 	bl	80032f0 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8001a64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a68:	4809      	ldr	r0, [pc, #36]	@ (8001a90 <HAL_I2C_MspDeInit+0xa8>)
 8001a6a:	f001 fc41 	bl	80032f0 <HAL_GPIO_DeInit>
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40005400 	.word	0x40005400
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	40020400 	.word	0x40020400
 8001a84:	40005800 	.word	0x40005800
 8001a88:	40005c00 	.word	0x40005c00
 8001a8c:	40020800 	.word	0x40020800
 8001a90:	40020000 	.word	0x40020000

08001a94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a98:	f000 fd44 	bl	8002524 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a9c:	f000 f822 	bl	8001ae4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(3000);//ỔN ĐỊNH MÀN HÌNH
 8001aa0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001aa4:	f000 fd80 	bl	80025a8 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aa8:	f7ff fd4a 	bl	8001540 <MX_GPIO_Init>
  MX_DMA_Init();
 8001aac:	f7ff fc80 	bl	80013b0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001ab0:	f7ff fe3c 	bl	800172c <MX_I2C1_Init>
  MX_I2C2_Init();
 8001ab4:	f7ff fe68 	bl	8001788 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001ab8:	f7ff fe94 	bl	80017e4 <MX_I2C3_Init>
  MX_USART3_UART_Init();
 8001abc:	f000 fbf4 	bl	80022a8 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001ac0:	f000 f9fa 	bl	8001eb8 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001ac4:	f000 fa98 	bl	8001ff8 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001ac8:	f000 fbc4 	bl	8002254 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001acc:	f000 fa40 	bl	8001f50 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  alt_main();
 8001ad0:	f7ff fbaa 	bl	8001228 <alt_main>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001ad4:	f006 f856 	bl	8007b84 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001ad8:	f7ff fc92 	bl	8001400 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001adc:	f006 f876 	bl	8007bcc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ae0:	bf00      	nop
 8001ae2:	e7fd      	b.n	8001ae0 <main+0x4c>

08001ae4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b094      	sub	sp, #80	@ 0x50
 8001ae8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aea:	f107 0320 	add.w	r3, r7, #32
 8001aee:	2230      	movs	r2, #48	@ 0x30
 8001af0:	2100      	movs	r1, #0
 8001af2:	4618      	mov	r0, r3
 8001af4:	f009 fd20 	bl	800b538 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001af8:	f107 030c 	add.w	r3, r7, #12
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	4b22      	ldr	r3, [pc, #136]	@ (8001b98 <SystemClock_Config+0xb4>)
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b10:	4a21      	ldr	r2, [pc, #132]	@ (8001b98 <SystemClock_Config+0xb4>)
 8001b12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b16:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b18:	4b1f      	ldr	r3, [pc, #124]	@ (8001b98 <SystemClock_Config+0xb4>)
 8001b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b24:	2300      	movs	r3, #0
 8001b26:	607b      	str	r3, [r7, #4]
 8001b28:	4b1c      	ldr	r3, [pc, #112]	@ (8001b9c <SystemClock_Config+0xb8>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a1b      	ldr	r2, [pc, #108]	@ (8001b9c <SystemClock_Config+0xb8>)
 8001b2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b32:	6013      	str	r3, [r2, #0]
 8001b34:	4b19      	ldr	r3, [pc, #100]	@ (8001b9c <SystemClock_Config+0xb8>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b40:	2302      	movs	r3, #2
 8001b42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b44:	2301      	movs	r3, #1
 8001b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b48:	2310      	movs	r3, #16
 8001b4a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b50:	f107 0320 	add.w	r3, r7, #32
 8001b54:	4618      	mov	r0, r3
 8001b56:	f002 fb81 	bl	800425c <HAL_RCC_OscConfig>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001b60:	f000 f836 	bl	8001bd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b64:	230f      	movs	r3, #15
 8001b66:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b70:	2300      	movs	r3, #0
 8001b72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b78:	f107 030c 	add.w	r3, r7, #12
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f002 fde4 	bl	800474c <HAL_RCC_ClockConfig>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001b8a:	f000 f821 	bl	8001bd0 <Error_Handler>
  }
}
 8001b8e:	bf00      	nop
 8001b90:	3750      	adds	r7, #80	@ 0x50
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40007000 	.word	0x40007000

08001ba0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a07      	ldr	r2, [pc, #28]	@ (8001bcc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d101      	bne.n	8001bb6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001bb2:	f000 fcd9 	bl	8002568 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2){
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bbe:	d101      	bne.n	8001bc4 <HAL_TIM_PeriodElapsedCallback+0x24>
	  TIM2_CALLBACK_STEP();
 8001bc0:	f7ff f988 	bl	8000ed4 <TIM2_CALLBACK_STEP>
  }
  /* USER CODE END Callback 1 */
}
 8001bc4:	bf00      	nop
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40001400 	.word	0x40001400

08001bd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd4:	b672      	cpsid	i
}
 8001bd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <Error_Handler+0x8>

08001bdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	607b      	str	r3, [r7, #4]
 8001be6:	4b12      	ldr	r3, [pc, #72]	@ (8001c30 <HAL_MspInit+0x54>)
 8001be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bea:	4a11      	ldr	r2, [pc, #68]	@ (8001c30 <HAL_MspInit+0x54>)
 8001bec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bf0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c30 <HAL_MspInit+0x54>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bfa:	607b      	str	r3, [r7, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	603b      	str	r3, [r7, #0]
 8001c02:	4b0b      	ldr	r3, [pc, #44]	@ (8001c30 <HAL_MspInit+0x54>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c06:	4a0a      	ldr	r2, [pc, #40]	@ (8001c30 <HAL_MspInit+0x54>)
 8001c08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c0e:	4b08      	ldr	r3, [pc, #32]	@ (8001c30 <HAL_MspInit+0x54>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c16:	603b      	str	r3, [r7, #0]
 8001c18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	210f      	movs	r1, #15
 8001c1e:	f06f 0001 	mvn.w	r0, #1
 8001c22:	f000 fd9d 	bl	8002760 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40023800 	.word	0x40023800

08001c34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08e      	sub	sp, #56	@ 0x38
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c40:	2300      	movs	r3, #0
 8001c42:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001c44:	2300      	movs	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	4b33      	ldr	r3, [pc, #204]	@ (8001d18 <HAL_InitTick+0xe4>)
 8001c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4c:	4a32      	ldr	r2, [pc, #200]	@ (8001d18 <HAL_InitTick+0xe4>)
 8001c4e:	f043 0320 	orr.w	r3, r3, #32
 8001c52:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c54:	4b30      	ldr	r3, [pc, #192]	@ (8001d18 <HAL_InitTick+0xe4>)
 8001c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c58:	f003 0320 	and.w	r3, r3, #32
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c60:	f107 0210 	add.w	r2, r7, #16
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	4611      	mov	r1, r2
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f002 ff4e 	bl	8004b0c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c70:	6a3b      	ldr	r3, [r7, #32]
 8001c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d103      	bne.n	8001c82 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c7a:	f002 ff1f 	bl	8004abc <HAL_RCC_GetPCLK1Freq>
 8001c7e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c80:	e004      	b.n	8001c8c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c82:	f002 ff1b 	bl	8004abc <HAL_RCC_GetPCLK1Freq>
 8001c86:	4603      	mov	r3, r0
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c8e:	4a23      	ldr	r2, [pc, #140]	@ (8001d1c <HAL_InitTick+0xe8>)
 8001c90:	fba2 2303 	umull	r2, r3, r2, r3
 8001c94:	0c9b      	lsrs	r3, r3, #18
 8001c96:	3b01      	subs	r3, #1
 8001c98:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001c9a:	4b21      	ldr	r3, [pc, #132]	@ (8001d20 <HAL_InitTick+0xec>)
 8001c9c:	4a21      	ldr	r2, [pc, #132]	@ (8001d24 <HAL_InitTick+0xf0>)
 8001c9e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d20 <HAL_InitTick+0xec>)
 8001ca2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ca6:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001ca8:	4a1d      	ldr	r2, [pc, #116]	@ (8001d20 <HAL_InitTick+0xec>)
 8001caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cac:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001cae:	4b1c      	ldr	r3, [pc, #112]	@ (8001d20 <HAL_InitTick+0xec>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d20 <HAL_InitTick+0xec>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cba:	4b19      	ldr	r3, [pc, #100]	@ (8001d20 <HAL_InitTick+0xec>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001cc0:	4817      	ldr	r0, [pc, #92]	@ (8001d20 <HAL_InitTick+0xec>)
 8001cc2:	f002 ff55 	bl	8004b70 <HAL_TIM_Base_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001ccc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d11b      	bne.n	8001d0c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001cd4:	4812      	ldr	r0, [pc, #72]	@ (8001d20 <HAL_InitTick+0xec>)
 8001cd6:	f002 ff9b 	bl	8004c10 <HAL_TIM_Base_Start_IT>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ce0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d111      	bne.n	8001d0c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001ce8:	2037      	movs	r0, #55	@ 0x37
 8001cea:	f000 fd55 	bl	8002798 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2b0f      	cmp	r3, #15
 8001cf2:	d808      	bhi.n	8001d06 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	6879      	ldr	r1, [r7, #4]
 8001cf8:	2037      	movs	r0, #55	@ 0x37
 8001cfa:	f000 fd31 	bl	8002760 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8001d28 <HAL_InitTick+0xf4>)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6013      	str	r3, [r2, #0]
 8001d04:	e002      	b.n	8001d0c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001d0c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3738      	adds	r7, #56	@ 0x38
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40023800 	.word	0x40023800
 8001d1c:	431bde83 	.word	0x431bde83
 8001d20:	20000418 	.word	0x20000418
 8001d24:	40001400 	.word	0x40001400
 8001d28:	20000004 	.word	0x20000004

08001d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d30:	bf00      	nop
 8001d32:	e7fd      	b.n	8001d30 <NMI_Handler+0x4>

08001d34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d38:	bf00      	nop
 8001d3a:	e7fd      	b.n	8001d38 <HardFault_Handler+0x4>

08001d3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d40:	bf00      	nop
 8001d42:	e7fd      	b.n	8001d40 <MemManage_Handler+0x4>

08001d44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <BusFault_Handler+0x4>

08001d4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d50:	bf00      	nop
 8001d52:	e7fd      	b.n	8001d50 <UsageFault_Handler+0x4>

08001d54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
	...

08001d64 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001d68:	4802      	ldr	r0, [pc, #8]	@ (8001d74 <DMA1_Stream1_IRQHandler+0x10>)
 8001d6a:	f000 febb 	bl	8002ae4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	200005cc 	.word	0x200005cc

08001d78 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001d7c:	4802      	ldr	r0, [pc, #8]	@ (8001d88 <DMA1_Stream4_IRQHandler+0x10>)
 8001d7e:	f000 feb1 	bl	8002ae4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	2000062c 	.word	0x2000062c

08001d8c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001d90:	2020      	movs	r0, #32
 8001d92:	f001 fbc3 	bl	800351c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001d96:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001d9a:	f001 fbbf 	bl	800351c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001da8:	4802      	ldr	r0, [pc, #8]	@ (8001db4 <TIM2_IRQHandler+0x10>)
 8001daa:	f003 f924 	bl	8004ff6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20000464 	.word	0x20000464

08001db8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001dbc:	4802      	ldr	r0, [pc, #8]	@ (8001dc8 <USART3_IRQHandler+0x10>)
 8001dbe:	f004 f889 	bl	8005ed4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20000584 	.word	0x20000584

08001dcc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001dd0:	4802      	ldr	r0, [pc, #8]	@ (8001ddc <TIM7_IRQHandler+0x10>)
 8001dd2:	f003 f910 	bl	8004ff6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000418 	.word	0x20000418

08001de0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  return 1;
 8001de4:	2301      	movs	r3, #1
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <_kill>:

int _kill(int pid, int sig)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dfa:	f009 fbf9 	bl	800b5f0 <__errno>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2216      	movs	r2, #22
 8001e02:	601a      	str	r2, [r3, #0]
  return -1;
 8001e04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <_exit>:

void _exit (int status)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e18:	f04f 31ff 	mov.w	r1, #4294967295
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f7ff ffe7 	bl	8001df0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e22:	bf00      	nop
 8001e24:	e7fd      	b.n	8001e22 <_exit+0x12>
	...

08001e28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e30:	4a14      	ldr	r2, [pc, #80]	@ (8001e84 <_sbrk+0x5c>)
 8001e32:	4b15      	ldr	r3, [pc, #84]	@ (8001e88 <_sbrk+0x60>)
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e3c:	4b13      	ldr	r3, [pc, #76]	@ (8001e8c <_sbrk+0x64>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d102      	bne.n	8001e4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e44:	4b11      	ldr	r3, [pc, #68]	@ (8001e8c <_sbrk+0x64>)
 8001e46:	4a12      	ldr	r2, [pc, #72]	@ (8001e90 <_sbrk+0x68>)
 8001e48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e4a:	4b10      	ldr	r3, [pc, #64]	@ (8001e8c <_sbrk+0x64>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4413      	add	r3, r2
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d207      	bcs.n	8001e68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e58:	f009 fbca 	bl	800b5f0 <__errno>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	220c      	movs	r2, #12
 8001e60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e62:	f04f 33ff 	mov.w	r3, #4294967295
 8001e66:	e009      	b.n	8001e7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e68:	4b08      	ldr	r3, [pc, #32]	@ (8001e8c <_sbrk+0x64>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e6e:	4b07      	ldr	r3, [pc, #28]	@ (8001e8c <_sbrk+0x64>)
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4413      	add	r3, r2
 8001e76:	4a05      	ldr	r2, [pc, #20]	@ (8001e8c <_sbrk+0x64>)
 8001e78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3718      	adds	r7, #24
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20020000 	.word	0x20020000
 8001e88:	00000400 	.word	0x00000400
 8001e8c:	20000460 	.word	0x20000460
 8001e90:	20005130 	.word	0x20005130

08001e94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e98:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <SystemInit+0x20>)
 8001e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e9e:	4a05      	ldr	r2, [pc, #20]	@ (8001eb4 <SystemInit+0x20>)
 8001ea0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ea4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ea8:	bf00      	nop
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ebe:	f107 0308 	add.w	r3, r7, #8
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	605a      	str	r2, [r3, #4]
 8001ec8:	609a      	str	r2, [r3, #8]
 8001eca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ecc:	463b      	mov	r3, r7
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f4c <MX_TIM2_Init+0x94>)
 8001ed6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001eda:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001edc:	4b1b      	ldr	r3, [pc, #108]	@ (8001f4c <MX_TIM2_Init+0x94>)
 8001ede:	2253      	movs	r2, #83	@ 0x53
 8001ee0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f4c <MX_TIM2_Init+0x94>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001ee8:	4b18      	ldr	r3, [pc, #96]	@ (8001f4c <MX_TIM2_Init+0x94>)
 8001eea:	2263      	movs	r2, #99	@ 0x63
 8001eec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eee:	4b17      	ldr	r3, [pc, #92]	@ (8001f4c <MX_TIM2_Init+0x94>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef4:	4b15      	ldr	r3, [pc, #84]	@ (8001f4c <MX_TIM2_Init+0x94>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001efa:	4814      	ldr	r0, [pc, #80]	@ (8001f4c <MX_TIM2_Init+0x94>)
 8001efc:	f002 fe38 	bl	8004b70 <HAL_TIM_Base_Init>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001f06:	f7ff fe63 	bl	8001bd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f0e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f10:	f107 0308 	add.w	r3, r7, #8
 8001f14:	4619      	mov	r1, r3
 8001f16:	480d      	ldr	r0, [pc, #52]	@ (8001f4c <MX_TIM2_Init+0x94>)
 8001f18:	f003 fa20 	bl	800535c <HAL_TIM_ConfigClockSource>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001f22:	f7ff fe55 	bl	8001bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f26:	2300      	movs	r3, #0
 8001f28:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f2e:	463b      	mov	r3, r7
 8001f30:	4619      	mov	r1, r3
 8001f32:	4806      	ldr	r0, [pc, #24]	@ (8001f4c <MX_TIM2_Init+0x94>)
 8001f34:	f003 fe18 	bl	8005b68 <HAL_TIMEx_MasterConfigSynchronization>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001f3e:	f7ff fe47 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f42:	bf00      	nop
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000464 	.word	0x20000464

08001f50 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08c      	sub	sp, #48	@ 0x30
 8001f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f56:	f107 030c 	add.w	r3, r7, #12
 8001f5a:	2224      	movs	r2, #36	@ 0x24
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f009 faea 	bl	800b538 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f64:	1d3b      	adds	r3, r7, #4
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f6c:	4b20      	ldr	r3, [pc, #128]	@ (8001ff0 <MX_TIM3_Init+0xa0>)
 8001f6e:	4a21      	ldr	r2, [pc, #132]	@ (8001ff4 <MX_TIM3_Init+0xa4>)
 8001f70:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f72:	4b1f      	ldr	r3, [pc, #124]	@ (8001ff0 <MX_TIM3_Init+0xa0>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f78:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff0 <MX_TIM3_Init+0xa0>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001f7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ff0 <MX_TIM3_Init+0xa0>)
 8001f80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f84:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f86:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff0 <MX_TIM3_Init+0xa0>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f8c:	4b18      	ldr	r3, [pc, #96]	@ (8001ff0 <MX_TIM3_Init+0xa0>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001f92:	2301      	movs	r3, #1
 8001f94:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f96:	2300      	movs	r3, #0
 8001f98:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001faa:	2301      	movs	r3, #1
 8001fac:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001fb6:	f107 030c 	add.w	r3, r7, #12
 8001fba:	4619      	mov	r1, r3
 8001fbc:	480c      	ldr	r0, [pc, #48]	@ (8001ff0 <MX_TIM3_Init+0xa0>)
 8001fbe:	f002 fee6 	bl	8004d8e <HAL_TIM_Encoder_Init>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001fc8:	f7ff fe02 	bl	8001bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fd4:	1d3b      	adds	r3, r7, #4
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	4805      	ldr	r0, [pc, #20]	@ (8001ff0 <MX_TIM3_Init+0xa0>)
 8001fda:	f003 fdc5 	bl	8005b68 <HAL_TIMEx_MasterConfigSynchronization>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001fe4:	f7ff fdf4 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001fe8:	bf00      	nop
 8001fea:	3730      	adds	r7, #48	@ 0x30
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	200004ac 	.word	0x200004ac
 8001ff4:	40000400 	.word	0x40000400

08001ff8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08a      	sub	sp, #40	@ 0x28
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ffe:	f107 0320 	add.w	r3, r7, #32
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002008:	1d3b      	adds	r3, r7, #4
 800200a:	2200      	movs	r2, #0
 800200c:	601a      	str	r2, [r3, #0]
 800200e:	605a      	str	r2, [r3, #4]
 8002010:	609a      	str	r2, [r3, #8]
 8002012:	60da      	str	r2, [r3, #12]
 8002014:	611a      	str	r2, [r3, #16]
 8002016:	615a      	str	r2, [r3, #20]
 8002018:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800201a:	4b27      	ldr	r3, [pc, #156]	@ (80020b8 <MX_TIM4_Init+0xc0>)
 800201c:	4a27      	ldr	r2, [pc, #156]	@ (80020bc <MX_TIM4_Init+0xc4>)
 800201e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8002020:	4b25      	ldr	r3, [pc, #148]	@ (80020b8 <MX_TIM4_Init+0xc0>)
 8002022:	2253      	movs	r2, #83	@ 0x53
 8002024:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002026:	4b24      	ldr	r3, [pc, #144]	@ (80020b8 <MX_TIM4_Init+0xc0>)
 8002028:	2200      	movs	r2, #0
 800202a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 800202c:	4b22      	ldr	r3, [pc, #136]	@ (80020b8 <MX_TIM4_Init+0xc0>)
 800202e:	2263      	movs	r2, #99	@ 0x63
 8002030:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002032:	4b21      	ldr	r3, [pc, #132]	@ (80020b8 <MX_TIM4_Init+0xc0>)
 8002034:	2200      	movs	r2, #0
 8002036:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002038:	4b1f      	ldr	r3, [pc, #124]	@ (80020b8 <MX_TIM4_Init+0xc0>)
 800203a:	2200      	movs	r2, #0
 800203c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800203e:	481e      	ldr	r0, [pc, #120]	@ (80020b8 <MX_TIM4_Init+0xc0>)
 8002040:	f002 fe56 	bl	8004cf0 <HAL_TIM_PWM_Init>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800204a:	f7ff fdc1 	bl	8001bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800204e:	2300      	movs	r3, #0
 8002050:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002052:	2300      	movs	r3, #0
 8002054:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002056:	f107 0320 	add.w	r3, r7, #32
 800205a:	4619      	mov	r1, r3
 800205c:	4816      	ldr	r0, [pc, #88]	@ (80020b8 <MX_TIM4_Init+0xc0>)
 800205e:	f003 fd83 	bl	8005b68 <HAL_TIMEx_MasterConfigSynchronization>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8002068:	f7ff fdb2 	bl	8001bd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800206c:	2360      	movs	r3, #96	@ 0x60
 800206e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002070:	2300      	movs	r3, #0
 8002072:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002074:	2300      	movs	r3, #0
 8002076:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002078:	2300      	movs	r3, #0
 800207a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800207c:	1d3b      	adds	r3, r7, #4
 800207e:	2208      	movs	r2, #8
 8002080:	4619      	mov	r1, r3
 8002082:	480d      	ldr	r0, [pc, #52]	@ (80020b8 <MX_TIM4_Init+0xc0>)
 8002084:	f003 f8a8 	bl	80051d8 <HAL_TIM_PWM_ConfigChannel>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800208e:	f7ff fd9f 	bl	8001bd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002092:	1d3b      	adds	r3, r7, #4
 8002094:	220c      	movs	r2, #12
 8002096:	4619      	mov	r1, r3
 8002098:	4807      	ldr	r0, [pc, #28]	@ (80020b8 <MX_TIM4_Init+0xc0>)
 800209a:	f003 f89d 	bl	80051d8 <HAL_TIM_PWM_ConfigChannel>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80020a4:	f7ff fd94 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80020a8:	4803      	ldr	r0, [pc, #12]	@ (80020b8 <MX_TIM4_Init+0xc0>)
 80020aa:	f000 f899 	bl	80021e0 <HAL_TIM_MspPostInit>

}
 80020ae:	bf00      	nop
 80020b0:	3728      	adds	r7, #40	@ 0x28
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	200004f4 	.word	0x200004f4
 80020bc:	40000800 	.word	0x40000800

080020c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020d0:	d115      	bne.n	80020fe <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002108 <HAL_TIM_Base_MspInit+0x48>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	4a0b      	ldr	r2, [pc, #44]	@ (8002108 <HAL_TIM_Base_MspInit+0x48>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e2:	4b09      	ldr	r3, [pc, #36]	@ (8002108 <HAL_TIM_Base_MspInit+0x48>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80020ee:	2200      	movs	r2, #0
 80020f0:	2105      	movs	r1, #5
 80020f2:	201c      	movs	r0, #28
 80020f4:	f000 fb34 	bl	8002760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80020f8:	201c      	movs	r0, #28
 80020fa:	f000 fb4d 	bl	8002798 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80020fe:	bf00      	nop
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40023800 	.word	0x40023800

0800210c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08a      	sub	sp, #40	@ 0x28
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002114:	f107 0314 	add.w	r3, r7, #20
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a19      	ldr	r2, [pc, #100]	@ (8002190 <HAL_TIM_Encoder_MspInit+0x84>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d12b      	bne.n	8002186 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	613b      	str	r3, [r7, #16]
 8002132:	4b18      	ldr	r3, [pc, #96]	@ (8002194 <HAL_TIM_Encoder_MspInit+0x88>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	4a17      	ldr	r2, [pc, #92]	@ (8002194 <HAL_TIM_Encoder_MspInit+0x88>)
 8002138:	f043 0302 	orr.w	r3, r3, #2
 800213c:	6413      	str	r3, [r2, #64]	@ 0x40
 800213e:	4b15      	ldr	r3, [pc, #84]	@ (8002194 <HAL_TIM_Encoder_MspInit+0x88>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	613b      	str	r3, [r7, #16]
 8002148:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <HAL_TIM_Encoder_MspInit+0x88>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002152:	4a10      	ldr	r2, [pc, #64]	@ (8002194 <HAL_TIM_Encoder_MspInit+0x88>)
 8002154:	f043 0301 	orr.w	r3, r3, #1
 8002158:	6313      	str	r3, [r2, #48]	@ 0x30
 800215a:	4b0e      	ldr	r3, [pc, #56]	@ (8002194 <HAL_TIM_Encoder_MspInit+0x88>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002166:	23c0      	movs	r3, #192	@ 0xc0
 8002168:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216a:	2302      	movs	r3, #2
 800216c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002172:	2300      	movs	r3, #0
 8002174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002176:	2302      	movs	r3, #2
 8002178:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217a:	f107 0314 	add.w	r3, r7, #20
 800217e:	4619      	mov	r1, r3
 8002180:	4805      	ldr	r0, [pc, #20]	@ (8002198 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002182:	f000 ff19 	bl	8002fb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002186:	bf00      	nop
 8002188:	3728      	adds	r7, #40	@ 0x28
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40000400 	.word	0x40000400
 8002194:	40023800 	.word	0x40023800
 8002198:	40020000 	.word	0x40020000

0800219c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a0b      	ldr	r2, [pc, #44]	@ (80021d8 <HAL_TIM_PWM_MspInit+0x3c>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d10d      	bne.n	80021ca <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	4b0a      	ldr	r3, [pc, #40]	@ (80021dc <HAL_TIM_PWM_MspInit+0x40>)
 80021b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b6:	4a09      	ldr	r2, [pc, #36]	@ (80021dc <HAL_TIM_PWM_MspInit+0x40>)
 80021b8:	f043 0304 	orr.w	r3, r3, #4
 80021bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80021be:	4b07      	ldr	r3, [pc, #28]	@ (80021dc <HAL_TIM_PWM_MspInit+0x40>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	f003 0304 	and.w	r3, r3, #4
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80021ca:	bf00      	nop
 80021cc:	3714      	adds	r7, #20
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	40000800 	.word	0x40000800
 80021dc:	40023800 	.word	0x40023800

080021e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b088      	sub	sp, #32
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e8:	f107 030c 	add.w	r3, r7, #12
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]
 80021f6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a12      	ldr	r2, [pc, #72]	@ (8002248 <HAL_TIM_MspPostInit+0x68>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d11e      	bne.n	8002240 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002202:	2300      	movs	r3, #0
 8002204:	60bb      	str	r3, [r7, #8]
 8002206:	4b11      	ldr	r3, [pc, #68]	@ (800224c <HAL_TIM_MspPostInit+0x6c>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	4a10      	ldr	r2, [pc, #64]	@ (800224c <HAL_TIM_MspPostInit+0x6c>)
 800220c:	f043 0308 	orr.w	r3, r3, #8
 8002210:	6313      	str	r3, [r2, #48]	@ 0x30
 8002212:	4b0e      	ldr	r3, [pc, #56]	@ (800224c <HAL_TIM_MspPostInit+0x6c>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	60bb      	str	r3, [r7, #8]
 800221c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800221e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002222:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002224:	2302      	movs	r3, #2
 8002226:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222c:	2300      	movs	r3, #0
 800222e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002230:	2302      	movs	r3, #2
 8002232:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002234:	f107 030c 	add.w	r3, r7, #12
 8002238:	4619      	mov	r1, r3
 800223a:	4805      	ldr	r0, [pc, #20]	@ (8002250 <HAL_TIM_MspPostInit+0x70>)
 800223c:	f000 febc 	bl	8002fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002240:	bf00      	nop
 8002242:	3720      	adds	r7, #32
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40000800 	.word	0x40000800
 800224c:	40023800 	.word	0x40023800
 8002250:	40020c00 	.word	0x40020c00

08002254 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002258:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 800225a:	4a12      	ldr	r2, [pc, #72]	@ (80022a4 <MX_USART2_UART_Init+0x50>)
 800225c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800225e:	4b10      	ldr	r3, [pc, #64]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 8002260:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002264:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002266:	4b0e      	ldr	r3, [pc, #56]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 8002268:	2200      	movs	r2, #0
 800226a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800226c:	4b0c      	ldr	r3, [pc, #48]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 800226e:	2200      	movs	r2, #0
 8002270:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002272:	4b0b      	ldr	r3, [pc, #44]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 8002274:	2200      	movs	r2, #0
 8002276:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002278:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 800227a:	220c      	movs	r2, #12
 800227c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800227e:	4b08      	ldr	r3, [pc, #32]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 8002280:	2200      	movs	r2, #0
 8002282:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002284:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 8002286:	2200      	movs	r2, #0
 8002288:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800228a:	4805      	ldr	r0, [pc, #20]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 800228c:	f003 fcfc 	bl	8005c88 <HAL_UART_Init>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002296:	f7ff fc9b 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	2000053c 	.word	0x2000053c
 80022a4:	40004400 	.word	0x40004400

080022a8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022ac:	4b11      	ldr	r3, [pc, #68]	@ (80022f4 <MX_USART3_UART_Init+0x4c>)
 80022ae:	4a12      	ldr	r2, [pc, #72]	@ (80022f8 <MX_USART3_UART_Init+0x50>)
 80022b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80022b2:	4b10      	ldr	r3, [pc, #64]	@ (80022f4 <MX_USART3_UART_Init+0x4c>)
 80022b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022ba:	4b0e      	ldr	r3, [pc, #56]	@ (80022f4 <MX_USART3_UART_Init+0x4c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022c0:	4b0c      	ldr	r3, [pc, #48]	@ (80022f4 <MX_USART3_UART_Init+0x4c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022c6:	4b0b      	ldr	r3, [pc, #44]	@ (80022f4 <MX_USART3_UART_Init+0x4c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022cc:	4b09      	ldr	r3, [pc, #36]	@ (80022f4 <MX_USART3_UART_Init+0x4c>)
 80022ce:	220c      	movs	r2, #12
 80022d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022d2:	4b08      	ldr	r3, [pc, #32]	@ (80022f4 <MX_USART3_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022d8:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <MX_USART3_UART_Init+0x4c>)
 80022da:	2200      	movs	r2, #0
 80022dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022de:	4805      	ldr	r0, [pc, #20]	@ (80022f4 <MX_USART3_UART_Init+0x4c>)
 80022e0:	f003 fcd2 	bl	8005c88 <HAL_UART_Init>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80022ea:	f7ff fc71 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000584 	.word	0x20000584
 80022f8:	40004800 	.word	0x40004800

080022fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08c      	sub	sp, #48	@ 0x30
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 031c 	add.w	r3, r7, #28
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a65      	ldr	r2, [pc, #404]	@ (80024b0 <HAL_UART_MspInit+0x1b4>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d12c      	bne.n	8002378 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	61bb      	str	r3, [r7, #24]
 8002322:	4b64      	ldr	r3, [pc, #400]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	4a63      	ldr	r2, [pc, #396]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 8002328:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800232c:	6413      	str	r3, [r2, #64]	@ 0x40
 800232e:	4b61      	ldr	r3, [pc, #388]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002336:	61bb      	str	r3, [r7, #24]
 8002338:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	617b      	str	r3, [r7, #20]
 800233e:	4b5d      	ldr	r3, [pc, #372]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	4a5c      	ldr	r2, [pc, #368]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 8002344:	f043 0308 	orr.w	r3, r3, #8
 8002348:	6313      	str	r3, [r2, #48]	@ 0x30
 800234a:	4b5a      	ldr	r3, [pc, #360]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	f003 0308 	and.w	r3, r3, #8
 8002352:	617b      	str	r3, [r7, #20]
 8002354:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002356:	2360      	movs	r3, #96	@ 0x60
 8002358:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235a:	2302      	movs	r3, #2
 800235c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235e:	2300      	movs	r3, #0
 8002360:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002362:	2303      	movs	r3, #3
 8002364:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002366:	2307      	movs	r3, #7
 8002368:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800236a:	f107 031c 	add.w	r3, r7, #28
 800236e:	4619      	mov	r1, r3
 8002370:	4851      	ldr	r0, [pc, #324]	@ (80024b8 <HAL_UART_MspInit+0x1bc>)
 8002372:	f000 fe21 	bl	8002fb8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002376:	e096      	b.n	80024a6 <HAL_UART_MspInit+0x1aa>
  else if(uartHandle->Instance==USART3)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a4f      	ldr	r2, [pc, #316]	@ (80024bc <HAL_UART_MspInit+0x1c0>)
 800237e:	4293      	cmp	r3, r2
 8002380:	f040 8091 	bne.w	80024a6 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002384:	2300      	movs	r3, #0
 8002386:	613b      	str	r3, [r7, #16]
 8002388:	4b4a      	ldr	r3, [pc, #296]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238c:	4a49      	ldr	r2, [pc, #292]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 800238e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002392:	6413      	str	r3, [r2, #64]	@ 0x40
 8002394:	4b47      	ldr	r3, [pc, #284]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 8002396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002398:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800239c:	613b      	str	r3, [r7, #16]
 800239e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a0:	2300      	movs	r3, #0
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	4b43      	ldr	r3, [pc, #268]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 80023a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a8:	4a42      	ldr	r2, [pc, #264]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 80023aa:	f043 0308 	orr.w	r3, r3, #8
 80023ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b0:	4b40      	ldr	r3, [pc, #256]	@ (80024b4 <HAL_UART_MspInit+0x1b8>)
 80023b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b4:	f003 0308 	and.w	r3, r3, #8
 80023b8:	60fb      	str	r3, [r7, #12]
 80023ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023bc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80023c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c2:	2302      	movs	r3, #2
 80023c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ca:	2303      	movs	r3, #3
 80023cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023ce:	2307      	movs	r3, #7
 80023d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023d2:	f107 031c 	add.w	r3, r7, #28
 80023d6:	4619      	mov	r1, r3
 80023d8:	4837      	ldr	r0, [pc, #220]	@ (80024b8 <HAL_UART_MspInit+0x1bc>)
 80023da:	f000 fded 	bl	8002fb8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80023de:	4b38      	ldr	r3, [pc, #224]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 80023e0:	4a38      	ldr	r2, [pc, #224]	@ (80024c4 <HAL_UART_MspInit+0x1c8>)
 80023e2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80023e4:	4b36      	ldr	r3, [pc, #216]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 80023e6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80023ea:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023ec:	4b34      	ldr	r3, [pc, #208]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023f2:	4b33      	ldr	r3, [pc, #204]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023f8:	4b31      	ldr	r3, [pc, #196]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 80023fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023fe:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002400:	4b2f      	ldr	r3, [pc, #188]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 8002402:	2200      	movs	r2, #0
 8002404:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002406:	4b2e      	ldr	r3, [pc, #184]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 8002408:	2200      	movs	r2, #0
 800240a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800240c:	4b2c      	ldr	r3, [pc, #176]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 800240e:	2200      	movs	r2, #0
 8002410:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002412:	4b2b      	ldr	r3, [pc, #172]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 8002414:	2200      	movs	r2, #0
 8002416:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002418:	4b29      	ldr	r3, [pc, #164]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 800241a:	2200      	movs	r2, #0
 800241c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800241e:	4828      	ldr	r0, [pc, #160]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 8002420:	f000 f9c8 	bl	80027b4 <HAL_DMA_Init>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <HAL_UART_MspInit+0x132>
      Error_Handler();
 800242a:	f7ff fbd1 	bl	8001bd0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a23      	ldr	r2, [pc, #140]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 8002432:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002434:	4a22      	ldr	r2, [pc, #136]	@ (80024c0 <HAL_UART_MspInit+0x1c4>)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 800243a:	4b23      	ldr	r3, [pc, #140]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 800243c:	4a23      	ldr	r2, [pc, #140]	@ (80024cc <HAL_UART_MspInit+0x1d0>)
 800243e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_7;
 8002440:	4b21      	ldr	r3, [pc, #132]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 8002442:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8002446:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002448:	4b1f      	ldr	r3, [pc, #124]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 800244a:	2240      	movs	r2, #64	@ 0x40
 800244c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800244e:	4b1e      	ldr	r3, [pc, #120]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 8002450:	2200      	movs	r2, #0
 8002452:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002454:	4b1c      	ldr	r3, [pc, #112]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 8002456:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800245a:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800245c:	4b1a      	ldr	r3, [pc, #104]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 800245e:	2200      	movs	r2, #0
 8002460:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002462:	4b19      	ldr	r3, [pc, #100]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 8002464:	2200      	movs	r2, #0
 8002466:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002468:	4b17      	ldr	r3, [pc, #92]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 800246a:	2200      	movs	r2, #0
 800246c:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800246e:	4b16      	ldr	r3, [pc, #88]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 8002470:	2200      	movs	r2, #0
 8002472:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002474:	4b14      	ldr	r3, [pc, #80]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 8002476:	2200      	movs	r2, #0
 8002478:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800247a:	4813      	ldr	r0, [pc, #76]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 800247c:	f000 f99a 	bl	80027b4 <HAL_DMA_Init>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <HAL_UART_MspInit+0x18e>
      Error_Handler();
 8002486:	f7ff fba3 	bl	8001bd0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a0e      	ldr	r2, [pc, #56]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 800248e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002490:	4a0d      	ldr	r2, [pc, #52]	@ (80024c8 <HAL_UART_MspInit+0x1cc>)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002496:	2200      	movs	r2, #0
 8002498:	2105      	movs	r1, #5
 800249a:	2027      	movs	r0, #39	@ 0x27
 800249c:	f000 f960 	bl	8002760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80024a0:	2027      	movs	r0, #39	@ 0x27
 80024a2:	f000 f979 	bl	8002798 <HAL_NVIC_EnableIRQ>
}
 80024a6:	bf00      	nop
 80024a8:	3730      	adds	r7, #48	@ 0x30
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40004400 	.word	0x40004400
 80024b4:	40023800 	.word	0x40023800
 80024b8:	40020c00 	.word	0x40020c00
 80024bc:	40004800 	.word	0x40004800
 80024c0:	200005cc 	.word	0x200005cc
 80024c4:	40026028 	.word	0x40026028
 80024c8:	2000062c 	.word	0x2000062c
 80024cc:	40026070 	.word	0x40026070

080024d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002508 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80024d4:	f7ff fcde 	bl	8001e94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024d8:	480c      	ldr	r0, [pc, #48]	@ (800250c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024da:	490d      	ldr	r1, [pc, #52]	@ (8002510 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002514 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024e0:	e002      	b.n	80024e8 <LoopCopyDataInit>

080024e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024e6:	3304      	adds	r3, #4

080024e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024ec:	d3f9      	bcc.n	80024e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002518 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024f0:	4c0a      	ldr	r4, [pc, #40]	@ (800251c <LoopFillZerobss+0x22>)
  movs r3, #0
 80024f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024f4:	e001      	b.n	80024fa <LoopFillZerobss>

080024f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024f8:	3204      	adds	r2, #4

080024fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024fc:	d3fb      	bcc.n	80024f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024fe:	f009 f87d 	bl	800b5fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002502:	f7ff fac7 	bl	8001a94 <main>
  bx  lr    
 8002506:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002508:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800250c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002510:	200001b8 	.word	0x200001b8
  ldr r2, =_sidata
 8002514:	0800b81c 	.word	0x0800b81c
  ldr r2, =_sbss
 8002518:	200001b8 	.word	0x200001b8
  ldr r4, =_ebss
 800251c:	20005130 	.word	0x20005130

08002520 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002520:	e7fe      	b.n	8002520 <ADC_IRQHandler>
	...

08002524 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002528:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <HAL_Init+0x40>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a0d      	ldr	r2, [pc, #52]	@ (8002564 <HAL_Init+0x40>)
 800252e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002532:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002534:	4b0b      	ldr	r3, [pc, #44]	@ (8002564 <HAL_Init+0x40>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a0a      	ldr	r2, [pc, #40]	@ (8002564 <HAL_Init+0x40>)
 800253a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800253e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002540:	4b08      	ldr	r3, [pc, #32]	@ (8002564 <HAL_Init+0x40>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a07      	ldr	r2, [pc, #28]	@ (8002564 <HAL_Init+0x40>)
 8002546:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800254a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800254c:	2003      	movs	r0, #3
 800254e:	f000 f8fc 	bl	800274a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002552:	200f      	movs	r0, #15
 8002554:	f7ff fb6e 	bl	8001c34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002558:	f7ff fb40 	bl	8001bdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40023c00 	.word	0x40023c00

08002568 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800256c:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <HAL_IncTick+0x20>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	461a      	mov	r2, r3
 8002572:	4b06      	ldr	r3, [pc, #24]	@ (800258c <HAL_IncTick+0x24>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4413      	add	r3, r2
 8002578:	4a04      	ldr	r2, [pc, #16]	@ (800258c <HAL_IncTick+0x24>)
 800257a:	6013      	str	r3, [r2, #0]
}
 800257c:	bf00      	nop
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	20000008 	.word	0x20000008
 800258c:	2000068c 	.word	0x2000068c

08002590 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return uwTick;
 8002594:	4b03      	ldr	r3, [pc, #12]	@ (80025a4 <HAL_GetTick+0x14>)
 8002596:	681b      	ldr	r3, [r3, #0]
}
 8002598:	4618      	mov	r0, r3
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	2000068c 	.word	0x2000068c

080025a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025b0:	f7ff ffee 	bl	8002590 <HAL_GetTick>
 80025b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c0:	d005      	beq.n	80025ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025c2:	4b0a      	ldr	r3, [pc, #40]	@ (80025ec <HAL_Delay+0x44>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	461a      	mov	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	4413      	add	r3, r2
 80025cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025ce:	bf00      	nop
 80025d0:	f7ff ffde 	bl	8002590 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d8f7      	bhi.n	80025d0 <HAL_Delay+0x28>
  {
  }
}
 80025e0:	bf00      	nop
 80025e2:	bf00      	nop
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20000008 	.word	0x20000008

080025f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f003 0307 	and.w	r3, r3, #7
 80025fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002600:	4b0c      	ldr	r3, [pc, #48]	@ (8002634 <__NVIC_SetPriorityGrouping+0x44>)
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800260c:	4013      	ands	r3, r2
 800260e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002618:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800261c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002622:	4a04      	ldr	r2, [pc, #16]	@ (8002634 <__NVIC_SetPriorityGrouping+0x44>)
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	60d3      	str	r3, [r2, #12]
}
 8002628:	bf00      	nop
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr
 8002634:	e000ed00 	.word	0xe000ed00

08002638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800263c:	4b04      	ldr	r3, [pc, #16]	@ (8002650 <__NVIC_GetPriorityGrouping+0x18>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	0a1b      	lsrs	r3, r3, #8
 8002642:	f003 0307 	and.w	r3, r3, #7
}
 8002646:	4618      	mov	r0, r3
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	e000ed00 	.word	0xe000ed00

08002654 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	2b00      	cmp	r3, #0
 8002664:	db0b      	blt.n	800267e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002666:	79fb      	ldrb	r3, [r7, #7]
 8002668:	f003 021f 	and.w	r2, r3, #31
 800266c:	4907      	ldr	r1, [pc, #28]	@ (800268c <__NVIC_EnableIRQ+0x38>)
 800266e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002672:	095b      	lsrs	r3, r3, #5
 8002674:	2001      	movs	r0, #1
 8002676:	fa00 f202 	lsl.w	r2, r0, r2
 800267a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	e000e100 	.word	0xe000e100

08002690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	6039      	str	r1, [r7, #0]
 800269a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800269c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	db0a      	blt.n	80026ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	b2da      	uxtb	r2, r3
 80026a8:	490c      	ldr	r1, [pc, #48]	@ (80026dc <__NVIC_SetPriority+0x4c>)
 80026aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ae:	0112      	lsls	r2, r2, #4
 80026b0:	b2d2      	uxtb	r2, r2
 80026b2:	440b      	add	r3, r1
 80026b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026b8:	e00a      	b.n	80026d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	4908      	ldr	r1, [pc, #32]	@ (80026e0 <__NVIC_SetPriority+0x50>)
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	f003 030f 	and.w	r3, r3, #15
 80026c6:	3b04      	subs	r3, #4
 80026c8:	0112      	lsls	r2, r2, #4
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	440b      	add	r3, r1
 80026ce:	761a      	strb	r2, [r3, #24]
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	e000e100 	.word	0xe000e100
 80026e0:	e000ed00 	.word	0xe000ed00

080026e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b089      	sub	sp, #36	@ 0x24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f003 0307 	and.w	r3, r3, #7
 80026f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	f1c3 0307 	rsb	r3, r3, #7
 80026fe:	2b04      	cmp	r3, #4
 8002700:	bf28      	it	cs
 8002702:	2304      	movcs	r3, #4
 8002704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	3304      	adds	r3, #4
 800270a:	2b06      	cmp	r3, #6
 800270c:	d902      	bls.n	8002714 <NVIC_EncodePriority+0x30>
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	3b03      	subs	r3, #3
 8002712:	e000      	b.n	8002716 <NVIC_EncodePriority+0x32>
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002718:	f04f 32ff 	mov.w	r2, #4294967295
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	43da      	mvns	r2, r3
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	401a      	ands	r2, r3
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800272c:	f04f 31ff 	mov.w	r1, #4294967295
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	fa01 f303 	lsl.w	r3, r1, r3
 8002736:	43d9      	mvns	r1, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800273c:	4313      	orrs	r3, r2
         );
}
 800273e:	4618      	mov	r0, r3
 8002740:	3724      	adds	r7, #36	@ 0x24
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr

0800274a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b082      	sub	sp, #8
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f7ff ff4c 	bl	80025f0 <__NVIC_SetPriorityGrouping>
}
 8002758:	bf00      	nop
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
 800276c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800276e:	2300      	movs	r3, #0
 8002770:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002772:	f7ff ff61 	bl	8002638 <__NVIC_GetPriorityGrouping>
 8002776:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	68b9      	ldr	r1, [r7, #8]
 800277c:	6978      	ldr	r0, [r7, #20]
 800277e:	f7ff ffb1 	bl	80026e4 <NVIC_EncodePriority>
 8002782:	4602      	mov	r2, r0
 8002784:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002788:	4611      	mov	r1, r2
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff ff80 	bl	8002690 <__NVIC_SetPriority>
}
 8002790:	bf00      	nop
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff ff54 	bl	8002654 <__NVIC_EnableIRQ>
}
 80027ac:	bf00      	nop
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027c0:	f7ff fee6 	bl	8002590 <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d101      	bne.n	80027d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e099      	b.n	8002904 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2202      	movs	r2, #2
 80027d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f022 0201 	bic.w	r2, r2, #1
 80027ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027f0:	e00f      	b.n	8002812 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027f2:	f7ff fecd 	bl	8002590 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b05      	cmp	r3, #5
 80027fe:	d908      	bls.n	8002812 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2220      	movs	r2, #32
 8002804:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2203      	movs	r2, #3
 800280a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e078      	b.n	8002904 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0301 	and.w	r3, r3, #1
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1e8      	bne.n	80027f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002828:	697a      	ldr	r2, [r7, #20]
 800282a:	4b38      	ldr	r3, [pc, #224]	@ (800290c <HAL_DMA_Init+0x158>)
 800282c:	4013      	ands	r3, r2
 800282e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800283e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800284a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	699b      	ldr	r3, [r3, #24]
 8002850:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002856:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800285e:	697a      	ldr	r2, [r7, #20]
 8002860:	4313      	orrs	r3, r2
 8002862:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002868:	2b04      	cmp	r3, #4
 800286a:	d107      	bne.n	800287c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002874:	4313      	orrs	r3, r2
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	4313      	orrs	r3, r2
 800287a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	f023 0307 	bic.w	r3, r3, #7
 8002892:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002898:	697a      	ldr	r2, [r7, #20]
 800289a:	4313      	orrs	r3, r2
 800289c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	2b04      	cmp	r3, #4
 80028a4:	d117      	bne.n	80028d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028aa:	697a      	ldr	r2, [r7, #20]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00e      	beq.n	80028d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 fb01 	bl	8002ec0 <DMA_CheckFifoParam>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d008      	beq.n	80028d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2240      	movs	r2, #64	@ 0x40
 80028c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80028d2:	2301      	movs	r3, #1
 80028d4:	e016      	b.n	8002904 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 fab8 	bl	8002e54 <DMA_CalcBaseAndBitshift>
 80028e4:	4603      	mov	r3, r0
 80028e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ec:	223f      	movs	r2, #63	@ 0x3f
 80028ee:	409a      	lsls	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	f010803f 	.word	0xf010803f

08002910 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
 800291c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800291e:	2300      	movs	r3, #0
 8002920:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002926:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800292e:	2b01      	cmp	r3, #1
 8002930:	d101      	bne.n	8002936 <HAL_DMA_Start_IT+0x26>
 8002932:	2302      	movs	r3, #2
 8002934:	e040      	b.n	80029b8 <HAL_DMA_Start_IT+0xa8>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b01      	cmp	r3, #1
 8002948:	d12f      	bne.n	80029aa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2202      	movs	r2, #2
 800294e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	68b9      	ldr	r1, [r7, #8]
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f000 fa4a 	bl	8002df8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002968:	223f      	movs	r2, #63	@ 0x3f
 800296a:	409a      	lsls	r2, r3
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f042 0216 	orr.w	r2, r2, #22
 800297e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002984:	2b00      	cmp	r3, #0
 8002986:	d007      	beq.n	8002998 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f042 0208 	orr.w	r2, r2, #8
 8002996:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f042 0201 	orr.w	r2, r2, #1
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	e005      	b.n	80029b6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029b2:	2302      	movs	r3, #2
 80029b4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3718      	adds	r7, #24
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029cc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029ce:	f7ff fddf 	bl	8002590 <HAL_GetTick>
 80029d2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d008      	beq.n	80029f2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2280      	movs	r2, #128	@ 0x80
 80029e4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e052      	b.n	8002a98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f022 0216 	bic.w	r2, r2, #22
 8002a00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	695a      	ldr	r2, [r3, #20]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d103      	bne.n	8002a22 <HAL_DMA_Abort+0x62>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d007      	beq.n	8002a32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 0208 	bic.w	r2, r2, #8
 8002a30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f022 0201 	bic.w	r2, r2, #1
 8002a40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a42:	e013      	b.n	8002a6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a44:	f7ff fda4 	bl	8002590 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b05      	cmp	r3, #5
 8002a50:	d90c      	bls.n	8002a6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2220      	movs	r2, #32
 8002a56:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2203      	movs	r2, #3
 8002a5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e015      	b.n	8002a98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1e4      	bne.n	8002a44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7e:	223f      	movs	r2, #63	@ 0x3f
 8002a80:	409a      	lsls	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3710      	adds	r7, #16
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d004      	beq.n	8002abe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2280      	movs	r2, #128	@ 0x80
 8002ab8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e00c      	b.n	8002ad8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2205      	movs	r2, #5
 8002ac2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 0201 	bic.w	r2, r2, #1
 8002ad4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002af0:	4b8e      	ldr	r3, [pc, #568]	@ (8002d2c <HAL_DMA_IRQHandler+0x248>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a8e      	ldr	r2, [pc, #568]	@ (8002d30 <HAL_DMA_IRQHandler+0x24c>)
 8002af6:	fba2 2303 	umull	r2, r3, r2, r3
 8002afa:	0a9b      	lsrs	r3, r3, #10
 8002afc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b0e:	2208      	movs	r2, #8
 8002b10:	409a      	lsls	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	4013      	ands	r3, r2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d01a      	beq.n	8002b50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0304 	and.w	r3, r3, #4
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d013      	beq.n	8002b50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0204 	bic.w	r2, r2, #4
 8002b36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b3c:	2208      	movs	r2, #8
 8002b3e:	409a      	lsls	r2, r3
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b48:	f043 0201 	orr.w	r2, r3, #1
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b54:	2201      	movs	r2, #1
 8002b56:	409a      	lsls	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d012      	beq.n	8002b86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d00b      	beq.n	8002b86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b72:	2201      	movs	r2, #1
 8002b74:	409a      	lsls	r2, r3
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b7e:	f043 0202 	orr.w	r2, r3, #2
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b8a:	2204      	movs	r2, #4
 8002b8c:	409a      	lsls	r2, r3
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	4013      	ands	r3, r2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d012      	beq.n	8002bbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00b      	beq.n	8002bbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba8:	2204      	movs	r2, #4
 8002baa:	409a      	lsls	r2, r3
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb4:	f043 0204 	orr.w	r2, r3, #4
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc0:	2210      	movs	r2, #16
 8002bc2:	409a      	lsls	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d043      	beq.n	8002c54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0308 	and.w	r3, r3, #8
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d03c      	beq.n	8002c54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bde:	2210      	movs	r2, #16
 8002be0:	409a      	lsls	r2, r3
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d018      	beq.n	8002c26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d108      	bne.n	8002c14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d024      	beq.n	8002c54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	4798      	blx	r3
 8002c12:	e01f      	b.n	8002c54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d01b      	beq.n	8002c54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	4798      	blx	r3
 8002c24:	e016      	b.n	8002c54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d107      	bne.n	8002c44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f022 0208 	bic.w	r2, r2, #8
 8002c42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c58:	2220      	movs	r2, #32
 8002c5a:	409a      	lsls	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f000 808f 	beq.w	8002d84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0310 	and.w	r3, r3, #16
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 8087 	beq.w	8002d84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	409a      	lsls	r2, r3
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	2b05      	cmp	r3, #5
 8002c8c:	d136      	bne.n	8002cfc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f022 0216 	bic.w	r2, r2, #22
 8002c9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	695a      	ldr	r2, [r3, #20]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d103      	bne.n	8002cbe <HAL_DMA_IRQHandler+0x1da>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d007      	beq.n	8002cce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0208 	bic.w	r2, r2, #8
 8002ccc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cd2:	223f      	movs	r2, #63	@ 0x3f
 8002cd4:	409a      	lsls	r2, r3
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d07e      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	4798      	blx	r3
        }
        return;
 8002cfa:	e079      	b.n	8002df0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d01d      	beq.n	8002d46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d10d      	bne.n	8002d34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d031      	beq.n	8002d84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	4798      	blx	r3
 8002d28:	e02c      	b.n	8002d84 <HAL_DMA_IRQHandler+0x2a0>
 8002d2a:	bf00      	nop
 8002d2c:	20000000 	.word	0x20000000
 8002d30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d023      	beq.n	8002d84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	4798      	blx	r3
 8002d44:	e01e      	b.n	8002d84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10f      	bne.n	8002d74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 0210 	bic.w	r2, r2, #16
 8002d62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d003      	beq.n	8002d84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d032      	beq.n	8002df2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d90:	f003 0301 	and.w	r3, r3, #1
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d022      	beq.n	8002dde <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2205      	movs	r2, #5
 8002d9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f022 0201 	bic.w	r2, r2, #1
 8002dae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	3301      	adds	r3, #1
 8002db4:	60bb      	str	r3, [r7, #8]
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d307      	bcc.n	8002dcc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1f2      	bne.n	8002db0 <HAL_DMA_IRQHandler+0x2cc>
 8002dca:	e000      	b.n	8002dce <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002dcc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d005      	beq.n	8002df2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	4798      	blx	r3
 8002dee:	e000      	b.n	8002df2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002df0:	bf00      	nop
    }
  }
}
 8002df2:	3718      	adds	r7, #24
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b085      	sub	sp, #20
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	607a      	str	r2, [r7, #4]
 8002e04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002e14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	683a      	ldr	r2, [r7, #0]
 8002e1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	2b40      	cmp	r3, #64	@ 0x40
 8002e24:	d108      	bne.n	8002e38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	68ba      	ldr	r2, [r7, #8]
 8002e34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e36:	e007      	b.n	8002e48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68ba      	ldr	r2, [r7, #8]
 8002e3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	60da      	str	r2, [r3, #12]
}
 8002e48:	bf00      	nop
 8002e4a:	3714      	adds	r7, #20
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	3b10      	subs	r3, #16
 8002e64:	4a14      	ldr	r2, [pc, #80]	@ (8002eb8 <DMA_CalcBaseAndBitshift+0x64>)
 8002e66:	fba2 2303 	umull	r2, r3, r2, r3
 8002e6a:	091b      	lsrs	r3, r3, #4
 8002e6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e6e:	4a13      	ldr	r2, [pc, #76]	@ (8002ebc <DMA_CalcBaseAndBitshift+0x68>)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	4413      	add	r3, r2
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	461a      	mov	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2b03      	cmp	r3, #3
 8002e80:	d909      	bls.n	8002e96 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e8a:	f023 0303 	bic.w	r3, r3, #3
 8002e8e:	1d1a      	adds	r2, r3, #4
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e94:	e007      	b.n	8002ea6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e9e:	f023 0303 	bic.w	r3, r3, #3
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3714      	adds	r7, #20
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	aaaaaaab 	.word	0xaaaaaaab
 8002ebc:	0800b804 	.word	0x0800b804

08002ec0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d11f      	bne.n	8002f1a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	2b03      	cmp	r3, #3
 8002ede:	d856      	bhi.n	8002f8e <DMA_CheckFifoParam+0xce>
 8002ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee8 <DMA_CheckFifoParam+0x28>)
 8002ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee6:	bf00      	nop
 8002ee8:	08002ef9 	.word	0x08002ef9
 8002eec:	08002f0b 	.word	0x08002f0b
 8002ef0:	08002ef9 	.word	0x08002ef9
 8002ef4:	08002f8f 	.word	0x08002f8f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002efc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d046      	beq.n	8002f92 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f08:	e043      	b.n	8002f92 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f0e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f12:	d140      	bne.n	8002f96 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f18:	e03d      	b.n	8002f96 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f22:	d121      	bne.n	8002f68 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	2b03      	cmp	r3, #3
 8002f28:	d837      	bhi.n	8002f9a <DMA_CheckFifoParam+0xda>
 8002f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f30 <DMA_CheckFifoParam+0x70>)
 8002f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f30:	08002f41 	.word	0x08002f41
 8002f34:	08002f47 	.word	0x08002f47
 8002f38:	08002f41 	.word	0x08002f41
 8002f3c:	08002f59 	.word	0x08002f59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	73fb      	strb	r3, [r7, #15]
      break;
 8002f44:	e030      	b.n	8002fa8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d025      	beq.n	8002f9e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f56:	e022      	b.n	8002f9e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f60:	d11f      	bne.n	8002fa2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f66:	e01c      	b.n	8002fa2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d903      	bls.n	8002f76 <DMA_CheckFifoParam+0xb6>
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	d003      	beq.n	8002f7c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f74:	e018      	b.n	8002fa8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	73fb      	strb	r3, [r7, #15]
      break;
 8002f7a:	e015      	b.n	8002fa8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00e      	beq.n	8002fa6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f8c:	e00b      	b.n	8002fa6 <DMA_CheckFifoParam+0xe6>
      break;
 8002f8e:	bf00      	nop
 8002f90:	e00a      	b.n	8002fa8 <DMA_CheckFifoParam+0xe8>
      break;
 8002f92:	bf00      	nop
 8002f94:	e008      	b.n	8002fa8 <DMA_CheckFifoParam+0xe8>
      break;
 8002f96:	bf00      	nop
 8002f98:	e006      	b.n	8002fa8 <DMA_CheckFifoParam+0xe8>
      break;
 8002f9a:	bf00      	nop
 8002f9c:	e004      	b.n	8002fa8 <DMA_CheckFifoParam+0xe8>
      break;
 8002f9e:	bf00      	nop
 8002fa0:	e002      	b.n	8002fa8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002fa2:	bf00      	nop
 8002fa4:	e000      	b.n	8002fa8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fa6:	bf00      	nop
    }
  } 
  
  return status; 
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3714      	adds	r7, #20
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop

08002fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b089      	sub	sp, #36	@ 0x24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fce:	2300      	movs	r3, #0
 8002fd0:	61fb      	str	r3, [r7, #28]
 8002fd2:	e16b      	b.n	80032ac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	697a      	ldr	r2, [r7, #20]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	f040 815a 	bne.w	80032a6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f003 0303 	and.w	r3, r3, #3
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d005      	beq.n	800300a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003006:	2b02      	cmp	r3, #2
 8003008:	d130      	bne.n	800306c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	2203      	movs	r2, #3
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43db      	mvns	r3, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4013      	ands	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	68da      	ldr	r2, [r3, #12]
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	fa02 f303 	lsl.w	r3, r2, r3
 800302e:	69ba      	ldr	r2, [r7, #24]
 8003030:	4313      	orrs	r3, r2
 8003032:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003040:	2201      	movs	r2, #1
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	43db      	mvns	r3, r3
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	4013      	ands	r3, r2
 800304e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	091b      	lsrs	r3, r3, #4
 8003056:	f003 0201 	and.w	r2, r3, #1
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	4313      	orrs	r3, r2
 8003064:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f003 0303 	and.w	r3, r3, #3
 8003074:	2b03      	cmp	r3, #3
 8003076:	d017      	beq.n	80030a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	2203      	movs	r2, #3
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	43db      	mvns	r3, r3
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	4013      	ands	r3, r2
 800308e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	4313      	orrs	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 0303 	and.w	r3, r3, #3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d123      	bne.n	80030fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	08da      	lsrs	r2, r3, #3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	3208      	adds	r2, #8
 80030bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	220f      	movs	r2, #15
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	43db      	mvns	r3, r3
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	4013      	ands	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	691a      	ldr	r2, [r3, #16]
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	f003 0307 	and.w	r3, r3, #7
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	08da      	lsrs	r2, r3, #3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	3208      	adds	r2, #8
 80030f6:	69b9      	ldr	r1, [r7, #24]
 80030f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	2203      	movs	r2, #3
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f003 0203 	and.w	r2, r3, #3
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4313      	orrs	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 80b4 	beq.w	80032a6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800313e:	2300      	movs	r3, #0
 8003140:	60fb      	str	r3, [r7, #12]
 8003142:	4b60      	ldr	r3, [pc, #384]	@ (80032c4 <HAL_GPIO_Init+0x30c>)
 8003144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003146:	4a5f      	ldr	r2, [pc, #380]	@ (80032c4 <HAL_GPIO_Init+0x30c>)
 8003148:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800314c:	6453      	str	r3, [r2, #68]	@ 0x44
 800314e:	4b5d      	ldr	r3, [pc, #372]	@ (80032c4 <HAL_GPIO_Init+0x30c>)
 8003150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003152:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003156:	60fb      	str	r3, [r7, #12]
 8003158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800315a:	4a5b      	ldr	r2, [pc, #364]	@ (80032c8 <HAL_GPIO_Init+0x310>)
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	089b      	lsrs	r3, r3, #2
 8003160:	3302      	adds	r3, #2
 8003162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003166:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	f003 0303 	and.w	r3, r3, #3
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	220f      	movs	r2, #15
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	43db      	mvns	r3, r3
 8003178:	69ba      	ldr	r2, [r7, #24]
 800317a:	4013      	ands	r3, r2
 800317c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a52      	ldr	r2, [pc, #328]	@ (80032cc <HAL_GPIO_Init+0x314>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d02b      	beq.n	80031de <HAL_GPIO_Init+0x226>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a51      	ldr	r2, [pc, #324]	@ (80032d0 <HAL_GPIO_Init+0x318>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d025      	beq.n	80031da <HAL_GPIO_Init+0x222>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a50      	ldr	r2, [pc, #320]	@ (80032d4 <HAL_GPIO_Init+0x31c>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d01f      	beq.n	80031d6 <HAL_GPIO_Init+0x21e>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a4f      	ldr	r2, [pc, #316]	@ (80032d8 <HAL_GPIO_Init+0x320>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d019      	beq.n	80031d2 <HAL_GPIO_Init+0x21a>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a4e      	ldr	r2, [pc, #312]	@ (80032dc <HAL_GPIO_Init+0x324>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d013      	beq.n	80031ce <HAL_GPIO_Init+0x216>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a4d      	ldr	r2, [pc, #308]	@ (80032e0 <HAL_GPIO_Init+0x328>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d00d      	beq.n	80031ca <HAL_GPIO_Init+0x212>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a4c      	ldr	r2, [pc, #304]	@ (80032e4 <HAL_GPIO_Init+0x32c>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d007      	beq.n	80031c6 <HAL_GPIO_Init+0x20e>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a4b      	ldr	r2, [pc, #300]	@ (80032e8 <HAL_GPIO_Init+0x330>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d101      	bne.n	80031c2 <HAL_GPIO_Init+0x20a>
 80031be:	2307      	movs	r3, #7
 80031c0:	e00e      	b.n	80031e0 <HAL_GPIO_Init+0x228>
 80031c2:	2308      	movs	r3, #8
 80031c4:	e00c      	b.n	80031e0 <HAL_GPIO_Init+0x228>
 80031c6:	2306      	movs	r3, #6
 80031c8:	e00a      	b.n	80031e0 <HAL_GPIO_Init+0x228>
 80031ca:	2305      	movs	r3, #5
 80031cc:	e008      	b.n	80031e0 <HAL_GPIO_Init+0x228>
 80031ce:	2304      	movs	r3, #4
 80031d0:	e006      	b.n	80031e0 <HAL_GPIO_Init+0x228>
 80031d2:	2303      	movs	r3, #3
 80031d4:	e004      	b.n	80031e0 <HAL_GPIO_Init+0x228>
 80031d6:	2302      	movs	r3, #2
 80031d8:	e002      	b.n	80031e0 <HAL_GPIO_Init+0x228>
 80031da:	2301      	movs	r3, #1
 80031dc:	e000      	b.n	80031e0 <HAL_GPIO_Init+0x228>
 80031de:	2300      	movs	r3, #0
 80031e0:	69fa      	ldr	r2, [r7, #28]
 80031e2:	f002 0203 	and.w	r2, r2, #3
 80031e6:	0092      	lsls	r2, r2, #2
 80031e8:	4093      	lsls	r3, r2
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031f0:	4935      	ldr	r1, [pc, #212]	@ (80032c8 <HAL_GPIO_Init+0x310>)
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	089b      	lsrs	r3, r3, #2
 80031f6:	3302      	adds	r3, #2
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031fe:	4b3b      	ldr	r3, [pc, #236]	@ (80032ec <HAL_GPIO_Init+0x334>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	43db      	mvns	r3, r3
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	4013      	ands	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	4313      	orrs	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003222:	4a32      	ldr	r2, [pc, #200]	@ (80032ec <HAL_GPIO_Init+0x334>)
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003228:	4b30      	ldr	r3, [pc, #192]	@ (80032ec <HAL_GPIO_Init+0x334>)
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	43db      	mvns	r3, r3
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	4013      	ands	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d003      	beq.n	800324c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	4313      	orrs	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800324c:	4a27      	ldr	r2, [pc, #156]	@ (80032ec <HAL_GPIO_Init+0x334>)
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003252:	4b26      	ldr	r3, [pc, #152]	@ (80032ec <HAL_GPIO_Init+0x334>)
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	43db      	mvns	r3, r3
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	4013      	ands	r3, r2
 8003260:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d003      	beq.n	8003276 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	4313      	orrs	r3, r2
 8003274:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003276:	4a1d      	ldr	r2, [pc, #116]	@ (80032ec <HAL_GPIO_Init+0x334>)
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800327c:	4b1b      	ldr	r3, [pc, #108]	@ (80032ec <HAL_GPIO_Init+0x334>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	43db      	mvns	r3, r3
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4013      	ands	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d003      	beq.n	80032a0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	4313      	orrs	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032a0:	4a12      	ldr	r2, [pc, #72]	@ (80032ec <HAL_GPIO_Init+0x334>)
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	3301      	adds	r3, #1
 80032aa:	61fb      	str	r3, [r7, #28]
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	2b0f      	cmp	r3, #15
 80032b0:	f67f ae90 	bls.w	8002fd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032b4:	bf00      	nop
 80032b6:	bf00      	nop
 80032b8:	3724      	adds	r7, #36	@ 0x24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40013800 	.word	0x40013800
 80032cc:	40020000 	.word	0x40020000
 80032d0:	40020400 	.word	0x40020400
 80032d4:	40020800 	.word	0x40020800
 80032d8:	40020c00 	.word	0x40020c00
 80032dc:	40021000 	.word	0x40021000
 80032e0:	40021400 	.word	0x40021400
 80032e4:	40021800 	.word	0x40021800
 80032e8:	40021c00 	.word	0x40021c00
 80032ec:	40013c00 	.word	0x40013c00

080032f0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b087      	sub	sp, #28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032fa:	2300      	movs	r3, #0
 80032fc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80032fe:	2300      	movs	r3, #0
 8003300:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003302:	2300      	movs	r3, #0
 8003304:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003306:	2300      	movs	r3, #0
 8003308:	617b      	str	r3, [r7, #20]
 800330a:	e0cd      	b.n	80034a8 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800330c:	2201      	movs	r2, #1
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003316:	683a      	ldr	r2, [r7, #0]
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	4013      	ands	r3, r2
 800331c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	429a      	cmp	r2, r3
 8003324:	f040 80bd 	bne.w	80034a2 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003328:	4a65      	ldr	r2, [pc, #404]	@ (80034c0 <HAL_GPIO_DeInit+0x1d0>)
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	089b      	lsrs	r3, r3, #2
 800332e:	3302      	adds	r3, #2
 8003330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003334:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	f003 0303 	and.w	r3, r3, #3
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	220f      	movs	r2, #15
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	4013      	ands	r3, r2
 8003348:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a5d      	ldr	r2, [pc, #372]	@ (80034c4 <HAL_GPIO_DeInit+0x1d4>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d02b      	beq.n	80033aa <HAL_GPIO_DeInit+0xba>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a5c      	ldr	r2, [pc, #368]	@ (80034c8 <HAL_GPIO_DeInit+0x1d8>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d025      	beq.n	80033a6 <HAL_GPIO_DeInit+0xb6>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a5b      	ldr	r2, [pc, #364]	@ (80034cc <HAL_GPIO_DeInit+0x1dc>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d01f      	beq.n	80033a2 <HAL_GPIO_DeInit+0xb2>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a5a      	ldr	r2, [pc, #360]	@ (80034d0 <HAL_GPIO_DeInit+0x1e0>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d019      	beq.n	800339e <HAL_GPIO_DeInit+0xae>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a59      	ldr	r2, [pc, #356]	@ (80034d4 <HAL_GPIO_DeInit+0x1e4>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d013      	beq.n	800339a <HAL_GPIO_DeInit+0xaa>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a58      	ldr	r2, [pc, #352]	@ (80034d8 <HAL_GPIO_DeInit+0x1e8>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d00d      	beq.n	8003396 <HAL_GPIO_DeInit+0xa6>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a57      	ldr	r2, [pc, #348]	@ (80034dc <HAL_GPIO_DeInit+0x1ec>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d007      	beq.n	8003392 <HAL_GPIO_DeInit+0xa2>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a56      	ldr	r2, [pc, #344]	@ (80034e0 <HAL_GPIO_DeInit+0x1f0>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d101      	bne.n	800338e <HAL_GPIO_DeInit+0x9e>
 800338a:	2307      	movs	r3, #7
 800338c:	e00e      	b.n	80033ac <HAL_GPIO_DeInit+0xbc>
 800338e:	2308      	movs	r3, #8
 8003390:	e00c      	b.n	80033ac <HAL_GPIO_DeInit+0xbc>
 8003392:	2306      	movs	r3, #6
 8003394:	e00a      	b.n	80033ac <HAL_GPIO_DeInit+0xbc>
 8003396:	2305      	movs	r3, #5
 8003398:	e008      	b.n	80033ac <HAL_GPIO_DeInit+0xbc>
 800339a:	2304      	movs	r3, #4
 800339c:	e006      	b.n	80033ac <HAL_GPIO_DeInit+0xbc>
 800339e:	2303      	movs	r3, #3
 80033a0:	e004      	b.n	80033ac <HAL_GPIO_DeInit+0xbc>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e002      	b.n	80033ac <HAL_GPIO_DeInit+0xbc>
 80033a6:	2301      	movs	r3, #1
 80033a8:	e000      	b.n	80033ac <HAL_GPIO_DeInit+0xbc>
 80033aa:	2300      	movs	r3, #0
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	f002 0203 	and.w	r2, r2, #3
 80033b2:	0092      	lsls	r2, r2, #2
 80033b4:	4093      	lsls	r3, r2
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d132      	bne.n	8003422 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80033bc:	4b49      	ldr	r3, [pc, #292]	@ (80034e4 <HAL_GPIO_DeInit+0x1f4>)
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	43db      	mvns	r3, r3
 80033c4:	4947      	ldr	r1, [pc, #284]	@ (80034e4 <HAL_GPIO_DeInit+0x1f4>)
 80033c6:	4013      	ands	r3, r2
 80033c8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80033ca:	4b46      	ldr	r3, [pc, #280]	@ (80034e4 <HAL_GPIO_DeInit+0x1f4>)
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	43db      	mvns	r3, r3
 80033d2:	4944      	ldr	r1, [pc, #272]	@ (80034e4 <HAL_GPIO_DeInit+0x1f4>)
 80033d4:	4013      	ands	r3, r2
 80033d6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80033d8:	4b42      	ldr	r3, [pc, #264]	@ (80034e4 <HAL_GPIO_DeInit+0x1f4>)
 80033da:	68da      	ldr	r2, [r3, #12]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	43db      	mvns	r3, r3
 80033e0:	4940      	ldr	r1, [pc, #256]	@ (80034e4 <HAL_GPIO_DeInit+0x1f4>)
 80033e2:	4013      	ands	r3, r2
 80033e4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80033e6:	4b3f      	ldr	r3, [pc, #252]	@ (80034e4 <HAL_GPIO_DeInit+0x1f4>)
 80033e8:	689a      	ldr	r2, [r3, #8]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	43db      	mvns	r3, r3
 80033ee:	493d      	ldr	r1, [pc, #244]	@ (80034e4 <HAL_GPIO_DeInit+0x1f4>)
 80033f0:	4013      	ands	r3, r2
 80033f2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	f003 0303 	and.w	r3, r3, #3
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	220f      	movs	r2, #15
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003404:	4a2e      	ldr	r2, [pc, #184]	@ (80034c0 <HAL_GPIO_DeInit+0x1d0>)
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	089b      	lsrs	r3, r3, #2
 800340a:	3302      	adds	r3, #2
 800340c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	43da      	mvns	r2, r3
 8003414:	482a      	ldr	r0, [pc, #168]	@ (80034c0 <HAL_GPIO_DeInit+0x1d0>)
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	089b      	lsrs	r3, r3, #2
 800341a:	400a      	ands	r2, r1
 800341c:	3302      	adds	r3, #2
 800341e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	2103      	movs	r1, #3
 800342c:	fa01 f303 	lsl.w	r3, r1, r3
 8003430:	43db      	mvns	r3, r3
 8003432:	401a      	ands	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	08da      	lsrs	r2, r3, #3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	3208      	adds	r2, #8
 8003440:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	220f      	movs	r2, #15
 800344e:	fa02 f303 	lsl.w	r3, r2, r3
 8003452:	43db      	mvns	r3, r3
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	08d2      	lsrs	r2, r2, #3
 8003458:	4019      	ands	r1, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	3208      	adds	r2, #8
 800345e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	2103      	movs	r1, #3
 800346c:	fa01 f303 	lsl.w	r3, r1, r3
 8003470:	43db      	mvns	r3, r3
 8003472:	401a      	ands	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	2101      	movs	r1, #1
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	fa01 f303 	lsl.w	r3, r1, r3
 8003484:	43db      	mvns	r3, r3
 8003486:	401a      	ands	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689a      	ldr	r2, [r3, #8]
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	2103      	movs	r1, #3
 8003496:	fa01 f303 	lsl.w	r3, r1, r3
 800349a:	43db      	mvns	r3, r3
 800349c:	401a      	ands	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	3301      	adds	r3, #1
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	2b0f      	cmp	r3, #15
 80034ac:	f67f af2e 	bls.w	800330c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80034b0:	bf00      	nop
 80034b2:	bf00      	nop
 80034b4:	371c      	adds	r7, #28
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	40013800 	.word	0x40013800
 80034c4:	40020000 	.word	0x40020000
 80034c8:	40020400 	.word	0x40020400
 80034cc:	40020800 	.word	0x40020800
 80034d0:	40020c00 	.word	0x40020c00
 80034d4:	40021000 	.word	0x40021000
 80034d8:	40021400 	.word	0x40021400
 80034dc:	40021800 	.word	0x40021800
 80034e0:	40021c00 	.word	0x40021c00
 80034e4:	40013c00 	.word	0x40013c00

080034e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	460b      	mov	r3, r1
 80034f2:	807b      	strh	r3, [r7, #2]
 80034f4:	4613      	mov	r3, r2
 80034f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034f8:	787b      	ldrb	r3, [r7, #1]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d003      	beq.n	8003506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034fe:	887a      	ldrh	r2, [r7, #2]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003504:	e003      	b.n	800350e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003506:	887b      	ldrh	r3, [r7, #2]
 8003508:	041a      	lsls	r2, r3, #16
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	619a      	str	r2, [r3, #24]
}
 800350e:	bf00      	nop
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr
	...

0800351c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003526:	4b08      	ldr	r3, [pc, #32]	@ (8003548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003528:	695a      	ldr	r2, [r3, #20]
 800352a:	88fb      	ldrh	r3, [r7, #6]
 800352c:	4013      	ands	r3, r2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d006      	beq.n	8003540 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003532:	4a05      	ldr	r2, [pc, #20]	@ (8003548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003534:	88fb      	ldrh	r3, [r7, #6]
 8003536:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003538:	88fb      	ldrh	r3, [r7, #6]
 800353a:	4618      	mov	r0, r3
 800353c:	f7fd f91a 	bl	8000774 <HAL_GPIO_EXTI_Callback>
  }
}
 8003540:	bf00      	nop
 8003542:	3708      	adds	r7, #8
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	40013c00 	.word	0x40013c00

0800354c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e12b      	b.n	80037b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d106      	bne.n	8003578 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7fe f964 	bl	8001840 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2224      	movs	r2, #36	@ 0x24
 800357c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0201 	bic.w	r2, r2, #1
 800358e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800359e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035b0:	f001 fa84 	bl	8004abc <HAL_RCC_GetPCLK1Freq>
 80035b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	4a81      	ldr	r2, [pc, #516]	@ (80037c0 <HAL_I2C_Init+0x274>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d807      	bhi.n	80035d0 <HAL_I2C_Init+0x84>
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	4a80      	ldr	r2, [pc, #512]	@ (80037c4 <HAL_I2C_Init+0x278>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	bf94      	ite	ls
 80035c8:	2301      	movls	r3, #1
 80035ca:	2300      	movhi	r3, #0
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	e006      	b.n	80035de <HAL_I2C_Init+0x92>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	4a7d      	ldr	r2, [pc, #500]	@ (80037c8 <HAL_I2C_Init+0x27c>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	bf94      	ite	ls
 80035d8:	2301      	movls	r3, #1
 80035da:	2300      	movhi	r3, #0
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e0e7      	b.n	80037b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	4a78      	ldr	r2, [pc, #480]	@ (80037cc <HAL_I2C_Init+0x280>)
 80035ea:	fba2 2303 	umull	r2, r3, r2, r3
 80035ee:	0c9b      	lsrs	r3, r3, #18
 80035f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68ba      	ldr	r2, [r7, #8]
 8003602:	430a      	orrs	r2, r1
 8003604:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	6a1b      	ldr	r3, [r3, #32]
 800360c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	4a6a      	ldr	r2, [pc, #424]	@ (80037c0 <HAL_I2C_Init+0x274>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d802      	bhi.n	8003620 <HAL_I2C_Init+0xd4>
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	3301      	adds	r3, #1
 800361e:	e009      	b.n	8003634 <HAL_I2C_Init+0xe8>
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003626:	fb02 f303 	mul.w	r3, r2, r3
 800362a:	4a69      	ldr	r2, [pc, #420]	@ (80037d0 <HAL_I2C_Init+0x284>)
 800362c:	fba2 2303 	umull	r2, r3, r2, r3
 8003630:	099b      	lsrs	r3, r3, #6
 8003632:	3301      	adds	r3, #1
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6812      	ldr	r2, [r2, #0]
 8003638:	430b      	orrs	r3, r1
 800363a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	69db      	ldr	r3, [r3, #28]
 8003642:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003646:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	495c      	ldr	r1, [pc, #368]	@ (80037c0 <HAL_I2C_Init+0x274>)
 8003650:	428b      	cmp	r3, r1
 8003652:	d819      	bhi.n	8003688 <HAL_I2C_Init+0x13c>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	1e59      	subs	r1, r3, #1
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003662:	1c59      	adds	r1, r3, #1
 8003664:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003668:	400b      	ands	r3, r1
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00a      	beq.n	8003684 <HAL_I2C_Init+0x138>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	1e59      	subs	r1, r3, #1
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	fbb1 f3f3 	udiv	r3, r1, r3
 800367c:	3301      	adds	r3, #1
 800367e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003682:	e051      	b.n	8003728 <HAL_I2C_Init+0x1dc>
 8003684:	2304      	movs	r3, #4
 8003686:	e04f      	b.n	8003728 <HAL_I2C_Init+0x1dc>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d111      	bne.n	80036b4 <HAL_I2C_Init+0x168>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	1e58      	subs	r0, r3, #1
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6859      	ldr	r1, [r3, #4]
 8003698:	460b      	mov	r3, r1
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	440b      	add	r3, r1
 800369e:	fbb0 f3f3 	udiv	r3, r0, r3
 80036a2:	3301      	adds	r3, #1
 80036a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	bf0c      	ite	eq
 80036ac:	2301      	moveq	r3, #1
 80036ae:	2300      	movne	r3, #0
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	e012      	b.n	80036da <HAL_I2C_Init+0x18e>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	1e58      	subs	r0, r3, #1
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6859      	ldr	r1, [r3, #4]
 80036bc:	460b      	mov	r3, r1
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	440b      	add	r3, r1
 80036c2:	0099      	lsls	r1, r3, #2
 80036c4:	440b      	add	r3, r1
 80036c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ca:	3301      	adds	r3, #1
 80036cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	bf0c      	ite	eq
 80036d4:	2301      	moveq	r3, #1
 80036d6:	2300      	movne	r3, #0
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <HAL_I2C_Init+0x196>
 80036de:	2301      	movs	r3, #1
 80036e0:	e022      	b.n	8003728 <HAL_I2C_Init+0x1dc>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10e      	bne.n	8003708 <HAL_I2C_Init+0x1bc>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	1e58      	subs	r0, r3, #1
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6859      	ldr	r1, [r3, #4]
 80036f2:	460b      	mov	r3, r1
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	440b      	add	r3, r1
 80036f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80036fc:	3301      	adds	r3, #1
 80036fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003702:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003706:	e00f      	b.n	8003728 <HAL_I2C_Init+0x1dc>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	1e58      	subs	r0, r3, #1
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6859      	ldr	r1, [r3, #4]
 8003710:	460b      	mov	r3, r1
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	0099      	lsls	r1, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	fbb0 f3f3 	udiv	r3, r0, r3
 800371e:	3301      	adds	r3, #1
 8003720:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003724:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	6809      	ldr	r1, [r1, #0]
 800372c:	4313      	orrs	r3, r2
 800372e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69da      	ldr	r2, [r3, #28]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	431a      	orrs	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003756:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	6911      	ldr	r1, [r2, #16]
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	68d2      	ldr	r2, [r2, #12]
 8003762:	4311      	orrs	r1, r2
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	6812      	ldr	r2, [r2, #0]
 8003768:	430b      	orrs	r3, r1
 800376a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	695a      	ldr	r2, [r3, #20]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	431a      	orrs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	430a      	orrs	r2, r1
 8003786:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0201 	orr.w	r2, r2, #1
 8003796:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2220      	movs	r2, #32
 80037a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3710      	adds	r7, #16
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	000186a0 	.word	0x000186a0
 80037c4:	001e847f 	.word	0x001e847f
 80037c8:	003d08ff 	.word	0x003d08ff
 80037cc:	431bde83 	.word	0x431bde83
 80037d0:	10624dd3 	.word	0x10624dd3

080037d4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e021      	b.n	800382a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2224      	movs	r2, #36	@ 0x24
 80037ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 0201 	bic.w	r2, r2, #1
 80037fc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f7fe f8f2 	bl	80019e8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b08c      	sub	sp, #48	@ 0x30
 8003838:	af02      	add	r7, sp, #8
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	4608      	mov	r0, r1
 800383e:	4611      	mov	r1, r2
 8003840:	461a      	mov	r2, r3
 8003842:	4603      	mov	r3, r0
 8003844:	817b      	strh	r3, [r7, #10]
 8003846:	460b      	mov	r3, r1
 8003848:	813b      	strh	r3, [r7, #8]
 800384a:	4613      	mov	r3, r2
 800384c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800384e:	f7fe fe9f 	bl	8002590 <HAL_GetTick>
 8003852:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800385a:	b2db      	uxtb	r3, r3
 800385c:	2b20      	cmp	r3, #32
 800385e:	f040 8214 	bne.w	8003c8a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	2319      	movs	r3, #25
 8003868:	2201      	movs	r2, #1
 800386a:	497b      	ldr	r1, [pc, #492]	@ (8003a58 <HAL_I2C_Mem_Read+0x224>)
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 fb07 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003878:	2302      	movs	r3, #2
 800387a:	e207      	b.n	8003c8c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003882:	2b01      	cmp	r3, #1
 8003884:	d101      	bne.n	800388a <HAL_I2C_Mem_Read+0x56>
 8003886:	2302      	movs	r3, #2
 8003888:	e200      	b.n	8003c8c <HAL_I2C_Mem_Read+0x458>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2201      	movs	r2, #1
 800388e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b01      	cmp	r3, #1
 800389e:	d007      	beq.n	80038b0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f042 0201 	orr.w	r2, r2, #1
 80038ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2222      	movs	r2, #34	@ 0x22
 80038c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2240      	movs	r2, #64	@ 0x40
 80038cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80038e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	4a5b      	ldr	r2, [pc, #364]	@ (8003a5c <HAL_I2C_Mem_Read+0x228>)
 80038f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038f2:	88f8      	ldrh	r0, [r7, #6]
 80038f4:	893a      	ldrh	r2, [r7, #8]
 80038f6:	8979      	ldrh	r1, [r7, #10]
 80038f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038fa:	9301      	str	r3, [sp, #4]
 80038fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	4603      	mov	r3, r0
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 f9d4 	bl	8003cb0 <I2C_RequestMemoryRead>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e1bc      	b.n	8003c8c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003916:	2b00      	cmp	r3, #0
 8003918:	d113      	bne.n	8003942 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800391a:	2300      	movs	r3, #0
 800391c:	623b      	str	r3, [r7, #32]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	695b      	ldr	r3, [r3, #20]
 8003924:	623b      	str	r3, [r7, #32]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	623b      	str	r3, [r7, #32]
 800392e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800393e:	601a      	str	r2, [r3, #0]
 8003940:	e190      	b.n	8003c64 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003946:	2b01      	cmp	r3, #1
 8003948:	d11b      	bne.n	8003982 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003958:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800395a:	2300      	movs	r3, #0
 800395c:	61fb      	str	r3, [r7, #28]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	695b      	ldr	r3, [r3, #20]
 8003964:	61fb      	str	r3, [r7, #28]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	699b      	ldr	r3, [r3, #24]
 800396c:	61fb      	str	r3, [r7, #28]
 800396e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800397e:	601a      	str	r2, [r3, #0]
 8003980:	e170      	b.n	8003c64 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003986:	2b02      	cmp	r3, #2
 8003988:	d11b      	bne.n	80039c2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003998:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039aa:	2300      	movs	r3, #0
 80039ac:	61bb      	str	r3, [r7, #24]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	695b      	ldr	r3, [r3, #20]
 80039b4:	61bb      	str	r3, [r7, #24]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	61bb      	str	r3, [r7, #24]
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	e150      	b.n	8003c64 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039c2:	2300      	movs	r3, #0
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	617b      	str	r3, [r7, #20]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	617b      	str	r3, [r7, #20]
 80039d6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80039d8:	e144      	b.n	8003c64 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039de:	2b03      	cmp	r3, #3
 80039e0:	f200 80f1 	bhi.w	8003bc6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d123      	bne.n	8003a34 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ee:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f000 fba7 	bl	8004144 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e145      	b.n	8003c8c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	691a      	ldr	r2, [r3, #16]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0a:	b2d2      	uxtb	r2, r2
 8003a0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a12:	1c5a      	adds	r2, r3, #1
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a32:	e117      	b.n	8003c64 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d14e      	bne.n	8003ada <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3e:	9300      	str	r3, [sp, #0]
 8003a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a42:	2200      	movs	r2, #0
 8003a44:	4906      	ldr	r1, [pc, #24]	@ (8003a60 <HAL_I2C_Mem_Read+0x22c>)
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 fa1a 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d008      	beq.n	8003a64 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e11a      	b.n	8003c8c <HAL_I2C_Mem_Read+0x458>
 8003a56:	bf00      	nop
 8003a58:	00100002 	.word	0x00100002
 8003a5c:	ffff0000 	.word	0xffff0000
 8003a60:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	691a      	ldr	r2, [r3, #16]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7e:	b2d2      	uxtb	r2, r2
 8003a80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a86:	1c5a      	adds	r2, r3, #1
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a90:	3b01      	subs	r3, #1
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	691a      	ldr	r2, [r3, #16]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab0:	b2d2      	uxtb	r2, r2
 8003ab2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab8:	1c5a      	adds	r2, r3, #1
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ad8:	e0c4      	b.n	8003c64 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003adc:	9300      	str	r3, [sp, #0]
 8003ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	496c      	ldr	r1, [pc, #432]	@ (8003c94 <HAL_I2C_Mem_Read+0x460>)
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f000 f9cb 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e0cb      	b.n	8003c8c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	691a      	ldr	r2, [r3, #16]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	b2d2      	uxtb	r2, r2
 8003b10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b16:	1c5a      	adds	r2, r3, #1
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b20:	3b01      	subs	r3, #1
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b38:	9300      	str	r3, [sp, #0]
 8003b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	4955      	ldr	r1, [pc, #340]	@ (8003c94 <HAL_I2C_Mem_Read+0x460>)
 8003b40:	68f8      	ldr	r0, [r7, #12]
 8003b42:	f000 f99d 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e09d      	b.n	8003c8c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	691a      	ldr	r2, [r3, #16]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6a:	b2d2      	uxtb	r2, r2
 8003b6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b72:	1c5a      	adds	r2, r3, #1
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7c:	3b01      	subs	r3, #1
 8003b7e:	b29a      	uxth	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	b29a      	uxth	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	691a      	ldr	r2, [r3, #16]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9c:	b2d2      	uxtb	r2, r2
 8003b9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba4:	1c5a      	adds	r2, r3, #1
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	b29a      	uxth	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bc4:	e04e      	b.n	8003c64 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bc8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f000 faba 	bl	8004144 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e058      	b.n	8003c8c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	691a      	ldr	r2, [r3, #16]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	b2d2      	uxtb	r2, r2
 8003be6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf6:	3b01      	subs	r3, #1
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	3b01      	subs	r3, #1
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	f003 0304 	and.w	r3, r3, #4
 8003c16:	2b04      	cmp	r3, #4
 8003c18:	d124      	bne.n	8003c64 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1e:	2b03      	cmp	r3, #3
 8003c20:	d107      	bne.n	8003c32 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c30:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	691a      	ldr	r2, [r3, #16]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3c:	b2d2      	uxtb	r2, r2
 8003c3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c44:	1c5a      	adds	r2, r3, #1
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	b29a      	uxth	r2, r3
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	b29a      	uxth	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f47f aeb6 	bne.w	80039da <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2220      	movs	r2, #32
 8003c72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c86:	2300      	movs	r3, #0
 8003c88:	e000      	b.n	8003c8c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003c8a:	2302      	movs	r3, #2
  }
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3728      	adds	r7, #40	@ 0x28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	00010004 	.word	0x00010004

08003c98 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b088      	sub	sp, #32
 8003cb4:	af02      	add	r7, sp, #8
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	4608      	mov	r0, r1
 8003cba:	4611      	mov	r1, r2
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	817b      	strh	r3, [r7, #10]
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	813b      	strh	r3, [r7, #8]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003cd8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ce8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cec:	9300      	str	r3, [sp, #0]
 8003cee:	6a3b      	ldr	r3, [r7, #32]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f000 f8c2 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00d      	beq.n	8003d1e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d10:	d103      	bne.n	8003d1a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d18:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e0aa      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d1e:	897b      	ldrh	r3, [r7, #10]
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	461a      	mov	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d30:	6a3a      	ldr	r2, [r7, #32]
 8003d32:	4952      	ldr	r1, [pc, #328]	@ (8003e7c <I2C_RequestMemoryRead+0x1cc>)
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 f91d 	bl	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d001      	beq.n	8003d44 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e097      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d44:	2300      	movs	r3, #0
 8003d46:	617b      	str	r3, [r7, #20]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	617b      	str	r3, [r7, #20]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	617b      	str	r3, [r7, #20]
 8003d58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d5c:	6a39      	ldr	r1, [r7, #32]
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 f9a8 	bl	80040b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00d      	beq.n	8003d86 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6e:	2b04      	cmp	r3, #4
 8003d70:	d107      	bne.n	8003d82 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e076      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d86:	88fb      	ldrh	r3, [r7, #6]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d105      	bne.n	8003d98 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d8c:	893b      	ldrh	r3, [r7, #8]
 8003d8e:	b2da      	uxtb	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	611a      	str	r2, [r3, #16]
 8003d96:	e021      	b.n	8003ddc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d98:	893b      	ldrh	r3, [r7, #8]
 8003d9a:	0a1b      	lsrs	r3, r3, #8
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	b2da      	uxtb	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003da8:	6a39      	ldr	r1, [r7, #32]
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f000 f982 	bl	80040b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00d      	beq.n	8003dd2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d107      	bne.n	8003dce <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dcc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e050      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dd2:	893b      	ldrh	r3, [r7, #8]
 8003dd4:	b2da      	uxtb	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dde:	6a39      	ldr	r1, [r7, #32]
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f000 f967 	bl	80040b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00d      	beq.n	8003e08 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d107      	bne.n	8003e04 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e02:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e035      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e16:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e24:	68f8      	ldr	r0, [r7, #12]
 8003e26:	f000 f82b 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00d      	beq.n	8003e4c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e3e:	d103      	bne.n	8003e48 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e46:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e013      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e4c:	897b      	ldrh	r3, [r7, #10]
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	f043 0301 	orr.w	r3, r3, #1
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5e:	6a3a      	ldr	r2, [r7, #32]
 8003e60:	4906      	ldr	r1, [pc, #24]	@ (8003e7c <I2C_RequestMemoryRead+0x1cc>)
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f000 f886 	bl	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e000      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3718      	adds	r7, #24
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	00010002 	.word	0x00010002

08003e80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	603b      	str	r3, [r7, #0]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e90:	e048      	b.n	8003f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e98:	d044      	beq.n	8003f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9a:	f7fe fb79 	bl	8002590 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d302      	bcc.n	8003eb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d139      	bne.n	8003f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	0c1b      	lsrs	r3, r3, #16
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d10d      	bne.n	8003ed6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	695b      	ldr	r3, [r3, #20]
 8003ec0:	43da      	mvns	r2, r3
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	bf0c      	ite	eq
 8003ecc:	2301      	moveq	r3, #1
 8003ece:	2300      	movne	r3, #0
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	e00c      	b.n	8003ef0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	43da      	mvns	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	bf0c      	ite	eq
 8003ee8:	2301      	moveq	r3, #1
 8003eea:	2300      	movne	r3, #0
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	461a      	mov	r2, r3
 8003ef0:	79fb      	ldrb	r3, [r7, #7]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d116      	bne.n	8003f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2220      	movs	r2, #32
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f10:	f043 0220 	orr.w	r2, r3, #32
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e023      	b.n	8003f6c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	0c1b      	lsrs	r3, r3, #16
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d10d      	bne.n	8003f4a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	695b      	ldr	r3, [r3, #20]
 8003f34:	43da      	mvns	r2, r3
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	bf0c      	ite	eq
 8003f40:	2301      	moveq	r3, #1
 8003f42:	2300      	movne	r3, #0
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	461a      	mov	r2, r3
 8003f48:	e00c      	b.n	8003f64 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	43da      	mvns	r2, r3
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	4013      	ands	r3, r2
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	bf0c      	ite	eq
 8003f5c:	2301      	moveq	r3, #1
 8003f5e:	2300      	movne	r3, #0
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	461a      	mov	r2, r3
 8003f64:	79fb      	ldrb	r3, [r7, #7]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d093      	beq.n	8003e92 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	607a      	str	r2, [r7, #4]
 8003f80:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f82:	e071      	b.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f92:	d123      	bne.n	8003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fa2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003fac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	f043 0204 	orr.w	r2, r3, #4
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e067      	b.n	80040ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe2:	d041      	beq.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe4:	f7fe fad4 	bl	8002590 <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d302      	bcc.n	8003ffa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d136      	bne.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	0c1b      	lsrs	r3, r3, #16
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b01      	cmp	r3, #1
 8004002:	d10c      	bne.n	800401e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	43da      	mvns	r2, r3
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	4013      	ands	r3, r2
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	bf14      	ite	ne
 8004016:	2301      	movne	r3, #1
 8004018:	2300      	moveq	r3, #0
 800401a:	b2db      	uxtb	r3, r3
 800401c:	e00b      	b.n	8004036 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	43da      	mvns	r2, r3
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	4013      	ands	r3, r2
 800402a:	b29b      	uxth	r3, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	bf14      	ite	ne
 8004030:	2301      	movne	r3, #1
 8004032:	2300      	moveq	r3, #0
 8004034:	b2db      	uxtb	r3, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d016      	beq.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004054:	f043 0220 	orr.w	r2, r3, #32
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e021      	b.n	80040ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	0c1b      	lsrs	r3, r3, #16
 800406c:	b2db      	uxtb	r3, r3
 800406e:	2b01      	cmp	r3, #1
 8004070:	d10c      	bne.n	800408c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	43da      	mvns	r2, r3
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	4013      	ands	r3, r2
 800407e:	b29b      	uxth	r3, r3
 8004080:	2b00      	cmp	r3, #0
 8004082:	bf14      	ite	ne
 8004084:	2301      	movne	r3, #1
 8004086:	2300      	moveq	r3, #0
 8004088:	b2db      	uxtb	r3, r3
 800408a:	e00b      	b.n	80040a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	43da      	mvns	r2, r3
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	4013      	ands	r3, r2
 8004098:	b29b      	uxth	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	bf14      	ite	ne
 800409e:	2301      	movne	r3, #1
 80040a0:	2300      	moveq	r3, #0
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f47f af6d 	bne.w	8003f84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040c0:	e034      	b.n	800412c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040c2:	68f8      	ldr	r0, [r7, #12]
 80040c4:	f000 f89b 	bl	80041fe <I2C_IsAcknowledgeFailed>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d001      	beq.n	80040d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e034      	b.n	800413c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d8:	d028      	beq.n	800412c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040da:	f7fe fa59 	bl	8002590 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	68ba      	ldr	r2, [r7, #8]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d302      	bcc.n	80040f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d11d      	bne.n	800412c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040fa:	2b80      	cmp	r3, #128	@ 0x80
 80040fc:	d016      	beq.n	800412c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2200      	movs	r2, #0
 8004102:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2220      	movs	r2, #32
 8004108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004118:	f043 0220 	orr.w	r2, r3, #32
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e007      	b.n	800413c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004136:	2b80      	cmp	r3, #128	@ 0x80
 8004138:	d1c3      	bne.n	80040c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800413a:	2300      	movs	r3, #0
}
 800413c:	4618      	mov	r0, r3
 800413e:	3710      	adds	r7, #16
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004150:	e049      	b.n	80041e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	f003 0310 	and.w	r3, r3, #16
 800415c:	2b10      	cmp	r3, #16
 800415e:	d119      	bne.n	8004194 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f06f 0210 	mvn.w	r2, #16
 8004168:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2220      	movs	r2, #32
 8004174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e030      	b.n	80041f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004194:	f7fe f9fc 	bl	8002590 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d302      	bcc.n	80041aa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d11d      	bne.n	80041e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b4:	2b40      	cmp	r3, #64	@ 0x40
 80041b6:	d016      	beq.n	80041e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2220      	movs	r2, #32
 80041c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d2:	f043 0220 	orr.w	r2, r3, #32
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e007      	b.n	80041f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f0:	2b40      	cmp	r3, #64	@ 0x40
 80041f2:	d1ae      	bne.n	8004152 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3710      	adds	r7, #16
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}

080041fe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80041fe:	b480      	push	{r7}
 8004200:	b083      	sub	sp, #12
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004214:	d11b      	bne.n	800424e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800421e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2220      	movs	r2, #32
 800422a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423a:	f043 0204 	orr.w	r2, r3, #4
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e000      	b.n	8004250 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b086      	sub	sp, #24
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d101      	bne.n	800426e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e267      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d075      	beq.n	8004366 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800427a:	4b88      	ldr	r3, [pc, #544]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f003 030c 	and.w	r3, r3, #12
 8004282:	2b04      	cmp	r3, #4
 8004284:	d00c      	beq.n	80042a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004286:	4b85      	ldr	r3, [pc, #532]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800428e:	2b08      	cmp	r3, #8
 8004290:	d112      	bne.n	80042b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004292:	4b82      	ldr	r3, [pc, #520]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800429a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800429e:	d10b      	bne.n	80042b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042a0:	4b7e      	ldr	r3, [pc, #504]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d05b      	beq.n	8004364 <HAL_RCC_OscConfig+0x108>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d157      	bne.n	8004364 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e242      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042c0:	d106      	bne.n	80042d0 <HAL_RCC_OscConfig+0x74>
 80042c2:	4b76      	ldr	r3, [pc, #472]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a75      	ldr	r2, [pc, #468]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80042c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042cc:	6013      	str	r3, [r2, #0]
 80042ce:	e01d      	b.n	800430c <HAL_RCC_OscConfig+0xb0>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042d8:	d10c      	bne.n	80042f4 <HAL_RCC_OscConfig+0x98>
 80042da:	4b70      	ldr	r3, [pc, #448]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a6f      	ldr	r2, [pc, #444]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80042e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80042e4:	6013      	str	r3, [r2, #0]
 80042e6:	4b6d      	ldr	r3, [pc, #436]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a6c      	ldr	r2, [pc, #432]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80042ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042f0:	6013      	str	r3, [r2, #0]
 80042f2:	e00b      	b.n	800430c <HAL_RCC_OscConfig+0xb0>
 80042f4:	4b69      	ldr	r3, [pc, #420]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a68      	ldr	r2, [pc, #416]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80042fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042fe:	6013      	str	r3, [r2, #0]
 8004300:	4b66      	ldr	r3, [pc, #408]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a65      	ldr	r2, [pc, #404]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004306:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800430a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d013      	beq.n	800433c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004314:	f7fe f93c 	bl	8002590 <HAL_GetTick>
 8004318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800431a:	e008      	b.n	800432e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800431c:	f7fe f938 	bl	8002590 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b64      	cmp	r3, #100	@ 0x64
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e207      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800432e:	4b5b      	ldr	r3, [pc, #364]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d0f0      	beq.n	800431c <HAL_RCC_OscConfig+0xc0>
 800433a:	e014      	b.n	8004366 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800433c:	f7fe f928 	bl	8002590 <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004344:	f7fe f924 	bl	8002590 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b64      	cmp	r3, #100	@ 0x64
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e1f3      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004356:	4b51      	ldr	r3, [pc, #324]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1f0      	bne.n	8004344 <HAL_RCC_OscConfig+0xe8>
 8004362:	e000      	b.n	8004366 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004364:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0302 	and.w	r3, r3, #2
 800436e:	2b00      	cmp	r3, #0
 8004370:	d063      	beq.n	800443a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004372:	4b4a      	ldr	r3, [pc, #296]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	f003 030c 	and.w	r3, r3, #12
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00b      	beq.n	8004396 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800437e:	4b47      	ldr	r3, [pc, #284]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004386:	2b08      	cmp	r3, #8
 8004388:	d11c      	bne.n	80043c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800438a:	4b44      	ldr	r3, [pc, #272]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d116      	bne.n	80043c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004396:	4b41      	ldr	r3, [pc, #260]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d005      	beq.n	80043ae <HAL_RCC_OscConfig+0x152>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d001      	beq.n	80043ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e1c7      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ae:	4b3b      	ldr	r3, [pc, #236]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	691b      	ldr	r3, [r3, #16]
 80043ba:	00db      	lsls	r3, r3, #3
 80043bc:	4937      	ldr	r1, [pc, #220]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043c2:	e03a      	b.n	800443a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d020      	beq.n	800440e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043cc:	4b34      	ldr	r3, [pc, #208]	@ (80044a0 <HAL_RCC_OscConfig+0x244>)
 80043ce:	2201      	movs	r2, #1
 80043d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d2:	f7fe f8dd 	bl	8002590 <HAL_GetTick>
 80043d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043d8:	e008      	b.n	80043ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043da:	f7fe f8d9 	bl	8002590 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d901      	bls.n	80043ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e1a8      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ec:	4b2b      	ldr	r3, [pc, #172]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d0f0      	beq.n	80043da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043f8:	4b28      	ldr	r3, [pc, #160]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	00db      	lsls	r3, r3, #3
 8004406:	4925      	ldr	r1, [pc, #148]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004408:	4313      	orrs	r3, r2
 800440a:	600b      	str	r3, [r1, #0]
 800440c:	e015      	b.n	800443a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800440e:	4b24      	ldr	r3, [pc, #144]	@ (80044a0 <HAL_RCC_OscConfig+0x244>)
 8004410:	2200      	movs	r2, #0
 8004412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004414:	f7fe f8bc 	bl	8002590 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800441c:	f7fe f8b8 	bl	8002590 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e187      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800442e:	4b1b      	ldr	r3, [pc, #108]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1f0      	bne.n	800441c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 0308 	and.w	r3, r3, #8
 8004442:	2b00      	cmp	r3, #0
 8004444:	d036      	beq.n	80044b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d016      	beq.n	800447c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800444e:	4b15      	ldr	r3, [pc, #84]	@ (80044a4 <HAL_RCC_OscConfig+0x248>)
 8004450:	2201      	movs	r2, #1
 8004452:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004454:	f7fe f89c 	bl	8002590 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800445c:	f7fe f898 	bl	8002590 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e167      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800446e:	4b0b      	ldr	r3, [pc, #44]	@ (800449c <HAL_RCC_OscConfig+0x240>)
 8004470:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d0f0      	beq.n	800445c <HAL_RCC_OscConfig+0x200>
 800447a:	e01b      	b.n	80044b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800447c:	4b09      	ldr	r3, [pc, #36]	@ (80044a4 <HAL_RCC_OscConfig+0x248>)
 800447e:	2200      	movs	r2, #0
 8004480:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004482:	f7fe f885 	bl	8002590 <HAL_GetTick>
 8004486:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004488:	e00e      	b.n	80044a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800448a:	f7fe f881 	bl	8002590 <HAL_GetTick>
 800448e:	4602      	mov	r2, r0
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	2b02      	cmp	r3, #2
 8004496:	d907      	bls.n	80044a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e150      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
 800449c:	40023800 	.word	0x40023800
 80044a0:	42470000 	.word	0x42470000
 80044a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044a8:	4b88      	ldr	r3, [pc, #544]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 80044aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1ea      	bne.n	800448a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0304 	and.w	r3, r3, #4
 80044bc:	2b00      	cmp	r3, #0
 80044be:	f000 8097 	beq.w	80045f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044c2:	2300      	movs	r3, #0
 80044c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044c6:	4b81      	ldr	r3, [pc, #516]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 80044c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10f      	bne.n	80044f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044d2:	2300      	movs	r3, #0
 80044d4:	60bb      	str	r3, [r7, #8]
 80044d6:	4b7d      	ldr	r3, [pc, #500]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 80044d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044da:	4a7c      	ldr	r2, [pc, #496]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 80044dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80044e2:	4b7a      	ldr	r3, [pc, #488]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 80044e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ea:	60bb      	str	r3, [r7, #8]
 80044ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044ee:	2301      	movs	r3, #1
 80044f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044f2:	4b77      	ldr	r3, [pc, #476]	@ (80046d0 <HAL_RCC_OscConfig+0x474>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d118      	bne.n	8004530 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044fe:	4b74      	ldr	r3, [pc, #464]	@ (80046d0 <HAL_RCC_OscConfig+0x474>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a73      	ldr	r2, [pc, #460]	@ (80046d0 <HAL_RCC_OscConfig+0x474>)
 8004504:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004508:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800450a:	f7fe f841 	bl	8002590 <HAL_GetTick>
 800450e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004510:	e008      	b.n	8004524 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004512:	f7fe f83d 	bl	8002590 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b02      	cmp	r3, #2
 800451e:	d901      	bls.n	8004524 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e10c      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004524:	4b6a      	ldr	r3, [pc, #424]	@ (80046d0 <HAL_RCC_OscConfig+0x474>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800452c:	2b00      	cmp	r3, #0
 800452e:	d0f0      	beq.n	8004512 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	2b01      	cmp	r3, #1
 8004536:	d106      	bne.n	8004546 <HAL_RCC_OscConfig+0x2ea>
 8004538:	4b64      	ldr	r3, [pc, #400]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 800453a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800453c:	4a63      	ldr	r2, [pc, #396]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 800453e:	f043 0301 	orr.w	r3, r3, #1
 8004542:	6713      	str	r3, [r2, #112]	@ 0x70
 8004544:	e01c      	b.n	8004580 <HAL_RCC_OscConfig+0x324>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	2b05      	cmp	r3, #5
 800454c:	d10c      	bne.n	8004568 <HAL_RCC_OscConfig+0x30c>
 800454e:	4b5f      	ldr	r3, [pc, #380]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 8004550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004552:	4a5e      	ldr	r2, [pc, #376]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 8004554:	f043 0304 	orr.w	r3, r3, #4
 8004558:	6713      	str	r3, [r2, #112]	@ 0x70
 800455a:	4b5c      	ldr	r3, [pc, #368]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 800455c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800455e:	4a5b      	ldr	r2, [pc, #364]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 8004560:	f043 0301 	orr.w	r3, r3, #1
 8004564:	6713      	str	r3, [r2, #112]	@ 0x70
 8004566:	e00b      	b.n	8004580 <HAL_RCC_OscConfig+0x324>
 8004568:	4b58      	ldr	r3, [pc, #352]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 800456a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800456c:	4a57      	ldr	r2, [pc, #348]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 800456e:	f023 0301 	bic.w	r3, r3, #1
 8004572:	6713      	str	r3, [r2, #112]	@ 0x70
 8004574:	4b55      	ldr	r3, [pc, #340]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 8004576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004578:	4a54      	ldr	r2, [pc, #336]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 800457a:	f023 0304 	bic.w	r3, r3, #4
 800457e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d015      	beq.n	80045b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004588:	f7fe f802 	bl	8002590 <HAL_GetTick>
 800458c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800458e:	e00a      	b.n	80045a6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004590:	f7fd fffe 	bl	8002590 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800459e:	4293      	cmp	r3, r2
 80045a0:	d901      	bls.n	80045a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e0cb      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045a6:	4b49      	ldr	r3, [pc, #292]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 80045a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d0ee      	beq.n	8004590 <HAL_RCC_OscConfig+0x334>
 80045b2:	e014      	b.n	80045de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045b4:	f7fd ffec 	bl	8002590 <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045ba:	e00a      	b.n	80045d2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045bc:	f7fd ffe8 	bl	8002590 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d901      	bls.n	80045d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e0b5      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045d2:	4b3e      	ldr	r3, [pc, #248]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 80045d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1ee      	bne.n	80045bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045de:	7dfb      	ldrb	r3, [r7, #23]
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d105      	bne.n	80045f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045e4:	4b39      	ldr	r3, [pc, #228]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 80045e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e8:	4a38      	ldr	r2, [pc, #224]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 80045ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f000 80a1 	beq.w	800473c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80045fa:	4b34      	ldr	r3, [pc, #208]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 030c 	and.w	r3, r3, #12
 8004602:	2b08      	cmp	r3, #8
 8004604:	d05c      	beq.n	80046c0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	2b02      	cmp	r3, #2
 800460c:	d141      	bne.n	8004692 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800460e:	4b31      	ldr	r3, [pc, #196]	@ (80046d4 <HAL_RCC_OscConfig+0x478>)
 8004610:	2200      	movs	r2, #0
 8004612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004614:	f7fd ffbc 	bl	8002590 <HAL_GetTick>
 8004618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800461a:	e008      	b.n	800462e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800461c:	f7fd ffb8 	bl	8002590 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b02      	cmp	r3, #2
 8004628:	d901      	bls.n	800462e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e087      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800462e:	4b27      	ldr	r3, [pc, #156]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1f0      	bne.n	800461c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	69da      	ldr	r2, [r3, #28]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a1b      	ldr	r3, [r3, #32]
 8004642:	431a      	orrs	r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004648:	019b      	lsls	r3, r3, #6
 800464a:	431a      	orrs	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004650:	085b      	lsrs	r3, r3, #1
 8004652:	3b01      	subs	r3, #1
 8004654:	041b      	lsls	r3, r3, #16
 8004656:	431a      	orrs	r2, r3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800465c:	061b      	lsls	r3, r3, #24
 800465e:	491b      	ldr	r1, [pc, #108]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 8004660:	4313      	orrs	r3, r2
 8004662:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004664:	4b1b      	ldr	r3, [pc, #108]	@ (80046d4 <HAL_RCC_OscConfig+0x478>)
 8004666:	2201      	movs	r2, #1
 8004668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800466a:	f7fd ff91 	bl	8002590 <HAL_GetTick>
 800466e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004670:	e008      	b.n	8004684 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004672:	f7fd ff8d 	bl	8002590 <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d901      	bls.n	8004684 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e05c      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004684:	4b11      	ldr	r3, [pc, #68]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d0f0      	beq.n	8004672 <HAL_RCC_OscConfig+0x416>
 8004690:	e054      	b.n	800473c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004692:	4b10      	ldr	r3, [pc, #64]	@ (80046d4 <HAL_RCC_OscConfig+0x478>)
 8004694:	2200      	movs	r2, #0
 8004696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004698:	f7fd ff7a 	bl	8002590 <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800469e:	e008      	b.n	80046b2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a0:	f7fd ff76 	bl	8002590 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e045      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046b2:	4b06      	ldr	r3, [pc, #24]	@ (80046cc <HAL_RCC_OscConfig+0x470>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d1f0      	bne.n	80046a0 <HAL_RCC_OscConfig+0x444>
 80046be:	e03d      	b.n	800473c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d107      	bne.n	80046d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e038      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
 80046cc:	40023800 	.word	0x40023800
 80046d0:	40007000 	.word	0x40007000
 80046d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004748 <HAL_RCC_OscConfig+0x4ec>)
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d028      	beq.n	8004738 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d121      	bne.n	8004738 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046fe:	429a      	cmp	r2, r3
 8004700:	d11a      	bne.n	8004738 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004702:	68fa      	ldr	r2, [r7, #12]
 8004704:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004708:	4013      	ands	r3, r2
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800470e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004710:	4293      	cmp	r3, r2
 8004712:	d111      	bne.n	8004738 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800471e:	085b      	lsrs	r3, r3, #1
 8004720:	3b01      	subs	r3, #1
 8004722:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004724:	429a      	cmp	r2, r3
 8004726:	d107      	bne.n	8004738 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004732:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004734:	429a      	cmp	r2, r3
 8004736:	d001      	beq.n	800473c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e000      	b.n	800473e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	40023800 	.word	0x40023800

0800474c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d101      	bne.n	8004760 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e0cc      	b.n	80048fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004760:	4b68      	ldr	r3, [pc, #416]	@ (8004904 <HAL_RCC_ClockConfig+0x1b8>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0307 	and.w	r3, r3, #7
 8004768:	683a      	ldr	r2, [r7, #0]
 800476a:	429a      	cmp	r2, r3
 800476c:	d90c      	bls.n	8004788 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800476e:	4b65      	ldr	r3, [pc, #404]	@ (8004904 <HAL_RCC_ClockConfig+0x1b8>)
 8004770:	683a      	ldr	r2, [r7, #0]
 8004772:	b2d2      	uxtb	r2, r2
 8004774:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004776:	4b63      	ldr	r3, [pc, #396]	@ (8004904 <HAL_RCC_ClockConfig+0x1b8>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0307 	and.w	r3, r3, #7
 800477e:	683a      	ldr	r2, [r7, #0]
 8004780:	429a      	cmp	r2, r3
 8004782:	d001      	beq.n	8004788 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e0b8      	b.n	80048fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0302 	and.w	r3, r3, #2
 8004790:	2b00      	cmp	r3, #0
 8004792:	d020      	beq.n	80047d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0304 	and.w	r3, r3, #4
 800479c:	2b00      	cmp	r3, #0
 800479e:	d005      	beq.n	80047ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047a0:	4b59      	ldr	r3, [pc, #356]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	4a58      	ldr	r2, [pc, #352]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80047a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80047aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0308 	and.w	r3, r3, #8
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d005      	beq.n	80047c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047b8:	4b53      	ldr	r3, [pc, #332]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	4a52      	ldr	r2, [pc, #328]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80047c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047c4:	4b50      	ldr	r3, [pc, #320]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	494d      	ldr	r1, [pc, #308]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d044      	beq.n	800486c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d107      	bne.n	80047fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047ea:	4b47      	ldr	r3, [pc, #284]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d119      	bne.n	800482a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e07f      	b.n	80048fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d003      	beq.n	800480a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004806:	2b03      	cmp	r3, #3
 8004808:	d107      	bne.n	800481a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800480a:	4b3f      	ldr	r3, [pc, #252]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d109      	bne.n	800482a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e06f      	b.n	80048fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800481a:	4b3b      	ldr	r3, [pc, #236]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0302 	and.w	r3, r3, #2
 8004822:	2b00      	cmp	r3, #0
 8004824:	d101      	bne.n	800482a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e067      	b.n	80048fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800482a:	4b37      	ldr	r3, [pc, #220]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f023 0203 	bic.w	r2, r3, #3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	4934      	ldr	r1, [pc, #208]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 8004838:	4313      	orrs	r3, r2
 800483a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800483c:	f7fd fea8 	bl	8002590 <HAL_GetTick>
 8004840:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004842:	e00a      	b.n	800485a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004844:	f7fd fea4 	bl	8002590 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004852:	4293      	cmp	r3, r2
 8004854:	d901      	bls.n	800485a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e04f      	b.n	80048fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800485a:	4b2b      	ldr	r3, [pc, #172]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f003 020c 	and.w	r2, r3, #12
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	429a      	cmp	r2, r3
 800486a:	d1eb      	bne.n	8004844 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800486c:	4b25      	ldr	r3, [pc, #148]	@ (8004904 <HAL_RCC_ClockConfig+0x1b8>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0307 	and.w	r3, r3, #7
 8004874:	683a      	ldr	r2, [r7, #0]
 8004876:	429a      	cmp	r2, r3
 8004878:	d20c      	bcs.n	8004894 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800487a:	4b22      	ldr	r3, [pc, #136]	@ (8004904 <HAL_RCC_ClockConfig+0x1b8>)
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	b2d2      	uxtb	r2, r2
 8004880:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004882:	4b20      	ldr	r3, [pc, #128]	@ (8004904 <HAL_RCC_ClockConfig+0x1b8>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0307 	and.w	r3, r3, #7
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	429a      	cmp	r2, r3
 800488e:	d001      	beq.n	8004894 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e032      	b.n	80048fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0304 	and.w	r3, r3, #4
 800489c:	2b00      	cmp	r3, #0
 800489e:	d008      	beq.n	80048b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048a0:	4b19      	ldr	r3, [pc, #100]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	4916      	ldr	r1, [pc, #88]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 0308 	and.w	r3, r3, #8
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d009      	beq.n	80048d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048be:	4b12      	ldr	r3, [pc, #72]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	00db      	lsls	r3, r3, #3
 80048cc:	490e      	ldr	r1, [pc, #56]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048d2:	f000 f821 	bl	8004918 <HAL_RCC_GetSysClockFreq>
 80048d6:	4602      	mov	r2, r0
 80048d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004908 <HAL_RCC_ClockConfig+0x1bc>)
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	091b      	lsrs	r3, r3, #4
 80048de:	f003 030f 	and.w	r3, r3, #15
 80048e2:	490a      	ldr	r1, [pc, #40]	@ (800490c <HAL_RCC_ClockConfig+0x1c0>)
 80048e4:	5ccb      	ldrb	r3, [r1, r3]
 80048e6:	fa22 f303 	lsr.w	r3, r2, r3
 80048ea:	4a09      	ldr	r2, [pc, #36]	@ (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80048ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80048ee:	4b09      	ldr	r3, [pc, #36]	@ (8004914 <HAL_RCC_ClockConfig+0x1c8>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7fd f99e 	bl	8001c34 <HAL_InitTick>

  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	40023c00 	.word	0x40023c00
 8004908:	40023800 	.word	0x40023800
 800490c:	0800b7ec 	.word	0x0800b7ec
 8004910:	20000000 	.word	0x20000000
 8004914:	20000004 	.word	0x20000004

08004918 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800491c:	b090      	sub	sp, #64	@ 0x40
 800491e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004920:	2300      	movs	r3, #0
 8004922:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004924:	2300      	movs	r3, #0
 8004926:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004928:	2300      	movs	r3, #0
 800492a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004930:	4b59      	ldr	r3, [pc, #356]	@ (8004a98 <HAL_RCC_GetSysClockFreq+0x180>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f003 030c 	and.w	r3, r3, #12
 8004938:	2b08      	cmp	r3, #8
 800493a:	d00d      	beq.n	8004958 <HAL_RCC_GetSysClockFreq+0x40>
 800493c:	2b08      	cmp	r3, #8
 800493e:	f200 80a1 	bhi.w	8004a84 <HAL_RCC_GetSysClockFreq+0x16c>
 8004942:	2b00      	cmp	r3, #0
 8004944:	d002      	beq.n	800494c <HAL_RCC_GetSysClockFreq+0x34>
 8004946:	2b04      	cmp	r3, #4
 8004948:	d003      	beq.n	8004952 <HAL_RCC_GetSysClockFreq+0x3a>
 800494a:	e09b      	b.n	8004a84 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800494c:	4b53      	ldr	r3, [pc, #332]	@ (8004a9c <HAL_RCC_GetSysClockFreq+0x184>)
 800494e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004950:	e09b      	b.n	8004a8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004952:	4b53      	ldr	r3, [pc, #332]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0x188>)
 8004954:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004956:	e098      	b.n	8004a8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004958:	4b4f      	ldr	r3, [pc, #316]	@ (8004a98 <HAL_RCC_GetSysClockFreq+0x180>)
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004960:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004962:	4b4d      	ldr	r3, [pc, #308]	@ (8004a98 <HAL_RCC_GetSysClockFreq+0x180>)
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d028      	beq.n	80049c0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800496e:	4b4a      	ldr	r3, [pc, #296]	@ (8004a98 <HAL_RCC_GetSysClockFreq+0x180>)
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	099b      	lsrs	r3, r3, #6
 8004974:	2200      	movs	r2, #0
 8004976:	623b      	str	r3, [r7, #32]
 8004978:	627a      	str	r2, [r7, #36]	@ 0x24
 800497a:	6a3b      	ldr	r3, [r7, #32]
 800497c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004980:	2100      	movs	r1, #0
 8004982:	4b47      	ldr	r3, [pc, #284]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0x188>)
 8004984:	fb03 f201 	mul.w	r2, r3, r1
 8004988:	2300      	movs	r3, #0
 800498a:	fb00 f303 	mul.w	r3, r0, r3
 800498e:	4413      	add	r3, r2
 8004990:	4a43      	ldr	r2, [pc, #268]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0x188>)
 8004992:	fba0 1202 	umull	r1, r2, r0, r2
 8004996:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004998:	460a      	mov	r2, r1
 800499a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800499c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800499e:	4413      	add	r3, r2
 80049a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049a4:	2200      	movs	r2, #0
 80049a6:	61bb      	str	r3, [r7, #24]
 80049a8:	61fa      	str	r2, [r7, #28]
 80049aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049ae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80049b2:	f7fb fc0d 	bl	80001d0 <__aeabi_uldivmod>
 80049b6:	4602      	mov	r2, r0
 80049b8:	460b      	mov	r3, r1
 80049ba:	4613      	mov	r3, r2
 80049bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049be:	e053      	b.n	8004a68 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049c0:	4b35      	ldr	r3, [pc, #212]	@ (8004a98 <HAL_RCC_GetSysClockFreq+0x180>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	099b      	lsrs	r3, r3, #6
 80049c6:	2200      	movs	r2, #0
 80049c8:	613b      	str	r3, [r7, #16]
 80049ca:	617a      	str	r2, [r7, #20]
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80049d2:	f04f 0b00 	mov.w	fp, #0
 80049d6:	4652      	mov	r2, sl
 80049d8:	465b      	mov	r3, fp
 80049da:	f04f 0000 	mov.w	r0, #0
 80049de:	f04f 0100 	mov.w	r1, #0
 80049e2:	0159      	lsls	r1, r3, #5
 80049e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049e8:	0150      	lsls	r0, r2, #5
 80049ea:	4602      	mov	r2, r0
 80049ec:	460b      	mov	r3, r1
 80049ee:	ebb2 080a 	subs.w	r8, r2, sl
 80049f2:	eb63 090b 	sbc.w	r9, r3, fp
 80049f6:	f04f 0200 	mov.w	r2, #0
 80049fa:	f04f 0300 	mov.w	r3, #0
 80049fe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004a02:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004a06:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004a0a:	ebb2 0408 	subs.w	r4, r2, r8
 8004a0e:	eb63 0509 	sbc.w	r5, r3, r9
 8004a12:	f04f 0200 	mov.w	r2, #0
 8004a16:	f04f 0300 	mov.w	r3, #0
 8004a1a:	00eb      	lsls	r3, r5, #3
 8004a1c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a20:	00e2      	lsls	r2, r4, #3
 8004a22:	4614      	mov	r4, r2
 8004a24:	461d      	mov	r5, r3
 8004a26:	eb14 030a 	adds.w	r3, r4, sl
 8004a2a:	603b      	str	r3, [r7, #0]
 8004a2c:	eb45 030b 	adc.w	r3, r5, fp
 8004a30:	607b      	str	r3, [r7, #4]
 8004a32:	f04f 0200 	mov.w	r2, #0
 8004a36:	f04f 0300 	mov.w	r3, #0
 8004a3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a3e:	4629      	mov	r1, r5
 8004a40:	028b      	lsls	r3, r1, #10
 8004a42:	4621      	mov	r1, r4
 8004a44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a48:	4621      	mov	r1, r4
 8004a4a:	028a      	lsls	r2, r1, #10
 8004a4c:	4610      	mov	r0, r2
 8004a4e:	4619      	mov	r1, r3
 8004a50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a52:	2200      	movs	r2, #0
 8004a54:	60bb      	str	r3, [r7, #8]
 8004a56:	60fa      	str	r2, [r7, #12]
 8004a58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a5c:	f7fb fbb8 	bl	80001d0 <__aeabi_uldivmod>
 8004a60:	4602      	mov	r2, r0
 8004a62:	460b      	mov	r3, r1
 8004a64:	4613      	mov	r3, r2
 8004a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a68:	4b0b      	ldr	r3, [pc, #44]	@ (8004a98 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	0c1b      	lsrs	r3, r3, #16
 8004a6e:	f003 0303 	and.w	r3, r3, #3
 8004a72:	3301      	adds	r3, #1
 8004a74:	005b      	lsls	r3, r3, #1
 8004a76:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004a78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a80:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a82:	e002      	b.n	8004a8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a84:	4b05      	ldr	r3, [pc, #20]	@ (8004a9c <HAL_RCC_GetSysClockFreq+0x184>)
 8004a86:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3740      	adds	r7, #64	@ 0x40
 8004a90:	46bd      	mov	sp, r7
 8004a92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a96:	bf00      	nop
 8004a98:	40023800 	.word	0x40023800
 8004a9c:	00f42400 	.word	0x00f42400
 8004aa0:	017d7840 	.word	0x017d7840

08004aa4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004aa8:	4b03      	ldr	r3, [pc, #12]	@ (8004ab8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	20000000 	.word	0x20000000

08004abc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ac0:	f7ff fff0 	bl	8004aa4 <HAL_RCC_GetHCLKFreq>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	4b05      	ldr	r3, [pc, #20]	@ (8004adc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	0a9b      	lsrs	r3, r3, #10
 8004acc:	f003 0307 	and.w	r3, r3, #7
 8004ad0:	4903      	ldr	r1, [pc, #12]	@ (8004ae0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ad2:	5ccb      	ldrb	r3, [r1, r3]
 8004ad4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	40023800 	.word	0x40023800
 8004ae0:	0800b7fc 	.word	0x0800b7fc

08004ae4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ae8:	f7ff ffdc 	bl	8004aa4 <HAL_RCC_GetHCLKFreq>
 8004aec:	4602      	mov	r2, r0
 8004aee:	4b05      	ldr	r3, [pc, #20]	@ (8004b04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	0b5b      	lsrs	r3, r3, #13
 8004af4:	f003 0307 	and.w	r3, r3, #7
 8004af8:	4903      	ldr	r1, [pc, #12]	@ (8004b08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004afa:	5ccb      	ldrb	r3, [r1, r3]
 8004afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	40023800 	.word	0x40023800
 8004b08:	0800b7fc 	.word	0x0800b7fc

08004b0c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	220f      	movs	r2, #15
 8004b1a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004b1c:	4b12      	ldr	r3, [pc, #72]	@ (8004b68 <HAL_RCC_GetClockConfig+0x5c>)
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f003 0203 	and.w	r2, r3, #3
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004b28:	4b0f      	ldr	r3, [pc, #60]	@ (8004b68 <HAL_RCC_GetClockConfig+0x5c>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004b34:	4b0c      	ldr	r3, [pc, #48]	@ (8004b68 <HAL_RCC_GetClockConfig+0x5c>)
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004b40:	4b09      	ldr	r3, [pc, #36]	@ (8004b68 <HAL_RCC_GetClockConfig+0x5c>)
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	08db      	lsrs	r3, r3, #3
 8004b46:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b4e:	4b07      	ldr	r3, [pc, #28]	@ (8004b6c <HAL_RCC_GetClockConfig+0x60>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0207 	and.w	r2, r3, #7
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	601a      	str	r2, [r3, #0]
}
 8004b5a:	bf00      	nop
 8004b5c:	370c      	adds	r7, #12
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	40023800 	.word	0x40023800
 8004b6c:	40023c00 	.word	0x40023c00

08004b70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e041      	b.n	8004c06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d106      	bne.n	8004b9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7fd fa92 	bl	80020c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3304      	adds	r3, #4
 8004bac:	4619      	mov	r1, r3
 8004bae:	4610      	mov	r0, r2
 8004bb0:	f000 fcc4 	bl	800553c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3708      	adds	r7, #8
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
	...

08004c10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b085      	sub	sp, #20
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d001      	beq.n	8004c28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e04e      	b.n	8004cc6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f042 0201 	orr.w	r2, r2, #1
 8004c3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a23      	ldr	r2, [pc, #140]	@ (8004cd4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d022      	beq.n	8004c90 <HAL_TIM_Base_Start_IT+0x80>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c52:	d01d      	beq.n	8004c90 <HAL_TIM_Base_Start_IT+0x80>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a1f      	ldr	r2, [pc, #124]	@ (8004cd8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d018      	beq.n	8004c90 <HAL_TIM_Base_Start_IT+0x80>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a1e      	ldr	r2, [pc, #120]	@ (8004cdc <HAL_TIM_Base_Start_IT+0xcc>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d013      	beq.n	8004c90 <HAL_TIM_Base_Start_IT+0x80>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a1c      	ldr	r2, [pc, #112]	@ (8004ce0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d00e      	beq.n	8004c90 <HAL_TIM_Base_Start_IT+0x80>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d009      	beq.n	8004c90 <HAL_TIM_Base_Start_IT+0x80>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a19      	ldr	r2, [pc, #100]	@ (8004ce8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d004      	beq.n	8004c90 <HAL_TIM_Base_Start_IT+0x80>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a18      	ldr	r2, [pc, #96]	@ (8004cec <HAL_TIM_Base_Start_IT+0xdc>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d111      	bne.n	8004cb4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f003 0307 	and.w	r3, r3, #7
 8004c9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2b06      	cmp	r3, #6
 8004ca0:	d010      	beq.n	8004cc4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f042 0201 	orr.w	r2, r2, #1
 8004cb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cb2:	e007      	b.n	8004cc4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f042 0201 	orr.w	r2, r2, #1
 8004cc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3714      	adds	r7, #20
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	40010000 	.word	0x40010000
 8004cd8:	40000400 	.word	0x40000400
 8004cdc:	40000800 	.word	0x40000800
 8004ce0:	40000c00 	.word	0x40000c00
 8004ce4:	40010400 	.word	0x40010400
 8004ce8:	40014000 	.word	0x40014000
 8004cec:	40001800 	.word	0x40001800

08004cf0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d101      	bne.n	8004d02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e041      	b.n	8004d86 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d106      	bne.n	8004d1c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7fd fa40 	bl	800219c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2202      	movs	r2, #2
 8004d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	3304      	adds	r3, #4
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	4610      	mov	r0, r2
 8004d30:	f000 fc04 	bl	800553c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3708      	adds	r7, #8
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}

08004d8e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b086      	sub	sp, #24
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
 8004d96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d101      	bne.n	8004da2 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e097      	b.n	8004ed2 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d106      	bne.n	8004dbc <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f7fd f9a8 	bl	800210c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2202      	movs	r2, #2
 8004dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6812      	ldr	r2, [r2, #0]
 8004dce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004dd2:	f023 0307 	bic.w	r3, r3, #7
 8004dd6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	3304      	adds	r3, #4
 8004de0:	4619      	mov	r1, r3
 8004de2:	4610      	mov	r0, r2
 8004de4:	f000 fbaa 	bl	800553c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	697a      	ldr	r2, [r7, #20]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e10:	f023 0303 	bic.w	r3, r3, #3
 8004e14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	689a      	ldr	r2, [r3, #8]
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	021b      	lsls	r3, r3, #8
 8004e20:	4313      	orrs	r3, r2
 8004e22:	693a      	ldr	r2, [r7, #16]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004e2e:	f023 030c 	bic.w	r3, r3, #12
 8004e32:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	68da      	ldr	r2, [r3, #12]
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	69db      	ldr	r3, [r3, #28]
 8004e48:	021b      	lsls	r3, r3, #8
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	011a      	lsls	r2, r3, #4
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	031b      	lsls	r3, r3, #12
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004e6c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004e74:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	4313      	orrs	r3, r2
 8004e82:	68fa      	ldr	r2, [r7, #12]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	693a      	ldr	r2, [r7, #16]
 8004e96:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3718      	adds	r7, #24
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b084      	sub	sp, #16
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004eea:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004ef2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004efa:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004f02:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d110      	bne.n	8004f2c <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f0a:	7bfb      	ldrb	r3, [r7, #15]
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d102      	bne.n	8004f16 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f10:	7b7b      	ldrb	r3, [r7, #13]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d001      	beq.n	8004f1a <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e069      	b.n	8004fee <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2202      	movs	r2, #2
 8004f1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2202      	movs	r2, #2
 8004f26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f2a:	e031      	b.n	8004f90 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	2b04      	cmp	r3, #4
 8004f30:	d110      	bne.n	8004f54 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f32:	7bbb      	ldrb	r3, [r7, #14]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d102      	bne.n	8004f3e <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f38:	7b3b      	ldrb	r3, [r7, #12]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d001      	beq.n	8004f42 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e055      	b.n	8004fee <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2202      	movs	r2, #2
 8004f46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2202      	movs	r2, #2
 8004f4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f52:	e01d      	b.n	8004f90 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f54:	7bfb      	ldrb	r3, [r7, #15]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d108      	bne.n	8004f6c <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f5a:	7bbb      	ldrb	r3, [r7, #14]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d105      	bne.n	8004f6c <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f60:	7b7b      	ldrb	r3, [r7, #13]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d102      	bne.n	8004f6c <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f66:	7b3b      	ldrb	r3, [r7, #12]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d001      	beq.n	8004f70 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e03e      	b.n	8004fee <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2202      	movs	r2, #2
 8004f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2202      	movs	r2, #2
 8004f84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d003      	beq.n	8004f9e <HAL_TIM_Encoder_Start+0xc4>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	2b04      	cmp	r3, #4
 8004f9a:	d008      	beq.n	8004fae <HAL_TIM_Encoder_Start+0xd4>
 8004f9c:	e00f      	b.n	8004fbe <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	2100      	movs	r1, #0
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f000 fdb8 	bl	8005b1c <TIM_CCxChannelCmd>
      break;
 8004fac:	e016      	b.n	8004fdc <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	2104      	movs	r1, #4
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 fdb0 	bl	8005b1c <TIM_CCxChannelCmd>
      break;
 8004fbc:	e00e      	b.n	8004fdc <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	2100      	movs	r1, #0
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f000 fda8 	bl	8005b1c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	2104      	movs	r1, #4
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f000 fda1 	bl	8005b1c <TIM_CCxChannelCmd>
      break;
 8004fda:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f042 0201 	orr.w	r2, r2, #1
 8004fea:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}

08004ff6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b084      	sub	sp, #16
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	691b      	ldr	r3, [r3, #16]
 800500c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	f003 0302 	and.w	r3, r3, #2
 8005014:	2b00      	cmp	r3, #0
 8005016:	d020      	beq.n	800505a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d01b      	beq.n	800505a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f06f 0202 	mvn.w	r2, #2
 800502a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	f003 0303 	and.w	r3, r3, #3
 800503c:	2b00      	cmp	r3, #0
 800503e:	d003      	beq.n	8005048 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f000 fa5c 	bl	80054fe <HAL_TIM_IC_CaptureCallback>
 8005046:	e005      	b.n	8005054 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 fa4e 	bl	80054ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 fa5f 	bl	8005512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	f003 0304 	and.w	r3, r3, #4
 8005060:	2b00      	cmp	r3, #0
 8005062:	d020      	beq.n	80050a6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f003 0304 	and.w	r3, r3, #4
 800506a:	2b00      	cmp	r3, #0
 800506c:	d01b      	beq.n	80050a6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f06f 0204 	mvn.w	r2, #4
 8005076:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2202      	movs	r2, #2
 800507c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005088:	2b00      	cmp	r3, #0
 800508a:	d003      	beq.n	8005094 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f000 fa36 	bl	80054fe <HAL_TIM_IC_CaptureCallback>
 8005092:	e005      	b.n	80050a0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fa28 	bl	80054ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f000 fa39 	bl	8005512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	f003 0308 	and.w	r3, r3, #8
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d020      	beq.n	80050f2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f003 0308 	and.w	r3, r3, #8
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d01b      	beq.n	80050f2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f06f 0208 	mvn.w	r2, #8
 80050c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2204      	movs	r2, #4
 80050c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	69db      	ldr	r3, [r3, #28]
 80050d0:	f003 0303 	and.w	r3, r3, #3
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d003      	beq.n	80050e0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 fa10 	bl	80054fe <HAL_TIM_IC_CaptureCallback>
 80050de:	e005      	b.n	80050ec <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f000 fa02 	bl	80054ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 fa13 	bl	8005512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	f003 0310 	and.w	r3, r3, #16
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d020      	beq.n	800513e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f003 0310 	and.w	r3, r3, #16
 8005102:	2b00      	cmp	r3, #0
 8005104:	d01b      	beq.n	800513e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f06f 0210 	mvn.w	r2, #16
 800510e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2208      	movs	r2, #8
 8005114:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	69db      	ldr	r3, [r3, #28]
 800511c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005120:	2b00      	cmp	r3, #0
 8005122:	d003      	beq.n	800512c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f000 f9ea 	bl	80054fe <HAL_TIM_IC_CaptureCallback>
 800512a:	e005      	b.n	8005138 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f000 f9dc 	bl	80054ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f9ed 	bl	8005512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	f003 0301 	and.w	r3, r3, #1
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00c      	beq.n	8005162 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f003 0301 	and.w	r3, r3, #1
 800514e:	2b00      	cmp	r3, #0
 8005150:	d007      	beq.n	8005162 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f06f 0201 	mvn.w	r2, #1
 800515a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f7fc fd1f 	bl	8001ba0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00c      	beq.n	8005186 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005172:	2b00      	cmp	r3, #0
 8005174:	d007      	beq.n	8005186 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800517e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f000 fd77 	bl	8005c74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800518c:	2b00      	cmp	r3, #0
 800518e:	d00c      	beq.n	80051aa <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005196:	2b00      	cmp	r3, #0
 8005198:	d007      	beq.n	80051aa <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f000 f9be 	bl	8005526 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	f003 0320 	and.w	r3, r3, #32
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d00c      	beq.n	80051ce <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f003 0320 	and.w	r3, r3, #32
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d007      	beq.n	80051ce <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f06f 0220 	mvn.w	r2, #32
 80051c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 fd49 	bl	8005c60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051ce:	bf00      	nop
 80051d0:	3710      	adds	r7, #16
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
	...

080051d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051e4:	2300      	movs	r3, #0
 80051e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d101      	bne.n	80051f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80051f2:	2302      	movs	r3, #2
 80051f4:	e0ae      	b.n	8005354 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2b0c      	cmp	r3, #12
 8005202:	f200 809f 	bhi.w	8005344 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005206:	a201      	add	r2, pc, #4	@ (adr r2, 800520c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800520c:	08005241 	.word	0x08005241
 8005210:	08005345 	.word	0x08005345
 8005214:	08005345 	.word	0x08005345
 8005218:	08005345 	.word	0x08005345
 800521c:	08005281 	.word	0x08005281
 8005220:	08005345 	.word	0x08005345
 8005224:	08005345 	.word	0x08005345
 8005228:	08005345 	.word	0x08005345
 800522c:	080052c3 	.word	0x080052c3
 8005230:	08005345 	.word	0x08005345
 8005234:	08005345 	.word	0x08005345
 8005238:	08005345 	.word	0x08005345
 800523c:	08005303 	.word	0x08005303
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68b9      	ldr	r1, [r7, #8]
 8005246:	4618      	mov	r0, r3
 8005248:	f000 fa1e 	bl	8005688 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	699a      	ldr	r2, [r3, #24]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f042 0208 	orr.w	r2, r2, #8
 800525a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699a      	ldr	r2, [r3, #24]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f022 0204 	bic.w	r2, r2, #4
 800526a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	6999      	ldr	r1, [r3, #24]
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	691a      	ldr	r2, [r3, #16]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	430a      	orrs	r2, r1
 800527c:	619a      	str	r2, [r3, #24]
      break;
 800527e:	e064      	b.n	800534a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68b9      	ldr	r1, [r7, #8]
 8005286:	4618      	mov	r0, r3
 8005288:	f000 fa6e 	bl	8005768 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	699a      	ldr	r2, [r3, #24]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800529a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	699a      	ldr	r2, [r3, #24]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6999      	ldr	r1, [r3, #24]
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	021a      	lsls	r2, r3, #8
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	430a      	orrs	r2, r1
 80052be:	619a      	str	r2, [r3, #24]
      break;
 80052c0:	e043      	b.n	800534a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68b9      	ldr	r1, [r7, #8]
 80052c8:	4618      	mov	r0, r3
 80052ca:	f000 fac3 	bl	8005854 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	69da      	ldr	r2, [r3, #28]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f042 0208 	orr.w	r2, r2, #8
 80052dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	69da      	ldr	r2, [r3, #28]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 0204 	bic.w	r2, r2, #4
 80052ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69d9      	ldr	r1, [r3, #28]
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	691a      	ldr	r2, [r3, #16]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	430a      	orrs	r2, r1
 80052fe:	61da      	str	r2, [r3, #28]
      break;
 8005300:	e023      	b.n	800534a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	68b9      	ldr	r1, [r7, #8]
 8005308:	4618      	mov	r0, r3
 800530a:	f000 fb17 	bl	800593c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	69da      	ldr	r2, [r3, #28]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800531c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	69da      	ldr	r2, [r3, #28]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800532c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	69d9      	ldr	r1, [r3, #28]
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	021a      	lsls	r2, r3, #8
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	430a      	orrs	r2, r1
 8005340:	61da      	str	r2, [r3, #28]
      break;
 8005342:	e002      	b.n	800534a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	75fb      	strb	r3, [r7, #23]
      break;
 8005348:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005352:	7dfb      	ldrb	r3, [r7, #23]
}
 8005354:	4618      	mov	r0, r3
 8005356:	3718      	adds	r7, #24
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005366:	2300      	movs	r3, #0
 8005368:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005370:	2b01      	cmp	r3, #1
 8005372:	d101      	bne.n	8005378 <HAL_TIM_ConfigClockSource+0x1c>
 8005374:	2302      	movs	r3, #2
 8005376:	e0b4      	b.n	80054e2 <HAL_TIM_ConfigClockSource+0x186>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2202      	movs	r2, #2
 8005384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005396:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800539e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68ba      	ldr	r2, [r7, #8]
 80053a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053b0:	d03e      	beq.n	8005430 <HAL_TIM_ConfigClockSource+0xd4>
 80053b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053b6:	f200 8087 	bhi.w	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053be:	f000 8086 	beq.w	80054ce <HAL_TIM_ConfigClockSource+0x172>
 80053c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053c6:	d87f      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053c8:	2b70      	cmp	r3, #112	@ 0x70
 80053ca:	d01a      	beq.n	8005402 <HAL_TIM_ConfigClockSource+0xa6>
 80053cc:	2b70      	cmp	r3, #112	@ 0x70
 80053ce:	d87b      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053d0:	2b60      	cmp	r3, #96	@ 0x60
 80053d2:	d050      	beq.n	8005476 <HAL_TIM_ConfigClockSource+0x11a>
 80053d4:	2b60      	cmp	r3, #96	@ 0x60
 80053d6:	d877      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053d8:	2b50      	cmp	r3, #80	@ 0x50
 80053da:	d03c      	beq.n	8005456 <HAL_TIM_ConfigClockSource+0xfa>
 80053dc:	2b50      	cmp	r3, #80	@ 0x50
 80053de:	d873      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053e0:	2b40      	cmp	r3, #64	@ 0x40
 80053e2:	d058      	beq.n	8005496 <HAL_TIM_ConfigClockSource+0x13a>
 80053e4:	2b40      	cmp	r3, #64	@ 0x40
 80053e6:	d86f      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053e8:	2b30      	cmp	r3, #48	@ 0x30
 80053ea:	d064      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0x15a>
 80053ec:	2b30      	cmp	r3, #48	@ 0x30
 80053ee:	d86b      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053f0:	2b20      	cmp	r3, #32
 80053f2:	d060      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0x15a>
 80053f4:	2b20      	cmp	r3, #32
 80053f6:	d867      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d05c      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0x15a>
 80053fc:	2b10      	cmp	r3, #16
 80053fe:	d05a      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0x15a>
 8005400:	e062      	b.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005412:	f000 fb63 	bl	8005adc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005424:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68ba      	ldr	r2, [r7, #8]
 800542c:	609a      	str	r2, [r3, #8]
      break;
 800542e:	e04f      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005440:	f000 fb4c 	bl	8005adc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689a      	ldr	r2, [r3, #8]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005452:	609a      	str	r2, [r3, #8]
      break;
 8005454:	e03c      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005462:	461a      	mov	r2, r3
 8005464:	f000 fac0 	bl	80059e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2150      	movs	r1, #80	@ 0x50
 800546e:	4618      	mov	r0, r3
 8005470:	f000 fb19 	bl	8005aa6 <TIM_ITRx_SetConfig>
      break;
 8005474:	e02c      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005482:	461a      	mov	r2, r3
 8005484:	f000 fadf 	bl	8005a46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2160      	movs	r1, #96	@ 0x60
 800548e:	4618      	mov	r0, r3
 8005490:	f000 fb09 	bl	8005aa6 <TIM_ITRx_SetConfig>
      break;
 8005494:	e01c      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054a2:	461a      	mov	r2, r3
 80054a4:	f000 faa0 	bl	80059e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2140      	movs	r1, #64	@ 0x40
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 faf9 	bl	8005aa6 <TIM_ITRx_SetConfig>
      break;
 80054b4:	e00c      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4619      	mov	r1, r3
 80054c0:	4610      	mov	r0, r2
 80054c2:	f000 faf0 	bl	8005aa6 <TIM_ITRx_SetConfig>
      break;
 80054c6:	e003      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	73fb      	strb	r3, [r7, #15]
      break;
 80054cc:	e000      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80054ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054ea:	b480      	push	{r7}
 80054ec:	b083      	sub	sp, #12
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054f2:	bf00      	nop
 80054f4:	370c      	adds	r7, #12
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr

080054fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054fe:	b480      	push	{r7}
 8005500:	b083      	sub	sp, #12
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005506:	bf00      	nop
 8005508:	370c      	adds	r7, #12
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005512:	b480      	push	{r7}
 8005514:	b083      	sub	sp, #12
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800551a:	bf00      	nop
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr

08005526 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005526:	b480      	push	{r7}
 8005528:	b083      	sub	sp, #12
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800552e:	bf00      	nop
 8005530:	370c      	adds	r7, #12
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
	...

0800553c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a43      	ldr	r2, [pc, #268]	@ (800565c <TIM_Base_SetConfig+0x120>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d013      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800555a:	d00f      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a40      	ldr	r2, [pc, #256]	@ (8005660 <TIM_Base_SetConfig+0x124>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d00b      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a3f      	ldr	r2, [pc, #252]	@ (8005664 <TIM_Base_SetConfig+0x128>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d007      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a3e      	ldr	r2, [pc, #248]	@ (8005668 <TIM_Base_SetConfig+0x12c>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d003      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a3d      	ldr	r2, [pc, #244]	@ (800566c <TIM_Base_SetConfig+0x130>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d108      	bne.n	800558e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005582:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	4313      	orrs	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a32      	ldr	r2, [pc, #200]	@ (800565c <TIM_Base_SetConfig+0x120>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d02b      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800559c:	d027      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a2f      	ldr	r2, [pc, #188]	@ (8005660 <TIM_Base_SetConfig+0x124>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d023      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a2e      	ldr	r2, [pc, #184]	@ (8005664 <TIM_Base_SetConfig+0x128>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d01f      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a2d      	ldr	r2, [pc, #180]	@ (8005668 <TIM_Base_SetConfig+0x12c>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d01b      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a2c      	ldr	r2, [pc, #176]	@ (800566c <TIM_Base_SetConfig+0x130>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d017      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a2b      	ldr	r2, [pc, #172]	@ (8005670 <TIM_Base_SetConfig+0x134>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d013      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a2a      	ldr	r2, [pc, #168]	@ (8005674 <TIM_Base_SetConfig+0x138>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d00f      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a29      	ldr	r2, [pc, #164]	@ (8005678 <TIM_Base_SetConfig+0x13c>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d00b      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a28      	ldr	r2, [pc, #160]	@ (800567c <TIM_Base_SetConfig+0x140>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d007      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a27      	ldr	r2, [pc, #156]	@ (8005680 <TIM_Base_SetConfig+0x144>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d003      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a26      	ldr	r2, [pc, #152]	@ (8005684 <TIM_Base_SetConfig+0x148>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d108      	bne.n	8005600 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	4313      	orrs	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	689a      	ldr	r2, [r3, #8]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a0e      	ldr	r2, [pc, #56]	@ (800565c <TIM_Base_SetConfig+0x120>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d003      	beq.n	800562e <TIM_Base_SetConfig+0xf2>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a10      	ldr	r2, [pc, #64]	@ (800566c <TIM_Base_SetConfig+0x130>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d103      	bne.n	8005636 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	691a      	ldr	r2, [r3, #16]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f043 0204 	orr.w	r2, r3, #4
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	68fa      	ldr	r2, [r7, #12]
 800564c:	601a      	str	r2, [r3, #0]
}
 800564e:	bf00      	nop
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	40010000 	.word	0x40010000
 8005660:	40000400 	.word	0x40000400
 8005664:	40000800 	.word	0x40000800
 8005668:	40000c00 	.word	0x40000c00
 800566c:	40010400 	.word	0x40010400
 8005670:	40014000 	.word	0x40014000
 8005674:	40014400 	.word	0x40014400
 8005678:	40014800 	.word	0x40014800
 800567c:	40001800 	.word	0x40001800
 8005680:	40001c00 	.word	0x40001c00
 8005684:	40002000 	.word	0x40002000

08005688 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005688:	b480      	push	{r7}
 800568a:	b087      	sub	sp, #28
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a1b      	ldr	r3, [r3, #32]
 8005696:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a1b      	ldr	r3, [r3, #32]
 800569c:	f023 0201 	bic.w	r2, r3, #1
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f023 0303 	bic.w	r3, r3, #3
 80056be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f023 0302 	bic.w	r3, r3, #2
 80056d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	4313      	orrs	r3, r2
 80056da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a20      	ldr	r2, [pc, #128]	@ (8005760 <TIM_OC1_SetConfig+0xd8>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d003      	beq.n	80056ec <TIM_OC1_SetConfig+0x64>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a1f      	ldr	r2, [pc, #124]	@ (8005764 <TIM_OC1_SetConfig+0xdc>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d10c      	bne.n	8005706 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f023 0308 	bic.w	r3, r3, #8
 80056f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	f023 0304 	bic.w	r3, r3, #4
 8005704:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a15      	ldr	r2, [pc, #84]	@ (8005760 <TIM_OC1_SetConfig+0xd8>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d003      	beq.n	8005716 <TIM_OC1_SetConfig+0x8e>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a14      	ldr	r2, [pc, #80]	@ (8005764 <TIM_OC1_SetConfig+0xdc>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d111      	bne.n	800573a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800571c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005724:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	693a      	ldr	r2, [r7, #16]
 800572c:	4313      	orrs	r3, r2
 800572e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	693a      	ldr	r2, [r7, #16]
 8005736:	4313      	orrs	r3, r2
 8005738:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	693a      	ldr	r2, [r7, #16]
 800573e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	68fa      	ldr	r2, [r7, #12]
 8005744:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	685a      	ldr	r2, [r3, #4]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	697a      	ldr	r2, [r7, #20]
 8005752:	621a      	str	r2, [r3, #32]
}
 8005754:	bf00      	nop
 8005756:	371c      	adds	r7, #28
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	40010000 	.word	0x40010000
 8005764:	40010400 	.word	0x40010400

08005768 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005768:	b480      	push	{r7}
 800576a:	b087      	sub	sp, #28
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a1b      	ldr	r3, [r3, #32]
 8005776:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6a1b      	ldr	r3, [r3, #32]
 800577c:	f023 0210 	bic.w	r2, r3, #16
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800579e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	021b      	lsls	r3, r3, #8
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	f023 0320 	bic.w	r3, r3, #32
 80057b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	011b      	lsls	r3, r3, #4
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	4313      	orrs	r3, r2
 80057be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a22      	ldr	r2, [pc, #136]	@ (800584c <TIM_OC2_SetConfig+0xe4>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d003      	beq.n	80057d0 <TIM_OC2_SetConfig+0x68>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a21      	ldr	r2, [pc, #132]	@ (8005850 <TIM_OC2_SetConfig+0xe8>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d10d      	bne.n	80057ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	011b      	lsls	r3, r3, #4
 80057de:	697a      	ldr	r2, [r7, #20]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a17      	ldr	r2, [pc, #92]	@ (800584c <TIM_OC2_SetConfig+0xe4>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d003      	beq.n	80057fc <TIM_OC2_SetConfig+0x94>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a16      	ldr	r2, [pc, #88]	@ (8005850 <TIM_OC2_SetConfig+0xe8>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d113      	bne.n	8005824 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005802:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800580a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	695b      	ldr	r3, [r3, #20]
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	693a      	ldr	r2, [r7, #16]
 8005814:	4313      	orrs	r3, r2
 8005816:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	693a      	ldr	r2, [r7, #16]
 8005820:	4313      	orrs	r3, r2
 8005822:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68fa      	ldr	r2, [r7, #12]
 800582e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	685a      	ldr	r2, [r3, #4]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	697a      	ldr	r2, [r7, #20]
 800583c:	621a      	str	r2, [r3, #32]
}
 800583e:	bf00      	nop
 8005840:	371c      	adds	r7, #28
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	40010000 	.word	0x40010000
 8005850:	40010400 	.word	0x40010400

08005854 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005854:	b480      	push	{r7}
 8005856:	b087      	sub	sp, #28
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a1b      	ldr	r3, [r3, #32]
 8005862:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a1b      	ldr	r3, [r3, #32]
 8005868:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	69db      	ldr	r3, [r3, #28]
 800587a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f023 0303 	bic.w	r3, r3, #3
 800588a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	4313      	orrs	r3, r2
 8005894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800589c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	021b      	lsls	r3, r3, #8
 80058a4:	697a      	ldr	r2, [r7, #20]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a21      	ldr	r2, [pc, #132]	@ (8005934 <TIM_OC3_SetConfig+0xe0>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d003      	beq.n	80058ba <TIM_OC3_SetConfig+0x66>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a20      	ldr	r2, [pc, #128]	@ (8005938 <TIM_OC3_SetConfig+0xe4>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d10d      	bne.n	80058d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	021b      	lsls	r3, r3, #8
 80058c8:	697a      	ldr	r2, [r7, #20]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a16      	ldr	r2, [pc, #88]	@ (8005934 <TIM_OC3_SetConfig+0xe0>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d003      	beq.n	80058e6 <TIM_OC3_SetConfig+0x92>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a15      	ldr	r2, [pc, #84]	@ (8005938 <TIM_OC3_SetConfig+0xe4>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d113      	bne.n	800590e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	011b      	lsls	r3, r3, #4
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	4313      	orrs	r3, r2
 8005900:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	011b      	lsls	r3, r3, #4
 8005908:	693a      	ldr	r2, [r7, #16]
 800590a:	4313      	orrs	r3, r2
 800590c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	693a      	ldr	r2, [r7, #16]
 8005912:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	685a      	ldr	r2, [r3, #4]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	621a      	str	r2, [r3, #32]
}
 8005928:	bf00      	nop
 800592a:	371c      	adds	r7, #28
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr
 8005934:	40010000 	.word	0x40010000
 8005938:	40010400 	.word	0x40010400

0800593c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800593c:	b480      	push	{r7}
 800593e:	b087      	sub	sp, #28
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a1b      	ldr	r3, [r3, #32]
 800594a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	69db      	ldr	r3, [r3, #28]
 8005962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800596a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005972:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	021b      	lsls	r3, r3, #8
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	4313      	orrs	r3, r2
 800597e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005986:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	031b      	lsls	r3, r3, #12
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	4313      	orrs	r3, r2
 8005992:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a12      	ldr	r2, [pc, #72]	@ (80059e0 <TIM_OC4_SetConfig+0xa4>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d003      	beq.n	80059a4 <TIM_OC4_SetConfig+0x68>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a11      	ldr	r2, [pc, #68]	@ (80059e4 <TIM_OC4_SetConfig+0xa8>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d109      	bne.n	80059b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	019b      	lsls	r3, r3, #6
 80059b2:	697a      	ldr	r2, [r7, #20]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	621a      	str	r2, [r3, #32]
}
 80059d2:	bf00      	nop
 80059d4:	371c      	adds	r7, #28
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	40010000 	.word	0x40010000
 80059e4:	40010400 	.word	0x40010400

080059e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b087      	sub	sp, #28
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6a1b      	ldr	r3, [r3, #32]
 80059fe:	f023 0201 	bic.w	r2, r3, #1
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	699b      	ldr	r3, [r3, #24]
 8005a0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	011b      	lsls	r3, r3, #4
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	f023 030a 	bic.w	r3, r3, #10
 8005a24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	693a      	ldr	r2, [r7, #16]
 8005a32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	697a      	ldr	r2, [r7, #20]
 8005a38:	621a      	str	r2, [r3, #32]
}
 8005a3a:	bf00      	nop
 8005a3c:	371c      	adds	r7, #28
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr

08005a46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a46:	b480      	push	{r7}
 8005a48:	b087      	sub	sp, #28
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	60f8      	str	r0, [r7, #12]
 8005a4e:	60b9      	str	r1, [r7, #8]
 8005a50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6a1b      	ldr	r3, [r3, #32]
 8005a5c:	f023 0210 	bic.w	r2, r3, #16
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	699b      	ldr	r3, [r3, #24]
 8005a68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	031b      	lsls	r3, r3, #12
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005a82:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	011b      	lsls	r3, r3, #4
 8005a88:	697a      	ldr	r2, [r7, #20]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	693a      	ldr	r2, [r7, #16]
 8005a92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	621a      	str	r2, [r3, #32]
}
 8005a9a:	bf00      	nop
 8005a9c:	371c      	adds	r7, #28
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr

08005aa6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005aa6:	b480      	push	{r7}
 8005aa8:	b085      	sub	sp, #20
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
 8005aae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005abc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005abe:	683a      	ldr	r2, [r7, #0]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	f043 0307 	orr.w	r3, r3, #7
 8005ac8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	609a      	str	r2, [r3, #8]
}
 8005ad0:	bf00      	nop
 8005ad2:	3714      	adds	r7, #20
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b087      	sub	sp, #28
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]
 8005ae8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005af6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	021a      	lsls	r2, r3, #8
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	431a      	orrs	r2, r3
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	697a      	ldr	r2, [r7, #20]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	697a      	ldr	r2, [r7, #20]
 8005b0e:	609a      	str	r2, [r3, #8]
}
 8005b10:	bf00      	nop
 8005b12:	371c      	adds	r7, #28
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b087      	sub	sp, #28
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	f003 031f 	and.w	r3, r3, #31
 8005b2e:	2201      	movs	r2, #1
 8005b30:	fa02 f303 	lsl.w	r3, r2, r3
 8005b34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6a1a      	ldr	r2, [r3, #32]
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	43db      	mvns	r3, r3
 8005b3e:	401a      	ands	r2, r3
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6a1a      	ldr	r2, [r3, #32]
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	f003 031f 	and.w	r3, r3, #31
 8005b4e:	6879      	ldr	r1, [r7, #4]
 8005b50:	fa01 f303 	lsl.w	r3, r1, r3
 8005b54:	431a      	orrs	r2, r3
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	621a      	str	r2, [r3, #32]
}
 8005b5a:	bf00      	nop
 8005b5c:	371c      	adds	r7, #28
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr
	...

08005b68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b085      	sub	sp, #20
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d101      	bne.n	8005b80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b7c:	2302      	movs	r3, #2
 8005b7e:	e05a      	b.n	8005c36 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2202      	movs	r2, #2
 8005b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ba6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a21      	ldr	r2, [pc, #132]	@ (8005c44 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d022      	beq.n	8005c0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bcc:	d01d      	beq.n	8005c0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a1d      	ldr	r2, [pc, #116]	@ (8005c48 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d018      	beq.n	8005c0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8005c4c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d013      	beq.n	8005c0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a1a      	ldr	r2, [pc, #104]	@ (8005c50 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d00e      	beq.n	8005c0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a18      	ldr	r2, [pc, #96]	@ (8005c54 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d009      	beq.n	8005c0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a17      	ldr	r2, [pc, #92]	@ (8005c58 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d004      	beq.n	8005c0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a15      	ldr	r2, [pc, #84]	@ (8005c5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d10c      	bne.n	8005c24 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	68ba      	ldr	r2, [r7, #8]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68ba      	ldr	r2, [r7, #8]
 8005c22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3714      	adds	r7, #20
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	40010000 	.word	0x40010000
 8005c48:	40000400 	.word	0x40000400
 8005c4c:	40000800 	.word	0x40000800
 8005c50:	40000c00 	.word	0x40000c00
 8005c54:	40010400 	.word	0x40010400
 8005c58:	40014000 	.word	0x40014000
 8005c5c:	40001800 	.word	0x40001800

08005c60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b082      	sub	sp, #8
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d101      	bne.n	8005c9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e042      	b.n	8005d20 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d106      	bne.n	8005cb4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f7fc fb24 	bl	80022fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2224      	movs	r2, #36	@ 0x24
 8005cb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	68da      	ldr	r2, [r3, #12]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 ff95 	bl	8006bfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	691a      	ldr	r2, [r3, #16]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ce0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	695a      	ldr	r2, [r3, #20]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005cf0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68da      	ldr	r2, [r3, #12]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2220      	movs	r2, #32
 8005d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2220      	movs	r2, #32
 8005d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005d1e:	2300      	movs	r3, #0
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3708      	adds	r7, #8
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b08c      	sub	sp, #48	@ 0x30
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	4613      	mov	r3, r2
 8005d34:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	2b20      	cmp	r3, #32
 8005d40:	d162      	bne.n	8005e08 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d002      	beq.n	8005d4e <HAL_UART_Transmit_DMA+0x26>
 8005d48:	88fb      	ldrh	r3, [r7, #6]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e05b      	b.n	8005e0a <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8005d52:	68ba      	ldr	r2, [r7, #8]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	88fa      	ldrh	r2, [r7, #6]
 8005d5c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	88fa      	ldrh	r2, [r7, #6]
 8005d62:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2221      	movs	r2, #33	@ 0x21
 8005d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d76:	4a27      	ldr	r2, [pc, #156]	@ (8005e14 <HAL_UART_Transmit_DMA+0xec>)
 8005d78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d7e:	4a26      	ldr	r2, [pc, #152]	@ (8005e18 <HAL_UART_Transmit_DMA+0xf0>)
 8005d80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d86:	4a25      	ldr	r2, [pc, #148]	@ (8005e1c <HAL_UART_Transmit_DMA+0xf4>)
 8005d88:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d8e:	2200      	movs	r2, #0
 8005d90:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005d92:	f107 0308 	add.w	r3, r7, #8
 8005d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d9e:	6819      	ldr	r1, [r3, #0]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	3304      	adds	r3, #4
 8005da6:	461a      	mov	r2, r3
 8005da8:	88fb      	ldrh	r3, [r7, #6]
 8005daa:	f7fc fdb1 	bl	8002910 <HAL_DMA_Start_IT>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d008      	beq.n	8005dc6 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2210      	movs	r2, #16
 8005db8:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2220      	movs	r2, #32
 8005dbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e021      	b.n	8005e0a <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005dce:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	3314      	adds	r3, #20
 8005dd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	e853 3f00 	ldrex	r3, [r3]
 8005dde:	617b      	str	r3, [r7, #20]
   return(result);
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005de6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	3314      	adds	r3, #20
 8005dee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005df0:	627a      	str	r2, [r7, #36]	@ 0x24
 8005df2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df4:	6a39      	ldr	r1, [r7, #32]
 8005df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005df8:	e841 2300 	strex	r3, r2, [r1]
 8005dfc:	61fb      	str	r3, [r7, #28]
   return(result);
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1e5      	bne.n	8005dd0 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8005e04:	2300      	movs	r3, #0
 8005e06:	e000      	b.n	8005e0a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8005e08:	2302      	movs	r3, #2
  }
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3730      	adds	r7, #48	@ 0x30
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	08006479 	.word	0x08006479
 8005e18:	08006513 	.word	0x08006513
 8005e1c:	08006697 	.word	0x08006697

08005e20 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b08c      	sub	sp, #48	@ 0x30
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	60b9      	str	r1, [r7, #8]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b20      	cmp	r3, #32
 8005e38:	d146      	bne.n	8005ec8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d002      	beq.n	8005e46 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005e40:	88fb      	ldrh	r3, [r7, #6]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d101      	bne.n	8005e4a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e03f      	b.n	8005eca <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2200      	movs	r2, #0
 8005e54:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005e56:	88fb      	ldrh	r3, [r7, #6]
 8005e58:	461a      	mov	r2, r3
 8005e5a:	68b9      	ldr	r1, [r7, #8]
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f000 fc65 	bl	800672c <UART_Start_Receive_DMA>
 8005e62:	4603      	mov	r3, r0
 8005e64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d125      	bne.n	8005ebc <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e70:	2300      	movs	r3, #0
 8005e72:	613b      	str	r3, [r7, #16]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	613b      	str	r3, [r7, #16]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	613b      	str	r3, [r7, #16]
 8005e84:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	330c      	adds	r3, #12
 8005e8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	e853 3f00 	ldrex	r3, [r3]
 8005e94:	617b      	str	r3, [r7, #20]
   return(result);
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f043 0310 	orr.w	r3, r3, #16
 8005e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	330c      	adds	r3, #12
 8005ea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ea6:	627a      	str	r2, [r7, #36]	@ 0x24
 8005ea8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eaa:	6a39      	ldr	r1, [r7, #32]
 8005eac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eae:	e841 2300 	strex	r3, r2, [r1]
 8005eb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d1e5      	bne.n	8005e86 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8005eba:	e002      	b.n	8005ec2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8005ec2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005ec6:	e000      	b.n	8005eca <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8005ec8:	2302      	movs	r3, #2
  }
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3730      	adds	r7, #48	@ 0x30
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
	...

08005ed4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b0ba      	sub	sp, #232	@ 0xe8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005efa:	2300      	movs	r3, #0
 8005efc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005f00:	2300      	movs	r3, #0
 8005f02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f0a:	f003 030f 	and.w	r3, r3, #15
 8005f0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005f12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10f      	bne.n	8005f3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f1e:	f003 0320 	and.w	r3, r3, #32
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d009      	beq.n	8005f3a <HAL_UART_IRQHandler+0x66>
 8005f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f2a:	f003 0320 	and.w	r3, r3, #32
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d003      	beq.n	8005f3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 fda4 	bl	8006a80 <UART_Receive_IT>
      return;
 8005f38:	e273      	b.n	8006422 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005f3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	f000 80de 	beq.w	8006100 <HAL_UART_IRQHandler+0x22c>
 8005f44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f48:	f003 0301 	and.w	r3, r3, #1
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d106      	bne.n	8005f5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f54:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	f000 80d1 	beq.w	8006100 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f62:	f003 0301 	and.w	r3, r3, #1
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00b      	beq.n	8005f82 <HAL_UART_IRQHandler+0xae>
 8005f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d005      	beq.n	8005f82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7a:	f043 0201 	orr.w	r2, r3, #1
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f86:	f003 0304 	and.w	r3, r3, #4
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d00b      	beq.n	8005fa6 <HAL_UART_IRQHandler+0xd2>
 8005f8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d005      	beq.n	8005fa6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f9e:	f043 0202 	orr.w	r2, r3, #2
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005faa:	f003 0302 	and.w	r3, r3, #2
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00b      	beq.n	8005fca <HAL_UART_IRQHandler+0xf6>
 8005fb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fb6:	f003 0301 	and.w	r3, r3, #1
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d005      	beq.n	8005fca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fc2:	f043 0204 	orr.w	r2, r3, #4
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fce:	f003 0308 	and.w	r3, r3, #8
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d011      	beq.n	8005ffa <HAL_UART_IRQHandler+0x126>
 8005fd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fda:	f003 0320 	and.w	r3, r3, #32
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d105      	bne.n	8005fee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005fe2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fe6:	f003 0301 	and.w	r3, r3, #1
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d005      	beq.n	8005ffa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ff2:	f043 0208 	orr.w	r2, r3, #8
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	f000 820a 	beq.w	8006418 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006008:	f003 0320 	and.w	r3, r3, #32
 800600c:	2b00      	cmp	r3, #0
 800600e:	d008      	beq.n	8006022 <HAL_UART_IRQHandler+0x14e>
 8006010:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006014:	f003 0320 	and.w	r3, r3, #32
 8006018:	2b00      	cmp	r3, #0
 800601a:	d002      	beq.n	8006022 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 fd2f 	bl	8006a80 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	695b      	ldr	r3, [r3, #20]
 8006028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800602c:	2b40      	cmp	r3, #64	@ 0x40
 800602e:	bf0c      	ite	eq
 8006030:	2301      	moveq	r3, #1
 8006032:	2300      	movne	r3, #0
 8006034:	b2db      	uxtb	r3, r3
 8006036:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800603e:	f003 0308 	and.w	r3, r3, #8
 8006042:	2b00      	cmp	r3, #0
 8006044:	d103      	bne.n	800604e <HAL_UART_IRQHandler+0x17a>
 8006046:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800604a:	2b00      	cmp	r3, #0
 800604c:	d04f      	beq.n	80060ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 fc3a 	bl	80068c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800605e:	2b40      	cmp	r3, #64	@ 0x40
 8006060:	d141      	bne.n	80060e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	3314      	adds	r3, #20
 8006068:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006070:	e853 3f00 	ldrex	r3, [r3]
 8006074:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006078:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800607c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006080:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	3314      	adds	r3, #20
 800608a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800608e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006092:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006096:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800609a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800609e:	e841 2300 	strex	r3, r2, [r1]
 80060a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80060a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1d9      	bne.n	8006062 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d013      	beq.n	80060de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060ba:	4a8a      	ldr	r2, [pc, #552]	@ (80062e4 <HAL_UART_IRQHandler+0x410>)
 80060bc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7fc fcec 	bl	8002aa0 <HAL_DMA_Abort_IT>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d016      	beq.n	80060fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80060d8:	4610      	mov	r0, r2
 80060da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060dc:	e00e      	b.n	80060fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f9c0 	bl	8006464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060e4:	e00a      	b.n	80060fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f9bc 	bl	8006464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060ec:	e006      	b.n	80060fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f9b8 	bl	8006464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80060fa:	e18d      	b.n	8006418 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060fc:	bf00      	nop
    return;
 80060fe:	e18b      	b.n	8006418 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006104:	2b01      	cmp	r3, #1
 8006106:	f040 8167 	bne.w	80063d8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800610a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800610e:	f003 0310 	and.w	r3, r3, #16
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 8160 	beq.w	80063d8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800611c:	f003 0310 	and.w	r3, r3, #16
 8006120:	2b00      	cmp	r3, #0
 8006122:	f000 8159 	beq.w	80063d8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006126:	2300      	movs	r3, #0
 8006128:	60bb      	str	r3, [r7, #8]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	60bb      	str	r3, [r7, #8]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	60bb      	str	r3, [r7, #8]
 800613a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006146:	2b40      	cmp	r3, #64	@ 0x40
 8006148:	f040 80ce 	bne.w	80062e8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006158:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800615c:	2b00      	cmp	r3, #0
 800615e:	f000 80a9 	beq.w	80062b4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006166:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800616a:	429a      	cmp	r2, r3
 800616c:	f080 80a2 	bcs.w	80062b4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006176:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800617c:	69db      	ldr	r3, [r3, #28]
 800617e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006182:	f000 8088 	beq.w	8006296 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	330c      	adds	r3, #12
 800618c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006190:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006194:	e853 3f00 	ldrex	r3, [r3]
 8006198:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800619c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80061a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	330c      	adds	r3, #12
 80061ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80061b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80061b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80061be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80061c2:	e841 2300 	strex	r3, r2, [r1]
 80061c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80061ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d1d9      	bne.n	8006186 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3314      	adds	r3, #20
 80061d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061dc:	e853 3f00 	ldrex	r3, [r3]
 80061e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80061e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80061e4:	f023 0301 	bic.w	r3, r3, #1
 80061e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	3314      	adds	r3, #20
 80061f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80061f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80061fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80061fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006202:	e841 2300 	strex	r3, r2, [r1]
 8006206:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006208:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800620a:	2b00      	cmp	r3, #0
 800620c:	d1e1      	bne.n	80061d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	3314      	adds	r3, #20
 8006214:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006216:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006218:	e853 3f00 	ldrex	r3, [r3]
 800621c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800621e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006224:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	3314      	adds	r3, #20
 800622e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006232:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006234:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006236:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006238:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800623a:	e841 2300 	strex	r3, r2, [r1]
 800623e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006240:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1e3      	bne.n	800620e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2220      	movs	r2, #32
 800624a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	330c      	adds	r3, #12
 800625a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800625c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800625e:	e853 3f00 	ldrex	r3, [r3]
 8006262:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006264:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006266:	f023 0310 	bic.w	r3, r3, #16
 800626a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	330c      	adds	r3, #12
 8006274:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006278:	65ba      	str	r2, [r7, #88]	@ 0x58
 800627a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800627c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800627e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006280:	e841 2300 	strex	r3, r2, [r1]
 8006284:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006286:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006288:	2b00      	cmp	r3, #0
 800628a:	d1e3      	bne.n	8006254 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006290:	4618      	mov	r0, r3
 8006292:	f7fc fb95 	bl	80029c0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2202      	movs	r2, #2
 800629a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	4619      	mov	r1, r3
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f7fa fa1b 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80062b2:	e0b3      	b.n	800641c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80062b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80062bc:	429a      	cmp	r2, r3
 80062be:	f040 80ad 	bne.w	800641c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062c6:	69db      	ldr	r3, [r3, #28]
 80062c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062cc:	f040 80a6 	bne.w	800641c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2202      	movs	r2, #2
 80062d4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80062da:	4619      	mov	r1, r3
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f7fa fa03 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
      return;
 80062e2:	e09b      	b.n	800641c <HAL_UART_IRQHandler+0x548>
 80062e4:	0800698f 	.word	0x0800698f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	2b00      	cmp	r3, #0
 8006300:	f000 808e 	beq.w	8006420 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006304:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006308:	2b00      	cmp	r3, #0
 800630a:	f000 8089 	beq.w	8006420 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	330c      	adds	r3, #12
 8006314:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006318:	e853 3f00 	ldrex	r3, [r3]
 800631c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800631e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006320:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006324:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	330c      	adds	r3, #12
 800632e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006332:	647a      	str	r2, [r7, #68]	@ 0x44
 8006334:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006336:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006338:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800633a:	e841 2300 	strex	r3, r2, [r1]
 800633e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006342:	2b00      	cmp	r3, #0
 8006344:	d1e3      	bne.n	800630e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	3314      	adds	r3, #20
 800634c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006350:	e853 3f00 	ldrex	r3, [r3]
 8006354:	623b      	str	r3, [r7, #32]
   return(result);
 8006356:	6a3b      	ldr	r3, [r7, #32]
 8006358:	f023 0301 	bic.w	r3, r3, #1
 800635c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	3314      	adds	r3, #20
 8006366:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800636a:	633a      	str	r2, [r7, #48]	@ 0x30
 800636c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800636e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006370:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006372:	e841 2300 	strex	r3, r2, [r1]
 8006376:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1e3      	bne.n	8006346 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2220      	movs	r2, #32
 8006382:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	330c      	adds	r3, #12
 8006392:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	e853 3f00 	ldrex	r3, [r3]
 800639a:	60fb      	str	r3, [r7, #12]
   return(result);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f023 0310 	bic.w	r3, r3, #16
 80063a2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	330c      	adds	r3, #12
 80063ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80063b0:	61fa      	str	r2, [r7, #28]
 80063b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b4:	69b9      	ldr	r1, [r7, #24]
 80063b6:	69fa      	ldr	r2, [r7, #28]
 80063b8:	e841 2300 	strex	r3, r2, [r1]
 80063bc:	617b      	str	r3, [r7, #20]
   return(result);
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d1e3      	bne.n	800638c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2202      	movs	r2, #2
 80063c8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80063ce:	4619      	mov	r1, r3
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f7fa f989 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80063d6:	e023      	b.n	8006420 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d009      	beq.n	80063f8 <HAL_UART_IRQHandler+0x524>
 80063e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d003      	beq.n	80063f8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 fadd 	bl	80069b0 <UART_Transmit_IT>
    return;
 80063f6:	e014      	b.n	8006422 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006400:	2b00      	cmp	r3, #0
 8006402:	d00e      	beq.n	8006422 <HAL_UART_IRQHandler+0x54e>
 8006404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800640c:	2b00      	cmp	r3, #0
 800640e:	d008      	beq.n	8006422 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 fb1d 	bl	8006a50 <UART_EndTransmit_IT>
    return;
 8006416:	e004      	b.n	8006422 <HAL_UART_IRQHandler+0x54e>
    return;
 8006418:	bf00      	nop
 800641a:	e002      	b.n	8006422 <HAL_UART_IRQHandler+0x54e>
      return;
 800641c:	bf00      	nop
 800641e:	e000      	b.n	8006422 <HAL_UART_IRQHandler+0x54e>
      return;
 8006420:	bf00      	nop
  }
}
 8006422:	37e8      	adds	r7, #232	@ 0xe8
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006430:	bf00      	nop
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006450:	b480      	push	{r7}
 8006452:	b083      	sub	sp, #12
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006458:	bf00      	nop
 800645a:	370c      	adds	r7, #12
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b090      	sub	sp, #64	@ 0x40
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006484:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006490:	2b00      	cmp	r3, #0
 8006492:	d137      	bne.n	8006504 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006494:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006496:	2200      	movs	r2, #0
 8006498:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800649a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	3314      	adds	r3, #20
 80064a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a4:	e853 3f00 	ldrex	r3, [r3]
 80064a8:	623b      	str	r3, [r7, #32]
   return(result);
 80064aa:	6a3b      	ldr	r3, [r7, #32]
 80064ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80064b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	3314      	adds	r3, #20
 80064b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80064ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80064bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064c2:	e841 2300 	strex	r3, r2, [r1]
 80064c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80064c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d1e5      	bne.n	800649a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80064ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	330c      	adds	r3, #12
 80064d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	e853 3f00 	ldrex	r3, [r3]
 80064dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80064e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	330c      	adds	r3, #12
 80064ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80064ee:	61fa      	str	r2, [r7, #28]
 80064f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f2:	69b9      	ldr	r1, [r7, #24]
 80064f4:	69fa      	ldr	r2, [r7, #28]
 80064f6:	e841 2300 	strex	r3, r2, [r1]
 80064fa:	617b      	str	r3, [r7, #20]
   return(result);
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1e5      	bne.n	80064ce <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006502:	e002      	b.n	800650a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006504:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006506:	f7fa faa9 	bl	8000a5c <HAL_UART_TxCpltCallback>
}
 800650a:	bf00      	nop
 800650c:	3740      	adds	r7, #64	@ 0x40
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}

08006512 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006512:	b580      	push	{r7, lr}
 8006514:	b084      	sub	sp, #16
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800651e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006520:	68f8      	ldr	r0, [r7, #12]
 8006522:	f7ff ff81 	bl	8006428 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006526:	bf00      	nop
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800652e:	b580      	push	{r7, lr}
 8006530:	b09c      	sub	sp, #112	@ 0x70
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800653a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006546:	2b00      	cmp	r3, #0
 8006548:	d172      	bne.n	8006630 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800654a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800654c:	2200      	movs	r2, #0
 800654e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006550:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	330c      	adds	r3, #12
 8006556:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006558:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800655a:	e853 3f00 	ldrex	r3, [r3]
 800655e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006560:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006562:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006566:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006568:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	330c      	adds	r3, #12
 800656e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006570:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006572:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006574:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006576:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006578:	e841 2300 	strex	r3, r2, [r1]
 800657c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800657e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1e5      	bne.n	8006550 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006584:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	3314      	adds	r3, #20
 800658a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800658e:	e853 3f00 	ldrex	r3, [r3]
 8006592:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006596:	f023 0301 	bic.w	r3, r3, #1
 800659a:	667b      	str	r3, [r7, #100]	@ 0x64
 800659c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	3314      	adds	r3, #20
 80065a2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80065a4:	647a      	str	r2, [r7, #68]	@ 0x44
 80065a6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065ac:	e841 2300 	strex	r3, r2, [r1]
 80065b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80065b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1e5      	bne.n	8006584 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	3314      	adds	r3, #20
 80065be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c2:	e853 3f00 	ldrex	r3, [r3]
 80065c6:	623b      	str	r3, [r7, #32]
   return(result);
 80065c8:	6a3b      	ldr	r3, [r7, #32]
 80065ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80065d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	3314      	adds	r3, #20
 80065d6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80065d8:	633a      	str	r2, [r7, #48]	@ 0x30
 80065da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065e0:	e841 2300 	strex	r3, r2, [r1]
 80065e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1e5      	bne.n	80065b8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80065ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065ee:	2220      	movs	r2, #32
 80065f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d119      	bne.n	8006630 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	330c      	adds	r3, #12
 8006602:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	e853 3f00 	ldrex	r3, [r3]
 800660a:	60fb      	str	r3, [r7, #12]
   return(result);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f023 0310 	bic.w	r3, r3, #16
 8006612:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006614:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	330c      	adds	r3, #12
 800661a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800661c:	61fa      	str	r2, [r7, #28]
 800661e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006620:	69b9      	ldr	r1, [r7, #24]
 8006622:	69fa      	ldr	r2, [r7, #28]
 8006624:	e841 2300 	strex	r3, r2, [r1]
 8006628:	617b      	str	r3, [r7, #20]
   return(result);
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d1e5      	bne.n	80065fc <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006630:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006632:	2200      	movs	r2, #0
 8006634:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006636:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800663a:	2b01      	cmp	r3, #1
 800663c:	d106      	bne.n	800664c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800663e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006640:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006642:	4619      	mov	r1, r3
 8006644:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006646:	f7fa f84f 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800664a:	e002      	b.n	8006652 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800664c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800664e:	f7ff fef5 	bl	800643c <HAL_UART_RxCpltCallback>
}
 8006652:	bf00      	nop
 8006654:	3770      	adds	r7, #112	@ 0x70
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}

0800665a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800665a:	b580      	push	{r7, lr}
 800665c:	b084      	sub	sp, #16
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006666:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2201      	movs	r2, #1
 800666c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006672:	2b01      	cmp	r3, #1
 8006674:	d108      	bne.n	8006688 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800667a:	085b      	lsrs	r3, r3, #1
 800667c:	b29b      	uxth	r3, r3
 800667e:	4619      	mov	r1, r3
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f7fa f831 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006686:	e002      	b.n	800668e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006688:	68f8      	ldr	r0, [r7, #12]
 800668a:	f7ff fee1 	bl	8006450 <HAL_UART_RxHalfCpltCallback>
}
 800668e:	bf00      	nop
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b084      	sub	sp, #16
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800669e:	2300      	movs	r3, #0
 80066a0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066b2:	2b80      	cmp	r3, #128	@ 0x80
 80066b4:	bf0c      	ite	eq
 80066b6:	2301      	moveq	r3, #1
 80066b8:	2300      	movne	r3, #0
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	2b21      	cmp	r3, #33	@ 0x21
 80066c8:	d108      	bne.n	80066dc <UART_DMAError+0x46>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d005      	beq.n	80066dc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	2200      	movs	r2, #0
 80066d4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80066d6:	68b8      	ldr	r0, [r7, #8]
 80066d8:	f000 f8ce 	bl	8006878 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	695b      	ldr	r3, [r3, #20]
 80066e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066e6:	2b40      	cmp	r3, #64	@ 0x40
 80066e8:	bf0c      	ite	eq
 80066ea:	2301      	moveq	r3, #1
 80066ec:	2300      	movne	r3, #0
 80066ee:	b2db      	uxtb	r3, r3
 80066f0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066f8:	b2db      	uxtb	r3, r3
 80066fa:	2b22      	cmp	r3, #34	@ 0x22
 80066fc:	d108      	bne.n	8006710 <UART_DMAError+0x7a>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d005      	beq.n	8006710 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	2200      	movs	r2, #0
 8006708:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800670a:	68b8      	ldr	r0, [r7, #8]
 800670c:	f000 f8dc 	bl	80068c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006714:	f043 0210 	orr.w	r2, r3, #16
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800671c:	68b8      	ldr	r0, [r7, #8]
 800671e:	f7ff fea1 	bl	8006464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006722:	bf00      	nop
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
	...

0800672c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b098      	sub	sp, #96	@ 0x60
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	4613      	mov	r3, r2
 8006738:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800673a:	68ba      	ldr	r2, [r7, #8]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	88fa      	ldrh	r2, [r7, #6]
 8006744:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2200      	movs	r2, #0
 800674a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2222      	movs	r2, #34	@ 0x22
 8006750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006758:	4a44      	ldr	r2, [pc, #272]	@ (800686c <UART_Start_Receive_DMA+0x140>)
 800675a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006760:	4a43      	ldr	r2, [pc, #268]	@ (8006870 <UART_Start_Receive_DMA+0x144>)
 8006762:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006768:	4a42      	ldr	r2, [pc, #264]	@ (8006874 <UART_Start_Receive_DMA+0x148>)
 800676a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006770:	2200      	movs	r2, #0
 8006772:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006774:	f107 0308 	add.w	r3, r7, #8
 8006778:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	3304      	adds	r3, #4
 8006784:	4619      	mov	r1, r3
 8006786:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	88fb      	ldrh	r3, [r7, #6]
 800678c:	f7fc f8c0 	bl	8002910 <HAL_DMA_Start_IT>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	d008      	beq.n	80067a8 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2210      	movs	r2, #16
 800679a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2220      	movs	r2, #32
 80067a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80067a4:	2301      	movs	r3, #1
 80067a6:	e05d      	b.n	8006864 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80067a8:	2300      	movs	r3, #0
 80067aa:	613b      	str	r3, [r7, #16]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	613b      	str	r3, [r7, #16]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	613b      	str	r3, [r7, #16]
 80067bc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d019      	beq.n	80067fa <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	330c      	adds	r3, #12
 80067cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067d0:	e853 3f00 	ldrex	r3, [r3]
 80067d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80067d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	330c      	adds	r3, #12
 80067e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80067e6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80067e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ea:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80067ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80067ee:	e841 2300 	strex	r3, r2, [r1]
 80067f2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80067f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d1e5      	bne.n	80067c6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	3314      	adds	r3, #20
 8006800:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006804:	e853 3f00 	ldrex	r3, [r3]
 8006808:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800680a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800680c:	f043 0301 	orr.w	r3, r3, #1
 8006810:	657b      	str	r3, [r7, #84]	@ 0x54
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	3314      	adds	r3, #20
 8006818:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800681a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800681c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006820:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006822:	e841 2300 	strex	r3, r2, [r1]
 8006826:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1e5      	bne.n	80067fa <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	3314      	adds	r3, #20
 8006834:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006836:	69bb      	ldr	r3, [r7, #24]
 8006838:	e853 3f00 	ldrex	r3, [r3]
 800683c:	617b      	str	r3, [r7, #20]
   return(result);
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006844:	653b      	str	r3, [r7, #80]	@ 0x50
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	3314      	adds	r3, #20
 800684c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800684e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006850:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006852:	6a39      	ldr	r1, [r7, #32]
 8006854:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006856:	e841 2300 	strex	r3, r2, [r1]
 800685a:	61fb      	str	r3, [r7, #28]
   return(result);
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d1e5      	bne.n	800682e <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3760      	adds	r7, #96	@ 0x60
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	0800652f 	.word	0x0800652f
 8006870:	0800665b 	.word	0x0800665b
 8006874:	08006697 	.word	0x08006697

08006878 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006878:	b480      	push	{r7}
 800687a:	b089      	sub	sp, #36	@ 0x24
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	330c      	adds	r3, #12
 8006886:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	e853 3f00 	ldrex	r3, [r3]
 800688e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006896:	61fb      	str	r3, [r7, #28]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	330c      	adds	r3, #12
 800689e:	69fa      	ldr	r2, [r7, #28]
 80068a0:	61ba      	str	r2, [r7, #24]
 80068a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a4:	6979      	ldr	r1, [r7, #20]
 80068a6:	69ba      	ldr	r2, [r7, #24]
 80068a8:	e841 2300 	strex	r3, r2, [r1]
 80068ac:	613b      	str	r3, [r7, #16]
   return(result);
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d1e5      	bne.n	8006880 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2220      	movs	r2, #32
 80068b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80068bc:	bf00      	nop
 80068be:	3724      	adds	r7, #36	@ 0x24
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b095      	sub	sp, #84	@ 0x54
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	330c      	adds	r3, #12
 80068d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068da:	e853 3f00 	ldrex	r3, [r3]
 80068de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80068e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	330c      	adds	r3, #12
 80068ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80068f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80068f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80068f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80068f8:	e841 2300 	strex	r3, r2, [r1]
 80068fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80068fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006900:	2b00      	cmp	r3, #0
 8006902:	d1e5      	bne.n	80068d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	3314      	adds	r3, #20
 800690a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800690c:	6a3b      	ldr	r3, [r7, #32]
 800690e:	e853 3f00 	ldrex	r3, [r3]
 8006912:	61fb      	str	r3, [r7, #28]
   return(result);
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	f023 0301 	bic.w	r3, r3, #1
 800691a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	3314      	adds	r3, #20
 8006922:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006924:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006926:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006928:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800692a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800692c:	e841 2300 	strex	r3, r2, [r1]
 8006930:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006934:	2b00      	cmp	r3, #0
 8006936:	d1e5      	bne.n	8006904 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800693c:	2b01      	cmp	r3, #1
 800693e:	d119      	bne.n	8006974 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	330c      	adds	r3, #12
 8006946:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	e853 3f00 	ldrex	r3, [r3]
 800694e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	f023 0310 	bic.w	r3, r3, #16
 8006956:	647b      	str	r3, [r7, #68]	@ 0x44
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	330c      	adds	r3, #12
 800695e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006960:	61ba      	str	r2, [r7, #24]
 8006962:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006964:	6979      	ldr	r1, [r7, #20]
 8006966:	69ba      	ldr	r2, [r7, #24]
 8006968:	e841 2300 	strex	r3, r2, [r1]
 800696c:	613b      	str	r3, [r7, #16]
   return(result);
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1e5      	bne.n	8006940 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2220      	movs	r2, #32
 8006978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2200      	movs	r2, #0
 8006980:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006982:	bf00      	nop
 8006984:	3754      	adds	r7, #84	@ 0x54
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr

0800698e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800698e:	b580      	push	{r7, lr}
 8006990:	b084      	sub	sp, #16
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800699a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2200      	movs	r2, #0
 80069a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069a2:	68f8      	ldr	r0, [r7, #12]
 80069a4:	f7ff fd5e 	bl	8006464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069a8:	bf00      	nop
 80069aa:	3710      	adds	r7, #16
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	2b21      	cmp	r3, #33	@ 0x21
 80069c2:	d13e      	bne.n	8006a42 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069cc:	d114      	bne.n	80069f8 <UART_Transmit_IT+0x48>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d110      	bne.n	80069f8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	881b      	ldrh	r3, [r3, #0]
 80069e0:	461a      	mov	r2, r3
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069ea:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6a1b      	ldr	r3, [r3, #32]
 80069f0:	1c9a      	adds	r2, r3, #2
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	621a      	str	r2, [r3, #32]
 80069f6:	e008      	b.n	8006a0a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a1b      	ldr	r3, [r3, #32]
 80069fc:	1c59      	adds	r1, r3, #1
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	6211      	str	r1, [r2, #32]
 8006a02:	781a      	ldrb	r2, [r3, #0]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	3b01      	subs	r3, #1
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	4619      	mov	r1, r3
 8006a18:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d10f      	bne.n	8006a3e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68da      	ldr	r2, [r3, #12]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a2c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68da      	ldr	r2, [r3, #12]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a3c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	e000      	b.n	8006a44 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a42:	2302      	movs	r3, #2
  }
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3714      	adds	r7, #20
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b082      	sub	sp, #8
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68da      	ldr	r2, [r3, #12]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a66:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2220      	movs	r2, #32
 8006a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f7f9 fff3 	bl	8000a5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a76:	2300      	movs	r3, #0
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3708      	adds	r7, #8
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b08c      	sub	sp, #48	@ 0x30
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	2b22      	cmp	r3, #34	@ 0x22
 8006a9a:	f040 80aa 	bne.w	8006bf2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006aa6:	d115      	bne.n	8006ad4 <UART_Receive_IT+0x54>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d111      	bne.n	8006ad4 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ac2:	b29a      	uxth	r2, r3
 8006ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006acc:	1c9a      	adds	r2, r3, #2
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ad2:	e024      	b.n	8006b1e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ae2:	d007      	beq.n	8006af4 <UART_Receive_IT+0x74>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d10a      	bne.n	8006b02 <UART_Receive_IT+0x82>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	691b      	ldr	r3, [r3, #16]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d106      	bne.n	8006b02 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	b2da      	uxtb	r2, r3
 8006afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006afe:	701a      	strb	r2, [r3, #0]
 8006b00:	e008      	b.n	8006b14 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b0e:	b2da      	uxtb	r2, r3
 8006b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b12:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b18:	1c5a      	adds	r2, r3, #1
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	3b01      	subs	r3, #1
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	4619      	mov	r1, r3
 8006b2c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d15d      	bne.n	8006bee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68da      	ldr	r2, [r3, #12]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f022 0220 	bic.w	r2, r2, #32
 8006b40:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	68da      	ldr	r2, [r3, #12]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b50:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	695a      	ldr	r2, [r3, #20]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f022 0201 	bic.w	r2, r2, #1
 8006b60:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2220      	movs	r2, #32
 8006b66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d135      	bne.n	8006be4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	330c      	adds	r3, #12
 8006b84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	e853 3f00 	ldrex	r3, [r3]
 8006b8c:	613b      	str	r3, [r7, #16]
   return(result);
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	f023 0310 	bic.w	r3, r3, #16
 8006b94:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	330c      	adds	r3, #12
 8006b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b9e:	623a      	str	r2, [r7, #32]
 8006ba0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba2:	69f9      	ldr	r1, [r7, #28]
 8006ba4:	6a3a      	ldr	r2, [r7, #32]
 8006ba6:	e841 2300 	strex	r3, r2, [r1]
 8006baa:	61bb      	str	r3, [r7, #24]
   return(result);
 8006bac:	69bb      	ldr	r3, [r7, #24]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1e5      	bne.n	8006b7e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f003 0310 	and.w	r3, r3, #16
 8006bbc:	2b10      	cmp	r3, #16
 8006bbe:	d10a      	bne.n	8006bd6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	60fb      	str	r3, [r7, #12]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	60fb      	str	r3, [r7, #12]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	60fb      	str	r3, [r7, #12]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006bda:	4619      	mov	r1, r3
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f7f9 fd83 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
 8006be2:	e002      	b.n	8006bea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f7ff fc29 	bl	800643c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006bea:	2300      	movs	r3, #0
 8006bec:	e002      	b.n	8006bf4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	e000      	b.n	8006bf4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006bf2:	2302      	movs	r3, #2
  }
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3730      	adds	r7, #48	@ 0x30
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c00:	b0c0      	sub	sp, #256	@ 0x100
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c18:	68d9      	ldr	r1, [r3, #12]
 8006c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	ea40 0301 	orr.w	r3, r0, r1
 8006c24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c2a:	689a      	ldr	r2, [r3, #8]
 8006c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c30:	691b      	ldr	r3, [r3, #16]
 8006c32:	431a      	orrs	r2, r3
 8006c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c38:	695b      	ldr	r3, [r3, #20]
 8006c3a:	431a      	orrs	r2, r3
 8006c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c40:	69db      	ldr	r3, [r3, #28]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006c54:	f021 010c 	bic.w	r1, r1, #12
 8006c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c62:	430b      	orrs	r3, r1
 8006c64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	695b      	ldr	r3, [r3, #20]
 8006c6e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c76:	6999      	ldr	r1, [r3, #24]
 8006c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	ea40 0301 	orr.w	r3, r0, r1
 8006c82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	4b8f      	ldr	r3, [pc, #572]	@ (8006ec8 <UART_SetConfig+0x2cc>)
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d005      	beq.n	8006c9c <UART_SetConfig+0xa0>
 8006c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	4b8d      	ldr	r3, [pc, #564]	@ (8006ecc <UART_SetConfig+0x2d0>)
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d104      	bne.n	8006ca6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c9c:	f7fd ff22 	bl	8004ae4 <HAL_RCC_GetPCLK2Freq>
 8006ca0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006ca4:	e003      	b.n	8006cae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006ca6:	f7fd ff09 	bl	8004abc <HAL_RCC_GetPCLK1Freq>
 8006caa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cb2:	69db      	ldr	r3, [r3, #28]
 8006cb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cb8:	f040 810c 	bne.w	8006ed4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006cbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006cc6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006cca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006cce:	4622      	mov	r2, r4
 8006cd0:	462b      	mov	r3, r5
 8006cd2:	1891      	adds	r1, r2, r2
 8006cd4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006cd6:	415b      	adcs	r3, r3
 8006cd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006cde:	4621      	mov	r1, r4
 8006ce0:	eb12 0801 	adds.w	r8, r2, r1
 8006ce4:	4629      	mov	r1, r5
 8006ce6:	eb43 0901 	adc.w	r9, r3, r1
 8006cea:	f04f 0200 	mov.w	r2, #0
 8006cee:	f04f 0300 	mov.w	r3, #0
 8006cf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cfe:	4690      	mov	r8, r2
 8006d00:	4699      	mov	r9, r3
 8006d02:	4623      	mov	r3, r4
 8006d04:	eb18 0303 	adds.w	r3, r8, r3
 8006d08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d0c:	462b      	mov	r3, r5
 8006d0e:	eb49 0303 	adc.w	r3, r9, r3
 8006d12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d22:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006d26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	18db      	adds	r3, r3, r3
 8006d2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d30:	4613      	mov	r3, r2
 8006d32:	eb42 0303 	adc.w	r3, r2, r3
 8006d36:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006d3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006d40:	f7f9 fa46 	bl	80001d0 <__aeabi_uldivmod>
 8006d44:	4602      	mov	r2, r0
 8006d46:	460b      	mov	r3, r1
 8006d48:	4b61      	ldr	r3, [pc, #388]	@ (8006ed0 <UART_SetConfig+0x2d4>)
 8006d4a:	fba3 2302 	umull	r2, r3, r3, r2
 8006d4e:	095b      	lsrs	r3, r3, #5
 8006d50:	011c      	lsls	r4, r3, #4
 8006d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d56:	2200      	movs	r2, #0
 8006d58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d5c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006d60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006d64:	4642      	mov	r2, r8
 8006d66:	464b      	mov	r3, r9
 8006d68:	1891      	adds	r1, r2, r2
 8006d6a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006d6c:	415b      	adcs	r3, r3
 8006d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006d74:	4641      	mov	r1, r8
 8006d76:	eb12 0a01 	adds.w	sl, r2, r1
 8006d7a:	4649      	mov	r1, r9
 8006d7c:	eb43 0b01 	adc.w	fp, r3, r1
 8006d80:	f04f 0200 	mov.w	r2, #0
 8006d84:	f04f 0300 	mov.w	r3, #0
 8006d88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d94:	4692      	mov	sl, r2
 8006d96:	469b      	mov	fp, r3
 8006d98:	4643      	mov	r3, r8
 8006d9a:	eb1a 0303 	adds.w	r3, sl, r3
 8006d9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006da2:	464b      	mov	r3, r9
 8006da4:	eb4b 0303 	adc.w	r3, fp, r3
 8006da8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	2200      	movs	r2, #0
 8006db4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006db8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006dbc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	18db      	adds	r3, r3, r3
 8006dc4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	eb42 0303 	adc.w	r3, r2, r3
 8006dcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006dd2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006dd6:	f7f9 f9fb 	bl	80001d0 <__aeabi_uldivmod>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	460b      	mov	r3, r1
 8006dde:	4611      	mov	r1, r2
 8006de0:	4b3b      	ldr	r3, [pc, #236]	@ (8006ed0 <UART_SetConfig+0x2d4>)
 8006de2:	fba3 2301 	umull	r2, r3, r3, r1
 8006de6:	095b      	lsrs	r3, r3, #5
 8006de8:	2264      	movs	r2, #100	@ 0x64
 8006dea:	fb02 f303 	mul.w	r3, r2, r3
 8006dee:	1acb      	subs	r3, r1, r3
 8006df0:	00db      	lsls	r3, r3, #3
 8006df2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006df6:	4b36      	ldr	r3, [pc, #216]	@ (8006ed0 <UART_SetConfig+0x2d4>)
 8006df8:	fba3 2302 	umull	r2, r3, r3, r2
 8006dfc:	095b      	lsrs	r3, r3, #5
 8006dfe:	005b      	lsls	r3, r3, #1
 8006e00:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006e04:	441c      	add	r4, r3
 8006e06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e10:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006e14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006e18:	4642      	mov	r2, r8
 8006e1a:	464b      	mov	r3, r9
 8006e1c:	1891      	adds	r1, r2, r2
 8006e1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006e20:	415b      	adcs	r3, r3
 8006e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006e28:	4641      	mov	r1, r8
 8006e2a:	1851      	adds	r1, r2, r1
 8006e2c:	6339      	str	r1, [r7, #48]	@ 0x30
 8006e2e:	4649      	mov	r1, r9
 8006e30:	414b      	adcs	r3, r1
 8006e32:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e34:	f04f 0200 	mov.w	r2, #0
 8006e38:	f04f 0300 	mov.w	r3, #0
 8006e3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006e40:	4659      	mov	r1, fp
 8006e42:	00cb      	lsls	r3, r1, #3
 8006e44:	4651      	mov	r1, sl
 8006e46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e4a:	4651      	mov	r1, sl
 8006e4c:	00ca      	lsls	r2, r1, #3
 8006e4e:	4610      	mov	r0, r2
 8006e50:	4619      	mov	r1, r3
 8006e52:	4603      	mov	r3, r0
 8006e54:	4642      	mov	r2, r8
 8006e56:	189b      	adds	r3, r3, r2
 8006e58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e5c:	464b      	mov	r3, r9
 8006e5e:	460a      	mov	r2, r1
 8006e60:	eb42 0303 	adc.w	r3, r2, r3
 8006e64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006e74:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006e78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	18db      	adds	r3, r3, r3
 8006e80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e82:	4613      	mov	r3, r2
 8006e84:	eb42 0303 	adc.w	r3, r2, r3
 8006e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006e92:	f7f9 f99d 	bl	80001d0 <__aeabi_uldivmod>
 8006e96:	4602      	mov	r2, r0
 8006e98:	460b      	mov	r3, r1
 8006e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ed0 <UART_SetConfig+0x2d4>)
 8006e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8006ea0:	095b      	lsrs	r3, r3, #5
 8006ea2:	2164      	movs	r1, #100	@ 0x64
 8006ea4:	fb01 f303 	mul.w	r3, r1, r3
 8006ea8:	1ad3      	subs	r3, r2, r3
 8006eaa:	00db      	lsls	r3, r3, #3
 8006eac:	3332      	adds	r3, #50	@ 0x32
 8006eae:	4a08      	ldr	r2, [pc, #32]	@ (8006ed0 <UART_SetConfig+0x2d4>)
 8006eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb4:	095b      	lsrs	r3, r3, #5
 8006eb6:	f003 0207 	and.w	r2, r3, #7
 8006eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4422      	add	r2, r4
 8006ec2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ec4:	e106      	b.n	80070d4 <UART_SetConfig+0x4d8>
 8006ec6:	bf00      	nop
 8006ec8:	40011000 	.word	0x40011000
 8006ecc:	40011400 	.word	0x40011400
 8006ed0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ed4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006ede:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006ee2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006ee6:	4642      	mov	r2, r8
 8006ee8:	464b      	mov	r3, r9
 8006eea:	1891      	adds	r1, r2, r2
 8006eec:	6239      	str	r1, [r7, #32]
 8006eee:	415b      	adcs	r3, r3
 8006ef0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ef2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ef6:	4641      	mov	r1, r8
 8006ef8:	1854      	adds	r4, r2, r1
 8006efa:	4649      	mov	r1, r9
 8006efc:	eb43 0501 	adc.w	r5, r3, r1
 8006f00:	f04f 0200 	mov.w	r2, #0
 8006f04:	f04f 0300 	mov.w	r3, #0
 8006f08:	00eb      	lsls	r3, r5, #3
 8006f0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f0e:	00e2      	lsls	r2, r4, #3
 8006f10:	4614      	mov	r4, r2
 8006f12:	461d      	mov	r5, r3
 8006f14:	4643      	mov	r3, r8
 8006f16:	18e3      	adds	r3, r4, r3
 8006f18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f1c:	464b      	mov	r3, r9
 8006f1e:	eb45 0303 	adc.w	r3, r5, r3
 8006f22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f32:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f36:	f04f 0200 	mov.w	r2, #0
 8006f3a:	f04f 0300 	mov.w	r3, #0
 8006f3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006f42:	4629      	mov	r1, r5
 8006f44:	008b      	lsls	r3, r1, #2
 8006f46:	4621      	mov	r1, r4
 8006f48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f4c:	4621      	mov	r1, r4
 8006f4e:	008a      	lsls	r2, r1, #2
 8006f50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006f54:	f7f9 f93c 	bl	80001d0 <__aeabi_uldivmod>
 8006f58:	4602      	mov	r2, r0
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	4b60      	ldr	r3, [pc, #384]	@ (80070e0 <UART_SetConfig+0x4e4>)
 8006f5e:	fba3 2302 	umull	r2, r3, r3, r2
 8006f62:	095b      	lsrs	r3, r3, #5
 8006f64:	011c      	lsls	r4, r3, #4
 8006f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f70:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006f74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006f78:	4642      	mov	r2, r8
 8006f7a:	464b      	mov	r3, r9
 8006f7c:	1891      	adds	r1, r2, r2
 8006f7e:	61b9      	str	r1, [r7, #24]
 8006f80:	415b      	adcs	r3, r3
 8006f82:	61fb      	str	r3, [r7, #28]
 8006f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f88:	4641      	mov	r1, r8
 8006f8a:	1851      	adds	r1, r2, r1
 8006f8c:	6139      	str	r1, [r7, #16]
 8006f8e:	4649      	mov	r1, r9
 8006f90:	414b      	adcs	r3, r1
 8006f92:	617b      	str	r3, [r7, #20]
 8006f94:	f04f 0200 	mov.w	r2, #0
 8006f98:	f04f 0300 	mov.w	r3, #0
 8006f9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006fa0:	4659      	mov	r1, fp
 8006fa2:	00cb      	lsls	r3, r1, #3
 8006fa4:	4651      	mov	r1, sl
 8006fa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006faa:	4651      	mov	r1, sl
 8006fac:	00ca      	lsls	r2, r1, #3
 8006fae:	4610      	mov	r0, r2
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	4642      	mov	r2, r8
 8006fb6:	189b      	adds	r3, r3, r2
 8006fb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006fbc:	464b      	mov	r3, r9
 8006fbe:	460a      	mov	r2, r1
 8006fc0:	eb42 0303 	adc.w	r3, r2, r3
 8006fc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006fd2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006fd4:	f04f 0200 	mov.w	r2, #0
 8006fd8:	f04f 0300 	mov.w	r3, #0
 8006fdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006fe0:	4649      	mov	r1, r9
 8006fe2:	008b      	lsls	r3, r1, #2
 8006fe4:	4641      	mov	r1, r8
 8006fe6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fea:	4641      	mov	r1, r8
 8006fec:	008a      	lsls	r2, r1, #2
 8006fee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006ff2:	f7f9 f8ed 	bl	80001d0 <__aeabi_uldivmod>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	4611      	mov	r1, r2
 8006ffc:	4b38      	ldr	r3, [pc, #224]	@ (80070e0 <UART_SetConfig+0x4e4>)
 8006ffe:	fba3 2301 	umull	r2, r3, r3, r1
 8007002:	095b      	lsrs	r3, r3, #5
 8007004:	2264      	movs	r2, #100	@ 0x64
 8007006:	fb02 f303 	mul.w	r3, r2, r3
 800700a:	1acb      	subs	r3, r1, r3
 800700c:	011b      	lsls	r3, r3, #4
 800700e:	3332      	adds	r3, #50	@ 0x32
 8007010:	4a33      	ldr	r2, [pc, #204]	@ (80070e0 <UART_SetConfig+0x4e4>)
 8007012:	fba2 2303 	umull	r2, r3, r2, r3
 8007016:	095b      	lsrs	r3, r3, #5
 8007018:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800701c:	441c      	add	r4, r3
 800701e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007022:	2200      	movs	r2, #0
 8007024:	673b      	str	r3, [r7, #112]	@ 0x70
 8007026:	677a      	str	r2, [r7, #116]	@ 0x74
 8007028:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800702c:	4642      	mov	r2, r8
 800702e:	464b      	mov	r3, r9
 8007030:	1891      	adds	r1, r2, r2
 8007032:	60b9      	str	r1, [r7, #8]
 8007034:	415b      	adcs	r3, r3
 8007036:	60fb      	str	r3, [r7, #12]
 8007038:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800703c:	4641      	mov	r1, r8
 800703e:	1851      	adds	r1, r2, r1
 8007040:	6039      	str	r1, [r7, #0]
 8007042:	4649      	mov	r1, r9
 8007044:	414b      	adcs	r3, r1
 8007046:	607b      	str	r3, [r7, #4]
 8007048:	f04f 0200 	mov.w	r2, #0
 800704c:	f04f 0300 	mov.w	r3, #0
 8007050:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007054:	4659      	mov	r1, fp
 8007056:	00cb      	lsls	r3, r1, #3
 8007058:	4651      	mov	r1, sl
 800705a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800705e:	4651      	mov	r1, sl
 8007060:	00ca      	lsls	r2, r1, #3
 8007062:	4610      	mov	r0, r2
 8007064:	4619      	mov	r1, r3
 8007066:	4603      	mov	r3, r0
 8007068:	4642      	mov	r2, r8
 800706a:	189b      	adds	r3, r3, r2
 800706c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800706e:	464b      	mov	r3, r9
 8007070:	460a      	mov	r2, r1
 8007072:	eb42 0303 	adc.w	r3, r2, r3
 8007076:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	663b      	str	r3, [r7, #96]	@ 0x60
 8007082:	667a      	str	r2, [r7, #100]	@ 0x64
 8007084:	f04f 0200 	mov.w	r2, #0
 8007088:	f04f 0300 	mov.w	r3, #0
 800708c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007090:	4649      	mov	r1, r9
 8007092:	008b      	lsls	r3, r1, #2
 8007094:	4641      	mov	r1, r8
 8007096:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800709a:	4641      	mov	r1, r8
 800709c:	008a      	lsls	r2, r1, #2
 800709e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80070a2:	f7f9 f895 	bl	80001d0 <__aeabi_uldivmod>
 80070a6:	4602      	mov	r2, r0
 80070a8:	460b      	mov	r3, r1
 80070aa:	4b0d      	ldr	r3, [pc, #52]	@ (80070e0 <UART_SetConfig+0x4e4>)
 80070ac:	fba3 1302 	umull	r1, r3, r3, r2
 80070b0:	095b      	lsrs	r3, r3, #5
 80070b2:	2164      	movs	r1, #100	@ 0x64
 80070b4:	fb01 f303 	mul.w	r3, r1, r3
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	011b      	lsls	r3, r3, #4
 80070bc:	3332      	adds	r3, #50	@ 0x32
 80070be:	4a08      	ldr	r2, [pc, #32]	@ (80070e0 <UART_SetConfig+0x4e4>)
 80070c0:	fba2 2303 	umull	r2, r3, r2, r3
 80070c4:	095b      	lsrs	r3, r3, #5
 80070c6:	f003 020f 	and.w	r2, r3, #15
 80070ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4422      	add	r2, r4
 80070d2:	609a      	str	r2, [r3, #8]
}
 80070d4:	bf00      	nop
 80070d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80070da:	46bd      	mov	sp, r7
 80070dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070e0:	51eb851f 	.word	0x51eb851f

080070e4 <_ZN8DwinDgusC1EP20__UART_HandleTypeDefP19__DMA_HandleTypeDef>:
#define CMD_HEAD1           0x5A
#define CMD_HEAD2           0xA5
#define CMD_WRITE           0x82
#define CMD_READ            0x83

DwinDgus::DwinDgus(UART_HandleTypeDef *huartx,DMA_HandleTypeDef *hdma_usartx_rx)
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	607a      	str	r2, [r7, #4]
    : _huart(huartx), _hdma_rx(hdma_usartx_rx)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	68ba      	ldr	r2, [r7, #8]
 80070f4:	601a      	str	r2, [r3, #0]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	605a      	str	r2, [r3, #4]
 80070fc:	68f9      	ldr	r1, [r7, #12]
 80070fe:	f04f 0200 	mov.w	r2, #0
 8007102:	f04f 0300 	mov.w	r3, #0
 8007106:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2200      	movs	r2, #0
 8007116:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2200      	movs	r2, #0
 800711e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
{
	HAL_UARTEx_ReceiveToIdle_DMA(this->_huart,this->RxData, 32);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6818      	ldr	r0, [r3, #0]
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	3308      	adds	r3, #8
 800712a:	2220      	movs	r2, #32
 800712c:	4619      	mov	r1, r3
 800712e:	f7fe fe77 	bl	8005e20 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(this->_hdma_rx,DMA_IT_HT);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f022 0208 	bic.w	r2, r2, #8
 8007144:	601a      	str	r2, [r3, #0]

}
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	4618      	mov	r0, r3
 800714a:	3710      	adds	r7, #16
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <_ZN8DwinDgus18set_pos_from_valueEtt>:

#define BASE_VALUE 0x1000


void DwinDgus::set_pos_from_value(uint16_t add,uint16_t data)
{
 8007150:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007154:	b088      	sub	sp, #32
 8007156:	af00      	add	r7, sp, #0
 8007158:	6178      	str	r0, [r7, #20]
 800715a:	460b      	mov	r3, r1
 800715c:	827b      	strh	r3, [r7, #18]
 800715e:	4613      	mov	r3, r2
 8007160:	823b      	strh	r3, [r7, #16]
	uint16_t index = (add - 0x1000) >> 2;
 8007162:	8a7b      	ldrh	r3, [r7, #18]
 8007164:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8007168:	109b      	asrs	r3, r3, #2
 800716a:	83fb      	strh	r3, [r7, #30]
	if (index > Count_Point ) return;
 800716c:	8bfb      	ldrh	r3, [r7, #30]
 800716e:	2b25      	cmp	r3, #37	@ 0x25
 8007170:	d84c      	bhi.n	800720c <_ZN8DwinDgus18set_pos_from_valueEtt+0xbc>
	if (data){
 8007172:	8a3b      	ldrh	r3, [r7, #16]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d023      	beq.n	80071c0 <_ZN8DwinDgus18set_pos_from_valueEtt+0x70>
		this->pos_state |= (1ULL << index);
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800717e:	8bf9      	ldrh	r1, [r7, #30]
 8007180:	f04f 0201 	mov.w	r2, #1
 8007184:	f04f 0300 	mov.w	r3, #0
 8007188:	f1a1 0620 	sub.w	r6, r1, #32
 800718c:	f1c1 0020 	rsb	r0, r1, #32
 8007190:	fa03 f901 	lsl.w	r9, r3, r1
 8007194:	fa02 f606 	lsl.w	r6, r2, r6
 8007198:	ea49 0906 	orr.w	r9, r9, r6
 800719c:	fa22 f000 	lsr.w	r0, r2, r0
 80071a0:	ea49 0900 	orr.w	r9, r9, r0
 80071a4:	fa02 f801 	lsl.w	r8, r2, r1
 80071a8:	ea44 0308 	orr.w	r3, r4, r8
 80071ac:	60bb      	str	r3, [r7, #8]
 80071ae:	ea45 0309 	orr.w	r3, r5, r9
 80071b2:	60fb      	str	r3, [r7, #12]
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80071ba:	e9c3 120c 	strd	r1, r2, [r3, #48]	@ 0x30
 80071be:	e026      	b.n	800720e <_ZN8DwinDgus18set_pos_from_valueEtt+0xbe>
	}
	else {
		this->pos_state &= ~(1ULL << index);
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	@ 0x30
 80071c6:	8bf9      	ldrh	r1, [r7, #30]
 80071c8:	f04f 0201 	mov.w	r2, #1
 80071cc:	f04f 0300 	mov.w	r3, #0
 80071d0:	f1a1 0620 	sub.w	r6, r1, #32
 80071d4:	f1c1 0020 	rsb	r0, r1, #32
 80071d8:	fa03 f501 	lsl.w	r5, r3, r1
 80071dc:	fa02 f606 	lsl.w	r6, r2, r6
 80071e0:	4335      	orrs	r5, r6
 80071e2:	fa22 f000 	lsr.w	r0, r2, r0
 80071e6:	4305      	orrs	r5, r0
 80071e8:	fa02 f401 	lsl.w	r4, r2, r1
 80071ec:	ea6f 0a04 	mvn.w	sl, r4
 80071f0:	ea6f 0b05 	mvn.w	fp, r5
 80071f4:	ea08 030a 	and.w	r3, r8, sl
 80071f8:	603b      	str	r3, [r7, #0]
 80071fa:	ea09 030b 	and.w	r3, r9, fp
 80071fe:	607b      	str	r3, [r7, #4]
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007206:	e9c3 120c 	strd	r1, r2, [r3, #48]	@ 0x30
 800720a:	e000      	b.n	800720e <_ZN8DwinDgus18set_pos_from_valueEtt+0xbe>
	if (index > Count_Point ) return;
 800720c:	bf00      	nop
	}

}
 800720e:	3720      	adds	r7, #32
 8007210:	46bd      	mov	sp, r7
 8007212:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007216:	4770      	bx	lr

08007218 <_ZN8DwinDgus13CMD_READ_FuncEv>:

void DwinDgus::CMD_READ_Func(){
 8007218:	b580      	push	{r7, lr}
 800721a:	b084      	sub	sp, #16
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
	if(this->RxData[2]==0x06){
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	7a9b      	ldrb	r3, [r3, #10]
 8007224:	2b06      	cmp	r3, #6
 8007226:	d147      	bne.n	80072b8 <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
		uint16_t Add=this->RxData[4]<<8|this->RxData[5];
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	7b1b      	ldrb	r3, [r3, #12]
 800722c:	021b      	lsls	r3, r3, #8
 800722e:	b21a      	sxth	r2, r3
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	7b5b      	ldrb	r3, [r3, #13]
 8007234:	b21b      	sxth	r3, r3
 8007236:	4313      	orrs	r3, r2
 8007238:	b21b      	sxth	r3, r3
 800723a:	81fb      	strh	r3, [r7, #14]
		uint16_t Data=this->RxData[8];
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	7c1b      	ldrb	r3, [r3, #16]
 8007240:	81bb      	strh	r3, [r7, #12]
		if ((Add >=BASE_VALUE)&&(Add != Add_Send)){
 8007242:	89fb      	ldrh	r3, [r7, #14]
 8007244:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007248:	d326      	bcc.n	8007298 <_ZN8DwinDgus13CMD_READ_FuncEv+0x80>
 800724a:	89fb      	ldrh	r3, [r7, #14]
 800724c:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8007250:	d022      	beq.n	8007298 <_ZN8DwinDgus13CMD_READ_FuncEv+0x80>
			if (Data) this->point_count_new++;
 8007252:	89bb      	ldrh	r3, [r7, #12]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d008      	beq.n	800726a <_ZN8DwinDgus13CMD_READ_FuncEv+0x52>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800725e:	3301      	adds	r3, #1
 8007260:	b2da      	uxtb	r2, r3
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8007268:	e00f      	b.n	800728a <_ZN8DwinDgus13CMD_READ_FuncEv+0x72>
			else {
				this->point_count_old-=2;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007270:	3b02      	subs	r3, #2
 8007272:	b2da      	uxtb	r2, r3
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
				this->point_count_new--;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8007280:	3b01      	subs	r3, #1
 8007282:	b2da      	uxtb	r2, r3
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
			}
			set_pos_from_value(Add,Data);
 800728a:	89ba      	ldrh	r2, [r7, #12]
 800728c:	89fb      	ldrh	r3, [r7, #14]
 800728e:	4619      	mov	r1, r3
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f7ff ff5d 	bl	8007150 <_ZN8DwinDgus18set_pos_from_valueEtt>
		else if (Add==Add_Send){
			this->point_count_new++;
			this->Flag_send=true;
		}
	}
}
 8007296:	e00f      	b.n	80072b8 <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
		else if (Add==Add_Send){
 8007298:	89fb      	ldrh	r3, [r7, #14]
 800729a:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 800729e:	d10b      	bne.n	80072b8 <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
			this->point_count_new++;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80072a6:	3301      	adds	r3, #1
 80072a8:	b2da      	uxtb	r2, r3
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
			this->Flag_send=true;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
}
 80072b8:	bf00      	nop
 80072ba:	3710      	adds	r7, #16
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <_ZN8DwinDgus22handled_data_interruptEv>:


void DwinDgus::handled_data_interrupt(){
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b082      	sub	sp, #8
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
	this->point_count_old++;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80072ce:	3301      	adds	r3, #1
 80072d0:	b2da      	uxtb	r2, r3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
	if ((this->RxData[0]==CMD_HEAD1)&&(this->RxData[1]==CMD_HEAD2)){
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	7a1b      	ldrb	r3, [r3, #8]
 80072dc:	2b5a      	cmp	r3, #90	@ 0x5a
 80072de:	d10f      	bne.n	8007300 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	7a5b      	ldrb	r3, [r3, #9]
 80072e4:	2ba5      	cmp	r3, #165	@ 0xa5
 80072e6:	d10b      	bne.n	8007300 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
		switch(this->RxData[3]){
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	7adb      	ldrb	r3, [r3, #11]
 80072ec:	2b82      	cmp	r3, #130	@ 0x82
 80072ee:	d006      	beq.n	80072fe <_ZN8DwinDgus22handled_data_interruptEv+0x3e>
 80072f0:	2b83      	cmp	r3, #131	@ 0x83
 80072f2:	d000      	beq.n	80072f6 <_ZN8DwinDgus22handled_data_interruptEv+0x36>
		case CMD_READ:
			CMD_READ_Func();
			break;
		}
	}
}
 80072f4:	e004      	b.n	8007300 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
			CMD_READ_Func();
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f7ff ff8e 	bl	8007218 <_ZN8DwinDgus13CMD_READ_FuncEv>
			break;
 80072fc:	e000      	b.n	8007300 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
			break;
 80072fe:	bf00      	nop
}
 8007300:	bf00      	nop
 8007302:	3708      	adds	r7, #8
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <_ZN8DwinDgus7beepHMIEv>:

void DwinDgus::beepHMI() {
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
    _sendBuffer[0] = 0x5A;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	225a      	movs	r2, #90	@ 0x5a
 8007314:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    _sendBuffer[1] = 0xA5;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	22a5      	movs	r2, #165	@ 0xa5
 800731c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    _sendBuffer[2] = 0x05;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2205      	movs	r2, #5
 8007324:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    _sendBuffer[3] = 0x82;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2282      	movs	r2, #130	@ 0x82
 800732c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    _sendBuffer[4] = 0x00;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    _sendBuffer[5] = 0xA0;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	22a0      	movs	r2, #160	@ 0xa0
 800733c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    _sendBuffer[6] = 0x00;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    _sendBuffer[7] = 0x7D;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	227d      	movs	r2, #125	@ 0x7d
 800734c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    HAL_UART_Transmit_DMA(this->_huart, _sendBuffer, 8);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6818      	ldr	r0, [r3, #0]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	3328      	adds	r3, #40	@ 0x28
 8007358:	2208      	movs	r2, #8
 800735a:	4619      	mov	r1, r3
 800735c:	f7fe fce4 	bl	8005d28 <HAL_UART_Transmit_DMA>

}
 8007360:	bf00      	nop
 8007362:	3708      	adds	r7, #8
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <_ZN8DwinDgus5setVPEtt>:

void DwinDgus::setVP(uint16_t address, uint16_t data) {
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	460b      	mov	r3, r1
 8007372:	807b      	strh	r3, [r7, #2]
 8007374:	4613      	mov	r3, r2
 8007376:	803b      	strh	r3, [r7, #0]
    _sendBuffer[0] = CMD_HEAD1;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	225a      	movs	r2, #90	@ 0x5a
 800737c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    _sendBuffer[1] = CMD_HEAD2;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	22a5      	movs	r2, #165	@ 0xa5
 8007384:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    _sendBuffer[2] = 0x05;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2205      	movs	r2, #5
 800738c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    _sendBuffer[3] = CMD_WRITE;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2282      	movs	r2, #130	@ 0x82
 8007394:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    _sendBuffer[4] = (address >> 8) & 0xFF;
 8007398:	887b      	ldrh	r3, [r7, #2]
 800739a:	0a1b      	lsrs	r3, r3, #8
 800739c:	b29b      	uxth	r3, r3
 800739e:	b2da      	uxtb	r2, r3
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    _sendBuffer[5] = address & 0xFF;
 80073a6:	887b      	ldrh	r3, [r7, #2]
 80073a8:	b2da      	uxtb	r2, r3
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    _sendBuffer[6] = (data >> 8) & 0xFF;
 80073b0:	883b      	ldrh	r3, [r7, #0]
 80073b2:	0a1b      	lsrs	r3, r3, #8
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	b2da      	uxtb	r2, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    _sendBuffer[7] = data & 0xFF;
 80073be:	883b      	ldrh	r3, [r7, #0]
 80073c0:	b2da      	uxtb	r2, r3
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    HAL_UART_Transmit_DMA(this->_huart, _sendBuffer, 8);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6818      	ldr	r0, [r3, #0]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	3328      	adds	r3, #40	@ 0x28
 80073d0:	2208      	movs	r2, #8
 80073d2:	4619      	mov	r1, r3
 80073d4:	f7fe fca8 	bl	8005d28 <HAL_UART_Transmit_DMA>

}
 80073d8:	bf00      	nop
 80073da:	3708      	adds	r7, #8
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <Robot_GetTheta>:
    {88, 49, 9, 29}  // Bit 36
};


RobotTheta_t* Robot_GetTheta(uint8_t index)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	4603      	mov	r3, r0
 80073e8:	71fb      	strb	r3, [r7, #7]
    if (index >= ROBOT_MAX_BIT)
 80073ea:	79fb      	ldrb	r3, [r7, #7]
 80073ec:	2b24      	cmp	r3, #36	@ 0x24
 80073ee:	d901      	bls.n	80073f4 <Robot_GetTheta+0x14>
    {
        return NULL;   // tránh truy cập sai
 80073f0:	2300      	movs	r3, #0
 80073f2:	e003      	b.n	80073fc <Robot_GetTheta+0x1c>
    }

    return &thetaTable[index];
 80073f4:	79fb      	ldrb	r3, [r7, #7]
 80073f6:	00db      	lsls	r3, r3, #3
 80073f8:	4a03      	ldr	r2, [pc, #12]	@ (8007408 <Robot_GetTheta+0x28>)
 80073fa:	4413      	add	r3, r2
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr
 8007408:	2000000c 	.word	0x2000000c

0800740c <_ZL4iabsl>:

#include "STEP.h"


static inline int32_t iabs(int32_t x)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
    return (x < 0) ? -x : x;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2b00      	cmp	r3, #0
 8007418:	bfb8      	it	lt
 800741a:	425b      	neglt	r3, r3
}
 800741c:	4618      	mov	r0, r3
 800741e:	370c      	adds	r7, #12
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr

08007428 <_ZN4STEP10update_ISREv>:



void STEP::update_ISR(){
 8007428:	b480      	push	{r7}
 800742a:	b083      	sub	sp, #12
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
	if(!is_enable_step) return;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007436:	b2db      	uxtb	r3, r3
 8007438:	f083 0301 	eor.w	r3, r3, #1
 800743c:	b2db      	uxtb	r3, r3
 800743e:	2b00      	cmp	r3, #0
 8007440:	f040 8086 	bne.w	8007550 <_ZN4STEP10update_ISREv+0x128>

    if(this->STEPx.Chieuquayhientai==STEP_CLOSED){
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800744a:	2b03      	cmp	r3, #3
 800744c:	d10c      	bne.n	8007468 <_ZN4STEP10update_ISREv+0x40>
    	if(this->remain==0) return;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8007454:	2b00      	cmp	r3, #0
 8007456:	d07d      	beq.n	8007554 <_ZN4STEP10update_ISREv+0x12c>
    	this->remain--;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 800745e:	3b01      	subs	r3, #1
 8007460:	b2da      	uxtb	r2, r3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    }

    if(step_period_us == 0) return;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800746c:	2b00      	cmp	r3, #0
 800746e:	d073      	beq.n	8007558 <_ZN4STEP10update_ISREv+0x130>
    step_timer++;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007474:	1c5a      	adds	r2, r3, #1
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	655a      	str	r2, [r3, #84]	@ 0x54
    if(step_timer >= step_period_us) {
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007482:	429a      	cmp	r2, r3
 8007484:	bf2c      	ite	cs
 8007486:	2301      	movcs	r3, #1
 8007488:	2300      	movcc	r3, #0
 800748a:	b2db      	uxtb	r3, r3
 800748c:	2b00      	cmp	r3, #0
 800748e:	d066      	beq.n	800755e <_ZN4STEP10update_ISREv+0x136>
        step_timer = 0;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	655a      	str	r2, [r3, #84]	@ 0x54
        step_state ^= 1;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800749c:	b2db      	uxtb	r3, r3
 800749e:	f083 0301 	eor.w	r3, r3, #1
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	bf14      	ite	ne
 80074a8:	2301      	movne	r3, #1
 80074aa:	2300      	moveq	r3, #0
 80074ac:	b2da      	uxtb	r2, r3
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
        this->_step_port->BSRR = step_state ? (1U << this->_step_pin) : (1U << (this->_step_pin+16));
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d005      	beq.n	80074cc <_ZN4STEP10update_ISREv+0xa4>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	8a9b      	ldrh	r3, [r3, #20]
 80074c4:	461a      	mov	r2, r3
 80074c6:	2301      	movs	r3, #1
 80074c8:	4093      	lsls	r3, r2
 80074ca:	e005      	b.n	80074d8 <_ZN4STEP10update_ISREv+0xb0>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	8a9b      	ldrh	r3, [r3, #20]
 80074d0:	3310      	adds	r3, #16
 80074d2:	2201      	movs	r2, #1
 80074d4:	fa02 f303 	lsl.w	r3, r2, r3
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	6912      	ldr	r2, [r2, #16]
 80074dc:	6193      	str	r3, [r2, #24]

        if(this->STEPx.Chieuquayhientai==STEP_SETHOME) return;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d039      	beq.n	800755c <_ZN4STEP10update_ISREv+0x134>




        if (this->STEPx.Chieuquayhientai==STEP_DUONG){
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d10b      	bne.n	800750a <_ZN4STEP10update_ISREv+0xe2>
        	if(step_state) this->STEPx.current_step++;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d015      	beq.n	800752a <_ZN4STEP10update_ISREv+0x102>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007502:	1c5a      	adds	r2, r3, #1
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	649a      	str	r2, [r3, #72]	@ 0x48
 8007508:	e00f      	b.n	800752a <_ZN4STEP10update_ISREv+0x102>
        }
        else if (this->STEPx.Chieuquayhientai==STEP_AM){
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007510:	2b02      	cmp	r3, #2
 8007512:	d10a      	bne.n	800752a <_ZN4STEP10update_ISREv+0x102>
        	if(step_state) this->STEPx.current_step--;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800751a:	b2db      	uxtb	r3, r3
 800751c:	2b00      	cmp	r3, #0
 800751e:	d004      	beq.n	800752a <_ZN4STEP10update_ISREv+0x102>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007524:	1e5a      	subs	r2, r3, #1
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	649a      	str	r2, [r3, #72]	@ 0x48
        }
        if (this->STEPx.current_step==this->STEPx.target_step) {this->is_enable_step=false;this->Status_Step=STEP_RUNNING_2; this->STEPx.Chieuquayhientai=STEP_CLOSED;}
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007532:	429a      	cmp	r2, r3
 8007534:	d113      	bne.n	800755e <_ZN4STEP10update_ISREv+0x136>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2201      	movs	r2, #1
 8007542:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2203      	movs	r2, #3
 800754a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 800754e:	e006      	b.n	800755e <_ZN4STEP10update_ISREv+0x136>
	if(!is_enable_step) return;
 8007550:	bf00      	nop
 8007552:	e004      	b.n	800755e <_ZN4STEP10update_ISREv+0x136>
    	if(this->remain==0) return;
 8007554:	bf00      	nop
 8007556:	e002      	b.n	800755e <_ZN4STEP10update_ISREv+0x136>
    if(step_period_us == 0) return;
 8007558:	bf00      	nop
 800755a:	e000      	b.n	800755e <_ZN4STEP10update_ISREv+0x136>
        if(this->STEPx.Chieuquayhientai==STEP_SETHOME) return;
 800755c:	bf00      	nop

    }
}
 800755e:	370c      	adds	r7, #12
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr

08007568 <_ZN4STEP8dir_stepEh>:





void STEP::dir_step(uint8_t dir){this->_dir_port->BSRR = dir ? (1U << this->_dir_pin ) : (1U << (this->_dir_pin + 16));}
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	460b      	mov	r3, r1
 8007572:	70fb      	strb	r3, [r7, #3]
 8007574:	78fb      	ldrb	r3, [r7, #3]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d005      	beq.n	8007586 <_ZN4STEP8dir_stepEh+0x1e>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	8b9b      	ldrh	r3, [r3, #28]
 800757e:	461a      	mov	r2, r3
 8007580:	2301      	movs	r3, #1
 8007582:	4093      	lsls	r3, r2
 8007584:	e005      	b.n	8007592 <_ZN4STEP8dir_stepEh+0x2a>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	8b9b      	ldrh	r3, [r3, #28]
 800758a:	3310      	adds	r3, #16
 800758c:	2201      	movs	r2, #1
 800758e:	fa02 f303 	lsl.w	r3, r2, r3
 8007592:	687a      	ldr	r2, [r7, #4]
 8007594:	6992      	ldr	r2, [r2, #24]
 8007596:	6193      	str	r3, [r2, #24]
 8007598:	bf00      	nop
 800759a:	370c      	adds	r7, #12
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <_ZN4STEP13setStepPeriodEm>:



void STEP::setStepPeriod(uint32_t period) {
 80075a4:	b480      	push	{r7}
 80075a6:	b085      	sub	sp, #20
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	6039      	str	r1, [r7, #0]

    const uint32_t MIN_PERIOD_US = 50; // giới hạn min
 80075ae:	2332      	movs	r3, #50	@ 0x32
 80075b0:	60fb      	str	r3, [r7, #12]
    if(period < MIN_PERIOD_US) period = MIN_PERIOD_US;
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	2b31      	cmp	r3, #49	@ 0x31
 80075b6:	d801      	bhi.n	80075bc <_ZN4STEP13setStepPeriodEm+0x18>
 80075b8:	2332      	movs	r3, #50	@ 0x32
 80075ba:	603b      	str	r3, [r7, #0]
    step_period_us = period/50;
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	4a06      	ldr	r2, [pc, #24]	@ (80075d8 <_ZN4STEP13setStepPeriodEm+0x34>)
 80075c0:	fba2 2303 	umull	r2, r3, r2, r3
 80075c4:	091a      	lsrs	r2, r3, #4
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	661a      	str	r2, [r3, #96]	@ 0x60
}
 80075ca:	bf00      	nop
 80075cc:	3714      	adds	r7, #20
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop
 80075d8:	51eb851f 	.word	0x51eb851f

080075dc <_ZN4STEP17update_As5600_curEl>:

#define AS5600_RESOLUTION 4096
#define AS5600_HALF       2048

void STEP::update_As5600_cur(int32_t value)
{
 80075dc:	b480      	push	{r7}
 80075de:	b085      	sub	sp, #20
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]

	if (!(this->Flags.flag_angle_init)){
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	7f9b      	ldrb	r3, [r3, #30]
 80075ea:	f083 0301 	eor.w	r3, r3, #1
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d009      	beq.n	8007608 <_ZN4STEP17update_As5600_curEl+0x2c>
		this->Flags.flag_angle_init=true;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	779a      	strb	r2, [r3, #30]
		this->STEPx.angle_as56_init=value;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	683a      	ldr	r2, [r7, #0]
 80075fe:	625a      	str	r2, [r3, #36]	@ 0x24
		this->STEPx.angle_as56_last=value;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	683a      	ldr	r2, [r7, #0]
 8007604:	62da      	str	r2, [r3, #44]	@ 0x2c
		return;
 8007606:	e01e      	b.n	8007646 <_ZN4STEP17update_As5600_curEl+0x6a>
	}



    int32_t delta = (int32_t)value - (int32_t)this->STEPx.angle_as56_last;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800760c:	683a      	ldr	r2, [r7, #0]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	60fb      	str	r3, [r7, #12]

    // xử lý wrap
    if (delta > AS5600_HALF)
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007618:	dd04      	ble.n	8007624 <_ZN4STEP17update_As5600_curEl+0x48>
        delta -= AS5600_RESOLUTION;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8007620:	60fb      	str	r3, [r7, #12]
 8007622:	e007      	b.n	8007634 <_ZN4STEP17update_As5600_curEl+0x58>
    else if (delta < -AS5600_HALF)
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 800762a:	da03      	bge.n	8007634 <_ZN4STEP17update_As5600_curEl+0x58>
        delta += AS5600_RESOLUTION;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007632:	60fb      	str	r3, [r7, #12]

    this->STEPx.angle_as56_cur += delta;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	441a      	add	r2, r3
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	631a      	str	r2, [r3, #48]	@ 0x30
    this->STEPx.angle_as56_last = value;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	683a      	ldr	r2, [r7, #0]
 8007644:	62da      	str	r2, [r3, #44]	@ 0x2c

}
 8007646:	3714      	adds	r7, #20
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <_ZN4STEP12STEP_set_calEtbb>:
#define MAX_CORRECT_STEP 2       // step bù mỗi lần



void STEP::STEP_set_cal(uint16_t a,bool dir,bool dir_As)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	4608      	mov	r0, r1
 800765a:	4611      	mov	r1, r2
 800765c:	461a      	mov	r2, r3
 800765e:	4603      	mov	r3, r0
 8007660:	807b      	strh	r3, [r7, #2]
 8007662:	460b      	mov	r3, r1
 8007664:	707b      	strb	r3, [r7, #1]
 8007666:	4613      	mov	r3, r2
 8007668:	703b      	strb	r3, [r7, #0]
	this->STEPx.angle_as56_cal=a;
 800766a:	887a      	ldrh	r2, [r7, #2]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	629a      	str	r2, [r3, #40]	@ 0x28
	this->dir_Stepx=dir;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	787a      	ldrb	r2, [r7, #1]
 8007674:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	this->dir_AS=dir_As;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	783a      	ldrb	r2, [r7, #0]
 800767c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 8007680:	bf00      	nop
 8007682:	370c      	adds	r7, #12
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr

0800768c <_ZN4STEP15STEP_set_TargetEt>:



void STEP::STEP_set_Target(uint16_t a){ //a la goc
 800768c:	b590      	push	{r4, r7, lr}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	460b      	mov	r3, r1
 8007696:	807b      	strh	r3, [r7, #2]


	this->STEPx.angle_kc_candat=this->STEPx.angle_as56_cal-this->STEPx.angle_as56_init; //TH NGUY HIEM KHI 2 DIEM NAY NAM TAI BIEN
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076a0:	1ad2      	subs	r2, r2, r3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	639a      	str	r2, [r3, #56]	@ 0x38

	this->Flags.flag_set_dir=false; //set chieu ban dau truoc khi dieu khien
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	f883 2020 	strb.w	r2, [r3, #32]

	this->STEPx.current_step=0;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	649a      	str	r2, [r3, #72]	@ 0x48

	if (this->dir_AS){
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d011      	beq.n	80076e2 <_ZN4STEP15STEP_set_TargetEt+0x56>
		this->STEPx.angle_as56_tar=(int32_t)a*6*4096/360 +this->STEPx.angle_kc_candat; //chieu cam bien duong
 80076be:	887a      	ldrh	r2, [r7, #2]
 80076c0:	4613      	mov	r3, r2
 80076c2:	005b      	lsls	r3, r3, #1
 80076c4:	4413      	add	r3, r2
 80076c6:	035b      	lsls	r3, r3, #13
 80076c8:	4a40      	ldr	r2, [pc, #256]	@ (80077cc <_ZN4STEP15STEP_set_TargetEt+0x140>)
 80076ca:	fb82 1203 	smull	r1, r2, r2, r3
 80076ce:	441a      	add	r2, r3
 80076d0:	1212      	asrs	r2, r2, #8
 80076d2:	17db      	asrs	r3, r3, #31
 80076d4:	1ad2      	subs	r2, r2, r3
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076da:	441a      	add	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	635a      	str	r2, [r3, #52]	@ 0x34
 80076e0:	e010      	b.n	8007704 <_ZN4STEP15STEP_set_TargetEt+0x78>
	}
	else {
		this->STEPx.angle_as56_tar=(-1)*(int32_t)a*6*4096/360 + this->STEPx.angle_kc_candat;
 80076e2:	887a      	ldrh	r2, [r7, #2]
 80076e4:	4613      	mov	r3, r2
 80076e6:	0092      	lsls	r2, r2, #2
 80076e8:	1a9b      	subs	r3, r3, r2
 80076ea:	035b      	lsls	r3, r3, #13
 80076ec:	4a37      	ldr	r2, [pc, #220]	@ (80077cc <_ZN4STEP15STEP_set_TargetEt+0x140>)
 80076ee:	fb82 1203 	smull	r1, r2, r2, r3
 80076f2:	441a      	add	r2, r3
 80076f4:	1212      	asrs	r2, r2, #8
 80076f6:	17db      	asrs	r3, r3, #31
 80076f8:	1ad2      	subs	r2, r2, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076fe:	441a      	add	r2, r3
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	635a      	str	r2, [r3, #52]	@ 0x34
	}


	if(!(this->Flags.flag_trang_thaidau_vehome)){
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	7fdb      	ldrb	r3, [r3, #31]
 8007708:	f083 0301 	eor.w	r3, r3, #1
 800770c:	b2db      	uxtb	r3, r3
 800770e:	2b00      	cmp	r3, #0
 8007710:	d025      	beq.n	800775e <_ZN4STEP15STEP_set_TargetEt+0xd2>
		//NGHIA LA HIEN DANG SET HOME CAN + THEM 1 LUONG DE VE 0
		this->STEPx.angle_cur=0;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	63da      	str	r2, [r3, #60]	@ 0x3c

		this->STEPx.target_step=(int32_t)a*STEP_PER_REV/360+iabs(this->STEPx.angle_kc_candat)*STEP_PER_REV/ENC_PER_REV/6;
 8007718:	887b      	ldrh	r3, [r7, #2]
 800771a:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800771e:	fb02 f303 	mul.w	r3, r2, r3
 8007722:	4a2a      	ldr	r2, [pc, #168]	@ (80077cc <_ZN4STEP15STEP_set_TargetEt+0x140>)
 8007724:	fb82 1203 	smull	r1, r2, r2, r3
 8007728:	441a      	add	r2, r3
 800772a:	1212      	asrs	r2, r2, #8
 800772c:	17db      	asrs	r3, r3, #31
 800772e:	1ad4      	subs	r4, r2, r3
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007734:	4618      	mov	r0, r3
 8007736:	f7ff fe69 	bl	800740c <_ZL4iabsl>
 800773a:	4603      	mov	r3, r0
 800773c:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8007740:	fb02 f303 	mul.w	r3, r2, r3
 8007744:	4a22      	ldr	r2, [pc, #136]	@ (80077d0 <_ZN4STEP15STEP_set_TargetEt+0x144>)
 8007746:	fb82 1203 	smull	r1, r2, r2, r3
 800774a:	1312      	asrs	r2, r2, #12
 800774c:	17db      	asrs	r3, r3, #31
 800774e:	1ad3      	subs	r3, r2, r3
 8007750:	18e2      	adds	r2, r4, r3
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	645a      	str	r2, [r3, #68]	@ 0x44

		this->Flags.flag_trang_thaidau_vehome=true;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2201      	movs	r2, #1
 800775a:	77da      	strb	r2, [r3, #31]
 800775c:	e02e      	b.n	80077bc <_ZN4STEP15STEP_set_TargetEt+0x130>

	}
	else {
		//TARGET AM HOAC DUONG
		this->STEPx.target_step=(int32_t)a*STEP_PER_REV/360 - iabs(this->STEPx.angle_cur)*3200/ENC_PER_REV + iabs(this->STEPx.angle_kc_candat)*3200/ENC_PER_REV;
 800775e:	887b      	ldrh	r3, [r7, #2]
 8007760:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8007764:	fb02 f303 	mul.w	r3, r2, r3
 8007768:	4a18      	ldr	r2, [pc, #96]	@ (80077cc <_ZN4STEP15STEP_set_TargetEt+0x140>)
 800776a:	fb82 1203 	smull	r1, r2, r2, r3
 800776e:	441a      	add	r2, r3
 8007770:	1212      	asrs	r2, r2, #8
 8007772:	17db      	asrs	r3, r3, #31
 8007774:	1ad4      	subs	r4, r2, r3
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800777a:	4618      	mov	r0, r3
 800777c:	f7ff fe46 	bl	800740c <_ZL4iabsl>
 8007780:	4603      	mov	r3, r0
 8007782:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 8007786:	fb02 f303 	mul.w	r3, r2, r3
 800778a:	2b00      	cmp	r3, #0
 800778c:	da01      	bge.n	8007792 <_ZN4STEP15STEP_set_TargetEt+0x106>
 800778e:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8007792:	131b      	asrs	r3, r3, #12
 8007794:	425b      	negs	r3, r3
 8007796:	441c      	add	r4, r3
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800779c:	4618      	mov	r0, r3
 800779e:	f7ff fe35 	bl	800740c <_ZL4iabsl>
 80077a2:	4603      	mov	r3, r0
 80077a4:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 80077a8:	fb02 f303 	mul.w	r3, r2, r3
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	da01      	bge.n	80077b4 <_ZN4STEP15STEP_set_TargetEt+0x128>
 80077b0:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80077b4:	131b      	asrs	r3, r3, #12
 80077b6:	18e2      	adds	r2, r4, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	645a      	str	r2, [r3, #68]	@ 0x44

	}
	this->Status_Step=STEP_RUNNING_1;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2200      	movs	r2, #0
 80077c0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53

}
 80077c4:	bf00      	nop
 80077c6:	370c      	adds	r7, #12
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd90      	pop	{r4, r7, pc}
 80077cc:	b60b60b7 	.word	0xb60b60b7
 80077d0:	2aaaaaab 	.word	0x2aaaaaab

080077d4 <_ZN4STEP21STEP_set_home_triggerEv>:


void STEP::STEP_set_home_trigger(void){
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
	this->Flags.flag_trang_thaidau_vehome=false;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	77da      	strb	r2, [r3, #31]
	this->Flags.flag_angle_init=false;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2200      	movs	r2, #0
 80077e6:	779a      	strb	r2, [r3, #30]
	this->is_enable_step=false;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
}
 80077f0:	bf00      	nop
 80077f2:	370c      	adds	r7, #12
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <_ZN4STEP12STEP_ProcessEv>:





void STEP::STEP_Process(){
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
	if(this->Status_Step==STEP_DONE) return;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 800780a:	2b02      	cmp	r3, #2
 800780c:	f000 80d1 	beq.w	80079b2 <_ZN4STEP12STEP_ProcessEv+0x1b6>

	//OPEN LOOP
	if(this->Status_Step==STEP_RUNNING_1){
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8007816:	2b00      	cmp	r3, #0
 8007818:	d154      	bne.n	80078c4 <_ZN4STEP12STEP_ProcessEv+0xc8>
		//QUAY THEO CHIEU DUONG THIEU GOC
		if (this->STEPx.current_step < this->STEPx.target_step){
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007822:	429a      	cmp	r2, r3
 8007824:	da23      	bge.n	800786e <_ZN4STEP12STEP_ProcessEv+0x72>
			if(!(this->Flags.flag_set_dir)){
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 3020 	ldrb.w	r3, [r3, #32]
 800782c:	f083 0301 	eor.w	r3, r3, #1
 8007830:	b2db      	uxtb	r3, r3
 8007832:	2b00      	cmp	r3, #0
 8007834:	f000 80be 	beq.w	80079b4 <_ZN4STEP12STEP_ProcessEv+0x1b8>
				//THIEU GOC THI QUAY THEO CHIEU DUONG
				if(this->dir_Stepx) dir_step(true);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800783e:	2b00      	cmp	r3, #0
 8007840:	d004      	beq.n	800784c <_ZN4STEP12STEP_ProcessEv+0x50>
 8007842:	2101      	movs	r1, #1
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f7ff fe8f 	bl	8007568 <_ZN4STEP8dir_stepEh>
 800784a:	e003      	b.n	8007854 <_ZN4STEP12STEP_ProcessEv+0x58>
				else dir_step(false);
 800784c:	2100      	movs	r1, #0
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f7ff fe8a 	bl	8007568 <_ZN4STEP8dir_stepEh>
				this->Flags.flag_set_dir=true;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 2020 	strb.w	r2, [r3, #32]
				this->STEPx.Chieuquayhientai=STEP_DUONG;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
				this->is_enable_step=true;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 800786c:	e0a2      	b.n	80079b4 <_ZN4STEP12STEP_ProcessEv+0x1b8>
			}

		}
		else if (this->STEPx.current_step > this->STEPx.target_step){
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007876:	429a      	cmp	r2, r3
 8007878:	f340 809c 	ble.w	80079b4 <_ZN4STEP12STEP_ProcessEv+0x1b8>
			if(!(this->Flags.flag_set_dir)){
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007882:	f083 0301 	eor.w	r3, r3, #1
 8007886:	b2db      	uxtb	r3, r3
 8007888:	2b00      	cmp	r3, #0
 800788a:	f000 8093 	beq.w	80079b4 <_ZN4STEP12STEP_ProcessEv+0x1b8>
				//DU GOC GOC THI QUAY THEO CHIEU AM
				if(this->dir_Stepx) dir_step(false);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007894:	2b00      	cmp	r3, #0
 8007896:	d004      	beq.n	80078a2 <_ZN4STEP12STEP_ProcessEv+0xa6>
 8007898:	2100      	movs	r1, #0
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f7ff fe64 	bl	8007568 <_ZN4STEP8dir_stepEh>
 80078a0:	e003      	b.n	80078aa <_ZN4STEP12STEP_ProcessEv+0xae>
				else dir_step(true);
 80078a2:	2101      	movs	r1, #1
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f7ff fe5f 	bl	8007568 <_ZN4STEP8dir_stepEh>
				this->Flags.flag_set_dir=true;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f883 2020 	strb.w	r2, [r3, #32]
				this->STEPx.Chieuquayhientai=STEP_AM;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2202      	movs	r2, #2
 80078b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
				this->is_enable_step=true;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2201      	movs	r2, #1
 80078be:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 80078c2:	e077      	b.n	80079b4 <_ZN4STEP12STEP_ProcessEv+0x1b8>
			}
		}
	}
	//DA SET CO STATUS_STEP TRONG ISR
	else if (this->Status_Step==STEP_RUNNING_2){
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	d172      	bne.n	80079b4 <_ZN4STEP12STEP_ProcessEv+0x1b8>
		this->STEPx.angle_cur=this->STEPx.angle_as56_cur;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	63da      	str	r2, [r3, #60]	@ 0x3c
		int32_t tmp=this->STEPx.angle_as56_tar-this->STEPx.angle_cur;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078de:	1ad3      	subs	r3, r2, r3
 80078e0:	60fb      	str	r3, [r7, #12]
		if (iabs(tmp) <4) {
 80078e2:	68f8      	ldr	r0, [r7, #12]
 80078e4:	f7ff fd92 	bl	800740c <_ZL4iabsl>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b03      	cmp	r3, #3
 80078ec:	bfd4      	ite	le
 80078ee:	2301      	movle	r3, #1
 80078f0:	2300      	movgt	r3, #0
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d007      	beq.n	8007908 <_ZN4STEP12STEP_ProcessEv+0x10c>
			this->Status_Step=STEP_DONE;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2202      	movs	r2, #2
 80078fc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
			i=3;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2203      	movs	r2, #3
 8007904:	65da      	str	r2, [r3, #92]	@ 0x5c
			return;
 8007906:	e055      	b.n	80079b4 <_ZN4STEP12STEP_ProcessEv+0x1b8>
		}
		//DIR AS LA CHIEU DUONG NEU TMP DUONG NGHIA LA QUAY THIEU
		if (this->dir_AS){
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800790e:	2b00      	cmp	r3, #0
 8007910:	d023      	beq.n	800795a <_ZN4STEP12STEP_ProcessEv+0x15e>
			if(tmp > 0){
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2b00      	cmp	r3, #0
 8007916:	dd0e      	ble.n	8007936 <_ZN4STEP12STEP_ProcessEv+0x13a>
				if(this->dir_Stepx) dir_step(true);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800791e:	2b00      	cmp	r3, #0
 8007920:	d004      	beq.n	800792c <_ZN4STEP12STEP_ProcessEv+0x130>
 8007922:	2101      	movs	r1, #1
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f7ff fe1f 	bl	8007568 <_ZN4STEP8dir_stepEh>
 800792a:	e012      	b.n	8007952 <_ZN4STEP12STEP_ProcessEv+0x156>
				else dir_step(false);
 800792c:	2100      	movs	r1, #0
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f7ff fe1a 	bl	8007568 <_ZN4STEP8dir_stepEh>
 8007934:	e00d      	b.n	8007952 <_ZN4STEP12STEP_ProcessEv+0x156>

			}
			else {
				if(this->dir_Stepx) dir_step(false);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800793c:	2b00      	cmp	r3, #0
 800793e:	d004      	beq.n	800794a <_ZN4STEP12STEP_ProcessEv+0x14e>
 8007940:	2100      	movs	r1, #0
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f7ff fe10 	bl	8007568 <_ZN4STEP8dir_stepEh>
 8007948:	e003      	b.n	8007952 <_ZN4STEP12STEP_ProcessEv+0x156>
				else dir_step(true);
 800794a:	2101      	movs	r1, #1
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f7ff fe0b 	bl	8007568 <_ZN4STEP8dir_stepEh>
			}

			i=2;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2202      	movs	r2, #2
 8007956:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007958:	e022      	b.n	80079a0 <_ZN4STEP12STEP_ProcessEv+0x1a4>
		}
		else{
		//DIR AS LA CHIEU AM NEN NEU TMP DUONG  LA QUAY DU
			if(tmp > 0){
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2b00      	cmp	r3, #0
 800795e:	dd0e      	ble.n	800797e <_ZN4STEP12STEP_ProcessEv+0x182>
				if(this->dir_Stepx) dir_step(false);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007966:	2b00      	cmp	r3, #0
 8007968:	d004      	beq.n	8007974 <_ZN4STEP12STEP_ProcessEv+0x178>
 800796a:	2100      	movs	r1, #0
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f7ff fdfb 	bl	8007568 <_ZN4STEP8dir_stepEh>
 8007972:	e012      	b.n	800799a <_ZN4STEP12STEP_ProcessEv+0x19e>
				else dir_step(true);
 8007974:	2101      	movs	r1, #1
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f7ff fdf6 	bl	8007568 <_ZN4STEP8dir_stepEh>
 800797c:	e00d      	b.n	800799a <_ZN4STEP12STEP_ProcessEv+0x19e>
			}
			else {
				if(this->dir_Stepx) dir_step(true);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007984:	2b00      	cmp	r3, #0
 8007986:	d004      	beq.n	8007992 <_ZN4STEP12STEP_ProcessEv+0x196>
 8007988:	2101      	movs	r1, #1
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7ff fdec 	bl	8007568 <_ZN4STEP8dir_stepEh>
 8007990:	e003      	b.n	800799a <_ZN4STEP12STEP_ProcessEv+0x19e>
				else dir_step(false);
 8007992:	2100      	movs	r1, #0
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f7ff fde7 	bl	8007568 <_ZN4STEP8dir_stepEh>
			}


			i=1;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2201      	movs	r2, #1
 800799e:	65da      	str	r2, [r3, #92]	@ 0x5c
		}
		this->is_enable_step=true;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
		this->remain=2;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2202      	movs	r2, #2
 80079ac:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
 80079b0:	e000      	b.n	80079b4 <_ZN4STEP12STEP_ProcessEv+0x1b8>
	if(this->Status_Step==STEP_DONE) return;
 80079b2:	bf00      	nop


	}
}
 80079b4:	3710      	adds	r7, #16
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
	...

080079bc <Home_Update_All>:
    { GPIOE, GPIOE, 0, 1},   // STEP 3
    { GPIOB, GPIOB, 9, 8}    // DC MOTOR
};

void Home_Update_All(void)
{
 80079bc:	b480      	push	{r7}
 80079be:	b083      	sub	sp, #12
 80079c0:	af00      	add	r7, sp, #0
    for (int i = 0; i < SET_HOME_COUNT; i++)
 80079c2:	2300      	movs	r3, #0
 80079c4:	607b      	str	r3, [r7, #4]
 80079c6:	e089      	b.n	8007adc <Home_Update_All+0x120>
    {
    	 uint8_t status =(SetHomeArr[i].port_input->IDR >> SetHomeArr[i].pin_input) & 0x01;
 80079c8:	494a      	ldr	r1, [pc, #296]	@ (8007af4 <Home_Update_All+0x138>)
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	4613      	mov	r3, r2
 80079ce:	005b      	lsls	r3, r3, #1
 80079d0:	4413      	add	r3, r2
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	440b      	add	r3, r1
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	6919      	ldr	r1, [r3, #16]
 80079da:	4846      	ldr	r0, [pc, #280]	@ (8007af4 <Home_Update_All+0x138>)
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	4613      	mov	r3, r2
 80079e0:	005b      	lsls	r3, r3, #1
 80079e2:	4413      	add	r3, r2
 80079e4:	009b      	lsls	r3, r3, #2
 80079e6:	4403      	add	r3, r0
 80079e8:	3308      	adds	r3, #8
 80079ea:	781b      	ldrb	r3, [r3, #0]
 80079ec:	fa21 f303 	lsr.w	r3, r1, r3
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	f003 0301 	and.w	r3, r3, #1
 80079f6:	70fb      	strb	r3, [r7, #3]
        status=(status==0)?1:0;
 80079f8:	78fb      	ldrb	r3, [r7, #3]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	bf0c      	ite	eq
 80079fe:	2301      	moveq	r3, #1
 8007a00:	2300      	movne	r3, #0
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	70fb      	strb	r3, [r7, #3]
        // Update bit-field
        switch(i)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2b03      	cmp	r3, #3
 8007a0a:	d833      	bhi.n	8007a74 <Home_Update_All+0xb8>
 8007a0c:	a201      	add	r2, pc, #4	@ (adr r2, 8007a14 <Home_Update_All+0x58>)
 8007a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a12:	bf00      	nop
 8007a14:	08007a25 	.word	0x08007a25
 8007a18:	08007a39 	.word	0x08007a39
 8007a1c:	08007a4d 	.word	0x08007a4d
 8007a20:	08007a61 	.word	0x08007a61
        {
            case 0: _Flag.flag1 = status; break;
 8007a24:	78fb      	ldrb	r3, [r7, #3]
 8007a26:	f003 0301 	and.w	r3, r3, #1
 8007a2a:	b2d9      	uxtb	r1, r3
 8007a2c:	4a32      	ldr	r2, [pc, #200]	@ (8007af8 <Home_Update_All+0x13c>)
 8007a2e:	7813      	ldrb	r3, [r2, #0]
 8007a30:	f361 0300 	bfi	r3, r1, #0, #1
 8007a34:	7013      	strb	r3, [r2, #0]
 8007a36:	e01d      	b.n	8007a74 <Home_Update_All+0xb8>
            case 1: _Flag.flag2 = status; break;
 8007a38:	78fb      	ldrb	r3, [r7, #3]
 8007a3a:	f003 0301 	and.w	r3, r3, #1
 8007a3e:	b2d9      	uxtb	r1, r3
 8007a40:	4a2d      	ldr	r2, [pc, #180]	@ (8007af8 <Home_Update_All+0x13c>)
 8007a42:	7813      	ldrb	r3, [r2, #0]
 8007a44:	f361 0341 	bfi	r3, r1, #1, #1
 8007a48:	7013      	strb	r3, [r2, #0]
 8007a4a:	e013      	b.n	8007a74 <Home_Update_All+0xb8>
            case 2: _Flag.flag3 = status; break;
 8007a4c:	78fb      	ldrb	r3, [r7, #3]
 8007a4e:	f003 0301 	and.w	r3, r3, #1
 8007a52:	b2d9      	uxtb	r1, r3
 8007a54:	4a28      	ldr	r2, [pc, #160]	@ (8007af8 <Home_Update_All+0x13c>)
 8007a56:	7813      	ldrb	r3, [r2, #0]
 8007a58:	f361 0382 	bfi	r3, r1, #2, #1
 8007a5c:	7013      	strb	r3, [r2, #0]
 8007a5e:	e009      	b.n	8007a74 <Home_Update_All+0xb8>
            case 3: _Flag.flag4 = status; break;
 8007a60:	78fb      	ldrb	r3, [r7, #3]
 8007a62:	f003 0301 	and.w	r3, r3, #1
 8007a66:	b2d9      	uxtb	r1, r3
 8007a68:	4a23      	ldr	r2, [pc, #140]	@ (8007af8 <Home_Update_All+0x13c>)
 8007a6a:	7813      	ldrb	r3, [r2, #0]
 8007a6c:	f361 03c3 	bfi	r3, r1, #3, #1
 8007a70:	7013      	strb	r3, [r2, #0]
 8007a72:	bf00      	nop
        }

        if (status) {
 8007a74:	78fb      	ldrb	r3, [r7, #3]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d017      	beq.n	8007aaa <Home_Update_All+0xee>
            // RESET pin (LOW)
            SetHomeArr[i].port_output->BSRR =
                (1U << (SetHomeArr[i].pin_output + 16));
 8007a7a:	491e      	ldr	r1, [pc, #120]	@ (8007af4 <Home_Update_All+0x138>)
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	4613      	mov	r3, r2
 8007a80:	005b      	lsls	r3, r3, #1
 8007a82:	4413      	add	r3, r2
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	440b      	add	r3, r1
 8007a88:	3309      	adds	r3, #9
 8007a8a:	781b      	ldrb	r3, [r3, #0]
 8007a8c:	f103 0110 	add.w	r1, r3, #16
            SetHomeArr[i].port_output->BSRR =
 8007a90:	4818      	ldr	r0, [pc, #96]	@ (8007af4 <Home_Update_All+0x138>)
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	4613      	mov	r3, r2
 8007a96:	005b      	lsls	r3, r3, #1
 8007a98:	4413      	add	r3, r2
 8007a9a:	009b      	lsls	r3, r3, #2
 8007a9c:	4403      	add	r3, r0
 8007a9e:	3304      	adds	r3, #4
 8007aa0:	681b      	ldr	r3, [r3, #0]
                (1U << (SetHomeArr[i].pin_output + 16));
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	408a      	lsls	r2, r1
            SetHomeArr[i].port_output->BSRR =
 8007aa6:	619a      	str	r2, [r3, #24]
 8007aa8:	e015      	b.n	8007ad6 <Home_Update_All+0x11a>
        } else {
            // SET pin (HIGH)
            SetHomeArr[i].port_output->BSRR =
                (1U << SetHomeArr[i].pin_output);
 8007aaa:	4912      	ldr	r1, [pc, #72]	@ (8007af4 <Home_Update_All+0x138>)
 8007aac:	687a      	ldr	r2, [r7, #4]
 8007aae:	4613      	mov	r3, r2
 8007ab0:	005b      	lsls	r3, r3, #1
 8007ab2:	4413      	add	r3, r2
 8007ab4:	009b      	lsls	r3, r3, #2
 8007ab6:	440b      	add	r3, r1
 8007ab8:	3309      	adds	r3, #9
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	4618      	mov	r0, r3
            SetHomeArr[i].port_output->BSRR =
 8007abe:	490d      	ldr	r1, [pc, #52]	@ (8007af4 <Home_Update_All+0x138>)
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	4613      	mov	r3, r2
 8007ac4:	005b      	lsls	r3, r3, #1
 8007ac6:	4413      	add	r3, r2
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	440b      	add	r3, r1
 8007acc:	3304      	adds	r3, #4
 8007ace:	681b      	ldr	r3, [r3, #0]
                (1U << SetHomeArr[i].pin_output);
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	4082      	lsls	r2, r0
            SetHomeArr[i].port_output->BSRR =
 8007ad4:	619a      	str	r2, [r3, #24]
    for (int i = 0; i < SET_HOME_COUNT; i++)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	3301      	adds	r3, #1
 8007ada:	607b      	str	r3, [r7, #4]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2b03      	cmp	r3, #3
 8007ae0:	f77f af72 	ble.w	80079c8 <Home_Update_All+0xc>
        }
    }
}
 8007ae4:	bf00      	nop
 8007ae6:	bf00      	nop
 8007ae8:	370c      	adds	r7, #12
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr
 8007af2:	bf00      	nop
 8007af4:	20000134 	.word	0x20000134
 8007af8:	20000690 	.word	0x20000690

08007afc <__NVIC_SetPriority>:
{
 8007afc:	b480      	push	{r7}
 8007afe:	b083      	sub	sp, #12
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	4603      	mov	r3, r0
 8007b04:	6039      	str	r1, [r7, #0]
 8007b06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	db0a      	blt.n	8007b26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	b2da      	uxtb	r2, r3
 8007b14:	490c      	ldr	r1, [pc, #48]	@ (8007b48 <__NVIC_SetPriority+0x4c>)
 8007b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b1a:	0112      	lsls	r2, r2, #4
 8007b1c:	b2d2      	uxtb	r2, r2
 8007b1e:	440b      	add	r3, r1
 8007b20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007b24:	e00a      	b.n	8007b3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	b2da      	uxtb	r2, r3
 8007b2a:	4908      	ldr	r1, [pc, #32]	@ (8007b4c <__NVIC_SetPriority+0x50>)
 8007b2c:	79fb      	ldrb	r3, [r7, #7]
 8007b2e:	f003 030f 	and.w	r3, r3, #15
 8007b32:	3b04      	subs	r3, #4
 8007b34:	0112      	lsls	r2, r2, #4
 8007b36:	b2d2      	uxtb	r2, r2
 8007b38:	440b      	add	r3, r1
 8007b3a:	761a      	strb	r2, [r3, #24]
}
 8007b3c:	bf00      	nop
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr
 8007b48:	e000e100 	.word	0xe000e100
 8007b4c:	e000ed00 	.word	0xe000ed00

08007b50 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007b50:	b580      	push	{r7, lr}
 8007b52:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007b54:	4b05      	ldr	r3, [pc, #20]	@ (8007b6c <SysTick_Handler+0x1c>)
 8007b56:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007b58:	f002 fa9a 	bl	800a090 <xTaskGetSchedulerState>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d001      	beq.n	8007b66 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007b62:	f003 f991 	bl	800ae88 <xPortSysTickHandler>
  }
}
 8007b66:	bf00      	nop
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop
 8007b6c:	e000e010 	.word	0xe000e010

08007b70 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007b70:	b580      	push	{r7, lr}
 8007b72:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007b74:	2100      	movs	r1, #0
 8007b76:	f06f 0004 	mvn.w	r0, #4
 8007b7a:	f7ff ffbf 	bl	8007afc <__NVIC_SetPriority>
#endif
}
 8007b7e:	bf00      	nop
 8007b80:	bd80      	pop	{r7, pc}
	...

08007b84 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007b84:	b480      	push	{r7}
 8007b86:	b083      	sub	sp, #12
 8007b88:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b8a:	f3ef 8305 	mrs	r3, IPSR
 8007b8e:	603b      	str	r3, [r7, #0]
  return(result);
 8007b90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d003      	beq.n	8007b9e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007b96:	f06f 0305 	mvn.w	r3, #5
 8007b9a:	607b      	str	r3, [r7, #4]
 8007b9c:	e00c      	b.n	8007bb8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8007bc8 <osKernelInitialize+0x44>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d105      	bne.n	8007bb2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007ba6:	4b08      	ldr	r3, [pc, #32]	@ (8007bc8 <osKernelInitialize+0x44>)
 8007ba8:	2201      	movs	r2, #1
 8007baa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007bac:	2300      	movs	r3, #0
 8007bae:	607b      	str	r3, [r7, #4]
 8007bb0:	e002      	b.n	8007bb8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8007bb6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007bb8:	687b      	ldr	r3, [r7, #4]
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	370c      	adds	r7, #12
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop
 8007bc8:	20000694 	.word	0x20000694

08007bcc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b082      	sub	sp, #8
 8007bd0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007bd2:	f3ef 8305 	mrs	r3, IPSR
 8007bd6:	603b      	str	r3, [r7, #0]
  return(result);
 8007bd8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d003      	beq.n	8007be6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007bde:	f06f 0305 	mvn.w	r3, #5
 8007be2:	607b      	str	r3, [r7, #4]
 8007be4:	e010      	b.n	8007c08 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007be6:	4b0b      	ldr	r3, [pc, #44]	@ (8007c14 <osKernelStart+0x48>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d109      	bne.n	8007c02 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007bee:	f7ff ffbf 	bl	8007b70 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007bf2:	4b08      	ldr	r3, [pc, #32]	@ (8007c14 <osKernelStart+0x48>)
 8007bf4:	2202      	movs	r2, #2
 8007bf6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007bf8:	f001 fdfc 	bl	80097f4 <vTaskStartScheduler>
      stat = osOK;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	607b      	str	r3, [r7, #4]
 8007c00:	e002      	b.n	8007c08 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007c02:	f04f 33ff 	mov.w	r3, #4294967295
 8007c06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007c08:	687b      	ldr	r3, [r7, #4]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3708      	adds	r7, #8
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	20000694 	.word	0x20000694

08007c18 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b08e      	sub	sp, #56	@ 0x38
 8007c1c:	af04      	add	r7, sp, #16
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007c24:	2300      	movs	r3, #0
 8007c26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c28:	f3ef 8305 	mrs	r3, IPSR
 8007c2c:	617b      	str	r3, [r7, #20]
  return(result);
 8007c2e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d17e      	bne.n	8007d32 <osThreadNew+0x11a>
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d07b      	beq.n	8007d32 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007c3a:	2380      	movs	r3, #128	@ 0x80
 8007c3c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007c3e:	2318      	movs	r3, #24
 8007c40:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007c42:	2300      	movs	r3, #0
 8007c44:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007c46:	f04f 33ff 	mov.w	r3, #4294967295
 8007c4a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d045      	beq.n	8007cde <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d002      	beq.n	8007c60 <osThreadNew+0x48>
        name = attr->name;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	699b      	ldr	r3, [r3, #24]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d002      	beq.n	8007c6e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	699b      	ldr	r3, [r3, #24]
 8007c6c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007c6e:	69fb      	ldr	r3, [r7, #28]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d008      	beq.n	8007c86 <osThreadNew+0x6e>
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	2b38      	cmp	r3, #56	@ 0x38
 8007c78:	d805      	bhi.n	8007c86 <osThreadNew+0x6e>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	f003 0301 	and.w	r3, r3, #1
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d001      	beq.n	8007c8a <osThreadNew+0x72>
        return (NULL);
 8007c86:	2300      	movs	r3, #0
 8007c88:	e054      	b.n	8007d34 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	695b      	ldr	r3, [r3, #20]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d003      	beq.n	8007c9a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	695b      	ldr	r3, [r3, #20]
 8007c96:	089b      	lsrs	r3, r3, #2
 8007c98:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00e      	beq.n	8007cc0 <osThreadNew+0xa8>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	2b5b      	cmp	r3, #91	@ 0x5b
 8007ca8:	d90a      	bls.n	8007cc0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d006      	beq.n	8007cc0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	695b      	ldr	r3, [r3, #20]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d002      	beq.n	8007cc0 <osThreadNew+0xa8>
        mem = 1;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	61bb      	str	r3, [r7, #24]
 8007cbe:	e010      	b.n	8007ce2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d10c      	bne.n	8007ce2 <osThreadNew+0xca>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	68db      	ldr	r3, [r3, #12]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d108      	bne.n	8007ce2 <osThreadNew+0xca>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	691b      	ldr	r3, [r3, #16]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d104      	bne.n	8007ce2 <osThreadNew+0xca>
          mem = 0;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	61bb      	str	r3, [r7, #24]
 8007cdc:	e001      	b.n	8007ce2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007ce2:	69bb      	ldr	r3, [r7, #24]
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d110      	bne.n	8007d0a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007cec:	687a      	ldr	r2, [r7, #4]
 8007cee:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007cf0:	9202      	str	r2, [sp, #8]
 8007cf2:	9301      	str	r3, [sp, #4]
 8007cf4:	69fb      	ldr	r3, [r7, #28]
 8007cf6:	9300      	str	r3, [sp, #0]
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	6a3a      	ldr	r2, [r7, #32]
 8007cfc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	f001 fb9c 	bl	800943c <xTaskCreateStatic>
 8007d04:	4603      	mov	r3, r0
 8007d06:	613b      	str	r3, [r7, #16]
 8007d08:	e013      	b.n	8007d32 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007d0a:	69bb      	ldr	r3, [r7, #24]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d110      	bne.n	8007d32 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007d10:	6a3b      	ldr	r3, [r7, #32]
 8007d12:	b29a      	uxth	r2, r3
 8007d14:	f107 0310 	add.w	r3, r7, #16
 8007d18:	9301      	str	r3, [sp, #4]
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	9300      	str	r3, [sp, #0]
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007d22:	68f8      	ldr	r0, [r7, #12]
 8007d24:	f001 fbea 	bl	80094fc <xTaskCreate>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d001      	beq.n	8007d32 <osThreadNew+0x11a>
            hTask = NULL;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007d32:	693b      	ldr	r3, [r7, #16]
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3728      	adds	r7, #40	@ 0x28
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b084      	sub	sp, #16
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d44:	f3ef 8305 	mrs	r3, IPSR
 8007d48:	60bb      	str	r3, [r7, #8]
  return(result);
 8007d4a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d003      	beq.n	8007d58 <osDelay+0x1c>
    stat = osErrorISR;
 8007d50:	f06f 0305 	mvn.w	r3, #5
 8007d54:	60fb      	str	r3, [r7, #12]
 8007d56:	e007      	b.n	8007d68 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d002      	beq.n	8007d68 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f001 fd10 	bl	8009788 <vTaskDelay>
    }
  }

  return (stat);
 8007d68:	68fb      	ldr	r3, [r7, #12]
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3710      	adds	r7, #16
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}

08007d72 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007d72:	b580      	push	{r7, lr}
 8007d74:	b08a      	sub	sp, #40	@ 0x28
 8007d76:	af02      	add	r7, sp, #8
 8007d78:	60f8      	str	r0, [r7, #12]
 8007d7a:	60b9      	str	r1, [r7, #8]
 8007d7c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d82:	f3ef 8305 	mrs	r3, IPSR
 8007d86:	613b      	str	r3, [r7, #16]
  return(result);
 8007d88:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d175      	bne.n	8007e7a <osSemaphoreNew+0x108>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d072      	beq.n	8007e7a <osSemaphoreNew+0x108>
 8007d94:	68ba      	ldr	r2, [r7, #8]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d86e      	bhi.n	8007e7a <osSemaphoreNew+0x108>
    mem = -1;
 8007d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8007da0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d015      	beq.n	8007dd4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d006      	beq.n	8007dbe <osSemaphoreNew+0x4c>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	68db      	ldr	r3, [r3, #12]
 8007db4:	2b4f      	cmp	r3, #79	@ 0x4f
 8007db6:	d902      	bls.n	8007dbe <osSemaphoreNew+0x4c>
        mem = 1;
 8007db8:	2301      	movs	r3, #1
 8007dba:	61bb      	str	r3, [r7, #24]
 8007dbc:	e00c      	b.n	8007dd8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d108      	bne.n	8007dd8 <osSemaphoreNew+0x66>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d104      	bne.n	8007dd8 <osSemaphoreNew+0x66>
          mem = 0;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	61bb      	str	r3, [r7, #24]
 8007dd2:	e001      	b.n	8007dd8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dde:	d04c      	beq.n	8007e7a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d128      	bne.n	8007e38 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007de6:	69bb      	ldr	r3, [r7, #24]
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d10a      	bne.n	8007e02 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	2203      	movs	r2, #3
 8007df2:	9200      	str	r2, [sp, #0]
 8007df4:	2200      	movs	r2, #0
 8007df6:	2100      	movs	r1, #0
 8007df8:	2001      	movs	r0, #1
 8007dfa:	f000 fb5d 	bl	80084b8 <xQueueGenericCreateStatic>
 8007dfe:	61f8      	str	r0, [r7, #28]
 8007e00:	e005      	b.n	8007e0e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007e02:	2203      	movs	r2, #3
 8007e04:	2100      	movs	r1, #0
 8007e06:	2001      	movs	r0, #1
 8007e08:	f000 fbd3 	bl	80085b2 <xQueueGenericCreate>
 8007e0c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007e0e:	69fb      	ldr	r3, [r7, #28]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d022      	beq.n	8007e5a <osSemaphoreNew+0xe8>
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d01f      	beq.n	8007e5a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	2100      	movs	r1, #0
 8007e20:	69f8      	ldr	r0, [r7, #28]
 8007e22:	f000 fc93 	bl	800874c <xQueueGenericSend>
 8007e26:	4603      	mov	r3, r0
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d016      	beq.n	8007e5a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007e2c:	69f8      	ldr	r0, [r7, #28]
 8007e2e:	f001 f931 	bl	8009094 <vQueueDelete>
            hSemaphore = NULL;
 8007e32:	2300      	movs	r3, #0
 8007e34:	61fb      	str	r3, [r7, #28]
 8007e36:	e010      	b.n	8007e5a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007e38:	69bb      	ldr	r3, [r7, #24]
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d108      	bne.n	8007e50 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	461a      	mov	r2, r3
 8007e44:	68b9      	ldr	r1, [r7, #8]
 8007e46:	68f8      	ldr	r0, [r7, #12]
 8007e48:	f000 fc11 	bl	800866e <xQueueCreateCountingSemaphoreStatic>
 8007e4c:	61f8      	str	r0, [r7, #28]
 8007e4e:	e004      	b.n	8007e5a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007e50:	68b9      	ldr	r1, [r7, #8]
 8007e52:	68f8      	ldr	r0, [r7, #12]
 8007e54:	f000 fc44 	bl	80086e0 <xQueueCreateCountingSemaphore>
 8007e58:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00c      	beq.n	8007e7a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d003      	beq.n	8007e6e <osSemaphoreNew+0xfc>
          name = attr->name;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	617b      	str	r3, [r7, #20]
 8007e6c:	e001      	b.n	8007e72 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007e72:	6979      	ldr	r1, [r7, #20]
 8007e74:	69f8      	ldr	r0, [r7, #28]
 8007e76:	f001 fa59 	bl	800932c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007e7a:	69fb      	ldr	r3, [r7, #28]
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3720      	adds	r7, #32
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b086      	sub	sp, #24
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007e92:	2300      	movs	r3, #0
 8007e94:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d103      	bne.n	8007ea4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007e9c:	f06f 0303 	mvn.w	r3, #3
 8007ea0:	617b      	str	r3, [r7, #20]
 8007ea2:	e039      	b.n	8007f18 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ea4:	f3ef 8305 	mrs	r3, IPSR
 8007ea8:	60fb      	str	r3, [r7, #12]
  return(result);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d022      	beq.n	8007ef6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d003      	beq.n	8007ebe <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007eb6:	f06f 0303 	mvn.w	r3, #3
 8007eba:	617b      	str	r3, [r7, #20]
 8007ebc:	e02c      	b.n	8007f18 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8007ec2:	f107 0308 	add.w	r3, r7, #8
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	2100      	movs	r1, #0
 8007eca:	6938      	ldr	r0, [r7, #16]
 8007ecc:	f001 f860 	bl	8008f90 <xQueueReceiveFromISR>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d003      	beq.n	8007ede <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8007ed6:	f06f 0302 	mvn.w	r3, #2
 8007eda:	617b      	str	r3, [r7, #20]
 8007edc:	e01c      	b.n	8007f18 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d019      	beq.n	8007f18 <osSemaphoreAcquire+0x94>
 8007ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8007f24 <osSemaphoreAcquire+0xa0>)
 8007ee6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eea:	601a      	str	r2, [r3, #0]
 8007eec:	f3bf 8f4f 	dsb	sy
 8007ef0:	f3bf 8f6f 	isb	sy
 8007ef4:	e010      	b.n	8007f18 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8007ef6:	6839      	ldr	r1, [r7, #0]
 8007ef8:	6938      	ldr	r0, [r7, #16]
 8007efa:	f000 ff39 	bl	8008d70 <xQueueSemaphoreTake>
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d009      	beq.n	8007f18 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d003      	beq.n	8007f12 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8007f0a:	f06f 0301 	mvn.w	r3, #1
 8007f0e:	617b      	str	r3, [r7, #20]
 8007f10:	e002      	b.n	8007f18 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8007f12:	f06f 0302 	mvn.w	r3, #2
 8007f16:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007f18:	697b      	ldr	r3, [r7, #20]
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3718      	adds	r7, #24
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
 8007f22:	bf00      	nop
 8007f24:	e000ed04 	.word	0xe000ed04

08007f28 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b086      	sub	sp, #24
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007f34:	2300      	movs	r3, #0
 8007f36:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d103      	bne.n	8007f46 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8007f3e:	f06f 0303 	mvn.w	r3, #3
 8007f42:	617b      	str	r3, [r7, #20]
 8007f44:	e02c      	b.n	8007fa0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f46:	f3ef 8305 	mrs	r3, IPSR
 8007f4a:	60fb      	str	r3, [r7, #12]
  return(result);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d01a      	beq.n	8007f88 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007f52:	2300      	movs	r3, #0
 8007f54:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007f56:	f107 0308 	add.w	r3, r7, #8
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	6938      	ldr	r0, [r7, #16]
 8007f5e:	f000 fd95 	bl	8008a8c <xQueueGiveFromISR>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d003      	beq.n	8007f70 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007f68:	f06f 0302 	mvn.w	r3, #2
 8007f6c:	617b      	str	r3, [r7, #20]
 8007f6e:	e017      	b.n	8007fa0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d014      	beq.n	8007fa0 <osSemaphoreRelease+0x78>
 8007f76:	4b0d      	ldr	r3, [pc, #52]	@ (8007fac <osSemaphoreRelease+0x84>)
 8007f78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f7c:	601a      	str	r2, [r3, #0]
 8007f7e:	f3bf 8f4f 	dsb	sy
 8007f82:	f3bf 8f6f 	isb	sy
 8007f86:	e00b      	b.n	8007fa0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007f88:	2300      	movs	r3, #0
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	2100      	movs	r1, #0
 8007f8e:	6938      	ldr	r0, [r7, #16]
 8007f90:	f000 fbdc 	bl	800874c <xQueueGenericSend>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	d002      	beq.n	8007fa0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007f9a:	f06f 0302 	mvn.w	r3, #2
 8007f9e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007fa0:	697b      	ldr	r3, [r7, #20]
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3718      	adds	r7, #24
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	e000ed04 	.word	0xe000ed04

08007fb0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b08a      	sub	sp, #40	@ 0x28
 8007fb4:	af02      	add	r7, sp, #8
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	60b9      	str	r1, [r7, #8]
 8007fba:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fc0:	f3ef 8305 	mrs	r3, IPSR
 8007fc4:	613b      	str	r3, [r7, #16]
  return(result);
 8007fc6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d15f      	bne.n	800808c <osMessageQueueNew+0xdc>
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d05c      	beq.n	800808c <osMessageQueueNew+0xdc>
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d059      	beq.n	800808c <osMessageQueueNew+0xdc>
    mem = -1;
 8007fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8007fdc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d029      	beq.n	8008038 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d012      	beq.n	8008012 <osMessageQueueNew+0x62>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	68db      	ldr	r3, [r3, #12]
 8007ff0:	2b4f      	cmp	r3, #79	@ 0x4f
 8007ff2:	d90e      	bls.n	8008012 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d00a      	beq.n	8008012 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	695a      	ldr	r2, [r3, #20]
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	68b9      	ldr	r1, [r7, #8]
 8008004:	fb01 f303 	mul.w	r3, r1, r3
 8008008:	429a      	cmp	r2, r3
 800800a:	d302      	bcc.n	8008012 <osMessageQueueNew+0x62>
        mem = 1;
 800800c:	2301      	movs	r3, #1
 800800e:	61bb      	str	r3, [r7, #24]
 8008010:	e014      	b.n	800803c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d110      	bne.n	800803c <osMessageQueueNew+0x8c>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d10c      	bne.n	800803c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008026:	2b00      	cmp	r3, #0
 8008028:	d108      	bne.n	800803c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	695b      	ldr	r3, [r3, #20]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d104      	bne.n	800803c <osMessageQueueNew+0x8c>
          mem = 0;
 8008032:	2300      	movs	r3, #0
 8008034:	61bb      	str	r3, [r7, #24]
 8008036:	e001      	b.n	800803c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008038:	2300      	movs	r3, #0
 800803a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800803c:	69bb      	ldr	r3, [r7, #24]
 800803e:	2b01      	cmp	r3, #1
 8008040:	d10b      	bne.n	800805a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	691a      	ldr	r2, [r3, #16]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	2100      	movs	r1, #0
 800804c:	9100      	str	r1, [sp, #0]
 800804e:	68b9      	ldr	r1, [r7, #8]
 8008050:	68f8      	ldr	r0, [r7, #12]
 8008052:	f000 fa31 	bl	80084b8 <xQueueGenericCreateStatic>
 8008056:	61f8      	str	r0, [r7, #28]
 8008058:	e008      	b.n	800806c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d105      	bne.n	800806c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008060:	2200      	movs	r2, #0
 8008062:	68b9      	ldr	r1, [r7, #8]
 8008064:	68f8      	ldr	r0, [r7, #12]
 8008066:	f000 faa4 	bl	80085b2 <xQueueGenericCreate>
 800806a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800806c:	69fb      	ldr	r3, [r7, #28]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00c      	beq.n	800808c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d003      	beq.n	8008080 <osMessageQueueNew+0xd0>
        name = attr->name;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	617b      	str	r3, [r7, #20]
 800807e:	e001      	b.n	8008084 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008080:	2300      	movs	r3, #0
 8008082:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8008084:	6979      	ldr	r1, [r7, #20]
 8008086:	69f8      	ldr	r0, [r7, #28]
 8008088:	f001 f950 	bl	800932c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800808c:	69fb      	ldr	r3, [r7, #28]
}
 800808e:	4618      	mov	r0, r3
 8008090:	3720      	adds	r7, #32
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}
	...

08008098 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008098:	b580      	push	{r7, lr}
 800809a:	b088      	sub	sp, #32
 800809c:	af00      	add	r7, sp, #0
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	603b      	str	r3, [r7, #0]
 80080a4:	4613      	mov	r3, r2
 80080a6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80080ac:	2300      	movs	r3, #0
 80080ae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80080b0:	f3ef 8305 	mrs	r3, IPSR
 80080b4:	617b      	str	r3, [r7, #20]
  return(result);
 80080b6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d028      	beq.n	800810e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80080bc:	69bb      	ldr	r3, [r7, #24]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d005      	beq.n	80080ce <osMessageQueuePut+0x36>
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d002      	beq.n	80080ce <osMessageQueuePut+0x36>
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d003      	beq.n	80080d6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80080ce:	f06f 0303 	mvn.w	r3, #3
 80080d2:	61fb      	str	r3, [r7, #28]
 80080d4:	e038      	b.n	8008148 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80080d6:	2300      	movs	r3, #0
 80080d8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80080da:	f107 0210 	add.w	r2, r7, #16
 80080de:	2300      	movs	r3, #0
 80080e0:	68b9      	ldr	r1, [r7, #8]
 80080e2:	69b8      	ldr	r0, [r7, #24]
 80080e4:	f000 fc34 	bl	8008950 <xQueueGenericSendFromISR>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d003      	beq.n	80080f6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80080ee:	f06f 0302 	mvn.w	r3, #2
 80080f2:	61fb      	str	r3, [r7, #28]
 80080f4:	e028      	b.n	8008148 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d025      	beq.n	8008148 <osMessageQueuePut+0xb0>
 80080fc:	4b15      	ldr	r3, [pc, #84]	@ (8008154 <osMessageQueuePut+0xbc>)
 80080fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008102:	601a      	str	r2, [r3, #0]
 8008104:	f3bf 8f4f 	dsb	sy
 8008108:	f3bf 8f6f 	isb	sy
 800810c:	e01c      	b.n	8008148 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800810e:	69bb      	ldr	r3, [r7, #24]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d002      	beq.n	800811a <osMessageQueuePut+0x82>
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d103      	bne.n	8008122 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800811a:	f06f 0303 	mvn.w	r3, #3
 800811e:	61fb      	str	r3, [r7, #28]
 8008120:	e012      	b.n	8008148 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008122:	2300      	movs	r3, #0
 8008124:	683a      	ldr	r2, [r7, #0]
 8008126:	68b9      	ldr	r1, [r7, #8]
 8008128:	69b8      	ldr	r0, [r7, #24]
 800812a:	f000 fb0f 	bl	800874c <xQueueGenericSend>
 800812e:	4603      	mov	r3, r0
 8008130:	2b01      	cmp	r3, #1
 8008132:	d009      	beq.n	8008148 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d003      	beq.n	8008142 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800813a:	f06f 0301 	mvn.w	r3, #1
 800813e:	61fb      	str	r3, [r7, #28]
 8008140:	e002      	b.n	8008148 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008142:	f06f 0302 	mvn.w	r3, #2
 8008146:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008148:	69fb      	ldr	r3, [r7, #28]
}
 800814a:	4618      	mov	r0, r3
 800814c:	3720      	adds	r7, #32
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
 8008152:	bf00      	nop
 8008154:	e000ed04 	.word	0xe000ed04

08008158 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008158:	b580      	push	{r7, lr}
 800815a:	b088      	sub	sp, #32
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
 8008164:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800816a:	2300      	movs	r3, #0
 800816c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800816e:	f3ef 8305 	mrs	r3, IPSR
 8008172:	617b      	str	r3, [r7, #20]
  return(result);
 8008174:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008176:	2b00      	cmp	r3, #0
 8008178:	d028      	beq.n	80081cc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800817a:	69bb      	ldr	r3, [r7, #24]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d005      	beq.n	800818c <osMessageQueueGet+0x34>
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d002      	beq.n	800818c <osMessageQueueGet+0x34>
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d003      	beq.n	8008194 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800818c:	f06f 0303 	mvn.w	r3, #3
 8008190:	61fb      	str	r3, [r7, #28]
 8008192:	e037      	b.n	8008204 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8008194:	2300      	movs	r3, #0
 8008196:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8008198:	f107 0310 	add.w	r3, r7, #16
 800819c:	461a      	mov	r2, r3
 800819e:	68b9      	ldr	r1, [r7, #8]
 80081a0:	69b8      	ldr	r0, [r7, #24]
 80081a2:	f000 fef5 	bl	8008f90 <xQueueReceiveFromISR>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d003      	beq.n	80081b4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80081ac:	f06f 0302 	mvn.w	r3, #2
 80081b0:	61fb      	str	r3, [r7, #28]
 80081b2:	e027      	b.n	8008204 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d024      	beq.n	8008204 <osMessageQueueGet+0xac>
 80081ba:	4b15      	ldr	r3, [pc, #84]	@ (8008210 <osMessageQueueGet+0xb8>)
 80081bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081c0:	601a      	str	r2, [r3, #0]
 80081c2:	f3bf 8f4f 	dsb	sy
 80081c6:	f3bf 8f6f 	isb	sy
 80081ca:	e01b      	b.n	8008204 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80081cc:	69bb      	ldr	r3, [r7, #24]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d002      	beq.n	80081d8 <osMessageQueueGet+0x80>
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d103      	bne.n	80081e0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80081d8:	f06f 0303 	mvn.w	r3, #3
 80081dc:	61fb      	str	r3, [r7, #28]
 80081de:	e011      	b.n	8008204 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80081e0:	683a      	ldr	r2, [r7, #0]
 80081e2:	68b9      	ldr	r1, [r7, #8]
 80081e4:	69b8      	ldr	r0, [r7, #24]
 80081e6:	f000 fce1 	bl	8008bac <xQueueReceive>
 80081ea:	4603      	mov	r3, r0
 80081ec:	2b01      	cmp	r3, #1
 80081ee:	d009      	beq.n	8008204 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d003      	beq.n	80081fe <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80081f6:	f06f 0301 	mvn.w	r3, #1
 80081fa:	61fb      	str	r3, [r7, #28]
 80081fc:	e002      	b.n	8008204 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80081fe:	f06f 0302 	mvn.w	r3, #2
 8008202:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008204:	69fb      	ldr	r3, [r7, #28]
}
 8008206:	4618      	mov	r0, r3
 8008208:	3720      	adds	r7, #32
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	e000ed04 	.word	0xe000ed04

08008214 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008214:	b480      	push	{r7}
 8008216:	b085      	sub	sp, #20
 8008218:	af00      	add	r7, sp, #0
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	60b9      	str	r1, [r7, #8]
 800821e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	4a07      	ldr	r2, [pc, #28]	@ (8008240 <vApplicationGetIdleTaskMemory+0x2c>)
 8008224:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	4a06      	ldr	r2, [pc, #24]	@ (8008244 <vApplicationGetIdleTaskMemory+0x30>)
 800822a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2280      	movs	r2, #128	@ 0x80
 8008230:	601a      	str	r2, [r3, #0]
}
 8008232:	bf00      	nop
 8008234:	3714      	adds	r7, #20
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop
 8008240:	20000698 	.word	0x20000698
 8008244:	200006f4 	.word	0x200006f4

08008248 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	4a07      	ldr	r2, [pc, #28]	@ (8008274 <vApplicationGetTimerTaskMemory+0x2c>)
 8008258:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	4a06      	ldr	r2, [pc, #24]	@ (8008278 <vApplicationGetTimerTaskMemory+0x30>)
 800825e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008266:	601a      	str	r2, [r3, #0]
}
 8008268:	bf00      	nop
 800826a:	3714      	adds	r7, #20
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr
 8008274:	200008f4 	.word	0x200008f4
 8008278:	20000950 	.word	0x20000950

0800827c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800827c:	b480      	push	{r7}
 800827e:	b083      	sub	sp, #12
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f103 0208 	add.w	r2, r3, #8
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f04f 32ff 	mov.w	r2, #4294967295
 8008294:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f103 0208 	add.w	r2, r3, #8
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f103 0208 	add.w	r2, r3, #8
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2200      	movs	r2, #0
 80082ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80082b0:	bf00      	nop
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr

080082bc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80082ca:	bf00      	nop
 80082cc:	370c      	adds	r7, #12
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr

080082d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80082d6:	b480      	push	{r7}
 80082d8:	b085      	sub	sp, #20
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
 80082de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	68fa      	ldr	r2, [r7, #12]
 80082ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	689a      	ldr	r2, [r3, #8]
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	683a      	ldr	r2, [r7, #0]
 80082fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	683a      	ldr	r2, [r7, #0]
 8008300:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	1c5a      	adds	r2, r3, #1
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	601a      	str	r2, [r3, #0]
}
 8008312:	bf00      	nop
 8008314:	3714      	adds	r7, #20
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr

0800831e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800831e:	b480      	push	{r7}
 8008320:	b085      	sub	sp, #20
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
 8008326:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008334:	d103      	bne.n	800833e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	691b      	ldr	r3, [r3, #16]
 800833a:	60fb      	str	r3, [r7, #12]
 800833c:	e00c      	b.n	8008358 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	3308      	adds	r3, #8
 8008342:	60fb      	str	r3, [r7, #12]
 8008344:	e002      	b.n	800834c <vListInsert+0x2e>
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	60fb      	str	r3, [r7, #12]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68ba      	ldr	r2, [r7, #8]
 8008354:	429a      	cmp	r2, r3
 8008356:	d2f6      	bcs.n	8008346 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	685a      	ldr	r2, [r3, #4]
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	683a      	ldr	r2, [r7, #0]
 8008366:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	68fa      	ldr	r2, [r7, #12]
 800836c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	683a      	ldr	r2, [r7, #0]
 8008372:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	687a      	ldr	r2, [r7, #4]
 8008378:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	1c5a      	adds	r2, r3, #1
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	601a      	str	r2, [r3, #0]
}
 8008384:	bf00      	nop
 8008386:	3714      	adds	r7, #20
 8008388:	46bd      	mov	sp, r7
 800838a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838e:	4770      	bx	lr

08008390 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008390:	b480      	push	{r7}
 8008392:	b085      	sub	sp, #20
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	691b      	ldr	r3, [r3, #16]
 800839c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	687a      	ldr	r2, [r7, #4]
 80083a4:	6892      	ldr	r2, [r2, #8]
 80083a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	689b      	ldr	r3, [r3, #8]
 80083ac:	687a      	ldr	r2, [r7, #4]
 80083ae:	6852      	ldr	r2, [r2, #4]
 80083b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	685b      	ldr	r3, [r3, #4]
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d103      	bne.n	80083c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	689a      	ldr	r2, [r3, #8]
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2200      	movs	r2, #0
 80083c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	1e5a      	subs	r2, r3, #1
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3714      	adds	r7, #20
 80083dc:	46bd      	mov	sp, r7
 80083de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e2:	4770      	bx	lr

080083e4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
 80083ec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d10b      	bne.n	8008410 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80083f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083fc:	f383 8811 	msr	BASEPRI, r3
 8008400:	f3bf 8f6f 	isb	sy
 8008404:	f3bf 8f4f 	dsb	sy
 8008408:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800840a:	bf00      	nop
 800840c:	bf00      	nop
 800840e:	e7fd      	b.n	800840c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008410:	f002 fcaa 	bl	800ad68 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800841c:	68f9      	ldr	r1, [r7, #12]
 800841e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008420:	fb01 f303 	mul.w	r3, r1, r3
 8008424:	441a      	add	r2, r3
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2200      	movs	r2, #0
 800842e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008440:	3b01      	subs	r3, #1
 8008442:	68f9      	ldr	r1, [r7, #12]
 8008444:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008446:	fb01 f303 	mul.w	r3, r1, r3
 800844a:	441a      	add	r2, r3
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	22ff      	movs	r2, #255	@ 0xff
 8008454:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	22ff      	movs	r2, #255	@ 0xff
 800845c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d114      	bne.n	8008490 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	691b      	ldr	r3, [r3, #16]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d01a      	beq.n	80084a4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	3310      	adds	r3, #16
 8008472:	4618      	mov	r0, r3
 8008474:	f001 fc4c 	bl	8009d10 <xTaskRemoveFromEventList>
 8008478:	4603      	mov	r3, r0
 800847a:	2b00      	cmp	r3, #0
 800847c:	d012      	beq.n	80084a4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800847e:	4b0d      	ldr	r3, [pc, #52]	@ (80084b4 <xQueueGenericReset+0xd0>)
 8008480:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008484:	601a      	str	r2, [r3, #0]
 8008486:	f3bf 8f4f 	dsb	sy
 800848a:	f3bf 8f6f 	isb	sy
 800848e:	e009      	b.n	80084a4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	3310      	adds	r3, #16
 8008494:	4618      	mov	r0, r3
 8008496:	f7ff fef1 	bl	800827c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	3324      	adds	r3, #36	@ 0x24
 800849e:	4618      	mov	r0, r3
 80084a0:	f7ff feec 	bl	800827c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80084a4:	f002 fc92 	bl	800adcc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80084a8:	2301      	movs	r3, #1
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	e000ed04 	.word	0xe000ed04

080084b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b08e      	sub	sp, #56	@ 0x38
 80084bc:	af02      	add	r7, sp, #8
 80084be:	60f8      	str	r0, [r7, #12]
 80084c0:	60b9      	str	r1, [r7, #8]
 80084c2:	607a      	str	r2, [r7, #4]
 80084c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10b      	bne.n	80084e4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80084cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d0:	f383 8811 	msr	BASEPRI, r3
 80084d4:	f3bf 8f6f 	isb	sy
 80084d8:	f3bf 8f4f 	dsb	sy
 80084dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80084de:	bf00      	nop
 80084e0:	bf00      	nop
 80084e2:	e7fd      	b.n	80084e0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d10b      	bne.n	8008502 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80084ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ee:	f383 8811 	msr	BASEPRI, r3
 80084f2:	f3bf 8f6f 	isb	sy
 80084f6:	f3bf 8f4f 	dsb	sy
 80084fa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80084fc:	bf00      	nop
 80084fe:	bf00      	nop
 8008500:	e7fd      	b.n	80084fe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d002      	beq.n	800850e <xQueueGenericCreateStatic+0x56>
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d001      	beq.n	8008512 <xQueueGenericCreateStatic+0x5a>
 800850e:	2301      	movs	r3, #1
 8008510:	e000      	b.n	8008514 <xQueueGenericCreateStatic+0x5c>
 8008512:	2300      	movs	r3, #0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d10b      	bne.n	8008530 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800851c:	f383 8811 	msr	BASEPRI, r3
 8008520:	f3bf 8f6f 	isb	sy
 8008524:	f3bf 8f4f 	dsb	sy
 8008528:	623b      	str	r3, [r7, #32]
}
 800852a:	bf00      	nop
 800852c:	bf00      	nop
 800852e:	e7fd      	b.n	800852c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d102      	bne.n	800853c <xQueueGenericCreateStatic+0x84>
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d101      	bne.n	8008540 <xQueueGenericCreateStatic+0x88>
 800853c:	2301      	movs	r3, #1
 800853e:	e000      	b.n	8008542 <xQueueGenericCreateStatic+0x8a>
 8008540:	2300      	movs	r3, #0
 8008542:	2b00      	cmp	r3, #0
 8008544:	d10b      	bne.n	800855e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800854a:	f383 8811 	msr	BASEPRI, r3
 800854e:	f3bf 8f6f 	isb	sy
 8008552:	f3bf 8f4f 	dsb	sy
 8008556:	61fb      	str	r3, [r7, #28]
}
 8008558:	bf00      	nop
 800855a:	bf00      	nop
 800855c:	e7fd      	b.n	800855a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800855e:	2350      	movs	r3, #80	@ 0x50
 8008560:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	2b50      	cmp	r3, #80	@ 0x50
 8008566:	d00b      	beq.n	8008580 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856c:	f383 8811 	msr	BASEPRI, r3
 8008570:	f3bf 8f6f 	isb	sy
 8008574:	f3bf 8f4f 	dsb	sy
 8008578:	61bb      	str	r3, [r7, #24]
}
 800857a:	bf00      	nop
 800857c:	bf00      	nop
 800857e:	e7fd      	b.n	800857c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008580:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008588:	2b00      	cmp	r3, #0
 800858a:	d00d      	beq.n	80085a8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800858c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800858e:	2201      	movs	r2, #1
 8008590:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008594:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800859a:	9300      	str	r3, [sp, #0]
 800859c:	4613      	mov	r3, r2
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	68b9      	ldr	r1, [r7, #8]
 80085a2:	68f8      	ldr	r0, [r7, #12]
 80085a4:	f000 f840 	bl	8008628 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80085a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3730      	adds	r7, #48	@ 0x30
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}

080085b2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b08a      	sub	sp, #40	@ 0x28
 80085b6:	af02      	add	r7, sp, #8
 80085b8:	60f8      	str	r0, [r7, #12]
 80085ba:	60b9      	str	r1, [r7, #8]
 80085bc:	4613      	mov	r3, r2
 80085be:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d10b      	bne.n	80085de <xQueueGenericCreate+0x2c>
	__asm volatile
 80085c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ca:	f383 8811 	msr	BASEPRI, r3
 80085ce:	f3bf 8f6f 	isb	sy
 80085d2:	f3bf 8f4f 	dsb	sy
 80085d6:	613b      	str	r3, [r7, #16]
}
 80085d8:	bf00      	nop
 80085da:	bf00      	nop
 80085dc:	e7fd      	b.n	80085da <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	68ba      	ldr	r2, [r7, #8]
 80085e2:	fb02 f303 	mul.w	r3, r2, r3
 80085e6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	3350      	adds	r3, #80	@ 0x50
 80085ec:	4618      	mov	r0, r3
 80085ee:	f002 fcdd 	bl	800afac <pvPortMalloc>
 80085f2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80085f4:	69bb      	ldr	r3, [r7, #24]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d011      	beq.n	800861e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80085fa:	69bb      	ldr	r3, [r7, #24]
 80085fc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	3350      	adds	r3, #80	@ 0x50
 8008602:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008604:	69bb      	ldr	r3, [r7, #24]
 8008606:	2200      	movs	r2, #0
 8008608:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800860c:	79fa      	ldrb	r2, [r7, #7]
 800860e:	69bb      	ldr	r3, [r7, #24]
 8008610:	9300      	str	r3, [sp, #0]
 8008612:	4613      	mov	r3, r2
 8008614:	697a      	ldr	r2, [r7, #20]
 8008616:	68b9      	ldr	r1, [r7, #8]
 8008618:	68f8      	ldr	r0, [r7, #12]
 800861a:	f000 f805 	bl	8008628 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800861e:	69bb      	ldr	r3, [r7, #24]
	}
 8008620:	4618      	mov	r0, r3
 8008622:	3720      	adds	r7, #32
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}

08008628 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b084      	sub	sp, #16
 800862c:	af00      	add	r7, sp, #0
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	607a      	str	r2, [r7, #4]
 8008634:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d103      	bne.n	8008644 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800863c:	69bb      	ldr	r3, [r7, #24]
 800863e:	69ba      	ldr	r2, [r7, #24]
 8008640:	601a      	str	r2, [r3, #0]
 8008642:	e002      	b.n	800864a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008644:	69bb      	ldr	r3, [r7, #24]
 8008646:	687a      	ldr	r2, [r7, #4]
 8008648:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800864a:	69bb      	ldr	r3, [r7, #24]
 800864c:	68fa      	ldr	r2, [r7, #12]
 800864e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008650:	69bb      	ldr	r3, [r7, #24]
 8008652:	68ba      	ldr	r2, [r7, #8]
 8008654:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008656:	2101      	movs	r1, #1
 8008658:	69b8      	ldr	r0, [r7, #24]
 800865a:	f7ff fec3 	bl	80083e4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800865e:	69bb      	ldr	r3, [r7, #24]
 8008660:	78fa      	ldrb	r2, [r7, #3]
 8008662:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008666:	bf00      	nop
 8008668:	3710      	adds	r7, #16
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}

0800866e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800866e:	b580      	push	{r7, lr}
 8008670:	b08a      	sub	sp, #40	@ 0x28
 8008672:	af02      	add	r7, sp, #8
 8008674:	60f8      	str	r0, [r7, #12]
 8008676:	60b9      	str	r1, [r7, #8]
 8008678:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d10b      	bne.n	8008698 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8008680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008684:	f383 8811 	msr	BASEPRI, r3
 8008688:	f3bf 8f6f 	isb	sy
 800868c:	f3bf 8f4f 	dsb	sy
 8008690:	61bb      	str	r3, [r7, #24]
}
 8008692:	bf00      	nop
 8008694:	bf00      	nop
 8008696:	e7fd      	b.n	8008694 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008698:	68ba      	ldr	r2, [r7, #8]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	429a      	cmp	r2, r3
 800869e:	d90b      	bls.n	80086b8 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80086a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a4:	f383 8811 	msr	BASEPRI, r3
 80086a8:	f3bf 8f6f 	isb	sy
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	617b      	str	r3, [r7, #20]
}
 80086b2:	bf00      	nop
 80086b4:	bf00      	nop
 80086b6:	e7fd      	b.n	80086b4 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80086b8:	2302      	movs	r3, #2
 80086ba:	9300      	str	r3, [sp, #0]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	2100      	movs	r1, #0
 80086c2:	68f8      	ldr	r0, [r7, #12]
 80086c4:	f7ff fef8 	bl	80084b8 <xQueueGenericCreateStatic>
 80086c8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d002      	beq.n	80086d6 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80086d0:	69fb      	ldr	r3, [r7, #28]
 80086d2:	68ba      	ldr	r2, [r7, #8]
 80086d4:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80086d6:	69fb      	ldr	r3, [r7, #28]
	}
 80086d8:	4618      	mov	r0, r3
 80086da:	3720      	adds	r7, #32
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}

080086e0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b086      	sub	sp, #24
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
 80086e8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d10b      	bne.n	8008708 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80086f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086f4:	f383 8811 	msr	BASEPRI, r3
 80086f8:	f3bf 8f6f 	isb	sy
 80086fc:	f3bf 8f4f 	dsb	sy
 8008700:	613b      	str	r3, [r7, #16]
}
 8008702:	bf00      	nop
 8008704:	bf00      	nop
 8008706:	e7fd      	b.n	8008704 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008708:	683a      	ldr	r2, [r7, #0]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	429a      	cmp	r2, r3
 800870e:	d90b      	bls.n	8008728 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8008710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008714:	f383 8811 	msr	BASEPRI, r3
 8008718:	f3bf 8f6f 	isb	sy
 800871c:	f3bf 8f4f 	dsb	sy
 8008720:	60fb      	str	r3, [r7, #12]
}
 8008722:	bf00      	nop
 8008724:	bf00      	nop
 8008726:	e7fd      	b.n	8008724 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008728:	2202      	movs	r2, #2
 800872a:	2100      	movs	r1, #0
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f7ff ff40 	bl	80085b2 <xQueueGenericCreate>
 8008732:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d002      	beq.n	8008740 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	683a      	ldr	r2, [r7, #0]
 800873e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008740:	697b      	ldr	r3, [r7, #20]
	}
 8008742:	4618      	mov	r0, r3
 8008744:	3718      	adds	r7, #24
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
	...

0800874c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b08e      	sub	sp, #56	@ 0x38
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	60b9      	str	r1, [r7, #8]
 8008756:	607a      	str	r2, [r7, #4]
 8008758:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800875a:	2300      	movs	r3, #0
 800875c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008764:	2b00      	cmp	r3, #0
 8008766:	d10b      	bne.n	8008780 <xQueueGenericSend+0x34>
	__asm volatile
 8008768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876c:	f383 8811 	msr	BASEPRI, r3
 8008770:	f3bf 8f6f 	isb	sy
 8008774:	f3bf 8f4f 	dsb	sy
 8008778:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800877a:	bf00      	nop
 800877c:	bf00      	nop
 800877e:	e7fd      	b.n	800877c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d103      	bne.n	800878e <xQueueGenericSend+0x42>
 8008786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <xQueueGenericSend+0x46>
 800878e:	2301      	movs	r3, #1
 8008790:	e000      	b.n	8008794 <xQueueGenericSend+0x48>
 8008792:	2300      	movs	r3, #0
 8008794:	2b00      	cmp	r3, #0
 8008796:	d10b      	bne.n	80087b0 <xQueueGenericSend+0x64>
	__asm volatile
 8008798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800879c:	f383 8811 	msr	BASEPRI, r3
 80087a0:	f3bf 8f6f 	isb	sy
 80087a4:	f3bf 8f4f 	dsb	sy
 80087a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80087aa:	bf00      	nop
 80087ac:	bf00      	nop
 80087ae:	e7fd      	b.n	80087ac <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	2b02      	cmp	r3, #2
 80087b4:	d103      	bne.n	80087be <xQueueGenericSend+0x72>
 80087b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d101      	bne.n	80087c2 <xQueueGenericSend+0x76>
 80087be:	2301      	movs	r3, #1
 80087c0:	e000      	b.n	80087c4 <xQueueGenericSend+0x78>
 80087c2:	2300      	movs	r3, #0
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10b      	bne.n	80087e0 <xQueueGenericSend+0x94>
	__asm volatile
 80087c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087cc:	f383 8811 	msr	BASEPRI, r3
 80087d0:	f3bf 8f6f 	isb	sy
 80087d4:	f3bf 8f4f 	dsb	sy
 80087d8:	623b      	str	r3, [r7, #32]
}
 80087da:	bf00      	nop
 80087dc:	bf00      	nop
 80087de:	e7fd      	b.n	80087dc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80087e0:	f001 fc56 	bl	800a090 <xTaskGetSchedulerState>
 80087e4:	4603      	mov	r3, r0
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d102      	bne.n	80087f0 <xQueueGenericSend+0xa4>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d101      	bne.n	80087f4 <xQueueGenericSend+0xa8>
 80087f0:	2301      	movs	r3, #1
 80087f2:	e000      	b.n	80087f6 <xQueueGenericSend+0xaa>
 80087f4:	2300      	movs	r3, #0
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d10b      	bne.n	8008812 <xQueueGenericSend+0xc6>
	__asm volatile
 80087fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087fe:	f383 8811 	msr	BASEPRI, r3
 8008802:	f3bf 8f6f 	isb	sy
 8008806:	f3bf 8f4f 	dsb	sy
 800880a:	61fb      	str	r3, [r7, #28]
}
 800880c:	bf00      	nop
 800880e:	bf00      	nop
 8008810:	e7fd      	b.n	800880e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008812:	f002 faa9 	bl	800ad68 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008818:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800881a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800881e:	429a      	cmp	r2, r3
 8008820:	d302      	bcc.n	8008828 <xQueueGenericSend+0xdc>
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	2b02      	cmp	r3, #2
 8008826:	d129      	bne.n	800887c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008828:	683a      	ldr	r2, [r7, #0]
 800882a:	68b9      	ldr	r1, [r7, #8]
 800882c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800882e:	f000 fc6d 	bl	800910c <prvCopyDataToQueue>
 8008832:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008838:	2b00      	cmp	r3, #0
 800883a:	d010      	beq.n	800885e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800883c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800883e:	3324      	adds	r3, #36	@ 0x24
 8008840:	4618      	mov	r0, r3
 8008842:	f001 fa65 	bl	8009d10 <xTaskRemoveFromEventList>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d013      	beq.n	8008874 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800884c:	4b3f      	ldr	r3, [pc, #252]	@ (800894c <xQueueGenericSend+0x200>)
 800884e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008852:	601a      	str	r2, [r3, #0]
 8008854:	f3bf 8f4f 	dsb	sy
 8008858:	f3bf 8f6f 	isb	sy
 800885c:	e00a      	b.n	8008874 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800885e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008860:	2b00      	cmp	r3, #0
 8008862:	d007      	beq.n	8008874 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008864:	4b39      	ldr	r3, [pc, #228]	@ (800894c <xQueueGenericSend+0x200>)
 8008866:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800886a:	601a      	str	r2, [r3, #0]
 800886c:	f3bf 8f4f 	dsb	sy
 8008870:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008874:	f002 faaa 	bl	800adcc <vPortExitCritical>
				return pdPASS;
 8008878:	2301      	movs	r3, #1
 800887a:	e063      	b.n	8008944 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d103      	bne.n	800888a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008882:	f002 faa3 	bl	800adcc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008886:	2300      	movs	r3, #0
 8008888:	e05c      	b.n	8008944 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800888a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800888c:	2b00      	cmp	r3, #0
 800888e:	d106      	bne.n	800889e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008890:	f107 0314 	add.w	r3, r7, #20
 8008894:	4618      	mov	r0, r3
 8008896:	f001 fa9f 	bl	8009dd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800889a:	2301      	movs	r3, #1
 800889c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800889e:	f002 fa95 	bl	800adcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80088a2:	f001 f80f 	bl	80098c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80088a6:	f002 fa5f 	bl	800ad68 <vPortEnterCritical>
 80088aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80088b0:	b25b      	sxtb	r3, r3
 80088b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088b6:	d103      	bne.n	80088c0 <xQueueGenericSend+0x174>
 80088b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ba:	2200      	movs	r2, #0
 80088bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80088c6:	b25b      	sxtb	r3, r3
 80088c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088cc:	d103      	bne.n	80088d6 <xQueueGenericSend+0x18a>
 80088ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d0:	2200      	movs	r2, #0
 80088d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80088d6:	f002 fa79 	bl	800adcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80088da:	1d3a      	adds	r2, r7, #4
 80088dc:	f107 0314 	add.w	r3, r7, #20
 80088e0:	4611      	mov	r1, r2
 80088e2:	4618      	mov	r0, r3
 80088e4:	f001 fa8e 	bl	8009e04 <xTaskCheckForTimeOut>
 80088e8:	4603      	mov	r3, r0
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d124      	bne.n	8008938 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80088ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80088f0:	f000 fd04 	bl	80092fc <prvIsQueueFull>
 80088f4:	4603      	mov	r3, r0
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d018      	beq.n	800892c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80088fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fc:	3310      	adds	r3, #16
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	4611      	mov	r1, r2
 8008902:	4618      	mov	r0, r3
 8008904:	f001 f9b2 	bl	8009c6c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008908:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800890a:	f000 fc8f 	bl	800922c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800890e:	f000 ffe7 	bl	80098e0 <xTaskResumeAll>
 8008912:	4603      	mov	r3, r0
 8008914:	2b00      	cmp	r3, #0
 8008916:	f47f af7c 	bne.w	8008812 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800891a:	4b0c      	ldr	r3, [pc, #48]	@ (800894c <xQueueGenericSend+0x200>)
 800891c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008920:	601a      	str	r2, [r3, #0]
 8008922:	f3bf 8f4f 	dsb	sy
 8008926:	f3bf 8f6f 	isb	sy
 800892a:	e772      	b.n	8008812 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800892c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800892e:	f000 fc7d 	bl	800922c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008932:	f000 ffd5 	bl	80098e0 <xTaskResumeAll>
 8008936:	e76c      	b.n	8008812 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008938:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800893a:	f000 fc77 	bl	800922c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800893e:	f000 ffcf 	bl	80098e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008942:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008944:	4618      	mov	r0, r3
 8008946:	3738      	adds	r7, #56	@ 0x38
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}
 800894c:	e000ed04 	.word	0xe000ed04

08008950 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b090      	sub	sp, #64	@ 0x40
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	60b9      	str	r1, [r7, #8]
 800895a:	607a      	str	r2, [r7, #4]
 800895c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008964:	2b00      	cmp	r3, #0
 8008966:	d10b      	bne.n	8008980 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800896c:	f383 8811 	msr	BASEPRI, r3
 8008970:	f3bf 8f6f 	isb	sy
 8008974:	f3bf 8f4f 	dsb	sy
 8008978:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800897a:	bf00      	nop
 800897c:	bf00      	nop
 800897e:	e7fd      	b.n	800897c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d103      	bne.n	800898e <xQueueGenericSendFromISR+0x3e>
 8008986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800898a:	2b00      	cmp	r3, #0
 800898c:	d101      	bne.n	8008992 <xQueueGenericSendFromISR+0x42>
 800898e:	2301      	movs	r3, #1
 8008990:	e000      	b.n	8008994 <xQueueGenericSendFromISR+0x44>
 8008992:	2300      	movs	r3, #0
 8008994:	2b00      	cmp	r3, #0
 8008996:	d10b      	bne.n	80089b0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800899c:	f383 8811 	msr	BASEPRI, r3
 80089a0:	f3bf 8f6f 	isb	sy
 80089a4:	f3bf 8f4f 	dsb	sy
 80089a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80089aa:	bf00      	nop
 80089ac:	bf00      	nop
 80089ae:	e7fd      	b.n	80089ac <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	2b02      	cmp	r3, #2
 80089b4:	d103      	bne.n	80089be <xQueueGenericSendFromISR+0x6e>
 80089b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089ba:	2b01      	cmp	r3, #1
 80089bc:	d101      	bne.n	80089c2 <xQueueGenericSendFromISR+0x72>
 80089be:	2301      	movs	r3, #1
 80089c0:	e000      	b.n	80089c4 <xQueueGenericSendFromISR+0x74>
 80089c2:	2300      	movs	r3, #0
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d10b      	bne.n	80089e0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80089c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089cc:	f383 8811 	msr	BASEPRI, r3
 80089d0:	f3bf 8f6f 	isb	sy
 80089d4:	f3bf 8f4f 	dsb	sy
 80089d8:	623b      	str	r3, [r7, #32]
}
 80089da:	bf00      	nop
 80089dc:	bf00      	nop
 80089de:	e7fd      	b.n	80089dc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80089e0:	f002 faa2 	bl	800af28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80089e4:	f3ef 8211 	mrs	r2, BASEPRI
 80089e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ec:	f383 8811 	msr	BASEPRI, r3
 80089f0:	f3bf 8f6f 	isb	sy
 80089f4:	f3bf 8f4f 	dsb	sy
 80089f8:	61fa      	str	r2, [r7, #28]
 80089fa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80089fc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80089fe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d302      	bcc.n	8008a12 <xQueueGenericSendFromISR+0xc2>
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	d12f      	bne.n	8008a72 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008a22:	683a      	ldr	r2, [r7, #0]
 8008a24:	68b9      	ldr	r1, [r7, #8]
 8008a26:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008a28:	f000 fb70 	bl	800910c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008a2c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a34:	d112      	bne.n	8008a5c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d016      	beq.n	8008a6c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a40:	3324      	adds	r3, #36	@ 0x24
 8008a42:	4618      	mov	r0, r3
 8008a44:	f001 f964 	bl	8009d10 <xTaskRemoveFromEventList>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d00e      	beq.n	8008a6c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d00b      	beq.n	8008a6c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2201      	movs	r2, #1
 8008a58:	601a      	str	r2, [r3, #0]
 8008a5a:	e007      	b.n	8008a6c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008a5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008a60:	3301      	adds	r3, #1
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	b25a      	sxtb	r2, r3
 8008a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008a70:	e001      	b.n	8008a76 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008a72:	2300      	movs	r3, #0
 8008a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a78:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008a80:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008a82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3740      	adds	r7, #64	@ 0x40
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b08e      	sub	sp, #56	@ 0x38
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d10b      	bne.n	8008ab8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa4:	f383 8811 	msr	BASEPRI, r3
 8008aa8:	f3bf 8f6f 	isb	sy
 8008aac:	f3bf 8f4f 	dsb	sy
 8008ab0:	623b      	str	r3, [r7, #32]
}
 8008ab2:	bf00      	nop
 8008ab4:	bf00      	nop
 8008ab6:	e7fd      	b.n	8008ab4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d00b      	beq.n	8008ad8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8008ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac4:	f383 8811 	msr	BASEPRI, r3
 8008ac8:	f3bf 8f6f 	isb	sy
 8008acc:	f3bf 8f4f 	dsb	sy
 8008ad0:	61fb      	str	r3, [r7, #28]
}
 8008ad2:	bf00      	nop
 8008ad4:	bf00      	nop
 8008ad6:	e7fd      	b.n	8008ad4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d103      	bne.n	8008ae8 <xQueueGiveFromISR+0x5c>
 8008ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d101      	bne.n	8008aec <xQueueGiveFromISR+0x60>
 8008ae8:	2301      	movs	r3, #1
 8008aea:	e000      	b.n	8008aee <xQueueGiveFromISR+0x62>
 8008aec:	2300      	movs	r3, #0
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d10b      	bne.n	8008b0a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8008af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af6:	f383 8811 	msr	BASEPRI, r3
 8008afa:	f3bf 8f6f 	isb	sy
 8008afe:	f3bf 8f4f 	dsb	sy
 8008b02:	61bb      	str	r3, [r7, #24]
}
 8008b04:	bf00      	nop
 8008b06:	bf00      	nop
 8008b08:	e7fd      	b.n	8008b06 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008b0a:	f002 fa0d 	bl	800af28 <vPortValidateInterruptPriority>
	__asm volatile
 8008b0e:	f3ef 8211 	mrs	r2, BASEPRI
 8008b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b16:	f383 8811 	msr	BASEPRI, r3
 8008b1a:	f3bf 8f6f 	isb	sy
 8008b1e:	f3bf 8f4f 	dsb	sy
 8008b22:	617a      	str	r2, [r7, #20]
 8008b24:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008b26:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b2e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d22b      	bcs.n	8008b92 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b46:	1c5a      	adds	r2, r3, #1
 8008b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b4a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008b4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b54:	d112      	bne.n	8008b7c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d016      	beq.n	8008b8c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b60:	3324      	adds	r3, #36	@ 0x24
 8008b62:	4618      	mov	r0, r3
 8008b64:	f001 f8d4 	bl	8009d10 <xTaskRemoveFromEventList>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00e      	beq.n	8008b8c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d00b      	beq.n	8008b8c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	2201      	movs	r2, #1
 8008b78:	601a      	str	r2, [r3, #0]
 8008b7a:	e007      	b.n	8008b8c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008b80:	3301      	adds	r3, #1
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	b25a      	sxtb	r2, r3
 8008b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b90:	e001      	b.n	8008b96 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008b92:	2300      	movs	r3, #0
 8008b94:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b98:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f383 8811 	msr	BASEPRI, r3
}
 8008ba0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008ba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3738      	adds	r7, #56	@ 0x38
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b08c      	sub	sp, #48	@ 0x30
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	60b9      	str	r1, [r7, #8]
 8008bb6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d10b      	bne.n	8008bde <xQueueReceive+0x32>
	__asm volatile
 8008bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bca:	f383 8811 	msr	BASEPRI, r3
 8008bce:	f3bf 8f6f 	isb	sy
 8008bd2:	f3bf 8f4f 	dsb	sy
 8008bd6:	623b      	str	r3, [r7, #32]
}
 8008bd8:	bf00      	nop
 8008bda:	bf00      	nop
 8008bdc:	e7fd      	b.n	8008bda <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d103      	bne.n	8008bec <xQueueReceive+0x40>
 8008be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d101      	bne.n	8008bf0 <xQueueReceive+0x44>
 8008bec:	2301      	movs	r3, #1
 8008bee:	e000      	b.n	8008bf2 <xQueueReceive+0x46>
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10b      	bne.n	8008c0e <xQueueReceive+0x62>
	__asm volatile
 8008bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	61fb      	str	r3, [r7, #28]
}
 8008c08:	bf00      	nop
 8008c0a:	bf00      	nop
 8008c0c:	e7fd      	b.n	8008c0a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c0e:	f001 fa3f 	bl	800a090 <xTaskGetSchedulerState>
 8008c12:	4603      	mov	r3, r0
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d102      	bne.n	8008c1e <xQueueReceive+0x72>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d101      	bne.n	8008c22 <xQueueReceive+0x76>
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e000      	b.n	8008c24 <xQueueReceive+0x78>
 8008c22:	2300      	movs	r3, #0
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d10b      	bne.n	8008c40 <xQueueReceive+0x94>
	__asm volatile
 8008c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c2c:	f383 8811 	msr	BASEPRI, r3
 8008c30:	f3bf 8f6f 	isb	sy
 8008c34:	f3bf 8f4f 	dsb	sy
 8008c38:	61bb      	str	r3, [r7, #24]
}
 8008c3a:	bf00      	nop
 8008c3c:	bf00      	nop
 8008c3e:	e7fd      	b.n	8008c3c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c40:	f002 f892 	bl	800ad68 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c48:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d01f      	beq.n	8008c90 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008c50:	68b9      	ldr	r1, [r7, #8]
 8008c52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c54:	f000 fac4 	bl	80091e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c5a:	1e5a      	subs	r2, r3, #1
 8008c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c5e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c62:	691b      	ldr	r3, [r3, #16]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d00f      	beq.n	8008c88 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c6a:	3310      	adds	r3, #16
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f001 f84f 	bl	8009d10 <xTaskRemoveFromEventList>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d007      	beq.n	8008c88 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008c78:	4b3c      	ldr	r3, [pc, #240]	@ (8008d6c <xQueueReceive+0x1c0>)
 8008c7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c7e:	601a      	str	r2, [r3, #0]
 8008c80:	f3bf 8f4f 	dsb	sy
 8008c84:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008c88:	f002 f8a0 	bl	800adcc <vPortExitCritical>
				return pdPASS;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e069      	b.n	8008d64 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d103      	bne.n	8008c9e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c96:	f002 f899 	bl	800adcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	e062      	b.n	8008d64 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d106      	bne.n	8008cb2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ca4:	f107 0310 	add.w	r3, r7, #16
 8008ca8:	4618      	mov	r0, r3
 8008caa:	f001 f895 	bl	8009dd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008cb2:	f002 f88b 	bl	800adcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008cb6:	f000 fe05 	bl	80098c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008cba:	f002 f855 	bl	800ad68 <vPortEnterCritical>
 8008cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008cc4:	b25b      	sxtb	r3, r3
 8008cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cca:	d103      	bne.n	8008cd4 <xQueueReceive+0x128>
 8008ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cce:	2200      	movs	r2, #0
 8008cd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cd6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008cda:	b25b      	sxtb	r3, r3
 8008cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce0:	d103      	bne.n	8008cea <xQueueReceive+0x13e>
 8008ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008cea:	f002 f86f 	bl	800adcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008cee:	1d3a      	adds	r2, r7, #4
 8008cf0:	f107 0310 	add.w	r3, r7, #16
 8008cf4:	4611      	mov	r1, r2
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f001 f884 	bl	8009e04 <xTaskCheckForTimeOut>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d123      	bne.n	8008d4a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d04:	f000 fae4 	bl	80092d0 <prvIsQueueEmpty>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d017      	beq.n	8008d3e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d10:	3324      	adds	r3, #36	@ 0x24
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	4611      	mov	r1, r2
 8008d16:	4618      	mov	r0, r3
 8008d18:	f000 ffa8 	bl	8009c6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008d1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d1e:	f000 fa85 	bl	800922c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008d22:	f000 fddd 	bl	80098e0 <xTaskResumeAll>
 8008d26:	4603      	mov	r3, r0
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d189      	bne.n	8008c40 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8008d6c <xQueueReceive+0x1c0>)
 8008d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d32:	601a      	str	r2, [r3, #0]
 8008d34:	f3bf 8f4f 	dsb	sy
 8008d38:	f3bf 8f6f 	isb	sy
 8008d3c:	e780      	b.n	8008c40 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008d3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d40:	f000 fa74 	bl	800922c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d44:	f000 fdcc 	bl	80098e0 <xTaskResumeAll>
 8008d48:	e77a      	b.n	8008c40 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008d4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d4c:	f000 fa6e 	bl	800922c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d50:	f000 fdc6 	bl	80098e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d56:	f000 fabb 	bl	80092d0 <prvIsQueueEmpty>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	f43f af6f 	beq.w	8008c40 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008d62:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3730      	adds	r7, #48	@ 0x30
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	e000ed04 	.word	0xe000ed04

08008d70 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b08e      	sub	sp, #56	@ 0x38
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
 8008d78:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008d82:	2300      	movs	r3, #0
 8008d84:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10b      	bne.n	8008da4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d90:	f383 8811 	msr	BASEPRI, r3
 8008d94:	f3bf 8f6f 	isb	sy
 8008d98:	f3bf 8f4f 	dsb	sy
 8008d9c:	623b      	str	r3, [r7, #32]
}
 8008d9e:	bf00      	nop
 8008da0:	bf00      	nop
 8008da2:	e7fd      	b.n	8008da0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d00b      	beq.n	8008dc4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db0:	f383 8811 	msr	BASEPRI, r3
 8008db4:	f3bf 8f6f 	isb	sy
 8008db8:	f3bf 8f4f 	dsb	sy
 8008dbc:	61fb      	str	r3, [r7, #28]
}
 8008dbe:	bf00      	nop
 8008dc0:	bf00      	nop
 8008dc2:	e7fd      	b.n	8008dc0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008dc4:	f001 f964 	bl	800a090 <xTaskGetSchedulerState>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d102      	bne.n	8008dd4 <xQueueSemaphoreTake+0x64>
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d101      	bne.n	8008dd8 <xQueueSemaphoreTake+0x68>
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e000      	b.n	8008dda <xQueueSemaphoreTake+0x6a>
 8008dd8:	2300      	movs	r3, #0
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d10b      	bne.n	8008df6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de2:	f383 8811 	msr	BASEPRI, r3
 8008de6:	f3bf 8f6f 	isb	sy
 8008dea:	f3bf 8f4f 	dsb	sy
 8008dee:	61bb      	str	r3, [r7, #24]
}
 8008df0:	bf00      	nop
 8008df2:	bf00      	nop
 8008df4:	e7fd      	b.n	8008df2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008df6:	f001 ffb7 	bl	800ad68 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dfe:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d024      	beq.n	8008e50 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e08:	1e5a      	subs	r2, r3, #1
 8008e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e0c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d104      	bne.n	8008e20 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008e16:	f001 fab5 	bl	800a384 <pvTaskIncrementMutexHeldCount>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e1e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e22:	691b      	ldr	r3, [r3, #16]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d00f      	beq.n	8008e48 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e2a:	3310      	adds	r3, #16
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f000 ff6f 	bl	8009d10 <xTaskRemoveFromEventList>
 8008e32:	4603      	mov	r3, r0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d007      	beq.n	8008e48 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008e38:	4b54      	ldr	r3, [pc, #336]	@ (8008f8c <xQueueSemaphoreTake+0x21c>)
 8008e3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e3e:	601a      	str	r2, [r3, #0]
 8008e40:	f3bf 8f4f 	dsb	sy
 8008e44:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008e48:	f001 ffc0 	bl	800adcc <vPortExitCritical>
				return pdPASS;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e098      	b.n	8008f82 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d112      	bne.n	8008e7c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d00b      	beq.n	8008e74 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e60:	f383 8811 	msr	BASEPRI, r3
 8008e64:	f3bf 8f6f 	isb	sy
 8008e68:	f3bf 8f4f 	dsb	sy
 8008e6c:	617b      	str	r3, [r7, #20]
}
 8008e6e:	bf00      	nop
 8008e70:	bf00      	nop
 8008e72:	e7fd      	b.n	8008e70 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008e74:	f001 ffaa 	bl	800adcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	e082      	b.n	8008f82 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d106      	bne.n	8008e90 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008e82:	f107 030c 	add.w	r3, r7, #12
 8008e86:	4618      	mov	r0, r3
 8008e88:	f000 ffa6 	bl	8009dd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008e90:	f001 ff9c 	bl	800adcc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008e94:	f000 fd16 	bl	80098c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008e98:	f001 ff66 	bl	800ad68 <vPortEnterCritical>
 8008e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e9e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008ea2:	b25b      	sxtb	r3, r3
 8008ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea8:	d103      	bne.n	8008eb2 <xQueueSemaphoreTake+0x142>
 8008eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eac:	2200      	movs	r2, #0
 8008eae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008eb8:	b25b      	sxtb	r3, r3
 8008eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ebe:	d103      	bne.n	8008ec8 <xQueueSemaphoreTake+0x158>
 8008ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ec8:	f001 ff80 	bl	800adcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008ecc:	463a      	mov	r2, r7
 8008ece:	f107 030c 	add.w	r3, r7, #12
 8008ed2:	4611      	mov	r1, r2
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	f000 ff95 	bl	8009e04 <xTaskCheckForTimeOut>
 8008eda:	4603      	mov	r3, r0
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d132      	bne.n	8008f46 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ee0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ee2:	f000 f9f5 	bl	80092d0 <prvIsQueueEmpty>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d026      	beq.n	8008f3a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d109      	bne.n	8008f08 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008ef4:	f001 ff38 	bl	800ad68 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	4618      	mov	r0, r3
 8008efe:	f001 f8e5 	bl	800a0cc <xTaskPriorityInherit>
 8008f02:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008f04:	f001 ff62 	bl	800adcc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f0a:	3324      	adds	r3, #36	@ 0x24
 8008f0c:	683a      	ldr	r2, [r7, #0]
 8008f0e:	4611      	mov	r1, r2
 8008f10:	4618      	mov	r0, r3
 8008f12:	f000 feab 	bl	8009c6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008f16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f18:	f000 f988 	bl	800922c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008f1c:	f000 fce0 	bl	80098e0 <xTaskResumeAll>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	f47f af67 	bne.w	8008df6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008f28:	4b18      	ldr	r3, [pc, #96]	@ (8008f8c <xQueueSemaphoreTake+0x21c>)
 8008f2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f2e:	601a      	str	r2, [r3, #0]
 8008f30:	f3bf 8f4f 	dsb	sy
 8008f34:	f3bf 8f6f 	isb	sy
 8008f38:	e75d      	b.n	8008df6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008f3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f3c:	f000 f976 	bl	800922c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008f40:	f000 fcce 	bl	80098e0 <xTaskResumeAll>
 8008f44:	e757      	b.n	8008df6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008f46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f48:	f000 f970 	bl	800922c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008f4c:	f000 fcc8 	bl	80098e0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008f50:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f52:	f000 f9bd 	bl	80092d0 <prvIsQueueEmpty>
 8008f56:	4603      	mov	r3, r0
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	f43f af4c 	beq.w	8008df6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d00d      	beq.n	8008f80 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008f64:	f001 ff00 	bl	800ad68 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008f68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f6a:	f000 f8b7 	bl	80090dc <prvGetDisinheritPriorityAfterTimeout>
 8008f6e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f72:	689b      	ldr	r3, [r3, #8]
 8008f74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008f76:	4618      	mov	r0, r3
 8008f78:	f001 f980 	bl	800a27c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008f7c:	f001 ff26 	bl	800adcc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008f80:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3738      	adds	r7, #56	@ 0x38
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}
 8008f8a:	bf00      	nop
 8008f8c:	e000ed04 	.word	0xe000ed04

08008f90 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b08e      	sub	sp, #56	@ 0x38
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	60f8      	str	r0, [r7, #12]
 8008f98:	60b9      	str	r1, [r7, #8]
 8008f9a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d10b      	bne.n	8008fbe <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008faa:	f383 8811 	msr	BASEPRI, r3
 8008fae:	f3bf 8f6f 	isb	sy
 8008fb2:	f3bf 8f4f 	dsb	sy
 8008fb6:	623b      	str	r3, [r7, #32]
}
 8008fb8:	bf00      	nop
 8008fba:	bf00      	nop
 8008fbc:	e7fd      	b.n	8008fba <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d103      	bne.n	8008fcc <xQueueReceiveFromISR+0x3c>
 8008fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d101      	bne.n	8008fd0 <xQueueReceiveFromISR+0x40>
 8008fcc:	2301      	movs	r3, #1
 8008fce:	e000      	b.n	8008fd2 <xQueueReceiveFromISR+0x42>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d10b      	bne.n	8008fee <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fda:	f383 8811 	msr	BASEPRI, r3
 8008fde:	f3bf 8f6f 	isb	sy
 8008fe2:	f3bf 8f4f 	dsb	sy
 8008fe6:	61fb      	str	r3, [r7, #28]
}
 8008fe8:	bf00      	nop
 8008fea:	bf00      	nop
 8008fec:	e7fd      	b.n	8008fea <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008fee:	f001 ff9b 	bl	800af28 <vPortValidateInterruptPriority>
	__asm volatile
 8008ff2:	f3ef 8211 	mrs	r2, BASEPRI
 8008ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ffa:	f383 8811 	msr	BASEPRI, r3
 8008ffe:	f3bf 8f6f 	isb	sy
 8009002:	f3bf 8f4f 	dsb	sy
 8009006:	61ba      	str	r2, [r7, #24]
 8009008:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800900a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800900c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800900e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009012:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009016:	2b00      	cmp	r3, #0
 8009018:	d02f      	beq.n	800907a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800901a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800901c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009020:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009024:	68b9      	ldr	r1, [r7, #8]
 8009026:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009028:	f000 f8da 	bl	80091e0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800902c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800902e:	1e5a      	subs	r2, r3, #1
 8009030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009032:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009034:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800903c:	d112      	bne.n	8009064 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800903e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009040:	691b      	ldr	r3, [r3, #16]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d016      	beq.n	8009074 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009048:	3310      	adds	r3, #16
 800904a:	4618      	mov	r0, r3
 800904c:	f000 fe60 	bl	8009d10 <xTaskRemoveFromEventList>
 8009050:	4603      	mov	r3, r0
 8009052:	2b00      	cmp	r3, #0
 8009054:	d00e      	beq.n	8009074 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d00b      	beq.n	8009074 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2201      	movs	r2, #1
 8009060:	601a      	str	r2, [r3, #0]
 8009062:	e007      	b.n	8009074 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009064:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009068:	3301      	adds	r3, #1
 800906a:	b2db      	uxtb	r3, r3
 800906c:	b25a      	sxtb	r2, r3
 800906e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009074:	2301      	movs	r3, #1
 8009076:	637b      	str	r3, [r7, #52]	@ 0x34
 8009078:	e001      	b.n	800907e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800907a:	2300      	movs	r3, #0
 800907c:	637b      	str	r3, [r7, #52]	@ 0x34
 800907e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009080:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	f383 8811 	msr	BASEPRI, r3
}
 8009088:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800908a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800908c:	4618      	mov	r0, r3
 800908e:	3738      	adds	r7, #56	@ 0x38
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b084      	sub	sp, #16
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d10b      	bne.n	80090be <vQueueDelete+0x2a>
	__asm volatile
 80090a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090aa:	f383 8811 	msr	BASEPRI, r3
 80090ae:	f3bf 8f6f 	isb	sy
 80090b2:	f3bf 8f4f 	dsb	sy
 80090b6:	60bb      	str	r3, [r7, #8]
}
 80090b8:	bf00      	nop
 80090ba:	bf00      	nop
 80090bc:	e7fd      	b.n	80090ba <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80090be:	68f8      	ldr	r0, [r7, #12]
 80090c0:	f000 f95e 	bl	8009380 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d102      	bne.n	80090d4 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80090ce:	68f8      	ldr	r0, [r7, #12]
 80090d0:	f002 f83a 	bl	800b148 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80090d4:	bf00      	nop
 80090d6:	3710      	adds	r7, #16
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}

080090dc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80090dc:	b480      	push	{r7}
 80090de:	b085      	sub	sp, #20
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d006      	beq.n	80090fa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80090f6:	60fb      	str	r3, [r7, #12]
 80090f8:	e001      	b.n	80090fe <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80090fa:	2300      	movs	r3, #0
 80090fc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80090fe:	68fb      	ldr	r3, [r7, #12]
	}
 8009100:	4618      	mov	r0, r3
 8009102:	3714      	adds	r7, #20
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr

0800910c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b086      	sub	sp, #24
 8009110:	af00      	add	r7, sp, #0
 8009112:	60f8      	str	r0, [r7, #12]
 8009114:	60b9      	str	r1, [r7, #8]
 8009116:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009118:	2300      	movs	r3, #0
 800911a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009120:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009126:	2b00      	cmp	r3, #0
 8009128:	d10d      	bne.n	8009146 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d14d      	bne.n	80091ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	4618      	mov	r0, r3
 8009138:	f001 f830 	bl	800a19c <xTaskPriorityDisinherit>
 800913c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2200      	movs	r2, #0
 8009142:	609a      	str	r2, [r3, #8]
 8009144:	e043      	b.n	80091ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d119      	bne.n	8009180 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	6858      	ldr	r0, [r3, #4]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009154:	461a      	mov	r2, r3
 8009156:	68b9      	ldr	r1, [r7, #8]
 8009158:	f002 fa76 	bl	800b648 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	685a      	ldr	r2, [r3, #4]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009164:	441a      	add	r2, r3
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	685a      	ldr	r2, [r3, #4]
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	689b      	ldr	r3, [r3, #8]
 8009172:	429a      	cmp	r2, r3
 8009174:	d32b      	bcc.n	80091ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	605a      	str	r2, [r3, #4]
 800917e:	e026      	b.n	80091ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	68d8      	ldr	r0, [r3, #12]
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009188:	461a      	mov	r2, r3
 800918a:	68b9      	ldr	r1, [r7, #8]
 800918c:	f002 fa5c 	bl	800b648 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	68da      	ldr	r2, [r3, #12]
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009198:	425b      	negs	r3, r3
 800919a:	441a      	add	r2, r3
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	68da      	ldr	r2, [r3, #12]
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	429a      	cmp	r2, r3
 80091aa:	d207      	bcs.n	80091bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	689a      	ldr	r2, [r3, #8]
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091b4:	425b      	negs	r3, r3
 80091b6:	441a      	add	r2, r3
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2b02      	cmp	r3, #2
 80091c0:	d105      	bne.n	80091ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d002      	beq.n	80091ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	3b01      	subs	r3, #1
 80091cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	1c5a      	adds	r2, r3, #1
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80091d6:	697b      	ldr	r3, [r7, #20]
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3718      	adds	r7, #24
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}

080091e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b082      	sub	sp, #8
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
 80091e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d018      	beq.n	8009224 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	68da      	ldr	r2, [r3, #12]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091fa:	441a      	add	r2, r3
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	68da      	ldr	r2, [r3, #12]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	689b      	ldr	r3, [r3, #8]
 8009208:	429a      	cmp	r2, r3
 800920a:	d303      	bcc.n	8009214 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681a      	ldr	r2, [r3, #0]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	68d9      	ldr	r1, [r3, #12]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800921c:	461a      	mov	r2, r3
 800921e:	6838      	ldr	r0, [r7, #0]
 8009220:	f002 fa12 	bl	800b648 <memcpy>
	}
}
 8009224:	bf00      	nop
 8009226:	3708      	adds	r7, #8
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b084      	sub	sp, #16
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009234:	f001 fd98 	bl	800ad68 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800923e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009240:	e011      	b.n	8009266 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009246:	2b00      	cmp	r3, #0
 8009248:	d012      	beq.n	8009270 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	3324      	adds	r3, #36	@ 0x24
 800924e:	4618      	mov	r0, r3
 8009250:	f000 fd5e 	bl	8009d10 <xTaskRemoveFromEventList>
 8009254:	4603      	mov	r3, r0
 8009256:	2b00      	cmp	r3, #0
 8009258:	d001      	beq.n	800925e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800925a:	f000 fe37 	bl	8009ecc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800925e:	7bfb      	ldrb	r3, [r7, #15]
 8009260:	3b01      	subs	r3, #1
 8009262:	b2db      	uxtb	r3, r3
 8009264:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009266:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800926a:	2b00      	cmp	r3, #0
 800926c:	dce9      	bgt.n	8009242 <prvUnlockQueue+0x16>
 800926e:	e000      	b.n	8009272 <prvUnlockQueue+0x46>
					break;
 8009270:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	22ff      	movs	r2, #255	@ 0xff
 8009276:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800927a:	f001 fda7 	bl	800adcc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800927e:	f001 fd73 	bl	800ad68 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009288:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800928a:	e011      	b.n	80092b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	691b      	ldr	r3, [r3, #16]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d012      	beq.n	80092ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	3310      	adds	r3, #16
 8009298:	4618      	mov	r0, r3
 800929a:	f000 fd39 	bl	8009d10 <xTaskRemoveFromEventList>
 800929e:	4603      	mov	r3, r0
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d001      	beq.n	80092a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80092a4:	f000 fe12 	bl	8009ecc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80092a8:	7bbb      	ldrb	r3, [r7, #14]
 80092aa:	3b01      	subs	r3, #1
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80092b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	dce9      	bgt.n	800928c <prvUnlockQueue+0x60>
 80092b8:	e000      	b.n	80092bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80092ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	22ff      	movs	r2, #255	@ 0xff
 80092c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80092c4:	f001 fd82 	bl	800adcc <vPortExitCritical>
}
 80092c8:	bf00      	nop
 80092ca:	3710      	adds	r7, #16
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}

080092d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80092d8:	f001 fd46 	bl	800ad68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d102      	bne.n	80092ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80092e4:	2301      	movs	r3, #1
 80092e6:	60fb      	str	r3, [r7, #12]
 80092e8:	e001      	b.n	80092ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80092ea:	2300      	movs	r3, #0
 80092ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092ee:	f001 fd6d 	bl	800adcc <vPortExitCritical>

	return xReturn;
 80092f2:	68fb      	ldr	r3, [r7, #12]
}
 80092f4:	4618      	mov	r0, r3
 80092f6:	3710      	adds	r7, #16
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}

080092fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b084      	sub	sp, #16
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009304:	f001 fd30 	bl	800ad68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009310:	429a      	cmp	r2, r3
 8009312:	d102      	bne.n	800931a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009314:	2301      	movs	r3, #1
 8009316:	60fb      	str	r3, [r7, #12]
 8009318:	e001      	b.n	800931e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800931a:	2300      	movs	r3, #0
 800931c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800931e:	f001 fd55 	bl	800adcc <vPortExitCritical>

	return xReturn;
 8009322:	68fb      	ldr	r3, [r7, #12]
}
 8009324:	4618      	mov	r0, r3
 8009326:	3710      	adds	r7, #16
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}

0800932c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800932c:	b480      	push	{r7}
 800932e:	b085      	sub	sp, #20
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
 8009334:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009336:	2300      	movs	r3, #0
 8009338:	60fb      	str	r3, [r7, #12]
 800933a:	e014      	b.n	8009366 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800933c:	4a0f      	ldr	r2, [pc, #60]	@ (800937c <vQueueAddToRegistry+0x50>)
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d10b      	bne.n	8009360 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009348:	490c      	ldr	r1, [pc, #48]	@ (800937c <vQueueAddToRegistry+0x50>)
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	683a      	ldr	r2, [r7, #0]
 800934e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009352:	4a0a      	ldr	r2, [pc, #40]	@ (800937c <vQueueAddToRegistry+0x50>)
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	00db      	lsls	r3, r3, #3
 8009358:	4413      	add	r3, r2
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800935e:	e006      	b.n	800936e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	3301      	adds	r3, #1
 8009364:	60fb      	str	r3, [r7, #12]
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2b07      	cmp	r3, #7
 800936a:	d9e7      	bls.n	800933c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800936c:	bf00      	nop
 800936e:	bf00      	nop
 8009370:	3714      	adds	r7, #20
 8009372:	46bd      	mov	sp, r7
 8009374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009378:	4770      	bx	lr
 800937a:	bf00      	nop
 800937c:	20000d50 	.word	0x20000d50

08009380 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009380:	b480      	push	{r7}
 8009382:	b085      	sub	sp, #20
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009388:	2300      	movs	r3, #0
 800938a:	60fb      	str	r3, [r7, #12]
 800938c:	e016      	b.n	80093bc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800938e:	4a10      	ldr	r2, [pc, #64]	@ (80093d0 <vQueueUnregisterQueue+0x50>)
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	00db      	lsls	r3, r3, #3
 8009394:	4413      	add	r3, r2
 8009396:	685b      	ldr	r3, [r3, #4]
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	429a      	cmp	r2, r3
 800939c:	d10b      	bne.n	80093b6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800939e:	4a0c      	ldr	r2, [pc, #48]	@ (80093d0 <vQueueUnregisterQueue+0x50>)
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	2100      	movs	r1, #0
 80093a4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80093a8:	4a09      	ldr	r2, [pc, #36]	@ (80093d0 <vQueueUnregisterQueue+0x50>)
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	00db      	lsls	r3, r3, #3
 80093ae:	4413      	add	r3, r2
 80093b0:	2200      	movs	r2, #0
 80093b2:	605a      	str	r2, [r3, #4]
				break;
 80093b4:	e006      	b.n	80093c4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	3301      	adds	r3, #1
 80093ba:	60fb      	str	r3, [r7, #12]
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	2b07      	cmp	r3, #7
 80093c0:	d9e5      	bls.n	800938e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80093c2:	bf00      	nop
 80093c4:	bf00      	nop
 80093c6:	3714      	adds	r7, #20
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr
 80093d0:	20000d50 	.word	0x20000d50

080093d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b086      	sub	sp, #24
 80093d8:	af00      	add	r7, sp, #0
 80093da:	60f8      	str	r0, [r7, #12]
 80093dc:	60b9      	str	r1, [r7, #8]
 80093de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80093e4:	f001 fcc0 	bl	800ad68 <vPortEnterCritical>
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80093ee:	b25b      	sxtb	r3, r3
 80093f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093f4:	d103      	bne.n	80093fe <vQueueWaitForMessageRestricted+0x2a>
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	2200      	movs	r2, #0
 80093fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009404:	b25b      	sxtb	r3, r3
 8009406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800940a:	d103      	bne.n	8009414 <vQueueWaitForMessageRestricted+0x40>
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	2200      	movs	r2, #0
 8009410:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009414:	f001 fcda 	bl	800adcc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800941c:	2b00      	cmp	r3, #0
 800941e:	d106      	bne.n	800942e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	3324      	adds	r3, #36	@ 0x24
 8009424:	687a      	ldr	r2, [r7, #4]
 8009426:	68b9      	ldr	r1, [r7, #8]
 8009428:	4618      	mov	r0, r3
 800942a:	f000 fc45 	bl	8009cb8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800942e:	6978      	ldr	r0, [r7, #20]
 8009430:	f7ff fefc 	bl	800922c <prvUnlockQueue>
	}
 8009434:	bf00      	nop
 8009436:	3718      	adds	r7, #24
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800943c:	b580      	push	{r7, lr}
 800943e:	b08e      	sub	sp, #56	@ 0x38
 8009440:	af04      	add	r7, sp, #16
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	607a      	str	r2, [r7, #4]
 8009448:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800944a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800944c:	2b00      	cmp	r3, #0
 800944e:	d10b      	bne.n	8009468 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009454:	f383 8811 	msr	BASEPRI, r3
 8009458:	f3bf 8f6f 	isb	sy
 800945c:	f3bf 8f4f 	dsb	sy
 8009460:	623b      	str	r3, [r7, #32]
}
 8009462:	bf00      	nop
 8009464:	bf00      	nop
 8009466:	e7fd      	b.n	8009464 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800946a:	2b00      	cmp	r3, #0
 800946c:	d10b      	bne.n	8009486 <xTaskCreateStatic+0x4a>
	__asm volatile
 800946e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009472:	f383 8811 	msr	BASEPRI, r3
 8009476:	f3bf 8f6f 	isb	sy
 800947a:	f3bf 8f4f 	dsb	sy
 800947e:	61fb      	str	r3, [r7, #28]
}
 8009480:	bf00      	nop
 8009482:	bf00      	nop
 8009484:	e7fd      	b.n	8009482 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009486:	235c      	movs	r3, #92	@ 0x5c
 8009488:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	2b5c      	cmp	r3, #92	@ 0x5c
 800948e:	d00b      	beq.n	80094a8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009494:	f383 8811 	msr	BASEPRI, r3
 8009498:	f3bf 8f6f 	isb	sy
 800949c:	f3bf 8f4f 	dsb	sy
 80094a0:	61bb      	str	r3, [r7, #24]
}
 80094a2:	bf00      	nop
 80094a4:	bf00      	nop
 80094a6:	e7fd      	b.n	80094a4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80094a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80094aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d01e      	beq.n	80094ee <xTaskCreateStatic+0xb2>
 80094b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d01b      	beq.n	80094ee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80094b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094b8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80094ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80094be:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80094c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094c2:	2202      	movs	r2, #2
 80094c4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80094c8:	2300      	movs	r3, #0
 80094ca:	9303      	str	r3, [sp, #12]
 80094cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ce:	9302      	str	r3, [sp, #8]
 80094d0:	f107 0314 	add.w	r3, r7, #20
 80094d4:	9301      	str	r3, [sp, #4]
 80094d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d8:	9300      	str	r3, [sp, #0]
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	687a      	ldr	r2, [r7, #4]
 80094de:	68b9      	ldr	r1, [r7, #8]
 80094e0:	68f8      	ldr	r0, [r7, #12]
 80094e2:	f000 f850 	bl	8009586 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80094e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094e8:	f000 f8de 	bl	80096a8 <prvAddNewTaskToReadyList>
 80094ec:	e001      	b.n	80094f2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80094ee:	2300      	movs	r3, #0
 80094f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80094f2:	697b      	ldr	r3, [r7, #20]
	}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3728      	adds	r7, #40	@ 0x28
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}

080094fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b08c      	sub	sp, #48	@ 0x30
 8009500:	af04      	add	r7, sp, #16
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	60b9      	str	r1, [r7, #8]
 8009506:	603b      	str	r3, [r7, #0]
 8009508:	4613      	mov	r3, r2
 800950a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800950c:	88fb      	ldrh	r3, [r7, #6]
 800950e:	009b      	lsls	r3, r3, #2
 8009510:	4618      	mov	r0, r3
 8009512:	f001 fd4b 	bl	800afac <pvPortMalloc>
 8009516:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d00e      	beq.n	800953c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800951e:	205c      	movs	r0, #92	@ 0x5c
 8009520:	f001 fd44 	bl	800afac <pvPortMalloc>
 8009524:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009526:	69fb      	ldr	r3, [r7, #28]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d003      	beq.n	8009534 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800952c:	69fb      	ldr	r3, [r7, #28]
 800952e:	697a      	ldr	r2, [r7, #20]
 8009530:	631a      	str	r2, [r3, #48]	@ 0x30
 8009532:	e005      	b.n	8009540 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009534:	6978      	ldr	r0, [r7, #20]
 8009536:	f001 fe07 	bl	800b148 <vPortFree>
 800953a:	e001      	b.n	8009540 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800953c:	2300      	movs	r3, #0
 800953e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009540:	69fb      	ldr	r3, [r7, #28]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d017      	beq.n	8009576 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009546:	69fb      	ldr	r3, [r7, #28]
 8009548:	2200      	movs	r2, #0
 800954a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800954e:	88fa      	ldrh	r2, [r7, #6]
 8009550:	2300      	movs	r3, #0
 8009552:	9303      	str	r3, [sp, #12]
 8009554:	69fb      	ldr	r3, [r7, #28]
 8009556:	9302      	str	r3, [sp, #8]
 8009558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800955a:	9301      	str	r3, [sp, #4]
 800955c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800955e:	9300      	str	r3, [sp, #0]
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	68b9      	ldr	r1, [r7, #8]
 8009564:	68f8      	ldr	r0, [r7, #12]
 8009566:	f000 f80e 	bl	8009586 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800956a:	69f8      	ldr	r0, [r7, #28]
 800956c:	f000 f89c 	bl	80096a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009570:	2301      	movs	r3, #1
 8009572:	61bb      	str	r3, [r7, #24]
 8009574:	e002      	b.n	800957c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009576:	f04f 33ff 	mov.w	r3, #4294967295
 800957a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800957c:	69bb      	ldr	r3, [r7, #24]
	}
 800957e:	4618      	mov	r0, r3
 8009580:	3720      	adds	r7, #32
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}

08009586 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009586:	b580      	push	{r7, lr}
 8009588:	b088      	sub	sp, #32
 800958a:	af00      	add	r7, sp, #0
 800958c:	60f8      	str	r0, [r7, #12]
 800958e:	60b9      	str	r1, [r7, #8]
 8009590:	607a      	str	r2, [r7, #4]
 8009592:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009596:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	461a      	mov	r2, r3
 800959e:	21a5      	movs	r1, #165	@ 0xa5
 80095a0:	f001 ffca 	bl	800b538 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80095a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80095ae:	3b01      	subs	r3, #1
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	4413      	add	r3, r2
 80095b4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80095b6:	69bb      	ldr	r3, [r7, #24]
 80095b8:	f023 0307 	bic.w	r3, r3, #7
 80095bc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	f003 0307 	and.w	r3, r3, #7
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d00b      	beq.n	80095e0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80095c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095cc:	f383 8811 	msr	BASEPRI, r3
 80095d0:	f3bf 8f6f 	isb	sy
 80095d4:	f3bf 8f4f 	dsb	sy
 80095d8:	617b      	str	r3, [r7, #20]
}
 80095da:	bf00      	nop
 80095dc:	bf00      	nop
 80095de:	e7fd      	b.n	80095dc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80095e0:	68bb      	ldr	r3, [r7, #8]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d01f      	beq.n	8009626 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80095e6:	2300      	movs	r3, #0
 80095e8:	61fb      	str	r3, [r7, #28]
 80095ea:	e012      	b.n	8009612 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80095ec:	68ba      	ldr	r2, [r7, #8]
 80095ee:	69fb      	ldr	r3, [r7, #28]
 80095f0:	4413      	add	r3, r2
 80095f2:	7819      	ldrb	r1, [r3, #0]
 80095f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095f6:	69fb      	ldr	r3, [r7, #28]
 80095f8:	4413      	add	r3, r2
 80095fa:	3334      	adds	r3, #52	@ 0x34
 80095fc:	460a      	mov	r2, r1
 80095fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009600:	68ba      	ldr	r2, [r7, #8]
 8009602:	69fb      	ldr	r3, [r7, #28]
 8009604:	4413      	add	r3, r2
 8009606:	781b      	ldrb	r3, [r3, #0]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d006      	beq.n	800961a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800960c:	69fb      	ldr	r3, [r7, #28]
 800960e:	3301      	adds	r3, #1
 8009610:	61fb      	str	r3, [r7, #28]
 8009612:	69fb      	ldr	r3, [r7, #28]
 8009614:	2b0f      	cmp	r3, #15
 8009616:	d9e9      	bls.n	80095ec <prvInitialiseNewTask+0x66>
 8009618:	e000      	b.n	800961c <prvInitialiseNewTask+0x96>
			{
				break;
 800961a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800961c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800961e:	2200      	movs	r2, #0
 8009620:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009624:	e003      	b.n	800962e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009628:	2200      	movs	r2, #0
 800962a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800962e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009630:	2b37      	cmp	r3, #55	@ 0x37
 8009632:	d901      	bls.n	8009638 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009634:	2337      	movs	r3, #55	@ 0x37
 8009636:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800963c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800963e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009640:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009642:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009646:	2200      	movs	r2, #0
 8009648:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800964a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800964c:	3304      	adds	r3, #4
 800964e:	4618      	mov	r0, r3
 8009650:	f7fe fe34 	bl	80082bc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009656:	3318      	adds	r3, #24
 8009658:	4618      	mov	r0, r3
 800965a:	f7fe fe2f 	bl	80082bc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800965e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009662:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009666:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800966a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800966c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800966e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009670:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009672:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009676:	2200      	movs	r2, #0
 8009678:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800967a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967c:	2200      	movs	r2, #0
 800967e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	68f9      	ldr	r1, [r7, #12]
 8009686:	69b8      	ldr	r0, [r7, #24]
 8009688:	f001 fa3e 	bl	800ab08 <pxPortInitialiseStack>
 800968c:	4602      	mov	r2, r0
 800968e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009690:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009694:	2b00      	cmp	r3, #0
 8009696:	d002      	beq.n	800969e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800969a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800969c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800969e:	bf00      	nop
 80096a0:	3720      	adds	r7, #32
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
	...

080096a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b082      	sub	sp, #8
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80096b0:	f001 fb5a 	bl	800ad68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80096b4:	4b2d      	ldr	r3, [pc, #180]	@ (800976c <prvAddNewTaskToReadyList+0xc4>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	3301      	adds	r3, #1
 80096ba:	4a2c      	ldr	r2, [pc, #176]	@ (800976c <prvAddNewTaskToReadyList+0xc4>)
 80096bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80096be:	4b2c      	ldr	r3, [pc, #176]	@ (8009770 <prvAddNewTaskToReadyList+0xc8>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d109      	bne.n	80096da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80096c6:	4a2a      	ldr	r2, [pc, #168]	@ (8009770 <prvAddNewTaskToReadyList+0xc8>)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80096cc:	4b27      	ldr	r3, [pc, #156]	@ (800976c <prvAddNewTaskToReadyList+0xc4>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d110      	bne.n	80096f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80096d4:	f000 fc1e 	bl	8009f14 <prvInitialiseTaskLists>
 80096d8:	e00d      	b.n	80096f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80096da:	4b26      	ldr	r3, [pc, #152]	@ (8009774 <prvAddNewTaskToReadyList+0xcc>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d109      	bne.n	80096f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80096e2:	4b23      	ldr	r3, [pc, #140]	@ (8009770 <prvAddNewTaskToReadyList+0xc8>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ec:	429a      	cmp	r2, r3
 80096ee:	d802      	bhi.n	80096f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80096f0:	4a1f      	ldr	r2, [pc, #124]	@ (8009770 <prvAddNewTaskToReadyList+0xc8>)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80096f6:	4b20      	ldr	r3, [pc, #128]	@ (8009778 <prvAddNewTaskToReadyList+0xd0>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	3301      	adds	r3, #1
 80096fc:	4a1e      	ldr	r2, [pc, #120]	@ (8009778 <prvAddNewTaskToReadyList+0xd0>)
 80096fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009700:	4b1d      	ldr	r3, [pc, #116]	@ (8009778 <prvAddNewTaskToReadyList+0xd0>)
 8009702:	681a      	ldr	r2, [r3, #0]
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800970c:	4b1b      	ldr	r3, [pc, #108]	@ (800977c <prvAddNewTaskToReadyList+0xd4>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	429a      	cmp	r2, r3
 8009712:	d903      	bls.n	800971c <prvAddNewTaskToReadyList+0x74>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009718:	4a18      	ldr	r2, [pc, #96]	@ (800977c <prvAddNewTaskToReadyList+0xd4>)
 800971a:	6013      	str	r3, [r2, #0]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009720:	4613      	mov	r3, r2
 8009722:	009b      	lsls	r3, r3, #2
 8009724:	4413      	add	r3, r2
 8009726:	009b      	lsls	r3, r3, #2
 8009728:	4a15      	ldr	r2, [pc, #84]	@ (8009780 <prvAddNewTaskToReadyList+0xd8>)
 800972a:	441a      	add	r2, r3
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	3304      	adds	r3, #4
 8009730:	4619      	mov	r1, r3
 8009732:	4610      	mov	r0, r2
 8009734:	f7fe fdcf 	bl	80082d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009738:	f001 fb48 	bl	800adcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800973c:	4b0d      	ldr	r3, [pc, #52]	@ (8009774 <prvAddNewTaskToReadyList+0xcc>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d00e      	beq.n	8009762 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009744:	4b0a      	ldr	r3, [pc, #40]	@ (8009770 <prvAddNewTaskToReadyList+0xc8>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800974e:	429a      	cmp	r2, r3
 8009750:	d207      	bcs.n	8009762 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009752:	4b0c      	ldr	r3, [pc, #48]	@ (8009784 <prvAddNewTaskToReadyList+0xdc>)
 8009754:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009758:	601a      	str	r2, [r3, #0]
 800975a:	f3bf 8f4f 	dsb	sy
 800975e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009762:	bf00      	nop
 8009764:	3708      	adds	r7, #8
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}
 800976a:	bf00      	nop
 800976c:	20001264 	.word	0x20001264
 8009770:	20000d90 	.word	0x20000d90
 8009774:	20001270 	.word	0x20001270
 8009778:	20001280 	.word	0x20001280
 800977c:	2000126c 	.word	0x2000126c
 8009780:	20000d94 	.word	0x20000d94
 8009784:	e000ed04 	.word	0xe000ed04

08009788 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009790:	2300      	movs	r3, #0
 8009792:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d018      	beq.n	80097cc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800979a:	4b14      	ldr	r3, [pc, #80]	@ (80097ec <vTaskDelay+0x64>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d00b      	beq.n	80097ba <vTaskDelay+0x32>
	__asm volatile
 80097a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a6:	f383 8811 	msr	BASEPRI, r3
 80097aa:	f3bf 8f6f 	isb	sy
 80097ae:	f3bf 8f4f 	dsb	sy
 80097b2:	60bb      	str	r3, [r7, #8]
}
 80097b4:	bf00      	nop
 80097b6:	bf00      	nop
 80097b8:	e7fd      	b.n	80097b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80097ba:	f000 f883 	bl	80098c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80097be:	2100      	movs	r1, #0
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f000 fdf3 	bl	800a3ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80097c6:	f000 f88b 	bl	80098e0 <xTaskResumeAll>
 80097ca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d107      	bne.n	80097e2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80097d2:	4b07      	ldr	r3, [pc, #28]	@ (80097f0 <vTaskDelay+0x68>)
 80097d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097d8:	601a      	str	r2, [r3, #0]
 80097da:	f3bf 8f4f 	dsb	sy
 80097de:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80097e2:	bf00      	nop
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	2000128c 	.word	0x2000128c
 80097f0:	e000ed04 	.word	0xe000ed04

080097f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b08a      	sub	sp, #40	@ 0x28
 80097f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80097fa:	2300      	movs	r3, #0
 80097fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80097fe:	2300      	movs	r3, #0
 8009800:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009802:	463a      	mov	r2, r7
 8009804:	1d39      	adds	r1, r7, #4
 8009806:	f107 0308 	add.w	r3, r7, #8
 800980a:	4618      	mov	r0, r3
 800980c:	f7fe fd02 	bl	8008214 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009810:	6839      	ldr	r1, [r7, #0]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	68ba      	ldr	r2, [r7, #8]
 8009816:	9202      	str	r2, [sp, #8]
 8009818:	9301      	str	r3, [sp, #4]
 800981a:	2300      	movs	r3, #0
 800981c:	9300      	str	r3, [sp, #0]
 800981e:	2300      	movs	r3, #0
 8009820:	460a      	mov	r2, r1
 8009822:	4922      	ldr	r1, [pc, #136]	@ (80098ac <vTaskStartScheduler+0xb8>)
 8009824:	4822      	ldr	r0, [pc, #136]	@ (80098b0 <vTaskStartScheduler+0xbc>)
 8009826:	f7ff fe09 	bl	800943c <xTaskCreateStatic>
 800982a:	4603      	mov	r3, r0
 800982c:	4a21      	ldr	r2, [pc, #132]	@ (80098b4 <vTaskStartScheduler+0xc0>)
 800982e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009830:	4b20      	ldr	r3, [pc, #128]	@ (80098b4 <vTaskStartScheduler+0xc0>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d002      	beq.n	800983e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009838:	2301      	movs	r3, #1
 800983a:	617b      	str	r3, [r7, #20]
 800983c:	e001      	b.n	8009842 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800983e:	2300      	movs	r3, #0
 8009840:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d102      	bne.n	800984e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009848:	f000 fe04 	bl	800a454 <xTimerCreateTimerTask>
 800984c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	2b01      	cmp	r3, #1
 8009852:	d116      	bne.n	8009882 <vTaskStartScheduler+0x8e>
	__asm volatile
 8009854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009858:	f383 8811 	msr	BASEPRI, r3
 800985c:	f3bf 8f6f 	isb	sy
 8009860:	f3bf 8f4f 	dsb	sy
 8009864:	613b      	str	r3, [r7, #16]
}
 8009866:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009868:	4b13      	ldr	r3, [pc, #76]	@ (80098b8 <vTaskStartScheduler+0xc4>)
 800986a:	f04f 32ff 	mov.w	r2, #4294967295
 800986e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009870:	4b12      	ldr	r3, [pc, #72]	@ (80098bc <vTaskStartScheduler+0xc8>)
 8009872:	2201      	movs	r2, #1
 8009874:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009876:	4b12      	ldr	r3, [pc, #72]	@ (80098c0 <vTaskStartScheduler+0xcc>)
 8009878:	2200      	movs	r2, #0
 800987a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800987c:	f001 f9d0 	bl	800ac20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009880:	e00f      	b.n	80098a2 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009888:	d10b      	bne.n	80098a2 <vTaskStartScheduler+0xae>
	__asm volatile
 800988a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800988e:	f383 8811 	msr	BASEPRI, r3
 8009892:	f3bf 8f6f 	isb	sy
 8009896:	f3bf 8f4f 	dsb	sy
 800989a:	60fb      	str	r3, [r7, #12]
}
 800989c:	bf00      	nop
 800989e:	bf00      	nop
 80098a0:	e7fd      	b.n	800989e <vTaskStartScheduler+0xaa>
}
 80098a2:	bf00      	nop
 80098a4:	3718      	adds	r7, #24
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	bf00      	nop
 80098ac:	0800b6e8 	.word	0x0800b6e8
 80098b0:	08009ee5 	.word	0x08009ee5
 80098b4:	20001288 	.word	0x20001288
 80098b8:	20001284 	.word	0x20001284
 80098bc:	20001270 	.word	0x20001270
 80098c0:	20001268 	.word	0x20001268

080098c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80098c4:	b480      	push	{r7}
 80098c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80098c8:	4b04      	ldr	r3, [pc, #16]	@ (80098dc <vTaskSuspendAll+0x18>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	3301      	adds	r3, #1
 80098ce:	4a03      	ldr	r2, [pc, #12]	@ (80098dc <vTaskSuspendAll+0x18>)
 80098d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80098d2:	bf00      	nop
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr
 80098dc:	2000128c 	.word	0x2000128c

080098e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b084      	sub	sp, #16
 80098e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80098e6:	2300      	movs	r3, #0
 80098e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80098ea:	2300      	movs	r3, #0
 80098ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80098ee:	4b42      	ldr	r3, [pc, #264]	@ (80099f8 <xTaskResumeAll+0x118>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d10b      	bne.n	800990e <xTaskResumeAll+0x2e>
	__asm volatile
 80098f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098fa:	f383 8811 	msr	BASEPRI, r3
 80098fe:	f3bf 8f6f 	isb	sy
 8009902:	f3bf 8f4f 	dsb	sy
 8009906:	603b      	str	r3, [r7, #0]
}
 8009908:	bf00      	nop
 800990a:	bf00      	nop
 800990c:	e7fd      	b.n	800990a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800990e:	f001 fa2b 	bl	800ad68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009912:	4b39      	ldr	r3, [pc, #228]	@ (80099f8 <xTaskResumeAll+0x118>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	3b01      	subs	r3, #1
 8009918:	4a37      	ldr	r2, [pc, #220]	@ (80099f8 <xTaskResumeAll+0x118>)
 800991a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800991c:	4b36      	ldr	r3, [pc, #216]	@ (80099f8 <xTaskResumeAll+0x118>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d162      	bne.n	80099ea <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009924:	4b35      	ldr	r3, [pc, #212]	@ (80099fc <xTaskResumeAll+0x11c>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d05e      	beq.n	80099ea <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800992c:	e02f      	b.n	800998e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800992e:	4b34      	ldr	r3, [pc, #208]	@ (8009a00 <xTaskResumeAll+0x120>)
 8009930:	68db      	ldr	r3, [r3, #12]
 8009932:	68db      	ldr	r3, [r3, #12]
 8009934:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	3318      	adds	r3, #24
 800993a:	4618      	mov	r0, r3
 800993c:	f7fe fd28 	bl	8008390 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	3304      	adds	r3, #4
 8009944:	4618      	mov	r0, r3
 8009946:	f7fe fd23 	bl	8008390 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800994e:	4b2d      	ldr	r3, [pc, #180]	@ (8009a04 <xTaskResumeAll+0x124>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	429a      	cmp	r2, r3
 8009954:	d903      	bls.n	800995e <xTaskResumeAll+0x7e>
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800995a:	4a2a      	ldr	r2, [pc, #168]	@ (8009a04 <xTaskResumeAll+0x124>)
 800995c:	6013      	str	r3, [r2, #0]
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009962:	4613      	mov	r3, r2
 8009964:	009b      	lsls	r3, r3, #2
 8009966:	4413      	add	r3, r2
 8009968:	009b      	lsls	r3, r3, #2
 800996a:	4a27      	ldr	r2, [pc, #156]	@ (8009a08 <xTaskResumeAll+0x128>)
 800996c:	441a      	add	r2, r3
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	3304      	adds	r3, #4
 8009972:	4619      	mov	r1, r3
 8009974:	4610      	mov	r0, r2
 8009976:	f7fe fcae 	bl	80082d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800997e:	4b23      	ldr	r3, [pc, #140]	@ (8009a0c <xTaskResumeAll+0x12c>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009984:	429a      	cmp	r2, r3
 8009986:	d302      	bcc.n	800998e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009988:	4b21      	ldr	r3, [pc, #132]	@ (8009a10 <xTaskResumeAll+0x130>)
 800998a:	2201      	movs	r2, #1
 800998c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800998e:	4b1c      	ldr	r3, [pc, #112]	@ (8009a00 <xTaskResumeAll+0x120>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d1cb      	bne.n	800992e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d001      	beq.n	80099a0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800999c:	f000 fb58 	bl	800a050 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80099a0:	4b1c      	ldr	r3, [pc, #112]	@ (8009a14 <xTaskResumeAll+0x134>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d010      	beq.n	80099ce <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80099ac:	f000 f846 	bl	8009a3c <xTaskIncrementTick>
 80099b0:	4603      	mov	r3, r0
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d002      	beq.n	80099bc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80099b6:	4b16      	ldr	r3, [pc, #88]	@ (8009a10 <xTaskResumeAll+0x130>)
 80099b8:	2201      	movs	r2, #1
 80099ba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	3b01      	subs	r3, #1
 80099c0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d1f1      	bne.n	80099ac <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80099c8:	4b12      	ldr	r3, [pc, #72]	@ (8009a14 <xTaskResumeAll+0x134>)
 80099ca:	2200      	movs	r2, #0
 80099cc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80099ce:	4b10      	ldr	r3, [pc, #64]	@ (8009a10 <xTaskResumeAll+0x130>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d009      	beq.n	80099ea <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80099d6:	2301      	movs	r3, #1
 80099d8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80099da:	4b0f      	ldr	r3, [pc, #60]	@ (8009a18 <xTaskResumeAll+0x138>)
 80099dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099e0:	601a      	str	r2, [r3, #0]
 80099e2:	f3bf 8f4f 	dsb	sy
 80099e6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80099ea:	f001 f9ef 	bl	800adcc <vPortExitCritical>

	return xAlreadyYielded;
 80099ee:	68bb      	ldr	r3, [r7, #8]
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3710      	adds	r7, #16
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}
 80099f8:	2000128c 	.word	0x2000128c
 80099fc:	20001264 	.word	0x20001264
 8009a00:	20001224 	.word	0x20001224
 8009a04:	2000126c 	.word	0x2000126c
 8009a08:	20000d94 	.word	0x20000d94
 8009a0c:	20000d90 	.word	0x20000d90
 8009a10:	20001278 	.word	0x20001278
 8009a14:	20001274 	.word	0x20001274
 8009a18:	e000ed04 	.word	0xe000ed04

08009a1c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b083      	sub	sp, #12
 8009a20:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009a22:	4b05      	ldr	r3, [pc, #20]	@ (8009a38 <xTaskGetTickCount+0x1c>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009a28:	687b      	ldr	r3, [r7, #4]
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	370c      	adds	r7, #12
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a34:	4770      	bx	lr
 8009a36:	bf00      	nop
 8009a38:	20001268 	.word	0x20001268

08009a3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b086      	sub	sp, #24
 8009a40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009a42:	2300      	movs	r3, #0
 8009a44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a46:	4b4f      	ldr	r3, [pc, #316]	@ (8009b84 <xTaskIncrementTick+0x148>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	f040 8090 	bne.w	8009b70 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009a50:	4b4d      	ldr	r3, [pc, #308]	@ (8009b88 <xTaskIncrementTick+0x14c>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	3301      	adds	r3, #1
 8009a56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009a58:	4a4b      	ldr	r2, [pc, #300]	@ (8009b88 <xTaskIncrementTick+0x14c>)
 8009a5a:	693b      	ldr	r3, [r7, #16]
 8009a5c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009a5e:	693b      	ldr	r3, [r7, #16]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d121      	bne.n	8009aa8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009a64:	4b49      	ldr	r3, [pc, #292]	@ (8009b8c <xTaskIncrementTick+0x150>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d00b      	beq.n	8009a86 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a72:	f383 8811 	msr	BASEPRI, r3
 8009a76:	f3bf 8f6f 	isb	sy
 8009a7a:	f3bf 8f4f 	dsb	sy
 8009a7e:	603b      	str	r3, [r7, #0]
}
 8009a80:	bf00      	nop
 8009a82:	bf00      	nop
 8009a84:	e7fd      	b.n	8009a82 <xTaskIncrementTick+0x46>
 8009a86:	4b41      	ldr	r3, [pc, #260]	@ (8009b8c <xTaskIncrementTick+0x150>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	60fb      	str	r3, [r7, #12]
 8009a8c:	4b40      	ldr	r3, [pc, #256]	@ (8009b90 <xTaskIncrementTick+0x154>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a3e      	ldr	r2, [pc, #248]	@ (8009b8c <xTaskIncrementTick+0x150>)
 8009a92:	6013      	str	r3, [r2, #0]
 8009a94:	4a3e      	ldr	r2, [pc, #248]	@ (8009b90 <xTaskIncrementTick+0x154>)
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	6013      	str	r3, [r2, #0]
 8009a9a:	4b3e      	ldr	r3, [pc, #248]	@ (8009b94 <xTaskIncrementTick+0x158>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	3301      	adds	r3, #1
 8009aa0:	4a3c      	ldr	r2, [pc, #240]	@ (8009b94 <xTaskIncrementTick+0x158>)
 8009aa2:	6013      	str	r3, [r2, #0]
 8009aa4:	f000 fad4 	bl	800a050 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009aa8:	4b3b      	ldr	r3, [pc, #236]	@ (8009b98 <xTaskIncrementTick+0x15c>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	693a      	ldr	r2, [r7, #16]
 8009aae:	429a      	cmp	r2, r3
 8009ab0:	d349      	bcc.n	8009b46 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ab2:	4b36      	ldr	r3, [pc, #216]	@ (8009b8c <xTaskIncrementTick+0x150>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d104      	bne.n	8009ac6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009abc:	4b36      	ldr	r3, [pc, #216]	@ (8009b98 <xTaskIncrementTick+0x15c>)
 8009abe:	f04f 32ff 	mov.w	r2, #4294967295
 8009ac2:	601a      	str	r2, [r3, #0]
					break;
 8009ac4:	e03f      	b.n	8009b46 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ac6:	4b31      	ldr	r3, [pc, #196]	@ (8009b8c <xTaskIncrementTick+0x150>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	68db      	ldr	r3, [r3, #12]
 8009acc:	68db      	ldr	r3, [r3, #12]
 8009ace:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009ad6:	693a      	ldr	r2, [r7, #16]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d203      	bcs.n	8009ae6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009ade:	4a2e      	ldr	r2, [pc, #184]	@ (8009b98 <xTaskIncrementTick+0x15c>)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009ae4:	e02f      	b.n	8009b46 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	3304      	adds	r3, #4
 8009aea:	4618      	mov	r0, r3
 8009aec:	f7fe fc50 	bl	8008390 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d004      	beq.n	8009b02 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	3318      	adds	r3, #24
 8009afc:	4618      	mov	r0, r3
 8009afe:	f7fe fc47 	bl	8008390 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b06:	4b25      	ldr	r3, [pc, #148]	@ (8009b9c <xTaskIncrementTick+0x160>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d903      	bls.n	8009b16 <xTaskIncrementTick+0xda>
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b12:	4a22      	ldr	r2, [pc, #136]	@ (8009b9c <xTaskIncrementTick+0x160>)
 8009b14:	6013      	str	r3, [r2, #0]
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b1a:	4613      	mov	r3, r2
 8009b1c:	009b      	lsls	r3, r3, #2
 8009b1e:	4413      	add	r3, r2
 8009b20:	009b      	lsls	r3, r3, #2
 8009b22:	4a1f      	ldr	r2, [pc, #124]	@ (8009ba0 <xTaskIncrementTick+0x164>)
 8009b24:	441a      	add	r2, r3
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	3304      	adds	r3, #4
 8009b2a:	4619      	mov	r1, r3
 8009b2c:	4610      	mov	r0, r2
 8009b2e:	f7fe fbd2 	bl	80082d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b36:	4b1b      	ldr	r3, [pc, #108]	@ (8009ba4 <xTaskIncrementTick+0x168>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	d3b8      	bcc.n	8009ab2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009b40:	2301      	movs	r3, #1
 8009b42:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b44:	e7b5      	b.n	8009ab2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009b46:	4b17      	ldr	r3, [pc, #92]	@ (8009ba4 <xTaskIncrementTick+0x168>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b4c:	4914      	ldr	r1, [pc, #80]	@ (8009ba0 <xTaskIncrementTick+0x164>)
 8009b4e:	4613      	mov	r3, r2
 8009b50:	009b      	lsls	r3, r3, #2
 8009b52:	4413      	add	r3, r2
 8009b54:	009b      	lsls	r3, r3, #2
 8009b56:	440b      	add	r3, r1
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	2b01      	cmp	r3, #1
 8009b5c:	d901      	bls.n	8009b62 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009b62:	4b11      	ldr	r3, [pc, #68]	@ (8009ba8 <xTaskIncrementTick+0x16c>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d007      	beq.n	8009b7a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	617b      	str	r3, [r7, #20]
 8009b6e:	e004      	b.n	8009b7a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009b70:	4b0e      	ldr	r3, [pc, #56]	@ (8009bac <xTaskIncrementTick+0x170>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	3301      	adds	r3, #1
 8009b76:	4a0d      	ldr	r2, [pc, #52]	@ (8009bac <xTaskIncrementTick+0x170>)
 8009b78:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009b7a:	697b      	ldr	r3, [r7, #20]
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	3718      	adds	r7, #24
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bd80      	pop	{r7, pc}
 8009b84:	2000128c 	.word	0x2000128c
 8009b88:	20001268 	.word	0x20001268
 8009b8c:	2000121c 	.word	0x2000121c
 8009b90:	20001220 	.word	0x20001220
 8009b94:	2000127c 	.word	0x2000127c
 8009b98:	20001284 	.word	0x20001284
 8009b9c:	2000126c 	.word	0x2000126c
 8009ba0:	20000d94 	.word	0x20000d94
 8009ba4:	20000d90 	.word	0x20000d90
 8009ba8:	20001278 	.word	0x20001278
 8009bac:	20001274 	.word	0x20001274

08009bb0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b085      	sub	sp, #20
 8009bb4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009bb6:	4b28      	ldr	r3, [pc, #160]	@ (8009c58 <vTaskSwitchContext+0xa8>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d003      	beq.n	8009bc6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009bbe:	4b27      	ldr	r3, [pc, #156]	@ (8009c5c <vTaskSwitchContext+0xac>)
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009bc4:	e042      	b.n	8009c4c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8009bc6:	4b25      	ldr	r3, [pc, #148]	@ (8009c5c <vTaskSwitchContext+0xac>)
 8009bc8:	2200      	movs	r2, #0
 8009bca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bcc:	4b24      	ldr	r3, [pc, #144]	@ (8009c60 <vTaskSwitchContext+0xb0>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	60fb      	str	r3, [r7, #12]
 8009bd2:	e011      	b.n	8009bf8 <vTaskSwitchContext+0x48>
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d10b      	bne.n	8009bf2 <vTaskSwitchContext+0x42>
	__asm volatile
 8009bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bde:	f383 8811 	msr	BASEPRI, r3
 8009be2:	f3bf 8f6f 	isb	sy
 8009be6:	f3bf 8f4f 	dsb	sy
 8009bea:	607b      	str	r3, [r7, #4]
}
 8009bec:	bf00      	nop
 8009bee:	bf00      	nop
 8009bf0:	e7fd      	b.n	8009bee <vTaskSwitchContext+0x3e>
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	3b01      	subs	r3, #1
 8009bf6:	60fb      	str	r3, [r7, #12]
 8009bf8:	491a      	ldr	r1, [pc, #104]	@ (8009c64 <vTaskSwitchContext+0xb4>)
 8009bfa:	68fa      	ldr	r2, [r7, #12]
 8009bfc:	4613      	mov	r3, r2
 8009bfe:	009b      	lsls	r3, r3, #2
 8009c00:	4413      	add	r3, r2
 8009c02:	009b      	lsls	r3, r3, #2
 8009c04:	440b      	add	r3, r1
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d0e3      	beq.n	8009bd4 <vTaskSwitchContext+0x24>
 8009c0c:	68fa      	ldr	r2, [r7, #12]
 8009c0e:	4613      	mov	r3, r2
 8009c10:	009b      	lsls	r3, r3, #2
 8009c12:	4413      	add	r3, r2
 8009c14:	009b      	lsls	r3, r3, #2
 8009c16:	4a13      	ldr	r2, [pc, #76]	@ (8009c64 <vTaskSwitchContext+0xb4>)
 8009c18:	4413      	add	r3, r2
 8009c1a:	60bb      	str	r3, [r7, #8]
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	685b      	ldr	r3, [r3, #4]
 8009c20:	685a      	ldr	r2, [r3, #4]
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	605a      	str	r2, [r3, #4]
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	685a      	ldr	r2, [r3, #4]
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	3308      	adds	r3, #8
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d104      	bne.n	8009c3c <vTaskSwitchContext+0x8c>
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	685b      	ldr	r3, [r3, #4]
 8009c36:	685a      	ldr	r2, [r3, #4]
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	605a      	str	r2, [r3, #4]
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	685b      	ldr	r3, [r3, #4]
 8009c40:	68db      	ldr	r3, [r3, #12]
 8009c42:	4a09      	ldr	r2, [pc, #36]	@ (8009c68 <vTaskSwitchContext+0xb8>)
 8009c44:	6013      	str	r3, [r2, #0]
 8009c46:	4a06      	ldr	r2, [pc, #24]	@ (8009c60 <vTaskSwitchContext+0xb0>)
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	6013      	str	r3, [r2, #0]
}
 8009c4c:	bf00      	nop
 8009c4e:	3714      	adds	r7, #20
 8009c50:	46bd      	mov	sp, r7
 8009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c56:	4770      	bx	lr
 8009c58:	2000128c 	.word	0x2000128c
 8009c5c:	20001278 	.word	0x20001278
 8009c60:	2000126c 	.word	0x2000126c
 8009c64:	20000d94 	.word	0x20000d94
 8009c68:	20000d90 	.word	0x20000d90

08009c6c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b084      	sub	sp, #16
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d10b      	bne.n	8009c94 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c80:	f383 8811 	msr	BASEPRI, r3
 8009c84:	f3bf 8f6f 	isb	sy
 8009c88:	f3bf 8f4f 	dsb	sy
 8009c8c:	60fb      	str	r3, [r7, #12]
}
 8009c8e:	bf00      	nop
 8009c90:	bf00      	nop
 8009c92:	e7fd      	b.n	8009c90 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c94:	4b07      	ldr	r3, [pc, #28]	@ (8009cb4 <vTaskPlaceOnEventList+0x48>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	3318      	adds	r3, #24
 8009c9a:	4619      	mov	r1, r3
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f7fe fb3e 	bl	800831e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009ca2:	2101      	movs	r1, #1
 8009ca4:	6838      	ldr	r0, [r7, #0]
 8009ca6:	f000 fb81 	bl	800a3ac <prvAddCurrentTaskToDelayedList>
}
 8009caa:	bf00      	nop
 8009cac:	3710      	adds	r7, #16
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
 8009cb2:	bf00      	nop
 8009cb4:	20000d90 	.word	0x20000d90

08009cb8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b086      	sub	sp, #24
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	60f8      	str	r0, [r7, #12]
 8009cc0:	60b9      	str	r1, [r7, #8]
 8009cc2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d10b      	bne.n	8009ce2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cce:	f383 8811 	msr	BASEPRI, r3
 8009cd2:	f3bf 8f6f 	isb	sy
 8009cd6:	f3bf 8f4f 	dsb	sy
 8009cda:	617b      	str	r3, [r7, #20]
}
 8009cdc:	bf00      	nop
 8009cde:	bf00      	nop
 8009ce0:	e7fd      	b.n	8009cde <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8009d0c <vTaskPlaceOnEventListRestricted+0x54>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	3318      	adds	r3, #24
 8009ce8:	4619      	mov	r1, r3
 8009cea:	68f8      	ldr	r0, [r7, #12]
 8009cec:	f7fe faf3 	bl	80082d6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d002      	beq.n	8009cfc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8009cfa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009cfc:	6879      	ldr	r1, [r7, #4]
 8009cfe:	68b8      	ldr	r0, [r7, #8]
 8009d00:	f000 fb54 	bl	800a3ac <prvAddCurrentTaskToDelayedList>
	}
 8009d04:	bf00      	nop
 8009d06:	3718      	adds	r7, #24
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}
 8009d0c:	20000d90 	.word	0x20000d90

08009d10 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b086      	sub	sp, #24
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	68db      	ldr	r3, [r3, #12]
 8009d1c:	68db      	ldr	r3, [r3, #12]
 8009d1e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d10b      	bne.n	8009d3e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d2a:	f383 8811 	msr	BASEPRI, r3
 8009d2e:	f3bf 8f6f 	isb	sy
 8009d32:	f3bf 8f4f 	dsb	sy
 8009d36:	60fb      	str	r3, [r7, #12]
}
 8009d38:	bf00      	nop
 8009d3a:	bf00      	nop
 8009d3c:	e7fd      	b.n	8009d3a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	3318      	adds	r3, #24
 8009d42:	4618      	mov	r0, r3
 8009d44:	f7fe fb24 	bl	8008390 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d48:	4b1d      	ldr	r3, [pc, #116]	@ (8009dc0 <xTaskRemoveFromEventList+0xb0>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d11d      	bne.n	8009d8c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009d50:	693b      	ldr	r3, [r7, #16]
 8009d52:	3304      	adds	r3, #4
 8009d54:	4618      	mov	r0, r3
 8009d56:	f7fe fb1b 	bl	8008390 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d5e:	4b19      	ldr	r3, [pc, #100]	@ (8009dc4 <xTaskRemoveFromEventList+0xb4>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d903      	bls.n	8009d6e <xTaskRemoveFromEventList+0x5e>
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d6a:	4a16      	ldr	r2, [pc, #88]	@ (8009dc4 <xTaskRemoveFromEventList+0xb4>)
 8009d6c:	6013      	str	r3, [r2, #0]
 8009d6e:	693b      	ldr	r3, [r7, #16]
 8009d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d72:	4613      	mov	r3, r2
 8009d74:	009b      	lsls	r3, r3, #2
 8009d76:	4413      	add	r3, r2
 8009d78:	009b      	lsls	r3, r3, #2
 8009d7a:	4a13      	ldr	r2, [pc, #76]	@ (8009dc8 <xTaskRemoveFromEventList+0xb8>)
 8009d7c:	441a      	add	r2, r3
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	3304      	adds	r3, #4
 8009d82:	4619      	mov	r1, r3
 8009d84:	4610      	mov	r0, r2
 8009d86:	f7fe faa6 	bl	80082d6 <vListInsertEnd>
 8009d8a:	e005      	b.n	8009d98 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009d8c:	693b      	ldr	r3, [r7, #16]
 8009d8e:	3318      	adds	r3, #24
 8009d90:	4619      	mov	r1, r3
 8009d92:	480e      	ldr	r0, [pc, #56]	@ (8009dcc <xTaskRemoveFromEventList+0xbc>)
 8009d94:	f7fe fa9f 	bl	80082d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8009dd0 <xTaskRemoveFromEventList+0xc0>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009da2:	429a      	cmp	r2, r3
 8009da4:	d905      	bls.n	8009db2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009da6:	2301      	movs	r3, #1
 8009da8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009daa:	4b0a      	ldr	r3, [pc, #40]	@ (8009dd4 <xTaskRemoveFromEventList+0xc4>)
 8009dac:	2201      	movs	r2, #1
 8009dae:	601a      	str	r2, [r3, #0]
 8009db0:	e001      	b.n	8009db6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009db2:	2300      	movs	r3, #0
 8009db4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009db6:	697b      	ldr	r3, [r7, #20]
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	3718      	adds	r7, #24
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}
 8009dc0:	2000128c 	.word	0x2000128c
 8009dc4:	2000126c 	.word	0x2000126c
 8009dc8:	20000d94 	.word	0x20000d94
 8009dcc:	20001224 	.word	0x20001224
 8009dd0:	20000d90 	.word	0x20000d90
 8009dd4:	20001278 	.word	0x20001278

08009dd8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b083      	sub	sp, #12
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009de0:	4b06      	ldr	r3, [pc, #24]	@ (8009dfc <vTaskInternalSetTimeOutState+0x24>)
 8009de2:	681a      	ldr	r2, [r3, #0]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009de8:	4b05      	ldr	r3, [pc, #20]	@ (8009e00 <vTaskInternalSetTimeOutState+0x28>)
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	605a      	str	r2, [r3, #4]
}
 8009df0:	bf00      	nop
 8009df2:	370c      	adds	r7, #12
 8009df4:	46bd      	mov	sp, r7
 8009df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfa:	4770      	bx	lr
 8009dfc:	2000127c 	.word	0x2000127c
 8009e00:	20001268 	.word	0x20001268

08009e04 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b088      	sub	sp, #32
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d10b      	bne.n	8009e2c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e18:	f383 8811 	msr	BASEPRI, r3
 8009e1c:	f3bf 8f6f 	isb	sy
 8009e20:	f3bf 8f4f 	dsb	sy
 8009e24:	613b      	str	r3, [r7, #16]
}
 8009e26:	bf00      	nop
 8009e28:	bf00      	nop
 8009e2a:	e7fd      	b.n	8009e28 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d10b      	bne.n	8009e4a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e36:	f383 8811 	msr	BASEPRI, r3
 8009e3a:	f3bf 8f6f 	isb	sy
 8009e3e:	f3bf 8f4f 	dsb	sy
 8009e42:	60fb      	str	r3, [r7, #12]
}
 8009e44:	bf00      	nop
 8009e46:	bf00      	nop
 8009e48:	e7fd      	b.n	8009e46 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009e4a:	f000 ff8d 	bl	800ad68 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009e4e:	4b1d      	ldr	r3, [pc, #116]	@ (8009ec4 <xTaskCheckForTimeOut+0xc0>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	69ba      	ldr	r2, [r7, #24]
 8009e5a:	1ad3      	subs	r3, r2, r3
 8009e5c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e66:	d102      	bne.n	8009e6e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009e68:	2300      	movs	r3, #0
 8009e6a:	61fb      	str	r3, [r7, #28]
 8009e6c:	e023      	b.n	8009eb6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	4b15      	ldr	r3, [pc, #84]	@ (8009ec8 <xTaskCheckForTimeOut+0xc4>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	429a      	cmp	r2, r3
 8009e78:	d007      	beq.n	8009e8a <xTaskCheckForTimeOut+0x86>
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	685b      	ldr	r3, [r3, #4]
 8009e7e:	69ba      	ldr	r2, [r7, #24]
 8009e80:	429a      	cmp	r2, r3
 8009e82:	d302      	bcc.n	8009e8a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009e84:	2301      	movs	r3, #1
 8009e86:	61fb      	str	r3, [r7, #28]
 8009e88:	e015      	b.n	8009eb6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	697a      	ldr	r2, [r7, #20]
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d20b      	bcs.n	8009eac <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	1ad2      	subs	r2, r2, r3
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f7ff ff99 	bl	8009dd8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	61fb      	str	r3, [r7, #28]
 8009eaa:	e004      	b.n	8009eb6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009eb6:	f000 ff89 	bl	800adcc <vPortExitCritical>

	return xReturn;
 8009eba:	69fb      	ldr	r3, [r7, #28]
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3720      	adds	r7, #32
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}
 8009ec4:	20001268 	.word	0x20001268
 8009ec8:	2000127c 	.word	0x2000127c

08009ecc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009ecc:	b480      	push	{r7}
 8009ece:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009ed0:	4b03      	ldr	r3, [pc, #12]	@ (8009ee0 <vTaskMissedYield+0x14>)
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	601a      	str	r2, [r3, #0]
}
 8009ed6:	bf00      	nop
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ede:	4770      	bx	lr
 8009ee0:	20001278 	.word	0x20001278

08009ee4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b082      	sub	sp, #8
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009eec:	f000 f852 	bl	8009f94 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009ef0:	4b06      	ldr	r3, [pc, #24]	@ (8009f0c <prvIdleTask+0x28>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	2b01      	cmp	r3, #1
 8009ef6:	d9f9      	bls.n	8009eec <prvIdleTask+0x8>
			{
				taskYIELD();
 8009ef8:	4b05      	ldr	r3, [pc, #20]	@ (8009f10 <prvIdleTask+0x2c>)
 8009efa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009efe:	601a      	str	r2, [r3, #0]
 8009f00:	f3bf 8f4f 	dsb	sy
 8009f04:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009f08:	e7f0      	b.n	8009eec <prvIdleTask+0x8>
 8009f0a:	bf00      	nop
 8009f0c:	20000d94 	.word	0x20000d94
 8009f10:	e000ed04 	.word	0xe000ed04

08009f14 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b082      	sub	sp, #8
 8009f18:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	607b      	str	r3, [r7, #4]
 8009f1e:	e00c      	b.n	8009f3a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009f20:	687a      	ldr	r2, [r7, #4]
 8009f22:	4613      	mov	r3, r2
 8009f24:	009b      	lsls	r3, r3, #2
 8009f26:	4413      	add	r3, r2
 8009f28:	009b      	lsls	r3, r3, #2
 8009f2a:	4a12      	ldr	r2, [pc, #72]	@ (8009f74 <prvInitialiseTaskLists+0x60>)
 8009f2c:	4413      	add	r3, r2
 8009f2e:	4618      	mov	r0, r3
 8009f30:	f7fe f9a4 	bl	800827c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	3301      	adds	r3, #1
 8009f38:	607b      	str	r3, [r7, #4]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2b37      	cmp	r3, #55	@ 0x37
 8009f3e:	d9ef      	bls.n	8009f20 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009f40:	480d      	ldr	r0, [pc, #52]	@ (8009f78 <prvInitialiseTaskLists+0x64>)
 8009f42:	f7fe f99b 	bl	800827c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009f46:	480d      	ldr	r0, [pc, #52]	@ (8009f7c <prvInitialiseTaskLists+0x68>)
 8009f48:	f7fe f998 	bl	800827c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009f4c:	480c      	ldr	r0, [pc, #48]	@ (8009f80 <prvInitialiseTaskLists+0x6c>)
 8009f4e:	f7fe f995 	bl	800827c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009f52:	480c      	ldr	r0, [pc, #48]	@ (8009f84 <prvInitialiseTaskLists+0x70>)
 8009f54:	f7fe f992 	bl	800827c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009f58:	480b      	ldr	r0, [pc, #44]	@ (8009f88 <prvInitialiseTaskLists+0x74>)
 8009f5a:	f7fe f98f 	bl	800827c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8009f8c <prvInitialiseTaskLists+0x78>)
 8009f60:	4a05      	ldr	r2, [pc, #20]	@ (8009f78 <prvInitialiseTaskLists+0x64>)
 8009f62:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009f64:	4b0a      	ldr	r3, [pc, #40]	@ (8009f90 <prvInitialiseTaskLists+0x7c>)
 8009f66:	4a05      	ldr	r2, [pc, #20]	@ (8009f7c <prvInitialiseTaskLists+0x68>)
 8009f68:	601a      	str	r2, [r3, #0]
}
 8009f6a:	bf00      	nop
 8009f6c:	3708      	adds	r7, #8
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
 8009f72:	bf00      	nop
 8009f74:	20000d94 	.word	0x20000d94
 8009f78:	200011f4 	.word	0x200011f4
 8009f7c:	20001208 	.word	0x20001208
 8009f80:	20001224 	.word	0x20001224
 8009f84:	20001238 	.word	0x20001238
 8009f88:	20001250 	.word	0x20001250
 8009f8c:	2000121c 	.word	0x2000121c
 8009f90:	20001220 	.word	0x20001220

08009f94 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b082      	sub	sp, #8
 8009f98:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f9a:	e019      	b.n	8009fd0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009f9c:	f000 fee4 	bl	800ad68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fa0:	4b10      	ldr	r3, [pc, #64]	@ (8009fe4 <prvCheckTasksWaitingTermination+0x50>)
 8009fa2:	68db      	ldr	r3, [r3, #12]
 8009fa4:	68db      	ldr	r3, [r3, #12]
 8009fa6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	3304      	adds	r3, #4
 8009fac:	4618      	mov	r0, r3
 8009fae:	f7fe f9ef 	bl	8008390 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8009fe8 <prvCheckTasksWaitingTermination+0x54>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	3b01      	subs	r3, #1
 8009fb8:	4a0b      	ldr	r2, [pc, #44]	@ (8009fe8 <prvCheckTasksWaitingTermination+0x54>)
 8009fba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8009fec <prvCheckTasksWaitingTermination+0x58>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	3b01      	subs	r3, #1
 8009fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8009fec <prvCheckTasksWaitingTermination+0x58>)
 8009fc4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009fc6:	f000 ff01 	bl	800adcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 f810 	bl	8009ff0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009fd0:	4b06      	ldr	r3, [pc, #24]	@ (8009fec <prvCheckTasksWaitingTermination+0x58>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d1e1      	bne.n	8009f9c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009fd8:	bf00      	nop
 8009fda:	bf00      	nop
 8009fdc:	3708      	adds	r7, #8
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	20001238 	.word	0x20001238
 8009fe8:	20001264 	.word	0x20001264
 8009fec:	2000124c 	.word	0x2000124c

08009ff0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b084      	sub	sp, #16
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d108      	bne.n	800a014 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a006:	4618      	mov	r0, r3
 800a008:	f001 f89e 	bl	800b148 <vPortFree>
				vPortFree( pxTCB );
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f001 f89b 	bl	800b148 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a012:	e019      	b.n	800a048 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a01a:	2b01      	cmp	r3, #1
 800a01c:	d103      	bne.n	800a026 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f001 f892 	bl	800b148 <vPortFree>
	}
 800a024:	e010      	b.n	800a048 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a02c:	2b02      	cmp	r3, #2
 800a02e:	d00b      	beq.n	800a048 <prvDeleteTCB+0x58>
	__asm volatile
 800a030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a034:	f383 8811 	msr	BASEPRI, r3
 800a038:	f3bf 8f6f 	isb	sy
 800a03c:	f3bf 8f4f 	dsb	sy
 800a040:	60fb      	str	r3, [r7, #12]
}
 800a042:	bf00      	nop
 800a044:	bf00      	nop
 800a046:	e7fd      	b.n	800a044 <prvDeleteTCB+0x54>
	}
 800a048:	bf00      	nop
 800a04a:	3710      	adds	r7, #16
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a050:	b480      	push	{r7}
 800a052:	b083      	sub	sp, #12
 800a054:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a056:	4b0c      	ldr	r3, [pc, #48]	@ (800a088 <prvResetNextTaskUnblockTime+0x38>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d104      	bne.n	800a06a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a060:	4b0a      	ldr	r3, [pc, #40]	@ (800a08c <prvResetNextTaskUnblockTime+0x3c>)
 800a062:	f04f 32ff 	mov.w	r2, #4294967295
 800a066:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a068:	e008      	b.n	800a07c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a06a:	4b07      	ldr	r3, [pc, #28]	@ (800a088 <prvResetNextTaskUnblockTime+0x38>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	68db      	ldr	r3, [r3, #12]
 800a070:	68db      	ldr	r3, [r3, #12]
 800a072:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	4a04      	ldr	r2, [pc, #16]	@ (800a08c <prvResetNextTaskUnblockTime+0x3c>)
 800a07a:	6013      	str	r3, [r2, #0]
}
 800a07c:	bf00      	nop
 800a07e:	370c      	adds	r7, #12
 800a080:	46bd      	mov	sp, r7
 800a082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a086:	4770      	bx	lr
 800a088:	2000121c 	.word	0x2000121c
 800a08c:	20001284 	.word	0x20001284

0800a090 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a090:	b480      	push	{r7}
 800a092:	b083      	sub	sp, #12
 800a094:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a096:	4b0b      	ldr	r3, [pc, #44]	@ (800a0c4 <xTaskGetSchedulerState+0x34>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d102      	bne.n	800a0a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a09e:	2301      	movs	r3, #1
 800a0a0:	607b      	str	r3, [r7, #4]
 800a0a2:	e008      	b.n	800a0b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0a4:	4b08      	ldr	r3, [pc, #32]	@ (800a0c8 <xTaskGetSchedulerState+0x38>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d102      	bne.n	800a0b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a0ac:	2302      	movs	r3, #2
 800a0ae:	607b      	str	r3, [r7, #4]
 800a0b0:	e001      	b.n	800a0b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a0b6:	687b      	ldr	r3, [r7, #4]
	}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	370c      	adds	r7, #12
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c2:	4770      	bx	lr
 800a0c4:	20001270 	.word	0x20001270
 800a0c8:	2000128c 	.word	0x2000128c

0800a0cc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a0d8:	2300      	movs	r3, #0
 800a0da:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d051      	beq.n	800a186 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0e6:	4b2a      	ldr	r3, [pc, #168]	@ (800a190 <xTaskPriorityInherit+0xc4>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d241      	bcs.n	800a174 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a0f0:	68bb      	ldr	r3, [r7, #8]
 800a0f2:	699b      	ldr	r3, [r3, #24]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	db06      	blt.n	800a106 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0f8:	4b25      	ldr	r3, [pc, #148]	@ (800a190 <xTaskPriorityInherit+0xc4>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0fe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	6959      	ldr	r1, [r3, #20]
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a10e:	4613      	mov	r3, r2
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	4413      	add	r3, r2
 800a114:	009b      	lsls	r3, r3, #2
 800a116:	4a1f      	ldr	r2, [pc, #124]	@ (800a194 <xTaskPriorityInherit+0xc8>)
 800a118:	4413      	add	r3, r2
 800a11a:	4299      	cmp	r1, r3
 800a11c:	d122      	bne.n	800a164 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	3304      	adds	r3, #4
 800a122:	4618      	mov	r0, r3
 800a124:	f7fe f934 	bl	8008390 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a128:	4b19      	ldr	r3, [pc, #100]	@ (800a190 <xTaskPriorityInherit+0xc4>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a136:	4b18      	ldr	r3, [pc, #96]	@ (800a198 <xTaskPriorityInherit+0xcc>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d903      	bls.n	800a146 <xTaskPriorityInherit+0x7a>
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a142:	4a15      	ldr	r2, [pc, #84]	@ (800a198 <xTaskPriorityInherit+0xcc>)
 800a144:	6013      	str	r3, [r2, #0]
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a14a:	4613      	mov	r3, r2
 800a14c:	009b      	lsls	r3, r3, #2
 800a14e:	4413      	add	r3, r2
 800a150:	009b      	lsls	r3, r3, #2
 800a152:	4a10      	ldr	r2, [pc, #64]	@ (800a194 <xTaskPriorityInherit+0xc8>)
 800a154:	441a      	add	r2, r3
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	3304      	adds	r3, #4
 800a15a:	4619      	mov	r1, r3
 800a15c:	4610      	mov	r0, r2
 800a15e:	f7fe f8ba 	bl	80082d6 <vListInsertEnd>
 800a162:	e004      	b.n	800a16e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a164:	4b0a      	ldr	r3, [pc, #40]	@ (800a190 <xTaskPriorityInherit+0xc4>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a16e:	2301      	movs	r3, #1
 800a170:	60fb      	str	r3, [r7, #12]
 800a172:	e008      	b.n	800a186 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a178:	4b05      	ldr	r3, [pc, #20]	@ (800a190 <xTaskPriorityInherit+0xc4>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a17e:	429a      	cmp	r2, r3
 800a180:	d201      	bcs.n	800a186 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a182:	2301      	movs	r3, #1
 800a184:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a186:	68fb      	ldr	r3, [r7, #12]
	}
 800a188:	4618      	mov	r0, r3
 800a18a:	3710      	adds	r7, #16
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}
 800a190:	20000d90 	.word	0x20000d90
 800a194:	20000d94 	.word	0x20000d94
 800a198:	2000126c 	.word	0x2000126c

0800a19c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b086      	sub	sp, #24
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d058      	beq.n	800a264 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a1b2:	4b2f      	ldr	r3, [pc, #188]	@ (800a270 <xTaskPriorityDisinherit+0xd4>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	693a      	ldr	r2, [r7, #16]
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d00b      	beq.n	800a1d4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a1bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1c0:	f383 8811 	msr	BASEPRI, r3
 800a1c4:	f3bf 8f6f 	isb	sy
 800a1c8:	f3bf 8f4f 	dsb	sy
 800a1cc:	60fb      	str	r3, [r7, #12]
}
 800a1ce:	bf00      	nop
 800a1d0:	bf00      	nop
 800a1d2:	e7fd      	b.n	800a1d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a1d4:	693b      	ldr	r3, [r7, #16]
 800a1d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d10b      	bne.n	800a1f4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a1dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1e0:	f383 8811 	msr	BASEPRI, r3
 800a1e4:	f3bf 8f6f 	isb	sy
 800a1e8:	f3bf 8f4f 	dsb	sy
 800a1ec:	60bb      	str	r3, [r7, #8]
}
 800a1ee:	bf00      	nop
 800a1f0:	bf00      	nop
 800a1f2:	e7fd      	b.n	800a1f0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a1f4:	693b      	ldr	r3, [r7, #16]
 800a1f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1f8:	1e5a      	subs	r2, r3, #1
 800a1fa:	693b      	ldr	r3, [r7, #16]
 800a1fc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a1fe:	693b      	ldr	r3, [r7, #16]
 800a200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a206:	429a      	cmp	r2, r3
 800a208:	d02c      	beq.n	800a264 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a20a:	693b      	ldr	r3, [r7, #16]
 800a20c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d128      	bne.n	800a264 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	3304      	adds	r3, #4
 800a216:	4618      	mov	r0, r3
 800a218:	f7fe f8ba 	bl	8008390 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a21c:	693b      	ldr	r3, [r7, #16]
 800a21e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a220:	693b      	ldr	r3, [r7, #16]
 800a222:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a228:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a234:	4b0f      	ldr	r3, [pc, #60]	@ (800a274 <xTaskPriorityDisinherit+0xd8>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	429a      	cmp	r2, r3
 800a23a:	d903      	bls.n	800a244 <xTaskPriorityDisinherit+0xa8>
 800a23c:	693b      	ldr	r3, [r7, #16]
 800a23e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a240:	4a0c      	ldr	r2, [pc, #48]	@ (800a274 <xTaskPriorityDisinherit+0xd8>)
 800a242:	6013      	str	r3, [r2, #0]
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a248:	4613      	mov	r3, r2
 800a24a:	009b      	lsls	r3, r3, #2
 800a24c:	4413      	add	r3, r2
 800a24e:	009b      	lsls	r3, r3, #2
 800a250:	4a09      	ldr	r2, [pc, #36]	@ (800a278 <xTaskPriorityDisinherit+0xdc>)
 800a252:	441a      	add	r2, r3
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	3304      	adds	r3, #4
 800a258:	4619      	mov	r1, r3
 800a25a:	4610      	mov	r0, r2
 800a25c:	f7fe f83b 	bl	80082d6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a260:	2301      	movs	r3, #1
 800a262:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a264:	697b      	ldr	r3, [r7, #20]
	}
 800a266:	4618      	mov	r0, r3
 800a268:	3718      	adds	r7, #24
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
 800a26e:	bf00      	nop
 800a270:	20000d90 	.word	0x20000d90
 800a274:	2000126c 	.word	0x2000126c
 800a278:	20000d94 	.word	0x20000d94

0800a27c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b088      	sub	sp, #32
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
 800a284:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a28a:	2301      	movs	r3, #1
 800a28c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d06c      	beq.n	800a36e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a294:	69bb      	ldr	r3, [r7, #24]
 800a296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d10b      	bne.n	800a2b4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a29c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a0:	f383 8811 	msr	BASEPRI, r3
 800a2a4:	f3bf 8f6f 	isb	sy
 800a2a8:	f3bf 8f4f 	dsb	sy
 800a2ac:	60fb      	str	r3, [r7, #12]
}
 800a2ae:	bf00      	nop
 800a2b0:	bf00      	nop
 800a2b2:	e7fd      	b.n	800a2b0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a2b4:	69bb      	ldr	r3, [r7, #24]
 800a2b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2b8:	683a      	ldr	r2, [r7, #0]
 800a2ba:	429a      	cmp	r2, r3
 800a2bc:	d902      	bls.n	800a2c4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	61fb      	str	r3, [r7, #28]
 800a2c2:	e002      	b.n	800a2ca <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a2c4:	69bb      	ldr	r3, [r7, #24]
 800a2c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2c8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a2ca:	69bb      	ldr	r3, [r7, #24]
 800a2cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2ce:	69fa      	ldr	r2, [r7, #28]
 800a2d0:	429a      	cmp	r2, r3
 800a2d2:	d04c      	beq.n	800a36e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a2d4:	69bb      	ldr	r3, [r7, #24]
 800a2d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2d8:	697a      	ldr	r2, [r7, #20]
 800a2da:	429a      	cmp	r2, r3
 800a2dc:	d147      	bne.n	800a36e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a2de:	4b26      	ldr	r3, [pc, #152]	@ (800a378 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	69ba      	ldr	r2, [r7, #24]
 800a2e4:	429a      	cmp	r2, r3
 800a2e6:	d10b      	bne.n	800a300 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a2e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ec:	f383 8811 	msr	BASEPRI, r3
 800a2f0:	f3bf 8f6f 	isb	sy
 800a2f4:	f3bf 8f4f 	dsb	sy
 800a2f8:	60bb      	str	r3, [r7, #8]
}
 800a2fa:	bf00      	nop
 800a2fc:	bf00      	nop
 800a2fe:	e7fd      	b.n	800a2fc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a300:	69bb      	ldr	r3, [r7, #24]
 800a302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a304:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a306:	69bb      	ldr	r3, [r7, #24]
 800a308:	69fa      	ldr	r2, [r7, #28]
 800a30a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a30c:	69bb      	ldr	r3, [r7, #24]
 800a30e:	699b      	ldr	r3, [r3, #24]
 800a310:	2b00      	cmp	r3, #0
 800a312:	db04      	blt.n	800a31e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a314:	69fb      	ldr	r3, [r7, #28]
 800a316:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a31a:	69bb      	ldr	r3, [r7, #24]
 800a31c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	6959      	ldr	r1, [r3, #20]
 800a322:	693a      	ldr	r2, [r7, #16]
 800a324:	4613      	mov	r3, r2
 800a326:	009b      	lsls	r3, r3, #2
 800a328:	4413      	add	r3, r2
 800a32a:	009b      	lsls	r3, r3, #2
 800a32c:	4a13      	ldr	r2, [pc, #76]	@ (800a37c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a32e:	4413      	add	r3, r2
 800a330:	4299      	cmp	r1, r3
 800a332:	d11c      	bne.n	800a36e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	3304      	adds	r3, #4
 800a338:	4618      	mov	r0, r3
 800a33a:	f7fe f829 	bl	8008390 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a33e:	69bb      	ldr	r3, [r7, #24]
 800a340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a342:	4b0f      	ldr	r3, [pc, #60]	@ (800a380 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	429a      	cmp	r2, r3
 800a348:	d903      	bls.n	800a352 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a34a:	69bb      	ldr	r3, [r7, #24]
 800a34c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a34e:	4a0c      	ldr	r2, [pc, #48]	@ (800a380 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a350:	6013      	str	r3, [r2, #0]
 800a352:	69bb      	ldr	r3, [r7, #24]
 800a354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a356:	4613      	mov	r3, r2
 800a358:	009b      	lsls	r3, r3, #2
 800a35a:	4413      	add	r3, r2
 800a35c:	009b      	lsls	r3, r3, #2
 800a35e:	4a07      	ldr	r2, [pc, #28]	@ (800a37c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a360:	441a      	add	r2, r3
 800a362:	69bb      	ldr	r3, [r7, #24]
 800a364:	3304      	adds	r3, #4
 800a366:	4619      	mov	r1, r3
 800a368:	4610      	mov	r0, r2
 800a36a:	f7fd ffb4 	bl	80082d6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a36e:	bf00      	nop
 800a370:	3720      	adds	r7, #32
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
 800a376:	bf00      	nop
 800a378:	20000d90 	.word	0x20000d90
 800a37c:	20000d94 	.word	0x20000d94
 800a380:	2000126c 	.word	0x2000126c

0800a384 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a384:	b480      	push	{r7}
 800a386:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a388:	4b07      	ldr	r3, [pc, #28]	@ (800a3a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d004      	beq.n	800a39a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a390:	4b05      	ldr	r3, [pc, #20]	@ (800a3a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a396:	3201      	adds	r2, #1
 800a398:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a39a:	4b03      	ldr	r3, [pc, #12]	@ (800a3a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a39c:	681b      	ldr	r3, [r3, #0]
	}
 800a39e:	4618      	mov	r0, r3
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr
 800a3a8:	20000d90 	.word	0x20000d90

0800a3ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
 800a3b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a3b6:	4b21      	ldr	r3, [pc, #132]	@ (800a43c <prvAddCurrentTaskToDelayedList+0x90>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3bc:	4b20      	ldr	r3, [pc, #128]	@ (800a440 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	3304      	adds	r3, #4
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f7fd ffe4 	bl	8008390 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ce:	d10a      	bne.n	800a3e6 <prvAddCurrentTaskToDelayedList+0x3a>
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d007      	beq.n	800a3e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3d6:	4b1a      	ldr	r3, [pc, #104]	@ (800a440 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	3304      	adds	r3, #4
 800a3dc:	4619      	mov	r1, r3
 800a3de:	4819      	ldr	r0, [pc, #100]	@ (800a444 <prvAddCurrentTaskToDelayedList+0x98>)
 800a3e0:	f7fd ff79 	bl	80082d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a3e4:	e026      	b.n	800a434 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a3e6:	68fa      	ldr	r2, [r7, #12]
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	4413      	add	r3, r2
 800a3ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a3ee:	4b14      	ldr	r3, [pc, #80]	@ (800a440 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	68ba      	ldr	r2, [r7, #8]
 800a3f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a3f6:	68ba      	ldr	r2, [r7, #8]
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d209      	bcs.n	800a412 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3fe:	4b12      	ldr	r3, [pc, #72]	@ (800a448 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a400:	681a      	ldr	r2, [r3, #0]
 800a402:	4b0f      	ldr	r3, [pc, #60]	@ (800a440 <prvAddCurrentTaskToDelayedList+0x94>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	3304      	adds	r3, #4
 800a408:	4619      	mov	r1, r3
 800a40a:	4610      	mov	r0, r2
 800a40c:	f7fd ff87 	bl	800831e <vListInsert>
}
 800a410:	e010      	b.n	800a434 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a412:	4b0e      	ldr	r3, [pc, #56]	@ (800a44c <prvAddCurrentTaskToDelayedList+0xa0>)
 800a414:	681a      	ldr	r2, [r3, #0]
 800a416:	4b0a      	ldr	r3, [pc, #40]	@ (800a440 <prvAddCurrentTaskToDelayedList+0x94>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	3304      	adds	r3, #4
 800a41c:	4619      	mov	r1, r3
 800a41e:	4610      	mov	r0, r2
 800a420:	f7fd ff7d 	bl	800831e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a424:	4b0a      	ldr	r3, [pc, #40]	@ (800a450 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	68ba      	ldr	r2, [r7, #8]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d202      	bcs.n	800a434 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a42e:	4a08      	ldr	r2, [pc, #32]	@ (800a450 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	6013      	str	r3, [r2, #0]
}
 800a434:	bf00      	nop
 800a436:	3710      	adds	r7, #16
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}
 800a43c:	20001268 	.word	0x20001268
 800a440:	20000d90 	.word	0x20000d90
 800a444:	20001250 	.word	0x20001250
 800a448:	20001220 	.word	0x20001220
 800a44c:	2000121c 	.word	0x2000121c
 800a450:	20001284 	.word	0x20001284

0800a454 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b08a      	sub	sp, #40	@ 0x28
 800a458:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a45a:	2300      	movs	r3, #0
 800a45c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a45e:	f000 fb13 	bl	800aa88 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a462:	4b1d      	ldr	r3, [pc, #116]	@ (800a4d8 <xTimerCreateTimerTask+0x84>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d021      	beq.n	800a4ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a46a:	2300      	movs	r3, #0
 800a46c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a46e:	2300      	movs	r3, #0
 800a470:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a472:	1d3a      	adds	r2, r7, #4
 800a474:	f107 0108 	add.w	r1, r7, #8
 800a478:	f107 030c 	add.w	r3, r7, #12
 800a47c:	4618      	mov	r0, r3
 800a47e:	f7fd fee3 	bl	8008248 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a482:	6879      	ldr	r1, [r7, #4]
 800a484:	68bb      	ldr	r3, [r7, #8]
 800a486:	68fa      	ldr	r2, [r7, #12]
 800a488:	9202      	str	r2, [sp, #8]
 800a48a:	9301      	str	r3, [sp, #4]
 800a48c:	2302      	movs	r3, #2
 800a48e:	9300      	str	r3, [sp, #0]
 800a490:	2300      	movs	r3, #0
 800a492:	460a      	mov	r2, r1
 800a494:	4911      	ldr	r1, [pc, #68]	@ (800a4dc <xTimerCreateTimerTask+0x88>)
 800a496:	4812      	ldr	r0, [pc, #72]	@ (800a4e0 <xTimerCreateTimerTask+0x8c>)
 800a498:	f7fe ffd0 	bl	800943c <xTaskCreateStatic>
 800a49c:	4603      	mov	r3, r0
 800a49e:	4a11      	ldr	r2, [pc, #68]	@ (800a4e4 <xTimerCreateTimerTask+0x90>)
 800a4a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a4a2:	4b10      	ldr	r3, [pc, #64]	@ (800a4e4 <xTimerCreateTimerTask+0x90>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d001      	beq.n	800a4ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a4ae:	697b      	ldr	r3, [r7, #20]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d10b      	bne.n	800a4cc <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a4b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4b8:	f383 8811 	msr	BASEPRI, r3
 800a4bc:	f3bf 8f6f 	isb	sy
 800a4c0:	f3bf 8f4f 	dsb	sy
 800a4c4:	613b      	str	r3, [r7, #16]
}
 800a4c6:	bf00      	nop
 800a4c8:	bf00      	nop
 800a4ca:	e7fd      	b.n	800a4c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a4cc:	697b      	ldr	r3, [r7, #20]
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3718      	adds	r7, #24
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}
 800a4d6:	bf00      	nop
 800a4d8:	200012c0 	.word	0x200012c0
 800a4dc:	0800b6f0 	.word	0x0800b6f0
 800a4e0:	0800a621 	.word	0x0800a621
 800a4e4:	200012c4 	.word	0x200012c4

0800a4e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b08a      	sub	sp, #40	@ 0x28
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	60f8      	str	r0, [r7, #12]
 800a4f0:	60b9      	str	r1, [r7, #8]
 800a4f2:	607a      	str	r2, [r7, #4]
 800a4f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d10b      	bne.n	800a518 <xTimerGenericCommand+0x30>
	__asm volatile
 800a500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a504:	f383 8811 	msr	BASEPRI, r3
 800a508:	f3bf 8f6f 	isb	sy
 800a50c:	f3bf 8f4f 	dsb	sy
 800a510:	623b      	str	r3, [r7, #32]
}
 800a512:	bf00      	nop
 800a514:	bf00      	nop
 800a516:	e7fd      	b.n	800a514 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a518:	4b19      	ldr	r3, [pc, #100]	@ (800a580 <xTimerGenericCommand+0x98>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d02a      	beq.n	800a576 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	2b05      	cmp	r3, #5
 800a530:	dc18      	bgt.n	800a564 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a532:	f7ff fdad 	bl	800a090 <xTaskGetSchedulerState>
 800a536:	4603      	mov	r3, r0
 800a538:	2b02      	cmp	r3, #2
 800a53a:	d109      	bne.n	800a550 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a53c:	4b10      	ldr	r3, [pc, #64]	@ (800a580 <xTimerGenericCommand+0x98>)
 800a53e:	6818      	ldr	r0, [r3, #0]
 800a540:	f107 0110 	add.w	r1, r7, #16
 800a544:	2300      	movs	r3, #0
 800a546:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a548:	f7fe f900 	bl	800874c <xQueueGenericSend>
 800a54c:	6278      	str	r0, [r7, #36]	@ 0x24
 800a54e:	e012      	b.n	800a576 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a550:	4b0b      	ldr	r3, [pc, #44]	@ (800a580 <xTimerGenericCommand+0x98>)
 800a552:	6818      	ldr	r0, [r3, #0]
 800a554:	f107 0110 	add.w	r1, r7, #16
 800a558:	2300      	movs	r3, #0
 800a55a:	2200      	movs	r2, #0
 800a55c:	f7fe f8f6 	bl	800874c <xQueueGenericSend>
 800a560:	6278      	str	r0, [r7, #36]	@ 0x24
 800a562:	e008      	b.n	800a576 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a564:	4b06      	ldr	r3, [pc, #24]	@ (800a580 <xTimerGenericCommand+0x98>)
 800a566:	6818      	ldr	r0, [r3, #0]
 800a568:	f107 0110 	add.w	r1, r7, #16
 800a56c:	2300      	movs	r3, #0
 800a56e:	683a      	ldr	r2, [r7, #0]
 800a570:	f7fe f9ee 	bl	8008950 <xQueueGenericSendFromISR>
 800a574:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3728      	adds	r7, #40	@ 0x28
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	200012c0 	.word	0x200012c0

0800a584 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b088      	sub	sp, #32
 800a588:	af02      	add	r7, sp, #8
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a58e:	4b23      	ldr	r3, [pc, #140]	@ (800a61c <prvProcessExpiredTimer+0x98>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	68db      	ldr	r3, [r3, #12]
 800a594:	68db      	ldr	r3, [r3, #12]
 800a596:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a598:	697b      	ldr	r3, [r7, #20]
 800a59a:	3304      	adds	r3, #4
 800a59c:	4618      	mov	r0, r3
 800a59e:	f7fd fef7 	bl	8008390 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5a8:	f003 0304 	and.w	r3, r3, #4
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d023      	beq.n	800a5f8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	699a      	ldr	r2, [r3, #24]
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	18d1      	adds	r1, r2, r3
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	683a      	ldr	r2, [r7, #0]
 800a5bc:	6978      	ldr	r0, [r7, #20]
 800a5be:	f000 f8d5 	bl	800a76c <prvInsertTimerInActiveList>
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d020      	beq.n	800a60a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	9300      	str	r3, [sp, #0]
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	687a      	ldr	r2, [r7, #4]
 800a5d0:	2100      	movs	r1, #0
 800a5d2:	6978      	ldr	r0, [r7, #20]
 800a5d4:	f7ff ff88 	bl	800a4e8 <xTimerGenericCommand>
 800a5d8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a5da:	693b      	ldr	r3, [r7, #16]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d114      	bne.n	800a60a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a5e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e4:	f383 8811 	msr	BASEPRI, r3
 800a5e8:	f3bf 8f6f 	isb	sy
 800a5ec:	f3bf 8f4f 	dsb	sy
 800a5f0:	60fb      	str	r3, [r7, #12]
}
 800a5f2:	bf00      	nop
 800a5f4:	bf00      	nop
 800a5f6:	e7fd      	b.n	800a5f4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5fe:	f023 0301 	bic.w	r3, r3, #1
 800a602:	b2da      	uxtb	r2, r3
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a60a:	697b      	ldr	r3, [r7, #20]
 800a60c:	6a1b      	ldr	r3, [r3, #32]
 800a60e:	6978      	ldr	r0, [r7, #20]
 800a610:	4798      	blx	r3
}
 800a612:	bf00      	nop
 800a614:	3718      	adds	r7, #24
 800a616:	46bd      	mov	sp, r7
 800a618:	bd80      	pop	{r7, pc}
 800a61a:	bf00      	nop
 800a61c:	200012b8 	.word	0x200012b8

0800a620 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b084      	sub	sp, #16
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a628:	f107 0308 	add.w	r3, r7, #8
 800a62c:	4618      	mov	r0, r3
 800a62e:	f000 f859 	bl	800a6e4 <prvGetNextExpireTime>
 800a632:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	4619      	mov	r1, r3
 800a638:	68f8      	ldr	r0, [r7, #12]
 800a63a:	f000 f805 	bl	800a648 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a63e:	f000 f8d7 	bl	800a7f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a642:	bf00      	nop
 800a644:	e7f0      	b.n	800a628 <prvTimerTask+0x8>
	...

0800a648 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b084      	sub	sp, #16
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
 800a650:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a652:	f7ff f937 	bl	80098c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a656:	f107 0308 	add.w	r3, r7, #8
 800a65a:	4618      	mov	r0, r3
 800a65c:	f000 f866 	bl	800a72c <prvSampleTimeNow>
 800a660:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d130      	bne.n	800a6ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d10a      	bne.n	800a684 <prvProcessTimerOrBlockTask+0x3c>
 800a66e:	687a      	ldr	r2, [r7, #4]
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	429a      	cmp	r2, r3
 800a674:	d806      	bhi.n	800a684 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a676:	f7ff f933 	bl	80098e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a67a:	68f9      	ldr	r1, [r7, #12]
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f7ff ff81 	bl	800a584 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a682:	e024      	b.n	800a6ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d008      	beq.n	800a69c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a68a:	4b13      	ldr	r3, [pc, #76]	@ (800a6d8 <prvProcessTimerOrBlockTask+0x90>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d101      	bne.n	800a698 <prvProcessTimerOrBlockTask+0x50>
 800a694:	2301      	movs	r3, #1
 800a696:	e000      	b.n	800a69a <prvProcessTimerOrBlockTask+0x52>
 800a698:	2300      	movs	r3, #0
 800a69a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a69c:	4b0f      	ldr	r3, [pc, #60]	@ (800a6dc <prvProcessTimerOrBlockTask+0x94>)
 800a69e:	6818      	ldr	r0, [r3, #0]
 800a6a0:	687a      	ldr	r2, [r7, #4]
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	1ad3      	subs	r3, r2, r3
 800a6a6:	683a      	ldr	r2, [r7, #0]
 800a6a8:	4619      	mov	r1, r3
 800a6aa:	f7fe fe93 	bl	80093d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a6ae:	f7ff f917 	bl	80098e0 <xTaskResumeAll>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d10a      	bne.n	800a6ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a6b8:	4b09      	ldr	r3, [pc, #36]	@ (800a6e0 <prvProcessTimerOrBlockTask+0x98>)
 800a6ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6be:	601a      	str	r2, [r3, #0]
 800a6c0:	f3bf 8f4f 	dsb	sy
 800a6c4:	f3bf 8f6f 	isb	sy
}
 800a6c8:	e001      	b.n	800a6ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a6ca:	f7ff f909 	bl	80098e0 <xTaskResumeAll>
}
 800a6ce:	bf00      	nop
 800a6d0:	3710      	adds	r7, #16
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}
 800a6d6:	bf00      	nop
 800a6d8:	200012bc 	.word	0x200012bc
 800a6dc:	200012c0 	.word	0x200012c0
 800a6e0:	e000ed04 	.word	0xe000ed04

0800a6e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b085      	sub	sp, #20
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a6ec:	4b0e      	ldr	r3, [pc, #56]	@ (800a728 <prvGetNextExpireTime+0x44>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d101      	bne.n	800a6fa <prvGetNextExpireTime+0x16>
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	e000      	b.n	800a6fc <prvGetNextExpireTime+0x18>
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d105      	bne.n	800a714 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a708:	4b07      	ldr	r3, [pc, #28]	@ (800a728 <prvGetNextExpireTime+0x44>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	68db      	ldr	r3, [r3, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	60fb      	str	r3, [r7, #12]
 800a712:	e001      	b.n	800a718 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a714:	2300      	movs	r3, #0
 800a716:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a718:	68fb      	ldr	r3, [r7, #12]
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3714      	adds	r7, #20
 800a71e:	46bd      	mov	sp, r7
 800a720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a724:	4770      	bx	lr
 800a726:	bf00      	nop
 800a728:	200012b8 	.word	0x200012b8

0800a72c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b084      	sub	sp, #16
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a734:	f7ff f972 	bl	8009a1c <xTaskGetTickCount>
 800a738:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a73a:	4b0b      	ldr	r3, [pc, #44]	@ (800a768 <prvSampleTimeNow+0x3c>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	68fa      	ldr	r2, [r7, #12]
 800a740:	429a      	cmp	r2, r3
 800a742:	d205      	bcs.n	800a750 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a744:	f000 f93a 	bl	800a9bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2201      	movs	r2, #1
 800a74c:	601a      	str	r2, [r3, #0]
 800a74e:	e002      	b.n	800a756 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2200      	movs	r2, #0
 800a754:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a756:	4a04      	ldr	r2, [pc, #16]	@ (800a768 <prvSampleTimeNow+0x3c>)
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a75c:	68fb      	ldr	r3, [r7, #12]
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3710      	adds	r7, #16
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}
 800a766:	bf00      	nop
 800a768:	200012c8 	.word	0x200012c8

0800a76c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b086      	sub	sp, #24
 800a770:	af00      	add	r7, sp, #0
 800a772:	60f8      	str	r0, [r7, #12]
 800a774:	60b9      	str	r1, [r7, #8]
 800a776:	607a      	str	r2, [r7, #4]
 800a778:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a77a:	2300      	movs	r3, #0
 800a77c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	68ba      	ldr	r2, [r7, #8]
 800a782:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	68fa      	ldr	r2, [r7, #12]
 800a788:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a78a:	68ba      	ldr	r2, [r7, #8]
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	429a      	cmp	r2, r3
 800a790:	d812      	bhi.n	800a7b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	1ad2      	subs	r2, r2, r3
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	699b      	ldr	r3, [r3, #24]
 800a79c:	429a      	cmp	r2, r3
 800a79e:	d302      	bcc.n	800a7a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	617b      	str	r3, [r7, #20]
 800a7a4:	e01b      	b.n	800a7de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a7a6:	4b10      	ldr	r3, [pc, #64]	@ (800a7e8 <prvInsertTimerInActiveList+0x7c>)
 800a7a8:	681a      	ldr	r2, [r3, #0]
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	3304      	adds	r3, #4
 800a7ae:	4619      	mov	r1, r3
 800a7b0:	4610      	mov	r0, r2
 800a7b2:	f7fd fdb4 	bl	800831e <vListInsert>
 800a7b6:	e012      	b.n	800a7de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a7b8:	687a      	ldr	r2, [r7, #4]
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d206      	bcs.n	800a7ce <prvInsertTimerInActiveList+0x62>
 800a7c0:	68ba      	ldr	r2, [r7, #8]
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	429a      	cmp	r2, r3
 800a7c6:	d302      	bcc.n	800a7ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	617b      	str	r3, [r7, #20]
 800a7cc:	e007      	b.n	800a7de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a7ce:	4b07      	ldr	r3, [pc, #28]	@ (800a7ec <prvInsertTimerInActiveList+0x80>)
 800a7d0:	681a      	ldr	r2, [r3, #0]
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	3304      	adds	r3, #4
 800a7d6:	4619      	mov	r1, r3
 800a7d8:	4610      	mov	r0, r2
 800a7da:	f7fd fda0 	bl	800831e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a7de:	697b      	ldr	r3, [r7, #20]
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	3718      	adds	r7, #24
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}
 800a7e8:	200012bc 	.word	0x200012bc
 800a7ec:	200012b8 	.word	0x200012b8

0800a7f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b08e      	sub	sp, #56	@ 0x38
 800a7f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a7f6:	e0ce      	b.n	800a996 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	da19      	bge.n	800a832 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a7fe:	1d3b      	adds	r3, r7, #4
 800a800:	3304      	adds	r3, #4
 800a802:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a806:	2b00      	cmp	r3, #0
 800a808:	d10b      	bne.n	800a822 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a80a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a80e:	f383 8811 	msr	BASEPRI, r3
 800a812:	f3bf 8f6f 	isb	sy
 800a816:	f3bf 8f4f 	dsb	sy
 800a81a:	61fb      	str	r3, [r7, #28]
}
 800a81c:	bf00      	nop
 800a81e:	bf00      	nop
 800a820:	e7fd      	b.n	800a81e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a828:	6850      	ldr	r0, [r2, #4]
 800a82a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a82c:	6892      	ldr	r2, [r2, #8]
 800a82e:	4611      	mov	r1, r2
 800a830:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2b00      	cmp	r3, #0
 800a836:	f2c0 80ae 	blt.w	800a996 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a83e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a840:	695b      	ldr	r3, [r3, #20]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d004      	beq.n	800a850 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a848:	3304      	adds	r3, #4
 800a84a:	4618      	mov	r0, r3
 800a84c:	f7fd fda0 	bl	8008390 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a850:	463b      	mov	r3, r7
 800a852:	4618      	mov	r0, r3
 800a854:	f7ff ff6a 	bl	800a72c <prvSampleTimeNow>
 800a858:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2b09      	cmp	r3, #9
 800a85e:	f200 8097 	bhi.w	800a990 <prvProcessReceivedCommands+0x1a0>
 800a862:	a201      	add	r2, pc, #4	@ (adr r2, 800a868 <prvProcessReceivedCommands+0x78>)
 800a864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a868:	0800a891 	.word	0x0800a891
 800a86c:	0800a891 	.word	0x0800a891
 800a870:	0800a891 	.word	0x0800a891
 800a874:	0800a907 	.word	0x0800a907
 800a878:	0800a91b 	.word	0x0800a91b
 800a87c:	0800a967 	.word	0x0800a967
 800a880:	0800a891 	.word	0x0800a891
 800a884:	0800a891 	.word	0x0800a891
 800a888:	0800a907 	.word	0x0800a907
 800a88c:	0800a91b 	.word	0x0800a91b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a892:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a896:	f043 0301 	orr.w	r3, r3, #1
 800a89a:	b2da      	uxtb	r2, r3
 800a89c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a89e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a8a2:	68ba      	ldr	r2, [r7, #8]
 800a8a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8a6:	699b      	ldr	r3, [r3, #24]
 800a8a8:	18d1      	adds	r1, r2, r3
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8b0:	f7ff ff5c 	bl	800a76c <prvInsertTimerInActiveList>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d06c      	beq.n	800a994 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a8ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8bc:	6a1b      	ldr	r3, [r3, #32]
 800a8be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a8c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a8c8:	f003 0304 	and.w	r3, r3, #4
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d061      	beq.n	800a994 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a8d0:	68ba      	ldr	r2, [r7, #8]
 800a8d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8d4:	699b      	ldr	r3, [r3, #24]
 800a8d6:	441a      	add	r2, r3
 800a8d8:	2300      	movs	r3, #0
 800a8da:	9300      	str	r3, [sp, #0]
 800a8dc:	2300      	movs	r3, #0
 800a8de:	2100      	movs	r1, #0
 800a8e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8e2:	f7ff fe01 	bl	800a4e8 <xTimerGenericCommand>
 800a8e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a8e8:	6a3b      	ldr	r3, [r7, #32]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d152      	bne.n	800a994 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a8ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8f2:	f383 8811 	msr	BASEPRI, r3
 800a8f6:	f3bf 8f6f 	isb	sy
 800a8fa:	f3bf 8f4f 	dsb	sy
 800a8fe:	61bb      	str	r3, [r7, #24]
}
 800a900:	bf00      	nop
 800a902:	bf00      	nop
 800a904:	e7fd      	b.n	800a902 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a908:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a90c:	f023 0301 	bic.w	r3, r3, #1
 800a910:	b2da      	uxtb	r2, r3
 800a912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a914:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a918:	e03d      	b.n	800a996 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a91a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a91c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a920:	f043 0301 	orr.w	r3, r3, #1
 800a924:	b2da      	uxtb	r2, r3
 800a926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a928:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a92c:	68ba      	ldr	r2, [r7, #8]
 800a92e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a930:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a934:	699b      	ldr	r3, [r3, #24]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d10b      	bne.n	800a952 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a93a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a93e:	f383 8811 	msr	BASEPRI, r3
 800a942:	f3bf 8f6f 	isb	sy
 800a946:	f3bf 8f4f 	dsb	sy
 800a94a:	617b      	str	r3, [r7, #20]
}
 800a94c:	bf00      	nop
 800a94e:	bf00      	nop
 800a950:	e7fd      	b.n	800a94e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a954:	699a      	ldr	r2, [r3, #24]
 800a956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a958:	18d1      	adds	r1, r2, r3
 800a95a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a95c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a95e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a960:	f7ff ff04 	bl	800a76c <prvInsertTimerInActiveList>
					break;
 800a964:	e017      	b.n	800a996 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a968:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a96c:	f003 0302 	and.w	r3, r3, #2
 800a970:	2b00      	cmp	r3, #0
 800a972:	d103      	bne.n	800a97c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a974:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a976:	f000 fbe7 	bl	800b148 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a97a:	e00c      	b.n	800a996 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a97c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a97e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a982:	f023 0301 	bic.w	r3, r3, #1
 800a986:	b2da      	uxtb	r2, r3
 800a988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a98a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a98e:	e002      	b.n	800a996 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a990:	bf00      	nop
 800a992:	e000      	b.n	800a996 <prvProcessReceivedCommands+0x1a6>
					break;
 800a994:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a996:	4b08      	ldr	r3, [pc, #32]	@ (800a9b8 <prvProcessReceivedCommands+0x1c8>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	1d39      	adds	r1, r7, #4
 800a99c:	2200      	movs	r2, #0
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f7fe f904 	bl	8008bac <xQueueReceive>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	f47f af26 	bne.w	800a7f8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a9ac:	bf00      	nop
 800a9ae:	bf00      	nop
 800a9b0:	3730      	adds	r7, #48	@ 0x30
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	200012c0 	.word	0x200012c0

0800a9bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b088      	sub	sp, #32
 800a9c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a9c2:	e049      	b.n	800aa58 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a9c4:	4b2e      	ldr	r3, [pc, #184]	@ (800aa80 <prvSwitchTimerLists+0xc4>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	68db      	ldr	r3, [r3, #12]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9ce:	4b2c      	ldr	r3, [pc, #176]	@ (800aa80 <prvSwitchTimerLists+0xc4>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	68db      	ldr	r3, [r3, #12]
 800a9d4:	68db      	ldr	r3, [r3, #12]
 800a9d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	3304      	adds	r3, #4
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f7fd fcd7 	bl	8008390 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	6a1b      	ldr	r3, [r3, #32]
 800a9e6:	68f8      	ldr	r0, [r7, #12]
 800a9e8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a9f0:	f003 0304 	and.w	r3, r3, #4
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d02f      	beq.n	800aa58 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	699b      	ldr	r3, [r3, #24]
 800a9fc:	693a      	ldr	r2, [r7, #16]
 800a9fe:	4413      	add	r3, r2
 800aa00:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800aa02:	68ba      	ldr	r2, [r7, #8]
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d90e      	bls.n	800aa28 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	68ba      	ldr	r2, [r7, #8]
 800aa0e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	68fa      	ldr	r2, [r7, #12]
 800aa14:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aa16:	4b1a      	ldr	r3, [pc, #104]	@ (800aa80 <prvSwitchTimerLists+0xc4>)
 800aa18:	681a      	ldr	r2, [r3, #0]
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	3304      	adds	r3, #4
 800aa1e:	4619      	mov	r1, r3
 800aa20:	4610      	mov	r0, r2
 800aa22:	f7fd fc7c 	bl	800831e <vListInsert>
 800aa26:	e017      	b.n	800aa58 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aa28:	2300      	movs	r3, #0
 800aa2a:	9300      	str	r3, [sp, #0]
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	693a      	ldr	r2, [r7, #16]
 800aa30:	2100      	movs	r1, #0
 800aa32:	68f8      	ldr	r0, [r7, #12]
 800aa34:	f7ff fd58 	bl	800a4e8 <xTimerGenericCommand>
 800aa38:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d10b      	bne.n	800aa58 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800aa40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa44:	f383 8811 	msr	BASEPRI, r3
 800aa48:	f3bf 8f6f 	isb	sy
 800aa4c:	f3bf 8f4f 	dsb	sy
 800aa50:	603b      	str	r3, [r7, #0]
}
 800aa52:	bf00      	nop
 800aa54:	bf00      	nop
 800aa56:	e7fd      	b.n	800aa54 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aa58:	4b09      	ldr	r3, [pc, #36]	@ (800aa80 <prvSwitchTimerLists+0xc4>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d1b0      	bne.n	800a9c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aa62:	4b07      	ldr	r3, [pc, #28]	@ (800aa80 <prvSwitchTimerLists+0xc4>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aa68:	4b06      	ldr	r3, [pc, #24]	@ (800aa84 <prvSwitchTimerLists+0xc8>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a04      	ldr	r2, [pc, #16]	@ (800aa80 <prvSwitchTimerLists+0xc4>)
 800aa6e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aa70:	4a04      	ldr	r2, [pc, #16]	@ (800aa84 <prvSwitchTimerLists+0xc8>)
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	6013      	str	r3, [r2, #0]
}
 800aa76:	bf00      	nop
 800aa78:	3718      	adds	r7, #24
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}
 800aa7e:	bf00      	nop
 800aa80:	200012b8 	.word	0x200012b8
 800aa84:	200012bc 	.word	0x200012bc

0800aa88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b082      	sub	sp, #8
 800aa8c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aa8e:	f000 f96b 	bl	800ad68 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aa92:	4b15      	ldr	r3, [pc, #84]	@ (800aae8 <prvCheckForValidListAndQueue+0x60>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d120      	bne.n	800aadc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aa9a:	4814      	ldr	r0, [pc, #80]	@ (800aaec <prvCheckForValidListAndQueue+0x64>)
 800aa9c:	f7fd fbee 	bl	800827c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aaa0:	4813      	ldr	r0, [pc, #76]	@ (800aaf0 <prvCheckForValidListAndQueue+0x68>)
 800aaa2:	f7fd fbeb 	bl	800827c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800aaa6:	4b13      	ldr	r3, [pc, #76]	@ (800aaf4 <prvCheckForValidListAndQueue+0x6c>)
 800aaa8:	4a10      	ldr	r2, [pc, #64]	@ (800aaec <prvCheckForValidListAndQueue+0x64>)
 800aaaa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800aaac:	4b12      	ldr	r3, [pc, #72]	@ (800aaf8 <prvCheckForValidListAndQueue+0x70>)
 800aaae:	4a10      	ldr	r2, [pc, #64]	@ (800aaf0 <prvCheckForValidListAndQueue+0x68>)
 800aab0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800aab2:	2300      	movs	r3, #0
 800aab4:	9300      	str	r3, [sp, #0]
 800aab6:	4b11      	ldr	r3, [pc, #68]	@ (800aafc <prvCheckForValidListAndQueue+0x74>)
 800aab8:	4a11      	ldr	r2, [pc, #68]	@ (800ab00 <prvCheckForValidListAndQueue+0x78>)
 800aaba:	2110      	movs	r1, #16
 800aabc:	200a      	movs	r0, #10
 800aabe:	f7fd fcfb 	bl	80084b8 <xQueueGenericCreateStatic>
 800aac2:	4603      	mov	r3, r0
 800aac4:	4a08      	ldr	r2, [pc, #32]	@ (800aae8 <prvCheckForValidListAndQueue+0x60>)
 800aac6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aac8:	4b07      	ldr	r3, [pc, #28]	@ (800aae8 <prvCheckForValidListAndQueue+0x60>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d005      	beq.n	800aadc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800aad0:	4b05      	ldr	r3, [pc, #20]	@ (800aae8 <prvCheckForValidListAndQueue+0x60>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	490b      	ldr	r1, [pc, #44]	@ (800ab04 <prvCheckForValidListAndQueue+0x7c>)
 800aad6:	4618      	mov	r0, r3
 800aad8:	f7fe fc28 	bl	800932c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aadc:	f000 f976 	bl	800adcc <vPortExitCritical>
}
 800aae0:	bf00      	nop
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}
 800aae6:	bf00      	nop
 800aae8:	200012c0 	.word	0x200012c0
 800aaec:	20001290 	.word	0x20001290
 800aaf0:	200012a4 	.word	0x200012a4
 800aaf4:	200012b8 	.word	0x200012b8
 800aaf8:	200012bc 	.word	0x200012bc
 800aafc:	2000136c 	.word	0x2000136c
 800ab00:	200012cc 	.word	0x200012cc
 800ab04:	0800b6f8 	.word	0x0800b6f8

0800ab08 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ab08:	b480      	push	{r7}
 800ab0a:	b085      	sub	sp, #20
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	60f8      	str	r0, [r7, #12]
 800ab10:	60b9      	str	r1, [r7, #8]
 800ab12:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	3b04      	subs	r3, #4
 800ab18:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ab20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	3b04      	subs	r3, #4
 800ab26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	f023 0201 	bic.w	r2, r3, #1
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	3b04      	subs	r3, #4
 800ab36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ab38:	4a0c      	ldr	r2, [pc, #48]	@ (800ab6c <pxPortInitialiseStack+0x64>)
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	3b14      	subs	r3, #20
 800ab42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ab44:	687a      	ldr	r2, [r7, #4]
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	3b04      	subs	r3, #4
 800ab4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	f06f 0202 	mvn.w	r2, #2
 800ab56:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	3b20      	subs	r3, #32
 800ab5c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	3714      	adds	r7, #20
 800ab64:	46bd      	mov	sp, r7
 800ab66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6a:	4770      	bx	lr
 800ab6c:	0800ab71 	.word	0x0800ab71

0800ab70 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ab70:	b480      	push	{r7}
 800ab72:	b085      	sub	sp, #20
 800ab74:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ab76:	2300      	movs	r3, #0
 800ab78:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ab7a:	4b13      	ldr	r3, [pc, #76]	@ (800abc8 <prvTaskExitError+0x58>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab82:	d00b      	beq.n	800ab9c <prvTaskExitError+0x2c>
	__asm volatile
 800ab84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab88:	f383 8811 	msr	BASEPRI, r3
 800ab8c:	f3bf 8f6f 	isb	sy
 800ab90:	f3bf 8f4f 	dsb	sy
 800ab94:	60fb      	str	r3, [r7, #12]
}
 800ab96:	bf00      	nop
 800ab98:	bf00      	nop
 800ab9a:	e7fd      	b.n	800ab98 <prvTaskExitError+0x28>
	__asm volatile
 800ab9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aba0:	f383 8811 	msr	BASEPRI, r3
 800aba4:	f3bf 8f6f 	isb	sy
 800aba8:	f3bf 8f4f 	dsb	sy
 800abac:	60bb      	str	r3, [r7, #8]
}
 800abae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800abb0:	bf00      	nop
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d0fc      	beq.n	800abb2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800abb8:	bf00      	nop
 800abba:	bf00      	nop
 800abbc:	3714      	adds	r7, #20
 800abbe:	46bd      	mov	sp, r7
 800abc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc4:	4770      	bx	lr
 800abc6:	bf00      	nop
 800abc8:	20000164 	.word	0x20000164
 800abcc:	00000000 	.word	0x00000000

0800abd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800abd0:	4b07      	ldr	r3, [pc, #28]	@ (800abf0 <pxCurrentTCBConst2>)
 800abd2:	6819      	ldr	r1, [r3, #0]
 800abd4:	6808      	ldr	r0, [r1, #0]
 800abd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abda:	f380 8809 	msr	PSP, r0
 800abde:	f3bf 8f6f 	isb	sy
 800abe2:	f04f 0000 	mov.w	r0, #0
 800abe6:	f380 8811 	msr	BASEPRI, r0
 800abea:	4770      	bx	lr
 800abec:	f3af 8000 	nop.w

0800abf0 <pxCurrentTCBConst2>:
 800abf0:	20000d90 	.word	0x20000d90
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800abf4:	bf00      	nop
 800abf6:	bf00      	nop

0800abf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800abf8:	4808      	ldr	r0, [pc, #32]	@ (800ac1c <prvPortStartFirstTask+0x24>)
 800abfa:	6800      	ldr	r0, [r0, #0]
 800abfc:	6800      	ldr	r0, [r0, #0]
 800abfe:	f380 8808 	msr	MSP, r0
 800ac02:	f04f 0000 	mov.w	r0, #0
 800ac06:	f380 8814 	msr	CONTROL, r0
 800ac0a:	b662      	cpsie	i
 800ac0c:	b661      	cpsie	f
 800ac0e:	f3bf 8f4f 	dsb	sy
 800ac12:	f3bf 8f6f 	isb	sy
 800ac16:	df00      	svc	0
 800ac18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ac1a:	bf00      	nop
 800ac1c:	e000ed08 	.word	0xe000ed08

0800ac20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b086      	sub	sp, #24
 800ac24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ac26:	4b47      	ldr	r3, [pc, #284]	@ (800ad44 <xPortStartScheduler+0x124>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	4a47      	ldr	r2, [pc, #284]	@ (800ad48 <xPortStartScheduler+0x128>)
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	d10b      	bne.n	800ac48 <xPortStartScheduler+0x28>
	__asm volatile
 800ac30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac34:	f383 8811 	msr	BASEPRI, r3
 800ac38:	f3bf 8f6f 	isb	sy
 800ac3c:	f3bf 8f4f 	dsb	sy
 800ac40:	613b      	str	r3, [r7, #16]
}
 800ac42:	bf00      	nop
 800ac44:	bf00      	nop
 800ac46:	e7fd      	b.n	800ac44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ac48:	4b3e      	ldr	r3, [pc, #248]	@ (800ad44 <xPortStartScheduler+0x124>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	4a3f      	ldr	r2, [pc, #252]	@ (800ad4c <xPortStartScheduler+0x12c>)
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d10b      	bne.n	800ac6a <xPortStartScheduler+0x4a>
	__asm volatile
 800ac52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac56:	f383 8811 	msr	BASEPRI, r3
 800ac5a:	f3bf 8f6f 	isb	sy
 800ac5e:	f3bf 8f4f 	dsb	sy
 800ac62:	60fb      	str	r3, [r7, #12]
}
 800ac64:	bf00      	nop
 800ac66:	bf00      	nop
 800ac68:	e7fd      	b.n	800ac66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ac6a:	4b39      	ldr	r3, [pc, #228]	@ (800ad50 <xPortStartScheduler+0x130>)
 800ac6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	781b      	ldrb	r3, [r3, #0]
 800ac72:	b2db      	uxtb	r3, r3
 800ac74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	22ff      	movs	r2, #255	@ 0xff
 800ac7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	781b      	ldrb	r3, [r3, #0]
 800ac80:	b2db      	uxtb	r3, r3
 800ac82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ac84:	78fb      	ldrb	r3, [r7, #3]
 800ac86:	b2db      	uxtb	r3, r3
 800ac88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ac8c:	b2da      	uxtb	r2, r3
 800ac8e:	4b31      	ldr	r3, [pc, #196]	@ (800ad54 <xPortStartScheduler+0x134>)
 800ac90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ac92:	4b31      	ldr	r3, [pc, #196]	@ (800ad58 <xPortStartScheduler+0x138>)
 800ac94:	2207      	movs	r2, #7
 800ac96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ac98:	e009      	b.n	800acae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ac9a:	4b2f      	ldr	r3, [pc, #188]	@ (800ad58 <xPortStartScheduler+0x138>)
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	3b01      	subs	r3, #1
 800aca0:	4a2d      	ldr	r2, [pc, #180]	@ (800ad58 <xPortStartScheduler+0x138>)
 800aca2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aca4:	78fb      	ldrb	r3, [r7, #3]
 800aca6:	b2db      	uxtb	r3, r3
 800aca8:	005b      	lsls	r3, r3, #1
 800acaa:	b2db      	uxtb	r3, r3
 800acac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800acae:	78fb      	ldrb	r3, [r7, #3]
 800acb0:	b2db      	uxtb	r3, r3
 800acb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acb6:	2b80      	cmp	r3, #128	@ 0x80
 800acb8:	d0ef      	beq.n	800ac9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800acba:	4b27      	ldr	r3, [pc, #156]	@ (800ad58 <xPortStartScheduler+0x138>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f1c3 0307 	rsb	r3, r3, #7
 800acc2:	2b04      	cmp	r3, #4
 800acc4:	d00b      	beq.n	800acde <xPortStartScheduler+0xbe>
	__asm volatile
 800acc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acca:	f383 8811 	msr	BASEPRI, r3
 800acce:	f3bf 8f6f 	isb	sy
 800acd2:	f3bf 8f4f 	dsb	sy
 800acd6:	60bb      	str	r3, [r7, #8]
}
 800acd8:	bf00      	nop
 800acda:	bf00      	nop
 800acdc:	e7fd      	b.n	800acda <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800acde:	4b1e      	ldr	r3, [pc, #120]	@ (800ad58 <xPortStartScheduler+0x138>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	021b      	lsls	r3, r3, #8
 800ace4:	4a1c      	ldr	r2, [pc, #112]	@ (800ad58 <xPortStartScheduler+0x138>)
 800ace6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ace8:	4b1b      	ldr	r3, [pc, #108]	@ (800ad58 <xPortStartScheduler+0x138>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800acf0:	4a19      	ldr	r2, [pc, #100]	@ (800ad58 <xPortStartScheduler+0x138>)
 800acf2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	b2da      	uxtb	r2, r3
 800acf8:	697b      	ldr	r3, [r7, #20]
 800acfa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800acfc:	4b17      	ldr	r3, [pc, #92]	@ (800ad5c <xPortStartScheduler+0x13c>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	4a16      	ldr	r2, [pc, #88]	@ (800ad5c <xPortStartScheduler+0x13c>)
 800ad02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ad06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ad08:	4b14      	ldr	r3, [pc, #80]	@ (800ad5c <xPortStartScheduler+0x13c>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	4a13      	ldr	r2, [pc, #76]	@ (800ad5c <xPortStartScheduler+0x13c>)
 800ad0e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ad12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ad14:	f000 f8da 	bl	800aecc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ad18:	4b11      	ldr	r3, [pc, #68]	@ (800ad60 <xPortStartScheduler+0x140>)
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ad1e:	f000 f8f9 	bl	800af14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ad22:	4b10      	ldr	r3, [pc, #64]	@ (800ad64 <xPortStartScheduler+0x144>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	4a0f      	ldr	r2, [pc, #60]	@ (800ad64 <xPortStartScheduler+0x144>)
 800ad28:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ad2c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ad2e:	f7ff ff63 	bl	800abf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ad32:	f7fe ff3d 	bl	8009bb0 <vTaskSwitchContext>
	prvTaskExitError();
 800ad36:	f7ff ff1b 	bl	800ab70 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ad3a:	2300      	movs	r3, #0
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3718      	adds	r7, #24
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}
 800ad44:	e000ed00 	.word	0xe000ed00
 800ad48:	410fc271 	.word	0x410fc271
 800ad4c:	410fc270 	.word	0x410fc270
 800ad50:	e000e400 	.word	0xe000e400
 800ad54:	200013bc 	.word	0x200013bc
 800ad58:	200013c0 	.word	0x200013c0
 800ad5c:	e000ed20 	.word	0xe000ed20
 800ad60:	20000164 	.word	0x20000164
 800ad64:	e000ef34 	.word	0xe000ef34

0800ad68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b083      	sub	sp, #12
 800ad6c:	af00      	add	r7, sp, #0
	__asm volatile
 800ad6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad72:	f383 8811 	msr	BASEPRI, r3
 800ad76:	f3bf 8f6f 	isb	sy
 800ad7a:	f3bf 8f4f 	dsb	sy
 800ad7e:	607b      	str	r3, [r7, #4]
}
 800ad80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ad82:	4b10      	ldr	r3, [pc, #64]	@ (800adc4 <vPortEnterCritical+0x5c>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	3301      	adds	r3, #1
 800ad88:	4a0e      	ldr	r2, [pc, #56]	@ (800adc4 <vPortEnterCritical+0x5c>)
 800ad8a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ad8c:	4b0d      	ldr	r3, [pc, #52]	@ (800adc4 <vPortEnterCritical+0x5c>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	2b01      	cmp	r3, #1
 800ad92:	d110      	bne.n	800adb6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ad94:	4b0c      	ldr	r3, [pc, #48]	@ (800adc8 <vPortEnterCritical+0x60>)
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	b2db      	uxtb	r3, r3
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d00b      	beq.n	800adb6 <vPortEnterCritical+0x4e>
	__asm volatile
 800ad9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ada2:	f383 8811 	msr	BASEPRI, r3
 800ada6:	f3bf 8f6f 	isb	sy
 800adaa:	f3bf 8f4f 	dsb	sy
 800adae:	603b      	str	r3, [r7, #0]
}
 800adb0:	bf00      	nop
 800adb2:	bf00      	nop
 800adb4:	e7fd      	b.n	800adb2 <vPortEnterCritical+0x4a>
	}
}
 800adb6:	bf00      	nop
 800adb8:	370c      	adds	r7, #12
 800adba:	46bd      	mov	sp, r7
 800adbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc0:	4770      	bx	lr
 800adc2:	bf00      	nop
 800adc4:	20000164 	.word	0x20000164
 800adc8:	e000ed04 	.word	0xe000ed04

0800adcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800adcc:	b480      	push	{r7}
 800adce:	b083      	sub	sp, #12
 800add0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800add2:	4b12      	ldr	r3, [pc, #72]	@ (800ae1c <vPortExitCritical+0x50>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d10b      	bne.n	800adf2 <vPortExitCritical+0x26>
	__asm volatile
 800adda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adde:	f383 8811 	msr	BASEPRI, r3
 800ade2:	f3bf 8f6f 	isb	sy
 800ade6:	f3bf 8f4f 	dsb	sy
 800adea:	607b      	str	r3, [r7, #4]
}
 800adec:	bf00      	nop
 800adee:	bf00      	nop
 800adf0:	e7fd      	b.n	800adee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800adf2:	4b0a      	ldr	r3, [pc, #40]	@ (800ae1c <vPortExitCritical+0x50>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	3b01      	subs	r3, #1
 800adf8:	4a08      	ldr	r2, [pc, #32]	@ (800ae1c <vPortExitCritical+0x50>)
 800adfa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800adfc:	4b07      	ldr	r3, [pc, #28]	@ (800ae1c <vPortExitCritical+0x50>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d105      	bne.n	800ae10 <vPortExitCritical+0x44>
 800ae04:	2300      	movs	r3, #0
 800ae06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	f383 8811 	msr	BASEPRI, r3
}
 800ae0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ae10:	bf00      	nop
 800ae12:	370c      	adds	r7, #12
 800ae14:	46bd      	mov	sp, r7
 800ae16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1a:	4770      	bx	lr
 800ae1c:	20000164 	.word	0x20000164

0800ae20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ae20:	f3ef 8009 	mrs	r0, PSP
 800ae24:	f3bf 8f6f 	isb	sy
 800ae28:	4b15      	ldr	r3, [pc, #84]	@ (800ae80 <pxCurrentTCBConst>)
 800ae2a:	681a      	ldr	r2, [r3, #0]
 800ae2c:	f01e 0f10 	tst.w	lr, #16
 800ae30:	bf08      	it	eq
 800ae32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ae36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae3a:	6010      	str	r0, [r2, #0]
 800ae3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ae40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ae44:	f380 8811 	msr	BASEPRI, r0
 800ae48:	f3bf 8f4f 	dsb	sy
 800ae4c:	f3bf 8f6f 	isb	sy
 800ae50:	f7fe feae 	bl	8009bb0 <vTaskSwitchContext>
 800ae54:	f04f 0000 	mov.w	r0, #0
 800ae58:	f380 8811 	msr	BASEPRI, r0
 800ae5c:	bc09      	pop	{r0, r3}
 800ae5e:	6819      	ldr	r1, [r3, #0]
 800ae60:	6808      	ldr	r0, [r1, #0]
 800ae62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae66:	f01e 0f10 	tst.w	lr, #16
 800ae6a:	bf08      	it	eq
 800ae6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ae70:	f380 8809 	msr	PSP, r0
 800ae74:	f3bf 8f6f 	isb	sy
 800ae78:	4770      	bx	lr
 800ae7a:	bf00      	nop
 800ae7c:	f3af 8000 	nop.w

0800ae80 <pxCurrentTCBConst>:
 800ae80:	20000d90 	.word	0x20000d90
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ae84:	bf00      	nop
 800ae86:	bf00      	nop

0800ae88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b082      	sub	sp, #8
 800ae8c:	af00      	add	r7, sp, #0
	__asm volatile
 800ae8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae92:	f383 8811 	msr	BASEPRI, r3
 800ae96:	f3bf 8f6f 	isb	sy
 800ae9a:	f3bf 8f4f 	dsb	sy
 800ae9e:	607b      	str	r3, [r7, #4]
}
 800aea0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aea2:	f7fe fdcb 	bl	8009a3c <xTaskIncrementTick>
 800aea6:	4603      	mov	r3, r0
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d003      	beq.n	800aeb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800aeac:	4b06      	ldr	r3, [pc, #24]	@ (800aec8 <xPortSysTickHandler+0x40>)
 800aeae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aeb2:	601a      	str	r2, [r3, #0]
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	f383 8811 	msr	BASEPRI, r3
}
 800aebe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800aec0:	bf00      	nop
 800aec2:	3708      	adds	r7, #8
 800aec4:	46bd      	mov	sp, r7
 800aec6:	bd80      	pop	{r7, pc}
 800aec8:	e000ed04 	.word	0xe000ed04

0800aecc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800aecc:	b480      	push	{r7}
 800aece:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aed0:	4b0b      	ldr	r3, [pc, #44]	@ (800af00 <vPortSetupTimerInterrupt+0x34>)
 800aed2:	2200      	movs	r2, #0
 800aed4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aed6:	4b0b      	ldr	r3, [pc, #44]	@ (800af04 <vPortSetupTimerInterrupt+0x38>)
 800aed8:	2200      	movs	r2, #0
 800aeda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aedc:	4b0a      	ldr	r3, [pc, #40]	@ (800af08 <vPortSetupTimerInterrupt+0x3c>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	4a0a      	ldr	r2, [pc, #40]	@ (800af0c <vPortSetupTimerInterrupt+0x40>)
 800aee2:	fba2 2303 	umull	r2, r3, r2, r3
 800aee6:	099b      	lsrs	r3, r3, #6
 800aee8:	4a09      	ldr	r2, [pc, #36]	@ (800af10 <vPortSetupTimerInterrupt+0x44>)
 800aeea:	3b01      	subs	r3, #1
 800aeec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aeee:	4b04      	ldr	r3, [pc, #16]	@ (800af00 <vPortSetupTimerInterrupt+0x34>)
 800aef0:	2207      	movs	r2, #7
 800aef2:	601a      	str	r2, [r3, #0]
}
 800aef4:	bf00      	nop
 800aef6:	46bd      	mov	sp, r7
 800aef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefc:	4770      	bx	lr
 800aefe:	bf00      	nop
 800af00:	e000e010 	.word	0xe000e010
 800af04:	e000e018 	.word	0xe000e018
 800af08:	20000000 	.word	0x20000000
 800af0c:	10624dd3 	.word	0x10624dd3
 800af10:	e000e014 	.word	0xe000e014

0800af14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800af14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800af24 <vPortEnableVFP+0x10>
 800af18:	6801      	ldr	r1, [r0, #0]
 800af1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800af1e:	6001      	str	r1, [r0, #0]
 800af20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800af22:	bf00      	nop
 800af24:	e000ed88 	.word	0xe000ed88

0800af28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800af28:	b480      	push	{r7}
 800af2a:	b085      	sub	sp, #20
 800af2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800af2e:	f3ef 8305 	mrs	r3, IPSR
 800af32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	2b0f      	cmp	r3, #15
 800af38:	d915      	bls.n	800af66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800af3a:	4a18      	ldr	r2, [pc, #96]	@ (800af9c <vPortValidateInterruptPriority+0x74>)
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	4413      	add	r3, r2
 800af40:	781b      	ldrb	r3, [r3, #0]
 800af42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800af44:	4b16      	ldr	r3, [pc, #88]	@ (800afa0 <vPortValidateInterruptPriority+0x78>)
 800af46:	781b      	ldrb	r3, [r3, #0]
 800af48:	7afa      	ldrb	r2, [r7, #11]
 800af4a:	429a      	cmp	r2, r3
 800af4c:	d20b      	bcs.n	800af66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800af4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af52:	f383 8811 	msr	BASEPRI, r3
 800af56:	f3bf 8f6f 	isb	sy
 800af5a:	f3bf 8f4f 	dsb	sy
 800af5e:	607b      	str	r3, [r7, #4]
}
 800af60:	bf00      	nop
 800af62:	bf00      	nop
 800af64:	e7fd      	b.n	800af62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800af66:	4b0f      	ldr	r3, [pc, #60]	@ (800afa4 <vPortValidateInterruptPriority+0x7c>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800af6e:	4b0e      	ldr	r3, [pc, #56]	@ (800afa8 <vPortValidateInterruptPriority+0x80>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	429a      	cmp	r2, r3
 800af74:	d90b      	bls.n	800af8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800af76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af7a:	f383 8811 	msr	BASEPRI, r3
 800af7e:	f3bf 8f6f 	isb	sy
 800af82:	f3bf 8f4f 	dsb	sy
 800af86:	603b      	str	r3, [r7, #0]
}
 800af88:	bf00      	nop
 800af8a:	bf00      	nop
 800af8c:	e7fd      	b.n	800af8a <vPortValidateInterruptPriority+0x62>
	}
 800af8e:	bf00      	nop
 800af90:	3714      	adds	r7, #20
 800af92:	46bd      	mov	sp, r7
 800af94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af98:	4770      	bx	lr
 800af9a:	bf00      	nop
 800af9c:	e000e3f0 	.word	0xe000e3f0
 800afa0:	200013bc 	.word	0x200013bc
 800afa4:	e000ed0c 	.word	0xe000ed0c
 800afa8:	200013c0 	.word	0x200013c0

0800afac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b08a      	sub	sp, #40	@ 0x28
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800afb4:	2300      	movs	r3, #0
 800afb6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800afb8:	f7fe fc84 	bl	80098c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800afbc:	4b5c      	ldr	r3, [pc, #368]	@ (800b130 <pvPortMalloc+0x184>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d101      	bne.n	800afc8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800afc4:	f000 f924 	bl	800b210 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800afc8:	4b5a      	ldr	r3, [pc, #360]	@ (800b134 <pvPortMalloc+0x188>)
 800afca:	681a      	ldr	r2, [r3, #0]
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	4013      	ands	r3, r2
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	f040 8095 	bne.w	800b100 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d01e      	beq.n	800b01a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800afdc:	2208      	movs	r2, #8
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	4413      	add	r3, r2
 800afe2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f003 0307 	and.w	r3, r3, #7
 800afea:	2b00      	cmp	r3, #0
 800afec:	d015      	beq.n	800b01a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f023 0307 	bic.w	r3, r3, #7
 800aff4:	3308      	adds	r3, #8
 800aff6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f003 0307 	and.w	r3, r3, #7
 800affe:	2b00      	cmp	r3, #0
 800b000:	d00b      	beq.n	800b01a <pvPortMalloc+0x6e>
	__asm volatile
 800b002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b006:	f383 8811 	msr	BASEPRI, r3
 800b00a:	f3bf 8f6f 	isb	sy
 800b00e:	f3bf 8f4f 	dsb	sy
 800b012:	617b      	str	r3, [r7, #20]
}
 800b014:	bf00      	nop
 800b016:	bf00      	nop
 800b018:	e7fd      	b.n	800b016 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d06f      	beq.n	800b100 <pvPortMalloc+0x154>
 800b020:	4b45      	ldr	r3, [pc, #276]	@ (800b138 <pvPortMalloc+0x18c>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	687a      	ldr	r2, [r7, #4]
 800b026:	429a      	cmp	r2, r3
 800b028:	d86a      	bhi.n	800b100 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b02a:	4b44      	ldr	r3, [pc, #272]	@ (800b13c <pvPortMalloc+0x190>)
 800b02c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b02e:	4b43      	ldr	r3, [pc, #268]	@ (800b13c <pvPortMalloc+0x190>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b034:	e004      	b.n	800b040 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b038:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b03a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b042:	685b      	ldr	r3, [r3, #4]
 800b044:	687a      	ldr	r2, [r7, #4]
 800b046:	429a      	cmp	r2, r3
 800b048:	d903      	bls.n	800b052 <pvPortMalloc+0xa6>
 800b04a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d1f1      	bne.n	800b036 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b052:	4b37      	ldr	r3, [pc, #220]	@ (800b130 <pvPortMalloc+0x184>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b058:	429a      	cmp	r2, r3
 800b05a:	d051      	beq.n	800b100 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b05c:	6a3b      	ldr	r3, [r7, #32]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	2208      	movs	r2, #8
 800b062:	4413      	add	r3, r2
 800b064:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b068:	681a      	ldr	r2, [r3, #0]
 800b06a:	6a3b      	ldr	r3, [r7, #32]
 800b06c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b070:	685a      	ldr	r2, [r3, #4]
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	1ad2      	subs	r2, r2, r3
 800b076:	2308      	movs	r3, #8
 800b078:	005b      	lsls	r3, r3, #1
 800b07a:	429a      	cmp	r2, r3
 800b07c:	d920      	bls.n	800b0c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b07e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	4413      	add	r3, r2
 800b084:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b086:	69bb      	ldr	r3, [r7, #24]
 800b088:	f003 0307 	and.w	r3, r3, #7
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d00b      	beq.n	800b0a8 <pvPortMalloc+0xfc>
	__asm volatile
 800b090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b094:	f383 8811 	msr	BASEPRI, r3
 800b098:	f3bf 8f6f 	isb	sy
 800b09c:	f3bf 8f4f 	dsb	sy
 800b0a0:	613b      	str	r3, [r7, #16]
}
 800b0a2:	bf00      	nop
 800b0a4:	bf00      	nop
 800b0a6:	e7fd      	b.n	800b0a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0aa:	685a      	ldr	r2, [r3, #4]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	1ad2      	subs	r2, r2, r3
 800b0b0:	69bb      	ldr	r3, [r7, #24]
 800b0b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b6:	687a      	ldr	r2, [r7, #4]
 800b0b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b0ba:	69b8      	ldr	r0, [r7, #24]
 800b0bc:	f000 f90a 	bl	800b2d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b0c0:	4b1d      	ldr	r3, [pc, #116]	@ (800b138 <pvPortMalloc+0x18c>)
 800b0c2:	681a      	ldr	r2, [r3, #0]
 800b0c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c6:	685b      	ldr	r3, [r3, #4]
 800b0c8:	1ad3      	subs	r3, r2, r3
 800b0ca:	4a1b      	ldr	r2, [pc, #108]	@ (800b138 <pvPortMalloc+0x18c>)
 800b0cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b0ce:	4b1a      	ldr	r3, [pc, #104]	@ (800b138 <pvPortMalloc+0x18c>)
 800b0d0:	681a      	ldr	r2, [r3, #0]
 800b0d2:	4b1b      	ldr	r3, [pc, #108]	@ (800b140 <pvPortMalloc+0x194>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d203      	bcs.n	800b0e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b0da:	4b17      	ldr	r3, [pc, #92]	@ (800b138 <pvPortMalloc+0x18c>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	4a18      	ldr	r2, [pc, #96]	@ (800b140 <pvPortMalloc+0x194>)
 800b0e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0e4:	685a      	ldr	r2, [r3, #4]
 800b0e6:	4b13      	ldr	r3, [pc, #76]	@ (800b134 <pvPortMalloc+0x188>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	431a      	orrs	r2, r3
 800b0ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b0f6:	4b13      	ldr	r3, [pc, #76]	@ (800b144 <pvPortMalloc+0x198>)
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	4a11      	ldr	r2, [pc, #68]	@ (800b144 <pvPortMalloc+0x198>)
 800b0fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b100:	f7fe fbee 	bl	80098e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b104:	69fb      	ldr	r3, [r7, #28]
 800b106:	f003 0307 	and.w	r3, r3, #7
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d00b      	beq.n	800b126 <pvPortMalloc+0x17a>
	__asm volatile
 800b10e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b112:	f383 8811 	msr	BASEPRI, r3
 800b116:	f3bf 8f6f 	isb	sy
 800b11a:	f3bf 8f4f 	dsb	sy
 800b11e:	60fb      	str	r3, [r7, #12]
}
 800b120:	bf00      	nop
 800b122:	bf00      	nop
 800b124:	e7fd      	b.n	800b122 <pvPortMalloc+0x176>
	return pvReturn;
 800b126:	69fb      	ldr	r3, [r7, #28]
}
 800b128:	4618      	mov	r0, r3
 800b12a:	3728      	adds	r7, #40	@ 0x28
 800b12c:	46bd      	mov	sp, r7
 800b12e:	bd80      	pop	{r7, pc}
 800b130:	20004fcc 	.word	0x20004fcc
 800b134:	20004fe0 	.word	0x20004fe0
 800b138:	20004fd0 	.word	0x20004fd0
 800b13c:	20004fc4 	.word	0x20004fc4
 800b140:	20004fd4 	.word	0x20004fd4
 800b144:	20004fd8 	.word	0x20004fd8

0800b148 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b086      	sub	sp, #24
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d04f      	beq.n	800b1fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b15a:	2308      	movs	r3, #8
 800b15c:	425b      	negs	r3, r3
 800b15e:	697a      	ldr	r2, [r7, #20]
 800b160:	4413      	add	r3, r2
 800b162:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b164:	697b      	ldr	r3, [r7, #20]
 800b166:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b168:	693b      	ldr	r3, [r7, #16]
 800b16a:	685a      	ldr	r2, [r3, #4]
 800b16c:	4b25      	ldr	r3, [pc, #148]	@ (800b204 <vPortFree+0xbc>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	4013      	ands	r3, r2
 800b172:	2b00      	cmp	r3, #0
 800b174:	d10b      	bne.n	800b18e <vPortFree+0x46>
	__asm volatile
 800b176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b17a:	f383 8811 	msr	BASEPRI, r3
 800b17e:	f3bf 8f6f 	isb	sy
 800b182:	f3bf 8f4f 	dsb	sy
 800b186:	60fb      	str	r3, [r7, #12]
}
 800b188:	bf00      	nop
 800b18a:	bf00      	nop
 800b18c:	e7fd      	b.n	800b18a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d00b      	beq.n	800b1ae <vPortFree+0x66>
	__asm volatile
 800b196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b19a:	f383 8811 	msr	BASEPRI, r3
 800b19e:	f3bf 8f6f 	isb	sy
 800b1a2:	f3bf 8f4f 	dsb	sy
 800b1a6:	60bb      	str	r3, [r7, #8]
}
 800b1a8:	bf00      	nop
 800b1aa:	bf00      	nop
 800b1ac:	e7fd      	b.n	800b1aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b1ae:	693b      	ldr	r3, [r7, #16]
 800b1b0:	685a      	ldr	r2, [r3, #4]
 800b1b2:	4b14      	ldr	r3, [pc, #80]	@ (800b204 <vPortFree+0xbc>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	4013      	ands	r3, r2
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d01e      	beq.n	800b1fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b1bc:	693b      	ldr	r3, [r7, #16]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d11a      	bne.n	800b1fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b1c4:	693b      	ldr	r3, [r7, #16]
 800b1c6:	685a      	ldr	r2, [r3, #4]
 800b1c8:	4b0e      	ldr	r3, [pc, #56]	@ (800b204 <vPortFree+0xbc>)
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	43db      	mvns	r3, r3
 800b1ce:	401a      	ands	r2, r3
 800b1d0:	693b      	ldr	r3, [r7, #16]
 800b1d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b1d4:	f7fe fb76 	bl	80098c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b1d8:	693b      	ldr	r3, [r7, #16]
 800b1da:	685a      	ldr	r2, [r3, #4]
 800b1dc:	4b0a      	ldr	r3, [pc, #40]	@ (800b208 <vPortFree+0xc0>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	4413      	add	r3, r2
 800b1e2:	4a09      	ldr	r2, [pc, #36]	@ (800b208 <vPortFree+0xc0>)
 800b1e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b1e6:	6938      	ldr	r0, [r7, #16]
 800b1e8:	f000 f874 	bl	800b2d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b1ec:	4b07      	ldr	r3, [pc, #28]	@ (800b20c <vPortFree+0xc4>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	3301      	adds	r3, #1
 800b1f2:	4a06      	ldr	r2, [pc, #24]	@ (800b20c <vPortFree+0xc4>)
 800b1f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b1f6:	f7fe fb73 	bl	80098e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b1fa:	bf00      	nop
 800b1fc:	3718      	adds	r7, #24
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}
 800b202:	bf00      	nop
 800b204:	20004fe0 	.word	0x20004fe0
 800b208:	20004fd0 	.word	0x20004fd0
 800b20c:	20004fdc 	.word	0x20004fdc

0800b210 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b210:	b480      	push	{r7}
 800b212:	b085      	sub	sp, #20
 800b214:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b216:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b21a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b21c:	4b27      	ldr	r3, [pc, #156]	@ (800b2bc <prvHeapInit+0xac>)
 800b21e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f003 0307 	and.w	r3, r3, #7
 800b226:	2b00      	cmp	r3, #0
 800b228:	d00c      	beq.n	800b244 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	3307      	adds	r3, #7
 800b22e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	f023 0307 	bic.w	r3, r3, #7
 800b236:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b238:	68ba      	ldr	r2, [r7, #8]
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	1ad3      	subs	r3, r2, r3
 800b23e:	4a1f      	ldr	r2, [pc, #124]	@ (800b2bc <prvHeapInit+0xac>)
 800b240:	4413      	add	r3, r2
 800b242:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b248:	4a1d      	ldr	r2, [pc, #116]	@ (800b2c0 <prvHeapInit+0xb0>)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b24e:	4b1c      	ldr	r3, [pc, #112]	@ (800b2c0 <prvHeapInit+0xb0>)
 800b250:	2200      	movs	r2, #0
 800b252:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	68ba      	ldr	r2, [r7, #8]
 800b258:	4413      	add	r3, r2
 800b25a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b25c:	2208      	movs	r2, #8
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	1a9b      	subs	r3, r3, r2
 800b262:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	f023 0307 	bic.w	r3, r3, #7
 800b26a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	4a15      	ldr	r2, [pc, #84]	@ (800b2c4 <prvHeapInit+0xb4>)
 800b270:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b272:	4b14      	ldr	r3, [pc, #80]	@ (800b2c4 <prvHeapInit+0xb4>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	2200      	movs	r2, #0
 800b278:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b27a:	4b12      	ldr	r3, [pc, #72]	@ (800b2c4 <prvHeapInit+0xb4>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	2200      	movs	r2, #0
 800b280:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	68fa      	ldr	r2, [r7, #12]
 800b28a:	1ad2      	subs	r2, r2, r3
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b290:	4b0c      	ldr	r3, [pc, #48]	@ (800b2c4 <prvHeapInit+0xb4>)
 800b292:	681a      	ldr	r2, [r3, #0]
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	685b      	ldr	r3, [r3, #4]
 800b29c:	4a0a      	ldr	r2, [pc, #40]	@ (800b2c8 <prvHeapInit+0xb8>)
 800b29e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	4a09      	ldr	r2, [pc, #36]	@ (800b2cc <prvHeapInit+0xbc>)
 800b2a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b2a8:	4b09      	ldr	r3, [pc, #36]	@ (800b2d0 <prvHeapInit+0xc0>)
 800b2aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b2ae:	601a      	str	r2, [r3, #0]
}
 800b2b0:	bf00      	nop
 800b2b2:	3714      	adds	r7, #20
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ba:	4770      	bx	lr
 800b2bc:	200013c4 	.word	0x200013c4
 800b2c0:	20004fc4 	.word	0x20004fc4
 800b2c4:	20004fcc 	.word	0x20004fcc
 800b2c8:	20004fd4 	.word	0x20004fd4
 800b2cc:	20004fd0 	.word	0x20004fd0
 800b2d0:	20004fe0 	.word	0x20004fe0

0800b2d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b085      	sub	sp, #20
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b2dc:	4b28      	ldr	r3, [pc, #160]	@ (800b380 <prvInsertBlockIntoFreeList+0xac>)
 800b2de:	60fb      	str	r3, [r7, #12]
 800b2e0:	e002      	b.n	800b2e8 <prvInsertBlockIntoFreeList+0x14>
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	60fb      	str	r3, [r7, #12]
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	687a      	ldr	r2, [r7, #4]
 800b2ee:	429a      	cmp	r2, r3
 800b2f0:	d8f7      	bhi.n	800b2e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	685b      	ldr	r3, [r3, #4]
 800b2fa:	68ba      	ldr	r2, [r7, #8]
 800b2fc:	4413      	add	r3, r2
 800b2fe:	687a      	ldr	r2, [r7, #4]
 800b300:	429a      	cmp	r2, r3
 800b302:	d108      	bne.n	800b316 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	685a      	ldr	r2, [r3, #4]
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	685b      	ldr	r3, [r3, #4]
 800b30c:	441a      	add	r2, r3
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	685b      	ldr	r3, [r3, #4]
 800b31e:	68ba      	ldr	r2, [r7, #8]
 800b320:	441a      	add	r2, r3
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	429a      	cmp	r2, r3
 800b328:	d118      	bne.n	800b35c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	681a      	ldr	r2, [r3, #0]
 800b32e:	4b15      	ldr	r3, [pc, #84]	@ (800b384 <prvInsertBlockIntoFreeList+0xb0>)
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	429a      	cmp	r2, r3
 800b334:	d00d      	beq.n	800b352 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	685a      	ldr	r2, [r3, #4]
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	685b      	ldr	r3, [r3, #4]
 800b340:	441a      	add	r2, r3
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	681a      	ldr	r2, [r3, #0]
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	601a      	str	r2, [r3, #0]
 800b350:	e008      	b.n	800b364 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b352:	4b0c      	ldr	r3, [pc, #48]	@ (800b384 <prvInsertBlockIntoFreeList+0xb0>)
 800b354:	681a      	ldr	r2, [r3, #0]
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	601a      	str	r2, [r3, #0]
 800b35a:	e003      	b.n	800b364 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	681a      	ldr	r2, [r3, #0]
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b364:	68fa      	ldr	r2, [r7, #12]
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	429a      	cmp	r2, r3
 800b36a:	d002      	beq.n	800b372 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	687a      	ldr	r2, [r7, #4]
 800b370:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b372:	bf00      	nop
 800b374:	3714      	adds	r7, #20
 800b376:	46bd      	mov	sp, r7
 800b378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37c:	4770      	bx	lr
 800b37e:	bf00      	nop
 800b380:	20004fc4 	.word	0x20004fc4
 800b384:	20004fcc 	.word	0x20004fcc

0800b388 <_Znwj>:
 800b388:	2801      	cmp	r0, #1
 800b38a:	bf38      	it	cc
 800b38c:	2001      	movcc	r0, #1
 800b38e:	b510      	push	{r4, lr}
 800b390:	4604      	mov	r4, r0
 800b392:	4620      	mov	r0, r4
 800b394:	f000 f81a 	bl	800b3cc <malloc>
 800b398:	b100      	cbz	r0, 800b39c <_Znwj+0x14>
 800b39a:	bd10      	pop	{r4, pc}
 800b39c:	f000 f806 	bl	800b3ac <_ZSt15get_new_handlerv>
 800b3a0:	b908      	cbnz	r0, 800b3a6 <_Znwj+0x1e>
 800b3a2:	f000 f80b 	bl	800b3bc <abort>
 800b3a6:	4780      	blx	r0
 800b3a8:	e7f3      	b.n	800b392 <_Znwj+0xa>
	...

0800b3ac <_ZSt15get_new_handlerv>:
 800b3ac:	4b02      	ldr	r3, [pc, #8]	@ (800b3b8 <_ZSt15get_new_handlerv+0xc>)
 800b3ae:	6818      	ldr	r0, [r3, #0]
 800b3b0:	f3bf 8f5b 	dmb	ish
 800b3b4:	4770      	bx	lr
 800b3b6:	bf00      	nop
 800b3b8:	20004fe4 	.word	0x20004fe4

0800b3bc <abort>:
 800b3bc:	b508      	push	{r3, lr}
 800b3be:	2006      	movs	r0, #6
 800b3c0:	f000 f8ea 	bl	800b598 <raise>
 800b3c4:	2001      	movs	r0, #1
 800b3c6:	f7f6 fd23 	bl	8001e10 <_exit>
	...

0800b3cc <malloc>:
 800b3cc:	4b02      	ldr	r3, [pc, #8]	@ (800b3d8 <malloc+0xc>)
 800b3ce:	4601      	mov	r1, r0
 800b3d0:	6818      	ldr	r0, [r3, #0]
 800b3d2:	f000 b825 	b.w	800b420 <_malloc_r>
 800b3d6:	bf00      	nop
 800b3d8:	20000168 	.word	0x20000168

0800b3dc <sbrk_aligned>:
 800b3dc:	b570      	push	{r4, r5, r6, lr}
 800b3de:	4e0f      	ldr	r6, [pc, #60]	@ (800b41c <sbrk_aligned+0x40>)
 800b3e0:	460c      	mov	r4, r1
 800b3e2:	6831      	ldr	r1, [r6, #0]
 800b3e4:	4605      	mov	r5, r0
 800b3e6:	b911      	cbnz	r1, 800b3ee <sbrk_aligned+0x12>
 800b3e8:	f000 f8f2 	bl	800b5d0 <_sbrk_r>
 800b3ec:	6030      	str	r0, [r6, #0]
 800b3ee:	4621      	mov	r1, r4
 800b3f0:	4628      	mov	r0, r5
 800b3f2:	f000 f8ed 	bl	800b5d0 <_sbrk_r>
 800b3f6:	1c43      	adds	r3, r0, #1
 800b3f8:	d103      	bne.n	800b402 <sbrk_aligned+0x26>
 800b3fa:	f04f 34ff 	mov.w	r4, #4294967295
 800b3fe:	4620      	mov	r0, r4
 800b400:	bd70      	pop	{r4, r5, r6, pc}
 800b402:	1cc4      	adds	r4, r0, #3
 800b404:	f024 0403 	bic.w	r4, r4, #3
 800b408:	42a0      	cmp	r0, r4
 800b40a:	d0f8      	beq.n	800b3fe <sbrk_aligned+0x22>
 800b40c:	1a21      	subs	r1, r4, r0
 800b40e:	4628      	mov	r0, r5
 800b410:	f000 f8de 	bl	800b5d0 <_sbrk_r>
 800b414:	3001      	adds	r0, #1
 800b416:	d1f2      	bne.n	800b3fe <sbrk_aligned+0x22>
 800b418:	e7ef      	b.n	800b3fa <sbrk_aligned+0x1e>
 800b41a:	bf00      	nop
 800b41c:	20004fe8 	.word	0x20004fe8

0800b420 <_malloc_r>:
 800b420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b424:	1ccd      	adds	r5, r1, #3
 800b426:	f025 0503 	bic.w	r5, r5, #3
 800b42a:	3508      	adds	r5, #8
 800b42c:	2d0c      	cmp	r5, #12
 800b42e:	bf38      	it	cc
 800b430:	250c      	movcc	r5, #12
 800b432:	2d00      	cmp	r5, #0
 800b434:	4606      	mov	r6, r0
 800b436:	db01      	blt.n	800b43c <_malloc_r+0x1c>
 800b438:	42a9      	cmp	r1, r5
 800b43a:	d904      	bls.n	800b446 <_malloc_r+0x26>
 800b43c:	230c      	movs	r3, #12
 800b43e:	6033      	str	r3, [r6, #0]
 800b440:	2000      	movs	r0, #0
 800b442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b446:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b51c <_malloc_r+0xfc>
 800b44a:	f000 f869 	bl	800b520 <__malloc_lock>
 800b44e:	f8d8 3000 	ldr.w	r3, [r8]
 800b452:	461c      	mov	r4, r3
 800b454:	bb44      	cbnz	r4, 800b4a8 <_malloc_r+0x88>
 800b456:	4629      	mov	r1, r5
 800b458:	4630      	mov	r0, r6
 800b45a:	f7ff ffbf 	bl	800b3dc <sbrk_aligned>
 800b45e:	1c43      	adds	r3, r0, #1
 800b460:	4604      	mov	r4, r0
 800b462:	d158      	bne.n	800b516 <_malloc_r+0xf6>
 800b464:	f8d8 4000 	ldr.w	r4, [r8]
 800b468:	4627      	mov	r7, r4
 800b46a:	2f00      	cmp	r7, #0
 800b46c:	d143      	bne.n	800b4f6 <_malloc_r+0xd6>
 800b46e:	2c00      	cmp	r4, #0
 800b470:	d04b      	beq.n	800b50a <_malloc_r+0xea>
 800b472:	6823      	ldr	r3, [r4, #0]
 800b474:	4639      	mov	r1, r7
 800b476:	4630      	mov	r0, r6
 800b478:	eb04 0903 	add.w	r9, r4, r3
 800b47c:	f000 f8a8 	bl	800b5d0 <_sbrk_r>
 800b480:	4581      	cmp	r9, r0
 800b482:	d142      	bne.n	800b50a <_malloc_r+0xea>
 800b484:	6821      	ldr	r1, [r4, #0]
 800b486:	1a6d      	subs	r5, r5, r1
 800b488:	4629      	mov	r1, r5
 800b48a:	4630      	mov	r0, r6
 800b48c:	f7ff ffa6 	bl	800b3dc <sbrk_aligned>
 800b490:	3001      	adds	r0, #1
 800b492:	d03a      	beq.n	800b50a <_malloc_r+0xea>
 800b494:	6823      	ldr	r3, [r4, #0]
 800b496:	442b      	add	r3, r5
 800b498:	6023      	str	r3, [r4, #0]
 800b49a:	f8d8 3000 	ldr.w	r3, [r8]
 800b49e:	685a      	ldr	r2, [r3, #4]
 800b4a0:	bb62      	cbnz	r2, 800b4fc <_malloc_r+0xdc>
 800b4a2:	f8c8 7000 	str.w	r7, [r8]
 800b4a6:	e00f      	b.n	800b4c8 <_malloc_r+0xa8>
 800b4a8:	6822      	ldr	r2, [r4, #0]
 800b4aa:	1b52      	subs	r2, r2, r5
 800b4ac:	d420      	bmi.n	800b4f0 <_malloc_r+0xd0>
 800b4ae:	2a0b      	cmp	r2, #11
 800b4b0:	d917      	bls.n	800b4e2 <_malloc_r+0xc2>
 800b4b2:	1961      	adds	r1, r4, r5
 800b4b4:	42a3      	cmp	r3, r4
 800b4b6:	6025      	str	r5, [r4, #0]
 800b4b8:	bf18      	it	ne
 800b4ba:	6059      	strne	r1, [r3, #4]
 800b4bc:	6863      	ldr	r3, [r4, #4]
 800b4be:	bf08      	it	eq
 800b4c0:	f8c8 1000 	streq.w	r1, [r8]
 800b4c4:	5162      	str	r2, [r4, r5]
 800b4c6:	604b      	str	r3, [r1, #4]
 800b4c8:	4630      	mov	r0, r6
 800b4ca:	f000 f82f 	bl	800b52c <__malloc_unlock>
 800b4ce:	f104 000b 	add.w	r0, r4, #11
 800b4d2:	1d23      	adds	r3, r4, #4
 800b4d4:	f020 0007 	bic.w	r0, r0, #7
 800b4d8:	1ac2      	subs	r2, r0, r3
 800b4da:	bf1c      	itt	ne
 800b4dc:	1a1b      	subne	r3, r3, r0
 800b4de:	50a3      	strne	r3, [r4, r2]
 800b4e0:	e7af      	b.n	800b442 <_malloc_r+0x22>
 800b4e2:	6862      	ldr	r2, [r4, #4]
 800b4e4:	42a3      	cmp	r3, r4
 800b4e6:	bf0c      	ite	eq
 800b4e8:	f8c8 2000 	streq.w	r2, [r8]
 800b4ec:	605a      	strne	r2, [r3, #4]
 800b4ee:	e7eb      	b.n	800b4c8 <_malloc_r+0xa8>
 800b4f0:	4623      	mov	r3, r4
 800b4f2:	6864      	ldr	r4, [r4, #4]
 800b4f4:	e7ae      	b.n	800b454 <_malloc_r+0x34>
 800b4f6:	463c      	mov	r4, r7
 800b4f8:	687f      	ldr	r7, [r7, #4]
 800b4fa:	e7b6      	b.n	800b46a <_malloc_r+0x4a>
 800b4fc:	461a      	mov	r2, r3
 800b4fe:	685b      	ldr	r3, [r3, #4]
 800b500:	42a3      	cmp	r3, r4
 800b502:	d1fb      	bne.n	800b4fc <_malloc_r+0xdc>
 800b504:	2300      	movs	r3, #0
 800b506:	6053      	str	r3, [r2, #4]
 800b508:	e7de      	b.n	800b4c8 <_malloc_r+0xa8>
 800b50a:	230c      	movs	r3, #12
 800b50c:	6033      	str	r3, [r6, #0]
 800b50e:	4630      	mov	r0, r6
 800b510:	f000 f80c 	bl	800b52c <__malloc_unlock>
 800b514:	e794      	b.n	800b440 <_malloc_r+0x20>
 800b516:	6005      	str	r5, [r0, #0]
 800b518:	e7d6      	b.n	800b4c8 <_malloc_r+0xa8>
 800b51a:	bf00      	nop
 800b51c:	20004fec 	.word	0x20004fec

0800b520 <__malloc_lock>:
 800b520:	4801      	ldr	r0, [pc, #4]	@ (800b528 <__malloc_lock+0x8>)
 800b522:	f000 b88f 	b.w	800b644 <__retarget_lock_acquire_recursive>
 800b526:	bf00      	nop
 800b528:	2000512c 	.word	0x2000512c

0800b52c <__malloc_unlock>:
 800b52c:	4801      	ldr	r0, [pc, #4]	@ (800b534 <__malloc_unlock+0x8>)
 800b52e:	f000 b88a 	b.w	800b646 <__retarget_lock_release_recursive>
 800b532:	bf00      	nop
 800b534:	2000512c 	.word	0x2000512c

0800b538 <memset>:
 800b538:	4402      	add	r2, r0
 800b53a:	4603      	mov	r3, r0
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d100      	bne.n	800b542 <memset+0xa>
 800b540:	4770      	bx	lr
 800b542:	f803 1b01 	strb.w	r1, [r3], #1
 800b546:	e7f9      	b.n	800b53c <memset+0x4>

0800b548 <_raise_r>:
 800b548:	291f      	cmp	r1, #31
 800b54a:	b538      	push	{r3, r4, r5, lr}
 800b54c:	4605      	mov	r5, r0
 800b54e:	460c      	mov	r4, r1
 800b550:	d904      	bls.n	800b55c <_raise_r+0x14>
 800b552:	2316      	movs	r3, #22
 800b554:	6003      	str	r3, [r0, #0]
 800b556:	f04f 30ff 	mov.w	r0, #4294967295
 800b55a:	bd38      	pop	{r3, r4, r5, pc}
 800b55c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b55e:	b112      	cbz	r2, 800b566 <_raise_r+0x1e>
 800b560:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b564:	b94b      	cbnz	r3, 800b57a <_raise_r+0x32>
 800b566:	4628      	mov	r0, r5
 800b568:	f000 f830 	bl	800b5cc <_getpid_r>
 800b56c:	4622      	mov	r2, r4
 800b56e:	4601      	mov	r1, r0
 800b570:	4628      	mov	r0, r5
 800b572:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b576:	f000 b817 	b.w	800b5a8 <_kill_r>
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d00a      	beq.n	800b594 <_raise_r+0x4c>
 800b57e:	1c59      	adds	r1, r3, #1
 800b580:	d103      	bne.n	800b58a <_raise_r+0x42>
 800b582:	2316      	movs	r3, #22
 800b584:	6003      	str	r3, [r0, #0]
 800b586:	2001      	movs	r0, #1
 800b588:	e7e7      	b.n	800b55a <_raise_r+0x12>
 800b58a:	2100      	movs	r1, #0
 800b58c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b590:	4620      	mov	r0, r4
 800b592:	4798      	blx	r3
 800b594:	2000      	movs	r0, #0
 800b596:	e7e0      	b.n	800b55a <_raise_r+0x12>

0800b598 <raise>:
 800b598:	4b02      	ldr	r3, [pc, #8]	@ (800b5a4 <raise+0xc>)
 800b59a:	4601      	mov	r1, r0
 800b59c:	6818      	ldr	r0, [r3, #0]
 800b59e:	f7ff bfd3 	b.w	800b548 <_raise_r>
 800b5a2:	bf00      	nop
 800b5a4:	20000168 	.word	0x20000168

0800b5a8 <_kill_r>:
 800b5a8:	b538      	push	{r3, r4, r5, lr}
 800b5aa:	4d07      	ldr	r5, [pc, #28]	@ (800b5c8 <_kill_r+0x20>)
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	4604      	mov	r4, r0
 800b5b0:	4608      	mov	r0, r1
 800b5b2:	4611      	mov	r1, r2
 800b5b4:	602b      	str	r3, [r5, #0]
 800b5b6:	f7f6 fc1b 	bl	8001df0 <_kill>
 800b5ba:	1c43      	adds	r3, r0, #1
 800b5bc:	d102      	bne.n	800b5c4 <_kill_r+0x1c>
 800b5be:	682b      	ldr	r3, [r5, #0]
 800b5c0:	b103      	cbz	r3, 800b5c4 <_kill_r+0x1c>
 800b5c2:	6023      	str	r3, [r4, #0]
 800b5c4:	bd38      	pop	{r3, r4, r5, pc}
 800b5c6:	bf00      	nop
 800b5c8:	20005128 	.word	0x20005128

0800b5cc <_getpid_r>:
 800b5cc:	f7f6 bc08 	b.w	8001de0 <_getpid>

0800b5d0 <_sbrk_r>:
 800b5d0:	b538      	push	{r3, r4, r5, lr}
 800b5d2:	4d06      	ldr	r5, [pc, #24]	@ (800b5ec <_sbrk_r+0x1c>)
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	4604      	mov	r4, r0
 800b5d8:	4608      	mov	r0, r1
 800b5da:	602b      	str	r3, [r5, #0]
 800b5dc:	f7f6 fc24 	bl	8001e28 <_sbrk>
 800b5e0:	1c43      	adds	r3, r0, #1
 800b5e2:	d102      	bne.n	800b5ea <_sbrk_r+0x1a>
 800b5e4:	682b      	ldr	r3, [r5, #0]
 800b5e6:	b103      	cbz	r3, 800b5ea <_sbrk_r+0x1a>
 800b5e8:	6023      	str	r3, [r4, #0]
 800b5ea:	bd38      	pop	{r3, r4, r5, pc}
 800b5ec:	20005128 	.word	0x20005128

0800b5f0 <__errno>:
 800b5f0:	4b01      	ldr	r3, [pc, #4]	@ (800b5f8 <__errno+0x8>)
 800b5f2:	6818      	ldr	r0, [r3, #0]
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	20000168 	.word	0x20000168

0800b5fc <__libc_init_array>:
 800b5fc:	b570      	push	{r4, r5, r6, lr}
 800b5fe:	4d0d      	ldr	r5, [pc, #52]	@ (800b634 <__libc_init_array+0x38>)
 800b600:	4c0d      	ldr	r4, [pc, #52]	@ (800b638 <__libc_init_array+0x3c>)
 800b602:	1b64      	subs	r4, r4, r5
 800b604:	10a4      	asrs	r4, r4, #2
 800b606:	2600      	movs	r6, #0
 800b608:	42a6      	cmp	r6, r4
 800b60a:	d109      	bne.n	800b620 <__libc_init_array+0x24>
 800b60c:	4d0b      	ldr	r5, [pc, #44]	@ (800b63c <__libc_init_array+0x40>)
 800b60e:	4c0c      	ldr	r4, [pc, #48]	@ (800b640 <__libc_init_array+0x44>)
 800b610:	f000 f828 	bl	800b664 <_init>
 800b614:	1b64      	subs	r4, r4, r5
 800b616:	10a4      	asrs	r4, r4, #2
 800b618:	2600      	movs	r6, #0
 800b61a:	42a6      	cmp	r6, r4
 800b61c:	d105      	bne.n	800b62a <__libc_init_array+0x2e>
 800b61e:	bd70      	pop	{r4, r5, r6, pc}
 800b620:	f855 3b04 	ldr.w	r3, [r5], #4
 800b624:	4798      	blx	r3
 800b626:	3601      	adds	r6, #1
 800b628:	e7ee      	b.n	800b608 <__libc_init_array+0xc>
 800b62a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b62e:	4798      	blx	r3
 800b630:	3601      	adds	r6, #1
 800b632:	e7f2      	b.n	800b61a <__libc_init_array+0x1e>
 800b634:	0800b814 	.word	0x0800b814
 800b638:	0800b814 	.word	0x0800b814
 800b63c:	0800b814 	.word	0x0800b814
 800b640:	0800b818 	.word	0x0800b818

0800b644 <__retarget_lock_acquire_recursive>:
 800b644:	4770      	bx	lr

0800b646 <__retarget_lock_release_recursive>:
 800b646:	4770      	bx	lr

0800b648 <memcpy>:
 800b648:	440a      	add	r2, r1
 800b64a:	4291      	cmp	r1, r2
 800b64c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b650:	d100      	bne.n	800b654 <memcpy+0xc>
 800b652:	4770      	bx	lr
 800b654:	b510      	push	{r4, lr}
 800b656:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b65a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b65e:	4291      	cmp	r1, r2
 800b660:	d1f9      	bne.n	800b656 <memcpy+0xe>
 800b662:	bd10      	pop	{r4, pc}

0800b664 <_init>:
 800b664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b666:	bf00      	nop
 800b668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b66a:	bc08      	pop	{r3}
 800b66c:	469e      	mov	lr, r3
 800b66e:	4770      	bx	lr

0800b670 <_fini>:
 800b670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b672:	bf00      	nop
 800b674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b676:	bc08      	pop	{r3}
 800b678:	469e      	mov	lr, r3
 800b67a:	4770      	bx	lr
