

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl2/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:2 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
b359dd4a17aa4427ee9b529ab104cefc  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=Reduction.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction "
Parsing file _cuobjdump_complete_output_8UwLVf
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: Reduction.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: Reduction.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: Reduction.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: Reduction.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIdLi256EEvPKT_PS0_j : hostFun 0x0x4062c0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "s_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIfLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (_1.ptx:79) @%p1 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118 (_1.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x110 (_1.ptx:101) @%p2 bra $Lt_0_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118 (_1.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:107) @%p3 bra $Lt_0_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:115) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:118) @%p4 bra $Lt_0_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:125) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b0 (_1.ptx:128) @%p5 bra $Lt_0_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278 (_1.ptx:160) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x288 (_1.ptx:162) @%p6 bra $Lt_0_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:172) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: allocating shared region for "s_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIdLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:204) @%p1 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3d8 (_1.ptx:226) @%p2 bra $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3f8 (_1.ptx:232) @%p3 bra $Lt_1_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x420 (_1.ptx:240) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x438 (_1.ptx:243) @%p4 bra $Lt_1_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (_1.ptx:250) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x478 (_1.ptx:253) @%p5 bra $Lt_1_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (_1.ptx:285) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x550 (_1.ptx:287) @%p6 bra $Lt_1_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:297) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_SAlqoS"
Running: cat _ptx_SAlqoS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ndpk5z
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ndpk5z --output-file  /dev/null 2> _ptx_SAlqoSinfo"
GPGPU-Sim PTX: Kernel '_Z6reduceIdLi256EEvPKT_PS0_j' : regs=14, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z6reduceIfLi256EEvPKT_PS0_j' : regs=11, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_SAlqoS _ptx2_ndpk5z _ptx_SAlqoSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIfLi256EEvPKT_PS0_j : hostFun 0x0x406240, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test
Initializing host memory.
Running benchmark.
event update
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel '_Z6reduceIfLi256EEvPKT_PS0_j' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 24960 (ipc=49.9) sim_rate=1782 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:44:20 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 35552 (ipc=35.6) sim_rate=1871 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:44:25 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 109440 (ipc=43.8) sim_rate=5472 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:44:26 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 272864 (ipc=60.6) sim_rate=12993 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:44:27 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(5,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 465472 (ipc=66.5) sim_rate=21157 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:44:28 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(10,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8051,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8068,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8070,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8072,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8074,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8076,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8078,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8080,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8082,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8084,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8086,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8088,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8090,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8092,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8094,0), 3 CTAs running
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(15,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 635851 (ipc=66.9) sim_rate=27645 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:44:29 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(17,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(15,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 802315 (ipc=69.8) sim_rate=33429 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:44:30 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(23,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(29,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13895,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13900,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13923,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13925,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13941,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13954,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13963,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13978,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13980,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13985,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 1058550 (ipc=75.6) sim_rate=42342 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:44:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14014,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14018,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14036,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14044,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14052,0), 2 CTAs running
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(34,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(31,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 1243574 (ipc=75.4) sim_rate=47829 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:44:32 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(40,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(44,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1413974 (ipc=74.4) sim_rate=52369 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:44:33 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(43,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(50,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19922,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19924,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19926,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19928,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19930,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19934,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19936,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19938,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19940,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19946,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19948,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19950,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19952,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19954,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19958,0), 1 CTAs running
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(49,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1673025 (ipc=77.8) sim_rate=59750 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:44:34 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(47,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(51,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1900769 (ipc=77.6) sim_rate=65543 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:44:35 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(48,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25590,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25593,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25600,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25606,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25628,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25641,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25643,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25659,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (25661,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25663,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25665,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25667,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25677,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25691,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25693,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 2103692 (ipc=71.3) sim_rate=70123 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:44:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (31418,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (31424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (31435,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_j' finished on shader 1.

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 31436
gpu_sim_insn = 2148672
gpu_ipc =      68.3507
gpu_tot_sim_cycle = 31436
gpu_tot_sim_insn = 2148672
gpu_tot_ipc =      68.3507
gpu_tot_issued_cta = 64
gpu_stall_dramfull = 706
gpu_stall_icnt2sh    = 12261
gpu_total_sim_rate=71622

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37632
	L1I_total_cache_misses = 780
	L1I_total_cache_miss_rate = 0.0207
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 990
L1D_cache:
	L1D_cache_core[0]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8256
	L1D_total_cache_misses = 8256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 1088
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0551
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1028
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 780
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 2207744
gpgpu_n_tot_w_icount = 68992
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 64
gpgpu_n_shmem_insn = 352320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:584	W0_Idle:54345	W0_Scoreboard:691887	W1:384	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:68608
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560 {40:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 398 
averagemflatency = 275 
max_icnt2mem_latency = 41 
max_icnt2sh_latency = 31435 
mrq_lat_table:5735 	588 	625 	959 	278 	20 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48 	8223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8326 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2043 	5549 	614 	1 	0 	0 	0 	0 	0 	15 	15 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        20        20        16        16        20        20        18        18        20        20        20        18        20        20 
dram[1]:        20        20        20        20        16        16        20        20        18        18        20        20        20        18        20        20 
dram[2]:        20        20        20        20        16        16        20        20        18        16        20        20        20        18        20        20 
dram[3]:        20        20        20        20        16        16        20        20        18        16        20        20        20        18        20        20 
dram[4]:        20        20        20        20        16        16        20        20        18        16        20        20        18        18        20        20 
dram[5]:        20        20        20        20        16        16        20        20        18        16        20        20        18        18        20        20 
maximum service time to same row:
dram[0]:     10090      5631      8781     11638     16623     16669      4569      4488     13837     16532     15573      9035      8388     11204     14044     16896 
dram[1]:      3933      5657      8922     11713     16954     16956      4549      4544     13975     16781     15978      9292      8491     11310     14397     17185 
dram[2]:      4962      5537     11569      8779     16638     16592      4565      4430     16616     13691     15715      8888     11202      8497     16894     14160 
dram[3]:      5651      5626     11719      8919     16982     16956      4560      4544     16785     13971     15991      9300     11309      8488     17162     14396 
dram[4]:      5664      5554      8866     11568     16614     16638      4452      4453     13688     16534      8890      9045      8391     11274     14046     16947 
dram[5]:      5644      5630      8932     11715     16947     16980      4543      4540     13969     16782      9295      9292      8487     11325     14404     17160 
average row accesses per activate:
dram[0]:  8.555555 16.000000 10.666667 10.666667 10.571428 10.571428 10.666667 10.666667 16.000000 16.000000 10.666667  8.000000 16.000000 16.000000 10.666667 10.666667 
dram[1]: 11.000000 16.000000 10.666667 10.666667 10.571428 10.571428 10.666667 10.666667 16.000000 16.000000 10.666667  8.000000 16.000000 16.000000 10.666667 10.666667 
dram[2]: 13.200000 16.000000 10.666667 10.666667 10.571428 10.857142 10.666667 10.666667 16.000000 16.000000 10.666667  8.000000 16.000000 16.000000 10.666667 10.666667 
dram[3]: 16.000000 16.000000 10.666667 10.666667 10.571428 10.857142 10.666667 10.666667 16.000000 16.000000 10.666667  8.000000 16.000000 16.000000 10.666667 10.666667 
dram[4]: 16.000000 16.000000 10.666667 10.666667 10.571428 10.857142 10.666667 10.666667 16.000000 16.000000  8.000000  8.000000 16.000000 16.000000 10.666667 10.666667 
dram[5]: 16.000000 16.000000 10.666667 10.666667 10.571428 10.857142 10.666667 10.666667 16.000000 16.000000  8.000000  8.000000 16.000000 16.000000 10.666667 10.666667 
average row locality = 8209/704 = 11.660511
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        66        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8201
bank skew: 96/64 = 1.50
chip skew: 1369/1366 = 1.00
number of total write accesses:
dram[0]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        444       273       269       275       280       275       302       272       272       272       282       276       269       270       283       280
dram[1]:        261       274       270       274       277       277       292       279       271       273       286       273       269       275       270       277
dram[2]:        265       274       269       266       277       269       278       273       274       272       271       277       272       272       275       275
dram[3]:        271       278       277       271       279       281       278       290       270       271       279       282       276       274       278       271
dram[4]:        278       270       267       273       279       270       280       271       270       269       284       276       268       281       280       281
dram[5]:        271       272       269       279       281       272       289       278       269       277       281       277       273       276       270       271
maximum mf latency per bank:
dram[0]:        337       283       321       296       319       289       398       292       298       290       360       301       306       295       395       304
dram[1]:        288       290       295       308       336       290       381       297       305       287       367       302       289       289       316       301
dram[2]:        291       305       289       284       293       299       298       313       289       301       305       325       287       303       295       315
dram[3]:        290       300       295       298       293       348       299       384       291       313       323       355       293       301       305       301
dram[4]:        313       283       297       285       311       286       359       292       299       287       378       296       296       299       326       324
dram[5]:        292       286       289       289       345       286       390       294       298       300       385       319       295       287       296       295

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41495 n_nop=38525 n_act=120 n_pre=104 n_req=1377 n_rd=2738 n_write=8 bw_util=0.1324
n_activity=15288 dram_eff=0.3592
bk0: 138a 40883i bk1: 128a 41100i bk2: 128a 41064i bk3: 128a 41038i bk4: 148a 40967i bk5: 148a 40975i bk6: 192a 40764i bk7: 192a 40824i bk8: 192a 40911i bk9: 192a 40908i bk10: 192a 40804i bk11: 192a 40707i bk12: 192a 40908i bk13: 192a 40884i bk14: 192a 40782i bk15: 192a 40790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.132908
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41495 n_nop=38545 n_act=117 n_pre=101 n_req=1366 n_rd=2732 n_write=0 bw_util=0.1317
n_activity=14931 dram_eff=0.366
bk0: 132a 41030i bk1: 128a 41103i bk2: 128a 41054i bk3: 128a 40999i bk4: 148a 40950i bk5: 148a 40971i bk6: 192a 40766i bk7: 192a 40813i bk8: 192a 40906i bk9: 192a 40882i bk10: 192a 40800i bk11: 192a 40703i bk12: 192a 40887i bk13: 192a 40877i bk14: 192a 40781i bk15: 192a 40755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.118737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41495 n_nop=38543 n_act=116 n_pre=100 n_req=1368 n_rd=2736 n_write=0 bw_util=0.1319
n_activity=15051 dram_eff=0.3636
bk0: 132a 41061i bk1: 128a 41110i bk2: 128a 41067i bk3: 128a 41067i bk4: 148a 40975i bk5: 152a 40976i bk6: 192a 40818i bk7: 192a 40837i bk8: 192a 40882i bk9: 192a 40918i bk10: 192a 40805i bk11: 192a 40710i bk12: 192a 40891i bk13: 192a 40910i bk14: 192a 40784i bk15: 192a 40792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0834076
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41495 n_nop=38549 n_act=115 n_pre=99 n_req=1366 n_rd=2732 n_write=0 bw_util=0.1317
n_activity=14842 dram_eff=0.3681
bk0: 128a 41085i bk1: 128a 41111i bk2: 128a 41053i bk3: 128a 41037i bk4: 148a 40980i bk5: 152a 40977i bk6: 192a 40824i bk7: 192a 40793i bk8: 192a 40873i bk9: 192a 40914i bk10: 192a 40737i bk11: 192a 40711i bk12: 192a 40880i bk13: 192a 40875i bk14: 192a 40767i bk15: 192a 40802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.110086
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41495 n_nop=38543 n_act=118 n_pre=102 n_req=1366 n_rd=2732 n_write=0 bw_util=0.1317
n_activity=15035 dram_eff=0.3634
bk0: 128a 41105i bk1: 128a 41100i bk2: 128a 41080i bk3: 128a 41058i bk4: 148a 40965i bk5: 152a 40982i bk6: 192a 40765i bk7: 192a 40833i bk8: 192a 40934i bk9: 192a 40924i bk10: 192a 40742i bk11: 192a 40710i bk12: 192a 40900i bk13: 192a 40815i bk14: 192a 40778i bk15: 192a 40774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.087384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41495 n_nop=38543 n_act=118 n_pre=102 n_req=1366 n_rd=2732 n_write=0 bw_util=0.1317
n_activity=15003 dram_eff=0.3642
bk0: 128a 41103i bk1: 128a 41095i bk2: 128a 41055i bk3: 128a 41034i bk4: 148a 40964i bk5: 152a 40979i bk6: 192a 40764i bk7: 192a 40820i bk8: 192a 40905i bk9: 192a 40898i bk10: 192a 40723i bk11: 192a 40704i bk12: 192a 40892i bk13: 192a 40829i bk14: 192a 40791i bk15: 192a 40764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.104254

========= L2 cache stats =========
L2_cache_bank[0]: Access = 791, Miss = 687, Miss_rate = 0.869, Pending_hits = 15, Reservation_fails = 592
L2_cache_bank[1]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 177
L2_cache_bank[3]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 201
L2_cache_bank[5]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8361
L2_total_cache_misses = 8201
L2_total_cache_miss_rate = 0.9809
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 970
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 250
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 611
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.087

icnt_total_pkts_mem_to_simt=41519
icnt_total_pkts_simt_to_mem=8425
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.5895
	minimum = 6
	maximum = 62
Network latency average = 11.1038
	minimum = 6
	maximum = 45
Slowest packet = 14
Flit latency average = 10.5126
	minimum = 6
	maximum = 41
Slowest flit = 1681
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0197014
	minimum = 0.016637 (at node 0)
	maximum = 0.0251622 (at node 15)
Accepted packet rate average = 0.0197014
	minimum = 0.016637 (at node 0)
	maximum = 0.0251622 (at node 15)
Injected flit rate average = 0.0588427
	minimum = 0.0167642 (at node 0)
	maximum = 0.116713 (at node 15)
Accepted flit rate average= 0.0588427
	minimum = 0.0216949 (at node 16)
	maximum = 0.103003 (at node 1)
Injected packet length average = 2.98672
Accepted packet length average = 2.98672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5895 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 11.1038 (1 samples)
	minimum = 6 (1 samples)
	maximum = 45 (1 samples)
Flit latency average = 10.5126 (1 samples)
	minimum = 6 (1 samples)
	maximum = 41 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0197014 (1 samples)
	minimum = 0.016637 (1 samples)
	maximum = 0.0251622 (1 samples)
Accepted packet rate average = 0.0197014 (1 samples)
	minimum = 0.016637 (1 samples)
	maximum = 0.0251622 (1 samples)
Injected flit rate average = 0.0588427 (1 samples)
	minimum = 0.0167642 (1 samples)
	maximum = 0.116713 (1 samples)
Accepted flit rate average = 0.0588427 (1 samples)
	minimum = 0.0216949 (1 samples)
	maximum = 0.103003 (1 samples)
Injected packet size average = 2.98672 (1 samples)
Accepted packet size average = 2.98672 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 71622 (inst/sec)
gpgpu_simulation_rate = 1047 (cycle/sec)
kernel '_Z6reduceIfLi256EEvPKT_PS0_j' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,31436)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,31436)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,31436)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,31436)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,31436)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,31436)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,31436)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,31436)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(8,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 32436  inst.: 2236928 (ipc=88.3) sim_rate=72158 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:44:37 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(4,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 34436  inst.: 2380864 (ipc=77.4) sim_rate=74402 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:44:38 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(11,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 36436  inst.: 2514880 (ipc=73.2) sim_rate=76208 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:44:39 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6207,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6210,31436), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6229,31436), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6242,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6249,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6260,31436), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6263,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6271,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6279,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6291,31436), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6309,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6327,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6352,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6354,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6362,31436), 3 CTAs running
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(27,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 38436  inst.: 2743243 (ipc=84.9) sim_rate=80683 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:44:40 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(16,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 40436  inst.: 2912203 (ipc=84.8) sim_rate=83205 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:44:41 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(23,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(29,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 42936  inst.: 3084683 (ipc=81.4) sim_rate=85685 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:44:42 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(15,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11951,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11973,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11996,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12029,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12035,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12038,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12047,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12055,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12058,31436), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12066,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12069,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12080,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12082,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12084,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12087,31436), 2 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(41,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 44936  inst.: 3302166 (ipc=85.4) sim_rate=89247 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:44:43 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(38,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(40,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 46936  inst.: 3467638 (ipc=85.1) sim_rate=91253 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:44:44 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(36,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(40,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 48936  inst.: 3663606 (ipc=86.6) sim_rate=93938 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:44:45 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(59,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17788,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17798,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17966,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17968,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17970,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17972,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17974,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17976,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17978,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17980,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17982,31436), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17984,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17986,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17988,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17990,31436), 1 CTAs running
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(56,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(50,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 51936  inst.: 3926785 (ipc=86.7) sim_rate=98169 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:44:46 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(57,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(45,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 54936  inst.: 4176201 (ipc=86.3) sim_rate=101858 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:44:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23545,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23561,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23577,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23581,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23586,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23598,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23614,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23617,31436), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23620,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23623,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23628,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23631,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23634,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23647,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23649,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(62,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (29406,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (29412,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (29430,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (29435,31436), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_j' finished on shader 8.

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 29436
gpu_sim_insn = 2148672
gpu_ipc =      72.9947
gpu_tot_sim_cycle = 60872
gpu_tot_sim_insn = 4297344
gpu_tot_ipc =      70.5964
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 817
gpu_stall_icnt2sh    = 22643
gpu_total_sim_rate=102317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 75264
	L1I_total_cache_misses = 780
	L1I_total_cache_miss_rate = 0.0104
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 990
L1D_cache:
	L1D_cache_core[0]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16512
	L1D_total_cache_misses = 16512
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 2176
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2116
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74484
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 780
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 
gpgpu_n_tot_thrd_icount = 4415488
gpgpu_n_tot_w_icount = 137984
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 524288
gpgpu_n_store_insn = 128
gpgpu_n_shmem_insn = 704640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 65664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1044	W0_Idle:63244	W0_Scoreboard:1368376	W1:768	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:137216
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120 {40:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2228224 {136:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 74 
maxdqlatency = 0 
maxmflatency = 435 
averagemflatency = 274 
max_icnt2mem_latency = 61 
max_icnt2sh_latency = 60871 
mrq_lat_table:11528 	1247 	1160 	1761 	633 	43 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99 	16428 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16470 	78 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4340 	11102 	956 	1 	0 	0 	0 	0 	0 	15 	15 	34 	64 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        20        20        16        16        20        20        18        18        20        20        20        18        20        20 
dram[1]:        20        20        20        20        16        16        20        20        18        18        20        20        20        18        20        20 
dram[2]:        20        20        20        20        16        16        20        20        18        16        20        20        20        18        20        20 
dram[3]:        20        20        20        20        16        16        20        20        18        16        20        20        20        18        20        20 
dram[4]:        20        20        20        20        16        16        20        20        18        16        20        20        18        18        20        20 
dram[5]:        20        20        20        20        16        16        20        20        18        16        20        20        18        18        20        20 
maximum service time to same row:
dram[0]:     10090      5631      8781     11638     16623     16669      4569      4488     13837     16532     15573      9035      8388     11204     14044     16896 
dram[1]:      4877      5657      8922     11713     16954     16956      4549      4544     13975     16781     15978      9292      8491     11310     14397     17185 
dram[2]:      4962      5537     11569      8779     16638     16592      4565      4430     16616     13691     15715      8888     11202      8497     16894     14160 
dram[3]:      5651      5626     11719      8919     16982     16956      4560      4544     16785     13971     15991      9300     11309      8488     17162     14396 
dram[4]:      5664      5554      8866     11568     16614     16638      4452      4453     13688     16534      8890      9046      8391     11274     14046     16947 
dram[5]:      5644      5630      8932     11715     16947     16980      4543      4540     13969     16782      9295      9292      8487     11325     14404     17160 
average row accesses per activate:
dram[0]: 10.500000 16.000000 10.666667 10.666667 10.571428 10.571428 10.666667 10.666667 16.000000 16.000000 10.666667  8.000000 16.000000 16.000000 10.666667 10.666667 
dram[1]: 13.000000 16.000000 10.666667 10.666667 10.571428 10.571428 10.666667 10.666667 16.000000 16.000000 10.666667  8.000000 16.000000 16.000000 10.666667 10.666667 
dram[2]: 14.444445 16.000000 10.666667 10.666667 10.571428 10.857142 10.666667 10.666667 16.000000 16.000000 10.666667  8.000000 16.000000 16.000000 10.666667 10.666667 
dram[3]: 16.000000 16.000000 10.666667 10.666667 10.571428 10.857142 10.666667 10.666667 16.000000 16.000000 10.666667  8.000000 16.000000 16.000000 10.666667 10.666667 
dram[4]: 16.000000 16.000000 10.666667 10.666667 10.571428 10.857142 10.666667 10.666667 16.000000 16.000000  8.000000  8.000000 16.000000 16.000000 10.666667 10.666667 
dram[5]: 16.000000 16.000000 10.666667 10.666667 10.571428 10.857142 10.666667 10.666667 16.000000 16.000000  8.000000  8.000000 16.000000 16.000000 10.666667 10.666667 
average row locality = 16407/1401 = 11.710920
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       134       128       128       128       148       148       192       192       192       192       192       192       192       192       192       192 
dram[1]:       130       128       128       128       148       148       192       192       192       192       192       192       192       192       192       192 
dram[2]:       130       128       128       128       148       152       192       192       192       192       192       192       192       192       192       192 
dram[3]:       128       128       128       128       148       152       192       192       192       192       192       192       192       192       192       192 
dram[4]:       128       128       128       128       148       152       192       192       192       192       192       192       192       192       192       192 
dram[5]:       128       128       128       128       148       152       192       192       192       192       192       192       192       192       192       192 
total reads: 16394
bank skew: 192/128 = 1.50
chip skew: 2734/2730 = 1.00
number of total write accesses:
dram[0]:        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        430       272       270       273       280       276       292       271       275       273       281       278       269       268       282       278
dram[1]:        264       277       267       273       277       279       287       276       270       273       279       276       268       273       268       278
dram[2]:        265       275       270       268       278       276       274       276       274       271       275       276       273       271       278       276
dram[3]:        270       276       274       268       278       284       277       284       272       269       278       278       270       271       275       271
dram[4]:        275       274       270       272       281       271       279       271       273       272       282       275       270       278       278       279
dram[5]:        274       273       268       274       281       273       284       273       267       275       276       274       269       275       269       273
maximum mf latency per bank:
dram[0]:        375       283       321       296       346       294       398       294       298       301       360       312       306       295       395       304
dram[1]:        288       295       295       308       363       293       411       297       305       289       367       302       310       291       316       301
dram[2]:        296       305       307       306       297       350       298       394       290       301       305       333       319       303       321       318
dram[3]:        291       300       296       298       299       401       305       435       291       313       323       355       293       301       305       301
dram[4]:        313       297       299       287       338       291       400       305       307       292       378       300       296       317       326       324
dram[5]:        292       291       296       294       365       301       423       296       298       300       385       319       295       291       296       308

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80350 n_nop=74412 n_act=236 n_pre=220 n_req=2747 n_rd=5468 n_write=14 bw_util=0.1365
n_activity=30024 dram_eff=0.3652
bk0: 268a 79077i bk1: 256a 79538i bk2: 256a 79468i bk3: 256a 79452i bk4: 296a 79217i bk5: 296a 79261i bk6: 384a 78869i bk7: 384a 79001i bk8: 384a 79128i bk9: 384a 79152i bk10: 384a 78900i bk11: 384a 78768i bk12: 384a 79160i bk13: 384a 79114i bk14: 384a 78923i bk15: 384a 78905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.132358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80350 n_nop=74442 n_act=232 n_pre=216 n_req=2730 n_rd=5460 n_write=0 bw_util=0.1359
n_activity=29963 dram_eff=0.3644
bk0: 260a 79462i bk1: 256a 79539i bk2: 256a 79468i bk3: 256a 79395i bk4: 296a 79268i bk5: 296a 79267i bk6: 384a 78861i bk7: 384a 79010i bk8: 384a 79147i bk9: 384a 79127i bk10: 384a 78959i bk11: 384a 78759i bk12: 384a 79136i bk13: 384a 79084i bk14: 384a 78931i bk15: 384a 78835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.117262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80350 n_nop=74436 n_act=231 n_pre=215 n_req=2734 n_rd=5468 n_write=0 bw_util=0.1361
n_activity=29850 dram_eff=0.3664
bk0: 260a 79518i bk1: 256a 79549i bk2: 256a 79478i bk3: 256a 79462i bk4: 296a 79282i bk5: 304a 79254i bk6: 384a 79001i bk7: 384a 78938i bk8: 384a 79111i bk9: 384a 79158i bk10: 384a 78935i bk11: 384a 78694i bk12: 384a 79140i bk13: 384a 79139i bk14: 384a 78927i bk15: 384a 78908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.102862
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80350 n_nop=74442 n_act=230 n_pre=214 n_req=2732 n_rd=5464 n_write=0 bw_util=0.136
n_activity=29951 dram_eff=0.3649
bk0: 256a 79533i bk1: 256a 79563i bk2: 256a 79443i bk3: 256a 79450i bk4: 296a 79278i bk5: 304a 79291i bk6: 384a 79002i bk7: 384a 78909i bk8: 384a 79095i bk9: 384a 79178i bk10: 384a 78846i bk11: 384a 78794i bk12: 384a 79141i bk13: 384a 79098i bk14: 384a 78884i bk15: 384a 78943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.114773
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80350 n_nop=74430 n_act=236 n_pre=220 n_req=2732 n_rd=5464 n_write=0 bw_util=0.136
n_activity=29792 dram_eff=0.3668
bk0: 256a 79536i bk1: 256a 79541i bk2: 256a 79480i bk3: 256a 79476i bk4: 296a 79233i bk5: 304a 79298i bk6: 384a 78883i bk7: 384a 78979i bk8: 384a 79167i bk9: 384a 79158i bk10: 384a 78794i bk11: 384a 78728i bk12: 384a 79119i bk13: 384a 79021i bk14: 384a 78908i bk15: 384a 78905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.106546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80350 n_nop=74430 n_act=236 n_pre=220 n_req=2732 n_rd=5464 n_write=0 bw_util=0.136
n_activity=30200 dram_eff=0.3619
bk0: 256a 79543i bk1: 256a 79536i bk2: 256a 79444i bk3: 256a 79417i bk4: 296a 79273i bk5: 304a 79262i bk6: 384a 78897i bk7: 384a 79027i bk8: 384a 79168i bk9: 384a 79141i bk10: 384a 78839i bk11: 384a 78777i bk12: 384a 79152i bk13: 384a 79003i bk14: 384a 78943i bk15: 384a 78865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.110853

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1537, Miss = 1370, Miss_rate = 0.891, Pending_hits = 18, Reservation_fails = 717
L2_cache_bank[1]: Access = 1364, Miss = 1364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1394, Miss = 1366, Miss_rate = 0.980, Pending_hits = 6, Reservation_fails = 177
L2_cache_bank[3]: Access = 1364, Miss = 1364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 1366, Miss_rate = 0.980, Pending_hits = 6, Reservation_fails = 201
L2_cache_bank[5]: Access = 1368, Miss = 1368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1364, Miss = 1364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1368, Miss = 1368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1364, Miss = 1364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1368, Miss = 1368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1364, Miss = 1364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1368, Miss = 1368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16617
L2_total_cache_misses = 16394
L2_total_cache_miss_rate = 0.9866
L2_total_cache_pending_hits = 30
L2_total_cache_reservation_fails = 1095
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 375
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 611
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.090

icnt_total_pkts_mem_to_simt=82543
icnt_total_pkts_simt_to_mem=16745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.124
	minimum = 6
	maximum = 58
Network latency average = 10.8074
	minimum = 6
	maximum = 58
Slowest packet = 16806
Flit latency average = 9.97082
	minimum = 6
	maximum = 58
Slowest flit = 50028
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0207758
	minimum = 0.0175296 (at node 0)
	maximum = 0.0253431 (at node 15)
Accepted packet rate average = 0.0207758
	minimum = 0.0175296 (at node 0)
	maximum = 0.0253431 (at node 15)
Injected flit rate average = 0.0620857
	minimum = 0.0176654 (at node 0)
	maximum = 0.118019 (at node 15)
Accepted flit rate average= 0.0620857
	minimum = 0.0231689 (at node 16)
	maximum = 0.10888 (at node 5)
Injected packet length average = 2.98837
Accepted packet length average = 2.98837
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3567 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Network latency average = 10.9556 (2 samples)
	minimum = 6 (2 samples)
	maximum = 51.5 (2 samples)
Flit latency average = 10.2417 (2 samples)
	minimum = 6 (2 samples)
	maximum = 49.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0202386 (2 samples)
	minimum = 0.0170833 (2 samples)
	maximum = 0.0252527 (2 samples)
Accepted packet rate average = 0.0202386 (2 samples)
	minimum = 0.0170833 (2 samples)
	maximum = 0.0252527 (2 samples)
Injected flit rate average = 0.0604642 (2 samples)
	minimum = 0.0172148 (2 samples)
	maximum = 0.117366 (2 samples)
Accepted flit rate average = 0.0604642 (2 samples)
	minimum = 0.0224319 (2 samples)
	maximum = 0.105942 (2 samples)
Injected packet size average = 2.98757 (2 samples)
Accepted packet size average = 2.98757 (2 samples)
Hops average = 1 (2 samples)
