MIPS A
"SyncdWRAR FreRA PodWRANa FreNaA"
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=SyncdWRAR FreRA PodWRANa FreNaA

{

0:rx=x; 0:ry=y;
1:ry=y; 1:rx=x;

}

 P0                | P1                ;
 li r2,1           | li r2,1           ;
 Loop00:           | Loop01:           ;
 ll r3,0( rx)      | ll r3,0( ry)      ;
 ori r9992,r2,0      | ori r9992,r2,0      ;
 sc r9992,0( rx)     | sc r9992,0( ry)     ;
 beq r9992,0,Loop00 | beq r9992,0,Loop01 ;
 sync              | lw r4,0( rx)      ;
 ll r4,0( ry)      |                   ;
exists
(x=1 /\ y=1 /\ 0:r3=0 /\ 0:r4=0 /\ 1:r3=0 /\ 1:r4=0)

