
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009c4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000b4c  08000b5c  00001b5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000b4c  08000b4c  00001b5c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000b4c  08000b4c  00001b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000b54  08000b5c  00001b5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b54  08000b54  00001b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000b58  08000b58  00001b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001b5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001b5c  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001b5c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001533  00000000  00000000  00001b86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000470  00000000  00000000  000030b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001a0  00000000  00000000  00003530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000013c  00000000  00000000  000036d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000256e  00000000  00000000  0000380c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001e24  00000000  00000000  00005d7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000988a  00000000  00000000  00007b9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00011428  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000620  00000000  00000000  0001146c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  00011a8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000b34 	.word	0x08000b34

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000b34 	.word	0x08000b34

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <SPI_GPIOInits>:
 */

#include "stm32f407xx.h"

void SPI_GPIOInits(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b084      	sub	sp, #16
 80001dc:	af00      	add	r7, sp, #0
	// initialize the GPIO Port of your choice in AFMODE
	GPIO_Handle_t SPI_GpioPins;

	SPI_GpioPins.pGPIOx=GPIOB;
 80001de:	4b10      	ldr	r3, [pc, #64]	@ (8000220 <SPI_GPIOInits+0x48>)
 80001e0:	607b      	str	r3, [r7, #4]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinAltFunMode=GPIO_ALTFN_5;
 80001e2:	2305      	movs	r3, #5
 80001e4:	737b      	strb	r3, [r7, #13]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_ALTFN;
 80001e6:	2302      	movs	r3, #2
 80001e8:	727b      	strb	r3, [r7, #9]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinOPType=GPIO_OP_TYPE_PP; // for I2c its OD mentioned in manual
 80001ea:	2300      	movs	r3, #0
 80001ec:	733b      	strb	r3, [r7, #12]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_NO_PUPD;
 80001ee:	2300      	movs	r3, #0
 80001f0:	72fb      	strb	r3, [r7, #11]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 80001f2:	2302      	movs	r3, #2
 80001f4:	72bb      	strb	r3, [r7, #10]

	//enable the Peripheral clock
	GPIO_PeripheralClockControl(SPI_GpioPins.pGPIOx, ENABLE);
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	2101      	movs	r1, #1
 80001fa:	4618      	mov	r0, r3
 80001fc:	f000 fa34 	bl	8000668 <GPIO_PeripheralClockControl>


	// SCLK pin
    SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_13;
 8000200:	230d      	movs	r3, #13
 8000202:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&SPI_GpioPins);
 8000204:	1d3b      	adds	r3, r7, #4
 8000206:	4618      	mov	r0, r3
 8000208:	f000 f87e 	bl	8000308 <GPIO_Init>
    // NSS
    //SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_12;
    //GPIO_Init(&SPI_GpioPins);

    // MOSI
    SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_15;
 800020c:	230f      	movs	r3, #15
 800020e:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&SPI_GpioPins);
 8000210:	1d3b      	adds	r3, r7, #4
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f878 	bl	8000308 <GPIO_Init>
    // MISO
    //SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_14;
    //GPIO_Init(&SPI_GpioPins);


}
 8000218:	bf00      	nop
 800021a:	3710      	adds	r7, #16
 800021c:	46bd      	mov	sp, r7
 800021e:	bd80      	pop	{r7, pc}
 8000220:	40020400 	.word	0x40020400

08000224 <SPI_Inits>:

void SPI_Inits()
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b088      	sub	sp, #32
 8000228:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI_Pins;

	SPI_Pins.pSPIx=SPI2;
 800022a:	4b0c      	ldr	r3, [pc, #48]	@ (800025c <SPI_Inits+0x38>)
 800022c:	603b      	str	r3, [r7, #0]
	SPI_Pins.SPIConfig.SPI_BusConfig=SPI_BUS_CONFIG_FD;
 800022e:	2301      	movs	r3, #1
 8000230:	717b      	strb	r3, [r7, #5]
	SPI_Pins.SPIConfig.SPI_DeviceMode=SPI_DEVICE_MODE_MASTER;
 8000232:	2301      	movs	r3, #1
 8000234:	713b      	strb	r3, [r7, #4]
	SPI_Pins.SPIConfig.SPI_CPHA=SPI_CPHA_LOW;
 8000236:	2300      	movs	r3, #0
 8000238:	727b      	strb	r3, [r7, #9]
	SPI_Pins.SPIConfig.SPI_CPOL=SPI_CPOL_HIGH;
 800023a:	2301      	movs	r3, #1
 800023c:	723b      	strb	r3, [r7, #8]
	SPI_Pins.SPIConfig.SPI_DFF=SPI_DFF_8BITS;
 800023e:	2300      	movs	r3, #0
 8000240:	71fb      	strb	r3, [r7, #7]
	SPI_Pins.SPIConfig.SPI_SSM=SPI_SSM_EN; // we are using master only
 8000242:	2301      	movs	r3, #1
 8000244:	72bb      	strb	r3, [r7, #10]
	SPI_Pins.SPIConfig.SPI_SclkSpeed=SPI_SCLK_SPEED_DIV2;
 8000246:	2300      	movs	r3, #0
 8000248:	71bb      	strb	r3, [r7, #6]

	// enable the Peripheral clock


	//Initialize
	SPI_Init(&SPI_Pins);
 800024a:	463b      	mov	r3, r7
 800024c:	4618      	mov	r0, r3
 800024e:	f000 fb89 	bl	8000964 <SPI_Init>

}
 8000252:	bf00      	nop
 8000254:	3720      	adds	r7, #32
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	40003800 	.word	0x40003800

08000260 <main>:
int main()
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b082      	sub	sp, #8
 8000264:	af00      	add	r7, sp, #0
	//create an Data buffer	char user_data[]= "Hello world"; // length in bytes

    char user_data[]="J";
 8000266:	234a      	movs	r3, #74	@ 0x4a
 8000268:	80bb      	strh	r3, [r7, #4]
	// Identified the GPIO pins we need to use in AF mode from Datasheet
	//GPIO initialize
	SPI_GPIOInits();
 800026a:	f7ff ffb5 	bl	80001d8 <SPI_GPIOInits>

	//SPI initialize
	SPI_Inits();
 800026e:	f7ff ffd9 	bl	8000224 <SPI_Inits>

	SPI_SSI_Config(SPI2,ENABLE);
 8000272:	2101      	movs	r1, #1
 8000274:	480e      	ldr	r0, [pc, #56]	@ (80002b0 <main+0x50>)
 8000276:	f000 fc1d 	bl	8000ab4 <SPI_SSI_Config>
	//use SPI_CR2_SSOE bit to enable the NSS output for master , which can be controlled with SSM and SPE bit in CR register
	//Refer Notes for this
    //SPI_SSOE_Config(SPI2,ENABLE);

	//Enable the SPI peripheral -- > all the Initialization  to CR register has to be done before this step (recommended)
	SPI_PeripheralControl(SPI2,ENABLE);
 800027a:	2101      	movs	r1, #1
 800027c:	480c      	ldr	r0, [pc, #48]	@ (80002b0 <main+0x50>)
 800027e:	f000 fbfe 	bl	8000a7e <SPI_PeripheralControl>

	//Send Data
	SPI_SendData(SPI2,(uint8_t*)user_data,strlen(user_data));
 8000282:	1d3b      	adds	r3, r7, #4
 8000284:	4618      	mov	r0, r3
 8000286:	f7ff ff9f 	bl	80001c8 <strlen>
 800028a:	4602      	mov	r2, r0
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	4619      	mov	r1, r3
 8000290:	4807      	ldr	r0, [pc, #28]	@ (80002b0 <main+0x50>)
 8000292:	f000 fbbd 	bl	8000a10 <SPI_SendData>


	//Good Methodology  to use an SPI_SR BSY bit to make sure SPI is not busy and only than we disable the SPI Peripheral , rather than doing abruptly
	// if busy keep hanging
	while(SPI_SR_BSY_Status(SPI2)==SPI_BSY_BUSY);
 8000296:	bf00      	nop
 8000298:	4805      	ldr	r0, [pc, #20]	@ (80002b0 <main+0x50>)
 800029a:	f000 fae0 	bl	800085e <SPI_SR_BSY_Status>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b01      	cmp	r3, #1
 80002a2:	d0f9      	beq.n	8000298 <main+0x38>

	// after all data send , Disable the Peripheral
	SPI_PeripheralControl(SPI2,DISABLE);
 80002a4:	2100      	movs	r1, #0
 80002a6:	4802      	ldr	r0, [pc, #8]	@ (80002b0 <main+0x50>)
 80002a8:	f000 fbe9 	bl	8000a7e <SPI_PeripheralControl>

	while(1);
 80002ac:	bf00      	nop
 80002ae:	e7fd      	b.n	80002ac <main+0x4c>
 80002b0:	40003800 	.word	0x40003800

080002b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002b4:	480d      	ldr	r0, [pc, #52]	@ (80002ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002b8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002bc:	480c      	ldr	r0, [pc, #48]	@ (80002f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80002be:	490d      	ldr	r1, [pc, #52]	@ (80002f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c0:	4a0d      	ldr	r2, [pc, #52]	@ (80002f8 <LoopForever+0xe>)
  movs r3, #0
 80002c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002c4:	e002      	b.n	80002cc <LoopCopyDataInit>

080002c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ca:	3304      	adds	r3, #4

080002cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d0:	d3f9      	bcc.n	80002c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002d2:	4a0a      	ldr	r2, [pc, #40]	@ (80002fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002d4:	4c0a      	ldr	r4, [pc, #40]	@ (8000300 <LoopForever+0x16>)
  movs r3, #0
 80002d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002d8:	e001      	b.n	80002de <LoopFillZerobss>

080002da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002dc:	3204      	adds	r2, #4

080002de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e0:	d3fb      	bcc.n	80002da <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80002e2:	f000 fc03 	bl	8000aec <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80002e6:	f7ff ffbb 	bl	8000260 <main>

080002ea <LoopForever>:

LoopForever:
  b LoopForever
 80002ea:	e7fe      	b.n	80002ea <LoopForever>
  ldr   r0, =_estack
 80002ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002f4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002f8:	08000b5c 	.word	0x08000b5c
  ldr r2, =_sbss
 80002fc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000300:	2000001c 	.word	0x2000001c

08000304 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000304:	e7fe      	b.n	8000304 <ADC_IRQHandler>
	...

08000308 <GPIO_Init>:
 *  Created on: Sep 20, 2025
 *      Author: LENOVO
 */

#include "stm32f4xx_gpio_driver.h"
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 8000308:	b580      	push	{r7, lr}
 800030a:	b086      	sub	sp, #24
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 8000310:	2300      	movs	r3, #0
 8000312:	617b      	str	r3, [r7, #20]

	GPIO_PeripheralClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	2101      	movs	r1, #1
 800031a:	4618      	mov	r0, r3
 800031c:	f000 f9a4 	bl	8000668 <GPIO_PeripheralClockControl>

	//1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	795b      	ldrb	r3, [r3, #5]
 8000324:	2b03      	cmp	r3, #3
 8000326:	d820      	bhi.n	800036a <GPIO_Init+0x62>
	{
		// non - interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	795b      	ldrb	r3, [r3, #5]
 800032c:	461a      	mov	r2, r3
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	791b      	ldrb	r3, [r3, #4]
 8000332:	005b      	lsls	r3, r3, #1
 8000334:	fa02 f303 	lsl.w	r3, r2, r3
 8000338:	617b      	str	r3, [r7, #20]
		// now do set this mode in the GPIO register structure which is pointing to actual GPIOx peripheral
		pGPIOHandle->pGPIOx->MODER &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	681a      	ldr	r2, [r3, #0]
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	791b      	ldrb	r3, [r3, #4]
 8000344:	005b      	lsls	r3, r3, #1
 8000346:	2103      	movs	r1, #3
 8000348:	fa01 f303 	lsl.w	r3, r1, r3
 800034c:	43db      	mvns	r3, r3
 800034e:	4619      	mov	r1, r3
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	400a      	ands	r2, r1
 8000356:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	6819      	ldr	r1, [r3, #0]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	697a      	ldr	r2, [r7, #20]
 8000364:	430a      	orrs	r2, r1
 8000366:	601a      	str	r2, [r3, #0]
 8000368:	e0c5      	b.n	80004f6 <GPIO_Init+0x1ee>

	}
	else
	{
		// interrupt mode - code it later
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_FT)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	795b      	ldrb	r3, [r3, #5]
 800036e:	2b04      	cmp	r3, #4
 8000370:	d817      	bhi.n	80003a2 <GPIO_Init+0x9a>
		{
			// configure Falling trigger using FTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000372:	4b47      	ldr	r3, [pc, #284]	@ (8000490 <GPIO_Init+0x188>)
 8000374:	68db      	ldr	r3, [r3, #12]
 8000376:	687a      	ldr	r2, [r7, #4]
 8000378:	7912      	ldrb	r2, [r2, #4]
 800037a:	4611      	mov	r1, r2
 800037c:	2201      	movs	r2, #1
 800037e:	408a      	lsls	r2, r1
 8000380:	4611      	mov	r1, r2
 8000382:	4a43      	ldr	r2, [pc, #268]	@ (8000490 <GPIO_Init+0x188>)
 8000384:	430b      	orrs	r3, r1
 8000386:	60d3      	str	r3, [r2, #12]

			//clear the corresponding RTSR bit for safety
			EXTI->RTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000388:	4b41      	ldr	r3, [pc, #260]	@ (8000490 <GPIO_Init+0x188>)
 800038a:	689b      	ldr	r3, [r3, #8]
 800038c:	687a      	ldr	r2, [r7, #4]
 800038e:	7912      	ldrb	r2, [r2, #4]
 8000390:	4611      	mov	r1, r2
 8000392:	2201      	movs	r2, #1
 8000394:	408a      	lsls	r2, r1
 8000396:	43d2      	mvns	r2, r2
 8000398:	4611      	mov	r1, r2
 800039a:	4a3d      	ldr	r2, [pc, #244]	@ (8000490 <GPIO_Init+0x188>)
 800039c:	430b      	orrs	r3, r1
 800039e:	6093      	str	r3, [r2, #8]
 80003a0:	e035      	b.n	800040e <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RT)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	795b      	ldrb	r3, [r3, #5]
 80003a6:	2b05      	cmp	r3, #5
 80003a8:	d817      	bhi.n	80003da <GPIO_Init+0xd2>
		{
			//configure Rising trigger RTSR
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003aa:	4b39      	ldr	r3, [pc, #228]	@ (8000490 <GPIO_Init+0x188>)
 80003ac:	689b      	ldr	r3, [r3, #8]
 80003ae:	687a      	ldr	r2, [r7, #4]
 80003b0:	7912      	ldrb	r2, [r2, #4]
 80003b2:	4611      	mov	r1, r2
 80003b4:	2201      	movs	r2, #1
 80003b6:	408a      	lsls	r2, r1
 80003b8:	4611      	mov	r1, r2
 80003ba:	4a35      	ldr	r2, [pc, #212]	@ (8000490 <GPIO_Init+0x188>)
 80003bc:	430b      	orrs	r3, r1
 80003be:	6093      	str	r3, [r2, #8]

			//clear the corresponding FTSR bit for safety
			EXTI->FTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003c0:	4b33      	ldr	r3, [pc, #204]	@ (8000490 <GPIO_Init+0x188>)
 80003c2:	68db      	ldr	r3, [r3, #12]
 80003c4:	687a      	ldr	r2, [r7, #4]
 80003c6:	7912      	ldrb	r2, [r2, #4]
 80003c8:	4611      	mov	r1, r2
 80003ca:	2201      	movs	r2, #1
 80003cc:	408a      	lsls	r2, r1
 80003ce:	43d2      	mvns	r2, r2
 80003d0:	4611      	mov	r1, r2
 80003d2:	4a2f      	ldr	r2, [pc, #188]	@ (8000490 <GPIO_Init+0x188>)
 80003d4:	430b      	orrs	r3, r1
 80003d6:	60d3      	str	r3, [r2, #12]
 80003d8:	e019      	b.n	800040e <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RFT)
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	795b      	ldrb	r3, [r3, #5]
 80003de:	2b06      	cmp	r3, #6
 80003e0:	d815      	bhi.n	800040e <GPIO_Init+0x106>
		{
			// configure both falling trigger and rising trigger
			// FTSR and RTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000490 <GPIO_Init+0x188>)
 80003e4:	68db      	ldr	r3, [r3, #12]
 80003e6:	687a      	ldr	r2, [r7, #4]
 80003e8:	7912      	ldrb	r2, [r2, #4]
 80003ea:	4611      	mov	r1, r2
 80003ec:	2201      	movs	r2, #1
 80003ee:	408a      	lsls	r2, r1
 80003f0:	4611      	mov	r1, r2
 80003f2:	4a27      	ldr	r2, [pc, #156]	@ (8000490 <GPIO_Init+0x188>)
 80003f4:	430b      	orrs	r3, r1
 80003f6:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003f8:	4b25      	ldr	r3, [pc, #148]	@ (8000490 <GPIO_Init+0x188>)
 80003fa:	689b      	ldr	r3, [r3, #8]
 80003fc:	687a      	ldr	r2, [r7, #4]
 80003fe:	7912      	ldrb	r2, [r2, #4]
 8000400:	4611      	mov	r1, r2
 8000402:	2201      	movs	r2, #1
 8000404:	408a      	lsls	r2, r1
 8000406:	4611      	mov	r1, r2
 8000408:	4a21      	ldr	r2, [pc, #132]	@ (8000490 <GPIO_Init+0x188>)
 800040a:	430b      	orrs	r3, r1
 800040c:	6093      	str	r3, [r2, #8]

		}

		//2. configure the GPIO port selection in the SYSCFG_EXTICR

		uint8_t temp1=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	791b      	ldrb	r3, [r3, #4]
 8000412:	089b      	lsrs	r3, r3, #2
 8000414:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	791b      	ldrb	r3, [r3, #4]
 800041a:	f003 0303 	and.w	r3, r3, #3
 800041e:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode =GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	4a1b      	ldr	r2, [pc, #108]	@ (8000494 <GPIO_Init+0x18c>)
 8000426:	4293      	cmp	r3, r2
 8000428:	d044      	beq.n	80004b4 <GPIO_Init+0x1ac>
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	4a1a      	ldr	r2, [pc, #104]	@ (8000498 <GPIO_Init+0x190>)
 8000430:	4293      	cmp	r3, r2
 8000432:	d02b      	beq.n	800048c <GPIO_Init+0x184>
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a18      	ldr	r2, [pc, #96]	@ (800049c <GPIO_Init+0x194>)
 800043a:	4293      	cmp	r3, r2
 800043c:	d024      	beq.n	8000488 <GPIO_Init+0x180>
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	4a17      	ldr	r2, [pc, #92]	@ (80004a0 <GPIO_Init+0x198>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d01d      	beq.n	8000484 <GPIO_Init+0x17c>
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a15      	ldr	r2, [pc, #84]	@ (80004a4 <GPIO_Init+0x19c>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d016      	beq.n	8000480 <GPIO_Init+0x178>
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4a14      	ldr	r2, [pc, #80]	@ (80004a8 <GPIO_Init+0x1a0>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d00f      	beq.n	800047c <GPIO_Init+0x174>
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	4a12      	ldr	r2, [pc, #72]	@ (80004ac <GPIO_Init+0x1a4>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d008      	beq.n	8000478 <GPIO_Init+0x170>
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4a11      	ldr	r2, [pc, #68]	@ (80004b0 <GPIO_Init+0x1a8>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d101      	bne.n	8000474 <GPIO_Init+0x16c>
 8000470:	2307      	movs	r3, #7
 8000472:	e020      	b.n	80004b6 <GPIO_Init+0x1ae>
 8000474:	2300      	movs	r3, #0
 8000476:	e01e      	b.n	80004b6 <GPIO_Init+0x1ae>
 8000478:	2306      	movs	r3, #6
 800047a:	e01c      	b.n	80004b6 <GPIO_Init+0x1ae>
 800047c:	2305      	movs	r3, #5
 800047e:	e01a      	b.n	80004b6 <GPIO_Init+0x1ae>
 8000480:	2304      	movs	r3, #4
 8000482:	e018      	b.n	80004b6 <GPIO_Init+0x1ae>
 8000484:	2303      	movs	r3, #3
 8000486:	e016      	b.n	80004b6 <GPIO_Init+0x1ae>
 8000488:	2302      	movs	r3, #2
 800048a:	e014      	b.n	80004b6 <GPIO_Init+0x1ae>
 800048c:	2301      	movs	r3, #1
 800048e:	e012      	b.n	80004b6 <GPIO_Init+0x1ae>
 8000490:	40013c00 	.word	0x40013c00
 8000494:	40020000 	.word	0x40020000
 8000498:	40020400 	.word	0x40020400
 800049c:	40020800 	.word	0x40020800
 80004a0:	40020c00 	.word	0x40020c00
 80004a4:	40021000 	.word	0x40021000
 80004a8:	40021800 	.word	0x40021800
 80004ac:	40021c00 	.word	0x40021c00
 80004b0:	40022000 	.word	0x40022000
 80004b4:	2300      	movs	r3, #0
 80004b6:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80004b8:	4b68      	ldr	r3, [pc, #416]	@ (800065c <GPIO_Init+0x354>)
 80004ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80004bc:	4a67      	ldr	r2, [pc, #412]	@ (800065c <GPIO_Init+0x354>)
 80004be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004c2:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1]|= (portcode << (temp2*4));
 80004c4:	4a66      	ldr	r2, [pc, #408]	@ (8000660 <GPIO_Init+0x358>)
 80004c6:	7cfb      	ldrb	r3, [r7, #19]
 80004c8:	3302      	adds	r3, #2
 80004ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004ce:	7c79      	ldrb	r1, [r7, #17]
 80004d0:	7cbb      	ldrb	r3, [r7, #18]
 80004d2:	009b      	lsls	r3, r3, #2
 80004d4:	fa01 f303 	lsl.w	r3, r1, r3
 80004d8:	4618      	mov	r0, r3
 80004da:	4961      	ldr	r1, [pc, #388]	@ (8000660 <GPIO_Init+0x358>)
 80004dc:	7cfb      	ldrb	r3, [r7, #19]
 80004de:	4302      	orrs	r2, r0
 80004e0:	3302      	adds	r3, #2
 80004e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]



		//3.  enable the EXTI interrupt Delivery using Interrupt mask register
        // enable that EXTI line  to deliver the interrupt from MCU side
		EXTI->IMR=(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	791b      	ldrb	r3, [r3, #4]
 80004ea:	461a      	mov	r2, r3
 80004ec:	2301      	movs	r3, #1
 80004ee:	fa03 f202 	lsl.w	r2, r3, r2
 80004f2:	4b5c      	ldr	r3, [pc, #368]	@ (8000664 <GPIO_Init+0x35c>)
 80004f4:	601a      	str	r2, [r3, #0]

	}

	//2. configure the speed
	temp=0;
 80004f6:	2300      	movs	r3, #0
 80004f8:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	799b      	ldrb	r3, [r3, #6]
 80004fe:	461a      	mov	r2, r3
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	791b      	ldrb	r3, [r3, #4]
 8000504:	005b      	lsls	r3, r3, #1
 8000506:	fa02 f303 	lsl.w	r3, r2, r3
 800050a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	689a      	ldr	r2, [r3, #8]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	791b      	ldrb	r3, [r3, #4]
 8000516:	005b      	lsls	r3, r3, #1
 8000518:	2103      	movs	r1, #3
 800051a:	fa01 f303 	lsl.w	r3, r1, r3
 800051e:	43db      	mvns	r3, r3
 8000520:	4619      	mov	r1, r3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	400a      	ands	r2, r1
 8000528:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	6899      	ldr	r1, [r3, #8]
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	697a      	ldr	r2, [r7, #20]
 8000536:	430a      	orrs	r2, r1
 8000538:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp=0;
 800053a:	2300      	movs	r3, #0
 800053c:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	79db      	ldrb	r3, [r3, #7]
 8000542:	461a      	mov	r2, r3
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	791b      	ldrb	r3, [r3, #4]
 8000548:	005b      	lsls	r3, r3, #1
 800054a:	fa02 f303 	lsl.w	r3, r2, r3
 800054e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	68da      	ldr	r2, [r3, #12]
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	791b      	ldrb	r3, [r3, #4]
 800055a:	005b      	lsls	r3, r3, #1
 800055c:	2103      	movs	r1, #3
 800055e:	fa01 f303 	lsl.w	r3, r1, r3
 8000562:	43db      	mvns	r3, r3
 8000564:	4619      	mov	r1, r3
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	400a      	ands	r2, r1
 800056c:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	68d9      	ldr	r1, [r3, #12]
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	697a      	ldr	r2, [r7, #20]
 800057a:	430a      	orrs	r2, r1
 800057c:	60da      	str	r2, [r3, #12]
	//4. configure the optype
	// this code should be configured only if the mode is in OUTPUT Mode
	// Need to add checks for this code
	temp=0;
 800057e:	2300      	movs	r3, #0
 8000580:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType <<  pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	7a1b      	ldrb	r3, [r3, #8]
 8000586:	461a      	mov	r2, r3
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	791b      	ldrb	r3, [r3, #4]
 800058c:	fa02 f303 	lsl.w	r3, r2, r3
 8000590:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &=(~(0x1 <<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	685a      	ldr	r2, [r3, #4]
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	791b      	ldrb	r3, [r3, #4]
 800059c:	4619      	mov	r1, r3
 800059e:	2301      	movs	r3, #1
 80005a0:	408b      	lsls	r3, r1
 80005a2:	43db      	mvns	r3, r3
 80005a4:	4619      	mov	r1, r3
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	400a      	ands	r2, r1
 80005ac:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	6859      	ldr	r1, [r3, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	697a      	ldr	r2, [r7, #20]
 80005ba:	430a      	orrs	r2, r1
 80005bc:	605a      	str	r2, [r3, #4]

	//5. configure the altfn
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	795b      	ldrb	r3, [r3, #5]
 80005c2:	2b02      	cmp	r3, #2
 80005c4:	d146      	bne.n	8000654 <GPIO_Init+0x34c>
	{
			// configure the altfn registers
		uint8_t temp1,temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber /8;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	791b      	ldrb	r3, [r3, #4]
 80005ca:	08db      	lsrs	r3, r3, #3
 80005cc:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber %8;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	791b      	ldrb	r3, [r3, #4]
 80005d2:	f003 0307 	and.w	r3, r3, #7
 80005d6:	73fb      	strb	r3, [r7, #15]

		if(temp1 ==0){
 80005d8:	7c3b      	ldrb	r3, [r7, #16]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d11d      	bne.n	800061a <GPIO_Init+0x312>
			pGPIOHandle->pGPIOx->AFRL &=~(0xF << (4 * temp2));
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	6a1a      	ldr	r2, [r3, #32]
 80005e4:	7bfb      	ldrb	r3, [r7, #15]
 80005e6:	009b      	lsls	r3, r3, #2
 80005e8:	210f      	movs	r1, #15
 80005ea:	fa01 f303 	lsl.w	r3, r1, r3
 80005ee:	43db      	mvns	r3, r3
 80005f0:	4619      	mov	r1, r3
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	400a      	ands	r2, r1
 80005f8:	621a      	str	r2, [r3, #32]
			pGPIOHandle->pGPIOx->AFRL |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	6a1a      	ldr	r2, [r3, #32]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	7a5b      	ldrb	r3, [r3, #9]
 8000604:	4619      	mov	r1, r3
 8000606:	7bfb      	ldrb	r3, [r7, #15]
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	fa01 f303 	lsl.w	r3, r1, r3
 800060e:	4619      	mov	r1, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	430a      	orrs	r2, r1
 8000616:	621a      	str	r2, [r3, #32]
		}


	}

}
 8000618:	e01c      	b.n	8000654 <GPIO_Init+0x34c>
			pGPIOHandle->pGPIOx->AFRH &=~(0xF<< (4 * temp2));
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000620:	7bfb      	ldrb	r3, [r7, #15]
 8000622:	009b      	lsls	r3, r3, #2
 8000624:	210f      	movs	r1, #15
 8000626:	fa01 f303 	lsl.w	r3, r1, r3
 800062a:	43db      	mvns	r3, r3
 800062c:	4619      	mov	r1, r3
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	400a      	ands	r2, r1
 8000634:	625a      	str	r2, [r3, #36]	@ 0x24
			pGPIOHandle->pGPIOx->AFRH |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	7a5b      	ldrb	r3, [r3, #9]
 8000640:	4619      	mov	r1, r3
 8000642:	7bfb      	ldrb	r3, [r7, #15]
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	fa01 f303 	lsl.w	r3, r1, r3
 800064a:	4619      	mov	r1, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	430a      	orrs	r2, r1
 8000652:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000654:	bf00      	nop
 8000656:	3718      	adds	r7, #24
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40023800 	.word	0x40023800
 8000660:	40013800 	.word	0x40013800
 8000664:	40013c00 	.word	0x40013c00

08000668 <GPIO_PeripheralClockControl>:

void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx,uint8_t EnorDi){
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
 8000670:	460b      	mov	r3, r1
 8000672:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 8000674:	78fb      	ldrb	r3, [r7, #3]
 8000676:	2b01      	cmp	r3, #1
 8000678:	d162      	bne.n	8000740 <GPIO_PeripheralClockControl+0xd8>
		// check *pGIOx is pointing to which GPIO peripheral
		if(pGPIOx == GPIOA){
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	4a64      	ldr	r2, [pc, #400]	@ (8000810 <GPIO_PeripheralClockControl+0x1a8>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d106      	bne.n	8000690 <GPIO_PeripheralClockControl+0x28>
			GPIOA_PCLK_EN();
 8000682:	4b64      	ldr	r3, [pc, #400]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000686:	4a63      	ldr	r2, [pc, #396]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	6313      	str	r3, [r2, #48]	@ 0x30
				}

	}


}
 800068e:	e0b9      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	4a61      	ldr	r2, [pc, #388]	@ (8000818 <GPIO_PeripheralClockControl+0x1b0>)
 8000694:	4293      	cmp	r3, r2
 8000696:	d106      	bne.n	80006a6 <GPIO_PeripheralClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000698:	4b5e      	ldr	r3, [pc, #376]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 800069a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069c:	4a5d      	ldr	r2, [pc, #372]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 800069e:	f043 0302 	orr.w	r3, r3, #2
 80006a2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006a4:	e0ae      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC){
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4a5c      	ldr	r2, [pc, #368]	@ (800081c <GPIO_PeripheralClockControl+0x1b4>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d106      	bne.n	80006bc <GPIO_PeripheralClockControl+0x54>
			GPIOC_PCLK_EN();
 80006ae:	4b59      	ldr	r3, [pc, #356]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	4a58      	ldr	r2, [pc, #352]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80006b4:	f043 0304 	orr.w	r3, r3, #4
 80006b8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006ba:	e0a3      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD){
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	4a58      	ldr	r2, [pc, #352]	@ (8000820 <GPIO_PeripheralClockControl+0x1b8>)
 80006c0:	4293      	cmp	r3, r2
 80006c2:	d106      	bne.n	80006d2 <GPIO_PeripheralClockControl+0x6a>
			GPIOD_PCLK_EN();
 80006c4:	4b53      	ldr	r3, [pc, #332]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80006c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c8:	4a52      	ldr	r2, [pc, #328]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80006ca:	f043 0308 	orr.w	r3, r3, #8
 80006ce:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006d0:	e098      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE){
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4a53      	ldr	r2, [pc, #332]	@ (8000824 <GPIO_PeripheralClockControl+0x1bc>)
 80006d6:	4293      	cmp	r3, r2
 80006d8:	d106      	bne.n	80006e8 <GPIO_PeripheralClockControl+0x80>
			GPIOE_PCLK_EN();
 80006da:	4b4e      	ldr	r3, [pc, #312]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	4a4d      	ldr	r2, [pc, #308]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80006e0:	f043 0310 	orr.w	r3, r3, #16
 80006e4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006e6:	e08d      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF){
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	4a4f      	ldr	r2, [pc, #316]	@ (8000828 <GPIO_PeripheralClockControl+0x1c0>)
 80006ec:	4293      	cmp	r3, r2
 80006ee:	d106      	bne.n	80006fe <GPIO_PeripheralClockControl+0x96>
			GPIOF_PCLK_EN();
 80006f0:	4b48      	ldr	r3, [pc, #288]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80006f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f4:	4a47      	ldr	r2, [pc, #284]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80006f6:	f043 0320 	orr.w	r3, r3, #32
 80006fa:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006fc:	e082      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG){
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4a4a      	ldr	r2, [pc, #296]	@ (800082c <GPIO_PeripheralClockControl+0x1c4>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d106      	bne.n	8000714 <GPIO_PeripheralClockControl+0xac>
			GPIOG_PCLK_EN();
 8000706:	4b43      	ldr	r3, [pc, #268]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	4a42      	ldr	r2, [pc, #264]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 800070c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000710:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000712:	e077      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH){
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4a46      	ldr	r2, [pc, #280]	@ (8000830 <GPIO_PeripheralClockControl+0x1c8>)
 8000718:	4293      	cmp	r3, r2
 800071a:	d106      	bne.n	800072a <GPIO_PeripheralClockControl+0xc2>
			GPIOH_PCLK_EN();
 800071c:	4b3d      	ldr	r3, [pc, #244]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 800071e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000720:	4a3c      	ldr	r2, [pc, #240]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 8000722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000726:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000728:	e06c      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI){
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	4a41      	ldr	r2, [pc, #260]	@ (8000834 <GPIO_PeripheralClockControl+0x1cc>)
 800072e:	4293      	cmp	r3, r2
 8000730:	d168      	bne.n	8000804 <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000732:	4b38      	ldr	r3, [pc, #224]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	4a37      	ldr	r2, [pc, #220]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 8000738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800073c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800073e:	e061      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
				if(pGPIOx == GPIOA){
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	4a33      	ldr	r2, [pc, #204]	@ (8000810 <GPIO_PeripheralClockControl+0x1a8>)
 8000744:	4293      	cmp	r3, r2
 8000746:	d106      	bne.n	8000756 <GPIO_PeripheralClockControl+0xee>
					GPIOA_PCLK_DI();
 8000748:	4b32      	ldr	r3, [pc, #200]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 800074a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074c:	4a31      	ldr	r2, [pc, #196]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 800074e:	f023 0301 	bic.w	r3, r3, #1
 8000752:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000754:	e056      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOB){
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4a2f      	ldr	r2, [pc, #188]	@ (8000818 <GPIO_PeripheralClockControl+0x1b0>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d106      	bne.n	800076c <GPIO_PeripheralClockControl+0x104>
					GPIOB_PCLK_DI();
 800075e:	4b2d      	ldr	r3, [pc, #180]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	4a2c      	ldr	r2, [pc, #176]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 8000764:	f023 0302 	bic.w	r3, r3, #2
 8000768:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800076a:	e04b      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOC){
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	4a2b      	ldr	r2, [pc, #172]	@ (800081c <GPIO_PeripheralClockControl+0x1b4>)
 8000770:	4293      	cmp	r3, r2
 8000772:	d106      	bne.n	8000782 <GPIO_PeripheralClockControl+0x11a>
					GPIOC_PCLK_DI();
 8000774:	4b27      	ldr	r3, [pc, #156]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 8000776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000778:	4a26      	ldr	r2, [pc, #152]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 800077a:	f023 0304 	bic.w	r3, r3, #4
 800077e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000780:	e040      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOD){
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4a26      	ldr	r2, [pc, #152]	@ (8000820 <GPIO_PeripheralClockControl+0x1b8>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d106      	bne.n	8000798 <GPIO_PeripheralClockControl+0x130>
					GPIOD_PCLK_DI();
 800078a:	4b22      	ldr	r3, [pc, #136]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	4a21      	ldr	r2, [pc, #132]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 8000790:	f023 0308 	bic.w	r3, r3, #8
 8000794:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000796:	e035      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOE){
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	4a22      	ldr	r2, [pc, #136]	@ (8000824 <GPIO_PeripheralClockControl+0x1bc>)
 800079c:	4293      	cmp	r3, r2
 800079e:	d106      	bne.n	80007ae <GPIO_PeripheralClockControl+0x146>
					GPIOE_PCLK_DI();
 80007a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80007a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a4:	4a1b      	ldr	r2, [pc, #108]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80007a6:	f023 0310 	bic.w	r3, r3, #16
 80007aa:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007ac:	e02a      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOF){
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	4a1d      	ldr	r2, [pc, #116]	@ (8000828 <GPIO_PeripheralClockControl+0x1c0>)
 80007b2:	4293      	cmp	r3, r2
 80007b4:	d106      	bne.n	80007c4 <GPIO_PeripheralClockControl+0x15c>
					GPIOF_PCLK_DI();
 80007b6:	4b17      	ldr	r3, [pc, #92]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	4a16      	ldr	r2, [pc, #88]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80007bc:	f023 0320 	bic.w	r3, r3, #32
 80007c0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007c2:	e01f      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOG){
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	4a19      	ldr	r2, [pc, #100]	@ (800082c <GPIO_PeripheralClockControl+0x1c4>)
 80007c8:	4293      	cmp	r3, r2
 80007ca:	d106      	bne.n	80007da <GPIO_PeripheralClockControl+0x172>
					GPIOG_PCLK_DI();
 80007cc:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80007ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d0:	4a10      	ldr	r2, [pc, #64]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80007d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80007d6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007d8:	e014      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOH){
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4a14      	ldr	r2, [pc, #80]	@ (8000830 <GPIO_PeripheralClockControl+0x1c8>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d106      	bne.n	80007f0 <GPIO_PeripheralClockControl+0x188>
					GPIOH_PCLK_DI();
 80007e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	4a0b      	ldr	r2, [pc, #44]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80007e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80007ec:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007ee:	e009      	b.n	8000804 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOI){
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	4a10      	ldr	r2, [pc, #64]	@ (8000834 <GPIO_PeripheralClockControl+0x1cc>)
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d105      	bne.n	8000804 <GPIO_PeripheralClockControl+0x19c>
					GPIOI_PCLK_DI();
 80007f8:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80007fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fc:	4a05      	ldr	r2, [pc, #20]	@ (8000814 <GPIO_PeripheralClockControl+0x1ac>)
 80007fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000802:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	40020000 	.word	0x40020000
 8000814:	40023800 	.word	0x40023800
 8000818:	40020400 	.word	0x40020400
 800081c:	40020800 	.word	0x40020800
 8000820:	40020c00 	.word	0x40020c00
 8000824:	40021000 	.word	0x40021000
 8000828:	40021400 	.word	0x40021400
 800082c:	40021800 	.word	0x40021800
 8000830:	40021c00 	.word	0x40021c00
 8000834:	40022000 	.word	0x40022000

08000838 <SPI_GetFlagStatus>:
//Adding Definition for  API Prototypes for SPI peripherals

/*Peripheral clock control */

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx , uint32_t FlagName)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	6039      	str	r1, [r7, #0]
	if(pSPIx->SPI_SR & FlagName)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	689a      	ldr	r2, [r3, #8]
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	4013      	ands	r3, r2
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 800084e:	2301      	movs	r3, #1
 8000850:	e000      	b.n	8000854 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000852:	2300      	movs	r3, #0
}
 8000854:	4618      	mov	r0, r3
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr

0800085e <SPI_SR_BSY_Status>:
	return RXNE_EMPTY;

}

uint8_t SPI_SR_BSY_Status(SPI_RegDef_t *pSPIx)
{
 800085e:	b480      	push	{r7}
 8000860:	b083      	sub	sp, #12
 8000862:	af00      	add	r7, sp, #0
 8000864:	6078      	str	r0, [r7, #4]
	if(pSPIx->SPI_SR & (SPI_BUSY_FLAG))
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	689b      	ldr	r3, [r3, #8]
 800086a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <SPI_SR_BSY_Status+0x18>
	{
		return SPI_BSY_BUSY;
 8000872:	2301      	movs	r3, #1
 8000874:	e000      	b.n	8000878 <SPI_SR_BSY_Status+0x1a>

	}
	return SPI_BSY_NOT_BUSY;
 8000876:	2300      	movs	r3, #0

}
 8000878:	4618      	mov	r0, r3
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	bc80      	pop	{r7}
 8000880:	4770      	bx	lr
	...

08000884 <SPI_PeripheralClockControl>:
	pSPIHandle->pRxBuffer = NULL;
	pSPIHandle->RxLen=0;
	pSPIHandle->RxState=SPI_READY;
}

void SPI_PeripheralClockControl(SPI_RegDef_t *pSPIx,uint8_t EnorDi){
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	460b      	mov	r3, r1
 800088e:	70fb      	strb	r3, [r7, #3]

	if(EnorDi==ENABLE)
 8000890:	78fb      	ldrb	r3, [r7, #3]
 8000892:	2b01      	cmp	r3, #1
 8000894:	d12b      	bne.n	80008ee <SPI_PeripheralClockControl+0x6a>
	{
		if(pSPIx==SPI1)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4a2d      	ldr	r2, [pc, #180]	@ (8000950 <SPI_PeripheralClockControl+0xcc>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d106      	bne.n	80008ac <SPI_PeripheralClockControl+0x28>
		{
			SPI1_PCLK_EN();
 800089e:	4b2d      	ldr	r3, [pc, #180]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 80008a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008a2:	4a2c      	ldr	r2, [pc, #176]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 80008a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80008a8:	6453      	str	r3, [r2, #68]	@ 0x44
		else if(pSPIx==SPI4)
		{
			SPI4_PCLK_DI();
		}
	}
}
 80008aa:	e04b      	b.n	8000944 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI2)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	4a2a      	ldr	r2, [pc, #168]	@ (8000958 <SPI_PeripheralClockControl+0xd4>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d106      	bne.n	80008c2 <SPI_PeripheralClockControl+0x3e>
			SPI2_PCLK_EN();
 80008b4:	4b27      	ldr	r3, [pc, #156]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 80008b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b8:	4a26      	ldr	r2, [pc, #152]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 80008ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008be:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008c0:	e040      	b.n	8000944 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI3)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	4a25      	ldr	r2, [pc, #148]	@ (800095c <SPI_PeripheralClockControl+0xd8>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d106      	bne.n	80008d8 <SPI_PeripheralClockControl+0x54>
			SPI3_PCLK_EN();
 80008ca:	4b22      	ldr	r3, [pc, #136]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 80008cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ce:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 80008d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80008d4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008d6:	e035      	b.n	8000944 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI4)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a21      	ldr	r2, [pc, #132]	@ (8000960 <SPI_PeripheralClockControl+0xdc>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d131      	bne.n	8000944 <SPI_PeripheralClockControl+0xc0>
			SPI4_PCLK_EN();
 80008e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 80008e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008e4:	4a1b      	ldr	r2, [pc, #108]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 80008e6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008ea:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80008ec:	e02a      	b.n	8000944 <SPI_PeripheralClockControl+0xc0>
		if(pSPIx==SPI1)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	4a17      	ldr	r2, [pc, #92]	@ (8000950 <SPI_PeripheralClockControl+0xcc>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d106      	bne.n	8000904 <SPI_PeripheralClockControl+0x80>
			SPI1_PCLK_DI();
 80008f6:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 80008f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008fa:	4a16      	ldr	r2, [pc, #88]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 80008fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000900:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000902:	e01f      	b.n	8000944 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI2)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	4a14      	ldr	r2, [pc, #80]	@ (8000958 <SPI_PeripheralClockControl+0xd4>)
 8000908:	4293      	cmp	r3, r2
 800090a:	d106      	bne.n	800091a <SPI_PeripheralClockControl+0x96>
			SPI2_PCLK_DI();
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 800090e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000910:	4a10      	ldr	r2, [pc, #64]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 8000912:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000916:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000918:	e014      	b.n	8000944 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI3)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4a0f      	ldr	r2, [pc, #60]	@ (800095c <SPI_PeripheralClockControl+0xd8>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d106      	bne.n	8000930 <SPI_PeripheralClockControl+0xac>
			SPI3_PCLK_DI();
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 8000924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000926:	4a0b      	ldr	r2, [pc, #44]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 8000928:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800092c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800092e:	e009      	b.n	8000944 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI4)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	4a0b      	ldr	r2, [pc, #44]	@ (8000960 <SPI_PeripheralClockControl+0xdc>)
 8000934:	4293      	cmp	r3, r2
 8000936:	d105      	bne.n	8000944 <SPI_PeripheralClockControl+0xc0>
			SPI4_PCLK_DI();
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 800093a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800093c:	4a05      	ldr	r2, [pc, #20]	@ (8000954 <SPI_PeripheralClockControl+0xd0>)
 800093e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000942:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000944:	bf00      	nop
 8000946:	370c      	adds	r7, #12
 8000948:	46bd      	mov	sp, r7
 800094a:	bc80      	pop	{r7}
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	40013000 	.word	0x40013000
 8000954:	40023800 	.word	0x40023800
 8000958:	40003800 	.word	0x40003800
 800095c:	40003c00 	.word	0x40003c00
 8000960:	40013400 	.word	0x40013400

08000964 <SPI_Init>:

/* Initialization and De-Init*/
void SPI_Init(SPI_Handle_t *pSPIHandle){
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
	// configure the CR1 register
	// 1. Configure the device Mode :
	// Method is to build the Temp-register and than do an OR with the actual Peripheral register
	uint32_t tempReg = 0;
 800096c:	2300      	movs	r3, #0
 800096e:	60fb      	str	r3, [r7, #12]

	SPI_PeripheralClockControl(pSPIHandle->pSPIx, ENABLE);
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2101      	movs	r1, #1
 8000976:	4618      	mov	r0, r3
 8000978:	f7ff ff84 	bl	8000884 <SPI_PeripheralClockControl>

	tempReg|=(pSPIHandle->SPIConfig.SPI_DeviceMode <<2);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	791b      	ldrb	r3, [r3, #4]
 8000980:	009b      	lsls	r3, r3, #2
 8000982:	68fa      	ldr	r2, [r7, #12]
 8000984:	4313      	orrs	r3, r2
 8000986:	60fb      	str	r3, [r7, #12]

	//2.configure the BUS configuration
	if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_FD)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	795b      	ldrb	r3, [r3, #5]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d104      	bne.n	800099a <SPI_Init+0x36>
	{
		tempReg &= ~(1<<SPI_CR1_BIDI_MODE);
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	e014      	b.n	80009c4 <SPI_Init+0x60>

	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_HD)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	795b      	ldrb	r3, [r3, #5]
 800099e:	2b02      	cmp	r3, #2
 80009a0:	d104      	bne.n	80009ac <SPI_Init+0x48>
	{
		tempReg |=(1<<SPI_CR1_BIDI_MODE);
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009a8:	60fb      	str	r3, [r7, #12]
 80009aa:	e00b      	b.n	80009c4 <SPI_Init+0x60>

	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	795b      	ldrb	r3, [r3, #5]
 80009b0:	2b03      	cmp	r3, #3
 80009b2:	d107      	bne.n	80009c4 <SPI_Init+0x60>
	{
		// for both TX and RX mode,the connection is like 2 line only , we only need not connect 1 line
		// clear the BIDI mode first
		tempReg &= ~(1<<SPI_CR1_BIDI_MODE);
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80009ba:	60fb      	str	r3, [r7, #12]
		// set the RX only bit
		tempReg |=(1<<SPI_CR1_RX_ONLY);
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009c2:	60fb      	str	r3, [r7, #12]
	}

	//3.configure the SCLK speed in BR[2:0]
	tempReg |=(pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR3_5);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	799b      	ldrb	r3, [r3, #6]
 80009c8:	00db      	lsls	r3, r3, #3
 80009ca:	68fa      	ldr	r2, [r7, #12]
 80009cc:	4313      	orrs	r3, r2
 80009ce:	60fb      	str	r3, [r7, #12]
	//4.configure the DFF bit
	tempReg |= (pSPIHandle->SPIConfig.SPI_DFF<<SPI_CR1_DFF);
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	79db      	ldrb	r3, [r3, #7]
 80009d4:	02db      	lsls	r3, r3, #11
 80009d6:	68fa      	ldr	r2, [r7, #12]
 80009d8:	4313      	orrs	r3, r2
 80009da:	60fb      	str	r3, [r7, #12]
	//5. configure CPOL
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPOL<<SPI_CR1_CPOL);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	7a1b      	ldrb	r3, [r3, #8]
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	68fa      	ldr	r2, [r7, #12]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	60fb      	str	r3, [r7, #12]
	//6. configure CPHA
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPHA<<SPI_CR1_CPHA);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	7a5b      	ldrb	r3, [r3, #9]
 80009ec:	461a      	mov	r2, r3
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	4313      	orrs	r3, r2
 80009f2:	60fb      	str	r3, [r7, #12]
	//7. configure SSM
	tempReg |= (pSPIHandle->SPIConfig.SPI_SSM<<SPI_CR1_SSM);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	7a9b      	ldrb	r3, [r3, #10]
 80009f8:	025b      	lsls	r3, r3, #9
 80009fa:	68fa      	ldr	r2, [r7, #12]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	60fb      	str	r3, [r7, #12]
	// save the tempReg to actual CR register
	pSPIHandle->pSPIx->SPI_CR1 = tempReg; // fresh value so can use = operator
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	68fa      	ldr	r2, [r7, #12]
 8000a06:	601a      	str	r2, [r3, #0]



}
 8000a08:	bf00      	nop
 8000a0a:	3710      	adds	r7, #16
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <SPI_SendData>:
	}

}

/*Send data and receive data */
void SPI_SendData(SPI_RegDef_t *pSPIx,uint8_t *pTxBuffer,uint32_t len){
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	60f8      	str	r0, [r7, #12]
 8000a18:	60b9      	str	r1, [r7, #8]
 8000a1a:	607a      	str	r2, [r7, #4]
	//find the related algorithm for this from the net
	//Blocking API - Polling method
	while(len > 0) // in Bytes
 8000a1c:	e027      	b.n	8000a6e <SPI_SendData+0x5e>
	{
		// check if TX Buffer is empty , only than load the data into the DR (use the SPI_SR register for this)
		while(SPI_GetFlagStatus(pSPIx,SPI_TXE_FLAG)  == FLAG_RESET ); // till the TXE is not empty keep hanging , only once empty push the new data
 8000a1e:	bf00      	nop
 8000a20:	2102      	movs	r1, #2
 8000a22:	68f8      	ldr	r0, [r7, #12]
 8000a24:	f7ff ff08 	bl	8000838 <SPI_GetFlagStatus>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d0f8      	beq.n	8000a20 <SPI_SendData+0x10>
        //the above code handles the firmware delays because sometimes TX data might just be transferring on the way to shift register
		// before a the complete data is transferred to Shift register the TX buffer might be overwritten so to handle this
		// we are here indicates : ready to load Data to DR,TX empty
		if((pSPIx->SPI_CR1 & (1 << SPI_CR1_DFF)))
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d00e      	beq.n	8000a58 <SPI_SendData+0x48>
		{
			 //DFF is 16 Bit
			pSPIx->SPI_DR = *((uint16_t*)pTxBuffer);
 8000a3a:	68bb      	ldr	r3, [r7, #8]
 8000a3c:	881b      	ldrh	r3, [r3, #0]
 8000a3e:	461a      	mov	r2, r3
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	60da      	str	r2, [r3, #12]

			(uint16_t*)pTxBuffer++;
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	3301      	adds	r3, #1
 8000a48:	60bb      	str	r3, [r7, #8]
			len--;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	607b      	str	r3, [r7, #4]
			len--;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	3b01      	subs	r3, #1
 8000a54:	607b      	str	r3, [r7, #4]
 8000a56:	e00a      	b.n	8000a6e <SPI_SendData+0x5e>

		}
		else
		{
			//DFF is 8 Bit
			pSPIx->SPI_DR = *(pTxBuffer);
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	60da      	str	r2, [r3, #12]
			pTxBuffer++;
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	3301      	adds	r3, #1
 8000a66:	60bb      	str	r3, [r7, #8]
			len --;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	607b      	str	r3, [r7, #4]
	while(len > 0) // in Bytes
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d1d4      	bne.n	8000a1e <SPI_SendData+0xe>

		}

	}

}
 8000a74:	bf00      	nop
 8000a76:	bf00      	nop
 8000a78:	3710      	adds	r7, #16
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <SPI_PeripheralControl>:

	   return state;

}

void SPI_PeripheralControl(SPI_RegDef_t *pSPIX,uint8_t EnorDi){
 8000a7e:	b480      	push	{r7}
 8000a80:	b083      	sub	sp, #12
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	6078      	str	r0, [r7, #4]
 8000a86:	460b      	mov	r3, r1
 8000a88:	70fb      	strb	r3, [r7, #3]

	if(EnorDi ==ENABLE)
 8000a8a:	78fb      	ldrb	r3, [r7, #3]
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d106      	bne.n	8000a9e <SPI_PeripheralControl+0x20>
	{
		pSPIX->SPI_CR1 |=(1 << SPI_CR1_SPE);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	601a      	str	r2, [r3, #0]
	else
	{
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
	}

}
 8000a9c:	e005      	b.n	8000aaa <SPI_PeripheralControl+0x2c>
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	601a      	str	r2, [r3, #0]
}
 8000aaa:	bf00      	nop
 8000aac:	370c      	adds	r7, #12
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bc80      	pop	{r7}
 8000ab2:	4770      	bx	lr

08000ab4 <SPI_SSI_Config>:

void SPI_SSI_Config(SPI_RegDef_t *pSPIX,uint8_t EnorDi)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	460b      	mov	r3, r1
 8000abe:	70fb      	strb	r3, [r7, #3]
	//used to configure the SSI bit , in case of SSM = 1 and SSI 0 , in single master case this will cause NSS of master to ground
	//which will cause MODF fault and Reset the MSTR bit which will make master as slave
	if(EnorDi == ENABLE)
 8000ac0:	78fb      	ldrb	r3, [r7, #3]
 8000ac2:	2b01      	cmp	r3, #1
 8000ac4:	d106      	bne.n	8000ad4 <SPI_SSI_Config+0x20>
	{
		pSPIX->SPI_CR1|=(1 << SPI_CR1_SSI);
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SSI);
	}
}
 8000ad2:	e005      	b.n	8000ae0 <SPI_SSI_Config+0x2c>
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SSI);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	601a      	str	r2, [r3, #0]
}
 8000ae0:	bf00      	nop
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bc80      	pop	{r7}
 8000ae8:	4770      	bx	lr
	...

08000aec <__libc_init_array>:
 8000aec:	b570      	push	{r4, r5, r6, lr}
 8000aee:	4d0d      	ldr	r5, [pc, #52]	@ (8000b24 <__libc_init_array+0x38>)
 8000af0:	4c0d      	ldr	r4, [pc, #52]	@ (8000b28 <__libc_init_array+0x3c>)
 8000af2:	1b64      	subs	r4, r4, r5
 8000af4:	10a4      	asrs	r4, r4, #2
 8000af6:	2600      	movs	r6, #0
 8000af8:	42a6      	cmp	r6, r4
 8000afa:	d109      	bne.n	8000b10 <__libc_init_array+0x24>
 8000afc:	4d0b      	ldr	r5, [pc, #44]	@ (8000b2c <__libc_init_array+0x40>)
 8000afe:	4c0c      	ldr	r4, [pc, #48]	@ (8000b30 <__libc_init_array+0x44>)
 8000b00:	f000 f818 	bl	8000b34 <_init>
 8000b04:	1b64      	subs	r4, r4, r5
 8000b06:	10a4      	asrs	r4, r4, #2
 8000b08:	2600      	movs	r6, #0
 8000b0a:	42a6      	cmp	r6, r4
 8000b0c:	d105      	bne.n	8000b1a <__libc_init_array+0x2e>
 8000b0e:	bd70      	pop	{r4, r5, r6, pc}
 8000b10:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b14:	4798      	blx	r3
 8000b16:	3601      	adds	r6, #1
 8000b18:	e7ee      	b.n	8000af8 <__libc_init_array+0xc>
 8000b1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b1e:	4798      	blx	r3
 8000b20:	3601      	adds	r6, #1
 8000b22:	e7f2      	b.n	8000b0a <__libc_init_array+0x1e>
 8000b24:	08000b54 	.word	0x08000b54
 8000b28:	08000b54 	.word	0x08000b54
 8000b2c:	08000b54 	.word	0x08000b54
 8000b30:	08000b58 	.word	0x08000b58

08000b34 <_init>:
 8000b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b36:	bf00      	nop
 8000b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b3a:	bc08      	pop	{r3}
 8000b3c:	469e      	mov	lr, r3
 8000b3e:	4770      	bx	lr

08000b40 <_fini>:
 8000b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b42:	bf00      	nop
 8000b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b46:	bc08      	pop	{r3}
 8000b48:	469e      	mov	lr, r3
 8000b4a:	4770      	bx	lr
