#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x134e041a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x134e04340 .scope module, "logic_test" "logic_test" 3 1;
 .timescale 0 0;
v0x134e044c0_0 .var "a", 3 0;
v0x134e14560_0 .var "b", 3 0;
v0x134e14600_0 .var "c", 3 0;
    .scope S_0x134e04340;
T_0 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x134e044c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134e14560_0, 0, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x134e14600_0, 0, 4;
    %vpi_call/w 3 13 "$display", v0x134e044c0_0 {0 0 0};
    %vpi_call/w 3 14 "$display", v0x134e14560_0 {0 0 0};
    %vpi_call/w 3 15 "$display", v0x134e14600_0 {0 0 0};
    %vpi_call/w 3 18 "$displayb", v0x134e044c0_0 {0 0 0};
    %vpi_call/w 3 19 "$displayb", v0x134e14560_0 {0 0 0};
    %vpi_call/w 3 20 "$displayb", v0x134e14600_0 {0 0 0};
    %load/vec4 v0x134e044c0_0;
    %nor/r;
    %vpi_call/w 3 22 "$display", "!a  = %b", S<0,vec4,u1> {1 0 0};
    %load/vec4 v0x134e044c0_0;
    %load/vec4 v0x134e14600_0;
    %or;
    %vpi_call/w 3 23 "$display", "a | c  = %b", S<0,vec4,u4> {1 0 0};
    %load/vec4 v0x134e044c0_0;
    %cmpi/ne 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/1 T_0.0, 4;
    %load/vec4 v0x134e14600_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_0.0;
    %vpi_call/w 3 24 "$display", "a || c  = %b", S<0,vec4,u1> {1 0 0};
    %load/vec4 v0x134e044c0_0;
    %load/vec4 v0x134e14600_0;
    %and;
    %vpi_call/w 3 25 "$display", "a & c  = %b", S<0,vec4,u4> {1 0 0};
    %load/vec4 v0x134e044c0_0;
    %cmpi/ne 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_0.1, 4;
    %load/vec4 v0x134e14600_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.1;
    %vpi_call/w 3 26 "$display", "a && c = %b", S<0,vec4,u1> {1 0 0};
    %load/vec4 v0x134e14560_0;
    %nor/r;
    %vpi_call/w 3 28 "$display", "!b  = %b", S<0,vec4,u1> {1 0 0};
    %load/vec4 v0x134e044c0_0;
    %load/vec4 v0x134e14560_0;
    %or;
    %vpi_call/w 3 29 "$display", "a | b  = %b", S<0,vec4,u4> {1 0 0};
    %load/vec4 v0x134e044c0_0;
    %cmpi/ne 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/1 T_0.2, 4;
    %load/vec4 v0x134e14560_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_0.2;
    %vpi_call/w 3 30 "$display", "a || b  = %b", S<0,vec4,u1> {1 0 0};
    %load/vec4 v0x134e044c0_0;
    %load/vec4 v0x134e14560_0;
    %and;
    %vpi_call/w 3 31 "$display", "a & b  = %b", S<0,vec4,u4> {1 0 0};
    %load/vec4 v0x134e044c0_0;
    %cmpi/ne 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_0.3, 4;
    %load/vec4 v0x134e14560_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.3;
    %vpi_call/w 3 32 "$display", "a && b  = %b", S<0,vec4,u1> {1 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/example4.v";
