\chapter{Lab 8: Memory} \label{day8}

\section{Memory module}

\lstinputlisting[language=VHDL]{./L8/E1/src/project_8_1.vhd}

\section{LIFO/stack}

\lstinputlisting[language=VHDL]{./L8/E2/src/project_8_2.vhd}

\lstinputlisting[language=VHDL]{./L8/E2/src/project_8_2_1.vhd}

