// Seed: 2039519626
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3
    , id_8,
    output id_4,
    output id_5,
    input id_6,
    input id_7
);
  logic id_9;
  logic id_10 (
      id_2,
      1
  );
  always @(posedge 1) if (id_0) id_5 <= 1;
  assign id_4[1] = id_8 ? id_1 : "";
  logic id_11;
endmodule
