<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/dialog/DialogSDK/interfaces/ftdf/src/regmap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_a53045a0599f91a034d218dbbfe14952.html">dialog</a></li><li class="navelem"><a class="el" href="dir_4394dc01a017f5e5761a470cbc1bf479.html">DialogSDK</a></li><li class="navelem"><a class="el" href="dir_153134a9039124bd3c883e549bfe3de0.html">interfaces</a></li><li class="navelem"><a class="el" href="dir_77186e00af8b4b2d9886aa2b6f90e63d.html">ftdf</a></li><li class="navelem"><a class="el" href="dir_bc344e62a54744b349a413aacf3011ec.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">regmap.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="regmap_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// Created at 25.11.2014, 12:42 by mkregmap</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//   release: v2_42 (build date Oct  9 2014)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//   options:  -i ftdf_src.rgm -hdr -all</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//------------------------------------------------------------------------------</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#ifndef _ftdf</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define _ftdf</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#if dg_configBLACK_ORCA_IC_REV == BLACK_ORCA_IC_REV_A</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_tx_fifo</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> ************************************************************************************</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Copyright (c) 2016, Dialog Semiconductor</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without modification, </span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright notice, </span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *    this list of conditions and the following disclaimer in the documentation </span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its contributors </span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *    may be used to endorse or promote products derived from this software without </span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *    specific prior written permission.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; </span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED </span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. </span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, </span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * INDIRECT, INCIDENTAL,  SPECIAL,  EXEMPLARY,  OR CONSEQUENTIAL DAMAGES (INCLUDING, </span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, </span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) </span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED </span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="regmap_8h.html#adde927a2d4d6b44dfd8d32f946e0af3f">   44</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_TX_FIFO    0x40080000</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad0aa5f2a080ce89510f0b73bcf7631a8">   45</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_TX_FIFO   0x4</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="regmap_8h.html#a672ba4e5ff02bc42b17a371d2954d578">   46</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_TX_FIFO    0xffffffff</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_NUM_1D   0x4</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_INTVL_1D 0x80</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_NUM_2D   0x20</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_INTVL_2D 0x4</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="regmap_8h.html#abe97b3034296365a4913bca4a2ee2d74">   51</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_NUM_1D   0x4</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac358eaefb0749048be6cd300866a9524">   52</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_INTVL_1D 0x80</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="regmap_8h.html#aadfb7c18d6d6e3e881a8d23c7baa7004">   53</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_NUM_2D   0x20</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab8c9b1c99f82c74ea1d05e8eafe69cf7">   54</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_INTVL_2D 0x4</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_tx_fifo</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * Transmit fifo buffer, contains 32 addresses per entry (32b x 32a = 128B). There are 4 entries supported.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8e4cad20145e206463ed6aa4548105a8">   62</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_TX_FIFO  IND_R_FTDF_RETENTION_RAM_TX_FIFO</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="regmap_8h.html#a45c94343465b391740b434f61a070e7c">   63</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_TX_FIFO  0xffffffff</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="regmap_8h.html#aaadc7da31a260148c55924c466ac43bf">   64</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_TX_FIFO  0</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="regmap_8h.html#a169156530173455f28d250696995111a">   65</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_TX_FIFO 32</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_tx_meta_data_0</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4579a1d6fce94b81778c75db85b8a062">   74</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0  0x40080200</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="regmap_8h.html#a10b3d2412d9eb8db0e61678fded422f6">   75</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_TX_META_DATA_0 0x4</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab3c1e8b9a44b1bb5ab7a058c0fc527e1">   76</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_TX_META_DATA_0  0x57ffffff</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7d3eddf5bcab22af34ad041a10457490">   77</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_META_DATA_0_NUM    0x4</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4cf4f9273ac8a952105b47925a0b5311">   78</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_META_DATA_0_INTVL  0x10</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="regmap_8h.html#aebb2f48c325275ab9f1b2e963d9cabac">   79</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_FRAME_LENGTH_NUM      0x4</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="regmap_8h.html#a737bd865024775c694c37e94749e2e6f">   80</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_FRAME_LENGTH_INTVL    0x10</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="regmap_8h.html#a58d8c267a6e1ca3ccd040735747358b5">   81</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_PHYATTR_NUM           0x4</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3089ad74aa1fe2541a2150cd6ea82d9f">   82</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_PHYATTR_INTVL         0x10</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5790b843cecb85b5be41d87d14fa1a26">   83</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_FRAMETYPE_NUM         0x4</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0bb2ddb64f6eed4b4660dc585a509f0f">   84</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_FRAMETYPE_INTVL       0x10</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7b6822367fff8f324824d81d5d466195">   85</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACA_ENA_NUM        0x4</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="regmap_8h.html#a20aaeefebbe5e0fb15b1f1e421cd5c4d">   86</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACA_ENA_INTVL      0x10</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac12203c3d7118f54a92fe0374f9be0ba">   87</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ACKREQUEST_NUM        0x4</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1c3b9042fff799209806a2f5118ff55f">   88</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ACKREQUEST_INTVL      0x10</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac36dacc33866aa49770c276e7ae2d22a">   89</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CRC16_ENA_NUM         0x4</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="regmap_8h.html#a06f7bd810284e1b995833f65b1df819a">   90</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CRC16_ENA_INTVL       0x10</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_frame_length</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * Frame length</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa22b14c0f74851a6ebd1f63850bed287">   98</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_FRAME_LENGTH  IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="regmap_8h.html#aec06f37d732670bd9e272a46fe1631c8">   99</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_FRAME_LENGTH  0x7f</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae4761dc5ccfce995de17cb01ddf0380b">  100</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_FRAME_LENGTH  0</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8e27531743b12a1960d67bbb54632b14">  101</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_FRAME_LENGTH 7</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_phyAttr</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * During the RX-ON phase, the control register phyRxAttr[16] sources the PHYATTR output signal to the DPHY.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * This is also applicable during a CCA or Energy detect scan phase.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0766c89ad3ed820d377dbd5bc1470de3">  109</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_PHYATTR       IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="regmap_8h.html#a621b4376db655073f7d3207b22f6c342">  110</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_PHYATTR       0x7fff80</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="regmap_8h.html#aca3fb6a214d36030fd5f3a9c10f1184d">  111</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_PHYATTR       7</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="regmap_8h.html#a099b545d7178027bd6a1da6cf39d9d84">  112</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_PHYATTR      16</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_frametype</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * Data/Cmd/Ack etc. Also indicate wakeup frame</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="regmap_8h.html#a356c3f5eb9fe55da91eac0ef8f50d571">  119</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_FRAMETYPE     IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac3905e0a1293e3bf459d1e85bf50320b">  120</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_FRAMETYPE     0x3800000</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="regmap_8h.html#a784e0985c751ca97ee4c3ae6ab991057">  121</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_FRAMETYPE     23</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="regmap_8h.html#aee170dc732e8f8fb6af32c29db7cd367">  122</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_FRAMETYPE    3</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_CsmaCa_ena</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * Indicates whether a CSMA-CA is required for the transmission of this packet.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="regmap_8h.html#a35e66a02529fbebbfb89537459ceeb16">  129</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_CSMACA_ENA    IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="regmap_8h.html#a768d1aa7938a80bb02509ebcd6801ac4">  130</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_CSMACA_ENA    0x4000000</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="regmap_8h.html#a17c65e9761aaa4212bb1d6fa5cfc5c73">  131</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_CSMACA_ENA    26</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="regmap_8h.html#a61f72bbf9a9e16922f95e83c5690f125">  132</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_CSMACA_ENA   1</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_AckRequest</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> * Indicates whether an acknowledge is expected from the recipient of this packet.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="regmap_8h.html#a47edcf6af9367475ee529fa1b4ce4a61">  139</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_ACKREQUEST    IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="regmap_8h.html#a37b6c511b027b1142b16f42b44cd33cc">  140</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_ACKREQUEST    0x10000000</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="regmap_8h.html#a81a62ae8b3873b97aee961dae7bf143e">  141</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_ACKREQUEST    28</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="regmap_8h.html#a922e3bc28b86048a1c58620a81ebf60f">  142</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_ACKREQUEST   1</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_CRC16_ena</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * Indicates whether CRC16 insertion must be enabled or not.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> *  0 : No hardware inserted CRC16</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> *  1 : Hardware inserts CRC16</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad1381236f90a1e584f0b8d17956f3c6f">  151</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_CRC16_ENA     IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac5f421afe6757b09dbbbea2ae4c6faed">  152</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_CRC16_ENA     0x40000000</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="regmap_8h.html#afca7ada0db39feade6434286fa266dc1">  153</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_CRC16_ENA     30</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab52f65d9e78a4cfa8a699e1faf10f9e6">  154</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_CRC16_ENA    1</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_tx_meta_data_1</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa8574b24470d71dea075f5564fdf91a5">  163</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_TX_META_DATA_1  0x40080204</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5dd208038cbb4b51418cbb527d17d85d">  164</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_TX_META_DATA_1 0x4</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae58e5c7ca55597a88161c7b4a5821545">  165</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_TX_META_DATA_1  0xff</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="regmap_8h.html#aba970a2e3e2af128fbf653ac1c2cfe03">  166</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_META_DATA_1_NUM    0x4</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="regmap_8h.html#a55127792e0aec147f4ff166f3e688b7a">  167</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_META_DATA_1_INTVL  0x10</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3f36b3b128509a312603b7d45920076b">  168</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_MACSN_NUM             0x4</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="regmap_8h.html#afb5c3ced4a9574e55278d143095159fa">  169</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_MACSN_INTVL           0x10</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_macSN</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * Sequence Number of this packet.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="regmap_8h.html#af161ea088f005999f77c28f0d98156ef">  177</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_MACSN  IND_R_FTDF_RETENTION_RAM_TX_META_DATA_1</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0da4118afb8185aca31192fedcffdbbd">  178</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_MACSN  0xff</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae2df27bacf2e62f55ce77bfeb098fbfe">  179</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_MACSN  0</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5d6451421cf9ecfe556c6d102c13ebf7">  180</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_MACSN 8</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_tx_return_status_0</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="regmap_8h.html#a93a6b2927724e39b4eb33b810f370270">  189</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_0  0x40080240</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="regmap_8h.html#add5222fa42866842fcdafd65e64f7e9c">  190</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_0 0x4</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7257d36cdb218e8c74ded7357deaff0e">  191</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_0  0xffffffff</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="regmap_8h.html#a656f25cc1689ef9373d1125057f728d6">  192</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_RETURN_STATUS_0_NUM    0x4</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="regmap_8h.html#aedee1dcdb4d5936d25a1990ee2f0ae6b">  193</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_RETURN_STATUS_0_INTVL  0x10</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="regmap_8h.html#a035f360ab359622abd9f259ab88f6036">  194</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TXTIMESTAMP_NUM           0x4</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="regmap_8h.html#a705140410582b113b13c7349586c5316">  195</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TXTIMESTAMP_INTVL         0x10</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_TxTimestamp</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * Transmit Timestamp</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * The TimeStamp of the transmitted packet.</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0f78e1816fd47e143854afacbcba0072">  204</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_TXTIMESTAMP  IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_0</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2506cb0d0b330e6ceb0197d2050b521a">  205</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_TXTIMESTAMP  0xffffffff</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae0934761b4d5851281a10188936c0b02">  206</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_TXTIMESTAMP  0</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2dc0ddf18ecf24978b8390e2aea06047">  207</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_TXTIMESTAMP 32</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_tx_return_status_1</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="regmap_8h.html#a601c3b43fb7fc9a8fb1cd3850459d905">  216</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1  0x40080244</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="regmap_8h.html#abeba3858b2143c33bafde0e869211509">  217</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1 0x4</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6dc0d23808552958eedfe9733ab40f4b">  218</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1  0x1f</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae7269f8fd9436e3a4f21427473e78d25">  219</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_RETURN_STATUS_1_NUM    0x4</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="regmap_8h.html#adba27966f24ef85cf50dd396673ff087">  220</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_RETURN_STATUS_1_INTVL  0x10</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1c8d9a0975202e6f65b81c0aa702c1ea">  221</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ACKFAIL_NUM               0x4</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6163fe0979c037362024641b743ce33a">  222</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ACKFAIL_INTVL             0x10</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7fbdb173cde220da028ab0bef43a9f1b">  223</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACAFAIL_NUM            0x4</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="regmap_8h.html#af769c865fa2af458643739dc06ca1088">  224</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACAFAIL_INTVL          0x10</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad0e67db8d1661ea5c3c3ed6eef24c107">  225</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACANRRETRIES_NUM       0x4</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5b26efd04b11700e175f76afc72433a9">  226</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACANRRETRIES_INTVL     0x10</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_AckFail</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> * Acknowledgement status</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> *  0 : SUCCESS</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> *  1 : FAIL</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3b9d7eec3f22281d9dacf817adcda82f">  236</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_ACKFAIL          IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="regmap_8h.html#a21d252e61279770f826a05485359f52b">  237</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_ACKFAIL          0x1</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5da57dbaa54bffa56b20d511f0052fbc">  238</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_ACKFAIL          0</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1f2552dbe37f8100778b21e94201c6d7">  239</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_ACKFAIL         1</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_CsmaCaFail</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * CSMA-CA status</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> *  0 : SUCCESS</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> *  1 : FAIL</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab3d4a66873fea62dd87d030351b55406">  248</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_CSMACAFAIL       IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab9b73d859f234e1db9947929dda4ecc6">  249</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_CSMACAFAIL       0x2</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa45718f0cf140e7536ce1103e9340f37">  250</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_CSMACAFAIL       1</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5481abdc0aad2ca7e57ebdc5ecdc3192">  251</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_CSMACAFAIL      1</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_CsmaCaNrRetries</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * Number of CSMA-CA retries</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5c8f427585466f7c313ad4f6811aa7a8">  258</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_CSMACANRRETRIES  IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9db722af879a6174610a434b7fe9a470">  259</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_CSMACANRRETRIES  0x1c</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="regmap_8h.html#afbd1b8525dd50b71a988ad3b3d8d58ff">  260</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_CSMACANRRETRIES  2</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8b69997c73761f592288193b88ca7456">  261</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_CSMACANRRETRIES 3</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_rx_meta_0</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="regmap_8h.html#aae6a8baee32d900302e123bf5531a5e7">  270</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_RX_META_0    0x40080280</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="regmap_8h.html#a47cdde4878c6626c0d421215836bac4e">  271</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_RX_META_0   0x4</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4b3e6b874e9c0c8724caf584fb853e06">  272</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_RX_META_0    0xffffffff</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae64d26cb7591c3b44a5b7d871523d6c3">  273</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_META_0_NUM      0x8</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9c5c6e52c30c47419dbbf6e9baeacc34">  274</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_META_0_INTVL    0x10</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="regmap_8h.html#a22c85e6860081065407a2b47dae5b007">  275</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_TIMESTAMP_NUM   0x8</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="regmap_8h.html#a09bf99e37a04f9747f1697b353aac1e1">  276</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_TIMESTAMP_INTVL 0x10</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_rx_timestamp</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> * Timestamp taken when frame was received</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="regmap_8h.html#a48bfa60b7944856f916f66c980862e95">  284</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_RX_TIMESTAMP  IND_R_FTDF_RETENTION_RAM_RX_META_0</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4f377a15ca5d03a04d77e2281568e756">  285</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_RX_TIMESTAMP  0xffffffff</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab39df40fd0d15c0b62861590a5cde63a">  286</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_RX_TIMESTAMP  0</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="regmap_8h.html#aab793b5fa70e4af4df12b9d339bbc219">  287</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_RX_TIMESTAMP 32</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_rx_meta_1</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab1d753795191f3f4cf56da11235fa483">  296</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_RX_META_1             0x40080284</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa2327c6d9047702b423a3bbb5809bbb4">  297</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_RX_META_1            0x4</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="regmap_8h.html#acd138886f1d71437f1e7e28b6a599df3">  298</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_RX_META_1             0xfffd</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="regmap_8h.html#aedce1a8a56255546f1a70128848d55c7">  299</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_META_1_NUM               0x8</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="regmap_8h.html#aad8938754720ffd6ac19eeb58b8f9824">  300</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_META_1_INTVL             0x10</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9cd603aa132e2d814036dd0274cb3c1a">  301</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CRC16_ERROR_NUM             0x8</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="regmap_8h.html#a80b800868e4e8e6feed7ce277dadc917">  302</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CRC16_ERROR_INTVL           0x10</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="regmap_8h.html#ada9d986a5e9adafdb024d711efdc8da8">  303</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR_NUM      0x8</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="regmap_8h.html#af285cfe87d14a2be799a29c28b0ef49c">  304</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR_INTVL    0x10</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="regmap_8h.html#a27bf60da8042c294a6c72526693b9788">  305</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR_NUM   0x8</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab00e6e4113c586fdb6e419e3e87b3ad2">  306</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR_INTVL 0x10</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="regmap_8h.html#abfcfad0f71953ff28530db9658a65447">  307</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_DPANID_ERROR_NUM            0x8</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad60da8242c2c5294e44e8bb438ddc863">  308</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_DPANID_ERROR_INTVL          0x10</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2b4480ad86eb84ee2a2e2c05304e1788">  309</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_DADDR_ERROR_NUM             0x8</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5e02132a93d252ec9ae866b20f8812c8">  310</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_DADDR_ERROR_INTVL           0x10</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="regmap_8h.html#a14ba9dd18b779e435b483017fdb42de2">  311</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_SPANID_ERROR_NUM            0x8</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="regmap_8h.html#a73449f4f165485a98d66be66ea1344d3">  312</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_SPANID_ERROR_INTVL          0x10</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2a2213590cb06b47d6d4a3890eb4f06c">  313</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ISPANID_COORD_ERROR_NUM     0x8</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa5d046b29c75e8d7e346945beb127139">  314</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ISPANID_COORD_ERROR_INTVL   0x10</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1bb195d89425488289a9d70faf46ac61">  315</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_QUALITY_INDICATOR_NUM       0x8</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6b3b36a74c5258059d676e5498fc947c">  316</a></span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_QUALITY_INDICATOR_INTVL     0x10</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_crc16_error</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> * CRC error, applicable for transparent mode only</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9f878092a353a7f5b4df61a84e61c5ac">  324</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_CRC16_ERROR            IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="regmap_8h.html#adf934b09255c9ee99759a4f717a10631">  325</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_CRC16_ERROR            0x1</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6312406c3c2beec703ba91673712716a">  326</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_CRC16_ERROR            0</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="regmap_8h.html#afb628a47c65c4d139de3a55a68644ce6">  327</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_CRC16_ERROR           1</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_res_frm_type_error</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> * Not supported frame type error, applicable when frame is not discarded</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9105e02e66b66a8ae84bd875efd0f864">  334</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR     IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac68079be1cea05fafd0da20c0a18d0bb">  335</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR     0x4</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="regmap_8h.html#a351d60741abb440771fb00dcb8324838">  336</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR     2</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0c361b4b7005c20c8a7123c19fc014cc">  337</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR    1</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_res_frm_version_error</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> * Not supported frame version error, applicable when frame is not discarded.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad3f827f61e8d1242da81f475a66ab19c">  344</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR  IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="regmap_8h.html#adf872f401a7e107807a5af1e72576897">  345</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR  0x8</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="regmap_8h.html#aaa914f64c2f26c87b89c418e8dbfcef5">  346</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR  3</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="regmap_8h.html#a08ef6f53e0d97eb338bf303d36b80553">  347</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR 1</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_dpanid_error</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> * D PAN ID error, applicable when frame is not discarded</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="regmap_8h.html#a73c329969fe8247df8e2d4737d8136e9">  354</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_DPANID_ERROR           IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="regmap_8h.html#a75549572ea56ed02901820888d8a2d4d">  355</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_DPANID_ERROR           0x10</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1baa3822c62fc55994a756a24c9ee512">  356</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_DPANID_ERROR           4</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="regmap_8h.html#abc06946ee18c5414a5b67d17ecc9d9b7">  357</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_DPANID_ERROR          1</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_daddr_error</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * D Address error, applicable when frame is not discarded</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad2e96947c7e7145101e8f3b9aeea261e">  364</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_DADDR_ERROR            IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa1f1537db77eaa12eb25b5af7ea54754">  365</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_DADDR_ERROR            0x20</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7f74470d4d00f1003669e226a6d1c297">  366</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_DADDR_ERROR            5</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="regmap_8h.html#a92365502d5bd698198a370fcf4b783d7">  367</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_DADDR_ERROR           1</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_spanid_error</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> * PAN ID error, applicable when frame is not discarded</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="regmap_8h.html#af64ef716200917acd4b7cd2b67a17ad5">  374</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_SPANID_ERROR           IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5023c285345863296a5a008feb02b5c0">  375</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_SPANID_ERROR           0x40</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="regmap_8h.html#a129e1849b31a3a4de19d1ad83d947f3b">  376</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_SPANID_ERROR           6</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9554984c97ad3c238f24cdb6dccdcc11">  377</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_SPANID_ERROR          1</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_ispanid_coord_error</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> * Received frame not for PAN coordinator, applicable when frame is not discarded</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="regmap_8h.html#abdd2b05d8dc9f7a5cf0db0a113d50232">  384</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_ISPANID_COORD_ERROR    IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="regmap_8h.html#aea538d491103494e6556a2a9a80c498f">  385</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_ISPANID_COORD_ERROR    0x80</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="regmap_8h.html#a069994bbe661b4569d9596ff071b7970">  386</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_ISPANID_COORD_ERROR    7</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="regmap_8h.html#a27305adf0511485ee10ce4ea2ebcddef">  387</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_ISPANID_COORD_ERROR   1</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_quality_indicator</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"> * Link Quality Indication</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"> * # $software_scratch@retention_ram</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> * # TX ram not used by hardware, can be used by software as scratch ram with retention.</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="regmap_8h.html#a693db9e43ccf88d38e613f94905c6bb2">  397</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_QUALITY_INDICATOR      IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="regmap_8h.html#a385401005c50f6d627ea0f304dc34cbe">  398</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_QUALITY_INDICATOR      0xff00</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="regmap_8h.html#a30585ba1b28ffd338e879326a8db9698">  399</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_QUALITY_INDICATOR      8</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9465e72cf50c78aa38894bf4db385bed">  400</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_QUALITY_INDICATOR     8</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> * REGISTER: ftdf_rx_ram_rx_fifo</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="regmap_8h.html#a64eb03cb74d083efa239d4d66b017ff5">  409</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_RX_RAM_RX_FIFO    0x40088000</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6619418192e090f033d9e00052edfe7b">  410</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RX_RAM_RX_FIFO   0x4</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="regmap_8h.html#a87b154f64193821454dfea0e37bee910">  411</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RX_RAM_RX_FIFO    0xffffffff</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_NUM_1D   0x8</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_INTVL_1D 0x80</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_NUM_2D   0x20</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_INTVL_2D 0x4</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="regmap_8h.html#af2cdf313801f77c47231a003456d409c">  416</a></span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_NUM_1D   0x8</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa2a4350b81644bdc43abe500f5273cf6">  417</a></span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_INTVL_1D 0x80</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="regmap_8h.html#a815c169247c8a471f6cee7713c37166e">  418</a></span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_NUM_2D   0x20</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7c8a29c8e741dc2c17030d7696fd77e2">  419</a></span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_INTVL_2D 0x4</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> * Field: ftdf_rx_ram_rx_fifo</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"> * Receive fifo ram, contains 32 addresses per entry (32b x 32a = 128B). There are 8 entries supported.</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="regmap_8h.html#a22a940356b6143968200a5f97e2fd448">  427</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_RX_RAM_RX_FIFO  IND_R_FTDF_RX_RAM_RX_FIFO</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab2a4a16807b1b0522d3ad29f98504079">  428</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RX_RAM_RX_FIFO  0xffffffff</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae79d967142f849886a0452d531938738">  429</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RX_RAM_RX_FIFO  0</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6aec29dba81742dc698bf2fad38dc7a3">  430</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RX_RAM_RX_FIFO 32</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_Rel_Name</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="regmap_8h.html#aba4fea8402613753ffb2b6c438f3211b">  439</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_REL_NAME  0x40090000</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="regmap_8h.html#a62b376837d503e434b4af322d7e9e2ee">  440</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_REL_NAME 0x4</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="regmap_8h.html#adf6d0fe806c9a5a106f0ceef6379f8e7">  441</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_REL_NAME  0xffffffff</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_REL_NAME_NUM    0x4</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_REL_NAME_INTVL  0x4</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="regmap_8h.html#aca22ec742952092b20e8d2f8df6b3c4c">  444</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_REL_NAME_NUM    0x4</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5e6b24ac228b914f4d9de1f268e1c918">  445</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_REL_NAME_INTVL  0x4</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_Rel_Name</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> * Name of the release</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="regmap_8h.html#a07f626d5bf5740fdb63ab2d5888f9bec">  453</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_REL_NAME  IND_R_FTDF_ON_OFF_REGMAP_REL_NAME</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa6584b8e259fcf11ce6259188ccb215e">  454</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_REL_NAME  0xffffffff</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="regmap_8h.html#a920062d227ad19e4f4949c53fdc8fe95">  455</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_REL_NAME  0</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="regmap_8h.html#a69ffd2b5250bb4d7525ffe941733b5aa">  456</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_REL_NAME 32</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_BuildTime</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="regmap_8h.html#a807d9936a7333cdb533fa51ac4572a8d">  465</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_BUILDTIME  0x40090010</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1a754aa119efc238160ec5e5a30d24da">  466</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_BUILDTIME 0x4</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="regmap_8h.html#aff886dd9857f5dba5a77782abe328ddd">  467</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_BUILDTIME  0xffffffff</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_BUILDTIME_NUM    0x4</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_BUILDTIME_INTVL  0x4</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="regmap_8h.html#acb7121b8295cf380b20cef734746fa15">  470</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_BUILDTIME_NUM    0x4</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="regmap_8h.html#af7da2c9b7de3ae1a111ff954fadcd209">  471</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_BUILDTIME_INTVL  0x4</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_BuildTime</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"> * Build time of device</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad823f2746a5ffbd67cf133c8213da1f6">  479</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_BUILDTIME  IND_R_FTDF_ON_OFF_REGMAP_BUILDTIME</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="regmap_8h.html#afba8dd8b6347fcabab83f4c1638a9245">  480</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_BUILDTIME  0xffffffff</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4769827a20d27c43c494646b43754d43">  481</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_BUILDTIME  0</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="regmap_8h.html#a58a8b798d9f9e148b21e66c09e965748">  482</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_BUILDTIME 32</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_glob_control_0</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> * Initialization value: 0xff00  Initialization mask: 0x6ff0e</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="regmap_8h.html#adb2670e517d66c47f50595e72b571cbd">  491</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0  0x40090020</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0279ac8fe63c6bafb5cc1fe7ffa3f286">  492</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0 0x4</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="regmap_8h.html#a18902c704f3c8528e30fba8d6a92a500">  493</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0  0x6ff0e</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_IsPANCoordinator</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> * Enable/disable receiver check on address</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> * fields (0=enabled, 1=disabled)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="regmap_8h.html#adc7a2f9e24a52725ea781ec9316dadc6">  502</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_ISPANCOORDINATOR  IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0d642b51f82d2f4335d5ea7ed5f6f483">  503</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_ISPANCOORDINATOR  0x2</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9c2a9b9fae99ccaddb332b54f7660d08">  504</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_ISPANCOORDINATOR  1</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="regmap_8h.html#acaede0493338e2bb712968b37f6d2148">  505</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_ISPANCOORDINATOR 1</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_dma_req</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> * Source of the RX_DMA_REQ output of this block.</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="regmap_8h.html#a805db87291a42adb7d14761b6df88a60">  512</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_DMA_REQ        IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="regmap_8h.html#add64b6b6b972f0480eb6590fa7958890">  513</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_DMA_REQ        0x4</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="regmap_8h.html#a62e5778cebb5998c3016ea81168be473">  514</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_DMA_REQ        2</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2dfca906e15b4265d3bee0c7e510236e">  515</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_DMA_REQ       1</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_dma_req</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> * Source of the TX_DMA_REQ output of this block.</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="regmap_8h.html#abda93e31f14c345f4fe44774a6a271bb">  522</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_DMA_REQ        IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="regmap_8h.html#ada9946d5db33181571141fa35038a4be">  523</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_DMA_REQ        0x8</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="regmap_8h.html#a06a4c27f64943f9f48d6c4ce723c4bff">  524</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_DMA_REQ        3</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4fb81affd68d6cf4c9f720e6ac0e6580">  525</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_DMA_REQ       1</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macSimpleAddress</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> * Simple address of the PAN coordinator</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9a85944eef0ce34f9a441cbb68a9bbf4">  532</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACSIMPLEADDRESS  IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae20ae0896e62d29dbe548a6db499780d">  533</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACSIMPLEADDRESS  0xff00</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="regmap_8h.html#a30748fc8169286e81b339e90fb0fe8ec">  534</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACSIMPLEADDRESS  8</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa3181590b29a0e77b440b44f1f8efef6">  535</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACSIMPLEADDRESS 8</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macLEenabled</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> * If set, Low Energy mode is enabled</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="regmap_8h.html#a020c0a4095551e3b785029fd1e01549e">  542</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACLEENABLED      IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="regmap_8h.html#a56d9beaa24cb736f31fcfaff3f07ca6a">  543</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACLEENABLED      0x20000</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0514c3db8b6e9cdc60cc9e8a41a45e7f">  544</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACLEENABLED      17</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8462ee82b0044d41fafe226feaa51598">  545</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACLEENABLED     1</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macTSCHenabled</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> * If set, TSCH mode is enabled</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0fe1f196f0266511fec6a8ee3ee5d2e1">  552</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSCHENABLED    IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="regmap_8h.html#ade5da6fd6168ea9f963127100f3a23d0">  553</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSCHENABLED    0x40000</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="regmap_8h.html#abab2d129f212d2ca055342d5052d4074">  554</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSCHENABLED    18</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa7919741b08ea4cb97d521499b37dcbc">  555</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSCHENABLED   1</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_glob_control_1</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * Initialization value: 0xffffffff  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="regmap_8h.html#ade87a16963cd902b07a0d2ac313d56c5">  564</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_1  0x40090024</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2c1fdd7a60f262f50ba9e7d00aa29b66">  565</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_1 0x4</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="regmap_8h.html#a78c714f128f3628ef9cd9517b18d2a93">  566</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_1  0xffffffff</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macPANId</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> * The values 0xFFFF indicates that the device</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> * is not associated</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="regmap_8h.html#a161c3287a876a4f8e6b16fa55deb3df2">  575</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACPANID         IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_1</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5c674d43244bef0c436dc14f9bae9d94">  576</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACPANID         0xffff</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac2ee624c469682a22df2dc6f01c9e568">  577</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACPANID         0</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad20cfa5839899ab91785f68858ad7786">  578</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACPANID        16</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macShortAddress</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> * The values 0xFFFF and 0xFFFE indicate</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> * that no IEEE Short Address is available.</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> * The latter one is used if the device i</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2612b7539be46d246b3c1799131dd2ab">  587</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACSHORTADDRESS  IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_1</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="regmap_8h.html#a73f2eda32f8d483af64ac879dddddc52">  588</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACSHORTADDRESS  0xffff0000</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4bae99180259328e90a66b22a0cb4049">  589</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACSHORTADDRESS  16</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1dcaaaf21a247c2728972c938957fee7">  590</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACSHORTADDRESS 16</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_glob_control_2</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> * Initialization value: 0xffffffff  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="regmap_8h.html#aab74818da1f6c3964f7d9feef70fd365">  599</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_2  0x40090028</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="regmap_8h.html#a84bb55629ae4384323e1620cef3e79ae">  600</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_2 0x4</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="regmap_8h.html#acc71e25e32bdc40e03043080e9c8fea3">  601</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_2  0xffffffff</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_aExtendedAddress_l</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> * Unique device address, lower 32 bit</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="regmap_8h.html#a95e7185214aad067adb332a2c22ff1cc">  609</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_L  IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_2</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7b0214bfa4dcd91c09b3483a1c5f5d53">  610</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_L  0xffffffff</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae2f1124e030f6fcf8208045e3af9f505">  611</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_L  0</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5b3e9ea0e52981e7fc16ab5bbd4c82e4">  612</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_L 32</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_glob_control_3</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> * Initialization value: 0xffffffff  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad4ab9f4eae43583d3429c67e86273725">  621</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_3  0x4009002c</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac05f6dc33f990b9679e8baabd7290174">  622</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_3 0x4</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="regmap_8h.html#a710d48a2f0b07307cd325c736086fd3b">  623</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_3  0xffffffff</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_aExtendedAddress_h</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> * Unique device address, higher 16 bit</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="regmap_8h.html#a398a9def0fb13e394cfb55876dc6416f">  631</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_H  IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_3</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="regmap_8h.html#a19475003acf57e16dd48f0e632992780">  632</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_H  0xffffffff</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8f772e4cee0a83aea52a456c7b027de8">  633</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_H  0</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="regmap_8h.html#acb553e611d1cc0e40f41fa3eadf1ca60">  634</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_H 32</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_0</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xfbfffffe</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="regmap_8h.html#a38cbd35c664719130de41c49282b538d">  643</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0  0x40090030</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4918d4bddbdad7a57f066858da6921f6">  644</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0 0x4</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="regmap_8h.html#a96ce828731f56f5bcc8f3a6964a00a12">  645</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0  0xfbfffffe</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_RxonDuration</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> * Time the Rx must be on</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="regmap_8h.html#aad7075e15ad0a3afb7920f54e3b81f03">  653</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXONDURATION  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab47cf864de8154168b8091920084bf36">  654</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXONDURATION  0x1fffffe</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="regmap_8h.html#a268d33d360b8d64857b7cca9cbfa56fa">  655</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXONDURATION  1</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac67246fa403644854a26dd6d3040a8df">  656</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXONDURATION 24</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxAlwaysOn</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment"> * If set, the receiver shall be always on if</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"> * RxEnable is set</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="regmap_8h.html#a334808cec529f13108017e8d246c4489">  664</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXALWAYSON    IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="regmap_8h.html#a16b75f61c1a087181d38473a84d0d1ad">  665</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXALWAYSON    0x2000000</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7dc249e802a8578e08d87f3790a95260">  666</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXALWAYSON    25</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="regmap_8h.html#a525506284f66dd1d2397e61f266845cd">  667</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXALWAYSON   1</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_pti</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> * Info to arbiter if phy_en is set</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="regmap_8h.html#a72db6e8ecfedd7a63192d3fc64ee90c8">  674</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PTI           IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="regmap_8h.html#a23b5e4a95179b9b4a797e23612d4f0be">  675</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PTI           0x78000000</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6322016858b884d119761c9d63958e8d">  676</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PTI           27</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="regmap_8h.html#adad257fe31e9c9100d9ee4eed811ada8">  677</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PTI          4</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_keep_phy_en</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"> * When the transmit or receive action is ready (LmacReady4Sleep will is set), the phy_en signal is cleared unless the control register keep_phy_en is set.</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"> * When the control register keep_phy_en is set, the signal phy_en shall remain being set until the keep_phy_en is cleared.</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="regmap_8h.html#a014c319aa1fe744777dc21792b0c2cc9">  685</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_KEEP_PHY_EN   IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="regmap_8h.html#aaf4d3091a18aa6e51f29dea27d3e3f69">  686</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_KEEP_PHY_EN   0x80000000</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1365206e3ff1ec3838fadd5f89692fdc">  687</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_KEEP_PHY_EN   31</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="regmap_8h.html#a88113e3a1e8b9cd7d7a1205fb7c7b544">  688</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_KEEP_PHY_EN  1</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_TxPipePropDelay</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xff</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="regmap_8h.html#adc369a44a4f8cc9db1fbe86c26dadee5">  697</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY  0x40090034</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="regmap_8h.html#a852cee09d730d1e059eed2885dc84397">  698</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY 0x4</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="regmap_8h.html#af06fdd0d03efb1f1e3bbba97281704f9">  699</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY  0xff</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_TxPipePropDelay</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> * Prop delay of tx pipe, start to DPHY</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="regmap_8h.html#a14671660e4bacbf50569e6d72b2032aa">  707</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY  IND_R_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="regmap_8h.html#a439ed2bdfe6982d99967cfc900c16c81">  708</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY  0xff</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2c41e3fa8db99de7fd3303507b765516">  709</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY  0</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="regmap_8h.html#adc74f19998701e1e60e479f1ceb2fa3e">  710</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY 8</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_MacAckWaitDuration</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> * Initialization value: 0x36  Initialization mask: 0xff</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="regmap_8h.html#aff7acb6d6e69c674e1263c76d8f155b3">  719</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION  0x40090038</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8ed4848417ae7a64fd6e5076d97f4a9d">  720</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION 0x4</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9092057e71aea15135f0def445079603">  721</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION  0xff</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_MacAckWaitDuration</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"> * Max time to wait for a (normal) ACK</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="regmap_8h.html#af90c27204ae34a708733080995a33a95">  729</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION  IND_R_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5047c7572b347e02000943a478e6a65c">  730</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION  0xff</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="regmap_8h.html#a27ba5f47ae517ac1354db92c303c5bcb">  731</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION  0</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7dfe94cad83fb54efcf0d805dda03e0b">  732</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION 8</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_MacEnhAckWaitDuration</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"> * Initialization value: 0x360  Initialization mask: 0xffff</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="regmap_8h.html#a29c6d6c247530c8a17819dba33709bd7">  741</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION  0x4009003c</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa42c107488297f15d5e9cb258c9a5c36">  742</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION 0x4</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2416ab93bc8ff2884147091b2606923e">  743</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION  0xffff</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_MacEnhAckWaitDuration</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"> * The maximum time (in ??s) to wait for an</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"> * enhanced acknowledgement frame</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5aab60141e41f8cbe8f743ec756d6105">  752</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION  IND_R_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6692bca32aec47c859f8536bc7e7c213">  753</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION  0xffff</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="regmap_8h.html#a792f8c92b3543b6d664dc1fe10e49e62">  754</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION  0</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab6bc6ec2ff94d0e0d1ab99535b2b8f43">  755</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION 16</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_1</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffff</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7cb1f34ed44935392267f2693149daff">  764</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_1  0x40090040</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae52af48494385d12ee29a1dac0f8df33">  765</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_1 0x4</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2819a62222d96f3c4da500f8909c5101">  766</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_1  0xffff</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyRxAttr</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> * phyattr to DPHY during Rx operation</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae449434d7ef3c328a7d3e302c3d716f9">  774</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYRXATTR  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_1</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad609a608747ac3fe01de148f650519c9">  775</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYRXATTR  0xffff</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="regmap_8h.html#afc28a1e18021324fad2b5790d20fc8cd">  776</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYRXATTR  0</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4a42742f651df687e20bdcfb4c0eb098">  777</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYRXATTR 16</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_2</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffff01</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0cfd2d5f46d2bb121cf2e0df71830856">  786</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_2  0x40090044</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="regmap_8h.html#adf2e303c44bd716021d45712d1a8b8ab">  787</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_2 0x4</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="regmap_8h.html#a58f03e9a3b243b25726096c33e20baf6">  788</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_2  0xffffff01</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_EdScanEnable</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment"> * if set, Energy Detect scan will be done</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad1e64113e590f3ebe8067ee53667c7d3">  796</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EDSCANENABLE    IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_2</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="regmap_8h.html#a59785fc89f612e9d1a8e8374a9954b7a">  797</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EDSCANENABLE    0x1</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="regmap_8h.html#a824c08f39a9e560f3ab7044e9f42b34d">  798</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EDSCANENABLE    0</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1840ef490b7b23703ff2a14b9f47cc3e">  799</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EDSCANENABLE   1</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_EdScanDuration</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> * Length of ED scan</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6e847aa56bddd3d299926cd72927a580">  806</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EDSCANDURATION  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_2</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="regmap_8h.html#a941d01c7b00405295a44a0c5df00fed3">  807</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EDSCANDURATION  0xffffff00</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="regmap_8h.html#a26301c0f06d03fe2273f3cf2d3dafd91">  808</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EDSCANDURATION  8</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="regmap_8h.html#a52f46440ae34fe5d911f19b797ae9e38">  809</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EDSCANDURATION 24</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_3</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> * Initialization value: 0x4c4  Initialization mask: 0xffffff</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="regmap_8h.html#add17332cb659db1f5f5296d0b5cf2cdd">  818</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3  0x40090048</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="regmap_8h.html#abf4640cfce1cb79b29aa48349c80b942">  819</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3 0x4</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae86c742a3925e95941204fb0b1128c96">  820</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3  0xffffff</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macMaxFrameTotalWaitTime</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment"> * Max time to wait for a requested Data Frame or an announced broadcast frame</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="regmap_8h.html#a17c22ddeb768965b7d6c75956a5c5295">  828</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACMAXFRAMETOTALWAITTIME  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="regmap_8h.html#aed478caaf11850e3c9843eb0e10bd7bd">  829</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACMAXFRAMETOTALWAITTIME  0xffff</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="regmap_8h.html#af01a624251e7a531989f440b022859c3">  830</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACMAXFRAMETOTALWAITTIME  0</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="regmap_8h.html#a43185227711966232ec0a240187bbf8e">  831</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACMAXFRAMETOTALWAITTIME 16</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_CcaIdleWait</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment"> * Time to wait after CCA returned &quot;medium idle&quot; before starting TX-ON (in us).</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment"> * Note: not applicable in TSCH mode since there macTSRxTx shall be used.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae5f94b3d091e38f97b7e8705d3b41f61">  839</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CCAIDLEWAIT               IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0c306908ea607d35bab389c350e3e00c">  840</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CCAIDLEWAIT               0xff0000</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9485dc83e78fa0643e7ea7b7aacb3fe4">  841</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CCAIDLEWAIT               16</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa0e110269799c0ee85ca70aa12320a5a">  842</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CCAIDLEWAIT              8</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_os</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x7</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6cc17490d4d68af6e09d8ff57a6f6053">  851</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS  0x40090050</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5e3f077520a900cf97833028bba296f5">  852</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS 0x4</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9aa9844cd0dac0cc344bf388655c9671">  853</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS  0x7</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_getGeneratorVal</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> * If set, the current values of WU gen and TS gen will be captured.</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="regmap_8h.html#a048feb9d85f35f46a5a32b88e312a570">  861</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="regmap_8h.html#a351ae36b00b3a0d7308be9c773bc0ef8">  862</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL  0x1</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2a69d3fcf61ae791108ae95c8e462774">  863</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL  0</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac2e9a9235a9965d9c57031b9ba7e55b3">  864</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL 1</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxEnable</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"> * If set, receiving data may be done</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="regmap_8h.html#a50b9f21c4f6cf1f919badf9bd2677862">  871</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXENABLE         IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="regmap_8h.html#afe9131edebd1f8c40e16ded19a7a2c1d">  872</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXENABLE         0x2</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7d4fe1bcba3a647778b675ec1bd5bf62">  873</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXENABLE         1</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="regmap_8h.html#a59997be2f60e05361ccee2057f0705fc">  874</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXENABLE        1</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SingleCCA</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"> * If set, a single CCA will be performed.</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad504db9805e64d851f216fca2762f99f">  881</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SINGLECCA        IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="regmap_8h.html#aea6bfc6632276a2224c3e75c46857309">  882</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SINGLECCA        0x4</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="regmap_8h.html#a907a52e9af3fdf8b76962ad3cb553acd">  883</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SINGLECCA        2</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="regmap_8h.html#a71c6f5f2dd1fe27a8e6e11335a398406">  884</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SINGLECCA       1</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_status</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9786e16244b19ae5af187b7fb17065e1">  893</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS  0x40090054</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="regmap_8h.html#a556e81199b062a97d3e1f7599d2faf57">  894</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS 0x4</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="regmap_8h.html#a01d3fa7a7afc0a9b2d0853c89e9c5af9">  895</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS  0xff46</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReady4sleep</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment"> * Indicates that the LMAC is ready to go to sleep.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0ce67d11056e6a6541293e80e4052999">  903</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP          IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="regmap_8h.html#a510eb2997e5a5b25111be60a3bf6e1e7">  904</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP          0x2</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="regmap_8h.html#abe05a9611245535efdebce794f79b5aa">  905</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP          1</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2ae62c3e345d28c8b44f0327a668477d">  906</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP         1</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_CCAStat</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment"> * Value single CCA when CCAstat_e is set.</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae472296f546cd16352d8773ccff181b4">  913</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CCASTAT                  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="regmap_8h.html#afe1f310596fcb77bf687f1dcf93dc4cf">  914</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CCASTAT                  0x4</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="regmap_8h.html#a81c0672f0d2fed520a6bf37859ce6398">  915</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CCASTAT                  2</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="regmap_8h.html#a72cb1070541502fc803484da47abf1e1">  916</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CCASTAT                 1</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_WakeupTimerEnableStatus</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> * Status of WakeupTimerEnable after being clocked by LP_CLK (showing it&#39;s effective value).</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="regmap_8h.html#a36d0c49b0b26c8e9298fd1f246a3601f">  923</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3e778266a2540ed9339f0204c9b2c11e">  924</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS  0x40</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="regmap_8h.html#aae3a8c4849a73c218d9d1391aa4cd1de">  925</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS  6</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6846db8d19d82d139ebd2d717a015d51">  926</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS 1</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_EdScanValue</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment"> * Result of ED scan.</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="regmap_8h.html#afbff11f09a87015c0ad1d1e19b031fe1">  933</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EDSCANVALUE              IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="regmap_8h.html#a39faad833fd39b68d64c1b942951a2ca">  934</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EDSCANVALUE              0xff00</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="regmap_8h.html#ade172a7d60fd8c4c940538fb537921fc">  935</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EDSCANVALUE              8</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="regmap_8h.html#a72fa5ba56260c6508065abcc75fd67c0">  936</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EDSCANVALUE             8</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_EventCurrVal</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="regmap_8h.html#ade8d9f52aa39e2d198836da7f0f74e66">  945</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_EVENTCURRVAL  0x40090058</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="regmap_8h.html#acd33d80864fa439ac93d4d6af04eba6f">  946</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_EVENTCURRVAL 0x4</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="regmap_8h.html#a76fe568263a213a57b9b909e806baa7d">  947</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_EVENTCURRVAL  0xffffffff</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_EventCurrVal</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"> * Value of captured Event generator</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="regmap_8h.html#af4e5c16de45c6fdda29ddd69d8de847b">  955</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EVENTCURRVAL  IND_R_FTDF_ON_OFF_REGMAP_EVENTCURRVAL</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="regmap_8h.html#abd0dbcd08fbfa7033ae96c622e9bdc09">  956</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EVENTCURRVAL  0xffffffff</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8fe08267a3621c7f1bcf8ded868d4c64">  957</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EVENTCURRVAL  0</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac0b8e6a093c9080806e5d8addb8ed01b">  958</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EVENTCURRVAL 32</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_TimeStampCurrVal</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab322d26fd1d518db43cd972766a4b107">  967</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL  0x4009005c</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="regmap_8h.html#a28569de6edb47ee77cbcf27fda87b1f0">  968</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL 0x4</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae8a0845d3bdf672f438658eeccd7befb">  969</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL  0xffffffff</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_TimeStampCurrVal</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment"> * Value of captured TS gen</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="regmap_8h.html#a89cdc30222841ccff744760763c4a74f">  977</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL  IND_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad5b03050cd8f6c5a0bb900521112e2e0">  978</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL  0xffffffff</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4f70bf8757415274201ef87ac2e92a50">  979</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL  0</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8e0cb6ac4f1b3cdf3635166ea017da72">  980</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL 32</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_TimeStampCurrPhaseVal</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7d6f432654cfded74125601a8a235cd7">  989</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL  0x40090074</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="regmap_8h.html#a33f61fc35700ce7923c99ccc7873bc1b">  990</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL 0x4</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9b2fb1e2871dbb3086d3669ee98b2520">  991</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL  0xff</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_TimeStampCurrPhaseVal</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment"> * Value of captured TS gen phase within a symbol</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="regmap_8h.html#aaba2c43729631d8709f1fa8e331a5e33">  999</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL  IND_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4d9fe29c512e4c31e03929b35323c5c2"> 1000</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL  0xff</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="regmap_8h.html#a66996357fe39eca8fe9d34b7ed6d55df"> 1001</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL  0</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa9bf489a8ba3042827189d454344efb9"> 1002</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL 8</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macTSTxAckDelayVal</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4dff3508c7cd0798b78579f78d5f6b14"> 1011</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL  0x40090078</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2628c6a05d228d3874086b7a57e5e632"> 1012</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL 0x4</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="regmap_8h.html#afa6b52379faa8bbe6598eebc09b2e88e"> 1013</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL  0xffff</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSTxAckDelayVal</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment"> * The time in us left until the ack frame is sent by the lmac</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac00cfe76ce0e2da21f417f48ffc18d9b"> 1021</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL  IND_R_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="regmap_8h.html#a12b7114cf0210b7eee38b686dadbf4d3"> 1022</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL  0xffff</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8183d621974f3a70ebc288c75005adda"> 1023</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL  0</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="regmap_8h.html#a103783f145a8d3d797413a20d68bdff9"> 1024</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL 16</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_4</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="regmap_8h.html#a303a81bdc2a381c27eea7fd5cdd27cac"> 1033</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4  0x40090060</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="regmap_8h.html#aed9f3dacc1929224c1a39b71b76a56a1"> 1034</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4 0x4</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6973658b0bb1644f36dee9f154d337a9"> 1035</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4  0xffffffff</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phySleepWait</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment"> * Time between negate and assert PHY_EN</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment"> * When the signal phy_en is deasserted, it will not be asserted within the time phySleepWait.</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment"> * This time is indicated by the control register phySleepWait (resolution: ~s).</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="regmap_8h.html#ace40ed920079183ef8bbefedcfb5cefe"> 1045</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYSLEEPWAIT     IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1f7f6485acf8bc7f1de841db6201a649"> 1046</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYSLEEPWAIT     0xff</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="regmap_8h.html#af3753c779f09604db1869c8905be0770"> 1047</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYSLEEPWAIT     0</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4e6c24d2f8a93afbbb066f55036b1d08"> 1048</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYSLEEPWAIT    8</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_RxPipePropDelay</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment"> * The control register RxPipePropDelay indicates the propagation delay in ~s of the Rx pipeline between the last symbol being captured at the DPHY interface and the &quot;data valid&quot; indication to the LMAC controller.</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="regmap_8h.html#aebcae5951145c0940c7f14069d6c9e7c"> 1055</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXPIPEPROPDELAY  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="regmap_8h.html#a01d642ab55ab1eeaf3736c7d7a478a54"> 1056</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXPIPEPROPDELAY  0xff00</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab2d570c982edf4f65d4b5762a3c2a135"> 1057</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXPIPEPROPDELAY  8</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="regmap_8h.html#a256b9181f82f445fd096118b7212998a"> 1058</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXPIPEPROPDELAY 8</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyAckAttr</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment"> * During transmission of an ACK frame, phyAckAttr is used as phyAttr on the DPHY interface.</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="regmap_8h.html#adbeb10da686ef29e01ee7b3dcf1c62bd"> 1065</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYACKATTR       IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="regmap_8h.html#a46210caed3f3bea6edaacb5d8c245dd0"> 1066</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYACKATTR       0xffff0000</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="regmap_8h.html#a996171fb095792a45dc175949b8de788"> 1067</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYACKATTR       16</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="regmap_8h.html#a17e000adaa5b45ece4439142075370b3"> 1068</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYACKATTR      16</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_5</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment"> * Initialization value: 0x8c0  Initialization mask: 0xffff0fff</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab20e5ca67cb4d5c7875ecf21d71ad4d6"> 1077</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5  0x40090064</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac61802bb0160d4c9c0a02539625d5959"> 1078</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5 0x4</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="regmap_8h.html#a259c741bab1298d06947bb324d6ecf7c"> 1079</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5  0xffff0fff</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_Ack_Response_Delay</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment"> * In order to have some flexibility the control register Ack_Response_Delay indicates the Acknowledge response time in ~s.</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment"> * The default value shall is 192 ~s (12 symbols).</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="regmap_8h.html#a66fa0f7ebf29142b9db7d451e5aba14e"> 1088</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_ACK_RESPONSE_DELAY  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad2220ba6bc910be0aa03fdd3092d9091"> 1089</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_ACK_RESPONSE_DELAY  0xff</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6ae7a235950cf8bcd3cf3a0f903c7746"> 1090</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_ACK_RESPONSE_DELAY  0</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0b5706383e6b9709d32890ad769e3163"> 1091</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_ACK_RESPONSE_DELAY 8</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_CcaStatWait</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment"> * The output CCASTAT is valid after 8 symbols + phyRxStartup.</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment"> * The 8 symbols are programmable by control registerCcaStatWait[4] in symbol timesl.</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment"> * Default value is 8d.</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="regmap_8h.html#a36f33edede60d6ff570d01fd5372fba7"> 1100</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CCASTATWAIT         IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad8e1e396a73dc414c9da4937a2967684"> 1101</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CCASTATWAIT         0xf00</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="regmap_8h.html#af60756f8ea8333754648fd6bc9f5f111"> 1102</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CCASTATWAIT         8</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2e9487286a28863a3226e2c4280503f6"> 1103</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CCASTATWAIT        4</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyCsmaCaAttr</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment"> * The control register phyCsmaCaAttr is used to source PHYATT on the DPHY interface.</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0c08e3e4d6474bc709f25a894ccf5b62"> 1110</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYCSMACAATTR       IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3fde0af1081591421560b87b0592ac79"> 1111</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYCSMACAATTR       0xffff0000</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="regmap_8h.html#a753fb31748eb8346bc346d486973ab5b"> 1112</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYCSMACAATTR       16</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="regmap_8h.html#a76c26945e482bef8aea15c6bbe3af82e"> 1113</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYCSMACAATTR      16</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_6</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment"> * Initialization value: 0xc0c28  Initialization mask: 0xffffff</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3a274817c35c0678f8977583b83b6033"> 1122</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6  0x40090068</span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="regmap_8h.html#a91f97adfd23b36eb3c785f6f4f90680d"> 1123</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6 0x4</span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="regmap_8h.html#a732b151386592a462bd4a46eda082dbc"> 1124</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6  0xffffff</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_LifsPeriod</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment"> * The LIFS period is programmable by LifsPeriod (in symbols).</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment"> * The default is 40 symbols (640 ~s),</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6a33d1cbe49c58eca3d3efccbd4d7b92"> 1133</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LIFSPERIOD   IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4c38cc560b99d55294ba22b26d0151f0"> 1134</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LIFSPERIOD   0xff</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa10e0d57fd7526399c246d896e1643b5"> 1135</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LIFSPERIOD   0</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9a117a51cc61df9e729cb630f925d299"> 1136</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LIFSPERIOD  8</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SifsPeriod</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment"> * The SIFS period is programmable by SifsPeriod (in symbols).</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment"> * The default is 12 symbols (192 ~s).</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae188aa02128301a9298602386eec2d6e"> 1144</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SIFSPERIOD   IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="regmap_8h.html#aac41ab2e2cd3b3874486db5f3d09cbff"> 1145</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SIFSPERIOD   0xff00</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4a62dbb7a190b9199a74e48b0860ccda"> 1146</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SIFSPERIOD   8</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="regmap_8h.html#a16398288dc5469f7ce1d55498001e118"> 1147</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SIFSPERIOD  8</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_WUifsPeriod</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment"> * The WakeUp IFS period is programmable by WUifsPeriod (in symbols).</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment"> * The default is 12 symbols (192 ~s).</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6ddf198e0e5647aaf1b99d8e9332fb1f"> 1155</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_WUIFSPERIOD  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac30faafbe9e9103c0c5b4fc279a6e1e8"> 1156</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_WUIFSPERIOD  0xff0000</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="regmap_8h.html#acbb4e7596ccadb65a04b3d36300540ba"> 1157</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_WUIFSPERIOD  16</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa1c1c17ae8a084807b4a27c86f57564a"> 1158</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_WUIFSPERIOD 8</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_11</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1ffff</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="regmap_8h.html#abdbfab399fd57d54982ef3065169bd8b"> 1167</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11  0x4009006c</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4d565925c9f1b8eea7b223ba6c4b3ca1"> 1168</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11 0x4</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2e9a6521d99ff14593fd8178c2460006"> 1169</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11  0x1ffff</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macRxTotalCycleTime</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment"> * In order to make it easier to calculate if it is efficient to disable and enable the PHY Rx until the RZ time is reached, a control register indicates the time needed to disable and enable the PHY Rx: macRxTotalCycleTime (resolution in 10 sym)</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0fdafc8d02f1409cd7b1566085471a72"> 1177</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACRXTOTALCYCLETIME  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="regmap_8h.html#a59abb6979e04605bb87edd9be9b4788e"> 1178</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACRXTOTALCYCLETIME  0xffff</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9aba8a8c68de3402804959a029f68e18"> 1179</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACRXTOTALCYCLETIME  0</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="regmap_8h.html#a435985b0261bc6e90f103094a68eba15"> 1180</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACRXTOTALCYCLETIME 16</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macDisCaRxOfftoRZ</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment"> * This switching off and on of the PHY Rx can be disabled whith the control register macDisCaRxOfftoRZ.</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment"> *  0 : Disabled</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"> *  1 : Enabled</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="regmap_8h.html#acc62d5e05db5e6529b432d84ee450f80"> 1189</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACDISCARXOFFTORZ    IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8015fef4f2a385cec4f4d3f90685fa5d"> 1190</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACDISCARXOFFTORZ    0x10000</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="regmap_8h.html#a49129502a4734f2775671525b76084b5"> 1191</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACDISCARXOFFTORZ    16</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6226d243bbb04e375e65cd779b5a9235"> 1192</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACDISCARXOFFTORZ   1</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_delta</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x7e</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment"> * Access mode: D-RCW (delta read/clear on write 1)</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="regmap_8h.html#affab5c2b7c25b859ee465988b1199769"> 1201</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA  0x40090070</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="regmap_8h.html#a70a08d36ae62232c480ab40a01c27117"> 1202</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA 0x4</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="regmap_8h.html#a03cf0a5223676d275bd555f33c8ac162"> 1203</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA  0x7e</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReady4sleep_d</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment"> * Delta bit for register &quot;LmacReady4sleep&quot;</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="regmap_8h.html#a013890f844a189b9e0b448384ed749cd"> 1211</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_D          IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5f75e0460d335a6aa2dd7670b3ddd6e4"> 1212</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_D          0x2</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="regmap_8h.html#a10434798c04d6199057c21e6d16629d9"> 1213</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_D          1</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab7f14399f05dd8201acb2af476adba67"> 1214</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_D         1</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SyncTimeStamp_e</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment"> * The SyncTimeStamp_e event is set when the TimeStampgenerator is loaded with SyncTimeStampVal.</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment"> * This occurs at the rising edge of lp_clk when SyncTimeStampEna is set and the value of the Event generator is equal to the value SyncTimestampThr.</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="regmap_8h.html#a43995fa075333d6fdedc3c8b36232824"> 1222</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_E            IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="regmap_8h.html#a158c7bdaf66a597eea0ff24a5f1a9e1d"> 1223</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_E            0x4</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="regmap_8h.html#afc5733268e8d5c24b48e4b09b1cf9411"> 1224</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_E            2</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5fee97a61baac6873e413064a9c8ee4f"> 1225</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_E           1</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SymbolTimeThr_e</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"> * Event that symboltime counter matched SymbolTimeThr</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="regmap_8h.html#adf47db1c825742645dc963e8b97676e0"> 1232</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_E            IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad032f7d7f6cfc3d3068d0efac1351a20"> 1233</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_E            0x8</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3b35a6be814e1b41dcdf7d1bdf73feee"> 1234</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_E            3</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="regmap_8h.html#a99f40f791f3027bc2f7dab2b104cacb6"> 1235</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_E           1</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SymbolTime2Thr_e</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment"> * Event that symboltime counter matched SymbolTime2Thr</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="regmap_8h.html#a530aefa490cf06e1d9c54f62426ff63b"> 1242</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_E           IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="regmap_8h.html#a64d0d3d4adce31a934e5860811644660"> 1243</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_E           0x10</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="regmap_8h.html#a04188e4c8bd2822c32e97770565ad674"> 1244</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_E           4</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac511ecbf0623151ac0042fbe65713f2e"> 1245</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_E          1</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_getGeneratorVal_e</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment"> * Event which indicates that WakeupTimerEnableStatus has changed</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="regmap_8h.html#a45e476d1b93486bb2d2e46a28d06d577"> 1252</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_E          IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7f87ab2e1f037212691bebca0ef165af"> 1253</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_E          0x20</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2c3835db8fe7d03048403b3ffa90ab13"> 1254</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_E          5</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="regmap_8h.html#a226afde0154ed4a2224d1323fd732e35"> 1255</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_E         1</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_WakeupTimerEnableStatus_d</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment"> * Delta which indicates the getGeneratorVal request is completed</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="regmap_8h.html#a23eb636b7ca74d08033e466e03a74b83"> 1262</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_D  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="regmap_8h.html#a178064ab44ef08094303f17080f3e7a6"> 1263</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_D  0x40</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="regmap_8h.html#abd60c14b35bcc088c8c1265e8fa4d40e"> 1264</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_D  6</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9471b5f343051c2aeaece5fc8efd479b"> 1265</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_D 1</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_mask</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x7e</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment"> * Access mode: DM-RW (delta mask)</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7854038e1c352b5a9628844b1909b2d4"> 1274</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK  0x40090080</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3b02e3a5e472a43bf199d4163ac46e2a"> 1275</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK 0x4</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="regmap_8h.html#a99604abe5f2d66691aa163ad5c7acfcb"> 1276</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK  0x7e</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReady4sleep_m</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment"> * Mask bit for delta bit &quot;LmacReady4sleep_d&quot;</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="regmap_8h.html#a624697c074ea43d2bd9277b066b91d32"> 1284</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_M          IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8d003f69287b7eba6572cf2d9645f9b4"> 1285</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_M          0x2</span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="regmap_8h.html#aab49a0f8531bfa9b8f26973a68c6bcb1"> 1286</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_M          1</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="regmap_8h.html#af01ff22afe35ca2cbced90986042a69b"> 1287</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_M         1</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SyncTimeStamp_m</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment"> * Mask bit for event register SyncTimeStamp_e.</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9952dc181cabedec9f25879b95c153cc"> 1294</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_M            IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac79e850fd7a0053228524ac0a0c1fe2b"> 1295</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_M            0x4</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6e4528f8f5a2a2066fda067a8b0466dd"> 1296</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_M            2</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="regmap_8h.html#a84d2f8c4bc9852209d9b0ec3d7f2b989"> 1297</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_M           1</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SymbolTimeThr_m</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment"> * Mask for SymbolTimeThr_e</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="regmap_8h.html#a66d7f0b95ec49588a68765f6931b010e"> 1304</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_M            IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5fea67ac75fcd35d068ca8c8a99e6f7a"> 1305</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_M            0x8</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4ff7576bfd94712f0141654d1dc4147d"> 1306</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_M            3</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="regmap_8h.html#a54b1b11a13cbc60c40bfcc8b59f22f30"> 1307</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_M           1</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SymbolTime2Thr_m</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment"> * Mask for SymbolTime2Thr_e</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="regmap_8h.html#a89ed514d7506b55038fa39cceb14cc65"> 1314</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_M           IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab07a14d1e7109ba490d15d8199773b8f"> 1315</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_M           0x10</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="regmap_8h.html#a469a8ad0a968808d1e5b3da0bd34e6d3"> 1316</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_M           4</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="regmap_8h.html#acbc601f4e07d6406371474ffe4f48b69"> 1317</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_M          1</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_getGeneratorVal_m</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment"> * Mask for getGeneratorVal_e</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="regmap_8h.html#a16fc7d59158d23d942e79138f6a8c492"> 1324</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_M          IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8f4577786865ad8af65e4653ca6277b7"> 1325</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_M          0x20</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8e34362317370b007c2c0b899e9612d7"> 1326</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_M          5</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="regmap_8h.html#a843ce7b5fda1704eeb96377e6fd19ae5"> 1327</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_M         1</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_WakeupTimerEnableStatus_m</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment"> * Mask for WakeupTimerEnableStatus_d</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3c843423617c2fe31a1019beb2b76c93"> 1334</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_M  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3e0047e2958b039a24c0fda9b7447f3d"> 1335</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_M  0x40</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae7db804ab0f8ccbe73d6ddcd1b7cb9bd"> 1336</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_M  6</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1998e94e946459e7c5c39304beda5154"> 1337</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_M 1</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_event</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x7</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment"> * Access mode: E-RCW (event read/clear on write 1)</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="regmap_8h.html#a079d5835584488da44eb7a367d2c9920"> 1346</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT  0x40090090</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8314c9944951ebda739102f8ea247b1b"> 1347</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT 0x4</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab17e9998beae8fb622b8bf7baf20b9f9"> 1348</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT  0x7</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_EdScanReady_e</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment"> * The event EdScanReady_e is set to notify that the ED scan is ready.</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5988cd3ff47905711c614afae4a897e3"> 1356</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_E     IND_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="regmap_8h.html#a643e7c0a9bc5ab0602f552d845a4bc5a"> 1357</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_E     0x1</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6b9f4925ea96789f46afea57677336b9"> 1358</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_E     0</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="regmap_8h.html#a43ad6cad18f503c7a5f8394050ad5941"> 1359</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_E    1</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_CCAstat_e</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment"> * If set, the single CCA is ready</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="regmap_8h.html#a583236e50311626526667b1e405d0147"> 1366</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CCASTAT_E         IND_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae2b924a6c6e20cde09896155b687e0bb"> 1367</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CCASTAT_E         0x2</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="regmap_8h.html#a661e9f923003caabe9bad741f1a8cad9"> 1368</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CCASTAT_E         1</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4bf459ca95c0edb050e2996890f8fd14"> 1369</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CCASTAT_E        1</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxTimerExpired_e</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment"> * Set if one of the timers enabling the RX-ON mode expires without having received any valid frame</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5dbbf84506cc91ecf25c88f5c70da1fc"> 1376</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_E  IND_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="regmap_8h.html#a38662e9d5621a0fa331b7fb3e9e02df2"> 1377</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_E  0x4</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="regmap_8h.html#a134d0f7e1aa4acb0699432c9544d4692"> 1378</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_E  2</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7456c2a8d49f6dd5252f79c0e9cfe446"> 1379</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_E 1</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_mask</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x7</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment"> * Access mode: EM-RW (event mask)</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="regmap_8h.html#a54c44e965949272689cb5fccc55dce5e"> 1388</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_MASK  0x40090094</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9996b4d689bd0f93c84ab5cee669d35b"> 1389</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_MASK 0x4</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="regmap_8h.html#a86e67823ea34c16103d5c1a8039a2731"> 1390</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_MASK  0x7</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_EdScanReady_m</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment"> * Mask bit for event &quot;EdScanReady_e&quot;</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="regmap_8h.html#abb33d8b6b2fcfc87520f1270f16f3a69"> 1398</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_M     IND_R_FTDF_ON_OFF_REGMAP_LMAC_MASK</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6c138bc8e1ef8a4890c37bdbecd04c42"> 1399</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_M     0x1</span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1ac9e982bd378316eee5920adb6bc9d7"> 1400</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_M     0</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0555ec5640ed1524a34b0509b58b9890"> 1401</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_M    1</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_CCAstat_m</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment"> * Mask bit for event &quot;CCAstat_e&quot;</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa926e9bcb35a01fe809a5fa5b2268722"> 1408</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CCASTAT_M         IND_R_FTDF_ON_OFF_REGMAP_LMAC_MASK</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3d93b54205338b3039b57ac451c825f1"> 1409</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CCASTAT_M         0x2</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3bc863a52836f7af0bfe1ddf6f899ce5"> 1410</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CCASTAT_M         1</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4f2d04a4ca839c8ef2b245a2dc85b9b5"> 1411</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CCASTAT_M        1</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxTimerExpired_m</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment"> * Mask bit for event &quot;RxTimerExpired_e&quot;</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac4506f452c9a88e6e28718be22e15ff7"> 1418</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_M  IND_R_FTDF_ON_OFF_REGMAP_LMAC_MASK</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="regmap_8h.html#aefc292168d468a8e2e9b638846b44014"> 1419</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_M  0x4</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="regmap_8h.html#a98a559b906850b12f58cb45baa25bbfc"> 1420</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_M  2</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="regmap_8h.html#a13a1f993da13c53fdc2d3a722a7f793c"> 1421</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_M 1</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_manual_1</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffff0fff</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3fa900e98db0cce0f87162a7bd482822"> 1430</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1  0x400900a0</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac2cf562dc1321d5c7e03bd3f627d2e04"> 1431</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1 0x4</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="regmap_8h.html#a46067ea5e618d020c50c8c608e088e84"> 1432</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1  0xffff0fff</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_mode</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment"> * If the control register lmac_manual_mode is set, the LMAC controller control</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment"> * signals should be controlled by the lmac_manual_control registers</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3d3472b80e8036d86e995284bc5338f5"> 1441</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_MODE        IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="regmap_8h.html#a97eb3d5b34f624b670516a48e740d720"> 1442</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_MODE        0x1</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="regmap_8h.html#aae89783bff2e03f370466dca9d277859"> 1443</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_MODE        0</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa6009eca218cb7dca0febf94644dc335"> 1444</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_MODE       1</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_phy_en</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment"> * lmac_manual_phy_en controls the PHY_EN interface signal when lmac_manual_mode is set</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2fddb02b1d5de5edcc04d323fe910576"> 1451</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_EN      IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab802074f2d2dbb3925672816ec63cc9e"> 1452</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_EN      0x2</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3720b800f4fb53e1b6da29e1a4955e7d"> 1453</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_EN      1</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7a3b8949e1efe16a240605b5847ec9a7"> 1454</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_EN     1</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_tx_en</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment"> * lmac_manual_tx_en controls the TX_EN interface signal when lmac_manual_mode is set</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab13a89ddc3cfc948c91ba5f77447c368"> 1461</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_EN       IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="regmap_8h.html#a98082a397ae418954cd07ddaec5f5bcd"> 1462</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_EN       0x4</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3d576ccf7eaa39f992c5e6457f23693c"> 1463</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_EN       2</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="regmap_8h.html#a41d2e25d787de1f78a50d8ca20213993"> 1464</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_EN      1</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_rx_en</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment"> * lmac_manual_rx_en controls the RX_EN interface signal when lmac_manual_mode is set</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0817677b8079cce1b6ccb76cf2c75d0a"> 1471</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_EN       IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="regmap_8h.html#ace8086e8a527505624a04f84bbc1aaca"> 1472</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_EN       0x8</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1c95f0f627c1b20b98d42f57e8b55fbd"> 1473</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_EN       3</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="regmap_8h.html#a455ccda7ec31aa5364be8a03b64d2b51"> 1474</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_EN      1</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_rx_pipe_en</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment"> * lmac_manual_rx_pipe_en controls the rx_enable signal towards the rx pipeline when lmac_manual_mode is set</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac2355a0471760fd54de86219cd7a05b0"> 1481</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_PIPE_EN  IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="regmap_8h.html#a49dfa175597e7cd035d6adb459699dfd"> 1482</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_PIPE_EN  0x10</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2da086b11963d545530eea7596e8103e"> 1483</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_PIPE_EN  4</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="regmap_8h.html#a18009eb67d7c97312b0f0ca470b7bdaa"> 1484</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_PIPE_EN 1</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_ed_request</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment"> * lmac_manual_ed_request controls the ED_REQUEST interface signal when lmac_manual_mode is set</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="regmap_8h.html#a66fe6ba07ef0f77579bfad428d6a041f"> 1491</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_REQUEST  IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="regmap_8h.html#abecb5273d710e495c4961e52d7278add"> 1492</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_REQUEST  0x20</span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="regmap_8h.html#a97edc9fb9a1e42e28c6e69906c021464"> 1493</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_REQUEST  5</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="regmap_8h.html#a57f7bed646eac0efac8e69cb6faf2ba2"> 1494</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_REQUEST 1</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_lmac_manual_tx_frm_nr</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment"> * lmac_manual_tx_frm_nr controls the entry in the tx buffer to be transmitted.</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae29b352ca56379142bf75fdbd3a63705"> 1501</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_FRM_NR   IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="regmap_8h.html#a35bde1456245df174c150f99a7d9fa8b"> 1502</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_FRM_NR   0xc0</span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab6129d5dd8b4b1694b4157280e5be2de"> 1503</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_FRM_NR   6</span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="regmap_8h.html#a66771b95e5d18c6da5c84ffa843a52ec"> 1504</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_FRM_NR  2</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_lmac_manual_pti</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment"> * lmac_manual_pti controls the PTI interface signal when lmac_manual_mode is set</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="regmap_8h.html#a32ee82f6112846a9ab8cd9dfa052b33e"> 1511</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PTI         IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="regmap_8h.html#a494690238fda051449a6b972b91d5e1a"> 1512</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PTI         0xf00</span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad7bc2737e5893090f3ab5b4ae5503466"> 1513</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PTI         8</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="regmap_8h.html#adae6aeff2f61669ab4f88ad19cbddecf"> 1514</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PTI        4</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_lmac_manual_phy_attr</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment"> * lmac_manual_phy_attr controls the PHY_ATTR interface signal when lmac_manual_mode is set</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="regmap_8h.html#aaac423065ccbb53347547d84178e3fc8"> 1521</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_ATTR    IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="regmap_8h.html#a19e93b3e7367aeae9901f1616445d3f2"> 1522</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_ATTR    0xffff0000</span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7619808b35a1b9e6892ae4cd8b14f0b6"> 1523</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_ATTR    16</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="regmap_8h.html#aceba5f576d3abffe9c59a3612389c216"> 1524</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_ATTR   16</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_manual_os</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="regmap_8h.html#a190eb16ee4f2b7f7cadae43ec78107f4"> 1533</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_OS  0x400900a4</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0d26e0772b14206fcce4e5a208551e55"> 1534</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_OS 0x4</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="regmap_8h.html#a96759c5fdaf89720be1332eb3ff1e7c2"> 1535</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_OS  0x1</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_tx_start</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment"> * One shot register which triggers the transmission of a frame from the tx buffer in lmac_manual_mode</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad1e08999a0c6adfa89e4c4b5ccb8c0fd"> 1543</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_START  IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_OS</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4c7a43ff08f3c8edd47ba1610f853396"> 1544</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_START  0x1</span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="regmap_8h.html#a03df434aadedf965a529ed148dd96a3e"> 1545</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_START  0</span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="regmap_8h.html#add3a49cba8f67dce2c56dafd6f1570f2"> 1546</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_START 1</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_manual_status</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="regmap_8h.html#a32f444e380cabe13809a68df03c67b02"> 1555</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_STATUS  0x400900a8</span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa2903ec7255265f3435b1405f46c59b7"> 1556</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_STATUS 0x4</span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7cfca431ef289f63a6ce8467a40af6e7"> 1557</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_STATUS  0xff01</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_cca_stat</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment"> * lmac_manual_cca_stat shows the status of the CCA_STAT</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="regmap_8h.html#a204c73a452e95b75b6543f11a3103aea"> 1565</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_CCA_STAT  IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_STATUS</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="regmap_8h.html#a82eaee19465761869c754dff7f8bf191"> 1566</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_CCA_STAT  0x1</span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="regmap_8h.html#aec50268fbe7957fd2b001e2efa2bc946"> 1567</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_CCA_STAT  0</span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa20f196918a1a08afa692a37ea8f9904"> 1568</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_CCA_STAT 1</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_lmac_manual_ed_stat</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment"> * lmac_manual_ed_stat shows the status of the ED_STAT interface signal.</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad8a0266f936eed9bd3f49c6eaa0b1fcf"> 1575</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_STAT   IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_STATUS</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1d6218bb2733d5408d2f58a139e1f4a4"> 1576</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_STAT   0xff00</span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="regmap_8h.html#aaa20217cc7433d79ab90c3cee1c36f61"> 1577</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_STAT   8</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="regmap_8h.html#a88045f3e77c7b37d27eb342faba8e78f"> 1578</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_STAT  8</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_7</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment"> * Initialization value: 0x420000  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac77620d4f378a00a8c740cbeed3ff78e"> 1587</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_7  0x40090100</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="regmap_8h.html#a210e01157bfcfae5c89f2c5753ba99e3"> 1588</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_7 0x4</span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="regmap_8h.html#af77172fe0fe155a10bd2c174a0242dcf"> 1589</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_7  0xffffffff</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macWUPeriod</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment"> * Wake-up duration in symbols.</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab93e71dd26f0097447abceeb27091a88"> 1597</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACWUPERIOD         IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_7</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="regmap_8h.html#a005d1319f418ea17212a701957062190"> 1598</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACWUPERIOD         0xffff</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="regmap_8h.html#a79235d47e23abee985a2d2830a793099"> 1599</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACWUPERIOD         0</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa1d69e7a401af3f5582b2fc4911f5269"> 1600</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACWUPERIOD        16</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macCSLsamplePeriod</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment"> * When performing a idle listening, the receiver is enabled for at least macCSLsamplePeriod (in symbols).</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5ac3d4b7dd6d4eb99b1281f508bb8225"> 1607</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACCSLSAMPLEPERIOD  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_7</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad1c94d93d923ed230d1a681045f6a3b4"> 1608</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACCSLSAMPLEPERIOD  0xffff0000</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2b07c6b20eb85c24d22a905ee54b3ad7"> 1609</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACCSLSAMPLEPERIOD  16</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="regmap_8h.html#a66064b6678dc3f240c2e1954e461eb36"> 1610</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACCSLSAMPLEPERIOD 16</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_8</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="regmap_8h.html#a234aa765b96117fc35a24cbf54e5e7aa"> 1619</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_8  0x40090104</span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="regmap_8h.html#a41e914a4f568e3c45f65b3f3d9d04cb7"> 1620</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_8 0x4</span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="regmap_8h.html#a81166cbb418fcd598709f9d646871980"> 1621</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_8  0xffffffff</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macCSLstartSampleTime</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment"> * The control register macCSLstartSampleTime indicates the TimeStamp generator time (in symbols) when to start listening (called &quot;idle listening&quot;).</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae9fecb39bbe2d62e6ecebaaf517c0954"> 1629</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACCSLSTARTSAMPLETIME  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_8</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2666bcda85208b1c8df4154fdad7c444"> 1630</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACCSLSTARTSAMPLETIME  0xffffffff</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4dca96378ab62ea3495d3efe90e03615"> 1631</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACCSLSTARTSAMPLETIME  0</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="regmap_8h.html#adf62e26f66e80a0d9bc870c8b371c6a1"> 1632</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACCSLSTARTSAMPLETIME 32</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_9</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment"> * Initialization value: 0x42  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="regmap_8h.html#a34a9ecd099140bfe11090f8b1bb70499"> 1641</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_9  0x40090108</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="regmap_8h.html#a469b4e8e05175ac6cfae883f4d81c2e1"> 1642</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_9 0x4</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa995f3afeca3b57c059a175ce7592843"> 1643</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_9  0xffffffff</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macCSLdataPeriod</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment"> * After the wake-up sequence a frame is expected, the receiver will be enabled for at least a period of macCSLdataPeriod (in symbols).</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="regmap_8h.html#a68cfeee0f5e6d08b0d13ed49aad04a8d"> 1651</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACCSLDATAPERIOD         IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_9</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="regmap_8h.html#af79ef9fad3bb974cbf12221d932f7568"> 1652</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACCSLDATAPERIOD         0xffff</span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="regmap_8h.html#a04d4199805d53c477bc8f374fc0f7bbc"> 1653</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACCSLDATAPERIOD         0</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad01804232c2e0967e412897a290c2190"> 1654</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACCSLDATAPERIOD        16</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macCSLFramePendingWaitT</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment"> * If a non Wake-up frame with Frame Pending bit = &#39;1&#39; is received, the receiver is enabled for at least an extra period of macCSLFramePendingWaitT (in symbols) after the end of the received frame.</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment"> * The time the Enhanced ACK transmission lasts (if applicable) is included in this time.</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2aaed71155a1c8efe0c81530f9c33955"> 1662</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACCSLFRAMEPENDINGWAITT  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_9</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0c455933aea972d2600b76b8fb08d93e"> 1663</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACCSLFRAMEPENDINGWAITT  0xffff0000</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4852b22cdb4bea3968a646de5a952c12"> 1664</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACCSLFRAMEPENDINGWAITT  16</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="regmap_8h.html#a05e998afbd3b954ebbb5a7070b872091"> 1665</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACCSLFRAMEPENDINGWAITT 16</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_10</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment"> * Initialization value: 0x20000000  Initialization mask: 0xf00f00ff</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="regmap_8h.html#af87cf329cdeee0bef808c0304978d918"> 1674</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10  0x4009010c</span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae67e78a28d9e81153acdaf2eab382421"> 1675</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10 0x4</span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="regmap_8h.html#a67f3584d15a9ec893e8117e3706652e5"> 1676</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10  0xf00f00ff</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macRZzeroVal</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment"> * If the current RZtime is less or Equal to macRZzeroVal an RZtime with value zero is inserted in the wakeup frame</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="regmap_8h.html#aee4cf093bc3b0c20c90bcb459c413143"> 1684</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACRZZEROVAL       IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="regmap_8h.html#aeccbc98cfa1913bdd227df67ed554e1d"> 1685</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACRZZEROVAL       0xf0000000</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="regmap_8h.html#a957aa3b291d6a5b9676ed0f27ca96da7"> 1686</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACRZZEROVAL       28</span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7429c1db248f6a26bdadd0f4e214d07f"> 1687</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACRZZEROVAL      4</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macCSLmarginRZ</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment"> * The UMAC can set the margin for the expected frame by control register macCSLmarginRZ (in 10 sym).</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment"> * So the LMAC will make sure the receiver is ready to receive data this amount of time earlier than to be expected by the received RZ time</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1fefce6ae6ed07ea4bc100c3cbf222d8"> 1695</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACCSLMARGINRZ     IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad1db576f40c97da8a413bd37d284925d"> 1696</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACCSLMARGINRZ     0xf0000</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="regmap_8h.html#aabce4e6330f1aefdaf06e696bb3bd2d6"> 1697</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACCSLMARGINRZ     16</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="regmap_8h.html#a19571d3373e3286e0fbad4e6b9703c00"> 1698</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACCSLMARGINRZ    4</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macWURZCorrection</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment"> * This register shall be used if the Wake-up frame to be transmitted is larger than 15 octets.</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment"> * It shall indicate the amount of extra data in a Wake-up frame after the RZ position in the frame (in 10 sym).</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac640425ad31dbcd14e4f08c2586f0cd0"> 1706</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACWURZCORRECTION  IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7ed31387f7d1425c6dc6964e9d3fa44e"> 1707</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACWURZCORRECTION  0xff</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="regmap_8h.html#a358165df7321293971842b651123557f"> 1708</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACWURZCORRECTION  0</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac1c996177551b2db608136def68a8f2b"> 1709</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACWURZCORRECTION 8</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_0</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xff7f0f02</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0a105858c34d8f0c1c61b39ff8d62133"> 1718</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0  0x40090110</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="regmap_8h.html#a37c97bc65e217a54820ebeb9e72aa5f9"> 1719</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_0 0x4</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="regmap_8h.html#a910448f4ac4e3967574e5a63613f8b76"> 1720</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_0  0xff7f0f02</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secTxRxn</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment"> * See register &quot;secEntry&quot;</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="regmap_8h.html#a85ab89b5024c951169234777d414cad1"> 1728</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECTXRXN    IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="regmap_8h.html#a897830cd34cae4d6c261dc9e1082f254"> 1729</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECTXRXN    0x2</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa157905e3aef95956b3c83f3f5375e3e"> 1730</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECTXRXN    1</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4cb7c2d57f8f51dbaf7928d2a0dd8344"> 1731</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECTXRXN   1</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secEntry</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment"> * The UMAC shall indicate by control registers secEntry and secTxRxn which entry to use and if it&#39;s from the Tx or Rx buffer (&#39;1&#39; resp. &#39;0&#39;).</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1ce8a483e0072431381888f152814e17"> 1738</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECENTRY    IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa236a479c96f5ca3568df1447246a241"> 1739</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECENTRY    0xf00</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2797dba1a135b972bcc06048e3f14883"> 1740</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECENTRY    8</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="regmap_8h.html#aafa69839485958f38ae2fd6ef7d28651"> 1741</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECENTRY   4</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secAlength</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment"> * The length of the a_data is indicated by control register secAlength.</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment"> * The end of the a_data is the start point of the m_data. (So secAlength must also be set if security level==4)</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="regmap_8h.html#af9ff2c0e8afbdd1b9fcddda1f9338e63"> 1749</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECALENGTH  IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="regmap_8h.html#acc5e6a08d7db17b760053fd797961d6a"> 1750</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECALENGTH  0x7f0000</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad9d4339b41e95bf2a0bc8f655177d4c6"> 1751</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECALENGTH  16</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="regmap_8h.html#af89b42fcbd464842dfe35760bf1949b9"> 1752</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECALENGTH 7</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secMlength</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment"> * The length of the m_data is indicated by control register secMlength.</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="regmap_8h.html#a61243426e4888e1c7b99c13c3499542d"> 1759</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECMLENGTH  IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="regmap_8h.html#afe0606e0826e24a32f289188305c4e36"> 1760</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECMLENGTH  0x7f000000</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="regmap_8h.html#aeaa2894a7198e480be3c5d4d3b9bf2d7"> 1761</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECMLENGTH  24</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9212d1a227b3644e531c9a1f2d69b219"> 1762</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECMLENGTH 7</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secEncDecn</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment"> * The control register secEncDecn indicates whether to encrypt (&#39;1&#39;) or decrypt (&#39;0&#39;) the data.</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0620b5bda9bb42923c5a665138888ec9"> 1769</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECENCDECN  IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="regmap_8h.html#a14c6d916d8cae7a1c774191a42a98670"> 1770</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECENCDECN  0x80000000</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="regmap_8h.html#abccc229c7a8a7a1f5eadd2c222772769"> 1771</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECENCDECN  31</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1061a4cbbc0236c858f4d82a434eb702"> 1772</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECENCDECN 1</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_1</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffff</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6e5e63abdb5faa42da12b7fa3edcf9a0"> 1781</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_1  0x40090114</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab83929565dc5b76e90d56b196548dcfd"> 1782</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_1 0x4</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa53064b2a651e17085d954a7d5b116c4"> 1783</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_1  0xffff</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secAuthFlags</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment"> * Register secAuthFlags contains the authentication flags fields.</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment"> * bit[7] is &#39;0&#39;</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment"> * bit[6] is &quot;A_data present&quot;</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment"> * bit[5:3]: 3-bit security level of m_data</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment"> * bit[2:0]: 3-bit security level of a_data.</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7da4761f491a2c52beb82689639a9818"> 1795</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECAUTHFLAGS  IND_R_FTDF_ON_OFF_REGMAP_SECURITY_1</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0a298e97c4fd0c85867db2e01279d0a0"> 1796</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECAUTHFLAGS  0xff</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa3b679a28bc03c5a7c98eb103322bfd5"> 1797</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECAUTHFLAGS  0</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3aacd426de8c4fcd87485bd57ef6a7ef"> 1798</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECAUTHFLAGS 8</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secEncrFlags</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment"> * Register secEncrFlags contain the encryption flags field.</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment"> * Bits [2:0] are the 3-bit encoding flags of a_data, the other bits msut be set to &#39;0&#39;.</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="regmap_8h.html#a92ace2545e08b9c4dc302e2bd09fd6c1"> 1806</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECENCRFLAGS  IND_R_FTDF_ON_OFF_REGMAP_SECURITY_1</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="regmap_8h.html#adbc6d8001be02c8d25ff89fd654d1884"> 1807</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECENCRFLAGS  0xff00</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5aada38d61a92b66f4c84b222804a1da"> 1808</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECENCRFLAGS  8</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2e9c982d6bb693f51f5ec0306e6b6d11"> 1809</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECENCRFLAGS 8</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secKey_0</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="regmap_8h.html#a019ebae6e7f99874c51aecf46996197d"> 1818</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECKEY_0  0x40090118</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2eeaee5fa41146ca48b618bd6ff08995"> 1819</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECKEY_0 0x4</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac3dba7168e25f68e9168f37253472101"> 1820</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECKEY_0  0xffffffff</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secKey_0</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment"> * Registers secKey[0..3]  contain the key to be used.</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac30440968e1006eee558ce729ede232e"> 1828</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECKEY_0  IND_R_FTDF_ON_OFF_REGMAP_SECKEY_0</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4e9e56f2f0ea27f8374e8510506ac2d1"> 1829</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECKEY_0  0xffffffff</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="regmap_8h.html#afc9d6d06d23ee47ca241e791dab316fb"> 1830</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECKEY_0  0</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="regmap_8h.html#aea2237985ccccbe158c48c957c9c07a5"> 1831</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECKEY_0 32</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secKey_1</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9c960a1d777783c450176d1992378652"> 1840</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECKEY_1  0x4009011c</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="regmap_8h.html#af85421fefcabed7829b8a47d9ee6c601"> 1841</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECKEY_1 0x4</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3f3be9e1dc4991d81d9a9b20eefc7511"> 1842</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECKEY_1  0xffffffff</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secKey_1</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment"> * See register &quot;secKey_0&quot;</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae3e5709df05821d3e66cf04f0a1f1ebc"> 1850</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECKEY_1  IND_R_FTDF_ON_OFF_REGMAP_SECKEY_1</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="regmap_8h.html#a682dd5eabc7e89173b76c9d9deaaa4ae"> 1851</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECKEY_1  0xffffffff</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="regmap_8h.html#aae77a9910bd4ab31940664d898a13aa8"> 1852</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECKEY_1  0</span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5113cf7a534bdf085411be7e421d92f4"> 1853</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECKEY_1 32</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secKey_2</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="regmap_8h.html#a033e7932a7f5de028b3148f678bbd1c9"> 1862</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECKEY_2  0x40090120</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="regmap_8h.html#a48bc207dba87c47d5ac8e5c798d74c55"> 1863</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECKEY_2 0x4</span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="regmap_8h.html#adba0341cd4720ea6a68590cc11869261"> 1864</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECKEY_2  0xffffffff</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secKey_2</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment"> * See register &quot;secKey_0&quot;</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="regmap_8h.html#a78a7421c685e7aa8b24c0f81f8bef9fe"> 1872</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECKEY_2  IND_R_FTDF_ON_OFF_REGMAP_SECKEY_2</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3176a9e403643311ffd0094c37a63e71"> 1873</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECKEY_2  0xffffffff</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0a763a2eb77f072f242a90fc1e24dbee"> 1874</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECKEY_2  0</span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae50690e508cf383953e949b141e50197"> 1875</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECKEY_2 32</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secKey_3</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="regmap_8h.html#acf90f4c87fec8591baa18092eaae6a9b"> 1884</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECKEY_3  0x40090124</span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="regmap_8h.html#a62f95bb00865f7ed307b3ea39ef0ac80"> 1885</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECKEY_3 0x4</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="regmap_8h.html#add8c4130be741eead28cc758cd3e59ca"> 1886</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECKEY_3  0xffffffff</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secKey_3</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment"> * See register &quot;secKey_0&quot;</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3b018ce08e5dc012d89d3a8acfff0e08"> 1894</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECKEY_3  IND_R_FTDF_ON_OFF_REGMAP_SECKEY_3</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1a9366709e1e50dec325b1b0e13d861d"> 1895</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECKEY_3  0xffffffff</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0f52bee163d22337ad9efd6654b6d31b"> 1896</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECKEY_3  0</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6a581c040d523da5e1ace48166d79b60"> 1897</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECKEY_3 32</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secNonce_0</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="regmap_8h.html#aaec39d07ee3924809951f773ecc20405"> 1906</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_0  0x40090128</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="regmap_8h.html#a90e443229cfd9a11c1929463ccc0ddc9"> 1907</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECNONCE_0 0x4</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="regmap_8h.html#adfc9f6b6306607204240608df038fe17"> 1908</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECNONCE_0  0xffffffff</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secNonce_0</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment"> * Register secNonce[0..3] contains the Nonce to be used for encryption/decryption.</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="regmap_8h.html#a440a5dce8470d7367c41d83f8c0425f3"> 1916</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECNONCE_0  IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_0</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="regmap_8h.html#abd95defa18b563ba1df040bb6970e887"> 1917</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECNONCE_0  0xffffffff</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="regmap_8h.html#a408b5104d725fdf929aa50a25b5fdf3c"> 1918</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECNONCE_0  0</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="regmap_8h.html#a13744d4c229c2612d7bee9eeebefa761"> 1919</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECNONCE_0 32</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secNonce_1</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad01a94d33910e3d1c536bfdfeead070d"> 1928</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_1  0x4009012c</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="regmap_8h.html#adfca01891f0e67c2d81233c3a4d2d6bf"> 1929</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECNONCE_1 0x4</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="regmap_8h.html#a413d45fb2574f962da561e314020ed7f"> 1930</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECNONCE_1  0xffffffff</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secNonce_1</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment"> * See register &quot;Nonce_0&quot;</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="regmap_8h.html#af533c41a59a426d2be342d5f48fcb34e"> 1938</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECNONCE_1  IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_1</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="regmap_8h.html#acca0673105c886884b07ed602924b97e"> 1939</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECNONCE_1  0xffffffff</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="regmap_8h.html#a57d595b3407d908871c47b478ae15c34"> 1940</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECNONCE_1  0</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa4705cda9f3566225b34ee05e4bb2ee2"> 1941</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECNONCE_1 32</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secNonce_2</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac0480b14ea1e34a60c95e4d4ca9566e3"> 1950</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_2  0x40090130</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5eb33cb6a9884729ca1a6e9a5378ad25"> 1951</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECNONCE_2 0x4</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6950b5c41d40b7fbacbd259e2c43c867"> 1952</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECNONCE_2  0xffffffff</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secNonce_2</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment"> * See register &quot;Nonce_0&quot;</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6acc6f2b35670b65f5dc1ce43d686c4f"> 1960</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECNONCE_2  IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_2</span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="regmap_8h.html#a153588d56505ba01db82e1c84501d987"> 1961</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECNONCE_2  0xffffffff</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="regmap_8h.html#a48dccec620c5456950d73eca577e99a9"> 1962</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECNONCE_2  0</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6ff1289a09647254b1ba06cb3487a445"> 1963</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECNONCE_2 32</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secNonce_3</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xff</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2d4bce1954faaf044562a7b3494c9f79"> 1972</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_3  0x40090134</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="regmap_8h.html#adfb433b889eb3028ed5f833931ab9c7c"> 1973</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECNONCE_3 0x4</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9dfdcaac8925e088987bc75373ecfb55"> 1974</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECNONCE_3  0xff</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secNonce_3</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment"> * See register &quot;Nonce_0&quot;</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="regmap_8h.html#aad75f2100d6108c2f85a0ab85f46d161"> 1982</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECNONCE_3  IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_3</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="regmap_8h.html#aba7f4cb857173c22ea75d13925891b01"> 1983</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECNONCE_3  0xff</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="regmap_8h.html#a758a4881bfeded4c980346d0efa09329"> 1984</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECNONCE_3  0</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad26787405b61f76b82552d4da49ae535"> 1985</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECNONCE_3 8</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_os</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x3</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae38ef2ec6cab719cca036de7854276bf"> 1994</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_OS  0x40090138</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab9121a55cb317794d07034da1b3b6998"> 1995</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_OS 0x4</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="regmap_8h.html#a211eabc9c51652ee05e36419d5f30f28"> 1996</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_OS  0x3</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secAbort</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment"> * See register &quot;Nonce_0&quot;</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="regmap_8h.html#afb0e91dd660d85f3a90b48b67809de96"> 2004</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECABORT  IND_R_FTDF_ON_OFF_REGMAP_SECURITY_OS</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae360471de0c3fc9e55edc8dc43910307"> 2005</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECABORT  0x1</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9aa5e9f4f935ff0652ad89afd1272f56"> 2006</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECABORT  0</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9f40e7f41ac082be7fd0e1503417410d"> 2007</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECABORT 1</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secStart</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment"> * One_shot register to start the encryption, decryption and authentication support task.</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="regmap_8h.html#a86e1546b61ac80ec71c697f3108878a5"> 2014</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECSTART  IND_R_FTDF_ON_OFF_REGMAP_SECURITY_OS</span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="regmap_8h.html#a821c159a4a178cd86b1c5a94cb8489e9"> 2015</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECSTART  0x2</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="regmap_8h.html#a94d1348c9410154c1f06cc5fb8dfe3a2"> 2016</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECSTART  1</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1f5cf686f498708f0b76883f72bcb59e"> 2017</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECSTART 1</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_status</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="regmap_8h.html#a29d24c478afd7cb2cc81c7d1815e610e"> 2026</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_STATUS  0x40090140</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3216d039b55aa58ae8709bc8d4433033"> 2027</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_STATUS 0x4</span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="regmap_8h.html#a70cf8497d6e571bb3e4728e0c81e733b"> 2028</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_STATUS  0x3</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secBusy</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment"> * Register &quot;secBusy&quot; indicates if the encryption/decryption process is still running.</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="regmap_8h.html#af21e382e4f6dc205728b20a5e6de590f"> 2036</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECBUSY      IND_R_FTDF_ON_OFF_REGMAP_SECURITY_STATUS</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab29e62d3c771c8cf56db8c49bf8a90a2"> 2037</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECBUSY      0x1</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="regmap_8h.html#aae73ddcd30c4334cce05e375d4778504"> 2038</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECBUSY      0</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="regmap_8h.html#a90c9a476558d36b7231ee5ff44c09673"> 2039</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECBUSY     1</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secAuthFail</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment"> * In case of decryption, the status bit secAuthFail will be set when the authentication has failed.</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="regmap_8h.html#a86796adb4078fa82e5e6670caac954cb"> 2046</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECAUTHFAIL  IND_R_FTDF_ON_OFF_REGMAP_SECURITY_STATUS</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae8d4c69722b5601d3ba7290b44cf6522"> 2047</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECAUTHFAIL  0x2</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="regmap_8h.html#a451cc6e0563d5b6d13f42d59473766e3"> 2048</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECAUTHFAIL  1</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2e7925cca13a569f38fbb45a0e201554"> 2049</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECAUTHFAIL 1</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_event</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment"> * Access mode: E-RCW (event read/clear on write 1)</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad070a04917d044d4a8550fbde430c812"> 2058</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENT  0x40090150</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa02ee426c37cf284f592ee514eb09101"> 2059</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENT 0x4</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa9ab0fbaaacdc2bc4ada0a8d2008a46a"> 2060</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENT  0x1</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secReady_e</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment"> * The Event bit secReady_e is set when the authentication process is ready (i.e. secBusy is cleared).</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment"> * This Event shall contribute to the gen_irq.</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="regmap_8h.html#af665f776c822b4ac575dbf60b77a0f32"> 2069</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECREADY_E  IND_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENT</span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3d03eb9e16f752e7f07f4f143f9baba1"> 2070</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECREADY_E  0x1</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="regmap_8h.html#abab63cc325f6017993e5b352636c888e"> 2071</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECREADY_E  0</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa760eb244b6f8c07290b622a19ad4f1d"> 2072</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECREADY_E 1</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_eventmask</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment"> * Access mode: EM-RW (event mask)</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab744cdc4d9f1ba01a427372451d27a0d"> 2081</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENTMASK  0x40090154</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9277c5149c6260405dccc17d4024cf9d"> 2082</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENTMASK 0x4</span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="regmap_8h.html#a12d613b8ce97b62da2d2acda1f695ff0"> 2083</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENTMASK  0x1</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secReady_m</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment"> * Mask bit for event &quot;secReady_e&quot;.</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="regmap_8h.html#afe291726d144145a87e2d84eafce5d48"> 2091</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECREADY_M  IND_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENTMASK</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="regmap_8h.html#af0a072f92fe2ffbd51fdcf22fbb536cf"> 2092</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECREADY_M  0x1</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="regmap_8h.html#a27968407ca7fd69c0446c36a6b21e9b5"> 2093</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECREADY_M  0</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="regmap_8h.html#a40312769276b11687d93174fe07af18b"> 2094</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECREADY_M 1</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tsch_control_0</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="comment"> * Initialization value: 0x89803e8  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="regmap_8h.html#a07edbb128ad028ea8aa00376de8214fa"> 2103</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_0  0x40090160</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="regmap_8h.html#af6761e048bae8165279b3abe6aa47c11"> 2104</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_0 0x4</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae2713f5a07f041b643f81c35a560be1a"> 2105</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_0  0xffffffff</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSTxAckDelay</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment"> * End of Rx frame to start of Ack</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="regmap_8h.html#a49fd574cf3257c4f6f064168e71d9759"> 2113</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAY  IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_0</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1165b791d370b0d2a9f01243083a072e"> 2114</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAY  0xffff</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1182408f2c738b81173afd635708834b"> 2115</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAY  0</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="regmap_8h.html#a948e50f85e43a2025a18e5eb77336ae5"> 2116</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAY 16</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSRxWait</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment"> * The times to wait for start of frame</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa3215a4674890e4b9e406b2e2f1ccee1"> 2123</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSRXWAIT      IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_0</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad6ddbd02c6b0203cd6a85483af2b4f4f"> 2124</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSRXWAIT      0xffff0000</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7b9576900ae70cefa96de7f243010634"> 2125</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSRXWAIT      16</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="regmap_8h.html#abe5bd7bec277a7c3479af47079bc5a08"> 2126</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSRXWAIT     16</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tsch_control_1</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment"> * Initialization value: 0xc0  Initialization mask: 0xffff</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="regmap_8h.html#a26c34e3a7a27d6a1b636819c3b153aab"> 2135</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_1  0x40090164</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9d39d62911f41cd8b5b775a92ec4ad3e"> 2136</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_1 0x4</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="regmap_8h.html#a257399ae07925e32bdb5cb6716f2c049"> 2137</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_1  0xffff</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSRxTx</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment"> * The time between the CCA and the TX of a frame</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad1a112aa346517e1cacd63bcee355d37"> 2145</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSRXTX  IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_1</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae7f2b28b0a07595440041e2f825d871a"> 2146</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSRXTX  0xffff</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8c13f6d868a1c42b5fb90056d3666e0f"> 2147</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSRXTX  0</span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0c7a7f3aaba167439073542b2fb8e5b7"> 2148</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSRXTX 16</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tsch_control_2</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment"> * Initialization value: 0x1900320  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="regmap_8h.html#acf432310295a24628ca07f9633148d53"> 2157</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_2  0x40090168</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7d85662087337a25d8d131c5e1fc8fed"> 2158</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_2 0x4</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7fb2e8d4811e5e2cc29e500f71e7b9a1"> 2159</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_2  0xffffffff</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSRxAckDelay</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment"> * End of frame to when the transmitter shall listen for Acknowledgement</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae02f7f647ed2703d11d3baf8947b5034"> 2167</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSRXACKDELAY  IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_2</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="regmap_8h.html#a183f894e75b06a5090b0d26d5002f3e8"> 2168</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSRXACKDELAY  0xffff</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="regmap_8h.html#abf20eeb983180eb2290e947a7178cad7"> 2169</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSRXACKDELAY  0</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa8f8c738fdfb8521a5ccf447c1a1414c"> 2170</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSRXACKDELAY 16</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSAckWait</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment"> * The minimum time to wait for start of an Acknowledgement</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9a01f326eef36a0ae5e22e96807ab51a"> 2177</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSACKWAIT     IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_2</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="regmap_8h.html#a59af4a956dc337ed9c28cebb86d1e478"> 2178</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSACKWAIT     0xffff0000</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7d64ded14b57aa065b8682c4558c6123"> 2179</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSACKWAIT     16</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1e0ebd647fa3a888f8fccdf88fbba639"> 2180</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSACKWAIT    16</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_phy_parameters_0</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment"> * Initialization value: 0x76543210  Initialization mask: 0x77777777</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="regmap_8h.html#a867eaeac72fcea0ca2874846c2891857"> 2189</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0  0x40090180</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="regmap_8h.html#af86967e3fa3e237c9a3c802f6e37468d"> 2190</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0 0x4</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1bbfa2a81e4f090bd43ef748d49ca08e"> 2191</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0  0x77777777</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_0</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment"> * Control rxBitPos(8)(3) controls the position that a bit should have at the DPHY interface.</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment"> * So the default values are rxBitPos_0 = 0, rxBitPos_1 = 1, rxBitPos_2 = 2, etc.</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment"> * Note1 that this is a conversion from rx DPHY interface to the internal data byte</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment"> * So</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment"> *  for(n=7;n&gt;=0;n--)</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment"> *    rx_data(n) = dphy_bit(tx_BitPos(n))</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment"> *  endfor</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment"> * Note2 that rxBitPos and txBitPos must have inverse functions.</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9a983d75180554f487ca76b2d83a8229"> 2208</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_0  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa487f142d23c8352854f6b4214ccc287"> 2209</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_0  0x7</span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="regmap_8h.html#af17fcf8d180dfd2c6ebf68f95f791e9f"> 2210</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_0  0</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac5655e23b7c444e01350fab0fc73fa4b"> 2211</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_0 3</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_1</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment"> * See rxBitPos_0</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="regmap_8h.html#af3e33199613d11e2a712bd9a21a38351"> 2218</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_1  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="regmap_8h.html#a13c423f806b2985b80162949fe6db88e"> 2219</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_1  0x70</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8f4ab9060d1beee599c783e9022df2d4"> 2220</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_1  4</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0b8810d4da5dfba86e0872172db803e8"> 2221</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_1 3</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_2</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment"> * See rxBitPos_0</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2593d95c5905e6ecc56ece094e25b8e2"> 2228</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_2  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1069970fbf0f9e92685cc35b7b3b02d1"> 2229</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_2  0x700</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8047ab4a850560b44f38f81031b3b3bf"> 2230</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_2  8</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="regmap_8h.html#a48257e46673462373256dd8acf62557d"> 2231</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_2 3</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_3</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="comment"> * See rxBitPos_0</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae606a662a1c27c6a6e88c3a81a7ffd9d"> 2238</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_3  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3ce23a4844f5d9389796c3765c48a549"> 2239</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_3  0x7000</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9104817ec6a63e2b8e68545041033f9b"> 2240</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_3  12</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="regmap_8h.html#a516a9983939eeae4799f6c2b8fc0db4e"> 2241</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_3 3</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_4</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment"> * See rxBitPos_0</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="regmap_8h.html#aae51ba3fdb8bfd693dd9b2ead643b0a4"> 2248</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_4  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7a07b6478a9ef8d68a45a02ca1ad0df7"> 2249</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_4  0x70000</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="regmap_8h.html#adc8c3d4fcb617fa06b8efbf72f98f7cd"> 2250</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_4  16</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="regmap_8h.html#a86dd0413a2df8b17f067218f118064b5"> 2251</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_4 3</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_5</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment"> * See rxBitPos_0</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6d5b72ce9b45876a71997ffe1e30a11b"> 2258</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_5  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9a9fcbc770e01e0c8eb8d405c930a341"> 2259</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_5  0x700000</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="regmap_8h.html#af97331fd86453316ea7e0ee218565a52"> 2260</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_5  20</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6d78e370d39663e86d6c11cae7a39862"> 2261</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_5 3</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_6</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment"> * See rxBitPos_0</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="regmap_8h.html#abf6354cc462bcd18b5efd27a8a348863"> 2268</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_6  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="regmap_8h.html#a482904856628f57e7e0b5d956e4dfd73"> 2269</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_6  0x7000000</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4bbe12ab3b53afcb7106d513398fbe60"> 2270</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_6  24</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac34100c8c1a98db84970cb86043a27a7"> 2271</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_6 3</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_7</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment"> * See rxBitPos_0</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4279181fe183285143a4857f9b77d881"> 2278</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_7  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="regmap_8h.html#a43233c15ad5075105288ec3fa860f0a6"> 2279</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_7  0x70000000</span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae9da5b58fdd188f82e48d2aeff0d4bed"> 2280</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_7  28</span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3f8dc6d1f42e9537b5c3f0645bf4c4d7"> 2281</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_7 3</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_phy_parameters_1</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment"> * Initialization value: 0x76543210  Initialization mask: 0x77777777</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1423166dc8f2d59df79a2acd1d5dc64a"> 2290</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1  0x40090184</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="regmap_8h.html#a45d3a288fba7a6f50cd1b30a3921bdf6"> 2291</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1 0x4</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad24618b83d727ff1845a019446529a9c"> 2292</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1  0x77777777</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_0</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment"> * Control txBitPos(8)(3) controls the position that a bit should have at the DPHY interface.</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment"> * So the default values are txBitPos_0 = 0, txBitPos_1 = 1, txBitPos_2 = 2, etc.</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment"> * Note1 that this is a conversion from internal data byte to the DPHY interface.</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment"> * So</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment"> *  for(n=7;n&gt;=0;n--)</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment"> *    tx_dphy_bit(n) = tx_data(tx_BitPos(n))</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment"> *  endfor</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment"> * Note2 that txBitPos and rxBitPos must have inverse functions.</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="regmap_8h.html#aba6811bec3ccd728d6cfbd7f2de5b697"> 2309</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_0  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0194a255e5de70004ac51e8292f37403"> 2310</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_0  0x7</span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="regmap_8h.html#a496e4c18e6a6c1ff7f970ce246f1eaa5"> 2311</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_0  0</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9ff499945f904628b5cfbb26e24afa36"> 2312</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_0 3</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_1</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment"> * See txBitPos_0</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac5d268fca1b5d057a7f672af426d6b54"> 2319</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_1  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="regmap_8h.html#a534485cc4e48050298076950e98595d9"> 2320</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_1  0x70</span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad1d3f7c0d9f8f3f7cb085ee86b8ef914"> 2321</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_1  4</span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6692b5c64ba66bb214baf9b94db0231a"> 2322</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_1 3</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_2</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment"> * See txBitPos_0</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2a5b95594695d8400a6824fa49cb083f"> 2329</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_2  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="regmap_8h.html#a882753b62269f427422473e483efd450"> 2330</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_2  0x700</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="regmap_8h.html#aea15134e82071ad0deb99c231027dac2"> 2331</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_2  8</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2816b7c57a4f0eeec39f9ad7716b4db8"> 2332</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_2 3</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_3</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment"> * See txBitPos_0</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9b19a35f5aa36c1438eaab232d01735a"> 2339</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_3  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="regmap_8h.html#a54310027e0b9569d4e2c3a7545d9f145"> 2340</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_3  0x7000</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="regmap_8h.html#aef51d80f89bb3f7a39b8903e7e005c09"> 2341</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_3  12</span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="regmap_8h.html#a16269604dafa11838777fc7c16f26054"> 2342</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_3 3</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_4</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment"> * See txBitPos_0</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2e6a90188f1dcaab04fdca418f2a5a76"> 2349</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_4  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4c222d282c6cf1bda49d61262c20afe1"> 2350</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_4  0x70000</span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2cfdd463e640263cf925aec82830e4ab"> 2351</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_4  16</span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="regmap_8h.html#a31fd7b3fc660f1e9c52d46305deae416"> 2352</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_4 3</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_5</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment"> * See txBitPos_0</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8a3d5b55fdb717d903ef46b85a18f8a1"> 2359</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_5  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="regmap_8h.html#af0df9a6a11fec461386d94ce801f35eb"> 2360</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_5  0x700000</span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="regmap_8h.html#a735e97992af3329b166a757ebb7a1878"> 2361</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_5  20</span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="regmap_8h.html#a35220f0bc39c09c1ddca31278860a3a6"> 2362</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_5 3</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_6</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment"> * See txBitPos_0</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="regmap_8h.html#a810db6e21dbc06cf48a553a0526cbecf"> 2369</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_6  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab9fd0da17a3b4334fb7adeaa2227d33b"> 2370</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_6  0x7000000</span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="regmap_8h.html#aec9f2b7763c321888d0784d1f2893024"> 2371</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_6  24</span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="regmap_8h.html#a97c26d9a7a8966ec082687d0cd9febc8"> 2372</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_6 3</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_7</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment"> * See txBitPos_0</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="regmap_8h.html#aae8ff92e530ac8955e7065906c32e567"> 2379</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_7  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="regmap_8h.html#abc04b1ad33a76c7afbd52458b0126539"> 2380</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_7  0x70000000</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="regmap_8h.html#a41a34d1ba190bb4fe5ba3885f0156b01"> 2381</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_7  28</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2a49c0d616775ae24af1be6a39d39b07"> 2382</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_7 3</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_phy_parameters_2</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0290abedd234921c690c46edbe404fdd"> 2391</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2  0x40090188</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="regmap_8h.html#abe401c8e5ab932dc5b52f0fc1f37c781"> 2392</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2 0x4</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="regmap_8h.html#a34adc7ecf52c2f49190d564324a6be5c"> 2393</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2  0xffffffff</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyTxStartup</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment"> * Phy wait time before transmission</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4687bdc8262c35c761a515cc74a9b294"> 2401</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYTXSTARTUP  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8261c8ddf328fe1ad693709f991d6716"> 2402</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYTXSTARTUP  0xff</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="regmap_8h.html#a59008b6d99f4091ebd5a362c6a52c7a5"> 2403</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYTXSTARTUP  0</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="regmap_8h.html#aec2ce7ec9080a0fcb97929664f82e4b3"> 2404</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYTXSTARTUP 8</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyTxLatency</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment"> * Phy delay between DPHY i/f and air</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1983360e05f56f77879582d0dc19ffc4"> 2411</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYTXLATENCY  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="regmap_8h.html#acdd0b6a7d0b22dfcb6aa6a77c9b0ad16"> 2412</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYTXLATENCY  0xff00</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8c9f02e50a080ade51257e16eff74387"> 2413</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYTXLATENCY  8</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="regmap_8h.html#a56cca9705b452c7ab0a6578078f64179"> 2414</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYTXLATENCY 8</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyTxFinish</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment"> * Phy wait time before deasserting TX_EN</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa83a5d3654e1fe1617f0e08a0f6a5cbc"> 2421</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYTXFINISH   IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="regmap_8h.html#aef35bdbc0e988267f119cf99f84c7d54"> 2422</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYTXFINISH   0xff0000</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9d3dda3fc6bf8a174fd2586fe78f385b"> 2423</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYTXFINISH   16</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="regmap_8h.html#a61b3009014eda645d7342755787c8879"> 2424</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYTXFINISH  8</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyTRxWait</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment"> * Phy wait time between TX_EN/RX_EN</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2eb74b433d68da936becf571484d7d7f"> 2431</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYTRXWAIT    IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad2cdb995796d95d21e9f0cc9d578bbfa"> 2432</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYTRXWAIT    0xff000000</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="regmap_8h.html#a175dd462c359e52fe7d2458190eb42df"> 2433</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYTRXWAIT    24</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="regmap_8h.html#a62933f97be2f6a5096e732ba67d053fc"> 2434</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYTRXWAIT   8</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_phy_parameters_3</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffff</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="regmap_8h.html#a92d54619630c6d5d857465bebf764f35"> 2443</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3  0x4009018c</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab554e2512688422d52c64b9b078a16e4"> 2444</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3 0x4</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab0ab909f57a3a9f1a3bf61c833d77f90"> 2445</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3  0xffffff</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyRxStartup</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment"> * Phy wait time before receiving</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8f776dc6a7901eaac6147b0cff2ae255"> 2453</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYRXSTARTUP  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="regmap_8h.html#a27a3ad5c55b133cdd04d3bce5f00caf0"> 2454</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYRXSTARTUP  0xff</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="regmap_8h.html#a09735d75cd5f64816a42566fa100ba61"> 2455</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYRXSTARTUP  0</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="regmap_8h.html#a823e426d971c4e53a75393c057463c7b"> 2456</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYRXSTARTUP 8</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyRxLatency</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment"> * Phy delay between air and DPHY i/f</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1fefec8b31b6ce1dcf04cf1cbd317256"> 2463</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYRXLATENCY  IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2680d6c7343b627cd6e17bdb34fa5fd4"> 2464</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYRXLATENCY  0xff00</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad663300967244ffc4c8e506ae2381a79"> 2465</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYRXLATENCY  8</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2c2b2f1d4607a4cc02e506b23eccbffa"> 2466</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYRXLATENCY 8</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyEnable</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="comment"> * Asserting the DPHY interface signals TX_EN or RX_EN does not take place within the time phyEnable after asserting the signal phy_en.</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="comment"> * (resolution: ~s).</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0af458b81896a647b8fa239d43f7eb5e"> 2474</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYENABLE     IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3</span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad6228f31df7e325e451161137daadab6"> 2475</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYENABLE     0xff0000</span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="regmap_8h.html#a203c17accf450c901cb812f56c5d04e2"> 2476</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYENABLE     16</span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0c53ef29822a166db3091b363a71b054"> 2477</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYENABLE    8</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_control_0</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xfffffff</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2c537be38ce1c795f7075660772c3abe"> 2486</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0  0x40090200</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="regmap_8h.html#aee5741fd1c044107b748f82179d89f4d"> 2487</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0 0x4</span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="regmap_8h.html#a386b3e4fac100ee76148058bbe821a22"> 2488</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0  0xfffffff</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DbgRxTransparentMode</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment"> * If set, Rx pipe is fully set in transparent mode (for debug purpose).</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8b2779ace8436cb49e45e5b18290548b"> 2496</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DBGRXTRANSPARENTMODE           IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7522e1f952e2ad4a1d51c1619b7627ab"> 2497</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DBGRXTRANSPARENTMODE           0x1</span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="regmap_8h.html#a30bbe9b2facf4c933222678a32cc54c2"> 2498</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DBGRXTRANSPARENTMODE           0</span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3206d095a07768c1d32f59f31a964beb"> 2499</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DBGRXTRANSPARENTMODE          1</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxBeaconOnly</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment"> * If set, only Beacons frames are accepted</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae05c19c35b4da905b5051a3c6d98474a"> 2506</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBEACONONLY                   IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6b87af8efa998e5e83103e051f7dd59c"> 2507</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBEACONONLY                   0x2</span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3a5f6cce800858b17e951bfebe56bba5"> 2508</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBEACONONLY                   1</span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad79abfb3fb4113b4de75228b790c634c"> 2509</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBEACONONLY                  1</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxCoordRealignOnly</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment"> * If set, only Coordinator Realignment frames are accepted</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="regmap_8h.html#af079ab39caf897026421c52e1998020e"> 2516</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXCOORDREALIGNONLY             IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6b562ce87f8a03006f5cb682bfac5d82"> 2517</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXCOORDREALIGNONLY             0x4</span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="regmap_8h.html#a57b255271459a0ddc7406553614f0a36"> 2518</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXCOORDREALIGNONLY             2</span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa490d2c4d2d702a8f6579f107023210c"> 2519</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXCOORDREALIGNONLY            1</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rx_read_buf_ptr</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment"> * Indication where new data will be read</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment"> * All four bits shall be used when using these pointer values (0d - 15d).</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment"> * However, the Receive Packet buffer has a size of 8 entries.</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment"> * So reading the Receive Packet buffer entries shall use the mod8 of the pointer values.</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7dcac4e80a60526a882976118f90a570"> 2529</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_READ_BUF_PTR                IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4c5daa57723c3f6f75f0f43cd77e396f"> 2530</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_READ_BUF_PTR                0x78</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8997b1676581f667f2c48bacef58b08d"> 2531</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_READ_BUF_PTR                3</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="regmap_8h.html#acdc853f4232119deecc6b73e0ed676ad"> 2532</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_READ_BUF_PTR               4</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DisRxFrmPendingca</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment"> * Whan the control register DisRxFrmPendingCa is set, the notification of the received FP bit to the LMAC Controller is disabled.</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="regmap_8h.html#a89a07244f743fecea8825f976a3b49c8"> 2539</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DISRXFRMPENDINGCA              IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="regmap_8h.html#a337202b3d63f8248fe3f9a7d64d9eca2"> 2540</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DISRXFRMPENDINGCA              0x80</span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1330c46bd4a5a3f87c1f747653f00cb6"> 2541</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DISRXFRMPENDINGCA              7</span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="regmap_8h.html#af76bfe8a7f7a31e9203c33f5405ba0c8"> 2542</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DISRXFRMPENDINGCA             1</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DisRxAckRequestca</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment"> * When the control register DisRxAckRequestca is set all consequent actions for a received Acknowledge Request bit are disabled.</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="regmap_8h.html#afdff3a885b2d8708e5a06fb178613925"> 2549</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DISRXACKREQUESTCA              IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2d8384dbf150d1c881534a2cb7780814"> 2550</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DISRXACKREQUESTCA              0x100</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae91f90cc6ed8715481fd457a10d7fd15"> 2551</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DISRXACKREQUESTCA              8</span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6d3ce9ecd7c6a1004708d98237ff1c53"> 2552</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DISRXACKREQUESTCA             1</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassCrcerror</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment"> * If set, a FCS error will not drop the frame</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab6bd2f48946604a5945a06d73f29fc15"> 2559</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSCRCERROR          IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1cc536848802f06179e5e7327ec4b58a"> 2560</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSCRCERROR          0x200</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9319f24a00ab4fe986b008b5403b82e0"> 2561</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSCRCERROR          9</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae5bb5ede0fd901f5093c63b4885676c7"> 2562</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSCRCERROR         1</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DisDataRequestca</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment"> * When the control register DisDataRequestCa is set, the notification of the received Data Request is disabled.</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa0cd1e101fea533473222684d464450a"> 2569</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DISDATAREQUESTCA               IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2626f9ec1ff273175900035bf34978ee"> 2570</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DISDATAREQUESTCA               0x400</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4834c028b411d3b311b15327222e2976"> 2571</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DISDATAREQUESTCA               10</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="regmap_8h.html#afb7abceb5dc831e490132a2699c22428"> 2572</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DISDATAREQUESTCA              1</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassResFrameVersion</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment"> * If set, a packet with a reserved FrameVersion shall not be dropped</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7952253cc0541cb598cb7b315e6d45c7"> 2579</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSRESFRAMEVERSION   IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="regmap_8h.html#aef4ed47a3ba64fb215decd784dab40c7"> 2580</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSRESFRAMEVERSION   0x800</span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5e06d71ea11c0ab2dd9c988e7e5d2e9f"> 2581</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSRESFRAMEVERSION   11</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="regmap_8h.html#a94683d39774c220ec19b3d4c3b32c658"> 2582</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSRESFRAMEVERSION  1</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassWrongDPANId</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment"> * If register macAlwaysPassWrongDPANId is set, packet with a wrong Destiantion PanID will not be dropped.</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment"> * However, in case of an FCS error, the packet is dropped.</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="regmap_8h.html#abcff4a50406f90c60d618e1861e2be11"> 2590</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDPANID       IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8b5e225941c30a04e7bb59fe3c8dd78b"> 2591</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDPANID       0x1000</span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="regmap_8h.html#aca162ffc06b0d0032cfc4f7e24dcd003"> 2592</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDPANID       12</span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="regmap_8h.html#aada5ffcd3e09be16b73b5bbab943d178"> 2593</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDPANID      1</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassWrongDAddr</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment"> * If set, a packet with a wrong DAddr is  not dropped</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="regmap_8h.html#a05ccd09e2def9b777f00222dcb862766"> 2600</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDADDR        IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="regmap_8h.html#aae57f396ffac0dc5ce5d01eb12dd17c7"> 2601</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDADDR        0x2000</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8400733445ca3c2fb8f0ee966947b487"> 2602</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDADDR        13</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0c5306133dffeb575e16760d725c0b40"> 2603</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDADDR       1</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassBeaconWrongPANId</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment"> * If the control register macAlwaysPassBeaconWrongPANId is set, the frame is not dropped in case of a mismatch in PAN-ID, irrespective of the setting of RxBeaconOnly.</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7bfc74039dbda4e3201273348b7b4df2"> 2610</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSBEACONWRONGPANID  IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0770768bc578d1a3b78002810eea5f73"> 2611</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSBEACONWRONGPANID  0x4000</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="regmap_8h.html#a46bc55a6f204e8d05baf73544d75f346"> 2612</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSBEACONWRONGPANID  14</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="regmap_8h.html#acef5bcef8d0153f2947fc87497f2fa91"> 2613</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSBEACONWRONGPANID 1</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassToPanCoordinator</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment"> * When the control register macAlwaysPassToPanCoordinator is set, the frame is not dropped due to a span_coord_error.</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment"> * However, in case of an FCS error, the packet is dropped.</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4397f3e460478d06da7aa22d7fc98ef6"> 2621</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSTOPANCOORDINATOR  IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7454645ad335cbffc341968e51e7674c"> 2622</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSTOPANCOORDINATOR  0x8000</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="regmap_8h.html#adb0e2c5deb73156b17774716208cdb2f"> 2623</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSTOPANCOORDINATOR  15</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="regmap_8h.html#a531ffba7366fc3f148e6e561cfe72f99"> 2624</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSTOPANCOORDINATOR 1</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macAlwaysPassFrmType</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment"> * The control registers macAlwaysPassFrmType[7:0], shall control if this Frame Type shall be dropped.</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="comment"> * If a bit is set, the Frame Type corresponding with the bit position is not dropped, even in case of a CRC error.</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment"> * Example: if bit 1 is set, Frame Type 1 shall not be dropped.</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment"> * The error shall be reported in the Rx meta data</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab306434ce6be20a2fc9c5bcf8ac7712e"> 2634</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSFRMTYPE           IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="regmap_8h.html#a86ebbd8242a81b007a15e67fee8a2595"> 2635</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSFRMTYPE           0xff0000</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2c7d9493274193df442d12552e2703f1"> 2636</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSFRMTYPE           16</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="regmap_8h.html#a150a8734a283823ece42d79357d82df7"> 2637</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSFRMTYPE          8</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassWakeUp</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment"> * If the control register macAlwaysPassWakeUp is set, received Wake- up frames for this device are put into the Rx packet buffer without notifying the LMAC Controller.</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="regmap_8h.html#a140869a4e5940d12762c36d5123f9073"> 2644</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWAKEUP            IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8a585f1a81a901f2aaed662470cdb20c"> 2645</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWAKEUP            0x1000000</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1426d22e8627b0b443ce508d2323e734"> 2646</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWAKEUP            24</span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="regmap_8h.html#af920300837c043868646a8a0117a4542"> 2647</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWAKEUP           1</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macPassWakeUp</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment"> * If set, WakeUp frames will not be reported but will be put into the Rx buffer.</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9835312a2747404d912040b2e64a4816"> 2654</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACPASSWAKEUP                  IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7a24fc6063d11e6c580571ff5b8eae8a"> 2655</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACPASSWAKEUP                  0x2000000</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="regmap_8h.html#a14ea5d3930b96242c6393ab41c78c939"> 2656</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACPASSWAKEUP                  25</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="regmap_8h.html#a85af37f3cdc9fae4c7b83736bf0705ea"> 2657</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACPASSWAKEUP                 1</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macImplicitBroadcast</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment"> * If set, Frame Version 2 frames without Daddr or DPANId shall be accepted.</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="regmap_8h.html#a720f93187912ee87620230936f2d7df0"> 2664</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACIMPLICITBROADCAST           IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="regmap_8h.html#aff398021f6dfa6272bcd24e0aa755fde"> 2665</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACIMPLICITBROADCAST           0x4000000</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa341a83527ac64144818c33772de81ed"> 2666</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACIMPLICITBROADCAST           26</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="regmap_8h.html#abc4eb21c9eb01921598ef3a3f91ba410"> 2667</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACIMPLICITBROADCAST          1</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DisRxAckReceivedca</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment"> * If set, the LMAC controller shall ignore all consequent actions upon a set AR bit in the transmitted frame</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="regmap_8h.html#a17d379642d89b84840eb407928b80577"> 2674</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DISRXACKRECEIVEDCA             IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3d7cd5222d2d99392ca1df17a40fa55d"> 2675</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DISRXACKRECEIVEDCA             0x8000000</span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4fa879a700acd23b370cad4eaefe8511"> 2676</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DISRXACKRECEIVEDCA             27</span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7379839acb0c71a3a3ee3dac3745ab05"> 2677</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DISRXACKRECEIVEDCA            1</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_event</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xf</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment"> * Access mode: E-RCW2 (event read/clear on write 1)</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4cb68bbfb057510950c57f3811f85876"> 2686</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_EVENT  0x40090204</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="regmap_8h.html#a69fae2e3cecaef111d11a0560f84b31b"> 2687</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_EVENT 0x4</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="regmap_8h.html#a54591e425c956ad31259ee6ffe6e09cb"> 2688</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_EVENT  0xf</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxSof_e</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment"> * Set when RX_SOF has been detected.</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="regmap_8h.html#a50927f428610d43f9469e974a84542f8"> 2696</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXSOF_E         IND_R_FTDF_ON_OFF_REGMAP_RX_EVENT</span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="regmap_8h.html#a58e8cc1b5101e64803c757cc9e2d1dbc"> 2697</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXSOF_E         0x1</span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0a2765fbb6cc393e5a98e1e41753a1ec"> 2698</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXSOF_E         0</span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab331805a7e7c8495b211a329a1e2b8e5"> 2699</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXSOF_E        1</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_overflow_e</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment"> * Indicates that the Rx packet buffer has an</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment"> * overflowl</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9e56285f974569147941015651cc72f8"> 2707</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_E   IND_R_FTDF_ON_OFF_REGMAP_RX_EVENT</span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="regmap_8h.html#a91a78baef7f5e2561e8ba17251e86136"> 2708</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_E   0x2</span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="regmap_8h.html#a23636d45e17b2689d06bd90b0d8d69f6"> 2709</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_E   1</span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8f67734b21ada308a7cce9271b83d875"> 2710</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_E  1</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_buf_avail_e</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="comment"> * Indicates that a new packet is received</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="regmap_8h.html#af47f9fa3538be68904ddc1b8c8b18cf9"> 2717</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_E  IND_R_FTDF_ON_OFF_REGMAP_RX_EVENT</span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="regmap_8h.html#abd51f1fd652717a864b4093148465bc7"> 2718</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_E  0x4</span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="regmap_8h.html#a334e5508d02121d2356e93c88c5383d2"> 2719</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_E  2</span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="regmap_8h.html#aece1f73d27d1d33b1c31a8509ba46038"> 2720</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_E 1</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rxbyte_e</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment"> * Indicates the first byte of a new packet is received</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1b054c0ebaa63d5b88d1c06e262d71cc"> 2727</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBYTE_E        IND_R_FTDF_ON_OFF_REGMAP_RX_EVENT</span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="regmap_8h.html#adc433a136bc195221c5cc22a0a783fe6"> 2728</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBYTE_E        0x8</span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4020ba7f632e9929b68fc4c95df37478"> 2729</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBYTE_E        3</span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="regmap_8h.html#a18eb449f7de3182ce7970b38bcc8b31e"> 2730</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBYTE_E       1</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_mask</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xf</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment"> * Access mode: EM-RW (event mask)</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="regmap_8h.html#a25616a64c3ff462d14e7522aa283df65"> 2739</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_MASK  0x40090208</span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2562488a9fce76b0d23247e9e64d3af3"> 2740</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_MASK 0x4</span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="regmap_8h.html#acc2489fb2645b2d4adb417ab38b1cd5c"> 2741</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_MASK  0xf</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxSof_m</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment"> * Mask bit for event &quot;RxSof_e&quot;.</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="regmap_8h.html#a17a468d3ce650aeafc320b63ab4aff07"> 2749</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXSOF_M         IND_R_FTDF_ON_OFF_REGMAP_RX_MASK</span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8c8b83af9f5924e3066bec5112737109"> 2750</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXSOF_M         0x1</span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="regmap_8h.html#a43cb34f608cce102accc1bef7801de85"> 2751</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXSOF_M         0</span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab87f486e776a99209b0a39fc7912bcf3"> 2752</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXSOF_M        1</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_overflow_m</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment"> * Mask bit for event &quot; rx_overflow_e&quot;.</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0974b7416cf9e4c3e8da2ce16141d494"> 2759</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_M   IND_R_FTDF_ON_OFF_REGMAP_RX_MASK</span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="regmap_8h.html#a374d0ba3a659eff50bd29b42451c1860"> 2760</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_M   0x2</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5379fd080ce1ac2441f519c6d207b3be"> 2761</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_M   1</span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="regmap_8h.html#aeab1e33ce59db090e6bc39946e19fbcd"> 2762</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_M  1</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_buf_avail_m</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment"> * Mask bit for event &quot;rx_buf_avail_e&quot;.</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae18e016c31fc1e43d6e724d7d12e5d12"> 2769</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_M  IND_R_FTDF_ON_OFF_REGMAP_RX_MASK</span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="regmap_8h.html#a09fe46799bb7690907bd686a50829de0"> 2770</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_M  0x4</span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="regmap_8h.html#a12f73bfb8d2bc561c41dde97855a3b2d"> 2771</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_M  2</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="regmap_8h.html#a86caf3405126dd1ef8b229b593bf5ad6"> 2772</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_M 1</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rxbyte_m</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment"> * Mask bit for event &quot;rxbyte_e&quot;.</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="regmap_8h.html#a37ce973fd4e8a580957960466e3ebc54"> 2779</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBYTE_M        IND_R_FTDF_ON_OFF_REGMAP_RX_MASK</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac30087a2b2af94935c09aeaf9c26ca16"> 2780</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBYTE_M        0x8</span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3e077124f9b9cf96fab04f79378d4eb0"> 2781</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBYTE_M        3</span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3eb13653df458bae0f72c06ffcc33e56"> 2782</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBYTE_M       1</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_status</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="regmap_8h.html#aed3e4631c5f33db7017201aa13533069"> 2791</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS  0x4009020c</span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5143243268013721cb1ca52c3385bd3e"> 2792</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_STATUS 0x4</span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="regmap_8h.html#a77e1485412e911df48ce1eff9c46392f"> 2793</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_STATUS  0x1f</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_buff_is_full</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment"> * Indicates that the Rx packet buffer is full</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0ba1b07e1e5d17ea9e5bfcae4239d598"> 2801</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL   IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="regmap_8h.html#a06512ecbb2a3af79c33d87718614332d"> 2802</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL   0x1</span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="regmap_8h.html#a41cd7d3c507eb48fdd475f31466979b6"> 2803</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL   0</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1c73cf63058f7b49264d6603fd2745cd"> 2804</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL  1</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rx_write_buf_ptr</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment"> * Indication where new data will be written.</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment"> * All four bits shall be used when using these pointer values (0d - 15d).</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment"> * However, the Receive Packet buffer has a size of 8 entries.</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment"> * So reading the Receive Packet buffer entries shall use the mod8 of the pointer values.</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="regmap_8h.html#aef793bbbfce37e9fe3d3912262313500"> 2814</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_WRITE_BUF_PTR  IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="regmap_8h.html#af0c22bc0533b8c468b5209b4a74486b3"> 2815</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_WRITE_BUF_PTR  0x1e</span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="regmap_8h.html#adf7be11f0c4e31faffe8d6e70e4a586c"> 2816</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_WRITE_BUF_PTR  1</span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="regmap_8h.html#af1e875a3d76844c2122edd8fd39cc317"> 2817</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_WRITE_BUF_PTR 4</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SymbolTimeSnapshotVal</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa33cb9533d01dc2120952ac0347927a3"> 2826</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL  0x40090210</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="regmap_8h.html#aebcf345eaaeba2e5e0ddac58b02c289d"> 2827</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL 0x4</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="regmap_8h.html#a34f06f4b3c90b8b9ba32b892f9e85505"> 2828</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL  0xffffffff</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SymbolTimeSnapshotVal</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment"> * The Status register SymbolTimeSnapshotVal indicates the actual value of the TimeStamp generator.</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1bf64f3bf5313f0aee1658ff4a9d6a4b"> 2836</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL  IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="regmap_8h.html#a12485036f6e25b3257577bc0783fa839"> 2837</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL  0xffffffff</span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5a92a3a942a926142e6ca51a746cffb6"> 2838</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL  0</span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="regmap_8h.html#aea9899065c2d689989699b8c4866be64"> 2839</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL 32</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_status_delta</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment"> * Access mode: D-RCW (delta read/clear on write 1)</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0a145753c387c913fe35bad363c7bf3b"> 2848</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS_DELTA  0x40090220</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="regmap_8h.html#a65bd009429404da13cf07a2f65457453"> 2849</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_STATUS_DELTA 0x4</span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3ae16fb9dd92f218a97c77bbd3c0bd29"> 2850</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_STATUS_DELTA  0x1</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_buff_is_full_d</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="comment"> * Delta bit of status &quot;rx_buff_is_full&quot;</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="regmap_8h.html#a20682705a99d5bf2adbbb8e96163b14b"> 2858</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_D  IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS_DELTA</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab08040bf9334b9a2ba3a3cd28269cf08"> 2859</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_D  0x1</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9396a4d54ddd4d568c90e6dea263655b"> 2860</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_D  0</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5d903dc1617e93b883fd54780c72da4b"> 2861</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_D 1</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_status_mask</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment"> * Access mode: DM-RW (delta mask)</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="regmap_8h.html#a41277d145c3e23108c267e954e82d9bf"> 2870</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS_MASK  0x40090224</span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="regmap_8h.html#a23a72fe47f36f699095c309913e18589"> 2871</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_STATUS_MASK 0x4</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2fd3194a9c35bd6b590cc396d4bab656"> 2872</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_STATUS_MASK  0x1</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_buff_is_full_m</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment"> * Mask bit of status &quot;rx_buff_is_full&quot;</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="regmap_8h.html#af5b8fbf6610f0c4b7f9b417851445296"> 2880</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_M  IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS_MASK</span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae6f823ef26f7e6b3604a7b03a6a0c90b"> 2881</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_M  0x1</span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="regmap_8h.html#a02dd4dced0e31161e84ccfd432c882e4"> 2882</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_M  0</span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="regmap_8h.html#aca2601c7618251f7a93481a63e43d220"> 2883</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_M 1</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_control_0</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment"> * Initialization value: 0x4350  Initialization mask: 0x7ff1</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2088c04dfa98d6b8d8b4db4280fb63c9"> 2892</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0  0x40090240</span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab1929b26311891dd15b32e99f0980613"> 2893</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0 0x4</span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab0b9808a9cb8e355e1ac4084b0d92339"> 2894</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0  0x7ff1</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DbgTxTransparentMode</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment"> * If 1, the MPDU octets pass transparently through the MAC in the transmit direction (for debug purpose).</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad0b812b1da86fa2fad2eeb8ce5f9b364"> 2902</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DBGTXTRANSPARENTMODE  IND_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0a64018539a1478a53b68ecf7ba9be34"> 2903</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DBGTXTRANSPARENTMODE  0x1</span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="regmap_8h.html#a52d20fc2bdb8a67e37404d185d93d654"> 2904</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DBGTXTRANSPARENTMODE  0</span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="regmap_8h.html#abfb07b5d4271188745af52a7172dd173"> 2905</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DBGTXTRANSPARENTMODE 1</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macMaxBE</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment"> * Maximum Backoff Exponent (range 3-8)</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="regmap_8h.html#adb05b59c2e722eff28ddd0d85703bc86"> 2912</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACMAXBE              IND_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0</span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4094b0383c98a1caa67ee4377e366cb4"> 2913</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACMAXBE              0xf0</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="regmap_8h.html#a68b39ca622c54dc6f683c9f91307c65a"> 2914</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACMAXBE              4</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="regmap_8h.html#a56837491a1ed1e6a38f6bbba98013e93"> 2915</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACMAXBE             4</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macMinBE</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment"> * Minimum Backoff Exponent (range 0-macMaxBE)</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1f1c4ad984a7408547d99ad23849ce93"> 2922</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACMINBE              IND_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad11de7bd424c98e9073054785a20d826"> 2923</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACMINBE              0xf00</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa08d1b9f2cbb37394e04e13ef03d8e76"> 2924</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACMINBE              8</span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="regmap_8h.html#a718f1f5b081467887f8a18f908cf0d6d"> 2925</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACMINBE             4</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macMaxCSMABackoffs</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment"> * Maximum number of CSMA-CA backoffs</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment"> * (range 0-5)</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7d17bc26a8d4a816520b428f7e576482"> 2933</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACMAXCSMABACKOFFS    IND_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8fdbd71ff258520c6ff326e4bb179812"> 2934</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACMAXCSMABACKOFFS    0x7000</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="regmap_8h.html#a491f16307ecef20bf0cc2e85b493f7a5"> 2935</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACMAXCSMABACKOFFS    12</span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1e45b54b22dda83eabde6e585788e426"> 2936</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACMAXCSMABACKOFFS   3</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_ftdf_ce</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment"> * Access mode: EC-R (composite event)</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae84883c637688233031b35f1b8057f64"> 2945</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_FTDF_CE  0x40090250</span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="regmap_8h.html#a30af26df81aeb9539e68ec120433a5ab"> 2946</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_FTDF_CE 0x4</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="regmap_8h.html#a482340443f9f77a5544693eab5560c5e"> 2947</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_FTDF_CE  0x3f</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_ftdf_ce</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment"> * Composite serveice request from ftdf macro (see FR0400 in v40.100.2.41.pdf)</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment"> * Bit 0 = unused</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment"> * Bit 1 = rx interrupts</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment"> * Bit 2 = tx interrupts</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment"> * Bit 3 = miscelaneous interrupts</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment"> * Bit 4 = tx interrupts from pages below (0x3 and 0x4)</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment"> * Bit 5 = Reserved</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5fee695bb12cf8ba519c699cb2ccf4dd"> 2961</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_FTDF_CE  IND_R_FTDF_ON_OFF_REGMAP_FTDF_CE</span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="regmap_8h.html#a85b2db2edc64b4ac234f42cb2ccdb387"> 2962</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_FTDF_CE  0x3f</span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="regmap_8h.html#a24f7ef18075216c5585c529d48153f0d"> 2963</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_FTDF_CE  0</span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1a0f724937f54cb786fb06a609e54594"> 2964</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_FTDF_CE 6</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_ftdf_cm</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x3f</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment"> * Access mode: ECM-RW (composite event mask)</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6a3d24be1c017d7c5ad506ddb84e9917"> 2973</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_FTDF_CM  0x40090254</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="regmap_8h.html#a15e7b5333aa280cd0c460675a691ce2e"> 2974</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_FTDF_CM 0x4</span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="regmap_8h.html#a39988415bc3d137e1da6f46f0a557593"> 2975</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_FTDF_CM  0x3f</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_ftdf_cm</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment"> * mask bits for ftf_ce</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2d9d466fcc001b6345b87bc7c29459c7"> 2983</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_FTDF_CM  IND_R_FTDF_ON_OFF_REGMAP_FTDF_CM</span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6d1e2d9cb8fadd35f3e5508a847834f2"> 2984</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_FTDF_CM  0x3f</span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1b7e5c9c021bd9c1c8735eb4da1c1cb1"> 2985</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_FTDF_CM  0</span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6ef8c837fe751f9f31b41ba1fd8ba17b"> 2986</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_FTDF_CM 6</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SyncTimeStampThr</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8d474ed241e82f359328ac609166b38a"> 2995</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR  0x40090304</span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="regmap_8h.html#a033e1ca564d20a42e191865c0e431ef2"> 2996</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR 0x4</span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8628243b191e6ef5fd3b7c4994de8bad"> 2997</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR  0xffffffff</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SyncTimeStampThr</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment"> * Threshold for synchronize TS gen.</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment"> * Note that due to implementation this register may only be written once per two LP_CLK periods.</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9871ec15eabf58c4080a9232664fa83e"> 3006</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR  IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR</span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8594ceb008b9c34475f290a3ca7d0bf0"> 3007</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR  0xffffffff</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="regmap_8h.html#a248b44301c0096ad513ce677adeb8b48"> 3008</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR  0</span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1316394df17abcaa3383fdefce4a8858"> 3009</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR 32</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SyncTimeStampVal</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="regmap_8h.html#afe40fa6bcd06608f3b808f022208f492"> 3018</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL  0x40090308</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="regmap_8h.html#afc36e6e127327ee2a05f7e95e42e9301"> 3019</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL 0x4</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1c96854cb1b885054f47f0a89d5dc91e"> 3020</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL  0xffffffff</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SyncTimeStampVal</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="comment"> * Value to sync TS gen with.</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9bdd3410946840a2a1b0466ef714140e"> 3028</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL  IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL</span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac9ebb64b6627edbb8cb80c0140f970d1"> 3029</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL  0xffffffff</span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8cfcc11ec125621f74a4b347e04a929d"> 3030</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL  0</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4e9813f534a4f2b26c8524e8ec1f936c"> 3031</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL 32</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SyncTimeStampPhaseVal</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xff</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="regmap_8h.html#a613575dbc4c2563abfdd76a4297bfd78"> 3040</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL  0x40090320</span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="regmap_8h.html#a194c33d3ebcc234610a06dd6f7b4f97e"> 3041</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL 0x4</span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac685780a00dfbca5806bf248126c4df6"> 3042</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL  0xff</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SyncTimeStampPhaseVal</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="comment"> * Value to sync TS gen phase within a symbol with.</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment"> * Please note the +1 correction needed for most accurate result (+0.5 is than the average error, resulting is a just too fast clock).</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab447083a8b2a296426d37ba2534f5924"> 3051</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL  IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="regmap_8h.html#a02727fea084a9aa4f187cddf12635508"> 3052</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL  0xff</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="regmap_8h.html#a166370bc0cf136a6d7db5a2d047b5661"> 3053</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL  0</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="regmap_8h.html#a927d18668a482cefbdd1f5f70e101bf7"> 3054</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL 8</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_timer_control_1</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x2</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="regmap_8h.html#adbdccd300397d06276aec6fa48ff412b"> 3063</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TIMER_CONTROL_1  0x4009030c</span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="regmap_8h.html#acffcef27a27f3401b53462036a9fe078"> 3064</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TIMER_CONTROL_1 0x4</span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4c4bc97bad863ee70c2a457d99c08365"> 3065</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TIMER_CONTROL_1  0x2</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SyncTimeStampEna</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment"> * If set, the TimeStampThr is enabled to generate a sync of the TS gen.</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5db2dfca9bcf60d0e67e8b9e7277a320"> 3073</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPENA  IND_R_FTDF_ON_OFF_REGMAP_TIMER_CONTROL_1</span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3a657b9e1a08078540db9759d5692bd1"> 3074</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPENA  0x2</span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac7f476a49bc342efd9e2b0bcf41361f9"> 3075</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPENA  1</span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac53bf8e3850e772f0af5d72295b8bbb3"> 3076</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPENA 1</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macTxStdAckFrmCnt</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="regmap_8h.html#a58aa689774b0a06450710117c4c96d99"> 3085</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT  0x40090310</span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="regmap_8h.html#aba63b74d14dc36d990a9f74e325be709"> 3086</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT 0x4</span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4db9bea8504aec25dd8d33584e272054"> 3087</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT  0xffffffff</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTxStdAckFrmCnt</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="comment"> * Standard Acknowledgment frames transmitted</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2b7fab311542c45fe60e8a236e8ffc1e"> 3095</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT  IND_R_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT</span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="regmap_8h.html#a455ae19240beb37ff76dee57b3fadf04"> 3096</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT  0xffffffff</span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8b7adf461c3d4d1dddc6d6c7ea3320e8"> 3097</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT  0</span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="regmap_8h.html#a51b015d7850ae13acb0251df5b1bec7b"> 3098</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT 32</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macRxStdAckFrmOkCnt</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0bd236601f2b29b6be3be98a59f9c1e2"> 3107</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT  0x40090314</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="regmap_8h.html#aab14f9282d80ed0007f12b6ba77b8d92"> 3108</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT 0x4</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="regmap_8h.html#a590976e9c8c75ee2e2fe1d34548ae94a"> 3109</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT  0xffffffff</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macRxStdAckFrmOkCnt</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment"> * Standard Acknowledgment frames received</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5a200aa8159a5df8b60dde102ad198b8"> 3117</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT  IND_R_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT</span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="regmap_8h.html#afbe2c575ac29fdfb1c4fc83ea5c04390"> 3118</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT  0xffffffff</span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="regmap_8h.html#a35194ce9b1f37c847a356c55f58f1000"> 3119</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT  0</span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac93b775aabf3c366f7ac4af47e683372"> 3120</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT 32</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macRxAddrFailFrmCnt</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="regmap_8h.html#aaa4b5f2e5882a0ea3e7e70fbda8edcfa"> 3129</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT  0x40090318</span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="regmap_8h.html#afc1bab73b4075d316c8a596ef3e51f14"> 3130</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT 0x4</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5332962fb2fa902f06434a2f97b60527"> 3131</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT  0xffffffff</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macRxAddrFailFrmCnt</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment"> * Frames discarded due to incorrect address or PAN Id</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="regmap_8h.html#a62a53149395dd0ed2b87a241a6598896"> 3139</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT  IND_R_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT</span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="regmap_8h.html#aaa4e470e6fdf4653486da83f901c8e27"> 3140</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT  0xffffffff</span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae19be06db3fc34326e86e991b766436f"> 3141</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT  0</span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0d6ee042f4d4c0d41ff4f04288f0968f"> 3142</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT 32</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macRxUnsupFrmCnt</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="regmap_8h.html#af0a7020b73be716f059bb64b2de1065c"> 3151</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT  0x4009031c</span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1a41d9292508dfdd3e1d05dc58a5dec1"> 3152</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT 0x4</span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2c6a5f17514b1424839582b9b8421bbd"> 3153</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT  0xffffffff</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macRxUnsupFrmCnt</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment"> * Frames which do pass the checks but are not supported</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9ec41c3b3ad34cc7c1c15622ae0bf739"> 3161</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT  IND_R_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT</span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac42fe1c01c8b525b55b8104a598b9ac5"> 3162</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT  0xffffffff</span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="regmap_8h.html#a85e45510d2842a0350233ebd9527ab92"> 3163</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT  0</span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae1216f1108bd3378ea372f58e6c35b75"> 3164</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT 32</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macFCSErrorCount</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="regmap_8h.html#abbb79cd4b38faaf602bc5ff4e2e6fc8a"> 3173</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT  0x40090340</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="regmap_8h.html#a4fb21eeaaf27f94b2277556f6ed2fb38"> 3174</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT 0x4</span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa6df7dd7f05dcee0bd752abe15f5335f"> 3175</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT  0xffffffff</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macFCSErrorCount</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment"> * The number of received frames that were discarded due to an incorrect FCS.</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="regmap_8h.html#aacf703cc3503413295213db7a36710d9"> 3183</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT  IND_R_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT</span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="regmap_8h.html#a64b92a18e754dfe45c70171475c52ccf"> 3184</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT  0xffffffff</span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1660943c3d1bac4e3dc8d6e8324027a7"> 3185</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT  0</span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3bc03e8740346d22b5b4f7823948fec9"> 3186</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT 32</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_LmacReset</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x106df</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa60bfdd12c612387629a5d352da2259a"> 3195</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMACRESET  0x40090360</span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="regmap_8h.html#a78824252af0a1f40e87503a9f597ef74"> 3196</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMACRESET 0x4</span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2d00a80b468789fc7c06894e3031a3b0"> 3197</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMACRESET  0x106df</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_control</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="comment"> * LmacReset_control: A &#39;1&#39; Resets LMAC Controller (for debug and MLME-reset)</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="regmap_8h.html#a262ba276ed5239b0bc8781c788722bc7"> 3205</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_CONTROL    IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="regmap_8h.html#aefb903f49f0d8430f34083b69bd5f440"> 3206</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_CONTROL    0x1</span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="regmap_8h.html#a30263193075a90b2e2f2ba0a052b0367"> 3207</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_CONTROL    0</span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="regmap_8h.html#a387e46a246b422e0928b9316060fda1f"> 3208</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_CONTROL   1</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_rx</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="comment"> * LmacReset_rx: A &#39;1&#39; Resets LMAC rx pipeline (for debug and MLME-reset)</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="regmap_8h.html#a90f866a184c286789cf18ba713fe713a"> 3215</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_RX         IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3f3f4d1d6a8e3c73ca5703eb83c178ef"> 3216</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_RX         0x2</span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae6c93c17fcbd0806c7fbf81ca4373aec"> 3217</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_RX         1</span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6281d06dc3cc2d8d73afceec2f975540"> 3218</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_RX        1</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_tx</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment"> * LmacReset_tx: A &#39;1&#39; Resets LMAC tx pipeline (for debug and MLME-reset)</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="regmap_8h.html#a619cec04824b7eb169483bed8087878c"> 3225</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_TX         IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="regmap_8h.html#a263cfbc29c86e2614d6653061ed07f99"> 3226</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_TX         0x4</span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="regmap_8h.html#a36c75580d0611a79c39c18f794848bcb"> 3227</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_TX         2</span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="regmap_8h.html#aaba828222a86f0456822bcbf6d79f054"> 3228</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_TX        1</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_ahb</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment"> * LmacReset_ahb: A &#39;1&#39; Resets LMAC ahb interface (for debug and MLME-reset)</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="regmap_8h.html#a983cb1fd8d2753903b49aadc2c8fe816"> 3235</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_AHB        IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa1fb3e31277f31446bb63d38f7f22a37"> 3236</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_AHB        0x8</span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="regmap_8h.html#a04015d19d0ff3fcce65707f4f41684df"> 3237</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_AHB        3</span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae288dd32c421b0ad7f1bdebe4c99dce9"> 3238</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_AHB       1</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_oreg</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="comment"> * LmacReset_oreg: A &#39;1&#39; Resets LMAC on_off regmap (for debug and MLME-reset)</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="comment"> * #$LmacReset_areg@on_off_regmap</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment"> * #LmacReset_areg: A &#39;1&#39; Resets LMAC always_on regmap (for debug and MLME-reset)</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8e866c0623e9b5e862be602a3faa4809"> 3248</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_OREG       IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="regmap_8h.html#a67ff435e6a84c39b763e985a8f54a78c"> 3249</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_OREG       0x10</span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5a037f81dc878933a25f70447986f66b"> 3250</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_OREG       4</span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8ee7badbc673bee5627c1e22bbf5693c"> 3251</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_OREG      1</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_tstim</span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="comment"> * LmacReset_tstim: A &#39;1&#39; Resets LMAC timestamp timer (for debug and MLME-reset)</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="regmap_8h.html#a04e453ad3b81b830aa44ff374db0ecca"> 3258</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_TSTIM      IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="regmap_8h.html#a30b32d56714cbef6120bb19acaba055b"> 3259</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_TSTIM      0x40</span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8d45cba865e3be4807190a2674e037cb"> 3260</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_TSTIM      6</span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="regmap_8h.html#a41225d98ef92601106faeaf3ae0b4856"> 3261</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_TSTIM     1</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_sec</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment"> * LmacReset_sec: A &#39;1&#39; Resets LMAC security (for debug and MLME-reset)</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment"> * #$LmacReset_wutim@on_off_regmap</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment"> * #LmacReset_wutim: A &#39;1&#39; Resets LMAC wake-up timer (for debug and MLME-reset)</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="regmap_8h.html#a37832b1eea66365c06e4033882c0708a"> 3271</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_SEC        IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2df2acefc21364dac57e13c9bf345f7e"> 3272</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_SEC        0x80</span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6969c2931caf9e92303a518174a5968f"> 3273</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_SEC        7</span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="regmap_8h.html#af2681a1fde2bb400799afb757075250e"> 3274</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_SEC       1</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_count</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment"> * LmacReset_count: A &#39;1&#39; Resets LMAC mac counters (for debug and MLME-reset)</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1b3bba594632d71811d4e128ef3dfc71"> 3281</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_COUNT      IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae10cf6d67f68f9089abd8995b824aff1"> 3282</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_COUNT      0x200</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="regmap_8h.html#acb9e72c47661ee796581a5246f7ee4af"> 3283</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_COUNT      9</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad34eb374d4f66cb79748946ee0f27a5d"> 3284</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_COUNT     1</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_timctrl</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment"> * LmacReset_count: A &#39;1&#39; Resets LMAC timing control block (for debug and MLME-reset)</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="regmap_8h.html#af2d1727ba36512a59cb49f986b954805"> 3291</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_TIMCTRL    IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6a6e47a5235217ddf097c07e0884d60c"> 3292</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_TIMCTRL    0x400</span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="regmap_8h.html#a45bc41905ec711d42ea3558e9822aa5a"> 3293</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_TIMCTRL    10</span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5fb77114a4999cdd8d006db497c310f9"> 3294</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_TIMCTRL   1</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacGlobReset_count</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment"> * If set, the LMAC performance and traffic counters will be reset.</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment"> * Use this register for functionally reset these counters.</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1746bc663bfcaf6914b52a073ee8ebd1"> 3302</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACGLOBRESET_COUNT  IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="regmap_8h.html#acfef60644dc63e6ace956ae23bc3696b"> 3303</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACGLOBRESET_COUNT  0x10000</span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae404d20df4028688fd2a9143af796134"> 3304</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACGLOBRESET_COUNT  16</span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="regmap_8h.html#a90dea1827314fdc7d2e7724f3534949f"> 3305</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACGLOBRESET_COUNT 1</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SymbolTimeThr</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad23a3f8b62104759387e5899fe858842"> 3314</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR  0x40090380</span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1f50e8001de5cb534615973a5cba339b"> 3315</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR 0x4</span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="regmap_8h.html#a23810c86ba113942dff68aeabbe3a068"> 3316</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR  0xffffffff</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SymbolTimeThr</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment"> * Symboltime Threshold to generate a general interrupt</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1fa18785c55ae2a5be2292168aaea4c8"> 3324</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR  IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR</span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="regmap_8h.html#a45e6e1bc185d9a804ca6188eb8bd71cd"> 3325</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR  0xffffffff</span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0c85afa274fa819a82967e7d5c8a809a"> 3326</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR  0</span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="regmap_8h.html#a65128215d1a6c266603bbf979568e223"> 3327</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR 32</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SymbolTime2Thr</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac3e0db4602b21616ed481ddc84b49ef9"> 3336</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR  0x40090384</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="regmap_8h.html#a20c48d3d5fd1e73a74090bbd50139054"> 3337</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR 0x4</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad3a5977a88ac9df66461885a24caa9d3"> 3338</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR  0xffffffff</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SymbolTime2Thr</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment"> * Symboltime 2 Threshold to generate a general interrupt</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9fe4c4bc773968f715264d1fbb0938aa"> 3346</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR  IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR</span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7baa4f591174e729904dfd6265acb643"> 3347</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR  0xffffffff</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="regmap_8h.html#a69d5e8731eaf3953b55e964edc32ef7a"> 3348</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR  0</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="regmap_8h.html#a929282693305ce2e874934543a30318f"> 3349</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR 32</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_DebugControl</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1ff</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa95dab380bcf26953efdc97441b5f6f0"> 3358</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_DEBUGCONTROL  0x40090390</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3e5b3824abfd863fca9f740ebfa055a8"> 3359</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_DEBUGCONTROL 0x4</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="regmap_8h.html#a636705bfb2bafcf82d06d4862b1c4778"> 3360</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_DEBUGCONTROL  0x1ff</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_dbg_rx_input</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="comment"> * If set, the Rx debug interface will be selected as input for the Rx pipeline.</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="regmap_8h.html#a62dc028da0a51ac17f8deeab455958fd"> 3368</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DBG_RX_INPUT  IND_R_FTDF_ON_OFF_REGMAP_DEBUGCONTROL</span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="regmap_8h.html#adb61a6721aeb75649857f066ffc63cad"> 3369</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DBG_RX_INPUT  0x100</span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="regmap_8h.html#aadea6174c8e208a6cd0cb71e93178a2b"> 3370</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DBG_RX_INPUT  8</span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab8386bfb6b1a61338f6e1df8c558919e"> 3371</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DBG_RX_INPUT 1</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_dbg_control</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment"> * Control of the debug interface</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="comment"> * dbg_control 0x00 Not used</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="comment"> *              diagnose bus bit 7 - 0 = all &#39;0&#39;</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment"> * dbg_control 0x01 Legacy debug mode</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment"> *              diagnose bus bit 7 = ed_request</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment"> *              diagnose bus bit 6 = gen_irq</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="comment"> *              diagnose bus bit 5 = tx_en</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="comment"> *              diagnose bus bit 4 = rx_en</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="comment"> *              diagnose bus bit 3 = phy_en</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="comment"> *              diagnose bus bit 2 = tx_valid</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment"> *              diagnose bus bit 1 = rx_sof</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="comment"> *              diagnose bus bit 0 = rx_eof</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="comment"> * dbg_control 0x02 Clocks and reset</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment"> *              diagnose bus bit 7-3 = &quot;00000&quot;</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="comment"> *              diagnose bus bit 2   = lp_clk divide by 2</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment"> *              diagnose bus bit 1   = mac_clk divide by 2</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="comment"> *              diagnose bus bit 0   = hclk divided by 2</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment"> * dbg_control in range 0x02 - 0x0f Not used</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment"> *              diagnose bus bit 7 - 0 = all &#39;0&#39;</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="comment"> * dbg_control in range 0x10 - 0x1f Debug rx pipeline</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment"> *      0x10    Rx phy signals</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_enable towards the rx_pipeline</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment"> *              diagnose bus bit 6   = rx_sof from phy</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="comment"> *              diagnose bus bit 5-2 = rx_data from phy</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="comment"> *              diagnose bus bit 1   = rx_eof to phy</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_sof event from rx_mac_timing block</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="comment"> *      0x11    Rx sof and length</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_sof</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment"> *              diagnose bus bit 6-0 = rx_mac_length from rx_mac_timing block</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment"> *      0x12    Rx mac timing output</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = Enable from rx_mac_timing block</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment"> *              diagnose bus bit 6   = Sop    from rx_mac_timing block</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="comment"> *              diagnose bus bit 5   = Eop    from rx_mac_timing block</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="comment"> *              diagnose bus bit 4   = Crc    from rx_mac_timing block</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="comment"> *              diagnose bus bit 3   = Err    from rx_mac_timing block</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="comment"> *              diagnose bus bit 2   = Drop   from rx_mac_timing block</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="comment"> *              diagnose bus bit 1   = Forward from rx_mac_timing block</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_sof</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="comment"> *      0x13    Rx mac frame parser output</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = Enable from mac_frame_parser block</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment"> *              diagnose bus bit 6   = Sop    from  mac_frame_parser block</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment"> *              diagnose bus bit 5   = Eop    from  mac_frame_parser block</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment"> *              diagnose bus bit 4   = Crc    from  mac_frame_parser block</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment"> *              diagnose bus bit 3   = Err    from  mac_frame_parser block</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="comment"> *              diagnose bus bit 2   = Drop   from  mac_frame_parser block</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="comment"> *              diagnose bus bit 1   = Forward from mac_frame_parser block</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_sof</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="comment"> *      0x14    Rx status to Umac</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_frame_stat_umac.crc16_error</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="comment"> *              diagnose bus bit 6   = rx_frame_stat_umac.res_frm_type_error</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="comment"> *              diagnose bus bit 5   = rx_frame_stat_umac.res_frm_version_error</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment"> *              diagnose bus bit 4   = rx_frame_stat_umac.dpanid_error</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment"> *              diagnose bus bit 3   = rx_frame_stat_umac.daddr_error</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="comment"> *              diagnose bus bit 2   = rx_frame_stat_umac.spanid_error</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="comment"> *              diagnose bus bit 1   = rx_frame_stat_umac.ispan_coord_error</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_sof</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="comment"> *      0x15    Rx status to lmac</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_frame_stat.packet_valid</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment"> *              diagnose bus bit 6   = rx_frame_stat.rx_sof_e</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment"> *              diagnose bus bit 5   = rx_frame_stat.rx_eof_e</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment"> *              diagnose bus bit 4   = rx_frame_stat.wakeup_frame</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment"> *              diagnose bus bit 3-1 = rx_frame_stat.frame_type</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_frame_stat.rx_sqnr_valid</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment"> *      0x16    Rx buffer control</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="comment"> *              diagnose_bus bit 7-4 = prov_from_swio.rx_read_buf_ptr</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment"> *              diagnose bus bit 3-0 = stat_to_swio.rx_write_buf_ptr</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="comment"> *      0x17    Rx interrupts</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = stat_to_swio.rx_buf_avail_e</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment"> *              diagnose bus bit 6   = stat_to_swio.rx_buf_full</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment"> *              diagnose bus bit 5   = stat_to_swio.rx_buf_overflow_e</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment"> *              diagnose bus bit 4   = stat_to_swio.rx_sof_e</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment"> *              diagnose bus bit 3   = stat_to_swio.rxbyte_e</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment"> *              diagnose bus bit 2   = rx_frame_ctrl.rx_enable</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="comment"> *              diagnose bus bit 1   = rx_eof</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_sof</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment"> *      0x18    diagnose_bus bit 7-3 =</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment"> *                      Prt statements mac frame parser</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment"> *                         0 Reset</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="comment"> *                      1 Multipurpose frame with no dpanid and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="comment"> *                      2 Multipurpose frame with no dest address and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="comment"> *                      3 RX unsupported frame type detected</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="comment"> *                      4 RX non Beacon frame detected and dropped in RxBeaconOnly mode</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="comment"> *                      5 RX frame passed due to macAlwaysPassFrmType set</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment"> *                      6 RX unsupported da_mode = 01 for frame_version 0x0- detected</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="comment"> *                      7 RX unsupported sa_mode = 01 for frame_version 0x0- detected</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="comment"> *                      8 Data or command frame with no dpanid and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="comment"> *                      9 Data or command frame with no dest address and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="comment"> *                      10 RX unsupported frame_version detected</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="comment"> *                      11 Multipurpose frame with no dpanid and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="comment"> *                      12 Multipurpose frame with no dest address and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="comment"> *                      13 RX unsupported frame_version detected</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment"> *                      14 RX Destination PAN Id check failed</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="comment"> *                      15 RX Destination address (1 byte)  check failed</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="comment"> *                      16 RX Destination address (2 byte)  check failed</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment"> *                      17 RX Destination address (8 byte)  check failed</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="comment"> *                      18 RX Source PAN Id check for Beacon frames failed</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="comment"> *                      19 RX Source PAN Id check failed</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="comment"> *                      20 Auxiliary Security Header security control word received</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment"> *                      21 Auxiliary Security Header unsupported_legacy received frame_version 00</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment"> *                      22 Auxiliary Security Header unsupported_legacy security frame_version 11</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment"> *                      23 Auxiliary Security Header frame counter field received</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment"> *                      24 Auxiliary Security Header Key identifier field received</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="comment"> *                      25 Errored Destination  Wakeup frame found send to Umac, not indicated towards lmac controller</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="comment"> *                      26 MacAlwaysPassWakeUpFrames = 1, Wakeup frame found send to Umac, not indicated towards lmac controller</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="comment"> *                      27 Wakeup frame found send to lmac controller and Umac</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="comment"> *                      28 Wakeup frame found send to lmac controller, dropped towards Umac</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="comment"> *                      29 Command frame with data_request command received</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="comment"> *                      30 Coordinator realignment frame received</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="comment"> *                         31 Not Used</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="comment"> *              diagnose bus bit 2-0 = frame_type</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="comment"> *      0x19    diagnose_bus bit 7-4 =</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment"> *                      Framestates mac frame parser</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="comment"> *                         0 idle_state</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment"> *                      1 fr_ctrl_state</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="comment"> *                      2 fr_ctrl_long_state</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="comment"> *                      3 seq_nr_state</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="comment"> *                      4 dest_pan_id_state</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment"> *                      5 dest_addr_state</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment"> *                      6 src_pan_id_state</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment"> *                      7 src_addr_state</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment"> *                      8 aux_sec_hdr_state</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment"> *                      9 hdr_ie_state</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment"> *                      10 pyld_ie_state</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment"> *                      11 ignore_state</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="comment"> *                      12-16  Not used</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="comment"> *              diagnose bus bit 3   = rx_mac_sof_e</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="comment"> *              diagnose bus bit 2-0 = frame_type</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment"> *      0x1a-0x1f   Not Used</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment"> *              diagnose bus bit 7 - 0 = all &#39;0&#39;</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment"> * dbg_control in range 0x20 - 0x2f Debug tx pipeline</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment"> *      0x20    Top and bottom interfaces tx datapath</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_mac_ld_strb</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment"> *              diagnose bus bit 6   = tx_mac_drdy</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment"> *              diagnose bus bit 5   = tx_valid</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment"> *              diagnose bus bit 4-1 = tx_data</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment"> *              diagnose bus bit 0   = symbol_ena</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment"> *      0x21    Control signals for tx datapath</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = TxTransparentMode</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="comment"> *              diagnose bus bit 6   = ctrl_lmac_to_tx.CRC16_ena</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="comment"> *              diagnose bus bit 5   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment"> *              diagnose bus bit 4   = ctrl_lmac_to_tx.gen_ack</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment"> *              diagnose bus bit 3   = ctrl_lmac_to_tx.gen_wu</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment"> *              diagnose bus bit 2-1 = ctrl_lmac_to_tx.tx_frame_nmbr</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment"> *              diagnose bus bit 0   = tx_valid</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="comment"> *      0x22    Control signals for wakeup frames</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="comment"> *              diagnose bus bit 6   = ctrl_lmac_to_tx.gen_wu</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment"> *              diagnose bus bit 5-1 = ctrl_lmac_to_tx.gen_wu_RZ(4 DOWNTO 0)</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment"> *              diagnose bus bit 0   = ctrl_tx_to_lmac.tx_rz_zero</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment"> *      0x23    Data signals for wakeup frame</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="comment"> *              diagnose bus bit 6   = ctrl_lmac_to_tx.gen_wu</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment"> *              diagnose bus bit 5   = tx_valid</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="comment"> *              diagnose bus bit 4-1 = tx_data</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment"> *              diagnose bus bit 0   = ctrl_tx_to_lmac.tx_rz_zero</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment"> *      0x24    Data and control ack frame</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="comment"> *              diagnose bus bit 6   = ctrl_lmac_to_tx.gen_ack</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment"> *              diagnose bus bit 5   = tx_valid</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment"> *              diagnose bus bit 4-1 = tx_data</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment"> *              diagnose bus bit 0   = symbol_ena</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment"> *      0x25-0x2f   Not Used</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment"> *              diagnose bus bit 7 - 0 = all &#39;0&#39;</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="comment"> * dbg_control in range 0x30 - 0x3f Debug lmac_controller</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment"> *      0x30    Phy signals</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_en</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment"> *              diagnose bus bit 6   = tx_en</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment"> *              diagnose bus bit 5   = rx_en</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment"> *              diagnose bus bit 4-1 = phyattr(3 downto 0)</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="comment"> *              diagnose bus bit 0   = ed_request</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment"> *      0x31    Phy enable and detailed statemachine info</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_en</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment"> *              diagnose bus bit 6-0 = prt statements detailed statemachine info</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment"> *                      0 Reset</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment"> *                      1 MAIN_STATE_IDLE TX_ACKnowledgement frame skip CSMA_CA</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment"> *                      2 MAIN_STATE_IDLE : Wake-Up frame resides in buffer no</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment"> *                      3 MAIN_STATE_IDLE : TX frame in TSCH mode</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment"> *                      4 MAIN_STATE_IDLE : TX frame</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment"> *                      5 MAIN_STATE_IDLE : goto SINGLE_CCA</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment"> *                      6 MAIN_STATE_IDLE : goto Energy Detection</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment"> *                      7 MAIN_STATE_IDLE : goto RX</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment"> *                      8 MAIN_STATE_IDLE de-assert phy_en wait for</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment"> *                      9 MAIN_STATE_IDLE Start phy_en and assert phy_en wait for :</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment"> *                      10 MAIN_STATE_CSMA_CA_WAIT_FOR_METADATA  framenr :</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment"> *                      11 MAIN_STATE_CSMA_CA framenr :</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment"> *                      12 MAIN_STATE_CSMA_CA start CSMA_CA</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment"> *                      14 MAIN_STATE_CSMA_CA skip CSMA_CA</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment"> *                      15 MAIN_STATE_WAIT_FOR_CSMA_CA csma_ca Failed for CSL mode</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment"> *                      16 MAIN_STATE_WAIT_FOR_CSMA_CA csma_ca Failed</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="comment"> *                      17 MAIN_STATE_WAIT_FOR_CSMA_CA csma_ca Success</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment"> *                      18 MAIN_STATE_SINGLE_CCA cca failed</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment"> *                      19 MAIN_STATE_SINGLE_CCA cca ok</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment"> *                      20 MAIN_STATE_WAIT_ACK_DELAY wait time elapsed</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment"> *                      21 MAIN_STATE_WAIT ACK_DELAY : Send Ack in TSCH mode</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="comment"> *                      22 MAIN_STATE_WAIT ACK_DELAY : Ack not scheduled in time in TSCH mode</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="comment"> *                      23 MAIN_STATE_TSCH_TX_FRAME macTSRxTx time elapsed</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment"> *                      24 MAIN_STATE_TX_FRAME it is CSL mode, start the WU seq for macWUPeriod</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment"> *                      25 MAIN_STATE_TX_FRAME1</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment"> *                      26 MAIN_STATE_TX_FRAME_W1 exit, waited for :</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment"> *                      27 MAIN_STATE_TX_FRAME_W2 exit, waited for :</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment"> *                      28 MAIN_STATE_TX_WAIT_LAST_SYMBOL exit</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="comment"> *                      29 MAIN_STATE_TX_RAMPDOWN_W exit, waited for :</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="comment"> *                      30 MAIN_STATE_TX_PHYTRXWAIT exit, waited for :</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="comment"> *                      31 MAIN_STATE_GEN_IFS , Ack with frame pending received</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment"> *                      32 MAIN_STATE_GEN_IFS , Ack requested but DisRXackReceivedca is set</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="comment"> *                      33 MAIN_STATE_GEN_IFS , instead of generating an IFS, switch the rx-on for an ACK</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="comment"> *                      34 MAIN_STATE_GEN_IFS , generating an SIFS (Short Inter Frame Space)</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment"> *                      35 MAIN_STATE_GEN_IFS , generating an LIFS (Long Inter Frame Space)</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment"> *                      36 MAIN_STATE_GEN_IFS_FINISH in CSL mode, &#39;cslperiod_timer_ready&#39; is ready sent the data frame</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment"> *                      37 MAIN_STATE_GEN_IFS_FINISH in CSL mode, &#39;Rendezvous zero time not yet transmitted sent another WU frame</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment"> *                      38 MAIN_STATE_GEN_IFS_FINISH exit, corrected for :</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="comment"> *                      39 MAIN_STATE_GEN_IFS_FINISH in CSL mode, rx_resume_after_tx is set</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment"> *                      40 MAIN_STATE_SENT_STATUS CSLMode wu_sequence_done_flag :</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="comment"> *                      41 MAIN_STATE_ADD_DELAY exit, goto RX for frame pending time</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment"> *                      42 MAIN_STATE_ADD_DELAY exit, goto IDLE</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment"> *                      43 MAIN_STATE_RX switch the RX from off to on</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="comment"> *                      44 MAIN_STATE_RX_WAIT_PHYRXSTART waited for</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment"> *                      45 MAIN_STATE_RX_WAIT_PHYRXLATENCY start the MacAckDuration timer</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="comment"> *                      46 MAIN_STATE_RX_WAIT_PHYRXLATENCY start the ack wait timer</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment"> *                      47 MAIN_STATE_RX_WAIT_PHYRXLATENCY NORMAL mode : start rx_duration</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment"> *                      48 MAIN_STATE_RX_WAIT_PHYRXLATENCY TSCH mode : start macTSRxWait (macTSRxWait) timer</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="comment"> *                      49 MAIN_STATE_RX_WAIT_PHYRXLATENCY CSL mode : start the csl_rx_duration (macCSLsamplePeriod) timer</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="comment"> *                      50 MAIN_STATE_RX_WAIT_PHYRXLATENCY CSL mode : start the csl_rx_duration (macCSLdataPeriod) timer</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="comment"> *                      51 MAIN_STATE_RX_CHK_EXPIRED 1 ackwait_timer_ready or ack_received_ind</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="comment"> *                      52 MAIN_STATE_RX_CHK_EXPIRED 2 normal_mode. ACK with FP bit set, start frame pending timer</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="comment"> *                      54 MAIN_STATE_RX_CHK_EXPIRED 4 RxAlwaysOn is set to 0</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment"> *                      55 MAIN_STATE_RX_CHK_EXPIRED 5 TSCH mode valid frame rxed</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment"> *                      56 MAIN_STATE_RX_CHK_EXPIRED 6 TSCH mode macTSRxwait expired</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="comment"> *                      57 MAIN_STATE_RX_CHK_EXPIRED 7 macCSLsamplePeriod timer ready</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="comment"> *                      58 MAIN_STATE_RX_CHK_EXPIRED 8 csl_mode. Data frame recieved with FP bit set, increment RX duration time</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment"> *                      59 MAIN_STATE_RX_CHK_EXPIRED 9 CSL mode : Received wu frame in data listening period restart macCSLdataPeriod timer</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="comment"> *                      60 MAIN_STATE_RX_CHK_EXPIRED 10 csl_rx_duration_ready or csl data frame received:</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment"> *                      61 MAIN_STATE_RX_CHK_EXPIRED 11 normal_mode. FP bit is set, start frame pending timer</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="comment"> *                      62 MAIN_STATE_RX_CHK_EXPIRED 12 normal mode rx_duration_timer_ready and frame_pending_timer_ready</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment"> *                      63 MAIN_STATE_RX_CHK_EXPIRED 13 acknowledge frame requested</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment"> *                      64 MAIN_STATE_RX_CHK_EXPIRED 14 Interrupt to sent a frame. found_tx_packet</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment"> *                      65 MAIN_STATE_CSL_RX_IDLE_END RZ time is far away, switch receiver Off and wait for csl_rx_rz_time before switching on</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="comment"> *                      66 MAIN_STATE_CSL_RX_IDLE_END RZ time is not so far away, keep receiver On and wait for</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment"> *                      67 MAIN_STATE_RX_START_PHYRXSTOP ack with fp received keep rx on</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="comment"> *                      68 MAIN_STATE_RX_START_PHYRXSTOP switch the RX from on to off</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment"> *                      69 MAIN_STATE_RX_WAIT_PHYRXSTOP acknowledge done : switch back to finish TX</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="comment"> *                      70 MAIN_STATE_RX_WAIT_PHYRXSTOP switch the RX off</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="comment"> *                      71 MAIN_STATE_ED switch the RX from off to on</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="comment"> *                      72 MAIN_STATE_ED_WAIT_PHYRXSTART waited for phyRxStartup</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment"> *                      73 MAIN_STATE_ED_WAIT_EDSCANDURATION waited for EdScanDuration</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment"> *                      74 MAIN_STATE_ED_WAIT_PHYRXSTOP end of Energy Detection, got IDLE</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="comment"> *                         75 - 127 Not used</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment"> *      0x32    RX enable and detailed statemachine info</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_en</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="comment"> *              diagnose bus bit 6-0 = detailed statemachine info see dbg_control = 0x31</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="comment"> *      0x33    TX enable and detailed statemachine info</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_en</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment"> *              diagnose bus bit 6-0 = detailed statemachine info see dbg_control = 0x31</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment"> *      0x34    Phy enable, TX enable and Rx enable and state machine states</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_en</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = tx_en</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = rx_en</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="comment"> *              diagnose bus bit 4-0 = State machine states</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment"> *                       1  MAIN_STATE_IDLE</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment"> *                       2  MAIN_STATE_CSMA_CA_WAIT_FOR_METADATA</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment"> *                       3  MAIN_STATE_CSMA_CA</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="comment"> *                       4  MAIN_STATE_WAIT_FOR_CSMA_CA_0</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="comment"> *                       5  MAIN_STATE_WAIT_FOR_CSMA_CA</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment"> *                       6  MAIN_STATE_SINGLE_CCA</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment"> *                       7  MAIN_STATE_WAIT_ACK_DELAY</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment"> *                       8  MAIN_STATE_TSCH_TX_FRAME</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="comment"> *                       9  MAIN_STATE_TX_FRAME</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment"> *                       10 MAIN_STATE_TX_FRAME1</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="comment"> *                       11 MAIN_STATE_TX_FRAME_W1</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="comment"> *                       12 MAIN_STATE_TX_FRAME_W2</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="comment"> *                       13 MAIN_STATE_TX_WAIT_LAST_SYMBOL</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="comment"> *                       14 MAIN_STATE_TX_RAMPDOWN</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="comment"> *                       15 MAIN_STATE_TX_RAMPDOWN_W</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment"> *                       16 MAIN_STATE_TX_PHYTRXWAIT</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment"> *                       17 MAIN_STATE_GEN_IFS</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment"> *                       18 MAIN_STATE_GEN_IFS_FINISH</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment"> *                       19 MAIN_STATE_SENT_STATUS</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment"> *                       20 MAIN_STATE_ADD_DELAY</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment"> *                       21 MAIN_STATE_TSCH_RX_ACKDELAY</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment"> *                       22 MAIN_STATE_RX</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment"> *                       23 MAIN_STATE_RX_WAIT_PHYRXSTART</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment"> *                       24 MAIN_STATE_RX_WAIT_PHYRXLATENCY</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment"> *                       25 MAIN_STATE_RX_CHK_EXPIRED</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment"> *                       26 MAIN_STATE_CSL_RX_IDLE_END</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="comment"> *                       27 MAIN_STATE_RX_START_PHYRXSTOP</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="comment"> *                       28 MAIN_STATE_RX_WAIT_PHYRXSTOP</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="comment"> *                       29 MAIN_STATE_ED</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="comment"> *                       30 MAIN_STATE_ED_WAIT_PHYRXSTART</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="comment"> *                       31 MAIN_STATE_ED_WAIT_EDSCANDURATION</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="comment"> *      0x35    lmac controller to tx interface with wakeup</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_en</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = rx_en</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ctrl_lmac_to_tx.gen_wu</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ctrl_lmac_to_tx.gen_ack</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment"> *              diagnose_bus bit 3-2 = ctrl_lmac_to_tx.tx_frame_nmbr</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = ctrl_tx_to_lmac.tx_last_symbol</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment"> *      0x36    lmac controller to tx interface with frame pending</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_en</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = rx_en</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ctrl_lmac_to_tx.gen.fp_bit</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ctrl_lmac_to_tx.gen_ack</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="comment"> *              diagnose_bus bit 3-2 = ctrl_lmac_to_tx.tx_frame_nmbr</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = ctrl_tx_to_lmac.tx_last_symbol</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="comment"> *      0x37    rx pipepline to lmac controller interface</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_en</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = rx_en</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ctrl_rx_to_lmac.rx_sof_e</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ctrl_rx_to_lmac.rx_eof_e</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = ctrl_rx_to_lmac.packet_valid</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment"> *              diagnose_bus bit 2   = ack_received_ind</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = ack_request_ind</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = ctrl_rx_to_lmac.data_request_frame</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="comment"> *      0x38    csl start</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_en</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = rx_en</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = csl_start</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment"> *              diagnose_bus bit 4-1 = swio_always_on_to_lmac_ctrl.tx_flag_stat</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = found_wu_packet;</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment"> *      0x39    Tsch TX ack timing</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="comment"> *              diagnose_bus bit 7-4 = swio_always_on_to_lmac_ctrl.tx_flag_stat</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = tx_en</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="comment"> *              diagnose_bus bit 2   = rx_en</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = ctrl_rx_to_lmac.packet_valid</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = one_us_timer_ready</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="comment"> *      0x3a-0x3f   Not used</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="comment"> *              diagnose bus bit 7 - 0 = all &#39;0&#39;</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="comment"> * dbg_control in range 0x40 - 0x4f Debug security</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="comment"> *      0x40    Security control</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = swio_to_security.secStart</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = swio_to_security.secTxRxn</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = swio_to_security.secAbort</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = swio_to_security.secEncDecn</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = swio_from_security.secBusy</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment"> *              diagnose_bus bit 2   = swio_from_security.secAuthFail</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = swio_from_security.secReady_e</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = &#39;0&#39;</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="comment"> *      0x41    Security ctlid access rx and tx</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_sec_ci.ld_strb</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = tx_sec_ci.ctlid_rw</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = tx_sec_ci.selectp</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = tx_sec_co.d_rdy</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = rx_sec_ci.ld_strb</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="comment"> *              diagnose_bus bit 2   = rx_sec_ci.ctlid_rw</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = rx_sec_ci.selectp</span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = rx_sec_co.d_rdy</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="comment"> *      0x42    Security ctlid access tx with sec_wr_data_valid</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_sec_ci.ld_strb</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = tx_sec_ci.ctlid_rw</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = tx_sec_ci.selectp</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = tx_sec_co.d_rdy</span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="comment"> *              diagnose_bus bit 3-0 = sec_wr_data_valid</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="comment"> *      0x43    Security ctlid access rx with sec_wr_data_valid</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_sec_ci.ld_strb</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = rx_sec_ci.ctlid_rw</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = rx_sec_ci.selectp</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = rx_sec_co.d_rdy</span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment"> *              diagnose_bus bit 3-0 = sec_wr_data_valid</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="comment"> *      0x44-0x4f   Not used</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment"> *              diagnose bus bit 7 - 0 = all &#39;0&#39;</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="comment"> * dbg_control in range 0x50 - 0x5f AHB bus</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment"> *      0x50    ahb bus without hsize</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = hsel</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="comment"> *              diagnose_bus bit 6-5 = htrans</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = hwrite</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = hready_in</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment"> *              diagnose_bus bit 2   = hready_out</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="comment"> *              diagnose_bus bit 1-0 = hresp</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="comment"> *      0x51    ahb bus without hwready_in and hresp(1)</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = hsel</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="comment"> *              diagnose_bus bit 6-5 = htrans</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = hwrite</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="comment"> *              diagnose_bus bit 3-2 = hhsize(1 downto 0)</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = hready_out</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = hresp(0)</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment"> *      0x52    Amba tx signals</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ai_tx.penable</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = ai_tx.psel</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ai_tx.pwrite</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ao_tx.pready</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = ao_tx.pslverr</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="comment"> *              diagnose_bus bit 2-1 = psize_tx</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = hready_out</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="comment"> *      0x53    Amba rx signals</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ai_rx.penable</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = ai_rx.psel</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ai_rx.pwrite</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ao_rx.pready</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = ao_rx.pslverr</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="comment"> *              diagnose_bus bit 2-1 = psize_rx</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = hready_out</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment"> *      0x54    Amba register map signals</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ai_reg.penable</span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = ai_reg.psel</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ai_reg.pwrite</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ao_reg.pready</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = ao_reg.pslverr</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment"> *              diagnose_bus bit 2-1 = &quot;00&quot;</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = hready_out</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="comment"> *      0x55-0x5f   Not used</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="comment"> *              diagnose bus bit 7 - 0 = all &#39;0&#39;</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="regmap_8h.html#a603d8e5d29c3ab28acfd776c9a26135d"> 3823</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DBG_CONTROL   IND_R_FTDF_ON_OFF_REGMAP_DEBUGCONTROL</span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7105e8e67a6fd2954706c3cc8ab0de00"> 3824</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DBG_CONTROL   0xff</span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2eb8086062cb63bd563aab197ae5ae58"> 3825</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DBG_CONTROL   0</span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab3921ee7dbd49d79dc8348811b022a0e"> 3826</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DBG_CONTROL  8</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;</div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_txbyte_e</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x3</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="comment"> * Access mode: E-RCW (event read/clear on write 1)</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="regmap_8h.html#af416e6ca3311e3f4238471b82a6e2908"> 3835</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_E  0x40090394</span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac83917ff2b4e4ecd1c855e04a804bf1f"> 3836</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TXBYTE_E 0x4</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="regmap_8h.html#a88a94031d3477c7a8a6eea0279c091c9"> 3837</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TXBYTE_E  0x3</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_txbyte_e</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="comment"> * Indicates the first byte of a frame is transmitted</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="regmap_8h.html#acc1b5828071e72a94c74a88b6ca4fb5f"> 3845</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBYTE_E          IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_E</span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="regmap_8h.html#af6fb641981aa96e9945eb6e76d46773c"> 3846</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBYTE_E          0x1</span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3a53cff9bd4db8d151249f9d264e6a5d"> 3847</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBYTE_E          0</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="regmap_8h.html#a22976ca89376b333ce3aa0126e52b24c"> 3848</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBYTE_E         1</span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_last_symbol_e</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="comment"> * Indicates the last symbol of a frame is transmitted</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa18ca1746bb1ca0608d86b49ae4598bc"> 3855</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_E  IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_E</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5e5a6e6803d8e417ccb897b5fa4c3b7a"> 3856</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_E  0x2</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="regmap_8h.html#aabc3fc118e4ad8918e795b8a37fc6b14"> 3857</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_E  1</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad0ef2bc312e8498e0e79c0ad1c1aa3ac"> 3858</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_E 1</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_txbyte_m</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x3</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="comment"> * Access mode: EM-RW (event mask)</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3ad250069dbdad8003efc9e6d71d0dbb"> 3867</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_M  0x40090398</span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac4038caf7c9d7706c02546cceceb6e30"> 3868</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TXBYTE_M 0x4</span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="regmap_8h.html#a26db44ce0a6088157bc5072600f95a47"> 3869</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TXBYTE_M  0x3</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_txbyte_m</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment"> * Mask bit for event &quot;txbyte_e&quot;.</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="regmap_8h.html#a351887960fd7400910b6bec01eda7a4d"> 3877</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBYTE_M          IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_M</span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="regmap_8h.html#a85c2cfbb9ae11c6438eeeef6d616394f"> 3878</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBYTE_M          0x1</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0a73c44347578363d4beb58104a8490c"> 3879</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBYTE_M          0</span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0306013511246ce4b6b5a09a60bed7da"> 3880</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBYTE_M         1</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_last_symbol_m</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="comment"> * Mask bit for event &quot;tx_last_symbol_e&quot;.</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2e94b71b0fa65bab8246bc4a640f0dc0"> 3887</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_M  IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_M</span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="regmap_8h.html#a953ac0748c030f5353a9bc254db5f284"> 3888</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_M  0x2</span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="regmap_8h.html#a37aa858fec1103822d63384f27e910fc"> 3889</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_M  1</span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab7603e0dc50a44da1c071cb19d820c03"> 3890</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_M 1</span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_flag_s</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab212d1cac592171f58fc595abac78812"> 3899</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_S    0x40090400</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad67f90386218c8a62a8dba26fc6cc64f"> 3900</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_FLAG_S   0x4</span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="regmap_8h.html#a80f8f97b475f82b2a0c80e48aaf8640e"> 3901</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_FLAG_S    0x1</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="regmap_8h.html#a71c29f6c2b8cb630360c9925746600b5"> 3902</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_S_NUM      0x4</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="regmap_8h.html#aeed4b15baad1968c4b46ac82cee052fe"> 3903</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_S_INTVL    0x20</span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="regmap_8h.html#aea14c524d53fde075ef2be17e32e297c"> 3904</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_STAT_NUM   0x4</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="regmap_8h.html#af3a8c8a293382dd9a298ebac71ebb7ae"> 3905</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_STAT_INTVL 0x20</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_flag_stat</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment"> * Packet is ready for transmission</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="regmap_8h.html#a01df05b955e18db8390a20802f9e3ca4"> 3913</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_FLAG_STAT  IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_S</span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="regmap_8h.html#a207490f29a1f2c365f68fccb6a681aad"> 3914</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_FLAG_STAT  0x1</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad573ee3888f1a84ed6224a5c83e73d8f"> 3915</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_FLAG_STAT  0</span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="regmap_8h.html#adcd0c33089d4c4c16235d8953c7ca997"> 3916</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_FLAG_STAT 1</span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_flag_clear_e</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="comment"> * Access mode: E-RCW (event read/clear on write 1)</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="regmap_8h.html#a316d8dd4ad30a0c0e597772d35700b22"> 3925</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E  0x40090404</span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="regmap_8h.html#acbbf766525193eb5f976957fab1aee83"> 3926</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E 0x4</span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="regmap_8h.html#a48848fc98198adc5d692867990761c3f"> 3927</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E  0x1</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E_NUM    0x4</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E_INTVL  0x20</span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="regmap_8h.html#a21be121c9807ffdfdf704878d50f3516"> 3930</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E_NUM    0x4</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="regmap_8h.html#a87fe4603e1269cb7fbcf2b5681d5b6ee"> 3931</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E_INTVL  0x20</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_flag_clear_e</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment"> * When the LMAC clears the tx_flag_stat status event bit tx_flag_clear_e is set.</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa7780e39cb5cc742bbe9e64da54778f3"> 3939</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E  IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae2da65c2c9a46f4c5e9570dfaa002080"> 3940</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E  0x1</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5b4b2bab55a00de3658b0bbc4f13cf08"> 3941</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E  0</span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="regmap_8h.html#afc389f6d52a13bd3eb9769fca14c38eb"> 3942</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E 1</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_flag_clear_m</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="comment"> * Access mode: EM-RW (event mask)</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="regmap_8h.html#a614278aafa03719cda2ca9b401ff6de2"> 3951</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M  0x40090408</span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="regmap_8h.html#af955ad976a882519e8e3b007860f4989"> 3952</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M 0x4</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac9aad2fbc00ef2bcc55b9fbfb42dc9fc"> 3953</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M  0x1</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M_NUM    0x4</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M_INTVL  0x20</span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="regmap_8h.html#aa5b98a5797e9037f3fc8b910428decac"> 3956</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M_NUM    0x4</span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2ddeaf4dc04960c9335b7e2b3114df19"> 3957</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M_INTVL  0x20</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_flag_clear_m</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="comment"> * Mask bit for event &quot;tx_flag_clear_e&quot;.</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="regmap_8h.html#ab12a35bde50bc42363bbbd6b4e7770d3"> 3965</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M  IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M</span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="regmap_8h.html#a0052728bfd4d04f7446b94e530476ec4"> 3966</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M  0x1</span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="regmap_8h.html#ae016211f045599c7936f0996b126d110"> 3967</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M  0</span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="regmap_8h.html#a358fcbb56e47db372077d29209ef2b11"> 3968</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M 1</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_priority</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1f</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="regmap_8h.html#af3d61fed56bb57af9625ebeaf429e5db"> 3977</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_PRIORITY  0x40090410</span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad89cda3f7f8ee2546d952a469c1459cf"> 3978</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_PRIORITY 0x4</span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="regmap_8h.html#adb5ab371957dfcd54227dab29e98d29c"> 3979</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_PRIORITY  0x1f</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_PRIORITY_NUM    0x4</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_PRIORITY_INTVL  0x20</span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="regmap_8h.html#a374744a69c64956b752acb73285bcc0f"> 3982</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_PRIORITY_NUM    0x4</span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3e309ca977828856db387e3b7673aefc"> 3983</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_PRIORITY_INTVL  0x20</span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="regmap_8h.html#abb963846f95e8db710178dfff3a3347b"> 3984</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_ISWAKEUP_NUM       0x4</span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5409ae4ebdaa195571cd83841fc21177"> 3985</a></span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_ISWAKEUP_INTVL     0x20</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_tx_priority</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="comment"> * Priority of packet</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="regmap_8h.html#a86595cec060237116bc9fa985f096f90"> 3993</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_PRIORITY  IND_R_FTDF_ON_OFF_REGMAP_TX_PRIORITY</span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="regmap_8h.html#a48230d8f8d322454c91afd2d60ea1924"> 3994</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_PRIORITY  0xf</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="regmap_8h.html#aea2c7bd6ac82e8bec8cab2306f9677ef"> 3995</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_PRIORITY  0</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8b32d7559f0124c1309b278de64c835b"> 3996</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_PRIORITY 4</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_IsWakeUp</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="comment"> * A basic wake-up frame can be generated by the UMAC in the Tx buffer.</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="comment"> * The meta data control bit IsWakeUp must be set to indicate that this is a Wake-up frame.</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5b313c760c428e7e925d02f05d2a809d"> 4004</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_ISWAKEUP     IND_R_FTDF_ON_OFF_REGMAP_TX_PRIORITY</span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac13033403fd82dd46e075a43c1eed1da"> 4005</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_ISWAKEUP     0x10</span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9f5c8e9f941809d31e33f6c1be5556cc"> 4006</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_ISWAKEUP     4</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="regmap_8h.html#a63b38dee4d8829757f4618975fbf5839"> 4007</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_ISWAKEUP    1</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_set_os</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xf</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2b5b16263bd6eafd5841a9e522742929"> 4016</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_SET_OS  0x40090480</span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac64148ad31bceddafe16bc5bae1cf653"> 4017</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_SET_OS 0x4</span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="regmap_8h.html#acf8572ed6aef3c3b583178c24d0c18cf"> 4018</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_SET_OS  0xf</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_tx_flag_set</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="comment"> * To set tx_flag_stat</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="regmap_8h.html#aaf4c6b3d70500c083bb1518f1a09638a"> 4026</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_FLAG_SET  IND_R_FTDF_ON_OFF_REGMAP_TX_SET_OS</span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="regmap_8h.html#afd83b41cab0f1dede2b985b4ae1f8528"> 4027</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_FLAG_SET  0xf</span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="regmap_8h.html#abcccde3e1b698a7f5cb67e1d86be827e"> 4028</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_FLAG_SET  0</span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="regmap_8h.html#a229b35f62c28b3a23e18a47ea892967f"> 4029</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_FLAG_SET 4</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_clear_os</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xf</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9d751eefda89023b0247182a174c627f"> 4038</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_CLEAR_OS  0x40090484</span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="regmap_8h.html#a2492cc305d48a09bbf53c5df4375b458"> 4039</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_CLEAR_OS 0x4</span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="regmap_8h.html#a5130fb5dff70af6b185ae93506b44a08"> 4040</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_CLEAR_OS  0xf</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_tx_flag_clear</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment"> * To clear tx_flag_stat</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac6dc6a3e5c2b9acc4b7d6babab994ad8"> 4048</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR  IND_R_FTDF_ON_OFF_REGMAP_TX_CLEAR_OS</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="regmap_8h.html#aca2e4cb80caa8af4b2b0266a6a79c7f3"> 4049</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR  0xf</span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="regmap_8h.html#a1bcf62548688fee993e1d4dc7fc46cf7"> 4050</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR  0</span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="regmap_8h.html#a831dc7cc90f4b4b5ebccce9100f72100"> 4051</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR 4</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment"> * REGISTER: ftdf_always_on_regmap_WakeUpIntThr</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad3af833dbce4f0a4ddefbb1b593b67ce"> 4060</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR  0x40091000</span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="regmap_8h.html#a7e9a88723e80aad8e1fffe672222952c"> 4061</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR 0x4</span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8dc4e6c8b4405c9186011f8d539a9d82"> 4062</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR  0xffffffff</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="comment"> * Field: ftdf_always_on_regmap_WakeUpIntThr</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="comment"> * Threshold for wake-up interrupt.</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="regmap_8h.html#a49a1a8b273ac6918c5688a62db9251dc"> 4070</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR  IND_R_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR</span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad5f4423035573acec3b79678f6f4d8f8"> 4071</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR  0xffffffff</span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6cf09fbeb98a3b0b84f87cb252adf48d"> 4072</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR  0</span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad632876de3b36767c46f00ff07585958"> 4073</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR 32</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment"> * REGISTER: ftdf_always_on_regmap_wakeup_control</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x3</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="regmap_8h.html#a01ddad33860e2e13c5f1a1ce8b404f13"> 4082</a></span>&#160;<span class="preprocessor">#define IND_R_FTDF_ALWAYS_ON_REGMAP_WAKEUP_CONTROL  0x40091004</span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3cb68d2fd35e651ff390df827abeb815"> 4083</a></span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ALWAYS_ON_REGMAP_WAKEUP_CONTROL 0x4</span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="regmap_8h.html#ad58e677ff65a949fca32fe591c17dafd"> 4084</a></span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ALWAYS_ON_REGMAP_WAKEUP_CONTROL  0x3</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="comment"> * Bit: ftdf_always_on_regmap_WakeUpEnable</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment"> * If set, the WakeUpIntThr is enabled to generate an interrupt.</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="regmap_8h.html#aafbad4851d07336f6babbfe60745466a"> 4092</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPENABLE       IND_R_FTDF_ALWAYS_ON_REGMAP_WAKEUP_CONTROL</span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="regmap_8h.html#a6b66ffcdee6d5329b9213d1fa9ce5ced"> 4093</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPENABLE       0x2</span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="regmap_8h.html#a8ff6b49f84c8305fb7813ca27bc87c2c"> 4094</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPENABLE       1</span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="regmap_8h.html#a50796b23697b61dae19c1413ec67ceab"> 4095</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPENABLE      1</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="comment"> * Bit: ftdf_always_on_regmap_WakeupTimerEnable</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="comment"> * A &#39;1&#39; Enables the wakeup timer.</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="comment"> * Note that in on_off_regmap, the register WakeupTimerEnableStatus shows the status of this register after being clocked by LP_CLK.</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="comment"> * Checking this register can be used as indication for software that this bit is effective in the desing.</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="regmap_8h.html#a3ddb2eaa7259a2f0cb8a1d870c118a5b"> 4104</a></span>&#160;<span class="preprocessor">#define IND_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPTIMERENABLE  IND_R_FTDF_ALWAYS_ON_REGMAP_WAKEUP_CONTROL</span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="regmap_8h.html#a9812a7750d808576ddbdf7ac4adbdb83"> 4105</a></span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPTIMERENABLE  0x1</span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="regmap_8h.html#ac28d2cc163083754f47a06d19b5cccc6"> 4106</a></span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPTIMERENABLE  0</span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="regmap_8h.html#a47c9f90cdb855a5a00aba4813ae9c9ad"> 4107</a></span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPTIMERENABLE 1</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#else // dg_configBLACK_ORCA_IC_REV != BLACK_ORCA_IC_REV_A</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_tx_fifo</span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_TX_FIFO 0x40080000</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_TX_FIFO 0x4</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_TX_FIFO 0xffffffff</span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_NUM_1D 0x4</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_INTVL_1D 0x80</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_NUM_2D 0x20</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_INTVL_2D 0x4</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_NUM_1D 0x4</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_INTVL_1D 0x80</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_NUM_2D 0x20</span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_FIFO_INTVL_2D 0x4</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;</div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_tx_fifo</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="comment"> * Transmit fifo buffer, contains 32 addresses per entry (32b x 32a = 128B). There are 4 entries supported.</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="comment"> * Note that, despite the name, this fifo is NOT retained when the LMAC is put into deep-sleep!</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_TX_FIFO IND_R_FTDF_RETENTION_RAM_TX_FIFO</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_TX_FIFO 0xffffffff</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_TX_FIFO 0</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_TX_FIFO 32</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_tx_meta_data_0</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0 0x40080200</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_TX_META_DATA_0 0x4</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_TX_META_DATA_0 0x57ffffff</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_META_DATA_0_NUM 0x4</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_META_DATA_0_INTVL 0x10</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_FRAME_LENGTH_NUM 0x4</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_FRAME_LENGTH_INTVL 0x10</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_PHYATTR_NUM 0x4</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_PHYATTR_INTVL 0x10</span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_FRAMETYPE_NUM 0x4</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_FRAMETYPE_INTVL 0x10</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACA_ENA_NUM 0x4</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACA_ENA_INTVL 0x10</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ACKREQUEST_NUM 0x4</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ACKREQUEST_INTVL 0x10</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CRC16_ENA_NUM 0x4</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CRC16_ENA_INTVL 0x10</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_frame_length</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="comment"> * Tx meta data per entry: Frame length (in bytes)</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_FRAME_LENGTH IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_FRAME_LENGTH 0x7f</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_FRAME_LENGTH 0</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_FRAME_LENGTH 7</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_phyAttr</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="comment"> * Tx meta data per entry: during the Tx-on phase, the control register phyRxAttr[16] sources the PHYATTR output signal to the DPHY.</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_PHYATTR IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_PHYATTR 0x7fff80</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_PHYATTR 7</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_PHYATTR 16</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_frametype</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="comment"> * Tx meta data per entry: the frame type of the data to be transmitted (Data/Cmd/Ack/wakeup frame/etc.).</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_FRAMETYPE IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_FRAMETYPE 0x3800000</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_FRAMETYPE 23</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_FRAMETYPE 3</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_CsmaCa_ena</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="comment"> * Tx meta data per entry: &#39;1&#39; indicates that a CSMA-CA is required for the transmission of this packet.</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_CSMACA_ENA IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_CSMACA_ENA 0x4000000</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_CSMACA_ENA 26</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_CSMACA_ENA 1</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_AckRequest</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment"> * Tx meta data per entry: &#39;1&#39; indicates that an acknowledge is expected from the recipient of this packet.</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_ACKREQUEST IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_ACKREQUEST 0x10000000</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_ACKREQUEST 28</span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_ACKREQUEST 1</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_CRC16_ena</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="comment"> * Tx meta data per entry: Indicates whether CRC16 insertion must be enabled or not.</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="comment"> *  0 : No hardware inserted CRC16</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="comment"> *  1 : Hardware inserts CRC16</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_CRC16_ENA IND_R_FTDF_RETENTION_RAM_TX_META_DATA_0</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_CRC16_ENA 0x40000000</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_CRC16_ENA 30</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_CRC16_ENA 1</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_tx_meta_data_1</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_TX_META_DATA_1 0x40080204</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_TX_META_DATA_1 0x4</span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_TX_META_DATA_1 0xff</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_META_DATA_1_NUM 0x4</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_META_DATA_1_INTVL 0x10</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_MACSN_NUM 0x4</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_MACSN_INTVL 0x10</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;</div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_macSN</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="comment"> * Tx meta data per entry: Sequence Number of this packet.</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_MACSN IND_R_FTDF_RETENTION_RAM_TX_META_DATA_1</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_MACSN 0xff</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_MACSN 0</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_MACSN 8</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;</div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_tx_return_status_0</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_0 0x40080240</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_0 0x4</span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_0 0xffffffff</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_RETURN_STATUS_0_NUM 0x4</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_RETURN_STATUS_0_INTVL 0x10</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TXTIMESTAMP_NUM 0x4</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TXTIMESTAMP_INTVL 0x10</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;</div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_TxTimestamp</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="comment"> * Tx return status per entry: Transmit Timestamp</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="comment"> * The Timestamp of the transmitted packet.</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_TXTIMESTAMP IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_0</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_TXTIMESTAMP 0xffffffff</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_TXTIMESTAMP 0</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_TXTIMESTAMP 32</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_tx_return_status_1</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1 0x40080244</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1 0x4</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1 0x1f</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_RETURN_STATUS_1_NUM 0x4</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_TX_RETURN_STATUS_1_INTVL 0x10</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ACKFAIL_NUM 0x4</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ACKFAIL_INTVL 0x10</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACAFAIL_NUM 0x4</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACAFAIL_INTVL 0x10</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACANRRETRIES_NUM 0x4</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CSMACANRRETRIES_INTVL 0x10</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;</div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_AckFail</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="comment"> * Tx return status per entry: Acknowledgement status</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="comment"> *  0 : SUCCESS</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="comment"> *  1 : FAIL</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_ACKFAIL IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_ACKFAIL 0x1</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_ACKFAIL 0</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_ACKFAIL 1</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_CsmaCaFail</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="comment"> * Tx return status per entry: CSMA-CA status</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="comment"> *  0 : SUCCESS</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="comment"> *  1 : FAIL</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_CSMACAFAIL IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_CSMACAFAIL 0x2</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_CSMACAFAIL 1</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_CSMACAFAIL 1</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_CsmaCaNrRetries</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="comment"> * Tx return status per entry: Number of CSMA-CA retries before this frame has been transmitted</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_CSMACANRRETRIES IND_R_FTDF_RETENTION_RAM_TX_RETURN_STATUS_1</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_CSMACANRRETRIES 0x1c</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_CSMACANRRETRIES 2</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_CSMACANRRETRIES 3</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;</div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_rx_meta_0</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_RX_META_0 0x40080280</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_RX_META_0 0x4</span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_RX_META_0 0xffffffff</span></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_META_0_NUM 0x8</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_META_0_INTVL 0x10</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_TIMESTAMP_NUM 0x8</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_TIMESTAMP_INTVL 0x10</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;</div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_rx_timestamp</span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="comment"> * Rx meta data per entry: Timestamp taken when frame was received</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_RX_TIMESTAMP IND_R_FTDF_RETENTION_RAM_RX_META_0</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_RX_TIMESTAMP 0xffffffff</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_RX_TIMESTAMP 0</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_RX_TIMESTAMP 32</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;</div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="comment"> * REGISTER: ftdf_retention_ram_rx_meta_1</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define IND_R_FTDF_RETENTION_RAM_RX_META_1 0x40080284</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RETENTION_RAM_RX_META_1 0x4</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RETENTION_RAM_RX_META_1 0xfffd</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_META_1_NUM 0x8</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RX_META_1_INTVL 0x10</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CRC16_ERROR_NUM 0x8</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_CRC16_ERROR_INTVL 0x10</span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR_NUM 0x8</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR_INTVL 0x10</span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR_NUM 0x8</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR_INTVL 0x10</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_DPANID_ERROR_NUM 0x8</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_DPANID_ERROR_INTVL 0x10</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_DADDR_ERROR_NUM 0x8</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_DADDR_ERROR_INTVL 0x10</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_SPANID_ERROR_NUM 0x8</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_SPANID_ERROR_INTVL 0x10</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ISPANID_COORD_ERROR_NUM 0x8</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_ISPANID_COORD_ERROR_INTVL 0x10</span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_QUALITY_INDICATOR_NUM 0x8</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define FTDF_RETENTION_RAM_QUALITY_INDICATOR_INTVL 0x10</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;</div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_crc16_error</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="comment"> * Rx meta data per entry: if set, a CRC error has occurred in this frame, applicable for transparent mode only</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_CRC16_ERROR IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_CRC16_ERROR 0x1</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_CRC16_ERROR 0</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_CRC16_ERROR 1</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_res_frm_type_error</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="comment"> * Rx meta data per entry: if set to &#39;1&#39; this frame is a not supported frame type, applicable when frame is not discarded</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR 0x4</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR 2</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_RES_FRM_TYPE_ERROR 1</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_res_frm_version_error</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="comment"> * Rx meta data per entry: if set to &#39;1&#39; this frame is a not supported frame version, applicable when frame is not discarded.</span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR 0x8</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR 3</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_RES_FRM_VERSION_ERROR 1</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_dpanid_error</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="comment"> * Rx meta data per entry: if set to &#39;1&#39;, a destination PAN ID error has occurred, applicable when frame is not discarded</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_DPANID_ERROR IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_DPANID_ERROR 0x10</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_DPANID_ERROR 4</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_DPANID_ERROR 1</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_daddr_error</span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="comment"> * Rx meta data per entry: if set to &#39;1&#39;, a destination Address error has occurred, applicable when frame is not discarded</span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_DADDR_ERROR IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_DADDR_ERROR 0x20</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_DADDR_ERROR 5</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_DADDR_ERROR 1</span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_spanid_error</span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="comment"> * Rx meta data per entry: if set to &#39;1&#39;, a PAN ID error has occurred, applicable when frame is not discarded</span></div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_SPANID_ERROR IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_SPANID_ERROR 0x40</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_SPANID_ERROR 6</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_SPANID_ERROR 1</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="comment"> * Bit: ftdf_retention_ram_ispanid_coord_error</span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="comment"> * Rx meta data per entry: if set to &#39;1&#39;, the received frame is not for PAN coordinator, applicable when frame is not discarded</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_ISPANID_COORD_ERROR IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_ISPANID_COORD_ERROR 0x80</span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_ISPANID_COORD_ERROR 7</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_ISPANID_COORD_ERROR 1</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="comment"> * Field: ftdf_retention_ram_quality_indicator</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="comment"> * Rx meta data per entry: the Link Quality Indication value during reception of this frame.</span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="comment"> * # $software_scratch@retention_ram</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="comment"> * # TX ram not used by hardware, can be used by software as scratch ram with retention.</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RETENTION_RAM_QUALITY_INDICATOR IND_R_FTDF_RETENTION_RAM_RX_META_1</span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RETENTION_RAM_QUALITY_INDICATOR 0xff00</span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RETENTION_RAM_QUALITY_INDICATOR 8</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RETENTION_RAM_QUALITY_INDICATOR 8</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="comment"> * REGISTER: ftdf_rx_ram_rx_fifo</span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor">#define IND_R_FTDF_RX_RAM_RX_FIFO 0x40088000</span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_RX_RAM_RX_FIFO 0x4</span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_RX_RAM_RX_FIFO 0xffffffff</span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_NUM_1D 0x8</span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_INTVL_1D 0x80</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_NUM_2D 0x20</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_INTVL_2D 0x4</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_NUM_1D 0x8</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_INTVL_1D 0x80</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_NUM_2D 0x20</span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor">#define FTDF_RX_RAM_RX_FIFO_INTVL_2D 0x4</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;</div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="comment"> * Field: ftdf_rx_ram_rx_fifo</span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="comment"> * Receive fifo ram, contains 32 addresses per entry (32b x 32a = 128B). There are 8 entries supported.</span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define IND_F_FTDF_RX_RAM_RX_FIFO IND_R_FTDF_RX_RAM_RX_FIFO</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_RX_RAM_RX_FIFO 0xffffffff</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_RX_RAM_RX_FIFO 0</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_RX_RAM_RX_FIFO 32</span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;</div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_Rel_Name</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_REL_NAME 0x40090000</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_REL_NAME 0x4</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_REL_NAME 0xffffffff</span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_REL_NAME_NUM 0x4</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_REL_NAME_INTVL 0x4</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_REL_NAME_NUM 0x4</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_REL_NAME_INTVL 0x4</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;</div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_Rel_Name</span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="comment"> * A 4 words wide register, showing in ASCII the name of the release, eg. &quot;ftdf_107&quot;.</span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_REL_NAME IND_R_FTDF_ON_OFF_REGMAP_REL_NAME</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_REL_NAME 0xffffffff</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_REL_NAME 0</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_REL_NAME 32</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_BuildTime</span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_BUILDTIME 0x40090010</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_BUILDTIME 0x4</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_BUILDTIME 0xffffffff</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_BUILDTIME_NUM 0x4</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_BUILDTIME_INTVL 0x4</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_BUILDTIME_NUM 0x4</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_BUILDTIME_INTVL 0x4</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;</div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_BuildTime</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment"> * A 4 words wide register, showing in ASCII the build date (dd mmm yy) and time (hh:mm) of device, eg. &quot;01 Dec 14 14:10 &quot;.</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_BUILDTIME IND_R_FTDF_ON_OFF_REGMAP_BUILDTIME</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_BUILDTIME 0xffffffff</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_BUILDTIME 0</span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_BUILDTIME 32</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;</div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_glob_control_0</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="comment"> * Initialization value: 0xff00  Initialization mask: 0x6ff0e</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0 0x40090020</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0 0x4</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0 0x6ff0e</span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;</div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_IsPANCoordinator</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="comment"> * Enable/disable receiver check on address fields (0=enabled, 1=disabled)</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_ISPANCOORDINATOR IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_ISPANCOORDINATOR 0x2</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_ISPANCOORDINATOR 1</span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_ISPANCOORDINATOR 1</span></div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_dma_req</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="comment"> * Source of the RX_DMA_REQ output pin of this block.</span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_DMA_REQ IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_DMA_REQ 0x4</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_DMA_REQ 2</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_DMA_REQ 1</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_dma_req</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment"> * Source of the TX_DMA_REQ output pin of this block.</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_DMA_REQ IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_DMA_REQ 0x8</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_DMA_REQ 3</span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_DMA_REQ 1</span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macSimpleAddress</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment"> * Simple address of the PAN coordinator</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACSIMPLEADDRESS IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACSIMPLEADDRESS 0xff00</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACSIMPLEADDRESS 8</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACSIMPLEADDRESS 8</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macLEenabled</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="comment"> * If set to &#39;1&#39;, the Low Energy mode (also called CSL) is enabled</span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACLEENABLED IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACLEENABLED 0x20000</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACLEENABLED 17</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACLEENABLED 1</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macTSCHenabled</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment"> * If set to &#39;1&#39;, the TSCH mode is enabled</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSCHENABLED IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_0</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSCHENABLED 0x40000</span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSCHENABLED 18</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSCHENABLED 1</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;</div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_glob_control_1</span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="comment"> * Initialization value: 0xffffffff  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_1 0x40090024</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_1 0x4</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_1 0xffffffff</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macPANId</span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="comment"> * The PAN ID of this device.</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="comment"> * The value 0xFFFF indicates that the device is not associated to a PAN.</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACPANID IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_1</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACPANID 0xffff</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACPANID 0</span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACPANID 16</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macShortAddress</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment"> * The short address of the device. The values 0xFFFF and 0xFFFE indicate that no IEEE Short Address is available.</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACSHORTADDRESS IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_1</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACSHORTADDRESS 0xffff0000</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACSHORTADDRESS 16</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACSHORTADDRESS 16</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;</div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_glob_control_2</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="comment"> * Initialization value: 0xffffffff  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_2 0x40090028</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_2 0x4</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_2 0xffffffff</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_aExtendedAddress_l</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="comment"> * Unique device address, 48 bits wide, lowest 32 bit</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_L IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_2</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_L 0xffffffff</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_L 0</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_L 32</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_glob_control_3</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment"> * Initialization value: 0xffffffff  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_3 0x4009002c</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_3 0x4</span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_3 0xffffffff</span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;</div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_aExtendedAddress_h</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="comment"> * Unique device address, 48 bits wide, highest 16 bit</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_H IND_R_FTDF_ON_OFF_REGMAP_GLOB_CONTROL_3</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_H 0xffffffff</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_H 0</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_AEXTENDEDADDRESS_H 32</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;</div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_0</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xfbfffffe</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0 0x40090030</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0 0x4</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0 0xfbfffffe</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_RxonDuration</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="comment"> * The time (in symbol periods) the Rx must be on after setting RxEnable to &#39;1&#39;.</span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXONDURATION IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXONDURATION 0x1fffffe</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXONDURATION 1</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXONDURATION 24</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxAlwaysOn</span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment"> * If set to &#39;1&#39;, the receiver shall be always on if RxEnable is set to &#39;1&#39;.</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXALWAYSON IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0</span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXALWAYSON 0x2000000</span></div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXALWAYSON 25</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXALWAYSON 1</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_pti_rx</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="comment"> * This value will be used during receiving frames, during the auto ACK (when the AR bit is set in the received frame, see [FR0655] and further), a single CCA and ED scan.</span></div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="comment"> * In TSCH mode this register will be used during the time slot in which frames can be received and consequently an Enhanced ACK can be transmitted.</span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PTI_RX IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PTI_RX 0x78000000</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PTI_RX 27</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PTI_RX 4</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_keep_phy_en</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="comment"> * When the transmit or receive action is ready (LmacReady4Sleep is set), the PHY_EN signal is cleared unless the control register keep_phy_en is set to &#39;1&#39;.</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="comment"> * When the control register keep_phy_en is set to &#39;1&#39;, the signal PHY_EN shall remain being set until the keep_phy_en is cleared.</span></div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="comment"> * This will help control the behavior of the arbiter between the LMAC and the DPHY.</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_KEEP_PHY_EN IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_0</span></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_KEEP_PHY_EN 0x80000000</span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_KEEP_PHY_EN 31</span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_KEEP_PHY_EN 1</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;</div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_TxPipePropDelay</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xff</span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY 0x40090034</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY 0x4</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY 0xff</span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_TxPipePropDelay</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment"> * Propagation delay (in us) of the tx pipe, between start of transmission (indicated by setting tx_flag_status) to the DPHY.</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment"> * The reset value is 0 us, which is also the closest value to the real implementation figure.</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY IND_R_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY</span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY 0xff</span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY 0</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXPIPEPROPDELAY 8</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;</div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_MacAckWaitDuration</span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="comment"> * Initialization value: 0x36  Initialization mask: 0xff</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION 0x40090038</span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION 0x4</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION 0xff</span></div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_MacAckWaitDuration</span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="comment"> * Maximum time (in symbol periods) to wait for an ACK response after transmitting a frame with the AR bit set to &#39;1&#39;.</span></div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="comment"> * This value is used in the normal mode for the wait of an ACK response, irrespective if the ACK is a normal ACK or an Enhanced ACK.</span></div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION IND_R_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION</span></div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION 0xff</span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION 0</span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACACKWAITDURATION 8</span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;</div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_MacEnhAckWaitDuration</span></div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="comment"> * Initialization value: 0x360  Initialization mask: 0xffff</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION 0x4009003c</span></div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION 0x4</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION 0xffff</span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;</div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_MacEnhAckWaitDuration</span></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="comment"> * Maximum time (in us) to wait for an Enhanced ACK response after transmitting a frame with the AR bit set to &#39;1&#39;.</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment"> * This value is used in the LE/CSL mode for the wait of an ACK response (which is always an Enhanced ACK).</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION IND_R_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION</span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION 0xffff</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION 0</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACENHACKWAITDURATION 16</span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;</div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_1</span></div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffff</span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_1 0x40090040</span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_1 0x4</span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_1 0xffff</span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;</div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyRxAttr</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="comment"> * Value of the PHYATTR bus to DPHY during Rx operation.</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYRXATTR IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_1</span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYRXATTR 0xffff</span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYRXATTR 0</span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYRXATTR 16</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;</div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_2</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffff01</span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_2 0x40090044</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_2 0x4</span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_2 0xffffff01</span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;</div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_EdScanEnable</span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="comment"> * If set to &#39;1&#39;, the Energy Detect scan will be performed when RxEnable is set to &#39;1&#39; rather than starting a receive action.</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="comment"> * The length of this scan is defined by EdScanDuration.</span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EDSCANENABLE IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_2</span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EDSCANENABLE 0x1</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EDSCANENABLE 0</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EDSCANENABLE 1</span></div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_EdScanDuration</span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="comment"> * The length of ED scan in symbol periods.</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EDSCANDURATION IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_2</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EDSCANDURATION 0xffffff00</span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EDSCANDURATION 8</span></div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EDSCANDURATION 24</span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_3</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="comment"> * Initialization value: 0x70004c4  Initialization mask: 0xfffffff</span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3 0x40090048</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3 0x4</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3 0xfffffff</span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macMaxFrameTotalWaitTime</span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="comment"> * Max time to wait (in symbol periods) for a requested Data Frame or an announced broadcast frame, triggered by the FP bit in the received frame was set to &#39;1&#39;.</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACMAXFRAMETOTALWAITTIME IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3</span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACMAXFRAMETOTALWAITTIME 0xffff</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACMAXFRAMETOTALWAITTIME 0</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACMAXFRAMETOTALWAITTIME 16</span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_CcaIdleWait</span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="comment"> * Time to wait (in us) after CCA returned &quot;medium idle&quot; before starting TX-ON.</span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="comment"> * Notes:</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="comment"> * 1) extra wait times are involved before a packet is really transmitted, see the relevant timing figures.</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="comment"> * 2) not applicable in TSCH mode since there macTSRxTx shall be used.</span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CCAIDLEWAIT IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3</span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CCAIDLEWAIT 0xff0000</span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CCAIDLEWAIT 16</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CCAIDLEWAIT 8</span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_Addr_tab_match_FP_value</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="comment"> * In case the received source address matches with one of the Exp_SA registers, the value of the control register Addr_tap_match_FP_value will be inserted on the position of the FP bit.</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="comment"> * In case there is no match found, the inverse value of Addr_tap_match_FP_value will be inserted.</span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_ADDR_TAB_MATCH_FP_VALUE IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_ADDR_TAB_MATCH_FP_VALUE 0x1000000</span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_ADDR_TAB_MATCH_FP_VALUE 24</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_ADDR_TAB_MATCH_FP_VALUE 1</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_FP_override</span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="comment"> * In case the control register FP_override is set, the value of the control register FP_force_value will always be the value of the FP bit in the automatic ACK response frame.</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_FP_OVERRIDE IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_FP_OVERRIDE 0x2000000</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_FP_OVERRIDE 25</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_FP_OVERRIDE 1</span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_FP_force_value</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="comment"> * In case the control register FP_override is set, the value of the control register FP_force_value will always be the value of the FP bit in the automatic ACK response frame.</span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_FP_FORCE_VALUE IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_FP_FORCE_VALUE 0x4000000</span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_FP_FORCE_VALUE 26</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_FP_FORCE_VALUE 1</span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_FTDF_LPDP_Enable</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="comment"> * If set, not only is FP_override and SA matching done on data_request frames but to all command and data frame types (in normal mode)</span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_FTDF_LPDP_ENABLE IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_3</span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_FTDF_LPDP_ENABLE 0x8000000</span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_FTDF_LPDP_ENABLE 27</span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_FTDF_LPDP_ENABLE 1</span></div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;</div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_os</span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1f</span></div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS 0x40090050</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS 0x4</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS 0x1f</span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;</div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_getGeneratorVal</span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="comment"> * If set to &#39;1&#39;, the current values of the Wake-up (event) counter/generator (EventCurrVal) and Timestamp (symbol) counter/generator (TimeStampCurrVal and TimeStampCurrPhaseVal) will be captured.</span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="comment"> * Note that this capture actually has been done when getGeneratorVal_e is set (assuming it was cleared in advance).</span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS</span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL 0x1</span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL 0</span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL 1</span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxEnable</span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="comment"> * If set, receiving data may be done</span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXENABLE IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS</span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXENABLE 0x2</span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXENABLE 1</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXENABLE 1</span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SingleCCA</span></div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="comment"> * If set to &#39;1&#39;, a single CCA will be performed.</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="comment"> * This can be used when e.g. the TSCH timing is not performed by the LMAC but completely by software.</span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SINGLECCA IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS</span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SINGLECCA 0x4</span></div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SINGLECCA 2</span></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SINGLECCA 1</span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_Csma_Ca_resume_set</span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="comment"> * If set, Csma_Ca_resume_stat is set</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_SET IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_SET 0x8</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_SET 3</span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_SET 1</span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_Csma_Ca_resume_clear</span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="comment"> * If set, Csma_Ca_resume_stat is cleared</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_CLEAR IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_OS</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_CLEAR 0x10</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_CLEAR 4</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_CLEAR 1</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;</div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_status</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS 0x40090054</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS 0x4</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS 0xff0fff46</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;</div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReady4sleep</span></div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="comment"> * If set to &#39;1&#39; this register indicates that the LMAC is ready to go to sleep.</span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS</span></div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP 0x2</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP 1</span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP 1</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_CCAStat</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="comment"> * The value of a single CCA, valid when CCAstat_e is set to &#39;1&#39;.</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CCASTAT IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS</span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CCASTAT 0x4</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CCASTAT 2</span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CCASTAT 1</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_WakeupTimerEnableStatus</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="comment"> * Status of WakeupTimerEnable after being clocked by LP_CLK (showing it&#39;s effective value).</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="comment"> * WakeupTimerEnableStatus can be set by setting the one-shot register WakeupTimerEnable_set and cleared by setting the one-shot register WakeupTimerEnable_clear.</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment"> * When WakeupTimerEnableStatus is set (after being cleared), the event counter will be reset to 0x0.</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="comment"> * This status can be used by software since WakeupTimerEnable is used in the slow LP_CLK area.</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="comment"> * Rather than waiting for a certain number of LP_CLK periods, simply scanning this status (or enable the interrupt created by WakeupTimerEnableStatus_e) will allow software to determine if this signal has been effected.</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment"> * Note that the rising edge of WakeupTimerEnable will reset the Wake-up (event) counter.</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS 0x40</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS 6</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS 1</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_EdScanValue</span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="comment"> * The result of an ED scan.</span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EDSCANVALUE IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EDSCANVALUE 0xff00</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EDSCANVALUE 8</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EDSCANVALUE 8</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_Csma_Ca_NB_stat</span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="comment"> * Current status of the Number of Backoffs.</span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CSMA_CA_NB_STAT IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CSMA_CA_NB_STAT 0x70000</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CSMA_CA_NB_STAT 16</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CSMA_CA_NB_STAT 3</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_Csma_Ca_resume_stat</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="comment"> * In case Csma_Ca_resume_stat is set the LMAC will</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="comment"> * - use the value of Csma_Ca_NB_val in the CSMA-CA process rather than the initial value 0d.</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="comment"> * - immediately perform CCA after the sleep, not waiting for the backoff time.</span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="comment"> * - reset Csma_Ca_resume_stat when it resumes CSMA-CA after the sleep.</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_STAT IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS</span></div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_STAT 0x80000</span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_STAT 19</span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CSMA_CA_RESUME_STAT 1</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_Csma_Ca_BO_stat</span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="comment"> * The value of the currently calculated BackOff value. To be used for the sleep time calculation in case of sleep during the BackOff time.</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_STAT IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_STATUS</span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_STAT 0xff000000</span></div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_STAT 24</span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_STAT 8</span></div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;</div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_EventCurrVal</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_EVENTCURRVAL 0x40090058</span></div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_EVENTCURRVAL 0x4</span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_EVENTCURRVAL 0x1ffffff</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;</div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_EventCurrVal</span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="comment"> * The value of the captured Event generator (Wake-up counter) (initiated by getGeneratorVal, valid when getGeneratorVal_e is set).</span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EVENTCURRVAL IND_R_FTDF_ON_OFF_REGMAP_EVENTCURRVAL</span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EVENTCURRVAL 0x1ffffff</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EVENTCURRVAL 0</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EVENTCURRVAL 25</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;</div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_TimeStampCurrVal</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL 0x4009005c</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL 0x4</span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL 0xffffffff</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;</div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_TimeStampCurrVal</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="comment"> * The value of captured timestamp generator (symbol counter) (initiated by getGeneratorVal, valid when getGeneratorVal_e is set)</span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL IND_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL 0xffffffff</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL 0</span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRVAL 32</span></div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;</div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_TimeStampCurrPhaseVal</span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL 0x40090074</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL 0x4</span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL 0xff</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;</div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_TimeStampCurrPhaseVal</span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="comment"> * Value of captured timestamp generator phase within a symbol (initiated by getGeneratorVal, valid when getGeneratorVal_e is set)</span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL IND_R_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL 0xff</span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL 0</span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TIMESTAMPCURRPHASEVAL 8</span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;</div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macTSTxAckDelayVal</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL 0x40090078</span></div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL 0x4</span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL 0xffff</span></div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;</div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSTxAckDelayVal</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="comment"> * The time (in us) left until the ack frame is sent by the lmac.</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="comment"> * This can be used by software to determine if there is enough time left to send the, by software created, Enhanced ACK frame.</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL IND_R_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL</span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL 0xffff</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL 0</span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAYVAL 16</span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;</div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_4</span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4 0x40090060</span></div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4 0x4</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4 0xffffffff</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;</div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phySleepWait</span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="comment"> * The minume time (in us) required between the clear to &#39;0&#39; and set to &#39;1&#39; of PHY_EN.</span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="comment"> * When the signal PHY_EN is deasserted, it will not be asserted within the time phySleepWait.</span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYSLEEPWAIT IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYSLEEPWAIT 0xff</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYSLEEPWAIT 0</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYSLEEPWAIT 8</span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_RxPipePropDelay</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="comment"> * The control register RxPipePropDelay indicates the propagation delay in ~s of the Rx pipeline between the last symbol being captured at the DPHY interface and the &quot;data valid&quot; indication to the LMAC controller.</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXPIPEPROPDELAY IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4</span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXPIPEPROPDELAY 0xff00</span></div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXPIPEPROPDELAY 8</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXPIPEPROPDELAY 8</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyAckAttr</span></div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="comment"> * During transmission of an ACK frame, phyAckAttr is used as PHYATTR on the DPHY interface.</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYACKATTR IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_4</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYACKATTR 0xffff0000</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYACKATTR 16</span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYACKATTR 16</span></div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;</div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_5</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="comment"> * Initialization value: 0x8c0  Initialization mask: 0xffff0fff</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5 0x40090064</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5 0x4</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5 0xffff0fff</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;</div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_Ack_Response_Delay</span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="comment"> * In order to have some flexibility the control register Ack_Response_Delay indicates the Acknowledge response time in ~s.</span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="comment"> * The default value shall is 192 ~s (12 symbols).</span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_ACK_RESPONSE_DELAY IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5</span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_ACK_RESPONSE_DELAY 0xff</span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_ACK_RESPONSE_DELAY 0</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_ACK_RESPONSE_DELAY 8</span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_CcaStatWait</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="comment"> * The output CCASTAT is valid after 8 symbols + phyRxStartup.</span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="comment"> * The 8 symbols are programmable by control registerCcaStatWait (in symbol periods).</span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="comment"> * Default value is 8d.</span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CCASTATWAIT IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5</span></div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CCASTATWAIT 0xf00</span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CCASTATWAIT 8</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CCASTATWAIT 4</span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyCsmaCaAttr</span></div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="comment"> * During CSMA-CA or CCA, the control register phyCsmaCaAttr is used to source PHYATT on the DPHY interface.</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYCSMACAATTR IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_5</span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYCSMACAATTR 0xffff0000</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYCSMACAATTR 16</span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYCSMACAATTR 16</span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;</div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_6</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="comment"> * Initialization value: 0xc0c28  Initialization mask: 0xffffff</span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6 0x40090068</span></div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6 0x4</span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6 0xffffff</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;</div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_LifsPeriod</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="comment"> * The Long IFS period is programmable by LifsPeriod (in symbols).</span></div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="comment"> * The default is 40 symbols (640 us),</span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LIFSPERIOD IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6</span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LIFSPERIOD 0xff</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LIFSPERIOD 0</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LIFSPERIOD 8</span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SifsPeriod</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="comment"> * The Short IFS period is programmable by SifsPeriod (in symbols).</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="comment"> * The default is 12 symbols (192 is).</span></div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SIFSPERIOD IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6</span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SIFSPERIOD 0xff00</span></div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SIFSPERIOD 8</span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SIFSPERIOD 8</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_WUifsPeriod</span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="comment"> * The WakeUp IFS period is programmable by WUifsPeriod (in symbols).</span></div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="comment"> * The default is 12 symbols (192 us).</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_WUIFSPERIOD IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_6</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_WUIFSPERIOD 0xff0000</span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_WUIFSPERIOD 16</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_WUIFSPERIOD 8</span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;</div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_11</span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="comment"> * Initialization value: 0xff000000  Initialization mask: 0xff0fffff</span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11 0x4009006c</span></div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11 0x4</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11 0xff0fffff</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;</div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macRxTotalCycleTime</span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="comment"> * In CSL mode it can be decided to disable the PHY Rx (Rx-off) after reception of a Wake-up frame and enable the PHY Rx (Rx-on) when the data frame is to be expected, based on the received RZ time.</span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="comment"> * In order to make it easier to calculate if it is efficient to switch to Rx-off and Rx-on again, a control register indicates the time needed to disable and enable the PHY Rx: macRxTotalCycleTime (resolution is 10 symbol periods)</span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACRXTOTALCYCLETIME IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACRXTOTALCYCLETIME 0xffff</span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACRXTOTALCYCLETIME 0</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACRXTOTALCYCLETIME 16</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macDisCaRxOfftoRZ</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="comment"> * The switching off and on of the PHY Rx (see macRxTotalCycleTime) can be disabled whith the control register macDisCaRxOfftoRZ.</span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="comment"> *  0 : Disabled</span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="comment"> *  1 : Enabled</span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACDISCARXOFFTORZ IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACDISCARXOFFTORZ 0x10000</span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACDISCARXOFFTORZ 16</span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACDISCARXOFFTORZ 1</span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_Csma_Ca_NB_val</span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="comment"> * Number of backoffs value in case of a CSMA-CA resume action.</span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CSMA_CA_NB_VAL IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11</span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CSMA_CA_NB_VAL 0xe0000</span></div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CSMA_CA_NB_VAL 17</span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CSMA_CA_NB_VAL 3</span></div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_Csma_Ca_BO_threshold</span></div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="comment"> * If the backoff time calculated in the CSMA-CA procedure as described in [FR3280] is equal to or higher than the control register Csma_Ca_BO_threshold[8] (resolution 320us, see [FR3290]) the event register Csma_Ca_BO_thr_e will be set and an interrupt.</span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="comment"> * In case Csma_Ca_BO_threshold equals 0xFF no check will be performed and consequently Csma_Ca_BO_thr_e will not be set and no interrupt will be generated.</span></div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THRESHOLD IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_11</span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THRESHOLD 0xff000000</span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THRESHOLD 24</span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THRESHOLD 8</span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;</div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_delta</span></div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x7e</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="comment"> * Access mode: D-RCW (delta read/clear on write 1)</span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA 0x40090070</span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA 0x4</span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA 0x7e</span></div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;</div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReady4sleep_d</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment"> * Delta bit for register &quot;LmacReady4sleep&quot;.</span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="comment"> * This delta bit is set to &#39;1&#39; on each change of this status, contributes to ftdf_ce[3].</span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_D IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_D 0x2</span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_D 1</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_D 1</span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SyncTimeStamp_e</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="comment"> * The SyncTimeStamp_e event is set to &#39;1&#39; when the TimeStampgenerator is loaded with SyncTimeStampVal.</span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="comment"> * This occurs at the rising edge of lp_clk when SyncTimeStampEna is set and the value of the Event generator is equal to the value SyncTimestampThr.</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[3].</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_E IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_E 0x4</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_E 2</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_E 1</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SymbolTimeThr_e</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="comment"> * Event, set to &#39;1&#39; when the symboltime counter matched SymbolTimeThr</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[3].</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_E IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_E 0x8</span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_E 3</span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_E 1</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SymbolTime2Thr_e</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="comment"> * Event, set to &#39;1&#39; when the symboltime counter matched SymbolTime2Thr</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[3].</span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_E IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_E 0x10</span></div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_E 4</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_E 1</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_getGeneratorVal_e</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="comment"> * Event, set to &#39;1&#39; to indicate that the the getGeneratorVal request is completed.</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[3].</span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_E IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_E 0x20</span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_E 5</span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_E 1</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_WakeupTimerEnableStatus_d</span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="comment"> * Delta which indicates that WakeupTimerEnableStatus has changed</span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="comment"> * This delta bit is set to &#39;1&#39; on each change of this status, contributes to ftdf_ce[3].</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_D IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_DELTA</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_D 0x40</span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_D 6</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_D 1</span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;</div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_mask</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x7e</span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="comment"> * Access mode: DM-RW (delta mask)</span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK 0x40090080</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK 0x4</span></div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK 0x7e</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;</div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReady4sleep_m</span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment"> * Mask bit for delta bit &quot;LmacReady4sleep_d&quot;.</span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_M IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_M 0x2</span></div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_M 1</span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACREADY4SLEEP_M 1</span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SyncTimeStamp_m</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="comment"> * Mask bit for event register SyncTimeStamp_e.</span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_M IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_M 0x4</span></div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_M 2</span></div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMP_M 1</span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SymbolTimeThr_m</span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="comment"> * Mask for SymbolTimeThr_e</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_M IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_M 0x8</span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_M 3</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR_M 1</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SymbolTime2Thr_m</span></div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="comment"> * Mask for SymbolTime2Thr_e</span></div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_M IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_M 0x10</span></div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_M 4</span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR_M 1</span></div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_getGeneratorVal_m</span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="comment"> * Mask for getGeneratorVal_e</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_M IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_M 0x20</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_M 5</span></div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_GETGENERATORVAL_M 1</span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_WakeupTimerEnableStatus_m</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="comment"> * Mask for WakeupTimerEnableStatus_d</span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_M IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_MASK</span></div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_M 0x40</span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_M 6</span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLESTATUS_M 1</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;</div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_event</span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xf</span></div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="comment"> * Access mode: E-RCW (event read/clear on write 1)</span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT 0x40090090</span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT 0x4</span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT 0xf</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;</div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_EdScanReady_e</span></div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="comment"> * The event EdScanReady_e is set to &#39;1&#39; to notify that the ED scan is ready.</span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[1].</span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_E IND_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT</span></div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_E 0x1</span></div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_E 0</span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_E 1</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_CCAstat_e</span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="comment"> * If set to &#39;1&#39;, the single CCA is ready</span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[1].</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CCASTAT_E IND_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CCASTAT_E 0x2</span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CCASTAT_E 1</span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CCASTAT_E 1</span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxTimerExpired_e</span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="comment"> * Set to &#39;1&#39; if one of the timers enabling the Rx-on mode expires without having received any valid frame.</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[1].</span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_E IND_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT</span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_E 0x4</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_E 2</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_E 1</span></div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_Csma_Ca_BO_thr_e</span></div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="comment"> * If set, the calculated backoff time is more than Csma_Ca_BO_threshold.</span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[1].</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THR_E IND_R_FTDF_ON_OFF_REGMAP_LMAC_EVENT</span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THR_E 0x8</span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THR_E 3</span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THR_E 1</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_mask</span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xf</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="comment"> * Access mode: EM-RW (event mask)</span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_MASK 0x40090094</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_MASK 0x4</span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_MASK 0xf</span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;</div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_EdScanReady_m</span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="comment"> * Mask bit for event &quot;EdScanReady_e&quot;</span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_M IND_R_FTDF_ON_OFF_REGMAP_LMAC_MASK</span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_M 0x1</span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_M 0</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_EDSCANREADY_M 1</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_CCAstat_m</span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="comment"> * Mask bit for event &quot;CCAstat_e&quot;</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CCASTAT_M IND_R_FTDF_ON_OFF_REGMAP_LMAC_MASK</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CCASTAT_M 0x2</span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CCASTAT_M 1</span></div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CCASTAT_M 1</span></div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxTimerExpired_m</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="comment"> * Mask bit for event &quot;RxTimerExpired_e&quot;</span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_M IND_R_FTDF_ON_OFF_REGMAP_LMAC_MASK</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_M 0x4</span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_M 2</span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXTIMEREXPIRED_M 1</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_Csma_Ca_BO_thr_m</span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="comment"> * Mask bit for event &quot;Csma_Ca_BO_thr_e&quot;</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THR_M IND_R_FTDF_ON_OFF_REGMAP_LMAC_MASK</span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THR_M 0x8</span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THR_M 3</span></div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_CSMA_CA_BO_THR_M 1</span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;</div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_manual_1</span></div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffff0fff</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1 0x400900a0</span></div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1 0x4</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1 0xffff0fff</span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;</div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_mode</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="comment"> * If the control register lmac_manual_mode is set to &#39;1&#39;, the LMAC controller control signals should be controlled by the lmac_manual_control registers</span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_MODE IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_MODE 0x1</span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_MODE 0</span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_MODE 1</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_phy_en</span></div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="comment"> * lmac_manual_phy_en controls the PHY_EN interface signal when lmac_manual_mode is set to &#39;1&#39;.</span></div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_EN IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_EN 0x2</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_EN 1</span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_EN 1</span></div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_tx_en</span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="comment"> * lmac_manual_tx_en controls the TX_EN interface signal when lmac_manual_mode is set to &#39;1&#39;.</span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_EN IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_EN 0x4</span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_EN 2</span></div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_EN 1</span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_rx_en</span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="comment"> * lmac_manual_rx_en controls the RX_EN interface signal when lmac_manual_mode is set to &#39;1&#39;.</span></div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_EN IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_EN 0x8</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_EN 3</span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_EN 1</span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_rx_pipe_en</span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="comment"> * lmac_manual_rx_pipe_en controls the rx_enable signal towards the rx pipeline when lmac_manual_mode is set to &#39;1&#39;.</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_PIPE_EN IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_PIPE_EN 0x10</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_PIPE_EN 4</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_RX_PIPE_EN 1</span></div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_ed_request</span></div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="comment"> * lmac_manual_ed_request controls the ED_REQUEST interface signal when lmac_manual_mode is set to &#39;1&#39;.</span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_REQUEST IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_REQUEST 0x20</span></div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_REQUEST 5</span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_REQUEST 1</span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_lmac_manual_tx_frm_nr</span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="comment"> * lmac_manual_tx_frm_nr controls the entry in the tx buffer to be transmitted when lmac_manual_mode is set to &#39;1&#39;.</span></div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_FRM_NR IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_FRM_NR 0xc0</span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_FRM_NR 6</span></div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_FRM_NR 2</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_lmac_manual_pti</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="comment"> * lmac_manual_pti controls the PTI interface signal when lmac_manual_mode is set to &#39;1&#39;.</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PTI IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PTI 0xf00</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PTI 8</span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PTI 4</span></div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_lmac_manual_phy_attr</span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="comment"> * lmac_manual_phy_attr controls the PHY_ATTR interface signal when lmac_manual_mode is set to &#39;1&#39;.</span></div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_ATTR IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_1</span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_ATTR 0xffff0000</span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_ATTR 16</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_PHY_ATTR 16</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;</div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_manual_os</span></div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_OS 0x400900a4</span></div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_OS 0x4</span></div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_OS 0x1</span></div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;</div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_tx_start</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="comment"> * One shot register which triggers the transmission of a frame from the tx buffer in lmac_manual_mode to &#39;1&#39;.</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_START IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_OS</span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_START 0x1</span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_START 0</span></div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_TX_START 1</span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;</div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_manual_status</span></div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_STATUS 0x400900a8</span></div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_STATUS 0x4</span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_STATUS 0xff01</span></div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;</div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_lmac_manual_cca_stat</span></div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="comment"> * lmac_manual_cca_stat shows the status of the CCA_STAT DPHY interface signal.</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_CCA_STAT IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_STATUS</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_CCA_STAT 0x1</span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_CCA_STAT 0</span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_CCA_STAT 1</span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_lmac_manual_ed_stat</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="comment"> * lmac_manual_ed_stat shows the status of the ED_STAT DPHY interface signal.</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_STAT IND_R_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_STATUS</span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_STAT 0xff00</span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_STAT 8</span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMAC_MANUAL_ED_STAT 8</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;</div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_7</span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="comment"> * Initialization value: 0x420000  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_7 0x40090100</span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_7 0x4</span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_7 0xffffffff</span></div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;</div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macWUPeriod</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="comment"> * In CSL mode, the Wake-up duration in symbol periods. During this period, Wake-up frames will be transmitted.</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACWUPERIOD IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_7</span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACWUPERIOD 0xffff</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACWUPERIOD 0</span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACWUPERIOD 16</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macCSLsamplePeriod</span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment"> * In CSL mode, when performing a idle listening, the receiver is enabled for at least macCSLsamplePeriod (in symbol oeriods).</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACCSLSAMPLEPERIOD IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_7</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACCSLSAMPLEPERIOD 0xffff0000</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACCSLSAMPLEPERIOD 16</span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACCSLSAMPLEPERIOD 16</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;</div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_8</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_8 0x40090104</span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_8 0x4</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_8 0xffffffff</span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;</div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macCSLstartSampleTime</span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="comment"> * In CSL mode, the control register macCSLstartSampleTime indicates the TimeStamp generator time (in symbol periods) when to start listening (called &quot;idle listening&quot;) or transmitting (when tx_flag_status is set).</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACCSLSTARTSAMPLETIME IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_8</span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACCSLSTARTSAMPLETIME 0xffffffff</span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACCSLSTARTSAMPLETIME 0</span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACCSLSTARTSAMPLETIME 32</span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;</div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_9</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="comment"> * Initialization value: 0x42  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_9 0x40090108</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_9 0x4</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_9 0xffffffff</span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;</div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macCSLdataPeriod</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="comment"> * In CSL mode, after the wake-up sequence a data frame is expected. The receiver will be enabled for at least a period of macCSLdataPeriod (in symbol periods).</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACCSLDATAPERIOD IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_9</span></div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACCSLDATAPERIOD 0xffff</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACCSLDATAPERIOD 0</span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACCSLDATAPERIOD 16</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macCSLFramePendingWaitT</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment"> * In CSL mode, if a non Wake-up frame with Frame Pending bit = &#39;1&#39; is received, the receiver is enabled for at least an extra period of macCSLFramePendingWaitT (in symbol periods) after the end of the received frame.</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="comment"> * The time the Enhanced ACK transmission lasts (if applicable) is included in this time.</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACCSLFRAMEPENDINGWAITT IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_9</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACCSLFRAMEPENDINGWAITT 0xffff0000</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACCSLFRAMEPENDINGWAITT 16</span></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACCSLFRAMEPENDINGWAITT 16</span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;</div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_lmac_control_10</span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="comment"> * Initialization value: 0x20000000  Initialization mask: 0xf00f00ff</span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10 0x4009010c</span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10 0x4</span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10 0xf00f00ff</span></div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;</div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macRZzeroVal</span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="comment"> * In CSL mode, if the current RZtime is less or Equal to macRZzeroVal an RZtime with value zero is inserted in the wakeup frame. So this is by default the last Wake-up frame of a Wake-up sequence.</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACRZZEROVAL IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACRZZEROVAL 0xf0000000</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACRZZEROVAL 28</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACRZZEROVAL 4</span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macCSLmarginRZ</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="comment"> * In CSL mode, the software can set the margin for the expected frame by control register macCSLmarginRZ (in 10 symbol periods).</span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="comment"> * The LMAC will make sure that the receiver is ready to receive data this amount of time earlier than to be expected by the received RZ time.</span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACCSLMARGINRZ IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACCSLMARGINRZ 0xf0000</span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACCSLMARGINRZ 16</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACCSLMARGINRZ 4</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macWURZCorrection</span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="comment"> * In CSL mode, this register shall be used if the Wake-up frame to be transmitted is larger than 15 octets.</span></div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="comment"> * It shall indicate the amount of extra data in a Wake-up frame after the RZ position in the frame (in 10 symbol periods).</span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="comment"> * This correction is needed to make sure that the correct RZ time is filled in by the LMAC.</span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACWURZCORRECTION IND_R_FTDF_ON_OFF_REGMAP_LMAC_CONTROL_10</span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACWURZCORRECTION 0xff</span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACWURZCORRECTION 0</span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACWURZCORRECTION 8</span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;</div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_0</span></div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xff7f0f02</span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0 0x40090110</span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_0 0x4</span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_0 0xff7f0f02</span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;</div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secTxRxn</span></div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="comment"> * Encryption/decryption mode: see register &quot;secEntry&quot;.</span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECTXRXN IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0</span></div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECTXRXN 0x2</span></div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECTXRXN 1</span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECTXRXN 1</span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secEntry</span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="comment"> * Encryption/decryption mode: the software indicates by the control registers secEntry and secTxRxn which entry to use and if it&#39;s from the Tx or Rx buffer (&#39;1&#39; resp. &#39;0&#39;).</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECENTRY IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECENTRY 0xf00</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECENTRY 8</span></div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECENTRY 4</span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secAlength</span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="comment"> * Encryption/decryption mode: the length of the a_data is indicated by control register secAlength (in bytes).</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="comment"> * The end of the a_data is the start point of the m_data. So secAlength must also be set if security level==4.</span></div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECALENGTH IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0</span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECALENGTH 0x7f0000</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECALENGTH 16</span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECALENGTH 7</span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secMlength</span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="comment"> * Encryption/decryption mode: the length of the m_data is indicated by control register secMlength (in bytes).</span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECMLENGTH IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0</span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECMLENGTH 0x7f000000</span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECMLENGTH 24</span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECMLENGTH 7</span></div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secEncDecn</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="comment"> * Encryption/decryption mode: the control register secEncDecn indicates whether to encrypt (&#39;1&#39;) or decrypt (&#39;0&#39;) the data.</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECENCDECN IND_R_FTDF_ON_OFF_REGMAP_SECURITY_0</span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECENCDECN 0x80000000</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECENCDECN 31</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECENCDECN 1</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;</div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_1</span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffff</span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_1 0x40090114</span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_1 0x4</span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_1 0xffff</span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;</div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secAuthFlags</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="comment"> * Encryption/decryption mode: register secAuthFlags contains the authentication flags fields.</span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="comment"> * bit[7] is &#39;0&#39;</span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="comment"> * bit[6] is &quot;A_data present&quot;</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="comment"> * bit[5:3]: 3-bit security level of m_data</span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="comment"> * bit[2:0]: 3-bit security level of a_data.</span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECAUTHFLAGS IND_R_FTDF_ON_OFF_REGMAP_SECURITY_1</span></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECAUTHFLAGS 0xff</span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECAUTHFLAGS 0</span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECAUTHFLAGS 8</span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secEncrFlags</span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;<span class="comment"> * Encryption/decryption mode: register secEncrFlags contains the encryption flags field.</span></div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="comment"> * Bits [2:0] are the 3-bit encoding flags of a_data, the other bits msut be set to &#39;0&#39;.</span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECENCRFLAGS IND_R_FTDF_ON_OFF_REGMAP_SECURITY_1</span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECENCRFLAGS 0xff00</span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECENCRFLAGS 8</span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECENCRFLAGS 8</span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;</div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secKey_0</span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECKEY_0 0x40090118</span></div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECKEY_0 0x4</span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECKEY_0 0xffffffff</span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;</div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secKey_0</span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="comment"> * Encryption/decryption mode: Registers secKey[0..3]  contain the key to be used.</span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECKEY_0 IND_R_FTDF_ON_OFF_REGMAP_SECKEY_0</span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECKEY_0 0xffffffff</span></div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECKEY_0 0</span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECKEY_0 32</span></div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;</div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secKey_1</span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECKEY_1 0x4009011c</span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECKEY_1 0x4</span></div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECKEY_1 0xffffffff</span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;</div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secKey_1</span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="comment"> * Encryption/decryption mode: see register &quot;secKey_0&quot;</span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECKEY_1 IND_R_FTDF_ON_OFF_REGMAP_SECKEY_1</span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECKEY_1 0xffffffff</span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECKEY_1 0</span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECKEY_1 32</span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;</div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secKey_2</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECKEY_2 0x40090120</span></div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECKEY_2 0x4</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECKEY_2 0xffffffff</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;</div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secKey_2</span></div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="comment"> * Encryption/decryption mode: see register &quot;secKey_0&quot;</span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECKEY_2 IND_R_FTDF_ON_OFF_REGMAP_SECKEY_2</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECKEY_2 0xffffffff</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECKEY_2 0</span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECKEY_2 32</span></div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;</div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secKey_3</span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECKEY_3 0x40090124</span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECKEY_3 0x4</span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECKEY_3 0xffffffff</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;</div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secKey_3</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="comment"> * Encryption/decryption mode: see register &quot;secKey_0&quot;</span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECKEY_3 IND_R_FTDF_ON_OFF_REGMAP_SECKEY_3</span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECKEY_3 0xffffffff</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECKEY_3 0</span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECKEY_3 32</span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;</div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secNonce_0</span></div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_0 0x40090128</span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECNONCE_0 0x4</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECNONCE_0 0xffffffff</span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;</div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secNonce_0</span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="comment"> * Encryption/decryption mode: register secNonce[0..3] contains the Nonce to be used for encryption/decryption.</span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECNONCE_0 IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_0</span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECNONCE_0 0xffffffff</span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECNONCE_0 0</span></div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECNONCE_0 32</span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;</div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secNonce_1</span></div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_1 0x4009012c</span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECNONCE_1 0x4</span></div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECNONCE_1 0xffffffff</span></div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;</div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secNonce_1</span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="comment"> * Encryption/decryption mode: see register &quot;Nonce_0&quot;</span></div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECNONCE_1 IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_1</span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECNONCE_1 0xffffffff</span></div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECNONCE_1 0</span></div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECNONCE_1 32</span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;</div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secNonce_2</span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_2 0x40090130</span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECNONCE_2 0x4</span></div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECNONCE_2 0xffffffff</span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;</div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secNonce_2</span></div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="comment"> * Encryption/decryption mode: see register &quot;Nonce_0&quot;</span></div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECNONCE_2 IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_2</span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECNONCE_2 0xffffffff</span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECNONCE_2 0</span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECNONCE_2 32</span></div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;</div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_secNonce_3</span></div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xff</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_3 0x40090134</span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECNONCE_3 0x4</span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECNONCE_3 0xff</span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;</div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_secNonce_3</span></div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="comment"> * Encryption/decryption mode: see register &quot;Nonce_0&quot;</span></div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECNONCE_3 IND_R_FTDF_ON_OFF_REGMAP_SECNONCE_3</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECNONCE_3 0xff</span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECNONCE_3 0</span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECNONCE_3 8</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;</div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_os</span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x3</span></div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_OS 0x40090138</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_OS 0x4</span></div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_OS 0x3</span></div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;</div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secAbort</span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="comment"> * Encryption/decryption mode: see register &quot;Nonce_0&quot;</span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECABORT IND_R_FTDF_ON_OFF_REGMAP_SECURITY_OS</span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECABORT 0x1</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECABORT 0</span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECABORT 1</span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secStart</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="comment"> * Encryption/decryption mode: one_shot register to start the encryption, decryption and authentication support task.</span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECSTART IND_R_FTDF_ON_OFF_REGMAP_SECURITY_OS</span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECSTART 0x2</span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECSTART 1</span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECSTART 1</span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;</div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_status</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_STATUS 0x40090140</span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_STATUS 0x4</span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_STATUS 0x3</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;</div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secBusy</span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="comment"> * Encryption/decryption mode: register &quot;secBusy&quot; indicates if the encryption/decryption process is still running.</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECBUSY IND_R_FTDF_ON_OFF_REGMAP_SECURITY_STATUS</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECBUSY 0x1</span></div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECBUSY 0</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECBUSY 1</span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secAuthFail</span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="comment"> * Encryption/decryption mode: in case of decryption, the status bit secAuthFail will be set when the authentication has failed.</span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECAUTHFAIL IND_R_FTDF_ON_OFF_REGMAP_SECURITY_STATUS</span></div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECAUTHFAIL 0x2</span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECAUTHFAIL 1</span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECAUTHFAIL 1</span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;</div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_event</span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="comment"> * Access mode: E-RCW (event read/clear on write 1)</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENT 0x40090150</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENT 0x4</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENT 0x1</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;</div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secReady_e</span></div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="comment"> * Encryption/decryption mode: the Event bit secReady_e is set to &#39;1&#39; when the authentication process is ready (i.e. secBusy is cleared).</span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[3].</span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECREADY_E IND_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENT</span></div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECREADY_E 0x1</span></div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECREADY_E 0</span></div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECREADY_E 1</span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;</div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_security_eventmask</span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="comment"> * Access mode: EM-RW (event mask)</span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENTMASK 0x40090154</span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENTMASK 0x4</span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENTMASK 0x1</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;</div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_secReady_m</span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="comment"> * Mask bit for event &quot;secReady_e&quot;.</span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SECREADY_M IND_R_FTDF_ON_OFF_REGMAP_SECURITY_EVENTMASK</span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SECREADY_M 0x1</span></div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SECREADY_M 0</span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SECREADY_M 1</span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;</div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tsch_control_0</span></div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="comment"> * Initialization value: 0x89803e8  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_0 0x40090160</span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_0 0x4</span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_0 0xffffffff</span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;</div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSTxAckDelay</span></div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="comment"> * TSCH mode: the time between the end of a Rx frame and the start of an Enhanced Acknowlegde frame.</span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAY IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_0</span></div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAY 0xffff</span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAY 0</span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSTXACKDELAY 16</span></div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSRxWait</span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="comment"> * TSCH mode: The times to wait for start of frame</span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSRXWAIT IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_0</span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSRXWAIT 0xffff0000</span></div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSRXWAIT 16</span></div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSRXWAIT 16</span></div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;</div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tsch_control_1</span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="comment"> * Initialization value: 0xc0  Initialization mask: 0xffff</span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_1 0x40090164</span></div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_1 0x4</span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_1 0xffff</span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;</div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSRxTx</span></div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="comment"> * TSCH mode: The time between the CCA and the TX of a frame</span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSRXTX IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_1</span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSRXTX 0xffff</span></div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSRXTX 0</span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSRXTX 16</span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;</div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tsch_control_2</span></div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="comment"> * Initialization value: 0x1900320  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_2 0x40090168</span></div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_2 0x4</span></div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_2 0xffffffff</span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;</div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSRxAckDelay</span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="comment"> * TSCH mode: End of frame to when the transmitter shall listen for Acknowledgement</span></div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSRXACKDELAY IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_2</span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSRXACKDELAY 0xffff</span></div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSRXACKDELAY 0</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSRXACKDELAY 16</span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTSAckWait</span></div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="comment"> * TSCH mode: The minimum time to wait for start of an Acknowledgement</span></div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTSACKWAIT IND_R_FTDF_ON_OFF_REGMAP_TSCH_CONTROL_2</span></div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTSACKWAIT 0xffff0000</span></div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTSACKWAIT 16</span></div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTSACKWAIT 16</span></div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;</div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_phy_parameters_0</span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="comment"> * Initialization value: 0x76543210  Initialization mask: 0x77777777</span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0 0x40090180</span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0 0x4</span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0 0x77777777</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;</div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_0</span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="comment"> * DPHY interface: control rxBitPos(8)(3) controls the position that a bit should have at the DPHY interface.</span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="comment"> * So the default values are rxBitPos_0 = 0, rxBitPos_1 = 1, rxBitPos_2 = 2, etc.</span></div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="comment"> * Note1 that this is a conversion from rx DPHY interface to the internal data byte</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="comment"> * So</span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="comment"> *  for(n=7;n&gt;=0;n--)</span></div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="comment"> *    rx_data(n) = dphy_bit(tx_BitPos(n))</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="comment"> *  endfor</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="comment"> * Note2 that rxBitPos and txBitPos must have inverse functions.</span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_0 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_0 0x7</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_0 0</span></div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_0 3</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_1</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="comment"> * DPHY interface: see rxBitPos_0</span></div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_1 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_1 0x70</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_1 4</span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_1 3</span></div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_2</span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="comment"> * DPHY interface: see rxBitPos_0</span></div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_2 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_2 0x700</span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_2 8</span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_2 3</span></div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_3</span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="comment"> * DPHY interface: see rxBitPos_0</span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_3 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_3 0x7000</span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_3 12</span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_3 3</span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_4</span></div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="comment"> * DPHY interface: see rxBitPos_0</span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_4 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_4 0x70000</span></div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_4 16</span></div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_4 3</span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_5</span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="comment"> * DPHY interface: see rxBitPos_0</span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_5 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_5 0x700000</span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_5 20</span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_5 3</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_6</span></div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="comment"> * DPHY interface: see rxBitPos_0</span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_6 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_6 0x7000000</span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_6 24</span></div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_6 3</span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rxBitPos_7</span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="comment"> * DPHY interface: see rxBitPos_0</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBITPOS_7 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_0</span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBITPOS_7 0x70000000</span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBITPOS_7 28</span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBITPOS_7 3</span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;</div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_phy_parameters_1</span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="comment"> * Initialization value: 0x76543210  Initialization mask: 0x77777777</span></div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1 0x40090184</span></div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1 0x4</span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1 0x77777777</span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;</div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_0</span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="comment"> * DPHY interface: control txBitPos(8)(3) controls the position that a bit should have at the DPHY interface.</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="comment"> * So the default values are txBitPos_0 = 0, txBitPos_1 = 1, txBitPos_2 = 2, etc.</span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="comment"> * Note1 that this is a conversion from internal data byte to the DPHY interface.</span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="comment"> * So</span></div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="comment"> *  for(n=7;n&gt;=0;n--)</span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="comment"> *    tx_dphy_bit(n) = tx_data(tx_BitPos(n))</span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="comment"> *  endfor</span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="comment"> * Note2 that txBitPos and rxBitPos must have inverse functions.</span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_0 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_0 0x7</span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_0 0</span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_0 3</span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_1</span></div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="comment"> * DPHY interface: see txBitPos_0</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_1 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_1 0x70</span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_1 4</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_1 3</span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_2</span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="comment"> * DPHY interface: see txBitPos_0</span></div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_2 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_2 0x700</span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_2 8</span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_2 3</span></div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_3</span></div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="comment"> * DPHY interface: see txBitPos_0</span></div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_3 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_3 0x7000</span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_3 12</span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_3 3</span></div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_4</span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="comment"> * DPHY interface: see txBitPos_0</span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_4 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_4 0x70000</span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_4 16</span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_4 3</span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_5</span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="comment"> * DPHY interface: see txBitPos_0</span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_5 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_5 0x700000</span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_5 20</span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_5 3</span></div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_6</span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="comment"> * DPHY interface: see txBitPos_0</span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_6 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_6 0x7000000</span></div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_6 24</span></div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_6 3</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_txBitPos_7</span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="comment"> * DPHY interface: see txBitPos_0</span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBITPOS_7 IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_1</span></div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBITPOS_7 0x70000000</span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBITPOS_7 28</span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBITPOS_7 3</span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;</div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_phy_parameters_2</span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2 0x40090188</span></div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2 0x4</span></div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2 0xffffffff</span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;</div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyTxStartup</span></div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="comment"> * DPHY interface: the phy wait time (in us) before transmission of a frame may start.</span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYTXSTARTUP IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2</span></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYTXSTARTUP 0xff</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYTXSTARTUP 0</span></div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYTXSTARTUP 8</span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyTxLatency</span></div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="comment"> * DPHY interface: phy delay (in us) between DPHY interface and air interface.</span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYTXLATENCY IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2</span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYTXLATENCY 0xff00</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYTXLATENCY 8</span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYTXLATENCY 8</span></div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyTxFinish</span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="comment"> * DPHY interface: Phy wait time (in us) before deasserting TX_EN after deasserting TX_VALID.</span></div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYTXFINISH IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2</span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYTXFINISH 0xff0000</span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYTXFINISH 16</span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYTXFINISH 8</span></div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyTRxWait</span></div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="comment"> * DPHY interface: Phy wait time (in us) between deassertion of TX_EN and assertion of RX_EN or vice versa.</span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYTRXWAIT IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_2</span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYTRXWAIT 0xff000000</span></div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYTRXWAIT 24</span></div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYTRXWAIT 8</span></div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;</div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_phy_parameters_3</span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="comment"> * Initialization value: 0x1000000  Initialization mask: 0x1ffffff</span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3 0x4009018c</span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3 0x4</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3 0x1ffffff</span></div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;</div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyRxStartup</span></div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="comment"> * DPHY interface: Phy wait time (in us) before receiving of a frame may start.</span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYRXSTARTUP IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3</span></div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYRXSTARTUP 0xff</span></div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYRXSTARTUP 0</span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYRXSTARTUP 8</span></div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyRxLatency</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="comment"> * DPHY interface: Phy delay (in us) between air and DPHY interface.</span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYRXLATENCY IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3</span></div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYRXLATENCY 0xff00</span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYRXLATENCY 8</span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYRXLATENCY 8</span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_phyEnable</span></div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="comment"> * DPHY interface: Asserting the DPHY interface signals TX_EN or RX_EN does not take place within the time phyEnable after asserting the signal PHY_EN.</span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="comment"> * (in us).</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PHYENABLE IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PHYENABLE 0xff0000</span></div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PHYENABLE 16</span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PHYENABLE 8</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_use_legacy_phy_en</span></div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="comment"> * If the control register use_legacy_phy_en is set (default), the output signal PHY_TRANSACTION will be sourced by PHY_EN rather than PHY_TRANSACTION.</span></div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_USE_LEGACY_PHY_EN IND_R_FTDF_ON_OFF_REGMAP_PHY_PARAMETERS_3</span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_USE_LEGACY_PHY_EN 0x1000000</span></div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_USE_LEGACY_PHY_EN 24</span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_USE_LEGACY_PHY_EN 1</span></div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;</div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_control_0</span></div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xfffffff</span></div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0 0x40090200</span></div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0 0x4</span></div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0 0xfffffff</span></div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;</div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DbgRxTransparentMode</span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="comment"> * If set yo &#39;1&#39;, Rx pipe is fully set in transparent mode (for debug purpose).</span></div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DBGRXTRANSPARENTMODE IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DBGRXTRANSPARENTMODE 0x1</span></div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DBGRXTRANSPARENTMODE 0</span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DBGRXTRANSPARENTMODE 1</span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxBeaconOnly</span></div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="comment"> * If set to &#39;1&#39;, only Beacons frames are accepted</span></div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBEACONONLY IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBEACONONLY 0x2</span></div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBEACONONLY 1</span></div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBEACONONLY 1</span></div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxCoordRealignOnly</span></div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="comment"> * If set to &#39;1&#39;, only Coordinator Realignment frames are accepted</span></div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXCOORDREALIGNONLY IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXCOORDREALIGNONLY 0x4</span></div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXCOORDREALIGNONLY 2</span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXCOORDREALIGNONLY 1</span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rx_read_buf_ptr</span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="comment"> * Indication where new data will be read</span></div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="comment"> * All four bits shall be used when using these pointer values (0d - 15d).</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="comment"> * However, the Receive Packet buffer has a size of 8 entries.</span></div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="comment"> * So reading the Receive Packet buffer entries shall use the mod8 of the pointer values.</span></div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_READ_BUF_PTR IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_READ_BUF_PTR 0x78</span></div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_READ_BUF_PTR 3</span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_READ_BUF_PTR 4</span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DisRxFrmPendingca</span></div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="comment"> * Whan the control register DisRxFrmPendingCa is set to &#39;1&#39;, the notification of the received FP bit to the LMAC Controller is disabled and thus no consequent actions will take place.</span></div><div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DISRXFRMPENDINGCA IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DISRXFRMPENDINGCA 0x80</span></div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DISRXFRMPENDINGCA 7</span></div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DISRXFRMPENDINGCA 1</span></div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DisRxAckRequestca</span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="comment"> * When the control register DisRxAckRequestca is set to &#39;1&#39; all consequent actions for a received Acknowledge Request bit are disabled.</span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DISRXACKREQUESTCA IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DISRXACKREQUESTCA 0x100</span></div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DISRXACKREQUESTCA 8</span></div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DISRXACKREQUESTCA 1</span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassCrcerror</span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="comment"> * If set to &#39;1&#39;, a FCS error will not drop the frame. However, an FCS error will be reported in the Rx meta data (crc16_error is set to &#39;1&#39;).</span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSCRCERROR IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSCRCERROR 0x200</span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSCRCERROR 9</span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSCRCERROR 1</span></div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DisDataRequestca</span></div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="comment"> * When the control register DisDataRequestCa is set, the notification of the received Data Request is disabled.</span></div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DISDATAREQUESTCA IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DISDATAREQUESTCA 0x400</span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DISDATAREQUESTCA 10</span></div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DISDATAREQUESTCA 1</span></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassResFrameVersion</span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="comment"> * If set to &#39;1&#39;, a packet with a reserved FrameVersion shall not be dropped</span></div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSRESFRAMEVERSION IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSRESFRAMEVERSION 0x800</span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSRESFRAMEVERSION 11</span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSRESFRAMEVERSION 1</span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassWrongDPANId</span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="comment"> * If register macAlwaysPassWrongDPANId is set to &#39;1&#39;, packet with a wrong Destiantion PanID will not be dropped.</span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="comment"> * However, in case of an FCS error, the packet is dropped.</span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDPANID IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDPANID 0x1000</span></div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDPANID 12</span></div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDPANID 1</span></div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassWrongDAddr</span></div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="comment"> * If set to &#39;1&#39;, a packet with a wrong DAddr is  not dropped</span></div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDADDR IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDADDR 0x2000</span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDADDR 13</span></div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWRONGDADDR 1</span></div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassBeaconWrongPANId</span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="comment"> * If the control register macAlwaysPassBeaconWrongPANId is set, the frame is not dropped in case of a mismatch in PAN-ID, irrespective of the setting of RxBeaconOnly.</span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSBEACONWRONGPANID IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSBEACONWRONGPANID 0x4000</span></div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSBEACONWRONGPANID 14</span></div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSBEACONWRONGPANID 1</span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassToPanCoordinator</span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="comment"> * When the control register macAlwaysPassToPanCoordinator is set to &#39;1&#39;, the frame is not dropped due to a span_coord_error.</span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="comment"> * However, in case of an FCS error, the packet is dropped.</span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSTOPANCOORDINATOR IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSTOPANCOORDINATOR 0x8000</span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSTOPANCOORDINATOR 15</span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSTOPANCOORDINATOR 1</span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macAlwaysPassFrmType</span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="comment"> * The control registers macAlwaysPassFrmType[7:0], shall control if this Frame Type shall be dropped.</span></div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="comment"> * If a bit is set to &#39;1&#39;, the Frame Type corresponding with the bit position is not dropped, even in case of a CRC error.</span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="comment"> * Example:</span></div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="comment"> *   if bit 3 is set to &#39;1&#39;, Frame Type 3 shall not be dropped.</span></div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="comment"> *   If there is a FCS error, the error shall be reported in the Rx meta data (crc16_error is set to &#39;1&#39;).</span></div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSFRMTYPE IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSFRMTYPE 0xff0000</span></div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSFRMTYPE 16</span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSFRMTYPE 8</span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macAlwaysPassWakeUp</span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="comment"> * In CSL mode, if the control register macAlwaysPassWakeUp is set to &#39;1&#39;, received Wake- up frames for this device are put into the Rx packet buffer without notifying the LMAC Controller (part of transparent mode control).</span></div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWAKEUP IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWAKEUP 0x1000000</span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWAKEUP 24</span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACALWAYSPASSWAKEUP 1</span></div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macPassWakeUp</span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="comment"> * In CSL mode, if set to &#39;1&#39;, WakeUp frames will be put into the Rx buffer.</span></div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="comment"> * This can be useful for software to parse the WakeUp frame.</span></div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACPASSWAKEUP IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACPASSWAKEUP 0x2000000</span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACPASSWAKEUP 25</span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACPASSWAKEUP 1</span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_macImplicitBroadcast</span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="comment"> * If set to &#39;1&#39;, Frame Version 2 frames without Daddr or DPANId shall be accepted.</span></div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACIMPLICITBROADCAST IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACIMPLICITBROADCAST 0x4000000</span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACIMPLICITBROADCAST 26</span></div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACIMPLICITBROADCAST 1</span></div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DisRxAckReceivedca</span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="comment"> * If set to &#39;1&#39;, the LMAC controller shall ignore all consequent actions upon a set AR bit in the transmitted frame (e.g. enabling Rx-on mode after the transmission and wait for an ACK).</span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DISRXACKRECEIVEDCA IND_R_FTDF_ON_OFF_REGMAP_RX_CONTROL_0</span></div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DISRXACKRECEIVEDCA 0x8000000</span></div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DISRXACKRECEIVEDCA 27</span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DISRXACKRECEIVEDCA 1</span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;</div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_event</span></div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xf</span></div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="comment"> * Access mode: E-RCW2 (event read/clear on write 1)</span></div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_EVENT 0x40090204</span></div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_EVENT 0x4</span></div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_EVENT 0xf</span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;</div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxSof_e</span></div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="comment"> * Set to &#39;1&#39; when RX_SOF has been detected.</span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[1].</span></div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXSOF_E IND_R_FTDF_ON_OFF_REGMAP_RX_EVENT</span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXSOF_E 0x1</span></div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXSOF_E 0</span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXSOF_E 1</span></div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_overflow_e</span></div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="comment"> * If set to &#39;1&#39; it indicates that the Rx packet buffer has an overflow.</span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[1].</span></div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_E IND_R_FTDF_ON_OFF_REGMAP_RX_EVENT</span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_E 0x2</span></div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_E 1</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_E 1</span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_buf_avail_e</span></div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="comment"> * If set to &#39;1&#39; it indicates that a new valid packet completely has been received</span></div><div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[1].</span></div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_E IND_R_FTDF_ON_OFF_REGMAP_RX_EVENT</span></div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_E 0x4</span></div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_E 2</span></div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_E 1</span></div><div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rxbyte_e</span></div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="comment"> * If set to &#39;1&#39; it indicates that the first byte of a new packet has been received</span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[1].</span></div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBYTE_E IND_R_FTDF_ON_OFF_REGMAP_RX_EVENT</span></div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBYTE_E 0x8</span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBYTE_E 3</span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBYTE_E 1</span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;</div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_mask</span></div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xf</span></div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="comment"> * Access mode: EM-RW (event mask)</span></div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_MASK 0x40090208</span></div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_MASK 0x4</span></div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_MASK 0xf</span></div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;</div><div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_RxSof_m</span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="comment"> * Mask bit for event &quot;RxSof_e&quot;.</span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXSOF_M IND_R_FTDF_ON_OFF_REGMAP_RX_MASK</span></div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXSOF_M 0x1</span></div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXSOF_M 0</span></div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXSOF_M 1</span></div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_overflow_m</span></div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="comment"> * Mask bit for event &quot; rx_overflow_e&quot;.</span></div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_M IND_R_FTDF_ON_OFF_REGMAP_RX_MASK</span></div><div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_M 0x2</span></div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_M 1</span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_OVERFLOW_M 1</span></div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_buf_avail_m</span></div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="comment"> * Mask bit for event &quot;rx_buf_avail_e&quot;.</span></div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_M IND_R_FTDF_ON_OFF_REGMAP_RX_MASK</span></div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_M 0x4</span></div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_M 2</span></div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_BUF_AVAIL_M 1</span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rxbyte_m</span></div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="comment"> * Mask bit for event &quot;rxbyte_e&quot;.</span></div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RXBYTE_M IND_R_FTDF_ON_OFF_REGMAP_RX_MASK</span></div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RXBYTE_M 0x8</span></div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RXBYTE_M 3</span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RXBYTE_M 1</span></div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;</div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_status</span></div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS 0x4009020c</span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_STATUS 0x4</span></div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_STATUS 0x1f</span></div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;</div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_buff_is_full</span></div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="comment"> * If set to &#39;1&#39;, it indicates that the Rx packet buffer is full</span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS</span></div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL 0x1</span></div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL 0</span></div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL 1</span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_rx_write_buf_ptr</span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="comment"> * Indication where new data will be written.</span></div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="comment"> * All four bits shall be used when using these pointer values (0d - 15d).</span></div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="comment"> * However, the Receive Packet buffer has a size of 8 entries.</span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="comment"> * So reading the Receive Packet buffer entries shall use the mod8 of the pointer values.</span></div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_WRITE_BUF_PTR IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_WRITE_BUF_PTR 0x1e</span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_WRITE_BUF_PTR 1</span></div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_WRITE_BUF_PTR 4</span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;</div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SymbolTimeSnapshotVal</span></div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL 0x40090210</span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL 0x4</span></div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL 0xffffffff</span></div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;</div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SymbolTimeSnapshotVal</span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="comment"> * The Status register SymbolTimeSnapshotVal indicates the actual value of the TimeStamp generator.</span></div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="comment"> * This can be useful for software to use e.g. in CSL mode at creating an Enhanced ACK to calculate the CSL phase and period.</span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL</span></div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL 0xffffffff</span></div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL 0</span></div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMESNAPSHOTVAL 32</span></div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;</div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_status_delta</span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="comment"> * Access mode: D-RCW (delta read/clear on write 1)</span></div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS_DELTA 0x40090220</span></div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_STATUS_DELTA 0x4</span></div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_STATUS_DELTA 0x1</span></div><div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;</div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_buff_is_full_d</span></div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="comment"> * Delta bit of status &quot;rx_buff_is_full&quot;.</span></div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="comment"> * This delta bit is set to &#39;1&#39; on each change of this status, contributes to ftdf_ce[1].</span></div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_D IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS_DELTA</span></div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_D 0x1</span></div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_D 0</span></div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_D 1</span></div><div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;</div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_rx_status_mask</span></div><div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="comment"> * Access mode: DM-RW (delta mask)</span></div><div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS_MASK 0x40090224</span></div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_RX_STATUS_MASK 0x4</span></div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_RX_STATUS_MASK 0x1</span></div><div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;</div><div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_rx_buff_is_full_m</span></div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="comment"> * Mask bit for delta bit &quot;rx_buff_is_full_d&quot;.</span></div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_M IND_R_FTDF_ON_OFF_REGMAP_RX_STATUS_MASK</span></div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_M 0x1</span></div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_M 0</span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_RX_BUFF_IS_FULL_M 1</span></div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;</div><div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_control_0</span></div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="comment"> * Initialization value: 0x4350  Initialization mask: 0x7ff1</span></div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0 0x40090240</span></div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0 0x4</span></div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0 0x7ff1</span></div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;</div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_DbgTxTransparentMode</span></div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="comment"> * If set to &#39;1&#39;, the MPDU octets pass transparently through the MAC in the transmit direction (for debug purpose).</span></div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DBGTXTRANSPARENTMODE IND_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0</span></div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DBGTXTRANSPARENTMODE 0x1</span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DBGTXTRANSPARENTMODE 0</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DBGTXTRANSPARENTMODE 1</span></div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macMaxBE</span></div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="comment"> * CSMA-CA: Maximum Backoff Exponent (range 3-8)</span></div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACMAXBE IND_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0</span></div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACMAXBE 0xf0</span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACMAXBE 4</span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACMAXBE 4</span></div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macMinBE</span></div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="comment"> * CSMA-CA: Minimum Backoff Exponent (range 0-macMaxBE)</span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACMINBE IND_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0</span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACMINBE 0xf00</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACMINBE 8</span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACMINBE 4</span></div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macMaxCSMABackoffs</span></div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="comment"> * CSMA-CA: Maximum number of CSMA-CA backoffs (range 0-5)</span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACMAXCSMABACKOFFS IND_R_FTDF_ON_OFF_REGMAP_TX_CONTROL_0</span></div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACMAXCSMABACKOFFS 0x7000</span></div><div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACMAXCSMABACKOFFS 12</span></div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACMAXCSMABACKOFFS 3</span></div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;</div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_ftdf_ce</span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="comment"> * Access mode: EC-R (composite event)</span></div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_FTDF_CE 0x40090250</span></div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_FTDF_CE 0x4</span></div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_FTDF_CE 0x3f</span></div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;</div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_ftdf_ce</span></div><div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;<span class="comment"> * Composite service request from ftdf macro (see FR0400 in v40.100.2.41.pdf), set to &#39;1&#39; if the branch currently contributes to the interrupt.</span></div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="comment"> * Bit 0 = unused</span></div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="comment"> * Bit 1 = rx interrupts</span></div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="comment"> * Bit 2 = unused</span></div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="comment"> * Bit 3 = miscelaneous interrupts</span></div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="comment"> * Bit 4 = tx interrupts</span></div><div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="comment"> * Bit 5 = Reserved</span></div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="comment"> * Upon an interrupt, using the ftdf_ce bits it can be checked which interrupt branch creates this interrupt.</span></div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_FTDF_CE IND_R_FTDF_ON_OFF_REGMAP_FTDF_CE</span></div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_FTDF_CE 0x3f</span></div><div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_FTDF_CE 0</span></div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_FTDF_CE 6</span></div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;</div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_ftdf_cm</span></div><div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x3f</span></div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="comment"> * Access mode: ECM-RW (composite event mask)</span></div><div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_FTDF_CM 0x40090254</span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_FTDF_CM 0x4</span></div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_FTDF_CM 0x3f</span></div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;</div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_ftdf_cm</span></div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="comment"> * mask bits for ftf_ce.</span></div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_FTDF_CM IND_R_FTDF_ON_OFF_REGMAP_FTDF_CM</span></div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_FTDF_CM 0x3f</span></div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_FTDF_CM 0</span></div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_FTDF_CM 6</span></div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;</div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SyncTimeStampThr</span></div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1ffffff</span></div><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR 0x40090304</span></div><div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR 0x4</span></div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR 0x1ffffff</span></div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;</div><div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SyncTimeStampThr</span></div><div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="comment"> * Threshold for synchronize the timestamp counter: at this value of the event counter the synchronization of the timestamp (symbol) counter is done (if SyncTimeStampEna is set to &#39;1&#39;).</span></div><div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="comment"> * If SyncTimeStamp_e is set to &#39;1&#39; the synchronization has taken place.</span></div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR</span></div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR 0x1ffffff</span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR 0</span></div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPTHR 25</span></div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;</div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SyncTimeStampVal</span></div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL 0x40090308</span></div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL 0x4</span></div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL 0xffffffff</span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;</div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SyncTimeStampVal</span></div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="comment"> * Value to synchronize the timestamp counter with at the moment indicated by SyncTimeStampThr.</span></div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL</span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL 0xffffffff</span></div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL 0</span></div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPVAL 32</span></div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;</div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SyncTimeStampPhaseVal</span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xff</span></div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL 0x40090320</span></div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL 0x4</span></div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL 0xff</span></div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;</div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SyncTimeStampPhaseVal</span></div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="comment"> * Value to synchronize the timestamp counter phase with at the moment indicated by SyncTimeStampThr.</span></div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="comment"> * Please note the +1 correction needed for most accurate result (+0.5 is than the average error, resulting is a just too fast clock).</span></div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL IND_R_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL</span></div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL 0xff</span></div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL 0</span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPPHASEVAL 8</span></div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;</div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_timer_control_1</span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x2</span></div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TIMER_CONTROL_1 0x4009030c</span></div><div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TIMER_CONTROL_1 0x4</span></div><div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TIMER_CONTROL_1 0x2</span></div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;</div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_SyncTimeStampEna</span></div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="comment"> * If set to &#39;1&#39;, the synchronization of the timestamp counter after a deep-sleep cycle will be performed when SyncTimeStampThr matches the value of the event (wake-up) counter.</span></div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPENA IND_R_FTDF_ON_OFF_REGMAP_TIMER_CONTROL_1</span></div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPENA 0x2</span></div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPENA 1</span></div><div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYNCTIMESTAMPENA 1</span></div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;</div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macTxStdAckFrmCnt</span></div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT 0x40090310</span></div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT 0x4</span></div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT 0xffffffff</span></div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;</div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macTxStdAckFrmCnt</span></div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="comment"> * Traffic counter: the number of standard Acknowledgment frames transmitted after the last deep-sleep cycle.</span></div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT IND_R_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT</span></div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT 0xffffffff</span></div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT 0</span></div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACTXSTDACKFRMCNT 32</span></div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;</div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macRxStdAckFrmOkCnt</span></div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT 0x40090314</span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT 0x4</span></div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT 0xffffffff</span></div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;</div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macRxStdAckFrmOkCnt</span></div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="comment"> * Traffic counter: the number of Standard Acknowledgment frames received after the last deep-sleep cycle.</span></div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT IND_R_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT</span></div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT 0xffffffff</span></div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT 0</span></div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACRXSTDACKFRMOKCNT 32</span></div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;</div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macRxAddrFailFrmCnt</span></div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT 0x40090318</span></div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT 0x4</span></div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT 0xffffffff</span></div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;</div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macRxAddrFailFrmCnt</span></div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="comment"> * Traffic counter: the number of frames discarded due to incorrect address or PAN Id after the last deep-sleep cycle.</span></div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT IND_R_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT</span></div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT 0xffffffff</span></div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT 0</span></div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACRXADDRFAILFRMCNT 32</span></div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;</div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macRxUnsupFrmCnt</span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT 0x4009031c</span></div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT 0x4</span></div><div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT 0xffffffff</span></div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;</div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macRxUnsupFrmCnt</span></div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;<span class="comment"> * Traffic counter: the number of frames which do pass the checks but are not supported after the last deep-sleep cycle.</span></div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT IND_R_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT</span></div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT 0xffffffff</span></div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT 0</span></div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACRXUNSUPFRMCNT 32</span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;</div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_macFCSErrorCount</span></div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT 0x40090340</span></div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT 0x4</span></div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT 0xffffffff</span></div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;</div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_macFCSErrorCount</span></div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="comment"> * metrics counter: the number of received frames that were discarded due to an incorrect FCS after the last deep-sleep cycle.</span></div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT IND_R_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT</span></div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT 0xffffffff</span></div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT 0</span></div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_MACFCSERRORCOUNT 32</span></div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;</div><div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_LmacReset</span></div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x106df</span></div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_LMACRESET 0x40090360</span></div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_LMACRESET 0x4</span></div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_LMACRESET 0x106df</span></div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;</div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_control</span></div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="comment"> * LmacReset_control: A &#39;1&#39; resets LMAC Controller (for debug and MLME-reset)</span></div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_CONTROL IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_CONTROL 0x1</span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_CONTROL 0</span></div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_CONTROL 1</span></div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_rx</span></div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="comment"> * LmacReset_rx: A &#39;1&#39; resets LMAC rx pipeline (for debug and MLME-reset)</span></div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_RX IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_RX 0x2</span></div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_RX 1</span></div><div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_RX 1</span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_tx</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="comment"> * LmacReset_tx: A &#39;1&#39; resets LMAC tx pipeline (for debug and MLME-reset)</span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_TX IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_TX 0x4</span></div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_TX 2</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_TX 1</span></div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_ahb</span></div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;<span class="comment"> * LmacReset_ahb: A &#39;1&#39; resets LMAC ahb interface (for debug and MLME-reset)</span></div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_AHB IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_AHB 0x8</span></div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_AHB 3</span></div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_AHB 1</span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_oreg</span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;<span class="comment"> * LmacReset_oreg: A &#39;1&#39; resets LMAC on_off regmap (for debug and MLME-reset)</span></div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="comment"> * #$LmacReset_areg@on_off_regmap</span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="comment"> * #LmacReset_areg: A &#39;1&#39; Resets LMAC always_on regmap (for debug and MLME-reset)</span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_OREG IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_OREG 0x10</span></div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_OREG 4</span></div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_OREG 1</span></div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_tstim</span></div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="comment"> * LmacReset_tstim: A &#39;1&#39; resets LMAC timestamp timer (for debug and MLME-reset)</span></div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_TSTIM IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_TSTIM 0x40</span></div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_TSTIM 6</span></div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_TSTIM 1</span></div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_sec</span></div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="comment"> * LmacReset_sec: A &#39;1&#39; resets LMAC security (for debug and MLME-reset)</span></div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="comment"> * #$LmacReset_wutim@on_off_regmap</span></div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;<span class="comment"> * #LmacReset_wutim: A &#39;1&#39; Resets LMAC wake-up timer (for debug and MLME-reset)</span></div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_SEC IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_SEC 0x80</span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_SEC 7</span></div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_SEC 1</span></div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_count</span></div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="comment"> * LmacReset_count: A &#39;1&#39; resets LMAC mac counters (for debug and MLME-reset)</span></div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_COUNT IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_COUNT 0x200</span></div><div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_COUNT 9</span></div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_COUNT 1</span></div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacReset_timctrl</span></div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="comment"> * LmacReset_count: A &#39;1&#39; resets LMAC timing control block (for debug and MLME-reset)</span></div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACRESET_TIMCTRL IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACRESET_TIMCTRL 0x400</span></div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACRESET_TIMCTRL 10</span></div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACRESET_TIMCTRL 1</span></div><div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_LmacGlobReset_count</span></div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="comment"> * If set, the LMAC performance and traffic counters will be reset.</span></div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="comment"> * Use this register for functionally reset these counters.</span></div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_LMACGLOBRESET_COUNT IND_R_FTDF_ON_OFF_REGMAP_LMACRESET</span></div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_LMACGLOBRESET_COUNT 0x10000</span></div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_LMACGLOBRESET_COUNT 16</span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_LMACGLOBRESET_COUNT 1</span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;</div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_wakeup_control_os</span></div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x3</span></div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_WAKEUP_CONTROL_OS 0x40090364</span></div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_WAKEUP_CONTROL_OS 0x4</span></div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_WAKEUP_CONTROL_OS 0x3</span></div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;</div><div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_WakeupTimerEnable_set</span></div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;<span class="comment"> * If set, WakeupTimerEnableStatus will be set.</span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLE_SET IND_R_FTDF_ON_OFF_REGMAP_WAKEUP_CONTROL_OS</span></div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLE_SET 0x1</span></div><div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLE_SET 0</span></div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLE_SET 1</span></div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_WakeupTimerEnable_clear</span></div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<span class="comment"> * If set, WakeupTimerEnableStatus will be cleared.</span></div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLE_CLEAR IND_R_FTDF_ON_OFF_REGMAP_WAKEUP_CONTROL_OS</span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLE_CLEAR 0x2</span></div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLE_CLEAR 1</span></div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_WAKEUPTIMERENABLE_CLEAR 1</span></div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;</div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SymbolTimeThr</span></div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR 0x40090380</span></div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR 0x4</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR 0xffffffff</span></div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;</div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SymbolTimeThr</span></div><div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;<span class="comment"> * Symboltime Threshold to generate a general interrupt when this value matches the symbol counter value.</span></div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR</span></div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR 0xffffffff</span></div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR 0</span></div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIMETHR 32</span></div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;</div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_SymbolTime2Thr</span></div><div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xffffffff</span></div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR 0x40090384</span></div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR 0x4</span></div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR 0xffffffff</span></div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;</div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_SymbolTime2Thr</span></div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;<span class="comment"> * Symboltime 2 Threshold to generate a general interrupt when this value matches the symbol counter value.</span></div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR IND_R_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR</span></div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR 0xffffffff</span></div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR 0</span></div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_SYMBOLTIME2THR 32</span></div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;</div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_DebugControl</span></div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1ff</span></div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_DEBUGCONTROL 0x40090390</span></div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_DEBUGCONTROL 0x4</span></div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_DEBUGCONTROL 0x1ff</span></div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;</div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_dbg_rx_input</span></div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="comment"> * If set to &#39;1&#39;, the Rx debug interface will be selected as input for the Rx pipeline rather than the DPHY interface signals.</span></div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;<span class="comment"> * Note that in this mode, DBG_RX_DATA[3:0] and DBG_RX_SOF are sourced by another source (outside the scope of the LMAC) while the other Rx inputs (CCA_STAT, LQI[7:0] and ED_STAT[7:0]) are forced to 0x00.</span></div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DBG_RX_INPUT IND_R_FTDF_ON_OFF_REGMAP_DEBUGCONTROL</span></div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DBG_RX_INPUT 0x100</span></div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DBG_RX_INPUT 8</span></div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DBG_RX_INPUT 1</span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_dbg_control</span></div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="comment"> * Control of the debug interface:</span></div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="comment"> * dbg_control 0x00 Not used</span></div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;<span class="comment"> *              diagnose bus bit 7 - 0 = all &#39;0&#39;</span></div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="comment"> * dbg_control 0x01 Legacy debug mode</span></div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="comment"> *              diagnose bus bit 7 = ed_request</span></div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="comment"> *              diagnose bus bit 6 = gen_irq</span></div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;<span class="comment"> *              diagnose bus bit 5 = tx_en</span></div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="comment"> *              diagnose bus bit 4 = rx_en</span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="comment"> *              diagnose bus bit 3 = phy_en</span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="comment"> *              diagnose bus bit 2 = tx_valid</span></div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="comment"> *              diagnose bus bit 1 = rx_sof</span></div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="comment"> *              diagnose bus bit 0 = rx_eof</span></div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="comment"> * dbg_control 0x02 Clocks and reset</span></div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="comment"> *              diagnose bus bit 7-3 = &quot;00000&quot;</span></div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="comment"> *              diagnose bus bit 2   = lp_clk divide by 2</span></div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="comment"> *              diagnose bus bit 1   = mac_clk divide by 2</span></div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="comment"> *              diagnose bus bit 0   = hclk divided by 2</span></div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;<span class="comment"> * dbg_control in range 0x02 - 0x0f Not used</span></div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="comment"> *              diagnose bus bit 7 - 0 = all &#39;0&#39;</span></div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="comment"> * dbg_control in range 0x10 - 0x1f Debug rx pipeline</span></div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;<span class="comment"> *      0x10    Rx phy signals</span></div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_enable towards the rx_pipeline</span></div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="comment"> *              diagnose bus bit 6   = rx_sof from phy</span></div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="comment"> *              diagnose bus bit 5-2 = rx_data from phy</span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="comment"> *              diagnose bus bit 1   = rx_eof to phy</span></div><div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_sof event from rx_mac_timing block</span></div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="comment"> *      0x11    Rx sof and length</span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_sof</span></div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="comment"> *              diagnose bus bit 6-0 = rx_mac_length from rx_mac_timing block</span></div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="comment"> *      0x12    Rx mac timing output</span></div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = Enable from rx_mac_timing block</span></div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="comment"> *              diagnose bus bit 6   = Sop    from rx_mac_timing block</span></div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="comment"> *              diagnose bus bit 5   = Eop    from rx_mac_timing block</span></div><div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="comment"> *              diagnose bus bit 4   = Crc    from rx_mac_timing block</span></div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="comment"> *              diagnose bus bit 3   = Err    from rx_mac_timing block</span></div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="comment"> *              diagnose bus bit 2   = Drop   from rx_mac_timing block</span></div><div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;<span class="comment"> *              diagnose bus bit 1   = Forward from rx_mac_timing block</span></div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_sof</span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;<span class="comment"> *      0x13    Rx mac frame parser output</span></div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = Enable from mac_frame_parser block</span></div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="comment"> *              diagnose bus bit 6   = Sop    from  mac_frame_parser block</span></div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="comment"> *              diagnose bus bit 5   = Eop    from  mac_frame_parser block</span></div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="comment"> *              diagnose bus bit 4   = Crc    from  mac_frame_parser block</span></div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="comment"> *              diagnose bus bit 3   = Err    from  mac_frame_parser block</span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="comment"> *              diagnose bus bit 2   = Drop   from  mac_frame_parser block</span></div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="comment"> *              diagnose bus bit 1   = Forward from mac_frame_parser block</span></div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_sof</span></div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="comment"> *      0x14    Rx status to Umac</span></div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_frame_stat_umac.crc16_error</span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="comment"> *              diagnose bus bit 6   = rx_frame_stat_umac.res_frm_type_error</span></div><div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="comment"> *              diagnose bus bit 5   = rx_frame_stat_umac.res_frm_version_error</span></div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;<span class="comment"> *              diagnose bus bit 4   = rx_frame_stat_umac.dpanid_error</span></div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="comment"> *              diagnose bus bit 3   = rx_frame_stat_umac.daddr_error</span></div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="comment"> *              diagnose bus bit 2   = rx_frame_stat_umac.spanid_error</span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="comment"> *              diagnose bus bit 1   = rx_frame_stat_umac.ispan_coord_error</span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_sof</span></div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="comment"> *      0x15    Rx status to lmac</span></div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_frame_stat.packet_valid</span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="comment"> *              diagnose bus bit 6   = rx_frame_stat.rx_sof_e</span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="comment"> *              diagnose bus bit 5   = rx_frame_stat.rx_eof_e</span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="comment"> *              diagnose bus bit 4   = rx_frame_stat.wakeup_frame</span></div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="comment"> *              diagnose bus bit 3-1 = rx_frame_stat.frame_type</span></div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_frame_stat.rx_sqnr_valid</span></div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="comment"> *      0x16    Rx buffer control</span></div><div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;<span class="comment"> *              diagnose_bus bit 7-4 = prov_from_swio.rx_read_buf_ptr</span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="comment"> *              diagnose bus bit 3-0 = stat_to_swio.rx_write_buf_ptr</span></div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;<span class="comment"> *      0x17    Rx interrupts</span></div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = stat_to_swio.rx_buf_avail_e</span></div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;<span class="comment"> *              diagnose bus bit 6   = stat_to_swio.rx_buf_full</span></div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="comment"> *              diagnose bus bit 5   = stat_to_swio.rx_buf_overflow_e</span></div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="comment"> *              diagnose bus bit 4   = stat_to_swio.rx_sof_e</span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="comment"> *              diagnose bus bit 3   = stat_to_swio.rxbyte_e</span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="comment"> *              diagnose bus bit 2   = rx_frame_ctrl.rx_enable</span></div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;<span class="comment"> *              diagnose bus bit 1   = rx_eof</span></div><div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;<span class="comment"> *              diagnose bus bit 0   = rx_sof</span></div><div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="comment"> *      0x18    diagnose_bus bit 7-3 =</span></div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;<span class="comment"> *                      Prt statements mac frame parser</span></div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="comment"> *                         0 Reset</span></div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="comment"> *                      1 Multipurpose frame with no dpanid and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;<span class="comment"> *                      2 Multipurpose frame with no dest address and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="comment"> *                      3 RX unsupported frame type detected</span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="comment"> *                      4 RX non Beacon frame detected and dropped in RxBeaconOnly mode</span></div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="comment"> *                      5 RX frame passed due to macAlwaysPassFrmType set</span></div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="comment"> *                      6 RX unsupported da_mode = 01 for frame_version 0x0- detected</span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="comment"> *                      7 RX unsupported sa_mode = 01 for frame_version 0x0- detected</span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<span class="comment"> *                      8 Data or command frame with no dpanid and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="comment"> *                      9 Data or command frame with no dest address and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="comment"> *                      10 RX unsupported frame_version detected</span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="comment"> *                      11 Multipurpose frame with no dpanid and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="comment"> *                      12 Multipurpose frame with no dest address and macImplicitBroadcast is false and not pan cooordinator dropped</span></div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="comment"> *                      13 RX unsupported frame_version detected</span></div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="comment"> *                      14 RX Destination PAN Id check failed</span></div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;<span class="comment"> *                      15 RX Destination address (1 byte)  check failed</span></div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="comment"> *                      16 RX Destination address (2 byte)  check failed</span></div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="comment"> *                      17 RX Destination address (8 byte)  check failed</span></div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="comment"> *                      18 RX Source PAN Id check for Beacon frames failed</span></div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="comment"> *                      19 RX Source PAN Id check failed</span></div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="comment"> *                      20 Auxiliary Security Header security control word received</span></div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="comment"> *                      21 Auxiliary Security Header unsupported_legacy received frame_version 00</span></div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="comment"> *                      22 Auxiliary Security Header unsupported_legacy security frame_version 11</span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="comment"> *                      23 Auxiliary Security Header frame counter field received</span></div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="comment"> *                      24 Auxiliary Security Header Key identifier field received</span></div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="comment"> *                      25 Errored Destination  Wakeup frame found send to Umac, not indicated towards lmac controller</span></div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="comment"> *                      26 MacAlwaysPassWakeUpFrames = 1, Wakeup frame found send to Umac, not indicated towards lmac controller</span></div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;<span class="comment"> *                      27 Wakeup frame found send to lmac controller and Umac</span></div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="comment"> *                      28 Wakeup frame found send to lmac controller, dropped towards Umac</span></div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="comment"> *                      29 Command frame with data_request command received</span></div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="comment"> *                      30 Coordinator realignment frame received</span></div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="comment"> *                         31 Not Used</span></div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="comment"> *              diagnose bus bit 2-0 = frame_type</span></div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="comment"> *      0x19    diagnose_bus bit 7-4 =</span></div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="comment"> *                      Framestates mac frame parser</span></div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="comment"> *                         0 idle_state</span></div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="comment"> *                      1 fr_ctrl_state</span></div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="comment"> *                      2 fr_ctrl_long_state</span></div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="comment"> *                      3 seq_nr_state</span></div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="comment"> *                      4 dest_pan_id_state</span></div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="comment"> *                      5 dest_addr_state</span></div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="comment"> *                      6 src_pan_id_state</span></div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="comment"> *                      7 src_addr_state</span></div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="comment"> *                      8 aux_sec_hdr_state</span></div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="comment"> *                      9 hdr_ie_state</span></div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="comment"> *                      10 pyld_ie_state</span></div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="comment"> *                      11 ignore_state</span></div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="comment"> *                      12-16  Not used</span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="comment"> *              diagnose bus bit 3   = rx_mac_sof_e</span></div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="comment"> *              diagnose bus bit 2-0 = frame_type</span></div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="comment"> *      0x1a    diagnose_bus bit 7   = execute_sa_match</span></div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="comment"> *                 diagnose_bus bit 6   = sa_match_found (1 clk delayed)</span></div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="comment"> *                 diagnose_bus bit 5   = prov_from_swio.FP_override</span></div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="comment"> *                 diagnose_bus bit 4   = fp_mac_drdy</span></div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="comment"> *                 diagnose_bus bit 3   = fp_mac_ld_strb</span></div><div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="comment"> *                 diagnose_bus bit 2-1 = rx_frame_stat_lmac.rx_sa_mode</span></div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="comment"> *                 diagnose_bus bit 0   = rx_mac_sof_e</span></div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="comment"> *      0x1b    diagnose_bus bit 7   = execute_sa_match</span></div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="comment"> *                 diagnose_bus bit 6-2 = fp_mac_addr_cnt</span></div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="comment"> *                 diagnose_bus bit 1   = fp_bit_decided</span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="comment"> *                 diagnose_bus bit 0   = prov_from_swio.Addr_tab_match_FP_value</span></div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="comment"> *      0x1c    diagnose_bus bit 7   = execute_sa_match</span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="comment"> *                 diagnose_bus bit 6   = sa_match_found (1 clk delayed)</span></div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="comment"> *                 diagnose_bus bit 5   = fp_mac_rdata(68): Short_LongNot</span></div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="comment"> *                 diagnose_bus bit 4-1 = fp_mac_rdata(67 DOWNTO 64): SA valid bits</span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="comment"> *                 diagnose_bus bit 0   = fp_mac_rdata(0): least significant bit from FPPR</span></div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="comment"> *      0x1d    diagnose_bus bit 7   = execute_sa_match</span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="comment"> *                 diagnose_bus bit 6   = sa_match_found (1 clk delayed)</span></div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="comment"> *                 diagnose_bus bit 5-0 = fp_mac_rdata(5 DOWNTO 0): 6 least significant bits from FPPR</span></div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="comment"> *         0x1e-0x1f    Not Used</span></div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="comment"> *              diagnose bus bit 7-0 = all &#39;0&#39;</span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="comment"> * dbg_control in range 0x20 - 0x2f Debug tx pipeline</span></div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="comment"> *      0x20    Top and bottom interfaces tx datapath</span></div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_mac_ld_strb</span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="comment"> *              diagnose bus bit 6   = tx_mac_drdy</span></div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="comment"> *              diagnose bus bit 5   = tx_valid</span></div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="comment"> *              diagnose bus bit 4-1 = tx_data</span></div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;<span class="comment"> *              diagnose bus bit 0   = symbol_ena</span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;<span class="comment"> *      0x21    Control signals for tx datapath</span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = TxTransparentMode</span></div><div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;<span class="comment"> *              diagnose bus bit 6   = ctrl_lmac_to_tx.CRC16_ena</span></div><div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;<span class="comment"> *              diagnose bus bit 5   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;<span class="comment"> *              diagnose bus bit 4   = ctrl_lmac_to_tx.gen_ack</span></div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;<span class="comment"> *              diagnose bus bit 3   = ctrl_lmac_to_tx.gen_wu</span></div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="comment"> *              diagnose bus bit 2-1 = ctrl_lmac_to_tx.tx_frame_nmbr</span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="comment"> *              diagnose bus bit 0   = tx_valid</span></div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;<span class="comment"> *      0x22    Control signals for wakeup frames</span></div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;<span class="comment"> *              diagnose bus bit 6   = ctrl_lmac_to_tx.gen_wu</span></div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="comment"> *              diagnose bus bit 5-1 = ctrl_lmac_to_tx.gen_wu_RZ(4 DOWNTO 0)</span></div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="comment"> *              diagnose bus bit 0   = ctrl_tx_to_lmac.tx_rz_zero</span></div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="comment"> *      0x23    Data signals for wakeup frame</span></div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="comment"> *              diagnose bus bit 6   = ctrl_lmac_to_tx.gen_wu</span></div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="comment"> *              diagnose bus bit 5   = tx_valid</span></div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="comment"> *              diagnose bus bit 4-1 = tx_data</span></div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="comment"> *              diagnose bus bit 0   = ctrl_tx_to_lmac.tx_rz_zero</span></div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="comment"> *      0x24    Data and control ack frame</span></div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="comment"> *              diagnose bus bit 6   = ctrl_lmac_to_tx.gen_ack</span></div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="comment"> *              diagnose bus bit 5   = tx_valid</span></div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="comment"> *              diagnose bus bit 4-1 = tx_data</span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="comment"> *              diagnose bus bit 0   = symbol_ena</span></div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;<span class="comment"> *      0x25    FP bit decision</span></div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = fp_bit_decided</span></div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="comment"> *              diagnose bus bit 6   = execute_sa_match</span></div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="comment"> *              diagnose bus bit 5   = ctrl_lmac_to_tx.rx_fp_decided</span></div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;<span class="comment"> *              diagnose bus bit 4-3 = ctrl_lmac_to_tx.rx_sa_mode</span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="comment"> *              diagnose bus bit 2   = swio_to_lmac_tx.FP_override</span></div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="comment"> *              diagnose bus bit 1   = swio_to_lmac_tx.FP_force_value</span></div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;<span class="comment"> *              diagnose bus bit 0   = tx_valid</span></div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="comment"> *      0x2a    Event counter, 8 least significant bits, synchronized to mac_clk</span></div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="comment"> *         0x2b    symbol counter, 8 fore most least significant bits (15 downto 8)</span></div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="comment"> *         0x2c    symbol counter, 8 least significant bits (7 downto 0)</span></div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="comment"> * dbg_control in range 0x2e - 0x3f Debug lmac_controller</span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="comment"> *      0x2d    Not Used</span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="comment"> *              diagnose bus bit 7-0 = all &#39;0&#39;</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="comment"> *         0x23    Phy_transaction last minute changes due to corner cases</span></div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="comment"> *                 diagnose_bus bit 7   = phy_transaction</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="comment"> *                 diagnose_bus bit 6   = symbol_timer_preset</span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="comment"> *                 diagnose_bus bit 5   = symbol_timer_almost_ready</span></div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="comment"> *                 diagnose_bus bit 4   = csl_idle_rx</span></div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="comment"> *                 diagnose_bus bit 3   = csl_data_rx</span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="comment"> *                 diagnose_bus bit 2   = rx_enable_os_capt</span></div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="comment"> *                 diagnose_bus bit 1   = rx_enable_os_capt_done</span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="comment"> *                 diagnose_bus bit 0   = phy_en_ready</span></div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="comment"> *         0x2f    Phy control in combination with arbiter state machine</span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="comment"> *                 diagnose_bus bit 7   = phy_transaction</span></div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="comment"> *                 diagnose_bus bit 6   = arb_phy_trans_res_store</span></div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;<span class="comment"> *                 diagnose_bus bit 5-0 = arb_debug_info</span></div><div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="comment"> *      0x30    Phy signals</span></div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_en</span></div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="comment"> *              diagnose bus bit 6   = tx_en</span></div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="comment"> *              diagnose bus bit 5   = rx_en</span></div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;<span class="comment"> *              diagnose bus bit 4-1 = phyattr(3 downto 0)</span></div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;<span class="comment"> *              diagnose bus bit 0   = ed_request</span></div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="comment"> *      0x31    Phy enable and detailed statemachine info</span></div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_en</span></div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="comment"> *              diagnose bus bit 6-0 = prt statements detailed statemachine info</span></div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;<span class="comment"> *                      0 Reset</span></div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="comment"> *                      1 MAIN_STATE_IDLE TX_ACKnowledgement frame skip CSMA_CA</span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="comment"> *                      2 MAIN_STATE_IDLE : Wake-Up frame resides in buffer no</span></div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="comment"> *                      3 MAIN_STATE_IDLE : TX frame in TSCH mode</span></div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="comment"> *                      4 MAIN_STATE_IDLE : TX frame</span></div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="comment"> *                      5 MAIN_STATE_IDLE : goto SINGLE_CCA</span></div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="comment"> *                      6 MAIN_STATE_IDLE : goto Energy Detection</span></div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;<span class="comment"> *                      7 MAIN_STATE_IDLE : goto RX</span></div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="comment"> *                      8 MAIN_STATE_IDLE de-assert phy_en wait for</span></div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;<span class="comment"> *                      9 MAIN_STATE_IDLE Start phy_en and assert phy_en wait for :</span></div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="comment"> *                      10 MAIN_STATE_CSMA_CA_WAIT_FOR_METADATA  framenr :</span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="comment"> *                      11 MAIN_STATE_CSMA_CA framenr :</span></div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;<span class="comment"> *                      12 MAIN_STATE_CSMA_CA start CSMA_CA</span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="comment"> *                      14 MAIN_STATE_CSMA_CA skip CSMA_CA</span></div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="comment"> *                      15 MAIN_STATE_WAIT_FOR_CSMA_CA csma_ca Failed for CSL mode</span></div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="comment"> *                      16 MAIN_STATE_WAIT_FOR_CSMA_CA csma_ca Failed</span></div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="comment"> *                      17 MAIN_STATE_WAIT_FOR_CSMA_CA csma_ca Success</span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="comment"> *                      18 MAIN_STATE_SINGLE_CCA cca failed</span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="comment"> *                      19 MAIN_STATE_SINGLE_CCA cca ok</span></div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="comment"> *                      20 MAIN_STATE_WAIT_ACK_DELAY wait time elapsed</span></div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="comment"> *                      21 MAIN_STATE_WAIT ACK_DELAY : Send Ack in TSCH mode</span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="comment"> *                      22 MAIN_STATE_WAIT ACK_DELAY : Ack not scheduled in time in TSCH mode</span></div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="comment"> *                      23 MAIN_STATE_TSCH_TX_FRAME macTSRxTx time elapsed</span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="comment"> *                      24 MAIN_STATE_TX_FRAME it is CSL mode, start the WU seq for macWUPeriod</span></div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="comment"> *                      25 MAIN_STATE_TX_FRAME1</span></div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="comment"> *                      26 MAIN_STATE_TX_FRAME_W1 exit, waited for :</span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="comment"> *                      27 MAIN_STATE_TX_FRAME_W2 exit, waited for :</span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="comment"> *                      28 MAIN_STATE_TX_WAIT_LAST_SYMBOL exit</span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="comment"> *                      29 MAIN_STATE_TX_RAMPDOWN_W exit, waited for :</span></div><div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="comment"> *                      30 MAIN_STATE_TX_PHYTRXWAIT exit, waited for :</span></div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="comment"> *                      31 MAIN_STATE_GEN_IFS , Ack with frame pending received</span></div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="comment"> *                      32 MAIN_STATE_GEN_IFS , Ack requested but DisRXackReceivedca is set</span></div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="comment"> *                      33 MAIN_STATE_GEN_IFS , instead of generating an IFS, switch the rx-on for an ACK</span></div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="comment"> *                      34 MAIN_STATE_GEN_IFS , generating an SIFS (Short Inter Frame Space)</span></div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="comment"> *                      35 MAIN_STATE_GEN_IFS , generating an LIFS (Long Inter Frame Space)</span></div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;<span class="comment"> *                      36 MAIN_STATE_GEN_IFS_FINISH in CSL mode, &#39;cslperiod_timer_ready&#39; is ready sent the data frame</span></div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="comment"> *                      37 MAIN_STATE_GEN_IFS_FINISH in CSL mode, &#39;Rendezvous zero time not yet transmitted sent another WU frame</span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="comment"> *                      38 MAIN_STATE_GEN_IFS_FINISH exit, corrected for :</span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="comment"> *                      39 MAIN_STATE_GEN_IFS_FINISH in CSL mode, rx_resume_after_tx is set</span></div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="comment"> *                      40 MAIN_STATE_SENT_STATUS CSLMode wu_sequence_done_flag :</span></div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="comment"> *                      41 MAIN_STATE_ADD_DELAY exit, goto RX for frame pending time</span></div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="comment"> *                      42 MAIN_STATE_ADD_DELAY exit, goto IDLE</span></div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="comment"> *                      43 MAIN_STATE_RX switch the RX from off to on</span></div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="comment"> *                      44 MAIN_STATE_RX_WAIT_PHYRXSTART waited for</span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="comment"> *                      45 MAIN_STATE_RX_WAIT_PHYRXLATENCY start the MacAckDuration timer</span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="comment"> *                      46 MAIN_STATE_RX_WAIT_PHYRXLATENCY start the ack wait timer</span></div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="comment"> *                      47 MAIN_STATE_RX_WAIT_PHYRXLATENCY NORMAL mode : start rx_duration</span></div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="comment"> *                      48 MAIN_STATE_RX_WAIT_PHYRXLATENCY TSCH mode : start macTSRxWait (macTSRxWait) timer</span></div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="comment"> *                      49 MAIN_STATE_RX_WAIT_PHYRXLATENCY CSL mode : start the csl_rx_duration (macCSLsamplePeriod) timer</span></div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="comment"> *                      50 MAIN_STATE_RX_WAIT_PHYRXLATENCY CSL mode : start the csl_rx_duration (macCSLdataPeriod) timer</span></div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="comment"> *                      51 MAIN_STATE_RX_CHK_EXPIRED 1 ackwait_timer_ready or ack_received_ind</span></div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="comment"> *                      52 MAIN_STATE_RX_CHK_EXPIRED 2 normal_mode. ACK with FP bit set, start frame pending timer</span></div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="comment"> *                      54 MAIN_STATE_RX_CHK_EXPIRED 4 RxAlwaysOn is set to 0</span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="comment"> *                      55 MAIN_STATE_RX_CHK_EXPIRED 5 TSCH mode valid frame rxed</span></div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="comment"> *                      56 MAIN_STATE_RX_CHK_EXPIRED 6 TSCH mode macTSRxwait expired</span></div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="comment"> *                      57 MAIN_STATE_RX_CHK_EXPIRED 7 macCSLsamplePeriod timer ready</span></div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="comment"> *                      58 MAIN_STATE_RX_CHK_EXPIRED 8 csl_mode. Data frame recieved with FP bit set, increment RX duration time</span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="comment"> *                      59 MAIN_STATE_RX_CHK_EXPIRED 9 CSL mode : Received wu frame in data listening period restart macCSLdataPeriod timer</span></div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="comment"> *                      60 MAIN_STATE_RX_CHK_EXPIRED 10 csl_rx_duration_ready or csl data frame received:</span></div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;<span class="comment"> *                      61 MAIN_STATE_RX_CHK_EXPIRED 11 normal_mode. FP bit is set, start frame pending timer</span></div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="comment"> *                      62 MAIN_STATE_RX_CHK_EXPIRED 12 normal mode rx_duration_timer_ready and frame_pending_timer_ready</span></div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="comment"> *                      63 MAIN_STATE_RX_CHK_EXPIRED 13 acknowledge frame requested</span></div><div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;<span class="comment"> *                      64 MAIN_STATE_RX_CHK_EXPIRED 14 Interrupt to sent a frame. found_tx_packet</span></div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="comment"> *                      65 MAIN_STATE_CSL_RX_IDLE_END RZ time is far away, switch receiver Off and wait for csl_rx_rz_time before switching on</span></div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="comment"> *                      66 MAIN_STATE_CSL_RX_IDLE_END RZ time is not so far away, keep receiver On and wait for</span></div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="comment"> *                      67 MAIN_STATE_RX_START_PHYRXSTOP ack with fp received keep rx on</span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="comment"> *                      68 MAIN_STATE_RX_START_PHYRXSTOP switch the RX from on to off</span></div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="comment"> *                      69 MAIN_STATE_RX_WAIT_PHYRXSTOP acknowledge done : switch back to finish TX</span></div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;<span class="comment"> *                      70 MAIN_STATE_RX_WAIT_PHYRXSTOP switch the RX off</span></div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="comment"> *                      71 MAIN_STATE_ED switch the RX from off to on</span></div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="comment"> *                      72 MAIN_STATE_ED_WAIT_PHYRXSTART waited for phyRxStartup</span></div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;<span class="comment"> *                      73 MAIN_STATE_ED_WAIT_EDSCANDURATION waited for EdScanDuration</span></div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="comment"> *                      74 MAIN_STATE_ED_WAIT_PHYRXSTOP end of Energy Detection, got IDLE</span></div><div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="comment"> *                         75 MAIN_STATE_IDLE, use_legacy_phy_en = &#39;0&#39;, rx_enable_os_capt detected and not yet 1 us 101 of PHY_EN done.</span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="comment"> *                         76 - 127 Not used</span></div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;<span class="comment"> *      0x32    RX enable and detailed statemachine info</span></div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_en</span></div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;<span class="comment"> *              diagnose bus bit 6-0 = detailed statemachine info see dbg_control = 0x31</span></div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="comment"> *      0x33    TX enable and detailed statemachine info</span></div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_en</span></div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="comment"> *              diagnose bus bit 6-0 = detailed statemachine info see dbg_control = 0x31</span></div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="comment"> *      0x34    Phy enable, TX enable and Rx enable and state machine states</span></div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_en</span></div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = tx_en</span></div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = rx_en</span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="comment"> *              diagnose bus bit 4-0 = State machine states</span></div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="comment"> *                       1  MAIN_STATE_IDLE</span></div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="comment"> *                       2  MAIN_STATE_CSMA_CA_WAIT_FOR_METADATA</span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="comment"> *                       3  MAIN_STATE_CSMA_CA</span></div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="comment"> *                       4  MAIN_STATE_WAIT_FOR_CSMA_CA_0</span></div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="comment"> *                       5  MAIN_STATE_WAIT_FOR_CSMA_CA</span></div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="comment"> *                       6  MAIN_STATE_SINGLE_CCA</span></div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="comment"> *                       7  MAIN_STATE_WAIT_ACK_DELAY</span></div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="comment"> *                       8  MAIN_STATE_TSCH_TX_FRAME</span></div><div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;<span class="comment"> *                       9  MAIN_STATE_TX_FRAME</span></div><div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;<span class="comment"> *                       10 MAIN_STATE_TX_FRAME1</span></div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="comment"> *                       11 MAIN_STATE_TX_FRAME_W1</span></div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="comment"> *                       12 MAIN_STATE_TX_FRAME_W2</span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="comment"> *                       13 MAIN_STATE_TX_WAIT_LAST_SYMBOL</span></div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="comment"> *                       14 MAIN_STATE_TX_RAMPDOWN</span></div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="comment"> *                       15 MAIN_STATE_TX_RAMPDOWN_W</span></div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="comment"> *                       16 MAIN_STATE_TX_PHYTRXWAIT</span></div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="comment"> *                       17 MAIN_STATE_GEN_IFS</span></div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="comment"> *                       18 MAIN_STATE_GEN_IFS_FINISH</span></div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="comment"> *                       19 MAIN_STATE_SENT_STATUS</span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment"> *                       20 MAIN_STATE_ADD_DELAY</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="comment"> *                       21 MAIN_STATE_TSCH_RX_ACKDELAY</span></div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="comment"> *                       22 MAIN_STATE_RX</span></div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="comment"> *                       23 MAIN_STATE_RX_WAIT_PHYRXSTART</span></div><div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="comment"> *                       24 MAIN_STATE_RX_WAIT_PHYRXLATENCY</span></div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="comment"> *                       25 MAIN_STATE_RX_CHK_EXPIRED</span></div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="comment"> *                       26 MAIN_STATE_CSL_RX_IDLE_END</span></div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="comment"> *                       27 MAIN_STATE_RX_START_PHYRXSTOP</span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="comment"> *                       28 MAIN_STATE_RX_WAIT_PHYRXSTOP</span></div><div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="comment"> *                       29 MAIN_STATE_ED</span></div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="comment"> *                       30 MAIN_STATE_ED_WAIT_PHYRXSTART</span></div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="comment"> *                       31 MAIN_STATE_ED_WAIT_EDSCANDURATION</span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="comment"> *      0x35    lmac controller to tx interface with wakeup</span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_en</span></div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = rx_en</span></div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ctrl_lmac_to_tx.gen_wu</span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ctrl_lmac_to_tx.gen_ack</span></div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="comment"> *              diagnose_bus bit 3-2 = ctrl_lmac_to_tx.tx_frame_nmbr</span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = ctrl_tx_to_lmac.tx_last_symbol</span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;<span class="comment"> *      0x36    lmac controller to tx interface with frame pending</span></div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_en</span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = rx_en</span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ctrl_lmac_to_tx.gen.fp_bit</span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ctrl_lmac_to_tx.gen_ack</span></div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="comment"> *              diagnose_bus bit 3-2 = ctrl_lmac_to_tx.tx_frame_nmbr</span></div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = ctrl_lmac_to_tx.tx_start</span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = ctrl_tx_to_lmac.tx_last_symbol</span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="comment"> *      0x37    rx pipepline to lmac controller interface</span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_en</span></div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = rx_en</span></div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ctrl_rx_to_lmac.rx_sof_e</span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ctrl_rx_to_lmac.rx_eof_e</span></div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = ctrl_rx_to_lmac.packet_valid</span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="comment"> *              diagnose_bus bit 2   = ack_received_ind</span></div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = ack_request_ind</span></div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = ctrl_rx_to_lmac.data_request_frame</span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="comment"> *      0x38    csl start</span></div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_en</span></div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = rx_en</span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = csl_start</span></div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="comment"> *              diagnose_bus bit 4-1 = swio_always_on_to_lmac_ctrl.tx_flag_stat</span></div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = found_wu_packet;</span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="comment"> *      0x39    Tsch TX ack timing</span></div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="comment"> *              diagnose_bus bit 7-4 = swio_always_on_to_lmac_ctrl.tx_flag_stat</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = tx_en</span></div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="comment"> *              diagnose_bus bit 2   = rx_en</span></div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = ctrl_rx_to_lmac.packet_valid</span></div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = one_us_timer_ready</span></div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="comment"> *      0x3a    Phy control and Phy status</span></div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_transaction</span></div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = phy_en</span></div><div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = rx_en</span></div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = tx_en</span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = cca_stat</span></div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="comment"> *              diagnose bus bit 2   = ed_request</span></div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;<span class="comment"> *              diagnose bus bit 1   = rx_enable_os_capt</span></div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="comment"> *              diagnose bus bit 0   = found_tx_packet</span></div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;<span class="comment"> *      0x3b    Phy control, incl old PHY_EN (to show the improvement using v2)</span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_transaction</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = phy_en</span></div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = rx_en</span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = tx_en</span></div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;<span class="comment"> *              diagnose_bus bit 3-0 = pti</span></div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="comment"> *         0x3c    Control signals for arbiter control state machine</span></div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_transaction</span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = arb_phy_trans_set_store</span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = arb_phy_trans_clr_store</span></div><div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = arb_phy_trans_res_store</span></div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = found_tx_packet</span></div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="comment"> *              diagnose bus bit 2   = found_tx_packet_next</span></div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;<span class="comment"> *              diagnose bus bit 1   = found_wu_packet</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;<span class="comment"> *              diagnose bus bit 0   = req_for_ack_flag</span></div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="comment"> *      0x3d    Output of check which packet to send</span></div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_transaction</span></div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = LmacReady4sleep</span></div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;<span class="comment"> *              diagnose_bus bit 5-4 = found_tx_number</span></div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="comment"> *              diagnose_bus bit 3-2 = found_tx_number_next</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="comment"> *              diagnose bus bit 1-0 = found_wu_number</span></div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="comment"> *         0x3e    CSMA_CA and timer control</span></div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_transaction</span></div><div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = Csma_ca_resume_stat</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = SingleCCA_os_capt</span></div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = backoff_timer_preset</span></div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = backoff_timer_almost_ready</span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="comment"> *              diagnose bus bit 2   = backoff_timer_ready</span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="comment"> *              diagnose bus bit 1   = arb_timer_preset</span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="comment"> *              diagnose bus bit 0   = arb_timer_ready</span></div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="comment"> *         0x3f    arbiter control state machine</span></div><div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = phy_transaction</span></div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = rx_en</span></div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = arb_phy_trans_set_store</span></div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = arb_phy_trans_clr_store</span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = arb_phy_trans_res_store</span></div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="comment"> *              diagnose bus bit 2-0 = arb_state_info</span></div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="comment"> * dbg_control in range 0x40 - 0x4f Debug security</span></div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="comment"> *      0x40    Security control</span></div><div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = swio_to_security.secStart</span></div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = swio_to_security.secTxRxn</span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = swio_to_security.secAbort</span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = swio_to_security.secEncDecn</span></div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = swio_from_security.secBusy</span></div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="comment"> *              diagnose_bus bit 2   = swio_from_security.secAuthFail</span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = swio_from_security.secReady_e</span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = &#39;0&#39;</span></div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="comment"> *      0x41    Security ctlid access rx and tx</span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_sec_ci.ld_strb</span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = tx_sec_ci.ctlid_rw</span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = tx_sec_ci.selectp</span></div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = tx_sec_co.d_rdy</span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = rx_sec_ci.ld_strb</span></div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="comment"> *              diagnose_bus bit 2   = rx_sec_ci.ctlid_rw</span></div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = rx_sec_ci.selectp</span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = rx_sec_co.d_rdy</span></div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="comment"> *      0x42    Security ctlid access tx with sec_wr_data_valid</span></div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = tx_sec_ci.ld_strb</span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = tx_sec_ci.ctlid_rw</span></div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = tx_sec_ci.selectp</span></div><div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = tx_sec_co.d_rdy</span></div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="comment"> *              diagnose_bus bit 3-0 = sec_wr_data_valid</span></div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="comment"> *      0x43    Security ctlid access rx with sec_wr_data_valid</span></div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = rx_sec_ci.ld_strb</span></div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = rx_sec_ci.ctlid_rw</span></div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = rx_sec_ci.selectp</span></div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = rx_sec_co.d_rdy</span></div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="comment"> *              diagnose_bus bit 3-0 = sec_wr_data_valid</span></div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="comment"> *      0x44-0x4f       Not used</span></div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="comment"> *              diagnose bus bit 7 - 0 = all &#39;0&#39;</span></div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="comment"> * dbg_control in range 0x50 - 0x5f AHB bus</span></div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="comment"> *      0x50    ahb bus without hsize</span></div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = hsel</span></div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="comment"> *              diagnose_bus bit 6-5 = htrans</span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = hwrite</span></div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = hready_in</span></div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="comment"> *              diagnose_bus bit 2   = hready_out</span></div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="comment"> *              diagnose_bus bit 1-0 = hresp</span></div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;<span class="comment"> *      0x51    ahb bus without hwready_in and hresp(1)</span></div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = hsel</span></div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="comment"> *              diagnose_bus bit 6-5 = htrans</span></div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = hwrite</span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="comment"> *              diagnose_bus bit 3-2 = hhsize(1 downto 0)</span></div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="comment"> *              diagnose_bus bit 1   = hready_out</span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = hresp(0)</span></div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;<span class="comment"> *      0x52    Amba tx signals</span></div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ai_tx.penable</span></div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = ai_tx.psel</span></div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ai_tx.pwrite</span></div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ao_tx.pready</span></div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = ao_tx.pslverr</span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="comment"> *              diagnose_bus bit 2-1 = psize_tx</span></div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = hready_out</span></div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;<span class="comment"> *      0x53    Amba rx signals</span></div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ai_rx.penable</span></div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = ai_rx.psel</span></div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ai_rx.pwrite</span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ao_rx.pready</span></div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = ao_rx.pslverr</span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="comment"> *              diagnose_bus bit 2-1 = psize_rx</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = hready_out</span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="comment"> *      0x54    Amba register map signals</span></div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="comment"> *              diagnose_bus bit 7   = ai_reg.penable</span></div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="comment"> *              diagnose_bus bit 6   = ai_reg.psel</span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="comment"> *              diagnose_bus bit 5   = ai_reg.pwrite</span></div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="comment"> *              diagnose_bus bit 4   = ao_reg.pready</span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="comment"> *              diagnose_bus bit 3   = ao_reg.pslverr</span></div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="comment"> *              diagnose_bus bit 2-1 = &quot;00&quot;</span></div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;<span class="comment"> *              diagnose_bus bit 0   = hready_out</span></div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="comment"> *      0x55-0x5f       Not used</span></div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="comment"> *              diagnose bus bit 7 - 0 = all &#39;0&#39;</span></div><div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_DBG_CONTROL IND_R_FTDF_ON_OFF_REGMAP_DEBUGCONTROL</span></div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_DBG_CONTROL 0xff</span></div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_DBG_CONTROL 0</span></div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_DBG_CONTROL 8</span></div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;</div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_txbyte_e</span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x3</span></div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="comment"> * Access mode: E-RCW (event read/clear on write 1)</span></div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_E 0x40090394</span></div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TXBYTE_E 0x4</span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TXBYTE_E 0x3</span></div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;</div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_txbyte_e</span></div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="comment"> * If set to &#39;1&#39;, it indicates the first byte of a frame is transmitted</span></div><div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[4].</span></div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBYTE_E IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_E</span></div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBYTE_E 0x1</span></div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBYTE_E 0</span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBYTE_E 1</span></div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_last_symbol_e</span></div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="comment"> * If set to &#39;1&#39;, it indicates the last symbol of a frame is transmitted</span></div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[4].</span></div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_E IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_E</span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_E 0x2</span></div><div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_E 1</span></div><div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_E 1</span></div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;</div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_txbyte_m</span></div><div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x3</span></div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="comment"> * Access mode: EM-RW (event mask)</span></div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_M 0x40090398</span></div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TXBYTE_M 0x4</span></div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TXBYTE_M 0x3</span></div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;</div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_txbyte_m</span></div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="comment"> * Mask bit for event &quot;txbyte_e&quot;.</span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TXBYTE_M IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_M</span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TXBYTE_M 0x1</span></div><div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TXBYTE_M 0</span></div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TXBYTE_M 1</span></div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_last_symbol_m</span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;<span class="comment"> * Mask bit for event &quot;tx_last_symbol_e&quot;.</span></div><div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_M IND_R_FTDF_ON_OFF_REGMAP_TXBYTE_M</span></div><div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_M 0x2</span></div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_M 1</span></div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_LAST_SYMBOL_M 1</span></div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;</div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_flag_s</span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="comment"> * Access mode: S-R (state - read)</span></div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_S 0x40090400</span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_FLAG_S 0x4</span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_FLAG_S 0x1</span></div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_S_NUM 0x4</span></div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_S_INTVL 0x20</span></div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_STAT_NUM 0x4</span></div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_STAT_INTVL 0x20</span></div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;</div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_flag_stat</span></div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="comment"> * Tx meta data per entry: if set to &#39;1&#39;, the packet is ready for transmission</span></div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_FLAG_STAT IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_S</span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_FLAG_STAT 0x1</span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_FLAG_STAT 0</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_FLAG_STAT 1</span></div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;</div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_flag_clear_e</span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="comment"> * Access mode: E-RCW (event read/clear on write 1)</span></div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E 0x40090404</span></div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E 0x4</span></div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E 0x1</span></div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E_NUM 0x4</span></div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E_INTVL 0x20</span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E_NUM 0x4</span></div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E_INTVL 0x20</span></div><div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;</div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_flag_clear_e</span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="comment"> * Tx meta data per entry: if set to &#39;1&#39; the LMAC hardware has cleared the tx_flag_stat status.</span></div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="comment"> * This event bit contributes to ftdf_ce[4].</span></div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E</span></div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E 0x1</span></div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E 0</span></div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_E 1</span></div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;</div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_flag_clear_m</span></div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0x1</span></div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="comment"> * Access mode: EM-RW (event mask)</span></div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M 0x40090408</span></div><div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M 0x4</span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M 0x1</span></div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M_NUM 0x4</span></div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M_INTVL 0x20</span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M_NUM 0x4</span></div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M_INTVL 0x20</span></div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;</div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_tx_flag_clear_m</span></div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="comment"> * Tx meta data per entry: Mask bit for event &quot;tx_flag_clear_e&quot;.</span></div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="comment"> * The mask bit is masking when cleared to &#39;0&#39; (default value) and will enable the contribution to the interrupt when set to &#39;1&#39;.</span></div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M IND_R_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M</span></div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M 0x1</span></div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M 0</span></div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR_M 1</span></div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;</div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_priority</span></div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xf1f</span></div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_PRIORITY 0x40090410</span></div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_PRIORITY 0x4</span></div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_PRIORITY 0xf1f</span></div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_PRIORITY_NUM 0x4</span></div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_PRIORITY_INTVL 0x20</span></div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_PRIORITY_NUM 0x4</span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_TX_PRIORITY_INTVL 0x20</span></div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_ISWAKEUP_NUM 0x4</span></div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_ISWAKEUP_INTVL 0x20</span></div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_PTI_TX_NUM 0x4</span></div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="preprocessor">#define FTDF_ON_OFF_REGMAP_PTI_TX_INTVL 0x20</span></div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;</div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_tx_priority</span></div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="comment"> * Tx meta data per entry: Priority of packet</span></div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_PRIORITY IND_R_FTDF_ON_OFF_REGMAP_TX_PRIORITY</span></div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_PRIORITY 0xf</span></div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_PRIORITY 0</span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_PRIORITY 4</span></div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;<span class="comment"> * Bit: ftdf_on_off_regmap_IsWakeUp</span></div><div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="comment"> * Tx meta data per entry: A basic wake-up frame can be generated by the UMAC in the Tx buffer.</span></div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="comment"> * The meta data control bit IsWakeUp must be set to indicate that this is a Wake-up frame.</span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_ISWAKEUP IND_R_FTDF_ON_OFF_REGMAP_TX_PRIORITY</span></div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_ISWAKEUP 0x10</span></div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_ISWAKEUP 4</span></div><div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_ISWAKEUP 1</span></div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_pti_tx</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="comment"> * This register has 4 entries, belonging to the entry of the Tx frame to send, to be used during transmitting frames and the CMSA-CA phase before (when requested).</span></div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="comment"> * In TSCH mode this register shall be used during the time slot in which frames can be transmitted and consequently an Enhanced ACK can be received.</span></div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="comment"> * Since pti_tx belongs to a certain frame to be transmitted, pti_tx can be considered as extra Tx meta data.</span></div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_PTI_TX IND_R_FTDF_ON_OFF_REGMAP_TX_PRIORITY</span></div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_PTI_TX 0xf00</span></div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_PTI_TX 8</span></div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_PTI_TX 4</span></div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;</div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_set_os</span></div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xf</span></div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_SET_OS 0x40090480</span></div><div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_SET_OS 0x4</span></div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_SET_OS 0xf</span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;</div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_tx_flag_set</span></div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="comment"> * Tx meta data per entry: if set to &#39;1&#39;, the tx_flag_stat will be set to &#39;1&#39;.</span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_FLAG_SET IND_R_FTDF_ON_OFF_REGMAP_TX_SET_OS</span></div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_FLAG_SET 0xf</span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_FLAG_SET 0</span></div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_FLAG_SET 4</span></div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;</div><div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;<span class="comment"> * REGISTER: ftdf_on_off_regmap_tx_clear_os</span></div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="comment"> * Initialization value: 0x0  Initialization mask: 0xf</span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="comment"> * Access mode: OS-W (one-shot - write)</span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ON_OFF_REGMAP_TX_CLEAR_OS 0x40090484</span></div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ON_OFF_REGMAP_TX_CLEAR_OS 0x4</span></div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ON_OFF_REGMAP_TX_CLEAR_OS 0xf</span></div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;</div><div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="comment"> * Field: ftdf_on_off_regmap_tx_flag_clear</span></div><div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="comment"> * Tx meta data per entry: if set to &#39;1&#39;, the tx_flag_stat will be cleared to &#39;0&#39;.</span></div><div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR IND_R_FTDF_ON_OFF_REGMAP_TX_CLEAR_OS</span></div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR 0xf</span></div><div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR 0</span></div><div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ON_OFF_REGMAP_TX_FLAG_CLEAR 4</span></div><div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;</div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="comment"> * REGISTER: ftdf_always_on_regmap_wakeup_control</span></div><div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="comment"> * Initialization value: 0x40000000  Initialization mask: 0xe1ffffff</span></div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="preprocessor">#define IND_R_FTDF_ALWAYS_ON_REGMAP_WAKEUP_CONTROL 0x40091000</span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_ALWAYS_ON_REGMAP_WAKEUP_CONTROL 0x4</span></div><div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_ALWAYS_ON_REGMAP_WAKEUP_CONTROL 0xe1ffffff</span></div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;</div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="comment"> * Field: ftdf_always_on_regmap_WakeUpIntThr</span></div><div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="comment"> * Threshold for wake-up interrupt. When WakeUpEnable is set to &#39;1&#39; and the Wake-up (event) counter matches this value, the interrupt WAKEUP_IRQ is set to &#39;1&#39; for the duration of one LP_CLK period.</span></div><div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR IND_R_FTDF_ALWAYS_ON_REGMAP_WAKEUP_CONTROL</span></div><div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR 0x1ffffff</span></div><div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR 0</span></div><div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPINTTHR 25</span></div><div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;<span class="comment"> * Bit: ftdf_always_on_regmap_WakeUpEnable</span></div><div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="comment"> * If set to &#39;1&#39;, the WakeUpIntThr is enabled to generate an WAKEUP_IRQ interrupt.</span></div><div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPENABLE IND_R_FTDF_ALWAYS_ON_REGMAP_WAKEUP_CONTROL</span></div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPENABLE 0x20000000</span></div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPENABLE 29</span></div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ALWAYS_ON_REGMAP_WAKEUPENABLE 1</span></div><div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="comment"> * Field: ftdf_always_on_regmap_WakeUp_mode</span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;<span class="comment"> * The Control register WakeUp_mode controls the behavior of the Event counter:</span></div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="comment"> * 0d = off, 1d = free running (default), 2d = one shot with auto clear, 3d = configurable period (timer</span></div><div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;<span class="comment"> * mode).</span></div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="preprocessor">#define IND_F_FTDF_ALWAYS_ON_REGMAP_WAKEUP_MODE IND_R_FTDF_ALWAYS_ON_REGMAP_WAKEUP_CONTROL</span></div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_ALWAYS_ON_REGMAP_WAKEUP_MODE 0xc0000000</span></div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_ALWAYS_ON_REGMAP_WAKEUP_MODE 30</span></div><div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_ALWAYS_ON_REGMAP_WAKEUP_MODE 2</span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;</div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;<span class="comment"> * REGISTER: ftdf_fp_processing_ram_long_addr_0</span></div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor">#define IND_R_FTDF_FP_PROCESSING_RAM_LONG_ADDR_0 0x40092000</span></div><div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_FP_PROCESSING_RAM_LONG_ADDR_0 0x4</span></div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_FP_PROCESSING_RAM_LONG_ADDR_0 0xffffffff</span></div><div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_LONG_ADDR_0_NUM 0x18</span></div><div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_LONG_ADDR_0_INTVL 0x10</span></div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_EXP_SA_L_NUM 0x18</span></div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_EXP_SA_L_INTVL 0x10</span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;</div><div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;<span class="comment"> * Field: ftdf_fp_processing_ram_Exp_SA_l</span></div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="comment"> * Lowest part of the 64 bits long source address or SA entry 1 resp. SA entry 0 in case of short source address.</span></div><div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;<span class="preprocessor">#define IND_F_FTDF_FP_PROCESSING_RAM_EXP_SA_L IND_R_FTDF_FP_PROCESSING_RAM_LONG_ADDR_0</span></div><div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_FP_PROCESSING_RAM_EXP_SA_L 0xffffffff</span></div><div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_FP_PROCESSING_RAM_EXP_SA_L 0</span></div><div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_FP_PROCESSING_RAM_EXP_SA_L 32</span></div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;</div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="comment"> * REGISTER: ftdf_fp_processing_ram_long_addr_1</span></div><div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor">#define IND_R_FTDF_FP_PROCESSING_RAM_LONG_ADDR_1 0x40092004</span></div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_FP_PROCESSING_RAM_LONG_ADDR_1 0x4</span></div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_FP_PROCESSING_RAM_LONG_ADDR_1 0xffffffff</span></div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_LONG_ADDR_1_NUM 0x18</span></div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_LONG_ADDR_1_INTVL 0x10</span></div><div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_EXP_SA_H_NUM 0x18</span></div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_EXP_SA_H_INTVL 0x10</span></div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;</div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="comment"> * Field: ftdf_fp_processing_ram_Exp_SA_h</span></div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;<span class="comment"> * Highest part of the 64 bits long source address or SA entry 3 resp. SA entry 2 in case of short source address.</span></div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="preprocessor">#define IND_F_FTDF_FP_PROCESSING_RAM_EXP_SA_H IND_R_FTDF_FP_PROCESSING_RAM_LONG_ADDR_1</span></div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_FP_PROCESSING_RAM_EXP_SA_H 0xffffffff</span></div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_FP_PROCESSING_RAM_EXP_SA_H 0</span></div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_FP_PROCESSING_RAM_EXP_SA_H 32</span></div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;</div><div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="comment"> * REGISTER: ftdf_fp_processing_ram_size_and_val</span></div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;<span class="comment"> * Initialization value: none.</span></div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;<span class="comment"> * Access mode: C-RW (control - read/write)</span></div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;<span class="preprocessor">#define IND_R_FTDF_FP_PROCESSING_RAM_SIZE_AND_VAL 0x40092008</span></div><div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;<span class="preprocessor">#define SIZE_R_FTDF_FP_PROCESSING_RAM_SIZE_AND_VAL 0x4</span></div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;<span class="preprocessor">#define MSK_R_FTDF_FP_PROCESSING_RAM_SIZE_AND_VAL 0x1f</span></div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_SIZE_AND_VAL_NUM 0x18</span></div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_SIZE_AND_VAL_INTVL 0x10</span></div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_VALID_SA_NUM 0x18</span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_VALID_SA_INTVL 0x10</span></div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_SHORT_LONGNOT_NUM 0x18</span></div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="preprocessor">#define FTDF_FP_PROCESSING_RAM_SHORT_LONGNOT_INTVL 0x10</span></div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;</div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="comment"> * Field: ftdf_fp_processing_ram_Valid_SA</span></div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="comment"> * Indication which SA entry is valid (if set). In case of 4 short SA Valid bit 3 belongs to SA entry 3 etc.</span></div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="comment"> * In case of a long SA Valid bit 0 is the valid indication.</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="preprocessor">#define IND_F_FTDF_FP_PROCESSING_RAM_VALID_SA IND_R_FTDF_FP_PROCESSING_RAM_SIZE_AND_VAL</span></div><div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_FP_PROCESSING_RAM_VALID_SA 0xf</span></div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_FP_PROCESSING_RAM_VALID_SA 0</span></div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_FP_PROCESSING_RAM_VALID_SA 4</span></div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="comment"> * Bit: ftdf_fp_processing_ram_Short_LongNot</span></div><div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="comment"> * A &#39;1&#39; indicates that Exp_SA contains four short SA&#39;s, a &#39;0&#39; indicates one long SA.</span></div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;<span class="preprocessor">#define IND_F_FTDF_FP_PROCESSING_RAM_SHORT_LONGNOT IND_R_FTDF_FP_PROCESSING_RAM_SIZE_AND_VAL</span></div><div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="preprocessor">#define MSK_F_FTDF_FP_PROCESSING_RAM_SHORT_LONGNOT 0x10</span></div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="preprocessor">#define OFF_F_FTDF_FP_PROCESSING_RAM_SHORT_LONGNOT 4</span></div><div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;<span class="preprocessor">#define SIZE_F_FTDF_FP_PROCESSING_RAM_SHORT_LONGNOT 1</span></div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="preprocessor">#endif // dg_configBLACK_ORCA_IC_REV != BLACK_ORCA_IC_REV_A</span></div><div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;<span class="preprocessor">#endif // _ftdf</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:25 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
