entity genIm32 is 
	port(
		instr: in std_logic_vector(31 downto 0);
		imm32: out std_logic_vector(31 downto 0)
		);
end genIm32;

architecture comportamento of genIm32 is
begin

	signal OP : std_logic_vector(7 downto 0) :=  x'"3F";
	

end genIm32;