// Seed: 3407811743
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output tri0 id_2,
    output wire id_3,
    output supply1 id_4
);
  assign id_2 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri0 id_5,
    input tri id_6,
    input supply0 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wire id_11,
    input tri1 id_12,
    input supply0 id_13,
    input tri id_14,
    input wire id_15,
    output tri id_16,
    input tri id_17,
    output tri id_18,
    input tri id_19[1 : -1],
    input wire id_20,
    input tri0 id_21
);
  integer id_23;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.id_2 = 0;
endmodule
