# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do alu_bcd_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:25 on Jan 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd" C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top.sv 
# -- Compiling module alu_bcd_top
# 
# Top level modules:
# 	alu_bcd_top
# End time: 21:07:25 on Jan 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:25 on Jan 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd" C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:07:26 on Jan 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:26 on Jan 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd" C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top_tb.sv 
# -- Compiling module alu_bcd_top_tb
# 
# Top level modules:
# 	alu_bcd_top_tb
# End time: 21:07:26 on Jan 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  alu_bcd_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" alu_bcd_top_tb 
# Start time: 21:07:26 on Jan 06,2024
# Loading sv_std.std
# Loading work.alu_bcd_top_tb
# Loading work.alu_bcd_top
# Loading work.alu
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time=40 SW=0000100010 KEY=11 LEDR=xxxxxxxxxx
# ** Note: $finish    : C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top_tb.sv(42)
#    Time: 75 ps  Iteration: 0  Instance: /alu_bcd_top_tb
# 1
# Break in Module alu_bcd_top_tb at C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top_tb.sv line 42
# End time: 21:21:34 on Jan 06,2024, Elapsed time: 0:14:08
# Errors: 0, Warnings: 0
