 
                              IC Compiler II (TM)

                  Version W-2024.09 for linux64 - Aug 26, 2024
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
icc2_shell> set PDK_PATH ./../ref
./../ref
icc2_shell> create_lib -ref_lib $PDK_PATH/lib/ndm/saed32rvt_c.ndm ysh_LIBB
{ysh_LIBB}
icc2_shell> read_verilog {./../DC/results/pri_enc.mapped.v} -library ysh_LIbB -design pri_enc -top pri_enc
Warning: Nothing implicitly matched 'ysh_LIbB' (SEL-003)
Error: Nothing matched for -library (SEL-005)
icc2_shell> read_verilog {./../DC/results/pri_enc.mapped.v} -library ysh_LIBB -design pri_enc -top pri_enc
Information: Reading Verilog into new design 'pri_enc' in library 'ysh_LIBB'. (VR-012)
Loading verilog file '/home/student/RTL2GDSII/DC/results/pri_enc.mapped.v'
Number of modules read: 1
Top level ports: 8
Total ports in all modules: 8
Total nets in all modules: 19
Total instances in all modules: 14
Elapsed = 00:00:00.00, CPU = 00:00:00.00
1
icc2_shell> start_gui
icc2_shell> link_block
Using libraries: ysh_LIBB saed32rvt_c
Linking block ysh_LIBB:pri_enc.design
Information: User units loaded from library 'saed32rvt_c' (LNK-040)
Design 'pri_enc' was successfully linked.
1
icc2_shell> initialize_floorplan -shape L -core_offset 2 -coincident_boundary true
[icc2-lic Mon Jun  2 03:04:05 2025] Command 'initialize_floorplan' requires licenses
[icc2-lic Mon Jun  2 03:04:05 2025] Sending authorization request for 'ICCompilerII'
[icc2-lic Mon Jun  2 03:04:05 2025] Authorization request for 'ICCompilerII' failed (-5)
[icc2-lic Mon Jun  2 03:04:05 2025] Sending authorization request for 'ICCompilerII-4'
[icc2-lic Mon Jun  2 03:04:05 2025] Authorization request for 'ICCompilerII-4' failed (-5)
[icc2-lic Mon Jun  2 03:04:05 2025] Sending authorization request for 'ICCompilerII-8'
[icc2-lic Mon Jun  2 03:04:05 2025] Authorization request for 'ICCompilerII-8' succeeded
[icc2-lic Mon Jun  2 03:04:05 2025] Sending authorization request for 'ICCompilerII-NX'
[icc2-lic Mon Jun  2 03:04:05 2025] Authorization request for 'ICCompilerII-NX' succeeded
[icc2-lic Mon Jun  2 03:04:05 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:04:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:05 2025] Count request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:04:05 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:04:06 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:04:06 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:06 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:06 2025] Count request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:04:06 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:04:06 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:06 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:04:06 2025] Check-out of alternate set of keys directly with queueing was successful
Removing existing floorplan objects
Creating core...
Info: For non-rectangle shape, support to compare core_area's length with macros' max width and height.
Core utilization ratio = 91.98%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> set_individual_pin_constraints -ports [get_ports {A B}] -sides 6
Warning: No port objects matched 'A' (SEL-004)
Warning: No port objects matched 'B' (SEL-004)
Error: Nothing matched for -ports (SEL-005)
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
Error: Incorrect port in -ports option
        Use error_info for more info. (CMD-013)
icc2_shell> place_pins -self
[icc2-lic Mon Jun  2 03:04:06 2025] Command 'place_pins' requires licenses
[icc2-lic Mon Jun  2 03:04:06 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:04:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:04:06 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:04:06 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:06 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:04:06 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:04:06 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:06 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:04:06 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-02 03:04:06 / Session:  00:09:09 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 480 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M5 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M6 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Number of block ports: 8
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 8
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-02 03:04:06 / Session:  00:09:09 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 480 MB (FLW-8100)
1
icc2_shell> create_placement -floorplan  -effort medium
[icc2-lic Mon Jun  2 03:04:06 2025] Command 'create_placement' requires licenses
[icc2-lic Mon Jun  2 03:04:06 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:04:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:04:06 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:04:06 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:06 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:04:06 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:04:06 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:06 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:04:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:04:06 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-06-02 03:04:06 / Session:  00:09:10 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 480 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: ict-chipin.sot.pdpu.ac.in
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Info: starting to push down row track for sub-blocks.
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for pri_enc, hor/vert channel sizes are 6.688/6.688
Warning: Auto blockages in block/VA pri_enc not created. (DPP-236)
Placing top level std cells.
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Mon Jun  2 03:04:07 2025] Command 'report_placement' requires licenses
[icc2-lic Mon Jun  2 03:04:07 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:04:07 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:07 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:04:07 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:04:07 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:04:07 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:07 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:04:07 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:04:07 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:04:07 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:07 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:04:07 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:04:07 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:04:07 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:07 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:04:07 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:04:07 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:04:07 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 03:04:07 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design pri_enc: 90.336 microns.
  wire length in design pri_enc (see through blk pins): 90.336 microns.
  ------------------
  Total wire length: 90.336 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design pri_enc:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design pri_enc:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design pri_enc: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view pri_enc_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.28. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.17. (DPUI-903)
Information: Peak memory usage for create_placement : 587 MB. (DPUI-904)
Information: Ending   'create_placement' (FLW-8001)
Information: Time: 2025-06-02 03:04:07 / Session:  00:09:10 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 588 MB (FLW-8100)
1
icc2_shell> save_block -as new-one
Information: Saving 'ysh_LIBB:pri_enc.design' to 'ysh_LIBB:new-one.design'. (DES-028)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> save_lib
Saving library 'ysh_LIBB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> #######################################################################################
icc2_shell> ## Power-planning - To build Power Delivery Network (PDN)
icc2_shell> ## #####################################################################################
icc2_shell> #
icc2_shell> ############################################################################
icc2_shell> ### Step 1: to_create power/ground nets and to_connect power/ground nets :-
icc2_shell> ##############################################################################
icc2_shell> #to create power nets
icc2_shell> create_net -power {VDD}
{VDD}
icc2_shell> create_net -ground {VSS}
{VSS}
icc2_shell> ## to connect power/ground_nets
icc2_shell> #
icc2_shell> connect_pg_net -all_blocks -automatic
Information: Connecting to PG and tie pins in automatic mode. (MV-396)
****************************************
Report : Power/Ground Connection Summary
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 03:08:19 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/14
Ground net VSS                0/14
--------------------------------------------------------------------------------
Information: connections of 28 power/ground pin(s) are created or changed. (MV-382)

1
icc2_shell> #################################################################################
icc2_shell> ### step 2: to create power and ground ring patterns
icc2_shell> #################################################################################
icc2_shell> ###
icc2_shell> #scenario1:
icc2_shell> create_pg_ring_pattern core_ring_pattern -horizontal_layer M7 -horizontal_width .4 -horizontal_spacing .3 -vertical_layer M8 -vertical_width .4 -vertical_spacing .3
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern core_ring_pattern.
icc2_shell> set_pg_strategy core_power_ring -core -pattern {{name : core_ring_pattern}{nets : {VDD VSS}}{offset : {.5 .5}}}
Successfully set PG strategy core_power_ring.
icc2_shell> compile_pg -strategies core_power_ring
[icc2-lic Mon Jun  2 03:08:19 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 03:08:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:08:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:08:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:08:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:08:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:08:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:08:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:08:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:08:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:08:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:08:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:08:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:08:19 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_power_ring.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_power_ring.
Checking 12 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 12 wires.
Committed 12 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###############################################################################
icc2_shell> ### step 3: to create pg mesh pattern
icc2_shell> ################################################################################
icc2_shell> create_pg_mesh_pattern mesh -layers { {{vertical_layer: M6}{width: .34} {spacing: interleaving}{pitch: 5} {offset: .5}} {{horizontal_layer: M7}{width: .38} {spacing: interleaving} {pitch: 5} {offset: .5}} {{vertical_layer: M8}{width: .38} {spacing: interleaving}{pitch: 5} {offset: .5}}}
Successfully create mesh pattern mesh.
1
icc2_shell> set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {stop: innermost_ring}
Successfully set PG strategy core_mesh.
icc2_shell> #set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {{{side: 1 2} {direction: L T} {stop: innermost_ring}}}
icc2_shell> compile_pg -strategies core_mesh
[icc2-lic Mon Jun  2 03:08:19 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 03:08:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:08:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:08:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:08:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:08:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:08:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:08:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:08:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:08:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:08:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:08:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:08:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:08:19 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_mesh.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies core_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies core_mesh .
Check and fix DRC for 11 wires for strategy core_mesh.
Checking DRC for 8 wires: 0% 100%
Checking DRC for 3 wires: 0% 100%
Creating 11 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies core_mesh .
Working on strategy core_mesh.
Number of detected intersections: 10
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 10 stacked vias for strategy core_mesh.
Checking DRC for 10 stacked vias:: 0% 100%
Runtime of via DRC checking for strategy core_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 22 stacked vias.
Checking DRC for 22 stacked vias:: 0% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_mesh.
Checking 10 stacked vias: 0% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 22 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 11 wires.
Committed 32 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###################################################
icc2_shell> ###step 4 : to create std cell power rail pattern
icc2_shell> #######################################################
icc2_shell> create_pg_std_cell_conn_pattern std_cell_rail -layers {M1} -rail_width 0.06
Successfully create standard cell rail pattern std_cell_rail.
icc2_shell> set_pg_strategy rail_strat -core -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Successfully set PG strategy rail_strat.
icc2_shell> compile_pg -strategies rail_strat
[icc2-lic Mon Jun  2 03:08:19 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 03:08:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:08:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:08:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:08:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:08:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:08:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:08:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:08:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:08:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:08:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:08:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:08:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:08:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:08:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:08:20 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 5 wires: 0% 100%
Creating 5 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 16 stacked vias.
Checking DRC for 16 stacked vias:: 0% 100%
8 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias: 0% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 5 wires.
Committed 40 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> #compile_pg
icc2_shell> ##########################################################
icc2_shell> ### step 5 : To save block and Save lib
icc2_shell> #############################################################
icc2_shell> ## "save_block"  will save block as the deign name (full_adder.design) by default
icc2_shell> #
icc2_shell> save_block
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Information: Saving block 'ysh_LIBB:pri_enc.design'
1
icc2_shell> ## "save_block -as <preferred name>" to save the block in user preferred name
icc2_shell> ##
icc2_shell> ## "save_lib" will save library as created already
icc2_shell> save_lib
Saving library 'ysh_LIBB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> ####mode for placement
icc2_shell> set mode1 "func"
func
icc2_shell> set corner1 "nom"
nom
icc2_shell> set scenario1 "${mode1}::${corner1}"
func::nom
icc2_shell> remove_modes -all; remove_corners -all; remove_scenarios -all
1
icc2_shell> create_mode $mode1
1
icc2_shell> create_corner $corner1
1
icc2_shell> create_scenario -name func::nom -mode func -corner nom
Created scenario func::nom for mode func and corner nom
All analysis types are activated.
{func::nom}
icc2_shell> current_mode func
{func}
icc2_shell> current_scenario func::nom
{func::nom}
icc2_shell> source ./../CONSTRAINTS/full_adder.sdc
Error: could not open script file "./../CONSTRAINTS/full_adder.sdc" (CMD-015)
icc2_shell> set_dont_use [get_lib_cells */FADD*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */HADD*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */AO*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */OA*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */NAND*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X0_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X4_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X0_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X4_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X0_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */XOR*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */NOR*]
icc2_shell> set_dont_use [get_lib_cells */XNOR*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */MUX*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */AND*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X4_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X4_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X4_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */OR*]
icc2_shell> current_corner nom
{nom}
icc2_shell> current_scenario func::nom
{func::nom}
icc2_shell> set parasitic1 "p1"
p1
icc2_shell> set tluplus_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
icc2_shell> set layer_map_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> set parasitic2 "p2"
p2
icc2_shell> set tluplus_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
icc2_shell> set layer_map_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> read_parasitic_tech -tlup $tluplus_filep1 -layermap $layer_map_filep1 -name p1
1
icc2_shell> read_parasitic_tech -tlup $tluplus_filep2 -layermap $layer_map_filep2 -name p2
1
icc2_shell> set_parasitic_parameters -late_spec $parasitic1 -early_spec $parasitic2
1
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> place_pins -self
[icc2-lic Mon Jun  2 03:09:43 2025] Command 'place_pins' requires licenses
[icc2-lic Mon Jun  2 03:09:43 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:09:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:09:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:09:43 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:09:43 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:09:43 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:09:43 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:09:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:09:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:09:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:09:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:09:43 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:09:43 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:09:43 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:09:43 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:09:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:09:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:09:43 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-02 03:09:43 / Session:  00:14:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 588 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M5 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M6 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
pri_enc                M2      MRDL    MRDL     Not allowed

Warning: Port  Clock at {{9.168,7.345} {9.472,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  d[2] at {{8.105,8.408} {12.207,8.712}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  d[1] at {{9.168,7.345} {9.472,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  q[1] at {{9.168,7.345} {9.472,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  q[0] at {{9.168,7.345} {9.472,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 5 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Track at {-1.672 7.472} {13.880 7.472} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 7.624} {13.880 7.624} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 7.776} {13.880 7.776} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 7.928} {13.880 7.928} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 8.080} {13.880 8.080} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 8.232} {13.880 8.232} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 8.384} {13.880 8.384} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 8.536} {13.880 8.536} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 8.688} {13.880 8.688} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 8.840} {13.880 8.840} on layer M1 is out of boundary. (ZRT-729)
Note - message 'ZRT-729' limit (10) exceeded. Remainder will be suppressed.
Warning: Master cell pri_enc has duplicated redundant library pin shapes at {9.168 7.345} {9.472 10.687} on layer M3. (ZRT-625)
Warning: Master cell pri_enc has duplicated redundant library pin shapes at {9.168 7.345} {9.472 10.687} on layer M3. (ZRT-625)
Warning: Master cell pri_enc has duplicated redundant library pin shapes at {9.168 7.345} {9.472 10.687} on layer M3. (ZRT-625)
Warning: Master cell pri_enc has duplicated redundant library pin shapes at {9.168 7.345} {9.472 10.687} on layer M5. (ZRT-625)
Warning: Master cell pri_enc has duplicated redundant library pin shapes at {9.168 7.345} {9.472 10.687} on layer M5. (ZRT-625)
Warning: Master cell pri_enc has duplicated redundant library pin shapes at {9.168 7.345} {9.472 10.687} on layer M5. (ZRT-625)
Warning: Master cell pri_enc has duplicated redundant library pin shapes at {9.168 7.345} {9.472 10.687} on layer M7. (ZRT-625)
Warning: Master cell pri_enc has duplicated redundant library pin shapes at {9.168 7.345} {9.472 10.687} on layer M7. (ZRT-625)
Warning: Master cell pri_enc has duplicated redundant library pin shapes at {9.168 7.345} {9.472 10.687} on layer M7. (ZRT-625)
Warning: Master cell pri_enc has duplicated redundant library pin shapes at {9.168 7.345} {9.472 10.687} on layer M9. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell v_reg is placed overlapping with other cells at {{4.896 2.036} {8.848 3.708}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   52  Alloctr   53  Proc 4345 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,13.88um,12.36um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   57  Alloctr   57  Proc 4348 
Net statistics:
Total number of nets to route for block pin placement     = 10
Number of interface nets to route for block pin placement = 10
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 16, Total Half Perimeter Wire Length (HPWL) 61 microns
HPWL   0 ~   50 microns: Net Count       16     Total HPWL           61 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Build All Nets] Total (MB): Used   57  Alloctr   57  Proc 4350 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
Average gCell capacity  17.74    on layer (1)    M1
Average gCell capacity  13.80    on layer (2)    M2
Average gCell capacity  8.86     on layer (3)    M3
Average gCell capacity  6.83     on layer (4)    M4
Average gCell capacity  4.31     on layer (5)    M5
Average gCell capacity  3.29     on layer (6)    M6
Average gCell capacity  1.91     on layer (7)    M7
Average gCell capacity  1.51     on layer (8)    M8
Average gCell capacity  1.00     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 18.60         on layer (1)    M1
Average number of tracks per gCell 14.71         on layer (2)    M2
Average number of tracks per gCell 9.40  on layer (3)    M3
Average number of tracks per gCell 7.43  on layer (4)    M4
Average number of tracks per gCell 4.80  on layer (5)    M5
Average number of tracks per gCell 3.86  on layer (6)    M6
Average number of tracks per gCell 2.60  on layer (7)    M7
Average number of tracks per gCell 2.00  on layer (8)    M8
Average number of tracks per gCell 1.60  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 350
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   57  Proc 4351 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   57  Proc 4351 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Build Data] Total (MB): Used   57  Alloctr   57  Proc 4351 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc   15 
[End of Blocked Pin Detection] Total (MB): Used   69  Alloctr   69  Proc 4366 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   69  Alloctr   69  Proc 4366 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 38.51
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 13.52
Initial. Layer M3 wire length = 9.28
Initial. Layer M4 wire length = 7.06
Initial. Layer M5 wire length = 8.65
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 19
Initial. Via VIA12SQ_C count = 8
Initial. Via VIA23SQ_C count = 7
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   12  Alloctr   13  Proc   18 
[End of Whole Chip Routing] Total (MB): Used   69  Alloctr   69  Proc 4366 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   13  Proc   18 
[End of Global Routing] Total (MB): Used   69  Alloctr   69  Proc 4366 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 4366 
CPU Time for Global Route: 00:00:00.07u 00:00:00.01s 00:00:00.08e: 
Number of block ports: 8
Number of block pin locations assigned from router: 8
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 8
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.07u 00:00:00.01s 00:00:00.08e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-02 03:09:43 / Session:  00:14:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 649 MB (FLW-8100)
1
icc2_shell> place_opt
[icc2-lic Mon Jun  2 03:09:44 2025] Command 'place_opt' requires licenses
[icc2-lic Mon Jun  2 03:09:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:09:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:09:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:09:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:09:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:09:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:09:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:09:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:09:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:09:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:09:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:09:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:09:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:09:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:09:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:09:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:09:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:09:44 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Timer using 1 threads
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-06-02 03:09:44 / Session:  00:14:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 649 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner nom: no PVT mismatches. (PVT-032)
Warning: No valid clocks available in mode 'func'. Setting clock frequency to 1 GHz. (POW-034)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.788994 ohm/um, via_r = 0.463303 ohm/cut, c = 0.064973 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669747 ohm/um, via_r = 0.582439 ohm/cut, c = 0.072610 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Warning: No valid clocks available in mode 'func'. Setting clock frequency to 1 GHz. (POW-034)
Setting up Chip Core
Chip Core shape: (20000 53440) (61040 86880)
Chip Core shape: (20000 20000) (102080 53440)
Outside Core shape: (61040 53440) (102080 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-06-02 03:09:44 / Session:  00:14:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 675 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-06-02 03:09:44 / Session:  00:14:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 675 MB (FLW-8100)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 19, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 19, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Warning: No valid clocks available in mode 'func'. Setting clock frequency to 1 GHz. (POW-034)
Setting up Chip Core
Chip Core shape: (20000 53440) (61040 86880)
Chip Core shape: (20000 20000) (102080 53440)
Outside Core shape: (61040 53440) (102080 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Note - message 'POW-034' limit (10) exceeded. Remainder will be suppressed.
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69
Info: embedded eLpp will optimize for scenario func::nom
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp estimated wire length 
0% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 0
Total net wire length: 745381
****** eLpp weights (no caps) (no lengths)
Number of nets: 19, of which 19 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.121928, average toggle rate = 0.0845845
Max non-clock toggle rate = 0.121928
eLpp weight range = (0.0659051, 1.44149)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 19
Amt power = 0.1
Non-default weight range: (0.906591, 1.04415)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates   0.00557454    0.121928   0.0845844   0.0331184    -1.45194
      Power Weights    0.0659051     1.44149           1    0.391543    -1.45194
      Final Weights     0.906591     1.04415           1   0.0391543    -1.45194
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 67.3369
Information: Coarse placer active wire length estimate = 6.08066
Information: Coarse placer weighted wire length estimate = 67.7921
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
START_CMD: optimize_dft        CPU:     64 s ( 0.02 hr) ELAPSE:    890 s ( 0.25 hr) MEM-PEAK:   701 Mb Mon Jun  2 03:09:47 2025
END_CMD: optimize_dft          CPU:     64 s ( 0.02 hr) ELAPSE:    890 s ( 0.25 hr) MEM-PEAK:   701 Mb Mon Jun  2 03:09:47 2025
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-06-02 03:09:47 / Session:  00:14:50 / Command:  00:00:03 / CPU:  00:00:02 / Memory: 701 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2025-06-02 03:09:47 / Session:  00:14:50 / Command:  00:00:03 / CPU:  00:00:02 / Memory: 701 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-06-02 03:09:47 / Session:  00:14:50 / Command:  00:00:03 / CPU:  00:00:02 / Memory: 701 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-06-02 03:09:47 / Session:  00:14:50 / Command:  00:00:03 / CPU:  00:00:02 / Memory: 701 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.788994 ohm/um, via_r = 0.463303 ohm/cut, c = 0.065183 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669747 ohm/um, via_r = 0.582439 ohm/cut, c = 0.072721 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 19, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 19, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0139 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (pri_enc): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (pri_enc): 4
Total 0.0003 seconds to load 14 cell instances into cellmap, 14 cells are off site row
Moveable cells: 14; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.6177, cell height 1.6720, cell area 2.7048 for total 14 placed and application fixed cells
Information: Current block utilization is '0.91980', effective utilization is '0.91975'. (OPT-055)

    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:50         ~     0.000    37.867     0.000     0.000         0         7         0     0.000       701 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:51         ~     0.000    37.867     0.000     0.000         0         7         0     0.000       762 

Corner Scaling is off, multiplier is 1.000000

    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:51         ~     0.000    37.867     0.000     0.000         0         7         0     0.000       772 

Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer M4 for buffering distances
GRE layer bins: None, M2
Information: skinny blockage scope is upto 1086.9001 * 0.10 =  108.6900 user length units.
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 0 buffer-tree drivers
No violators found
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.04 sec ELAPSE 0 hr : 0 min : 0.04 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K

    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:51         ~     0.000    37.867     0.000     0.000         0         7         0     0.000       785 


    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:51         ~     0.000    37.867     0.000     0.000         0         7         0     0.000       785 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-06-02 03:09:48 / Session:  00:14:51 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 785 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2025-06-02 03:09:48 / Session:  00:14:51 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 785 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-06-02 03:09:48 / Session:  00:14:51 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 785 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-06-02 03:09:48 / Session:  00:14:51 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 785 MB (FLW-8100)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.788994 ohm/um, via_r = 0.463303 ohm/cut, c = 0.065183 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669747 ohm/um, via_r = 0.582439 ohm/cut, c = 0.072721 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (61040 86880)
Chip Core shape: (20000 20000) (102080 53440)
Outside Core shape: (61040 53440) (102080 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 19, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 19, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:51         ~     0.000    37.867     0.000     0.000         0         7         0     0.000       785 

Running initial optimization step.
Place-opt command begin                   CPU:    39 s (  0.01 hr )  ELAPSE:   891 s (  0.25 hr )  MEM-PEAK:   785 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:    39 s (  0.01 hr )  ELAPSE:   891 s (  0.25 hr )  MEM-PEAK:   785 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 81900040.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 81900040.0        37.87         14          0          7
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 81900040.0        37.87         14
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:    40 s (  0.01 hr )  ELAPSE:   892 s (  0.25 hr )  MEM-PEAK:   819 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       819

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0095 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
Total 0.0003 seconds to load 14 cell instances into cellmap, 14 cells are off site row
Moveable cells: 14; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.6177, cell height 1.6720, cell area 2.7048 for total 14 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       819

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       819

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       819
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       819
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       819

Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4537 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell q_reg[1] is placed overlapping with other cells at {{2.152 6.701} {6.104 8.373}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   29  Proc 4537 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.21um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 4537 
Net statistics:
Total number of nets     = 21
Number of nets to route  = 19
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 19, Total Half Perimeter Wire Length (HPWL) 90 microns
HPWL   0 ~   50 microns: Net Count       19     Total HPWL           90 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 4537 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.29     on layer (1)    M1
Average gCell capacity  9.81     on layer (2)    M2
Average gCell capacity  5.05     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.90     on layer (6)    M6
Average gCell capacity  0.86     on layer (7)    M7
Average gCell capacity  0.93     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.57         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.00  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.14  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   30  Proc 4537 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   30  Proc 4537 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   30  Proc 4537 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  101 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  134  Proc 4639 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  134  Proc 4639 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 64.29
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 36.81
Initial. Layer M3 wire length = 27.49
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 42
Initial. Via VIA12SQ_C count = 28
Initial. Via VIA23SQ_C count = 14
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 03:09:49 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  134  Proc 4639 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 64.29
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 36.81
phase1. Layer M3 wire length = 27.49
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 42
phase1. Via VIA12SQ_C count = 28
phase1. Via VIA23SQ_C count = 14
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  104  Alloctr  104  Proc  101 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  134  Proc 4639 

Congestion utilization per direction:
Average vertical track utilization   =  5.07 %
Peak    vertical track utilization   = 21.43 %
Average horizontal track utilization =  3.63 %
Peak    horizontal track utilization = 20.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc  101 
[End of Global Routing] Total (MB): Used  134  Alloctr  134  Proc 4639 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4639 
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0         37.87  81900040.00          14              0.25       920

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0         30.24  77003712.00           8              0.25       920
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0         30.24  77003712.00           8              0.25       920
Place-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         0         30.24  77003712.00           8              0.25       920
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0         30.24  77003712.00           8              0.25       920
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0         30.24  77003712.00           8              0.25       920
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0         30.24  77003712.00           8              0.25       920
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25       920


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-06-02 03:09:50 / Session:  00:14:53 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 921 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25       920

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2025-06-02 03:09:50 / Session:  00:14:53 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 921 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-06-02 03:09:50 / Session:  00:14:53 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 921 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-06-02 03:09:50 / Session:  00:14:53 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 921 MB (FLW-8100)
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25       920
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0130 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 8 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4639 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   29  Proc 4639 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.21um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 4639 
Net statistics:
Total number of nets     = 15
Number of nets to route  = 13
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 13, Total Half Perimeter Wire Length (HPWL) 79 microns
HPWL   0 ~   50 microns: Net Count       13     Total HPWL           79 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 4639 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.79     on layer (1)    M1
Average gCell capacity  9.81     on layer (2)    M2
Average gCell capacity  5.05     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.90     on layer (6)    M6
Average gCell capacity  0.86     on layer (7)    M7
Average gCell capacity  0.93     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.57         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.00  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.14  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   30  Proc 4639 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   30  Proc 4639 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   30  Proc 4639 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  134  Proc 4719 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  134  Proc 4719 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 66.36
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 41.71
Initial. Layer M3 wire length = 24.65
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 32
Initial. Via VIA12SQ_C count = 20
Initial. Via VIA23SQ_C count = 12
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 03:09:50 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  134  Proc 4719 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 66.36
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 41.71
phase1. Layer M3 wire length = 24.65
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 32
phase1. Via VIA12SQ_C count = 20
phase1. Via VIA23SQ_C count = 12
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  134  Proc 4719 

Congestion utilization per direction:
Average vertical track utilization   =  4.27 %
Peak    vertical track utilization   = 21.05 %
Average horizontal track utilization =  3.21 %
Peak    horizontal track utilization = 20.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Global Routing] Total (MB): Used  134  Alloctr  134  Proc 4719 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4719 
Using per-layer congestion maps for congestion reduction.
Information: 9.52% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.76% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.735 to 0.735. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
****** eLpp estimated wire length 
0% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 0
Total net wire length: 699370
****** eLpp weights (with caps) (no lengths)
Number of nets: 13, of which 13 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.121928, average toggle rate = 0.0774696
Max non-clock toggle rate = 0.121928
eLpp weight range = (0.0644552, 1.40978)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 13
Amt power = 0.1
Non-default weight range: (0.906446, 1.04098)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates   0.00557454    0.121928   0.0774696   0.0379837   -0.868959
      Power Weights    0.0644552     1.40978    0.895736    0.439183   -0.868959
      Final Weights     0.906446     1.04098    0.989574   0.0439183   -0.868959
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Warning: Circuit has no valid timing endpoints (PLACE-015)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 0% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 67.3093
Information: Coarse placer active wire length estimate = 5.73515
Information: Coarse placer weighted wire length estimate = 67.9177
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0094 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (pri_enc): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (pri_enc): 4
Total 0.0002 seconds to load 8 cell instances into cellmap, 8 cells are off site row
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0143 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 13 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13.7238            0        Yes DEFAULT
     41.1713            8        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 54 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 54 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.001-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.001-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                13
number of site rows:                  4
number of locations attempted:      106
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.286 um ( 0.17 row height)
rms weighted cell displacement:   0.286 um ( 0.17 row height)
max cell displacement:            0.656 um ( 0.39 row height)
avg cell displacement:            0.214 um ( 0.13 row height)
avg weighted cell displacement:   0.214 um ( 0.13 row height)
number of cells moved:                8
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U16 (OR2X1_RVT)
  Input location: (3.4561,2.5265)
  Legal location: (3.064,2)
  Displacement:   0.656 um ( 0.39 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (3.944,2.4201)
  Legal location: (4.28,2)
  Displacement:   0.538 um ( 0.32 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.7012,4.9694)
  Legal location: (3.672,5.344)
  Displacement:   0.376 um ( 0.22 row height)
Cell: U17 (NOR2X0_RVT)
  Input location: (2.2741,3.9683)
  Legal location: (2.304,3.672)
  Displacement:   0.298 um ( 0.18 row height)
Cell: q_reg[1] (DFFX1_RVT)
  Input location: (2.152,6.7947)
  Legal location: (2.152,7.016)
  Displacement:   0.221 um ( 0.13 row height)
Cell: U15 (INVX0_RVT)
  Input location: (2.6615,5.1659)
  Legal location: (2.608,5.344)
  Displacement:   0.186 um ( 0.11 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (5.7581,2.0815)
  Legal location: (5.8,2)
  Displacement:   0.092 um ( 0.05 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (5.1945,3.672)
  Legal location: (5.192,3.672)
  Displacement:   0.003 um ( 0.00 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 8 out of 8 cells, ratio = 1.000000
Total displacement = 2.983500(um)
Max displacement = 0.918600(um), U16 (4.672100, 2.526500, 6) => (4.280000, 3.672000, 2)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.789380 ohm/um, via_r = 0.463802 ohm/cut, c = 0.064673 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669747 ohm/um, via_r = 0.582439 ohm/cut, c = 0.072124 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-06-02 03:09:51 / Session:  00:14:54 / Command:  00:00:07 / CPU:  00:00:06 / Memory: 1001 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2025-06-02 03:09:51 / Session:  00:14:54 / Command:  00:00:07 / CPU:  00:00:06 / Memory: 1001 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-06-02 03:09:51 / Session:  00:14:54 / Command:  00:00:07 / CPU:  00:00:06 / Memory: 1001 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.789380 ohm/um, via_r = 0.463802 ohm/cut, c = 0.064673 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669747 ohm/um, via_r = 0.582439 ohm/cut, c = 0.072124 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (61040 86880)
Chip Core shape: (20000 20000) (102080 53440)
Outside Core shape: (61040 53440) (102080 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-06-02 03:09:51 / Session:  00:14:54 / Command:  00:00:07 / CPU:  00:00:06 / Memory: 1001 MB (FLW-8100)

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0144 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Warning: Cannot find any default max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0139 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Disable clock slack update for ideal clocks
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
INFO: New Levelizer turned on
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter       6 |      0 


Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-06-02 03:09:52 / Session:  00:14:55 / Command:  00:00:08 / CPU:  00:00:07 / Memory: 1001 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-06-02 03:09:52 / Session:  00:14:55 / Command:  00:00:08 / CPU:  00:00:07 / Memory: 1001 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     43 s ( 0.01 hr) ELAPSE :    895 s ( 0.25 hr) MEM-PEAK :  1001 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     43 s ( 0.01 hr) ELAPSE :    895 s ( 0.25 hr) MEM-PEAK :  1001 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 13 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13.7238            0        Yes DEFAULT
     41.1713            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 54 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 54 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.002-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.002-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                13
number of site rows:                  4
number of locations attempted:      106
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (4.28,2)
  Legal location: (4.28,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (OR2X1_RVT)
  Input location: (3.064,2)
  Legal location: (3.064,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U17 (NOR2X0_RVT)
  Input location: (2.304,3.672)
  Legal location: (2.304,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (5.8,2)
  Legal location: (5.8,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U15 (INVX0_RVT)
  Input location: (2.608,5.344)
  Legal location: (2.608,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (5.192,3.672)
  Legal location: (5.192,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFX1_RVT)
  Input location: (2.152,7.016)
  Legal location: (2.152,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.672,5.344)
  Legal location: (3.672,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.789380 ohm/um, via_r = 0.463802 ohm/cut, c = 0.064673 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669747 ohm/um, via_r = 0.582439 ohm/cut, c = 0.072124 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-06-02 03:09:52 / Session:  00:14:55 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1001 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-06-02 03:09:52 / Session:  00:14:55 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1001 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any default max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-06-02 03:09:52 / Session:  00:14:55 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1001 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-06-02 03:09:52 / Session:  00:14:55 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1001 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     43 s ( 0.01 hr) ELAPSE :    895 s ( 0.25 hr) MEM-PEAK :  1001 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     43 s ( 0.01 hr) ELAPSE :    895 s ( 0.25 hr) MEM-PEAK :  1001 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 13 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13.7238            0        Yes DEFAULT
     41.1713            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 54 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 54 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.003-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.003-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                13
number of site rows:                  4
number of locations attempted:      106
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (4.28,2)
  Legal location: (4.28,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (OR2X1_RVT)
  Input location: (3.064,2)
  Legal location: (3.064,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U17 (NOR2X0_RVT)
  Input location: (2.304,3.672)
  Legal location: (2.304,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (5.8,2)
  Legal location: (5.8,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U15 (INVX0_RVT)
  Input location: (2.608,5.344)
  Legal location: (2.608,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (5.192,3.672)
  Legal location: (5.192,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFX1_RVT)
  Input location: (2.152,7.016)
  Legal location: (2.152,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.672,5.344)
  Legal location: (3.672,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.789380 ohm/um, via_r = 0.463802 ohm/cut, c = 0.064673 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669747 ohm/um, via_r = 0.582439 ohm/cut, c = 0.072124 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-06-02 03:09:53 / Session:  00:14:56 / Command:  00:00:09 / CPU:  00:00:08 / Memory: 1001 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2025-06-02 03:09:53 / Session:  00:14:56 / Command:  00:00:09 / CPU:  00:00:08 / Memory: 1001 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (61040 86880)
Chip Core shape: (20000 20000) (102080 53440)
Outside Core shape: (61040 53440) (102080 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0         30.24  76299968.00           8              0.25      1001
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  1.294674800933  9.863432285596  6.078124364085  2.744208341123  8.318115304907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  8.053738141094  2.700141129526  3.840451464440  3.750206053169  7.663458542299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  1.424430408244  5.867602417367  7.173895785364  9.669819999761  7.591487047087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  9.364712589655  4.570749339708  5.624879208820  7.826857253678  4.759133118263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  5.576045822107  9.584565145491  2.041728787119  3.921160867338  0.650488382345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  2.797197265224  8.244466470202  3.504871105451  1.682716012888  7.173433418510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  7.349693409371  1.017034067827  5.811519466269  5.826730883342  4.349383392435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  9.504494677518  1.265303076514  0.417760113533  1.833872465081  6.448557837188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  8.251460189997  2.300501226939  0.754685830179  1.961421411696  2.781303441418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  0.009281398619  7.452791220417  1.902827724529  5.623407259547  7.269363108696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  6.987548974418  7.540404062819  0.000353117956  5.833784556721  4.754587389445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  7.840112738718  4.029612338556  9.406669896875  2.789964661318  0.723294514657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  0.675603840238  7.977153027598  5.095897859611  1.512371470128  7.396892820513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  1.807526987880  5.817921347311  2.343539922627  0.037326705045  0.494780340392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  9.157560438167  6.652912932051  4.022495851365  6.796621502757  0.618562711981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  8.168916486014  9.244455224324  4.051691709534  5.907689219704  1.709512191590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  9.256548916996  9.532700476208  6.656262109097  9.409795558072  6.136993213139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  3.301090882351  9.141621059920  1.286693602201  9.569284260313  2.585844602480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  1.743111221230  5.316613924076  7.270112130810  7.178452560747  1.109985951474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  9.261431702020  9.208467911151  1.495117546745  7.734047317127  4.721421081592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  3.775362494424  6.976653547260  5.921087280218  9.647382389440  1.463832553161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  1.939353880093  3.986346974299  1.607812196408  5.274420834112  3.831811660490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  3.615269214109  4.270017868692  1.384045806444  0.375020605316  9.766345984229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  4.952339440824  4.586763997476  2.717389238536  4.966981999976  1.759148834708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  7.746367658965  5.457077689610  3.562487680882  0.782685725367  8.475913441826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  3.367590982210  7.958459260289  6.204172538711  9.392116086733  8.065048968234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  0.089605126522  4.824449393760  7.350487870545  1.168271601288  8.717343471851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  7.683828020937  1.101706128665  3.581151766626  9.582673088334  2.434938429243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  8.809308147751  8.126533029534  0.041776831353  3.183387246508  1.644855873718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  7.774005798999  7.230053844576  5.075468303017  9.196142141169  6.278130434141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  8.959887819861  9.745272844924  3.190282592452  9.562340725954  7.726936400869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  0.547613577441  8.754043128164  5.000035131795  6.583378455672  1.475458828944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  4.641018493871  8.402964955738  2.940666709687  5.278996466131  8.072329541465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  1.924567504023  8.797718024632  4.509589505961  1.151237147012  8.739689372051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  8.047759818788  0.581795856614  7.234353712262  7.003732670504  5.049478124039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  1.872753263816  7.665294915188  7.402249305136  5.679662150275  7.061856361198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  8.773898868601  4.924448244315  0.405169990953  4.590768921970  4.170951309159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  4.882651011699  6.953273769503  4.665626030909  7.940979555807  2.613699411313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  2.297106208235  1.914165827875  6.128669180220  1.956928426031  3.258584550248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  6.031318342123  0.531664014380  2.727011033081  0.717845256074  7.110998685147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  7.883140390202  0.920849413098  7.149511574674  5.773404731712  7.472142298159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  0.234533469442  4.697668076609  6.592108548021  8.964738238944  0.146383345316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  4.050932508009  3.398637319302  5.160781039640  8.527442083411  2.383181256049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  6.228523141410  9.427004408742  8.138404300644  4.037502060531  6.976634688422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  6.352230164082  4.458679011620  2.271738743853  6.496698199997  6.175914973470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  8.631633985896  5.545700480844  6.356248588088  2.078268572536  7.847591434182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  4.293756218221  0.795848648901  5.620417073871  1.939211608673  3.806504986823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  5.965967732652  2.482447651259  6.735048507054  5.116827160128  8.871734437185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159474176  6.625389022093  7.110173334749  1.358115996662  6.958267308833  4.243493932924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  7.747937034775  1.812656024836  0.004177403135  3.318338724650  8.164485677371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  4.634407799899  9.723008006330  2.507546650301  7.919614214116  9.627813133414

Place-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 76299968.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 76299968.0        30.24          8          0          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 76299968.0        30.24          8

Place-opt command complete                CPU:    44 s (  0.01 hr )  ELAPSE:   896 s (  0.25 hr )  MEM-PEAK:  1001 MB
Place-opt command statistics  CPU=5 sec (0.00 hr) ELAPSED=5 sec (0.00 hr) MEM-PEAK=0.978 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2025-06-02 03:09:53 / Session:  00:14:56 / Command:  00:00:09 / CPU:  00:00:08 / Memory: 1001 MB (FLW-8100)
1
icc2_shell> legalize_placement
[icc2-lic Mon Jun  2 03:09:53 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  2 03:09:53 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:09:53 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:09:53 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:09:53 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:09:53 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:09:53 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:09:53 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:09:53 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:09:53 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:09:53 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:09:53 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:09:53 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:09:53 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:09:53 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:09:53 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:09:53 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:09:53 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:09:53 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-06-02 03:09:53 / Session:  00:14:56 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 13 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13.7238            0        Yes DEFAULT
     41.1713            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 54 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 54 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.004-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.004-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                13
number of site rows:                  4
number of locations attempted:      106
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (4.28,2)
  Legal location: (4.28,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (OR2X1_RVT)
  Input location: (3.064,2)
  Legal location: (3.064,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U17 (NOR2X0_RVT)
  Input location: (2.304,3.672)
  Legal location: (2.304,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (5.8,2)
  Legal location: (5.8,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U15 (INVX0_RVT)
  Input location: (2.608,5.344)
  Legal location: (2.608,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (5.192,3.672)
  Legal location: (5.192,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFX1_RVT)
  Input location: (2.152,7.016)
  Legal location: (2.152,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.672,5.344)
  Legal location: (3.672,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.243
Total Legalizer Wall Time: 0.250
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2025-06-02 03:09:53 / Session:  00:14:56 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
1
icc2_shell> save_block -as full_adder_placement
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'ysh_LIBB:pri_enc.design' to 'ysh_LIBB:full_adder_placement.design'. (DES-028)
1
icc2_shell> save_lib
Saving library 'ysh_LIBB'
1
icc2_shell> #####################################################
icc2_shell> #pre-clock sanity checks
icc2_shell> ####################################################
icc2_shell> check_design -checks pre_clock_tree_stage
[icc2-lic Mon Jun  2 03:10:17 2025] Command 'check_design' requires licenses
[icc2-lic Mon Jun  2 03:10:17 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:10:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:17 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:10:17 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:17 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:17 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:10:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:17 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:10:17 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:17 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:17 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:10:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:17 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : pri_enc
 Version: W-2024.09
 Date   : Mon Jun  2 03:10:18 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   6          The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-002      Warn   3          The register clock pin '%pin' has no fanin clocks. Mode:'%mode'.
  ----------------------------------------------------------------------------------------------------
  Total 10 EMS messages : 0 errors, 9 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-036      Warn   1          No clock was specified or found in all active scenarios.
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 3 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Jun02031017.log'.
1
icc2_shell> ###################################################
icc2_shell> ##        CTS using CCD  commands
icc2_shell> ####################################################
icc2_shell> ##
icc2_shell> ##stage 1:
icc2_shell> ##
icc2_shell> synthesize_clock_tree
[icc2-lic Mon Jun  2 03:10:19 2025] Command 'synthesize_clock_trees' requires licenses
[icc2-lic Mon Jun  2 03:10:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:10:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:10:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-06-02 03:10:19 / Session:  00:15:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock was specified or found in all active scenarios. (CTS-036)
Information: Ending   'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-06-02 03:10:19 / Session:  00:15:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
Error: Failed to initialize CTS session.
        Use error_info for more info. (CMD-013)
icc2_shell> ##stage 2:
icc2_shell> #
icc2_shell> set_app_options -name cts.optimize.enable_local_skew -value true
cts.optimize.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_local_skew -value true
cts.compile.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_global_route -value false
cts.compile.enable_global_route false
icc2_shell> set_app_options -name clock_opt.flow.enable_ccd -value true
clock_opt.flow.enable_ccd true
icc2_shell> clock_opt -to build_clock
[icc2-lic Mon Jun  2 03:10:19 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 03:10:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:10:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:10:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-06-02 03:10:19 / Session:  00:15:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (61040 86880)
Chip Core shape: (20000 20000) (102080 53440)
Outside Core shape: (61040 53440) (102080 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-02 03:10:19 / Session:  00:15:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-02 03:10:19 / Session:  00:15:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (61040 86880)
Chip Core shape: (20000 20000) (102080 53440)
Outside Core shape: (61040 53440) (102080 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
There is no clock to work
 Run time for cts 00:00:00.03u 00:00:00.00s 00:00:00.03e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Error: clock_opt failed during trial clock synthesis prior to useful skew schedule computation.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-02 03:10:19 / Session:  00:15:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)


Enable dominated scenarios
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / build_clock (FLW-8004)
Information: Ending   'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-06-02 03:10:19 / Session:  00:15:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> #stage 3:
icc2_shell> ###
icc2_shell> #
icc2_shell> clock_opt -from route_clock -to route_clock
[icc2-lic Mon Jun  2 03:10:19 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 03:10:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:10:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:10:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2025-06-02 03:10:19 / Session:  00:15:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (61040 86880)
Chip Core shape: (20000 20000) (102080 53440)
Outside Core shape: (61040 53440) (102080 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-02 03:10:19 / Session:  00:15:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-02 03:10:19 / Session:  00:15:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Mon Jun  2 03:10:19 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 03:10:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:10:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:10:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:10:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:10:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:10:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:20 2025] Check-out of alternate set of keys directly with queueing was successful
Error: Could not find any nets in the design that match the specification. (ZRT-070)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-02 03:10:20 / Session:  00:15:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)


Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-02 03:10:20 / Session:  00:15:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2025-06-02 03:10:20 / Session:  00:15:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
1
icc2_shell> clock_opt
[icc2-lic Mon Jun  2 03:10:20 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 03:10:20 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:10:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:20 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:10:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:10:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:10:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:10:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:10:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:10:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:10:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:10:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:10:20 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-06-02 03:10:20 / Session:  00:15:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (61040 86880)
Chip Core shape: (20000 20000) (102080 53440)
Outside Core shape: (61040 53440) (102080 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-02 03:10:20 / Session:  00:15:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-02 03:10:20 / Session:  00:15:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (61040 86880)
Chip Core shape: (20000 20000) (102080 53440)
Outside Core shape: (61040 53440) (102080 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
There is no clock to work
 Run time for cts 00:00:00.03u 00:00:00.00s 00:00:00.03e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Error: clock_opt failed during trial clock synthesis prior to useful skew schedule computation.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-02 03:10:20 / Session:  00:15:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)


Enable dominated scenarios
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / build_clock (FLW-8004)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2025-06-02 03:10:20 / Session:  00:15:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1001 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> ###########################################################
icc2_shell> ###  to report qor the respective CTS
icc2_shell> ############################################################
icc2_shell> #
icc2_shell> #report_clock_qor
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths > cts_ccd.rpt
icc2_shell> ##########################################################
icc2_shell> #  to save the block
icc2_shell> ########################################################
icc2_shell> save_block -as full_adder_cts_CCD
Information: Saving 'ysh_LIBB:pri_enc.design' to 'ysh_LIBB:full_adder_cts_CCD.design'. (DES-028)
1
icc2_shell> save_lib
Saving library 'ysh_LIBB'
1
icc2_shell> #######################################################
icc2_shell> # set app options
icc2_shell> #########################################################
icc2_shell> #
icc2_shell> #global route
icc2_shell> set_app_options -name route.global.timing_driven -value true
route.global.timing_driven true
icc2_shell> set_app_options -name route.global.crosstalk_driven -value false
route.global.crosstalk_driven false
icc2_shell> #track assignment
icc2_shell> set_app_options -name route.track.timing_driven -value true
route.track.timing_driven true
icc2_shell> set_app_options -name route.track.crosstalk_driven -value true
route.track.crosstalk_driven true
icc2_shell> #
icc2_shell> #detail route
icc2_shell> set_app_options -name route.detail.timing_driven -value true
route.detail.timing_driven true
icc2_shell> set_app_options -name route.detail.save_after_iterations -value false
Error: Invalid value 'false' specified for option 'route.detail.save_after_iterations'
        Use error_info for more info. (CMD-013)
icc2_shell> set_app_options -name route.detail.force_max_number_iterations -value false
route.detail.force_max_number_iterations false
icc2_shell> set_app_options -name route.detail.antenna -value true
route.detail.antenna true
icc2_shell> set_app_options -name route.detail.antenna_fixing_preference -value use_diodes
route.detail.antenna_fixing_preference use_diodes
icc2_shell> set_app_options -name route.detail.diode_libcell_names -value */ANTENNA_RVT
route.detail.diode_libcell_names */ANTENNA_RVT
icc2_shell> #
icc2_shell> ####################################
icc2_shell> #Atomic commands for route_auto
icc2_shell> ###################################
icc2_shell> route_global
[icc2-lic Mon Jun  2 03:11:30 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  2 03:11:30 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:11:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:11:30 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:11:30 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:30 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:11:30 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:11:30 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:30 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:11:30 2025] Check-out of alternate set of keys directly with queueing was successful
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Generating Timing information  
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Design  Scenario func::nom (Mode func Corner nom)
Generating Timing information  ... Done
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4719 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   29  Proc 4719 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.21um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 4719 
Net statistics:
Total number of nets     = 15
Number of nets to route  = 13
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 13, Total Half Perimeter Wire Length (HPWL) 81 microns
HPWL   0 ~   50 microns: Net Count       13     Total HPWL           81 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 4719 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  7.21     on layer (1)    M1
Average gCell capacity  9.81     on layer (2)    M2
Average gCell capacity  5.05     on layer (3)    M3
Average gCell capacity  5.05     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.90     on layer (6)    M6
Average gCell capacity  0.86     on layer (7)    M7
Average gCell capacity  0.93     on layer (8)    M8
Average gCell capacity  0.55     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.57         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.00  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.14  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   30  Proc 4719 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   30  Proc 4719 
Number of user frozen nets = 0
Timing criticality report: total 2 (13.33)% critical nets.
   Number of criticality 1 nets = 2 (13.33)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   30  Proc 4719 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  206  Alloctr  206  Proc 4783 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  206  Alloctr  206  Proc 4783 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.6 2.38 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       64.2 16.6 16.6 2.38 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M3       61.9 33.3 0.00 4.76 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    92.3 5.24 1.67 0.71 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00


Initial. Total Wire Length = 66.51
Initial. Layer M1 wire length = 2.36
Initial. Layer M2 wire length = 41.67
Initial. Layer M3 wire length = 22.49
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 32
Initial. Via VIA12SQ_C count = 22
Initial. Via VIA23SQ_C count = 10
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 03:11:30 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  206  Alloctr  206  Proc 4783 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.6 2.38 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       64.2 16.6 16.6 2.38 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M3       61.9 33.3 0.00 4.76 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    92.3 5.24 1.67 0.71 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00


phase1. Total Wire Length = 66.51
phase1. Layer M1 wire length = 2.36
phase1. Layer M2 wire length = 41.67
phase1. Layer M3 wire length = 22.49
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 32
phase1. Via VIA12SQ_C count = 22
phase1. Via VIA23SQ_C count = 10
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  206  Alloctr  206  Proc 4783 

Congestion utilization per direction:
Average vertical track utilization   =  6.01 %
Peak    vertical track utilization   = 21.74 %
Average horizontal track utilization =  2.82 %
Peak    horizontal track utilization = 20.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Global Routing] Total (MB): Used  206  Alloctr  206  Proc 4783 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4783 
icc2_shell> #save_block route_global_database
icc2_shell> route_track
[icc2-lic Mon Jun  2 03:11:30 2025] Command 'route_track' requires licenses
[icc2-lic Mon Jun  2 03:11:30 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:11:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:11:30 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:11:30 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:30 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:11:30 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:11:30 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:30 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:11:30 2025] Check-out of alternate set of keys directly with queueing was successful

Start track assignment

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        true                
track.timing_driven                                     :        true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Track Assign: TA init] Total (MB): Used   21  Alloctr   22  Proc 4783 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 0 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

Number of wires with overlap after iteration 0 = 31 of 66


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   21  Alloctr   22  Proc 4783 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 1 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   21  Alloctr   22  Proc 4783 

Number of wires with overlap after iteration 1 = 19 of 47


Wire length and via report:
---------------------------
Number of M1 wires: 3             : 0
Number of M2 wires: 29           VIA12SQ_C: 23
Number of M3 wires: 15           VIA23SQ_C: 22
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 47                vias: 45

Total M1 wire length: 2.8
Total M2 wire length: 40.5
Total M3 wire length: 27.7
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 71.0

Longest M1 wire length: 1.2
Longest M2 wire length: 3.6
Longest M3 wire length: 8.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 4783 
icc2_shell> #save_block route_track_database
icc2_shell> route_detail
[icc2-lic Mon Jun  2 03:11:30 2025] Command 'route_detail' requires licenses
[icc2-lic Mon Jun  2 03:11:30 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:11:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:11:30 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:11:30 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:30 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:11:30 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:11:31 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:11:31 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:31 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:11:31 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:31 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:11:31 2025] Check-out of alternate set of keys directly with queueing was successful
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.antenna_fixing_preference                        :        use_diodes          
detail.diode_libcell_names                              :        */ANTENNA_RVT       
detail.force_max_number_iterations                      :        false               
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   28  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   32  Proc 4783 
Total number of nets = 15, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used  108  Alloctr  108  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  111  Proc 4783 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DR] Total (MB): Used   21  Alloctr   22  Proc 4783 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DR: Done] Total (MB): Used   21  Alloctr   22  Proc 4783 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    71 micron
Total Number of Contacts =             45
Total Number of Wires =                46
Total Number of PtConns =              5
Total Number of Routed Wires =       46
Total Routed Wire Length =           71 micron
Total Number of Routed Contacts =       45
        Layer             M1 :          3 micron
        Layer             M2 :         41 micron
        Layer             M3 :         28 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :         22
        Via        VIA12SQ_C :         19
        Via       VIA12BAR_C :          3
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
        Weight 1     =  4.35% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.65% (22      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 
  Total double via conversion rate    =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
        Weight 1     =  4.35% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.65% (22      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 

Total number of nets = 15
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
icc2_shell> #save_block route_detail_database
icc2_shell> #route_auto
icc2_shell> #
icc2_shell> #
icc2_shell> #
icc2_shell> route_opt
[icc2-lic Mon Jun  2 03:11:31 2025] Command 'route_opt' requires licenses
[icc2-lic Mon Jun  2 03:11:31 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:11:31 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:31 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:11:31 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:11:31 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:11:31 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:31 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:11:31 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:31 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:11:31 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:31 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:11:31 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:11:31 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:11:31 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:31 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:11:31 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:31 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:11:31 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-06-02 03:11:31 / Session:  00:16:34 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1065 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Freeing timing information from routing. (ZRT-574)
RO is run without TCE settings 
Route-opt command begin                   CPU:    54 s (  0.02 hr )  ELAPSE:   994 s (  0.28 hr )  MEM-PEAK:  1065 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Information: Design pri_enc has 15 nets, 0 global routed, 13 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'pri_enc'. (NEX-022)
---extraction options---
Corner: nom
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: pri_enc 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 13 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:    54 s (  0.02 hr )  ELAPSE:   995 s (  0.28 hr )  MEM-PEAK:  1065 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 76299968.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 76299968.0        30.24          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 76299968.0        30.24          8
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
INFO: Cluster Analysis could not get worst dynamic scenario, ignored.
Route-opt initialization complete         CPU:    55 s (  0.02 hr )  ELAPSE:   995 s (  0.28 hr )  MEM-PEAK:  1065 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 8 total shapes.
Layer M2: cached 0 shapes out of 34 total shapes.
Cached 16 vias out of 129 total vias.
Total 0.0111 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
Total 0.0003 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
13 out of 13 data nets are detail routed, 0 out of 0 clock nets is detail routed and total 13 nets have been analyzed
Only data route nets/shapes. Estimated current stage is after clock and data detail route stage
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -         30.24  76299968.00           8              0.28      1065

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -         30.24  76299968.00           8              0.28      1065
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065

Disable clock slack update for ideal clocks
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065

Disable clock slack update for ideal clocks
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1065
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:    55 s (  0.02 hr )  ELAPSE:   995 s (  0.28 hr )  MEM-PEAK:  1065 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::nom (Mode func Corner nom)
Generating Timing information  ... Done
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 03:11:31 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  2 03:11:31 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 03:11:31 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:31 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:11:31 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 03:11:31 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 03:11:31 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:31 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 03:11:31 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 03:11:31 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 03:11:31 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:31 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:11:31 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 03:11:31 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 03:11:31 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:31 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 03:11:31 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 03:11:31 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 03:11:31 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 8 total shapes.
Layer M2: cached 0 shapes out of 34 total shapes.
Cached 16 vias out of 129 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0085 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 13 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13.7238            0        Yes DEFAULT
     41.1713            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 54 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 54 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.005-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.005-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                13
number of site rows:                  4
number of locations attempted:      106
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (4.28,2)
  Legal location: (4.28,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U16 (OR2X1_RVT)
  Input location: (3.064,2)
  Legal location: (3.064,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U17 (NOR2X0_RVT)
  Input location: (2.304,3.672)
  Legal location: (2.304,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (5.8,2)
  Legal location: (5.8,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U15 (INVX0_RVT)
  Input location: (2.608,5.344)
  Legal location: (2.608,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (5.192,3.672)
  Legal location: (5.192,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFX1_RVT)
  Input location: (2.152,7.016)
  Legal location: (2.152,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.672,5.344)
  Legal location: (3.672,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.235
Total Legalizer Wall Time: 0.235
----------------------------------------------------------------

Route-opt legalization complete           CPU:    55 s (  0.02 hr )  ELAPSE:   995 s (  0.28 hr )  MEM-PEAK:  1065 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   18  Alloctr   18  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   21  Alloctr   22  Proc 4783 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   18  Alloctr   18  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   21  Alloctr   22  Proc 4783 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   21  Alloctr   22  Proc 4783 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   18  Alloctr   18  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   21  Alloctr   22  Proc 4783 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   18  Alloctr   18  Proc    0 
[ECO: Analysis] Total (MB): Used   21  Alloctr   22  Proc 4783 
Num of eco nets = 15
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[ECO: Init] Total (MB): Used   21  Alloctr   22  Proc 4783 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.antenna_fixing_preference                        :        use_diodes          
detail.diode_libcell_names                              :        */ANTENNA_RVT       
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.force_max_number_iterations                      :        false               
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  111  Alloctr  111  Proc 4795 

Total Wire Length =                    71 micron
Total Number of Contacts =             45
Total Number of Wires =                46
Total Number of PtConns =              5
Total Number of Routed Wires =       46
Total Routed Wire Length =           71 micron
Total Number of Routed Contacts =       45
        Layer             M1 :          3 micron
        Layer             M2 :         41 micron
        Layer             M3 :         28 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :         22
        Via        VIA12SQ_C :         19
        Via       VIA12BAR_C :          3
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
        Weight 1     =  4.35% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.65% (22      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 
  Total double via conversion rate    =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
        Weight 1     =  4.35% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.65% (22      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 15)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   12 
[DR: Done] Total (MB): Used   21  Alloctr   22  Proc 4795 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used   18  Alloctr   18  Proc   12 
[ECO: DR] Total (MB): Used   21  Alloctr   22  Proc 4795 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    71 micron
Total Number of Contacts =             45
Total Number of Wires =                46
Total Number of PtConns =              5
Total Number of Routed Wires =       46
Total Routed Wire Length =           71 micron
Total Number of Routed Contacts =       45
        Layer             M1 :          3 micron
        Layer             M2 :         41 micron
        Layer             M3 :         28 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :         22
        Via        VIA12SQ_C :         19
        Via       VIA12BAR_C :          3
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
        Weight 1     =  4.35% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.65% (22      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 
  Total double via conversion rate    =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
        Weight 1     =  4.35% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.65% (22      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 

Total number of nets = 15
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    71 micron
Total Number of Contacts =             45
Total Number of Wires =                46
Total Number of PtConns =              5
Total Number of Routed Wires =       46
Total Routed Wire Length =           71 micron
Total Number of Routed Contacts =       45
        Layer             M1 :          3 micron
        Layer             M2 :         41 micron
        Layer             M3 :         28 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :         22
        Via        VIA12SQ_C :         19
        Via       VIA12BAR_C :          3
        Via    VIA12SQ_C_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
        Weight 1     =  4.35% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.65% (22      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 
  Total double via conversion rate    =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  2.22% (1 / 45 vias)
 
    Layer VIA1       =  4.35% (1      / 23      vias)
        Weight 1     =  4.35% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.65% (22      vias)
    Layer VIA2       =  0.00% (0      / 22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22      vias)
 
Updating the database ...
...updated 0 nets with eco mode
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc   12 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 4795 
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Information: Design pri_enc has 15 nets, 0 global routed, 13 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/pri_enc_113664_545146584.timdat

Route-opt ECO routing complete            CPU:    55 s (  0.02 hr )  ELAPSE:   995 s (  0.28 hr )  MEM-PEAK:  1077 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  0.723566600933  9.863432523165  6.078123764085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  4.495244718112  2.191138127900  0.963734941094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  1.320173196892  7.205138536473  8.278351198268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  0.859968143539  1.226273051630  7.050450294780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  7.245038338674  6.381679676223  9.187474822495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  6.091344702409  3.368487318208  4.897111349020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  8.201602812888  7.173436732824  9.939562508373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  8.636927843513  5.811512680573  5.826730683342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  2.026459251201  2.804126491822  1.265300852200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  5.133639440423  2.764679993748  9.324216738770
1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  4.086343534047  3.171277745735  9.815920540044
4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  3.563132776650  5.239568945391  4.802189447382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  8.836759701793  7.505877334771  0.800933786343
9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  7.342180214657  8.793227701949  8.918112019113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  2.614783859611  1.512374494432  7.396892520513
INFO: Smart Arc Optimization disabled. 0 modes cleared.
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
Information: Design pri_enc has 15 nets, 0 global routed, 13 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'pri_enc'. (NEX-022)
---extraction options---
Corner: nom
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: pri_enc 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 13 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 76299968.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 76299968.0        30.24          8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 76299968.0        30.24          8

Route-opt optimization complete                 0.00        0.00      0.00         0         30.24  76299968.00           8              0.28      1077

Route-opt command complete                CPU:    55 s (  0.02 hr )  ELAPSE:   995 s (  0.28 hr )  MEM-PEAK:  1077 MB
Route-opt command statistics  CPU=1 sec (0.00 hr) ELAPSED=1 sec (0.00 hr) MEM-PEAK=1.052 GB
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2025-06-02 03:11:32 / Session:  00:16:35 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1078 MB (FLW-8100)
1
icc2_shell> ######################################
icc2_shell> # OUTPUTS
icc2_shell> #
icc2_shell> #
icc2_shell> write_verilog ./results/full_adder.routed.v
1
icc2_shell> write_sdc -output ./results/full_adder.routed.sdc
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
1
icc2_shell> write_parasitics -format spef -output ./results/full_adder_${scenario1}.spef
[icc2-lic Mon Jun  2 03:11:32 2025] Command 'write_parasitics' requires licenses
Information: Design pri_enc has 15 nets, 0 global routed, 13 detail routed. (NEX-024)
NEX: extract design pri_enc
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB:pri_enc.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ./results/full_adder_func::nom.spef.p1_125.spef 
spefName ./results/full_adder_func::nom.spef.p1_125.spef, corner name nom 
NEX: write corner ID 1 parasitics to ./results/full_adder_func::nom.spef.p2_125.spef 
spefName ./results/full_adder_func::nom.spef.p2_125.spef, corner name nom 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
icc2_shell> #
icc2_shell> report_qor
[icc2-lic Mon Jun  2 04:13:45 2025] Command 'report_qor' requires licenses
[icc2-lic Mon Jun  2 04:13:45 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:13:45 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:13:45 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:13:45 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:13:45 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:13:45 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:13:45 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:13:45 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:13:45 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:13:45 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:13:45 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:13:45 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:13:45 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:13:45 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:13:45 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:13:45 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:13:45 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:13:45 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 04:13:45 2025
****************************************



Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                      8
Buf/Inv Cell Count:                   1
Buf Cell Count:                       0
Inv Cell Count:                       1
Combinational Cell Count:             5
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:                3
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       3
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:               10.42
Noncombinational Area:            19.82
Buf/Inv Area:                      1.27
Total Buffer Area:                 0.00
Total Inverter Area:               1.27
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                      30.91
Net YLength:                      40.39
----------------------------------------
Cell Area (netlist):                             30.24
Cell Area (netlist and physical only):           30.24
Net Length:                       71.30


Design Rules
----------------------------------------
Total Number of Nets:                15
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> set PDK_PATH ./../ref
./../ref
icc2_shell> create_lib -ref_lib $PDK_PATH/lib/ndm/saed32rvt_c.ndm ysh_LIBB11
{ysh_LIBB11}
icc2_shell> read_verilog {./../DC/results/pri_enc.mapped.v} -library ysh_LIBB11 -design pri_enc -top pri_enc
Information: Reading Verilog into new design 'pri_enc' in library 'ysh_LIBB11'. (VR-012)
Loading verilog file '/home/student/RTL2GDSII/DC/results/pri_enc.mapped.v'
Number of modules read: 1
Top level ports: 8
Total ports in all modules: 8
Total nets in all modules: 21
Total instances in all modules: 14
Elapsed = 00:00:00.00, CPU = 00:00:00.00
1
icc2_shell> link_block
icc2_shell> initialize_floorplan -shape L -core_offset 2 -coincident_boundary true
[icc2-lic Mon Jun  2 04:50:10 2025] Command 'initialize_floorplan' requires licenses
[icc2-lic Mon Jun  2 04:50:10 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:50:10 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:50:10 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out of alternate set of keys directly with queueing was successful
Removing existing floorplan objects
Creating core...
Info: For non-rectangle shape, support to compare core_area's length with macros' max width and height.
Core utilization ratio = 89.88%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> set_individual_pin_constraints -ports [get_ports {A B}] -sides 6
Warning: No port objects matched 'A' (SEL-004)
Warning: No port objects matched 'B' (SEL-004)
Error: Nothing matched for -ports (SEL-005)
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
Error: Incorrect port in -ports option
        Use error_info for more info. (CMD-013)
icc2_shell> place_pins -self
[icc2-lic Mon Jun  2 04:50:10 2025] Command 'place_pins' requires licenses
[icc2-lic Mon Jun  2 04:50:10 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:50:10 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:50:10 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-02 04:50:10 / Session:  01:55:13 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1078 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M5 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M6 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Number of block ports: 8
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 8
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-02 04:50:10 / Session:  01:55:13 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1078 MB (FLW-8100)
1
icc2_shell> create_placement -floorplan  -effort medium
[icc2-lic Mon Jun  2 04:50:10 2025] Command 'create_placement' requires licenses
[icc2-lic Mon Jun  2 04:50:10 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:50:10 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:50:10 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-06-02 04:50:10 / Session:  01:55:13 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1078 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: ict-chipin.sot.pdpu.ac.in
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Info: starting to push down row track for sub-blocks.
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for pri_enc, hor/vert channel sizes are 6.688/6.688
Warning: Auto blockages in block/VA pri_enc not created. (DPP-236)
Placing top level std cells.
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Mon Jun  2 04:50:10 2025] Command 'report_placement' requires licenses
[icc2-lic Mon Jun  2 04:50:10 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:50:10 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:50:10 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:50:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:50:10 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 04:50:10 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design pri_enc: 92.382 microns.
  wire length in design pri_enc (see through blk pins): 92.382 microns.
  ------------------
  Total wire length: 92.382 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design pri_enc:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design pri_enc:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design pri_enc: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view pri_enc_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.14. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.04. (DPUI-903)
Information: Peak memory usage for create_placement : 1077 MB. (DPUI-904)
Information: Ending   'create_placement' (FLW-8001)
Information: Time: 2025-06-02 04:50:10 / Session:  01:55:13 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1078 MB (FLW-8100)
1
icc2_shell> save_block -as no_ADD
Information: Saving 'ysh_LIBB11:pri_enc.design' to 'ysh_LIBB11:no_ADD.design'. (DES-028)
1
icc2_shell> save_lib
Saving library 'ysh_LIBB11'
1
icc2_shell> report_timing
[icc2-lic Mon Jun  2 04:50:28 2025] Command 'report_timing' requires licenses
[icc2-lic Mon Jun  2 04:50:28 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:50:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:50:28 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:50:28 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:50:28 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:28 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:50:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:50:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:50:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:50:28 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:50:28 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:50:28 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:28 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:50:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:50:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:50:28 2025] Check-out of alternate set of keys directly with queueing was successful
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(EARLY) (NEX-018)
Warning: no valid parasitic for (all corners) corner((both specs)) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Warning: The extractor can not be initialized for block 'pri_enc'. (TIM-103)
Warning: The extractor can not be initialized for design 'pri_enc'. Zero interconnect delay is used in timing analysis. (TIM-102)
Warning: Batch extraction is skipped for block "pri_enc"
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 19, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 04:50:28 2025
****************************************
No paths.
1
icc2_shell> #######################################################################################
icc2_shell> ## Power-planning - To build Power Delivery Network (PDN)
icc2_shell> ## #####################################################################################
icc2_shell> #
icc2_shell> ############################################################################
icc2_shell> ### Step 1: to_create power/ground nets and to_connect power/ground nets :-
icc2_shell> ##############################################################################
icc2_shell> #to create power nets
icc2_shell> create_net -power {VDD}
{VDD}
icc2_shell> create_net -ground {VSS}
{VSS}
icc2_shell> ## to connect power/ground_nets
icc2_shell> #
icc2_shell> connect_pg_net -all_blocks -automatic
Information: Connecting to PG and tie pins in automatic mode. (MV-396)
****************************************
Report : Power/Ground Connection Summary
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 04:51:54 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/14
Ground net VSS                0/14
--------------------------------------------------------------------------------
Information: connections of 28 power/ground pin(s) are created or changed. (MV-382)

1
icc2_shell> #################################################################################
icc2_shell> ### step 2: to create power and ground ring patterns
icc2_shell> #################################################################################
icc2_shell> ###
icc2_shell> #scenario1:
icc2_shell> create_pg_ring_pattern core_ring_pattern -horizontal_layer M7 -horizontal_width .4 -horizontal_spacing .3 -vertical_layer M8 -vertical_width .4 -vertical_spacing .3
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Warning: Clean all the undo data since the top design has changed. (PGR-599)
Pattern core_ring_pattern exists and is re-defined.
Successfully create PG ring pattern core_ring_pattern.
icc2_shell> set_pg_strategy core_power_ring -core -pattern {{name : core_ring_pattern}{nets : {VDD VSS}}{offset : {.5 .5}}}
Strategy core_power_ring exists and is re-defined for the current design.
Successfully set PG strategy core_power_ring.
icc2_shell> compile_pg -strategies core_power_ring
[icc2-lic Mon Jun  2 04:51:54 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 04:51:54 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:51:54 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:51:54 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:51:54 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:51:54 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:51:54 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:51:54 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_power_ring.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_power_ring.
Checking 12 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 12 wires.
Committed 12 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###############################################################################
icc2_shell> ### step 3: to create pg mesh pattern
icc2_shell> ################################################################################
icc2_shell> create_pg_mesh_pattern mesh -layers { {{vertical_layer: M6}{width: .34} {spacing: interleaving}{pitch: 5} {offset: .5}} {{horizontal_layer: M7}{width: .38} {spacing: interleaving} {pitch: 5} {offset: .5}} {{vertical_layer: M8}{width: .38} {spacing: interleaving}{pitch: 5} {offset: .5}}}
Pattern mesh exists and is re-defined.
Successfully create mesh pattern mesh.
1
icc2_shell> set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {stop: innermost_ring}
Strategy core_mesh exists and is re-defined for the current design.
Successfully set PG strategy core_mesh.
icc2_shell> #set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {{{side: 1 2} {direction: L T} {stop: innermost_ring}}}
icc2_shell> compile_pg -strategies core_mesh
[icc2-lic Mon Jun  2 04:51:54 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 04:51:54 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:51:54 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:51:54 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:51:54 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:51:54 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:51:54 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:51:54 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_mesh.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies core_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies core_mesh .
Check and fix DRC for 11 wires for strategy core_mesh.
Checking DRC for 8 wires: 0% 100%
Checking DRC for 3 wires: 0% 100%
Creating 11 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies core_mesh .
Working on strategy core_mesh.
Number of detected intersections: 10
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 10 stacked vias for strategy core_mesh.
Checking DRC for 10 stacked vias:: 0% 100%
Runtime of via DRC checking for strategy core_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 22 stacked vias.
Checking DRC for 22 stacked vias:: 0% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_mesh.
Checking 10 stacked vias: 0% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 22 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 11 wires.
Committed 32 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###################################################
icc2_shell> ###step 4 : to create std cell power rail pattern
icc2_shell> #######################################################
icc2_shell> create_pg_std_cell_conn_pattern std_cell_rail -layers {M1} -rail_width 0.06
Pattern std_cell_rail exists and is re-defined.
Successfully create standard cell rail pattern std_cell_rail.
icc2_shell> set_pg_strategy rail_strat -core -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Strategy rail_strat exists and is re-defined for the current design.
Successfully set PG strategy rail_strat.
icc2_shell> compile_pg -strategies rail_strat
[icc2-lic Mon Jun  2 04:51:54 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 04:51:54 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:51:54 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:51:54 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:51:54 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:51:54 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:51:54 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:51:54 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:51:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:51:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:51:54 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 5 wires: 0% 100%
Creating 5 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 16 stacked vias.
Checking DRC for 16 stacked vias:: 0% 100%
8 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias: 0% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 5 wires.
Committed 40 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> #compile_pg
icc2_shell> ##########################################################
icc2_shell> ### step 5 : To save block and Save lib
icc2_shell> #############################################################
icc2_shell> ## "save_block"  will save block as the deign name (full_adder.design) by default
icc2_shell> #
icc2_shell> save_block
Information: Saving block 'ysh_LIBB11:pri_enc.design'
1
icc2_shell> ## "save_block -as <preferred name>" to save the block in user preferred name
icc2_shell> ##
icc2_shell> ## "save_lib" will save library as created already
icc2_shell> save_lib
Saving library 'ysh_LIBB11'
1
icc2_shell> ####mode for placement
icc2_shell> set mode1 "func"
func
icc2_shell> set corner1 "nom"
nom
icc2_shell> set scenario1 "${mode1}::${corner1}"
func::nom
icc2_shell> remove_modes -all; remove_corners -all; remove_scenarios -all
1
icc2_shell> create_mode $mode1
1
icc2_shell> create_corner $corner1
1
icc2_shell> create_scenario -name func::nom -mode func -corner nom
Created scenario func::nom for mode func and corner nom
All analysis types are activated.
{func::nom}
icc2_shell> current_mode func
{func}
icc2_shell> current_scenario func::nom
{func::nom}
icc2_shell> source ./../CONSTRAINTS/full_adder.sdc
Error: could not open script file "./../CONSTRAINTS/full_adder.sdc" (CMD-015)
icc2_shell> set_dont_use [get_lib_cells */FADD*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */HADD*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */AO*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */OA*]
icc2_shell> #set_dont_use [get_lib_cells */NAND*]
icc2_shell> set_dont_use [get_lib_cells */XOR*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */NOR*]
icc2_shell> set_dont_use [get_lib_cells */XNOR*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */MUX*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'pri_enc', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */AND*]
icc2_shell> #set_dont_use [get_lib_cells */OR*]
icc2_shell> current_corner nom
{nom}
icc2_shell> current_scenario func::nom
{func::nom}
icc2_shell> set parasitic1 "p1"
p1
icc2_shell> set tluplus_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
icc2_shell> set layer_map_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> set parasitic2 "p2"
p2
icc2_shell> set tluplus_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
icc2_shell> set layer_map_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> read_parasitic_tech -tlup $tluplus_filep1 -layermap $layer_map_filep1 -name p1
1
icc2_shell> read_parasitic_tech -tlup $tluplus_filep2 -layermap $layer_map_filep2 -name p2
1
icc2_shell> set_parasitic_parameters -late_spec $parasitic1 -early_spec $parasitic2
1
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> place_pins -self
[icc2-lic Mon Jun  2 04:52:20 2025] Command 'place_pins' requires licenses
[icc2-lic Mon Jun  2 04:52:20 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:52:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:52:20 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:52:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:52:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:52:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:52:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:52:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:52:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:52:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:52:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:52:20 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-02 04:52:20 / Session:  01:57:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1078 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M5 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M6 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
pri_enc                M2      MRDL    MRDL     Not allowed

Warning: Port  d[3] at {{8.257,8.408} {12.511,8.712}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  d[1] at {{9.320,7.345} {9.624,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  q[1] at {{9.320,7.345} {9.624,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  q[0] at {{9.320,7.345} {9.624,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 4 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell q_reg[1] is placed overlapping with other cells at {{2.000 5.455} {6.256 7.127}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   52  Alloctr   53  Proc 4799 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,14.18um,12.36um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   57  Alloctr   57  Proc 4799 
Net statistics:
Total number of nets to route for block pin placement     = 10
Number of interface nets to route for block pin placement = 10
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 16, Total Half Perimeter Wire Length (HPWL) 68 microns
HPWL   0 ~   50 microns: Net Count       16     Total HPWL           68 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   57  Alloctr   57  Proc 4799 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
Average gCell capacity  17.66    on layer (1)    M1
Average gCell capacity  14.09    on layer (2)    M2
Average gCell capacity  8.86     on layer (3)    M3
Average gCell capacity  6.97     on layer (4)    M4
Average gCell capacity  4.31     on layer (5)    M5
Average gCell capacity  3.29     on layer (6)    M6
Average gCell capacity  1.91     on layer (7)    M7
Average gCell capacity  1.51     on layer (8)    M8
Average gCell capacity  1.00     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 18.60         on layer (1)    M1
Average number of tracks per gCell 15.00         on layer (2)    M2
Average number of tracks per gCell 9.40  on layer (3)    M3
Average number of tracks per gCell 7.57  on layer (4)    M4
Average number of tracks per gCell 4.80  on layer (5)    M5
Average number of tracks per gCell 3.86  on layer (6)    M6
Average number of tracks per gCell 2.60  on layer (7)    M7
Average number of tracks per gCell 2.00  on layer (8)    M8
Average number of tracks per gCell 1.60  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 350
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   57  Proc 4799 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   57  Proc 4799 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   57  Proc 4799 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   69  Alloctr   69  Proc 4799 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   69  Alloctr   69  Proc 4799 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 35.98
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 15.01
Initial. Layer M3 wire length = 13.85
Initial. Layer M4 wire length = 3.42
Initial. Layer M5 wire length = 3.70
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 15
Initial. Via VIA12SQ_C count = 8
Initial. Via VIA23SQ_C count = 5
Initial. Via VIA34SQ_C count = 1
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   69  Alloctr   69  Proc 4799 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Global Routing] Total (MB): Used   69  Alloctr   69  Proc 4799 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 4799 
CPU Time for Global Route: 00:00:00.06u 00:00:00.00s 00:00:00.06e: 
Number of block ports: 8
Number of block pin locations assigned from router: 8
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 8
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.07u 00:00:00.00s 00:00:00.07e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-02 04:52:20 / Session:  01:57:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1078 MB (FLW-8100)
1
icc2_shell> place_opt
[icc2-lic Mon Jun  2 04:52:20 2025] Command 'place_opt' requires licenses
[icc2-lic Mon Jun  2 04:52:20 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:52:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:52:20 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:52:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:52:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:52:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:52:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:52:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:52:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:52:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:52:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:52:20 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Timer using 1 threads
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-06-02 04:52:20 / Session:  01:57:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1078 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner nom: no PVT mismatches. (PVT-032)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.788973 ohm/um, via_r = 0.463090 ohm/cut, c = 0.065772 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073111 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-06-02 04:52:20 / Session:  01:57:24 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1078 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-06-02 04:52:20 / Session:  01:57:24 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1078 MB (FLW-8100)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 19, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 19, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69
Info: embedded eLpp will optimize for scenario func::nom
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp estimated wire length 
0% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 0
Total net wire length: 764309
****** eLpp weights (no caps) (no lengths)
Number of nets: 19, of which 19 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.121928, average toggle rate = 0.0845845
Max non-clock toggle rate = 0.121928
eLpp weight range = (0.0659051, 1.44149)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 19
Amt power = 0.1
Non-default weight range: (0.906591, 1.04415)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates   0.00557454    0.121928   0.0845844   0.0331184    -1.45194
      Power Weights    0.0659051     1.44149           1    0.391543    -1.45194
      Final Weights     0.906591     1.04415           1   0.0391543    -1.45194
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 68.7469
Information: Coarse placer active wire length estimate = 6.03894
Information: Coarse placer weighted wire length estimate = 69.0118
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
START_CMD: optimize_dft        CPU:    455 s ( 0.13 hr) ELAPSE:   7047 s ( 1.96 hr) MEM-PEAK:  1077 Mb Mon Jun  2 04:52:23 2025
END_CMD: optimize_dft          CPU:    455 s ( 0.13 hr) ELAPSE:   7047 s ( 1.96 hr) MEM-PEAK:  1077 Mb Mon Jun  2 04:52:23 2025
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-06-02 04:52:23 / Session:  01:57:26 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1078 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2025-06-02 04:52:23 / Session:  01:57:26 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1078 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-06-02 04:52:23 / Session:  01:57:26 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1078 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-06-02 04:52:23 / Session:  01:57:26 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1078 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.788973 ohm/um, via_r = 0.463090 ohm/cut, c = 0.065772 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073111 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 19, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 19, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (pri_enc): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (pri_enc): 4
Total 0.0003 seconds to load 14 cell instances into cellmap, 14 cells are off site row
Moveable cells: 14; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.6394, cell height 1.6720, cell area 2.7411 for total 14 placed and application fixed cells
Information: Current block utilization is '0.89880', effective utilization is '0.89881'. (OPT-055)

    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:57:26         ~     0.000    38.376     0.000     0.000         0         7         0     0.000      1077 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:57:27         ~     0.000    38.376     0.000     0.000         0         7         0     0.000      1077 

Corner Scaling is off, multiplier is 1.000000

    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:57:27         ~     0.000    38.376     0.000     0.000         0         7         0     0.000      1077 

Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer M4 for buffering distances
GRE layer bins: None, M2
Information: skinny blockage scope is upto 1086.9001 * 0.10 =  108.6900 user length units.
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 0 buffer-tree drivers
No violators found
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.04 sec ELAPSE 0 hr : 0 min : 0.04 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K

    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:57:27         ~     0.000    38.376     0.000     0.000         0         7         0     0.000      1077 


    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:57:27         ~     0.000    38.376     0.000     0.000         0         7         0     0.000      1077 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-06-02 04:52:24 / Session:  01:57:27 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1078 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2025-06-02 04:52:24 / Session:  01:57:27 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1078 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-06-02 04:52:24 / Session:  01:57:27 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1078 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-06-02 04:52:24 / Session:  01:57:27 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1078 MB (FLW-8100)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.788973 ohm/um, via_r = 0.463090 ohm/cut, c = 0.065772 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073111 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 19, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 19, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:57:27         ~     0.000    38.376     0.000     0.000         0         7         0     0.000      1077 

Running initial optimization step.
Place-opt command begin                   CPU:   227 s (  0.06 hr )  ELAPSE:  7047 s (  1.96 hr )  MEM-PEAK:  1077 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   227 s (  0.06 hr )  ELAPSE:  7047 s (  1.96 hr )  MEM-PEAK:  1077 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00006 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 79443192.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 79443192.0        38.38         14          0          7
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 79443192.0        38.38         14
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:   228 s (  0.06 hr )  ELAPSE:  7048 s (  1.96 hr )  MEM-PEAK:  1077 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1077

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0178 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
Total 0.0005 seconds to load 14 cell instances into cellmap, 14 cells are off site row
Moveable cells: 14; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.6394, cell height 1.6720, cell area 2.7411 for total 14 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1077

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1077

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1077
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1077
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1077

Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4799 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell v_reg is placed overlapping with other cells at {{5.188 2.063} {9.140 3.735}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 4799 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 4799 
Net statistics:
Total number of nets     = 21
Number of nets to route  = 21
Net length statistics: 
Net Count(Ignore Fully Rted) 21, Total Half Perimeter Wire Length (HPWL) 139 microns
HPWL   0 ~   50 microns: Net Count       21     Total HPWL          139 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 4799 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  5.98     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 4799 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 4799 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 4799 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   17 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 4816 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 4816 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 72.46
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 41.22
Initial. Layer M3 wire length = 31.24
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 54
Initial. Via VIA12SQ_C count = 31
Initial. Via VIA23SQ_C count = 23
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 04:52:24 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 4816 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 72.46
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 41.22
phase1. Layer M3 wire length = 31.24
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 54
phase1. Via VIA12SQ_C count = 31
phase1. Via VIA23SQ_C count = 23
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  104  Alloctr  104  Proc   17 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 4816 

Congestion utilization per direction:
Average vertical track utilization   =  6.08 %
Peak    vertical track utilization   = 26.67 %
Average horizontal track utilization =  4.65 %
Peak    horizontal track utilization = 33.33 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc   17 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 4816 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4816 
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0         38.38  79443192.00          14              1.96      1094

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1094
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1094
Place-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1094
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1094
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1094
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1094
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1094


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-06-02 04:52:25 / Session:  01:57:29 / Command:  00:00:05 / CPU:  00:00:06 / Memory: 1095 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1094

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2025-06-02 04:52:25 / Session:  01:57:29 / Command:  00:00:05 / CPU:  00:00:06 / Memory: 1095 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-06-02 04:52:25 / Session:  01:57:29 / Command:  00:00:05 / CPU:  00:00:06 / Memory: 1095 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-06-02 04:52:25 / Session:  01:57:29 / Command:  00:00:05 / CPU:  00:00:06 / Memory: 1095 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1094
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 8 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4816 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell pri_enc is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 4816 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 4816 
Net statistics:
Total number of nets     = 15
Number of nets to route  = 15
Net length statistics: 
Net Count(Ignore Fully Rted) 15, Total Half Perimeter Wire Length (HPWL) 132 microns
HPWL   0 ~   50 microns: Net Count       15     Total HPWL          132 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 4816 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.93     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 4816 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 4816 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 4816 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 4896 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 4896 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 73.61
Initial. Layer M1 wire length = 1.49
Initial. Layer M2 wire length = 43.99
Initial. Layer M3 wire length = 28.12
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via VIA12SQ_C count = 22
Initial. Via VIA23SQ_C count = 14
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 04:52:26 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 4896 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 73.61
phase1. Layer M1 wire length = 1.49
phase1. Layer M2 wire length = 43.99
phase1. Layer M3 wire length = 28.12
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 36
phase1. Via VIA12SQ_C count = 22
phase1. Via VIA23SQ_C count = 14
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 4896 

Congestion utilization per direction:
Average vertical track utilization   =  4.66 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  3.47 %
Peak    horizontal track utilization = 30.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 4896 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4896 
Using per-layer congestion maps for congestion reduction.
Information: 9.52% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.76% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.720 to 0.720. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = inf  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
****** eLpp estimated wire length 
0% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 0
Total net wire length: 743201
****** eLpp weights (with caps) (no lengths)
Number of nets: 13, of which 13 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.121928, average toggle rate = 0.0774696
Max non-clock toggle rate = 0.121928
eLpp weight range = (0.0667076, 1.45905)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 13
Amt power = 0.1
Non-default weight range: (0.906671, 1.0459)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates   0.00557454    0.121928   0.0774696   0.0379837   -0.868959
      Power Weights    0.0667076     1.45905    0.927038    0.454531   -0.868959
      Final Weights     0.906671      1.0459    0.992704   0.0454531   -0.868959
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Warning: Circuit has no valid timing endpoints (PLACE-015)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 0% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 69.0706
Information: Coarse placer active wire length estimate = 5.86007
Information: Coarse placer weighted wire length estimate = 69.6844
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (pri_enc): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (pri_enc): 4
Total 0.0002 seconds to load 8 cell instances into cellmap, 8 cells are off site row
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2990, cell height 1.6720, cell area 3.8439 for total 8 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.006-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.006-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      107
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (121 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.229 um ( 0.14 row height)
rms weighted cell displacement:   0.229 um ( 0.14 row height)
max cell displacement:            0.552 um ( 0.33 row height)
avg cell displacement:            0.199 um ( 0.12 row height)
avg weighted cell displacement:   0.199 um ( 0.12 row height)
number of cells moved:                8
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U15 (INVX0_RVT)
  Input location: (2.4298,4.2231)
  Legal location: (2.456,3.672)
  Displacement:   0.552 um ( 0.33 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.1031,5.0424)
  Legal location: (3.064,5.344)
  Displacement:   0.304 um ( 0.18 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,6.7484)
  Legal location: (2,7.016)
  Displacement:   0.268 um ( 0.16 row height)
Cell: U20 (OR2X1_RVT)
  Input location: (3.9993,2.2368)
  Legal location: (3.976,2)
  Displacement:   0.238 um ( 0.14 row height)
Cell: U19 (NOR2X0_RVT)
  Input location: (2.4132,2.2128)
  Legal location: (2.456,2)
  Displacement:   0.217 um ( 0.13 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (5.5025,2.1751)
  Legal location: (5.496,2)
  Displacement:   0.175 um ( 0.10 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (4.813,3.672)
  Legal location: (4.888,3.672)
  Displacement:   0.075 um ( 0.04 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (3.2429,3.6882)
  Legal location: (3.216,3.672)
  Displacement:   0.031 um ( 0.02 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 8 out of 8 cells, ratio = 1.000000
Total displacement = 2.001000(um)
Max displacement = 0.577300(um), U15 (3.189800, 4.223100, 6) => (3.216000, 3.672000, 6)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.789361 ohm/um, via_r = 0.463592 ohm/cut, c = 0.065491 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072640 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-06-02 04:52:26 / Session:  01:57:30 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1175 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2025-06-02 04:52:26 / Session:  01:57:30 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1175 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-06-02 04:52:26 / Session:  01:57:30 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1175 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.789361 ohm/um, via_r = 0.463592 ohm/cut, c = 0.065491 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072640 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-06-02 04:52:26 / Session:  01:57:30 / Command:  00:00:06 / CPU:  00:00:07 / Memory: 1175 MB (FLW-8100)

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2990, cell height 1.6720, cell area 3.8439 for total 8 placed and application fixed cells
Warning: Cannot find any default max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2990, cell height 1.6720, cell area 3.8439 for total 8 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Warning: Compute Useful Skew is running in mixed mode (found 0 ideal and 0 propagated clocks). (CCD-020)
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Disable clock slack update for ideal clocks
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
INFO: New Levelizer turned on
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter       6 |      0 


Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-06-02 04:52:27 / Session:  01:57:31 / Command:  00:00:07 / CPU:  00:00:08 / Memory: 1175 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-06-02 04:52:27 / Session:  01:57:31 / Command:  00:00:07 / CPU:  00:00:08 / Memory: 1175 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    231 s ( 0.06 hr) ELAPSE :   7051 s ( 1.96 hr) MEM-PEAK :  1174 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    231 s ( 0.06 hr) ELAPSE :   7051 s ( 1.96 hr) MEM-PEAK :  1174 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.007-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.007-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      107
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (121 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (3.976,2)
  Legal location: (3.976,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (3.216,3.672)
  Legal location: (3.216,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U19 (NOR2X0_RVT)
  Input location: (2.456,2)
  Legal location: (2.456,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,7.016)
  Legal location: (2,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U15 (INVX0_RVT)
  Input location: (2.456,3.672)
  Legal location: (2.456,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (4.888,3.672)
  Legal location: (4.888,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (5.496,2)
  Legal location: (5.496,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.064,5.344)
  Legal location: (3.064,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.789361 ohm/um, via_r = 0.463592 ohm/cut, c = 0.065491 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072640 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-06-02 04:52:28 / Session:  01:57:31 / Command:  00:00:07 / CPU:  00:00:08 / Memory: 1175 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-06-02 04:52:28 / Session:  01:57:31 / Command:  00:00:07 / CPU:  00:00:08 / Memory: 1175 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any default max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2990, cell height 1.6720, cell area 3.8439 for total 8 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
INFO: New Levelizer turned on
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  901.2156 * 0.10 =   90.1216 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-06-02 04:52:28 / Session:  01:57:31 / Command:  00:00:07 / CPU:  00:00:08 / Memory: 1175 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-06-02 04:52:28 / Session:  01:57:31 / Command:  00:00:07 / CPU:  00:00:08 / Memory: 1175 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    231 s ( 0.06 hr) ELAPSE :   7051 s ( 1.96 hr) MEM-PEAK :  1174 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    231 s ( 0.06 hr) ELAPSE :   7051 s ( 1.96 hr) MEM-PEAK :  1174 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.008-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.008-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      107
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (121 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (3.976,2)
  Legal location: (3.976,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (3.216,3.672)
  Legal location: (3.216,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U19 (NOR2X0_RVT)
  Input location: (2.456,2)
  Legal location: (2.456,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,7.016)
  Legal location: (2,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U15 (INVX0_RVT)
  Input location: (2.456,3.672)
  Legal location: (2.456,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (4.888,3.672)
  Legal location: (4.888,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (5.496,2)
  Legal location: (5.496,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.064,5.344)
  Legal location: (3.064,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Information: Design Average RC for design pri_enc  (NEX-011)
Information: r = 1.789361 ohm/um, via_r = 0.463592 ohm/cut, c = 0.065491 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072640 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-06-02 04:52:28 / Session:  01:57:31 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1175 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (pri_enc): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2990, cell height 1.6720, cell area 3.8439 for total 8 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2025-06-02 04:52:28 / Session:  01:57:31 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1175 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0         30.75  74546872.00           8              1.96      1174
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  0.048989000933  9.863432336325  6.078124364085  2.744208341123  8.318115304907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  7.807043341094  2.700141270355  3.840451464440  3.750206053169  7.663458542299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  0.278745608244  5.867602568196  7.173895785364  9.669819999761  7.591487047087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  8.118027789655  4.570749480537  5.624879208820  7.826857253678  4.759133118263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  4.320350022107  9.584565296220  2.041728787119  3.921160867338  0.650488382345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  1.541402465224  8.244466521031  3.504871105451  1.682716012888  7.173433418510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  7.093909409371  1.017034018655  5.811519466269  5.826730883342  4.349383392435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  9.258700677518  1.265303027342  0.417760113533  1.833872465081  6.448557837188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  8.905776189997  2.300501277767  0.754685830179  1.961421411696  2.781303441418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  0.753597398619  7.452791271245  1.902827724529  5.623407259547  7.269363108696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  6.631854974418  7.540404013647  0.000353117956  5.833784556721  4.754587389445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  7.675803138718  4.029612389384  9.406669896875  2.789964661318  0.723294514657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  0.400394240238  7.977153078326  5.095897859611  1.512371470128  7.396892820513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  1.632217387880  5.817921398149  2.343539922627  0.037326705045  0.494780340392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  9.982251838167  6.652912983889  4.022495851365  6.796621502757  0.618562711981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  8.993607886014  9.244455275152  4.051691709534  5.907689219704  1.709512191590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  9.081239316996  9.532700427036  6.656262109097  9.409795558072  6.136993213139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  3.136781282351  9.141621000758  1.286693602201  9.569284260313  2.585844602480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  1.578802621230  5.316613975804  7.270112130810  7.178452560747  1.109985951474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  9.096122102020  9.208467962989  1.495117546745  7.734047317127  4.721421081592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  3.500053894424  6.976653598098  5.921087280218  9.647382389440  1.463832553161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  1.764044280093  3.986346925027  1.607812196408  5.274420834112  3.831811660490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  3.440950614109  4.270017819420  1.384045806444  0.375020605316  9.766345984229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  4.787020840824  4.586763948204  2.717389238536  4.966981999976  1.759148834708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  7.571058058965  5.457077630448  3.562487680882  0.782685725367  8.475913441826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  3.192281382210  7.958459211017  6.204172538711  9.392116086733  8.065048968234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  0.814396526522  4.824449344598  7.350487870545  1.168271601288  8.717343471851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  7.418519420937  1.101706179493  3.581151766626  9.582673088334  2.434938429243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  8.634099547751  8.126533070362  0.041776831353  3.183387246508  1.644855873718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  7.509796198999  7.230053895304  5.075468303017  9.196142141169  6.278130434141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  8.784578219861  9.745272895752  3.190282592452  9.562340725954  7.726936400869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  0.372304977441  8.754043179992  5.000035131795  6.583378455672  1.475458828944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  4.476709893871  8.402964906566  2.940666709687  5.278996466131  8.072329541465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  1.759258904023  8.797718075460  4.509589505961  1.151237147012  8.739689372051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  8.872440218788  0.581795807442  7.234353712262  7.003732670504  5.049478124039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  1.607444663816  7.665294966916  7.402249305136  5.679662150275  7.061856361198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  8.508589268601  4.924448295143  0.405169990953  4.590768921970  4.170951309159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  4.617342411699  6.953273710331  4.665626030909  7.940979555807  2.613699411313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  2.022897608235  1.914165878603  6.128669180220  1.956928426031  3.258584550248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  6.866009742123  0.531664065118  2.727011033081  0.717845256074  7.110998685147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  7.618831790202  0.920849464826  7.149511574674  5.773404731712  7.472142298159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  0.069224869442  4.697668027437  6.592108548021  8.964738238944  0.146383345316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  4.885623908009  3.398637360130  5.160781039640  8.527442083411  2.383181256049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  6.053214541410  9.427004459570  8.138404300644  4.037502060531  6.976634688422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  6.187921564082  4.458679062458  2.271738743853  6.496698199997  6.175914973470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  8.466324385896  5.545700431672  6.356248588088  2.078268572536  7.847591434182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  4.028447618221  0.795848699739  5.620417073871  1.939211608673  3.806504986823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  5.790658132652  2.482447602087  6.735048507054  5.116827160128  8.871734437185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159474176  6.450070422093  7.110173385577  1.358115996662  6.958267308833  4.243493932924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  7.572628434775  1.812656075664  0.004177403135  3.318338724650  8.164485677371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  4.469198199899  9.723008057168  2.507546650301  7.919614214116  9.627813133414

Place-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 74546872.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 74546872.0        30.75          8          0          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 74546872.0        30.75          8

Place-opt command complete                CPU:   232 s (  0.06 hr )  ELAPSE:  7052 s (  1.96 hr )  MEM-PEAK:  1174 MB
Place-opt command statistics  CPU=5 sec (0.00 hr) ELAPSED=5 sec (0.00 hr) MEM-PEAK=1.146 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2025-06-02 04:52:28 / Session:  01:57:31 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1175 MB (FLW-8100)
1
icc2_shell> legalize_placement
[icc2-lic Mon Jun  2 04:52:28 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  2 04:52:28 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:52:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:52:28 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:52:28 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:52:28 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:28 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:52:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:52:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:52:28 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:52:28 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:52:28 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:28 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:52:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:52:28 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-06-02 04:52:28 / Session:  01:57:32 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.009-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/pri_enc_SITE_unit.009-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      107
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (121 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (3.976,2)
  Legal location: (3.976,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (3.216,3.672)
  Legal location: (3.216,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U19 (NOR2X0_RVT)
  Input location: (2.456,2)
  Legal location: (2.456,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,7.016)
  Legal location: (2,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U15 (INVX0_RVT)
  Input location: (2.456,3.672)
  Legal location: (2.456,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (4.888,3.672)
  Legal location: (4.888,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (5.496,2)
  Legal location: (5.496,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.064,5.344)
  Legal location: (3.064,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.219
Total Legalizer Wall Time: 0.229
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2025-06-02 04:52:29 / Session:  01:57:32 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
1
icc2_shell> save_block -as full_adder_placement
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'ysh_LIBB11:pri_enc.design' to 'ysh_LIBB11:full_adder_placement.design'. (DES-028)
1
icc2_shell> save_lib
Saving library 'ysh_LIBB11'
1
icc2_shell> report_timing
[icc2-lic Mon Jun  2 04:52:36 2025] Command 'report_timing' requires licenses
[icc2-lic Mon Jun  2 04:52:36 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:52:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:52:36 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:52:36 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:52:36 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:36 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:52:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:52:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:52:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:52:36 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:52:36 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:52:36 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:36 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:52:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:52:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:52:36 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 04:52:36 2025
****************************************
No paths.
1
icc2_shell> #####################################################
icc2_shell> #pre-clock sanity checks
icc2_shell> ####################################################
icc2_shell> check_design -checks pre_clock_tree_stage
[icc2-lic Mon Jun  2 04:55:43 2025] Command 'check_design' requires licenses
[icc2-lic Mon Jun  2 04:55:43 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:55:43 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:43 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:43 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:55:43 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:43 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:43 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : pri_enc
 Version: W-2024.09
 Date   : Mon Jun  2 04:55:43 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   6          The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-002      Warn   3          The register clock pin '%pin' has no fanin clocks. Mode:'%mode'.
  ----------------------------------------------------------------------------------------------------
  Total 10 EMS messages : 0 errors, 9 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-036      Warn   1          No clock was specified or found in all active scenarios.
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 3 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Jun02045543.log'.
1
icc2_shell> ###################################################
icc2_shell> ##        CTS using CCD  commands
icc2_shell> ####################################################
icc2_shell> ##
icc2_shell> ##stage 1:
icc2_shell> ##
icc2_shell> synthesize_clock_tree
[icc2-lic Mon Jun  2 04:55:43 2025] Command 'synthesize_clock_trees' requires licenses
[icc2-lic Mon Jun  2 04:55:43 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:55:43 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:43 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:43 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:55:43 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:43 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:43 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-06-02 04:55:43 / Session:  02:00:46 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock was specified or found in all active scenarios. (CTS-036)
Information: Ending   'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-06-02 04:55:43 / Session:  02:00:46 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Error: Failed to initialize CTS session.
        Use error_info for more info. (CMD-013)
icc2_shell> ##stage 2:
icc2_shell> #
icc2_shell> set_app_options -name cts.optimize.enable_local_skew -value true
cts.optimize.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_local_skew -value true
cts.compile.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_global_route -value false
cts.compile.enable_global_route false
icc2_shell> set_app_options -name clock_opt.flow.enable_ccd -value true
clock_opt.flow.enable_ccd true
icc2_shell> clock_opt -to build_clock
[icc2-lic Mon Jun  2 04:55:43 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 04:55:43 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:55:43 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:43 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:43 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:55:43 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:43 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:43 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:55:43 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:43 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:43 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-06-02 04:55:43 / Session:  02:00:46 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-02 04:55:43 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-02 04:55:43 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
There is no clock to work
 Run time for cts 00:00:00.04u 00:00:00.00s 00:00:00.04e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Error: clock_opt failed during trial clock synthesis prior to useful skew schedule computation.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-02 04:55:43 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)


Enable dominated scenarios
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / build_clock (FLW-8004)
Information: Ending   'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-06-02 04:55:43 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> #stage 3:
icc2_shell> ###
icc2_shell> #
icc2_shell> clock_opt -from route_clock -to route_clock
[icc2-lic Mon Jun  2 04:55:44 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 04:55:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:55:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:55:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2025-06-02 04:55:44 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-02 04:55:44 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-02 04:55:44 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Mon Jun  2 04:55:44 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 04:55:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:55:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:55:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Check-out of alternate set of keys directly with queueing was successful
Error: Could not find any nets in the design that match the specification. (ZRT-070)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-02 04:55:44 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)


Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-02 04:55:44 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2025-06-02 04:55:44 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
1
icc2_shell> clock_opt
[icc2-lic Mon Jun  2 04:55:44 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 04:55:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:55:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:55:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:55:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:55:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:55:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:55:44 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-06-02 04:55:44 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-02 04:55:44 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-02 04:55:44 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
There is no clock to work
 Run time for cts 00:00:00.04u 00:00:00.00s 00:00:00.04e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Error: clock_opt failed during trial clock synthesis prior to useful skew schedule computation.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-02 04:55:44 / Session:  02:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)


Enable dominated scenarios
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / build_clock (FLW-8004)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2025-06-02 04:55:44 / Session:  02:00:48 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> ###########################################################
icc2_shell> ###  to report qor the respective CTS
icc2_shell> ############################################################
icc2_shell> #
icc2_shell> #report_clock_qor
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths > cts_ccd.rpt
icc2_shell> ##########################################################
icc2_shell> #  to save the block
icc2_shell> ########################################################
icc2_shell> save_block -as full_adder_cts_CCD
Information: Saving 'ysh_LIBB11:pri_enc.design' to 'ysh_LIBB11:full_adder_cts_CCD.design'. (DES-028)
1
icc2_shell> save_lib
Saving library 'ysh_LIBB11'
1
icc2_shell> report_timing
[icc2-lic Mon Jun  2 04:59:09 2025] Command 'report_timing' requires licenses
[icc2-lic Mon Jun  2 04:59:09 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:59:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:09 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:59:09 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:09 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:09 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:59:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:09 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:59:09 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:09 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:09 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:59:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:09 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 04:59:09 2025
****************************************
No paths.
1
icc2_shell> #####################################################
icc2_shell> #pre-clock sanity checks
icc2_shell> ####################################################
icc2_shell> check_design -checks pre_clock_tree_stage
[icc2-lic Mon Jun  2 04:59:49 2025] Command 'check_design' requires licenses
[icc2-lic Mon Jun  2 04:59:49 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:59:49 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:49 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:49 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:59:49 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:49 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:49 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : pri_enc
 Version: W-2024.09
 Date   : Mon Jun  2 04:59:49 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   6          The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-002      Warn   3          The register clock pin '%pin' has no fanin clocks. Mode:'%mode'.
  ----------------------------------------------------------------------------------------------------
  Total 10 EMS messages : 0 errors, 9 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-036      Warn   1          No clock was specified or found in all active scenarios.
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 3 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Jun02045949.log'.
1
icc2_shell> ###################################################
icc2_shell> ##        CTS using CCD  commands
icc2_shell> ####################################################
icc2_shell> ##
icc2_shell> ##stage 1:
icc2_shell> ##
icc2_shell> synthesize_clock_tree
[icc2-lic Mon Jun  2 04:59:49 2025] Command 'synthesize_clock_trees' requires licenses
[icc2-lic Mon Jun  2 04:59:49 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:59:49 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:49 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:49 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:59:49 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:49 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:49 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-06-02 04:59:49 / Session:  02:04:52 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock was specified or found in all active scenarios. (CTS-036)
Information: Ending   'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-06-02 04:59:49 / Session:  02:04:52 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Error: Failed to initialize CTS session.
        Use error_info for more info. (CMD-013)
icc2_shell> ##stage 2:
icc2_shell> #
icc2_shell> set_app_options -name cts.optimize.enable_local_skew -value true
cts.optimize.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_local_skew -value true
cts.compile.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_global_route -value false
cts.compile.enable_global_route false
icc2_shell> set_app_options -name clock_opt.flow.enable_ccd -value true
clock_opt.flow.enable_ccd true
icc2_shell> clock_opt -to build_clock
[icc2-lic Mon Jun  2 04:59:49 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 04:59:49 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:59:49 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:49 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:49 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:59:49 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:49 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:49 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:59:49 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:49 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:49 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-06-02 04:59:49 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
There is no clock to work
 Run time for cts 00:00:00.03u 00:00:00.00s 00:00:00.03e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Error: clock_opt failed during trial clock synthesis prior to useful skew schedule computation.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)


Enable dominated scenarios
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / build_clock (FLW-8004)
Information: Ending   'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> #stage 3:
icc2_shell> ###
icc2_shell> #
icc2_shell> clock_opt -from route_clock -to route_clock
[icc2-lic Mon Jun  2 04:59:50 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 04:59:50 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:59:50 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:50 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:50 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:59:50 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:50 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:50 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:pri_enc.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Mon Jun  2 04:59:50 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 04:59:50 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:59:50 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:50 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:50 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:59:50 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:50 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:50 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Check-out of alternate set of keys directly with queueing was successful
Error: Could not find any nets in the design that match the specification. (ZRT-070)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)


Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
1
icc2_shell> clock_opt
[icc2-lic Mon Jun  2 04:59:50 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 04:59:50 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 04:59:50 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:50 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:50 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 04:59:50 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 04:59:50 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:50 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 04:59:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 04:59:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 04:59:50 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 0 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
There is no clock to work
 Run time for cts 00:00:00.03u 00:00:00.00s 00:00:00.03e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Error: clock_opt failed during trial clock synthesis prior to useful skew schedule computation.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:54 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)


Enable dominated scenarios
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / build_clock (FLW-8004)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2025-06-02 04:59:50 / Session:  02:04:54 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> ###########################################################
icc2_shell> ###  to report qor the respective CTS
icc2_shell> ############################################################
icc2_shell> #
icc2_shell> #report_clock_qor
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths > cts_ccd.rpt
icc2_shell> ##########################################################
icc2_shell> #  to save the block
icc2_shell> ########################################################
icc2_shell> save_block -as full_adder_cts_CCD
Information: Overwriting block 'full_adder_cts_CCD.design' in library 'ysh_LIBB11'. (DES-025)
1
icc2_shell> save_lib
Saving library 'ysh_LIBB11'
1
icc2_shell> open_block /home/student/RTL2GDSII/ICCII/ysh_LIBB11:full_adder_cts_CCD.design
Opening block 'ysh_LIBB11:full_adder_cts_CCD.design' in edit mode
Warning: Clean all the undo data since the top design has changed. (PGR-599)
icc2_shell> link_block
Using libraries: ysh_LIBB11 saed32rvt_c
Visiting block ysh_LIBB11:full_adder_cts_CCD.design
Design 'pri_enc' was successfully linked.
1
icc2_shell> open_block /home/student/RTL2GDSII/ICCII/ysh_LIBB11:no_ADD.design
Opening block 'ysh_LIBB11:no_ADD.design' in edit mode
icc2_shell> link_block
Using libraries: ysh_LIBB11 saed32rvt_c
Visiting block ysh_LIBB11:no_ADD.design
Design 'pri_enc' was successfully linked.
1
icc2_shell> #######################################################################################
icc2_shell> ## Power-planning - To build Power Delivery Network (PDN)
icc2_shell> ## #####################################################################################
icc2_shell> #
icc2_shell> ############################################################################
icc2_shell> ### Step 1: to_create power/ground nets and to_connect power/ground nets :-
icc2_shell> ##############################################################################
icc2_shell> #to create power nets
icc2_shell> create_net -power {VDD}
{VDD}
icc2_shell> create_net -ground {VSS}
{VSS}
icc2_shell> ## to connect power/ground_nets
icc2_shell> #
icc2_shell> connect_pg_net -all_blocks -automatic
Information: Connecting to PG and tie pins in automatic mode. (MV-396)
****************************************
Report : Power/Ground Connection Summary
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:02:46 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/14
Ground net VSS                0/14
--------------------------------------------------------------------------------
Information: connections of 28 power/ground pin(s) are created or changed. (MV-382)

1
icc2_shell> #################################################################################
icc2_shell> ### step 2: to create power and ground ring patterns
icc2_shell> #################################################################################
icc2_shell> ###
icc2_shell> #scenario1:
icc2_shell> create_pg_ring_pattern core_ring_pattern -horizontal_layer M7 -horizontal_width .4 -horizontal_spacing .3 -vertical_layer M8 -vertical_width .4 -vertical_spacing .3
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Pattern core_ring_pattern exists and is re-defined.
Successfully create PG ring pattern core_ring_pattern.
icc2_shell> set_pg_strategy core_power_ring -core -pattern {{name : core_ring_pattern}{nets : {VDD VSS}}{offset : {.5 .5}}}
Strategy core_power_ring exists and is re-defined for the current design.
Successfully set PG strategy core_power_ring.
icc2_shell> compile_pg -strategies core_power_ring
[icc2-lic Mon Jun  2 05:02:46 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 05:02:46 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:02:46 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:02:46 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:02:46 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:02:46 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:02:46 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:02:46 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_power_ring.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_power_ring.
Checking 12 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 12 wires.
Committed 12 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###############################################################################
icc2_shell> ### step 3: to create pg mesh pattern
icc2_shell> ################################################################################
icc2_shell> create_pg_mesh_pattern mesh -layers { {{vertical_layer: M6}{width: .34} {spacing: interleaving}{pitch: 5} {offset: .5}} {{horizontal_layer: M7}{width: .38} {spacing: interleaving} {pitch: 5} {offset: .5}} {{vertical_layer: M8}{width: .38} {spacing: interleaving}{pitch: 5} {offset: .5}}}
Pattern mesh exists and is re-defined.
Successfully create mesh pattern mesh.
1
icc2_shell> set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {stop: innermost_ring}
Strategy core_mesh exists and is re-defined for the current design.
Successfully set PG strategy core_mesh.
icc2_shell> #set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {{{side: 1 2} {direction: L T} {stop: innermost_ring}}}
icc2_shell> compile_pg -strategies core_mesh
[icc2-lic Mon Jun  2 05:02:46 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 05:02:46 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:02:46 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:02:46 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:02:46 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:02:46 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:02:46 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:02:46 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_mesh.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies core_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies core_mesh .
Check and fix DRC for 11 wires for strategy core_mesh.
Checking DRC for 8 wires: 0% 100%
Checking DRC for 3 wires: 0% 100%
Creating 11 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies core_mesh .
Working on strategy core_mesh.
Number of detected intersections: 10
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 10 stacked vias for strategy core_mesh.
Checking DRC for 10 stacked vias:: 0% 100%
Runtime of via DRC checking for strategy core_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 22 stacked vias.
Checking DRC for 22 stacked vias:: 0% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_mesh.
Checking 10 stacked vias: 0% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 22 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 11 wires.
Committed 32 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###################################################
icc2_shell> ###step 4 : to create std cell power rail pattern
icc2_shell> #######################################################
icc2_shell> create_pg_std_cell_conn_pattern std_cell_rail -layers {M1} -rail_width 0.06
Pattern std_cell_rail exists and is re-defined.
Successfully create standard cell rail pattern std_cell_rail.
icc2_shell> set_pg_strategy rail_strat -core -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Strategy rail_strat exists and is re-defined for the current design.
Successfully set PG strategy rail_strat.
icc2_shell> compile_pg -strategies rail_strat
[icc2-lic Mon Jun  2 05:02:46 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 05:02:46 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:02:46 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:02:46 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:02:46 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:02:46 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:02:46 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:02:46 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:02:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:02:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:02:46 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 5 wires: 0% 100%
Creating 5 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 16 stacked vias.
Checking DRC for 16 stacked vias:: 0% 100%
8 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias: 0% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 5 wires.
Committed 40 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> #compile_pg
icc2_shell> ##########################################################
icc2_shell> ### step 5 : To save block and Save lib
icc2_shell> #############################################################
icc2_shell> ## "save_block"  will save block as the deign name (full_adder.design) by default
icc2_shell> #
icc2_shell> ## "save_block -as <preferred name>" to save the block in user preferred name
icc2_shell> ##
icc2_shell> ## "save_lib" will save library as created already
icc2_shell> ####mode for placement
icc2_shell> set mode1 "func"
func
icc2_shell> set corner1 "nom"
nom
icc2_shell> set scenario1 "${mode1}::${corner1}"
func::nom
icc2_shell> remove_modes -all; remove_corners -all; remove_scenarios -all
1
icc2_shell> create_mode $mode1
1
icc2_shell> create_corner $corner1
1
icc2_shell> create_scenario -name func::nom -mode func -corner nom
Created scenario func::nom for mode func and corner nom
All analysis types are activated.
{func::nom}
icc2_shell> current_mode func
{func}
icc2_shell> current_scenario func::nom
{func::nom}
icc2_shell> source ./../CONSTRAINTS/pri_enc.sdc
Information: Timer using 1 threads
1
icc2_shell> set_dont_use [get_lib_cells */FADD*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */HADD*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */AO*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */OA*]
icc2_shell> #set_dont_use [get_lib_cells */NAND*]
icc2_shell> set_dont_use [get_lib_cells */XOR*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */NOR*]
icc2_shell> set_dont_use [get_lib_cells */XNOR*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */MUX*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */AND*]
icc2_shell> #set_dont_use [get_lib_cells */OR*]
icc2_shell> current_corner nom
{nom}
icc2_shell> current_scenario func::nom
{func::nom}
icc2_shell> set parasitic1 "p1"
p1
icc2_shell> set tluplus_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
icc2_shell> set layer_map_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> set parasitic2 "p2"
p2
icc2_shell> set tluplus_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
icc2_shell> set layer_map_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> read_parasitic_tech -tlup $tluplus_filep1 -layermap $layer_map_filep1 -name p1
NEX(WARNING): parasitic_tech file: /home/student/RTL2GDSII/ref/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus already read in, mandatory 1-to-1 map between tluplus file and paraTech
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
1
icc2_shell> read_parasitic_tech -tlup $tluplus_filep2 -layermap $layer_map_filep2 -name p2
NEX(WARNING): parasitic_tech file: /home/student/RTL2GDSII/ref/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus already read in, mandatory 1-to-1 map between tluplus file and paraTech
1
icc2_shell> set_parasitic_parameters -late_spec $parasitic1 -early_spec $parasitic2
1
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> place_pins -self
[icc2-lic Mon Jun  2 05:03:08 2025] Command 'place_pins' requires licenses
[icc2-lic Mon Jun  2 05:03:08 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:03:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:08 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:03:08 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:08 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:08 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:03:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:08 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:03:08 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:08 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:08 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:03:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:08 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-02 05:03:08 / Session:  02:08:11 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M5 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M6 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
pri_enc                M2      MRDL    MRDL     Not allowed

Warning: Port  d[3] at {{8.257,8.408} {12.511,8.712}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  d[1] at {{9.320,7.345} {9.624,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  q[1] at {{9.320,7.345} {9.624,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  q[0] at {{9.320,7.345} {9.624,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 4 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell q_reg[1] is placed overlapping with other cells at {{2.000 5.455} {6.256 7.127}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   52  Alloctr   53  Proc 6013 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,14.18um,12.36um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   57  Alloctr   57  Proc 6013 
Net statistics:
Total number of nets to route for block pin placement     = 10
Number of interface nets to route for block pin placement = 10
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 16, Total Half Perimeter Wire Length (HPWL) 68 microns
HPWL   0 ~   50 microns: Net Count       16     Total HPWL           68 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   57  Alloctr   57  Proc 6013 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
Average gCell capacity  17.66    on layer (1)    M1
Average gCell capacity  14.09    on layer (2)    M2
Average gCell capacity  8.86     on layer (3)    M3
Average gCell capacity  6.97     on layer (4)    M4
Average gCell capacity  4.31     on layer (5)    M5
Average gCell capacity  3.29     on layer (6)    M6
Average gCell capacity  1.91     on layer (7)    M7
Average gCell capacity  1.51     on layer (8)    M8
Average gCell capacity  1.00     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 18.60         on layer (1)    M1
Average number of tracks per gCell 15.00         on layer (2)    M2
Average number of tracks per gCell 9.40  on layer (3)    M3
Average number of tracks per gCell 7.57  on layer (4)    M4
Average number of tracks per gCell 4.80  on layer (5)    M5
Average number of tracks per gCell 3.86  on layer (6)    M6
Average number of tracks per gCell 2.60  on layer (7)    M7
Average number of tracks per gCell 2.00  on layer (8)    M8
Average number of tracks per gCell 1.60  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 350
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   57  Proc 6013 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   57  Proc 6013 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   57  Proc 6013 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   69  Alloctr   69  Proc 6013 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   69  Alloctr   69  Proc 6013 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 35.98
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 15.01
Initial. Layer M3 wire length = 13.85
Initial. Layer M4 wire length = 3.42
Initial. Layer M5 wire length = 3.70
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 15
Initial. Via VIA12SQ_C count = 8
Initial. Via VIA23SQ_C count = 5
Initial. Via VIA34SQ_C count = 1
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   69  Alloctr   69  Proc 6013 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Global Routing] Total (MB): Used   69  Alloctr   69  Proc 6013 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 6013 
CPU Time for Global Route: 00:00:00.06u 00:00:00.00s 00:00:00.07e: 
Number of block ports: 8
Number of block pin locations assigned from router: 8
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 8
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.07u 00:00:00.01s 00:00:00.07e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-02 05:03:08 / Session:  02:08:11 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
1
icc2_shell> place_opt
[icc2-lic Mon Jun  2 05:03:08 2025] Command 'place_opt' requires licenses
[icc2-lic Mon Jun  2 05:03:08 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:03:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:08 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:03:08 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:08 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:08 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:03:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:08 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:03:08 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:08 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:08 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:03:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:08 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-06-02 05:03:08 / Session:  02:08:11 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner nom: no PVT mismatches. (PVT-032)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.788973 ohm/um, via_r = 0.463090 ohm/cut, c = 0.065772 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073111 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-06-02 05:03:08 / Session:  02:08:11 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-06-02 05:03:08 / Session:  02:08:11 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1175 MB (FLW-8100)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 19, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 19, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69
Info: embedded eLpp will optimize for scenario func::nom
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp estimated wire length 
11.2438% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 85937
Total net wire length: 764309
****** eLpp weights (no caps) (no lengths)
Number of nets: 19, of which 18 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.873744, average toggle rate = 0.0851629
Max non-clock toggle rate = 0.0532669
eLpp weight range = (0.204246, 10.2597)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 19
Amt power = 0.1
Non-default weight range: (0.920425, 5.92597)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates    0.0173942    0.873744   0.0851629    0.186058     3.99324
      Power Weights     0.204246     10.2597           1     2.18473     3.99324
      Final Weights     0.920425     5.92597     1.21053     1.11148     4.00641
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'nom' for buffer aware analysis.
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 3 sequential cells for slack balancing.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 73.3041
Information: Coarse placer active wire length estimate = 7.01717
Information: Coarse placer weighted wire length estimate = 77.1758
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
START_CMD: optimize_dft        CPU:    515 s ( 0.14 hr) ELAPSE:   7693 s ( 2.14 hr) MEM-PEAK:  1174 Mb Mon Jun  2 05:03:09 2025
END_CMD: optimize_dft          CPU:    515 s ( 0.14 hr) ELAPSE:   7693 s ( 2.14 hr) MEM-PEAK:  1174 Mb Mon Jun  2 05:03:09 2025
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-06-02 05:03:09 / Session:  02:08:12 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1175 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2025-06-02 05:03:09 / Session:  02:08:12 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1175 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-06-02 05:03:09 / Session:  02:08:12 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1175 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-06-02 05:03:09 / Session:  02:08:12 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1175 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.788973 ohm/um, via_r = 0.463090 ohm/cut, c = 0.066180 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073349 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 19, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 19, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 14 cell instances into cellmap, 14 cells are off site row
Moveable cells: 14; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.6394, cell height 1.6720, cell area 2.7411 for total 14 placed and application fixed cells
Information: Current block utilization is '0.89880', effective utilization is '0.89881'. (OPT-055)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:08:12     0.000     0.000    38.376     1.000     0.000         0         7         0     0.000      1174 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:08:12     0.000     0.000    38.376     1.000     0.000         0         7         0     0.000      1174 

Corner Scaling is off, multiplier is 1.000000

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:08:12     0.000     0.000    38.376     1.000     0.000         0         7         0     0.000      1174 

Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
Collecting Drivers ...  
Design max_transition = 0.250
Design max_capacitance = inf
Using layer M4 for buffering distances
GRE layer bins: None, M2
Information: skinny blockage scope is upto 1127.7529 * 0.10 =  112.7753 user length units.
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 4 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (1127.752930)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [4]  40% ...
Information: Extraction observers are detached as design net change threshold is reached.
    [4] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            7            1
------------ ------------ ------------
      Total:            7            1
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.06 sec ELAPSE 0 hr : 0 min : 0.06 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1206144 K / inuse 1186256 K
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789361 ohm/um, via_r = 0.463592 ohm/cut, c = 0.065491 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072640 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:08:13     0.000     0.000    30.751     1.000     0.000         0         1         0     0.000      1177 


    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:08:13     0.000     0.000    30.751     1.000     0.000         0         1         0     0.000      1177 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-06-02 05:03:09 / Session:  02:08:13 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1178 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2025-06-02 05:03:09 / Session:  02:08:13 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1178 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-06-02 05:03:09 / Session:  02:08:13 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1178 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-06-02 05:03:09 / Session:  02:08:13 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1178 MB (FLW-8100)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789361 ohm/um, via_r = 0.463592 ohm/cut, c = 0.065491 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072640 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:08:13     0.000     0.000    30.751     1.000     0.000         0         1         0     0.000      1177 

Running initial optimization step.
Place-opt command begin                   CPU:   266 s (  0.07 hr )  ELAPSE:  7693 s (  2.14 hr )  MEM-PEAK:  1177 MB
Info: update em.

Place-opt timing update complete          CPU:   266 s (  0.07 hr )  ELAPSE:  7693 s (  2.14 hr )  MEM-PEAK:  1177 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00006 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        4     1.0000        0 75264176.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 75264176.0        30.75          8          0          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0 75264176.0        30.75          8
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:   266 s (  0.07 hr )  ELAPSE:  7694 s (  2.14 hr )  MEM-PEAK:  1177 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         4         30.75  75264176.00           8              2.14      1177

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0096 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 8 cell instances into cellmap, 7 cells are off site row
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2990, cell height 1.6720, cell area 3.8439 for total 8 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1177

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1177

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1177
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1177
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1177

Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6016 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell HFSINV_59_0 is placed overlapping with other cells at {{7.016 3.672} {7.776 5.344}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6016 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 6016 
Net statistics:
Total number of nets     = 15
Number of nets to route  = 15
Net length statistics: 
Net Count(Ignore Fully Rted) 15, Total Half Perimeter Wire Length (HPWL) 132 microns
HPWL   0 ~   50 microns: Net Count       15     Total HPWL          132 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 6016 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.88     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 6016 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 6016 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 6016 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   68 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 6084 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 6084 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 70.34
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 43.19
Initial. Layer M3 wire length = 27.15
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 38
Initial. Via VIA12SQ_C count = 22
Initial. Via VIA23SQ_C count = 16
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:03:10 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 6084 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 70.34
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 43.19
phase1. Layer M3 wire length = 27.15
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 38
phase1. Via VIA12SQ_C count = 22
phase1. Via VIA23SQ_C count = 16
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  104  Alloctr  104  Proc   68 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 6084 

Congestion utilization per direction:
Average vertical track utilization   =  4.92 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  3.33 %
Peak    horizontal track utilization = 30.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc   68 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 6084 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6084 
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter 14         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter 15         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter 16         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter 17         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 19 Iter 18         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Place-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         3         30.75  75264176.00           8              2.14      1246
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1246
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1246
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1246
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1246


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-06-02 05:03:11 / Session:  02:08:14 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1246 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.14      1246

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2025-06-02 05:03:11 / Session:  02:08:14 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1246 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-06-02 05:03:11 / Session:  02:08:14 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1246 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-06-02 05:03:11 / Session:  02:08:14 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1246 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1246
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 8 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6084 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ctmTdsLR_1_1 is placed overlapping with other cells at {{7.776 3.672} {8.536 5.344}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6084 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 6084 
Net statistics:
Total number of nets     = 15
Number of nets to route  = 15
Net length statistics: 
Net Count(Ignore Fully Rted) 15, Total Half Perimeter Wire Length (HPWL) 131 microns
HPWL   0 ~   50 microns: Net Count       15     Total HPWL          131 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 6084 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  7.05     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 6084 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 6084 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 6084 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 6149 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 6149 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 68.62
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 41.19
Initial. Layer M3 wire length = 27.43
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 38
Initial. Via VIA12SQ_C count = 21
Initial. Via VIA23SQ_C count = 17
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:03:12 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 6149 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 68.62
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 41.19
phase1. Layer M3 wire length = 27.43
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 38
phase1. Via VIA12SQ_C count = 21
phase1. Via VIA23SQ_C count = 17
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  104  Alloctr  104  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 6149 

Congestion utilization per direction:
Average vertical track utilization   =  4.66 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  3.44 %
Peak    horizontal track utilization = 30.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc   64 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 6149 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6149 
Using per-layer congestion maps for congestion reduction.
Information: 9.52% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.76% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.708 to 0.708. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
****** eLpp estimated wire length 
8.91508% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 66183
Total net wire length: 742371
****** eLpp weights (with caps) (no lengths)
Number of nets: 13, of which 12 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.873744, average toggle rate = 0.104306
Max non-clock toggle rate = 0.0532669
eLpp weight range = (0.128672, 6.46344)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 13
Amt power = 0.1
Non-default weight range: (0.912867, 5.54634)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates    0.0173942    0.873744    0.104306    0.222338     3.16414
      Power Weights     0.128672     6.46344    0.771591     1.64473     3.16414
      Final Weights     0.912867     5.54634     1.28485     1.23021     3.17523
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 0% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 60.4113
Information: Coarse placer active wire length estimate = 7.80469
Information: Coarse placer weighted wire length estimate = 66.9676
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0098 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 8 cell instances into cellmap, 8 cells are off site row
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.001-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.001-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      153
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.401 um ( 0.24 row height)
rms weighted cell displacement:   0.401 um ( 0.24 row height)
max cell displacement:            0.840 um ( 0.50 row height)
avg cell displacement:            0.331 um ( 0.20 row height)
avg weighted cell displacement:   0.331 um ( 0.20 row height)
number of cells moved:                8
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.1137,2.8393)
  Legal location: (9.144,2)
  Displacement:   0.840 um ( 0.50 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (6.9179,3.5138)
  Legal location: (7.472,3.672)
  Displacement:   0.576 um ( 0.34 row height)
Cell: U20 (OR2X1_RVT)
  Input location: (6.6913,3.3177)
  Legal location: (6.256,3.672)
  Displacement:   0.561 um ( 0.34 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.8777)
  Legal location: (2,5.344)
  Displacement:   0.534 um ( 0.32 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.1504,3.946)
  Legal location: (2.152,3.672)
  Displacement:   0.274 um ( 0.16 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.0973,2.1178)
  Legal location: (2.152,2)
  Displacement:   0.130 um ( 0.08 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.5682,7.0151)
  Legal location: (3.52,7.016)
  Displacement:   0.048 um ( 0.03 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (9.0126,3.672)
  Legal location: (8.992,3.672)
  Displacement:   0.021 um ( 0.01 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 8 out of 8 cells, ratio = 1.000000
Total displacement = 3.423000(um)
Max displacement = 0.869600(um), ctmTdsLR_1_1 (9.873700, 2.839300, 6) => (9.904000, 3.672000, 2)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-06-02 05:03:12 / Session:  02:08:15 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1310 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2025-06-02 05:03:12 / Session:  02:08:15 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1310 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-06-02 05:03:12 / Session:  02:08:15 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1310 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-06-02 05:03:12 / Session:  02:08:16 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1310 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.14      1310
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.14      1310
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         4         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         4         30.24  74194040.00           8              2.14      1310

Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310

Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310

Disable clock slack update for ideal clocks
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      5 (100.00%) SumPotEst 0.00072648 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    2  #Initial-Cands      5  #PostFilter-Cands      3  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       6 |      0 
[ISR-TRACE]             slack-filter       0 |      0 


Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-06-02 05:03:14 / Session:  02:08:17 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1310 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-06-02 05:03:14 / Session:  02:08:17 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1310 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    269 s ( 0.07 hr) ELAPSE :   7697 s ( 2.14 hr) MEM-PEAK :  1310 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    269 s ( 0.07 hr) ELAPSE :   7697 s ( 2.14 hr) MEM-PEAK :  1310 Mb
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0092 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.002-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.002-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      119
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (6.256,3.672)
  Legal location: (6.256,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (8.992,3.672)
  Legal location: (8.992,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.144,2)
  Legal location: (9.144,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.472,3.672)
  Legal location: (7.472,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-06-02 05:03:14 / Session:  02:08:17 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1310 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-06-02 05:03:14 / Session:  02:08:17 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1310 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.14      1310
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.14      1310
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         4         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         4         30.24  74194040.00           8              2.14      1310

Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-06-02 05:03:14 / Session:  02:08:17 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1310 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-06-02 05:03:14 / Session:  02:08:17 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1310 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    270 s ( 0.07 hr) ELAPSE :   7697 s ( 2.14 hr) MEM-PEAK :  1310 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    270 s ( 0.07 hr) ELAPSE :   7697 s ( 2.14 hr) MEM-PEAK :  1310 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0092 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.003-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.003-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      119
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (6.256,3.672)
  Legal location: (6.256,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (8.992,3.672)
  Legal location: (8.992,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.144,2)
  Legal location: (9.144,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.472,3.672)
  Legal location: (7.472,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-06-02 05:03:14 / Session:  02:08:18 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1310 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0093 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.14      1310

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.14      1310

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2025-06-02 05:03:14 / Session:  02:08:18 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1310 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         3         30.24  74194040.00           8              2.14      1310
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454787461  6.565921206751  9.017937505874  0.620087400933  9.863432574993  6.078123764085  2.744208341123  8.318115704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578193224  7.876358907000  2.191135103696  7.489141741094  2.700141418923  3.840450864440  3.750206053169  7.663458942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135912169  8.278351387156  1.183725190997  0.850843008244  5.867602706764  7.173894185364  9.669819999761  7.591487447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928573631  6.139852533942  4.100210066110  8.790125189655  4.570749628105  5.624878608820  7.826857253678  4.759133518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813846103  6.181472301095  1.581675365776  4.902458422107  9.584565434898  2.041727187119  3.921160867338  0.650488782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900467443  5.466092397314  8.142690055883  1.123500865224  8.244466769609  3.504870505451  1.682716012888  7.173433818510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397163510  0.721709614142  7.515947417690  7.165739809371  1.017034018655  5.811519466269  5.826730883342  4.349383392435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802951363  1.359359510241  5.407563451201  9.320530077518  1.265303027342  0.417760113533  1.833872465081  6.448557837188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743040423  2.764676968322  9.324216938770  8.960593989997  2.300501226939  0.754685830179  1.961421411696  2.781303441418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920140044  4.331414626026  0.413524984361  0.718314198619  7.452791220417  1.902827724529  5.623407259547  7.269363108696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610819342  1.605155646791  8.173730247963  6.696671774418  7.540404062819  0.000353117956  5.833784556721  4.754587389445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907369922  5.026083235350  3.950064138237  7.630620938718  4.029612338556  9.406669896875  2.789964661318  0.723294514657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299021220  1.167950764855  8.473967786224  0.465111040238  7.977153027598  5.095897859611  1.512371470128  7.396892820513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087163210  6.393266756895  8.063326983131  1.697034187880  5.817921347311  2.343539922627  0.037326705045  0.494780340392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263940902  7.926377259870  3.652834062614  9.947078638167  6.652912932051  4.022495851365  6.796621502757  0.618562711981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345347245  8.902409325736  4.394994489711  8.958424686014  9.244455224324  4.051691709534  5.907689219704  1.709512191590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510393956  2.708373350673  2.772683894677  9.046056116996  9.532700476208  6.656262109097  9.409795558072  6.136993213139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435421621  6.918317950102  2.422527731115  3.191508082351  9.141621059920  1.286693602201  9.569284260313  2.585844602480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188884837  3.112548282578  1.055033867149  1.533629421230  5.316613924076  7.270112130810  7.178452560747  1.109985951474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418735537  5.155650932688  9.893602913670  9.051949902020  9.208467911151  1.495117546745  7.734047317127  4.721421081592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696736740  3.103784798252  1.515702741133  3.565870694424  6.976653547260  5.921087280218  9.647382389440  1.463832553161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445838746  1.656592110674  3.901793750587  1.729861080093  3.986346974299  1.607812196408  5.274420834112  3.831811660490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657279322  4.787635880709  2.219113510369  3.405777414109  4.270017868692  1.384045806444  0.375020605316  9.766345984229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513951216  9.827835128714  8.118372519099  4.742847640824  4.586763997476  2.717389238536  4.966981999976  1.759148834708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392217363  1.613985243393  4.410021006611  7.536875858965  5.457077689610  3.562487680882  0.782685725367  8.475913441826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981744610  3.618147220108  7.158167536577  3.157008182210  7.958459260289  6.204172538711  9.392116086733  8.065048968234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590406744  3.546609229730  6.814269005588  0.879113326522  4.824449393760  7.350487870545  1.168271601288  8.717343471851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139176351  0.072170951413  4.751594741769  7.473336220937  1.101706128665  3.581151766626  9.582673088334  2.434938429243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480655136  3.135935941023  3.540756345120  8.699816347751  8.126533029534  0.041776831353  3.183387246508  1.644855873718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474764042  3.276467686831  4.932421693877  7.564513998999  7.230053844576  5.075468303017  9.196142141169  6.278130434141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592474004  4.433141452601  8.041352498436  8.749395019861  9.745272844924  3.190282592452  9.562340725954  7.726936400869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161441934  2.160515554678  3.817373024796  0.337121777441  8.754043128164  5.000035131795  6.583378455672  1.475458828944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490196992  2.502608313534  2.395006413823  4.431526693871  8.402964955738  2.940666709687  5.278996466131  8.072329541465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229362122  0.116795066484  7.847396778622  1.714075704023  8.797718024632  4.509589505961  1.151237147012  8.739689372051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708176321  0.639326665688  7.806332698313  8.837267018788  0.581795856614  7.234353712262  7.003732670504  5.049478124039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826754090  2.792637715986  2.365283406261  1.662261463816  7.665294915188  7.402249305136  5.679662150275  7.061856361198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234994724  5.890240922572  8.439499448971  8.563306068601  4.924448244315  0.405169990953  4.590768921970  4.170951309159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851499395  6.270837325066  5.277268389467  4.672169211699  6.953273769503  4.665626030909  7.940979555807  2.613699411313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243902162  1.691831785019  4.242252773111  2.087614408235  1.914165827875  6.128669180220  1.956928426031  3.258584550248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718248483  7.311254818256  0.105503386714  6.821826542123  0.531664014380  2.727011033081  0.717845256074  7.110998685147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141233553  7.515565083267  0.989360291367  7.673658590202  0.920849413098  7.149511574674  5.773404731712  7.472142298159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869033674  0.310378469824  4.151570274113  0.024041669442  4.697668076609  6.592108548021  8.964738238944  0.146383345316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944943874  6.165659201066  6.390179375058  4.840440708009  3.398637319302  5.160781039640  8.527442083411  2.383181256049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465187932  2.478763578079  1.221911351036  6.018031341410  9.427004408742  8.138404300644  4.037502060531  6.976634688422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051755121  6.982783502870  6.811837251909  6.142748364082  4.458679011620  2.271738743853  6.496698199997  6.175914973470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039681736  3.161398514338  5.441002100661  8.421141185896  5.545700480844  6.356248588088  2.078268572536  7.847591434182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198534461  0.361814712019  0.715816753657  4.083264418221  0.795848648901  5.620417073871  1.939211608673  3.806504986823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159400674  4.354660912972  2.681426900558  5.755475932652  2.482447651259  6.735048507054  5.116827160128  8.871734437185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313377635  1.007217085140  5.475159474176  6.415897222093  7.110173334749  1.358115996662  6.958267308833  4.243493932924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248425513  6.313593584101  5.354075634512  7.537445234775  1.812656024836  0.004177403135  3.318338724650  8.164485677371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147836404  2.327646758682  3.493242169387  4.424915999899  9.723008006330  2.507546650301  7.919614214116  9.627813133414

Place-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 74194040.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 74194040.0        30.24          8          0          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0 74194040.0        30.24          8

Place-opt command complete                CPU:   270 s (  0.08 hr )  ELAPSE:  7698 s (  2.14 hr )  MEM-PEAK:  1310 MB
Place-opt command statistics  CPU=5 sec (0.00 hr) ELAPSED=5 sec (0.00 hr) MEM-PEAK=1.279 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2025-06-02 05:03:15 / Session:  02:08:18 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1310 MB (FLW-8100)
1
icc2_shell> legalize_placement
[icc2-lic Mon Jun  2 05:03:15 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  2 05:03:15 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:03:15 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:15 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:15 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:03:15 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:15 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:15 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:03:15 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:15 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:15 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:15 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:15 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:03:15 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:15 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:15 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:03:15 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:15 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:15 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-06-02 05:03:15 / Session:  02:08:18 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1310 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0092 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.004-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.004-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      119
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (6.256,3.672)
  Legal location: (6.256,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (8.992,3.672)
  Legal location: (8.992,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.144,2)
  Legal location: (9.144,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.472,3.672)
  Legal location: (7.472,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.224
Total Legalizer Wall Time: 0.225
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2025-06-02 05:03:15 / Session:  02:08:18 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1310 MB (FLW-8100)
1
icc2_shell> #####################################################
icc2_shell> #pre-clock sanity checks
icc2_shell> ####################################################
icc2_shell> check_design -checks pre_clock_tree_stage
[icc2-lic Mon Jun  2 05:03:54 2025] Command 'check_design' requires licenses
[icc2-lic Mon Jun  2 05:03:54 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:03:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:54 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:03:54 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:54 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:54 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:03:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:54 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:03:54 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:54 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:54 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:03:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:54 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : pri_enc
 Version: W-2024.09
 Date   : Mon Jun  2 05:03:54 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-914      Warn   1          set_input_transition %constraint on clock port %port exceeds the...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  ----------------------------------------------------------------------------------------------------
  Total 2 EMS messages : 0 errors, 1 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101      Info   1          %s will work on the following scenarios.
  CTS-107      Info   1          %s will work on all clocks in active scenarios, including %d mas...
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  UNDO-016     Info   1          The command '%s' cleared the undo history.
  ----------------------------------------------------------------------------------------------------
  Total 6 non-EMS messages : 0 errors, 2 warnings, 4 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Jun02050354.log'.
1
icc2_shell> ###################################################
icc2_shell> ##        CTS using CCD  commands
icc2_shell> ####################################################
icc2_shell> ##
icc2_shell> ##stage 1:
icc2_shell> ##
icc2_shell> synthesize_clock_tree
[icc2-lic Mon Jun  2 05:03:54 2025] Command 'synthesize_clock_trees' requires licenses
[icc2-lic Mon Jun  2 05:03:54 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:03:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:54 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:03:54 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:54 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:54 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:03:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:54 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:03:54 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:54 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:54 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:03:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:54 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-06-02 05:03:54 / Session:  02:08:57 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1310 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.
Total 0.0120 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 3 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
Information: skinny blockage scope is upto 1007.8333 * 0.10 =  100.7833 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000019/nan  min r/f: 0.000019/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.28 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (0.14, 5.34)] [Pre-CTS Fanout: 3] [Phase Delay: (Rise: 0.000019, Fall: nan)]
 (2) v_reg/CLK [Location: (2.79, 2.17)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 3, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.21 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 15 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 5, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.81     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: no_ADD; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; latency: 0.000019; gskew: 0.000000; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.0670; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9974
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9974
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9929
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9973
        # The rest of flow speed up       =     0.9974

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.14u 00:00:00.00s 00:00:00.14e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =         -1

        # Accepted        removal moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9968
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9954
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9985
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9963
        # The rest of flow speed up       =     0.9973

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.6750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          q_reg[1]/CLK
Shortest path:
  (0) 0.0000            0.0000          q_reg[1]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0420

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.6750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.03u 00:00:00.00s 00:00:00.03e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.6750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9972
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9966
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9973
        # The rest of flow speed up       =     0.9975

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.6750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     4 

No. doRoutes           =    15 
No. doUnroutes         =     9 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    15 
No. undoUnroutes       =     9 
No. commitRoutes       =     3 
No. commitUnroutes     =     3 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:03:56 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:03:56 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:03:56 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:56 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:56 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:03:56 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:56 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:56 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:03:56 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:56 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:56 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:56 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:56 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:03:56 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:56 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:56 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:03:56 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:56 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:56 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6552 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6552 
Net statistics:
Total number of nets     = 15
Number of nets to route  = 1
1 nets are fully connected,
 of which 0 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6552 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.81     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6552 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6552 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6552 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 6552 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 6552 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 3.28
Initial. Layer M3 wire length = 2.72
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4
Initial. Via VIA12SQ_C count = 3
Initial. Via VIA23SQ_C count = 1
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 6552 

Congestion utilization per direction:
Average vertical track utilization   =  0.78 %
Peak    vertical track utilization   = 12.50 %
Average horizontal track utilization =  0.15 %
Peak    horizontal track utilization =  9.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   99  Proc 6552 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6552 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 3 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 8 total shapes.
Layer M2: cached 0 shapes out of 2 total shapes.
Cached 16 vias out of 88 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.005-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.005-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:       88
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           5 (39 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 5 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (6.256,3.672)
  Legal location: (6.256,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (8.992,3.672)
  Legal location: (8.992,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.472,3.672)
  Legal location: (7.472,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.144,2)
  Legal location: (9.144,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Info: 3 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.22 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 15 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.70u 00:00:00.00s 00:00:01.80e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: Ending   'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-06-02 05:03:56 / Session:  02:08:59 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1714 MB (FLW-8100)
1
icc2_shell> ##stage 2:
icc2_shell> #
icc2_shell> set_app_options -name cts.optimize.enable_local_skew -value true
cts.optimize.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_local_skew -value true
cts.compile.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_global_route -value false
cts.compile.enable_global_route false
icc2_shell> set_app_options -name clock_opt.flow.enable_ccd -value true
clock_opt.flow.enable_ccd true
icc2_shell> clock_opt -to build_clock
[icc2-lic Mon Jun  2 05:03:56 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 05:03:56 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:03:56 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:56 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:56 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:03:56 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:56 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:56 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:03:56 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:56 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:56 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:56 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:56 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:03:56 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:56 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:56 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:03:56 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:56 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:56 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-06-02 05:03:56 / Session:  02:08:59 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1714 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-02 05:03:56 / Session:  02:09:00 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1714 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-02 05:03:56 / Session:  02:09:00 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1714 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.
Total 0.0120 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 3 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Setting target skew for clock: Clock (mode func corner nom) as 0.343350
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
Information: skinny blockage scope is upto 1007.8333 * 0.10 =  100.7833 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000019/nan  min r/f: 0.000019/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.28 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (0.14, 5.34)] [Pre-CTS Fanout: 3] [Phase Delay: (Rise: 0.000019, Fall: nan)]
 (2) v_reg/CLK [Location: (2.79, 2.17)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 3, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 15 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 5, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.81     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: no_ADD; type: design; name: no_ADD; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.000019; gskew: 0.000000; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.0670; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9969
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9964
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0073
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9966
        # The rest of flow speed up       =     0.9969

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.15u 00:00:00.00s 00:00:00.15e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9981

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_166/A
  (1) 0.0305            0.0304          ctosc_drc_inst_166/Y
  (2) 0.0305            0.0000          v_reg/CLK
Shortest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_166/A
  (1) 0.0305            0.0304          ctosc_drc_inst_166/Y
  (2) 0.0305            0.0000          v_reg/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          3
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.3333
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9978
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9988
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9974
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9970
        # The rest of flow speed up       =     0.9977

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9974
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9965
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0141
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9973
        # The rest of flow speed up       =     0.9978

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
Clock        Yes     0.0246  0.0246  0.0265  0.0265   nom

Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 14, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 8, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.102593, Leakage = 0.082188, Internal = 0.019343, Switching = 0.001063
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.581329, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.581329, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.581, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 1.581329, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998595
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.000000
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.581329, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.581329, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.581, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997511
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997872
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.996852

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.581329, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.581329, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.581, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     6 

No. doRoutes           =    16 
No. doUnroutes         =    11 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    16 
No. undoUnroutes       =    11 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:03:58 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:03:58 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:03:58 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:58 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:58 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:03:58 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:58 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:58 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:03:58 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:03:58 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:03:58 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:58 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:58 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:03:58 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:03:58 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:58 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:03:58 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:03:58 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:03:58 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6617 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6617 
Net statistics:
Total number of nets     = 16
Number of nets to route  = 2
2 nets are partially connected,
 of which 0 are detail routed and 2 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 2, Total Half Perimeter Wire Length (HPWL) 14 microns
HPWL   0 ~   50 microns: Net Count        2     Total HPWL           14 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6617 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.57     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6617 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6617 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6617 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   99  Alloctr   99  Proc 6617 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 6617 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 10.02
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 8.06
Initial. Layer M3 wire length = 1.96
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 6
Initial. Via VIA12SQ_C count = 5
Initial. Via VIA23SQ_C count = 1
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 6617 

Congestion utilization per direction:
Average vertical track utilization   =  1.29 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  0.31 %
Peak    horizontal track utilization =  9.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   99  Proc 6617 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6617 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 3 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 2.03) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 1 buffers and 0 inverters (total area 2.03).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.54u 00:00:00.00s 00:00:01.65e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-02 05:03:58 / Session:  02:09:01 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1779 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 16 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789290 ohm/um, via_r = 0.463501 ohm/cut, c = 0.065455 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072882 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 14, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   277 s (  0.08 hr )  ELAPSE:  7742 s (  2.15 hr )  MEM-PEAK:  1778 MB
Info: update em.

Clock-opt timing update complete          CPU:   277 s (  0.08 hr )  ELAPSE:  7742 s (  2.15 hr )  MEM-PEAK:  1778 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 82241944.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 82241944.0        32.28          9          1          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0 82241944.0        32.28          9
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:   278 s (  0.08 hr )  ELAPSE:  7742 s (  2.15 hr )  MEM-PEAK:  1778 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:09:02     0.000     0.000    32.276     1.350     0.000         1         1         0     0.000      1778 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0002 seconds to load 9 cell instances into cellmap
Moveable cells: 5; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
Average cell width 2.1449, cell height 1.6720, cell area 3.5863 for total 9 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
Convert timing mode ...
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-06-02 05:03:59 / Session:  02:09:02 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1779 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1778
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 10 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 16 vias out of 90 total vias.
Total 0.0122 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 9 cell instances into cellmap
Moveable cells: 5; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
Average cell width 2.1449, cell height 1.6720, cell area 3.5863 for total 9 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Design checksums     = 0x957090BB (loc)  0x47E75701 (lcell)  0x734A82C8 (name), 0xB0A74EB3 (net)
CTS: Design checksums = 0x957090BB (loc)  0x47E75701 (lcell)  0x734A82C8 (name), 0xB0A74EB3 (net)
CTS: Clock tree checksums = 0x30116963 (loc)  0xF2EDE118 (lcell)  0xA75F675C (term), 0xB73FF1A4 (net)  0xDF8D671A (netLen)
CTS: daaa8116 (loc) 47e75701 (lcell) 734a82c8 (name) b0a74eb3 (net) 649cae07 (graph) 0 (slack) 0 (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 10, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.57     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; tot_drc_vio: 1; buf_ct: 1; buf_area: 2.033152; cell_area: 2.033152
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.025787; gskew: 0.000000; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 1; buf_area: 2.033152; cell_area: 2.033152
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0258; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 11.7920; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9978
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9964
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9868
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9978
        # The rest of flow speed up       =     0.9979

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.13u 00:00:00.00s 00:00:00.13e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0647; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 2; ClockBufArea = 8.1326; ClockCellArea = 8.1326; ClockWireLen = 24.1870; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 12, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.225686, Leakage = 0.146777, Internal = 0.077419, Switching = 0.001490
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.617916, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.617916, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.618, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 1.617916, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.000000
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.998342
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.617916, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.617916, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.618, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     1 

No. doRoutes           =     6 
No. doUnroutes         =     3 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =     6 
No. undoUnroutes       =     3 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:04:00 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:04:00 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:00 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:00 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:00 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:00 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:00 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:00 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:00 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:00 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:00 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6635 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6635 
Net statistics:
Total number of nets     = 17
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.57     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6635 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6635 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6635 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 6635 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 6635 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 22.43
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 9.92
Initial. Layer M3 wire length = 12.51
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 7
Initial. Via VIA23SQ_C count = 3
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 6635 

Congestion utilization per direction:
Average vertical track utilization   =  1.94 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  1.23 %
Peak    horizontal track utilization = 10.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 6635 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6635 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 5 total shapes.
Cached 16 vias out of 94 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           10        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.006-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.006-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     10
number of references:                16
number of site rows:                  4
number of locations attempted:       84
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           5 (39 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            1.340 um ( 0.80 row height)
rms weighted cell displacement:   1.340 um ( 0.80 row height)
max cell displacement:            1.699 um ( 1.02 row height)
avg cell displacement:            1.115 um ( 0.67 row height)
avg weighted cell displacement:   1.115 um ( 0.67 row height)
number of cells moved:                4
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 5 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (8.992,3.672)
  Legal location: (9.296,2)
  Displacement:   1.699 um ( 1.02 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.472,3.672)
  Legal location: (7.32,2)
  Displacement:   1.679 um ( 1.00 row height)
Cell: U20 (OR2X1_RVT)
  Input location: (6.256,3.672)
  Legal location: (6.104,2)
  Displacement:   1.679 um ( 1.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.144,2)
  Legal location: (8.536,2)
  Displacement:   0.608 um ( 0.36 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 3 sinks and boundary insts are collected
Info: 3 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 8.13) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 8.13).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.83u 00:00:00.00s 00:00:00.95e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 3 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 10 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
Average cell width 2.2952, cell height 1.6720, cell area 3.8376 for total 10 placed and application fixed cells
Information: Current block utilization is '0.89880', effective utilization is '0.89881'. (OPT-055)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:09:03     0.000     0.000    38.376     1.350     0.000         2         1         0     0.000      1796 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-06-02 05:04:00 / Session:  02:09:03 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1796 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454787461  6.565921206751  9.017937505874  1.328764200933  9.863432726470  6.078123864085  2.744208441123  8.318115704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578193224  7.876358907000  2.191135103696  8.187828541094  2.700141660400  3.840450964440  3.750206153169  7.663458942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135912169  8.278351387156  1.183725190997  1.558520808244  5.867602958241  7.173894285364  9.669819099761  7.591487447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928573631  6.139852533942  4.100210066110  9.498802989655  4.570749870682  5.624878708820  7.826857353678  4.759133518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813846103  6.181472301095  1.581675365776  5.600135222107  9.584565686375  2.041727287119  3.921160967338  0.650488782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900467443  5.466092397314  8.142690055883  50.648511252248  2.444630772147  5.048708054511  6.827160328887  1.734337285109
9.395627083733  6.178527726838  9.467726376521  1.699695327074  5.299466562623  0.909794097955  5.807261369931  1.313977035100  7.217096241435  5.159474176900  78.509809537110  1.703107188822  1.151967626958  2.673088534243  4.938329343502
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896        38.38         10          2          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  146776896        38.38         10

Clock-opt command complete                CPU:   279 s (  0.08 hr )  ELAPSE:  7744 s (  2.15 hr )  MEM-PEAK:  1796 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.754 GB


Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-06-02 05:04:00 / Session:  02:09:03 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1796 MB (FLW-8100)
TEST: runCore bldClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-06-02 05:04:00 / Session:  02:09:03 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1796 MB (FLW-8100)
1
icc2_shell> #stage 3:
icc2_shell> ###
icc2_shell> #
icc2_shell> clock_opt -from route_clock -to route_clock
[icc2-lic Mon Jun  2 05:04:00 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 05:04:00 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:00 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:00 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:00 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:00 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:00 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:00 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:00 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:00 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:00 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:00 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:00 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2025-06-02 05:04:00 / Session:  02:09:03 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1796 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-02 05:04:00 / Session:  02:09:04 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1796 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-02 05:04:00 / Session:  02:09:04 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1796 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Mon Jun  2 05:04:00 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:04:00 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:00 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:00 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:00 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:01 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:01 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:01 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:01 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:01 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:01 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:01 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:01 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:01 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:01 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:01 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:01 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:01 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:01 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 6635 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6635 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6635 
Net statistics:
Total number of nets     = 17
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.26     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6635 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6635 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6635 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 6635 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  207  Proc 6635 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 22.43
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 9.92
Initial. Layer M3 wire length = 12.51
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 7
Initial. Via VIA23SQ_C count = 3
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:04:01 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  207  Proc 6635 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 22.43
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 9.92
phase1. Layer M3 wire length = 12.51
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 10
phase1. Via VIA12SQ_C count = 7
phase1. Via VIA23SQ_C count = 3
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  207  Proc 6635 

Congestion utilization per direction:
Average vertical track utilization   =  1.94 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  1.26 %
Peak    horizontal track utilization = 10.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  207  Proc 6635 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6635 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 6635 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 0 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

Number of wires with overlap after iteration 0 = 2 of 18


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 6635 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 1 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 6635 

Number of wires with overlap after iteration 1 = 0 of 15


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 11           VIA12SQ_C: 7
Number of M3 wires: 4            VIA23SQ_C: 3
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 15                vias: 10

Total M1 wire length: 0.0
Total M2 wire length: 11.2
Total M3 wire length: 13.9
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 25.1

Longest M1 wire length: 0.0
Longest M2 wire length: 3.0
Longest M3 wire length: 7.4
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 6635 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 6635 
Total number of nets = 17, of which 0 are not extracted
Total number of open nets = 14, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   89  Alloctr   89  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 6635 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 6635 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 6635 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    25 micron
Total Number of Contacts =             10
Total Number of Wires =                15
Total Number of PtConns =              0
Total Number of Routed Wires =       15
Total Routed Wire Length =           25 micron
Total Number of Routed Contacts =       10
        Layer             M1 :          0 micron
        Layer             M2 :         11 micron
        Layer             M3 :         14 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :          3
        Via        VIA12SQ_C :          7

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 
  Total double via conversion rate    =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 

Total number of nets = 17
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-02 05:04:01 / Session:  02:09:04 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1796 MB (FLW-8100)


Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-02 05:04:01 / Session:  02:09:04 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1796 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2025-06-02 05:04:01 / Session:  02:09:04 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1796 MB (FLW-8100)
1
icc2_shell> clock_opt
[icc2-lic Mon Jun  2 05:04:01 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 05:04:01 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:01 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:01 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:01 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:01 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:01 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:01 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:01 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:01 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:01 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:01 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:01 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:01 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:01 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:01 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:01 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:01 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:01 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-06-02 05:04:01 / Session:  02:09:04 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1796 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 0 global routed, 3 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-02 05:04:01 / Session:  02:09:05 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1796 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-02 05:04:01 / Session:  02:09:05 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1796 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 2 buffer(s) and 0 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.
Total 0.0119 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 3 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Setting target skew for clock: Clock (mode func corner nom) as 0.343350
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
Information: skinny blockage scope is upto 1007.8333 * 0.10 =  100.7833 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000019/nan  min r/f: 0.000019/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.28 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (0.14, 5.34)] [Pre-CTS Fanout: 3] [Phase Delay: (Rise: 0.000019, Fall: nan)]
 (2) v_reg/CLK [Location: (2.79, 2.17)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 3, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 15 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 5, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  7.05     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.000019; gskew: 0.000000; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.0670; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9976
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9963
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9975
        # The rest of flow speed up       =     0.9977

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.14u 00:00:00.00s 00:00:00.14e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0021

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_338/A
  (1) 0.0305            0.0304          ctosc_drc_inst_338/Y
  (2) 0.0305            0.0000          v_reg/CLK
Shortest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_338/A
  (1) 0.0305            0.0304          ctosc_drc_inst_338/Y
  (2) 0.0305            0.0000          v_reg/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          3
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.3333
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9978
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9965
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9969
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9968
        # The rest of flow speed up       =     0.9979

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9972
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9968
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9952
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9969
        # The rest of flow speed up       =     0.9974

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
Clock        Yes     0.0246  0.0246  0.0265  0.0265   nom

Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065277 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072516 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 14, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 8, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.102597, Leakage = 0.082188, Internal = 0.019344, Switching = 0.001066
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.580660, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.580660, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.581, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 1.580660, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995562
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.994565
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.950000

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.580660, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.580660, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.581, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997244
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.995772
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.996866

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.580660, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.580660, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.581, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     6 

No. doRoutes           =    16 
No. doUnroutes         =    11 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    16 
No. undoUnroutes       =    11 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:04:03 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:04:03 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:03 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:03 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:03 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:03 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:03 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:03 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:03 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:03 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:03 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6635 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6635 
Net statistics:
Total number of nets     = 16
Number of nets to route  = 2
2 nets are partially connected,
 of which 0 are detail routed and 2 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 2, Total Half Perimeter Wire Length (HPWL) 14 microns
HPWL   0 ~   50 microns: Net Count        2     Total HPWL           14 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.81     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6635 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6635 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   99  Alloctr   99  Proc 6635 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 6635 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 10.02
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 8.06
Initial. Layer M3 wire length = 1.96
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 6
Initial. Via VIA12SQ_C count = 5
Initial. Via VIA23SQ_C count = 1
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 6635 

Congestion utilization per direction:
Average vertical track utilization   =  1.29 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  0.30 %
Peak    horizontal track utilization =  9.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   99  Proc 6635 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6635 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 3 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 2.03) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 1 buffers and 0 inverters (total area 2.03).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.54u 00:00:00.00s 00:00:01.68e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-02 05:04:03 / Session:  02:09:06 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1796 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 16 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789290 ohm/um, via_r = 0.463501 ohm/cut, c = 0.065455 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072882 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 14, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   282 s (  0.08 hr )  ELAPSE:  7747 s (  2.15 hr )  MEM-PEAK:  1796 MB
Info: update em.

Clock-opt timing update complete          CPU:   282 s (  0.08 hr )  ELAPSE:  7747 s (  2.15 hr )  MEM-PEAK:  1796 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 82241944.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 82241944.0        32.28          9          1          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0 82241944.0        32.28          9
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:   282 s (  0.08 hr )  ELAPSE:  7747 s (  2.15 hr )  MEM-PEAK:  1796 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:09:07     0.000     0.000    32.276     1.350     0.000         1         1         0     0.000      1796 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 9 cell instances into cellmap
Moveable cells: 5; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
Average cell width 2.1449, cell height 1.6720, cell area 3.5863 for total 9 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
INFO: New Levelizer turned on
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-06-02 05:04:04 / Session:  02:09:07 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1796 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.15      1796
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 10 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 16 vias out of 90 total vias.
Total 0.0122 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 9 cell instances into cellmap
Moveable cells: 5; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
Average cell width 2.1449, cell height 1.6720, cell area 3.5863 for total 9 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Design checksums     = 0x89ADC678 (loc)  0x47E75701 (lcell)  0xE1B0008C (name), 0xB0A74EB3 (net)
CTS: Design checksums = 0x89ADC678 (loc)  0x47E75701 (lcell)  0xE1B0008C (name), 0xB0A74EB3 (net)
CTS: Clock tree checksums = 0x30116963 (loc)  0xF2EDE118 (lcell)  0x75E9057D (term), 0xB73FF1A4 (net)  0xDF8D671A (netLen)
CTS: 1cf90b27 (loc) 47e75701 (lcell) e1b0008c (name) b0a74eb3 (net) 649cae07 (graph) 0 (slack) 0 (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 10, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.81     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; tot_drc_vio: 1; buf_ct: 1; buf_area: 2.033152; cell_area: 2.033152
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.025806; gskew: 0.000000; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 1; buf_area: 2.033152; cell_area: 2.033152
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0258; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 11.7920; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9976
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9982
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0068
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9973
        # The rest of flow speed up       =     0.9976

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.13u 00:00:00.00s 00:00:00.13e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0647; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 2; ClockBufArea = 8.1326; ClockCellArea = 8.1326; ClockWireLen = 25.0750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 11, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.225694, Leakage = 0.146777, Internal = 0.077396, Switching = 0.001522
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.617307, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.617307, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.617, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 1.617307, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998601
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.998273
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.617307, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.617307, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.617, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     1 

No. doRoutes           =     6 
No. doUnroutes         =     3 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =     6 
No. undoUnroutes       =     3 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:04:05 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:04:05 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:05 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:05 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:05 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:05 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:05 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:05 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:05 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:05 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:05 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6635 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6635 
Net statistics:
Total number of nets     = 17
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.26     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6635 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6635 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6635 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 6635 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 6635 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 23.32
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 9.98
Initial. Layer M3 wire length = 13.34
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 7
Initial. Via VIA23SQ_C count = 3
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 6635 

Congestion utilization per direction:
Average vertical track utilization   =  1.94 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  1.26 %
Peak    horizontal track utilization = 10.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 6635 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6635 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 5 total shapes.
Cached 16 vias out of 94 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           10        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.007-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.007-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     10
number of references:                16
number of site rows:                  4
number of locations attempted:       58
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           5 (39 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 5 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (6.104,2)
  Legal location: (6.104,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (9.296,2)
  Legal location: (9.296,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.32,2)
  Legal location: (7.32,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (8.536,2)
  Legal location: (8.536,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 3 sinks and boundary insts are collected
Info: 3 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 8.13) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 8.13).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.82u 00:00:00.00s 00:00:00.93e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 3 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 10 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
Average cell width 2.2952, cell height 1.6720, cell area 3.8376 for total 10 placed and application fixed cells
Information: Current block utilization is '0.89880', effective utilization is '0.89881'. (OPT-055)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:09:08     0.000     0.000    38.376     1.350     0.000         2         1         0     0.000      1796 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-06-02 05:04:05 / Session:  02:09:08 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454787461  6.565921206751  9.017937505874  1.328764200933  9.863432726470  6.078123864085  2.744208441123  8.318115704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578193224  7.876358907000  2.191135103696  8.187828541094  2.700141660400  3.840450964440  3.750206153169  7.663458942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135912169  8.278351387156  1.183725190997  1.558520808244  5.867602958241  7.173894285364  9.669819099761  7.591487447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928573631  6.139852533942  4.100210066110  9.498802989655  4.570749870682  5.624878708820  7.826857353678  4.759133518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813846103  6.181472301095  1.581675365776  5.600135222107  9.584565686375  2.041727287119  3.921160967338  0.650488782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900467443  5.466092397314  8.142690055883  50.648511252248  2.444630772147  5.048708054511  6.827160328887  1.734337285109
9.395627083733  6.178527726838  9.467726376521  1.699695327074  5.299466562623  0.909794097955  5.807261369931  1.313977035100  7.217096241435  5.159474176900  78.509809537110  1.703107188822  1.151967626958  2.673088534243  4.938329343502
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896        38.38         10          2          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  146776896        38.38         10

Clock-opt command complete                CPU:   284 s (  0.08 hr )  ELAPSE:  7749 s (  2.15 hr )  MEM-PEAK:  1796 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.754 GB

Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-06-02 05:04:05 / Session:  02:09:08 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-02 05:04:05 / Session:  02:09:08 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-02 05:04:05 / Session:  02:09:08 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Mon Jun  2 05:04:05 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:04:05 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:05 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:05 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:05 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:05 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:05 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:05 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:05 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:05 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:05 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 6635 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6635 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6635 
Net statistics:
Total number of nets     = 17
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.26     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6635 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6635 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6635 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 6635 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  207  Proc 6635 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 23.32
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 9.98
Initial. Layer M3 wire length = 13.34
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 7
Initial. Via VIA23SQ_C count = 3
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:04:05 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  207  Proc 6635 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 23.32
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 9.98
phase1. Layer M3 wire length = 13.34
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 10
phase1. Via VIA12SQ_C count = 7
phase1. Via VIA23SQ_C count = 3
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  207  Proc 6635 

Congestion utilization per direction:
Average vertical track utilization   =  1.94 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  1.26 %
Peak    horizontal track utilization = 10.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  207  Proc 6635 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6635 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 6635 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 0 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

Number of wires with overlap after iteration 0 = 2 of 18


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 6635 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 1 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 6635 

Number of wires with overlap after iteration 1 = 0 of 15


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 11           VIA12SQ_C: 7
Number of M3 wires: 4            VIA23SQ_C: 3
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 15                vias: 10

Total M1 wire length: 0.0
Total M2 wire length: 11.2
Total M3 wire length: 13.9
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 25.1

Longest M1 wire length: 0.0
Longest M2 wire length: 3.0
Longest M3 wire length: 7.4
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 6635 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 6635 
Total number of nets = 17, of which 0 are not extracted
Total number of open nets = 14, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   89  Alloctr   89  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 6635 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 6635 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 6635 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    25 micron
Total Number of Contacts =             10
Total Number of Wires =                15
Total Number of PtConns =              0
Total Number of Routed Wires =       15
Total Routed Wire Length =           25 micron
Total Number of Routed Contacts =       10
        Layer             M1 :          0 micron
        Layer             M2 :         11 micron
        Layer             M3 :         14 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :          3
        Via        VIA12SQ_C :          7

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 
  Total double via conversion rate    =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 

Total number of nets = 17
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-02 05:04:06 / Session:  02:09:09 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1797 MB (FLW-8100)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-02 05:04:06 / Session:  02:09:09 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1797 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-06-02 05:04:06 / Session:  02:09:09 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   284 s (  0.08 hr )  ELAPSE:  7749 s (  2.15 hr )  MEM-PEAK:  1796 MB
INFO: Removed total 0 routing shapes from 12 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:   284 s (  0.08 hr )  ELAPSE:  7749 s (  2.15 hr )  MEM-PEAK:  1796 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896        38.38         10          2          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  146776896        38.38         10
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt initialization complete         CPU:   285 s (  0.08 hr )  ELAPSE:  7750 s (  2.15 hr )  MEM-PEAK:  1796 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 10 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 12 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 15 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.2952, cell height 1.6720, cell area 3.8376 for total 10 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796

Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 29          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 6 Iter 30          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         3         38.38  146776896.00          10              2.15      1796
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         3         41.17  145422560.00          13              2.15      1796
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
ISR: Running first pass 
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      6 (100.00%) SumPotEst 0.00145296 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    3  #Initial-Cands      6  #PostFilter-Cands      4  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       8 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

ISR: Running second pass 
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 2  Index 0  #Total-cands      6 (100.00%) SumPotEst 0.00145296 (100.00%) 
[ISR-TRACE] Pass 2  Bucket 1  #Batches    3  #Initial-Cands      6  #PostFilter-Cands      4  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 2    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       8 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      6 (100.00%) SumPotEst 0.00145296 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    3  #Initial-Cands      6  #PostFilter-Cands      4  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       8 |      0 
[ISR-TRACE]             slack-filter       0 |      0 


Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.219000

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 11 cell instances into cellmap
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 13 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
Information: Current block utilization is '0.90480', effective utilization is '0.90476'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
Snapped 9 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 6635 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6635 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6635 
Net statistics:
Total number of nets     = 18
Number of nets to route  = 14
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 14, Total Half Perimeter Wire Length (HPWL) 128 microns
HPWL   0 ~   50 microns: Net Count       14     Total HPWL          128 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.31     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 6635 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 6635 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 6635 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 6635 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69.05
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 44.03
Initial. Layer M3 wire length = 25.02
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 33
Initial. Via VIA12SQ_C count = 18
Initial. Via VIA23SQ_C count = 15
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:04:07 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 6635 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69.05
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 44.03
phase1. Layer M3 wire length = 25.02
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 33
phase1. Via VIA12SQ_C count = 18
phase1. Via VIA23SQ_C count = 15
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 6635 

Congestion utilization per direction:
Average vertical track utilization   =  6.08 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  4.24 %
Peak    horizontal track utilization = 30.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 6635 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6635 
Using per-layer congestion maps for congestion reduction.
Information: 9.52% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.76% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.905 to 0.905. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp estimated wire length 
23.8209% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 226145
Total net wire length: 949355
****** eLpp weights (with caps) (no lengths)
Number of nets: 16, of which 13 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.873744, average toggle rate = 0.196697
Max non-clock toggle rate = 0.0532669
eLpp weight range = (0.0667088, 3.35091)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 16
Amt power = 0.1
Non-default weight range: (0.906671, 5.23509)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates    0.0173942    0.873744    0.196697    0.325367     1.59833
      Power Weights    0.0667088     3.35091    0.754356     1.24782     1.59833
      Final Weights     0.906671     5.23509     1.72544     1.68599     1.60127
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=func::nom
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 86.8837
Information: Coarse placer active wire length estimate = 21.019
Information: Coarse placer weighted wire length estimate = 98.613
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 6 out of 11 cells, ratio = 0.545455
Total displacement = 2.304900(um)
Max displacement = 1.153600(um), ctmTdsLR_2_431 (7.320000, 3.672000, 4) => (7.078400, 3.672000, 2)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789008 ohm/um, via_r = 0.463136 ohm/cut, c = 0.066655 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.074095 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 11 cell instances into cellmap, 5 cells are off site row
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 13 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
INFO: Running TieOpt on MG
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 11 cell instances into cellmap, 5 cells are off site row
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 13 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 11 total shapes.
Cached 16 vias out of 94 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0087 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           11        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.008-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.008-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     11
number of references:                16
number of site rows:                  4
number of locations attempted:      110
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           9 (120 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.023 um ( 0.01 row height)
rms weighted cell displacement:   0.023 um ( 0.01 row height)
max cell displacement:            0.062 um ( 0.04 row height)
avg cell displacement:            0.010 um ( 0.01 row height)
avg weighted cell displacement:   0.010 um ( 0.01 row height)
number of cells moved:                5
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 9 cells:
Cell: ctmTdsLR_2_431 (NAND2X0_RVT)
  Input location: (6.1664,2)
  Legal location: (6.104,2)
  Displacement:   0.062 um ( 0.04 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (4.2199,7.016)
  Legal location: (4.28,7.016)
  Displacement:   0.060 um ( 0.04 row height)
Cell: ctmTdsLR_1_432 (NAND2X0_RVT)
  Input location: (7.3406,2)
  Legal location: (7.32,2)
  Displacement:   0.021 um ( 0.01 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (9.2808,2)
  Legal location: (9.296,2)
  Displacement:   0.015 um ( 0.01 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (8.3832,2)
  Legal location: (8.384,2)
  Displacement:   0.001 um ( 0.00 row height)
Cell: ctmTdsLR_2_433 (INVX1_RVT)
  Input location: (9.752,3.672)
  Legal location: (9.752,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 5 out of 11 cells, ratio = 0.454545
Total displacement = 0.159100(um)
Max displacement = 0.062400(um), ctmTdsLR_2_431 (7.078400, 3.672000, 2) => (7.016000, 3.672000, 2)
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789008 ohm/um, via_r = 0.463136 ohm/cut, c = 0.066655 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.074095 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 11 cell instances into cellmap
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 13 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00006 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
[icc2-lic Mon Jun  2 05:04:08 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  2 05:04:08 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:08 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:08 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:08 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:08 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:08 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:08 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:08 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:08 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:08 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:08 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:08 2025] Check-out of alternate set of keys directly with queueing was successful
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 6635 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6635 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 6635 
Net statistics:
Total number of nets     = 18
Number of nets to route  = 15
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 15, Total Half Perimeter Wire Length (HPWL) 132 microns
HPWL   0 ~   50 microns: Net Count       15     Total HPWL          132 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  5.86     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 6635 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 6635 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 6635 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69.79
Initial. Layer M1 wire length = 0.89
Initial. Layer M2 wire length = 42.73
Initial. Layer M3 wire length = 26.18
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via VIA12SQ_C count = 20
Initial. Via VIA23SQ_C count = 16
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:04:08 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69.79
phase1. Layer M1 wire length = 0.89
phase1. Layer M2 wire length = 42.73
phase1. Layer M3 wire length = 26.18
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 36
phase1. Via VIA12SQ_C count = 20
phase1. Via VIA23SQ_C count = 16
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 

Congestion utilization per direction:
Average vertical track utilization   =  7.37 %
Peak    vertical track utilization   = 42.86 %
Average horizontal track utilization =  4.69 %
Peak    horizontal track utilization = 40.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6635 
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 13 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 16, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976        38.63         11          2          2
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  142382976        38.63         11

Clock-opt Global-routing complete         CPU:   286 s (  0.08 hr )  ELAPSE:  7752 s (  2.15 hr )  MEM-PEAK:  1796 MB

runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  5.86     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         5         38.63  142382976.00          11              2.15      1796

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789008 ohm/um, via_r = 0.463136 ohm/cut, c = 0.066655 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.074095 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         5         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         5         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         5         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         5         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         5         38.63  142382976.00          11              2.15      1796

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 21 Iter  8         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT


register reference list:
   saed32rvt_c/DFFARX1_RVT
   saed32rvt_c/DFFARX2_RVT
   saed32rvt_c/DFFASRX1_RVT
   saed32rvt_c/DFFASRX2_RVT
   saed32rvt_c/DFFASX1_RVT
   saed32rvt_c/DFFASX2_RVT
   saed32rvt_c/DFFNARX1_RVT
   saed32rvt_c/DFFNARX2_RVT
   saed32rvt_c/DFFNASRNX1_RVT
   saed32rvt_c/DFFNASRNX2_RVT
   saed32rvt_c/DFFNASRQX1_RVT
   saed32rvt_c/DFFNASRQX2_RVT
   saed32rvt_c/DFFNASRX1_RVT
   saed32rvt_c/DFFNASRX2_RVT
   saed32rvt_c/DFFNASX1_RVT
   saed32rvt_c/DFFNASX2_RVT
   saed32rvt_c/DFFNX1_RVT
   saed32rvt_c/DFFNX2_RVT
   saed32rvt_c/DFFSSRX1_RVT
   saed32rvt_c/DFFSSRX2_RVT
   saed32rvt_c/DFFX1_RVT
   saed32rvt_c/DFFX2_RVT
   saed32rvt_c/LARX1_RVT
   saed32rvt_c/LARX2_RVT
   saed32rvt_c/LASRNX1_RVT
   saed32rvt_c/LASRNX2_RVT
   saed32rvt_c/LASRQX1_RVT
   saed32rvt_c/LASRQX2_RVT
   saed32rvt_c/LASRX1_RVT
   saed32rvt_c/LASRX2_RVT
   saed32rvt_c/LASX1_RVT
   saed32rvt_c/LASX2_RVT
   saed32rvt_c/LATCHX1_RVT
   saed32rvt_c/LATCHX2_RVT
   saed32rvt_c/LNANDX1_RVT
   saed32rvt_c/LNANDX2_RVT
   saed32rvt_c/RDFFARX1_RVT
   saed32rvt_c/RDFFARX2_RVT
   saed32rvt_c/RDFFNARX1_RVT
   saed32rvt_c/RDFFNARX2_RVT
   saed32rvt_c/RDFFNSRARX1_RVT
   saed32rvt_c/RDFFNSRARX2_RVT
   saed32rvt_c/RDFFNSRASRNX1_RVT
   saed32rvt_c/RDFFNSRASRNX2_RVT
   saed32rvt_c/RDFFNSRASRQX1_RVT
   saed32rvt_c/RDFFNSRASRQX2_RVT
   saed32rvt_c/RDFFNSRASRX1_RVT
   saed32rvt_c/RDFFNSRASRX2_RVT
   saed32rvt_c/RDFFNSRASX1_RVT
   saed32rvt_c/RDFFNSRASX2_RVT
   saed32rvt_c/RDFFNSRX1_RVT
   saed32rvt_c/RDFFNSRX2_RVT
   saed32rvt_c/RDFFNX1_RVT
   saed32rvt_c/RDFFNX2_RVT
   saed32rvt_c/RDFFSRARX1_RVT
   saed32rvt_c/RDFFSRARX2_RVT
   saed32rvt_c/RDFFSRASRX1_RVT
   saed32rvt_c/RDFFSRASRX2_RVT
   saed32rvt_c/RDFFSRASX1_RVT
   saed32rvt_c/RDFFSRASX2_RVT
   saed32rvt_c/RDFFSRSSRX1_RVT
   saed32rvt_c/RDFFSRX1_RVT
   saed32rvt_c/RDFFSRX2_RVT
   saed32rvt_c/RDFFX1_RVT
   saed32rvt_c/RDFFX2_RVT
   saed32rvt_c/RSDFFARX1_RVT
   saed32rvt_c/RSDFFARX2_RVT
   saed32rvt_c/RSDFFNARX1_RVT
   saed32rvt_c/RSDFFNARX2_RVT
   saed32rvt_c/RSDFFNSRARX1_RVT
   saed32rvt_c/RSDFFNSRARX2_RVT
   saed32rvt_c/RSDFFNSRASRNX1_RVT
   saed32rvt_c/RSDFFNSRASRNX2_RVT
   saed32rvt_c/RSDFFNSRASRQX1_RVT
   saed32rvt_c/RSDFFNSRASRQX2_RVT
   saed32rvt_c/RSDFFNSRASRX1_RVT
   saed32rvt_c/RSDFFNSRASRX2_RVT
   saed32rvt_c/RSDFFNSRASX1_RVT
   saed32rvt_c/RSDFFNSRASX2_RVT
   saed32rvt_c/RSDFFNSRX1_RVT
   saed32rvt_c/RSDFFNSRX2_RVT
   saed32rvt_c/RSDFFNX1_RVT
   saed32rvt_c/RSDFFNX2_RVT
   saed32rvt_c/RSDFFSRARX1_RVT
   saed32rvt_c/RSDFFSRARX2_RVT
   saed32rvt_c/RSDFFSRASRX1_RVT
   saed32rvt_c/RSDFFSRASRX2_RVT
   saed32rvt_c/RSDFFSRASX1_RVT
   saed32rvt_c/RSDFFSRASX2_RVT
   saed32rvt_c/RSDFFSRSSRX1_RVT
   saed32rvt_c/RSDFFSRSSRX2_RVT
   saed32rvt_c/RSDFFSRX1_RVT
   saed32rvt_c/RSDFFSRX2_RVT
   saed32rvt_c/RSDFFX1_RVT
   saed32rvt_c/RSDFFX2_RVT
   saed32rvt_c/SDFFARX1_RVT
   saed32rvt_c/SDFFARX2_RVT
   saed32rvt_c/SDFFASRSX1_RVT
   saed32rvt_c/SDFFASRSX2_RVT
   saed32rvt_c/SDFFASRX1_RVT
   saed32rvt_c/SDFFASRX2_RVT
   saed32rvt_c/SDFFASX1_RVT
   saed32rvt_c/SDFFASX2_RVT
   saed32rvt_c/SDFFNARX1_RVT
   saed32rvt_c/SDFFNARX2_RVT
   saed32rvt_c/SDFFNASRX1_RVT
   saed32rvt_c/SDFFNASRX2_RVT
   saed32rvt_c/SDFFNASX1_RVT
   saed32rvt_c/SDFFNASX2_RVT
   saed32rvt_c/SDFFNX1_RVT
   saed32rvt_c/SDFFNX2_RVT
   saed32rvt_c/SDFFSSRX1_RVT
   saed32rvt_c/SDFFSSRX2_RVT
   saed32rvt_c/SDFFX1_RVT
   saed32rvt_c/SDFFX2_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.002414, elapsed 0.002418, speed up 0.998346.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 15), data (VR 0, GR 34, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 0 shapes out of 29 total shapes.
Cached 16 vias out of 130 total vias.
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.221356, Leakage = 0.142383, Internal = 0.077487, Switching = 0.001485
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.638269, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.638269, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group **in2reg_default**  WNS = 1.638269, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.655895, TNS = 0.000000, NVP = 0
    Scenario func::nom
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.638, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

CCD: Before drc optimization
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.3500/0.0000, total Tran/Cap cost = 0.3500/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9956

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.638269, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.638269, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group **in2reg_default**  WNS = 1.638269, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.655895, TNS = 0.000000, NVP = 0
    Scenario func::nom
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.638, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.3500/0.0000, total Tran/Cap cost = 0.3500/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.638269, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.638269, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group **in2reg_default**  WNS = 1.638269, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.655895, TNS = 0.000000, NVP = 0
    Scenario func::nom
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.638, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.080104, elapsed 0.080797, speed up 0.991423.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.207000

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT


register reference list:
   saed32rvt_c/DFFARX1_RVT
   saed32rvt_c/DFFARX2_RVT
   saed32rvt_c/DFFASRX1_RVT
   saed32rvt_c/DFFASRX2_RVT
   saed32rvt_c/DFFASX1_RVT
   saed32rvt_c/DFFASX2_RVT
   saed32rvt_c/DFFNARX1_RVT
   saed32rvt_c/DFFNARX2_RVT
   saed32rvt_c/DFFNASRNX1_RVT
   saed32rvt_c/DFFNASRNX2_RVT
   saed32rvt_c/DFFNASRQX1_RVT
   saed32rvt_c/DFFNASRQX2_RVT
   saed32rvt_c/DFFNASRX1_RVT
   saed32rvt_c/DFFNASRX2_RVT
   saed32rvt_c/DFFNASX1_RVT
   saed32rvt_c/DFFNASX2_RVT
   saed32rvt_c/DFFNX1_RVT
   saed32rvt_c/DFFNX2_RVT
   saed32rvt_c/DFFSSRX1_RVT
   saed32rvt_c/DFFSSRX2_RVT
   saed32rvt_c/DFFX1_RVT
   saed32rvt_c/DFFX2_RVT
   saed32rvt_c/LARX1_RVT
   saed32rvt_c/LARX2_RVT
   saed32rvt_c/LASRNX1_RVT
   saed32rvt_c/LASRNX2_RVT
   saed32rvt_c/LASRQX1_RVT
   saed32rvt_c/LASRQX2_RVT
   saed32rvt_c/LASRX1_RVT
   saed32rvt_c/LASRX2_RVT
   saed32rvt_c/LASX1_RVT
   saed32rvt_c/LASX2_RVT
   saed32rvt_c/LATCHX1_RVT
   saed32rvt_c/LATCHX2_RVT
   saed32rvt_c/LNANDX1_RVT
   saed32rvt_c/LNANDX2_RVT
   saed32rvt_c/RDFFARX1_RVT
   saed32rvt_c/RDFFARX2_RVT
   saed32rvt_c/RDFFNARX1_RVT
   saed32rvt_c/RDFFNARX2_RVT
   saed32rvt_c/RDFFNSRARX1_RVT
   saed32rvt_c/RDFFNSRARX2_RVT
   saed32rvt_c/RDFFNSRASRNX1_RVT
   saed32rvt_c/RDFFNSRASRNX2_RVT
   saed32rvt_c/RDFFNSRASRQX1_RVT
   saed32rvt_c/RDFFNSRASRQX2_RVT
   saed32rvt_c/RDFFNSRASRX1_RVT
   saed32rvt_c/RDFFNSRASRX2_RVT
   saed32rvt_c/RDFFNSRASX1_RVT
   saed32rvt_c/RDFFNSRASX2_RVT
   saed32rvt_c/RDFFNSRX1_RVT
   saed32rvt_c/RDFFNSRX2_RVT
   saed32rvt_c/RDFFNX1_RVT
   saed32rvt_c/RDFFNX2_RVT
   saed32rvt_c/RDFFSRARX1_RVT
   saed32rvt_c/RDFFSRARX2_RVT
   saed32rvt_c/RDFFSRASRX1_RVT
   saed32rvt_c/RDFFSRASRX2_RVT
   saed32rvt_c/RDFFSRASX1_RVT
   saed32rvt_c/RDFFSRASX2_RVT
   saed32rvt_c/RDFFSRSSRX1_RVT
   saed32rvt_c/RDFFSRX1_RVT
   saed32rvt_c/RDFFSRX2_RVT
   saed32rvt_c/RDFFX1_RVT
   saed32rvt_c/RDFFX2_RVT
   saed32rvt_c/RSDFFARX1_RVT
   saed32rvt_c/RSDFFARX2_RVT
   saed32rvt_c/RSDFFNARX1_RVT
   saed32rvt_c/RSDFFNARX2_RVT
   saed32rvt_c/RSDFFNSRARX1_RVT
   saed32rvt_c/RSDFFNSRARX2_RVT
   saed32rvt_c/RSDFFNSRASRNX1_RVT
   saed32rvt_c/RSDFFNSRASRNX2_RVT
   saed32rvt_c/RSDFFNSRASRQX1_RVT
   saed32rvt_c/RSDFFNSRASRQX2_RVT
   saed32rvt_c/RSDFFNSRASRX1_RVT
   saed32rvt_c/RSDFFNSRASRX2_RVT
   saed32rvt_c/RSDFFNSRASX1_RVT
   saed32rvt_c/RSDFFNSRASX2_RVT
   saed32rvt_c/RSDFFNSRX1_RVT
   saed32rvt_c/RSDFFNSRX2_RVT
   saed32rvt_c/RSDFFNX1_RVT
   saed32rvt_c/RSDFFNX2_RVT
   saed32rvt_c/RSDFFSRARX1_RVT
   saed32rvt_c/RSDFFSRARX2_RVT
   saed32rvt_c/RSDFFSRASRX1_RVT
   saed32rvt_c/RSDFFSRASRX2_RVT
   saed32rvt_c/RSDFFSRASX1_RVT
   saed32rvt_c/RSDFFSRASX2_RVT
   saed32rvt_c/RSDFFSRSSRX1_RVT
   saed32rvt_c/RSDFFSRSSRX2_RVT
   saed32rvt_c/RSDFFSRX1_RVT
   saed32rvt_c/RSDFFSRX2_RVT
   saed32rvt_c/RSDFFX1_RVT
   saed32rvt_c/RSDFFX2_RVT
   saed32rvt_c/SDFFARX1_RVT
   saed32rvt_c/SDFFARX2_RVT
   saed32rvt_c/SDFFASRSX1_RVT
   saed32rvt_c/SDFFASRSX2_RVT
   saed32rvt_c/SDFFASRX1_RVT
   saed32rvt_c/SDFFASRX2_RVT
   saed32rvt_c/SDFFASX1_RVT
   saed32rvt_c/SDFFASX2_RVT
   saed32rvt_c/SDFFNARX1_RVT
   saed32rvt_c/SDFFNARX2_RVT
   saed32rvt_c/SDFFNASRX1_RVT
   saed32rvt_c/SDFFNASRX2_RVT
   saed32rvt_c/SDFFNASX1_RVT
   saed32rvt_c/SDFFNASX2_RVT
   saed32rvt_c/SDFFNX1_RVT
   saed32rvt_c/SDFFNX2_RVT
   saed32rvt_c/SDFFSSRX1_RVT
   saed32rvt_c/SDFFSSRX2_RVT
   saed32rvt_c/SDFFX1_RVT
   saed32rvt_c/SDFFX2_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 2 engines
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_REGISTER_POWER, 
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.004479, elapsed 0.004487, speed up 0.998217.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 15), data (VR 0, GR 34, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.221356, Leakage = 0.142383, Internal = 0.077487, Switching = 0.001485
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.638269, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.638269, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.638, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 1.638269, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.996357
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.993139
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.995378

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.638269, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.638269, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.638, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997442
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.994941
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.996765

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.638269, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.638269, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.638, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.092691, elapsed 0.093686, speed up 0.989379.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      6 (100.00%) SumPotEst 0.00145296 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    3  #Initial-Cands      6  #PostFilter-Cands      4  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       8 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      6 (100.00%) SumPotEst 0.00145296 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    3  #Initial-Cands      6  #PostFilter-Cands      4  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       8 |      0 
[ISR-TRACE]             slack-filter       0 |      0 


Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Information: Using default layer M4 (OPT-079)

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.202000


Clock-opt route preserve complete         CPU:   288 s (  0.08 hr )  ELAPSE:  7753 s (  2.15 hr )  MEM-PEAK:  1796 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:04:10 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  2 05:04:10 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:10 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:10 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:10 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:10 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:10 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:10 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:10 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:10 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:10 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 0 shapes out of 29 total shapes.
Cached 16 vias out of 130 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           11        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.009-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.009-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     11
number of references:                16
number of site rows:                  4
number of locations attempted:      110
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           9 (120 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 9 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (9.296,2)
  Legal location: (9.296,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_431 (NAND2X0_RVT)
  Input location: (6.104,2)
  Legal location: (6.104,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_432 (NAND2X0_RVT)
  Input location: (7.32,2)
  Legal location: (7.32,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_433 (INVX1_RVT)
  Input location: (9.752,3.672)
  Legal location: (9.752,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (8.384,2)
  Legal location: (8.384,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (4.28,7.016)
  Legal location: (4.28,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.223
Total Legalizer Wall Time: 0.224
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   288 s (  0.08 hr )  ELAPSE:  7754 s (  2.15 hr )  MEM-PEAK:  1796 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =     8 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Mon Jun  2 05:04:10 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  2 05:04:10 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:10 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:10 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:10 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:10 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:10 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:10 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:10 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:10 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:10 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 6635 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6635 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 6635 
Net statistics:
Total number of nets     = 18
Number of nets to route  = 15
18 nets are fully connected,
 of which 3 are detail routed and 15 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  5.86     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 6635 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 6635 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 6635 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 6635 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69.79
Initial. Layer M1 wire length = 0.89
Initial. Layer M2 wire length = 42.73
Initial. Layer M3 wire length = 26.18
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via VIA12SQ_C count = 20
Initial. Via VIA23SQ_C count = 16
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:04:10 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69.79
phase1. Layer M1 wire length = 0.89
phase1. Layer M2 wire length = 42.73
phase1. Layer M3 wire length = 26.18
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 36
phase1. Via VIA12SQ_C count = 20
phase1. Via VIA23SQ_C count = 16
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun  2 05:04:10 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 69.79
phase2. Layer M1 wire length = 0.89
phase2. Layer M2 wire length = 42.73
phase2. Layer M3 wire length = 26.18
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 36
phase2. Via VIA12SQ_C count = 20
phase2. Via VIA23SQ_C count = 16
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Jun  2 05:04:10 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 69.79
phase3. Layer M1 wire length = 0.89
phase3. Layer M2 wire length = 42.73
phase3. Layer M3 wire length = 26.18
phase3. Layer M4 wire length = 0.00
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 36
phase3. Via VIA12SQ_C count = 20
phase3. Via VIA23SQ_C count = 16
phase3. Via VIA34SQ_C count = 0
phase3. Via VIA45SQ_C count = 0
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 

Congestion utilization per direction:
Average vertical track utilization   =  6.08 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  4.53 %
Peak    horizontal track utilization = 40.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6635 

Clock-opt Incremental Global-routing complete  CPU:   289 s (  0.08 hr )  ELAPSE:  7754 s (  2.15 hr )  MEM-PEAK:  1796 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 13 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 16, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 11 cell instances into cellmap
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 13 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  5.86     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         5         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 36 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 36 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 36 Iter  6         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796

Clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 37 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 37 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 37 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 37 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 37 Iter  6         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 37 Iter  7         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 37 Iter  8         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 37 Iter  9         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 37 Iter 10         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 37 Iter 11         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 37 Iter 12         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789008 ohm/um, via_r = 0.463136 ohm/cut, c = 0.066655 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.074095 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Clock-opt optimization Phase 38 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796

Clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.204000


Clock-opt route preserve complete         CPU:   289 s (  0.08 hr )  ELAPSE:  7755 s (  2.15 hr )  MEM-PEAK:  1796 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2025-06-02 05:04:11 / Session:  02:09:14 / Command:  00:00:09 / CPU:  00:00:08 / Memory: 1797 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.00         3         38.63  142382976.00          11              2.15      1796
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:04:11 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  2 05:04:11 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:11 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:11 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:11 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:11 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:11 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:11 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:11 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:11 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:11 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:11 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:11 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:11 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:11 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:11 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:11 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:11 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:11 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 28 total shapes.
Cached 16 vias out of 130 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           11        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.010-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.010-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     11
number of references:                16
number of site rows:                  4
number of locations attempted:      110
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           9 (120 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 9 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (9.296,2)
  Legal location: (9.296,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_431 (NAND2X0_RVT)
  Input location: (6.104,2)
  Legal location: (6.104,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_432 (NAND2X0_RVT)
  Input location: (7.32,2)
  Legal location: (7.32,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_433 (INVX1_RVT)
  Input location: (9.752,3.672)
  Legal location: (9.752,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (8.384,2)
  Legal location: (8.384,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (4.28,7.016)
  Legal location: (4.28,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.227
Total Legalizer Wall Time: 0.228
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   289 s (  0.08 hr )  ELAPSE:  7755 s (  2.15 hr )  MEM-PEAK:  1796 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =     8 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Mon Jun  2 05:04:11 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  2 05:04:11 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:11 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:11 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:11 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:11 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:11 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:11 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:11 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:11 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:11 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:11 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:11 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:11 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:11 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:11 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:11 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:11 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:11 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 6635 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6635 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 6635 
Net statistics:
Total number of nets     = 18
Number of nets to route  = 15
18 nets are fully connected,
 of which 3 are detail routed and 15 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 6635 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  5.86     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 6635 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 6635 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 6635 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 6635 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69.79
Initial. Layer M1 wire length = 0.89
Initial. Layer M2 wire length = 42.73
Initial. Layer M3 wire length = 26.18
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via VIA12SQ_C count = 20
Initial. Via VIA23SQ_C count = 16
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:04:12 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69.79
phase1. Layer M1 wire length = 0.89
phase1. Layer M2 wire length = 42.73
phase1. Layer M3 wire length = 26.18
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 36
phase1. Via VIA12SQ_C count = 20
phase1. Via VIA23SQ_C count = 16
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun  2 05:04:12 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 69.79
phase2. Layer M1 wire length = 0.89
phase2. Layer M2 wire length = 42.73
phase2. Layer M3 wire length = 26.18
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 36
phase2. Via VIA12SQ_C count = 20
phase2. Via VIA23SQ_C count = 16
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Jun  2 05:04:12 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 69.79
phase3. Layer M1 wire length = 0.89
phase3. Layer M2 wire length = 42.73
phase3. Layer M3 wire length = 26.18
phase3. Layer M4 wire length = 0.00
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 36
phase3. Via VIA12SQ_C count = 20
phase3. Via VIA23SQ_C count = 16
phase3. Via VIA34SQ_C count = 0
phase3. Via VIA45SQ_C count = 0
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 

Congestion utilization per direction:
Average vertical track utilization   =  6.08 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  4.53 %
Peak    horizontal track utilization = 40.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 6635 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6635 

Clock-opt Incremental Global-routing complete  CPU:   290 s (  0.08 hr )  ELAPSE:  7755 s (  2.15 hr )  MEM-PEAK:  1796 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454787461  6.565921206751  9.017937505874  45.613387609339  8.634398825080  0.781230640852  7.442083611238  3.181156149079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787332247  8.763589170010  1.911351036960  00.940093709427  0.014847115602  4.045007444037  5.020605516976  6.345884329962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551616982  7.835139815709  8.372519099733  48.003087844586  7.609734459281  3.894386364966  9.819999961759  1.487347187763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173031613  9.852544043308  0.210066110127  51.752475154570  7.466533462198  8.788089207826  8.572536984759  1.334182735409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  18.759899395845  6.246978457981  2.738712939211  6.086733006504  8.868234694724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  07.832803424446  3.794560187951  0.705452168271  6.012888917343  3.718510093956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  36.660390617031  0.435138648083  6.662696826730  8.833424549383  2.924350316216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631759359  5.213535496451  4.512012804123  51.328491253000  5.220007904177  1.353319338724  6.508164685577  3.718848583731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327046769  7.943493231057  3.877015511999  93.564819650820  2.625078295077  0.179197142141  1.696278330334  1.418335637515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433541463  7.138041341386  4.361330991019  90.764031398206  1.031905654498  5.295624407259  5.477269563008  6.963367503103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605555657  8.038173729135  9.639287277774  55.442083610485  0.500006360643  5.658338845567  2.147545072894  4.543874716565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260232464  6.239500630270  3.702212269387  22.079540531424  2.940669736151  5.278997466131  8.072329641465  7.879322578763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795477596  7.847396767510  4.305671704023  91.419306003284  5.095891166744  1.512372770128  7.396892920513  5.512169227835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266167907  8.063326972029  4.288630187880  62.307470830072  3.435394088159  0.373268150450  4.947802603928  1.736316339852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263772009823  6.528340615030  5.386746381676  79.429188474740  2.249508998446  9.662151375706  1.856261398134  4.610361014723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240933084843  9.499448960003  4.902068601492  58.680497610405  1.691902396479  7.689210804170  9.512091790006  7.443546809230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361185277  2.683894666151  7.652116996953  31.202716546656  2.623093731388  7.955581826136  9.931131597763  5.100721909625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612542422  5.277311145670  1.040823519141  76.031758212866  9.380223957571  8.426032425858  4.450248225513  6.313593795213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368410550  3.386714930130  2.542123053166  24.138959327011  2.330813579724  2.560748210998  5.851474564042  3.276467897943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790389360  2.913670253142  5.902020920846  53.106668095117  7.467450596926  3.171275821421  9.815920940044  4.331414837138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641915702  7.411336145364  6.944246976650  66.523846810874  8.021899235702  8.944015738324  5.316104393421  6.051556778038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639417937  5.058743193568  8.009339863439  64.113357381239  6.408520204962  4.112384281156  0.490796192250  2.608324846239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221311351  0.369609626239  4.109427001484  57.019571645006  4.440378882584  3.169767445884  2.299621420116  7.950775167847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118772519  0.997333432538  8.244586760973  20.455360494385  3.649662671878  7.617592587347  0.877632306393  2.667679278063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100610066  1.101274707477  6.554570746653  10.584435388088  2.078261334415  7.847592434182  6.354090479263  7.726098436528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816153657  7.674860407119  0.795845624697  60.432369338711  9.392119848612  8.065049968234  5.947245090240  9.336848639499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269405588  3.460719315410  4.824446379456  87.732067305451  1.682719874767  7.173434818510  9.939562908373  3.617852972683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947817690  0.649322298269  1.017031043513  62.343383262695  8.267301695303  3.493833024350  2.162169383179  6.121424425277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634912012  8.041234764079  2.653000522000  55.904228953318  3.387249360043  4.855774818848  4.837311454829  3.680105703386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421693277015  5.119998988611  0.050820262507  68.813227779196  1.421414458157  1.303342518335  5.375155850943  7.909893802913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524984761330  9.910198608633  2.798206103190  32.407432895623  4.072598239148  3.630087063367  4.031037047093  6.415157227411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479039287  2.777744176438  4.010485050000  49.569982258337  8.455675909424  8.728945643874  6.165659412178  6.390179575058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413823102212  2.693871839184  1.931424294066  73.224062878996  4.661311834208  4.414658979322  4.787635091811  2.219113710369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224705671  7.040238786603  0.003284509589  84.724308112371  4.701280158771  7.205136612169  8.278351598268  1.183725390997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314688630  1.878805806816  3.230072343539  26.490997973267  0.504507709781  4.039282836316  1.398525640544  1.002100861101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261425786746  3.816766518087  1.874740224950  65.593866262150  2.757064618140  1.981345710361  8.147231410715  8.167536777674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711154302068  6.014924434118  0.010405169190  09.573194289219  7.041702374970  5.900068543546  6.092308626814  2.690055083460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772637052116  9.969532796340  9.946656262309  13.922284555580  7.261362793010  3.977636200721  7.096252747515  9.474176100649
3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  1.424225277311  1.567821440823  5.191416279244  1.612866938022  15.184115026031  3.258587212127  0.255137413593  5.952135554075  6.345120328041
2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.412422942123  0.531661089964  2.727011233081  11.306649160747  1.109988613353  3.640424376467  6.979434132421  6.938770355119
9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642545302020  9.208464986735  1.495117746745  81.578660771274  7.214212677809  7.400445431414  6.371380613524  9.843613509910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766344246  9.766505228453  9.210874802189  78.966425544014  6.383248178083  1.934217151556  5.780381937302  4.796392072777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046708409339  8.634395087404  0.781239640852  88.658021712383  1.811563252675  9.922503708324  6.462395206413  8.237022322693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414509427  0.014844377026  4.045006444037  64.434240769766  3.458845051500  2.201168050775  9.678473167786  2.243056917040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408644586  7.609731611605  3.894385364966  02.327184217591  4.873473639511  1.063933767679  0.780633469831  3.142886501878
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 13 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 16, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976        38.63         11          2          2
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  142382976        38.63         11

Clock-opt command complete                CPU:   290 s (  0.08 hr )  ELAPSE:  7755 s (  2.15 hr )  MEM-PEAK:  1796 MB
Clock-opt command statistics  CPU=5 sec (0.00 hr) ELAPSED=6 sec (0.00 hr) MEM-PEAK=1.754 GB
1
TEST: runCore finalOptoEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2025-06-02 05:04:12 / Session:  02:09:15 / Command:  00:00:10 / CPU:  00:00:09 / Memory: 1797 MB (FLW-8100)
1
icc2_shell> ###########################################################
icc2_shell> ###  to report qor the respective CTS
icc2_shell> ############################################################
icc2_shell> #
icc2_shell> #report_clock_qor
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths > cts_ccd.rpt
icc2_shell> ##########################################################
icc2_shell> #  to save the block
icc2_shell> ########################################################
icc2_shell> report_timing
[icc2-lic Mon Jun  2 05:04:24 2025] Command 'report_timing' requires licenses
[icc2-lic Mon Jun  2 05:04:24 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:04:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:24 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:04:24 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:24 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:24 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:04:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:04:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:04:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:24 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:04:24 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:04:24 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:24 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:04:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:04:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:04:24 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:04:24 2025
****************************************

  Startpoint: d[3] (input port clocked by Clock)
  Endpoint: q_reg[1] (rising edge-triggered flip-flop clocked by Clock)
  Mode: func
  Corner: nom
  Scenario: func::nom
  Path Group: **in2reg_default**
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock Clock (rise edge)                          0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  input external delay                             0.50      0.53 f
  d[3] (in)                                        0.00      0.53 f
  U18/Y (OR2X1_RVT)                                0.06      0.59 f
  q_reg[1]/SETB (DFFSSRX1_RVT)                     0.00      0.59 f
  data arrival time                                          0.59

  clock Clock (rise edge)                          2.29      2.29
  clock network delay (propagated)                 0.06      2.35
  q_reg[1]/CLK (DFFSSRX1_RVT)                      0.00      2.35 r
  clock uncertainty                               -0.01      2.34
  library setup time                              -0.11      2.23
  data required time                                         2.23
  ------------------------------------------------------------------------
  data required time                                         2.23
  data arrival time                                         -0.59
  ------------------------------------------------------------------------
  slack (MET)                                                1.64


1
icc2_shell> #######################################################
icc2_shell> # set app options
icc2_shell> #########################################################
icc2_shell> #
icc2_shell> #global route
icc2_shell> set_app_options -name route.global.timing_driven -value true
route.global.timing_driven true
icc2_shell> set_app_options -name route.global.crosstalk_driven -value false
route.global.crosstalk_driven false
icc2_shell> #track assignment
icc2_shell> set_app_options -name route.track.timing_driven -value true
route.track.timing_driven true
icc2_shell> set_app_options -name route.track.crosstalk_driven -value true
route.track.crosstalk_driven true
icc2_shell> #
icc2_shell> #detail route
icc2_shell> set_app_options -name route.detail.timing_driven -value true
route.detail.timing_driven true
icc2_shell> set_app_options -name route.detail.save_after_iterations -value false
Error: Invalid value 'false' specified for option 'route.detail.save_after_iterations'
        Use error_info for more info. (CMD-013)
icc2_shell> set_app_options -name route.detail.force_max_number_iterations -value false
route.detail.force_max_number_iterations false
icc2_shell> set_app_options -name route.detail.antenna -value true
route.detail.antenna true
icc2_shell> set_app_options -name route.detail.antenna_fixing_preference -value use_diodes
route.detail.antenna_fixing_preference use_diodes
icc2_shell> set_app_options -name route.detail.diode_libcell_names -value */ANTENNA_RVT
route.detail.diode_libcell_names */ANTENNA_RVT
icc2_shell> #
icc2_shell> ####################################
icc2_shell> #Atomic commands for route_auto
icc2_shell> ###################################
icc2_shell> route_global
[icc2-lic Mon Jun  2 05:06:03 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  2 05:06:03 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:03 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:03 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)
icc2_shell> #save_block route_global_database
icc2_shell> route_track
[icc2-lic Mon Jun  2 05:06:03 2025] Command 'route_track' requires licenses
[icc2-lic Mon Jun  2 05:06:03 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:03 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:03 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out of alternate set of keys directly with queueing was successful
Generating Timing information  
Design  Scenario func::nom (Mode func Corner nom)
Generating Timing information  ... Done
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00

Start track assignment

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        true                
track.timing_driven                                     :        true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   22  Proc 6635 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 0 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

Number of wires with overlap after iteration 0 = 32 of 68


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   22  Proc 6635 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 1 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   22  Proc 6635 

Number of wires with overlap after iteration 1 = 28 of 59


Wire length and via report:
---------------------------
Number of M1 wires: 8             : 0
Number of M2 wires: 34           VIA12SQ_C: 27
Number of M3 wires: 17           VIA23SQ_C: 33
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 59                vias: 60

Total M1 wire length: 2.7
Total M2 wire length: 46.6
Total M3 wire length: 29.8
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 79.0

Longest M1 wire length: 0.9
Longest M2 wire length: 5.2
Longest M3 wire length: 5.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 6635 
icc2_shell> #save_block route_track_database
icc2_shell> route_detail
[icc2-lic Mon Jun  2 05:06:03 2025] Command 'route_detail' requires licenses
[icc2-lic Mon Jun  2 05:06:03 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:03 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:03 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out of alternate set of keys directly with queueing was successful
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.antenna_fixing_preference                        :        use_diodes          
detail.diode_libcell_names                              :        */ANTENNA_RVT       
detail.force_max_number_iterations                      :        false               
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 6635 
Total number of nets = 18, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used  108  Alloctr  108  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 6635 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 6635 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 6635 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    105 micron
Total Number of Contacts =             68
Total Number of Wires =                76
Total Number of PtConns =              7
Total Number of Routed Wires =       74
Total Routed Wire Length =           104 micron
Total Number of Routed Contacts =       68
        Layer             M1 :          3 micron
        Layer             M2 :         58 micron
        Layer             M3 :         44 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :         34
        Via        VIA12SQ_C :         30
        Via   VIA12SQ_C(rot) :          2
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 

Total number of nets = 18
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
icc2_shell> #save_block route_detail_database
icc2_shell> #route_auto
icc2_shell> #
icc2_shell> #
icc2_shell> #
icc2_shell> route_opt
[icc2-lic Mon Jun  2 05:06:03 2025] Command 'route_opt' requires licenses
[icc2-lic Mon Jun  2 05:06:03 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:03 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:03 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:06:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:03 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-06-02 05:06:03 / Session:  02:11:06 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Freeing timing information from routing. (ZRT-574)
RO is run without TCE settings 
Route-opt command begin                   CPU:   295 s (  0.08 hr )  ELAPSE:  7867 s (  2.19 hr )  MEM-PEAK:  1796 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 0 global routed, 16 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'pri_enc'. (NEX-022)
---extraction options---
Corner: nom
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: no_ADD 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 16 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 16, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   295 s (  0.08 hr )  ELAPSE:  7867 s (  2.19 hr )  MEM-PEAK:  1796 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00006 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976        38.63         11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  142382976        38.63         11
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Route-opt initialization complete         CPU:   296 s (  0.08 hr )  ELAPSE:  7867 s (  2.19 hr )  MEM-PEAK:  1796 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 55 total shapes.
Cached 16 vias out of 152 total vias.
Total 0.0139 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0004 seconds to load 11 cell instances into cellmap
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
13 out of 13 data nets are detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 6 Iter  8          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 6 Iter  9          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 6 Iter 10          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 6 Iter 11          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 6 Iter 12          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 6 Iter 13          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:   296 s (  0.08 hr )  ELAPSE:  7868 s (  2.19 hr )  MEM-PEAK:  1796 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::nom (Mode func Corner nom)
Generating Timing information  ... Done
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:06:04 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  2 05:06:04 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:06:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:04 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:06:04 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:04 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:04 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:06:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:04 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:06:04 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:04 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:04 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:06:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:04 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 55 total shapes.
Cached 16 vias out of 152 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           11        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.011-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.011-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     11
number of references:                16
number of site rows:                  4
number of locations attempted:      110
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           9 (120 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 9 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (9.296,2)
  Legal location: (9.296,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_431 (NAND2X0_RVT)
  Input location: (6.104,2)
  Legal location: (6.104,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_432 (NAND2X0_RVT)
  Input location: (7.32,2)
  Legal location: (7.32,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_433 (INVX1_RVT)
  Input location: (9.752,3.672)
  Legal location: (9.752,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (8.384,2)
  Legal location: (8.384,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (4.28,7.016)
  Legal location: (4.28,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.224
Total Legalizer Wall Time: 0.290
----------------------------------------------------------------

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt legalization complete           CPU:   296 s (  0.08 hr )  ELAPSE:  7868 s (  2.19 hr )  MEM-PEAK:  1796 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   22  Alloctr   23  Proc 6635 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 6635 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 6635 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 6635 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Analysis] Total (MB): Used   22  Alloctr   23  Proc 6635 
Num of eco nets = 18
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Init] Total (MB): Used   22  Alloctr   23  Proc 6635 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.antenna_fixing_preference                        :        use_diodes          
detail.diode_libcell_names                              :        */ANTENNA_RVT       
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.force_max_number_iterations                      :        false               
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  111  Alloctr  112  Proc 6635 

Total Wire Length =                    105 micron
Total Number of Contacts =             68
Total Number of Wires =                75
Total Number of PtConns =              8
Total Number of Routed Wires =       74
Total Routed Wire Length =           104 micron
Total Number of Routed Contacts =       68
        Layer             M1 :          3 micron
        Layer             M2 :         58 micron
        Layer             M3 :         44 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :         34
        Via        VIA12SQ_C :         30
        Via   VIA12SQ_C(rot) :          2
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 18)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 6635 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DR] Total (MB): Used   22  Alloctr   23  Proc 6635 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    105 micron
Total Number of Contacts =             68
Total Number of Wires =                75
Total Number of PtConns =              8
Total Number of Routed Wires =       74
Total Routed Wire Length =           104 micron
Total Number of Routed Contacts =       68
        Layer             M1 :          3 micron
        Layer             M2 :         58 micron
        Layer             M3 :         44 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :         34
        Via        VIA12SQ_C :         30
        Via   VIA12SQ_C(rot) :          2
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 

Total number of nets = 18
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    105 micron
Total Number of Contacts =             68
Total Number of Wires =                75
Total Number of PtConns =              8
Total Number of Routed Wires =       74
Total Routed Wire Length =           104 micron
Total Number of Routed Contacts =       68
        Layer             M1 :          3 micron
        Layer             M2 :         58 micron
        Layer             M3 :         44 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :         34
        Via        VIA12SQ_C :         30
        Via   VIA12SQ_C(rot) :          2
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 
Updating the database ...
...updated 0 nets with eco mode
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 6635 
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 0 global routed, 16 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/no_ADD_113664_711081984.timdat

Route-opt ECO routing complete            CPU:   296 s (  0.08 hr )  ELAPSE:  7868 s (  2.19 hr )  MEM-PEAK:  1796 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454787461  6.565921206751  9.017937505874  45.274995609339  8.634398850495  0.781230740852
7.442083411238  3.181156049079  6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527299646  6.131807221832  1.465787932247  91.863088411221  9.113513121588  6.373415209427
0.014844388138  4.045006444037  5.020605316976  6.345884229962  1.220116795077  5.967847396778  6.224305671704  0.238797115000  3.284509578693  9.611151237147  15.415583492720  5.135515921706  8.351399368118
3.725190997333  4.436408244586  7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078063726983  1.314288629075  8.805817928323  14.951622991226  2.700376029939  4.504948902403
9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  8.572536784759  1.334182035409  0.279263761597  8.236528340626  28.481054063816  7.665294753753  7.402240605136
5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711339211  6.086733895492  8.868234594724  62.130696936848  4.394997241690  1.549021786014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224224446  3.794567349375  0.705451168271  74.356074773433  7.185102791441  7.083734717852
7.726838946772  6.376521169969  5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547915947  4.176900638210  2.093711017031  18.589545715196  6.626951029287  8.334244593832
9.243502162169  1.831796121424  2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450648025  5.136313582483  2.135354075634  65.439477012347  7.518129392984  2.200042876031
3.533183387246  5.081644855773  7.188484837311  2.548293680105  5.033867149412  4.225421230531  6.610900762727  0.112330210717  8.452560736008  9.985851474364  18.460951276979  4.349327078817  7.701552299989
9.972300508202  6.250754685030  1.791961421411  6.962781303341  4.183355375155  6.509437909893  6.029136702642  5.459020609208  4.649978460383  1.177467457734  18.969909347214  2.198152069389  4.443315246371
3.804135249843  6.133099101986  1.974527982061  0.319028279245  2.956234072595  4.772693630086  9.633674031037  8.470936815157  0.274113350452  7.669442469766  64.751143192108  7.480211726617  2.389441246383
2.453161041934  2.160515565780  3.817373024796  3.928727777441  8.754040104850  5.000035331795  6.583378455672  1.475458128944  5.438746154547  2.121786390179  41.733061910467  0.800936748222  9.509852707812
3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669496875  2.789964650206  0.723294414657  91.160434476358  9.181125953014  1.036961063734
1.410942700148  4.438813840450  0.644403750206  0.531697663458  8.422996212201  1.679507759678  4.739677862243  0.567170802387  9.771500021733  0.958970596111  65.465334612873  9.689275813234  1.216983883513
INFO: Smart Arc Optimization disabled. 0 modes cleared.
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 0 global routed, 16 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'pri_enc'. (NEX-022)
---extraction options---
Corner: nom
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: no_ADD 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 16 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 16, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976        38.63         11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  142382976        38.63         11

Route-opt optimization complete                 0.00        0.00      0.00        21         38.63  142382976.00          11              2.19      1796

Route-opt command complete                CPU:   296 s (  0.08 hr )  ELAPSE:  7868 s (  2.19 hr )  MEM-PEAK:  1796 MB
Route-opt command statistics  CPU=1 sec (0.00 hr) ELAPSED=1 sec (0.00 hr) MEM-PEAK=1.754 GB
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2025-06-02 05:06:04 / Session:  02:11:08 / Command:  00:00:01 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
1
icc2_shell> ######################################
icc2_shell> # OUTPUTS
icc2_shell> #
icc2_shell> #
icc2_shell> write_verilog ./results/pri_enc.routed.v
1
icc2_shell> write_sdc -output ./results/pri_enc.routed.sdc
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
1
icc2_shell> write_parasitics -format spef -output ./results/pri_enc_${scenario1}.spef
[icc2-lic Mon Jun  2 05:06:05 2025] Command 'write_parasitics' requires licenses
Information: Design no_ADD has 18 nets, 0 global routed, 16 detail routed. (NEX-024)
NEX: extract design pri_enc
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ./results/pri_enc_func::nom.spef.p1_125.spef 
spefName ./results/pri_enc_func::nom.spef.p1_125.spef, corner name nom 
NEX: write corner ID 1 parasitics to ./results/pri_enc_func::nom.spef.p2_125.spef 
spefName ./results/pri_enc_func::nom.spef.p2_125.spef, corner name nom 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
icc2_shell> #
icc2_shell> report_timing
[icc2-lic Mon Jun  2 05:06:23 2025] Command 'report_timing' requires licenses
[icc2-lic Mon Jun  2 05:06:23 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:06:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:23 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:06:23 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:23 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:23 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:06:23 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:06:23 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:06:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:23 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:06:23 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:06:23 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:23 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:06:23 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:06:23 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:06:23 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:06:23 2025
****************************************

  Startpoint: d[3] (input port clocked by Clock)
  Endpoint: q_reg[1] (rising edge-triggered flip-flop clocked by Clock)
  Mode: func
  Corner: nom
  Scenario: func::nom
  Path Group: **in2reg_default**
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock Clock (rise edge)                          0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  input external delay                             0.50      0.53 f
  d[3] (in)                                        0.00      0.53 f
  U18/Y (OR2X1_RVT)                                0.07      0.59 f
  q_reg[1]/SETB (DFFSSRX1_RVT)                     0.00      0.59 f
  data arrival time                                          0.59

  clock Clock (rise edge)                          2.29      2.29
  clock network delay (propagated)                 0.06      2.35
  q_reg[1]/CLK (DFFSSRX1_RVT)                      0.00      2.35 r
  clock uncertainty                               -0.01      2.34
  library setup time                              -0.11      2.23
  data required time                                         2.23
  ------------------------------------------------------------------------
  data required time                                         2.23
  data arrival time                                         -0.59
  ------------------------------------------------------------------------
  slack (MET)                                                1.64


1
icc2_shell> close_lib
Closing library 'ysh_LIBB11'
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
icc2_shell> set_working_design_stack ysh_LIBB11:full_adder_cts_CCD.design
icc2_shell> set_working_design_stack ysh_LIBB:pri_enc.design
icc2_shell> 
1
icc2_shell> close_lib
Closing library 'ysh_LIBB'
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
1
icc2_shell> open_block /home/student/RTL2GDSII/ICCII/ysh_LIBB11:pri_enc.design
Information: Loading library file '/home/student/RTL2GDSII/ref/lib/ndm/saed32rvt_c.ndm' (FILE-007)
Opening block 'ysh_LIBB11:pri_enc.design' in edit mode
Warning: Clean all the undo data since the top design has changed. (PGR-599)
icc2_shell> link_block
Using libraries: ysh_LIBB11 saed32rvt_c
Visiting block ysh_LIBB11:pri_enc.design
Design 'pri_enc' was successfully linked.
1
icc2_shell> open_block /home/student/RTL2GDSII/ICCII/ysh_LIBB11:no_ADD.design
Opening block 'ysh_LIBB11:no_ADD.design' in edit mode
icc2_shell> link_block
Using libraries: ysh_LIBB11 saed32rvt_c
Visiting block ysh_LIBB11:no_ADD.design
Design 'pri_enc' was successfully linked.
1
icc2_shell> #######################################################################################
icc2_shell> ## Power-planning - To build Power Delivery Network (PDN)
icc2_shell> ## #####################################################################################
icc2_shell> #
icc2_shell> ############################################################################
icc2_shell> ### Step 1: to_create power/ground nets and to_connect power/ground nets :-
icc2_shell> ##############################################################################
icc2_shell> #to create power nets
icc2_shell> create_net -power {VDD}
{VDD}
icc2_shell> create_net -ground {VSS}
{VSS}
icc2_shell> ## to connect power/ground_nets
icc2_shell> #
icc2_shell> connect_pg_net -all_blocks -automatic
Information: Connecting to PG and tie pins in automatic mode. (MV-396)
****************************************
Report : Power/Ground Connection Summary
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:24:51 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/14
Ground net VSS                0/14
--------------------------------------------------------------------------------
Information: connections of 28 power/ground pin(s) are created or changed. (MV-382)

1
icc2_shell> #################################################################################
icc2_shell> ### step 2: to create power and ground ring patterns
icc2_shell> #################################################################################
icc2_shell> ###
icc2_shell> #scenario1:
icc2_shell> create_pg_ring_pattern core_ring_pattern -horizontal_layer M7 -horizontal_width .4 -horizontal_spacing .3 -vertical_layer M8 -vertical_width .4 -vertical_spacing .3
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Pattern core_ring_pattern exists and is re-defined.
Successfully create PG ring pattern core_ring_pattern.
icc2_shell> set_pg_strategy core_power_ring -core -pattern {{name : core_ring_pattern}{nets : {VDD VSS}}{offset : {.5 .5}}}
Strategy core_power_ring exists and is re-defined for the current design.
Successfully set PG strategy core_power_ring.
icc2_shell> compile_pg -strategies core_power_ring
[icc2-lic Mon Jun  2 05:24:51 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 05:24:51 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:24:51 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:24:51 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:24:51 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:24:51 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:24:51 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:24:51 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_power_ring.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_power_ring.
Checking 12 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 12 wires.
Committed 12 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###############################################################################
icc2_shell> ### step 3: to create pg mesh pattern
icc2_shell> ################################################################################
icc2_shell> create_pg_mesh_pattern mesh -layers { {{vertical_layer: M6}{width: .34} {spacing: interleaving}{pitch: 5} {offset: .5}} {{horizontal_layer: M7}{width: .38} {spacing: interleaving} {pitch: 5} {offset: .5}} {{vertical_layer: M8}{width: .38} {spacing: interleaving}{pitch: 5} {offset: .5}}}
Pattern mesh exists and is re-defined.
Successfully create mesh pattern mesh.
1
icc2_shell> set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {stop: innermost_ring}
Strategy core_mesh exists and is re-defined for the current design.
Successfully set PG strategy core_mesh.
icc2_shell> #set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {{{side: 1 2} {direction: L T} {stop: innermost_ring}}}
icc2_shell> compile_pg -strategies core_mesh
[icc2-lic Mon Jun  2 05:24:51 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 05:24:51 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:24:51 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:24:51 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:24:51 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:24:51 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:24:51 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:24:51 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_mesh.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies core_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies core_mesh .
Check and fix DRC for 11 wires for strategy core_mesh.
Checking DRC for 8 wires: 0% 100%
Checking DRC for 3 wires: 0% 100%
Creating 11 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies core_mesh .
Working on strategy core_mesh.
Number of detected intersections: 10
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 10 stacked vias for strategy core_mesh.
Checking DRC for 10 stacked vias:: 0% 100%
Runtime of via DRC checking for strategy core_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 22 stacked vias.
Checking DRC for 22 stacked vias:: 0% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_mesh.
Checking 10 stacked vias: 0% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 22 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 11 wires.
Committed 32 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###################################################
icc2_shell> ###step 4 : to create std cell power rail pattern
icc2_shell> #######################################################
icc2_shell> create_pg_std_cell_conn_pattern std_cell_rail -layers {M1} -rail_width 0.06
Pattern std_cell_rail exists and is re-defined.
Successfully create standard cell rail pattern std_cell_rail.
icc2_shell> set_pg_strategy rail_strat -core -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Strategy rail_strat exists and is re-defined for the current design.
Successfully set PG strategy rail_strat.
icc2_shell> compile_pg -strategies rail_strat
[icc2-lic Mon Jun  2 05:24:51 2025] Command 'compile_pg' requires licenses
[icc2-lic Mon Jun  2 05:24:51 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:24:51 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:24:51 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:24:51 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:24:51 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:24:51 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:24:51 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:24:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:24:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:24:51 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 14
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 5 wires: 0% 100%
Creating 5 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 16 stacked vias.
Checking DRC for 16 stacked vias:: 0% 100%
8 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias: 0% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 5 wires.
Committed 40 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> #compile_pg
icc2_shell> ##########################################################
icc2_shell> ### step 5 : To save block and Save lib
icc2_shell> #############################################################
icc2_shell> ## "save_block"  will save block as the deign name (full_adder.design) by default
icc2_shell> #
icc2_shell> save_block
Information: Saving block 'ysh_LIBB11:no_ADD.design'
1
icc2_shell> ## "save_block -as <preferred name>" to save the block in user preferred name
icc2_shell> ##
icc2_shell> ## "save_lib" will save library as created already
icc2_shell> save_lib
Saving library 'ysh_LIBB11'
Information: Uneditable (read-only) block ysh_LIBB11:pri_enc.design is not being saved. (NDM-128)
1
icc2_shell> ####mode for placement
icc2_shell> set mode1 "func"
func
icc2_shell> set corner1 "nom"
nom
icc2_shell> set scenario1 "${mode1}::${corner1}"
func::nom
icc2_shell> remove_modes -all; remove_corners -all; remove_scenarios -all
1
icc2_shell> create_mode $mode1
1
icc2_shell> create_corner $corner1
1
icc2_shell> create_scenario -name func::nom -mode func -corner nom
Created scenario func::nom for mode func and corner nom
All analysis types are activated.
{func::nom}
icc2_shell> current_mode func
{func}
icc2_shell> current_scenario func::nom
{func::nom}
icc2_shell> source ./../CONSTRAINTS/pri_enc.sdc
Information: Timer using 1 threads
1
icc2_shell> set_dont_use [get_lib_cells */FADD*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */HADD*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */AO*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */OA*]
icc2_shell> #set_dont_use [get_lib_cells */NAND*]
icc2_shell> set_dont_use [get_lib_cells */XOR*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */NOR*]
icc2_shell> set_dont_use [get_lib_cells */XNOR*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */MUX*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'no_ADD', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */AND*]
icc2_shell> #set_dont_use [get_lib_cells */OR*]
icc2_shell> current_corner nom
{nom}
icc2_shell> current_scenario func::nom
{func::nom}
icc2_shell> set parasitic1 "p1"
p1
icc2_shell> set tluplus_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
icc2_shell> set layer_map_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> set parasitic2 "p2"
p2
icc2_shell> set tluplus_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
icc2_shell> set layer_map_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> read_parasitic_tech -tlup $tluplus_filep1 -layermap $layer_map_filep1 -name p1
NEX(WARNING): parasitic_tech file: /home/student/RTL2GDSII/ref/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus already read in, mandatory 1-to-1 map between tluplus file and paraTech
1
icc2_shell> read_parasitic_tech -tlup $tluplus_filep2 -layermap $layer_map_filep2 -name p2
NEX(WARNING): parasitic_tech file: /home/student/RTL2GDSII/ref/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus already read in, mandatory 1-to-1 map between tluplus file and paraTech
1
icc2_shell> set_parasitic_parameters -late_spec $parasitic1 -early_spec $parasitic2
1
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> place_pins -self
[icc2-lic Mon Jun  2 05:25:17 2025] Command 'place_pins' requires licenses
[icc2-lic Mon Jun  2 05:25:17 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:25:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:25:17 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:25:17 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:25:17 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:17 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:25:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:25:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:25:17 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:25:17 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:25:17 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:17 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:25:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:25:17 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-02 05:25:17 / Session:  02:30:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 1 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M5 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M6 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block pri_enc on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block pri_enc on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
pri_enc                M2      MRDL    MRDL     Not allowed

Warning: Port  d[3] at {{8.257,8.408} {12.511,8.712}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  d[1] at {{9.320,7.345} {9.624,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  q[1] at {{9.320,7.345} {9.624,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  q[0] at {{9.320,7.345} {9.624,10.687}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 4 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell q_reg[1] is placed overlapping with other cells at {{2.000 5.455} {6.256 7.127}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   52  Alloctr   53  Proc 6628 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,14.18um,12.36um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   57  Alloctr   57  Proc 6628 
Net statistics:
Total number of nets to route for block pin placement     = 10
Number of interface nets to route for block pin placement = 10
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 16, Total Half Perimeter Wire Length (HPWL) 68 microns
HPWL   0 ~   50 microns: Net Count       16     Total HPWL           68 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   57  Alloctr   57  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
Average gCell capacity  17.66    on layer (1)    M1
Average gCell capacity  14.09    on layer (2)    M2
Average gCell capacity  8.86     on layer (3)    M3
Average gCell capacity  6.97     on layer (4)    M4
Average gCell capacity  4.31     on layer (5)    M5
Average gCell capacity  3.29     on layer (6)    M6
Average gCell capacity  1.91     on layer (7)    M7
Average gCell capacity  1.51     on layer (8)    M8
Average gCell capacity  1.00     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 18.60         on layer (1)    M1
Average number of tracks per gCell 15.00         on layer (2)    M2
Average number of tracks per gCell 9.40  on layer (3)    M3
Average number of tracks per gCell 7.57  on layer (4)    M4
Average number of tracks per gCell 4.80  on layer (5)    M5
Average number of tracks per gCell 3.86  on layer (6)    M6
Average number of tracks per gCell 2.60  on layer (7)    M7
Average number of tracks per gCell 2.00  on layer (8)    M8
Average number of tracks per gCell 1.60  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 350
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   57  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   57  Proc 6628 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   57  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   69  Alloctr   69  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 5 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   69  Alloctr   69  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 35.98
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 15.01
Initial. Layer M3 wire length = 13.85
Initial. Layer M4 wire length = 3.42
Initial. Layer M5 wire length = 3.70
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 15
Initial. Via VIA12SQ_C count = 8
Initial. Via VIA23SQ_C count = 5
Initial. Via VIA34SQ_C count = 1
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   69  Alloctr   69  Proc 6628 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Global Routing] Total (MB): Used   69  Alloctr   69  Proc 6628 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 6628 
CPU Time for Global Route: 00:00:00.06u 00:00:00.00s 00:00:00.06e: 
Number of block ports: 8
Number of block pin locations assigned from router: 8
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 8
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.06u 00:00:00.00s 00:00:00.06e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-02 05:25:17 / Session:  02:30:21 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
1
icc2_shell> place_opt
[icc2-lic Mon Jun  2 05:25:17 2025] Command 'place_opt' requires licenses
[icc2-lic Mon Jun  2 05:25:17 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:25:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:25:17 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:25:17 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:25:17 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:17 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:25:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:25:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:25:17 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:25:18 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:25:18 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:18 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:25:18 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:18 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:25:18 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-06-02 05:25:18 / Session:  02:30:21 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner nom: no PVT mismatches. (PVT-032)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.788973 ohm/um, via_r = 0.463090 ohm/cut, c = 0.065772 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073111 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-06-02 05:25:18 / Session:  02:30:21 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-06-02 05:25:18 / Session:  02:30:21 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 19, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 19, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69
Info: embedded eLpp will optimize for scenario func::nom
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp estimated wire length 
11.2438% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 85937
Total net wire length: 764309
****** eLpp weights (no caps) (no lengths)
Number of nets: 19, of which 18 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.869565, average toggle rate = 0.0847556
Max non-clock toggle rate = 0.0530121
eLpp weight range = (0.204246, 10.2597)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 19
Amt power = 0.1
Non-default weight range: (0.920425, 5.92597)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates     0.017311    0.869565   0.0847556    0.185168     3.99324
      Power Weights     0.204246     10.2597           1     2.18473     3.99324
      Final Weights     0.920425     5.92597     1.21053     1.11148     4.00641
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'nom' for buffer aware analysis.
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 3 sequential cells for slack balancing.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 73.3041
Information: Coarse placer active wire length estimate = 6.98361
Information: Coarse placer weighted wire length estimate = 77.1758
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
START_CMD: optimize_dft        CPU:    630 s ( 0.17 hr) ELAPSE:   9024 s ( 2.51 hr) MEM-PEAK:  1796 Mb Mon Jun  2 05:25:21 2025
END_CMD: optimize_dft          CPU:    630 s ( 0.17 hr) ELAPSE:   9024 s ( 2.51 hr) MEM-PEAK:  1796 Mb Mon Jun  2 05:25:21 2025
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-06-02 05:25:21 / Session:  02:30:24 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2025-06-02 05:25:21 / Session:  02:30:24 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-06-02 05:25:21 / Session:  02:30:24 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-06-02 05:25:21 / Session:  02:30:24 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.788973 ohm/um, via_r = 0.463090 ohm/cut, c = 0.066180 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073349 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 19, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 19, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0138 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 14 cell instances into cellmap, 14 cells are off site row
Moveable cells: 14; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.6394, cell height 1.6720, cell area 2.7411 for total 14 placed and application fixed cells
Information: Current block utilization is '0.89880', effective utilization is '0.89881'. (OPT-055)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:30:24     0.000     0.000    38.376     1.000     0.000         0         7         0     0.000      1796 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:30:25     0.000     0.000    38.376     1.000     0.000         0         7         0     0.000      1796 

Corner Scaling is off, multiplier is 1.000000

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:30:25     0.000     0.000    38.376     1.000     0.000         0         7         0     0.000      1796 

Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
Collecting Drivers ...  
Design max_transition = 0.250
Design max_capacitance = inf
Using layer M4 for buffering distances
GRE layer bins: None, M2
Information: skinny blockage scope is upto 1127.7529 * 0.10 =  112.7753 user length units.
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 4 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (1127.752930)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [4]  40% ...
Information: Extraction observers are detached as design net change threshold is reached.
    [4] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            7            1
------------ ------------ ------------
      Total:            7            1
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.05 sec ELAPSE 0 hr : 0 min : 0.05 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1839824 K / inuse 1014024 K
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789361 ohm/um, via_r = 0.463592 ohm/cut, c = 0.065491 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072640 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:30:25     0.000     0.000    30.751     1.000     0.000         0         1         0     0.000      1796 


    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:30:25     0.000     0.000    30.751     1.000     0.000         0         1         0     0.000      1796 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-06-02 05:25:22 / Session:  02:30:25 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1797 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2025-06-02 05:25:22 / Session:  02:30:25 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1797 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-06-02 05:25:22 / Session:  02:30:25 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-06-02 05:25:22 / Session:  02:30:25 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1797 MB (FLW-8100)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789361 ohm/um, via_r = 0.463592 ohm/cut, c = 0.065491 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072640 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:30:25     0.000     0.000    30.751     1.000     0.000         0         1         0     0.000      1796 

Running initial optimization step.
Place-opt command begin                   CPU:   337 s (  0.09 hr )  ELAPSE:  9026 s (  2.51 hr )  MEM-PEAK:  1796 MB
Info: update em.

Place-opt timing update complete          CPU:   337 s (  0.09 hr )  ELAPSE:  9026 s (  2.51 hr )  MEM-PEAK:  1796 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        4     1.0000        0 75264176.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 75264176.0        30.75          8          0          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0 75264176.0        30.75          8
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:   338 s (  0.09 hr )  ELAPSE:  9026 s (  2.51 hr )  MEM-PEAK:  1796 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         4         30.75  75264176.00           8              2.51      1796

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0002 seconds to load 8 cell instances into cellmap, 7 cells are off site row
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2990, cell height 1.6720, cell area 3.8439 for total 8 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796

Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 6628 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell HFSINV_59_0 is placed overlapping with other cells at {{7.016 3.672} {7.776 5.344}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6628 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 6628 
Net statistics:
Total number of nets     = 15
Number of nets to route  = 15
Net length statistics: 
Net Count(Ignore Fully Rted) 15, Total Half Perimeter Wire Length (HPWL) 132 microns
HPWL   0 ~   50 microns: Net Count       15     Total HPWL          132 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.88     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 70.34
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 43.19
Initial. Layer M3 wire length = 27.15
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 38
Initial. Via VIA12SQ_C count = 22
Initial. Via VIA23SQ_C count = 16
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:25:23 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 70.34
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 43.19
phase1. Layer M3 wire length = 27.15
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 38
phase1. Via VIA12SQ_C count = 22
phase1. Via VIA23SQ_C count = 16
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  4.92 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  3.33 %
Peak    horizontal track utilization = 30.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6628 
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter 14         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter 15         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter 16         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 19 Iter 17         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 19 Iter 18         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Place-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         3         30.75  75264176.00           8              2.51      1796
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-06-02 05:25:24 / Session:  02:30:27 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1797 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.51      1796

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2025-06-02 05:25:24 / Session:  02:30:27 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1797 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-06-02 05:25:24 / Session:  02:30:27 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-06-02 05:25:24 / Session:  02:30:27 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1797 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0087 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 8 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 6628 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ctmTdsLR_1_1 is placed overlapping with other cells at {{7.776 3.672} {8.536 5.344}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6628 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 6628 
Net statistics:
Total number of nets     = 15
Number of nets to route  = 15
Net length statistics: 
Net Count(Ignore Fully Rted) 15, Total Half Perimeter Wire Length (HPWL) 131 microns
HPWL   0 ~   50 microns: Net Count       15     Total HPWL          131 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  7.05     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 68.62
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 41.19
Initial. Layer M3 wire length = 27.43
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 38
Initial. Via VIA12SQ_C count = 21
Initial. Via VIA23SQ_C count = 17
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:25:24 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 68.62
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 41.19
phase1. Layer M3 wire length = 27.43
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 38
phase1. Via VIA12SQ_C count = 21
phase1. Via VIA23SQ_C count = 17
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  4.66 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  3.44 %
Peak    horizontal track utilization = 30.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6628 
Using per-layer congestion maps for congestion reduction.
Information: 9.52% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.76% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.708 to 0.708. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

****** eLpp estimated wire length 
8.91508% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 66183
Total net wire length: 742371
****** eLpp weights (with caps) (no lengths)
Number of nets: 13, of which 12 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.869565, average toggle rate = 0.103807
Max non-clock toggle rate = 0.0530121
eLpp weight range = (0.128672, 6.46344)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 13
Amt power = 0.1
Non-default weight range: (0.912867, 5.54634)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates     0.017311    0.869565    0.103807    0.221275     3.16414
      Power Weights     0.128672     6.46344    0.771591     1.64473     3.16414
      Final Weights     0.912867     5.54634     1.28485     1.23021     3.17523
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 0% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 60.4113
Information: Coarse placer active wire length estimate = 7.76736
Information: Coarse placer weighted wire length estimate = 66.9676
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0087 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0002 seconds to load 8 cell instances into cellmap, 8 cells are off site row
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0087 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.012-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.012-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      153
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.401 um ( 0.24 row height)
rms weighted cell displacement:   0.401 um ( 0.24 row height)
max cell displacement:            0.840 um ( 0.50 row height)
avg cell displacement:            0.331 um ( 0.20 row height)
avg weighted cell displacement:   0.331 um ( 0.20 row height)
number of cells moved:                8
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.1137,2.8393)
  Legal location: (9.144,2)
  Displacement:   0.840 um ( 0.50 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (6.9179,3.5138)
  Legal location: (7.472,3.672)
  Displacement:   0.576 um ( 0.34 row height)
Cell: U20 (OR2X1_RVT)
  Input location: (6.6913,3.3177)
  Legal location: (6.256,3.672)
  Displacement:   0.561 um ( 0.34 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.8777)
  Legal location: (2,5.344)
  Displacement:   0.534 um ( 0.32 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.1504,3.946)
  Legal location: (2.152,3.672)
  Displacement:   0.274 um ( 0.16 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.0973,2.1178)
  Legal location: (2.152,2)
  Displacement:   0.130 um ( 0.08 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.5682,7.0151)
  Legal location: (3.52,7.016)
  Displacement:   0.048 um ( 0.03 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (9.0126,3.672)
  Legal location: (8.992,3.672)
  Displacement:   0.021 um ( 0.01 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 8 out of 8 cells, ratio = 1.000000
Total displacement = 3.423000(um)
Max displacement = 0.869600(um), ctmTdsLR_1_1 (9.873700, 2.839300, 6) => (9.904000, 3.672000, 2)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-06-02 05:25:25 / Session:  02:30:28 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 1797 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2025-06-02 05:25:25 / Session:  02:30:28 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 1797 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-06-02 05:25:25 / Session:  02:30:28 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-06-02 05:25:25 / Session:  02:30:28 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 1797 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.51      1796
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.51      1796
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         4         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         4         30.24  74194040.00           8              2.51      1796

Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796

Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796

Disable clock slack update for ideal clocks
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      5 (100.00%) SumPotEst 0.00072637 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    2  #Initial-Cands      5  #PostFilter-Cands      3  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       6 |      0 
[ISR-TRACE]             slack-filter       0 |      0 


Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-06-02 05:25:26 / Session:  02:30:29 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1797 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-06-02 05:25:26 / Session:  02:30:29 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1797 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    341 s ( 0.09 hr) ELAPSE :   9029 s ( 2.51 hr) MEM-PEAK :  1796 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    341 s ( 0.09 hr) ELAPSE :   9029 s ( 2.51 hr) MEM-PEAK :  1796 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.013-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.013-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      119
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (6.256,3.672)
  Legal location: (6.256,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (8.992,3.672)
  Legal location: (8.992,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.144,2)
  Legal location: (9.144,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.472,3.672)
  Legal location: (7.472,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-06-02 05:25:26 / Session:  02:30:30 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1797 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-06-02 05:25:26 / Session:  02:30:30 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1797 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0086 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.51      1796
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.51      1796
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         4         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         4         30.24  74194040.00           8              2.51      1796

Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-06-02 05:25:27 / Session:  02:30:30 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 1797 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-06-02 05:25:27 / Session:  02:30:30 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 1797 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    341 s ( 0.09 hr) ELAPSE :   9030 s ( 2.51 hr) MEM-PEAK :  1796 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    341 s ( 0.09 hr) ELAPSE :   9030 s ( 2.51 hr) MEM-PEAK :  1796 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.014-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.014-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      119
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (6.256,3.672)
  Legal location: (6.256,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (8.992,3.672)
  Legal location: (8.992,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.144,2)
  Legal location: (9.144,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.472,3.672)
  Legal location: (7.472,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 13, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-06-02 05:25:27 / Session:  02:30:30 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 1797 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0002 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.51      1796

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         4         30.24  74194040.00           8              2.51      1796

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2025-06-02 05:25:27 / Session:  02:30:30 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 1797 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         3         30.24  74194040.00           8              2.51      1796
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454787461  6.565921206751  9.017937505874  0.620087400933  9.863432574993  6.078123764085  2.744208341123  8.318115704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578193224  7.876358907000  2.191135103696  7.489141741094  2.700141418923  3.840450864440  3.750206053169  7.663458942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135912169  8.278351387156  1.183725190997  0.850843008244  5.867602706764  7.173894185364  9.669819999761  7.591487447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928573631  6.139852533942  4.100210066110  8.790125189655  4.570749628105  5.624878608820  7.826857253678  4.759133518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813846103  6.181472301095  1.581675365776  4.902458422107  9.584565434898  2.041727187119  3.921160867338  0.650488782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900467443  5.466092397314  8.142690055883  1.123500865224  8.244466769609  3.504870505451  1.682716012888  7.173433818510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397163510  0.721709614142  7.515947417690  7.165739809371  1.017034018655  5.811519466269  5.826730883342  4.349383392435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802951363  1.359359510241  5.407563451201  9.320530077518  1.265303027342  0.417760113533  1.833872465081  6.448557837188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743040423  2.764676968322  9.324216938770  8.960593989997  2.300501226939  0.754685830179  1.961421411696  2.781303441418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920140044  4.331414626026  0.413524984361  0.718314198619  7.452791220417  1.902827724529  5.623407259547  7.269363108696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610819342  1.605155646791  8.173730247963  6.696671774418  7.540404062819  0.000353117956  5.833784556721  4.754587389445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907369922  5.026083235350  3.950064138237  7.630620938718  4.029612338556  9.406669896875  2.789964661318  0.723294514657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299021220  1.167950764855  8.473967786224  0.465111040238  7.977153027598  5.095897859611  1.512371470128  7.396892820513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087163210  6.393266756895  8.063326983131  1.697034187880  5.817921347311  2.343539922627  0.037326705045  0.494780340392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263940902  7.926377259870  3.652834062614  9.947078638167  6.652912932051  4.022495851365  6.796621502757  0.618562711981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345347245  8.902409325736  4.394994489711  8.958424686014  9.244455224324  4.051691709534  5.907689219704  1.709512191590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510393956  2.708373350673  2.772683894677  9.046056116996  9.532700476208  6.656262109097  9.409795558072  6.136993213139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435421621  6.918317950102  2.422527731115  3.191508082351  9.141621059920  1.286693602201  9.569284260313  2.585844602480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188884837  3.112548282578  1.055033867149  1.533629421230  5.316613924076  7.270112130810  7.178452560747  1.109985951474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418735537  5.155650932688  9.893602913670  9.051949902020  9.208467911151  1.495117546745  7.734047317127  4.721421081592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696736740  3.103784798252  1.515702741133  3.565870694424  6.976653547260  5.921087280218  9.647382389440  1.463832553161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445838746  1.656592110674  3.901793750587  1.729861080093  3.986346974299  1.607812196408  5.274420834112  3.831811660490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657279322  4.787635880709  2.219113510369  3.405777414109  4.270017868692  1.384045806444  0.375020605316  9.766345984229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513951216  9.827835128714  8.118372519099  4.742847640824  4.586763997476  2.717389238536  4.966981999976  1.759148834708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392217363  1.613985243393  4.410021006611  7.536875858965  5.457077689610  3.562487680882  0.782685725367  8.475913441826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981744610  3.618147220108  7.158167536577  3.157008182210  7.958459260289  6.204172538711  9.392116086733  8.065048968234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590406744  3.546609229730  6.814269005588  0.879113326522  4.824449393760  7.350487870545  1.168271601288  8.717343471851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139176351  0.072170951413  4.751594741769  7.473336220937  1.101706128665  3.581151766626  9.582673088334  2.434938429243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480655136  3.135935941023  3.540756345120  8.699816347751  8.126533029534  0.041776831353  3.183387246508  1.644855873718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474764042  3.276467686831  4.932421693877  7.564513998999  7.230053844576  5.075468303017  9.196142141169  6.278130434141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592474004  4.433141452601  8.041352498436  8.749395019861  9.745272844924  3.190282592452  9.562340725954  7.726936400869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161441934  2.160515554678  3.817373024796  0.337121777441  8.754043128164  5.000035131795  6.583378455672  1.475458828944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490196992  2.502608313534  2.395006413823  4.431526693871  8.402964955738  2.940666709687  5.278996466131  8.072329541465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229362122  0.116795066484  7.847396778622  1.714075704023  8.797718024632  4.509589505961  1.151237147012  8.739689372051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708176321  0.639326665688  7.806332698313  8.837267018788  0.581795856614  7.234353712262  7.003732670504  5.049478124039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826754090  2.792637715986  2.365283406261  1.662261463816  7.665294915188  7.402249305136  5.679662150275  7.061856361198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234994724  5.890240922572  8.439499448971  8.563306068601  4.924448244315  0.405169990953  4.590768921970  4.170951309159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851499395  6.270837325066  5.277268389467  4.672169211699  6.953273769503  4.665626030909  7.940979555807  2.613699411313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243902162  1.691831785019  4.242252773111  2.087614408235  1.914165827875  6.128669180220  1.956928426031  3.258584550248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718248483  7.311254818256  0.105503386714  6.821826542123  0.531664014380  2.727011033081  0.717845256074  7.110998685147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141233553  7.515565083267  0.989360291367  7.673658590202  0.920849413098  7.149511574674  5.773404731712  7.472142298159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869033674  0.310378469824  4.151570274113  0.024041669442  4.697668076609  6.592108548021  8.964738238944  0.146383345316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944943874  6.165659201066  6.390179375058  4.840440708009  3.398637319302  5.160781039640  8.527442083411  2.383181256049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465187932  2.478763578079  1.221911351036  6.018031341410  9.427004408742  8.138404300644  4.037502060531  6.976634688422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051755121  6.982783502870  6.811837251909  6.142748364082  4.458679011620  2.271738743853  6.496698199997  6.175914973470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039681736  3.161398514338  5.441002100661  8.421141185896  5.545700480844  6.356248588088  2.078268572536  7.847591434182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198534461  0.361814712019  0.715816753657  4.083264418221  0.795848648901  5.620417073871  1.939211608673  3.806504986823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159400674  4.354660912972  2.681426900558  5.755475932652  2.482447651259  6.735048507054  5.116827160128  8.871734437185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313377635  1.007217085140  5.475159474176  6.415897222093  7.110173334749  1.358115996662  6.958267308833  4.243493932924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248425513  6.313593584101  5.354075634512  7.537445234775  1.812656024836  0.004177403135  3.318338724650  8.164485677371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147836404  2.327646758682  3.493242169387  4.424915999899  9.723008006330  2.507546650301  7.919614214116  9.627813133414

Place-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 74194040.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 74194040.0        30.24          8          0          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0 74194040.0        30.24          8

Place-opt command complete                CPU:   342 s (  0.09 hr )  ELAPSE:  9031 s (  2.51 hr )  MEM-PEAK:  1796 MB
Place-opt command statistics  CPU=5 sec (0.00 hr) ELAPSED=5 sec (0.00 hr) MEM-PEAK=1.754 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2025-06-02 05:25:27 / Session:  02:30:30 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 1797 MB (FLW-8100)
1
icc2_shell> legalize_placement
[icc2-lic Mon Jun  2 05:25:27 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  2 05:25:27 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:25:27 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:27 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:25:27 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:25:27 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:25:27 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:27 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:25:27 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:27 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:25:27 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:27 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:25:27 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:25:27 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:25:27 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:27 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:25:27 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:27 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:25:27 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-06-02 05:25:27 / Session:  02:30:30 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 56 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.015-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.015-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:      119
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           8 (119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 8 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (6.256,3.672)
  Legal location: (6.256,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (8.992,3.672)
  Legal location: (8.992,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.144,2)
  Legal location: (9.144,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.472,3.672)
  Legal location: (7.472,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.223
Total Legalizer Wall Time: 0.223
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2025-06-02 05:25:27 / Session:  02:30:31 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
1
icc2_shell> report_timing
[icc2-lic Mon Jun  2 05:25:35 2025] Command 'report_timing' requires licenses
[icc2-lic Mon Jun  2 05:25:35 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:25:35 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:35 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:25:35 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:25:35 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:25:35 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:35 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:25:35 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:25:35 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:25:35 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:35 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:25:35 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:25:35 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:25:35 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:35 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:25:35 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:25:35 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:25:35 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:25:35 2025
****************************************

  Startpoint: d[1] (input port clocked by Clock)
  Endpoint: q_reg[0] (rising edge-triggered flip-flop clocked by Clock)
  Mode: func
  Corner: nom
  Scenario: func::nom
  Path Group: **in2reg_default**
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock Clock (rise edge)                          0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             0.50      0.50 f
  d[1] (in)                                        0.00      0.50 f
  ctmTdsLR_2_2/Y (AND2X1_RVT)                      0.12      0.62 f
  U20/Y (OR2X1_RVT)                                0.03      0.66 f
  q_reg[0]/D (DFFX1_RVT)                           0.00      0.66 f
  data arrival time                                          0.66

  clock Clock (rise edge)                          2.30      2.30
  clock network delay (ideal)                      0.00      2.30
  q_reg[0]/CLK (DFFX1_RVT)                         0.00      2.30 r
  clock uncertainty                               -0.00      2.30
  library setup time                              -0.04      2.26
  data required time                                         2.26
  ------------------------------------------------------------------------
  data required time                                         2.26
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                1.60


1
icc2_shell> report_units
****************************************
Report : user_units
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:29:06 2025
****************************************

Input Units (set by technology library)
----------------------------------------------
time                         : 1.00ns
resistance                   : 1.00MOhm
capacitance                  : 1.00fF
voltage                      : 1.00V
current                      : 1.00uA
power                        : 1.00pW
length                       : 1.00um
energy                       : 1.00pj/t

Output Units (set by technology library)
----------------------------------------------
time                         : 1.00ns
resistance                   : 1.00MOhm
capacitance                  : 1.00fF
voltage                      : 1.00V
current                      : 1.00uA
power                        : 1.00pW
length                       : 1.00um
energy                       : 1.00pj/t

1
icc2_shell> report_qor
[icc2-lic Mon Jun  2 05:29:39 2025] Command 'report_qor' requires licenses
[icc2-lic Mon Jun  2 05:29:39 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:29:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:29:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:29:39 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:29:39 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:29:39 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:29:39 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:29:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:29:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:29:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:29:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:29:39 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:29:39 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:29:39 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:29:39 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:29:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:29:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:29:39 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:29:39 2025
****************************************


Scenario           'func::nom'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.66
Critical Path Slack:               1.60
Critical Path Clk Period:          2.30
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.08
Critical Path Slack:               1.72
Critical Path Clk Period:          2.30
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                      8
Buf/Inv Cell Count:                   1
Buf Cell Count:                       0
Inv Cell Count:                       1
Combinational Cell Count:             5
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:                3
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       3
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:                9.91
Noncombinational Area:            20.33
Buf/Inv Area:                      1.27
Total Buffer Area:                 0.00
Total Inverter Area:               1.27
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                      31.54
Net YLength:                      38.99
----------------------------------------
Cell Area (netlist):                             30.24
Cell Area (netlist and physical only):           30.24
Net Length:                       70.53


Design Rules
----------------------------------------
Total Number of Nets:                15
Nets with Violations:                 4
Max Trans Violations:                 4
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> #####################################################
icc2_shell> #pre-clock sanity checks
icc2_shell> ####################################################
icc2_shell> check_design -checks pre_clock_tree_stage
[icc2-lic Mon Jun  2 05:30:29 2025] Command 'check_design' requires licenses
[icc2-lic Mon Jun  2 05:30:29 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:29 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:29 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:29 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:29 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:29 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:30 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:30 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:30 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:30 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : pri_enc
 Version: W-2024.09
 Date   : Mon Jun  2 05:30:30 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-914      Warn   1          set_input_transition %constraint on clock port %port exceeds the...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  ----------------------------------------------------------------------------------------------------
  Total 2 EMS messages : 0 errors, 1 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101      Info   1          %s will work on the following scenarios.
  CTS-107      Info   1          %s will work on all clocks in active scenarios, including %d mas...
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  UNDO-016     Info   1          The command '%s' cleared the undo history.
  ----------------------------------------------------------------------------------------------------
  Total 6 non-EMS messages : 0 errors, 2 warnings, 4 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Jun02053030.log'.
1
icc2_shell> ###################################################
icc2_shell> ##        CTS using CCD  commands
icc2_shell> ####################################################
icc2_shell> ##
icc2_shell> ##stage 1:
icc2_shell> ##
icc2_shell> synthesize_clock_tree
[icc2-lic Mon Jun  2 05:30:30 2025] Command 'synthesize_clock_trees' requires licenses
[icc2-lic Mon Jun  2 05:30:30 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:30 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:30 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:30 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:30 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:30 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:30 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:30 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:30 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:30 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:30 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:30 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:30 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:30 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-06-02 05:30:30 / Session:  02:35:33 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.
Total 0.0126 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 3 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
Information: skinny blockage scope is upto 1007.8333 * 0.10 =  100.7833 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000019/nan  min r/f: 0.000019/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.29 sec, cpu time is 0 hr : 0 min : 0.28 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (0.14, 5.34)] [Pre-CTS Fanout: 3] [Phase Delay: (Rise: 0.000019, Fall: nan)]
 (2) v_reg/CLK [Location: (2.79, 2.17)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 3, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 15 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 5, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.81     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.000019; gskew: 0.000000; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.0670; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9976
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9969
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0074
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9975
        # The rest of flow speed up       =     0.9976

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.14u 00:00:00.00s 00:00:00.14e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =         -1

        # Accepted        removal moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9972
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9969
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9924
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9969
        # The rest of flow speed up       =     0.9972

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.6750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          q_reg[1]/CLK
Shortest path:
  (0) 0.0000            0.0000          q_reg[1]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0403

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.6750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.03u 00:00:00.00s 00:00:00.03e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.6750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9970
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9970
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9832
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9975
        # The rest of flow speed up       =     0.9970

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.6750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     4 

No. doRoutes           =    15 
No. doUnroutes         =     9 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    15 
No. undoUnroutes       =     9 
No. commitRoutes       =     3 
No. commitUnroutes     =     3 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:30:31 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:30:31 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:31 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:31 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:31 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:31 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:31 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:31 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:31 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:31 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:31 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:31 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:31 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:32 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:32 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:32 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:32 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:32 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:32 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6628 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6628 
Net statistics:
Total number of nets     = 15
Number of nets to route  = 1
1 nets are fully connected,
 of which 0 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.81     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6628 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 3.28
Initial. Layer M3 wire length = 2.72
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4
Initial. Via VIA12SQ_C count = 3
Initial. Via VIA23SQ_C count = 1
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  0.78 %
Peak    vertical track utilization   = 12.50 %
Average horizontal track utilization =  0.15 %
Peak    horizontal track utilization =  9.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   99  Proc 6628 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6628 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 3 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 8 total shapes.
Layer M2: cached 0 shapes out of 2 total shapes.
Cached 16 vias out of 88 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962            8        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.016-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.016-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      8
number of references:                14
number of site rows:                  4
number of locations attempted:       88
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           5 (39 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 5 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (6.256,3.672)
  Legal location: (6.256,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (8.992,3.672)
  Legal location: (8.992,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.472,3.672)
  Legal location: (7.472,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.144,2)
  Legal location: (9.144,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Info: 3 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.23 sec, cpu time is 0 hr : 0 min : 0.23 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 15 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.69u 00:00:00.00s 00:00:01.85e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: Ending   'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-06-02 05:30:32 / Session:  02:35:35 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1797 MB (FLW-8100)
1
icc2_shell> ##stage 2:
icc2_shell> #
icc2_shell> set_app_options -name cts.optimize.enable_local_skew -value true
cts.optimize.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_local_skew -value true
cts.compile.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_global_route -value false
cts.compile.enable_global_route false
icc2_shell> set_app_options -name clock_opt.flow.enable_ccd -value true
clock_opt.flow.enable_ccd true
icc2_shell> clock_opt -to build_clock
[icc2-lic Mon Jun  2 05:30:32 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 05:30:32 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:32 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:32 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:32 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:32 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:32 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:32 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:32 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:32 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:32 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:32 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:32 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:32 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:32 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:32 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:32 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:32 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:32 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-06-02 05:30:32 / Session:  02:35:35 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-02 05:30:32 / Session:  02:35:35 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-02 05:30:32 / Session:  02:35:35 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.
Total 0.0120 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 3 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Setting target skew for clock: Clock (mode func corner nom) as 0.345000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
Information: skinny blockage scope is upto 1007.8333 * 0.10 =  100.7833 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000019/nan  min r/f: 0.000019/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.29 sec, cpu time is 0 hr : 0 min : 0.29 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (0.14, 5.34)] [Pre-CTS Fanout: 3] [Phase Delay: (Rise: 0.000019, Fall: nan)]
 (2) v_reg/CLK [Location: (2.79, 2.17)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 3, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 15 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 5, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.81     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.000019; gskew: 0.000000; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.0670; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9960
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9974
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9892
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9958
        # The rest of flow speed up       =     0.9959

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.16u 00:00:00.00s 00:00:00.16e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9968

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_166/A
  (1) 0.0305            0.0304          ctosc_drc_inst_166/Y
  (2) 0.0305            0.0000          v_reg/CLK
Shortest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_166/A
  (1) 0.0305            0.0304          ctosc_drc_inst_166/Y
  (2) 0.0305            0.0000          v_reg/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          3
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.3333
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9931
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9967
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9873
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9971
        # The rest of flow speed up       =     0.9928

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9960
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9962
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0046
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9954
        # The rest of flow speed up       =     0.9959

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065133 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072183 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 14, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
Clock        Yes     0.0246  0.0246  0.0265  0.0265   nom

Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 8, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.102496, Leakage = 0.082188, Internal = 0.019250, Switching = 0.001058
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.601318, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.601318, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.601, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 1.601318, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997175
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.994819
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.601318, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.601318, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.601, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997139
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.992126
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.996617

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.601318, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.601318, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.601, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     6 

No. doRoutes           =    16 
No. doUnroutes         =    11 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    16 
No. undoUnroutes       =    11 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:30:34 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:30:34 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:34 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:34 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:34 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:34 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:34 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:34 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:34 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:34 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:34 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:34 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:34 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:34 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:34 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:34 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:34 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:34 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:34 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6628 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6628 
Net statistics:
Total number of nets     = 16
Number of nets to route  = 2
2 nets are partially connected,
 of which 0 are detail routed and 2 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 2, Total Half Perimeter Wire Length (HPWL) 14 microns
HPWL   0 ~   50 microns: Net Count        2     Total HPWL           14 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.57     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6628 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   99  Alloctr   99  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 10.02
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 8.06
Initial. Layer M3 wire length = 1.96
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 6
Initial. Via VIA12SQ_C count = 5
Initial. Via VIA23SQ_C count = 1
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  1.29 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  0.31 %
Peak    horizontal track utilization =  9.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   98  Alloctr   99  Proc 6628 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6628 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 3 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 2.03) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 1 buffers and 0 inverters (total area 2.03).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.57u 00:00:00.00s 00:00:01.77e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-02 05:30:34 / Session:  02:35:37 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1797 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 16 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789290 ohm/um, via_r = 0.463501 ohm/cut, c = 0.065455 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072882 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 14, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   357 s (  0.10 hr )  ELAPSE:  9338 s (  2.59 hr )  MEM-PEAK:  1796 MB
Info: update em.

Clock-opt timing update complete          CPU:   357 s (  0.10 hr )  ELAPSE:  9338 s (  2.59 hr )  MEM-PEAK:  1796 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 82241944.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 82241944.0        32.28          9          1          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0 82241944.0        32.28          9
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:   358 s (  0.10 hr )  ELAPSE:  9338 s (  2.59 hr )  MEM-PEAK:  1796 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:35:38     0.000     0.000    32.276     1.350     0.000         1         1         0     0.000      1796 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 9 cell instances into cellmap
Moveable cells: 5; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
Average cell width 2.1449, cell height 1.6720, cell area 3.5863 for total 9 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-06-02 05:30:35 / Session:  02:35:38 / Command:  00:00:03 / CPU:  00:00:02 / Memory: 1797 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.59      1796
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 10 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 16 vias out of 90 total vias.
Total 0.0122 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 9 cell instances into cellmap
Moveable cells: 5; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
Average cell width 2.1449, cell height 1.6720, cell area 3.5863 for total 9 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Design checksums     = 0x957090BB (loc)  0x47E75701 (lcell)  0x734A82C8 (name), 0xB0A74EB3 (net)
CTS: Design checksums = 0x957090BB (loc)  0x47E75701 (lcell)  0x734A82C8 (name), 0xB0A74EB3 (net)
CTS: Clock tree checksums = 0x30116963 (loc)  0xF2EDE118 (lcell)  0xA75F675C (term), 0xB73FF1A4 (net)  0xDF8D671A (netLen)
CTS: daaa8116 (loc) 47e75701 (lcell) 734a82c8 (name) b0a74eb3 (net) 649cae07 (graph) 0 (slack) 0 (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 10, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.57     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; tot_drc_vio: 1; buf_ct: 1; buf_area: 2.033152; cell_area: 2.033152
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.025787; gskew: 0.000000; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 1; buf_area: 2.033152; cell_area: 2.033152
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0258; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 11.7920; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9979
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9977
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9935
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9978
        # The rest of flow speed up       =     0.9979

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.14u 00:00:00.00s 00:00:00.15e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0647; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 2; ClockBufArea = 8.1326; ClockCellArea = 8.1326; ClockWireLen = 24.1870; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 12, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.225309, Leakage = 0.146777, Internal = 0.077049, Switching = 0.001483
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.637905, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.637905, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.638, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 1.637905, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995862
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.994881
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.950000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.637905, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.637905, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.638, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     1 

No. doRoutes           =     6 
No. doUnroutes         =     3 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =     6 
No. undoUnroutes       =     3 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:30:36 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:30:36 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:36 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:36 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:36 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:36 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:36 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:36 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:36 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:36 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:36 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6628 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6628 
Net statistics:
Total number of nets     = 17
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.57     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6628 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 22.43
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 9.92
Initial. Layer M3 wire length = 12.51
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 7
Initial. Via VIA23SQ_C count = 3
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  1.94 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  1.23 %
Peak    horizontal track utilization = 10.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6628 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 5 total shapes.
Cached 16 vias out of 94 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           10        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.017-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.017-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     10
number of references:                16
number of site rows:                  4
number of locations attempted:       84
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           5 (39 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            1.340 um ( 0.80 row height)
rms weighted cell displacement:   1.340 um ( 0.80 row height)
max cell displacement:            1.699 um ( 1.02 row height)
avg cell displacement:            1.115 um ( 0.67 row height)
avg weighted cell displacement:   1.115 um ( 0.67 row height)
number of cells moved:                4
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 5 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (8.992,3.672)
  Legal location: (9.296,2)
  Displacement:   1.699 um ( 1.02 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.472,3.672)
  Legal location: (7.32,2)
  Displacement:   1.679 um ( 1.00 row height)
Cell: U20 (OR2X1_RVT)
  Input location: (6.256,3.672)
  Legal location: (6.104,2)
  Displacement:   1.679 um ( 1.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (9.144,2)
  Legal location: (8.536,2)
  Displacement:   0.608 um ( 0.36 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 3 sinks and boundary insts are collected
Info: 3 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 8.13) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 8.13).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.85u 00:00:00.00s 00:00:01.02e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 3 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 10 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
Average cell width 2.2952, cell height 1.6720, cell area 3.8376 for total 10 placed and application fixed cells
Information: Current block utilization is '0.89880', effective utilization is '0.89881'. (OPT-055)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:35:39     0.000     0.000    38.376     1.350     0.000         2         1         0     0.000      1796 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-06-02 05:30:36 / Session:  02:35:39 / Command:  00:00:04 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         3         38.38  146776896.00          10              2.59      1796

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         3         38.38  146776896.00          10              2.59      1796
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454787461  6.565921206751  9.017937505874  1.328764200933  9.863432726470  6.078123864085  2.744208441123  8.318115704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578193224  7.876358907000  2.191135103696  8.187828541094  2.700141660400  3.840450964440  3.750206153169  7.663458942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135912169  8.278351387156  1.183725190997  1.558520808244  5.867602958241  7.173894285364  9.669819099761  7.591487447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928573631  6.139852533942  4.100210066110  9.498802989655  4.570749870682  5.624878708820  7.826857353678  4.759133518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813846103  6.181472301095  1.581675365776  5.600135222107  9.584565686375  2.041727287119  3.921160967338  0.650488782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900467443  5.466092397314  8.142690055883  50.648511252248  2.444630772147  5.048708054511  6.827160328887  1.734337285109
9.395627083733  6.178527726838  9.467726376521  1.699695327074  5.299466562623  0.909794097955  5.807261369931  1.313977035100  7.217096241435  5.159474176900  78.509809537110  1.703107188822  1.151967626958  2.673088534243  4.938329343502
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896        38.38         10          2          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  146776896        38.38         10

Clock-opt command complete                CPU:   359 s (  0.10 hr )  ELAPSE:  9340 s (  2.59 hr )  MEM-PEAK:  1796 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.754 GB


Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-06-02 05:30:36 / Session:  02:35:39 / Command:  00:00:04 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
TEST: runCore bldClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-06-02 05:30:36 / Session:  02:35:39 / Command:  00:00:04 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
1
icc2_shell> #stage 3:
icc2_shell> ###
icc2_shell> #
icc2_shell> clock_opt -from route_clock -to route_clock
[icc2-lic Mon Jun  2 05:30:36 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 05:30:36 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:36 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:36 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:36 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:36 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:36 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:36 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:36 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:36 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:36 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2025-06-02 05:30:36 / Session:  02:35:40 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-02 05:30:37 / Session:  02:35:40 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-02 05:30:37 / Session:  02:35:40 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Mon Jun  2 05:30:37 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:30:37 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:37 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:37 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:37 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:37 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:37 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:37 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:37 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:37 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:37 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:37 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:37 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:37 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:37 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:37 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:37 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:37 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:37 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 6628 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6628 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6628 
Net statistics:
Total number of nets     = 17
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.26     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6628 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  207  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 22.43
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 9.92
Initial. Layer M3 wire length = 12.51
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 7
Initial. Via VIA23SQ_C count = 3
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:30:37 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  207  Proc 6628 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 22.43
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 9.92
phase1. Layer M3 wire length = 12.51
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 10
phase1. Via VIA12SQ_C count = 7
phase1. Via VIA23SQ_C count = 3
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  207  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  1.94 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  1.26 %
Peak    horizontal track utilization = 10.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  207  Proc 6628 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6628 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 6628 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 0 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

Number of wires with overlap after iteration 0 = 2 of 18


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 6628 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 1 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 6628 

Number of wires with overlap after iteration 1 = 0 of 15


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 11           VIA12SQ_C: 7
Number of M3 wires: 4            VIA23SQ_C: 3
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 15                vias: 10

Total M1 wire length: 0.0
Total M2 wire length: 11.2
Total M3 wire length: 13.9
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 25.1

Longest M1 wire length: 0.0
Longest M2 wire length: 3.0
Longest M3 wire length: 7.4
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 6628 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 6628 
Total number of nets = 17, of which 0 are not extracted
Total number of open nets = 14, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   89  Alloctr   89  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 6628 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 6628 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 6628 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    25 micron
Total Number of Contacts =             10
Total Number of Wires =                15
Total Number of PtConns =              0
Total Number of Routed Wires =       15
Total Routed Wire Length =           25 micron
Total Number of Routed Contacts =       10
        Layer             M1 :          0 micron
        Layer             M2 :         11 micron
        Layer             M3 :         14 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :          3
        Via        VIA12SQ_C :          7

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 
  Total double via conversion rate    =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 

Total number of nets = 17
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-02 05:30:37 / Session:  02:35:40 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)


Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-02 05:30:37 / Session:  02:35:40 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2025-06-02 05:30:37 / Session:  02:35:40 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
1
icc2_shell> clock_opt
[icc2-lic Mon Jun  2 05:30:37 2025] Command 'clock_opt' requires licenses
[icc2-lic Mon Jun  2 05:30:37 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:37 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:37 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:37 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:37 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:37 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:37 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:37 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:37 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:37 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:37 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:37 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:37 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:37 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:37 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:37 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:37 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:37 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-06-02 05:30:37 / Session:  02:35:40 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 0 global routed, 3 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-02 05:30:38 / Session:  02:35:41 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-02 05:30:38 / Session:  02:35:41 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 2 buffer(s) and 0 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 16 vias out of 84 total vias.
Total 0.0121 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 8 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2610, cell height 1.6720, cell area 3.7804 for total 8 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 3 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Setting target skew for clock: Clock (mode func corner nom) as 0.345000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
Information: skinny blockage scope is upto 1007.8333 * 0.10 =  100.7833 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000019/nan  min r/f: 0.000019/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.28 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (0.14, 5.34)] [Pre-CTS Fanout: 3] [Phase Delay: (Rise: 0.000019, Fall: nan)]
 (2) v_reg/CLK [Location: (2.79, 2.17)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 3, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 15 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 13, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 5, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  7.05     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.000019; gskew: 0.000000; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0000; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6.0670; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9975
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9969
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9925
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9973
        # The rest of flow speed up       =     0.9976

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.14u 00:00:00.00s 00:00:00.14e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9960

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9984

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0000; ID = 0.0305; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_338/A
  (1) 0.0305            0.0304          ctosc_drc_inst_338/Y
  (2) 0.0305            0.0000          v_reg/CLK
Shortest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_338/A
  (1) 0.0305            0.0304          ctosc_drc_inst_338/Y
  (2) 0.0305            0.0000          v_reg/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          3
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.3333
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9936
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9943
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9896
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9957
        # The rest of flow speed up       =     0.9936

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9972
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9962
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9970
        # The rest of flow speed up       =     0.9976

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0265; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789396 ohm/um, via_r = 0.463638 ohm/cut, c = 0.065277 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072516 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 14, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
Clock        Yes     0.0246  0.0246  0.0265  0.0265   nom

Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 8, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.102500, Leakage = 0.082188, Internal = 0.019251, Switching = 0.001061
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.600649, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.600649, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.601, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 1.600649, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998592
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.998279
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.600649, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.600649, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.601, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997114
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.993697
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.992424

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.600649, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.600649, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.601, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 13.0500; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     6 

No. doRoutes           =    16 
No. doUnroutes         =    11 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    16 
No. undoUnroutes       =    11 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:30:39 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:30:39 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:39 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:39 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:39 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:39 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:39 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:39 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:39 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:39 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:39 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6628 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6628 
Net statistics:
Total number of nets     = 16
Number of nets to route  = 2
2 nets are partially connected,
 of which 0 are detail routed and 2 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 2, Total Half Perimeter Wire Length (HPWL) 14 microns
HPWL   0 ~   50 microns: Net Count        2     Total HPWL           14 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.81     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6628 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   99  Alloctr   99  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 10.02
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 8.06
Initial. Layer M3 wire length = 1.96
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 6
Initial. Via VIA12SQ_C count = 5
Initial. Via VIA23SQ_C count = 1
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  1.29 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  0.30 %
Peak    horizontal track utilization =  9.09 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6628 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 3 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 2.03) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 1 buffers and 0 inverters (total area 2.03).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.53u 00:00:00.00s 00:00:01.71e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-02 05:30:39 / Session:  02:35:42 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1797 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 16 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789290 ohm/um, via_r = 0.463501 ohm/cut, c = 0.065455 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.072882 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 14, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   362 s (  0.10 hr )  ELAPSE:  9343 s (  2.60 hr )  MEM-PEAK:  1796 MB
Info: update em.

Clock-opt timing update complete          CPU:   362 s (  0.10 hr )  ELAPSE:  9343 s (  2.60 hr )  MEM-PEAK:  1796 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 82241944.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0 82241944.0        32.28          9          1          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0 82241944.0        32.28          9
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:   362 s (  0.10 hr )  ELAPSE:  9343 s (  2.60 hr )  MEM-PEAK:  1796 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:35:43     0.000     0.000    32.276     1.350     0.000         1         1         0     0.000      1796 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 9 cell instances into cellmap
Moveable cells: 5; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
Average cell width 2.1449, cell height 1.6720, cell area 3.5863 for total 9 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 2 X 2 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-06-02 05:30:40 / Session:  02:35:44 / Command:  00:00:03 / CPU:  00:00:02 / Memory: 1797 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         3         32.28  82241944.00           9              2.60      1796
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 14, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 10 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 16 vias out of 90 total vias.
Total 0.0123 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 9 cell instances into cellmap
Moveable cells: 5; Application fixed cells: 4; Macro cells: 0; User fixed cells: 0
Average cell width 2.1449, cell height 1.6720, cell area 3.5863 for total 9 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Design checksums     = 0x89ADC678 (loc)  0x47E75701 (lcell)  0xE1B0008C (name), 0xB0A74EB3 (net)
CTS: Design checksums = 0x89ADC678 (loc)  0x47E75701 (lcell)  0xE1B0008C (name), 0xB0A74EB3 (net)
CTS: Clock tree checksums = 0x30116963 (loc)  0xF2EDE118 (lcell)  0x75E9057D (term), 0xB73FF1A4 (net)  0xDF8D671A (netLen)
CTS: 1cf90b27 (loc) 47e75701 (lcell) e1b0008c (name) b0a74eb3 (net) 649cae07 (graph) 0 (slack) 0 (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 10, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.81     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; name: no_ADD; type: design; tot_drc_vio: 1; buf_ct: 1; buf_area: 2.033152; cell_area: 2.033152
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.025806; gskew: 0.000000; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 1; buf_area: 2.033152; cell_area: 2.033152
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0258; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 2.0332; ClockCellArea = 2.0332; ClockWireLen = 11.7920; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9974
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9977
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9933
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9971
        # The rest of flow speed up       =     0.9974

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.14u 00:00:00.00s 00:00:00.15e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0647; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 2; ClockBufArea = 8.1326; ClockCellArea = 8.1326; ClockWireLen = 25.0750; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 11, DR 0), data (VR 12, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.225317, Leakage = 0.146777, Internal = 0.077026, Switching = 0.001515
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.637296, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.637296, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.637, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 1.637296, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998624
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.994915
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.637296, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.637296, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.637, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     1 

No. doRoutes           =     6 
No. doUnroutes         =     3 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =     6 
No. undoUnroutes       =     3 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:30:41 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:30:41 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:41 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:41 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:41 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:41 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:41 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:41 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:41 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:41 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:41 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:41 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:41 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6628 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6628 
Net statistics:
Total number of nets     = 17
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.26     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6628 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 23.32
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 9.98
Initial. Layer M3 wire length = 13.34
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 7
Initial. Via VIA23SQ_C count = 3
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  1.94 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  1.26 %
Peak    horizontal track utilization = 10.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 6628 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6628 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9 total shapes.
Layer M2: cached 0 shapes out of 5 total shapes.
Cached 16 vias out of 94 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           10        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 29 sites
        and the median cell width is 8 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.018-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.018-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     10
number of references:                16
number of site rows:                  4
number of locations attempted:       58
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           5 (39 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 5 cells:
Cell: U20 (OR2X1_RVT)
  Input location: (6.104,2)
  Legal location: (6.104,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (9.296,2)
  Legal location: (9.296,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_2 (AND2X1_RVT)
  Input location: (7.32,2)
  Legal location: (7.32,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (8.536,2)
  Legal location: (8.536,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (3.52,7.016)
  Legal location: (3.52,7.016)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 3 sinks and boundary insts are collected
Info: 3 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 8.13) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 8.13).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.82u 00:00:00.00s 00:00:01.00e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 3 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 10 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
Average cell width 2.2952, cell height 1.6720, cell area 3.8376 for total 10 placed and application fixed cells
Information: Current block utilization is '0.89880', effective utilization is '0.89881'. (OPT-055)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:35:45     0.000     0.000    38.376     1.350     0.000         2         1         0     0.000      1796 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-06-02 05:30:41 / Session:  02:35:45 / Command:  00:00:04 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454787461  6.565921206751  9.017937505874  1.328764200933  9.863432726470  6.078123864085  2.744208441123  8.318115704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578193224  7.876358907000  2.191135103696  8.187828541094  2.700141660400  3.840450964440  3.750206153169  7.663458942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135912169  8.278351387156  1.183725190997  1.558520808244  5.867602958241  7.173894285364  9.669819099761  7.591487447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928573631  6.139852533942  4.100210066110  9.498802989655  4.570749870682  5.624878708820  7.826857353678  4.759133518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813846103  6.181472301095  1.581675365776  5.600135222107  9.584565686375  2.041727287119  3.921160967338  0.650488782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900467443  5.466092397314  8.142690055883  50.648511252248  2.444630772147  5.048708054511  6.827160328887  1.734337285109
9.395627083733  6.178527726838  9.467726376521  1.699695327074  5.299466562623  0.909794097955  5.807261369931  1.313977035100  7.217096241435  5.159474176900  78.509809537110  1.703107188822  1.151967626958  2.673088534243  4.938329343502
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896        38.38         10          2          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  146776896        38.38         10

Clock-opt command complete                CPU:   364 s (  0.10 hr )  ELAPSE:  9345 s (  2.60 hr )  MEM-PEAK:  1796 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.754 GB

Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-06-02 05:30:41 / Session:  02:35:45 / Command:  00:00:04 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-02 05:30:41 / Session:  02:35:45 / Command:  00:00:04 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-02 05:30:41 / Session:  02:35:45 / Command:  00:00:04 / CPU:  00:00:03 / Memory: 1797 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Mon Jun  2 05:30:41 2025] Command 'route_group' requires licenses
[icc2-lic Mon Jun  2 05:30:41 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:41 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:42 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:42 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:42 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:42 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:42 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:42 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:42 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:42 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 6628 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 6628 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6628 
Net statistics:
Total number of nets     = 17
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.26     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 6628 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  207  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 23.32
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 9.98
Initial. Layer M3 wire length = 13.34
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 7
Initial. Via VIA23SQ_C count = 3
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:30:42 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  207  Proc 6628 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 23.32
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 9.98
phase1. Layer M3 wire length = 13.34
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 10
phase1. Via VIA12SQ_C count = 7
phase1. Via VIA23SQ_C count = 3
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  207  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  1.94 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  1.26 %
Peak    horizontal track utilization = 10.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  207  Proc 6628 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 6628 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 6628 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 0 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

Number of wires with overlap after iteration 0 = 2 of 18


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 6628 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 1 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 6628 

Number of wires with overlap after iteration 1 = 0 of 15


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 11           VIA12SQ_C: 7
Number of M3 wires: 4            VIA23SQ_C: 3
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 15                vias: 10

Total M1 wire length: 0.0
Total M2 wire length: 11.2
Total M3 wire length: 13.9
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 25.1

Longest M1 wire length: 0.0
Longest M2 wire length: 3.0
Longest M3 wire length: 7.4
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 6628 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 6628 
Total number of nets = 17, of which 0 are not extracted
Total number of open nets = 14, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   89  Alloctr   89  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 6628 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 6628 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 6628 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    25 micron
Total Number of Contacts =             10
Total Number of Wires =                15
Total Number of PtConns =              0
Total Number of Routed Wires =       15
Total Routed Wire Length =           25 micron
Total Number of Routed Contacts =       10
        Layer             M1 :          0 micron
        Layer             M2 :         11 micron
        Layer             M3 :         14 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :          3
        Via        VIA12SQ_C :          7

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 
  Total double via conversion rate    =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 10 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 

Total number of nets = 17
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-02 05:30:42 / Session:  02:35:45 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1797 MB (FLW-8100)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-02 05:30:42 / Session:  02:35:45 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1797 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-06-02 05:30:42 / Session:  02:35:45 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1797 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 17 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789044 ohm/um, via_r = 0.463182 ohm/cut, c = 0.066295 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.073649 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 15, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   364 s (  0.10 hr )  ELAPSE:  9346 s (  2.60 hr )  MEM-PEAK:  1796 MB
INFO: Removed total 0 routing shapes from 12 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:   364 s (  0.10 hr )  ELAPSE:  9346 s (  2.60 hr )  MEM-PEAK:  1796 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00006 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  146776896        38.38         10          2          1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  146776896        38.38         10
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:   365 s (  0.10 hr )  ELAPSE:  9346 s (  2.60 hr )  MEM-PEAK:  1796 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0180 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 10 cell instances into cellmap
Moveable cells: 8; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 12 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 15 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.2952, cell height 1.6720, cell area 3.8376 for total 10 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796

Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 29          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 6 Iter 30          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         3         38.38  146776896.00          10              2.60      1796
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         3         41.17  145422560.00          13              2.60      1796
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
ISR: Running first pass 
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      6 (100.00%) SumPotEst 0.00145274 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    3  #Initial-Cands      6  #PostFilter-Cands      4  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       8 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

ISR: Running second pass 
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 2  Index 0  #Total-cands      6 (100.00%) SumPotEst 0.00145274 (100.00%) 
[ISR-TRACE] Pass 2  Bucket 1  #Batches    3  #Initial-Cands      6  #PostFilter-Cands      4  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 2    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       8 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      6 (100.00%) SumPotEst 0.00145274 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    3  #Initial-Cands      6  #PostFilter-Cands      4  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       8 |      0 
[ISR-TRACE]             slack-filter       0 |      0 


Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.279000

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0180 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0013 seconds to load 11 cell instances into cellmap
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 13 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
Information: Current block utilization is '0.90480', effective utilization is '0.90476'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0179 seconds to build cellmap data
Snapped 9 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 6628 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6628 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 6628 
Net statistics:
Total number of nets     = 18
Number of nets to route  = 14
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 14, Total Half Perimeter Wire Length (HPWL) 128 microns
HPWL   0 ~   50 microns: Net Count       14     Total HPWL          128 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  6.31     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69.05
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 44.03
Initial. Layer M3 wire length = 25.02
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 33
Initial. Via VIA12SQ_C count = 18
Initial. Via VIA23SQ_C count = 15
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:30:44 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69.05
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 44.03
phase1. Layer M3 wire length = 25.02
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 33
phase1. Via VIA12SQ_C count = 18
phase1. Via VIA23SQ_C count = 15
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  6.08 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  4.24 %
Peak    horizontal track utilization = 30.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 6628 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6628 
Using per-layer congestion maps for congestion reduction.
Information: 9.52% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.76% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.905 to 0.905. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.250000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp estimated wire length 
23.8209% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 226145
Total net wire length: 949355
****** eLpp weights (with caps) (no lengths)
Number of nets: 16, of which 13 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.869565, average toggle rate = 0.195756
Max non-clock toggle rate = 0.0530121
eLpp weight range = (0.0667088, 3.35091)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 16
Amt power = 0.1
Non-default weight range: (0.906671, 5.23509)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates     0.017311    0.869565    0.195756     0.32381     1.59833
      Power Weights    0.0667088     3.35091    0.754356     1.24782     1.59833
      Final Weights     0.906671     5.23509     1.72544     1.68599     1.60127
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=func::nom
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 86.8837
Information: Coarse placer active wire length estimate = 20.9184
Information: Coarse placer weighted wire length estimate = 98.613
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 6 out of 11 cells, ratio = 0.545455
Total displacement = 2.304900(um)
Max displacement = 1.153600(um), ctmTdsLR_2_431 (7.320000, 3.672000, 4) => (7.078400, 3.672000, 2)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789008 ohm/um, via_r = 0.463136 ohm/cut, c = 0.066655 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.074095 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 11 cell instances into cellmap, 5 cells are off site row
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 13 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
INFO: Running TieOpt on MG
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
INFO: creating 2(r) x 2(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (no_ADD): 4
Total 0.0003 seconds to load 11 cell instances into cellmap, 5 cells are off site row
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 13 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5 total shapes.
Layer M2: cached 0 shapes out of 11 total shapes.
Cached 16 vias out of 94 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           11        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.019-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.019-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     11
number of references:                16
number of site rows:                  4
number of locations attempted:      110
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           9 (120 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.023 um ( 0.01 row height)
rms weighted cell displacement:   0.023 um ( 0.01 row height)
max cell displacement:            0.062 um ( 0.04 row height)
avg cell displacement:            0.010 um ( 0.01 row height)
avg weighted cell displacement:   0.010 um ( 0.01 row height)
number of cells moved:                5
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 9 cells:
Cell: ctmTdsLR_2_431 (NAND2X0_RVT)
  Input location: (6.1664,2)
  Legal location: (6.104,2)
  Displacement:   0.062 um ( 0.04 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (4.2199,7.016)
  Legal location: (4.28,7.016)
  Displacement:   0.060 um ( 0.04 row height)
Cell: ctmTdsLR_1_432 (NAND2X0_RVT)
  Input location: (7.3406,2)
  Legal location: (7.32,2)
  Displacement:   0.021 um ( 0.01 row height)
Cell: U18 (OR2X1_RVT)
  Input location: (9.2808,2)
  Legal location: (9.296,2)
  Displacement:   0.015 um ( 0.01 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (8.3832,2)
  Legal location: (8.384,2)
  Displacement:   0.001 um ( 0.00 row height)
Cell: ctmTdsLR_2_433 (INVX1_RVT)
  Input location: (9.752,3.672)
  Legal location: (9.752,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 5 out of 11 cells, ratio = 0.454545
Total displacement = 0.159100(um)
Max displacement = 0.062400(um), ctmTdsLR_2_431 (7.078400, 3.672000, 2) => (7.016000, 3.672000, 2)
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pri_enc'. (NEX-022)
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789008 ohm/um, via_r = 0.463136 ohm/cut, c = 0.066655 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.074095 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 11 cell instances into cellmap
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 13 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00007 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
[icc2-lic Mon Jun  2 05:30:44 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  2 05:30:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:44 2025] Check-out of alternate set of keys directly with queueing was successful
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 6628 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6628 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 6628 
Net statistics:
Total number of nets     = 18
Number of nets to route  = 15
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 15, Total Half Perimeter Wire Length (HPWL) 132 microns
HPWL   0 ~   50 microns: Net Count       15     Total HPWL          132 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  5.86     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 6628 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69.79
Initial. Layer M1 wire length = 0.89
Initial. Layer M2 wire length = 42.73
Initial. Layer M3 wire length = 26.18
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via VIA12SQ_C count = 20
Initial. Via VIA23SQ_C count = 16
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:30:45 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69.79
phase1. Layer M1 wire length = 0.89
phase1. Layer M2 wire length = 42.73
phase1. Layer M3 wire length = 26.18
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 36
phase1. Via VIA12SQ_C count = 20
phase1. Via VIA23SQ_C count = 16
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  7.37 %
Peak    vertical track utilization   = 42.86 %
Average horizontal track utilization =  4.69 %
Peak    horizontal track utilization = 40.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6628 
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 13 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 16, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976        38.63         11          2          2
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  142382976        38.63         11

Clock-opt Global-routing complete         CPU:   367 s (  0.10 hr )  ELAPSE:  9348 s (  2.60 hr )  MEM-PEAK:  1796 MB

runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  5.86     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         5         38.63  142382976.00          11              2.60      1796

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789008 ohm/um, via_r = 0.463136 ohm/cut, c = 0.066655 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.074095 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         5         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         5         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         5         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         5         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         5         38.63  142382976.00          11              2.60      1796

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 21 Iter  8         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT


register reference list:
   saed32rvt_c/DFFARX1_RVT
   saed32rvt_c/DFFARX2_RVT
   saed32rvt_c/DFFASRX1_RVT
   saed32rvt_c/DFFASRX2_RVT
   saed32rvt_c/DFFASX1_RVT
   saed32rvt_c/DFFASX2_RVT
   saed32rvt_c/DFFNARX1_RVT
   saed32rvt_c/DFFNARX2_RVT
   saed32rvt_c/DFFNASRNX1_RVT
   saed32rvt_c/DFFNASRNX2_RVT
   saed32rvt_c/DFFNASRQX1_RVT
   saed32rvt_c/DFFNASRQX2_RVT
   saed32rvt_c/DFFNASRX1_RVT
   saed32rvt_c/DFFNASRX2_RVT
   saed32rvt_c/DFFNASX1_RVT
   saed32rvt_c/DFFNASX2_RVT
   saed32rvt_c/DFFNX1_RVT
   saed32rvt_c/DFFNX2_RVT
   saed32rvt_c/DFFSSRX1_RVT
   saed32rvt_c/DFFSSRX2_RVT
   saed32rvt_c/DFFX1_RVT
   saed32rvt_c/DFFX2_RVT
   saed32rvt_c/LARX1_RVT
   saed32rvt_c/LARX2_RVT
   saed32rvt_c/LASRNX1_RVT
   saed32rvt_c/LASRNX2_RVT
   saed32rvt_c/LASRQX1_RVT
   saed32rvt_c/LASRQX2_RVT
   saed32rvt_c/LASRX1_RVT
   saed32rvt_c/LASRX2_RVT
   saed32rvt_c/LASX1_RVT
   saed32rvt_c/LASX2_RVT
   saed32rvt_c/LATCHX1_RVT
   saed32rvt_c/LATCHX2_RVT
   saed32rvt_c/LNANDX1_RVT
   saed32rvt_c/LNANDX2_RVT
   saed32rvt_c/RDFFARX1_RVT
   saed32rvt_c/RDFFARX2_RVT
   saed32rvt_c/RDFFNARX1_RVT
   saed32rvt_c/RDFFNARX2_RVT
   saed32rvt_c/RDFFNSRARX1_RVT
   saed32rvt_c/RDFFNSRARX2_RVT
   saed32rvt_c/RDFFNSRASRNX1_RVT
   saed32rvt_c/RDFFNSRASRNX2_RVT
   saed32rvt_c/RDFFNSRASRQX1_RVT
   saed32rvt_c/RDFFNSRASRQX2_RVT
   saed32rvt_c/RDFFNSRASRX1_RVT
   saed32rvt_c/RDFFNSRASRX2_RVT
   saed32rvt_c/RDFFNSRASX1_RVT
   saed32rvt_c/RDFFNSRASX2_RVT
   saed32rvt_c/RDFFNSRX1_RVT
   saed32rvt_c/RDFFNSRX2_RVT
   saed32rvt_c/RDFFNX1_RVT
   saed32rvt_c/RDFFNX2_RVT
   saed32rvt_c/RDFFSRARX1_RVT
   saed32rvt_c/RDFFSRARX2_RVT
   saed32rvt_c/RDFFSRASRX1_RVT
   saed32rvt_c/RDFFSRASRX2_RVT
   saed32rvt_c/RDFFSRASX1_RVT
   saed32rvt_c/RDFFSRASX2_RVT
   saed32rvt_c/RDFFSRSSRX1_RVT
   saed32rvt_c/RDFFSRX1_RVT
   saed32rvt_c/RDFFSRX2_RVT
   saed32rvt_c/RDFFX1_RVT
   saed32rvt_c/RDFFX2_RVT
   saed32rvt_c/RSDFFARX1_RVT
   saed32rvt_c/RSDFFARX2_RVT
   saed32rvt_c/RSDFFNARX1_RVT
   saed32rvt_c/RSDFFNARX2_RVT
   saed32rvt_c/RSDFFNSRARX1_RVT
   saed32rvt_c/RSDFFNSRARX2_RVT
   saed32rvt_c/RSDFFNSRASRNX1_RVT
   saed32rvt_c/RSDFFNSRASRNX2_RVT
   saed32rvt_c/RSDFFNSRASRQX1_RVT
   saed32rvt_c/RSDFFNSRASRQX2_RVT
   saed32rvt_c/RSDFFNSRASRX1_RVT
   saed32rvt_c/RSDFFNSRASRX2_RVT
   saed32rvt_c/RSDFFNSRASX1_RVT
   saed32rvt_c/RSDFFNSRASX2_RVT
   saed32rvt_c/RSDFFNSRX1_RVT
   saed32rvt_c/RSDFFNSRX2_RVT
   saed32rvt_c/RSDFFNX1_RVT
   saed32rvt_c/RSDFFNX2_RVT
   saed32rvt_c/RSDFFSRARX1_RVT
   saed32rvt_c/RSDFFSRARX2_RVT
   saed32rvt_c/RSDFFSRASRX1_RVT
   saed32rvt_c/RSDFFSRASRX2_RVT
   saed32rvt_c/RSDFFSRASX1_RVT
   saed32rvt_c/RSDFFSRASX2_RVT
   saed32rvt_c/RSDFFSRSSRX1_RVT
   saed32rvt_c/RSDFFSRSSRX2_RVT
   saed32rvt_c/RSDFFSRX1_RVT
   saed32rvt_c/RSDFFSRX2_RVT
   saed32rvt_c/RSDFFX1_RVT
   saed32rvt_c/RSDFFX2_RVT
   saed32rvt_c/SDFFARX1_RVT
   saed32rvt_c/SDFFARX2_RVT
   saed32rvt_c/SDFFASRSX1_RVT
   saed32rvt_c/SDFFASRSX2_RVT
   saed32rvt_c/SDFFASRX1_RVT
   saed32rvt_c/SDFFASRX2_RVT
   saed32rvt_c/SDFFASX1_RVT
   saed32rvt_c/SDFFASX2_RVT
   saed32rvt_c/SDFFNARX1_RVT
   saed32rvt_c/SDFFNARX2_RVT
   saed32rvt_c/SDFFNASRX1_RVT
   saed32rvt_c/SDFFNASRX2_RVT
   saed32rvt_c/SDFFNASX1_RVT
   saed32rvt_c/SDFFNASX2_RVT
   saed32rvt_c/SDFFNX1_RVT
   saed32rvt_c/SDFFNX2_RVT
   saed32rvt_c/SDFFSSRX1_RVT
   saed32rvt_c/SDFFSSRX2_RVT
   saed32rvt_c/SDFFX1_RVT
   saed32rvt_c/SDFFX2_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.002401, elapsed 0.002403, speed up 0.999168.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 15), data (VR 0, GR 34, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 0 shapes out of 29 total shapes.
Cached 16 vias out of 130 total vias.
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.220978, Leakage = 0.142383, Internal = 0.077117, Switching = 0.001478
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.658258, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.658258, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group **in2reg_default**  WNS = 1.658258, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.675884, TNS = 0.000000, NVP = 0
    Scenario func::nom
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.658, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

CCD: Before drc optimization
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.3500/0.0000, total Tran/Cap cost = 0.3500/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0045

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.658258, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.658258, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group **in2reg_default**  WNS = 1.658258, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.675884, TNS = 0.000000, NVP = 0
    Scenario func::nom
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.658, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.3500/0.0000, total Tran/Cap cost = 0.3500/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9884

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.658258, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.658258, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group **in2reg_default**  WNS = 1.658258, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.675884, TNS = 0.000000, NVP = 0
    Scenario func::nom
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.658, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.081664, elapsed 0.081847, speed up 0.997764.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.190000

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT


register reference list:
   saed32rvt_c/DFFARX1_RVT
   saed32rvt_c/DFFARX2_RVT
   saed32rvt_c/DFFASRX1_RVT
   saed32rvt_c/DFFASRX2_RVT
   saed32rvt_c/DFFASX1_RVT
   saed32rvt_c/DFFASX2_RVT
   saed32rvt_c/DFFNARX1_RVT
   saed32rvt_c/DFFNARX2_RVT
   saed32rvt_c/DFFNASRNX1_RVT
   saed32rvt_c/DFFNASRNX2_RVT
   saed32rvt_c/DFFNASRQX1_RVT
   saed32rvt_c/DFFNASRQX2_RVT
   saed32rvt_c/DFFNASRX1_RVT
   saed32rvt_c/DFFNASRX2_RVT
   saed32rvt_c/DFFNASX1_RVT
   saed32rvt_c/DFFNASX2_RVT
   saed32rvt_c/DFFNX1_RVT
   saed32rvt_c/DFFNX2_RVT
   saed32rvt_c/DFFSSRX1_RVT
   saed32rvt_c/DFFSSRX2_RVT
   saed32rvt_c/DFFX1_RVT
   saed32rvt_c/DFFX2_RVT
   saed32rvt_c/LARX1_RVT
   saed32rvt_c/LARX2_RVT
   saed32rvt_c/LASRNX1_RVT
   saed32rvt_c/LASRNX2_RVT
   saed32rvt_c/LASRQX1_RVT
   saed32rvt_c/LASRQX2_RVT
   saed32rvt_c/LASRX1_RVT
   saed32rvt_c/LASRX2_RVT
   saed32rvt_c/LASX1_RVT
   saed32rvt_c/LASX2_RVT
   saed32rvt_c/LATCHX1_RVT
   saed32rvt_c/LATCHX2_RVT
   saed32rvt_c/LNANDX1_RVT
   saed32rvt_c/LNANDX2_RVT
   saed32rvt_c/RDFFARX1_RVT
   saed32rvt_c/RDFFARX2_RVT
   saed32rvt_c/RDFFNARX1_RVT
   saed32rvt_c/RDFFNARX2_RVT
   saed32rvt_c/RDFFNSRARX1_RVT
   saed32rvt_c/RDFFNSRARX2_RVT
   saed32rvt_c/RDFFNSRASRNX1_RVT
   saed32rvt_c/RDFFNSRASRNX2_RVT
   saed32rvt_c/RDFFNSRASRQX1_RVT
   saed32rvt_c/RDFFNSRASRQX2_RVT
   saed32rvt_c/RDFFNSRASRX1_RVT
   saed32rvt_c/RDFFNSRASRX2_RVT
   saed32rvt_c/RDFFNSRASX1_RVT
   saed32rvt_c/RDFFNSRASX2_RVT
   saed32rvt_c/RDFFNSRX1_RVT
   saed32rvt_c/RDFFNSRX2_RVT
   saed32rvt_c/RDFFNX1_RVT
   saed32rvt_c/RDFFNX2_RVT
   saed32rvt_c/RDFFSRARX1_RVT
   saed32rvt_c/RDFFSRARX2_RVT
   saed32rvt_c/RDFFSRASRX1_RVT
   saed32rvt_c/RDFFSRASRX2_RVT
   saed32rvt_c/RDFFSRASX1_RVT
   saed32rvt_c/RDFFSRASX2_RVT
   saed32rvt_c/RDFFSRSSRX1_RVT
   saed32rvt_c/RDFFSRX1_RVT
   saed32rvt_c/RDFFSRX2_RVT
   saed32rvt_c/RDFFX1_RVT
   saed32rvt_c/RDFFX2_RVT
   saed32rvt_c/RSDFFARX1_RVT
   saed32rvt_c/RSDFFARX2_RVT
   saed32rvt_c/RSDFFNARX1_RVT
   saed32rvt_c/RSDFFNARX2_RVT
   saed32rvt_c/RSDFFNSRARX1_RVT
   saed32rvt_c/RSDFFNSRARX2_RVT
   saed32rvt_c/RSDFFNSRASRNX1_RVT
   saed32rvt_c/RSDFFNSRASRNX2_RVT
   saed32rvt_c/RSDFFNSRASRQX1_RVT
   saed32rvt_c/RSDFFNSRASRQX2_RVT
   saed32rvt_c/RSDFFNSRASRX1_RVT
   saed32rvt_c/RSDFFNSRASRX2_RVT
   saed32rvt_c/RSDFFNSRASX1_RVT
   saed32rvt_c/RSDFFNSRASX2_RVT
   saed32rvt_c/RSDFFNSRX1_RVT
   saed32rvt_c/RSDFFNSRX2_RVT
   saed32rvt_c/RSDFFNX1_RVT
   saed32rvt_c/RSDFFNX2_RVT
   saed32rvt_c/RSDFFSRARX1_RVT
   saed32rvt_c/RSDFFSRARX2_RVT
   saed32rvt_c/RSDFFSRASRX1_RVT
   saed32rvt_c/RSDFFSRASRX2_RVT
   saed32rvt_c/RSDFFSRASX1_RVT
   saed32rvt_c/RSDFFSRASX2_RVT
   saed32rvt_c/RSDFFSRSSRX1_RVT
   saed32rvt_c/RSDFFSRSSRX2_RVT
   saed32rvt_c/RSDFFSRX1_RVT
   saed32rvt_c/RSDFFSRX2_RVT
   saed32rvt_c/RSDFFX1_RVT
   saed32rvt_c/RSDFFX2_RVT
   saed32rvt_c/SDFFARX1_RVT
   saed32rvt_c/SDFFARX2_RVT
   saed32rvt_c/SDFFASRSX1_RVT
   saed32rvt_c/SDFFASRSX2_RVT
   saed32rvt_c/SDFFASRX1_RVT
   saed32rvt_c/SDFFASRX2_RVT
   saed32rvt_c/SDFFASX1_RVT
   saed32rvt_c/SDFFASX2_RVT
   saed32rvt_c/SDFFNARX1_RVT
   saed32rvt_c/SDFFNARX2_RVT
   saed32rvt_c/SDFFNASRX1_RVT
   saed32rvt_c/SDFFNASRX2_RVT
   saed32rvt_c/SDFFNASX1_RVT
   saed32rvt_c/SDFFNASX2_RVT
   saed32rvt_c/SDFFNX1_RVT
   saed32rvt_c/SDFFNX2_RVT
   saed32rvt_c/SDFFSSRX1_RVT
   saed32rvt_c/SDFFSSRX2_RVT
   saed32rvt_c/SDFFX1_RVT
   saed32rvt_c/SDFFX2_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 2 engines
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_REGISTER_POWER, 
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.004166, elapsed 0.004173, speed up 0.998323.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 15), data (VR 0, GR 34, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.220978, Leakage = 0.142383, Internal = 0.077117, Switching = 0.001478
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.658258, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.658258, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.658, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 1.658258, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997377
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.990148
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.996930

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.658258, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.658258, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.658, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997338
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.000000
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.996248

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 1.658258, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 1.658258, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.658, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.092630, elapsed 0.116041, speed up 0.798252.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      6 (100.00%) SumPotEst 0.00145274 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    3  #Initial-Cands      6  #PostFilter-Cands      4  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       8 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      6 (100.00%) SumPotEst 0.00145274 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    3  #Initial-Cands      6  #PostFilter-Cands      4  #Comitted    0 ( 0.00%)  #isDownsizable-filter     1  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      1 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter       8 |      0 
[ISR-TRACE]             slack-filter       0 |      0 


Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Information: Using default layer M4 (OPT-079)

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.189000


Clock-opt route preserve complete         CPU:   369 s (  0.10 hr )  ELAPSE:  9350 s (  2.60 hr )  MEM-PEAK:  1796 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:30:46 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  2 05:30:46 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:46 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:46 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:46 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:46 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:46 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:46 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:46 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:46 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:46 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 0 shapes out of 29 total shapes.
Cached 16 vias out of 130 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           11        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.020-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.020-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     11
number of references:                16
number of site rows:                  4
number of locations attempted:      110
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           9 (120 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 9 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (9.296,2)
  Legal location: (9.296,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_431 (NAND2X0_RVT)
  Input location: (6.104,2)
  Legal location: (6.104,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_432 (NAND2X0_RVT)
  Input location: (7.32,2)
  Legal location: (7.32,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_433 (INVX1_RVT)
  Input location: (9.752,3.672)
  Legal location: (9.752,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (8.384,2)
  Legal location: (8.384,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (4.28,7.016)
  Legal location: (4.28,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.220
Total Legalizer Wall Time: 0.221
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   369 s (  0.10 hr )  ELAPSE:  9350 s (  2.60 hr )  MEM-PEAK:  1796 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =     8 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Mon Jun  2 05:30:47 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  2 05:30:47 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:47 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:47 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:47 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:47 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:47 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:47 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:47 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:47 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:47 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:47 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:47 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:47 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:47 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:47 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:47 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:47 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:47 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 6628 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6628 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 6628 
Net statistics:
Total number of nets     = 18
Number of nets to route  = 15
18 nets are fully connected,
 of which 3 are detail routed and 15 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  5.86     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 6628 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 6628 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69.79
Initial. Layer M1 wire length = 0.89
Initial. Layer M2 wire length = 42.73
Initial. Layer M3 wire length = 26.18
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via VIA12SQ_C count = 20
Initial. Via VIA23SQ_C count = 16
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:30:47 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69.79
phase1. Layer M1 wire length = 0.89
phase1. Layer M2 wire length = 42.73
phase1. Layer M3 wire length = 26.18
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 36
phase1. Via VIA12SQ_C count = 20
phase1. Via VIA23SQ_C count = 16
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun  2 05:30:47 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 69.79
phase2. Layer M1 wire length = 0.89
phase2. Layer M2 wire length = 42.73
phase2. Layer M3 wire length = 26.18
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 36
phase2. Via VIA12SQ_C count = 20
phase2. Via VIA23SQ_C count = 16
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Jun  2 05:30:47 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 69.79
phase3. Layer M1 wire length = 0.89
phase3. Layer M2 wire length = 42.73
phase3. Layer M3 wire length = 26.18
phase3. Layer M4 wire length = 0.00
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 36
phase3. Via VIA12SQ_C count = 20
phase3. Via VIA23SQ_C count = 16
phase3. Via VIA34SQ_C count = 0
phase3. Via VIA45SQ_C count = 0
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  6.08 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  4.53 %
Peak    horizontal track utilization = 40.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6628 

Clock-opt Incremental Global-routing complete  CPU:   369 s (  0.10 hr )  ELAPSE:  9351 s (  2.60 hr )  MEM-PEAK:  1796 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 13 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 16, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0003 seconds to load 11 cell instances into cellmap
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 13 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 53440) (62560 86880)
Chip Core shape: (20000 20000) (105120 53440)
Outside Core shape: (62560 53440) (105120 86880)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  5.86     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         5         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 36 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 36 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 36 Iter  6         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796

Clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 37 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 37 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 37 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 37 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 37 Iter  6         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 37 Iter  7         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 37 Iter  8         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 37 Iter  9         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 37 Iter 10         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 37 Iter 11         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 37 Iter 12         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Design Average RC for design no_ADD  (NEX-011)
Information: r = 1.789008 ohm/um, via_r = 0.463136 ohm/cut, c = 0.066655 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669277 ohm/um, via_r = 0.583625 ohm/cut, c = 0.074095 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Clock-opt optimization Phase 38 Iter  5         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2         0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.189000


Clock-opt route preserve complete         CPU:   370 s (  0.10 hr )  ELAPSE:  9351 s (  2.60 hr )  MEM-PEAK:  1796 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2025-06-02 05:30:48 / Session:  02:35:51 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1797 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.00         3         38.63  142382976.00          11              2.60      1796
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:30:48 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  2 05:30:48 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:48 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:48 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:48 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:48 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:48 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:48 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:48 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:48 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:48 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:48 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:48 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:48 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:48 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:48 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:48 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:48 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:48 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 28 total shapes.
Cached 16 vias out of 130 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           11        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.021-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.021-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     11
number of references:                16
number of site rows:                  4
number of locations attempted:      110
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           9 (120 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 9 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (9.296,2)
  Legal location: (9.296,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_431 (NAND2X0_RVT)
  Input location: (6.104,2)
  Legal location: (6.104,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_432 (NAND2X0_RVT)
  Input location: (7.32,2)
  Legal location: (7.32,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_433 (INVX1_RVT)
  Input location: (9.752,3.672)
  Legal location: (9.752,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (8.384,2)
  Legal location: (8.384,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (4.28,7.016)
  Legal location: (4.28,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.229
Total Legalizer Wall Time: 0.235
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   370 s (  0.10 hr )  ELAPSE:  9352 s (  2.60 hr )  MEM-PEAK:  1796 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =     8 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Mon Jun  2 05:30:48 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  2 05:30:48 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:30:48 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:48 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:48 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:30:48 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:48 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:48 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:30:48 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:30:48 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:30:48 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:48 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:48 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:30:48 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:30:48 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:48 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:30:48 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:30:48 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:30:48 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 6628 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 6628 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,12.51um,10.69um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 6628 
Net statistics:
Total number of nets     = 18
Number of nets to route  = 15
18 nets are fully connected,
 of which 3 are detail routed and 15 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 6628 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
Average gCell capacity  5.86     on layer (1)    M1
Average gCell capacity  10.12    on layer (2)    M2
Average gCell capacity  5.02     on layer (3)    M3
Average gCell capacity  5.21     on layer (4)    M4
Average gCell capacity  2.36     on layer (5)    M5
Average gCell capacity  1.95     on layer (6)    M6
Average gCell capacity  0.90     on layer (7)    M7
Average gCell capacity  0.98     on layer (8)    M8
Average gCell capacity  0.57     on layer (9)    M9
Average gCell capacity  0.14     on layer (10)   MRDL
Average number of tracks per gCell 11.83         on layer (1)    M1
Average number of tracks per gCell 11.86         on layer (2)    M2
Average number of tracks per gCell 6.17  on layer (3)    M3
Average number of tracks per gCell 6.14  on layer (4)    M4
Average number of tracks per gCell 3.33  on layer (5)    M5
Average number of tracks per gCell 3.29  on layer (6)    M6
Average number of tracks per gCell 1.83  on layer (7)    M7
Average number of tracks per gCell 1.71  on layer (8)    M8
Average number of tracks per gCell 1.00  on layer (9)    M9
Average number of tracks per gCell 0.57  on layer (10)   MRDL
Number of gCells = 420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 6628 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 6628 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 6628 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 6628 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69.79
Initial. Layer M1 wire length = 0.89
Initial. Layer M2 wire length = 42.73
Initial. Layer M3 wire length = 26.18
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via VIA12SQ_C count = 20
Initial. Via VIA23SQ_C count = 16
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun  2 05:30:48 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69.79
phase1. Layer M1 wire length = 0.89
phase1. Layer M2 wire length = 42.73
phase1. Layer M3 wire length = 26.18
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 36
phase1. Via VIA12SQ_C count = 20
phase1. Via VIA23SQ_C count = 16
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun  2 05:30:48 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 69.79
phase2. Layer M1 wire length = 0.89
phase2. Layer M2 wire length = 42.73
phase2. Layer M3 wire length = 26.18
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 36
phase2. Via VIA12SQ_C count = 20
phase2. Via VIA23SQ_C count = 16
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Jun  2 05:30:48 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 69.79
phase3. Layer M1 wire length = 0.89
phase3. Layer M2 wire length = 42.73
phase3. Layer M3 wire length = 26.18
phase3. Layer M4 wire length = 0.00
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 36
phase3. Via VIA12SQ_C count = 20
phase3. Via VIA23SQ_C count = 16
phase3. Via VIA34SQ_C count = 0
phase3. Via VIA45SQ_C count = 0
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 

Congestion utilization per direction:
Average vertical track utilization   =  6.08 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  4.53 %
Peak    horizontal track utilization = 40.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 6628 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6628 

Clock-opt Incremental Global-routing complete  CPU:   371 s (  0.10 hr )  ELAPSE:  9352 s (  2.60 hr )  MEM-PEAK:  1796 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454787461  6.565921206751  9.017937505874  45.613387609339  8.634398825080  0.781230640852  7.442083611238  3.181156149079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787332247  8.763589170010  1.911351036960  00.940093709427  0.014847115602  4.045007444037  5.020605516976  6.345884329962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551616982  7.835139815709  8.372519099733  48.003087844586  7.609734459281  3.894386364966  9.819999961759  1.487347187763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173031613  9.852544043308  0.210066110127  51.752475154570  7.466533462198  8.788089207826  8.572536984759  1.334182735409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  18.759899395845  6.246978457981  2.738712939211  6.086733006504  8.868234694724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  07.832803424446  3.794560187951  0.705452168271  6.012888917343  3.718510093956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  36.660390617031  0.435138648083  6.662696826730  8.833424549383  2.924350316216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631759359  5.213535496451  4.512012804123  51.328491253000  5.220007904177  1.353319338724  6.508164685577  3.718848583731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327046769  7.943493231057  3.877015511999  93.564819650820  2.625078295077  0.179197142141  1.696278330334  1.418335637515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433541463  7.138041341386  4.361330991019  90.764031398206  1.031905654498  5.295624407259  5.477269563008  6.963367503103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605555657  8.038173729135  9.639287277774  55.442083610485  0.500006360643  5.658338845567  2.147545072894  4.543874716565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260232464  6.239500630270  3.702212269387  22.079540531424  2.940669736151  5.278997466131  8.072329641465  7.879322578763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795477596  7.847396767510  4.305671704023  91.419306003284  5.095891166744  1.512372770128  7.396892920513  5.512169227835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266167907  8.063326972029  4.288630187880  62.307470830072  3.435394088159  0.373268150450  4.947802603928  1.736316339852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263772009823  6.528340615030  5.386746381676  79.429188474740  2.249508998446  9.662151375706  1.856261398134  4.610361014723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240933084843  9.499448960003  4.902068601492  58.680497610405  1.691902396479  7.689210804170  9.512091790006  7.443546809230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361185277  2.683894666151  7.652116996953  31.202716546656  2.623093731388  7.955581826136  9.931131597763  5.100721909625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612542422  5.277311145670  1.040823519141  76.031758212866  9.380223957571  8.426032425858  4.450248225513  6.313593795213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368410550  3.386714930130  2.542123053166  24.138959327011  2.330813579724  2.560748210998  5.851474564042  3.276467897943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790389360  2.913670253142  5.902020920846  53.106668095117  7.467450596926  3.171275821421  9.815920940044  4.331414837138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641915702  7.411336145364  6.944246976650  66.523846810874  8.021899235702  8.944015738324  5.316104393421  6.051556778038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639417937  5.058743193568  8.009339863439  64.113357381239  6.408520204962  4.112384281156  0.490796192250  2.608324846239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221311351  0.369609626239  4.109427001484  57.019571645006  4.440378882584  3.169767445884  2.299621420116  7.950775167847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118772519  0.997333432538  8.244586760973  20.455360494385  3.649662671878  7.617592587347  0.877632306393  2.667679278063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100610066  1.101274707477  6.554570746653  10.584435388088  2.078261334415  7.847592434182  6.354090479263  7.726098436528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816153657  7.674860407119  0.795845624697  60.432369338711  9.392119848612  8.065049968234  5.947245090240  9.336848639499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269405588  3.460719315410  4.824446379456  87.732067305451  1.682719874767  7.173434818510  9.939562908373  3.617852972683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947817690  0.649322298269  1.017031043513  62.343383262695  8.267301695303  3.493833024350  2.162169383179  6.121424425277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634912012  8.041234764079  2.653000522000  55.904228953318  3.387249360043  4.855774818848  4.837311454829  3.680105703386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421693277015  5.119998988611  0.050820262507  68.813227779196  1.421414458157  1.303342518335  5.375155850943  7.909893802913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524984761330  9.910198608633  2.798206103190  32.407432895623  4.072598239148  3.630087063367  4.031037047093  6.415157227411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479039287  2.777744176438  4.010485050000  49.569982258337  8.455675909424  8.728945643874  6.165659412178  6.390179575058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413823102212  2.693871839184  1.931424294066  73.224062878996  4.661311834208  4.414658979322  4.787635091811  2.219113710369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224705671  7.040238786603  0.003284509589  84.724308112371  4.701280158771  7.205136612169  8.278351598268  1.183725390997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314688630  1.878805806816  3.230072343539  26.490997973267  0.504507709781  4.039282836316  1.398525640544  1.002100861101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261425786746  3.816766518087  1.874740224950  65.593866262150  2.757064618140  1.981345710361  8.147231410715  8.167536777674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711154302068  6.014924434118  0.010405169190  09.573194289219  7.041702374970  5.900068543546  6.092308626814  2.690055083460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772637052116  9.969532796340  9.946656262309  13.922284555580  7.261362793010  3.977636200721  7.096252747515  9.474176100649
3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  1.424225277311  1.567821440823  5.191416279244  1.612866938022  15.184115026031  3.258587212127  0.255137413593  5.952135554075  6.345120328041
2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.412422942123  0.531661089964  2.727011233081  11.306649160747  1.109988613353  3.640424376467  6.979434132421  6.938770355119
9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642545302020  9.208464986735  1.495117746745  81.578660771274  7.214212677809  7.400445431414  6.371380613524  9.843613509910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766344246  9.766505228453  9.210874802189  78.966425544014  6.383248178083  1.934217151556  5.780381937302  4.796392072777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046708409339  8.634395087404  0.781239640852  88.658021712383  1.811563252675  9.922503708324  6.462395206413  8.237022322693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414509427  0.014844377026  4.045006444037  64.434240769766  3.458845051500  2.201168050775  9.678473167786  2.243056917040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408644586  7.609731611605  3.894385364966  02.327184217591  4.873473639511  1.063933767679  0.780633469831  3.142886501878
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 13 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'pri_enc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 16, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976        38.63         11          2          2
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  142382976        38.63         11

Clock-opt command complete                CPU:   371 s (  0.10 hr )  ELAPSE:  9352 s (  2.60 hr )  MEM-PEAK:  1796 MB
Clock-opt command statistics  CPU=6 sec (0.00 hr) ELAPSED=6 sec (0.00 hr) MEM-PEAK=1.754 GB
1
TEST: runCore finalOptoEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2025-06-02 05:30:49 / Session:  02:35:52 / Command:  00:00:11 / CPU:  00:00:10 / Memory: 1797 MB (FLW-8100)
1
icc2_shell> ###########################################################
icc2_shell> ###  to report qor the respective CTS
icc2_shell> ############################################################
icc2_shell> #
icc2_shell> #report_clock_qor
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths > cts_ccd.rpt
icc2_shell> ##########################################################
icc2_shell> #  to save the block
icc2_shell> ########################################################
icc2_shell> report_timng
Error: unknown command 'report_timng' (CMD-005)
icc2_shell> report_timing
[icc2-lic Mon Jun  2 05:31:44 2025] Command 'report_timing' requires licenses
[icc2-lic Mon Jun  2 05:31:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:31:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:31:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:31:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:31:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:31:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:31:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:31:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:31:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:31:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:31:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:31:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:31:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:31:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:31:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:31:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:31:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:31:44 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:31:44 2025
****************************************

  Startpoint: d[3] (input port clocked by Clock)
  Endpoint: q_reg[1] (rising edge-triggered flip-flop clocked by Clock)
  Mode: func
  Corner: nom
  Scenario: func::nom
  Path Group: **in2reg_default**
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock Clock (rise edge)                          0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  input external delay                             0.50      0.53 f
  d[3] (in)                                        0.00      0.53 f
  U18/Y (OR2X1_RVT)                                0.06      0.59 f
  q_reg[1]/SETB (DFFSSRX1_RVT)                     0.00      0.59 f
  data arrival time                                          0.59

  clock Clock (rise edge)                          2.30      2.30
  clock network delay (propagated)                 0.06      2.36
  q_reg[1]/CLK (DFFSSRX1_RVT)                      0.00      2.36 r
  clock uncertainty                               -0.00      2.36
  library setup time                              -0.11      2.25
  data required time                                         2.25
  ------------------------------------------------------------------------
  data required time                                         2.25
  data arrival time                                         -0.59
  ------------------------------------------------------------------------
  slack (MET)                                                1.66


1
icc2_shell> report_units
****************************************
Report : user_units
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:31:59 2025
****************************************

Input Units (set by technology library)
----------------------------------------------
time                         : 1.00ns
resistance                   : 1.00MOhm
capacitance                  : 1.00fF
voltage                      : 1.00V
current                      : 1.00uA
power                        : 1.00pW
length                       : 1.00um
energy                       : 1.00pj/t

Output Units (set by technology library)
----------------------------------------------
time                         : 1.00ns
resistance                   : 1.00MOhm
capacitance                  : 1.00fF
voltage                      : 1.00V
current                      : 1.00uA
power                        : 1.00pW
length                       : 1.00um
energy                       : 1.00pj/t

1
icc2_shell> report_qor
[icc2-lic Mon Jun  2 05:32:07 2025] Command 'report_qor' requires licenses
[icc2-lic Mon Jun  2 05:32:07 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:32:07 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:07 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:07 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:32:07 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:07 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:07 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:32:07 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:07 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:07 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:07 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:07 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:32:07 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:07 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:07 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:32:07 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:07 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:07 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:32:07 2025
****************************************


Scenario           'func::nom'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.56
Critical Path Slack:               1.66
Critical Path Clk Period:          2.30
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.08
Critical Path Slack:               1.68
Critical Path Clk Period:          2.30
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                     11
Buf/Inv Cell Count:                   4
Buf Cell Count:                       2
Inv Cell Count:                       2
Combinational Cell Count:             8
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:                3
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       3
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:               18.30
Noncombinational Area:            20.33
Buf/Inv Area:                     10.67
Total Buffer Area:                 8.13
Total Inverter Area:               2.54
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                      48.20
Net YLength:                      52.00
----------------------------------------
Cell Area (netlist):                             38.63
Cell Area (netlist and physical only):           38.63
Net Length:                      100.20


Design Rules
----------------------------------------
Total Number of Nets:                18
Nets with Violations:                 5
Max Trans Violations:                 5
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> #######################################################
icc2_shell> # set app options
icc2_shell> #########################################################
icc2_shell> #
icc2_shell> #global route
icc2_shell> set_app_options -name route.global.timing_driven -value true
route.global.timing_driven true
icc2_shell> set_app_options -name route.global.crosstalk_driven -value false
route.global.crosstalk_driven false
icc2_shell> #track assignment
icc2_shell> set_app_options -name route.track.timing_driven -value true
route.track.timing_driven true
icc2_shell> set_app_options -name route.track.crosstalk_driven -value true
route.track.crosstalk_driven true
icc2_shell> #
icc2_shell> #detail route
icc2_shell> set_app_options -name route.detail.timing_driven -value true
route.detail.timing_driven true
icc2_shell> set_app_options -name route.detail.save_after_iterations -value false
Error: Invalid value 'false' specified for option 'route.detail.save_after_iterations'
        Use error_info for more info. (CMD-013)
icc2_shell> set_app_options -name route.detail.force_max_number_iterations -value false
route.detail.force_max_number_iterations false
icc2_shell> set_app_options -name route.detail.antenna -value true
route.detail.antenna true
icc2_shell> set_app_options -name route.detail.antenna_fixing_preference -value use_diodes
route.detail.antenna_fixing_preference use_diodes
icc2_shell> set_app_options -name route.detail.diode_libcell_names -value */ANTENNA_RVT
route.detail.diode_libcell_names */ANTENNA_RVT
icc2_shell> #
icc2_shell> ####################################
icc2_shell> #Atomic commands for route_auto
icc2_shell> ###################################
icc2_shell> route_global
[icc2-lic Mon Jun  2 05:32:50 2025] Command 'route_global' requires licenses
[icc2-lic Mon Jun  2 05:32:50 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:32:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:50 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:32:50 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:50 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:50 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:32:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:50 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:32:50 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:50 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:50 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:32:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:50 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)
icc2_shell> #save_block route_global_database
icc2_shell> route_track
[icc2-lic Mon Jun  2 05:32:50 2025] Command 'route_track' requires licenses
[icc2-lic Mon Jun  2 05:32:50 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:32:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:50 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:32:50 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:50 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:50 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:32:50 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:50 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:50 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:32:50 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:50 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:50 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:32:50 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:50 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:50 2025] Check-out of alternate set of keys directly with queueing was successful
Generating Timing information  
Design  Scenario func::nom (Mode func Corner nom)
Generating Timing information  ... Done
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00

Start track assignment

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        true                
track.timing_driven                                     :        true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   22  Proc 6628 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 0 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

Number of wires with overlap after iteration 0 = 32 of 68


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   22  Proc 6628 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 1 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   22  Proc 6628 

Number of wires with overlap after iteration 1 = 28 of 59


Wire length and via report:
---------------------------
Number of M1 wires: 8             : 0
Number of M2 wires: 34           VIA12SQ_C: 27
Number of M3 wires: 17           VIA23SQ_C: 33
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 59                vias: 60

Total M1 wire length: 2.7
Total M2 wire length: 46.6
Total M3 wire length: 29.8
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 79.0

Longest M1 wire length: 0.9
Longest M2 wire length: 5.2
Longest M3 wire length: 5.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 6628 
icc2_shell> #save_block route_track_database
icc2_shell> route_detail
[icc2-lic Mon Jun  2 05:32:51 2025] Command 'route_detail' requires licenses
[icc2-lic Mon Jun  2 05:32:51 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:32:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:51 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:32:51 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:51 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:51 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:32:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:51 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:32:51 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:51 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:51 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:32:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:51 2025] Check-out of alternate set of keys directly with queueing was successful
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.antenna_fixing_preference                        :        use_diodes          
detail.diode_libcell_names                              :        */ANTENNA_RVT       
detail.force_max_number_iterations                      :        false               
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 6628 
Total number of nets = 18, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used  108  Alloctr  108  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 6628 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 6628 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 6628 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    105 micron
Total Number of Contacts =             68
Total Number of Wires =                76
Total Number of PtConns =              7
Total Number of Routed Wires =       74
Total Routed Wire Length =           104 micron
Total Number of Routed Contacts =       68
        Layer             M1 :          3 micron
        Layer             M2 :         58 micron
        Layer             M3 :         44 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :         34
        Via        VIA12SQ_C :         30
        Via   VIA12SQ_C(rot) :          2
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 

Total number of nets = 18
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
icc2_shell> #save_block route_detail_database
icc2_shell> #route_auto
icc2_shell> #
icc2_shell> #
icc2_shell> #
icc2_shell> route_opt
[icc2-lic Mon Jun  2 05:32:51 2025] Command 'route_opt' requires licenses
[icc2-lic Mon Jun  2 05:32:51 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:32:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:51 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:32:51 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:51 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:51 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:32:51 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:51 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:51 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:32:51 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:51 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:51 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:32:51 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:51 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:51 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-06-02 05:32:51 / Session:  02:37:54 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Freeing timing information from routing. (ZRT-574)
RO is run without TCE settings 
Route-opt command begin                   CPU:   376 s (  0.10 hr )  ELAPSE:  9475 s (  2.63 hr )  MEM-PEAK:  1796 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 0 global routed, 16 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'pri_enc'. (NEX-022)
---extraction options---
Corner: nom
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: no_ADD 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 16 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 16, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   376 s (  0.10 hr )  ELAPSE:  9475 s (  2.63 hr )  MEM-PEAK:  1796 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976        38.63         11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  142382976        38.63         11
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Route-opt initialization complete         CPU:   376 s (  0.10 hr )  ELAPSE:  9475 s (  2.63 hr )  MEM-PEAK:  1796 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 55 total shapes.
Cached 16 vias out of 152 total vias.
Total 0.0137 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
INFO: creating 3(r) x 3(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (no_ADD): 9
Total 0.0004 seconds to load 11 cell instances into cellmap
Moveable cells: 9; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
13 out of 13 data nets are detail routed, 3 out of 3 clock nets are detail routed and total 16 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.1004, cell height 1.6720, cell area 3.5118 for total 11 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter  8          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter  9          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter 10          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter 11          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter 12          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 6 Iter 13          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:   376 s (  0.10 hr )  ELAPSE:  9475 s (  2.63 hr )  MEM-PEAK:  1796 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::nom (Mode func Corner nom)
Generating Timing information  ... Done
Information: The net parasitics of block pri_enc are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Mon Jun  2 05:32:52 2025] Command 'legalize_placement' requires licenses
[icc2-lic Mon Jun  2 05:32:52 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:32:52 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:52 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:52 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:32:52 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:52 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:52 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:32:52 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:32:52 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:32:52 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:52 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:52 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:32:52 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:32:52 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:52 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:32:52 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:32:52 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:32:52 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 55 total shapes.
Cached 16 vias out of 152 total vias.

Legalizing Top Level Design pri_enc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 16 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     14.2321            0        Yes DEFAULT
     42.6962           11        Yes DEFAULT_VA

Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 28 sites
        and the median cell width is 26 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes.
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.022-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/no_ADD_SITE_unit.022-0002-colored_displacements.gif'.
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     11
number of references:                16
number of site rows:                  4
number of locations attempted:      110
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:           9 (120 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 9 cells:
Cell: U18 (OR2X1_RVT)
  Input location: (9.296,2)
  Legal location: (9.296,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_431 (NAND2X0_RVT)
  Input location: (6.104,2)
  Legal location: (6.104,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_432 (NAND2X0_RVT)
  Input location: (7.32,2)
  Legal location: (7.32,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_433 (INVX1_RVT)
  Input location: (9.752,3.672)
  Legal location: (9.752,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[1] (DFFSSRX1_RVT)
  Input location: (2,5.344)
  Legal location: (2,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_1 (INVX1_RVT)
  Input location: (8.384,2)
  Legal location: (8.384,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: q_reg[0] (DFFX1_RVT)
  Input location: (2.152,3.672)
  Legal location: (2.152,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: v_reg (DFFX1_RVT)
  Input location: (2.152,2)
  Legal location: (2.152,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U14 (OR3X1_RVT)
  Input location: (4.28,7.016)
  Legal location: (4.28,7.016)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.233
Total Legalizer Wall Time: 0.253
----------------------------------------------------------------

Route-opt legalization complete           CPU:   377 s (  0.10 hr )  ELAPSE:  9476 s (  2.63 hr )  MEM-PEAK:  1796 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell no_ADD is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   22  Alloctr   23  Proc 6628 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 6628 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 6628 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 6628 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Analysis] Total (MB): Used   22  Alloctr   23  Proc 6628 
Num of eco nets = 18
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Init] Total (MB): Used   22  Alloctr   23  Proc 6628 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.antenna_fixing_preference                        :        use_diodes          
detail.diode_libcell_names                              :        */ANTENNA_RVT       
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.force_max_number_iterations                      :        false               
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  111  Alloctr  112  Proc 6628 

Total Wire Length =                    105 micron
Total Number of Contacts =             68
Total Number of Wires =                75
Total Number of PtConns =              8
Total Number of Routed Wires =       74
Total Routed Wire Length =           104 micron
Total Number of Routed Contacts =       68
        Layer             M1 :          3 micron
        Layer             M2 :         58 micron
        Layer             M3 :         44 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :         34
        Via        VIA12SQ_C :         30
        Via   VIA12SQ_C(rot) :          2
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 18)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 6628 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DR] Total (MB): Used   22  Alloctr   23  Proc 6628 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    105 micron
Total Number of Contacts =             68
Total Number of Wires =                75
Total Number of PtConns =              8
Total Number of Routed Wires =       74
Total Routed Wire Length =           104 micron
Total Number of Routed Contacts =       68
        Layer             M1 :          3 micron
        Layer             M2 :         58 micron
        Layer             M3 :         44 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :         34
        Via        VIA12SQ_C :         30
        Via   VIA12SQ_C(rot) :          2
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 

Total number of nets = 18
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    105 micron
Total Number of Contacts =             68
Total Number of Wires =                75
Total Number of PtConns =              8
Total Number of Routed Wires =       74
Total Routed Wire Length =           104 micron
Total Number of Routed Contacts =       68
        Layer             M1 :          3 micron
        Layer             M2 :         58 micron
        Layer             M3 :         44 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :         34
        Via        VIA12SQ_C :         30
        Via   VIA12SQ_C(rot) :          2
        Via       VIA12BAR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 68 vias)
 
    Layer VIA1       =  0.00% (0      / 33      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33      vias)
    Layer VIA2       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
 
Updating the database ...
...updated 0 nets with eco mode
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 6628 
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 0 global routed, 16 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/no_ADD_113664_644574790.timdat

Route-opt ECO routing complete            CPU:   377 s (  0.10 hr )  ELAPSE:  9476 s (  2.63 hr )  MEM-PEAK:  1796 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454787461  6.565921206751  9.017937505874  45.274995609339  8.634398850495  0.781230740852
7.442083411238  3.181156049079  6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527299646  6.131807221832  1.465787932247  91.863088411221  9.113513121588  6.373415209427
0.014844388138  4.045006444037  5.020605316976  6.345884229962  1.220116795077  5.967847396778  6.224305671704  0.238797115000  3.284509578693  9.611151237147  15.415583492720  5.135515921706  8.351399368118
3.725190997333  4.436408244586  7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078063726983  1.314288629075  8.805817928323  14.951622991226  2.700376029939  4.504948902403
9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  8.572536784759  1.334182035409  0.279263761597  8.236528340626  28.481054063816  7.665294753753  7.402240605136
5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711339211  6.086733895492  8.868234594724  62.130696936848  4.394997241690  1.549021786014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224224446  3.794567349375  0.705451168271  74.356074773433  7.185102791441  7.083734717852
7.726838946772  6.376521169969  5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547915947  4.176900638210  2.093711017031  18.589545715196  6.626951029287  8.334244593832
9.243502162169  1.831796121424  2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450648025  5.136313582483  2.135354075634  65.439477012347  7.518129392984  2.200042876031
3.533183387246  5.081644855773  7.188484837311  2.548293680105  5.033867149412  4.225421230531  6.610900762727  0.112330210717  8.452560736008  9.985851474364  18.460951276979  4.349327078817  7.701552299989
9.972300508202  6.250754685030  1.791961421411  6.962781303341  4.183355375155  6.509437909893  6.029136702642  5.459020609208  4.649978460383  1.177467457734  18.969909347214  2.198152069389  4.443315246371
3.804135249843  6.133099101986  1.974527982061  0.319028279245  2.956234072595  4.772693630086  9.633674031037  8.470936815157  0.274113350452  7.669442469766  64.751143192108  7.480211726617  2.389441246383
2.453161041934  2.160515565780  3.817373024796  3.928727777441  8.754040104850  5.000035331795  6.583378455672  1.475458128944  5.438746154547  2.121786390179  41.733061910467  0.800936748222  9.509852707812
3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669496875  2.789964650206  0.723294414657  91.160434476358  9.181125953014  1.036961063734
1.410942700148  4.438813840450  0.644403750206  0.531697663458  8.422996212201  1.679507759678  4.739677862243  0.567170802387  9.771500021733  0.958970596111  65.465334612873  9.689275813234  1.216983883513
INFO: Smart Arc Optimization disabled. 0 modes cleared.
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
Information: Design no_ADD has 18 nets, 0 global routed, 16 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'pri_enc'. (NEX-022)
---extraction options---
Corner: nom
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: no_ADD 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 16 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 16, routed nets = 16, across physical hierarchy nets = 0, parasitics cached nets = 16, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4     1.0000        0  142382976        38.63         11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        4        0  142382976        38.63         11

Route-opt optimization complete                 0.00        0.00      0.00        21         38.63  142382976.00          11              2.63      1796

Route-opt command complete                CPU:   377 s (  0.10 hr )  ELAPSE:  9476 s (  2.63 hr )  MEM-PEAK:  1796 MB
Route-opt command statistics  CPU=1 sec (0.00 hr) ELAPSED=1 sec (0.00 hr) MEM-PEAK=1.754 GB
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2025-06-02 05:32:52 / Session:  02:37:55 / Command:  00:00:01 / CPU:  00:00:00 / Memory: 1797 MB (FLW-8100)
1
icc2_shell> ######################################
icc2_shell> # OUTPUTS
icc2_shell> #
icc2_shell> #
icc2_shell> write_verilog ./results/pri_enc.routed.v
1
icc2_shell> write_sdc -output ./results/pri_enc.routed.sdc
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
1
icc2_shell> write_parasitics -format spef -output ./results/pri_enc_${scenario1}.spef
[icc2-lic Mon Jun  2 05:32:52 2025] Command 'write_parasitics' requires licenses
Information: Design no_ADD has 18 nets, 0 global routed, 16 detail routed. (NEX-024)
NEX: extract design pri_enc
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'ysh_LIBB11:no_ADD.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ./results/pri_enc_func::nom.spef.p1_125.spef 
spefName ./results/pri_enc_func::nom.spef.p1_125.spef, corner name nom 
NEX: write corner ID 1 parasitics to ./results/pri_enc_func::nom.spef.p2_125.spef 
spefName ./results/pri_enc_func::nom.spef.p2_125.spef, corner name nom 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
icc2_shell> report_timing
[icc2-lic Mon Jun  2 05:33:03 2025] Command 'report_timing' requires licenses
[icc2-lic Mon Jun  2 05:33:03 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:33:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:33:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:33:03 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:33:03 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:33:03 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:33:03 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:33:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:33:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:33:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:33:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:33:03 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:33:03 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:33:03 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:33:03 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:33:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:33:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:33:03 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:33:03 2025
****************************************

  Startpoint: d[3] (input port clocked by Clock)
  Endpoint: q_reg[1] (rising edge-triggered flip-flop clocked by Clock)
  Mode: func
  Corner: nom
  Scenario: func::nom
  Path Group: **in2reg_default**
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock Clock (rise edge)                          0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  input external delay                             0.50      0.53 f
  d[3] (in)                                        0.00      0.53 f
  U18/Y (OR2X1_RVT)                                0.07      0.59 f
  q_reg[1]/SETB (DFFSSRX1_RVT)                     0.00      0.59 f
  data arrival time                                          0.59

  clock Clock (rise edge)                          2.30      2.30
  clock network delay (propagated)                 0.06      2.36
  q_reg[1]/CLK (DFFSSRX1_RVT)                      0.00      2.36 r
  clock uncertainty                               -0.00      2.36
  library setup time                              -0.11      2.25
  data required time                                         2.25
  ------------------------------------------------------------------------
  data required time                                         2.25
  data arrival time                                         -0.59
  ------------------------------------------------------------------------
  slack (MET)                                                1.66


1
icc2_shell> report_units
****************************************
Report : user_units
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:33:22 2025
****************************************

Input Units (set by technology library)
----------------------------------------------
time                         : 1.00ns
resistance                   : 1.00MOhm
capacitance                  : 1.00fF
voltage                      : 1.00V
current                      : 1.00uA
power                        : 1.00pW
length                       : 1.00um
energy                       : 1.00pj/t

Output Units (set by technology library)
----------------------------------------------
time                         : 1.00ns
resistance                   : 1.00MOhm
capacitance                  : 1.00fF
voltage                      : 1.00V
current                      : 1.00uA
power                        : 1.00pW
length                       : 1.00um
energy                       : 1.00pj/t

1
icc2_shell> report_qor
[icc2-lic Mon Jun  2 05:33:28 2025] Command 'report_qor' requires licenses
[icc2-lic Mon Jun  2 05:33:28 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:33:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:33:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:33:28 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:33:28 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:33:28 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:33:28 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:33:28 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:33:28 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:33:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:33:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:33:28 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:33:28 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:33:28 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:33:28 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:33:28 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:33:28 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:33:28 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:33:28 2025
****************************************


Scenario           'func::nom'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.57
Critical Path Slack:               1.66
Critical Path Clk Period:          2.30
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.08
Critical Path Slack:               1.68
Critical Path Clk Period:          2.30
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                     11
Buf/Inv Cell Count:                   4
Buf Cell Count:                       2
Inv Cell Count:                       2
Combinational Cell Count:             8
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:                3
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       3
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:               18.30
Noncombinational Area:            20.33
Buf/Inv Area:                     10.67
Total Buffer Area:                 8.13
Total Inverter Area:               2.54
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                      49.25
Net YLength:                      53.25
----------------------------------------
Cell Area (netlist):                             38.63
Cell Area (netlist and physical only):           38.63
Net Length:                      102.50


Design Rules
----------------------------------------
Total Number of Nets:                18
Nets with Violations:                 5
Max Trans Violations:                 5
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> report_units
****************************************
Report : user_units
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:33:36 2025
****************************************

Input Units (set by technology library)
----------------------------------------------
time                         : 1.00ns
resistance                   : 1.00MOhm
capacitance                  : 1.00fF
voltage                      : 1.00V
current                      : 1.00uA
power                        : 1.00pW
length                       : 1.00um
energy                       : 1.00pj/t

Output Units (set by technology library)
----------------------------------------------
time                         : 1.00ns
resistance                   : 1.00MOhm
capacitance                  : 1.00fF
voltage                      : 1.00V
current                      : 1.00uA
power                        : 1.00pW
length                       : 1.00um
energy                       : 1.00pj/t

1
icc2_shell> report_qor
[icc2-lic Mon Jun  2 05:33:42 2025] Command 'report_qor' requires licenses
[icc2-lic Mon Jun  2 05:33:42 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Mon Jun  2 05:33:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:33:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:33:42 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Mon Jun  2 05:33:42 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Mon Jun  2 05:33:42 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:33:42 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Mon Jun  2 05:33:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Mon Jun  2 05:33:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Mon Jun  2 05:33:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:33:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:33:42 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Mon Jun  2 05:33:42 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Mon Jun  2 05:33:42 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:33:42 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Mon Jun  2 05:33:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Mon Jun  2 05:33:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Mon Jun  2 05:33:42 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : pri_enc
Version: W-2024.09
Date   : Mon Jun  2 05:33:42 2025
****************************************


Scenario           'func::nom'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.57
Critical Path Slack:               1.66
Critical Path Clk Period:          2.30
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.08
Critical Path Slack:               1.68
Critical Path Clk Period:          2.30
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                     11
Buf/Inv Cell Count:                   4
Buf Cell Count:                       2
Inv Cell Count:                       2
Combinational Cell Count:             8
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:                3
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       3
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:               18.30
Noncombinational Area:            20.33
Buf/Inv Area:                     10.67
Total Buffer Area:                 8.13
Total Inverter Area:               2.54
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                      49.25
Net YLength:                      53.25
----------------------------------------
Cell Area (netlist):                             38.63
Cell Area (netlist and physical only):           38.63
Net Length:                      102.50


Design Rules
----------------------------------------
Total Number of Nets:                18
Nets with Violations:                 5
Max Trans Violations:                 5
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> set_working_design_stack ysh_LIBB11:pri_enc.design
icc2_shell> 