#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x209fcd0 .scope module, "zap_test" "zap_test" 2 1;
 .timescale 0 0;
P_0x21293b0 .param/l "AL" 0 3 16, C4<1110>;
P_0x21293f0 .param/l "ALU_OPS" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x2129430 .param/l "ARCH_REGS" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x2129470 .param/l "CC" 0 3 5, C4<0011>;
P_0x21294b0 .param/l "CS" 0 3 4, C4<0010>;
P_0x21294f0 .param/l "EQ" 0 3 2, C4<0000>;
P_0x2129530 .param/l "GE" 0 3 12, C4<1010>;
P_0x2129570 .param/l "GT" 0 3 14, C4<1100>;
P_0x21295b0 .param/l "HI" 0 3 10, C4<1000>;
P_0x21295f0 .param/l "LE" 0 3 15, C4<1101>;
P_0x2129630 .param/l "LS" 0 3 11, C4<1001>;
P_0x2129670 .param/l "LT" 0 3 13, C4<1011>;
P_0x21296b0 .param/l "MI" 0 3 6, C4<0100>;
P_0x21296f0 .param/l "NE" 0 3 3, C4<0001>;
P_0x2129730 .param/l "NV" 0 3 17, C4<1111>;
P_0x2129770 .param/l "PHY_REGS" 0 2 3, +C4<00000000000000000000000000101110>;
P_0x21297b0 .param/l "PL" 0 3 7, C4<0101>;
P_0x21297f0 .param/l "SHIFT_OPS" 0 2 5, +C4<00000000000000000000000000000101>;
P_0x2129830 .param/l "VC" 0 3 9, C4<0111>;
P_0x2129870 .param/l "VS" 0 3 8, C4<0110>;
v0x1f458b0_0 .net/2u *"_s0", 31 0, L_0x218b3d0;  1 drivers
v0x2176f90_0 .net/2u *"_s14", 31 0, L_0x218b900;  1 drivers
v0x2177030_0 .net/2u *"_s16", 0 0, L_0x218b9a0;  1 drivers
v0x21770d0_0 .net/2u *"_s18", 0 0, L_0x218ba40;  1 drivers
v0x21771c0_0 .net/2u *"_s4", 0 0, L_0x218b500;  1 drivers
v0x2177300_0 .net/2u *"_s6", 0 0, L_0x218b660;  1 drivers
v0x21773f0_0 .var/2u "i_clk", 0 0;
v0x2177490_0 .net/2u "i_data_abort", 0 0, L_0x218ba40;  alias, 1 drivers
v0x2177530_0 .net/2u "i_data_stall", 0 0, L_0x218b9a0;  alias, 1 drivers
v0x2177660_0 .var/2u "i_fiq", 0 0;
v0x2177700_0 .net/2u "i_instr_abort", 0 0, L_0x218b660;  alias, 1 drivers
v0x21777a0_0 .net/2u "i_instruction", 31 0, L_0x218b3d0;  alias, 1 drivers
v0x2177840_0 .net "i_instruction_address", 31 0, v0x1f5e090_0;  1 drivers
v0x21778e0_0 .var/2u "i_irq", 0 0;
v0x2177980_0 .net/2u "i_rd_data", 31 0, L_0x218b900;  alias, 1 drivers
v0x2177ab0_0 .var/2u "i_reset", 0 0;
v0x2177b50_0 .net/2u "i_valid", 0 0, L_0x218b500;  alias, 1 drivers
v0x2177d00_0 .net "o_address", 31 0, v0x1fb5e90_0;  1 drivers
v0x2177da0_0 .net "o_cpsr", 31 0, v0x2163b50_0;  1 drivers
v0x2177e40_0 .net "o_fiq_ack", 0 0, v0x2162f70_0;  1 drivers
v0x2177ee0_0 .net "o_irq_ack", 0 0, v0x2163e20_0;  1 drivers
v0x2177f80_0 .net "o_mem_reset", 0 0, L_0x21787a0;  1 drivers
v0x2178020_0 .net "o_mem_translate", 0 0, v0x1fe4e50_0;  1 drivers
v0x2178110_0 .net "o_pc", 31 0, v0x2163ee0_0;  1 drivers
v0x21781b0_0 .net "o_read_en", 0 0, L_0x218b240;  1 drivers
v0x21782a0_0 .net "o_signed_byte_en", 0 0, v0x1fb5ff0_0;  1 drivers
v0x2178390_0 .net "o_signed_halfword_en", 0 0, v0x1fb60b0_0;  1 drivers
v0x2178480_0 .net "o_unsigned_byte_en", 0 0, v0x1fe4ef0_0;  1 drivers
v0x2178570_0 .net "o_unsigned_halfword_en", 0 0, v0x1fe4f90_0;  1 drivers
v0x2178660_0 .net "o_wr_data", 31 0, v0x1fe4d10_0;  1 drivers
v0x2178700_0 .net "o_write_en", 0 0, v0x1fe4db0_0;  1 drivers
E_0x1ee8260 .event negedge, v0x2103510_0;
L_0x218b3d0 .cast/2 32, v0x1ef5820_0;
L_0x218b500 .cast/2 1, v0x1ec6f40_0;
L_0x218b660 .cast/2 1, v0x1f5da30_0;
L_0x218b900 .cast/2 32, v0x20e7d90_0;
L_0x218b9a0 .cast/2 1, v0x21287c0_0;
L_0x218ba40 .cast/2 1, v0x21185d0_0;
S_0x21163a0 .scope module, "u_d_cache" "cache" 2 118, 4 1 0, S_0x209fcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address"
    .port_info 3 /OUTPUT 32 "o_data"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 1 "o_hit"
    .port_info 6 /OUTPUT 1 "o_miss"
    .port_info 7 /OUTPUT 1 "o_abort"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /INPUT 1 "i_rd_en"
    .port_info 10 /INPUT 1 "i_wr_en"
    .port_info 11 /INPUT 1 "i_recover"
v0x2121830_0 .net "i_address", 31 0, v0x1fb5e90_0;  alias, 1 drivers
v0x2103510_0 .net "i_clk", 0 0, v0x21773f0_0;  1 drivers
v0x20aac10_0 .net "i_data", 31 0, v0x1fe4d10_0;  alias, 1 drivers
v0x20a7d30_0 .net "i_rd_en", 0 0, L_0x218b240;  alias, 1 drivers
v0x20cef90_0 .net "i_recover", 0 0, L_0x21787a0;  alias, 1 drivers
v0x20924a0_0 .net "i_reset", 0 0, v0x2177ab0_0;  1 drivers
v0x20dbfe0_0 .net "i_wr_en", 0 0, v0x1fe4db0_0;  alias, 1 drivers
v0x210af50 .array/2u "mem", 0 65535, 7 0;
v0x21185d0_0 .var "o_abort", 0 0;
v0x210c0c0_0 .var "o_address", 31 0;
v0x20e7d90_0 .var "o_data", 31 0;
v0x20f2120_0 .var "o_hit", 0 0;
v0x21287c0_0 .var "o_miss", 0 0;
E_0x1ee0990 .event posedge, v0x2103510_0;
S_0x2116120 .scope module, "u_i_cache" "cache" 2 101, 4 1 0, S_0x209fcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address"
    .port_info 3 /OUTPUT 32 "o_data"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 1 "o_hit"
    .port_info 6 /OUTPUT 1 "o_miss"
    .port_info 7 /OUTPUT 1 "o_abort"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /INPUT 1 "i_rd_en"
    .port_info 10 /INPUT 1 "i_wr_en"
    .port_info 11 /INPUT 1 "i_recover"
v0x1e66e50_0 .net "i_address", 31 0, v0x2163ee0_0;  alias, 1 drivers
v0x1e674d0_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
L_0x7f2d87c44408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e67080_0 .net "i_data", 31 0, L_0x7f2d87c44408;  1 drivers
L_0x7f2d87c44450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1fe51f0_0 .net "i_rd_en", 0 0, L_0x7f2d87c44450;  1 drivers
L_0x7f2d87c444e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1fb63e0_0 .net "i_recover", 0 0, L_0x7f2d87c444e0;  1 drivers
v0x1f9b5f0_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
L_0x7f2d87c44498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f89b50_0 .net "i_wr_en", 0 0, L_0x7f2d87c44498;  1 drivers
v0x1f4a880 .array/2u "mem", 0 65535, 7 0;
v0x1f5da30_0 .var "o_abort", 0 0;
v0x1f5e090_0 .var "o_address", 31 0;
v0x1ef5820_0 .var "o_data", 31 0;
v0x1ec6f40_0 .var "o_hit", 0 0;
v0x1ed9a10_0 .var "o_miss", 0 0;
S_0x2118760 .scope module, "u_zap_top" "zap_top" 2 71, 5 31 0, S_0x209fcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_valid"
    .port_info 4 /INPUT 1 "i_instr_abort"
    .port_info 5 /INPUT 32 "i_instruction_address"
    .port_info 6 /OUTPUT 1 "o_read_en"
    .port_info 7 /OUTPUT 1 "o_write_en"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /OUTPUT 1 "o_unsigned_byte_en"
    .port_info 10 /OUTPUT 1 "o_signed_byte_en"
    .port_info 11 /OUTPUT 1 "o_unsigned_halfword_en"
    .port_info 12 /OUTPUT 1 "o_signed_halfword_en"
    .port_info 13 /OUTPUT 1 "o_mem_translate"
    .port_info 14 /INPUT 1 "i_data_stall"
    .port_info 15 /INPUT 1 "i_data_abort"
    .port_info 16 /INPUT 32 "i_rd_data"
    .port_info 17 /OUTPUT 32 "o_wr_data"
    .port_info 18 /INPUT 1 "i_fiq"
    .port_info 19 /INPUT 1 "i_irq"
    .port_info 20 /OUTPUT 1 "o_fiq_ack"
    .port_info 21 /OUTPUT 1 "o_irq_ack"
    .port_info 22 /OUTPUT 32 "o_pc"
    .port_info 23 /OUTPUT 32 "o_cpsr"
    .port_info 24 /OUTPUT 1 "o_mem_reset"
P_0x1fc1340 .param/l "ALU_OPS" 0 5 38, +C4<00000000000000000000000000100000>;
P_0x1fc1380 .param/l "ARCH_REGS" 0 5 34, +C4<00000000000000000000000000100000>;
P_0x1fc13c0 .param/l "DATA_ABORT_VECTOR" 0 5 49, +C4<00000000000000000000000000000000>;
P_0x1fc1400 .param/l "FIQ_VECTOR" 0 5 50, +C4<00000000000000000000000000000100>;
P_0x1fc1440 .param/l "INSTRUCTION_ABORT_VECTOR" 0 5 52, +C4<00000000000000000000000000001100>;
P_0x1fc1480 .param/l "IRQ_VECTOR" 0 5 51, +C4<00000000000000000000000000001000>;
P_0x1fc14c0 .param/l "PHY_REGS" 0 5 46, +C4<00000000000000000000000000101110>;
P_0x1fc1500 .param/l "SHIFT_OPS" 0 5 42, +C4<00000000000000000000000000000101>;
P_0x1fc1540 .param/l "SWI_VECTOR" 0 5 53, +C4<00000000000000000000000000010000>;
P_0x1fc1580 .param/l "UND_VECTOR" 0 5 54, +C4<00000000000000000000000000010100>;
L_0x21787a0 .functor BUFZ 1, v0x2163ab0_0, C4<0>, C4<0>, C4<0>;
L_0x218b240 .functor BUFZ 1, v0x1fb5f50_0, C4<0>, C4<0>, C4<0>;
v0x2167900_0 .net "alu_abt_ff", 0 0, v0x1f83340_0;  1 drivers
v0x2167a10_0 .net "alu_alu_result_ff", 31 0, v0x1f83400_0;  1 drivers
v0x216f090_0 .net "alu_alu_result_nxt", 31 0, v0x1f834a0_0;  1 drivers
v0x216f150_0 .net "alu_dav_ff", 0 0, v0x1fabf70_0;  1 drivers
v0x216f1f0_0 .net "alu_dav_nxt", 0 0, v0x1fac030_0;  1 drivers
v0x216f330_0 .net "alu_destination_index_ff", 5 0, v0x1f91580_0;  1 drivers
v0x216f3f0_0 .net "alu_fiq_ff", 0 0, v0x1f91660_0;  1 drivers
v0x216f4e0_0 .net "alu_flags_ff", 3 0, v0x1f91720_0;  1 drivers
v0x216f5f0_0 .net "alu_irq_ff", 0 0, v0x1f91800_0;  1 drivers
v0x216f720_0 .net "alu_mem_load_ff", 0 0, v0x1fb5f50_0;  1 drivers
v0x216f7c0_0 .net "alu_mem_srcdest_index_ff", 5 0, v0x1fb6170_0;  1 drivers
v0x216f880_0 .net "alu_pc_plus_8_ff", 31 0, v0x1fd7990_0;  1 drivers
v0x216f990_0 .net "alu_swi_ff", 0 0, v0x1fd7a70_0;  1 drivers
v0x216fa80_0 .net "clear_from_alu", 0 0, v0x1eee1e0_0;  1 drivers
v0x216fc30_0 .net "clear_from_writeback", 0 0, v0x2163ab0_0;  1 drivers
v0x216fcd0_0 .net "decode_abt_ff", 0 0, v0x2147420_0;  1 drivers
v0x216fd70_0 .net "decode_alu_operation_ff", 4 0, v0x2147560_0;  1 drivers
v0x216ff20_0 .net "decode_alu_source_ff", 32 0, v0x2147700_0;  1 drivers
v0x2170010_0 .net "decode_condition_code", 3 0, v0x21478a0_0;  1 drivers
v0x2170100_0 .net "decode_destination_index", 5 0, v0x2147a40_0;  1 drivers
v0x21701f0_0 .net "decode_fiq_ff", 0 0, v0x2147be0_0;  1 drivers
v0x21702e0_0 .net "decode_flag_update_ff", 0 0, v0x2147d40_0;  1 drivers
v0x21703d0_0 .net "decode_irq_ff", 0 0, v0x2146580_0;  1 drivers
v0x21704c0_0 .net "decode_mem_load_ff", 0 0, v0x2148290_0;  1 drivers
v0x21705b0_0 .net "decode_mem_pre_index_ff", 0 0, v0x21483d0_0;  1 drivers
v0x21706a0_0 .net "decode_mem_signed_byte_enable_ff", 0 0, v0x2148510_0;  1 drivers
v0x2170790_0 .net "decode_mem_signed_halfword_enable_ff", 0 0, v0x2148680_0;  1 drivers
v0x2170880_0 .net "decode_mem_srcdest_index_ff", 5 0, v0x21487f0_0;  1 drivers
v0x2170990_0 .net "decode_mem_store_ff", 0 0, v0x2148990_0;  1 drivers
v0x2170a80_0 .net "decode_mem_translate_ff", 0 0, v0x2148b20_0;  1 drivers
v0x2170b70_0 .net "decode_mem_unsigned_byte_enable_ff", 0 0, v0x2148c90_0;  1 drivers
v0x2170c60_0 .net "decode_mem_unsigned_halfword_enable_ff", 0 0, v0x2148e00_0;  1 drivers
v0x2170d50_0 .net "decode_pc_plus_8_ff", 31 0, v0x2148f70_0;  1 drivers
v0x216fe80_0 .net "decode_shift_length_ff", 32 0, v0x2149030_0;  1 drivers
v0x2171070_0 .net "decode_shift_operation_ff", 2 0, v0x21491f0_0;  1 drivers
v0x2171180_0 .net "decode_shift_source_ff", 32 0, v0x21493c0_0;  1 drivers
v0x2171290_0 .net "decode_swi_ff", 0 0, v0x2149640_0;  1 drivers
v0x2171380_0 .net "fetch_instr_abort", 0 0, v0x214ad80_0;  1 drivers
v0x2171470_0 .net "fetch_instruction", 31 0, v0x214ae50_0;  1 drivers
v0x2171530_0 .net "fetch_pc_plus_8_ff", 31 0, v0x214aef0_0;  1 drivers
v0x2171640_0 .net "fetch_valid", 0 0, v0x214af90_0;  1 drivers
v0x21716e0_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
v0x2171780_0 .net "i_data_abort", 0 0, L_0x218ba40;  alias, 1 drivers
v0x2171820_0 .net "i_data_stall", 0 0, L_0x218b9a0;  alias, 1 drivers
v0x21718c0_0 .net "i_fiq", 0 0, v0x2177660_0;  1 drivers
v0x21719b0_0 .net "i_instr_abort", 0 0, L_0x218b660;  alias, 1 drivers
v0x2171a50_0 .net "i_instruction", 31 0, L_0x218b3d0;  alias, 1 drivers
v0x2171af0_0 .net "i_instruction_address", 31 0, v0x1f5e090_0;  alias, 1 drivers
v0x2171be0_0 .net "i_irq", 0 0, v0x21778e0_0;  1 drivers
v0x2171cd0_0 .net "i_rd_data", 31 0, L_0x218b900;  alias, 1 drivers
v0x2171dc0_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
v0x2171e60_0 .net "i_valid", 0 0, L_0x218b500;  alias, 1 drivers
v0x2171f00_0 .net "issue_abt_ff", 0 0, v0x2155ac0_0;  1 drivers
v0x2171ff0_0 .net "issue_alu_operation_ff", 4 0, v0x2155b60_0;  1 drivers
v0x21720e0_0 .net "issue_alu_source_ff", 32 0, v0x2155c40_0;  1 drivers
v0x21721f0_0 .net "issue_alu_source_value_ff", 31 0, v0x2155d20_0;  1 drivers
v0x21722b0_0 .net "issue_condition_code_ff", 3 0, v0x2155ee0_0;  1 drivers
v0x21723c0_0 .net "issue_destination_index_ff", 5 0, v0x2155fc0_0;  1 drivers
v0x21724d0_0 .net "issue_fiq_ff", 0 0, v0x21560a0_0;  1 drivers
v0x21725c0_0 .net "issue_flag_update_ff", 0 0, v0x2156160_0;  1 drivers
v0x21726b0_0 .net "issue_irq_ff", 0 0, v0x2156220_0;  1 drivers
v0x21727a0_0 .net "issue_mem_load_ff", 0 0, v0x21562e0_0;  1 drivers
v0x2172890_0 .net "issue_mem_pre_index_ff", 0 0, v0x21563a0_0;  1 drivers
v0x2172980_0 .net "issue_mem_signed_byte_enable_ff", 0 0, v0x2156460_0;  1 drivers
v0x2172a70_0 .net "issue_mem_signed_halfword_enable_ff", 0 0, v0x2156520_0;  1 drivers
v0x2153a60_0 .net "issue_mem_srcdest_index_ff", 5 0, v0x21565e0_0;  1 drivers
v0x2170df0_0 .net "issue_mem_srcdest_value_ff", 31 0, v0x2154db0_0;  1 drivers
v0x2170f00_0 .net "issue_mem_store_ff", 0 0, v0x2156a90_0;  1 drivers
v0x2172f20_0 .net "issue_mem_translate_ff", 0 0, v0x2156b50_0;  1 drivers
v0x2172fc0_0 .net "issue_mem_unsigned_byte_enable_ff", 0 0, v0x2156c10_0;  1 drivers
v0x21730b0_0 .net "issue_mem_unsigned_halfword_enable_ff", 0 0, v0x2156cd0_0;  1 drivers
v0x21731a0_0 .net "issue_pc_plus_8_ff", 31 0, v0x2156d90_0;  1 drivers
v0x2173290_0 .net "issue_shift_length_ff", 32 0, v0x21571f0_0;  1 drivers
v0x2173380_0 .net "issue_shift_length_value_ff", 31 0, v0x21572d0_0;  1 drivers
v0x2173420_0 .net "issue_shift_operation_ff", 2 0, v0x2157490_0;  1 drivers
v0x21734c0_0 .net "issue_shift_source_ff", 32 0, v0x2157570_0;  1 drivers
v0x21735b0_0 .net "issue_shift_source_value_ff", 31 0, v0x2157650_0;  1 drivers
v0x21736e0_0 .net "issue_shifter_disable_ff", 0 0, v0x2157810_0;  1 drivers
v0x2173780_0 .net "issue_swi_ff", 0 0, v0x2157ac0_0;  1 drivers
v0x2173870_0 .net "memory_alu_result_ff", 31 0, v0x215ca40_0;  1 drivers
v0x2173910_0 .net "memory_dav_ff", 0 0, v0x215cae0_0;  1 drivers
v0x21739b0_0 .net "memory_destination_index_ff", 5 0, v0x215cc90_0;  1 drivers
v0x2173a50_0 .net "memory_fiq_ff", 0 0, v0x215cd30_0;  1 drivers
v0x2173b40_0 .net "memory_flags_ff", 3 0, v0x215cdd0_0;  1 drivers
v0x2173c30_0 .net "memory_instr_abort_ff", 0 0, v0x215ce70_0;  1 drivers
v0x2173d20_0 .net "memory_irq_ff", 0 0, v0x215cf10_0;  1 drivers
v0x2173e10_0 .net "memory_mem_load_ff", 0 0, v0x215cfb0_0;  1 drivers
v0x2173f00_0 .net "memory_mem_srcdest_index_ff", 5 0, v0x215d050_0;  1 drivers
v0x2173fa0_0 .net "memory_pc_plus_8_ff", 31 0, v0x215d0f0_0;  1 drivers
v0x2174090_0 .net "memory_swi_ff", 0 0, v0x215d190_0;  1 drivers
v0x2174180_0 .net "o_address", 31 0, v0x1fb5e90_0;  alias, 1 drivers
v0x2174270_0 .net "o_cpsr", 31 0, v0x2163b50_0;  alias, 1 drivers
v0x2174310_0 .net "o_fiq_ack", 0 0, v0x2162f70_0;  alias, 1 drivers
v0x21743b0_0 .net "o_irq_ack", 0 0, v0x2163e20_0;  alias, 1 drivers
v0x2174450_0 .net "o_mem_reset", 0 0, L_0x21787a0;  alias, 1 drivers
v0x21744f0_0 .net "o_mem_translate", 0 0, v0x1fe4e50_0;  alias, 1 drivers
v0x2174590_0 .net "o_pc", 31 0, v0x2163ee0_0;  alias, 1 drivers
v0x2174680_0 .net "o_read_en", 0 0, L_0x218b240;  alias, 1 drivers
v0x2174720_0 .net "o_signed_byte_en", 0 0, v0x1fb5ff0_0;  alias, 1 drivers
v0x21747c0_0 .net "o_signed_halfword_en", 0 0, v0x1fb60b0_0;  alias, 1 drivers
v0x2174860_0 .net "o_unsigned_byte_en", 0 0, v0x1fe4ef0_0;  alias, 1 drivers
v0x2174900_0 .net "o_unsigned_halfword_en", 0 0, v0x1fe4f90_0;  alias, 1 drivers
v0x21749a0_0 .net "o_wr_data", 31 0, v0x1fe4d10_0;  alias, 1 drivers
v0x2174a90_0 .net "o_write_en", 0 0, v0x1fe4db0_0;  alias, 1 drivers
v0x2174b80_0 .net "pc_from_alu", 31 0, v0x1fd78b0_0;  1 drivers
v0x2174c70_0 .net "rd_data_0", 31 0, v0x2163fa0_0;  1 drivers
v0x2174d60_0 .net "rd_data_1", 31 0, v0x2164040_0;  1 drivers
v0x2174e50_0 .net "rd_data_2", 31 0, v0x21640e0_0;  1 drivers
v0x2174f40_0 .net "rd_data_3", 31 0, v0x2164180_0;  1 drivers
v0x2175030_0 .net "rd_index_0", 5 0, v0x2156e70_0;  1 drivers
v0x2175120_0 .net "rd_index_1", 5 0, v0x2156f50_0;  1 drivers
v0x2175210_0 .net "rd_index_2", 5 0, v0x2157030_0;  1 drivers
v0x2175300_0 .net "rd_index_3", 5 0, v0x2157110_0;  1 drivers
v0x21753f0_0 .net "shifter_abt_ff", 0 0, v0x216d040_0;  1 drivers
v0x21754e0_0 .net "shifter_alu_operation_ff", 4 0, v0x216d0e0_0;  1 drivers
v0x21755d0_0 .net "shifter_alu_source_value_ff", 31 0, v0x216d1b0_0;  1 drivers
v0x21756c0_0 .net "shifter_condition_code_ff", 3 0, v0x216d280_0;  1 drivers
v0x21757b0_0 .net "shifter_destination_index_ff", 5 0, v0x216d350_0;  1 drivers
v0x2175850_0 .net "shifter_fiq_ff", 0 0, v0x216d440_0;  1 drivers
v0x2175940_0 .net "shifter_flag_update_ff", 0 0, v0x216d4e0_0;  1 drivers
v0x2175a30_0 .net "shifter_irq_ff", 0 0, v0x216d5b0_0;  1 drivers
v0x2175b20_0 .net "shifter_mem_load_ff", 0 0, v0x216d680_0;  1 drivers
v0x2175bc0_0 .net "shifter_mem_pre_index_ff", 0 0, v0x216d770_0;  1 drivers
v0x2175cb0_0 .net "shifter_mem_signed_byte_enable_ff", 0 0, v0x216d810_0;  1 drivers
v0x2175da0_0 .net "shifter_mem_signed_halfword_enable_ff", 0 0, v0x216d8e0_0;  1 drivers
v0x2175e90_0 .net "shifter_mem_srcdest_index_ff", 5 0, v0x216d9b0_0;  1 drivers
v0x2175f30_0 .net "shifter_mem_srcdest_value_ff", 31 0, v0x216daa0_0;  1 drivers
v0x2176020_0 .net "shifter_mem_store_ff", 0 0, v0x216db40_0;  1 drivers
v0x2176110_0 .net "shifter_mem_translate_ff", 0 0, v0x216dc10_0;  1 drivers
v0x2172b10_0 .net "shifter_mem_unsigned_byte_enable_ff", 0 0, v0x216dce0_0;  1 drivers
v0x2172c00_0 .net "shifter_mem_unsigned_halfword_enable_ff", 0 0, v0x216ddb0_0;  1 drivers
v0x2172cf0_0 .net "shifter_pc_plus_8_ff", 31 0, v0x216de80_0;  1 drivers
v0x2172e00_0 .net "shifter_rrx_ff", 0 0, v0x216df50_0;  1 drivers
v0x21769c0_0 .net "shifter_shift_carry_ff", 0 0, v0x216e020_0;  1 drivers
v0x2176a60_0 .net "shifter_shift_operation_ff", 2 0, v0x216e0f0_0;  1 drivers
v0x2176b00_0 .net "shifter_shifted_source_value_ff", 31 0, v0x216e190_0;  1 drivers
v0x2176ba0_0 .net "shifter_swi_ff", 0 0, v0x216e300_0;  1 drivers
v0x2176c90_0 .net "stall_from_decode", 0 0, v0x2149580_0;  1 drivers
v0x2176d30_0 .net "stall_from_issue", 0 0, v0x2157990_0;  1 drivers
v0x2176dd0_0 .net "stall_from_shifter", 0 0, v0x216a490_0;  1 drivers
S_0x2082320 .scope module, "u_zap_alu_main" "zap_alu_main" 5 517, 6 24 0, S_0x2118760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_cpsr_ff"
    .port_info 3 /INPUT 1 "i_clear_from_writeback"
    .port_info 4 /INPUT 1 "i_data_stall"
    .port_info 5 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 6 /INPUT 32 "i_alu_source_value_ff"
    .port_info 7 /INPUT 32 "i_shifted_source_value_ff"
    .port_info 8 /INPUT 1 "i_shift_carry_ff"
    .port_info 9 /INPUT 1 "i_rrx_ff"
    .port_info 10 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 11 /INPUT 1 "i_abt_ff"
    .port_info 12 /INPUT 1 "i_irq_ff"
    .port_info 13 /INPUT 1 "i_fiq_ff"
    .port_info 14 /INPUT 1 "i_swi_ff"
    .port_info 15 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 16 /INPUT 1 "i_mem_load_ff"
    .port_info 17 /INPUT 1 "i_mem_store_ff"
    .port_info 18 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 19 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_translate_ff"
    .port_info 24 /INPUT 4 "i_condition_code_ff"
    .port_info 25 /INPUT 6 "i_destination_index_ff"
    .port_info 26 /INPUT 5 "i_alu_operation_ff"
    .port_info 27 /INPUT 1 "i_flag_update_ff"
    .port_info 28 /OUTPUT 32 "o_alu_result_nxt"
    .port_info 29 /OUTPUT 32 "o_alu_result_ff"
    .port_info 30 /OUTPUT 1 "o_abt_ff"
    .port_info 31 /OUTPUT 1 "o_irq_ff"
    .port_info 32 /OUTPUT 1 "o_fiq_ff"
    .port_info 33 /OUTPUT 1 "o_swi_ff"
    .port_info 34 /OUTPUT 1 "o_dav_ff"
    .port_info 35 /OUTPUT 1 "o_dav_nxt"
    .port_info 36 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 37 /OUTPUT 32 "o_mem_address_ff"
    .port_info 38 /OUTPUT 1 "o_clear_from_alu"
    .port_info 39 /OUTPUT 32 "o_pc_from_alu"
    .port_info 40 /OUTPUT 6 "o_destination_index_ff"
    .port_info 41 /OUTPUT 4 "o_flags_ff"
    .port_info 42 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 43 /OUTPUT 1 "o_mem_load_ff"
    .port_info 44 /OUTPUT 1 "o_mem_store_ff"
    .port_info 45 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 46 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 47 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 48 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 49 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 50 /OUTPUT 1 "o_mem_translate_ff"
P_0x21298c0 .param/l "ADC" 0 7 7, C4<0101>;
P_0x2129900 .param/l "ADD" 0 7 6, C4<0100>;
P_0x2129940 .param/l "AL" 0 3 16, C4<1110>;
P_0x2129980 .param/l "ALU_OPS" 0 6 27, +C4<00000000000000000000000000100000>;
P_0x21299c0 .param/l "AND" 0 7 2, C4<0000>;
P_0x2129a00 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x2129a40 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x2129a80 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x2129ac0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x2129b00 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x2129b40 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x2129b80 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x2129bc0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x2129c00 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x2129c40 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x2129c80 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x2129cc0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x2129d00 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x2129d40 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x2129d80 .param/l "BIC" 0 7 16, C4<1110>;
P_0x2129dc0 .param/l "C" 1 6 103, +C4<00000000000000000000000000000001>;
P_0x2129e00 .param/l "CC" 0 3 5, C4<0011>;
P_0x2129e40 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x2129e80 .param/l "CMN" 0 7 13, C4<1011>;
P_0x2129ec0 .param/l "CMP" 0 7 12, C4<1010>;
P_0x2129f00 .param/l "CS" 0 3 4, C4<0010>;
P_0x2129f40 .param/l "EOR" 0 7 3, C4<0001>;
P_0x2129f80 .param/l "EQ" 0 3 2, C4<0000>;
P_0x2129fc0 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x212a000 .param/l "GE" 0 3 12, C4<1010>;
P_0x212a040 .param/l "GT" 0 3 14, C4<1100>;
P_0x212a080 .param/l "HI" 0 3 10, C4<1000>;
P_0x212a0c0 .param/l "LE" 0 3 15, C4<1101>;
P_0x212a100 .param/l "LS" 0 3 11, C4<1001>;
P_0x212a140 .param/l "LT" 0 3 13, C4<1011>;
P_0x212a180 .param/l "MI" 0 3 6, C4<0100>;
P_0x212a1c0 .param/l "MLA" 0 7 19, C4<10001>;
P_0x212a200 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x212a240 .param/l "MOV" 0 7 15, C4<1101>;
P_0x212a280 .param/l "MUL" 0 7 18, C4<10000>;
P_0x212a2c0 .param/l "MVN" 0 7 17, C4<1111>;
P_0x212a300 .param/l "N" 1 6 101, +C4<00000000000000000000000000000011>;
P_0x212a340 .param/l "NE" 0 3 3, C4<0001>;
P_0x212a380 .param/l "NV" 0 3 17, C4<1111>;
P_0x212a3c0 .param/l "ORR" 0 7 14, C4<1100>;
P_0x212a400 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x212a440 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x212a480 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x212a4c0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x212a500 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x212a540 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x212a580 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x212a5c0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x212a600 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x212a640 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x212a680 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x212a6c0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x212a700 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x212a740 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x212a780 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x212a7c0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x212a800 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x212a840 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x212a880 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x212a8c0 .param/l "PHY_REGS" 0 6 25, +C4<00000000000000000000000000101110>;
P_0x212a900 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x212a940 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x212a980 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x212a9c0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x212aa00 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x212aa40 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x212aa80 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x212aac0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x212ab00 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x212ab40 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x212ab80 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x212abc0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x212ac00 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x212ac40 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x212ac80 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x212acc0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x212ad00 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x212ad40 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x212ad80 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x212adc0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x212ae00 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x212ae40 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x212ae80 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x212aec0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x212af00 .param/l "PL" 0 3 7, C4<0101>;
P_0x212af40 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x212af80 .param/l "RSB" 0 7 5, C4<0011>;
P_0x212afc0 .param/l "RSC" 0 7 9, C4<0111>;
P_0x212b000 .param/l "SBC" 0 7 8, C4<0110>;
P_0x212b040 .param/l "SHIFT_OPS" 0 6 26, +C4<00000000000000000000000000000101>;
P_0x212b080 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x212b0c0 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x212b100 .param/l "SUB" 0 7 4, C4<0010>;
P_0x212b140 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x212b180 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x212b1c0 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x212b200 .param/l "TST" 0 7 10, C4<1000>;
P_0x212b240 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x212b280 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x212b2c0 .param/l "V" 1 6 104, +C4<00000000000000000000000000000000>;
P_0x212b300 .param/l "VC" 0 3 9, C4<0111>;
P_0x212b340 .param/l "VS" 0 3 8, C4<0110>;
P_0x212b380 .param/l "Z" 1 6 102, +C4<00000000000000000000000000000010>;
v0x1e8d5d0_0 .var "flags_ff", 3 0;
v0x1f10f80_0 .var "flags_nxt", 3 0;
v0x1f11040_0 .net "i_abt_ff", 0 0, v0x216d040_0;  alias, 1 drivers
v0x1f110e0_0 .net "i_alu_operation_ff", 4 0, v0x216d0e0_0;  alias, 1 drivers
v0x1f111c0_0 .net "i_alu_source_value_ff", 31 0, v0x216d1b0_0;  alias, 1 drivers
v0x1ebfef0_0 .net "i_clear_from_writeback", 0 0, v0x2163ab0_0;  alias, 1 drivers
v0x1ebffb0_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
v0x1ec0050_0 .net "i_condition_code_ff", 3 0, v0x216d280_0;  alias, 1 drivers
v0x1ec0130_0 .net "i_cpsr_ff", 31 0, v0x2163b50_0;  alias, 1 drivers
v0x1ec0210_0 .net "i_data_stall", 0 0, L_0x218b9a0;  alias, 1 drivers
v0x1ec69d0_0 .net "i_destination_index_ff", 5 0, v0x216d350_0;  alias, 1 drivers
v0x1ec6a90_0 .net "i_fiq_ff", 0 0, v0x216d440_0;  alias, 1 drivers
v0x1ec6b50_0 .net "i_flag_update_ff", 0 0, v0x216d4e0_0;  alias, 1 drivers
v0x1ec6c10_0 .net "i_irq_ff", 0 0, v0x216d5b0_0;  alias, 1 drivers
v0x1ec6cd0_0 .net "i_mem_load_ff", 0 0, v0x216d680_0;  alias, 1 drivers
v0x1eee080_0 .net "i_mem_pre_index_ff", 0 0, v0x216d770_0;  alias, 1 drivers
v0x1eee140_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x216d810_0;  alias, 1 drivers
v0x1eee2f0_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x216d8e0_0;  alias, 1 drivers
v0x1eee390_0 .net "i_mem_srcdest_index_ff", 5 0, v0x216d9b0_0;  alias, 1 drivers
v0x1f42fa0_0 .net "i_mem_srcdest_value_ff", 31 0, v0x216daa0_0;  alias, 1 drivers
v0x1f43080_0 .net "i_mem_store_ff", 0 0, v0x216db40_0;  alias, 1 drivers
v0x1f43140_0 .net "i_mem_translate_ff", 0 0, v0x216dc10_0;  alias, 1 drivers
v0x1f43200_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x216dce0_0;  alias, 1 drivers
v0x1f432c0_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x216ddb0_0;  alias, 1 drivers
v0x1f4a380_0 .net "i_pc_plus_8_ff", 31 0, v0x216de80_0;  alias, 1 drivers
v0x1f4a440_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
v0x1f4a4e0_0 .net "i_rrx_ff", 0 0, v0x216df50_0;  alias, 1 drivers
v0x1f4a5a0_0 .net "i_shift_carry_ff", 0 0, v0x216e020_0;  alias, 1 drivers
v0x1f4a660_0 .net "i_shifted_source_value_ff", 31 0, v0x216e190_0;  alias, 1 drivers
v0x1f831a0_0 .net "i_swi_ff", 0 0, v0x216e300_0;  alias, 1 drivers
v0x1f83260_0 .var "mem_address_nxt", 31 0;
v0x1f83340_0 .var "o_abt_ff", 0 0;
v0x1f83400_0 .var "o_alu_result_ff", 31 0;
v0x1f834a0_0 .var "o_alu_result_nxt", 31 0;
v0x1eee1e0_0 .var "o_clear_from_alu", 0 0;
v0x1fabf70_0 .var "o_dav_ff", 0 0;
v0x1fac030_0 .var "o_dav_nxt", 0 0;
v0x1f91580_0 .var "o_destination_index_ff", 5 0;
v0x1f91660_0 .var "o_fiq_ff", 0 0;
v0x1f91720_0 .var "o_flags_ff", 3 0;
v0x1f91800_0 .var "o_irq_ff", 0 0;
v0x1fb5e90_0 .var "o_mem_address_ff", 31 0;
v0x1fb5f50_0 .var "o_mem_load_ff", 0 0;
v0x1fb5ff0_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x1fb60b0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x1fb6170_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x1fe4d10_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x1fe4db0_0 .var "o_mem_store_ff", 0 0;
v0x1fe4e50_0 .var "o_mem_translate_ff", 0 0;
v0x1fe4ef0_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x1fe4f90_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x1fd78b0_0 .var "o_pc_from_alu", 31 0;
v0x1fd7990_0 .var "o_pc_plus_8_ff", 31 0;
v0x1fd7a70_0 .var "o_swi_ff", 0 0;
v0x1fd7b30_0 .var "rm", 31 0;
v0x1e66870_0 .var "rn", 31 0;
E_0x20a0ad0/0 .event edge, v0x1f110e0_0, v0x1ec0050_0, v0x1e8d5d0_0, v0x20ab8a0_0;
E_0x20a0ad0/1 .event edge, v0x1e66870_0, v0x1fd7b30_0, v0x1f4a4e0_0, v0x1ec6b50_0;
E_0x20a0ad0/2 .event edge, v0x1ec0130_0, v0x20ab7c0_0, v0x20eae50_0, v0x1eee080_0;
E_0x20a0ad0/3 .event edge, v0x20a2f90_0;
E_0x20a0ad0 .event/or E_0x20a0ad0/0, E_0x20a0ad0/1, E_0x20a0ad0/2, E_0x20a0ad0/3;
E_0x20a0a10 .event edge, v0x1ec0050_0, v0x1e8d5d0_0;
E_0x2037ed0 .event edge, v0x1ec69d0_0, v0x1f834a0_0;
E_0x20a2610 .event edge, v0x1f4a660_0, v0x1f111c0_0, v0x1e8d5d0_0;
S_0x211a890 .scope begin, "blk1" "blk1" 6 218, 6 218 0, S_0x2082320;
 .timescale 0 0;
v0x20ab8a0_0 .var "opcode", 4 0;
v0x20a2f90_0 .var "rd", 31 0;
S_0x208fcf0 .scope begin, "blk2" "blk2" 6 236, 6 236 0, S_0x211a890;
 .timescale 0 0;
v0x20eae50_0 .var "exp_mask", 31 0;
v0x20ab7c0_0 .var/i "i", 31 0;
S_0x20998c0 .scope begin, "blk3" "blk3" 6 256, 6 256 0, S_0x211a890;
 .timescale 0 0;
S_0x20a22b0 .scope function, "is_cc_satisfied" "is_cc_satisfied" 6 357, 6 357 0, S_0x2082320;
 .timescale 0 0;
v0x2116730_0 .var "c", 0 0;
v0x21167f0_0 .var "cc", 3 0;
v0x203fbe0_0 .var "fl", 3 0;
v0x203fcd0_0 .var "is_cc_satisfied", 0 0;
v0x204f0f0_0 .var "n", 0 0;
v0x204f200_0 .var "ok", 0 0;
v0x2107ff0_0 .var "v", 0 0;
v0x2108090_0 .var "z", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied ;
    %load/vec4 v0x203fbe0_0;
    %split/vec4 1;
    %store/vec4 v0x2107ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2116730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2108090_0, 0, 1;
    %store/vec4 v0x204f0f0_0, 0, 1;
    %load/vec4 v0x21167f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %load/vec4 v0x2108090_0;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.1 ;
    %load/vec4 v0x2108090_0;
    %nor/r;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.2 ;
    %load/vec4 v0x2116730_0;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.3 ;
    %load/vec4 v0x2116730_0;
    %nor/r;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.4 ;
    %load/vec4 v0x204f0f0_0;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.5 ;
    %load/vec4 v0x204f0f0_0;
    %nor/r;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.6 ;
    %load/vec4 v0x2107ff0_0;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.7 ;
    %load/vec4 v0x2107ff0_0;
    %nor/r;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.8 ;
    %load/vec4 v0x2116730_0;
    %load/vec4 v0x2108090_0;
    %nor/r;
    %and;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.9 ;
    %load/vec4 v0x2116730_0;
    %nor/r;
    %load/vec4 v0x2108090_0;
    %or;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.10 ;
    %load/vec4 v0x204f0f0_0;
    %load/vec4 v0x2107ff0_0;
    %xor;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.11 ;
    %load/vec4 v0x204f0f0_0;
    %load/vec4 v0x2107ff0_0;
    %xor;
    %nor/r;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0x204f0f0_0;
    %load/vec4 v0x2107ff0_0;
    %xor;
    %load/vec4 v0x2108090_0;
    %nor/r;
    %and;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0x204f0f0_0;
    %load/vec4 v0x2107ff0_0;
    %xor;
    %nor/r;
    %load/vec4 v0x2108090_0;
    %or;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x204f200_0, 0, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %load/vec4 v0x204f200_0;
    %store/vec4 v0x203fcd0_0, 0, 1;
    %end;
S_0x20b28c0 .scope function, "process_arithmetic_instructions" "process_arithmetic_instructions" 6 313, 6 313 0, S_0x2082320;
 .timescale 0 0;
v0x20a0f20_0 .var "flags", 3 0;
v0x20a1d90_0 .var "i_flag_upd", 0 0;
v0x20a1e30_0 .var "op", 4 0;
v0x20a1870_0 .var "process_arithmetic_instructions", 35 0;
v0x20a1950_0 .var "rm", 31 0;
v0x20a1350_0 .var "rn", 31 0;
v0x20a1430_0 .var "rrx", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.process_arithmetic_instructions ;
    %fork t_1, S_0x20b02c0;
    %jmp t_0;
    .scope S_0x20b02c0;
t_1 ;
    %load/vec4 v0x20a1430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x20a0f20_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x20a1950_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x20a1950_0, 0, 32;
T_1.17 ;
    %load/vec4 v0x20a1e30_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %jmp T_1.27;
T_1.19 ;
    %load/vec4 v0x20a1350_0;
    %pad/u 33;
    %load/vec4 v0x20a1950_0;
    %pad/u 33;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x20a0e30_0, 0, 32;
    %store/vec4 v0x20adcc0_0, 0, 1;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v0x20a1350_0;
    %pad/u 33;
    %load/vec4 v0x20a1950_0;
    %pad/u 33;
    %add;
    %load/vec4 v0x20a0f20_0;
    %parti/s 1, 1, 2;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x20a0e30_0, 0, 32;
    %store/vec4 v0x20adcc0_0, 0, 1;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v0x20a1350_0;
    %pad/u 33;
    %load/vec4 v0x20a1950_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x20a0e30_0, 0, 32;
    %store/vec4 v0x20adcc0_0, 0, 1;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v0x20a1350_0;
    %pad/u 33;
    %load/vec4 v0x20a1950_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x20a0e30_0, 0, 32;
    %store/vec4 v0x20adcc0_0, 0, 1;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v0x20a1350_0;
    %pad/u 33;
    %load/vec4 v0x20a1950_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0x20a0f20_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x20a0e30_0, 0, 32;
    %store/vec4 v0x20adcc0_0, 0, 1;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v0x20a1950_0;
    %pad/u 33;
    %load/vec4 v0x20a1350_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0x20a0f20_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x20a0e30_0, 0, 32;
    %store/vec4 v0x20adcc0_0, 0, 1;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v0x20a1950_0;
    %pad/u 33;
    %load/vec4 v0x20a1350_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x20a0e30_0, 0, 32;
    %store/vec4 v0x20adcc0_0, 0, 1;
    %jmp T_1.27;
T_1.26 ;
    %load/vec4 v0x20a1950_0;
    %pad/u 33;
    %load/vec4 v0x20a1350_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x20a0e30_0, 0, 32;
    %store/vec4 v0x20adcc0_0, 0, 1;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %load/vec4 v0x20a0f20_0;
    %store/vec4 v0x20adda0_0, 0, 4;
    %load/vec4 v0x20a1d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %load/vec4 v0x20a0e30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20adda0_0, 4, 1;
T_1.30 ;
    %load/vec4 v0x20a0e30_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20adda0_0, 4, 1;
T_1.32 ;
    %load/vec4 v0x20adcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20adda0_0, 4, 1;
T_1.34 ;
    %load/vec4 v0x20a1350_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x20a1950_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x20a0e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x20a1350_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20adda0_0, 4, 1;
T_1.36 ;
T_1.28 ;
    %load/vec4 v0x20adda0_0;
    %load/vec4 v0x20a0e30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x20a1870_0, 0, 36;
    %end;
    .scope S_0x20b28c0;
t_0 %join;
    %end;
S_0x20b02c0 .scope begin, "blk3" "blk3" 6 315, 6 315 0, S_0x20b28c0;
 .timescale 0 0;
v0x20adcc0_0 .var "c", 0 0;
v0x20adda0_0 .var "flags_out", 3 0;
v0x20a0e30_0 .var "rd", 31 0;
S_0x1e96a50 .scope function, "process_logical_instructions" "process_logical_instructions" 6 271, 6 271 0, S_0x2082320;
 .timescale 0 0;
v0x1fdc810_0 .var "flags", 3 0;
v0x1fdc910_0 .var "i_flag_upd", 0 0;
v0x1fdc9d0_0 .var "op", 4 0;
v0x1fdca90_0 .var "process_logical_instructions", 35 0;
v0x1e8d300_0 .var "rm", 31 0;
v0x1e8d430_0 .var "rn", 31 0;
v0x1e8d510_0 .var "rrx", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.process_logical_instructions ;
    %fork t_3, S_0x1f99ec0;
    %jmp t_2;
    .scope S_0x1f99ec0;
t_3 ;
    %load/vec4 v0x1e8d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.38, 8;
    %load/vec4 v0x1fdc810_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1e8d300_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1e8d300_0, 0, 32;
    %load/vec4 v0x1e8d300_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x1fdc770_0, 0, 1;
T_2.38 ;
    %load/vec4 v0x1fdc9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_2.47, 6;
    %jmp T_2.48;
T_2.40 ;
    %load/vec4 v0x1e8d430_0;
    %load/vec4 v0x1e8d300_0;
    %and;
    %store/vec4 v0x20400a0_0, 0, 32;
    %jmp T_2.48;
T_2.41 ;
    %load/vec4 v0x1e8d430_0;
    %load/vec4 v0x1e8d300_0;
    %xor;
    %store/vec4 v0x20400a0_0, 0, 32;
    %jmp T_2.48;
T_2.42 ;
    %load/vec4 v0x1e8d430_0;
    %load/vec4 v0x1e8d300_0;
    %inv;
    %and;
    %store/vec4 v0x20400a0_0, 0, 32;
    %jmp T_2.48;
T_2.43 ;
    %load/vec4 v0x1e8d300_0;
    %store/vec4 v0x20400a0_0, 0, 32;
    %jmp T_2.48;
T_2.44 ;
    %load/vec4 v0x1e8d300_0;
    %inv;
    %store/vec4 v0x20400a0_0, 0, 32;
    %jmp T_2.48;
T_2.45 ;
    %load/vec4 v0x1e8d430_0;
    %load/vec4 v0x1e8d300_0;
    %or;
    %store/vec4 v0x20400a0_0, 0, 32;
    %jmp T_2.48;
T_2.46 ;
    %load/vec4 v0x1e8d430_0;
    %load/vec4 v0x1e8d300_0;
    %and;
    %store/vec4 v0x20400a0_0, 0, 32;
    %jmp T_2.48;
T_2.47 ;
    %load/vec4 v0x1e8d430_0;
    %load/vec4 v0x1e8d430_0;
    %xor;
    %store/vec4 v0x20400a0_0, 0, 32;
    %jmp T_2.48;
T_2.48 ;
    %pop/vec4 1;
    %load/vec4 v0x1fdc810_0;
    %store/vec4 v0x203ffa0_0, 0, 4;
    %load/vec4 v0x1e8d510_0;
    %load/vec4 v0x1fdc910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.49, 8;
    %load/vec4 v0x1fdc770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203ffa0_0, 4, 1;
T_2.49 ;
    %load/vec4 v0x20400a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1fdc910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.51, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203ffa0_0, 4, 1;
T_2.51 ;
    %load/vec4 v0x20400a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x1fdc910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.53, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203ffa0_0, 4, 1;
T_2.53 ;
    %load/vec4 v0x203ffa0_0;
    %load/vec4 v0x20400a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1fdca90_0, 0, 36;
    %end;
    .scope S_0x1e96a50;
t_2 %join;
    %end;
S_0x1f99ec0 .scope begin, "blk2" "blk2" 6 273, 6 273 0, S_0x1e96a50;
 .timescale 0 0;
v0x203ffa0_0 .var "flags_out", 3 0;
v0x20400a0_0 .var "rd", 31 0;
v0x1fdc770_0 .var "tmp_carry", 0 0;
S_0x211abf0 .scope module, "u_zap_decode_main" "zap_decode_main" 5 284, 9 25 0, S_0x2118760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 1 "i_stall_from_issue"
    .port_info 7 /INPUT 1 "i_irq"
    .port_info 8 /INPUT 1 "i_fiq"
    .port_info 9 /INPUT 1 "i_abt"
    .port_info 10 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 11 /INPUT 32 "i_cpu_mode"
    .port_info 12 /INPUT 32 "i_instruction"
    .port_info 13 /INPUT 1 "i_instruction_valid"
    .port_info 14 /OUTPUT 4 "o_condition_code_ff"
    .port_info 15 /OUTPUT 6 "o_destination_index_ff"
    .port_info 16 /OUTPUT 33 "o_alu_source_ff"
    .port_info 17 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 18 /OUTPUT 33 "o_shift_source_ff"
    .port_info 19 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 20 /OUTPUT 33 "o_shift_length_ff"
    .port_info 21 /OUTPUT 1 "o_flag_update_ff"
    .port_info 22 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 23 /OUTPUT 1 "o_mem_load_ff"
    .port_info 24 /OUTPUT 1 "o_mem_store_ff"
    .port_info 25 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 26 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 27 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 28 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 29 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 30 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 31 /OUTPUT 1 "o_stall_from_decode"
    .port_info 32 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 33 /OUTPUT 1 "o_irq_ff"
    .port_info 34 /OUTPUT 1 "o_fiq_ff"
    .port_info 35 /OUTPUT 1 "o_abt_ff"
    .port_info 36 /OUTPUT 1 "o_swi_ff"
P_0x212bb30 .param/l "ABT" 0 10 4, C4<10111>;
P_0x212bb70 .param/l "AL" 0 3 16, C4<1110>;
P_0x212bbb0 .param/l "ALU_OPS" 0 9 32, +C4<00000000000000000000000000100000>;
P_0x212bbf0 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x212bc30 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x212bc70 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x212bcb0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x212bcf0 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x212bd30 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x212bd70 .param/l "ARCH_REGS" 0 9 28, +C4<00000000000000000000000000100000>;
P_0x212bdb0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x212bdf0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x212be30 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x212be70 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x212beb0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x212bef0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x212bf30 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x212bf70 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x212bfb0 .param/l "CC" 0 3 5, C4<0011>;
P_0x212bff0 .param/l "CS" 0 3 4, C4<0010>;
P_0x212c030 .param/l "EQ" 0 3 2, C4<0000>;
P_0x212c070 .param/l "FIQ" 0 10 2, C4<10001>;
P_0x212c0b0 .param/l "GE" 0 3 12, C4<1010>;
P_0x212c0f0 .param/l "GT" 0 3 14, C4<1100>;
P_0x212c130 .param/l "HI" 0 3 10, C4<1000>;
P_0x212c170 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x212c1b0 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x212c1f0 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0x212c230 .param/l "LE" 0 3 15, C4<1101>;
P_0x212c270 .param/l "LS" 0 3 11, C4<1001>;
P_0x212c2b0 .param/l "LT" 0 3 13, C4<1011>;
P_0x212c2f0 .param/l "MI" 0 3 6, C4<0100>;
P_0x212c330 .param/l "NE" 0 3 3, C4<0001>;
P_0x212c370 .param/l "NV" 0 3 17, C4<1111>;
P_0x212c3b0 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x212c3f0 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x212c430 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x212c470 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x212c4b0 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x212c4f0 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x212c530 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x212c570 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x212c5b0 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x212c5f0 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x212c630 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x212c670 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x212c6b0 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x212c6f0 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x212c730 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x212c770 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x212c7b0 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x212c7f0 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x212c830 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x212c870 .param/l "PHY_REGS" 0 9 39, +C4<00000000000000000000000000101110>;
P_0x212c8b0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x212c8f0 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x212c930 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x212c970 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x212c9b0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x212c9f0 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x212ca30 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x212ca70 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x212cab0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x212caf0 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x212cb30 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x212cb70 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x212cbb0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x212cbf0 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x212cc30 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x212cc70 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x212ccb0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x212ccf0 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x212cd30 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x212cd70 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x212cdb0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x212cdf0 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x212ce30 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x212ce70 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x212ceb0 .param/l "PL" 0 3 7, C4<0101>;
P_0x212cef0 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x212cf30 .param/l "SHIFT_OPS" 0 9 36, +C4<00000000000000000000000000000101>;
P_0x212cf70 .param/l "SVC" 0 10 5, C4<10011>;
P_0x212cfb0 .param/l "SYS" 0 10 7, C4<11111>;
P_0x212cff0 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x212d030 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x212d070 .param/l "UND" 0 10 8, C4<11011>;
P_0x212d0b0 .param/l "USR" 0 10 6, C4<10000>;
P_0x212d0f0 .param/l "VC" 0 3 9, C4<0111>;
P_0x212d130 .param/l "VS" 0 3 8, C4<0110>;
L_0x2178810 .functor BUFZ 1, v0x214ad80_0, C4<0>, C4<0>, C4<0>;
L_0x7f2d87c44018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2179590 .functor XNOR 1, L_0x21794a0, L_0x7f2d87c44018, C4<0>, C4<0>;
L_0x7f2d87c440a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2189ce0 .functor XNOR 1, L_0x2189c40, L_0x7f2d87c440a8, C4<0>, C4<0>;
L_0x7f2d87c44138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x218a080 .functor XNOR 1, L_0x218a480, L_0x7f2d87c44138, C4<0>, C4<0>;
v0x2144980_0 .net/2u *"_s10", 0 0, L_0x7f2d87c44018;  1 drivers
v0x2144a20_0 .net *"_s12", 0 0, L_0x2179590;  1 drivers
v0x2144ac0_0 .net *"_s15", 4 0, L_0x2179650;  1 drivers
v0x2144bd0_0 .net *"_s19", 5 0, L_0x21796f0;  1 drivers
v0x2144cb0_0 .net *"_s21", 4 0, L_0x21797e0;  1 drivers
v0x2144d90_0 .net *"_s22", 32 0, L_0x21798d0;  1 drivers
L_0x7f2d87c44060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2144e70_0 .net *"_s25", 26 0, L_0x7f2d87c44060;  1 drivers
v0x2144f50_0 .net *"_s29", 0 0, L_0x2189c40;  1 drivers
v0x2145030_0 .net *"_s3", 4 0, L_0x2179310;  1 drivers
v0x21451a0_0 .net/2u *"_s30", 0 0, L_0x7f2d87c440a8;  1 drivers
v0x2145280_0 .net *"_s32", 0 0, L_0x2189ce0;  1 drivers
v0x2145340_0 .net *"_s35", 4 0, L_0x2189df0;  1 drivers
v0x2145420_0 .net *"_s39", 5 0, L_0x2189ef0;  1 drivers
v0x2145500_0 .net *"_s41", 4 0, L_0x2189f90;  1 drivers
v0x21455e0_0 .net *"_s42", 32 0, L_0x218a0f0;  1 drivers
L_0x7f2d87c440f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x21456c0_0 .net *"_s45", 26 0, L_0x7f2d87c440f0;  1 drivers
v0x21457a0_0 .net *"_s49", 0 0, L_0x218a480;  1 drivers
v0x2145950_0 .net/2u *"_s50", 0 0, L_0x7f2d87c44138;  1 drivers
v0x21459f0_0 .net *"_s52", 0 0, L_0x218a080;  1 drivers
v0x2145ab0_0 .net *"_s55", 4 0, L_0x218a610;  1 drivers
v0x2145b90_0 .net *"_s59", 5 0, L_0x218a7c0;  1 drivers
v0x2145c70_0 .net *"_s61", 4 0, L_0x218a8b0;  1 drivers
v0x2145d50_0 .net *"_s62", 32 0, L_0x218aa40;  1 drivers
L_0x7f2d87c44180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2145e30_0 .net *"_s65", 26 0, L_0x7f2d87c44180;  1 drivers
v0x2145f10_0 .net *"_s69", 4 0, L_0x218ad10;  1 drivers
v0x2145ff0_0 .net *"_s9", 0 0, L_0x21794a0;  1 drivers
v0x21460d0_0 .net "alu_source_nxt", 32 0, v0x213bae0_0;  1 drivers
v0x2146190_0 .net "bl_fetch_stall", 0 0, v0x2131d80_0;  1 drivers
v0x2146230_0 .net "bl_instruction", 34 0, v0x2131b20_0;  1 drivers
v0x21462d0_0 .net "bl_instruction_valid", 0 0, v0x2131c00_0;  1 drivers
v0x2146370_0 .net "destination_index_nxt", 4 0, v0x213bcd0_0;  1 drivers
v0x2146410_0 .net "i_abt", 0 0, v0x214ad80_0;  alias, 1 drivers
v0x21464b0_0 .net "i_clear_from_alu", 0 0, v0x1eee1e0_0;  alias, 1 drivers
v0x2145840_0 .net "i_clear_from_writeback", 0 0, v0x2163ab0_0;  alias, 1 drivers
v0x2146760_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
v0x2146800_0 .net "i_cpu_mode", 31 0, v0x2163b50_0;  alias, 1 drivers
v0x21468a0_0 .net "i_data_stall", 0 0, L_0x218b9a0;  alias, 1 drivers
v0x2146940_0 .net "i_fiq", 0 0, v0x2177660_0;  alias, 1 drivers
v0x21469e0_0 .net "i_instruction", 31 0, v0x214ae50_0;  alias, 1 drivers
v0x2146ab0_0 .net "i_instruction_valid", 0 0, v0x214af90_0;  alias, 1 drivers
v0x2146b80_0 .net "i_irq", 0 0, v0x21778e0_0;  alias, 1 drivers
v0x2146c50_0 .net "i_pc_plus_8_ff", 31 0, v0x214aef0_0;  alias, 1 drivers
v0x2146cf0_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
v0x2146d90_0 .net "i_stall_from_issue", 0 0, v0x2157990_0;  alias, 1 drivers
v0x2146e80_0 .net "i_stall_from_shifter", 0 0, v0x216a490_0;  alias, 1 drivers
v0x2146f20_0 .net "mem_fetch_stall", 0 0, v0x2143e20_0;  1 drivers
v0x2146fc0_0 .net "mem_fiq", 0 0, v0x2143a90_0;  1 drivers
v0x21470b0_0 .net "mem_instruction", 34 0, v0x2143c40_0;  1 drivers
v0x21471a0_0 .net "mem_instruction_valid", 0 0, v0x2143ce0_0;  1 drivers
v0x2147290_0 .net "mem_irq", 0 0, v0x2143d80_0;  1 drivers
v0x2147380_0 .net "mem_srcdest_index_nxt", 4 0, v0x213c200_0;  1 drivers
v0x2147420_0 .var "o_abt_ff", 0 0;
v0x21474c0_0 .net "o_abt_nxt", 0 0, L_0x2178810;  1 drivers
v0x2147560_0 .var "o_alu_operation_ff", 4 0;
v0x2147640_0 .net "o_alu_operation_nxt", 4 0, v0x213ba10_0;  1 drivers
v0x2147700_0 .var "o_alu_source_ff", 32 0;
v0x21477c0_0 .net "o_alu_source_nxt", 32 0, L_0x2189a20;  1 drivers
v0x21478a0_0 .var "o_condition_code_ff", 3 0;
v0x2147980_0 .net "o_condition_code_nxt", 3 0, v0x213bba0_0;  1 drivers
v0x2147a40_0 .var "o_destination_index_ff", 5 0;
v0x2147b00_0 .net "o_destination_index_nxt", 5 0, L_0x21793b0;  1 drivers
v0x2147be0_0 .var "o_fiq_ff", 0 0;
v0x2147ca0_0 .net "o_fiq_nxt", 0 0, v0x2131a60_0;  1 drivers
v0x2147d40_0 .var "o_flag_update_ff", 0 0;
v0x2147de0_0 .net "o_flag_update_nxt", 0 0, v0x213bdb0_0;  1 drivers
v0x2146580_0 .var "o_irq_ff", 0 0;
v0x2146620_0 .net "o_irq_nxt", 0 0, v0x2131cc0_0;  1 drivers
v0x2148290_0 .var "o_mem_load_ff", 0 0;
v0x2148330_0 .net "o_mem_load_nxt", 0 0, v0x213be70_0;  1 drivers
v0x21483d0_0 .var "o_mem_pre_index_ff", 0 0;
v0x2148470_0 .net "o_mem_pre_index_nxt", 0 0, v0x213bf30_0;  1 drivers
v0x2148510_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x21485b0_0 .net "o_mem_signed_byte_enable_nxt", 0 0, v0x213c080_0;  1 drivers
v0x2148680_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x2148720_0 .net "o_mem_signed_halfword_enable_nxt", 0 0, v0x213c140_0;  1 drivers
v0x21487f0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x21488b0_0 .net "o_mem_srcdest_index_nxt", 5 0, L_0x218adb0;  1 drivers
v0x2148990_0 .var "o_mem_store_ff", 0 0;
v0x2148a50_0 .net "o_mem_store_nxt", 0 0, v0x213c2e0_0;  1 drivers
v0x2148b20_0 .var "o_mem_translate_ff", 0 0;
v0x2148bc0_0 .net "o_mem_translate_nxt", 0 0, v0x213c3a0_0;  1 drivers
v0x2148c90_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x2148d30_0 .net "o_mem_unsigned_byte_enable_nxt", 0 0, v0x213c460_0;  1 drivers
v0x2148e00_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x2148ea0_0 .net "o_mem_unsigned_halfword_enable_nxt", 0 0, v0x213c520_0;  1 drivers
v0x2148f70_0 .var "o_pc_plus_8_ff", 31 0;
v0x2149030_0 .var "o_shift_length_ff", 32 0;
v0x2149110_0 .net "o_shift_length_nxt", 32 0, L_0x218ab30;  1 drivers
v0x21491f0_0 .var "o_shift_operation_ff", 2 0;
v0x21492d0_0 .net "o_shift_operation_nxt", 2 0, v0x213c790_0;  1 drivers
v0x21493c0_0 .var "o_shift_source_ff", 32 0;
v0x21494a0_0 .net "o_shift_source_nxt", 32 0, L_0x218a230;  1 drivers
v0x2149580_0 .var "o_stall_from_decode", 0 0;
v0x2149640_0 .var "o_swi_ff", 0 0;
v0x2149700_0 .var "o_swi_nxt", 0 0;
v0x21497c0_0 .net "shift_length_nxt", 32 0, v0x213c5e0_0;  1 drivers
v0x2149880_0 .net "shift_source_nxt", 32 0, v0x213c830_0;  1 drivers
E_0x21302d0 .event edge, v0x2131d80_0, v0x2143e20_0;
E_0x2130330 .event edge, v0x2143390_0;
E_0x2130390 .event edge, v0x213c200_0, v0x1ec0130_0;
E_0x21303f0 .event edge, v0x213c5e0_0, v0x1ec0130_0;
E_0x2130460 .event edge, v0x213c830_0, v0x1ec0130_0;
E_0x21304c0 .event edge, v0x213bae0_0, v0x1ec0130_0;
E_0x2130560 .event edge, v0x213bcd0_0, v0x1ec0130_0;
L_0x2179310 .part v0x2163b50_0, 0, 5;
L_0x21793b0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x2130560, v0x213bcd0_0, L_0x2179310 (v0x2130a80_0, v0x21309a0_0) v0x2130b60_0 S_0x21307b0;
L_0x21794a0 .part v0x213bae0_0, 32, 1;
L_0x2179650 .part v0x2163b50_0, 0, 5;
L_0x21796f0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x21304c0, L_0x21797e0, L_0x2179650 (v0x2130a80_0, v0x21309a0_0) v0x2130b60_0 S_0x21307b0;
L_0x21797e0 .part v0x213bae0_0, 0, 5;
L_0x21798d0 .concat [ 6 27 0 0], L_0x21796f0, L_0x7f2d87c44060;
L_0x2189a20 .functor MUXZ 33, L_0x21798d0, v0x213bae0_0, L_0x2179590, C4<>;
L_0x2189c40 .part v0x213c830_0, 32, 1;
L_0x2189df0 .part v0x2163b50_0, 0, 5;
L_0x2189ef0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x2130460, L_0x2189f90, L_0x2189df0 (v0x2130a80_0, v0x21309a0_0) v0x2130b60_0 S_0x21307b0;
L_0x2189f90 .part v0x213c830_0, 0, 5;
L_0x218a0f0 .concat [ 6 27 0 0], L_0x2189ef0, L_0x7f2d87c440f0;
L_0x218a230 .functor MUXZ 33, L_0x218a0f0, v0x213c830_0, L_0x2189ce0, C4<>;
L_0x218a480 .part v0x213c5e0_0, 32, 1;
L_0x218a610 .part v0x2163b50_0, 0, 5;
L_0x218a7c0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x21303f0, L_0x218a8b0, L_0x218a610 (v0x2130a80_0, v0x21309a0_0) v0x2130b60_0 S_0x21307b0;
L_0x218a8b0 .part v0x213c5e0_0, 0, 5;
L_0x218aa40 .concat [ 6 27 0 0], L_0x218a7c0, L_0x7f2d87c44180;
L_0x218ab30 .functor MUXZ 33, L_0x218aa40, v0x213c5e0_0, L_0x218a080, C4<>;
L_0x218ad10 .part v0x2163b50_0, 0, 5;
L_0x218adb0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x2130390, v0x213c200_0, L_0x218ad10 (v0x2130a80_0, v0x21309a0_0) v0x2130b60_0 S_0x21307b0;
S_0x21305c0 .scope task, "clear" "clear" 9 209, 9 209 0, S_0x211abf0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2146580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2147be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2149640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2147420_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x21478a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2147a40_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2147700_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2147560_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x21493c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x21491f0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2149030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2147d40_0, 0;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x21487f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2148290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2148990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21483d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2148c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2148510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2148680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2148e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2148b20_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x2148f70_0, 0;
    %end;
S_0x21307b0 .scope function, "translate" "translate" 12 4, 12 4 0, S_0x211abf0;
 .timescale 0 0;
v0x21309a0_0 .var "cpu_mode", 4 0;
v0x2130a80_0 .var "index", 4 0;
v0x2130b60_0 .var "translate", 5 0;
TD_zap_test.u_zap_top.u_zap_decode_main.translate ;
    %load/vec4 v0x2130a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.56, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.57, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.62, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.63, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.64, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.65, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.66, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.67, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.68, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.69, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.70, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.71, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.72, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.73, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.74, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.79, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.80, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.81, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.82, 6;
    %jmp T_4.83;
T_4.55 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.56 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.57 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.58 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.59 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.60 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.61 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.62 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.63 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.64 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.65 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.66 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.67 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.68 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.69 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.70 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.71 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.72 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.73 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.74 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.75 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.76 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.77 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.78 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.79 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.80 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.81 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.82 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.83;
T_4.83 ;
    %pop/vec4 1;
    %load/vec4 v0x21309a0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.84, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.85, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.86, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.87, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.88, 6;
    %jmp T_4.89;
T_4.84 ;
    %load/vec4 v0x2130a80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.90, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.91, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.92, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.93, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.94, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.95, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.96, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.97, 6;
    %jmp T_4.98;
T_4.90 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.98;
T_4.91 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.98;
T_4.92 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.98;
T_4.93 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.98;
T_4.94 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.98;
T_4.95 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.98;
T_4.96 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.98;
T_4.97 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.98;
T_4.98 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.85 ;
    %load/vec4 v0x2130a80_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.99, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.100, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.101, 6;
    %jmp T_4.102;
T_4.99 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.102;
T_4.100 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.102;
T_4.101 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.102;
T_4.102 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.86 ;
    %load/vec4 v0x2130a80_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.103, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.104, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.105, 6;
    %jmp T_4.106;
T_4.103 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.106;
T_4.104 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.106;
T_4.105 ;
    %pushi/vec4 41, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.106;
T_4.106 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.87 ;
    %load/vec4 v0x2130a80_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.107, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.108, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.109, 6;
    %jmp T_4.110;
T_4.107 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.110;
T_4.108 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.110;
T_4.109 ;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.110;
T_4.110 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.88 ;
    %load/vec4 v0x2130a80_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.111, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.112, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.113, 6;
    %jmp T_4.114;
T_4.111 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.114;
T_4.112 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.114;
T_4.113 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x2130b60_0, 0, 6;
    %jmp T_4.114;
T_4.114 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.89 ;
    %pop/vec4 1;
    %end;
S_0x2130c20 .scope module, "u_zap_bl_fsm" "zap_decode_bl_fsm" 9 273, 13 30 0, S_0x211abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_fiq"
    .port_info 3 /INPUT 1 "i_irq"
    .port_info 4 /INPUT 1 "i_clear_from_writeback"
    .port_info 5 /INPUT 1 "i_data_stall"
    .port_info 6 /INPUT 1 "i_clear_from_alu"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 35 "i_instruction"
    .port_info 9 /INPUT 1 "i_instruction_valid"
    .port_info 10 /OUTPUT 35 "o_instruction"
    .port_info 11 /OUTPUT 1 "o_instruction_valid"
    .port_info 12 /OUTPUT 1 "o_stall_from_decode"
    .port_info 13 /OUTPUT 1 "o_fiq"
    .port_info 14 /OUTPUT 1 "o_irq"
P_0x2130e20 .param/l "S0" 1 13 68, +C4<00000000000000000000000000000000>;
P_0x2130e60 .param/l "S1" 1 13 69, +C4<00000000000000000000000000000001>;
v0x2131220_0 .net "i_clear_from_alu", 0 0, v0x1eee1e0_0;  alias, 1 drivers
v0x2131310_0 .net "i_clear_from_writeback", 0 0, v0x2163ab0_0;  alias, 1 drivers
v0x21313e0_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
v0x21314b0_0 .net "i_data_stall", 0 0, L_0x218b9a0;  alias, 1 drivers
v0x2131580_0 .net "i_fiq", 0 0, v0x2143a90_0;  alias, 1 drivers
v0x2131670_0 .net "i_instruction", 34 0, v0x2143c40_0;  alias, 1 drivers
v0x2131710_0 .net "i_instruction_valid", 0 0, v0x2143ce0_0;  alias, 1 drivers
v0x21317b0_0 .net "i_irq", 0 0, v0x2143d80_0;  alias, 1 drivers
v0x2131870_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
v0x21319a0_0 .net "i_stall_from_issue", 0 0, v0x2157990_0;  alias, 1 drivers
v0x2131a60_0 .var "o_fiq", 0 0;
v0x2131b20_0 .var "o_instruction", 34 0;
v0x2131c00_0 .var "o_instruction_valid", 0 0;
v0x2131cc0_0 .var "o_irq", 0 0;
v0x2131d80_0 .var "o_stall_from_decode", 0 0;
v0x2131e40_0 .var "state_ff", 0 0;
v0x2131f00_0 .var "state_nxt", 0 0;
E_0x21311b0/0 .event edge, v0x2131670_0, v0x2131710_0, v0x21317b0_0, v0x2131580_0;
E_0x21311b0/1 .event edge, v0x2131e40_0;
E_0x21311b0 .event/or E_0x21311b0/0, E_0x21311b0/1;
S_0x21322b0 .scope module, "u_zap_decode" "zap_decode" 9 328, 14 33 0, S_0x211abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 35 "i_instruction"
    .port_info 1 /INPUT 1 "i_instruction_valid"
    .port_info 2 /OUTPUT 4 "o_condition_code"
    .port_info 3 /OUTPUT 5 "o_destination_index"
    .port_info 4 /OUTPUT 33 "o_alu_source"
    .port_info 5 /OUTPUT 5 "o_alu_operation"
    .port_info 6 /OUTPUT 33 "o_shift_source"
    .port_info 7 /OUTPUT 3 "o_shift_operation"
    .port_info 8 /OUTPUT 33 "o_shift_length"
    .port_info 9 /OUTPUT 1 "o_flag_update"
    .port_info 10 /OUTPUT 5 "o_mem_srcdest_index"
    .port_info 11 /OUTPUT 1 "o_mem_load"
    .port_info 12 /OUTPUT 1 "o_mem_store"
    .port_info 13 /OUTPUT 1 "o_mem_pre_index"
    .port_info 14 /OUTPUT 1 "o_mem_unsigned_byte_enable"
    .port_info 15 /OUTPUT 1 "o_mem_signed_byte_enable"
    .port_info 16 /OUTPUT 1 "o_mem_signed_halfword_enable"
    .port_info 17 /OUTPUT 1 "o_mem_unsigned_halfword_enable"
    .port_info 18 /OUTPUT 1 "o_mem_translate"
P_0x2132430 .param/l "ABT" 0 10 4, C4<10111>;
P_0x2132470 .param/l "ADC" 0 7 7, C4<0101>;
P_0x21324b0 .param/l "ADD" 0 7 6, C4<0100>;
P_0x21324f0 .param/l "AL" 0 3 16, C4<1110>;
P_0x2132530 .param/l "ALU_OPS" 0 14 43, +C4<00000000000000000000000000100000>;
P_0x2132570 .param/l "AND" 0 7 2, C4<0000>;
P_0x21325b0 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x21325f0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x2132630 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x2132670 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x21326b0 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x21326f0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x2132730 .param/l "ARCH_REGS" 0 14 39, +C4<00000000000000000000000000100000>;
P_0x2132770 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x21327b0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x21327f0 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x2132830 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x2132870 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x21328b0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x21328f0 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x2132930 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x2132970 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0x21329b0 .param/l "BIC" 0 7 16, C4<1110>;
P_0x21329f0 .param/l "BRANCH_INSTRUCTION" 1 16 10, C4<zzzz101zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x2132a30 .param/l "BX_INST" 1 16 22, C4<zzzz000100101111111111110001zzzz>;
P_0x2132a70 .param/l "C" 0 17 4, +C4<00000000000000000000000000011101>;
P_0x2132ab0 .param/l "CC" 0 3 5, C4<0011>;
P_0x2132af0 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x2132b30 .param/l "CLZ_INST" 1 16 20, C4<zzzzz00010110000zzzz00000001zzzz>;
P_0x2132b70 .param/l "CMN" 0 7 13, C4<1011>;
P_0x2132bb0 .param/l "CMP" 0 7 12, C4<1010>;
P_0x2132bf0 .param/l "CS" 0 3 4, C4<0010>;
P_0x2132c30 .param/l "DATA_PROCESSING_IMMEDIATE" 1 16 5, C4<zzzz001zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x2132c70 .param/l "DATA_PROCESSING_INSTRUCTION_SPECIFIED_SHIFT" 1 16 7, C4<zzzz000zzzzzzzzzzzzzzzzzzzz0zzzz>;
P_0x2132cb0 .param/l "DATA_PROCESSING_REGISTER_SPECIFIED_SHIFT" 1 16 6, C4<zzzz000zzzzzzzzzzzzzzzzz0zz1zzzz>;
P_0x2132cf0 .param/l "EOR" 0 7 3, C4<0001>;
P_0x2132d30 .param/l "EQ" 0 3 2, C4<0000>;
P_0x2132d70 .param/l "FIQ" 0 10 2, C4<10001>;
P_0x2132db0 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x2132df0 .param/l "GE" 0 3 12, C4<1010>;
P_0x2132e30 .param/l "GT" 0 3 14, C4<1100>;
P_0x2132e70 .param/l "HALFWORD_LS" 1 16 27, C4<zzzz000zzzzzzzzzzzzzzzzz1zz1zzzz>;
P_0x2132eb0 .param/l "HI" 0 3 10, C4<1000>;
P_0x2132ef0 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x2132f30 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x2132f70 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0x2132fb0 .param/l "LE" 0 3 15, C4<1101>;
P_0x2132ff0 .param/l "LS" 0 3 11, C4<1001>;
P_0x2133030 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0x2133070 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0x21330b0 .param/l "LS_IMMEDIATE" 1 16 18, C4<zzzz010zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x21330f0 .param/l "LS_INSTRUCTION_SPECIFIED_SHIFT" 1 16 17, C4<zzzz011zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x2133130 .param/l "LT" 0 3 13, C4<1011>;
P_0x2133170 .param/l "MI" 0 3 6, C4<0100>;
P_0x21331b0 .param/l "MLA" 0 7 19, C4<10001>;
P_0x21331f0 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x2133230 .param/l "MOV" 0 7 15, C4<1101>;
P_0x2133270 .param/l "MRS" 1 16 12, C4<zzzz00010z001111zzzzzzzzzzzzzzzz>;
P_0x21332b0 .param/l "MSR" 1 16 15, C4<zzzz00010z10zzzz1111zzzzzzzzzzzz>;
P_0x21332f0 .param/l "MSR_IMMEDIATE" 1 16 13, C4<zzzz00110z10zzzz1111zzzzzzzzzzzz>;
P_0x2133330 .param/l "MUL" 0 7 18, C4<10000>;
P_0x2133370 .param/l "MULT_INST" 1 16 24, C4<zzzz000000zzzzzzzzzzzzzz1001zzzz>;
P_0x21333b0 .param/l "MVN" 0 7 17, C4<1111>;
P_0x21333f0 .param/l "N" 0 17 2, +C4<00000000000000000000000000011111>;
P_0x2133430 .param/l "NE" 0 3 3, C4<0001>;
P_0x2133470 .param/l "NV" 0 3 17, C4<1111>;
P_0x21334b0 .param/l "ORR" 0 7 14, C4<1100>;
P_0x21334f0 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x2133530 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x2133570 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x21335b0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x21335f0 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x2133630 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x2133670 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x21336b0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x21336f0 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x2133730 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x2133770 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x21337b0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x21337f0 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x2133830 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x2133870 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x21338b0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x21338f0 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x2133930 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x2133970 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x21339b0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x21339f0 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x2133a30 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x2133a70 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x2133ab0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x2133af0 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x2133b30 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x2133b70 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x2133bb0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x2133bf0 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x2133c30 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x2133c70 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x2133cb0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x2133cf0 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x2133d30 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x2133d70 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x2133db0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x2133df0 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x2133e30 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x2133e70 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x2133eb0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x2133ef0 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x2133f30 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x2133f70 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x2133fb0 .param/l "PL" 0 3 7, C4<0101>;
P_0x2133ff0 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x2134030 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0x2134070 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0x21340b0 .param/l "RSB" 0 7 5, C4<0011>;
P_0x21340f0 .param/l "RSC" 0 7 9, C4<0111>;
P_0x2134130 .param/l "SBC" 0 7 8, C4<0110>;
P_0x2134170 .param/l "SHIFT_OPS" 0 14 47, +C4<00000000000000000000000000000101>;
P_0x21341b0 .param/l "SIGNED_BYTE" 0 18 1, C4<00>;
P_0x21341f0 .param/l "SIGNED_HALF_WORD" 0 18 3, C4<10>;
P_0x2134230 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x2134270 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x21342b0 .param/l "SOFTWARE_INTERRUPT" 1 16 30, C4<zzzz1111zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x21342f0 .param/l "SUB" 0 7 4, C4<0010>;
P_0x2134330 .param/l "SVC" 0 10 5, C4<10011>;
P_0x2134370 .param/l "SYS" 0 10 7, C4<11111>;
P_0x21343b0 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x21343f0 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x2134430 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x2134470 .param/l "TST" 0 7 10, C4<1000>;
P_0x21344b0 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x21344f0 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x2134530 .param/l "UND" 0 10 8, C4<11011>;
P_0x2134570 .param/l "UNSIGNED_HALF_WORD" 0 18 2, C4<01>;
P_0x21345b0 .param/l "USR" 0 10 6, C4<10000>;
P_0x21345f0 .param/l "V" 0 17 5, +C4<00000000000000000000000000100110>;
P_0x2134630 .param/l "VC" 0 3 9, C4<0111>;
P_0x2134670 .param/l "VS" 0 3 8, C4<0110>;
P_0x21346b0 .param/l "Z" 0 17 3, +C4<00000000000000000000000000011110>;
v0x213b860_0 .net "i_instruction", 34 0, v0x2131b20_0;  alias, 1 drivers
v0x213b940_0 .net "i_instruction_valid", 0 0, v0x2131c00_0;  alias, 1 drivers
v0x213ba10_0 .var "o_alu_operation", 4 0;
v0x213bae0_0 .var "o_alu_source", 32 0;
v0x213bba0_0 .var "o_condition_code", 3 0;
v0x213bcd0_0 .var "o_destination_index", 4 0;
v0x213bdb0_0 .var "o_flag_update", 0 0;
v0x213be70_0 .var "o_mem_load", 0 0;
v0x213bf30_0 .var "o_mem_pre_index", 0 0;
v0x213c080_0 .var "o_mem_signed_byte_enable", 0 0;
v0x213c140_0 .var "o_mem_signed_halfword_enable", 0 0;
v0x213c200_0 .var "o_mem_srcdest_index", 4 0;
v0x213c2e0_0 .var "o_mem_store", 0 0;
v0x213c3a0_0 .var "o_mem_translate", 0 0;
v0x213c460_0 .var "o_mem_unsigned_byte_enable", 0 0;
v0x213c520_0 .var "o_mem_unsigned_halfword_enable", 0 0;
v0x213c5e0_0 .var "o_shift_length", 32 0;
v0x213c790_0 .var "o_shift_operation", 2 0;
v0x213c830_0 .var "o_shift_source", 32 0;
E_0x2138a90 .event edge, v0x2131c00_0, v0x2131b20_0;
S_0x2138dc0 .scope task, "decode_branch" "decode_branch" 14 368, 14 368 0, S_0x21322b0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_branch ;
    %vpi_call/w 14 371 "$display", $time, "%m: B decode..." {0 0 0};
    %load/vec4 v0x213b860_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x213bba0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x213ba10_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x213bcd0_0, 0, 5;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213bae0_0, 4, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 24, 0, 2;
    %pad/s 33;
    %store/vec4 v0x213c830_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c830_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x213c790_0, 0, 3;
    %pushi/vec4 2, 0, 33;
    %store/vec4 v0x213c5e0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c5e0_0, 4, 1;
    %end;
S_0x2138f90 .scope task, "decode_bx" "decode_bx" 14 232, 14 232 0, S_0x21322b0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_bx ;
    %fork t_5, S_0x2139180;
    %jmp t_4;
    .scope S_0x2139180;
t_5 ;
    %load/vec4 v0x213b860_0;
    %pad/u 32;
    %store/vec4 v0x2139370_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2139370_0, 4, 8;
    %vpi_call/w 14 238 "$display", $time, "%m: BX decode..." {0 0 0};
    %load/vec4 v0x2139370_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x213b490_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x213b2c0;
    %join;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x213bba0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x213ba10_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x213bcd0_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213bae0_0, 4, 1;
    %end;
    .scope S_0x2138f90;
t_4 %join;
    %end;
S_0x2139180 .scope begin, "tskDecodeBx" "tskDecodeBx" 14 233, 14 233 0, S_0x2138f90;
 .timescale 0 0;
v0x2139370_0 .var "temp", 31 0;
S_0x2139470 .scope task, "decode_clz" "decode_clz" 14 254, 14 254 0, S_0x21322b0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_clz ;
    %fork t_7, S_0x2139640;
    %jmp t_6;
    .scope S_0x2139640;
t_7 ;
    %vpi_call/w 14 260 "$display", $time, "%m: CLZ decode..." {0 0 0};
    %load/vec4 v0x213b860_0;
    %pad/u 32;
    %store/vec4 v0x2139810_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2139810_0, 4, 1;
    %load/vec4 v0x2139810_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x213b490_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x213b2c0;
    %join;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x213bcd0_0, 0, 5;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x213ba10_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x213bba0_0, 0, 4;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213bae0_0, 4, 1;
    %end;
    .scope S_0x2139470;
t_6 %join;
    %end;
S_0x2139640 .scope begin, "tskDecodeClz" "tskDecodeClz" 14 255, 14 255 0, S_0x2139470;
 .timescale 0 0;
v0x2139810_0 .var "temp", 31 0;
S_0x2139910 .scope task, "decode_data_processing" "decode_data_processing" 14 389, 14 389 0, S_0x21322b0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing ;
    %vpi_call/w 14 392 "$display", $time, "%m: Normal DP decode..." {0 0 0};
    %load/vec4 v0x213b860_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x213bba0_0, 0, 4;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 21, 6;
    %pad/u 5;
    %store/vec4 v0x213ba10_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x213bdb0_0, 0, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x213bcd0_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213bae0_0, 4, 1;
    %load/vec4 v0x213ba10_0;
    %cmpi/e 10, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x213ba10_0;
    %cmpi/e 11, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x213ba10_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x213ba10_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_8.115, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x213bcd0_0, 0, 5;
T_8.115 ;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 25, 6;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x213b860_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 3, 3;
    %cmp/z;
    %jmp/1 T_8.117, 4;
    %dup/vec4;
    %pushi/vec4 0, 2, 3;
    %cmp/z;
    %jmp/1 T_8.118, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_8.119, 4;
    %jmp T_8.120;
T_8.117 ;
    %load/vec4 v0x213b860_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x213b1c0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x213aff0;
    %join;
    %jmp T_8.120;
T_8.118 ;
    %load/vec4 v0x213b860_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x213b490_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x213b2c0;
    %join;
    %jmp T_8.120;
T_8.119 ;
    %load/vec4 v0x213b860_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x213b760_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift, S_0x213b590;
    %join;
    %jmp T_8.120;
T_8.120 ;
    %pop/vec4 1;
    %end;
S_0x2139ae0 .scope task, "decode_halfword_ls" "decode_halfword_ls" 14 161, 14 161 0, S_0x21322b0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls ;
    %fork t_9, S_0x2139d00;
    %jmp t_8;
    .scope S_0x2139d00;
t_9 ;
    %vpi_call/w 14 165 "$display", $time, "%m: Halfword decode..." {0 0 0};
    %load/vec4 v0x213b860_0;
    %pad/u 12;
    %store/vec4 v0x2139ef0_0, 0, 12;
    %load/vec4 v0x213b860_0;
    %pad/u 12;
    %store/vec4 v0x2139ff0_0, 0, 12;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x213bba0_0, 0, 4;
    %load/vec4 v0x2139ef0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2139ef0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2139ef0_0, 4, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2139ff0_0, 4, 8;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.121, 8;
    %load/vec4 v0x2139ef0_0;
    %store/vec4 v0x213b1c0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x213aff0;
    %join;
    %jmp T_9.122;
T_9.121 ;
    %load/vec4 v0x2139ff0_0;
    %pad/u 34;
    %store/vec4 v0x213b490_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x213b2c0;
    %join;
T_9.122 ;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_9.123, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_9.124, 8;
T_9.123 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_9.124, 8;
 ; End of false expr.
    %blend;
T_9.124;
    %store/vec4 v0x213ba10_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213bae0_0, 4, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x213be70_0, 0, 1;
    %load/vec4 v0x213be70_0;
    %nor/r;
    %store/vec4 v0x213c2e0_0, 0, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x213bf30_0, 0, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x213bf30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_9.125, 9;
    %load/vec4 v0x213bae0_0;
    %jmp/1 T_9.126, 9;
T_9.125 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_9.126, 9;
 ; End of false expr.
    %blend;
T_9.126;
    %pad/u 5;
    %store/vec4 v0x213bcd0_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x213c200_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.127, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.128, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.129, 6;
    %jmp T_9.130;
T_9.127 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x213c080_0, 0, 1;
    %jmp T_9.130;
T_9.128 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x213c520_0, 0, 1;
    %jmp T_9.130;
T_9.129 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x213c140_0, 0, 1;
    %jmp T_9.130;
T_9.130 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2139ae0;
t_8 %join;
    %end;
S_0x2139d00 .scope begin, "tskDecodeHalfWordLs" "tskDecodeHalfWordLs" 14 162, 14 162 0, S_0x2139ae0;
 .timescale 0 0;
v0x2139ef0_0 .var "temp", 11 0;
v0x2139ff0_0 .var "temp1", 11 0;
S_0x213a0d0 .scope task, "decode_ls" "decode_ls" 14 278, 14 278 0, S_0x21322b0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls ;
    %fork t_11, S_0x213a2a0;
    %jmp t_10;
    .scope S_0x213a2a0;
t_11 ;
    %vpi_call/w 14 281 "$display", $time, "%m: LS decode..." {0 0 0};
    %load/vec4 v0x213b860_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x213bba0_0, 0, 4;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 25, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.131, 8;
    %load/vec4 v0x213b860_0;
    %parti/s 12, 0, 2;
    %pad/u 33;
    %store/vec4 v0x213c830_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c830_0, 4, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x213c5e0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c5e0_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x213c790_0, 0, 3;
    %jmp T_10.132;
T_10.131 ;
    %load/vec4 v0x213b860_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x213b490_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x213b2c0;
    %join;
T_10.132 ;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_10.133, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_10.134, 8;
T_10.133 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_10.134, 8;
 ; End of false expr.
    %blend;
T_10.134;
    %store/vec4 v0x213ba10_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213bae0_0, 4, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x213be70_0, 0, 1;
    %load/vec4 v0x213be70_0;
    %nor/r;
    %store/vec4 v0x213c2e0_0, 0, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x213bf30_0, 0, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x213bf30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_10.135, 9;
    %load/vec4 v0x213bae0_0;
    %jmp/1 T_10.136, 9;
T_10.135 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_10.136, 9;
 ; End of false expr.
    %blend;
T_10.136;
    %pad/u 5;
    %store/vec4 v0x213bcd0_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x213c460_0, 0, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x213c200_0, 0, 5;
    %load/vec4 v0x213bf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.137, 8;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.139, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x213c3a0_0, 0, 1;
T_10.139 ;
T_10.137 ;
    %end;
    .scope S_0x213a0d0;
t_10 %join;
    %end;
S_0x213a2a0 .scope begin, "tskDecodeLs" "tskDecodeLs" 14 279, 14 279 0, S_0x213a0d0;
 .timescale 0 0;
S_0x213a490 .scope task, "decode_mrs" "decode_mrs" 14 328, 14 328 0, S_0x21322b0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs ;
    %vpi_call/w 14 331 "$display", $time, "%m: MRS decode..." {0 0 0};
    %load/vec4 v0x213b860_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x213b1c0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x213aff0;
    %join;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x213bba0_0, 0, 4;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x213bcd0_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_11.141, 8;
    %pushi/vec4 27, 0, 33;
    %jmp/1 T_11.142, 8;
T_11.141 ; End of true expr.
    %pushi/vec4 17, 0, 33;
    %jmp/0 T_11.142, 8;
 ; End of false expr.
    %blend;
T_11.142;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213bae0_0, 4, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x213ba10_0, 0, 5;
    %end;
S_0x213a660 .scope task, "decode_msr" "decode_msr" 14 343, 14 343 0, S_0x21322b0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr ;
    %vpi_call/w 14 346 "$display", $time, "%m: MSR decode..." {0 0 0};
    %load/vec4 v0x213b860_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.143, 8;
    %load/vec4 v0x213b860_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x213b1c0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x213aff0;
    %join;
    %jmp T_12.144;
T_12.143 ;
    %load/vec4 v0x213b860_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x213b490_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x213b2c0;
    %join;
T_12.144 ;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.145, 8;
    %pushi/vec4 17, 0, 32;
    %jmp/1 T_12.146, 8;
T_12.145 ; End of true expr.
    %pushi/vec4 27, 0, 32;
    %jmp/0 T_12.146, 8;
 ; End of false expr.
    %blend;
T_12.146;
    %pad/s 5;
    %store/vec4 v0x213bcd0_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x213bba0_0, 0, 4;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.147, 8;
    %pushi/vec4 18, 0, 5;
    %jmp/1 T_12.148, 8;
T_12.147 ; End of true expr.
    %pushi/vec4 19, 0, 5;
    %jmp/0 T_12.148, 8;
 ; End of false expr.
    %blend;
T_12.148;
    %store/vec4 v0x213ba10_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.149, 8;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %pushi/vec4 8, 0, 33;
    %and;
    %jmp/1 T_12.150, 8;
T_12.149 ; End of true expr.
    %load/vec4 v0x213b860_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %jmp/0 T_12.150, 8;
 ; End of false expr.
    %blend;
T_12.150;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213bae0_0, 4, 1;
    %end;
S_0x213a830 .scope task, "decode_mult" "decode_mult" 14 209, 14 209 0, S_0x21322b0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mult ;
    %fork t_13, S_0x213aa90;
    %jmp t_12;
    .scope S_0x213aa90;
t_13 ;
    %vpi_call/w 14 212 "$display", $time, "%m: MLT decode..." {0 0 0};
    %load/vec4 v0x213b860_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x213bba0_0, 0, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x213ba10_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x213bcd0_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213bae0_0, 4, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x213c830_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c830_0, 4, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.151, 8;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 34, 7;
    %load/vec4 v0x213b860_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %jmp/1 T_13.152, 8;
T_13.151 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_13.152, 8;
 ; End of false expr.
    %blend;
T_13.152;
    %store/vec4 v0x213c5e0_0, 0, 33;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.153, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.154, 8;
T_13.153 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_13.154, 8;
 ; End of false expr.
    %blend;
T_13.154;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c5e0_0, 4, 1;
    %end;
    .scope S_0x213a830;
t_12 %join;
    %end;
S_0x213aa90 .scope begin, "tskDecodeMult" "tskDecodeMult" 14 210, 14 210 0, S_0x213a830;
 .timescale 0 0;
S_0x213ac30 .scope task, "decode_swi" "decode_swi" 14 142, 14 142 0, S_0x21322b0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_swi ;
    %fork t_15, S_0x213ae00;
    %jmp t_14;
    .scope S_0x213ae00;
t_15 ;
    %vpi_call/w 14 146 "$display", $time, "%m:SWI decode..." {0 0 0};
    %load/vec4 v0x213b860_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x213bba0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x213ba10_0, 0, 5;
    %pushi/vec4 16, 0, 33;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213bae0_0, 4, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x213bcd0_0, 0, 5;
    %load/vec4 v0x213b860_0;
    %parti/s 24, 0, 2;
    %pad/u 33;
    %store/vec4 v0x213c830_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x213c790_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x213c5e0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c5e0_0, 4, 1;
    %end;
    .scope S_0x213ac30;
t_14 %join;
    %end;
S_0x213ae00 .scope begin, "tskDecodeSWI" "tskDecodeSWI" 14 143, 14 143 0, S_0x213ac30;
 .timescale 0 0;
S_0x213aff0 .scope task, "process_immediate" "process_immediate" 14 418, 14 418 0, S_0x21322b0;
 .timescale 0 0;
v0x213b1c0_0 .var "instruction", 11 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate ;
    %vpi_call/w 14 421 "$display", "%m Process immediate..." {0 0 0};
    %load/vec4 v0x213b1c0_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x213c5e0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c5e0_0, 4, 1;
    %load/vec4 v0x213b1c0_0;
    %parti/s 8, 0, 2;
    %pad/u 33;
    %store/vec4 v0x213c830_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c830_0, 4, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x213c790_0, 0, 3;
    %end;
S_0x213b2c0 .scope task, "process_instruction_specified_shift" "process_instruction_specified_shift" 14 432, 14 432 0, S_0x21322b0;
 .timescale 0 0;
v0x213b490_0 .var "instruction", 33 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift ;
    %vpi_call/w 14 435 "$display", "%m Process instruction specified shift..." {0 0 0};
    %load/vec4 v0x213b490_0;
    %parti/s 5, 7, 4;
    %pad/u 33;
    %store/vec4 v0x213c5e0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c5e0_0, 4, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x213b490_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x213c830_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c830_0, 4, 1;
    %load/vec4 v0x213b490_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x213c790_0, 0, 3;
    %load/vec4 v0x213c790_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.155, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.156, 6;
    %jmp T_16.157;
T_16.155 ;
    %load/vec4 v0x213c5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.158, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0x213c5e0_0, 0, 33;
T_16.158 ;
    %jmp T_16.157;
T_16.156 ;
    %load/vec4 v0x213c5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.160, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0x213c5e0_0, 0, 33;
T_16.160 ;
    %jmp T_16.157;
T_16.157 ;
    %pop/vec4 1;
    %end;
S_0x213b590 .scope task, "process_register_specified_shift" "process_register_specified_shift" 14 453, 14 453 0, S_0x21322b0;
 .timescale 0 0;
v0x213b760_0 .var "instruction", 33 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift ;
    %vpi_call/w 14 456 "$display", "%m Process register specified shift..." {0 0 0};
    %load/vec4 v0x213b760_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x213c5e0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c5e0_0, 4, 1;
    %load/vec4 v0x213b860_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x213b760_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x213c830_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x213c830_0, 4, 1;
    %load/vec4 v0x213b760_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x213c790_0, 0, 3;
    %end;
S_0x213cc10 .scope module, "u_zap_mem_fsm" "zap_decode_mem_fsm" 9 252, 19 21 0, S_0x211abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_instruction_valid"
    .port_info 4 /INPUT 1 "i_irq"
    .port_info 5 /INPUT 1 "i_fiq"
    .port_info 6 /INPUT 1 "i_clear_from_writeback"
    .port_info 7 /INPUT 1 "i_data_stall"
    .port_info 8 /INPUT 1 "i_clear_from_alu"
    .port_info 9 /INPUT 1 "i_issue_stall"
    .port_info 10 /OUTPUT 35 "o_instruction"
    .port_info 11 /OUTPUT 1 "o_instruction_valid"
    .port_info 12 /OUTPUT 1 "o_stall_from_decode"
    .port_info 13 /OUTPUT 1 "o_irq"
    .port_info 14 /OUTPUT 1 "o_fiq"
P_0x213cd90 .param/l "ADC" 0 7 7, C4<0101>;
P_0x213cdd0 .param/l "ADD" 0 7 6, C4<0100>;
P_0x213ce10 .param/l "AND" 0 7 2, C4<0000>;
P_0x213ce50 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x213ce90 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x213ced0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x213cf10 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x213cf50 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x213cf90 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x213cfd0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x213d010 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x213d050 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x213d090 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x213d0d0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x213d110 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x213d150 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x213d190 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x213d1d0 .param/l "BIC" 0 7 16, C4<1110>;
P_0x213d210 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x213d250 .param/l "CMN" 0 7 13, C4<1011>;
P_0x213d290 .param/l "CMP" 0 7 12, C4<1010>;
P_0x213d2d0 .param/l "EOR" 0 7 3, C4<0001>;
P_0x213d310 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x213d350 .param/l "IDLE" 1 19 76, +C4<00000000000000000000000000000000>;
P_0x213d390 .param/l "MEMOP" 1 19 77, +C4<00000000000000000000000000000001>;
P_0x213d3d0 .param/l "MLA" 0 7 19, C4<10001>;
P_0x213d410 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x213d450 .param/l "MOV" 0 7 15, C4<1101>;
P_0x213d490 .param/l "MUL" 0 7 18, C4<10000>;
P_0x213d4d0 .param/l "MVN" 0 7 17, C4<1111>;
P_0x213d510 .param/l "ORR" 0 7 14, C4<1100>;
P_0x213d550 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x213d590 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x213d5d0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x213d610 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x213d650 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x213d690 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x213d6d0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x213d710 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x213d750 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x213d790 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x213d7d0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x213d810 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x213d850 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x213d890 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x213d8d0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x213d910 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x213d950 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x213d990 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x213d9d0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x213da10 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x213da50 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x213da90 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x213dad0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x213db10 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x213db50 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x213db90 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x213dbd0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x213dc10 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x213dc50 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x213dc90 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x213dcd0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x213dd10 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x213dd50 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x213dd90 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x213ddd0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x213de10 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x213de50 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x213de90 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x213ded0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x213df10 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x213df50 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x213df90 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x213dfd0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x213e010 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x213e050 .param/l "RSB" 0 7 5, C4<0011>;
P_0x213e090 .param/l "RSC" 0 7 9, C4<0111>;
P_0x213e0d0 .param/l "SBC" 0 7 8, C4<0110>;
P_0x213e110 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x213e150 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x213e190 .param/l "SUB" 0 7 4, C4<0010>;
P_0x213e1d0 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x213e210 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x213e250 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x213e290 .param/l "TST" 0 7 10, C4<1000>;
P_0x213e2d0 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x213e310 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x213e350 .param/l "WRITE_PC" 1 19 78, +C4<00000000000000000000000000000010>;
v0x2142c00_0 .net "base", 3 0, L_0x2178880;  1 drivers
v0x2142d00_0 .net "branch_offset", 11 0, L_0x2179270;  1 drivers
v0x2142de0_0 .net "cc", 3 0, L_0x2178a50;  1 drivers
v0x2142ed0_0 .net "i_clear_from_alu", 0 0, v0x1eee1e0_0;  alias, 1 drivers
v0x2142fc0_0 .net "i_clear_from_writeback", 0 0, v0x2163ab0_0;  alias, 1 drivers
v0x2143100_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
v0x2143230_0 .net "i_data_stall", 0 0, L_0x218b9a0;  alias, 1 drivers
v0x21432d0_0 .net "i_fiq", 0 0, v0x2177660_0;  alias, 1 drivers
v0x2143390_0 .net "i_instruction", 31 0, v0x214ae50_0;  alias, 1 drivers
v0x2143500_0 .net "i_instruction_valid", 0 0, v0x214af90_0;  alias, 1 drivers
v0x21435c0_0 .net "i_irq", 0 0, v0x21778e0_0;  alias, 1 drivers
v0x2143680_0 .net "i_issue_stall", 0 0, v0x2157990_0;  alias, 1 drivers
v0x2143720_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
v0x2143850_0 .net "id", 2 0, L_0x2178af0;  1 drivers
v0x2143910_0 .net "link", 0 0, L_0x2179160;  1 drivers
v0x21439d0_0 .net "load", 0 0, L_0x2178f20;  1 drivers
v0x2143a90_0 .var "o_fiq", 0 0;
v0x2143c40_0 .var "o_instruction", 34 0;
v0x2143ce0_0 .var "o_instruction_valid", 0 0;
v0x2143d80_0 .var "o_irq", 0 0;
v0x2143e20_0 .var "o_stall_from_decode", 0 0;
v0x2143ec0_0 .net "pre_index", 0 0, L_0x2178b90;  1 drivers
v0x2143f60_0 .net "reglist", 15 0, L_0x21790c0;  1 drivers
v0x2144000_0 .var "reglist_ff", 15 0;
v0x21440a0_0 .var "reglist_nxt", 15 0;
v0x2144180_0 .net "s_bit", 0 0, L_0x2178de0;  1 drivers
v0x2144240_0 .net "srcdest", 3 0, L_0x21789b0;  1 drivers
v0x2144320_0 .var "state_ff", 2 0;
v0x2144400_0 .var "state_nxt", 2 0;
v0x21444e0_0 .net "store", 0 0, L_0x2178fc0;  1 drivers
v0x21445a0_0 .net "up", 0 0, L_0x2178d40;  1 drivers
v0x2144660_0 .net "writeback", 0 0, L_0x2178e80;  1 drivers
E_0x2141120/0 .event edge, v0x2144320_0, v0x2143850_0, v0x2143500_0, v0x2142de0_0;
E_0x2141120/1 .event edge, v0x2142c00_0, v0x2143f60_0, v0x2143390_0, v0x21435c0_0;
E_0x2141120/2 .event edge, v0x21432d0_0, v0x2144000_0, v0x2142480_0, v0x21439d0_0;
E_0x2141120/3 .event edge, v0x2144180_0;
E_0x2141120 .event/or E_0x2141120/0, E_0x2141120/1, E_0x2141120/2, E_0x2141120/3;
L_0x2178880 .part v0x214ae50_0, 16, 4;
L_0x21789b0 .part v0x214ae50_0, 12, 4;
L_0x2178a50 .part v0x214ae50_0, 28, 4;
L_0x2178af0 .part v0x214ae50_0, 25, 3;
L_0x2178b90 .part v0x214ae50_0, 24, 1;
L_0x2178d40 .part v0x214ae50_0, 23, 1;
L_0x2178de0 .part v0x214ae50_0, 22, 1;
L_0x2178e80 .part v0x214ae50_0, 21, 1;
L_0x2178f20 .part v0x214ae50_0, 20, 1;
L_0x2178fc0 .reduce/nor L_0x2178f20;
L_0x21790c0 .part v0x214ae50_0, 0, 16;
L_0x2179160 .part v0x214ae50_0, 24, 1;
L_0x2179270 .part v0x214ae50_0, 0, 12;
S_0x21411d0 .scope task, "clear" "clear" 19 262, 19 262 0, S_0x213cc10;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2144320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x2144000_0, 0;
    %end;
S_0x21413c0 .scope function, "map" "map" 19 168, 19 168 0, S_0x213cc10;
 .timescale 0 0;
v0x21415b0_0 .var "base", 3 0;
v0x2141690_0 .var "cc", 3 0;
v0x2141770_0 .var "enc", 3 0;
v0x2141860_0 .var "id", 2 0;
v0x2141940_0 .var "instr", 31 0;
v0x2141a70_0 .var "list", 15 0;
v0x2141b50_0 .var "load", 0 0;
v0x2141c10_0 .var "map", 33 0;
v0x2141cf0_0 .var "pre_index", 0 0;
v0x2141e40_0 .var "reglist", 15 0;
v0x2141f20_0 .var "s_bit", 0 0;
v0x2141fe0_0 .var "srcdest", 3 0;
v0x21420c0_0 .var "store", 0 0;
v0x2142180_0 .var "up", 0 0;
v0x2142240_0 .var "writeback", 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.map ;
    %load/vec4 v0x2141940_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x21415b0_0, 0, 4;
    %load/vec4 v0x2141940_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x2141fe0_0, 0, 4;
    %load/vec4 v0x2141940_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2141690_0, 0, 4;
    %load/vec4 v0x2141940_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0x2141860_0, 0, 3;
    %load/vec4 v0x2141940_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x2141cf0_0, 0, 1;
    %load/vec4 v0x2141940_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x2142180_0, 0, 1;
    %load/vec4 v0x2141940_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x2141f20_0, 0, 1;
    %load/vec4 v0x2141940_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x2142240_0, 0, 1;
    %load/vec4 v0x2141940_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x2141b50_0, 0, 1;
    %load/vec4 v0x2141b50_0;
    %nor/r;
    %store/vec4 v0x21420c0_0, 0, 1;
    %load/vec4 v0x2141940_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x2141e40_0, 0, 16;
    %load/vec4 v0x2141940_0;
    %pad/u 34;
    %store/vec4 v0x2141c10_0, 0, 34;
    %load/vec4 v0x2141c10_0;
    %pushi/vec4 4293918719, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x2141c10_0, 0, 34;
    %load/vec4 v0x2141c10_0;
    %pushi/vec4 4286578687, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x2141c10_0, 0, 34;
    %pushi/vec4 4, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 12;
    %load/vec4 v0x2141770_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 4;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 1;
    %load/vec4 v0x2141a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.162, 4;
    %load/vec4 v0x2142240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.164, 8;
    %load/vec4 v0x2141690_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x21415b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 34;
    %store/vec4 v0x2141c10_0, 0, 34;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 1;
    %jmp T_19.165;
T_19.164 ;
    %pushi/vec4 0, 0, 34;
    %store/vec4 v0x2141c10_0, 0, 34;
T_19.165 ;
    %jmp T_19.163;
T_19.162 ;
    %load/vec4 v0x21420c0_0;
    %load/vec4 v0x2141f20_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x2141b50_0;
    %load/vec4 v0x2141f20_0;
    %and;
    %load/vec4 v0x2141a70_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_19.166, 9;
    %load/vec4 v0x2141c10_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.168, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.169, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.170, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.171, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.172, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.173, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.174, 6;
    %jmp T_19.175;
T_19.168 ;
    %pushi/vec4 18, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 1;
    %jmp T_19.175;
T_19.169 ;
    %pushi/vec4 19, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 1;
    %jmp T_19.175;
T_19.170 ;
    %pushi/vec4 20, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 1;
    %jmp T_19.175;
T_19.171 ;
    %pushi/vec4 21, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 1;
    %jmp T_19.175;
T_19.172 ;
    %pushi/vec4 22, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 1;
    %jmp T_19.175;
T_19.173 ;
    %pushi/vec4 23, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 1;
    %jmp T_19.175;
T_19.174 ;
    %pushi/vec4 24, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 1;
    %jmp T_19.175;
T_19.175 ;
    %pop/vec4 1;
    %jmp T_19.167;
T_19.166 ;
    %load/vec4 v0x2141b50_0;
    %load/vec4 v0x2141770_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.176, 8;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2141c10_0, 4, 1;
T_19.176 ;
T_19.167 ;
T_19.163 ;
    %end;
S_0x2142300 .scope begin, "mem_op_blk_1" "mem_op_blk_1" 19 122, 19 122 0, S_0x213cc10;
 .timescale 0 0;
v0x2142480_0 .var "pri_enc_out", 3 0;
S_0x2142560 .scope function, "pri_enc" "pri_enc" 19 237, 19 237 0, S_0x213cc10;
 .timescale 0 0;
v0x2142a20_0 .var "in", 15 0;
v0x2142b20_0 .var "pri_enc", 3 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc ;
    %fork t_17, S_0x2142730;
    %jmp t_16;
    .scope S_0x2142730;
t_17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2142b20_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x2142920_0, 0, 32;
T_20.178 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x2142920_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_20.179, 5;
    %load/vec4 v0x2142a20_0;
    %load/vec4 v0x2142920_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.180, 4;
    %load/vec4 v0x2142920_0;
    %pad/s 4;
    %store/vec4 v0x2142b20_0, 0, 4;
T_20.180 ;
    %load/vec4 v0x2142920_0;
    %subi 1, 0, 32;
    %store/vec4 v0x2142920_0, 0, 32;
    %jmp T_20.178;
T_20.179 ;
    %end;
    .scope S_0x2142560;
t_16 %join;
    %end;
S_0x2142730 .scope begin, "priEncFn" "priEncFn" 19 238, 19 238 0, S_0x2142560;
 .timescale 0 0;
v0x2142920_0 .var/i "i", 31 0;
S_0x2149f00 .scope module, "u_zap_fetch_main" "zap_fetch_main" 5 253, 20 17 0, S_0x2118760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 1 "i_stall_from_issue"
    .port_info 7 /INPUT 1 "i_stall_from_decode"
    .port_info 8 /INPUT 32 "i_pc_ff"
    .port_info 9 /INPUT 32 "i_instruction"
    .port_info 10 /INPUT 1 "i_valid"
    .port_info 11 /INPUT 1 "i_instr_abort"
    .port_info 12 /OUTPUT 32 "o_instruction"
    .port_info 13 /OUTPUT 1 "o_valid"
    .port_info 14 /OUTPUT 1 "o_instr_abort"
    .port_info 15 /OUTPUT 32 "o_pc_plus_8_ff"
P_0x212fea0 .param/l "ABORT_PAYLOAD" 1 20 54, C4<00000000000000000000000000000000>;
v0x214a2d0_0 .net "i_clear_from_alu", 0 0, v0x1eee1e0_0;  alias, 1 drivers
v0x214a400_0 .net "i_clear_from_writeback", 0 0, v0x2163ab0_0;  alias, 1 drivers
v0x214a550_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
v0x214a620_0 .net "i_data_stall", 0 0, L_0x218b9a0;  alias, 1 drivers
v0x214a750_0 .net "i_instr_abort", 0 0, L_0x218b660;  alias, 1 drivers
v0x214a7f0_0 .net "i_instruction", 31 0, L_0x218b3d0;  alias, 1 drivers
v0x214a8b0_0 .net "i_pc_ff", 31 0, v0x1f5e090_0;  alias, 1 drivers
v0x214a970_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
v0x214aa10_0 .net "i_stall_from_decode", 0 0, v0x2149580_0;  alias, 1 drivers
v0x214ab70_0 .net "i_stall_from_issue", 0 0, v0x2157990_0;  alias, 1 drivers
v0x214ac10_0 .net "i_stall_from_shifter", 0 0, v0x216a490_0;  alias, 1 drivers
v0x214ace0_0 .net "i_valid", 0 0, L_0x218b500;  alias, 1 drivers
v0x214ad80_0 .var "o_instr_abort", 0 0;
v0x214ae50_0 .var "o_instruction", 31 0;
v0x214aef0_0 .var "o_pc_plus_8_ff", 31 0;
v0x214af90_0 .var "o_valid", 0 0;
v0x214b030_0 .var "sleep_ff", 0 0;
S_0x214b3c0 .scope module, "u_zap_issue_main" "zap_issue_main" 5 335, 21 22 0, S_0x2118760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 7 /INPUT 4 "i_condition_code_ff"
    .port_info 8 /INPUT 6 "i_destination_index_ff"
    .port_info 9 /INPUT 33 "i_alu_source_ff"
    .port_info 10 /INPUT 5 "i_alu_operation_ff"
    .port_info 11 /INPUT 33 "i_shift_source_ff"
    .port_info 12 /INPUT 3 "i_shift_operation_ff"
    .port_info 13 /INPUT 33 "i_shift_length_ff"
    .port_info 14 /INPUT 1 "i_flag_update_ff"
    .port_info 15 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 16 /INPUT 1 "i_mem_load_ff"
    .port_info 17 /INPUT 1 "i_mem_store_ff"
    .port_info 18 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 19 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_translate_ff"
    .port_info 24 /INPUT 1 "i_irq_ff"
    .port_info 25 /INPUT 1 "i_fiq_ff"
    .port_info 26 /INPUT 1 "i_abt_ff"
    .port_info 27 /INPUT 1 "i_swi_ff"
    .port_info 28 /INPUT 32 "i_rd_data_0"
    .port_info 29 /INPUT 32 "i_rd_data_1"
    .port_info 30 /INPUT 32 "i_rd_data_2"
    .port_info 31 /INPUT 32 "i_rd_data_3"
    .port_info 32 /INPUT 6 "i_shifter_destination_index_ff"
    .port_info 33 /INPUT 6 "i_alu_destination_index_ff"
    .port_info 34 /INPUT 6 "i_memory_destination_index_ff"
    .port_info 35 /INPUT 1 "i_alu_dav_nxt"
    .port_info 36 /INPUT 1 "i_alu_dav_ff"
    .port_info 37 /INPUT 1 "i_memory_dav_ff"
    .port_info 38 /INPUT 32 "i_alu_destination_value_nxt"
    .port_info 39 /INPUT 32 "i_alu_destination_value_ff"
    .port_info 40 /INPUT 32 "i_memory_destination_value_ff"
    .port_info 41 /INPUT 6 "i_shifter_mem_srcdest_index_ff"
    .port_info 42 /INPUT 6 "i_alu_mem_srcdest_index_ff"
    .port_info 43 /INPUT 6 "i_memory_mem_srcdest_index_ff"
    .port_info 44 /INPUT 1 "i_shifter_mem_load_ff"
    .port_info 45 /INPUT 1 "i_alu_mem_load_ff"
    .port_info 46 /INPUT 1 "i_memory_mem_load_ff"
    .port_info 47 /INPUT 32 "i_memory_mem_srcdest_value_ff"
    .port_info 48 /OUTPUT 6 "o_rd_index_0"
    .port_info 49 /OUTPUT 6 "o_rd_index_1"
    .port_info 50 /OUTPUT 6 "o_rd_index_2"
    .port_info 51 /OUTPUT 6 "o_rd_index_3"
    .port_info 52 /OUTPUT 4 "o_condition_code_ff"
    .port_info 53 /OUTPUT 6 "o_destination_index_ff"
    .port_info 54 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 55 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 56 /OUTPUT 1 "o_flag_update_ff"
    .port_info 57 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 58 /OUTPUT 1 "o_mem_load_ff"
    .port_info 59 /OUTPUT 1 "o_mem_store_ff"
    .port_info 60 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 61 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 62 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 63 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 64 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 65 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 66 /OUTPUT 1 "o_irq_ff"
    .port_info 67 /OUTPUT 1 "o_fiq_ff"
    .port_info 68 /OUTPUT 1 "o_abt_ff"
    .port_info 69 /OUTPUT 1 "o_swi_ff"
    .port_info 70 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 71 /OUTPUT 32 "o_shift_source_value_ff"
    .port_info 72 /OUTPUT 32 "o_shift_length_value_ff"
    .port_info 73 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 74 /OUTPUT 33 "o_alu_source_ff"
    .port_info 75 /OUTPUT 33 "o_shift_source_ff"
    .port_info 76 /OUTPUT 33 "o_shift_length_ff"
    .port_info 77 /OUTPUT 1 "o_stall_from_issue"
    .port_info 78 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 79 /OUTPUT 1 "o_shifter_disable_ff"
P_0x214b540 .param/l "ADC" 0 7 7, C4<0101>;
P_0x214b580 .param/l "ADD" 0 7 6, C4<0100>;
P_0x214b5c0 .param/l "AL" 0 3 16, C4<1110>;
P_0x214b600 .param/l "ALU_OPS" 0 21 31, +C4<00000000000000000000000000100000>;
P_0x214b640 .param/l "AND" 0 7 2, C4<0000>;
P_0x214b680 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x214b6c0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x214b700 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x214b740 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x214b780 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x214b7c0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x214b800 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x214b840 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x214b880 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x214b8c0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x214b900 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x214b940 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x214b980 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x214b9c0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x214ba00 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0x214ba40 .param/l "BIC" 0 7 16, C4<1110>;
P_0x214ba80 .param/l "CC" 0 3 5, C4<0011>;
P_0x214bac0 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x214bb00 .param/l "CMN" 0 7 13, C4<1011>;
P_0x214bb40 .param/l "CMP" 0 7 12, C4<1010>;
P_0x214bb80 .param/l "CS" 0 3 4, C4<0010>;
P_0x214bbc0 .param/l "EOR" 0 7 3, C4<0001>;
P_0x214bc00 .param/l "EQ" 0 3 2, C4<0000>;
P_0x214bc40 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x214bc80 .param/l "GE" 0 3 12, C4<1010>;
P_0x214bcc0 .param/l "GT" 0 3 14, C4<1100>;
P_0x214bd00 .param/l "HI" 0 3 10, C4<1000>;
P_0x214bd40 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x214bd80 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x214bdc0 .param/l "LE" 0 3 15, C4<1101>;
P_0x214be00 .param/l "LS" 0 3 11, C4<1001>;
P_0x214be40 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0x214be80 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0x214bec0 .param/l "LT" 0 3 13, C4<1011>;
P_0x214bf00 .param/l "MI" 0 3 6, C4<0100>;
P_0x214bf40 .param/l "MLA" 0 7 19, C4<10001>;
P_0x214bf80 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x214bfc0 .param/l "MOV" 0 7 15, C4<1101>;
P_0x214c000 .param/l "MUL" 0 7 18, C4<10000>;
P_0x214c040 .param/l "MVN" 0 7 17, C4<1111>;
P_0x214c080 .param/l "NE" 0 3 3, C4<0001>;
P_0x214c0c0 .param/l "NV" 0 3 17, C4<1111>;
P_0x214c100 .param/l "ORR" 0 7 14, C4<1100>;
P_0x214c140 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x214c180 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x214c1c0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x214c200 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x214c240 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x214c280 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x214c2c0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x214c300 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x214c340 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x214c380 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x214c3c0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x214c400 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x214c440 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x214c480 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x214c4c0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x214c500 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x214c540 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x214c580 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x214c5c0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x214c600 .param/l "PHY_REGS" 0 21 27, +C4<00000000000000000000000000101110>;
P_0x214c640 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x214c680 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x214c6c0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x214c700 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x214c740 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x214c780 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x214c7c0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x214c800 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x214c840 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x214c880 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x214c8c0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x214c900 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x214c940 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x214c980 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x214c9c0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x214ca00 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x214ca40 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x214ca80 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x214cac0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x214cb00 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x214cb40 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x214cb80 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x214cbc0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x214cc00 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x214cc40 .param/l "PL" 0 3 7, C4<0101>;
P_0x214cc80 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x214ccc0 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0x214cd00 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0x214cd40 .param/l "RSB" 0 7 5, C4<0011>;
P_0x214cd80 .param/l "RSC" 0 7 9, C4<0111>;
P_0x214cdc0 .param/l "SBC" 0 7 8, C4<0110>;
P_0x214ce00 .param/l "SHIFT_OPS" 0 21 35, +C4<00000000000000000000000000000101>;
P_0x214ce40 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x214ce80 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x214cec0 .param/l "SUB" 0 7 4, C4<0010>;
P_0x214cf00 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x214cf40 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x214cf80 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x214cfc0 .param/l "TST" 0 7 10, C4<1000>;
P_0x214d000 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x214d040 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x214d080 .param/l "VC" 0 3 9, C4<0111>;
P_0x214d0c0 .param/l "VS" 0 3 8, C4<0110>;
v0x21532d0_0 .net "i_abt_ff", 0 0, v0x2147420_0;  alias, 1 drivers
v0x21533c0_0 .net "i_alu_dav_ff", 0 0, v0x1fabf70_0;  alias, 1 drivers
v0x2153490_0 .net "i_alu_dav_nxt", 0 0, v0x1fac030_0;  alias, 1 drivers
v0x2153590_0 .net "i_alu_destination_index_ff", 5 0, v0x1f91580_0;  alias, 1 drivers
v0x2153660_0 .net "i_alu_destination_value_ff", 31 0, v0x1f83400_0;  alias, 1 drivers
v0x2153750_0 .net "i_alu_destination_value_nxt", 31 0, v0x1f834a0_0;  alias, 1 drivers
v0x2153820_0 .net "i_alu_mem_load_ff", 0 0, v0x1fb5f50_0;  alias, 1 drivers
v0x21538f0_0 .net "i_alu_mem_srcdest_index_ff", 5 0, v0x1fb6170_0;  alias, 1 drivers
v0x21539c0_0 .net "i_alu_operation_ff", 4 0, v0x2147560_0;  alias, 1 drivers
v0x2153b20_0 .net "i_alu_source_ff", 32 0, v0x2147700_0;  alias, 1 drivers
v0x2153bf0_0 .net "i_clear_from_alu", 0 0, v0x1eee1e0_0;  alias, 1 drivers
v0x2153c90_0 .net "i_clear_from_writeback", 0 0, v0x2163ab0_0;  alias, 1 drivers
v0x2153d30_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
v0x2153dd0_0 .net "i_condition_code_ff", 3 0, v0x21478a0_0;  alias, 1 drivers
v0x2153ea0_0 .net "i_data_stall", 0 0, L_0x218b9a0;  alias, 1 drivers
v0x2153f40_0 .net "i_destination_index_ff", 5 0, v0x2147a40_0;  alias, 1 drivers
v0x2154010_0 .net "i_fiq_ff", 0 0, v0x2147be0_0;  alias, 1 drivers
v0x21541c0_0 .net "i_flag_update_ff", 0 0, v0x2147d40_0;  alias, 1 drivers
v0x2154260_0 .net "i_irq_ff", 0 0, v0x2146580_0;  alias, 1 drivers
v0x2154300_0 .net "i_mem_load_ff", 0 0, v0x2148290_0;  alias, 1 drivers
v0x21543d0_0 .net "i_mem_pre_index_ff", 0 0, v0x21483d0_0;  alias, 1 drivers
v0x21544a0_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x2148510_0;  alias, 1 drivers
v0x2154570_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x2148680_0;  alias, 1 drivers
v0x2154640_0 .net "i_mem_srcdest_index_ff", 5 0, v0x21487f0_0;  alias, 1 drivers
v0x2154710_0 .net "i_mem_store_ff", 0 0, v0x2148990_0;  alias, 1 drivers
v0x21547e0_0 .net "i_mem_translate_ff", 0 0, v0x2148b20_0;  alias, 1 drivers
v0x21548b0_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x2148c90_0;  alias, 1 drivers
v0x2154980_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x2148e00_0;  alias, 1 drivers
v0x2154a50_0 .net "i_memory_dav_ff", 0 0, v0x215cae0_0;  alias, 1 drivers
v0x2154af0_0 .net "i_memory_destination_index_ff", 5 0, v0x215cc90_0;  alias, 1 drivers
v0x2154b90_0 .net "i_memory_destination_value_ff", 31 0, v0x215ca40_0;  alias, 1 drivers
v0x2154c30_0 .net "i_memory_mem_load_ff", 0 0, v0x215cfb0_0;  alias, 1 drivers
v0x2154cd0_0 .net "i_memory_mem_srcdest_index_ff", 5 0, v0x215d050_0;  alias, 1 drivers
v0x21540b0_0 .net "i_memory_mem_srcdest_value_ff", 31 0, L_0x218b900;  alias, 1 drivers
v0x2154f80_0 .net "i_pc_plus_8_ff", 31 0, v0x2148f70_0;  alias, 1 drivers
v0x2155020_0 .net "i_rd_data_0", 31 0, v0x2163fa0_0;  alias, 1 drivers
v0x21550c0_0 .net "i_rd_data_1", 31 0, v0x2164040_0;  alias, 1 drivers
v0x2155160_0 .net "i_rd_data_2", 31 0, v0x21640e0_0;  alias, 1 drivers
v0x2155200_0 .net "i_rd_data_3", 31 0, v0x2164180_0;  alias, 1 drivers
v0x21552a0_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
v0x2155340_0 .net "i_shift_length_ff", 32 0, v0x2149030_0;  alias, 1 drivers
v0x2155430_0 .net "i_shift_operation_ff", 2 0, v0x21491f0_0;  alias, 1 drivers
v0x2155500_0 .net "i_shift_source_ff", 32 0, v0x21493c0_0;  alias, 1 drivers
v0x21555d0_0 .net "i_shifter_destination_index_ff", 5 0, v0x216d350_0;  alias, 1 drivers
v0x21556a0_0 .net "i_shifter_mem_load_ff", 0 0, v0x216d680_0;  alias, 1 drivers
v0x2155770_0 .net "i_shifter_mem_srcdest_index_ff", 5 0, v0x216d9b0_0;  alias, 1 drivers
v0x2155840_0 .net "i_stall_from_shifter", 0 0, v0x216a490_0;  alias, 1 drivers
v0x21558e0_0 .net "i_swi_ff", 0 0, v0x2149640_0;  alias, 1 drivers
v0x2155980_0 .var "load_lock", 0 0;
v0x2155a20_0 .var "lock", 0 0;
v0x2155ac0_0 .var "o_abt_ff", 0 0;
v0x2155b60_0 .var "o_alu_operation_ff", 4 0;
v0x2155c40_0 .var "o_alu_source_ff", 32 0;
v0x2155d20_0 .var "o_alu_source_value_ff", 31 0;
v0x2155e00_0 .var "o_alu_source_value_nxt", 31 0;
v0x2155ee0_0 .var "o_condition_code_ff", 3 0;
v0x2155fc0_0 .var "o_destination_index_ff", 5 0;
v0x21560a0_0 .var "o_fiq_ff", 0 0;
v0x2156160_0 .var "o_flag_update_ff", 0 0;
v0x2156220_0 .var "o_irq_ff", 0 0;
v0x21562e0_0 .var "o_mem_load_ff", 0 0;
v0x21563a0_0 .var "o_mem_pre_index_ff", 0 0;
v0x2156460_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x2156520_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x21565e0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x2154db0_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x2154e90_0 .var "o_mem_srcdest_value_nxt", 31 0;
v0x2156a90_0 .var "o_mem_store_ff", 0 0;
v0x2156b50_0 .var "o_mem_translate_ff", 0 0;
v0x2156c10_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x2156cd0_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x2156d90_0 .var "o_pc_plus_8_ff", 31 0;
v0x2156e70_0 .var "o_rd_index_0", 5 0;
v0x2156f50_0 .var "o_rd_index_1", 5 0;
v0x2157030_0 .var "o_rd_index_2", 5 0;
v0x2157110_0 .var "o_rd_index_3", 5 0;
v0x21571f0_0 .var "o_shift_length_ff", 32 0;
v0x21572d0_0 .var "o_shift_length_value_ff", 31 0;
v0x21573b0_0 .var "o_shift_length_value_nxt", 31 0;
v0x2157490_0 .var "o_shift_operation_ff", 2 0;
v0x2157570_0 .var "o_shift_source_ff", 32 0;
v0x2157650_0 .var "o_shift_source_value_ff", 31 0;
v0x2157730_0 .var "o_shift_source_value_nxt", 31 0;
v0x2157810_0 .var "o_shifter_disable_ff", 0 0;
v0x21578d0_0 .var "o_shifter_disable_nxt", 0 0;
v0x2157990_0 .var "o_stall_from_issue", 0 0;
v0x2157ac0_0 .var "o_swi_ff", 0 0;
v0x2157b80_0 .var "shift_lock", 0 0;
E_0x2151120/0 .event edge, v0x2147700_0, v0x21565e0_0, v0x2155ee0_0, v0x21562e0_0;
E_0x2151120/1 .event edge, v0x1eee390_0, v0x1fac030_0, v0x1ec6cd0_0, v0x1fb6170_0;
E_0x2151120/2 .event edge, v0x1fabf70_0, v0x1fb5f50_0, v0x21493c0_0, v0x2149030_0;
E_0x2151120/3 .event edge, v0x21491f0_0, v0x2155fc0_0, v0x2147560_0;
E_0x2151120 .event/or E_0x2151120/0, E_0x2151120/1, E_0x2151120/2, E_0x2151120/3;
E_0x21511e0 .event edge, v0x2155a20_0;
E_0x2151240 .event edge, v0x2147700_0, v0x21493c0_0, v0x2149030_0, v0x21487f0_0;
E_0x21512b0/0 .event edge, v0x2147700_0, v0x1ec69d0_0, v0x1fac030_0, v0x1f834a0_0;
E_0x21512b0/1 .event edge, v0x1f83400_0, v0x1f91580_0, v0x1fabf70_0, v0x2154af0_0;
E_0x21512b0/2 .event edge, v0x2154a50_0, v0x2154cd0_0, v0x2154c30_0, v0x21493c0_0;
E_0x21512b0/3 .event edge, v0x2149030_0, v0x21487f0_0;
E_0x21512b0 .event/or E_0x21512b0/0, E_0x21512b0/1, E_0x21512b0/2, E_0x21512b0/3;
E_0x21513a0 .event edge, v0x2157b80_0, v0x2155980_0;
S_0x21513e0 .scope function, "determine_load_lock" "determine_load_lock" 21 497, 21 497 0, S_0x214b3c0;
 .timescale 0 0;
v0x21515d0_0 .var "determine_load_lock", 0 0;
v0x21516b0_0 .var "i_alu_dav_ff", 0 0;
v0x2151770_0 .var "i_alu_dav_nxt", 0 0;
v0x2151840_0 .var "i_alu_mem_load_ff", 0 0;
v0x2151900_0 .var "i_alu_mem_srcdest_index_ff", 5 0;
v0x2151a30_0 .var "i_shifter_mem_load_ff", 0 0;
v0x2151af0_0 .var "i_shifter_mem_srcdest_index_ff", 5 0;
v0x2151bd0_0 .var "index", 32 0;
v0x2151cb0_0 .var "o_condition_code_ff", 3 0;
v0x2151e20_0 .var "o_mem_load_ff", 0 0;
v0x2151ee0_0 .var "o_mem_srcdest_index_ff", 5 0;
TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21515d0_0, 0, 1;
    %load/vec4 v0x2151bd0_0;
    %load/vec4 v0x2151ee0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2151cb0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x2151e20_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x2151bd0_0;
    %load/vec4 v0x2151af0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2151770_0;
    %and;
    %load/vec4 v0x2151a30_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2151bd0_0;
    %load/vec4 v0x2151900_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21516b0_0;
    %and;
    %load/vec4 v0x2151840_0;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_21.182, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21515d0_0, 0, 1;
T_21.182 ;
    %load/vec4 v0x2151bd0_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.184, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21515d0_0, 0, 1;
T_21.184 ;
    %end;
S_0x2151fc0 .scope function, "get_register_value" "get_register_value" 21 366, 21 366 0, S_0x214b3c0;
 .timescale 0 0;
v0x2152160_0 .var "get", 31 0;
v0x2152240_0 .var "get_register_value", 31 0;
v0x2152320_0 .var "i_alu_dav_ff", 0 0;
v0x21523c0_0 .var "i_alu_dav_nxt", 0 0;
v0x2152480_0 .var "i_alu_destination_index_ff", 5 0;
v0x21525b0_0 .var "i_alu_destination_value_ff", 31 0;
v0x2152690_0 .var "i_alu_destination_value_nxt", 31 0;
v0x2152770_0 .var "i_memory_dav_ff", 0 0;
v0x2152830_0 .var "i_memory_destination_index_ff", 5 0;
v0x21529a0_0 .var "i_memory_mem_load_ff", 0 0;
v0x2152a60_0 .var "i_memory_mem_srcdest_index_ff", 5 0;
v0x2152b40_0 .var "i_shifter_destination_index_ff", 32 0;
v0x2152c20_0 .var "index", 32 0;
v0x2152d00_0 .var "rd_port", 1 0;
TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value ;
    %load/vec4 v0x2152c20_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.186, 8;
    %load/vec4 v0x2152c20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x2152160_0, 0, 32;
    %jmp T_22.187;
T_22.186 ;
    %load/vec4 v0x2152c20_0;
    %cmpi/e 15, 0, 33;
    %jmp/0xz  T_22.188, 4;
    %load/vec4 v0x2154f80_0;
    %store/vec4 v0x2152160_0, 0, 32;
    %jmp T_22.189;
T_22.188 ;
    %load/vec4 v0x2152c20_0;
    %load/vec4 v0x2152b40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21523c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.190, 8;
    %load/vec4 v0x2152690_0;
    %store/vec4 v0x2152160_0, 0, 32;
    %jmp T_22.191;
T_22.190 ;
    %load/vec4 v0x2152c20_0;
    %load/vec4 v0x2152480_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2152320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.192, 8;
    %load/vec4 v0x21525b0_0;
    %store/vec4 v0x2152160_0, 0, 32;
    %jmp T_22.193;
T_22.192 ;
    %load/vec4 v0x2152c20_0;
    %load/vec4 v0x2152830_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2152770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.194, 8;
    %load/vec4 v0x2154b90_0;
    %store/vec4 v0x2152160_0, 0, 32;
    %jmp T_22.195;
T_22.194 ;
    %load/vec4 v0x2152d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.196, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.197, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.198, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.199, 6;
    %jmp T_22.200;
T_22.196 ;
    %load/vec4 v0x2155020_0;
    %store/vec4 v0x2152160_0, 0, 32;
    %jmp T_22.200;
T_22.197 ;
    %load/vec4 v0x21550c0_0;
    %store/vec4 v0x2152160_0, 0, 32;
    %jmp T_22.200;
T_22.198 ;
    %load/vec4 v0x2155160_0;
    %store/vec4 v0x2152160_0, 0, 32;
    %jmp T_22.200;
T_22.199 ;
    %load/vec4 v0x2155200_0;
    %store/vec4 v0x2152160_0, 0, 32;
    %jmp T_22.200;
T_22.200 ;
    %pop/vec4 1;
T_22.195 ;
T_22.193 ;
T_22.191 ;
T_22.189 ;
T_22.187 ;
    %load/vec4 v0x2152c20_0;
    %load/vec4 v0x2152a60_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21529a0_0;
    %and;
    %load/vec4 v0x2152770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.201, 8;
    %load/vec4 v0x21540b0_0;
    %store/vec4 v0x2152160_0, 0, 32;
T_22.201 ;
    %load/vec4 v0x2152160_0;
    %store/vec4 v0x2152240_0, 0, 32;
    %end;
S_0x2152de0 .scope function, "shifter_lock_check" "shifter_lock_check" 21 478, 21 478 0, S_0x214b3c0;
 .timescale 0 0;
v0x2152f60_0 .var "index", 32 0;
v0x2153040_0 .var "o_condition_code_ff", 3 0;
v0x2153120_0 .var "o_destination_index_ff", 5 0;
v0x2153210_0 .var "shifter_lock_check", 0 0;
TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check ;
    %load/vec4 v0x2153120_0;
    %pad/u 33;
    %load/vec4 v0x2152f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2153040_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.203, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2153210_0, 0, 1;
    %jmp T_23.204;
T_23.203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2153210_0, 0, 1;
T_23.204 ;
    %load/vec4 v0x2152f60_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.205, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2153210_0, 0, 1;
T_23.205 ;
    %end;
S_0x2150700 .scope module, "u_zap_memory_main" "zap_memory_main" 5 589, 22 13 0, S_0x2118760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_mem_load_ff"
    .port_info 5 /INPUT 1 "i_dav_ff"
    .port_info 6 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 7 /INPUT 32 "i_alu_result_ff"
    .port_info 8 /INPUT 4 "i_flags_ff"
    .port_info 9 /INPUT 6 "i_destination_index_ff"
    .port_info 10 /INPUT 1 "i_irq_ff"
    .port_info 11 /INPUT 1 "i_fiq_ff"
    .port_info 12 /INPUT 1 "i_instr_abort_ff"
    .port_info 13 /INPUT 1 "i_swi_ff"
    .port_info 14 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 15 /OUTPUT 32 "o_alu_result_ff"
    .port_info 16 /OUTPUT 4 "o_flags_ff"
    .port_info 17 /OUTPUT 6 "o_destination_index_ff"
    .port_info 18 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 19 /OUTPUT 1 "o_dav_ff"
    .port_info 20 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 21 /OUTPUT 1 "o_irq_ff"
    .port_info 22 /OUTPUT 1 "o_fiq_ff"
    .port_info 23 /OUTPUT 1 "o_swi_ff"
    .port_info 24 /OUTPUT 1 "o_instr_abort_ff"
    .port_info 25 /OUTPUT 1 "o_mem_load_ff"
P_0x21588d0 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x2158910 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x2158950 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x2158990 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x21589d0 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x2158a10 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x2158a50 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x2158a90 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x2158ad0 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x2158b10 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x2158b50 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x2158b90 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x2158bd0 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x2158c10 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x2158c50 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x2158c90 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x2158cd0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x2158d10 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x2158d50 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x2158d90 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x2158dd0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x2158e10 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x2158e50 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x2158e90 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x2158ed0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x2158f10 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x2158f50 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x2158f90 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x2158fd0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x2159010 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x2159050 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x2159090 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x21590d0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x2159110 .param/l "PHY_REGS" 0 22 16, +C4<00000000000000000000000000101110>;
P_0x2159150 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x2159190 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x21591d0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x2159210 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x2159250 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x2159290 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x21592d0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x2159310 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x2159350 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x2159390 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x21593d0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x2159410 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x2159450 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x2159490 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x21594d0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x2159510 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x2159550 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x2159590 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x21595d0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x2159610 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x2159650 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x2159690 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x21596d0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x2159710 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x2159750 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x2159790 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x21597d0 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
v0x215bc90_0 .net "i_alu_result_ff", 31 0, v0x1f83400_0;  alias, 1 drivers
v0x215bdc0_0 .net "i_clear_from_writeback", 0 0, v0x2163ab0_0;  alias, 1 drivers
v0x215be80_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
v0x215c030_0 .net "i_data_stall", 0 0, L_0x218b9a0;  alias, 1 drivers
v0x215c0d0_0 .net "i_dav_ff", 0 0, v0x1fabf70_0;  alias, 1 drivers
v0x215c1c0_0 .net "i_destination_index_ff", 5 0, v0x1f91580_0;  alias, 1 drivers
v0x215c2b0_0 .net "i_fiq_ff", 0 0, v0x1f91660_0;  alias, 1 drivers
v0x215c350_0 .net "i_flags_ff", 3 0, v0x1f91720_0;  alias, 1 drivers
v0x215c3f0_0 .net "i_instr_abort_ff", 0 0, v0x1f83340_0;  alias, 1 drivers
v0x215c520_0 .net "i_irq_ff", 0 0, v0x1f91800_0;  alias, 1 drivers
v0x215c5c0_0 .net "i_mem_load_ff", 0 0, v0x1fb5f50_0;  alias, 1 drivers
v0x215c660_0 .net "i_mem_srcdest_index_ff", 5 0, v0x1fb6170_0;  alias, 1 drivers
v0x215c750_0 .net "i_pc_plus_8_ff", 31 0, v0x1fd7990_0;  alias, 1 drivers
v0x215c7f0_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
v0x215c9a0_0 .net "i_swi_ff", 0 0, v0x1fd7a70_0;  alias, 1 drivers
v0x215ca40_0 .var "o_alu_result_ff", 31 0;
v0x215cae0_0 .var "o_dav_ff", 0 0;
v0x215cc90_0 .var "o_destination_index_ff", 5 0;
v0x215cd30_0 .var "o_fiq_ff", 0 0;
v0x215cdd0_0 .var "o_flags_ff", 3 0;
v0x215ce70_0 .var "o_instr_abort_ff", 0 0;
v0x215cf10_0 .var "o_irq_ff", 0 0;
v0x215cfb0_0 .var "o_mem_load_ff", 0 0;
v0x215d050_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x215d0f0_0 .var "o_pc_plus_8_ff", 31 0;
v0x215d190_0 .var "o_swi_ff", 0 0;
S_0x215bac0 .scope task, "clear_interrupts" "clear_interrupts" 22 127, 22 127 0, S_0x2150700;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_memory_main.clear_interrupts ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215cf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215cd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215d190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215ce70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215cfb0_0, 0;
    %end;
S_0x215d670 .scope module, "u_zap_regf" "zap_register_file" 5 635, 23 20 0, S_0x2118760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_valid"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 32 "i_pc_from_alu"
    .port_info 6 /INPUT 1 "i_stall_from_decode"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 1 "i_stall_from_shifter"
    .port_info 9 /INPUT 32 "i_data_abort_vector"
    .port_info 10 /INPUT 32 "i_fiq_vector"
    .port_info 11 /INPUT 32 "i_irq_vector"
    .port_info 12 /INPUT 32 "i_instruction_abort_vector"
    .port_info 13 /INPUT 32 "i_swi_vector"
    .port_info 14 /INPUT 32 "i_und_vector"
    .port_info 15 /INPUT 6 "i_rd_index_0"
    .port_info 16 /INPUT 6 "i_rd_index_1"
    .port_info 17 /INPUT 6 "i_rd_index_2"
    .port_info 18 /INPUT 6 "i_rd_index_3"
    .port_info 19 /INPUT 6 "i_wr_index"
    .port_info 20 /INPUT 32 "i_wr_data"
    .port_info 21 /INPUT 4 "i_flags"
    .port_info 22 /INPUT 6 "i_wr_index_1"
    .port_info 23 /INPUT 32 "i_wr_data_1"
    .port_info 24 /INPUT 1 "i_irq"
    .port_info 25 /INPUT 1 "i_fiq"
    .port_info 26 /INPUT 1 "i_instr_abt"
    .port_info 27 /INPUT 1 "i_data_abt"
    .port_info 28 /INPUT 1 "i_swi"
    .port_info 29 /INPUT 1 "i_und"
    .port_info 30 /INPUT 32 "i_pc_buf_ff"
    .port_info 31 /OUTPUT 32 "o_rd_data_0"
    .port_info 32 /OUTPUT 32 "o_rd_data_1"
    .port_info 33 /OUTPUT 32 "o_rd_data_2"
    .port_info 34 /OUTPUT 32 "o_rd_data_3"
    .port_info 35 /OUTPUT 32 "o_pc"
    .port_info 36 /OUTPUT 32 "o_cpsr"
    .port_info 37 /OUTPUT 1 "o_clear_from_writeback"
    .port_info 38 /OUTPUT 1 "o_fiq_ack"
    .port_info 39 /OUTPUT 1 "o_irq_ack"
P_0x215d7f0 .param/l "ABT" 0 10 4, C4<10111>;
P_0x215d830 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x215d870 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x215d8b0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x215d8f0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x215d930 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x215d970 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x215d9b0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x215d9f0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x215da30 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x215da70 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x215dab0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x215daf0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x215db30 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x215db70 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x215dbb0 .param/l "FIQ" 0 10 2, C4<10001>;
P_0x215dbf0 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0x215dc30 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x215dc70 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x215dcb0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x215dcf0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x215dd30 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x215dd70 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x215ddb0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x215ddf0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x215de30 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x215de70 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x215deb0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x215def0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x215df30 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x215df70 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x215dfb0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x215dff0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x215e030 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x215e070 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x215e0b0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x215e0f0 .param/l "PHY_REGS" 0 23 21, +C4<00000000000000000000000000101110>;
P_0x215e130 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x215e170 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x215e1b0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x215e1f0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x215e230 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x215e270 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x215e2b0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x215e2f0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x215e330 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x215e370 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x215e3b0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x215e3f0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x215e430 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x215e470 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x215e4b0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x215e4f0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x215e530 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x215e570 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x215e5b0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x215e5f0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x215e630 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x215e670 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x215e6b0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x215e6f0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x215e730 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x215e770 .param/l "SVC" 0 10 5, C4<10011>;
P_0x215e7b0 .param/l "SYS" 0 10 7, C4<11111>;
P_0x215e7f0 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x215e830 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x215e870 .param/l "UND" 0 10 8, C4<11011>;
P_0x215e8b0 .param/l "USR" 0 10 6, C4<10000>;
v0x2162130_0 .net "i_clear_from_alu", 0 0, v0x1eee1e0_0;  alias, 1 drivers
v0x21621f0_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
L_0x7f2d87c44210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x21622b0_0 .net "i_data_abort_vector", 31 0, L_0x7f2d87c44210;  1 drivers
v0x2162380_0 .net "i_data_abt", 0 0, L_0x218ba40;  alias, 1 drivers
v0x2162440_0 .net "i_data_stall", 0 0, L_0x218b9a0;  alias, 1 drivers
v0x2162530_0 .net "i_fiq", 0 0, v0x215cd30_0;  alias, 1 drivers
L_0x7f2d87c44258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x21625d0_0 .net "i_fiq_vector", 31 0, L_0x7f2d87c44258;  1 drivers
v0x2162690_0 .net "i_flags", 3 0, v0x215cdd0_0;  alias, 1 drivers
v0x2162780_0 .net "i_instr_abt", 0 0, v0x215ce70_0;  alias, 1 drivers
L_0x7f2d87c442e8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x21628e0_0 .net "i_instruction_abort_vector", 31 0, L_0x7f2d87c442e8;  1 drivers
v0x2162980_0 .net "i_irq", 0 0, v0x215cf10_0;  alias, 1 drivers
L_0x7f2d87c442a0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x2162a50_0 .net "i_irq_vector", 31 0, L_0x7f2d87c442a0;  1 drivers
v0x2162b10_0 .net "i_pc_buf_ff", 31 0, v0x215d0f0_0;  alias, 1 drivers
v0x2162c00_0 .net "i_pc_from_alu", 31 0, v0x1fd78b0_0;  alias, 1 drivers
v0x2162cc0_0 .net "i_rd_index_0", 5 0, v0x2156e70_0;  alias, 1 drivers
v0x2162d90_0 .net "i_rd_index_1", 5 0, v0x2156f50_0;  alias, 1 drivers
v0x2162e60_0 .net "i_rd_index_2", 5 0, v0x2157030_0;  alias, 1 drivers
v0x2163010_0 .net "i_rd_index_3", 5 0, v0x2157110_0;  alias, 1 drivers
v0x21630b0_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
v0x2163150_0 .net "i_stall_from_decode", 0 0, v0x2149580_0;  alias, 1 drivers
v0x21631f0_0 .net "i_stall_from_issue", 0 0, v0x2157990_0;  alias, 1 drivers
v0x2163290_0 .net "i_stall_from_shifter", 0 0, v0x216a490_0;  alias, 1 drivers
v0x2163330_0 .net "i_swi", 0 0, v0x215d190_0;  alias, 1 drivers
L_0x7f2d87c44330 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x21633d0_0 .net "i_swi_vector", 31 0, L_0x7f2d87c44330;  1 drivers
L_0x7f2d87c443c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2163470_0 .net "i_und", 0 0, L_0x7f2d87c443c0;  1 drivers
L_0x7f2d87c44378 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v0x2163510_0 .net "i_und_vector", 31 0, L_0x7f2d87c44378;  1 drivers
v0x21635f0_0 .net "i_valid", 0 0, v0x215cae0_0;  alias, 1 drivers
v0x21636e0_0 .net "i_wr_data", 31 0, v0x215ca40_0;  alias, 1 drivers
v0x21637f0_0 .net "i_wr_data_1", 31 0, L_0x218b900;  alias, 1 drivers
v0x21638b0_0 .net "i_wr_index", 5 0, v0x215cc90_0;  alias, 1 drivers
v0x21639a0_0 .net "i_wr_index_1", 5 0, v0x215d050_0;  alias, 1 drivers
v0x2163ab0_0 .var "o_clear_from_writeback", 0 0;
v0x2163b50_0 .var "o_cpsr", 31 0;
v0x2162f70_0 .var "o_fiq_ack", 0 0;
v0x2163e20_0 .var "o_irq_ack", 0 0;
v0x2163ee0_0 .var "o_pc", 31 0;
v0x2163fa0_0 .var "o_rd_data_0", 31 0;
v0x2164040_0 .var "o_rd_data_1", 31 0;
v0x21640e0_0 .var "o_rd_data_2", 31 0;
v0x2164180_0 .var "o_rd_data_3", 31 0;
v0x2164250 .array "r_ff", 0 45, 31 0;
v0x2164a30 .array "r_nxt", 0 45, 31 0;
v0x2164250_0 .array/port v0x2164250, 0;
v0x2164250_1 .array/port v0x2164250, 1;
v0x2164250_2 .array/port v0x2164250, 2;
E_0x21610f0/0 .event edge, v0x2161a80_0, v0x2164250_0, v0x2164250_1, v0x2164250_2;
v0x2164250_3 .array/port v0x2164250, 3;
v0x2164250_4 .array/port v0x2164250, 4;
v0x2164250_5 .array/port v0x2164250, 5;
v0x2164250_6 .array/port v0x2164250, 6;
E_0x21610f0/1 .event edge, v0x2164250_3, v0x2164250_4, v0x2164250_5, v0x2164250_6;
v0x2164250_7 .array/port v0x2164250, 7;
v0x2164250_8 .array/port v0x2164250, 8;
v0x2164250_9 .array/port v0x2164250, 9;
v0x2164250_10 .array/port v0x2164250, 10;
E_0x21610f0/2 .event edge, v0x2164250_7, v0x2164250_8, v0x2164250_9, v0x2164250_10;
v0x2164250_11 .array/port v0x2164250, 11;
v0x2164250_12 .array/port v0x2164250, 12;
v0x2164250_13 .array/port v0x2164250, 13;
v0x2164250_14 .array/port v0x2164250, 14;
E_0x21610f0/3 .event edge, v0x2164250_11, v0x2164250_12, v0x2164250_13, v0x2164250_14;
v0x2164250_15 .array/port v0x2164250, 15;
v0x2164250_16 .array/port v0x2164250, 16;
v0x2164250_17 .array/port v0x2164250, 17;
v0x2164250_18 .array/port v0x2164250, 18;
E_0x21610f0/4 .event edge, v0x2164250_15, v0x2164250_16, v0x2164250_17, v0x2164250_18;
v0x2164250_19 .array/port v0x2164250, 19;
v0x2164250_20 .array/port v0x2164250, 20;
v0x2164250_21 .array/port v0x2164250, 21;
v0x2164250_22 .array/port v0x2164250, 22;
E_0x21610f0/5 .event edge, v0x2164250_19, v0x2164250_20, v0x2164250_21, v0x2164250_22;
v0x2164250_23 .array/port v0x2164250, 23;
v0x2164250_24 .array/port v0x2164250, 24;
v0x2164250_25 .array/port v0x2164250, 25;
v0x2164250_26 .array/port v0x2164250, 26;
E_0x21610f0/6 .event edge, v0x2164250_23, v0x2164250_24, v0x2164250_25, v0x2164250_26;
v0x2164250_27 .array/port v0x2164250, 27;
v0x2164250_28 .array/port v0x2164250, 28;
v0x2164250_29 .array/port v0x2164250, 29;
v0x2164250_30 .array/port v0x2164250, 30;
E_0x21610f0/7 .event edge, v0x2164250_27, v0x2164250_28, v0x2164250_29, v0x2164250_30;
v0x2164250_31 .array/port v0x2164250, 31;
v0x2164250_32 .array/port v0x2164250, 32;
v0x2164250_33 .array/port v0x2164250, 33;
v0x2164250_34 .array/port v0x2164250, 34;
E_0x21610f0/8 .event edge, v0x2164250_31, v0x2164250_32, v0x2164250_33, v0x2164250_34;
v0x2164250_35 .array/port v0x2164250, 35;
v0x2164250_36 .array/port v0x2164250, 36;
v0x2164250_37 .array/port v0x2164250, 37;
v0x2164250_38 .array/port v0x2164250, 38;
E_0x21610f0/9 .event edge, v0x2164250_35, v0x2164250_36, v0x2164250_37, v0x2164250_38;
v0x2164250_39 .array/port v0x2164250, 39;
v0x2164250_40 .array/port v0x2164250, 40;
v0x2164250_41 .array/port v0x2164250, 41;
v0x2164250_42 .array/port v0x2164250, 42;
E_0x21610f0/10 .event edge, v0x2164250_39, v0x2164250_40, v0x2164250_41, v0x2164250_42;
v0x2164250_43 .array/port v0x2164250, 43;
v0x2164250_44 .array/port v0x2164250, 44;
v0x2164250_45 .array/port v0x2164250, 45;
E_0x21610f0/11 .event edge, v0x2164250_43, v0x2164250_44, v0x2164250_45, v0x1ec0210_0;
E_0x21610f0/12 .event edge, v0x1eee1e0_0, v0x1fd78b0_0, v0x2149580_0, v0x21319a0_0;
E_0x21610f0/13 .event edge, v0x2146e80_0, v0x2162380_0, v0x215cd30_0, v0x215cf10_0;
E_0x21610f0/14 .event edge, v0x215ce70_0, v0x215d190_0, v0x2163470_0, v0x21622b0_0;
E_0x21610f0/15 .event edge, v0x215d0f0_0, v0x21625d0_0, v0x2162a50_0, v0x21628e0_0;
E_0x21610f0/16 .event edge, v0x21633d0_0, v0x2163510_0, v0x2154a50_0, v0x215cdd0_0;
E_0x21610f0/17 .event edge, v0x2154b90_0, v0x2154af0_0, v0x21540b0_0, v0x2154cd0_0;
v0x2164a30_0 .array/port v0x2164a30, 0;
v0x2164a30_1 .array/port v0x2164a30, 1;
v0x2164a30_2 .array/port v0x2164a30, 2;
v0x2164a30_3 .array/port v0x2164a30, 3;
E_0x21610f0/18 .event edge, v0x2164a30_0, v0x2164a30_1, v0x2164a30_2, v0x2164a30_3;
v0x2164a30_4 .array/port v0x2164a30, 4;
v0x2164a30_5 .array/port v0x2164a30, 5;
v0x2164a30_6 .array/port v0x2164a30, 6;
v0x2164a30_7 .array/port v0x2164a30, 7;
E_0x21610f0/19 .event edge, v0x2164a30_4, v0x2164a30_5, v0x2164a30_6, v0x2164a30_7;
v0x2164a30_8 .array/port v0x2164a30, 8;
v0x2164a30_9 .array/port v0x2164a30, 9;
v0x2164a30_10 .array/port v0x2164a30, 10;
v0x2164a30_11 .array/port v0x2164a30, 11;
E_0x21610f0/20 .event edge, v0x2164a30_8, v0x2164a30_9, v0x2164a30_10, v0x2164a30_11;
v0x2164a30_12 .array/port v0x2164a30, 12;
v0x2164a30_13 .array/port v0x2164a30, 13;
v0x2164a30_14 .array/port v0x2164a30, 14;
v0x2164a30_15 .array/port v0x2164a30, 15;
E_0x21610f0/21 .event edge, v0x2164a30_12, v0x2164a30_13, v0x2164a30_14, v0x2164a30_15;
v0x2164a30_16 .array/port v0x2164a30, 16;
v0x2164a30_17 .array/port v0x2164a30, 17;
v0x2164a30_18 .array/port v0x2164a30, 18;
v0x2164a30_19 .array/port v0x2164a30, 19;
E_0x21610f0/22 .event edge, v0x2164a30_16, v0x2164a30_17, v0x2164a30_18, v0x2164a30_19;
v0x2164a30_20 .array/port v0x2164a30, 20;
v0x2164a30_21 .array/port v0x2164a30, 21;
v0x2164a30_22 .array/port v0x2164a30, 22;
v0x2164a30_23 .array/port v0x2164a30, 23;
E_0x21610f0/23 .event edge, v0x2164a30_20, v0x2164a30_21, v0x2164a30_22, v0x2164a30_23;
v0x2164a30_24 .array/port v0x2164a30, 24;
v0x2164a30_25 .array/port v0x2164a30, 25;
v0x2164a30_26 .array/port v0x2164a30, 26;
v0x2164a30_27 .array/port v0x2164a30, 27;
E_0x21610f0/24 .event edge, v0x2164a30_24, v0x2164a30_25, v0x2164a30_26, v0x2164a30_27;
v0x2164a30_28 .array/port v0x2164a30, 28;
v0x2164a30_29 .array/port v0x2164a30, 29;
v0x2164a30_30 .array/port v0x2164a30, 30;
v0x2164a30_31 .array/port v0x2164a30, 31;
E_0x21610f0/25 .event edge, v0x2164a30_28, v0x2164a30_29, v0x2164a30_30, v0x2164a30_31;
v0x2164a30_32 .array/port v0x2164a30, 32;
v0x2164a30_33 .array/port v0x2164a30, 33;
v0x2164a30_34 .array/port v0x2164a30, 34;
v0x2164a30_35 .array/port v0x2164a30, 35;
E_0x21610f0/26 .event edge, v0x2164a30_32, v0x2164a30_33, v0x2164a30_34, v0x2164a30_35;
v0x2164a30_36 .array/port v0x2164a30, 36;
v0x2164a30_37 .array/port v0x2164a30, 37;
v0x2164a30_38 .array/port v0x2164a30, 38;
v0x2164a30_39 .array/port v0x2164a30, 39;
E_0x21610f0/27 .event edge, v0x2164a30_36, v0x2164a30_37, v0x2164a30_38, v0x2164a30_39;
v0x2164a30_40 .array/port v0x2164a30, 40;
v0x2164a30_41 .array/port v0x2164a30, 41;
v0x2164a30_42 .array/port v0x2164a30, 42;
v0x2164a30_43 .array/port v0x2164a30, 43;
E_0x21610f0/28 .event edge, v0x2164a30_40, v0x2164a30_41, v0x2164a30_42, v0x2164a30_43;
v0x2164a30_44 .array/port v0x2164a30, 44;
v0x2164a30_45 .array/port v0x2164a30, 45;
E_0x21610f0/29 .event edge, v0x2164a30_44, v0x2164a30_45;
E_0x21610f0 .event/or E_0x21610f0/0, E_0x21610f0/1, E_0x21610f0/2, E_0x21610f0/3, E_0x21610f0/4, E_0x21610f0/5, E_0x21610f0/6, E_0x21610f0/7, E_0x21610f0/8, E_0x21610f0/9, E_0x21610f0/10, E_0x21610f0/11, E_0x21610f0/12, E_0x21610f0/13, E_0x21610f0/14, E_0x21610f0/15, E_0x21610f0/16, E_0x21610f0/17, E_0x21610f0/18, E_0x21610f0/19, E_0x21610f0/20, E_0x21610f0/21, E_0x21610f0/22, E_0x21610f0/23, E_0x21610f0/24, E_0x21610f0/25, E_0x21610f0/26, E_0x21610f0/27, E_0x21610f0/28, E_0x21610f0/29;
E_0x21614f0/0 .event edge, v0x2156e70_0, v0x2164250_0, v0x2164250_1, v0x2164250_2;
E_0x21614f0/1 .event edge, v0x2164250_3, v0x2164250_4, v0x2164250_5, v0x2164250_6;
E_0x21614f0/2 .event edge, v0x2164250_7, v0x2164250_8, v0x2164250_9, v0x2164250_10;
E_0x21614f0/3 .event edge, v0x2164250_11, v0x2164250_12, v0x2164250_13, v0x2164250_14;
E_0x21614f0/4 .event edge, v0x2164250_15, v0x2164250_16, v0x2164250_17, v0x2164250_18;
E_0x21614f0/5 .event edge, v0x2164250_19, v0x2164250_20, v0x2164250_21, v0x2164250_22;
E_0x21614f0/6 .event edge, v0x2164250_23, v0x2164250_24, v0x2164250_25, v0x2164250_26;
E_0x21614f0/7 .event edge, v0x2164250_27, v0x2164250_28, v0x2164250_29, v0x2164250_30;
E_0x21614f0/8 .event edge, v0x2164250_31, v0x2164250_32, v0x2164250_33, v0x2164250_34;
E_0x21614f0/9 .event edge, v0x2164250_35, v0x2164250_36, v0x2164250_37, v0x2164250_38;
E_0x21614f0/10 .event edge, v0x2164250_39, v0x2164250_40, v0x2164250_41, v0x2164250_42;
E_0x21614f0/11 .event edge, v0x2164250_43, v0x2164250_44, v0x2164250_45, v0x2156f50_0;
E_0x21614f0/12 .event edge, v0x2157030_0, v0x2157110_0;
E_0x21614f0 .event/or E_0x21614f0/0, E_0x21614f0/1, E_0x21614f0/2, E_0x21614f0/3, E_0x21614f0/4, E_0x21614f0/5, E_0x21614f0/6, E_0x21614f0/7, E_0x21614f0/8, E_0x21614f0/9, E_0x21614f0/10, E_0x21614f0/11, E_0x21614f0/12;
E_0x21616d0/0 .event edge, v0x2164250_0, v0x2164250_1, v0x2164250_2, v0x2164250_3;
E_0x21616d0/1 .event edge, v0x2164250_4, v0x2164250_5, v0x2164250_6, v0x2164250_7;
E_0x21616d0/2 .event edge, v0x2164250_8, v0x2164250_9, v0x2164250_10, v0x2164250_11;
E_0x21616d0/3 .event edge, v0x2164250_12, v0x2164250_13, v0x2164250_14, v0x2164250_15;
E_0x21616d0/4 .event edge, v0x2164250_16, v0x2164250_17, v0x2164250_18, v0x2164250_19;
E_0x21616d0/5 .event edge, v0x2164250_20, v0x2164250_21, v0x2164250_22, v0x2164250_23;
E_0x21616d0/6 .event edge, v0x2164250_24, v0x2164250_25, v0x2164250_26, v0x2164250_27;
E_0x21616d0/7 .event edge, v0x2164250_28, v0x2164250_29, v0x2164250_30, v0x2164250_31;
E_0x21616d0/8 .event edge, v0x2164250_32, v0x2164250_33, v0x2164250_34, v0x2164250_35;
E_0x21616d0/9 .event edge, v0x2164250_36, v0x2164250_37, v0x2164250_38, v0x2164250_39;
E_0x21616d0/10 .event edge, v0x2164250_40, v0x2164250_41, v0x2164250_42, v0x2164250_43;
E_0x21616d0/11 .event edge, v0x2164250_44, v0x2164250_45;
E_0x21616d0 .event/or E_0x21616d0/0, E_0x21616d0/1, E_0x21616d0/2, E_0x21616d0/3, E_0x21616d0/4, E_0x21616d0/5, E_0x21616d0/6, E_0x21616d0/7, E_0x21616d0/8, E_0x21616d0/9, E_0x21616d0/10, E_0x21616d0/11;
S_0x2161890 .scope begin, "blk1" "blk1" 23 134, 23 134 0, S_0x215d670;
 .timescale 0 0;
v0x2161a80_0 .var/i "i", 31 0;
S_0x2161b80 .scope begin, "otherBlock" "otherBlock" 23 270, 23 270 0, S_0x215d670;
 .timescale 0 0;
v0x2161d70_0 .var/i "i", 31 0;
S_0x2161e50 .scope begin, "rstBlk" "rstBlk" 23 253, 23 253 0, S_0x215d670;
 .timescale 0 0;
v0x2162050_0 .var/i "i", 31 0;
S_0x2165880 .scope module, "u_zap_shifter_main" "zap_shifter_main" 5 435, 24 12 0, S_0x2118760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 4 "i_condition_code_ff"
    .port_info 6 /INPUT 6 "i_destination_index_ff"
    .port_info 7 /INPUT 5 "i_alu_operation_ff"
    .port_info 8 /INPUT 3 "i_shift_operation_ff"
    .port_info 9 /INPUT 1 "i_flag_update_ff"
    .port_info 10 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 11 /INPUT 1 "i_mem_load_ff"
    .port_info 12 /INPUT 1 "i_mem_store_ff"
    .port_info 13 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 14 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 15 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 16 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 17 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 18 /INPUT 1 "i_mem_translate_ff"
    .port_info 19 /INPUT 1 "i_irq_ff"
    .port_info 20 /INPUT 1 "i_fiq_ff"
    .port_info 21 /INPUT 1 "i_abt_ff"
    .port_info 22 /INPUT 1 "i_swi_ff"
    .port_info 23 /INPUT 33 "i_alu_source_ff"
    .port_info 24 /INPUT 33 "i_shift_source_ff"
    .port_info 25 /INPUT 33 "i_shift_length_ff"
    .port_info 26 /INPUT 32 "i_alu_source_value_ff"
    .port_info 27 /INPUT 32 "i_shift_source_value_ff"
    .port_info 28 /INPUT 32 "i_shift_length_value_ff"
    .port_info 29 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 30 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 31 /INPUT 1 "i_disable_shifter_ff"
    .port_info 32 /INPUT 32 "i_alu_value_nxt"
    .port_info 33 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 34 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 35 /OUTPUT 32 "o_shifted_source_value_ff"
    .port_info 36 /OUTPUT 1 "o_shift_carry_ff"
    .port_info 37 /OUTPUT 1 "o_rrx_ff"
    .port_info 38 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 39 /OUTPUT 1 "o_irq_ff"
    .port_info 40 /OUTPUT 1 "o_fiq_ff"
    .port_info 41 /OUTPUT 1 "o_abt_ff"
    .port_info 42 /OUTPUT 1 "o_swi_ff"
    .port_info 43 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 44 /OUTPUT 1 "o_mem_load_ff"
    .port_info 45 /OUTPUT 1 "o_mem_store_ff"
    .port_info 46 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 47 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 48 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 49 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 50 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 51 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 52 /OUTPUT 4 "o_condition_code_ff"
    .port_info 53 /OUTPUT 6 "o_destination_index_ff"
    .port_info 54 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 55 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 56 /OUTPUT 1 "o_flag_update_ff"
    .port_info 57 /OUTPUT 1 "o_stall_from_shifter"
P_0x2165a00 .param/l "ADC" 0 7 7, C4<0101>;
P_0x2165a40 .param/l "ADD" 0 7 6, C4<0100>;
P_0x2165a80 .param/l "AL" 0 3 16, C4<1110>;
P_0x2165ac0 .param/l "ALU_OPS" 0 24 15, +C4<00000000000000000000000000100000>;
P_0x2165b00 .param/l "AND" 0 7 2, C4<0000>;
P_0x2165b40 .param/l "BIC" 0 7 16, C4<1110>;
P_0x2165b80 .param/l "CC" 0 3 5, C4<0011>;
P_0x2165bc0 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x2165c00 .param/l "CMN" 0 7 13, C4<1011>;
P_0x2165c40 .param/l "CMP" 0 7 12, C4<1010>;
P_0x2165c80 .param/l "CS" 0 3 4, C4<0010>;
P_0x2165cc0 .param/l "EOR" 0 7 3, C4<0001>;
P_0x2165d00 .param/l "EQ" 0 3 2, C4<0000>;
P_0x2165d40 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x2165d80 .param/l "GE" 0 3 12, C4<1010>;
P_0x2165dc0 .param/l "GT" 0 3 14, C4<1100>;
P_0x2165e00 .param/l "HI" 0 3 10, C4<1000>;
P_0x2165e40 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x2165e80 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x2165ec0 .param/l "LE" 0 3 15, C4<1101>;
P_0x2165f00 .param/l "LS" 0 3 11, C4<1001>;
P_0x2165f40 .param/l "LT" 0 3 13, C4<1011>;
P_0x2165f80 .param/l "MI" 0 3 6, C4<0100>;
P_0x2165fc0 .param/l "MLA" 0 7 19, C4<10001>;
P_0x2166000 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x2166040 .param/l "MOV" 0 7 15, C4<1101>;
P_0x2166080 .param/l "MUL" 0 7 18, C4<10000>;
P_0x21660c0 .param/l "MVN" 0 7 17, C4<1111>;
P_0x2166100 .param/l "NE" 0 3 3, C4<0001>;
P_0x2166140 .param/l "NV" 0 3 17, C4<1111>;
P_0x2166180 .param/l "ORR" 0 7 14, C4<1100>;
P_0x21661c0 .param/l "PHY_REGS" 0 24 14, +C4<00000000000000000000000000101110>;
P_0x2166200 .param/l "PL" 0 3 7, C4<0101>;
P_0x2166240 .param/l "RSB" 0 7 5, C4<0011>;
P_0x2166280 .param/l "RSC" 0 7 9, C4<0111>;
P_0x21662c0 .param/l "SBC" 0 7 8, C4<0110>;
P_0x2166300 .param/l "SHIFT_OPS" 0 24 16, +C4<00000000000000000000000000000101>;
P_0x2166340 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x2166380 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x21663c0 .param/l "SUB" 0 7 4, C4<0010>;
P_0x2166400 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x2166440 .param/l "TST" 0 7 10, C4<1000>;
P_0x2166480 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x21664c0 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x2166500 .param/l "VC" 0 3 9, C4<0111>;
P_0x2166540 .param/l "VS" 0 3 8, C4<0110>;
L_0x218afb0 .functor OR 1, v0x2163ab0_0, v0x1eee1e0_0, C4<0>, C4<0>;
L_0x7f2d87c441c8 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v0x216b140_0 .net/2u *"_s2", 4 0, L_0x7f2d87c441c8;  1 drivers
v0x216b240_0 .net "i_abt_ff", 0 0, v0x2155ac0_0;  alias, 1 drivers
v0x216b330_0 .net "i_alu_operation_ff", 4 0, v0x2155b60_0;  alias, 1 drivers
v0x216b430_0 .net "i_alu_source_ff", 32 0, v0x2155c40_0;  alias, 1 drivers
v0x216b500_0 .net "i_alu_source_value_ff", 31 0, v0x2155d20_0;  alias, 1 drivers
v0x216b5f0_0 .net "i_alu_value_nxt", 31 0, v0x1f834a0_0;  alias, 1 drivers
v0x216b6e0_0 .net "i_clear_from_alu", 0 0, v0x1eee1e0_0;  alias, 1 drivers
v0x216b780_0 .net "i_clear_from_writeback", 0 0, v0x2163ab0_0;  alias, 1 drivers
v0x216b930_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
v0x216b9d0_0 .net "i_condition_code_ff", 3 0, v0x2155ee0_0;  alias, 1 drivers
v0x216ba70_0 .net "i_data_stall", 0 0, L_0x218b9a0;  alias, 1 drivers
v0x216bc20_0 .net "i_destination_index_ff", 5 0, v0x2155fc0_0;  alias, 1 drivers
v0x216bcc0_0 .net "i_disable_shifter_ff", 0 0, v0x2157810_0;  alias, 1 drivers
v0x216bd60_0 .net "i_fiq_ff", 0 0, v0x21560a0_0;  alias, 1 drivers
v0x216be00_0 .net "i_flag_update_ff", 0 0, v0x2156160_0;  alias, 1 drivers
v0x216bea0_0 .net "i_irq_ff", 0 0, v0x2156220_0;  alias, 1 drivers
v0x216bf40_0 .net "i_mem_load_ff", 0 0, v0x21562e0_0;  alias, 1 drivers
v0x216c0f0_0 .net "i_mem_pre_index_ff", 0 0, v0x21563a0_0;  alias, 1 drivers
v0x216c190_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x2156460_0;  alias, 1 drivers
v0x216c230_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x2156520_0;  alias, 1 drivers
v0x216c300_0 .net "i_mem_srcdest_index_ff", 5 0, v0x21565e0_0;  alias, 1 drivers
v0x216c3d0_0 .net "i_mem_srcdest_value_ff", 31 0, v0x2154db0_0;  alias, 1 drivers
v0x216c4a0_0 .net "i_mem_store_ff", 0 0, v0x2156a90_0;  alias, 1 drivers
v0x216c570_0 .net "i_mem_translate_ff", 0 0, v0x2156b50_0;  alias, 1 drivers
v0x216c640_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x2156c10_0;  alias, 1 drivers
v0x216c710_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x2156cd0_0;  alias, 1 drivers
v0x216c7e0_0 .net "i_pc_plus_8_ff", 31 0, v0x2156d90_0;  alias, 1 drivers
v0x216c8b0_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
v0x216c950_0 .net "i_shift_length_ff", 32 0, v0x21571f0_0;  alias, 1 drivers
v0x216ca20_0 .net "i_shift_length_value_ff", 31 0, v0x21572d0_0;  alias, 1 drivers
v0x216cac0_0 .net "i_shift_operation_ff", 2 0, v0x2157490_0;  alias, 1 drivers
v0x216cbb0_0 .net "i_shift_source_ff", 32 0, v0x2157570_0;  alias, 1 drivers
v0x216cc50_0 .net "i_shift_source_value_ff", 31 0, v0x2157650_0;  alias, 1 drivers
v0x216bfe0_0 .net "i_swi_ff", 0 0, v0x2157ac0_0;  alias, 1 drivers
v0x216cf00_0 .var "mem_srcdest_value", 31 0;
v0x216cfa0_0 .net "mult_out", 31 0, L_0x218abd0;  1 drivers
v0x216d040_0 .var "o_abt_ff", 0 0;
v0x216d0e0_0 .var "o_alu_operation_ff", 4 0;
v0x216d1b0_0 .var "o_alu_source_value_ff", 31 0;
v0x216d280_0 .var "o_condition_code_ff", 3 0;
v0x216d350_0 .var "o_destination_index_ff", 5 0;
v0x216d440_0 .var "o_fiq_ff", 0 0;
v0x216d4e0_0 .var "o_flag_update_ff", 0 0;
v0x216d5b0_0 .var "o_irq_ff", 0 0;
v0x216d680_0 .var "o_mem_load_ff", 0 0;
v0x216d770_0 .var "o_mem_pre_index_ff", 0 0;
v0x216d810_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x216d8e0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x216d9b0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x216daa0_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x216db40_0 .var "o_mem_store_ff", 0 0;
v0x216dc10_0 .var "o_mem_translate_ff", 0 0;
v0x216dce0_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x216ddb0_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x216de80_0 .var "o_pc_plus_8_ff", 31 0;
v0x216df50_0 .var "o_rrx_ff", 0 0;
v0x216e020_0 .var "o_shift_carry_ff", 0 0;
v0x216e0f0_0 .var "o_shift_operation_ff", 2 0;
v0x216e190_0 .var "o_shifted_source_value_ff", 31 0;
v0x216e260_0 .net "o_stall_from_shifter", 0 0, v0x216a490_0;  alias, 1 drivers
v0x216e300_0 .var "o_swi_ff", 0 0;
v0x216e3d0_0 .var "rm", 31 0;
v0x216e470_0 .var "rn", 31 0;
v0x216e510_0 .net "rrx", 0 0, v0x2168e80_0;  1 drivers
v0x216e5e0_0 .net "shcarry", 0 0, v0x2168cd0_0;  1 drivers
v0x216cd20_0 .net "shout", 31 0, v0x2168d70_0;  1 drivers
E_0x2168060 .event edge, v0x21565e0_0, v0x2154db0_0, v0x1ec69d0_0, v0x1f834a0_0;
E_0x21680d0/0 .event edge, v0x2155b60_0, v0x216a5c0_0, v0x2157810_0, v0x2168d70_0;
E_0x21680d0/1 .event edge, v0x2157570_0, v0x2157650_0, v0x1ec69d0_0, v0x1f834a0_0;
E_0x21680d0 .event/or E_0x21680d0/0, E_0x21680d0/1;
E_0x2168160 .event edge, v0x2155c40_0, v0x2155d20_0, v0x1ec69d0_0, v0x1f834a0_0;
L_0x218b020 .cmp/eq 5, v0x2155b60_0, L_0x7f2d87c441c8;
L_0x218b110 .part v0x21572d0_0, 0, 8;
S_0x21681d0 .scope module, "U_SHIFT" "zap_shift_shifter" 24 271, 25 12 0, S_0x2165880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_source"
    .port_info 1 /INPUT 8 "i_amount"
    .port_info 2 /INPUT 3 "i_shift_type"
    .port_info 3 /OUTPUT 32 "o_result"
    .port_info 4 /OUTPUT 1 "o_carry"
    .port_info 5 /OUTPUT 1 "o_rrx"
P_0x21683c0 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0x2168400 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0x2168440 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0x2168480 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0x21684c0 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0x2168500 .param/l "SHIFT_OPS" 0 25 14, +C4<00000000000000000000000000000101>;
v0x21689e0_0 .net "i_amount", 7 0, L_0x218b110;  1 drivers
v0x2168ae0_0 .net "i_shift_type", 2 0, v0x2157490_0;  alias, 1 drivers
v0x2168bd0_0 .net "i_source", 31 0, v0x2157650_0;  alias, 1 drivers
v0x2168cd0_0 .var "o_carry", 0 0;
v0x2168d70_0 .var "o_result", 31 0;
v0x2168e80_0 .var "o_rrx", 0 0;
E_0x2168960 .event edge, v0x2157490_0, v0x2157650_0, v0x21689e0_0;
S_0x2169040 .scope function, "resolve_conflict" "resolve_conflict" 24 319, 24 319 0, S_0x2165880;
 .timescale 0 0;
v0x2169230_0 .var "index_from_issue", 32 0;
v0x2169310_0 .var "index_from_this_stage", 5 0;
v0x21693f0_0 .var "resolve_conflict", 31 0;
v0x21694b0_0 .var "result_from_alu", 31 0;
v0x2169590_0 .var "value_from_issue", 31 0;
TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict ;
    %load/vec4 v0x2169230_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.207, 4;
    %load/vec4 v0x2169230_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x21693f0_0, 0, 32;
    %jmp T_25.208;
T_25.207 ;
    %load/vec4 v0x2169310_0;
    %load/vec4 v0x2169230_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_25.209, 4;
    %load/vec4 v0x21694b0_0;
    %store/vec4 v0x21693f0_0, 0, 32;
    %jmp T_25.210;
T_25.209 ;
    %load/vec4 v0x2169590_0;
    %store/vec4 v0x21693f0_0, 0, 32;
T_25.210 ;
T_25.208 ;
    %end;
S_0x21696c0 .scope module, "u_zap_multiply" "zap_multiply" 24 138, 26 13 0, S_0x2165880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear"
    .port_info 3 /INPUT 1 "i_start"
    .port_info 4 /INPUT 32 "i_rm"
    .port_info 5 /INPUT 32 "i_rn"
    .port_info 6 /INPUT 32 "i_rs"
    .port_info 7 /OUTPUT 32 "o_rd"
    .port_info 8 /OUTPUT 1 "o_busy"
P_0x2169890 .param/l "IDLE" 0 26 40, +C4<00000000000000000000000000000000>;
P_0x21698d0 .param/l "S0" 0 26 42, +C4<00000000000000000000000000000010>;
P_0x2169910 .param/l "S1" 0 26 43, +C4<00000000000000000000000000000011>;
P_0x2169950 .param/l "S2" 0 26 44, +C4<00000000000000000000000000000100>;
P_0x2169990 .param/l "S3" 0 26 45, +C4<00000000000000000000000000000101>;
P_0x21699d0 .param/l "SX" 0 26 41, +C4<00000000000000000000000000000001>;
L_0x218abd0 .functor BUFZ 32, v0x216a810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2169ed0_0 .net "i_clear", 0 0, L_0x218afb0;  1 drivers
v0x2169fb0_0 .net "i_clk", 0 0, v0x21773f0_0;  alias, 1 drivers
v0x216a070_0 .net "i_reset", 0 0, v0x2177ab0_0;  alias, 1 drivers
v0x216a140_0 .net "i_rm", 31 0, v0x2155d20_0;  alias, 1 drivers
v0x216a210_0 .net "i_rn", 31 0, v0x21572d0_0;  alias, 1 drivers
v0x216a300_0 .net "i_rs", 31 0, v0x2157650_0;  alias, 1 drivers
v0x216a3f0_0 .net "i_start", 0 0, L_0x218b020;  1 drivers
v0x216a490_0 .var "o_busy", 0 0;
v0x216a5c0_0 .net "o_rd", 31 0, L_0x218abd0;  alias, 1 drivers
v0x216a730_0 .var "out_ff", 31 0;
v0x216a810_0 .var "out_nxt", 31 0;
v0x216a8f0_0 .var "prodhilo_ff", 15 0;
v0x216a9d0_0 .var "prodhilo_nxt", 15 0;
v0x216aab0_0 .var "prodlohi_ff", 15 0;
v0x216ab90_0 .var "prodlohi_nxt", 15 0;
v0x216ac70_0 .var "prodlolo_ff", 15 0;
v0x216ad50_0 .var "prodlolo_nxt", 15 0;
v0x216af00_0 .var "state_ff", 2 0;
v0x216afa0_0 .var "state_nxt", 2 0;
E_0x2168880/0 .event edge, v0x216ac70_0, v0x216aab0_0, v0x216a8f0_0, v0x216af00_0;
E_0x2168880/1 .event edge, v0x216a3f0_0, v0x2155d20_0, v0x2157650_0, v0x216a730_0;
E_0x2168880/2 .event edge, v0x21572d0_0;
E_0x2168880 .event/or E_0x2168880/0, E_0x2168880/1, E_0x2168880/2;
    .scope S_0x2149f00;
T_26 ;
    %wait E_0x1ee0990;
    %load/vec4 v0x214a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x214af90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x214ae50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x214ad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x214b030_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x214a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x214af90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x214ad80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x214ae50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x214b030_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x214a620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x214a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x214af90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x214ad80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x214ae50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x214b030_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x214ac10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0x214ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0x214aa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0x214b030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x214af90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x214ad80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x214ae50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x214b030_0, 0;
    %jmp T_26.15;
T_26.14 ;
    %load/vec4 v0x214a750_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.17, 8;
T_26.16 ; End of true expr.
    %load/vec4 v0x214ace0_0;
    %jmp/0 T_26.17, 8;
 ; End of false expr.
    %blend;
T_26.17;
    %assign/vec4 v0x214af90_0, 0;
    %load/vec4 v0x214a750_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.18, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_26.19, 8;
T_26.18 ; End of true expr.
    %load/vec4 v0x214a7f0_0;
    %jmp/0 T_26.19, 8;
 ; End of false expr.
    %blend;
T_26.19;
    %assign/vec4 v0x214ae50_0, 0;
    %load/vec4 v0x214a750_0;
    %assign/vec4 v0x214ad80_0, 0;
T_26.15 ;
T_26.13 ;
T_26.11 ;
T_26.9 ;
T_26.7 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %load/vec4 v0x214a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.20, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x214aef0_0, 0;
    %jmp T_26.21;
T_26.20 ;
    %load/vec4 v0x214a8b0_0;
    %addi 8, 0, 32;
    %assign/vec4 v0x214aef0_0, 0;
T_26.21 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x213cc10;
T_27 ;
    %wait E_0x2141120;
    %load/vec4 v0x2144320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %jmp T_27.3;
T_27.0 ;
    %load/vec4 v0x2143850_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2143500_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x2142de0_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x2142c00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x2143c40_0, 0, 35;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2143c40_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2143c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2143ce0_0, 0, 1;
    %load/vec4 v0x2143f60_0;
    %store/vec4 v0x21440a0_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2144400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2143e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2143d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2143a90_0, 0, 1;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x2144320_0;
    %store/vec4 v0x2144400_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2143e20_0, 0, 1;
    %load/vec4 v0x2143390_0;
    %pad/u 35;
    %store/vec4 v0x2143c40_0, 0, 35;
    %load/vec4 v0x2143500_0;
    %store/vec4 v0x2143ce0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x21440a0_0, 0, 16;
    %load/vec4 v0x21435c0_0;
    %store/vec4 v0x2143d80_0, 0, 1;
    %load/vec4 v0x21432d0_0;
    %store/vec4 v0x2143a90_0, 0, 1;
T_27.5 ;
    %jmp T_27.3;
T_27.1 ;
    %fork t_19, S_0x2142300;
    %jmp t_18;
    .scope S_0x2142300;
t_19 ;
    %load/vec4 v0x2144000_0;
    %store/vec4 v0x2142a20_0, 0, 16;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc, S_0x2142560;
    %join;
    %load/vec4  v0x2142b20_0;
    %store/vec4 v0x2142480_0, 0, 4;
    %load/vec4 v0x2144000_0;
    %pushi/vec4 1, 0, 16;
    %ix/getv 4, v0x2142480_0;
    %shiftl 4;
    %inv;
    %and;
    %store/vec4 v0x21440a0_0, 0, 16;
    %load/vec4 v0x2143390_0;
    %load/vec4 v0x2142480_0;
    %load/vec4 v0x2144000_0;
    %store/vec4 v0x2141a70_0, 0, 16;
    %store/vec4 v0x2141770_0, 0, 4;
    %store/vec4 v0x2141940_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.map, S_0x21413c0;
    %join;
    %load/vec4  v0x2141c10_0;
    %pad/u 35;
    %store/vec4 v0x2143c40_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2143ce0_0, 0, 1;
    %load/vec4 v0x2144000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x2143390_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x21439d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2143e20_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2144400_0, 0, 3;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2143e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2144400_0, 0, 3;
T_27.9 ;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2144400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2143e20_0, 0, 1;
T_27.7 ;
    %end;
    .scope S_0x213cc10;
t_18 %join;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2144400_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2143e20_0, 0, 1;
    %load/vec4 v0x2142de0_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %load/vec4 v0x2144180_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 15, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 35;
    %store/vec4 v0x2143c40_0, 0, 35;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2143c40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2143c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2143ce0_0, 0, 1;
    %jmp T_27.3;
T_27.3 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x213cc10;
T_28 ;
    %wait E_0x1ee0990;
    %load/vec4 v0x2143720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x21411d0;
    %join;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x2142fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x21411d0;
    %join;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x2143230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x2142ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x21411d0;
    %join;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x2143680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x2144400_0;
    %assign/vec4 v0x2144320_0, 0;
    %load/vec4 v0x21440a0_0;
    %assign/vec4 v0x2144000_0, 0;
T_28.9 ;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x2130c20;
T_29 ;
    %wait E_0x21311b0;
    %load/vec4 v0x2131670_0;
    %store/vec4 v0x2131b20_0, 0, 35;
    %load/vec4 v0x2131710_0;
    %store/vec4 v0x2131c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2131d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2131f00_0, 0, 1;
    %load/vec4 v0x21317b0_0;
    %store/vec4 v0x2131cc0_0, 0, 1;
    %load/vec4 v0x2131580_0;
    %store/vec4 v0x2131a60_0, 0, 1;
    %load/vec4 v0x2131710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x2131e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x2131670_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2131670_0;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2131f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2131d80_0, 0, 1;
    %load/vec4 v0x2131670_0;
    %parti/s 4, 28, 6;
    %concati/vec4 27320335, 0, 28;
    %pad/u 35;
    %store/vec4 v0x2131b20_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2131c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2131cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2131a60_0, 0, 1;
T_29.5 ;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0x2131670_0;
    %pushi/vec4 4292870143, 0, 32;
    %concati/vec4 7, 0, 3;
    %and;
    %store/vec4 v0x2131b20_0, 0, 35;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2131f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2131d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2131cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2131a60_0, 0, 1;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x2130c20;
T_30 ;
    %wait E_0x1ee0990;
    %load/vec4 v0x2131870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2131e40_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x2131310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2131e40_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x2131220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2131e40_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x21319a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x2131e40_0;
    %assign/vec4 v0x2131e40_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x2131f00_0;
    %assign/vec4 v0x2131e40_0, 0;
T_30.7 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x21322b0;
T_31 ;
    %wait E_0x2138a90;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x213bba0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x213bcd0_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x213bae0_0, 0, 33;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x213ba10_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x213c830_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x213c790_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x213c5e0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x213bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x213c200_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x213be70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x213c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x213c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x213bf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x213c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x213c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x213c140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x213c520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x213c3a0_0, 0, 1;
    %load/vec4 v0x213b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x213b860_0;
    %parti/s 32, 0, 2;
    %dup/vec4;
    %pushi/vec4 33554432, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.2, 4;
    %dup/vec4;
    %pushi/vec4 16, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_31.3, 4;
    %dup/vec4;
    %pushi/vec4 0, 4060086255, 32;
    %cmp/z;
    %jmp/1 T_31.4, 4;
    %dup/vec4;
    %pushi/vec4 167772160, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.5, 4;
    %dup/vec4;
    %pushi/vec4 17760256, 4030791679, 32;
    %cmp/z;
    %jmp/1 T_31.6, 4;
    %dup/vec4;
    %pushi/vec4 18935808, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_31.7, 4;
    %dup/vec4;
    %pushi/vec4 52490240, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_31.8, 4;
    %dup/vec4;
    %pushi/vec4 100663296, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.9, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.10, 4;
    %dup/vec4;
    %pushi/vec4 11534352, 4160811023, 32;
    %cmp/z;
    %jmp/1 T_31.11, 4;
    %dup/vec4;
    %pushi/vec4 19922704, 4026531855, 32;
    %cmp/z;
    %jmp/1 T_31.12, 4;
    %dup/vec4;
    %pushi/vec4 144, 4030725903, 32;
    %cmp/z;
    %jmp/1 T_31.13, 4;
    %dup/vec4;
    %pushi/vec4 144, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_31.14, 4;
    %dup/vec4;
    %pushi/vec4 251658240, 4043309055, 32;
    %cmp/z;
    %jmp/1 T_31.15, 4;
    %jmp T_31.16;
T_31.2 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x2139910;
    %join;
    %jmp T_31.16;
T_31.3 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x2139910;
    %join;
    %jmp T_31.16;
T_31.4 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x2139910;
    %join;
    %jmp T_31.16;
T_31.5 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_branch, S_0x2138dc0;
    %join;
    %jmp T_31.16;
T_31.6 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs, S_0x213a490;
    %join;
    %jmp T_31.16;
T_31.7 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0x213a660;
    %join;
    %jmp T_31.16;
T_31.8 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0x213a660;
    %join;
    %jmp T_31.16;
T_31.9 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0x213a0d0;
    %join;
    %jmp T_31.16;
T_31.10 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0x213a0d0;
    %join;
    %jmp T_31.16;
T_31.11 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_clz, S_0x2139470;
    %join;
    %jmp T_31.16;
T_31.12 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_bx, S_0x2138f90;
    %join;
    %jmp T_31.16;
T_31.13 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mult, S_0x213a830;
    %join;
    %jmp T_31.16;
T_31.14 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls, S_0x2139ae0;
    %join;
    %jmp T_31.16;
T_31.15 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_swi, S_0x213ac30;
    %join;
    %jmp T_31.16;
T_31.16 ;
    %pop/vec4 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x211abf0;
T_32 ;
    %wait E_0x2130330;
    %load/vec4 v0x21469e0_0;
    %parti/s 4, 24, 6;
    %and/r;
    %store/vec4 v0x2149700_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x211abf0;
T_33 ;
    %wait E_0x1ee0990;
    %load/vec4 v0x2146cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0x21305c0;
    %join;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x2145840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0x21305c0;
    %join;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x21468a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x21464b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0x21305c0;
    %join;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x2146e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v0x2146d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.10, 8;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0x2146620_0;
    %assign/vec4 v0x2146580_0, 0;
    %load/vec4 v0x2147ca0_0;
    %assign/vec4 v0x2147be0_0, 0;
    %load/vec4 v0x2149700_0;
    %assign/vec4 v0x2149640_0, 0;
    %load/vec4 v0x21474c0_0;
    %assign/vec4 v0x2147420_0, 0;
    %load/vec4 v0x2147980_0;
    %assign/vec4 v0x21478a0_0, 0;
    %load/vec4 v0x2147b00_0;
    %assign/vec4 v0x2147a40_0, 0;
    %load/vec4 v0x21477c0_0;
    %assign/vec4 v0x2147700_0, 0;
    %load/vec4 v0x2147640_0;
    %assign/vec4 v0x2147560_0, 0;
    %load/vec4 v0x21494a0_0;
    %assign/vec4 v0x21493c0_0, 0;
    %load/vec4 v0x21492d0_0;
    %assign/vec4 v0x21491f0_0, 0;
    %load/vec4 v0x2149110_0;
    %assign/vec4 v0x2149030_0, 0;
    %load/vec4 v0x2147de0_0;
    %assign/vec4 v0x2147d40_0, 0;
    %load/vec4 v0x21488b0_0;
    %assign/vec4 v0x21487f0_0, 0;
    %load/vec4 v0x2148330_0;
    %assign/vec4 v0x2148290_0, 0;
    %load/vec4 v0x2148a50_0;
    %assign/vec4 v0x2148990_0, 0;
    %load/vec4 v0x2148470_0;
    %assign/vec4 v0x21483d0_0, 0;
    %load/vec4 v0x2148d30_0;
    %assign/vec4 v0x2148c90_0, 0;
    %load/vec4 v0x21485b0_0;
    %assign/vec4 v0x2148510_0, 0;
    %load/vec4 v0x2148720_0;
    %assign/vec4 v0x2148680_0, 0;
    %load/vec4 v0x2148ea0_0;
    %assign/vec4 v0x2148e00_0, 0;
    %load/vec4 v0x2148bc0_0;
    %assign/vec4 v0x2148b20_0, 0;
    %load/vec4 v0x2146c50_0;
    %assign/vec4 v0x2148f70_0, 0;
T_33.11 ;
T_33.9 ;
T_33.7 ;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x211abf0;
T_34 ;
    %wait E_0x21302d0;
    %load/vec4 v0x2146190_0;
    %load/vec4 v0x2146f20_0;
    %or;
    %store/vec4 v0x2149580_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x214b3c0;
T_35 ;
    %wait E_0x21513a0;
    %load/vec4 v0x2157b80_0;
    %load/vec4 v0x2155980_0;
    %or;
    %store/vec4 v0x2155a20_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x214b3c0;
T_36 ;
    %wait E_0x1ee0990;
    %load/vec4 v0x21552a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2155ee0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2155fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2155b60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2157490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156160_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x21565e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21562e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21563a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21560a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2155ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2157ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2156d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2157810_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2155c40_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2157570_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x21571f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2155d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2157650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21572d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2154db0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x2153ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x2153bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2155ee0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2155fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2155b60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2157490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156160_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x21565e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21562e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21563a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21560a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2155ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2157ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2156d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2157810_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2155c40_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2157570_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x21571f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2155d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2157650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21572d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2154db0_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x2155840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x2155a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2155ee0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2155fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2155b60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2157490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156160_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x21565e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21562e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21563a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2156220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21560a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2155ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2157ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2156d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2157810_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2155c40_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2157570_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x21571f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2155d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2157650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21572d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2154db0_0, 0;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v0x2153dd0_0;
    %assign/vec4 v0x2155ee0_0, 0;
    %load/vec4 v0x2153f40_0;
    %assign/vec4 v0x2155fc0_0, 0;
    %load/vec4 v0x21539c0_0;
    %assign/vec4 v0x2155b60_0, 0;
    %load/vec4 v0x2155430_0;
    %assign/vec4 v0x2157490_0, 0;
    %load/vec4 v0x21541c0_0;
    %assign/vec4 v0x2156160_0, 0;
    %load/vec4 v0x2154640_0;
    %assign/vec4 v0x21565e0_0, 0;
    %load/vec4 v0x2154300_0;
    %assign/vec4 v0x21562e0_0, 0;
    %load/vec4 v0x2154710_0;
    %assign/vec4 v0x2156a90_0, 0;
    %load/vec4 v0x21543d0_0;
    %assign/vec4 v0x21563a0_0, 0;
    %load/vec4 v0x21548b0_0;
    %assign/vec4 v0x2156c10_0, 0;
    %load/vec4 v0x21544a0_0;
    %assign/vec4 v0x2156460_0, 0;
    %load/vec4 v0x2154570_0;
    %assign/vec4 v0x2156520_0, 0;
    %load/vec4 v0x2154980_0;
    %assign/vec4 v0x2156cd0_0, 0;
    %load/vec4 v0x21547e0_0;
    %assign/vec4 v0x2156b50_0, 0;
    %load/vec4 v0x2154260_0;
    %assign/vec4 v0x2156220_0, 0;
    %load/vec4 v0x2154010_0;
    %assign/vec4 v0x21560a0_0, 0;
    %load/vec4 v0x21532d0_0;
    %assign/vec4 v0x2155ac0_0, 0;
    %load/vec4 v0x21558e0_0;
    %assign/vec4 v0x2157ac0_0, 0;
    %load/vec4 v0x2154f80_0;
    %assign/vec4 v0x2156d90_0, 0;
    %load/vec4 v0x21578d0_0;
    %assign/vec4 v0x2157810_0, 0;
    %load/vec4 v0x2153b20_0;
    %assign/vec4 v0x2155c40_0, 0;
    %load/vec4 v0x2155500_0;
    %assign/vec4 v0x2157570_0, 0;
    %load/vec4 v0x2155340_0;
    %assign/vec4 v0x21571f0_0, 0;
    %load/vec4 v0x2155e00_0;
    %assign/vec4 v0x2155d20_0, 0;
    %load/vec4 v0x2157730_0;
    %assign/vec4 v0x2157650_0, 0;
    %load/vec4 v0x21573b0_0;
    %assign/vec4 v0x21572d0_0, 0;
    %load/vec4 v0x2154e90_0;
    %assign/vec4 v0x2154db0_0, 0;
T_36.9 ;
T_36.7 ;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x214b3c0;
T_37 ;
    %wait E_0x21512b0;
    %load/vec4 v0x2153b20_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x21555d0_0;
    %pad/u 33;
    %load/vec4 v0x2153490_0;
    %load/vec4 v0x2153750_0;
    %load/vec4 v0x2153660_0;
    %load/vec4 v0x2153590_0;
    %load/vec4 v0x21533c0_0;
    %load/vec4 v0x2154af0_0;
    %load/vec4 v0x2154a50_0;
    %load/vec4 v0x2154cd0_0;
    %load/vec4 v0x2154c30_0;
    %store/vec4 v0x21529a0_0, 0, 1;
    %store/vec4 v0x2152a60_0, 0, 6;
    %store/vec4 v0x2152770_0, 0, 1;
    %store/vec4 v0x2152830_0, 0, 6;
    %store/vec4 v0x2152320_0, 0, 1;
    %store/vec4 v0x2152480_0, 0, 6;
    %store/vec4 v0x21525b0_0, 0, 32;
    %store/vec4 v0x2152690_0, 0, 32;
    %store/vec4 v0x21523c0_0, 0, 1;
    %store/vec4 v0x2152b40_0, 0, 33;
    %store/vec4 v0x2152d00_0, 0, 2;
    %store/vec4 v0x2152c20_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x2151fc0;
    %join;
    %load/vec4  v0x2152240_0;
    %store/vec4 v0x2155e00_0, 0, 32;
    %load/vec4 v0x2155500_0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x21555d0_0;
    %pad/u 33;
    %load/vec4 v0x2153490_0;
    %load/vec4 v0x2153750_0;
    %load/vec4 v0x2153660_0;
    %load/vec4 v0x2153590_0;
    %load/vec4 v0x21533c0_0;
    %load/vec4 v0x2154af0_0;
    %load/vec4 v0x2154a50_0;
    %load/vec4 v0x2154cd0_0;
    %load/vec4 v0x2154c30_0;
    %store/vec4 v0x21529a0_0, 0, 1;
    %store/vec4 v0x2152a60_0, 0, 6;
    %store/vec4 v0x2152770_0, 0, 1;
    %store/vec4 v0x2152830_0, 0, 6;
    %store/vec4 v0x2152320_0, 0, 1;
    %store/vec4 v0x2152480_0, 0, 6;
    %store/vec4 v0x21525b0_0, 0, 32;
    %store/vec4 v0x2152690_0, 0, 32;
    %store/vec4 v0x21523c0_0, 0, 1;
    %store/vec4 v0x2152b40_0, 0, 33;
    %store/vec4 v0x2152d00_0, 0, 2;
    %store/vec4 v0x2152c20_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x2151fc0;
    %join;
    %load/vec4  v0x2152240_0;
    %store/vec4 v0x2157730_0, 0, 32;
    %load/vec4 v0x2155340_0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x21555d0_0;
    %pad/u 33;
    %load/vec4 v0x2153490_0;
    %load/vec4 v0x2153750_0;
    %load/vec4 v0x2153660_0;
    %load/vec4 v0x2153590_0;
    %load/vec4 v0x21533c0_0;
    %load/vec4 v0x2154af0_0;
    %load/vec4 v0x2154a50_0;
    %load/vec4 v0x2154cd0_0;
    %load/vec4 v0x2154c30_0;
    %store/vec4 v0x21529a0_0, 0, 1;
    %store/vec4 v0x2152a60_0, 0, 6;
    %store/vec4 v0x2152770_0, 0, 1;
    %store/vec4 v0x2152830_0, 0, 6;
    %store/vec4 v0x2152320_0, 0, 1;
    %store/vec4 v0x2152480_0, 0, 6;
    %store/vec4 v0x21525b0_0, 0, 32;
    %store/vec4 v0x2152690_0, 0, 32;
    %store/vec4 v0x21523c0_0, 0, 1;
    %store/vec4 v0x2152b40_0, 0, 33;
    %store/vec4 v0x2152d00_0, 0, 2;
    %store/vec4 v0x2152c20_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x2151fc0;
    %join;
    %load/vec4  v0x2152240_0;
    %store/vec4 v0x21573b0_0, 0, 32;
    %load/vec4 v0x2154640_0;
    %pad/u 33;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x21555d0_0;
    %pad/u 33;
    %load/vec4 v0x2153490_0;
    %load/vec4 v0x2153750_0;
    %load/vec4 v0x2153660_0;
    %load/vec4 v0x2153590_0;
    %load/vec4 v0x21533c0_0;
    %load/vec4 v0x2154af0_0;
    %load/vec4 v0x2154a50_0;
    %load/vec4 v0x2154cd0_0;
    %load/vec4 v0x2154c30_0;
    %store/vec4 v0x21529a0_0, 0, 1;
    %store/vec4 v0x2152a60_0, 0, 6;
    %store/vec4 v0x2152770_0, 0, 1;
    %store/vec4 v0x2152830_0, 0, 6;
    %store/vec4 v0x2152320_0, 0, 1;
    %store/vec4 v0x2152480_0, 0, 6;
    %store/vec4 v0x21525b0_0, 0, 32;
    %store/vec4 v0x2152690_0, 0, 32;
    %store/vec4 v0x21523c0_0, 0, 1;
    %store/vec4 v0x2152b40_0, 0, 33;
    %store/vec4 v0x2152d00_0, 0, 2;
    %store/vec4 v0x2152c20_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x2151fc0;
    %join;
    %load/vec4  v0x2152240_0;
    %store/vec4 v0x2154e90_0, 0, 32;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x214b3c0;
T_38 ;
    %wait E_0x2151240;
    %load/vec4 v0x2153b20_0;
    %pad/u 6;
    %store/vec4 v0x2156e70_0, 0, 6;
    %load/vec4 v0x2155500_0;
    %pad/u 6;
    %store/vec4 v0x2156f50_0, 0, 6;
    %load/vec4 v0x2155340_0;
    %pad/u 6;
    %store/vec4 v0x2157030_0, 0, 6;
    %load/vec4 v0x2154640_0;
    %store/vec4 v0x2157110_0, 0, 6;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x214b3c0;
T_39 ;
    %wait E_0x21511e0;
    %load/vec4 v0x2155a20_0;
    %store/vec4 v0x2157990_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x214b3c0;
T_40 ;
    %wait E_0x2151120;
    %load/vec4 v0x2153b20_0;
    %load/vec4 v0x21565e0_0;
    %load/vec4 v0x2155ee0_0;
    %load/vec4 v0x21562e0_0;
    %load/vec4 v0x2155770_0;
    %load/vec4 v0x2153490_0;
    %load/vec4 v0x21556a0_0;
    %load/vec4 v0x21538f0_0;
    %load/vec4 v0x21533c0_0;
    %load/vec4 v0x2153820_0;
    %store/vec4 v0x2151840_0, 0, 1;
    %store/vec4 v0x21516b0_0, 0, 1;
    %store/vec4 v0x2151900_0, 0, 6;
    %store/vec4 v0x2151a30_0, 0, 1;
    %store/vec4 v0x2151770_0, 0, 1;
    %store/vec4 v0x2151af0_0, 0, 6;
    %store/vec4 v0x2151e20_0, 0, 1;
    %store/vec4 v0x2151cb0_0, 0, 4;
    %store/vec4 v0x2151ee0_0, 0, 6;
    %store/vec4 v0x2151bd0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0x21513e0;
    %join;
    %load/vec4  v0x21515d0_0;
    %load/vec4 v0x2155500_0;
    %load/vec4 v0x21565e0_0;
    %load/vec4 v0x2155ee0_0;
    %load/vec4 v0x21562e0_0;
    %load/vec4 v0x2155770_0;
    %load/vec4 v0x2153490_0;
    %load/vec4 v0x21556a0_0;
    %load/vec4 v0x21538f0_0;
    %load/vec4 v0x21533c0_0;
    %load/vec4 v0x2153820_0;
    %store/vec4 v0x2151840_0, 0, 1;
    %store/vec4 v0x21516b0_0, 0, 1;
    %store/vec4 v0x2151900_0, 0, 6;
    %store/vec4 v0x2151a30_0, 0, 1;
    %store/vec4 v0x2151770_0, 0, 1;
    %store/vec4 v0x2151af0_0, 0, 6;
    %store/vec4 v0x2151e20_0, 0, 1;
    %store/vec4 v0x2151cb0_0, 0, 4;
    %store/vec4 v0x2151ee0_0, 0, 6;
    %store/vec4 v0x2151bd0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0x21513e0;
    %join;
    %load/vec4  v0x21515d0_0;
    %or;
    %load/vec4 v0x2155340_0;
    %load/vec4 v0x21565e0_0;
    %load/vec4 v0x2155ee0_0;
    %load/vec4 v0x21562e0_0;
    %load/vec4 v0x2155770_0;
    %load/vec4 v0x2153490_0;
    %load/vec4 v0x21556a0_0;
    %load/vec4 v0x21538f0_0;
    %load/vec4 v0x21533c0_0;
    %load/vec4 v0x2153820_0;
    %store/vec4 v0x2151840_0, 0, 1;
    %store/vec4 v0x21516b0_0, 0, 1;
    %store/vec4 v0x2151900_0, 0, 6;
    %store/vec4 v0x2151a30_0, 0, 1;
    %store/vec4 v0x2151770_0, 0, 1;
    %store/vec4 v0x2151af0_0, 0, 6;
    %store/vec4 v0x2151e20_0, 0, 1;
    %store/vec4 v0x2151cb0_0, 0, 4;
    %store/vec4 v0x2151ee0_0, 0, 6;
    %store/vec4 v0x2151bd0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0x21513e0;
    %join;
    %load/vec4  v0x21515d0_0;
    %or;
    %store/vec4 v0x2155980_0, 0, 1;
    %load/vec4 v0x2155430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2155340_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2155340_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x2155430_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %load/vec4 v0x2155500_0;
    %load/vec4 v0x2155fc0_0;
    %load/vec4 v0x2155ee0_0;
    %store/vec4 v0x2153040_0, 0, 4;
    %store/vec4 v0x2153120_0, 0, 6;
    %store/vec4 v0x2152f60_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2152de0;
    %join;
    %load/vec4  v0x2153210_0;
    %load/vec4 v0x2155340_0;
    %load/vec4 v0x2155fc0_0;
    %load/vec4 v0x2155ee0_0;
    %store/vec4 v0x2153040_0, 0, 4;
    %store/vec4 v0x2153120_0, 0, 6;
    %store/vec4 v0x2152f60_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2152de0;
    %join;
    %load/vec4  v0x2153210_0;
    %or;
    %load/vec4 v0x2153b20_0;
    %load/vec4 v0x2155fc0_0;
    %load/vec4 v0x2155ee0_0;
    %store/vec4 v0x2153040_0, 0, 4;
    %store/vec4 v0x2153120_0, 0, 6;
    %store/vec4 v0x2152f60_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2152de0;
    %join;
    %load/vec4  v0x2153210_0;
    %or;
    %and;
    %load/vec4 v0x21539c0_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2155500_0;
    %load/vec4 v0x2155fc0_0;
    %load/vec4 v0x2155ee0_0;
    %store/vec4 v0x2153040_0, 0, 4;
    %store/vec4 v0x2153120_0, 0, 6;
    %store/vec4 v0x2152f60_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2152de0;
    %join;
    %load/vec4  v0x2153210_0;
    %load/vec4 v0x2155340_0;
    %load/vec4 v0x2155fc0_0;
    %load/vec4 v0x2155ee0_0;
    %store/vec4 v0x2153040_0, 0, 4;
    %store/vec4 v0x2153120_0, 0, 6;
    %store/vec4 v0x2152f60_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2152de0;
    %join;
    %load/vec4  v0x2153210_0;
    %or;
    %load/vec4 v0x2153b20_0;
    %load/vec4 v0x2155fc0_0;
    %load/vec4 v0x2155ee0_0;
    %store/vec4 v0x2153040_0, 0, 4;
    %store/vec4 v0x2153120_0, 0, 6;
    %store/vec4 v0x2152f60_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2152de0;
    %join;
    %load/vec4  v0x2153210_0;
    %or;
    %and;
    %or;
    %store/vec4 v0x2157b80_0, 0, 1;
    %load/vec4 v0x2155430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2155340_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2155340_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x21578d0_0, 0, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x21696c0;
T_41 ;
    %wait E_0x2168880;
    %load/vec4 v0x216ac70_0;
    %store/vec4 v0x216ad50_0, 0, 16;
    %load/vec4 v0x216aab0_0;
    %store/vec4 v0x216ab90_0, 0, 16;
    %load/vec4 v0x216a8f0_0;
    %store/vec4 v0x216a9d0_0, 0, 16;
    %load/vec4 v0x216af00_0;
    %store/vec4 v0x216afa0_0, 0, 3;
    %load/vec4 v0x216af00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %jmp T_41.6;
T_41.0 ;
    %load/vec4 v0x216a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x216afa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a490_0, 0, 1;
    %jmp T_41.8;
T_41.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x216afa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a490_0, 0, 1;
T_41.8 ;
    %jmp T_41.6;
T_41.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a490_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x216afa0_0, 0, 3;
    %load/vec4 v0x216a140_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x216a300_0;
    %parti/s 16, 0, 2;
    %mul;
    %store/vec4 v0x216ad50_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x216a810_0, 0, 32;
    %jmp T_41.6;
T_41.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a490_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x216afa0_0, 0, 3;
    %load/vec4 v0x216a140_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x216a300_0;
    %parti/s 16, 16, 6;
    %mul;
    %store/vec4 v0x216ab90_0, 0, 16;
    %jmp T_41.6;
T_41.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a490_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x216afa0_0, 0, 3;
    %load/vec4 v0x216a140_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x216a300_0;
    %parti/s 16, 0, 2;
    %mul;
    %store/vec4 v0x216a9d0_0, 0, 16;
    %load/vec4 v0x216ac70_0;
    %pad/u 32;
    %load/vec4 v0x216aab0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x216a810_0, 0, 32;
    %jmp T_41.6;
T_41.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x216afa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216a490_0, 0, 1;
    %load/vec4 v0x216a730_0;
    %load/vec4 v0x216aab0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x216a810_0, 0, 32;
    %jmp T_41.6;
T_41.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x216afa0_0, 0, 3;
    %load/vec4 v0x216a730_0;
    %load/vec4 v0x216a210_0;
    %add;
    %store/vec4 v0x216a810_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216a490_0, 0, 1;
    %jmp T_41.6;
T_41.6 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x21696c0;
T_42 ;
    %wait E_0x1ee0990;
    %load/vec4 v0x216a070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216a730_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x216af00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x216ac70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x216aab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x216a8f0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x216afa0_0;
    %assign/vec4 v0x216af00_0, 0;
    %load/vec4 v0x216a810_0;
    %assign/vec4 v0x216a730_0, 0;
    %load/vec4 v0x216ad50_0;
    %assign/vec4 v0x216ac70_0, 0;
    %load/vec4 v0x216ab90_0;
    %assign/vec4 v0x216aab0_0, 0;
    %load/vec4 v0x216a9d0_0;
    %assign/vec4 v0x216a8f0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x21681d0;
T_43 ;
    %wait E_0x2168960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2168e80_0, 0, 1;
    %load/vec4 v0x2168ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %jmp T_43.5;
T_43.0 ;
    %load/vec4 v0x2168bd0_0;
    %pad/u 33;
    %ix/getv 4, v0x21689e0_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0x2168d70_0, 0, 32;
    %store/vec4 v0x2168cd0_0, 0, 1;
    %jmp T_43.5;
T_43.1 ;
    %load/vec4 v0x2168bd0_0;
    %concati/vec4 0, 0, 1;
    %ix/getv 4, v0x21689e0_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x2168cd0_0, 0, 1;
    %store/vec4 v0x2168d70_0, 0, 32;
    %jmp T_43.5;
T_43.2 ;
    %load/vec4 v0x2168bd0_0;
    %pad/s 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv 4, v0x21689e0_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x2168cd0_0, 0, 1;
    %store/vec4 v0x2168d70_0, 0, 32;
    %jmp T_43.5;
T_43.3 ;
    %load/vec4 v0x2168bd0_0;
    %load/vec4 v0x21689e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x2168bd0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x21689e0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x2168d70_0, 0, 32;
    %load/vec4 v0x21689e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.6, 4;
    %load/vec4 v0x2168bd0_0;
    %store/vec4 v0x2168d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2168e80_0, 0, 1;
T_43.6 ;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x2168bd0_0;
    %load/vec4 v0x21689e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x2168bd0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x21689e0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x2168d70_0, 0, 32;
    %jmp T_43.5;
T_43.5 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x2165880;
T_44 ;
    %wait E_0x1ee0990;
    %load/vec4 v0x216c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x216d280_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x216d350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x216d0e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x216e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d4e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x216d9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216db40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216dce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216ddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216e300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216de80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216daa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216d1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216e190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216e020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216df50_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x216b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x216d280_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x216d350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x216d0e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x216e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d4e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x216d9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216db40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216dce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216ddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216e300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216de80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216daa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216d1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216e190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216e020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216df50_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x216ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x216b6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x216d280_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x216d350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x216d0e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x216e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d4e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x216d9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216db40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216dce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216ddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216e300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216de80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216daa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216d1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x216e190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216e020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x216df50_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0x216b9d0_0;
    %assign/vec4 v0x216d280_0, 0;
    %load/vec4 v0x216bc20_0;
    %assign/vec4 v0x216d350_0, 0;
    %load/vec4 v0x216b330_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_44.8, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_44.9, 8;
T_44.8 ; End of true expr.
    %load/vec4 v0x216b330_0;
    %jmp/0 T_44.9, 8;
 ; End of false expr.
    %blend;
T_44.9;
    %assign/vec4 v0x216d0e0_0, 0;
    %load/vec4 v0x216cac0_0;
    %assign/vec4 v0x216e0f0_0, 0;
    %load/vec4 v0x216be00_0;
    %assign/vec4 v0x216d4e0_0, 0;
    %load/vec4 v0x216c300_0;
    %assign/vec4 v0x216d9b0_0, 0;
    %load/vec4 v0x216bf40_0;
    %assign/vec4 v0x216d680_0, 0;
    %load/vec4 v0x216c4a0_0;
    %assign/vec4 v0x216db40_0, 0;
    %load/vec4 v0x216c0f0_0;
    %assign/vec4 v0x216d770_0, 0;
    %load/vec4 v0x216c640_0;
    %assign/vec4 v0x216dce0_0, 0;
    %load/vec4 v0x216c190_0;
    %assign/vec4 v0x216d810_0, 0;
    %load/vec4 v0x216c230_0;
    %assign/vec4 v0x216d8e0_0, 0;
    %load/vec4 v0x216c710_0;
    %assign/vec4 v0x216ddb0_0, 0;
    %load/vec4 v0x216c570_0;
    %assign/vec4 v0x216dc10_0, 0;
    %load/vec4 v0x216bea0_0;
    %assign/vec4 v0x216d5b0_0, 0;
    %load/vec4 v0x216bd60_0;
    %assign/vec4 v0x216d440_0, 0;
    %load/vec4 v0x216b240_0;
    %assign/vec4 v0x216d040_0, 0;
    %load/vec4 v0x216bfe0_0;
    %assign/vec4 v0x216e300_0, 0;
    %load/vec4 v0x216c7e0_0;
    %assign/vec4 v0x216de80_0, 0;
    %load/vec4 v0x216cf00_0;
    %assign/vec4 v0x216daa0_0, 0;
    %load/vec4 v0x216e470_0;
    %assign/vec4 v0x216d1b0_0, 0;
    %load/vec4 v0x216e3d0_0;
    %assign/vec4 v0x216e190_0, 0;
    %load/vec4 v0x216e5e0_0;
    %assign/vec4 v0x216e020_0, 0;
    %load/vec4 v0x216e510_0;
    %assign/vec4 v0x216df50_0, 0;
T_44.7 ;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x2165880;
T_45 ;
    %wait E_0x2168160;
    %load/vec4 v0x216b430_0;
    %load/vec4 v0x216b500_0;
    %load/vec4 v0x216d350_0;
    %load/vec4 v0x216b5f0_0;
    %store/vec4 v0x21694b0_0, 0, 32;
    %store/vec4 v0x2169310_0, 0, 6;
    %store/vec4 v0x2169590_0, 0, 32;
    %store/vec4 v0x2169230_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0x2169040;
    %join;
    %load/vec4  v0x21693f0_0;
    %store/vec4 v0x216e470_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x2165880;
T_46 ;
    %wait E_0x21680d0;
    %load/vec4 v0x216b330_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_46.0, 4;
    %load/vec4 v0x216cfa0_0;
    %store/vec4 v0x216e3d0_0, 0, 32;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x216bcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x216cd20_0;
    %store/vec4 v0x216e3d0_0, 0, 32;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x216cbb0_0;
    %load/vec4 v0x216cc50_0;
    %load/vec4 v0x216d350_0;
    %load/vec4 v0x216b5f0_0;
    %store/vec4 v0x21694b0_0, 0, 32;
    %store/vec4 v0x2169310_0, 0, 6;
    %store/vec4 v0x2169590_0, 0, 32;
    %store/vec4 v0x2169230_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0x2169040;
    %join;
    %load/vec4  v0x21693f0_0;
    %store/vec4 v0x216e3d0_0, 0, 32;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x2165880;
T_47 ;
    %wait E_0x2168060;
    %load/vec4 v0x216c300_0;
    %pad/u 33;
    %load/vec4 v0x216c3d0_0;
    %load/vec4 v0x216d350_0;
    %load/vec4 v0x216b5f0_0;
    %store/vec4 v0x21694b0_0, 0, 32;
    %store/vec4 v0x2169310_0, 0, 6;
    %store/vec4 v0x2169590_0, 0, 32;
    %store/vec4 v0x2169230_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0x2169040;
    %join;
    %load/vec4  v0x21693f0_0;
    %store/vec4 v0x216cf00_0, 0, 32;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x2082320;
T_48 ;
    %wait E_0x20a2610;
    %load/vec4 v0x1f4a660_0;
    %store/vec4 v0x1fd7b30_0, 0, 32;
    %load/vec4 v0x1f111c0_0;
    %store/vec4 v0x1e66870_0, 0, 32;
    %load/vec4 v0x1e8d5d0_0;
    %store/vec4 v0x1f91720_0, 0, 4;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x2082320;
T_49 ;
    %wait E_0x2037ed0;
    %load/vec4 v0x1ec69d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eee1e0_0, 0, 1;
    %load/vec4 v0x1f834a0_0;
    %store/vec4 v0x1fd78b0_0, 0, 32;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eee1e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fd78b0_0, 0, 32;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x2082320;
T_50 ;
    %wait E_0x20a0a10;
    %load/vec4 v0x1ec0050_0;
    %load/vec4 v0x1e8d5d0_0;
    %store/vec4 v0x203fbe0_0, 0, 4;
    %store/vec4 v0x21167f0_0, 0, 4;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied, S_0x20a22b0;
    %join;
    %load/vec4  v0x203fcd0_0;
    %store/vec4 v0x1fac030_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x2082320;
T_51 ;
    %wait E_0x1ee0990;
    %load/vec4 v0x1f4a440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1f83400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fabf70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1fd7990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1fb5e90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1f91580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e8d5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f83340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fd7a70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1fb6170_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1fb6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb5f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fe4db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fe4ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb5ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb60b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fe4f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fe4e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1fe4d10_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1ebfef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1f83400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fabf70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1fd7990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1fb5e90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1f91580_0, 0;
    %load/vec4 v0x1ec0130_0;
    %pad/u 4;
    %assign/vec4 v0x1e8d5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f83340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fd7a70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1fb6170_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1fb6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb5f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fe4db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fe4ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb5ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb60b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fe4f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fe4e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1fe4d10_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x1ec0210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0x1f834a0_0;
    %assign/vec4 v0x1f83400_0, 0;
    %load/vec4 v0x1fac030_0;
    %assign/vec4 v0x1fabf70_0, 0;
    %load/vec4 v0x1f4a380_0;
    %assign/vec4 v0x1fd7990_0, 0;
    %load/vec4 v0x1f83260_0;
    %assign/vec4 v0x1fb5e90_0, 0;
    %load/vec4 v0x1ec69d0_0;
    %assign/vec4 v0x1f91580_0, 0;
    %load/vec4 v0x1fac030_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.6, 8;
    %load/vec4 v0x1f10f80_0;
    %jmp/1 T_51.7, 8;
T_51.6 ; End of true expr.
    %load/vec4 v0x1e8d5d0_0;
    %jmp/0 T_51.7, 8;
 ; End of false expr.
    %blend;
T_51.7;
    %assign/vec4 v0x1e8d5d0_0, 0;
    %load/vec4 v0x1f11040_0;
    %assign/vec4 v0x1f83340_0, 0;
    %load/vec4 v0x1ec6c10_0;
    %assign/vec4 v0x1f91800_0, 0;
    %load/vec4 v0x1ec6a90_0;
    %assign/vec4 v0x1f91660_0, 0;
    %load/vec4 v0x1f831a0_0;
    %assign/vec4 v0x1fd7a70_0, 0;
    %load/vec4 v0x1eee390_0;
    %assign/vec4 v0x1fb6170_0, 0;
    %load/vec4 v0x1eee390_0;
    %assign/vec4 v0x1fb6170_0, 0;
    %load/vec4 v0x1ec6cd0_0;
    %assign/vec4 v0x1fb5f50_0, 0;
    %load/vec4 v0x1f43080_0;
    %assign/vec4 v0x1fe4db0_0, 0;
    %load/vec4 v0x1f43200_0;
    %assign/vec4 v0x1fe4ef0_0, 0;
    %load/vec4 v0x1eee140_0;
    %assign/vec4 v0x1fb5ff0_0, 0;
    %load/vec4 v0x1eee2f0_0;
    %assign/vec4 v0x1fb60b0_0, 0;
    %load/vec4 v0x1f432c0_0;
    %assign/vec4 v0x1fe4f90_0, 0;
    %load/vec4 v0x1f43140_0;
    %assign/vec4 v0x1fe4e50_0, 0;
    %load/vec4 v0x1f42fa0_0;
    %assign/vec4 v0x1fe4d10_0, 0;
T_51.5 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x2082320;
T_52 ;
    %wait E_0x20a0ad0;
    %fork t_21, S_0x211a890;
    %jmp t_20;
    .scope S_0x211a890;
t_21 ;
    %load/vec4 v0x1f110e0_0;
    %store/vec4 v0x20ab8a0_0, 0, 5;
    %load/vec4 v0x1ec0050_0;
    %load/vec4 v0x1e8d5d0_0;
    %store/vec4 v0x203fbe0_0, 0, 4;
    %store/vec4 v0x21167f0_0, 0, 4;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied, S_0x20a22b0;
    %join;
    %load/vec4  v0x203fcd0_0;
    %store/vec4 v0x1fac030_0, 0, 1;
    %load/vec4 v0x20ab8a0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x20ab8a0_0;
    %cmpi/e 1, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x20ab8a0_0;
    %cmpi/e 13, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x20ab8a0_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x20ab8a0_0;
    %cmpi/e 14, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x20ab8a0_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v0x1e66870_0;
    %load/vec4 v0x1fd7b30_0;
    %load/vec4 v0x1e8d5d0_0;
    %load/vec4 v0x20ab8a0_0;
    %load/vec4 v0x1f4a4e0_0;
    %load/vec4 v0x1ec6b50_0;
    %store/vec4 v0x1fdc910_0, 0, 1;
    %store/vec4 v0x1e8d510_0, 0, 1;
    %store/vec4 v0x1fdc9d0_0, 0, 5;
    %store/vec4 v0x1fdc810_0, 0, 4;
    %store/vec4 v0x1e8d300_0, 0, 32;
    %store/vec4 v0x1e8d430_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.process_logical_instructions, S_0x1e96a50;
    %join;
    %load/vec4  v0x1fdca90_0;
    %split/vec4 32;
    %store/vec4 v0x20a2f90_0, 0, 32;
    %store/vec4 v0x1f10f80_0, 0, 4;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x20ab8a0_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x20ab8a0_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_52.2, 4;
    %fork t_23, S_0x208fcf0;
    %jmp t_22;
    .scope S_0x208fcf0;
t_23 ;
    %load/vec4 v0x1e8d5d0_0;
    %store/vec4 v0x1f10f80_0, 0, 4;
    %load/vec4 v0x1e8d5d0_0;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1ec0130_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x20a2f90_0, 0, 32;
    %load/vec4 v0x1e66870_0;
    %parti/s 1, 3, 3;
    %replicate 8;
    %load/vec4 v0x1e66870_0;
    %parti/s 1, 2, 3;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e66870_0;
    %parti/s 1, 1, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e66870_0;
    %parti/s 1, 0, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x20eae50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20ab7c0_0, 0, 32;
T_52.4 ;
    %load/vec4 v0x20ab7c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_52.5, 5;
    %load/vec4 v0x20eae50_0;
    %load/vec4 v0x20ab7c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x1fd7b30_0;
    %load/vec4 v0x20ab7c0_0;
    %part/s 1;
    %ix/getv/s 4, v0x20ab7c0_0;
    %store/vec4 v0x20a2f90_0, 4, 1;
T_52.6 ;
    %load/vec4 v0x20ab7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x20ab7c0_0, 0, 32;
    %jmp T_52.4;
T_52.5 ;
    %end;
    .scope S_0x211a890;
t_22 %join;
    %jmp T_52.3;
T_52.2 ;
    %fork t_25, S_0x20998c0;
    %jmp t_24;
    .scope S_0x20998c0;
t_25 ;
    %load/vec4 v0x1e66870_0;
    %load/vec4 v0x1fd7b30_0;
    %load/vec4 v0x1e8d5d0_0;
    %load/vec4 v0x20ab8a0_0;
    %load/vec4 v0x1f4a4e0_0;
    %load/vec4 v0x1ec6b50_0;
    %store/vec4 v0x20a1d90_0, 0, 1;
    %store/vec4 v0x20a1430_0, 0, 1;
    %store/vec4 v0x20a1e30_0, 0, 5;
    %store/vec4 v0x20a0f20_0, 0, 4;
    %store/vec4 v0x20a1950_0, 0, 32;
    %store/vec4 v0x20a1350_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.process_arithmetic_instructions, S_0x20b28c0;
    %join;
    %load/vec4  v0x20a1870_0;
    %split/vec4 32;
    %store/vec4 v0x20a2f90_0, 0, 32;
    %store/vec4 v0x1f10f80_0, 0, 4;
    %end;
    .scope S_0x211a890;
t_24 %join;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0x1eee080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.8, 4;
    %load/vec4 v0x1e66870_0;
    %store/vec4 v0x1f83260_0, 0, 32;
    %jmp T_52.9;
T_52.8 ;
    %load/vec4 v0x20a2f90_0;
    %store/vec4 v0x1f83260_0, 0, 32;
T_52.9 ;
    %load/vec4 v0x20a2f90_0;
    %store/vec4 v0x1f834a0_0, 0, 32;
    %end;
    .scope S_0x2082320;
t_20 %join;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x2150700;
T_53 ;
    %wait E_0x1ee0990;
    %load/vec4 v0x215c7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x215ca40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x215cdd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x215d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215cae0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x215cc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x215d0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215cf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215cd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215d190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215ce70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215cfb0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x215bdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x215ca40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x215cdd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x215d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215cae0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x215cc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x215d0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215cf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215cd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215d190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215ce70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215cfb0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x215c030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x215bc90_0;
    %assign/vec4 v0x215ca40_0, 0;
    %load/vec4 v0x215c350_0;
    %assign/vec4 v0x215cdd0_0, 0;
    %load/vec4 v0x215c660_0;
    %assign/vec4 v0x215d050_0, 0;
    %load/vec4 v0x215c0d0_0;
    %assign/vec4 v0x215cae0_0, 0;
    %load/vec4 v0x215c1c0_0;
    %assign/vec4 v0x215cc90_0, 0;
    %load/vec4 v0x215c750_0;
    %assign/vec4 v0x215d0f0_0, 0;
    %load/vec4 v0x215c520_0;
    %assign/vec4 v0x215cf10_0, 0;
    %load/vec4 v0x215c2b0_0;
    %assign/vec4 v0x215cd30_0, 0;
    %load/vec4 v0x215c9a0_0;
    %assign/vec4 v0x215d190_0, 0;
    %load/vec4 v0x215c3f0_0;
    %assign/vec4 v0x215ce70_0, 0;
    %load/vec4 v0x215c5c0_0;
    %assign/vec4 v0x215cfb0_0, 0;
T_53.5 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x215d670;
T_54 ;
    %wait E_0x1ee0990;
    %vpi_call/w 23 106 "$monitor", "PC next = %d PC current = %d", &A<v0x2164a30, 15>, &A<v0x2164250, 15> {0 0 0};
    %jmp T_54;
    .thread T_54;
    .scope S_0x215d670;
T_55 ;
    %wait E_0x21616d0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %store/vec4 v0x2163b50_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %store/vec4 v0x2163ee0_0, 0, 32;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x215d670;
T_56 ;
    %wait E_0x21614f0;
    %load/vec4 v0x2162cc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2164250, 4;
    %store/vec4 v0x2163fa0_0, 0, 32;
    %load/vec4 v0x2162d90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2164250, 4;
    %store/vec4 v0x2164040_0, 0, 32;
    %load/vec4 v0x2162e60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2164250, 4;
    %store/vec4 v0x21640e0_0, 0, 32;
    %load/vec4 v0x2163010_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2164250, 4;
    %store/vec4 v0x2164180_0, 0, 32;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x215d670;
T_57 ;
    %wait E_0x21610f0;
    %fork t_27, S_0x2161890;
    %jmp t_26;
    .scope S_0x2161890;
t_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2163ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2162f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2163e20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2161a80_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x2161a80_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_57.1, 5;
    %ix/getv/s 4, v0x2161a80_0;
    %load/vec4a v0x2164250, 4;
    %ix/getv/s 4, v0x2161a80_0;
    %store/vec4a v0x2164a30, 4, 0;
    %load/vec4 v0x2161a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2161a80_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %load/vec4 v0x2162440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x2162130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %load/vec4 v0x2162c00_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x2163150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.6, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x21631f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.8, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x2163290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.10, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %jmp T_57.11;
T_57.10 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %addi 4, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
T_57.11 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
T_57.3 ;
    %load/vec4 v0x2162380_0;
    %flag_set/vec4 8;
    %load/vec4 v0x2162530_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2162980_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x2162780_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2163330_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x2163470_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_57.12, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2163ab0_0, 0, 1;
T_57.12 ;
    %load/vec4 v0x2162380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.14, 8;
    %load/vec4 v0x21622b0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %load/vec4 v0x2162b10_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0x2162530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.16, 8;
    %load/vec4 v0x21625d0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %load/vec4 v0x2162b10_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2162f70_0, 0, 1;
    %jmp T_57.17;
T_57.16 ;
    %load/vec4 v0x2162980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.18, 8;
    %load/vec4 v0x2162a50_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %load/vec4 v0x2162b10_0;
    %subi 4, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2163e20_0, 0, 1;
    %jmp T_57.19;
T_57.18 ;
    %load/vec4 v0x2162780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.20, 8;
    %load/vec4 v0x21628e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %load/vec4 v0x2162b10_0;
    %subi 4, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %jmp T_57.21;
T_57.20 ;
    %load/vec4 v0x2163330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.22, 8;
    %load/vec4 v0x21633d0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %load/vec4 v0x2162b10_0;
    %subi 4, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %jmp T_57.23;
T_57.22 ;
    %load/vec4 v0x2163470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.24, 8;
    %load/vec4 v0x2163510_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %load/vec4 v0x2162b10_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2164250, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %jmp T_57.25;
T_57.24 ;
    %load/vec4 v0x21635f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.26, 8;
    %load/vec4 v0x2162690_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2164a30, 4, 0;
    %load/vec4 v0x21636e0_0;
    %load/vec4 v0x21638b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x2164a30, 4, 0;
    %load/vec4 v0x21637f0_0;
    %load/vec4 v0x21639a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x2164a30, 4, 0;
T_57.26 ;
T_57.25 ;
T_57.23 ;
T_57.21 ;
T_57.19 ;
T_57.17 ;
T_57.15 ;
    %vpi_call/w 23 243 "$display", "PC_nxt = %d", &A<v0x2164a30, 15> {0 0 0};
    %end;
    .scope S_0x215d670;
t_26 %join;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x215d670;
T_58 ;
    %wait E_0x1ee0990;
    %load/vec4 v0x21630b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %fork t_29, S_0x2161e50;
    %jmp t_28;
    .scope S_0x2161e50;
t_29 ;
    %vpi_call/w 23 257 "$display", $time, "Register file in reset..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2162050_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x2162050_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_58.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x2162050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2164250, 0, 4;
    %load/vec4 v0x2162050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2162050_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2164250, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2164250, 0, 4;
    %end;
    .scope S_0x215d670;
t_28 %join;
    %jmp T_58.1;
T_58.0 ;
    %fork t_31, S_0x2161b80;
    %jmp t_30;
    .scope S_0x2161b80;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2161d70_0, 0, 32;
T_58.4 ;
    %load/vec4 v0x2161d70_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_58.5, 5;
    %ix/getv/s 4, v0x2161d70_0;
    %load/vec4a v0x2164a30, 4;
    %ix/getv/s 3, v0x2161d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2164250, 0, 4;
    %load/vec4 v0x2161d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2161d70_0, 0, 32;
    %jmp T_58.4;
T_58.5 ;
    %end;
    .scope S_0x215d670;
t_30 %join;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x2116120;
T_59 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 229, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 225, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %pushi/vec4 224, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f4a880, 4, 0;
    %end;
    .thread T_59;
    .scope S_0x2116120;
T_60 ;
    %wait E_0x1ee0990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ed9a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ec6f40_0, 0;
    %load/vec4 v0x1fe51f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x1e66e50_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1f4a880, 4;
    %load/vec4 v0x1e66e50_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1f4a880, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e66e50_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1f4a880, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x1e66e50_0;
    %load/vec4a v0x1f4a880, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1ef5820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ec6f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ed9a10_0, 0;
    %load/vec4 v0x1e66e50_0;
    %assign/vec4 v0x1f5e090_0, 0;
T_60.0 ;
    %load/vec4 v0x1f89b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x1e67080_0;
    %cast2;
    %split/vec4 8;
    %ix/getv 3, v0x1e66e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f4a880, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x1e66e50_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f4a880, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x1e66e50_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f4a880, 0, 4;
    %load/vec4 v0x1e66e50_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f4a880, 0, 4;
T_60.2 ;
    %load/vec4 v0x1f9b5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ed9a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ec6f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1f5e090_0, 0;
T_60.4 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x21163a0;
T_61 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 229, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 225, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %pushi/vec4 224, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x210af50, 4, 0;
    %end;
    .thread T_61;
    .scope S_0x21163a0;
T_62 ;
    %wait E_0x1ee0990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21287c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20f2120_0, 0;
    %load/vec4 v0x20a7d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x2121830_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x210af50, 4;
    %load/vec4 v0x2121830_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x210af50, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2121830_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x210af50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x2121830_0;
    %load/vec4a v0x210af50, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x20e7d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20f2120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21287c0_0, 0;
    %load/vec4 v0x2121830_0;
    %assign/vec4 v0x210c0c0_0, 0;
T_62.0 ;
    %load/vec4 v0x20dbfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x20aac10_0;
    %cast2;
    %split/vec4 8;
    %ix/getv 3, v0x2121830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x210af50, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x2121830_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x210af50, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x2121830_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x210af50, 0, 4;
    %load/vec4 v0x2121830_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x210af50, 0, 4;
T_62.2 ;
    %load/vec4 v0x20924a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21287c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f2120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x210c0c0_0, 0;
T_62.4 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x209fcd0;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21773f0_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x209fcd0;
T_64 ;
    %delay 10, 0;
    %load/vec4 v0x21773f0_0;
    %nor/r;
    %store/vec4 v0x21773f0_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0x209fcd0;
T_65 ;
    %vpi_call/w 2 139 "$dumpfile", "zap.vcd" {0 0 0};
    %vpi_call/w 2 140 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2177ab0_0, 0, 1;
    %wait E_0x1ee8260;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2177ab0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_65.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.1, 5;
    %jmp/1 T_65.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ee8260;
    %jmp T_65.0;
T_65.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 148 "$finish" {0 0 0};
    %end;
    .thread T_65;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "../testbench/zap_test.v";
    "/media/sf_D_DRIVE/ZAP/includes/cc.vh";
    "../testbench/cache.v";
    "../rtl/zap_top.v";
    "../rtl/zap_alu/zap_alu_main.v";
    "/media/sf_D_DRIVE/ZAP/includes/opcodes.vh";
    "/media/sf_D_DRIVE/ZAP/includes/regs.vh";
    "../rtl/zap_decode/zap_decode_main.v";
    "/media/sf_D_DRIVE/ZAP/includes/modes.vh";
    "/media/sf_D_DRIVE/ZAP/includes/index_immed.vh";
    "/media/sf_D_DRIVE/ZAP/includes/translate.vh";
    "../rtl/zap_decode/zap_decode_bl_fsm.v";
    "../rtl/zap_decode/zap_decode.v";
    "/media/sf_D_DRIVE/ZAP/includes/shtype.vh";
    "/media/sf_D_DRIVE/ZAP/includes/instruction_patterns.vh";
    "/media/sf_D_DRIVE/ZAP/includes/cpsr.vh";
    "/media/sf_D_DRIVE/ZAP/includes/sh_params.vh";
    "../rtl/zap_decode/zap_decode_mem_fsm.v";
    "../rtl/zap_fetch/zap_fetch_main.v";
    "../rtl/zap_issue/zap_issue_main.v";
    "../rtl/zap_memory/zap_memory_main.v";
    "../rtl/zap_regf/zap_register_file.v";
    "../rtl/zap_shift/zap_shifter_main.v";
    "../rtl/zap_shift/zap_shift_shifter.v";
    "../rtl/zap_shift/zap_multiply.v";
