

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Mon Mar 24 23:39:49 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gen_block.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  776420604|  776420605|  2.585 sec|  2.585 sec|  776420605|  776420606|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                     |                         |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |               Instance              |          Module         |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +-------------------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |grp_load_bias_tile_1_fu_1037         |load_bias_tile_1         |       25|       26|  83.250 ns|  86.580 ns|   16|   16|  loop rewind stp(delay=0 clock cycles(s))|
        |grp_load_batchnorm_params_1_fu_1045  |load_batchnorm_params_1  |       25|       26|  83.250 ns|  86.580 ns|   16|   16|  loop rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        +------------------------------------------------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                                                                        |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |                                Loop Name                               |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_179_1_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4   |        768|        768|         2|          1|          1|    768|       yes|
        |- VITIS_LOOP_272_1_VITIS_LOOP_273_2                                     |  776419799|  776419799|     45942|          -|          -|  16900|        no|
        | + VITIS_LOOP_141_1_VITIS_LOOP_142_2_VITIS_LOOP_143_3_VITIS_LOOP_144_4  |        204|        204|        14|          1|          1|    192|       yes|
        | + VITIS_LOOP_37_1                                                      |      42056|      42056|     10514|          -|          -|      4|        no|
        |  ++ VITIS_LOOP_38_2                                                    |      10512|      10512|       657|          -|          -|     16|        no|
        |   +++ VITIS_LOOP_41_3                                                  |        654|        654|       218|          -|          -|      3|        no|
        |    ++++ VITIS_LOOP_43_4                                                |        216|        216|        54|          -|          -|      4|        no|
        |     +++++ VITIS_LOOP_45_5                                              |         52|         52|        13|          -|          -|      4|        no|
        | + VITIS_LOOP_66_1                                                      |       3336|       3336|       834|          -|          -|      4|        no|
        |  ++ VITIS_LOOP_67_2                                                    |        832|        832|        52|          -|          -|     16|        no|
        | + VITIS_LOOP_97_1                                                      |        264|        264|        66|          -|          -|      4|        no|
        |  ++ VITIS_LOOP_98_2                                                    |         64|         64|         4|          -|          -|     16|        no|
        | + VITIS_LOOP_219_1_VITIS_LOOP_220_2                                    |         74|         74|        12|          1|          1|     64|       yes|
        +------------------------------------------------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|     1573|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|     5|     8359|     7745|    0|
|Memory               |        3|     -|      224|      231|    0|
|Multiplexer          |        -|     -|        -|     1603|    -|
|Register             |        -|     -|     2573|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       19|     6|    11156|    11280|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                         |control_s_axi                       |        0|   0|   590|  1064|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U16  |faddfsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|   318|   198|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U19         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U18       |fdiv_32ns_32ns_32_12_no_dsp_1       |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|    78|    0|
    |fsqrt_32ns_32ns_32_12_no_dsp_1_U20      |fsqrt_32ns_32ns_32_12_no_dsp_1      |        0|   0|     0|     0|    0|
    |gmem0_m_axi_U                           |gmem0_m_axi                         |        2|   0|   696|   720|    0|
    |gmem1_m_axi_U                           |gmem1_m_axi                         |        2|   0|   696|   720|    0|
    |gmem2_m_axi_U                           |gmem2_m_axi                         |        2|   0|   696|   720|    0|
    |gmem3_m_axi_U                           |gmem3_m_axi                         |        2|   0|   696|   720|    0|
    |gmem4_m_axi_U                           |gmem4_m_axi                         |        2|   0|   696|   720|    0|
    |gmem5_m_axi_U                           |gmem5_m_axi                         |        2|   0|   696|   720|    0|
    |gmem6_m_axi_U                           |gmem6_m_axi                         |        2|   0|   696|   720|    0|
    |gmem7_m_axi_U                           |gmem7_m_axi                         |        2|   0|   696|   720|    0|
    |grp_load_batchnorm_params_1_fu_1045     |load_batchnorm_params_1             |        0|   0|  1302|   407|    0|
    |grp_load_bias_tile_1_fu_1037            |load_bias_tile_1                    |        0|   0|   438|   228|    0|
    |mul_3ns_20ns_20_1_1_U21                 |mul_3ns_20ns_20_1_1                 |        0|   0|     0|    10|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |       16|   5|  8359|  7745|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_5ns_15ns_20ns_21_4_1_U22  |mac_muladd_5ns_15ns_20ns_21_4_1  |  i0 + i1 * i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    +------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |bias_U                  |bias_RAM_AUTO_1R1W                  |        0|  32|  33|    0|    16|   32|     1|          512|
    |gamma_U                 |bias_RAM_AUTO_1R1W                  |        0|  32|  33|    0|    16|   32|     1|          512|
    |beta_U                  |bias_RAM_AUTO_1R1W                  |        0|  32|  33|    0|    16|   32|     1|          512|
    |running_mean_U          |bias_RAM_AUTO_1R1W                  |        0|  32|  33|    0|    16|   32|     1|          512|
    |running_var_U           |bias_RAM_AUTO_1R1W                  |        0|  32|  33|    0|    16|   32|     1|          512|
    |conv_output_tile_0_0_U  |conv_output_tile_0_0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |bn_output_tile_0_0_U    |conv_output_tile_0_0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |input_tile_U            |input_tile_RAM_AUTO_1R1W            |        1|   0|   0|    0|   192|   32|     1|         6144|
    |weights_U               |weights_RAM_AUTO_1R1W               |        2|   0|   0|    0|   768|   32|     1|        24576|
    +------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                    |        3| 224| 231|    0|  1168|  288|     9|        37376|
    +------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_2345_p2                |         +|   0|  0|  13|           6|           6|
    |add_ln141_1_fu_1580_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln141_fu_1644_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln142_1_fu_1606_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln142_fu_1670_p2                |         +|   0|  0|   9|           2|           1|
    |add_ln143_1_fu_1592_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln143_fu_1485_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln151_1_fu_1531_p2              |         +|   0|  0|  15|           8|           3|
    |add_ln151_fu_1540_p2                |         +|   0|  0|  16|           9|           9|
    |add_ln159_1_fu_1982_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln159_fu_1972_p2                |         +|   0|  0|  24|          17|          17|
    |add_ln160_1_fu_1888_p2              |         +|   0|  0|   7|           4|           4|
    |add_ln160_2_fu_1916_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln160_3_fu_1958_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln160_fu_2013_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln179_1_fu_1290_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln179_fu_1128_p2                |         +|   0|  0|   9|           2|           1|
    |add_ln180_1_fu_1276_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln180_fu_1162_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln181_1_fu_1262_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln181_2_fu_1330_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln181_fu_1214_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln211_fu_1415_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln219_1_fu_2457_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln219_fu_2403_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln226_2_fu_2499_p2              |         +|   0|  0|  21|          21|          21|
    |add_ln226_3_fu_2495_p2              |         +|   0|  0|  21|          21|          21|
    |add_ln226_fu_2487_p2                |         +|   0|  0|  22|          15|          15|
    |add_ln227_1_fu_2441_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln227_fu_2520_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln272_1_fu_1429_p2              |         +|   0|  0|  22|          15|           1|
    |add_ln272_fu_1365_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln273_fu_2550_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln37_fu_2052_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln38_fu_2090_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln41_fu_2121_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln43_fu_2171_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln45_fu_2217_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln47_1_fu_2198_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln47_2_fu_2241_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln47_fu_2152_p2                 |         +|   0|  0|  13|           6|           6|
    |add_ln48_1_fu_2185_p2               |         +|   0|  0|  13|           6|           6|
    |add_ln48_2_fu_2231_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln48_fu_2131_p2                 |         +|   0|  0|  12|           4|           4|
    |add_ln53_fu_2105_p2                 |         +|   0|  0|  13|           6|           6|
    |add_ln66_fu_2261_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln67_fu_2281_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln85_fu_2296_p2                 |         +|   0|  0|  13|           6|           6|
    |add_ln97_fu_2315_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln98_fu_2335_p2                 |         +|   0|  0|  12|           5|           1|
    |channel_4_fu_2451_p2                |         +|   0|  0|  12|           5|           1|
    |col_fu_1586_p2                      |         +|   0|  0|  10|           3|           1|
    |empty_48_fu_1686_p2                 |         +|   0|  0|  16|           9|           9|
    |index_fu_1992_p2                    |         +|   0|  0|  25|          18|          18|
    |kernel_col_1_fu_1256_p2             |         +|   0|  0|  10|           3|           1|
    |empty_46_fu_1879_p2                 |         -|   0|  0|  24|          17|          17|
    |p_neg_fu_1703_p2                    |         -|   0|  0|  16|           1|           9|
    |p_neg_t_fu_1727_p2                  |         -|   0|  0|  17|           1|          10|
    |sub_ln151_1_fu_1775_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln151_fu_1554_p2                |         -|   0|  0|  16|           1|           9|
    |sub_ln160_fu_1851_p2                |         -|   0|  0|   7|           4|           4|
    |sub_ln48_fu_2070_p2                 |         -|   0|  0|  12|           4|           4|
    |and_ln103_fu_2390_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln141_1_fu_1441_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln141_fu_1473_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln142_fu_1479_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln155_1_fu_1835_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln155_2_fu_1829_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln155_fu_1823_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln179_1_fu_1148_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln179_fu_1194_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln180_fu_1200_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_pp1_stage0_iter12  |       and|   0|  0|   2|           1|           1|
    |ap_condition_999                    |       and|   0|  0|   2|           1|           1|
    |icmp_fu_1759_p2                     |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln103_1_fu_2378_p2             |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln103_fu_2372_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln141_fu_1638_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln142_fu_1632_p2               |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln143_fu_1626_p2               |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln144_fu_1620_p2               |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln155_fu_1817_p2               |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln179_fu_1314_p2               |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln180_fu_1308_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln181_fu_1302_p2               |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln182_fu_1296_p2               |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln219_fu_2469_p2               |      icmp|   0|  0|  13|           6|           2|
    |icmp_ln220_fu_2463_p2               |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln272_fu_2561_p2               |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln273_fu_2555_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln37_fu_2046_p2                |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln38_fu_2084_p2                |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln41_fu_2115_p2                |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln43_fu_2165_p2                |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln45_fu_2211_p2                |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln66_fu_2255_p2                |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln67_fu_2275_p2                |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln97_fu_2309_p2                |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln98_fu_2329_p2                |      icmp|   0|  0|  13|           5|           6|
    |notlhs_fu_1743_p2                   |      icmp|   0|  0|  16|           9|           3|
    |ap_block_pp1_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_on_subcall_done    |        or|   0|  0|   2|           1|           1|
    |empty_51_fu_1795_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln103_fu_2384_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln142_1_fu_1467_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln142_fu_1447_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln143_1_fu_1497_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln143_fu_1491_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln180_1_fu_1188_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln180_fu_1168_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln181_1_fu_1226_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln181_fu_1220_p2                 |        or|   0|  0|   2|           1|           1|
    |batch_5_fu_2417_p3                  |    select|   0|  0|   3|           1|           3|
    |batch_fu_1658_p3                    |    select|   0|  0|   3|           1|           3|
    |channel_fu_1676_p3                  |    select|   0|  0|   2|           1|           2|
    |empty_50_fu_1937_p3                 |    select|   0|  0|  10|           1|          10|
    |in_channel_1_fu_1154_p3             |    select|   0|  0|   2|           1|           2|
    |in_col_fu_1788_p3                   |    select|   0|  0|  10|           1|          10|
    |kernel_row_1_fu_1240_p3             |    select|   0|  0|   3|           1|           3|
    |out_channel_1_fu_1206_p3            |    select|   0|  0|   5|           1|           5|
    |out_row_fu_1379_p3                  |    select|   0|  0|   8|           1|           8|
    |output_val_fu_2396_p3               |    select|   0|  0|  32|           1|          32|
    |row_fu_1511_p3                      |    select|   0|  0|   3|           1|           3|
    |select_ln141_fu_1650_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln142_2_fu_1612_p3           |    select|   0|  0|   7|           1|           1|
    |select_ln142_fu_1453_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln143_2_fu_1598_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln143_fu_1503_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln179_fu_1134_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln180_2_fu_1282_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln180_fu_1174_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln181_2_fu_1268_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln181_fu_1232_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln211_2_fu_1407_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln211_fu_1371_p3             |    select|   0|  0|   8|           1|           1|
    |select_ln219_fu_2409_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                       |       xor|   0|  0|   2|           1|           2|
    |empty_45_fu_1336_p2                 |       xor|   0|  0|   2|           2|           2|
    |is_orig_input_pos_fu_1801_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln141_fu_1435_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln142_fu_1461_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln179_fu_1142_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln180_fu_1182_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln188_fu_1341_p2                |       xor|   0|  0|   2|           2|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1573|         767|         722|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  468|         94|    1|         94|
    |ap_enable_reg_pp0_iter1                        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter13                       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter11                       |    9|          2|    1|          2|
    |ap_phi_mux_batch113_phi_fu_839_p4              |    9|          2|    3|          6|
    |ap_phi_mux_batch_4123_phi_fu_1019_p4           |    9|          2|    3|          6|
    |ap_phi_mux_channel115_phi_fu_828_p4            |    9|          2|    2|          4|
    |ap_phi_mux_channel_3124_phi_fu_1008_p4         |    9|          2|    5|         10|
    |ap_phi_mux_col118_phi_fu_773_p4                |    9|          2|    3|          6|
    |ap_phi_mux_icmp_ln142121_phi_fu_739_p4         |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln143120_phi_fu_751_p4         |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln144119_phi_fu_762_p4         |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln180111_phi_fu_584_p4         |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln181110_phi_fu_595_p4         |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln182109_phi_fu_606_p4         |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln220125_phi_fu_997_p4         |    9|          2|    1|          2|
    |ap_phi_mux_in_channel103_phi_fu_672_p4         |    9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten106_phi_fu_639_p4     |    9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten12104_phi_fu_661_p4   |    9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten34102_phi_fu_683_p4   |    9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten41116_phi_fu_795_p4   |    9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten54114_phi_fu_806_p4   |    9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten76112_phi_fu_817_p4   |    9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten83122_phi_fu_1030_p4  |    9|          2|    6|         12|
    |ap_phi_mux_kernel_col108_phi_fu_617_p4         |    9|          2|    3|          6|
    |ap_phi_mux_kernel_row107_phi_fu_628_p4         |    9|          2|    3|          6|
    |ap_phi_mux_out_channel105_phi_fu_650_p4        |    9|          2|    5|         10|
    |ap_phi_mux_row117_phi_fu_784_p4                |    9|          2|    3|          6|
    |ap_phi_mux_storemerge_phi_fu_850_p4            |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter2_storemerge_reg_846        |    9|          2|   32|         64|
    |batch113_reg_835                               |    9|          2|    3|          6|
    |batch_1_reg_858                                |    9|          2|    3|          6|
    |batch_2_reg_949                                |    9|          2|    3|          6|
    |batch_3_reg_971                                |    9|          2|    3|          6|
    |batch_4123_reg_1015                            |    9|          2|    3|          6|
    |beta_address0                                  |   14|          3|    4|         12|
    |beta_ce0                                       |   14|          3|    1|          3|
    |beta_we0                                       |    9|          2|    1|          2|
    |bias_address0                                  |   14|          3|    4|         12|
    |bias_ce0                                       |   14|          3|    1|          3|
    |bias_we0                                       |    9|          2|    1|          2|
    |bn_output_tile_0_0_address0                    |   14|          3|    6|         18|
    |channel115_reg_824                             |    9|          2|    2|          4|
    |channel_1_reg_960                              |    9|          2|    5|         10|
    |channel_2_reg_982                              |    9|          2|    5|         10|
    |channel_3124_reg_1004                          |    9|          2|    5|         10|
    |col118_reg_769                                 |    9|          2|    3|          6|
    |conv_output_tile_0_0_address0                  |   26|          5|    6|         30|
    |conv_output_tile_0_0_d0                        |   14|          3|   32|         96|
    |gamma_address0                                 |   14|          3|    4|         12|
    |gamma_ce0                                      |   14|          3|    1|          3|
    |gamma_we0                                      |    9|          2|    1|          2|
    |gmem0_blk_n_AR                                 |    9|          2|    1|          2|
    |gmem0_blk_n_R                                  |    9|          2|    1|          2|
    |gmem1_blk_n_AR                                 |    9|          2|    1|          2|
    |gmem1_blk_n_R                                  |    9|          2|    1|          2|
    |gmem2_ARVALID                                  |    9|          2|    1|          2|
    |gmem2_RREADY                                   |    9|          2|    1|          2|
    |gmem3_ARVALID                                  |    9|          2|    1|          2|
    |gmem3_RREADY                                   |    9|          2|    1|          2|
    |gmem4_ARVALID                                  |    9|          2|    1|          2|
    |gmem4_RREADY                                   |    9|          2|    1|          2|
    |gmem5_ARVALID                                  |    9|          2|    1|          2|
    |gmem5_RREADY                                   |    9|          2|    1|          2|
    |gmem6_ARVALID                                  |    9|          2|    1|          2|
    |gmem6_RREADY                                   |    9|          2|    1|          2|
    |gmem7_blk_n_AW                                 |    9|          2|    1|          2|
    |gmem7_blk_n_B                                  |    9|          2|    1|          2|
    |gmem7_blk_n_W                                  |    9|          2|    1|          2|
    |grp_fu_1065_opcode                             |   14|          3|    2|          6|
    |grp_fu_1065_p0                                 |   26|          5|   32|        160|
    |grp_fu_1065_p1                                 |   20|          4|   32|        128|
    |grp_fu_1071_p0                                 |   20|          4|   32|        128|
    |grp_fu_1071_p1                                 |   14|          3|   32|         96|
    |icmp_ln142121_reg_735                          |    9|          2|    1|          2|
    |icmp_ln143120_reg_747                          |    9|          2|    1|          2|
    |icmp_ln144119_reg_758                          |    9|          2|    1|          2|
    |icmp_ln180111_reg_580                          |    9|          2|    1|          2|
    |icmp_ln181110_reg_591                          |    9|          2|    1|          2|
    |icmp_ln182109_reg_602                          |    9|          2|    1|          2|
    |icmp_ln220125_reg_993                          |    9|          2|    1|          2|
    |icmp_ln273129_reg_690                          |    9|          2|    1|          2|
    |in_channel103_reg_668                          |    9|          2|    2|          4|
    |in_channel_reg_881                             |    9|          2|    2|          4|
    |indvar_flatten106_reg_635                      |    9|          2|    6|         12|
    |indvar_flatten12104_reg_657                    |    9|          2|   10|         20|
    |indvar_flatten34102_reg_679                    |    9|          2|   10|         20|
    |indvar_flatten41116_reg_791                    |    9|          2|    6|         12|
    |indvar_flatten54114_reg_802                    |    9|          2|    7|         14|
    |indvar_flatten76112_reg_813                    |    9|          2|    8|         16|
    |indvar_flatten83122_reg_1026                   |    9|          2|    6|         12|
    |indvar_flatten90126_reg_723                    |    9|          2|   15|         30|
    |input_tile_address0                            |   14|          3|    8|         24|
    |kernel_col108_reg_613                          |    9|          2|    3|          6|
    |kernel_col_reg_926                             |    9|          2|    3|          6|
    |kernel_row107_reg_624                          |    9|          2|    3|          6|
    |kernel_row_reg_903                             |    9|          2|    3|          6|
    |out_channel105_reg_646                         |    9|          2|    5|         10|
    |out_channel_reg_869                            |    9|          2|    5|         10|
    |out_col128_reg_701                             |    9|          2|    8|         16|
    |out_row127_reg_712                             |    9|          2|    8|         16|
    |row117_reg_780                                 |    9|          2|    3|          6|
    |running_mean_address0                          |   14|          3|    4|         12|
    |running_mean_ce0                               |   14|          3|    1|          3|
    |running_mean_we0                               |    9|          2|    1|          2|
    |running_var_address0                           |   14|          3|    4|         12|
    |running_var_ce0                                |   14|          3|    1|          3|
    |running_var_we0                                |    9|          2|    1|          2|
    |sum_1_reg_892                                  |    9|          2|   32|         64|
    |sum_3_reg_914                                  |    9|          2|   32|         64|
    |sum_4_reg_937                                  |    9|          2|   32|         64|
    |weights_address0                               |   14|          3|   10|         30|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          | 1603|        342|  651|       1751|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln141_1_reg_2765                              |   8|   0|    8|          0|
    |add_ln151_reg_2745                                |   9|   0|    9|          0|
    |add_ln179_1_reg_2664                              |  10|   0|   10|          0|
    |add_ln219_1_reg_3142                              |   6|   0|    6|          0|
    |add_ln226_2_reg_3166                              |  21|   0|   21|          0|
    |add_ln227_1_reg_3127                              |   6|   0|    6|          0|
    |add_ln272_1_reg_2719                              |  15|   0|   15|          0|
    |add_ln37_reg_2872                                 |   3|   0|    3|          0|
    |add_ln38_reg_2890                                 |   5|   0|    5|          0|
    |add_ln41_reg_2918                                 |   2|   0|    2|          0|
    |add_ln43_reg_2936                                 |   3|   0|    3|          0|
    |add_ln45_reg_2954                                 |   3|   0|    3|          0|
    |add_ln66_reg_2987                                 |   3|   0|    3|          0|
    |add_ln67_reg_3000                                 |   5|   0|    5|          0|
    |add_ln85_reg_3012                                 |   6|   0|    6|          0|
    |add_ln97_reg_3081                                 |   3|   0|    3|          0|
    |add_ln98_reg_3094                                 |   5|   0|    5|          0|
    |and_ln141_1_reg_2724                              |   1|   0|    1|          0|
    |and_ln155_1_reg_2844                              |   1|   0|    1|          0|
    |ap_CS_fsm                                         |  93|   0|   93|          0|
    |ap_enable_reg_pp0_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                           |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter10_storemerge_reg_846          |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_storemerge_reg_846          |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_storemerge_reg_846          |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_storemerge_reg_846          |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_storemerge_reg_846           |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_storemerge_reg_846           |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_storemerge_reg_846           |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_storemerge_reg_846           |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_storemerge_reg_846           |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_storemerge_reg_846           |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_storemerge_reg_846           |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_storemerge_reg_846           |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_storemerge_reg_846           |  32|   0|   32|          0|
    |batch113_reg_835                                  |   3|   0|    3|          0|
    |batch_1_reg_858                                   |   3|   0|    3|          0|
    |batch_2_reg_949                                   |   3|   0|    3|          0|
    |batch_3_reg_971                                   |   3|   0|    3|          0|
    |batch_4123_reg_1015                               |   3|   0|    3|          0|
    |batch_5_reg_3121                                  |   3|   0|    3|          0|
    |batch_reg_2804                                    |   3|   0|    3|          0|
    |beta_c_reg_3057                                   |  32|   0|   32|          0|
    |beta_data_read_reg_2591                           |  64|   0|   64|          0|
    |bias_data_read_reg_2601                           |  64|   0|   64|          0|
    |channel115_reg_824                                |   2|   0|    2|          0|
    |channel_1_reg_960                                 |   5|   0|    5|          0|
    |channel_2_reg_982                                 |   5|   0|    5|          0|
    |channel_3124_reg_1004                             |   5|   0|    5|          0|
    |channel_4_reg_3137                                |   5|   0|    5|          0|
    |channel_reg_2817                                  |   2|   0|    2|          0|
    |col118_reg_769                                    |   3|   0|    3|          0|
    |col_reg_2770                                      |   3|   0|    3|          0|
    |conv_output_tile_0_0_addr_2_reg_2905              |   6|   0|    6|          0|
    |empty_47_reg_2740                                 |   2|   0|    2|          0|
    |gamma_c_reg_3032                                  |  32|   0|   32|          0|
    |gamma_data_read_reg_2596                          |  64|   0|   64|          0|
    |gmem0_addr_read_reg_2864                          |  32|   0|   32|          0|
    |gmem0_addr_reg_2858                               |  64|   0|   64|          0|
    |gmem1_addr_read_reg_2644                          |  32|   0|   32|          0|
    |gmem1_addr_reg_2611                               |  64|   0|   64|          0|
    |gmem7_addr_reg_3176                               |  64|   0|   64|          0|
    |grp_load_batchnorm_params_1_fu_1045_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_bias_tile_1_fu_1037_ap_start_reg         |   1|   0|    1|          0|
    |icmp_ln141_reg_2800                               |   1|   0|    1|          0|
    |icmp_ln142121_reg_735                             |   1|   0|    1|          0|
    |icmp_ln142_reg_2795                               |   1|   0|    1|          0|
    |icmp_ln143120_reg_747                             |   1|   0|    1|          0|
    |icmp_ln143_reg_2790                               |   1|   0|    1|          0|
    |icmp_ln144119_reg_758                             |   1|   0|    1|          0|
    |icmp_ln144_reg_2785                               |   1|   0|    1|          0|
    |icmp_ln179_reg_2684                               |   1|   0|    1|          0|
    |icmp_ln180111_reg_580                             |   1|   0|    1|          0|
    |icmp_ln180_reg_2679                               |   1|   0|    1|          0|
    |icmp_ln181110_reg_591                             |   1|   0|    1|          0|
    |icmp_ln181_reg_2674                               |   1|   0|    1|          0|
    |icmp_ln182109_reg_602                             |   1|   0|    1|          0|
    |icmp_ln182_reg_2669                               |   1|   0|    1|          0|
    |icmp_ln219_reg_3152                               |   1|   0|    1|          0|
    |icmp_ln220125_reg_993                             |   1|   0|    1|          0|
    |icmp_ln220_reg_3147                               |   1|   0|    1|          0|
    |icmp_ln273129_reg_690                             |   1|   0|    1|          0|
    |in_channel103_reg_668                             |   2|   0|    2|          0|
    |in_channel_1_reg_2617                             |   2|   0|    2|          0|
    |in_channel_reg_881                                |   2|   0|    2|          0|
    |in_col_reg_2839                                   |  10|   0|   10|          0|
    |index_reg_2853                                    |  18|   0|   18|          0|
    |indvar_flatten106_reg_635                         |   6|   0|    6|          0|
    |indvar_flatten12104_reg_657                       |  10|   0|   10|          0|
    |indvar_flatten34102_reg_679                       |  10|   0|   10|          0|
    |indvar_flatten41116_reg_791                       |   6|   0|    6|          0|
    |indvar_flatten54114_reg_802                       |   7|   0|    7|          0|
    |indvar_flatten76112_reg_813                       |   8|   0|    8|          0|
    |indvar_flatten83122_reg_1026                      |   6|   0|    6|          0|
    |indvar_flatten90126_reg_723                       |  15|   0|   15|          0|
    |input_data_read_reg_2606                          |  64|   0|   64|          0|
    |input_tile_addr_reg_2848                          |   8|   0|    8|          0|
    |input_tile_load_reg_2974                          |  32|   0|   32|          0|
    |input_val_1_reg_3109                              |  32|   0|   32|          0|
    |kernel_col108_reg_613                             |   3|   0|    3|          0|
    |kernel_col_1_reg_2649                             |   3|   0|    3|          0|
    |kernel_col_reg_926                                |   3|   0|    3|          0|
    |kernel_row107_reg_624                             |   3|   0|    3|          0|
    |kernel_row_1_reg_2629                             |   3|   0|    3|          0|
    |kernel_row_reg_903                                |   3|   0|    3|          0|
    |mean_c_reg_3052                                   |  32|   0|   32|          0|
    |mul_ln220_reg_3156                                |  20|   0|   20|          0|
    |out_channel105_reg_646                            |   5|   0|    5|          0|
    |out_channel_1_reg_2623                            |   5|   0|    5|          0|
    |out_channel_reg_869                               |   5|   0|    5|          0|
    |out_col128_reg_701                                |   8|   0|    8|          0|
    |out_row127_reg_712                                |   8|   0|    8|          0|
    |out_row_reg_2694                                  |   8|   0|    8|          0|
    |output_data_read_reg_2576                         |  64|   0|   64|          0|
    |output_val_reg_3116                               |  32|   0|   32|          0|
    |p_neg_t_reg_2829                                  |  10|   0|   10|          0|
    |p_shl_mid2_reg_2699                               |   8|   0|   15|          7|
    |reg_1090                                          |  32|   0|   32|          0|
    |reg_1096                                          |  32|   0|   32|          0|
    |reg_1103                                          |  32|   0|   32|          0|
    |row117_reg_780                                    |   3|   0|    3|          0|
    |row_reg_2734                                      |   3|   0|    3|          0|
    |row_reg_2734_pp1_iter1_reg                        |   3|   0|    3|          0|
    |running_mean_data_read_reg_2586                   |  64|   0|   64|          0|
    |running_var_data_read_reg_2581                    |  64|   0|   64|          0|
    |scale_reg_3062                                    |  32|   0|   32|          0|
    |select_ln142_2_reg_2780                           |   7|   0|    7|          0|
    |select_ln143_2_reg_2775                           |   6|   0|    6|          0|
    |select_ln143_reg_2729                             |   3|   0|    3|          0|
    |select_ln143_reg_2729_pp1_iter1_reg               |   3|   0|    3|          0|
    |select_ln180_2_reg_2659                           |  10|   0|   10|          0|
    |select_ln181_2_reg_2654                           |   6|   0|    6|          0|
    |select_ln211_reg_2688                             |   8|   0|    8|          0|
    |sext_ln211_reg_2709                               |   9|   0|    9|          0|
    |std_dev_reg_3037                                  |  32|   0|   32|          0|
    |sub_ln48_reg_2877                                 |   4|   0|    4|          0|
    |sum_1_reg_892                                     |  32|   0|   32|          0|
    |sum_3_reg_914                                     |  32|   0|   32|          0|
    |sum_4_reg_937                                     |  32|   0|   32|          0|
    |tmp_12_reg_2750                                   |   1|   0|    1|          0|
    |tmp_15_reg_2882                                   |   2|   0|    6|          4|
    |tmp_16_reg_2992                                   |   2|   0|    6|          4|
    |tmp_17_reg_3086                                   |   2|   0|    6|          4|
    |tmp_18_reg_2923                                   |   4|   0|    6|          2|
    |tmp_20_reg_2928                                   |   6|   0|    8|          2|
    |tmp_22_reg_2941                                   |   6|   0|    8|          2|
    |tmp_23_reg_2946                                   |   8|   0|   10|          2|
    |tmp_7_reg_2824                                    |   1|   0|    1|          0|
    |tmp_9_reg_2834                                    |   8|   0|    8|          0|
    |trunc_ln142_reg_2810                              |   2|   0|    2|          0|
    |trunc_ln151_2_reg_2755                            |   8|   0|    8|          0|
    |trunc_ln151_3_reg_2760                            |   8|   0|    8|          0|
    |trunc_ln181_reg_2634                              |   2|   0|    2|          0|
    |trunc_ln182_reg_2639                              |   2|   0|    2|          0|
    |var_c_reg_3022                                    |  32|   0|   32|          0|
    |weights_load_reg_2969                             |  32|   0|   32|          0|
    |zext_ln106_1_reg_3099                             |   6|   0|   64|         58|
    |zext_ln211_reg_2704                               |   8|   0|   15|          7|
    |zext_ln212_reg_2714                               |   8|   0|   21|         13|
    |zext_ln53_reg_2900                                |   5|   0|    6|          1|
    |zext_ln67_reg_3005                                |   5|   0|   64|         59|
    |zext_ln85_1_reg_3067                              |   6|   0|   64|         58|
    |add_ln227_1_reg_3127                              |  64|  32|    6|          0|
    |and_ln155_1_reg_2844                              |  64|  32|    1|          0|
    |icmp_ln141_reg_2800                               |  64|  32|    1|          0|
    |input_tile_addr_reg_2848                          |  64|  32|    8|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |2573| 128| 2556|        223|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|           top|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem4_AWVALID    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREADY    |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWADDR     |  out|   64|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWID       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLEN      |  out|    8|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWSIZE     |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWBURST    |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLOCK     |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWCACHE    |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWPROT     |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWQOS      |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREGION   |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWUSER     |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WVALID     |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WREADY     |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WDATA      |  out|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WSTRB      |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WLAST      |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WID        |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WUSER      |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARVALID    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREADY    |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARADDR     |  out|   64|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARID       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLEN      |  out|    8|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARSIZE     |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARBURST    |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLOCK     |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARCACHE    |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARPROT     |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARQOS      |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREGION   |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARUSER     |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RVALID     |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RREADY     |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RDATA      |   in|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RLAST      |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RID        |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RUSER      |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RRESP      |   in|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BVALID     |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BREADY     |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BRESP      |   in|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BID        |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BUSER      |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem5_AWVALID    |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWREADY    |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWADDR     |  out|   64|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWID       |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWLEN      |  out|    8|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWSIZE     |  out|    3|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWBURST    |  out|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWLOCK     |  out|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWCACHE    |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWPROT     |  out|    3|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWQOS      |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWREGION   |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWUSER     |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WVALID     |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WREADY     |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WDATA      |  out|   32|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WSTRB      |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WLAST      |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WID        |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WUSER      |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARVALID    |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARREADY    |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARADDR     |  out|   64|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARID       |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARLEN      |  out|    8|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARSIZE     |  out|    3|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARBURST    |  out|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARLOCK     |  out|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARCACHE    |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARPROT     |  out|    3|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARQOS      |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARREGION   |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARUSER     |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RVALID     |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RREADY     |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RDATA      |   in|   32|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RLAST      |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RID        |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RUSER      |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RRESP      |   in|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_BVALID     |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_BREADY     |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_BRESP      |   in|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_BID        |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_BUSER      |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem6_AWVALID    |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWREADY    |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWADDR     |  out|   64|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWID       |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWLEN      |  out|    8|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWSIZE     |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWBURST    |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWLOCK     |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWCACHE    |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWPROT     |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWQOS      |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWREGION   |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWUSER     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WVALID     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WREADY     |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WDATA      |  out|   32|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WSTRB      |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WLAST      |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WID        |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WUSER      |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARVALID    |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARREADY    |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARADDR     |  out|   64|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARID       |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARLEN      |  out|    8|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARSIZE     |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARBURST    |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARLOCK     |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARCACHE    |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARPROT     |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARQOS      |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARREGION   |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARUSER     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RVALID     |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RREADY     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RDATA      |   in|   32|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RLAST      |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RID        |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RUSER      |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RRESP      |   in|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BVALID     |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BREADY     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BRESP      |   in|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BID        |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BUSER      |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem7_AWVALID    |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWREADY    |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWADDR     |  out|   64|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWID       |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWLEN      |  out|    8|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWSIZE     |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWBURST    |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWLOCK     |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWCACHE    |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWPROT     |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWQOS      |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWREGION   |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWUSER     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WVALID     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WREADY     |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WDATA      |  out|   32|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WSTRB      |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WLAST      |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WID        |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WUSER      |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARVALID    |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARREADY    |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARADDR     |  out|   64|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARID       |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARLEN      |  out|    8|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARSIZE     |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARBURST    |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARLOCK     |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARCACHE    |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARPROT     |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARQOS      |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARREGION   |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARUSER     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RVALID     |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RREADY     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RDATA      |   in|   32|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RLAST      |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RID        |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RUSER      |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RRESP      |   in|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_BVALID     |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_BREADY     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_BRESP      |   in|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_BID        |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_BUSER      |   in|    1|       m_axi|         gmem7|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

