{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 17:46:39 2019 " "Info: Processing started: Tue Nov 19 17:46:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "t\[7\]\$latch " "Warning: Node \"t\[7\]\$latch\" is a latch" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[6\]\$latch " "Warning: Node \"t\[6\]\$latch\" is a latch" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[5\]\$latch " "Warning: Node \"t\[5\]\$latch\" is a latch" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[4\]\$latch " "Warning: Node \"t\[4\]\$latch\" is a latch" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[3\]\$latch " "Warning: Node \"t\[3\]\$latch\" is a latch" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[2\]\$latch " "Warning: Node \"t\[2\]\$latch\" is a latch" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[1\]\$latch " "Warning: Node \"t\[1\]\$latch\" is a latch" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[0\]\$latch " "Warning: Node \"t\[0\]\$latch\" is a latch" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[2\] " "Info: Assuming node \"s\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 111 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 111 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[3\] " "Info: Assuming node \"s\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 111 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 111 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "t\[0\]~34 " "Info: Detected gated clock \"t\[0\]~34\" as buffer" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "t\[0\]~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "t\[6\]\$latch a\[1\] s\[2\] 8.363 ns register " "Info: tsu for register \"t\[6\]\$latch\" (data pin = \"a\[1\]\", clock pin = \"s\[2\]\") is 8.363 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.151 ns + Longest pin register " "Info: + Longest pin to register delay is 12.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a\[1\] 1 PIN PIN_J29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_J29; Fanout = 4; PIN Node = 'a\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.071 ns) + CELL(0.438 ns) 6.371 ns ebaad:g0\|fulladd:g1\|C~3 2 COMB LCCOMB_X93_Y32_N16 2 " "Info: 2: + IC(5.071 ns) + CELL(0.438 ns) = 6.371 ns; Loc. = LCCOMB_X93_Y32_N16; Fanout = 2; COMB Node = 'ebaad:g0\|fulladd:g1\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { a[1] ebaad:g0|fulladd:g1|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 6.896 ns ebaad:g0\|fulladd:g2\|C~3 3 COMB LCCOMB_X93_Y32_N18 2 " "Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 6.896 ns; Loc. = LCCOMB_X93_Y32_N18; Fanout = 2; COMB Node = 'ebaad:g0\|fulladd:g2\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { ebaad:g0|fulladd:g1|C~3 ebaad:g0|fulladd:g2|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.420 ns) 8.000 ns ebaad:g0\|fulladd:g3\|C~3 4 COMB LCCOMB_X91_Y32_N0 2 " "Info: 4: + IC(0.684 ns) + CELL(0.420 ns) = 8.000 ns; Loc. = LCCOMB_X91_Y32_N0; Fanout = 2; COMB Node = 'ebaad:g0\|fulladd:g3\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { ebaad:g0|fulladd:g2|C~3 ebaad:g0|fulladd:g3|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.419 ns) 8.674 ns ebaad:g0\|fulladd:g4\|C~3 5 COMB LCCOMB_X91_Y32_N18 2 " "Info: 5: + IC(0.255 ns) + CELL(0.419 ns) = 8.674 ns; Loc. = LCCOMB_X91_Y32_N18; Fanout = 2; COMB Node = 'ebaad:g0\|fulladd:g4\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ebaad:g0|fulladd:g3|C~3 ebaad:g0|fulladd:g4|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.419 ns) 9.782 ns ebaad:g0\|fulladd:g5\|C~3 6 COMB LCCOMB_X94_Y32_N8 3 " "Info: 6: + IC(0.689 ns) + CELL(0.419 ns) = 9.782 ns; Loc. = LCCOMB_X94_Y32_N8; Fanout = 3; COMB Node = 'ebaad:g0\|fulladd:g5\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { ebaad:g0|fulladd:g4|C~3 ebaad:g0|fulladd:g5|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.438 ns) 10.915 ns ebaad:g0\|fulladd:g6\|S 7 COMB LCCOMB_X92_Y32_N6 1 " "Info: 7: + IC(0.695 ns) + CELL(0.438 ns) = 10.915 ns; Loc. = LCCOMB_X92_Y32_N6; Fanout = 1; COMB Node = 'ebaad:g0\|fulladd:g6\|S'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { ebaad:g0|fulladd:g5|C~3 ebaad:g0|fulladd:g6|S } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 11.626 ns t\[6\]~36 8 COMB LCCOMB_X92_Y32_N24 1 " "Info: 8: + IC(0.273 ns) + CELL(0.438 ns) = 11.626 ns; Loc. = LCCOMB_X92_Y32_N24; Fanout = 1; COMB Node = 't\[6\]~36'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { ebaad:g0|fulladd:g6|S t[6]~36 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.275 ns) 12.151 ns t\[6\]\$latch 9 REG LCCOMB_X92_Y32_N18 1 " "Info: 9: + IC(0.250 ns) + CELL(0.275 ns) = 12.151 ns; Loc. = LCCOMB_X92_Y32_N18; Fanout = 1; REG Node = 't\[6\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { t[6]~36 t[6]$latch } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.980 ns ( 32.75 % ) " "Info: Total cell delay = 3.980 ns ( 32.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.171 ns ( 67.25 % ) " "Info: Total interconnect delay = 8.171 ns ( 67.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.151 ns" { a[1] ebaad:g0|fulladd:g1|C~3 ebaad:g0|fulladd:g2|C~3 ebaad:g0|fulladd:g3|C~3 ebaad:g0|fulladd:g4|C~3 ebaad:g0|fulladd:g5|C~3 ebaad:g0|fulladd:g6|S t[6]~36 t[6]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.151 ns" { a[1] {} a[1]~combout {} ebaad:g0|fulladd:g1|C~3 {} ebaad:g0|fulladd:g2|C~3 {} ebaad:g0|fulladd:g3|C~3 {} ebaad:g0|fulladd:g4|C~3 {} ebaad:g0|fulladd:g5|C~3 {} ebaad:g0|fulladd:g6|S {} t[6]~36 {} t[6]$latch {} } { 0.000ns 0.000ns 5.071ns 0.254ns 0.684ns 0.255ns 0.689ns 0.695ns 0.273ns 0.250ns } { 0.000ns 0.862ns 0.438ns 0.271ns 0.420ns 0.419ns 0.419ns 0.438ns 0.438ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.829 ns + " "Info: + Micro setup delay of destination is 0.829 ns" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[2\] destination 4.617 ns - Shortest register " "Info: - Shortest clock path from clock \"s\[2\]\" to destination register is 4.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns s\[2\] 1 CLK PIN_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_N25; Fanout = 4; CLK Node = 's\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.150 ns) 1.698 ns t\[0\]~34 2 COMB LCCOMB_X94_Y32_N16 1 " "Info: 2: + IC(0.726 ns) + CELL(0.150 ns) = 1.698 ns; Loc. = LCCOMB_X94_Y32_N16; Fanout = 1; COMB Node = 't\[0\]~34'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { s[2] t[0]~34 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.000 ns) 2.864 ns t\[0\]~34clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.166 ns) + CELL(0.000 ns) = 2.864 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 't\[0\]~34clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { t[0]~34 t[0]~34clkctrl } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(0.150 ns) 4.617 ns t\[6\]\$latch 4 REG LCCOMB_X92_Y32_N18 1 " "Info: 4: + IC(1.603 ns) + CELL(0.150 ns) = 4.617 ns; Loc. = LCCOMB_X92_Y32_N18; Fanout = 1; REG Node = 't\[6\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { t[0]~34clkctrl t[6]$latch } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.122 ns ( 24.30 % ) " "Info: Total cell delay = 1.122 ns ( 24.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.495 ns ( 75.70 % ) " "Info: Total interconnect delay = 3.495 ns ( 75.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { s[2] t[0]~34 t[0]~34clkctrl t[6]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.617 ns" { s[2] {} s[2]~combout {} t[0]~34 {} t[0]~34clkctrl {} t[6]$latch {} } { 0.000ns 0.000ns 0.726ns 1.166ns 1.603ns } { 0.000ns 0.822ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.151 ns" { a[1] ebaad:g0|fulladd:g1|C~3 ebaad:g0|fulladd:g2|C~3 ebaad:g0|fulladd:g3|C~3 ebaad:g0|fulladd:g4|C~3 ebaad:g0|fulladd:g5|C~3 ebaad:g0|fulladd:g6|S t[6]~36 t[6]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.151 ns" { a[1] {} a[1]~combout {} ebaad:g0|fulladd:g1|C~3 {} ebaad:g0|fulladd:g2|C~3 {} ebaad:g0|fulladd:g3|C~3 {} ebaad:g0|fulladd:g4|C~3 {} ebaad:g0|fulladd:g5|C~3 {} ebaad:g0|fulladd:g6|S {} t[6]~36 {} t[6]$latch {} } { 0.000ns 0.000ns 5.071ns 0.254ns 0.684ns 0.255ns 0.689ns 0.695ns 0.273ns 0.250ns } { 0.000ns 0.862ns 0.438ns 0.271ns 0.420ns 0.419ns 0.419ns 0.438ns 0.438ns 0.275ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { s[2] t[0]~34 t[0]~34clkctrl t[6]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.617 ns" { s[2] {} s[2]~combout {} t[0]~34 {} t[0]~34clkctrl {} t[6]$latch {} } { 0.000ns 0.000ns 0.726ns 1.166ns 1.603ns } { 0.000ns 0.822ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "s\[0\] t\[1\] t\[1\]\$latch 8.739 ns register " "Info: tco from clock \"s\[0\]\" to destination pin \"t\[1\]\" through register \"t\[1\]\$latch\" is 8.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] source 4.923 ns + Longest register " "Info: + Longest clock path from clock \"s\[0\]\" to source register is 4.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns s\[0\] 1 CLK PIN_M30 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_M30; Fanout = 5; CLK Node = 's\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.436 ns) 2.010 ns t\[0\]~34 2 COMB LCCOMB_X94_Y32_N16 1 " "Info: 2: + IC(0.712 ns) + CELL(0.436 ns) = 2.010 ns; Loc. = LCCOMB_X94_Y32_N16; Fanout = 1; COMB Node = 't\[0\]~34'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { s[0] t[0]~34 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.000 ns) 3.176 ns t\[0\]~34clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.166 ns) + CELL(0.000 ns) = 3.176 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 't\[0\]~34clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { t[0]~34 t[0]~34clkctrl } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.150 ns) 4.923 ns t\[1\]\$latch 4 REG LCCOMB_X93_Y32_N4 1 " "Info: 4: + IC(1.597 ns) + CELL(0.150 ns) = 4.923 ns; Loc. = LCCOMB_X93_Y32_N4; Fanout = 1; REG Node = 't\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { t[0]~34clkctrl t[1]$latch } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 29.41 % ) " "Info: Total cell delay = 1.448 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.475 ns ( 70.59 % ) " "Info: Total interconnect delay = 3.475 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { s[0] t[0]~34 t[0]~34clkctrl t[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { s[0] {} s[0]~combout {} t[0]~34 {} t[0]~34clkctrl {} t[1]$latch {} } { 0.000ns 0.000ns 0.712ns 1.166ns 1.597ns } { 0.000ns 0.862ns 0.436ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.816 ns + Longest register pin " "Info: + Longest register to pin delay is 3.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns t\[1\]\$latch 1 REG LCCOMB_X93_Y32_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X93_Y32_N4; Fanout = 1; REG Node = 't\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[1]$latch } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(2.612 ns) 3.816 ns t\[1\] 2 PIN PIN_M21 0 " "Info: 2: + IC(1.204 ns) + CELL(2.612 ns) = 3.816 ns; Loc. = PIN_M21; Fanout = 0; PIN Node = 't\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { t[1]$latch t[1] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 68.45 % ) " "Info: Total cell delay = 2.612 ns ( 68.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.204 ns ( 31.55 % ) " "Info: Total interconnect delay = 1.204 ns ( 31.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { t[1]$latch t[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.816 ns" { t[1]$latch {} t[1] {} } { 0.000ns 1.204ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { s[0] t[0]~34 t[0]~34clkctrl t[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { s[0] {} s[0]~combout {} t[0]~34 {} t[0]~34clkctrl {} t[1]$latch {} } { 0.000ns 0.000ns 0.712ns 1.166ns 1.597ns } { 0.000ns 0.862ns 0.436ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { t[1]$latch t[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.816 ns" { t[1]$latch {} t[1] {} } { 0.000ns 1.204ns } { 0.000ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[1\] cf 15.870 ns Longest " "Info: Longest tpd from source pin \"a\[1\]\" to destination pin \"cf\" is 15.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns a\[1\] 1 PIN PIN_J29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_J29; Fanout = 4; PIN Node = 'a\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.071 ns) + CELL(0.438 ns) 6.371 ns ebaad:g0\|fulladd:g1\|C~3 2 COMB LCCOMB_X93_Y32_N16 2 " "Info: 2: + IC(5.071 ns) + CELL(0.438 ns) = 6.371 ns; Loc. = LCCOMB_X93_Y32_N16; Fanout = 2; COMB Node = 'ebaad:g0\|fulladd:g1\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { a[1] ebaad:g0|fulladd:g1|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 6.896 ns ebaad:g0\|fulladd:g2\|C~3 3 COMB LCCOMB_X93_Y32_N18 2 " "Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 6.896 ns; Loc. = LCCOMB_X93_Y32_N18; Fanout = 2; COMB Node = 'ebaad:g0\|fulladd:g2\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { ebaad:g0|fulladd:g1|C~3 ebaad:g0|fulladd:g2|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.420 ns) 8.000 ns ebaad:g0\|fulladd:g3\|C~3 4 COMB LCCOMB_X91_Y32_N0 2 " "Info: 4: + IC(0.684 ns) + CELL(0.420 ns) = 8.000 ns; Loc. = LCCOMB_X91_Y32_N0; Fanout = 2; COMB Node = 'ebaad:g0\|fulladd:g3\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { ebaad:g0|fulladd:g2|C~3 ebaad:g0|fulladd:g3|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.419 ns) 8.674 ns ebaad:g0\|fulladd:g4\|C~3 5 COMB LCCOMB_X91_Y32_N18 2 " "Info: 5: + IC(0.255 ns) + CELL(0.419 ns) = 8.674 ns; Loc. = LCCOMB_X91_Y32_N18; Fanout = 2; COMB Node = 'ebaad:g0\|fulladd:g4\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ebaad:g0|fulladd:g3|C~3 ebaad:g0|fulladd:g4|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.419 ns) 9.782 ns ebaad:g0\|fulladd:g5\|C~3 6 COMB LCCOMB_X94_Y32_N8 3 " "Info: 6: + IC(0.689 ns) + CELL(0.419 ns) = 9.782 ns; Loc. = LCCOMB_X94_Y32_N8; Fanout = 3; COMB Node = 'ebaad:g0\|fulladd:g5\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { ebaad:g0|fulladd:g4|C~3 ebaad:g0|fulladd:g5|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.437 ns) 10.914 ns ebaad:g0\|fulladd:g6\|C~3 7 COMB LCCOMB_X92_Y32_N8 1 " "Info: 7: + IC(0.695 ns) + CELL(0.437 ns) = 10.914 ns; Loc. = LCCOMB_X92_Y32_N8; Fanout = 1; COMB Node = 'ebaad:g0\|fulladd:g6\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { ebaad:g0|fulladd:g5|C~3 ebaad:g0|fulladd:g6|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.275 ns) 11.918 ns ebaad:g0\|fulladd:g7\|C~3 8 COMB LCCOMB_X92_Y35_N0 1 " "Info: 8: + IC(0.729 ns) + CELL(0.275 ns) = 11.918 ns; Loc. = LCCOMB_X92_Y35_N0; Fanout = 1; COMB Node = 'ebaad:g0\|fulladd:g7\|C~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { ebaad:g0|fulladd:g6|C~3 ebaad:g0|fulladd:g7|C~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(2.818 ns) 15.870 ns cf 9 PIN PIN_C28 0 " "Info: 9: + IC(1.134 ns) + CELL(2.818 ns) = 15.870 ns; Loc. = PIN_C28; Fanout = 0; PIN Node = 'cf'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.952 ns" { ebaad:g0|fulladd:g7|C~3 cf } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.359 ns ( 40.07 % ) " "Info: Total cell delay = 6.359 ns ( 40.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.511 ns ( 59.93 % ) " "Info: Total interconnect delay = 9.511 ns ( 59.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.870 ns" { a[1] ebaad:g0|fulladd:g1|C~3 ebaad:g0|fulladd:g2|C~3 ebaad:g0|fulladd:g3|C~3 ebaad:g0|fulladd:g4|C~3 ebaad:g0|fulladd:g5|C~3 ebaad:g0|fulladd:g6|C~3 ebaad:g0|fulladd:g7|C~3 cf } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.870 ns" { a[1] {} a[1]~combout {} ebaad:g0|fulladd:g1|C~3 {} ebaad:g0|fulladd:g2|C~3 {} ebaad:g0|fulladd:g3|C~3 {} ebaad:g0|fulladd:g4|C~3 {} ebaad:g0|fulladd:g5|C~3 {} ebaad:g0|fulladd:g6|C~3 {} ebaad:g0|fulladd:g7|C~3 {} cf {} } { 0.000ns 0.000ns 5.071ns 0.254ns 0.684ns 0.255ns 0.689ns 0.695ns 0.729ns 1.134ns } { 0.000ns 0.862ns 0.438ns 0.271ns 0.420ns 0.419ns 0.419ns 0.437ns 0.275ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "t\[7\]\$latch a\[7\] s\[0\] -0.183 ns register " "Info: th for register \"t\[7\]\$latch\" (data pin = \"a\[7\]\", clock pin = \"s\[0\]\") is -0.183 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] destination 4.931 ns + Longest register " "Info: + Longest clock path from clock \"s\[0\]\" to destination register is 4.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns s\[0\] 1 CLK PIN_M30 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_M30; Fanout = 5; CLK Node = 's\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.436 ns) 2.010 ns t\[0\]~34 2 COMB LCCOMB_X94_Y32_N16 1 " "Info: 2: + IC(0.712 ns) + CELL(0.436 ns) = 2.010 ns; Loc. = LCCOMB_X94_Y32_N16; Fanout = 1; COMB Node = 't\[0\]~34'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { s[0] t[0]~34 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.000 ns) 3.176 ns t\[0\]~34clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.166 ns) + CELL(0.000 ns) = 3.176 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 't\[0\]~34clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { t[0]~34 t[0]~34clkctrl } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.150 ns) 4.931 ns t\[7\]\$latch 4 REG LCCOMB_X92_Y32_N0 1 " "Info: 4: + IC(1.605 ns) + CELL(0.150 ns) = 4.931 ns; Loc. = LCCOMB_X92_Y32_N0; Fanout = 1; REG Node = 't\[7\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { t[0]~34clkctrl t[7]$latch } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 29.37 % ) " "Info: Total cell delay = 1.448 ns ( 29.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.483 ns ( 70.63 % ) " "Info: Total interconnect delay = 3.483 ns ( 70.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { s[0] t[0]~34 t[0]~34clkctrl t[7]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { s[0] {} s[0]~combout {} t[0]~34 {} t[0]~34clkctrl {} t[7]$latch {} } { 0.000ns 0.000ns 0.712ns 1.166ns 1.605ns } { 0.000ns 0.862ns 0.436ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.114 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns a\[7\] 1 PIN PIN_H15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 3; PIN Node = 'a\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.264 ns) + CELL(0.415 ns) 3.638 ns t\[7\]~32 2 COMB LCCOMB_X94_Y32_N22 1 " "Info: 2: + IC(2.264 ns) + CELL(0.415 ns) = 3.638 ns; Loc. = LCCOMB_X94_Y32_N22; Fanout = 1; COMB Node = 't\[7\]~32'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { a[7] t[7]~32 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.275 ns) 4.585 ns t\[7\]~33 3 COMB LCCOMB_X92_Y32_N20 1 " "Info: 3: + IC(0.672 ns) + CELL(0.275 ns) = 4.585 ns; Loc. = LCCOMB_X92_Y32_N20; Fanout = 1; COMB Node = 't\[7\]~33'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { t[7]~32 t[7]~33 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 5.114 ns t\[7\]\$latch 4 REG LCCOMB_X92_Y32_N0 1 " "Info: 4: + IC(0.254 ns) + CELL(0.275 ns) = 5.114 ns; Loc. = LCCOMB_X92_Y32_N0; Fanout = 1; REG Node = 't\[7\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { t[7]~33 t[7]$latch } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.924 ns ( 37.62 % ) " "Info: Total cell delay = 1.924 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.190 ns ( 62.38 % ) " "Info: Total interconnect delay = 3.190 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.114 ns" { a[7] t[7]~32 t[7]~33 t[7]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.114 ns" { a[7] {} a[7]~combout {} t[7]~32 {} t[7]~33 {} t[7]$latch {} } { 0.000ns 0.000ns 2.264ns 0.672ns 0.254ns } { 0.000ns 0.959ns 0.415ns 0.275ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { s[0] t[0]~34 t[0]~34clkctrl t[7]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { s[0] {} s[0]~combout {} t[0]~34 {} t[0]~34clkctrl {} t[7]$latch {} } { 0.000ns 0.000ns 0.712ns 1.166ns 1.605ns } { 0.000ns 0.862ns 0.436ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.114 ns" { a[7] t[7]~32 t[7]~33 t[7]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.114 ns" { a[7] {} a[7]~combout {} t[7]~32 {} t[7]~33 {} t[7]$latch {} } { 0.000ns 0.000ns 2.264ns 0.672ns 0.254ns } { 0.000ns 0.959ns 0.415ns 0.275ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 17:46:40 2019 " "Info: Processing ended: Tue Nov 19 17:46:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
