[Keywords]
after=1
append=1
array=1
auto_execok=1
auto_load=1
auto_mkindex=1
auto_reset=1
break=1
case=1
catch=1
cd=1
clock=1
close=1
concat=1
continue=1
eof=1
error=1
eval=1
exec=1
exit=1
expr=1
false=1
fblocked=1
fconfigure=1
file=1
fileevent=1
flush=1
for=1
foreach=1
format=1
gets=1
glob=1
global=1
history=1
if=1
incr=1
info=1
interp=1
join=1
lappend=1
lindex=1
linsert=1
list=1
llength=1
load=1
lrange=1
lreplace=1
lsearch=1
lsort=1
module=1
no=1
open=1
package=1
pid=1
pkg_mkindex=1
proc=1
puts=1
pwd=1
read=1
regexp=1
regsub=1
rename=1
return=1
scan=1
seek=1
set=1
socket=1
source=1
split=1
string=1
subst=1
switch=1
tclpkgsetup=1
tclpkgunknown=1
tell=1
time=1
trace=1
true=1
unknown=1
unset=1
unsupported=1
update=1
uplevel=1
upvar=1
vwait=1
while=1
yes=1
project=TCL
-new=TCL
-run=TCL
-compile=TCL
-load=TCL
-save=TCL
-result_file=TCL
-result_format=TCL
-log_file=TCL
set_option=TCL
-technology=TCL
-part=TCL
-package=TCL
-speed_grade=TCL
-top_module=TCL
-default_enum_encoding=TCL
-symbolic_fsm_compiler=TCL
-frequency=TCL
-area_delay_percent=TCL
-disable_io_insertion=TCL
-xilinx_m1=TCL
-cliquing=TCL
-fanin_limit=TCL
-fanout_limit=TCL
-force_gsr=TCL
-map_logic=TCL
-max_terms_per_macrocell=TCL
-soft_buffers=TCL
-use_reset_pin=TCL
-_effort=TCL
add_file=TCL
-lib=TCL
-verilog=TCL
-vhdl=TCL
-constraint=TCL
-_include=TCL
-_pasic=TCL
open_file=TCL
-edit_file=TCL
-rtl_view=TCL
-technology_view=TCL
define_attribute=SDC
define_global_attribute=SDC
define_clock=SDC
-period=SDC
-freq=SDC
define_delay_prop_error=SDC
define_delay_prop=SDC
-default=SDC
-improve=SDC
-route=SDC
define_input_delay=SDC
define_output_delay=SDC
define_reg_input_delay=SDC
define_reg_output_delay=SDC
define_multicycle_path=SDC
-from=SDC
-to=SDC
