/*
 * Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
 * 
 * On Tue Sep  9 03:11:42 EDT 2014
 * 
 */
#include "bluesim_primitives.h"
#include "mkFlashRequestWrapperMemPortalPipes.h"


/* String declarations */
static std::string const __str_literal_1("***\n\n underflow! \n\n****", 23u);
static std::string const __str_literal_2("**** \n\n mkMemSlaveMux.readReq len=%d \n\n ****", 44u);
static std::string const __str_literal_3("**** \n\n mkMemSlaveMux.writeReq len=%d \n\n ****", 45u);


/* Constructor */
MOD_mkFlashRequestWrapperMemPortalPipes::MOD_mkFlashRequestWrapperMemPortalPipes(tSimStateHdl simHdl,
										 char const *name,
										 Module *parent,
										 tUInt32 ARG_id)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo(simHdl,
							       "memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo",
							       this,
							       23u,
							       2u,
							       1u,
							       0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg(simHdl,
							  "memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg",
							  this,
							  8u,
							  (tUInt8)0u,
							  (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg(simHdl,
								"memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg",
								this,
								8u,
								(tUInt8)0u,
								(tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg(simHdl,
							     "memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg",
							     this,
							     1u,
							     (tUInt8)1u,
							     (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg(simHdl,
							    "memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg",
							    this,
							    1u,
							    (tUInt8)0u,
							    (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo(simHdl,
							      "memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo",
							      this,
							      22u,
							      1u,
							      1u,
							      0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo(simHdl,
								"memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo",
								this,
								23u,
								2u,
								1u,
								0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg(simHdl,
							   "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg",
							   this,
							   8u,
							   (tUInt8)0u,
							   (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg(simHdl,
								 "memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg",
								 this,
								 8u,
								 (tUInt8)0u,
								 (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg(simHdl,
							      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg",
							      this,
							      1u,
							      (tUInt8)1u,
							      (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg(simHdl,
							     "memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg",
							     this,
							     1u,
							     (tUInt8)0u,
							     (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo(simHdl,
							       "memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo",
							       this,
							       22u,
							       1u,
							       1u,
							       0u),
    INST_memPortal_ctrlPort_ctrlWriteDataFifo(simHdl,
					      "memPortal_ctrlPort_ctrlWriteDataFifo",
					      this,
					      39u,
					      2u,
					      1u,
					      0u),
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo(simHdl,
					      "memPortal_ctrlPort_ctrlWriteDoneFifo",
					      this,
					      6u,
					      2u,
					      1u,
					      0u),
    INST_memPortal_ctrlPort_interruptEnableReg(simHdl,
					       "memPortal_ctrlPort_interruptEnableReg",
					       this,
					       1u,
					       (tUInt8)0u,
					       (tUInt8)0u),
    INST_memPortal_ctrlPort_outOfRangeReadCountReg(simHdl,
						   "memPortal_ctrlPort_outOfRangeReadCountReg",
						   this,
						   32u,
						   0u,
						   (tUInt8)0u),
    INST_memPortal_ctrlPort_outOfRangeWriteCount(simHdl,
						 "memPortal_ctrlPort_outOfRangeWriteCount",
						 this,
						 32u,
						 0u,
						 (tUInt8)0u),
    INST_memPortal_ctrlPort_underflowReadCountReg(simHdl,
						  "memPortal_ctrlPort_underflowReadCountReg",
						  this,
						  32u,
						  0u,
						  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									    "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
									    this,
									    23u,
									    2u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg(simHdl,
								       "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg(simHdl,
									     "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
									     this,
									     8u,
									     (tUInt8)0u,
									     (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg(simHdl,
									  "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
									  this,
									  1u,
									  (tUInt8)1u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg(simHdl,
									 "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg",
									 this,
									 1u,
									 (tUInt8)0u,
									 (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo(simHdl,
									   "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo",
									   this,
									   22u,
									   1u,
									   1u,
									   0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo(simHdl,
							  "memPortal_indicationMemSlaves_0_fifoReadDataFifo",
							  this,
							  39u,
							  2u,
							  1u,
							  0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									     "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
									     this,
									     23u,
									     2u,
									     1u,
									     0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg(simHdl,
									"memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg",
									this,
									8u,
									(tUInt8)0u,
									(tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg(simHdl,
									      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
									      this,
									      8u,
									      (tUInt8)0u,
									      (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg(simHdl,
									   "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
									   this,
									   1u,
									   (tUInt8)1u,
									   (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg(simHdl,
									  "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
									  this,
									  1u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo(simHdl,
									    "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
									    this,
									    22u,
									    1u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo(simHdl,
							   "memPortal_indicationMemSlaves_0_fifoWriteDoneFifo",
							   this,
							   6u,
							   2u,
							   1u,
							   0u),
    INST_memPortal_memslave_doneFifo(simHdl, "memPortal_memslave_doneFifo", this, 6u, 1u, 1u, 0u),
    INST_memPortal_memslave_req_ars(simHdl, "memPortal_memslave_req_ars", this, 22u, 1u, 1u, 0u),
    INST_memPortal_memslave_req_aws(simHdl, "memPortal_memslave_req_aws", this, 22u, 1u, 1u, 0u),
    INST_memPortal_memslave_rs(simHdl, "memPortal_memslave_rs", this, 3u, 1u, 1u, 0u),
    INST_memPortal_memslave_ws(simHdl, "memPortal_memslave_ws", this, 3u, 1u, 1u, 0u),
    INST_memPortal_putFailedIndicationFifo(simHdl,
					   "memPortal_putFailedIndicationFifo",
					   this,
					   32u,
					   2u,
					   1u,
					   0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									 "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
									 this,
									 23u,
									 2u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg(simHdl,
								    "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg",
								    this,
								    8u,
								    (tUInt8)0u,
								    (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg(simHdl,
									  "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
									  this,
									  8u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg(simHdl,
								       "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
								       this,
								       1u,
								       (tUInt8)1u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg(simHdl,
								      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg",
								      this,
								      1u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo(simHdl,
									"memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo",
									this,
									22u,
									1u,
									1u,
									0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									  "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
									  this,
									  23u,
									  2u,
									  1u,
									  0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg(simHdl,
								     "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg",
								     this,
								     8u,
								     (tUInt8)0u,
								     (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg(simHdl,
									   "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
									   this,
									   8u,
									   (tUInt8)0u,
									   (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg(simHdl,
									"memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
									this,
									1u,
									(tUInt8)1u,
									(tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg(simHdl,
								       "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
								       this,
								       1u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo(simHdl,
									 "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
									 this,
									 22u,
									 1u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo(simHdl,
							"memPortal_requestMemSlaves_0_fifoWriteDoneFifo",
							this,
							6u,
							2u,
							1u,
							0u),
    INST_memPortal_requestMemSlaves_0_putFailedFifo(simHdl,
						    "memPortal_requestMemSlaves_0_putFailedFifo",
						    this,
						    1u,
						    2u,
						    1u,
						    0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									 "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo",
									 this,
									 23u,
									 2u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg(simHdl,
								    "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg",
								    this,
								    8u,
								    (tUInt8)0u,
								    (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg(simHdl,
									  "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg",
									  this,
									  8u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg(simHdl,
								       "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg",
								       this,
								       1u,
								       (tUInt8)1u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg(simHdl,
								      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg",
								      this,
								      1u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo(simHdl,
									"memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo",
									this,
									22u,
									1u,
									1u,
									0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									  "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo",
									  this,
									  23u,
									  2u,
									  1u,
									  0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg(simHdl,
								     "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg",
								     this,
								     8u,
								     (tUInt8)0u,
								     (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg(simHdl,
									   "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg",
									   this,
									   8u,
									   (tUInt8)0u,
									   (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg(simHdl,
									"memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg",
									this,
									1u,
									(tUInt8)1u,
									(tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg(simHdl,
								       "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg",
								       this,
								       1u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo(simHdl,
									 "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo",
									 this,
									 22u,
									 1u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo(simHdl,
							"memPortal_requestMemSlaves_1_fifoWriteDoneFifo",
							this,
							6u,
							2u,
							1u,
							0u),
    INST_memPortal_requestMemSlaves_1_putFailedFifo(simHdl,
						    "memPortal_requestMemSlaves_1_putFailedFifo",
						    this,
						    1u,
						    2u,
						    1u,
						    0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									 "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo",
									 this,
									 23u,
									 2u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg(simHdl,
								    "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg",
								    this,
								    8u,
								    (tUInt8)0u,
								    (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg(simHdl,
									  "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg",
									  this,
									  8u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg(simHdl,
								       "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg",
								       this,
								       1u,
								       (tUInt8)1u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg(simHdl,
								      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg",
								      this,
								      1u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo(simHdl,
									"memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo",
									this,
									22u,
									1u,
									1u,
									0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									  "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo",
									  this,
									  23u,
									  2u,
									  1u,
									  0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg(simHdl,
								     "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg",
								     this,
								     8u,
								     (tUInt8)0u,
								     (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg(simHdl,
									   "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg",
									   this,
									   8u,
									   (tUInt8)0u,
									   (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg(simHdl,
									"memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg",
									this,
									1u,
									(tUInt8)1u,
									(tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg(simHdl,
								       "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg",
								       this,
								       1u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo(simHdl,
									 "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo",
									 this,
									 22u,
									 1u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo(simHdl,
							"memPortal_requestMemSlaves_2_fifoWriteDoneFifo",
							this,
							6u,
							2u,
							1u,
							0u),
    INST_memPortal_requestMemSlaves_2_putFailedFifo(simHdl,
						    "memPortal_requestMemSlaves_2_putFailedFifo",
						    this,
						    1u,
						    2u,
						    1u,
						    0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									 "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo",
									 this,
									 23u,
									 2u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg(simHdl,
								    "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg",
								    this,
								    8u,
								    (tUInt8)0u,
								    (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg(simHdl,
									  "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg",
									  this,
									  8u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg(simHdl,
								       "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg",
								       this,
								       1u,
								       (tUInt8)1u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg(simHdl,
								      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg",
								      this,
								      1u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo(simHdl,
									"memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo",
									this,
									22u,
									1u,
									1u,
									0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									  "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo",
									  this,
									  23u,
									  2u,
									  1u,
									  0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg(simHdl,
								     "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg",
								     this,
								     8u,
								     (tUInt8)0u,
								     (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg(simHdl,
									   "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg",
									   this,
									   8u,
									   (tUInt8)0u,
									   (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg(simHdl,
									"memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg",
									this,
									1u,
									(tUInt8)1u,
									(tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg(simHdl,
								       "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg",
								       this,
								       1u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo(simHdl,
									 "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo",
									 this,
									 22u,
									 1u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo(simHdl,
							"memPortal_requestMemSlaves_3_fifoWriteDoneFifo",
							this,
							6u,
							2u,
							1u,
							0u),
    INST_memPortal_requestMemSlaves_3_putFailedFifo(simHdl,
						    "memPortal_requestMemSlaves_3_putFailedFifo",
						    this,
						    1u,
						    2u,
						    1u,
						    0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									 "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo",
									 this,
									 23u,
									 2u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg(simHdl,
								    "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg",
								    this,
								    8u,
								    (tUInt8)0u,
								    (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg(simHdl,
									  "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg",
									  this,
									  8u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg(simHdl,
								       "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg",
								       this,
								       1u,
								       (tUInt8)1u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg(simHdl,
								      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg",
								      this,
								      1u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo(simHdl,
									"memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo",
									this,
									22u,
									1u,
									1u,
									0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									  "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo",
									  this,
									  23u,
									  2u,
									  1u,
									  0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg(simHdl,
								     "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg",
								     this,
								     8u,
								     (tUInt8)0u,
								     (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg(simHdl,
									   "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg",
									   this,
									   8u,
									   (tUInt8)0u,
									   (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg(simHdl,
									"memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg",
									this,
									1u,
									(tUInt8)1u,
									(tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg(simHdl,
								       "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg",
								       this,
								       1u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo(simHdl,
									 "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo",
									 this,
									 22u,
									 1u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo(simHdl,
							"memPortal_requestMemSlaves_4_fifoWriteDoneFifo",
							this,
							6u,
							2u,
							1u,
							0u),
    INST_memPortal_requestMemSlaves_4_putFailedFifo(simHdl,
						    "memPortal_requestMemSlaves_4_putFailedFifo",
						    this,
						    1u,
						    2u,
						    1u,
						    0u),
    INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									 "memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo",
									 this,
									 23u,
									 2u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrReg(simHdl,
								    "memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrReg",
								    this,
								    8u,
								    (tUInt8)0u,
								    (tUInt8)0u),
    INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_burstCountReg(simHdl,
									  "memPortal_requestMemSlaves_5_fifoReadAddrGenerator_burstCountReg",
									  this,
									  8u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg(simHdl,
								       "memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg",
								       this,
								       1u,
								       (tUInt8)1u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg(simHdl,
								      "memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg",
								      this,
								      1u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo(simHdl,
									"memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo",
									this,
									22u,
									1u,
									1u,
									0u),
    INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									  "memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo",
									  this,
									  23u,
									  2u,
									  1u,
									  0u),
    INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrReg(simHdl,
								     "memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrReg",
								     this,
								     8u,
								     (tUInt8)0u,
								     (tUInt8)0u),
    INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_burstCountReg(simHdl,
									   "memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_burstCountReg",
									   this,
									   8u,
									   (tUInt8)0u,
									   (tUInt8)0u),
    INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg(simHdl,
									"memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg",
									this,
									1u,
									(tUInt8)1u,
									(tUInt8)0u),
    INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg(simHdl,
								       "memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg",
								       this,
								       1u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo(simHdl,
									 "memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo",
									 this,
									 22u,
									 1u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_5_fifoWriteDoneFifo(simHdl,
							"memPortal_requestMemSlaves_5_fifoWriteDoneFifo",
							this,
							6u,
							2u,
							1u,
							0u),
    INST_memPortal_requestMemSlaves_5_putFailedFifo(simHdl,
						    "memPortal_requestMemSlaves_5_putFailedFifo",
						    this,
						    1u,
						    2u,
						    1u,
						    0u),
    INST_p(simHdl, "p", this, ARG_id),
    PORT_RST_N((tUInt8)1u),
    PORT_id(ARG_id)
{
  PORT_pipes_requestSizeBits.setSize(192u);
  PORT_pipes_requestSizeBits.clear();
  PORT_pipes_startCopy_PipeOut_first.setSize(160u);
  PORT_pipes_startCopy_PipeOut_first.clear();
  PORT_pipes_readPage_PipeOut_first.setSize(160u);
  PORT_pipes_readPage_PipeOut_first.clear();
  PORT_pipes_writePage_PipeOut_first.setSize(160u);
  PORT_pipes_writePage_PipeOut_first.clear();
  symbol_count = 157u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkFlashRequestWrapperMemPortalPipes::init_symbols_0()
{
  init_symbol(&symbols[0u], "id", SYM_PORT, &PORT_id, 32u);
  init_symbol(&symbols[1u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[2u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg);
  init_symbol(&symbols[3u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[4u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[5u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg);
  init_symbol(&symbols[6u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo);
  init_symbol(&symbols[7u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[8u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg);
  init_symbol(&symbols[9u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[10u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[11u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[12u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[13u],
	      "memPortal_ctrlPort_ctrlWriteDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteDataFifo);
  init_symbol(&symbols[14u],
	      "memPortal_ctrlPort_ctrlWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteDoneFifo);
  init_symbol(&symbols[15u],
	      "memPortal_ctrlPort_interruptEnableReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_interruptEnableReg);
  init_symbol(&symbols[16u],
	      "memPortal_ctrlPort_outOfRangeReadCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_outOfRangeReadCountReg);
  init_symbol(&symbols[17u],
	      "memPortal_ctrlPort_outOfRangeWriteCount",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_outOfRangeWriteCount);
  init_symbol(&symbols[18u],
	      "memPortal_ctrlPort_underflowReadCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_underflowReadCountReg);
  init_symbol(&symbols[19u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[20u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[21u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[22u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[23u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[24u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[25u],
	      "memPortal_indicationMemSlaves_0_fifoReadDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo);
  init_symbol(&symbols[26u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[27u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[28u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[29u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[30u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[31u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[32u],
	      "memPortal_indicationMemSlaves_0_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo);
  init_symbol(&symbols[33u],
	      "memPortal_memslave_doneFifo",
	      SYM_MODULE,
	      &INST_memPortal_memslave_doneFifo);
  init_symbol(&symbols[34u],
	      "memPortal_memslave_req_ars",
	      SYM_MODULE,
	      &INST_memPortal_memslave_req_ars);
  init_symbol(&symbols[35u],
	      "memPortal_memslave_req_aws",
	      SYM_MODULE,
	      &INST_memPortal_memslave_req_aws);
  init_symbol(&symbols[36u], "memPortal_memslave_rs", SYM_MODULE, &INST_memPortal_memslave_rs);
  init_symbol(&symbols[37u], "memPortal_memslave_ws", SYM_MODULE, &INST_memPortal_memslave_ws);
  init_symbol(&symbols[38u],
	      "memPortal_putFailedIndicationFifo",
	      SYM_MODULE,
	      &INST_memPortal_putFailedIndicationFifo);
  init_symbol(&symbols[39u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[40u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[41u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[42u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[43u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[44u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[45u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[46u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[47u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[48u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[49u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[50u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[51u],
	      "memPortal_requestMemSlaves_0_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo);
  init_symbol(&symbols[52u],
	      "memPortal_requestMemSlaves_0_putFailedFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_putFailedFifo);
  init_symbol(&symbols[53u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[54u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[55u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[56u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[57u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[58u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[59u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[60u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[61u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[62u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[63u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[64u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[65u],
	      "memPortal_requestMemSlaves_1_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo);
  init_symbol(&symbols[66u],
	      "memPortal_requestMemSlaves_1_putFailedFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_putFailedFifo);
  init_symbol(&symbols[67u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[68u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[69u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[70u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[71u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[72u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[73u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[74u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[75u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[76u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[77u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[78u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[79u],
	      "memPortal_requestMemSlaves_2_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo);
  init_symbol(&symbols[80u],
	      "memPortal_requestMemSlaves_2_putFailedFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_putFailedFifo);
  init_symbol(&symbols[81u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[82u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[83u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[84u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[85u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[86u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[87u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[88u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[89u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[90u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[91u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[92u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[93u],
	      "memPortal_requestMemSlaves_3_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo);
  init_symbol(&symbols[94u],
	      "memPortal_requestMemSlaves_3_putFailedFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_putFailedFifo);
  init_symbol(&symbols[95u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[96u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[97u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[98u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[99u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[100u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[101u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[102u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[103u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[104u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[105u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[106u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[107u],
	      "memPortal_requestMemSlaves_4_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo);
  init_symbol(&symbols[108u],
	      "memPortal_requestMemSlaves_4_putFailedFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_putFailedFifo);
  init_symbol(&symbols[109u],
	      "memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[110u],
	      "memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[111u],
	      "memPortal_requestMemSlaves_5_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[112u],
	      "memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[113u],
	      "memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[114u],
	      "memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[115u],
	      "memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[116u],
	      "memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[117u],
	      "memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[118u],
	      "memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[119u],
	      "memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[120u],
	      "memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[121u],
	      "memPortal_requestMemSlaves_5_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_fifoWriteDoneFifo);
  init_symbol(&symbols[122u],
	      "memPortal_requestMemSlaves_5_putFailedFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_5_putFailedFifo);
  init_symbol(&symbols[123u], "p", SYM_MODULE, &INST_p);
  init_symbol(&symbols[124u],
	      "pipes_readPage_PipeOut_first",
	      SYM_PORT,
	      &PORT_pipes_readPage_PipeOut_first,
	      160u);
  init_symbol(&symbols[125u], "pipes_requestSizeBits", SYM_PORT, &PORT_pipes_requestSizeBits, 192u);
  init_symbol(&symbols[126u],
	      "pipes_startCopy_PipeOut_first",
	      SYM_PORT,
	      &PORT_pipes_startCopy_PipeOut_first,
	      160u);
  init_symbol(&symbols[127u],
	      "pipes_writePage_PipeOut_first",
	      SYM_PORT,
	      &PORT_pipes_writePage_PipeOut_first,
	      160u);
  init_symbol(&symbols[128u], "RL_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatRule", SYM_RULE);
  init_symbol(&symbols[129u], "RL_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatRule", SYM_RULE);
  init_symbol(&symbols[130u], "RL_memPortal_ctrlPort_writeDataRule", SYM_RULE);
  init_symbol(&symbols[131u],
	      "RL_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[132u],
	      "RL_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[133u], "RL_memPortal_indicationMemSlaves_0_readDataRule", SYM_RULE);
  init_symbol(&symbols[134u], "RL_memPortal_memslave_req_ar", SYM_RULE);
  init_symbol(&symbols[135u], "RL_memPortal_memslave_req_aw", SYM_RULE);
  init_symbol(&symbols[136u], "RL_memPortal_memslave_write_done", SYM_RULE);
  init_symbol(&symbols[137u],
	      "RL_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[138u],
	      "RL_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[139u],
	      "RL_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[140u],
	      "RL_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[141u],
	      "RL_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[142u],
	      "RL_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[143u],
	      "RL_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[144u],
	      "RL_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[145u],
	      "RL_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[146u],
	      "RL_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[147u],
	      "RL_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[148u],
	      "RL_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[149u], "x__h17849", SYM_DEF, &DEF_x__h17849, 3u);
  init_symbol(&symbols[150u], "x__h18527", SYM_DEF, &DEF_x__h18527, 1u);
  init_symbol(&symbols[151u], "x__h18580", SYM_DEF, &DEF_x__h18580, 1u);
  init_symbol(&symbols[152u], "x__h18633", SYM_DEF, &DEF_x__h18633, 1u);
  init_symbol(&symbols[153u], "x__h18686", SYM_DEF, &DEF_x__h18686, 1u);
  init_symbol(&symbols[154u], "x__h18739", SYM_DEF, &DEF_x__h18739, 1u);
  init_symbol(&symbols[155u], "x__h18792", SYM_DEF, &DEF_x__h18792, 1u);
  init_symbol(&symbols[156u], "x__h19085", SYM_DEF, &DEF_x__h19085, 3u);
}


/* Rule actions */

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h1229;
  tUInt8 DEF_nextBurstCount__h1215;
  tUInt8 DEF_burstCount___1__h1248;
  tUInt8 DEF_burstCount__h1213;
  tUInt8 DEF_addr__h1210;
  tUInt8 DEF_x_tag__h1438;
  tUInt8 DEF_addr___1__h1247;
  tUInt8 DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1240;
  tUInt8 DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1348;
  tUInt8 DEF_addr__h1206;
  tUInt8 DEF_burstCount__h1207;
  tUInt32 DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d22;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d15;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19;
  tUInt32 DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5;
  DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h1207 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h1206 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1348 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1240 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19 = DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1240 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1348;
  DEF_addr___1__h1247 = (tUInt8)(DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5 >> 14u);
  DEF_x_tag__h1438 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5);
  DEF_addr__h1210 = DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1240 ? DEF_addr___1__h1247 : DEF_addr__h1206;
  DEF_burstCount___1__h1248 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5 >> 8u)));
  DEF_burstCount__h1213 = DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1240 ? DEF_burstCount___1__h1248 : DEF_burstCount__h1207;
  DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d15 = DEF_burstCount__h1213 == (tUInt8)2u;
  DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d22 = 8388607u & ((((((tUInt32)(DEF_addr__h1210)) << 15u) | (((tUInt32)(DEF_burstCount__h1213)) << 7u)) | (((tUInt32)(DEF_x_tag__h1438)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19));
  DEF_nextBurstCount__h1215 = (tUInt8)255u & (DEF_burstCount__h1213 - (tUInt8)1u);
  DEF_x__h1229 = (tUInt8)255u & (DEF_addr__h1210 + (tUInt8)1u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h1229);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h1215);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d15);
  if (DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19)
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d22);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h1872;
  tUInt8 DEF_nextBurstCount__h1858;
  tUInt8 DEF_addr__h1853;
  tUInt8 DEF_burstCount___1__h1891;
  tUInt8 DEF_burstCount__h1856;
  tUInt8 DEF_x_tag__h2081;
  tUInt8 DEF_addr___1__h1890;
  tUInt8 DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1883;
  tUInt8 DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h1991;
  tUInt8 DEF_addr__h1849;
  tUInt8 DEF_burstCount__h1850;
  tUInt32 DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d44;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d37;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41;
  tUInt32 DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27;
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h1850 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h1849 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h1991 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1883 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1883 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h1991;
  DEF_addr___1__h1890 = (tUInt8)(DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27 >> 14u);
  DEF_x_tag__h2081 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27);
  DEF_burstCount___1__h1891 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27 >> 8u)));
  DEF_burstCount__h1856 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1883 ? DEF_burstCount___1__h1891 : DEF_burstCount__h1850;
  DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d37 = DEF_burstCount__h1856 == (tUInt8)2u;
  DEF_addr__h1853 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1883 ? DEF_addr___1__h1890 : DEF_addr__h1849;
  DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d44 = 8388607u & ((((((tUInt32)(DEF_addr__h1853)) << 15u) | (((tUInt32)(DEF_burstCount__h1856)) << 7u)) | (((tUInt32)(DEF_x_tag__h2081)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41));
  DEF_nextBurstCount__h1858 = (tUInt8)255u & (DEF_burstCount__h1856 - (tUInt8)1u);
  DEF_x__h1872 = (tUInt8)255u & (DEF_addr__h1853 + (tUInt8)1u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h1872);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h1858);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d37);
  if (DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41)
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d44);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h2702;
  tUInt8 DEF_nextBurstCount__h2688;
  tUInt8 DEF_addr__h2683;
  tUInt8 DEF_burstCount___1__h2721;
  tUInt8 DEF_burstCount__h2686;
  tUInt8 DEF_x_tag__h2911;
  tUInt8 DEF_addr___1__h2720;
  tUInt8 DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2713;
  tUInt8 DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg__h2821;
  tUInt8 DEF_addr__h2679;
  tUInt8 DEF_burstCount__h2680;
  tUInt32 DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d66;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d59;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63;
  tUInt32 DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49;
  DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h2680 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h2679 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg__h2821 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2713 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63 = DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2713 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg__h2821;
  DEF_addr___1__h2720 = (tUInt8)(DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49 >> 14u);
  DEF_x_tag__h2911 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49);
  DEF_burstCount___1__h2721 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49 >> 8u)));
  DEF_burstCount__h2686 = DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2713 ? DEF_burstCount___1__h2721 : DEF_burstCount__h2680;
  DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d59 = DEF_burstCount__h2686 == (tUInt8)2u;
  DEF_addr__h2683 = DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2713 ? DEF_addr___1__h2720 : DEF_addr__h2679;
  DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d66 = 8388607u & ((((((tUInt32)(DEF_addr__h2683)) << 15u) | (((tUInt32)(DEF_burstCount__h2686)) << 7u)) | (((tUInt32)(DEF_x_tag__h2911)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63));
  DEF_nextBurstCount__h2688 = (tUInt8)255u & (DEF_burstCount__h2686 - (tUInt8)1u);
  DEF_x__h2702 = (tUInt8)255u & (DEF_addr__h2683 + (tUInt8)1u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h2702);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h2688);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d59);
  if (DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63)
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d66);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h3345;
  tUInt8 DEF_nextBurstCount__h3331;
  tUInt8 DEF_addr__h3326;
  tUInt8 DEF_burstCount___1__h3364;
  tUInt8 DEF_burstCount__h3329;
  tUInt8 DEF_x_tag__h3554;
  tUInt8 DEF_addr___1__h3363;
  tUInt8 DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3356;
  tUInt8 DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3464;
  tUInt8 DEF_addr__h3322;
  tUInt8 DEF_burstCount__h3323;
  tUInt32 DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d88;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d81;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85;
  tUInt32 DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71;
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h3323 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h3322 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3464 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3356 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3356 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3464;
  DEF_addr___1__h3363 = (tUInt8)(DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71 >> 14u);
  DEF_x_tag__h3554 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71);
  DEF_burstCount___1__h3364 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71 >> 8u)));
  DEF_burstCount__h3329 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3356 ? DEF_burstCount___1__h3364 : DEF_burstCount__h3323;
  DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d81 = DEF_burstCount__h3329 == (tUInt8)2u;
  DEF_addr__h3326 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3356 ? DEF_addr___1__h3363 : DEF_addr__h3322;
  DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d88 = 8388607u & ((((((tUInt32)(DEF_addr__h3326)) << 15u) | (((tUInt32)(DEF_burstCount__h3329)) << 7u)) | (((tUInt32)(DEF_x_tag__h3554)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85));
  DEF_nextBurstCount__h3331 = (tUInt8)255u & (DEF_burstCount__h3329 - (tUInt8)1u);
  DEF_x__h3345 = (tUInt8)255u & (DEF_addr__h3326 + (tUInt8)1u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h3345);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h3331);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d81);
  if (DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85)
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d88);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h4175;
  tUInt8 DEF_nextBurstCount__h4161;
  tUInt8 DEF_addr__h4156;
  tUInt8 DEF_burstCount___1__h4194;
  tUInt8 DEF_burstCount__h4159;
  tUInt8 DEF_x_tag__h4384;
  tUInt8 DEF_addr___1__h4193;
  tUInt8 DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4186;
  tUInt8 DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4294;
  tUInt8 DEF_addr__h4152;
  tUInt8 DEF_burstCount__h4153;
  tUInt32 DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d110;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d103;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107;
  tUInt32 DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93;
  DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h4153 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h4152 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4294 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4186 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107 = DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4186 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4294;
  DEF_addr___1__h4193 = (tUInt8)(DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93 >> 14u);
  DEF_x_tag__h4384 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93);
  DEF_burstCount___1__h4194 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93 >> 8u)));
  DEF_burstCount__h4159 = DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4186 ? DEF_burstCount___1__h4194 : DEF_burstCount__h4153;
  DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d103 = DEF_burstCount__h4159 == (tUInt8)2u;
  DEF_addr__h4156 = DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4186 ? DEF_addr___1__h4193 : DEF_addr__h4152;
  DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d110 = 8388607u & ((((((tUInt32)(DEF_addr__h4156)) << 15u) | (((tUInt32)(DEF_burstCount__h4159)) << 7u)) | (((tUInt32)(DEF_x_tag__h4384)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107));
  DEF_nextBurstCount__h4161 = (tUInt8)255u & (DEF_burstCount__h4159 - (tUInt8)1u);
  DEF_x__h4175 = (tUInt8)255u & (DEF_addr__h4156 + (tUInt8)1u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h4175);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h4161);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d103);
  if (DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107)
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d110);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h4818;
  tUInt8 DEF_nextBurstCount__h4804;
  tUInt8 DEF_addr__h4799;
  tUInt8 DEF_burstCount___1__h4837;
  tUInt8 DEF_burstCount__h4802;
  tUInt8 DEF_x_tag__h5027;
  tUInt8 DEF_addr___1__h4836;
  tUInt8 DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h4829;
  tUInt8 DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h4937;
  tUInt8 DEF_addr__h4795;
  tUInt8 DEF_burstCount__h4796;
  tUInt32 DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d132;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d125;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129;
  tUInt32 DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115;
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h4796 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h4795 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h4937 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h4829 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h4829 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h4937;
  DEF_addr___1__h4836 = (tUInt8)(DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115 >> 14u);
  DEF_x_tag__h5027 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115);
  DEF_burstCount___1__h4837 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115 >> 8u)));
  DEF_burstCount__h4802 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h4829 ? DEF_burstCount___1__h4837 : DEF_burstCount__h4796;
  DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d125 = DEF_burstCount__h4802 == (tUInt8)2u;
  DEF_addr__h4799 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h4829 ? DEF_addr___1__h4836 : DEF_addr__h4795;
  DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d132 = 8388607u & ((((((tUInt32)(DEF_addr__h4799)) << 15u) | (((tUInt32)(DEF_burstCount__h4802)) << 7u)) | (((tUInt32)(DEF_x_tag__h5027)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129));
  DEF_nextBurstCount__h4804 = (tUInt8)255u & (DEF_burstCount__h4802 - (tUInt8)1u);
  DEF_x__h4818 = (tUInt8)255u & (DEF_addr__h4799 + (tUInt8)1u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h4818);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h4804);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d125);
  if (DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129)
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d132);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h5648;
  tUInt8 DEF_nextBurstCount__h5634;
  tUInt8 DEF_addr__h5629;
  tUInt8 DEF_burstCount___1__h5667;
  tUInt8 DEF_burstCount__h5632;
  tUInt8 DEF_x_tag__h5857;
  tUInt8 DEF_addr___1__h5666;
  tUInt8 DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h5659;
  tUInt8 DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg__h5767;
  tUInt8 DEF_addr__h5625;
  tUInt8 DEF_burstCount__h5626;
  tUInt32 DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d154;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d147;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151;
  tUInt32 DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137;
  DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h5626 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h5625 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg__h5767 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h5659 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151 = DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h5659 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg__h5767;
  DEF_addr___1__h5666 = (tUInt8)(DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137 >> 14u);
  DEF_x_tag__h5857 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137);
  DEF_burstCount___1__h5667 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137 >> 8u)));
  DEF_burstCount__h5632 = DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h5659 ? DEF_burstCount___1__h5667 : DEF_burstCount__h5626;
  DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d147 = DEF_burstCount__h5632 == (tUInt8)2u;
  DEF_addr__h5629 = DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h5659 ? DEF_addr___1__h5666 : DEF_addr__h5625;
  DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d154 = 8388607u & ((((((tUInt32)(DEF_addr__h5629)) << 15u) | (((tUInt32)(DEF_burstCount__h5632)) << 7u)) | (((tUInt32)(DEF_x_tag__h5857)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151));
  DEF_nextBurstCount__h5634 = (tUInt8)255u & (DEF_burstCount__h5632 - (tUInt8)1u);
  DEF_x__h5648 = (tUInt8)255u & (DEF_addr__h5629 + (tUInt8)1u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h5648);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h5634);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d147);
  if (DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151)
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d154);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h6291;
  tUInt8 DEF_nextBurstCount__h6277;
  tUInt8 DEF_addr__h6272;
  tUInt8 DEF_burstCount___1__h6310;
  tUInt8 DEF_burstCount__h6275;
  tUInt8 DEF_x_tag__h6500;
  tUInt8 DEF_addr___1__h6309;
  tUInt8 DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h6302;
  tUInt8 DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h6410;
  tUInt8 DEF_addr__h6268;
  tUInt8 DEF_burstCount__h6269;
  tUInt32 DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d176;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d169;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173;
  tUInt32 DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159;
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h6269 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h6268 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h6410 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h6302 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h6302 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h6410;
  DEF_addr___1__h6309 = (tUInt8)(DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159 >> 14u);
  DEF_x_tag__h6500 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159);
  DEF_burstCount___1__h6310 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159 >> 8u)));
  DEF_burstCount__h6275 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h6302 ? DEF_burstCount___1__h6310 : DEF_burstCount__h6269;
  DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d169 = DEF_burstCount__h6275 == (tUInt8)2u;
  DEF_addr__h6272 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h6302 ? DEF_addr___1__h6309 : DEF_addr__h6268;
  DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d176 = 8388607u & ((((((tUInt32)(DEF_addr__h6272)) << 15u) | (((tUInt32)(DEF_burstCount__h6275)) << 7u)) | (((tUInt32)(DEF_x_tag__h6500)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173));
  DEF_nextBurstCount__h6277 = (tUInt8)255u & (DEF_burstCount__h6275 - (tUInt8)1u);
  DEF_x__h6291 = (tUInt8)255u & (DEF_addr__h6272 + (tUInt8)1u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h6291);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h6277);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d169);
  if (DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173)
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d176);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h7121;
  tUInt8 DEF_nextBurstCount__h7107;
  tUInt8 DEF_addr__h7102;
  tUInt8 DEF_burstCount___1__h7140;
  tUInt8 DEF_burstCount__h7105;
  tUInt8 DEF_x_tag__h7330;
  tUInt8 DEF_addr___1__h7139;
  tUInt8 DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h7132;
  tUInt8 DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg__h7240;
  tUInt8 DEF_addr__h7098;
  tUInt8 DEF_burstCount__h7099;
  tUInt32 DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d198;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d191;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195;
  tUInt32 DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181;
  DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h7099 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h7098 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg__h7240 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h7132 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195 = DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h7132 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg__h7240;
  DEF_addr___1__h7139 = (tUInt8)(DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181 >> 14u);
  DEF_x_tag__h7330 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181);
  DEF_burstCount___1__h7140 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181 >> 8u)));
  DEF_burstCount__h7105 = DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h7132 ? DEF_burstCount___1__h7140 : DEF_burstCount__h7099;
  DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d191 = DEF_burstCount__h7105 == (tUInt8)2u;
  DEF_addr__h7102 = DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h7132 ? DEF_addr___1__h7139 : DEF_addr__h7098;
  DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d198 = 8388607u & ((((((tUInt32)(DEF_addr__h7102)) << 15u) | (((tUInt32)(DEF_burstCount__h7105)) << 7u)) | (((tUInt32)(DEF_x_tag__h7330)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195));
  DEF_nextBurstCount__h7107 = (tUInt8)255u & (DEF_burstCount__h7105 - (tUInt8)1u);
  DEF_x__h7121 = (tUInt8)255u & (DEF_addr__h7102 + (tUInt8)1u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h7121);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h7107);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d191);
  if (DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195)
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d198);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h7764;
  tUInt8 DEF_nextBurstCount__h7750;
  tUInt8 DEF_addr__h7745;
  tUInt8 DEF_burstCount___1__h7783;
  tUInt8 DEF_burstCount__h7748;
  tUInt8 DEF_x_tag__h7973;
  tUInt8 DEF_addr___1__h7782;
  tUInt8 DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h7775;
  tUInt8 DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg__h7883;
  tUInt8 DEF_addr__h7741;
  tUInt8 DEF_burstCount__h7742;
  tUInt32 DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d220;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d213;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217;
  tUInt32 DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203;
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h7742 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h7741 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg__h7883 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h7775 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h7775 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg__h7883;
  DEF_addr___1__h7782 = (tUInt8)(DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203 >> 14u);
  DEF_x_tag__h7973 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203);
  DEF_burstCount___1__h7783 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203 >> 8u)));
  DEF_burstCount__h7748 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h7775 ? DEF_burstCount___1__h7783 : DEF_burstCount__h7742;
  DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d213 = DEF_burstCount__h7748 == (tUInt8)2u;
  DEF_addr__h7745 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h7775 ? DEF_addr___1__h7782 : DEF_addr__h7741;
  DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d220 = 8388607u & ((((((tUInt32)(DEF_addr__h7745)) << 15u) | (((tUInt32)(DEF_burstCount__h7748)) << 7u)) | (((tUInt32)(DEF_x_tag__h7973)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217));
  DEF_nextBurstCount__h7750 = (tUInt8)255u & (DEF_burstCount__h7748 - (tUInt8)1u);
  DEF_x__h7764 = (tUInt8)255u & (DEF_addr__h7745 + (tUInt8)1u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h7764);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h7750);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d213);
  if (DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217)
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d220);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_5_fifoReadAddrGe_ETC___d242;
  tUInt8 DEF_x__h8594;
  tUInt8 DEF_nextBurstCount__h8580;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_5_fifoReadAddrGe_ETC___d235;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_5_fifoReadAddrGe_ETC___d239;
  tUInt8 DEF_addr__h8575;
  tUInt8 DEF_burstCount___1__h8613;
  tUInt8 DEF_burstCount__h8578;
  tUInt8 DEF_x_tag__h8803;
  tUInt8 DEF_addr___1__h8612;
  tUInt8 DEF_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg__h8605;
  tUInt8 DEF_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg__h8713;
  tUInt8 DEF_addr__h8571;
  tUInt8 DEF_burstCount__h8572;
  tUInt32 DEF_memPortal_requestMemSlaves_5_fifoReadAddrGener_ETC___d225;
  DEF_memPortal_requestMemSlaves_5_fifoReadAddrGener_ETC___d225 = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h8572 = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h8571 = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg__h8713 = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h8612 = (tUInt8)(DEF_memPortal_requestMemSlaves_5_fifoReadAddrGener_ETC___d225 >> 14u);
  DEF_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg__h8605 = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h8803 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_5_fifoReadAddrGener_ETC___d225);
  DEF_burstCount___1__h8613 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_5_fifoReadAddrGener_ETC___d225 >> 8u)));
  DEF_burstCount__h8578 = DEF_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg__h8605 ? DEF_burstCount___1__h8613 : DEF_burstCount__h8572;
  DEF_addr__h8575 = DEF_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg__h8605 ? DEF_addr___1__h8612 : DEF_addr__h8571;
  DEF_IF_memPortal_requestMemSlaves_5_fifoReadAddrGe_ETC___d239 = DEF_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg__h8605 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_5_fifoReadAddrGener_ETC___d225 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg__h8713;
  DEF_IF_memPortal_requestMemSlaves_5_fifoReadAddrGe_ETC___d235 = DEF_burstCount__h8578 == (tUInt8)2u;
  DEF_nextBurstCount__h8580 = (tUInt8)255u & (DEF_burstCount__h8578 - (tUInt8)1u);
  DEF_x__h8594 = (tUInt8)255u & (DEF_addr__h8575 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_5_fifoReadAddrGe_ETC___d242 = 8388607u & ((((((tUInt32)(DEF_addr__h8575)) << 15u) | (((tUInt32)(DEF_burstCount__h8578)) << 7u)) | (((tUInt32)(DEF_x_tag__h8803)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_5_fifoReadAddrGe_ETC___d239));
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h8594);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h8580);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_5_fifoReadAddrGe_ETC___d235);
  if (DEF_IF_memPortal_requestMemSlaves_5_fifoReadAddrGe_ETC___d239)
    INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_5_fifoReadAddrGe_ETC___d239);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_5_fifoReadAddrGe_ETC___d242);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_5_fifoWriteAddrG_ETC___d264;
  tUInt8 DEF_x__h9237;
  tUInt8 DEF_nextBurstCount__h9223;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_5_fifoWriteAddrG_ETC___d257;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_5_fifoWriteAddrG_ETC___d261;
  tUInt8 DEF_addr__h9218;
  tUInt8 DEF_burstCount___1__h9256;
  tUInt8 DEF_burstCount__h9221;
  tUInt8 DEF_x_tag__h9446;
  tUInt8 DEF_addr___1__h9255;
  tUInt8 DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg__h9248;
  tUInt8 DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg__h9356;
  tUInt8 DEF_addr__h9214;
  tUInt8 DEF_burstCount__h9215;
  tUInt32 DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d247;
  DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d247 = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h9215 = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h9214 = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg__h9356 = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h9255 = (tUInt8)(DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d247 >> 14u);
  DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg__h9248 = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h9446 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d247);
  DEF_burstCount___1__h9256 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d247 >> 8u)));
  DEF_burstCount__h9221 = DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg__h9248 ? DEF_burstCount___1__h9256 : DEF_burstCount__h9215;
  DEF_addr__h9218 = DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg__h9248 ? DEF_addr___1__h9255 : DEF_addr__h9214;
  DEF_IF_memPortal_requestMemSlaves_5_fifoWriteAddrG_ETC___d261 = DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg__h9248 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d247 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg__h9356;
  DEF_IF_memPortal_requestMemSlaves_5_fifoWriteAddrG_ETC___d257 = DEF_burstCount__h9221 == (tUInt8)2u;
  DEF_nextBurstCount__h9223 = (tUInt8)255u & (DEF_burstCount__h9221 - (tUInt8)1u);
  DEF_x__h9237 = (tUInt8)255u & (DEF_addr__h9218 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_5_fifoWriteAddrG_ETC___d264 = 8388607u & ((((((tUInt32)(DEF_addr__h9218)) << 15u) | (((tUInt32)(DEF_burstCount__h9221)) << 7u)) | (((tUInt32)(DEF_x_tag__h9446)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_5_fifoWriteAddrG_ETC___d261));
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h9237);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h9223);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_5_fifoWriteAddrG_ETC___d257);
  if (DEF_IF_memPortal_requestMemSlaves_5_fifoWriteAddrG_ETC___d261)
    INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_5_fifoWriteAddrG_ETC___d261);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_5_fifoWriteAddrG_ETC___d264);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d286;
  tUInt8 DEF_x__h10216;
  tUInt8 DEF_nextBurstCount__h10202;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d283;
  tUInt8 DEF_addr__h10197;
  tUInt8 DEF_burstCount___1__h10235;
  tUInt8 DEF_burstCount__h10200;
  tUInt8 DEF_x_tag__h10425;
  tUInt8 DEF_addr___1__h10234;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h10227;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h10335;
  tUInt8 DEF_addr__h10193;
  tUInt8 DEF_burstCount__h10194;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d279;
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h10194 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h10193 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h10227 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h10335 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h10234 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269 >> 14u);
  DEF_x_tag__h10425 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269);
  DEF_burstCount___1__h10235 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269 >> 8u)));
  DEF_burstCount__h10200 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h10227 ? DEF_burstCount___1__h10235 : DEF_burstCount__h10194;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d279 = DEF_burstCount__h10200 == (tUInt8)2u;
  DEF_addr__h10197 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h10227 ? DEF_addr___1__h10234 : DEF_addr__h10193;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d283 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h10227 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h10335;
  DEF_nextBurstCount__h10202 = (tUInt8)255u & (DEF_burstCount__h10200 - (tUInt8)1u);
  DEF_x__h10216 = (tUInt8)255u & (DEF_addr__h10197 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d286 = 8388607u & ((((((tUInt32)(DEF_addr__h10197)) << 15u) | (((tUInt32)(DEF_burstCount__h10200)) << 7u)) | (((tUInt32)(DEF_x_tag__h10425)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d283));
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h10216);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h10202);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d279);
  if (DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d283)
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d283);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d286);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d308;
  tUInt8 DEF_x__h10859;
  tUInt8 DEF_nextBurstCount__h10845;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d301;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d305;
  tUInt8 DEF_addr__h10840;
  tUInt8 DEF_burstCount___1__h10878;
  tUInt8 DEF_burstCount__h10843;
  tUInt8 DEF_x_tag__h11068;
  tUInt8 DEF_addr___1__h10877;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h10870;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h10978;
  tUInt8 DEF_addr__h10836;
  tUInt8 DEF_burstCount__h10837;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d291;
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d291 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h10837 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h10836 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h10978 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h10877 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d291 >> 14u);
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h10870 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h11068 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d291);
  DEF_burstCount___1__h10878 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d291 >> 8u)));
  DEF_burstCount__h10843 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h10870 ? DEF_burstCount___1__h10878 : DEF_burstCount__h10837;
  DEF_addr__h10840 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h10870 ? DEF_addr___1__h10877 : DEF_addr__h10836;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d305 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h10870 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d291 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h10978;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d301 = DEF_burstCount__h10843 == (tUInt8)2u;
  DEF_nextBurstCount__h10845 = (tUInt8)255u & (DEF_burstCount__h10843 - (tUInt8)1u);
  DEF_x__h10859 = (tUInt8)255u & (DEF_addr__h10840 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d308 = 8388607u & ((((((tUInt32)(DEF_addr__h10840)) << 15u) | (((tUInt32)(DEF_burstCount__h10843)) << 7u)) | (((tUInt32)(DEF_x_tag__h11068)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d305));
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h10859);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h10845);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d301);
  if (DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d305)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d305);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d308);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_indicationMemSlaves_0_readDataRule()
{
  tUInt64 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d326;
  tUInt32 DEF_v___1__h11333;
  tUInt32 DEF_v__h11371;
  DEF_v__h11371 = INST_memPortal_putFailedIndicationFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_putFailedIndicationFifo_notEmpty____d321 = INST_memPortal_putFailedIndicationFifo.METH_notEmpty();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311 >> 15u);
  switch (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312) {
  case (tUInt8)0u:
    DEF_v___1__h11333 = DEF_v__h11371;
    break;
  case (tUInt8)4u:
    DEF_v___1__h11333 = (tUInt32)(DEF_memPortal_putFailedIndicationFifo_notEmpty____d321);
    break;
  default:
    DEF_v___1__h11333 = 0u;
  }
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d313 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312 == (tUInt8)0u;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d326 = 549755813887llu & ((((tUInt64)(DEF_v___1__h11333)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311)));
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d313)
    INST_memPortal_putFailedIndicationFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d326);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d348;
  tUInt8 DEF_x__h11963;
  tUInt8 DEF_nextBurstCount__h11949;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d341;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d345;
  tUInt8 DEF_addr__h11944;
  tUInt8 DEF_burstCount___1__h11982;
  tUInt8 DEF_burstCount__h11947;
  tUInt8 DEF_x_tag__h12172;
  tUInt8 DEF_addr___1__h11981;
  tUInt8 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h11974;
  tUInt8 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h12082;
  tUInt8 DEF_addr__h11940;
  tUInt8 DEF_burstCount__h11941;
  tUInt32 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d331;
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d331 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h11941 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h11940 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h12082 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h11981 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d331 >> 14u);
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h11974 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h12172 = (tUInt8)((tUInt8)63u & DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d331);
  DEF_burstCount___1__h11982 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d331 >> 8u)));
  DEF_burstCount__h11947 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h11974 ? DEF_burstCount___1__h11982 : DEF_burstCount__h11941;
  DEF_addr__h11944 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h11974 ? DEF_addr___1__h11981 : DEF_addr__h11940;
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d345 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h11974 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d331 >> 6u))) == (tUInt8)4u : DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h12082;
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d341 = DEF_burstCount__h11947 == (tUInt8)2u;
  DEF_nextBurstCount__h11949 = (tUInt8)255u & (DEF_burstCount__h11947 - (tUInt8)1u);
  DEF_x__h11963 = (tUInt8)255u & (DEF_addr__h11944 + (tUInt8)1u);
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d348 = 8388607u & ((((((tUInt32)(DEF_addr__h11944)) << 15u) | (((tUInt32)(DEF_burstCount__h11947)) << 7u)) | (((tUInt32)(DEF_x_tag__h12172)) << 1u)) | (tUInt32)(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d345));
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.METH_write(DEF_x__h11963);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h11949);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d341);
  if (DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d345)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d345);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d348);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d370;
  tUInt8 DEF_x__h12606;
  tUInt8 DEF_nextBurstCount__h12592;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d363;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d367;
  tUInt8 DEF_addr__h12587;
  tUInt8 DEF_burstCount___1__h12625;
  tUInt8 DEF_burstCount__h12590;
  tUInt8 DEF_x_tag__h12815;
  tUInt8 DEF_addr___1__h12624;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h12617;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h12725;
  tUInt8 DEF_addr__h12583;
  tUInt8 DEF_burstCount__h12584;
  tUInt32 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d353;
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d353 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h12584 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h12583 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h12725 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h12624 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d353 >> 14u);
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h12617 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h12815 = (tUInt8)((tUInt8)63u & DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d353);
  DEF_burstCount___1__h12625 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d353 >> 8u)));
  DEF_burstCount__h12590 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h12617 ? DEF_burstCount___1__h12625 : DEF_burstCount__h12584;
  DEF_addr__h12587 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h12617 ? DEF_addr___1__h12624 : DEF_addr__h12583;
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d367 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h12617 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d353 >> 6u))) == (tUInt8)4u : DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h12725;
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d363 = DEF_burstCount__h12590 == (tUInt8)2u;
  DEF_nextBurstCount__h12592 = (tUInt8)255u & (DEF_burstCount__h12590 - (tUInt8)1u);
  DEF_x__h12606 = (tUInt8)255u & (DEF_addr__h12587 + (tUInt8)1u);
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d370 = 8388607u & ((((((tUInt32)(DEF_addr__h12587)) << 15u) | (((tUInt32)(DEF_burstCount__h12590)) << 7u)) | (((tUInt32)(DEF_x_tag__h12815)) << 1u)) | (tUInt32)(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d367));
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.METH_write(DEF_x__h12606);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h12592);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d363);
  if (DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d367)
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d367);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d370);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_ctrlPort_writeDataRule()
{
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d381;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__82_ETC___d383;
  tUInt8 DEF_x__h13505;
  tUInt8 DEF_addr__h13328;
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_addr__h13328 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373 >> 15u);
  DEF_x__h13505 = (tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373 >> 1u));
  DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__82_ETC___d383 = (tUInt8)((tUInt8)1u & (INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_first() >> 7u));
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d374 = (tUInt8)((tUInt8)1u & DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373);
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d381 = DEF_addr__h13328 == (tUInt8)4u;
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d381)
    INST_memPortal_ctrlPort_interruptEnableReg.METH_write(DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__82_ETC___d383);
  if (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d374)
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_enq(DEF_x__h13505);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_memslave_write_done()
{
  tUInt8 DEF_v__h13975;
  tUInt8 DEF_y_avValue__h15262;
  tUInt8 DEF_y_avValue__h15268;
  tUInt8 DEF_y_avValue__h15274;
  tUInt8 DEF_y_avValue__h15280;
  tUInt8 DEF_y_avValue__h15286;
  tUInt8 DEF_y_avValue__h15298;
  tUInt8 DEF_v__h15056;
  tUInt8 DEF_y_avValue__h15292;
  DEF_x__h19085 = INST_memPortal_memslave_ws.METH_first();
  DEF_y_avValue__h15292 = INST_memPortal_requestMemSlaves_5_fifoWriteDoneFifo.METH_first();
  DEF_v__h15056 = INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_first();
  DEF_y_avValue__h15298 = INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h15286 = INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h15274 = INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h15280 = INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h15268 = INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h15262 = INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.METH_first();
  switch (DEF_x__h19085) {
  case (tUInt8)0u:
    DEF_v__h13975 = DEF_v__h15056;
    break;
  case (tUInt8)1u:
    DEF_v__h13975 = DEF_y_avValue__h15262;
    break;
  case (tUInt8)2u:
    DEF_v__h13975 = DEF_y_avValue__h15268;
    break;
  case (tUInt8)3u:
    DEF_v__h13975 = DEF_y_avValue__h15274;
    break;
  case (tUInt8)4u:
    DEF_v__h13975 = DEF_y_avValue__h15280;
    break;
  case (tUInt8)5u:
    DEF_v__h13975 = DEF_y_avValue__h15286;
    break;
  case (tUInt8)6u:
    DEF_v__h13975 = DEF_y_avValue__h15292;
    break;
  case (tUInt8)7u:
    DEF_v__h13975 = DEF_y_avValue__h15298;
    break;
  default:
    DEF_v__h13975 = (tUInt8)42u;
  }
  DEF_memPortal_memslave_ws_first__87_EQ_7___d406 = DEF_x__h19085 == (tUInt8)7u;
  DEF_memPortal_memslave_ws_first__87_EQ_6___d405 = DEF_x__h19085 == (tUInt8)6u;
  DEF_memPortal_memslave_ws_first__87_EQ_4___d403 = DEF_x__h19085 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__87_EQ_5___d404 = DEF_x__h19085 == (tUInt8)5u;
  DEF_memPortal_memslave_ws_first__87_EQ_3___d402 = DEF_x__h19085 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__87_EQ_2___d401 = DEF_x__h19085 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__87_EQ_1___d400 = DEF_x__h19085 == (tUInt8)1u;
  DEF_memPortal_memslave_ws_first__87_EQ_0___d399 = DEF_x__h19085 == (tUInt8)0u;
  if (DEF_memPortal_memslave_ws_first__87_EQ_0___d399)
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__87_EQ_1___d400)
    INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__87_EQ_2___d401)
    INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__87_EQ_3___d402)
    INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__87_EQ_4___d403)
    INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__87_EQ_5___d404)
    INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__87_EQ_6___d405)
    INST_memPortal_requestMemSlaves_5_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__87_EQ_7___d406)
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_deq();
  INST_memPortal_memslave_doneFifo.METH_enq(DEF_v__h13975);
  INST_memPortal_memslave_ws.METH_deq();
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_memslave_req_aw()
{
  tUInt32 DEF_memPortal_memslave_req_aws_first____d429;
  DEF_x__h19085 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_memslave_req_aws_first____d429 = INST_memPortal_memslave_req_aws.METH_first();
  DEF_memPortal_memslave_ws_first__87_EQ_7___d406 = DEF_x__h19085 == (tUInt8)7u;
  DEF_memPortal_memslave_ws_first__87_EQ_6___d405 = DEF_x__h19085 == (tUInt8)6u;
  DEF_memPortal_memslave_ws_first__87_EQ_5___d404 = DEF_x__h19085 == (tUInt8)5u;
  DEF_memPortal_memslave_ws_first__87_EQ_4___d403 = DEF_x__h19085 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__87_EQ_3___d402 = DEF_x__h19085 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__87_EQ_2___d401 = DEF_x__h19085 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__87_EQ_1___d400 = DEF_x__h19085 == (tUInt8)1u;
  DEF_memPortal_memslave_ws_first__87_EQ_0___d399 = DEF_x__h19085 == (tUInt8)0u;
  INST_memPortal_memslave_req_aws.METH_deq();
  if (DEF_memPortal_memslave_ws_first__87_EQ_0___d399)
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d429);
  if (DEF_memPortal_memslave_ws_first__87_EQ_1___d400)
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d429);
  if (DEF_memPortal_memslave_ws_first__87_EQ_2___d401)
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d429);
  if (DEF_memPortal_memslave_ws_first__87_EQ_3___d402)
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d429);
  if (DEF_memPortal_memslave_ws_first__87_EQ_4___d403)
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d429);
  if (DEF_memPortal_memslave_ws_first__87_EQ_5___d404)
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d429);
  if (DEF_memPortal_memslave_ws_first__87_EQ_6___d405)
    INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d429);
  if (DEF_memPortal_memslave_ws_first__87_EQ_7___d406)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d429);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::RL_memPortal_memslave_req_ar()
{
  tUInt8 DEF_NOT_memPortal_putFailedIndicationFifo_notEmpty_ETC___d454;
  tUInt32 DEF_memPortal_memslave_req_ars_first____d445;
  DEF_x__h17849 = INST_memPortal_memslave_rs.METH_first();
  DEF_memPortal_memslave_req_ars_first____d445 = INST_memPortal_memslave_req_ars.METH_first();
  DEF_memPortal_putFailedIndicationFifo_notEmpty____d321 = INST_memPortal_putFailedIndicationFifo.METH_notEmpty();
  DEF_memPortal_memslave_rs_first__32_EQ_7___d452 = DEF_x__h17849 == (tUInt8)7u;
  DEF_memPortal_memslave_rs_first__32_EQ_5___d450 = DEF_x__h17849 == (tUInt8)5u;
  DEF_memPortal_memslave_rs_first__32_EQ_6___d451 = DEF_x__h17849 == (tUInt8)6u;
  DEF_memPortal_memslave_rs_first__32_EQ_4___d449 = DEF_x__h17849 == (tUInt8)4u;
  DEF_memPortal_memslave_rs_first__32_EQ_3___d448 = DEF_x__h17849 == (tUInt8)3u;
  DEF_memPortal_memslave_rs_first__32_EQ_2___d447 = DEF_x__h17849 == (tUInt8)2u;
  DEF_memPortal_memslave_rs_first__32_EQ_1___d446 = DEF_x__h17849 == (tUInt8)1u;
  DEF_memPortal_memslave_rs_first__32_EQ_0___d444 = DEF_x__h17849 == (tUInt8)0u;
  DEF_NOT_memPortal_putFailedIndicationFifo_notEmpty_ETC___d454 = !DEF_memPortal_putFailedIndicationFifo_notEmpty____d321 && DEF_memPortal_memslave_rs_first__32_EQ_7___d452;
  INST_memPortal_memslave_req_ars.METH_deq();
  if (DEF_memPortal_memslave_rs_first__32_EQ_0___d444)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d445);
  if (DEF_memPortal_memslave_rs_first__32_EQ_1___d446)
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d445);
  if (DEF_memPortal_memslave_rs_first__32_EQ_3___d448)
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d445);
  if (DEF_memPortal_memslave_rs_first__32_EQ_2___d447)
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d445);
  if (DEF_memPortal_memslave_rs_first__32_EQ_4___d449)
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d445);
  if (DEF_memPortal_memslave_rs_first__32_EQ_5___d450)
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d445);
  if (DEF_memPortal_memslave_rs_first__32_EQ_6___d451)
    INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d445);
  if (DEF_memPortal_memslave_rs_first__32_EQ_7___d452)
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d445);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_memPortal_putFailedIndicationFifo_notEmpty_ETC___d454)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}


/* Methods */

tUWide MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_requestSizeBits()
{
  PORT_pipes_requestSizeBits = INST_p.METH_requestSizeBits();
  return PORT_pipes_requestSizeBits;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_requestSizeBits()
{
  tUInt8 DEF_CAN_FIRE_pipes_requestSizeBits;
  tUInt8 PORT_RDY_pipes_requestSizeBits;
  DEF_CAN_FIRE_pipes_requestSizeBits = (tUInt8)1u;
  PORT_RDY_pipes_requestSizeBits = DEF_CAN_FIRE_pipes_requestSizeBits;
  return PORT_RDY_pipes_requestSizeBits;
}

tUInt32 MOD_mkFlashRequestWrapperMemPortalPipes::METH_portalIfc_ifcType()
{
  tUInt32 PORT_portalIfc_ifcType;
  PORT_portalIfc_ifcType = 2625443753u;
  return PORT_portalIfc_ifcType;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_portalIfc_ifcType()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcType;
  tUInt8 PORT_RDY_portalIfc_ifcType;
  DEF_CAN_FIRE_portalIfc_ifcType = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcType = DEF_CAN_FIRE_portalIfc_ifcType;
  return PORT_RDY_portalIfc_ifcType;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_0_enq(tUInt32 ARG_pipes_inputPipes_0_enq_v)
{
  INST_p.METH_inputPipes_0_enq(ARG_pipes_inputPipes_0_enq_v);
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_0_enq()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_0_enq;
  tUInt8 PORT_RDY_pipes_inputPipes_0_enq;
  DEF_p_RDY_inputPipes_0_enq____d455 = INST_p.METH_RDY_inputPipes_0_enq();
  DEF_CAN_FIRE_pipes_inputPipes_0_enq = DEF_p_RDY_inputPipes_0_enq____d455;
  PORT_RDY_pipes_inputPipes_0_enq = DEF_CAN_FIRE_pipes_inputPipes_0_enq;
  return PORT_RDY_pipes_inputPipes_0_enq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_0_notFull()
{
  tUInt8 PORT_pipes_inputPipes_0_notFull;
  DEF_x__h18527 = INST_p.METH_inputPipes_0_notFull();
  PORT_pipes_inputPipes_0_notFull = DEF_x__h18527;
  return PORT_pipes_inputPipes_0_notFull;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_0_notFull()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_0_notFull;
  tUInt8 PORT_RDY_pipes_inputPipes_0_notFull;
  DEF_CAN_FIRE_pipes_inputPipes_0_notFull = (tUInt8)1u;
  PORT_RDY_pipes_inputPipes_0_notFull = DEF_CAN_FIRE_pipes_inputPipes_0_notFull;
  return PORT_RDY_pipes_inputPipes_0_notFull;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_1_enq(tUInt32 ARG_pipes_inputPipes_1_enq_v)
{
  INST_p.METH_inputPipes_1_enq(ARG_pipes_inputPipes_1_enq_v);
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_1_enq()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_1_enq;
  tUInt8 PORT_RDY_pipes_inputPipes_1_enq;
  DEF_p_RDY_inputPipes_1_enq____d457 = INST_p.METH_RDY_inputPipes_1_enq();
  DEF_CAN_FIRE_pipes_inputPipes_1_enq = DEF_p_RDY_inputPipes_1_enq____d457;
  PORT_RDY_pipes_inputPipes_1_enq = DEF_CAN_FIRE_pipes_inputPipes_1_enq;
  return PORT_RDY_pipes_inputPipes_1_enq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_1_notFull()
{
  tUInt8 PORT_pipes_inputPipes_1_notFull;
  DEF_x__h18580 = INST_p.METH_inputPipes_1_notFull();
  PORT_pipes_inputPipes_1_notFull = DEF_x__h18580;
  return PORT_pipes_inputPipes_1_notFull;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_1_notFull()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_1_notFull;
  tUInt8 PORT_RDY_pipes_inputPipes_1_notFull;
  DEF_CAN_FIRE_pipes_inputPipes_1_notFull = (tUInt8)1u;
  PORT_RDY_pipes_inputPipes_1_notFull = DEF_CAN_FIRE_pipes_inputPipes_1_notFull;
  return PORT_RDY_pipes_inputPipes_1_notFull;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_2_enq(tUInt32 ARG_pipes_inputPipes_2_enq_v)
{
  INST_p.METH_inputPipes_2_enq(ARG_pipes_inputPipes_2_enq_v);
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_2_enq()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_2_enq;
  tUInt8 PORT_RDY_pipes_inputPipes_2_enq;
  DEF_p_RDY_inputPipes_2_enq____d459 = INST_p.METH_RDY_inputPipes_2_enq();
  DEF_CAN_FIRE_pipes_inputPipes_2_enq = DEF_p_RDY_inputPipes_2_enq____d459;
  PORT_RDY_pipes_inputPipes_2_enq = DEF_CAN_FIRE_pipes_inputPipes_2_enq;
  return PORT_RDY_pipes_inputPipes_2_enq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_2_notFull()
{
  tUInt8 PORT_pipes_inputPipes_2_notFull;
  DEF_x__h18633 = INST_p.METH_inputPipes_2_notFull();
  PORT_pipes_inputPipes_2_notFull = DEF_x__h18633;
  return PORT_pipes_inputPipes_2_notFull;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_2_notFull()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_2_notFull;
  tUInt8 PORT_RDY_pipes_inputPipes_2_notFull;
  DEF_CAN_FIRE_pipes_inputPipes_2_notFull = (tUInt8)1u;
  PORT_RDY_pipes_inputPipes_2_notFull = DEF_CAN_FIRE_pipes_inputPipes_2_notFull;
  return PORT_RDY_pipes_inputPipes_2_notFull;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_3_enq(tUInt32 ARG_pipes_inputPipes_3_enq_v)
{
  INST_p.METH_inputPipes_3_enq(ARG_pipes_inputPipes_3_enq_v);
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_3_enq()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_3_enq;
  tUInt8 PORT_RDY_pipes_inputPipes_3_enq;
  DEF_p_RDY_inputPipes_3_enq____d461 = INST_p.METH_RDY_inputPipes_3_enq();
  DEF_CAN_FIRE_pipes_inputPipes_3_enq = DEF_p_RDY_inputPipes_3_enq____d461;
  PORT_RDY_pipes_inputPipes_3_enq = DEF_CAN_FIRE_pipes_inputPipes_3_enq;
  return PORT_RDY_pipes_inputPipes_3_enq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_3_notFull()
{
  tUInt8 PORT_pipes_inputPipes_3_notFull;
  DEF_x__h18686 = INST_p.METH_inputPipes_3_notFull();
  PORT_pipes_inputPipes_3_notFull = DEF_x__h18686;
  return PORT_pipes_inputPipes_3_notFull;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_3_notFull()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_3_notFull;
  tUInt8 PORT_RDY_pipes_inputPipes_3_notFull;
  DEF_CAN_FIRE_pipes_inputPipes_3_notFull = (tUInt8)1u;
  PORT_RDY_pipes_inputPipes_3_notFull = DEF_CAN_FIRE_pipes_inputPipes_3_notFull;
  return PORT_RDY_pipes_inputPipes_3_notFull;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_4_enq(tUInt32 ARG_pipes_inputPipes_4_enq_v)
{
  INST_p.METH_inputPipes_4_enq(ARG_pipes_inputPipes_4_enq_v);
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_4_enq()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_4_enq;
  tUInt8 PORT_RDY_pipes_inputPipes_4_enq;
  DEF_p_RDY_inputPipes_4_enq____d463 = INST_p.METH_RDY_inputPipes_4_enq();
  DEF_CAN_FIRE_pipes_inputPipes_4_enq = DEF_p_RDY_inputPipes_4_enq____d463;
  PORT_RDY_pipes_inputPipes_4_enq = DEF_CAN_FIRE_pipes_inputPipes_4_enq;
  return PORT_RDY_pipes_inputPipes_4_enq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_4_notFull()
{
  tUInt8 PORT_pipes_inputPipes_4_notFull;
  DEF_x__h18739 = INST_p.METH_inputPipes_4_notFull();
  PORT_pipes_inputPipes_4_notFull = DEF_x__h18739;
  return PORT_pipes_inputPipes_4_notFull;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_4_notFull()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_4_notFull;
  tUInt8 PORT_RDY_pipes_inputPipes_4_notFull;
  DEF_CAN_FIRE_pipes_inputPipes_4_notFull = (tUInt8)1u;
  PORT_RDY_pipes_inputPipes_4_notFull = DEF_CAN_FIRE_pipes_inputPipes_4_notFull;
  return PORT_RDY_pipes_inputPipes_4_notFull;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_5_enq(tUInt32 ARG_pipes_inputPipes_5_enq_v)
{
  INST_p.METH_inputPipes_5_enq(ARG_pipes_inputPipes_5_enq_v);
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_5_enq()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_5_enq;
  tUInt8 PORT_RDY_pipes_inputPipes_5_enq;
  DEF_p_RDY_inputPipes_5_enq____d465 = INST_p.METH_RDY_inputPipes_5_enq();
  DEF_CAN_FIRE_pipes_inputPipes_5_enq = DEF_p_RDY_inputPipes_5_enq____d465;
  PORT_RDY_pipes_inputPipes_5_enq = DEF_CAN_FIRE_pipes_inputPipes_5_enq;
  return PORT_RDY_pipes_inputPipes_5_enq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_inputPipes_5_notFull()
{
  tUInt8 PORT_pipes_inputPipes_5_notFull;
  DEF_x__h18792 = INST_p.METH_inputPipes_5_notFull();
  PORT_pipes_inputPipes_5_notFull = DEF_x__h18792;
  return PORT_pipes_inputPipes_5_notFull;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_5_notFull()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_5_notFull;
  tUInt8 PORT_RDY_pipes_inputPipes_5_notFull;
  DEF_CAN_FIRE_pipes_inputPipes_5_notFull = (tUInt8)1u;
  PORT_RDY_pipes_inputPipes_5_notFull = DEF_CAN_FIRE_pipes_inputPipes_5_notFull;
  return PORT_RDY_pipes_inputPipes_5_notFull;
}

tUWide MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_startCopy_PipeOut_first()
{
  PORT_pipes_startCopy_PipeOut_first = INST_p.METH_startCopy_PipeOut_first();
  return PORT_pipes_startCopy_PipeOut_first;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_startCopy_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_pipes_startCopy_PipeOut_first;
  tUInt8 PORT_RDY_pipes_startCopy_PipeOut_first;
  DEF_CAN_FIRE_pipes_startCopy_PipeOut_first = INST_p.METH_RDY_startCopy_PipeOut_first();
  PORT_RDY_pipes_startCopy_PipeOut_first = DEF_CAN_FIRE_pipes_startCopy_PipeOut_first;
  return PORT_RDY_pipes_startCopy_PipeOut_first;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_startCopy_PipeOut_deq()
{
  INST_p.METH_startCopy_PipeOut_deq();
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_startCopy_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_pipes_startCopy_PipeOut_deq;
  tUInt8 PORT_RDY_pipes_startCopy_PipeOut_deq;
  DEF_CAN_FIRE_pipes_startCopy_PipeOut_deq = INST_p.METH_RDY_startCopy_PipeOut_deq();
  PORT_RDY_pipes_startCopy_PipeOut_deq = DEF_CAN_FIRE_pipes_startCopy_PipeOut_deq;
  return PORT_RDY_pipes_startCopy_PipeOut_deq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_startCopy_PipeOut_notEmpty()
{
  tUInt8 PORT_pipes_startCopy_PipeOut_notEmpty;
  PORT_pipes_startCopy_PipeOut_notEmpty = INST_p.METH_startCopy_PipeOut_notEmpty();
  return PORT_pipes_startCopy_PipeOut_notEmpty;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_startCopy_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_pipes_startCopy_PipeOut_notEmpty;
  tUInt8 PORT_RDY_pipes_startCopy_PipeOut_notEmpty;
  DEF_CAN_FIRE_pipes_startCopy_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_pipes_startCopy_PipeOut_notEmpty = DEF_CAN_FIRE_pipes_startCopy_PipeOut_notEmpty;
  return PORT_RDY_pipes_startCopy_PipeOut_notEmpty;
}

tUWide MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_readPage_PipeOut_first()
{
  PORT_pipes_readPage_PipeOut_first = INST_p.METH_readPage_PipeOut_first();
  return PORT_pipes_readPage_PipeOut_first;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_readPage_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_pipes_readPage_PipeOut_first;
  tUInt8 PORT_RDY_pipes_readPage_PipeOut_first;
  DEF_CAN_FIRE_pipes_readPage_PipeOut_first = INST_p.METH_RDY_readPage_PipeOut_first();
  PORT_RDY_pipes_readPage_PipeOut_first = DEF_CAN_FIRE_pipes_readPage_PipeOut_first;
  return PORT_RDY_pipes_readPage_PipeOut_first;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_readPage_PipeOut_deq()
{
  INST_p.METH_readPage_PipeOut_deq();
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_readPage_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_pipes_readPage_PipeOut_deq;
  tUInt8 PORT_RDY_pipes_readPage_PipeOut_deq;
  DEF_CAN_FIRE_pipes_readPage_PipeOut_deq = INST_p.METH_RDY_readPage_PipeOut_deq();
  PORT_RDY_pipes_readPage_PipeOut_deq = DEF_CAN_FIRE_pipes_readPage_PipeOut_deq;
  return PORT_RDY_pipes_readPage_PipeOut_deq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_readPage_PipeOut_notEmpty()
{
  tUInt8 PORT_pipes_readPage_PipeOut_notEmpty;
  PORT_pipes_readPage_PipeOut_notEmpty = INST_p.METH_readPage_PipeOut_notEmpty();
  return PORT_pipes_readPage_PipeOut_notEmpty;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_readPage_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_pipes_readPage_PipeOut_notEmpty;
  tUInt8 PORT_RDY_pipes_readPage_PipeOut_notEmpty;
  DEF_CAN_FIRE_pipes_readPage_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_pipes_readPage_PipeOut_notEmpty = DEF_CAN_FIRE_pipes_readPage_PipeOut_notEmpty;
  return PORT_RDY_pipes_readPage_PipeOut_notEmpty;
}

tUWide MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_writePage_PipeOut_first()
{
  PORT_pipes_writePage_PipeOut_first = INST_p.METH_writePage_PipeOut_first();
  return PORT_pipes_writePage_PipeOut_first;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_writePage_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_pipes_writePage_PipeOut_first;
  tUInt8 PORT_RDY_pipes_writePage_PipeOut_first;
  DEF_CAN_FIRE_pipes_writePage_PipeOut_first = INST_p.METH_RDY_writePage_PipeOut_first();
  PORT_RDY_pipes_writePage_PipeOut_first = DEF_CAN_FIRE_pipes_writePage_PipeOut_first;
  return PORT_RDY_pipes_writePage_PipeOut_first;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_writePage_PipeOut_deq()
{
  INST_p.METH_writePage_PipeOut_deq();
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_writePage_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_pipes_writePage_PipeOut_deq;
  tUInt8 PORT_RDY_pipes_writePage_PipeOut_deq;
  DEF_CAN_FIRE_pipes_writePage_PipeOut_deq = INST_p.METH_RDY_writePage_PipeOut_deq();
  PORT_RDY_pipes_writePage_PipeOut_deq = DEF_CAN_FIRE_pipes_writePage_PipeOut_deq;
  return PORT_RDY_pipes_writePage_PipeOut_deq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_writePage_PipeOut_notEmpty()
{
  tUInt8 PORT_pipes_writePage_PipeOut_notEmpty;
  PORT_pipes_writePage_PipeOut_notEmpty = INST_p.METH_writePage_PipeOut_notEmpty();
  return PORT_pipes_writePage_PipeOut_notEmpty;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_writePage_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_pipes_writePage_PipeOut_notEmpty;
  tUInt8 PORT_RDY_pipes_writePage_PipeOut_notEmpty;
  DEF_CAN_FIRE_pipes_writePage_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_pipes_writePage_PipeOut_notEmpty = DEF_CAN_FIRE_pipes_writePage_PipeOut_notEmpty;
  return PORT_RDY_pipes_writePage_PipeOut_notEmpty;
}

tUInt32 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_sendTest_PipeOut_first()
{
  tUInt32 PORT_pipes_sendTest_PipeOut_first;
  PORT_pipes_sendTest_PipeOut_first = INST_p.METH_sendTest_PipeOut_first();
  return PORT_pipes_sendTest_PipeOut_first;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_sendTest_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_pipes_sendTest_PipeOut_first;
  tUInt8 PORT_RDY_pipes_sendTest_PipeOut_first;
  DEF_CAN_FIRE_pipes_sendTest_PipeOut_first = INST_p.METH_RDY_sendTest_PipeOut_first();
  PORT_RDY_pipes_sendTest_PipeOut_first = DEF_CAN_FIRE_pipes_sendTest_PipeOut_first;
  return PORT_RDY_pipes_sendTest_PipeOut_first;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_sendTest_PipeOut_deq()
{
  INST_p.METH_sendTest_PipeOut_deq();
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_sendTest_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_pipes_sendTest_PipeOut_deq;
  tUInt8 PORT_RDY_pipes_sendTest_PipeOut_deq;
  DEF_CAN_FIRE_pipes_sendTest_PipeOut_deq = INST_p.METH_RDY_sendTest_PipeOut_deq();
  PORT_RDY_pipes_sendTest_PipeOut_deq = DEF_CAN_FIRE_pipes_sendTest_PipeOut_deq;
  return PORT_RDY_pipes_sendTest_PipeOut_deq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_sendTest_PipeOut_notEmpty()
{
  tUInt8 PORT_pipes_sendTest_PipeOut_notEmpty;
  PORT_pipes_sendTest_PipeOut_notEmpty = INST_p.METH_sendTest_PipeOut_notEmpty();
  return PORT_pipes_sendTest_PipeOut_notEmpty;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_sendTest_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_pipes_sendTest_PipeOut_notEmpty;
  tUInt8 PORT_RDY_pipes_sendTest_PipeOut_notEmpty;
  DEF_CAN_FIRE_pipes_sendTest_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_pipes_sendTest_PipeOut_notEmpty = DEF_CAN_FIRE_pipes_sendTest_PipeOut_notEmpty;
  return PORT_RDY_pipes_sendTest_PipeOut_notEmpty;
}

tUInt64 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_addWriteHostBuffer_PipeOut_first()
{
  tUInt64 PORT_pipes_addWriteHostBuffer_PipeOut_first;
  PORT_pipes_addWriteHostBuffer_PipeOut_first = INST_p.METH_addWriteHostBuffer_PipeOut_first();
  return PORT_pipes_addWriteHostBuffer_PipeOut_first;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_addWriteHostBuffer_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_pipes_addWriteHostBuffer_PipeOut_first;
  tUInt8 PORT_RDY_pipes_addWriteHostBuffer_PipeOut_first;
  DEF_CAN_FIRE_pipes_addWriteHostBuffer_PipeOut_first = INST_p.METH_RDY_addWriteHostBuffer_PipeOut_first();
  PORT_RDY_pipes_addWriteHostBuffer_PipeOut_first = DEF_CAN_FIRE_pipes_addWriteHostBuffer_PipeOut_first;
  return PORT_RDY_pipes_addWriteHostBuffer_PipeOut_first;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_addWriteHostBuffer_PipeOut_deq()
{
  INST_p.METH_addWriteHostBuffer_PipeOut_deq();
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_addWriteHostBuffer_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_pipes_addWriteHostBuffer_PipeOut_deq;
  tUInt8 PORT_RDY_pipes_addWriteHostBuffer_PipeOut_deq;
  DEF_CAN_FIRE_pipes_addWriteHostBuffer_PipeOut_deq = INST_p.METH_RDY_addWriteHostBuffer_PipeOut_deq();
  PORT_RDY_pipes_addWriteHostBuffer_PipeOut_deq = DEF_CAN_FIRE_pipes_addWriteHostBuffer_PipeOut_deq;
  return PORT_RDY_pipes_addWriteHostBuffer_PipeOut_deq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_addWriteHostBuffer_PipeOut_notEmpty()
{
  tUInt8 PORT_pipes_addWriteHostBuffer_PipeOut_notEmpty;
  PORT_pipes_addWriteHostBuffer_PipeOut_notEmpty = INST_p.METH_addWriteHostBuffer_PipeOut_notEmpty();
  return PORT_pipes_addWriteHostBuffer_PipeOut_notEmpty;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_addWriteHostBuffer_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_pipes_addWriteHostBuffer_PipeOut_notEmpty;
  tUInt8 PORT_RDY_pipes_addWriteHostBuffer_PipeOut_notEmpty;
  DEF_CAN_FIRE_pipes_addWriteHostBuffer_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_pipes_addWriteHostBuffer_PipeOut_notEmpty = DEF_CAN_FIRE_pipes_addWriteHostBuffer_PipeOut_notEmpty;
  return PORT_RDY_pipes_addWriteHostBuffer_PipeOut_notEmpty;
}

tUInt64 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_addReadHostBuffer_PipeOut_first()
{
  tUInt64 PORT_pipes_addReadHostBuffer_PipeOut_first;
  PORT_pipes_addReadHostBuffer_PipeOut_first = INST_p.METH_addReadHostBuffer_PipeOut_first();
  return PORT_pipes_addReadHostBuffer_PipeOut_first;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_addReadHostBuffer_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_pipes_addReadHostBuffer_PipeOut_first;
  tUInt8 PORT_RDY_pipes_addReadHostBuffer_PipeOut_first;
  DEF_CAN_FIRE_pipes_addReadHostBuffer_PipeOut_first = INST_p.METH_RDY_addReadHostBuffer_PipeOut_first();
  PORT_RDY_pipes_addReadHostBuffer_PipeOut_first = DEF_CAN_FIRE_pipes_addReadHostBuffer_PipeOut_first;
  return PORT_RDY_pipes_addReadHostBuffer_PipeOut_first;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_addReadHostBuffer_PipeOut_deq()
{
  INST_p.METH_addReadHostBuffer_PipeOut_deq();
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_addReadHostBuffer_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_pipes_addReadHostBuffer_PipeOut_deq;
  tUInt8 PORT_RDY_pipes_addReadHostBuffer_PipeOut_deq;
  DEF_CAN_FIRE_pipes_addReadHostBuffer_PipeOut_deq = INST_p.METH_RDY_addReadHostBuffer_PipeOut_deq();
  PORT_RDY_pipes_addReadHostBuffer_PipeOut_deq = DEF_CAN_FIRE_pipes_addReadHostBuffer_PipeOut_deq;
  return PORT_RDY_pipes_addReadHostBuffer_PipeOut_deq;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_pipes_addReadHostBuffer_PipeOut_notEmpty()
{
  tUInt8 PORT_pipes_addReadHostBuffer_PipeOut_notEmpty;
  PORT_pipes_addReadHostBuffer_PipeOut_notEmpty = INST_p.METH_addReadHostBuffer_PipeOut_notEmpty();
  return PORT_pipes_addReadHostBuffer_PipeOut_notEmpty;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_pipes_addReadHostBuffer_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_pipes_addReadHostBuffer_PipeOut_notEmpty;
  tUInt8 PORT_RDY_pipes_addReadHostBuffer_PipeOut_notEmpty;
  DEF_CAN_FIRE_pipes_addReadHostBuffer_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_pipes_addReadHostBuffer_PipeOut_notEmpty = DEF_CAN_FIRE_pipes_addReadHostBuffer_PipeOut_notEmpty;
  return PORT_RDY_pipes_addReadHostBuffer_PipeOut_notEmpty;
}

tUInt32 MOD_mkFlashRequestWrapperMemPortalPipes::METH_portalIfc_ifcId()
{
  tUInt32 PORT_portalIfc_ifcId;
  PORT_portalIfc_ifcId = PORT_id;
  return PORT_portalIfc_ifcId;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_portalIfc_ifcId()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcId;
  tUInt8 PORT_RDY_portalIfc_ifcId;
  DEF_CAN_FIRE_portalIfc_ifcId = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcId = DEF_CAN_FIRE_portalIfc_ifcId;
  return PORT_RDY_portalIfc_ifcId;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_portalIfc_slave_read_server_readReq_put(tUInt32 ARG_portalIfc_slave_read_server_readReq_put)
{
  tUInt8 DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d470;
  tUInt8 DEF_x__h17793;
  tUInt8 DEF_req_burstLen__h17715;
  tUInt32 DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d467;
  DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d467 = (tUInt32)(4194303u & ARG_portalIfc_slave_read_server_readReq_put);
  DEF_req_burstLen__h17715 = (tUInt8)((tUInt8)255u & (ARG_portalIfc_slave_read_server_readReq_put >> 6u));
  DEF_x__h17793 = (tUInt8)((tUInt8)7u & (ARG_portalIfc_slave_read_server_readReq_put >> 22u));
  DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d470 = !(DEF_req_burstLen__h17715 <= (tUInt8)4u);
  INST_memPortal_memslave_req_ars.METH_enq(DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d467);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d470)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_2, DEF_req_burstLen__h17715);
  INST_memPortal_memslave_rs.METH_enq(DEF_x__h17793);
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_portalIfc_slave_read_server_readReq_put()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put;
  tUInt8 PORT_RDY_portalIfc_slave_read_server_readReq_put;
  DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put = INST_memPortal_memslave_req_ars.METH_i_notFull() && INST_memPortal_memslave_rs.METH_i_notFull();
  PORT_RDY_portalIfc_slave_read_server_readReq_put = DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put;
  return PORT_RDY_portalIfc_slave_read_server_readReq_put;
}

tUInt64 MOD_mkFlashRequestWrapperMemPortalPipes::METH_portalIfc_slave_read_server_readData_get()
{
  tUInt32 DEF_y_avValue_data__h18288;
  tUInt32 DEF_v___1__h18461;
  tUInt32 DEF__theResult___snd__h18376;
  tUInt32 DEF_y_avValue_data__h18295;
  tUInt32 DEF_y_avValue_data__h18302;
  tUInt32 DEF_y_avValue_data__h18309;
  tUInt32 DEF_y_avValue_data__h18316;
  tUInt32 DEF_y_avValue_data__h18323;
  tUInt32 DEF_y_avValue_data__h18330;
  tUInt8 DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d552;
  tUInt8 DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d542;
  tUInt32 DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d532;
  tUInt8 DEF_y_avValue_tag__h18289;
  tUInt8 DEF_y_avValue_tag__h18296;
  tUInt8 DEF_y_avValue_tag__h18303;
  tUInt8 DEF_y_avValue_tag__h18310;
  tUInt8 DEF_y_avValue_tag__h18317;
  tUInt8 DEF_y_avValue_tag__h18324;
  tUInt8 DEF_y_avValue_tag__h18331;
  tUInt8 DEF_addr__h18284;
  tUInt32 DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d499;
  tUInt32 DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d504;
  tUInt32 DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d509;
  tUInt32 DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d514;
  tUInt32 DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d519;
  tUInt32 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d474;
  tUInt32 DEF_memPortal_requestMemSlaves_5_fifoReadAddrGener_ETC___d524;
  tUInt32 DEF_v___1__h18474;
  tUInt32 DEF_v___1__h18471;
  tUInt32 DEF_v___1__h18468;
  tUInt64 DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d529;
  tUInt64 PORT_portalIfc_slave_read_server_readData_get;
  DEF_x__h17849 = INST_memPortal_memslave_rs.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d529 = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_first();
  DEF_v___1__h18468 = INST_memPortal_ctrlPort_outOfRangeWriteCount.METH_read();
  DEF_v___1__h18471 = INST_memPortal_ctrlPort_outOfRangeReadCountReg.METH_read();
  DEF_memPortal_requestMemSlaves_5_fifoReadAddrGener_ETC___d524 = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_v___1__h18474 = INST_memPortal_ctrlPort_underflowReadCountReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d474 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d519 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d514 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d509 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d504 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d499 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_putFailedIndicationFifo_notEmpty____d321 = INST_memPortal_putFailedIndicationFifo.METH_notEmpty();
  DEF_memPortal_ctrlPort_interruptEnableReg__h18484 = INST_memPortal_ctrlPort_interruptEnableReg.METH_read();
  DEF_x__h18792 = INST_p.METH_inputPipes_5_notFull();
  DEF_x__h18580 = INST_p.METH_inputPipes_1_notFull();
  DEF_x__h18527 = INST_p.METH_inputPipes_0_notFull();
  DEF_x__h18633 = INST_p.METH_inputPipes_2_notFull();
  DEF_x__h18686 = INST_p.METH_inputPipes_3_notFull();
  DEF_addr__h18284 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d474 >> 15u);
  DEF_x__h18739 = INST_p.METH_inputPipes_4_notFull();
  DEF_y_avValue_tag__h18331 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_5_fifoReadAddrGener_ETC___d524 >> 1u));
  DEF_y_avValue_tag__h18324 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d519 >> 1u));
  DEF_y_avValue_tag__h18317 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d514 >> 1u));
  DEF_y_avValue_tag__h18310 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d509 >> 1u));
  DEF_y_avValue_tag__h18303 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d504 >> 1u));
  DEF_y_avValue_tag__h18296 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d499 >> 1u));
  DEF_y_avValue_tag__h18289 = (tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d474 >> 1u));
  switch (DEF_x__h17849) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d542 = DEF_y_avValue_tag__h18289;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d542 = DEF_y_avValue_tag__h18296;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d542 = DEF_y_avValue_tag__h18303;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d542 = DEF_y_avValue_tag__h18310;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d542 = DEF_y_avValue_tag__h18317;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d542 = DEF_y_avValue_tag__h18324;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d542 = DEF_y_avValue_tag__h18331;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d542 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d529 >> 1u));
    break;
  default:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d542 = (tUInt8)42u;
  }
  switch (DEF_x__h17849) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d552 = (tUInt8)((tUInt8)1u & DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d474);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d552 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d499);
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d552 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d504);
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d552 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d509);
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d552 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d514);
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d552 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d519);
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d552 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_5_fifoReadAddrGener_ETC___d524);
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d552 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d529);
    break;
  default:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d552 = (tUInt8)0u;
  }
  DEF_y_avValue_data__h18330 = ((tUInt8)(DEF_memPortal_requestMemSlaves_5_fifoReadAddrGener_ETC___d524 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h18792) : 0u;
  DEF_y_avValue_data__h18323 = ((tUInt8)(DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d519 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h18739) : 0u;
  DEF_y_avValue_data__h18309 = ((tUInt8)(DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d509 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h18633) : 0u;
  DEF_y_avValue_data__h18316 = ((tUInt8)(DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d514 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h18686) : 0u;
  DEF_y_avValue_data__h18302 = ((tUInt8)(DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d504 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h18580) : 0u;
  DEF_y_avValue_data__h18295 = ((tUInt8)(DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d499 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h18527) : 0u;
  DEF__theResult___snd__h18376 = DEF_memPortal_putFailedIndicationFifo_notEmpty____d321 ? 0u : 4294967295u;
  DEF_v___1__h18461 = DEF__theResult___snd__h18376 + 1u;
  switch (DEF_addr__h18284) {
  case (tUInt8)24u:
    DEF_y_avValue_data__h18288 = DEF_memPortal_putFailedIndicationFifo_notEmpty____d321 ? DEF_v___1__h18461 : 0u;
    break;
  case (tUInt8)20u:
    DEF_y_avValue_data__h18288 = DEF_v___1__h18468;
    break;
  case (tUInt8)16u:
    DEF_y_avValue_data__h18288 = DEF_v___1__h18471;
    break;
  case (tUInt8)12u:
    DEF_y_avValue_data__h18288 = DEF_v___1__h18474;
    break;
  case (tUInt8)8u:
    DEF_y_avValue_data__h18288 = 7u;
    break;
  case (tUInt8)4u:
    DEF_y_avValue_data__h18288 = DEF_memPortal_ctrlPort_interruptEnableReg__h18484 ? 1u : 0u;
    break;
  case (tUInt8)0u:
    DEF_y_avValue_data__h18288 = DEF_memPortal_putFailedIndicationFifo_notEmpty____d321 ? 1u : 0u;
    break;
  default:
    DEF_y_avValue_data__h18288 = 5899680u;
  }
  switch (DEF_x__h17849) {
  case (tUInt8)0u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d532 = DEF_y_avValue_data__h18288;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d532 = DEF_y_avValue_data__h18295;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d532 = DEF_y_avValue_data__h18302;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d532 = DEF_y_avValue_data__h18309;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d532 = DEF_y_avValue_data__h18316;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d532 = DEF_y_avValue_data__h18323;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d532 = DEF_y_avValue_data__h18330;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d532 = (tUInt32)(DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d529 >> 7u);
    break;
  default:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d532 = 2863311530u;
  }
  PORT_portalIfc_slave_read_server_readData_get = 549755813887llu & (((((tUInt64)(DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d532)) << 7u) | (((tUInt64)(DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d542)) << 1u)) | (tUInt64)(DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d552));
  DEF_memPortal_memslave_rs_first__32_EQ_7___d452 = DEF_x__h17849 == (tUInt8)7u;
  DEF_memPortal_memslave_rs_first__32_EQ_5___d450 = DEF_x__h17849 == (tUInt8)5u;
  DEF_memPortal_memslave_rs_first__32_EQ_6___d451 = DEF_x__h17849 == (tUInt8)6u;
  DEF_memPortal_memslave_rs_first__32_EQ_4___d449 = DEF_x__h17849 == (tUInt8)4u;
  DEF_memPortal_memslave_rs_first__32_EQ_3___d448 = DEF_x__h17849 == (tUInt8)3u;
  DEF_memPortal_memslave_rs_first__32_EQ_2___d447 = DEF_x__h17849 == (tUInt8)2u;
  DEF_memPortal_memslave_rs_first__32_EQ_1___d446 = DEF_x__h17849 == (tUInt8)1u;
  DEF_memPortal_memslave_rs_first__32_EQ_0___d444 = DEF_x__h17849 == (tUInt8)0u;
  if (DEF_memPortal_memslave_rs_first__32_EQ_0___d444)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__32_EQ_1___d446)
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__32_EQ_2___d447)
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__32_EQ_3___d448)
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__32_EQ_4___d449)
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__32_EQ_5___d450)
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__32_EQ_6___d451)
    INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  INST_memPortal_memslave_rs.METH_deq();
  if (DEF_memPortal_memslave_rs_first__32_EQ_7___d452)
    INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_deq();
  return PORT_portalIfc_slave_read_server_readData_get;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_portalIfc_slave_read_server_readData_get()
{
  tUInt8 DEF_CASE_memPortal_memslave_rs_first__32_0_memPort_ETC___d561;
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get;
  tUInt8 PORT_RDY_portalIfc_slave_read_server_readData_get;
  DEF_memPortal_memslave_rs_i_notEmpty____d431 = INST_memPortal_memslave_rs.METH_i_notEmpty();
  DEF_x__h17849 = INST_memPortal_memslave_rs.METH_first();
  switch (DEF_x__h17849) {
  case (tUInt8)0u:
    DEF_CASE_memPortal_memslave_rs_first__32_0_memPort_ETC___d561 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)1u:
    DEF_CASE_memPortal_memslave_rs_first__32_0_memPort_ETC___d561 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)2u:
    DEF_CASE_memPortal_memslave_rs_first__32_0_memPort_ETC___d561 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)3u:
    DEF_CASE_memPortal_memslave_rs_first__32_0_memPort_ETC___d561 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)4u:
    DEF_CASE_memPortal_memslave_rs_first__32_0_memPort_ETC___d561 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)5u:
    DEF_CASE_memPortal_memslave_rs_first__32_0_memPort_ETC___d561 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)6u:
    DEF_CASE_memPortal_memslave_rs_first__32_0_memPort_ETC___d561 = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)7u:
    DEF_CASE_memPortal_memslave_rs_first__32_0_memPort_ETC___d561 = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_i_notEmpty();
    break;
  default:
    DEF_CASE_memPortal_memslave_rs_first__32_0_memPort_ETC___d561 = (tUInt8)1u;
  }
  DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get = DEF_memPortal_memslave_rs_i_notEmpty____d431 && DEF_CASE_memPortal_memslave_rs_first__32_0_memPort_ETC___d561;
  PORT_RDY_portalIfc_slave_read_server_readData_get = DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get;
  return PORT_RDY_portalIfc_slave_read_server_readData_get;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_portalIfc_slave_write_server_writeReq_put(tUInt32 ARG_portalIfc_slave_write_server_writeReq_put)
{
  tUInt8 DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d565;
  tUInt8 DEF_x__h19036;
  tUInt8 DEF_req_burstLen__h18958;
  tUInt32 DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d562;
  DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d562 = (tUInt32)(4194303u & ARG_portalIfc_slave_write_server_writeReq_put);
  DEF_req_burstLen__h18958 = (tUInt8)((tUInt8)255u & (ARG_portalIfc_slave_write_server_writeReq_put >> 6u));
  DEF_x__h19036 = (tUInt8)((tUInt8)7u & (ARG_portalIfc_slave_write_server_writeReq_put >> 22u));
  DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d565 = !(DEF_req_burstLen__h18958 <= (tUInt8)4u);
  INST_memPortal_memslave_req_aws.METH_enq(DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d562);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d565)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_3, DEF_req_burstLen__h18958);
  INST_memPortal_memslave_ws.METH_enq(DEF_x__h19036);
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_portalIfc_slave_write_server_writeReq_put()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeReq_put;
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put = INST_memPortal_memslave_req_aws.METH_i_notFull() && INST_memPortal_memslave_ws.METH_i_notFull();
  PORT_RDY_portalIfc_slave_write_server_writeReq_put = DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put;
  return PORT_RDY_portalIfc_slave_write_server_writeReq_put;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::METH_portalIfc_slave_write_server_writeData_put(tUInt64 ARG_portalIfc_slave_write_server_writeData_put)
{
  tUInt8 DEF_p_inputPipes_0_notFull__56_AND_memPortal_memsl_ETC___d573;
  tUInt8 DEF_p_inputPipes_1_notFull__58_AND_memPortal_memsl_ETC___d579;
  tUInt8 DEF_p_inputPipes_2_notFull__60_AND_memPortal_memsl_ETC___d584;
  tUInt8 DEF_p_inputPipes_3_notFull__62_AND_memPortal_memsl_ETC___d589;
  tUInt8 DEF_p_inputPipes_4_notFull__64_AND_memPortal_memsl_ETC___d594;
  tUInt8 DEF_p_inputPipes_5_notFull__66_AND_memPortal_memsl_ETC___d599;
  tUInt8 DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d571;
  tUInt8 DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d577;
  tUInt8 DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d582;
  tUInt8 DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d587;
  tUInt8 DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d592;
  tUInt8 DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d597;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d602;
  tUInt8 DEF_x__h19537;
  tUInt8 DEF_x__h19630;
  tUInt8 DEF_x__h19723;
  tUInt8 DEF_x__h19816;
  tUInt8 DEF_x__h19909;
  tUInt8 DEF_x__h20002;
  tUInt8 DEF_x__h20067;
  tUInt32 DEF_v__h20042;
  DEF_x__h19085 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595 = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_x__h18792 = INST_p.METH_inputPipes_5_notFull();
  DEF_x__h18527 = INST_p.METH_inputPipes_0_notFull();
  DEF_x__h18633 = INST_p.METH_inputPipes_2_notFull();
  DEF_x__h18580 = INST_p.METH_inputPipes_1_notFull();
  DEF_x__h18686 = INST_p.METH_inputPipes_3_notFull();
  DEF_x__h18739 = INST_p.METH_inputPipes_4_notFull();
  DEF_v__h20042 = (tUInt32)(ARG_portalIfc_slave_write_server_writeData_put >> 7u);
  DEF_x__h20067 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600 >> 1u));
  DEF_x__h20002 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595 >> 1u));
  DEF_x__h19909 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590 >> 1u));
  DEF_x__h19816 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585 >> 1u));
  DEF_x__h19723 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580 >> 1u));
  DEF_x__h19630 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575 >> 1u));
  DEF_x__h19537 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569 >> 1u));
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600);
  DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595);
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590);
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585);
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580);
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575);
  DEF_memPortal_memslave_ws_first__87_EQ_7___d406 = DEF_x__h19085 == (tUInt8)7u;
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569);
  DEF_memPortal_memslave_ws_first__87_EQ_6___d405 = DEF_x__h19085 == (tUInt8)6u;
  DEF_memPortal_memslave_ws_first__87_EQ_5___d404 = DEF_x__h19085 == (tUInt8)5u;
  DEF_memPortal_memslave_ws_first__87_EQ_4___d403 = DEF_x__h19085 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__87_EQ_3___d402 = DEF_x__h19085 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__87_EQ_2___d401 = DEF_x__h19085 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__87_EQ_1___d400 = DEF_x__h19085 == (tUInt8)1u;
  DEF_memPortal_memslave_ws_first__87_EQ_0___d399 = DEF_x__h19085 == (tUInt8)0u;
  DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d597 = DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596 && DEF_memPortal_memslave_ws_first__87_EQ_6___d405;
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d602 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601 && DEF_memPortal_memslave_ws_first__87_EQ_7___d406;
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d592 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591 && DEF_memPortal_memslave_ws_first__87_EQ_5___d404;
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d587 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586 && DEF_memPortal_memslave_ws_first__87_EQ_4___d403;
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d582 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581 && DEF_memPortal_memslave_ws_first__87_EQ_3___d402;
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d577 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576 && DEF_memPortal_memslave_ws_first__87_EQ_2___d401;
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d571 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570 && DEF_memPortal_memslave_ws_first__87_EQ_1___d400;
  DEF_p_inputPipes_5_notFull__66_AND_memPortal_memsl_ETC___d599 = DEF_x__h18792 && DEF_memPortal_memslave_ws_first__87_EQ_6___d405;
  DEF_p_inputPipes_4_notFull__64_AND_memPortal_memsl_ETC___d594 = DEF_x__h18739 && DEF_memPortal_memslave_ws_first__87_EQ_5___d404;
  DEF_p_inputPipes_2_notFull__60_AND_memPortal_memsl_ETC___d584 = DEF_x__h18633 && DEF_memPortal_memslave_ws_first__87_EQ_3___d402;
  DEF_p_inputPipes_3_notFull__62_AND_memPortal_memsl_ETC___d589 = DEF_x__h18686 && DEF_memPortal_memslave_ws_first__87_EQ_4___d403;
  DEF_p_inputPipes_1_notFull__58_AND_memPortal_memsl_ETC___d579 = DEF_x__h18580 && DEF_memPortal_memslave_ws_first__87_EQ_2___d401;
  DEF_p_inputPipes_0_notFull__56_AND_memPortal_memsl_ETC___d573 = DEF_x__h18527 && DEF_memPortal_memslave_ws_first__87_EQ_1___d400;
  if (DEF_memPortal_memslave_ws_first__87_EQ_0___d399)
    INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_enq(ARG_portalIfc_slave_write_server_writeData_put);
  if (DEF_memPortal_memslave_ws_first__87_EQ_1___d400)
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d571)
    INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.METH_enq(DEF_x__h19537);
  if (DEF_p_inputPipes_0_notFull__56_AND_memPortal_memsl_ETC___d573)
    INST_p.METH_inputPipes_0_enq(DEF_v__h20042);
  if (DEF_memPortal_memslave_ws_first__87_EQ_2___d401)
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d577)
    INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.METH_enq(DEF_x__h19630);
  if (DEF_p_inputPipes_1_notFull__58_AND_memPortal_memsl_ETC___d579)
    INST_p.METH_inputPipes_1_enq(DEF_v__h20042);
  if (DEF_memPortal_memslave_ws_first__87_EQ_3___d402)
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d582)
    INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.METH_enq(DEF_x__h19723);
  if (DEF_p_inputPipes_2_notFull__60_AND_memPortal_memsl_ETC___d584)
    INST_p.METH_inputPipes_2_enq(DEF_v__h20042);
  if (DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d587)
    INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.METH_enq(DEF_x__h19816);
  if (DEF_memPortal_memslave_ws_first__87_EQ_4___d403)
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_p_inputPipes_3_notFull__62_AND_memPortal_memsl_ETC___d589)
    INST_p.METH_inputPipes_3_enq(DEF_v__h20042);
  if (DEF_memPortal_memslave_ws_first__87_EQ_5___d404)
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d592)
    INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.METH_enq(DEF_x__h19909);
  if (DEF_p_inputPipes_4_notFull__64_AND_memPortal_memsl_ETC___d594)
    INST_p.METH_inputPipes_4_enq(DEF_v__h20042);
  if (DEF_memPortal_memslave_ws_first__87_EQ_6___d405)
    INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d597)
    INST_memPortal_requestMemSlaves_5_fifoWriteDoneFifo.METH_enq(DEF_x__h20002);
  if (DEF_p_inputPipes_5_notFull__66_AND_memPortal_memsl_ETC___d599)
    INST_p.METH_inputPipes_5_enq(DEF_v__h20042);
  if (DEF_memPortal_memslave_ws_first__87_EQ_7___d406)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d602)
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_enq(DEF_x__h20067);
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_portalIfc_slave_write_server_writeData_put()
{
  tUInt8 DEF_CASE_memPortal_memslave_ws_first__87_0_memPort_ETC___d658;
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeData_put;
  DEF_memPortal_memslave_ws_i_notEmpty____d385 = INST_memPortal_memslave_ws.METH_i_notEmpty();
  DEF_p_RDY_inputPipes_5_enq____d465 = INST_p.METH_RDY_inputPipes_5_enq();
  DEF_p_RDY_inputPipes_4_enq____d463 = INST_p.METH_RDY_inputPipes_4_enq();
  DEF_p_RDY_inputPipes_3_enq____d461 = INST_p.METH_RDY_inputPipes_3_enq();
  DEF_p_RDY_inputPipes_2_enq____d459 = INST_p.METH_RDY_inputPipes_2_enq();
  DEF_p_RDY_inputPipes_1_enq____d457 = INST_p.METH_RDY_inputPipes_1_enq();
  DEF_p_RDY_inputPipes_0_enq____d455 = INST_p.METH_RDY_inputPipes_0_enq();
  DEF_x__h19085 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595 = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_x__h18792 = INST_p.METH_inputPipes_5_notFull();
  DEF_x__h18527 = INST_p.METH_inputPipes_0_notFull();
  DEF_x__h18580 = INST_p.METH_inputPipes_1_notFull();
  DEF_x__h18633 = INST_p.METH_inputPipes_2_notFull();
  DEF_x__h18686 = INST_p.METH_inputPipes_3_notFull();
  DEF_x__h18739 = INST_p.METH_inputPipes_4_notFull();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600);
  DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595);
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580);
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590);
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585);
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575);
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569);
  switch (DEF_x__h19085) {
  case (tUInt8)0u:
    DEF_CASE_memPortal_memslave_ws_first__87_0_memPort_ETC___d658 = INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_i_notFull();
    break;
  case (tUInt8)1u:
    DEF_CASE_memPortal_memslave_ws_first__87_0_memPort_ETC___d658 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && ((!DEF_x__h18527 || DEF_p_RDY_inputPipes_0_enq____d455) && (!DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570 || INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.METH_i_notFull()));
    break;
  case (tUInt8)2u:
    DEF_CASE_memPortal_memslave_ws_first__87_0_memPort_ETC___d658 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && ((!DEF_x__h18580 || DEF_p_RDY_inputPipes_1_enq____d457) && (!DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576 || INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.METH_i_notFull()));
    break;
  case (tUInt8)3u:
    DEF_CASE_memPortal_memslave_ws_first__87_0_memPort_ETC___d658 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && ((!DEF_x__h18633 || DEF_p_RDY_inputPipes_2_enq____d459) && (!DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581 || INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.METH_i_notFull()));
    break;
  case (tUInt8)4u:
    DEF_CASE_memPortal_memslave_ws_first__87_0_memPort_ETC___d658 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && ((!DEF_x__h18686 || DEF_p_RDY_inputPipes_3_enq____d461) && (!DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586 || INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.METH_i_notFull()));
    break;
  case (tUInt8)5u:
    DEF_CASE_memPortal_memslave_ws_first__87_0_memPort_ETC___d658 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && ((!DEF_x__h18739 || DEF_p_RDY_inputPipes_4_enq____d463) && (!DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591 || INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.METH_i_notFull()));
    break;
  case (tUInt8)6u:
    DEF_CASE_memPortal_memslave_ws_first__87_0_memPort_ETC___d658 = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && ((!DEF_x__h18792 || DEF_p_RDY_inputPipes_5_enq____d465) && (!DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596 || INST_memPortal_requestMemSlaves_5_fifoWriteDoneFifo.METH_i_notFull()));
    break;
  case (tUInt8)7u:
    DEF_CASE_memPortal_memslave_ws_first__87_0_memPort_ETC___d658 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601 || INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_i_notFull());
    break;
  default:
    DEF_CASE_memPortal_memslave_ws_first__87_0_memPort_ETC___d658 = (tUInt8)1u;
  }
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put = DEF_memPortal_memslave_ws_i_notEmpty____d385 && DEF_CASE_memPortal_memslave_ws_first__87_0_memPort_ETC___d658;
  PORT_RDY_portalIfc_slave_write_server_writeData_put = DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put;
  return PORT_RDY_portalIfc_slave_write_server_writeData_put;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_portalIfc_slave_write_server_writeDone_get()
{
  tUInt8 DEF_portalIfc_slave_write_server_writeDone_get__avValue1;
  tUInt8 PORT_portalIfc_slave_write_server_writeDone_get;
  DEF_portalIfc_slave_write_server_writeDone_get__avValue1 = INST_memPortal_memslave_doneFifo.METH_first();
  PORT_portalIfc_slave_write_server_writeDone_get = DEF_portalIfc_slave_write_server_writeDone_get__avValue1;
  INST_memPortal_memslave_doneFifo.METH_deq();
  return PORT_portalIfc_slave_write_server_writeDone_get;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_portalIfc_slave_write_server_writeDone_get()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeDone_get;
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get = INST_memPortal_memslave_doneFifo.METH_i_notEmpty();
  PORT_RDY_portalIfc_slave_write_server_writeDone_get = DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get;
  return PORT_RDY_portalIfc_slave_write_server_writeDone_get;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_portalIfc_interrupt__read()
{
  tUInt8 PORT_portalIfc_interrupt__read;
  DEF_memPortal_ctrlPort_interruptEnableReg__h18484 = INST_memPortal_ctrlPort_interruptEnableReg.METH_read();
  DEF_memPortal_putFailedIndicationFifo_notEmpty____d321 = INST_memPortal_putFailedIndicationFifo.METH_notEmpty();
  PORT_portalIfc_interrupt__read = DEF_memPortal_putFailedIndicationFifo_notEmpty____d321 && DEF_memPortal_ctrlPort_interruptEnableReg__h18484;
  return PORT_portalIfc_interrupt__read;
}

tUInt8 MOD_mkFlashRequestWrapperMemPortalPipes::METH_RDY_portalIfc_interrupt__read()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_interrupt__read;
  tUInt8 PORT_RDY_portalIfc_interrupt__read;
  DEF_CAN_FIRE_portalIfc_interrupt__read = (tUInt8)1u;
  PORT_RDY_portalIfc_interrupt__read = DEF_CAN_FIRE_portalIfc_interrupt__read;
  return PORT_RDY_portalIfc_interrupt__read;
}


/* Reset routines */

void MOD_mkFlashRequestWrapperMemPortalPipes::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_p.reset_RST_N(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_putFailedFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_putFailedFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_putFailedFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_putFailedFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_putFailedFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_putFailedFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_putFailedIndicationFifo.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_ws.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_rs.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_req_aws.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_req_ars.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_doneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_underflowReadCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_interruptEnableReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkFlashRequestWrapperMemPortalPipes::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkFlashRequestWrapperMemPortalPipes::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_interruptEnableReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_underflowReadCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_memslave_doneFifo.dump_state(indent + 2u);
  INST_memPortal_memslave_req_ars.dump_state(indent + 2u);
  INST_memPortal_memslave_req_aws.dump_state(indent + 2u);
  INST_memPortal_memslave_rs.dump_state(indent + 2u);
  INST_memPortal_memslave_ws.dump_state(indent + 2u);
  INST_memPortal_putFailedIndicationFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_putFailedFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_putFailedFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_putFailedFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_putFailedFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_putFailedFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_5_putFailedFifo.dump_state(indent + 2u);
  INST_p.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkFlashRequestWrapperMemPortalPipes::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 180u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d374", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_interruptEnableReg__h18484", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d313", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__32_EQ_0___d444", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__32_EQ_1___d446", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__32_EQ_2___d447", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__32_EQ_3___d448", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__32_EQ_4___d449", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__32_EQ_5___d450", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__32_EQ_6___d451", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__32_EQ_7___d452", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_i_notEmpty____d431", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__87_EQ_0___d399", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__87_EQ_1___d400", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__87_EQ_2___d401", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__87_EQ_3___d402", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__87_EQ_4___d403", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__87_EQ_5___d404", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__87_EQ_6___d405", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__87_EQ_7___d406", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_i_notEmpty____d385", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_putFailedIndicationFifo_notEmpty____d321", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_RDY_inputPipes_0_enq____d455", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_RDY_inputPipes_1_enq____d457", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_RDY_inputPipes_2_enq____d459", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_RDY_inputPipes_3_enq____d461", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_RDY_inputPipes_4_enq____d463", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_RDY_inputPipes_5_enq____d465", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17849", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h18527", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h18580", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h18633", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h18686", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h18739", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h18792", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h19085", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pipes_readPage_PipeOut_first", 160u);
  vcd_write_def(sim_hdl, num++, "pipes_requestSizeBits", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pipes_startCopy_PipeOut_first", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pipes_writePage_PipeOut_first", 160u);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_interruptEnableReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_underflowReadCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_memslave_doneFifo.dump_VCD_defs(num);
  num = INST_memPortal_memslave_req_ars.dump_VCD_defs(num);
  num = INST_memPortal_memslave_req_aws.dump_VCD_defs(num);
  num = INST_memPortal_memslave_rs.dump_VCD_defs(num);
  num = INST_memPortal_memslave_ws.dump_VCD_defs(num);
  num = INST_memPortal_putFailedIndicationFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_putFailedFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_putFailedFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_putFailedFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_putFailedFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_putFailedFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_5_putFailedFifo.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_p.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkFlashRequestWrapperMemPortalPipes::dump_VCD(tVCDDumpType dt,
						       unsigned int levels,
						       MOD_mkFlashRequestWrapperMemPortalPipes &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::vcd_defs(tVCDDumpType dt,
						       MOD_mkFlashRequestWrapperMemPortalPipes &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 160u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373) != DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373, 23u);
	backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d374) != DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d374)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d374, 1u);
	backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d374 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d374;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_interruptEnableReg__h18484) != DEF_memPortal_ctrlPort_interruptEnableReg__h18484)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_interruptEnableReg__h18484, 1u);
	backing.DEF_memPortal_ctrlPort_interruptEnableReg__h18484 = DEF_memPortal_ctrlPort_interruptEnableReg__h18484;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311, 23u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312, 8u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d313) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d313)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d313, 1u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d313 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d313;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600) != DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600, 23u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601) != DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601, 1u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__32_EQ_0___d444) != DEF_memPortal_memslave_rs_first__32_EQ_0___d444)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__32_EQ_0___d444, 1u);
	backing.DEF_memPortal_memslave_rs_first__32_EQ_0___d444 = DEF_memPortal_memslave_rs_first__32_EQ_0___d444;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__32_EQ_1___d446) != DEF_memPortal_memslave_rs_first__32_EQ_1___d446)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__32_EQ_1___d446, 1u);
	backing.DEF_memPortal_memslave_rs_first__32_EQ_1___d446 = DEF_memPortal_memslave_rs_first__32_EQ_1___d446;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__32_EQ_2___d447) != DEF_memPortal_memslave_rs_first__32_EQ_2___d447)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__32_EQ_2___d447, 1u);
	backing.DEF_memPortal_memslave_rs_first__32_EQ_2___d447 = DEF_memPortal_memslave_rs_first__32_EQ_2___d447;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__32_EQ_3___d448) != DEF_memPortal_memslave_rs_first__32_EQ_3___d448)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__32_EQ_3___d448, 1u);
	backing.DEF_memPortal_memslave_rs_first__32_EQ_3___d448 = DEF_memPortal_memslave_rs_first__32_EQ_3___d448;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__32_EQ_4___d449) != DEF_memPortal_memslave_rs_first__32_EQ_4___d449)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__32_EQ_4___d449, 1u);
	backing.DEF_memPortal_memslave_rs_first__32_EQ_4___d449 = DEF_memPortal_memslave_rs_first__32_EQ_4___d449;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__32_EQ_5___d450) != DEF_memPortal_memslave_rs_first__32_EQ_5___d450)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__32_EQ_5___d450, 1u);
	backing.DEF_memPortal_memslave_rs_first__32_EQ_5___d450 = DEF_memPortal_memslave_rs_first__32_EQ_5___d450;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__32_EQ_6___d451) != DEF_memPortal_memslave_rs_first__32_EQ_6___d451)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__32_EQ_6___d451, 1u);
	backing.DEF_memPortal_memslave_rs_first__32_EQ_6___d451 = DEF_memPortal_memslave_rs_first__32_EQ_6___d451;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__32_EQ_7___d452) != DEF_memPortal_memslave_rs_first__32_EQ_7___d452)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__32_EQ_7___d452, 1u);
	backing.DEF_memPortal_memslave_rs_first__32_EQ_7___d452 = DEF_memPortal_memslave_rs_first__32_EQ_7___d452;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_i_notEmpty____d431) != DEF_memPortal_memslave_rs_i_notEmpty____d431)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_i_notEmpty____d431, 1u);
	backing.DEF_memPortal_memslave_rs_i_notEmpty____d431 = DEF_memPortal_memslave_rs_i_notEmpty____d431;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__87_EQ_0___d399) != DEF_memPortal_memslave_ws_first__87_EQ_0___d399)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__87_EQ_0___d399, 1u);
	backing.DEF_memPortal_memslave_ws_first__87_EQ_0___d399 = DEF_memPortal_memslave_ws_first__87_EQ_0___d399;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__87_EQ_1___d400) != DEF_memPortal_memslave_ws_first__87_EQ_1___d400)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__87_EQ_1___d400, 1u);
	backing.DEF_memPortal_memslave_ws_first__87_EQ_1___d400 = DEF_memPortal_memslave_ws_first__87_EQ_1___d400;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__87_EQ_2___d401) != DEF_memPortal_memslave_ws_first__87_EQ_2___d401)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__87_EQ_2___d401, 1u);
	backing.DEF_memPortal_memslave_ws_first__87_EQ_2___d401 = DEF_memPortal_memslave_ws_first__87_EQ_2___d401;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__87_EQ_3___d402) != DEF_memPortal_memslave_ws_first__87_EQ_3___d402)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__87_EQ_3___d402, 1u);
	backing.DEF_memPortal_memslave_ws_first__87_EQ_3___d402 = DEF_memPortal_memslave_ws_first__87_EQ_3___d402;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__87_EQ_4___d403) != DEF_memPortal_memslave_ws_first__87_EQ_4___d403)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__87_EQ_4___d403, 1u);
	backing.DEF_memPortal_memslave_ws_first__87_EQ_4___d403 = DEF_memPortal_memslave_ws_first__87_EQ_4___d403;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__87_EQ_5___d404) != DEF_memPortal_memslave_ws_first__87_EQ_5___d404)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__87_EQ_5___d404, 1u);
	backing.DEF_memPortal_memslave_ws_first__87_EQ_5___d404 = DEF_memPortal_memslave_ws_first__87_EQ_5___d404;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__87_EQ_6___d405) != DEF_memPortal_memslave_ws_first__87_EQ_6___d405)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__87_EQ_6___d405, 1u);
	backing.DEF_memPortal_memslave_ws_first__87_EQ_6___d405 = DEF_memPortal_memslave_ws_first__87_EQ_6___d405;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__87_EQ_7___d406) != DEF_memPortal_memslave_ws_first__87_EQ_7___d406)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__87_EQ_7___d406, 1u);
	backing.DEF_memPortal_memslave_ws_first__87_EQ_7___d406 = DEF_memPortal_memslave_ws_first__87_EQ_7___d406;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_i_notEmpty____d385) != DEF_memPortal_memslave_ws_i_notEmpty____d385)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_i_notEmpty____d385, 1u);
	backing.DEF_memPortal_memslave_ws_i_notEmpty____d385 = DEF_memPortal_memslave_ws_i_notEmpty____d385;
      }
      ++num;
      if ((backing.DEF_memPortal_putFailedIndicationFifo_notEmpty____d321) != DEF_memPortal_putFailedIndicationFifo_notEmpty____d321)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_putFailedIndicationFifo_notEmpty____d321, 1u);
	backing.DEF_memPortal_putFailedIndicationFifo_notEmpty____d321 = DEF_memPortal_putFailedIndicationFifo_notEmpty____d321;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569) != DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569, 23u);
	backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570) != DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570, 1u);
	backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575) != DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575, 23u);
	backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576) != DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576, 1u);
	backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580) != DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580, 23u);
	backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581) != DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581, 1u);
	backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585) != DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585, 23u);
	backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586) != DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586, 1u);
	backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590) != DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590, 23u);
	backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591) != DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591, 1u);
	backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595) != DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595, 23u);
	backing.DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595 = DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596) != DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596, 1u);
	backing.DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596 = DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596;
      }
      ++num;
      if ((backing.DEF_p_RDY_inputPipes_0_enq____d455) != DEF_p_RDY_inputPipes_0_enq____d455)
      {
	vcd_write_val(sim_hdl, num, DEF_p_RDY_inputPipes_0_enq____d455, 1u);
	backing.DEF_p_RDY_inputPipes_0_enq____d455 = DEF_p_RDY_inputPipes_0_enq____d455;
      }
      ++num;
      if ((backing.DEF_p_RDY_inputPipes_1_enq____d457) != DEF_p_RDY_inputPipes_1_enq____d457)
      {
	vcd_write_val(sim_hdl, num, DEF_p_RDY_inputPipes_1_enq____d457, 1u);
	backing.DEF_p_RDY_inputPipes_1_enq____d457 = DEF_p_RDY_inputPipes_1_enq____d457;
      }
      ++num;
      if ((backing.DEF_p_RDY_inputPipes_2_enq____d459) != DEF_p_RDY_inputPipes_2_enq____d459)
      {
	vcd_write_val(sim_hdl, num, DEF_p_RDY_inputPipes_2_enq____d459, 1u);
	backing.DEF_p_RDY_inputPipes_2_enq____d459 = DEF_p_RDY_inputPipes_2_enq____d459;
      }
      ++num;
      if ((backing.DEF_p_RDY_inputPipes_3_enq____d461) != DEF_p_RDY_inputPipes_3_enq____d461)
      {
	vcd_write_val(sim_hdl, num, DEF_p_RDY_inputPipes_3_enq____d461, 1u);
	backing.DEF_p_RDY_inputPipes_3_enq____d461 = DEF_p_RDY_inputPipes_3_enq____d461;
      }
      ++num;
      if ((backing.DEF_p_RDY_inputPipes_4_enq____d463) != DEF_p_RDY_inputPipes_4_enq____d463)
      {
	vcd_write_val(sim_hdl, num, DEF_p_RDY_inputPipes_4_enq____d463, 1u);
	backing.DEF_p_RDY_inputPipes_4_enq____d463 = DEF_p_RDY_inputPipes_4_enq____d463;
      }
      ++num;
      if ((backing.DEF_p_RDY_inputPipes_5_enq____d465) != DEF_p_RDY_inputPipes_5_enq____d465)
      {
	vcd_write_val(sim_hdl, num, DEF_p_RDY_inputPipes_5_enq____d465, 1u);
	backing.DEF_p_RDY_inputPipes_5_enq____d465 = DEF_p_RDY_inputPipes_5_enq____d465;
      }
      ++num;
      if ((backing.DEF_x__h17849) != DEF_x__h17849)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17849, 3u);
	backing.DEF_x__h17849 = DEF_x__h17849;
      }
      ++num;
      if ((backing.DEF_x__h18527) != DEF_x__h18527)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h18527, 1u);
	backing.DEF_x__h18527 = DEF_x__h18527;
      }
      ++num;
      if ((backing.DEF_x__h18580) != DEF_x__h18580)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h18580, 1u);
	backing.DEF_x__h18580 = DEF_x__h18580;
      }
      ++num;
      if ((backing.DEF_x__h18633) != DEF_x__h18633)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h18633, 1u);
	backing.DEF_x__h18633 = DEF_x__h18633;
      }
      ++num;
      if ((backing.DEF_x__h18686) != DEF_x__h18686)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h18686, 1u);
	backing.DEF_x__h18686 = DEF_x__h18686;
      }
      ++num;
      if ((backing.DEF_x__h18739) != DEF_x__h18739)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h18739, 1u);
	backing.DEF_x__h18739 = DEF_x__h18739;
      }
      ++num;
      if ((backing.DEF_x__h18792) != DEF_x__h18792)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h18792, 1u);
	backing.DEF_x__h18792 = DEF_x__h18792;
      }
      ++num;
      if ((backing.DEF_x__h19085) != DEF_x__h19085)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h19085, 3u);
	backing.DEF_x__h19085 = DEF_x__h19085;
      }
      ++num;
      if ((backing.PORT_pipes_readPage_PipeOut_first) != PORT_pipes_readPage_PipeOut_first)
      {
	vcd_write_val(sim_hdl, num, PORT_pipes_readPage_PipeOut_first, 160u);
	backing.PORT_pipes_readPage_PipeOut_first = PORT_pipes_readPage_PipeOut_first;
      }
      ++num;
      if ((backing.PORT_pipes_requestSizeBits) != PORT_pipes_requestSizeBits)
      {
	vcd_write_val(sim_hdl, num, PORT_pipes_requestSizeBits, 192u);
	backing.PORT_pipes_requestSizeBits = PORT_pipes_requestSizeBits;
      }
      ++num;
      if ((backing.PORT_pipes_startCopy_PipeOut_first) != PORT_pipes_startCopy_PipeOut_first)
      {
	vcd_write_val(sim_hdl, num, PORT_pipes_startCopy_PipeOut_first, 160u);
	backing.PORT_pipes_startCopy_PipeOut_first = PORT_pipes_startCopy_PipeOut_first;
      }
      ++num;
      if ((backing.PORT_pipes_writePage_PipeOut_first) != PORT_pipes_writePage_PipeOut_first)
      {
	vcd_write_val(sim_hdl, num, PORT_pipes_writePage_PipeOut_first, 160u);
	backing.PORT_pipes_writePage_PipeOut_first = PORT_pipes_writePage_PipeOut_first;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373, 23u);
      backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d373;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d374, 1u);
      backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d374 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d374;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_interruptEnableReg__h18484, 1u);
      backing.DEF_memPortal_ctrlPort_interruptEnableReg__h18484 = DEF_memPortal_ctrlPort_interruptEnableReg__h18484;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311, 23u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d311;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312, 8u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d312;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d313, 1u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d313 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d313;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600, 23u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d600;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601, 1u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d601;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__32_EQ_0___d444, 1u);
      backing.DEF_memPortal_memslave_rs_first__32_EQ_0___d444 = DEF_memPortal_memslave_rs_first__32_EQ_0___d444;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__32_EQ_1___d446, 1u);
      backing.DEF_memPortal_memslave_rs_first__32_EQ_1___d446 = DEF_memPortal_memslave_rs_first__32_EQ_1___d446;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__32_EQ_2___d447, 1u);
      backing.DEF_memPortal_memslave_rs_first__32_EQ_2___d447 = DEF_memPortal_memslave_rs_first__32_EQ_2___d447;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__32_EQ_3___d448, 1u);
      backing.DEF_memPortal_memslave_rs_first__32_EQ_3___d448 = DEF_memPortal_memslave_rs_first__32_EQ_3___d448;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__32_EQ_4___d449, 1u);
      backing.DEF_memPortal_memslave_rs_first__32_EQ_4___d449 = DEF_memPortal_memslave_rs_first__32_EQ_4___d449;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__32_EQ_5___d450, 1u);
      backing.DEF_memPortal_memslave_rs_first__32_EQ_5___d450 = DEF_memPortal_memslave_rs_first__32_EQ_5___d450;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__32_EQ_6___d451, 1u);
      backing.DEF_memPortal_memslave_rs_first__32_EQ_6___d451 = DEF_memPortal_memslave_rs_first__32_EQ_6___d451;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__32_EQ_7___d452, 1u);
      backing.DEF_memPortal_memslave_rs_first__32_EQ_7___d452 = DEF_memPortal_memslave_rs_first__32_EQ_7___d452;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_i_notEmpty____d431, 1u);
      backing.DEF_memPortal_memslave_rs_i_notEmpty____d431 = DEF_memPortal_memslave_rs_i_notEmpty____d431;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__87_EQ_0___d399, 1u);
      backing.DEF_memPortal_memslave_ws_first__87_EQ_0___d399 = DEF_memPortal_memslave_ws_first__87_EQ_0___d399;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__87_EQ_1___d400, 1u);
      backing.DEF_memPortal_memslave_ws_first__87_EQ_1___d400 = DEF_memPortal_memslave_ws_first__87_EQ_1___d400;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__87_EQ_2___d401, 1u);
      backing.DEF_memPortal_memslave_ws_first__87_EQ_2___d401 = DEF_memPortal_memslave_ws_first__87_EQ_2___d401;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__87_EQ_3___d402, 1u);
      backing.DEF_memPortal_memslave_ws_first__87_EQ_3___d402 = DEF_memPortal_memslave_ws_first__87_EQ_3___d402;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__87_EQ_4___d403, 1u);
      backing.DEF_memPortal_memslave_ws_first__87_EQ_4___d403 = DEF_memPortal_memslave_ws_first__87_EQ_4___d403;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__87_EQ_5___d404, 1u);
      backing.DEF_memPortal_memslave_ws_first__87_EQ_5___d404 = DEF_memPortal_memslave_ws_first__87_EQ_5___d404;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__87_EQ_6___d405, 1u);
      backing.DEF_memPortal_memslave_ws_first__87_EQ_6___d405 = DEF_memPortal_memslave_ws_first__87_EQ_6___d405;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__87_EQ_7___d406, 1u);
      backing.DEF_memPortal_memslave_ws_first__87_EQ_7___d406 = DEF_memPortal_memslave_ws_first__87_EQ_7___d406;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_i_notEmpty____d385, 1u);
      backing.DEF_memPortal_memslave_ws_i_notEmpty____d385 = DEF_memPortal_memslave_ws_i_notEmpty____d385;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_putFailedIndicationFifo_notEmpty____d321, 1u);
      backing.DEF_memPortal_putFailedIndicationFifo_notEmpty____d321 = DEF_memPortal_putFailedIndicationFifo_notEmpty____d321;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569, 23u);
      backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d569;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570, 1u);
      backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d570;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575, 23u);
      backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d575;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576, 1u);
      backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d576;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580, 23u);
      backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d580;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581, 1u);
      backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d581;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585, 23u);
      backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d585;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586, 1u);
      backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d586;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590, 23u);
      backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d590;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591, 1u);
      backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d591;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595, 23u);
      backing.DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595 = DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d595;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596, 1u);
      backing.DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596 = DEF_memPortal_requestMemSlaves_5_fifoWriteAddrGene_ETC___d596;
      vcd_write_val(sim_hdl, num++, DEF_p_RDY_inputPipes_0_enq____d455, 1u);
      backing.DEF_p_RDY_inputPipes_0_enq____d455 = DEF_p_RDY_inputPipes_0_enq____d455;
      vcd_write_val(sim_hdl, num++, DEF_p_RDY_inputPipes_1_enq____d457, 1u);
      backing.DEF_p_RDY_inputPipes_1_enq____d457 = DEF_p_RDY_inputPipes_1_enq____d457;
      vcd_write_val(sim_hdl, num++, DEF_p_RDY_inputPipes_2_enq____d459, 1u);
      backing.DEF_p_RDY_inputPipes_2_enq____d459 = DEF_p_RDY_inputPipes_2_enq____d459;
      vcd_write_val(sim_hdl, num++, DEF_p_RDY_inputPipes_3_enq____d461, 1u);
      backing.DEF_p_RDY_inputPipes_3_enq____d461 = DEF_p_RDY_inputPipes_3_enq____d461;
      vcd_write_val(sim_hdl, num++, DEF_p_RDY_inputPipes_4_enq____d463, 1u);
      backing.DEF_p_RDY_inputPipes_4_enq____d463 = DEF_p_RDY_inputPipes_4_enq____d463;
      vcd_write_val(sim_hdl, num++, DEF_p_RDY_inputPipes_5_enq____d465, 1u);
      backing.DEF_p_RDY_inputPipes_5_enq____d465 = DEF_p_RDY_inputPipes_5_enq____d465;
      vcd_write_val(sim_hdl, num++, DEF_x__h17849, 3u);
      backing.DEF_x__h17849 = DEF_x__h17849;
      vcd_write_val(sim_hdl, num++, DEF_x__h18527, 1u);
      backing.DEF_x__h18527 = DEF_x__h18527;
      vcd_write_val(sim_hdl, num++, DEF_x__h18580, 1u);
      backing.DEF_x__h18580 = DEF_x__h18580;
      vcd_write_val(sim_hdl, num++, DEF_x__h18633, 1u);
      backing.DEF_x__h18633 = DEF_x__h18633;
      vcd_write_val(sim_hdl, num++, DEF_x__h18686, 1u);
      backing.DEF_x__h18686 = DEF_x__h18686;
      vcd_write_val(sim_hdl, num++, DEF_x__h18739, 1u);
      backing.DEF_x__h18739 = DEF_x__h18739;
      vcd_write_val(sim_hdl, num++, DEF_x__h18792, 1u);
      backing.DEF_x__h18792 = DEF_x__h18792;
      vcd_write_val(sim_hdl, num++, DEF_x__h19085, 3u);
      backing.DEF_x__h19085 = DEF_x__h19085;
      vcd_write_val(sim_hdl, num++, PORT_pipes_readPage_PipeOut_first, 160u);
      backing.PORT_pipes_readPage_PipeOut_first = PORT_pipes_readPage_PipeOut_first;
      vcd_write_val(sim_hdl, num++, PORT_pipes_requestSizeBits, 192u);
      backing.PORT_pipes_requestSizeBits = PORT_pipes_requestSizeBits;
      vcd_write_val(sim_hdl, num++, PORT_pipes_startCopy_PipeOut_first, 160u);
      backing.PORT_pipes_startCopy_PipeOut_first = PORT_pipes_startCopy_PipeOut_first;
      vcd_write_val(sim_hdl, num++, PORT_pipes_writePage_PipeOut_first, 160u);
      backing.PORT_pipes_writePage_PipeOut_first = PORT_pipes_writePage_PipeOut_first;
    }
}

void MOD_mkFlashRequestWrapperMemPortalPipes::vcd_prims(tVCDDumpType dt,
							MOD_mkFlashRequestWrapperMemPortalPipes &backing)
{
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
								      backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_VCD(dt,
								 backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_VCD(dt,
								       backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_VCD(dt,
								    backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_VCD(dt,
								   backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_VCD(dt,
								     backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
								       backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_VCD(dt,
								  backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_VCD(dt,
									backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_VCD(dt,
								     backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_VCD(dt,
								    backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_VCD(dt,
								      backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_VCD(dt,
						     backing.INST_memPortal_ctrlPort_ctrlWriteDataFifo);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_VCD(dt,
						     backing.INST_memPortal_ctrlPort_ctrlWriteDoneFifo);
  INST_memPortal_ctrlPort_interruptEnableReg.dump_VCD(dt,
						      backing.INST_memPortal_ctrlPort_interruptEnableReg);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_VCD(dt,
							  backing.INST_memPortal_ctrlPort_outOfRangeReadCountReg);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_VCD(dt,
							backing.INST_memPortal_ctrlPort_outOfRangeWriteCount);
  INST_memPortal_ctrlPort_underflowReadCountReg.dump_VCD(dt,
							 backing.INST_memPortal_ctrlPort_underflowReadCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									      backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
										backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_VCD(dt,
								 backing.INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									       backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										     backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_VCD(dt,
								  backing.INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo);
  INST_memPortal_memslave_doneFifo.dump_VCD(dt, backing.INST_memPortal_memslave_doneFifo);
  INST_memPortal_memslave_req_ars.dump_VCD(dt, backing.INST_memPortal_memslave_req_ars);
  INST_memPortal_memslave_req_aws.dump_VCD(dt, backing.INST_memPortal_memslave_req_aws);
  INST_memPortal_memslave_rs.dump_VCD(dt, backing.INST_memPortal_memslave_rs);
  INST_memPortal_memslave_ws.dump_VCD(dt, backing.INST_memPortal_memslave_ws);
  INST_memPortal_putFailedIndicationFifo.dump_VCD(dt, backing.INST_memPortal_putFailedIndicationFifo);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									   backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									     backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									    backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										  backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.dump_VCD(dt,
							       backing.INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo);
  INST_memPortal_requestMemSlaves_0_putFailedFifo.dump_VCD(dt,
							   backing.INST_memPortal_requestMemSlaves_0_putFailedFifo);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									   backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									     backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									    backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										  backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.dump_VCD(dt,
							       backing.INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo);
  INST_memPortal_requestMemSlaves_1_putFailedFifo.dump_VCD(dt,
							   backing.INST_memPortal_requestMemSlaves_1_putFailedFifo);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									   backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									     backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									    backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										  backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.dump_VCD(dt,
							       backing.INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo);
  INST_memPortal_requestMemSlaves_2_putFailedFifo.dump_VCD(dt,
							   backing.INST_memPortal_requestMemSlaves_2_putFailedFifo);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									   backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									     backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									    backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										  backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.dump_VCD(dt,
							       backing.INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo);
  INST_memPortal_requestMemSlaves_3_putFailedFifo.dump_VCD(dt,
							   backing.INST_memPortal_requestMemSlaves_3_putFailedFifo);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									   backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									     backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									    backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										  backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.dump_VCD(dt,
							       backing.INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo);
  INST_memPortal_requestMemSlaves_4_putFailedFifo.dump_VCD(dt,
							   backing.INST_memPortal_requestMemSlaves_4_putFailedFifo);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									   backing.INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									     backing.INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_5_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									    backing.INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										  backing.INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_5_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_5_fifoWriteDoneFifo.dump_VCD(dt,
							       backing.INST_memPortal_requestMemSlaves_5_fifoWriteDoneFifo);
  INST_memPortal_requestMemSlaves_5_putFailedFifo.dump_VCD(dt,
							   backing.INST_memPortal_requestMemSlaves_5_putFailedFifo);
}

void MOD_mkFlashRequestWrapperMemPortalPipes::vcd_submodules(tVCDDumpType dt,
							     unsigned int levels,
							     MOD_mkFlashRequestWrapperMemPortalPipes &backing)
{
  INST_p.dump_VCD(dt, levels, backing.INST_p);
}
