--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3131 paths analyzed, 635 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.435ns.
--------------------------------------------------------------------------------
Slack:                  15.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.689 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.CLK     Tcinck                0.313   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (2.036ns logic, 2.340ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  15.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.688 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.COUT    Tbyp                  0.093   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[27]
    SLICE_X16Y34.CLK     Tcinck                0.213   M_counter_q_28
                                                       step/Mcount_M_counter_q_xor<28>
                                                       step/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (2.029ns logic, 2.343ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  15.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.689 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.CLK     Tcinck                0.303   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (2.026ns logic, 2.340ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  15.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.689 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.CLK     Tcinck                0.272   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.995ns logic, 2.340ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  15.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.689 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.CLK     Tcinck                0.313   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (1.943ns logic, 2.337ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  15.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.276ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.689 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.CLK     Tcinck                0.213   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.276ns (1.936ns logic, 2.340ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  15.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.689 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.CLK     Tcinck                0.303   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (1.933ns logic, 2.337ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  15.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.239ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.689 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.CLK     Tcinck                0.272   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.239ns (1.902ns logic, 2.337ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  15.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.689 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.CLK     Tcinck                0.213   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (1.843ns logic, 2.337ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  15.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   M_controller_q_FSM_FFd1_2
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A1      net (fanout=13)       1.055   M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.CLK     Tcinck                0.313   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (1.987ns logic, 2.075ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  15.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.058ns (Levels of Logic = 9)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   M_controller_q_FSM_FFd1_2
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A1      net (fanout=13)       1.055   M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.COUT    Tbyp                  0.093   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[27]
    SLICE_X16Y34.CLK     Tcinck                0.213   M_counter_q_28
                                                       step/Mcount_M_counter_q_xor<28>
                                                       step/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.058ns (1.980ns logic, 2.078ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  15.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   M_controller_q_FSM_FFd1_2
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A1      net (fanout=13)       1.055   M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.CLK     Tcinck                0.303   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.977ns logic, 2.075ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  15.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.CLK     Tcinck                0.313   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
                                                       step/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.850ns logic, 2.202ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  15.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   M_controller_q_FSM_FFd1_2
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A1      net (fanout=13)       1.055   M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.CLK     Tcinck                0.272   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.946ns logic, 2.075ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  15.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.CLK     Tcinck                0.303   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
                                                       step/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (1.840ns logic, 2.202ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  15.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.CLK     Tcinck                0.272   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
                                                       step/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (1.809ns logic, 2.202ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  15.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.966ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   M_controller_q_FSM_FFd1_2
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A1      net (fanout=13)       1.055   M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.CLK     Tcinck                0.313   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (1.894ns logic, 2.072ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  15.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.962ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   M_controller_q_FSM_FFd1_2
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A1      net (fanout=13)       1.055   M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.CLK     Tcinck                0.213   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.962ns (1.887ns logic, 2.075ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack:                  15.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   M_controller_q_FSM_FFd1_2
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A1      net (fanout=13)       1.055   M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.CLK     Tcinck                0.303   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (1.884ns logic, 2.072ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack:                  16.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.CLK     Tcinck                0.313   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
                                                       step/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (1.757ns logic, 2.199ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  16.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.CLK     Tcinck                0.213   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
                                                       step/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (1.750ns logic, 2.202ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  16.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.925ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   M_controller_q_FSM_FFd1_2
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A1      net (fanout=13)       1.055   M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.CLK     Tcinck                0.272   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.925ns (1.853ns logic, 2.072ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  16.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.CLK     Tcinck                0.303   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
                                                       step/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (1.747ns logic, 2.199ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  16.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.CLK     Tcinck                0.272   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
                                                       step/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (1.716ns logic, 2.199ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  16.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd1_2 (FF)
  Destination:          step/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd1_2 to step/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   M_controller_q_FSM_FFd1_2
                                                       M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A1      net (fanout=13)       1.055   M_controller_q_FSM_FFd1_2
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.CLK     Tcinck                0.213   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
                                                       step/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.794ns logic, 2.072ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  16.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.195 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.CLK     Tcinck                0.313   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
                                                       step/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.664ns logic, 2.196ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  16.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.856ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.CLK     Tcinck                0.213   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
                                                       step/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.657ns logic, 2.199ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  16.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step/M_counter_q_0 (FF)
  Destination:          step/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.850ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.195 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step/M_counter_q_0 to step/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   step/M_counter_q[3]
                                                       step/M_counter_q_0
    SLICE_X17Y27.A2      net (fanout=1)        1.320   step/M_counter_q[0]
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.CLK     Tcinck                0.303   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
                                                       step/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (1.654ns logic, 2.196ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  16.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd2_2 (FF)
  Destination:          step/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd2_2 to step/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BMUX    Tshcko                0.535   M_controller_q_FSM_FFd1_2
                                                       M_controller_q_FSM_FFd2_2
    SLICE_X17Y27.A4      net (fanout=8)        0.755   M_controller_q_FSM_FFd2_2
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.CLK     Tcinck                0.313   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
                                                       step/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (2.046ns logic, 1.775ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  16.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_controller_q_FSM_FFd2_2 (FF)
  Destination:          step/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.817ns (Levels of Logic = 9)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_controller_q_FSM_FFd2_2 to step/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BMUX    Tshcko                0.535   M_controller_q_FSM_FFd1_2
                                                       M_controller_q_FSM_FFd2_2
    SLICE_X17Y27.A4      net (fanout=8)        0.755   M_controller_q_FSM_FFd2_2
    SLICE_X17Y27.A       Tilo                  0.259   step/Mcount_M_counter_q_lut[0]
                                                       step/Mcount_M_counter_q_lut<0>
    SLICE_X16Y27.A5      net (fanout=1)        0.870   step/Mcount_M_counter_q_lut[0]
    SLICE_X16Y27.COUT    Topcya                0.474   step/M_counter_q[3]
                                                       step/Mcount_M_counter_q_lut[0]_rt
                                                       step/Mcount_M_counter_q_cy<3>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[3]
    SLICE_X16Y28.COUT    Tbyp                  0.093   step/M_counter_q[7]
                                                       step/Mcount_M_counter_q_cy<7>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[7]
    SLICE_X16Y29.COUT    Tbyp                  0.093   step/M_counter_q[11]
                                                       step/Mcount_M_counter_q_cy<11>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[11]
    SLICE_X16Y30.COUT    Tbyp                  0.093   step/M_counter_q[15]
                                                       step/Mcount_M_counter_q_cy<15>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[15]
    SLICE_X16Y31.COUT    Tbyp                  0.093   step/M_counter_q[19]
                                                       step/Mcount_M_counter_q_cy<19>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   step/Mcount_M_counter_q_cy[19]
    SLICE_X16Y32.COUT    Tbyp                  0.093   step/M_counter_q[23]
                                                       step/Mcount_M_counter_q_cy<23>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[23]
    SLICE_X16Y33.COUT    Tbyp                  0.093   step/M_counter_q[27]
                                                       step/Mcount_M_counter_q_cy<27>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   step/Mcount_M_counter_q_cy[27]
    SLICE_X16Y34.CLK     Tcinck                0.213   M_counter_q_28
                                                       step/Mcount_M_counter_q_xor<28>
                                                       step/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.817ns (2.039ns logic, 1.778ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[3]/CLK
  Logical resource: step/M_counter_q_0/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[3]/CLK
  Logical resource: step/M_counter_q_1/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[3]/CLK
  Logical resource: step/M_counter_q_2/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[3]/CLK
  Logical resource: step/M_counter_q_3/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[7]/CLK
  Logical resource: step/M_counter_q_4/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[7]/CLK
  Logical resource: step/M_counter_q_5/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[7]/CLK
  Logical resource: step/M_counter_q_6/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[7]/CLK
  Logical resource: step/M_counter_q_7/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[11]/CLK
  Logical resource: step/M_counter_q_8/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[11]/CLK
  Logical resource: step/M_counter_q_9/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[11]/CLK
  Logical resource: step/M_counter_q_10/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[11]/CLK
  Logical resource: step/M_counter_q_11/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[15]/CLK
  Logical resource: step/M_counter_q_12/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[15]/CLK
  Logical resource: step/M_counter_q_13/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[15]/CLK
  Logical resource: step/M_counter_q_14/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[15]/CLK
  Logical resource: step/M_counter_q_15/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[19]/CLK
  Logical resource: step/M_counter_q_16/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[19]/CLK
  Logical resource: step/M_counter_q_17/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[19]/CLK
  Logical resource: step/M_counter_q_18/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[19]/CLK
  Logical resource: step/M_counter_q_19/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[23]/CLK
  Logical resource: step/M_counter_q_20/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[23]/CLK
  Logical resource: step/M_counter_q_21/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[23]/CLK
  Logical resource: step/M_counter_q_22/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[23]/CLK
  Logical resource: step/M_counter_q_23/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[27]/CLK
  Logical resource: step/M_counter_q_24/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[27]/CLK
  Logical resource: step/M_counter_q_25/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[27]/CLK
  Logical resource: step/M_counter_q_26/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: step/M_counter_q[27]/CLK
  Logical resource: step/M_counter_q_27/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_28/CLK
  Logical resource: step/M_counter_q_28/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.435|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3131 paths, 0 nets, and 329 connections

Design statistics:
   Minimum period:   4.435ns{1}   (Maximum frequency: 225.479MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 29 01:52:09 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



