# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../stan_machina.srcs/sources_1/new/read_stan_machina.v" \
"../../../../stan_machina.srcs/sources_1/new/states.v" \
"../../../../stan_machina.srcs/sources_1/new/write1_stan_machina.v" \
"../../../../stan_machina.srcs/sim_1/new/tb_stan_machina.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
