\BOOKMARK [1][-]{section.1}{Introducci\363n}{}% 1
\BOOKMARK [1][-]{section.2}{Descarga e instalaci\363n}{}% 2
\BOOKMARK [1][-]{section.3}{Creaci\363n de un proyecto}{}% 3
\BOOKMARK [2][-]{subsection.3.1}{M\363dulos de Verilog}{section.3}% 4
\BOOKMARK [2][-]{subsection.3.2}{Constraints}{section.3}% 5
\BOOKMARK [1][-]{section.4}{Simulaci\363n}{}% 6
\BOOKMARK [1][-]{section.5}{Asignaci\363n de pins}{}% 7
\BOOKMARK [1][-]{section.6}{Esquema de la FPGA}{}% 8
\BOOKMARK [1][-]{section.7}{Compilaci\363n,s\355ntesis y programador}{}% 9
