

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_bias_i16_l_j15'
================================================================
* Date:           Sat Sep  2 22:11:33 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36873|    36873|  0.369 ms|  0.369 ms|  36873|  36873|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_bias_i16_l_j15  |    36871|    36871|         9|          1|          1|  36864|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    123|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     241|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     241|    227|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln298_1_fu_124_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln298_fu_136_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln299_fu_164_p2       |         +|   0|  0|  12|          12|           1|
    |add_ln301_fu_216_p2       |         +|   0|  0|  16|          16|          16|
    |sub_ln301_fu_203_p2       |         -|   0|  0|  16|          16|          16|
    |icmp_ln298_fu_118_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln299_fu_142_p2      |      icmp|   0|  0|  12|          12|          12|
    |select_ln298_1_fu_156_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln298_fu_148_p3    |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 123|          95|          70|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i16_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten45_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j15_load               |   9|          2|   12|         24|
    |i16_fu_58                               |   9|          2|    4|          8|
    |indvar_flatten45_fu_62                  |   9|          2|   16|         32|
    |j15_fu_54                               |   9|          2|   12|         24|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   66|        132|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i16_fu_58                         |   4|   0|    4|          0|
    |indvar_flatten45_fu_62            |  16|   0|   16|          0|
    |j15_fu_54                         |  12|   0|   12|          0|
    |select_ln298_1_reg_262            |   4|   0|    4|          0|
    |select_ln298_reg_256              |  12|   0|   12|          0|
    |v168_reg_284                      |  32|   0|   32|          0|
    |v169_reg_294                      |  32|   0|   32|          0|
    |v212_load_reg_279                 |  32|   0|   32|          0|
    |v227_addr_reg_268                 |  16|   0|   16|          0|
    |v227_addr_reg_268                 |  64|  32|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 241|  32|  193|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i16_l_j15|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i16_l_j15|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i16_l_j15|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i16_l_j15|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i16_l_j15|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i16_l_j15|  return value|
|grp_fu_1134_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i16_l_j15|  return value|
|grp_fu_1134_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i16_l_j15|  return value|
|grp_fu_1134_p_opcode  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i16_l_j15|  return value|
|grp_fu_1134_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i16_l_j15|  return value|
|grp_fu_1134_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i16_l_j15|  return value|
|v227_address0         |  out|   16|   ap_memory|                                  v227|         array|
|v227_ce0              |  out|    1|   ap_memory|                                  v227|         array|
|v227_we0              |  out|    1|   ap_memory|                                  v227|         array|
|v227_d0               |  out|   32|   ap_memory|                                  v227|         array|
|v227_address1         |  out|   16|   ap_memory|                                  v227|         array|
|v227_ce1              |  out|    1|   ap_memory|                                  v227|         array|
|v227_q1               |   in|   32|   ap_memory|                                  v227|         array|
|v212_address0         |  out|   12|   ap_memory|                                  v212|         array|
|v212_ce0              |  out|    1|   ap_memory|                                  v212|         array|
|v212_q0               |   in|   32|   ap_memory|                                  v212|         array|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

