
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000097f0  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  200097f0  200097f0  000117f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000530  200097f8  200097f8  000117f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001f8  20009d28  20009d28  00011d28  2**2
                  ALLOC
  4 .stack        00003000  20009f20  20009f20  00011d28  2**0
                  ALLOC
  5 .comment      0000025a  00000000  00000000  00011d28  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000007d8  00000000  00000000  00011f82  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000157c  00000000  00000000  0001275a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000b277  00000000  00000000  00013cd6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001487  00000000  00000000  0001ef4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00004396  00000000  00000000  000203d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000026a8  00000000  00000000  0002476c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000043dd  00000000  00000000  00026e14  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002b5b  00000000  00000000  0002b1f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0005bdb5  00000000  00000000  0002dd4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00089b01  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000770  00000000  00000000  00089b26  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200018ed 	.word	0x200018ed
2000006c:	20001919 	.word	0x20001919
20000070:	20002469 	.word	0x20002469
20000074:	20002495 	.word	0x20002495
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20002879 	.word	0x20002879
2000021c:	200028a1 	.word	0x200028a1
20000220:	200028c9 	.word	0x200028c9
20000224:	200028f1 	.word	0x200028f1
20000228:	20002919 	.word	0x20002919
2000022c:	20002941 	.word	0x20002941
20000230:	20002969 	.word	0x20002969
20000234:	20002991 	.word	0x20002991
20000238:	200029b9 	.word	0x200029b9
2000023c:	200029e1 	.word	0x200029e1
20000240:	20002a09 	.word	0x20002a09
20000244:	20002a31 	.word	0x20002a31
20000248:	20002a59 	.word	0x20002a59
2000024c:	20002a81 	.word	0x20002a81
20000250:	20002aa9 	.word	0x20002aa9
20000254:	20002ad1 	.word	0x20002ad1
20000258:	20002af9 	.word	0x20002af9
2000025c:	20002b21 	.word	0x20002b21
20000260:	20002b49 	.word	0x20002b49
20000264:	20002b71 	.word	0x20002b71
20000268:	20002b99 	.word	0x20002b99
2000026c:	20002bc1 	.word	0x20002bc1
20000270:	20002be9 	.word	0x20002be9
20000274:	20002c11 	.word	0x20002c11
20000278:	20002c39 	.word	0x20002c39
2000027c:	20002c61 	.word	0x20002c61
20000280:	20002c89 	.word	0x20002c89
20000284:	20002cb1 	.word	0x20002cb1
20000288:	20002cd9 	.word	0x20002cd9
2000028c:	20002d01 	.word	0x20002d01
20000290:	20002d29 	.word	0x20002d29
20000294:	20002d51 	.word	0x20002d51

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	200025e5 	.word	0x200025e5
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200097f8 	.word	0x200097f8
20000450:	200097f8 	.word	0x200097f8
20000454:	200097f8 	.word	0x200097f8
20000458:	20009d28 	.word	0x20009d28
2000045c:	00000000 	.word	0x00000000
20000460:	20009d28 	.word	0x20009d28
20000464:	20009f20 	.word	0x20009f20
20000468:	2000350d 	.word	0x2000350d
2000046c:	2000052d 	.word	0x2000052d

20000470 <__do_global_dtors_aux>:
20000470:	f649 5328 	movw	r3, #40232	; 0x9d28
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f249 70f8 	movw	r0, #38904	; 0x97f8
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#define MS_MULT 100000
#define CYCLE_MULT 10000 //  TODO

#define TRIGGER_DURATION 30

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f002 f82a 	bl	200024fc <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f002 f85a 	bl	20002568 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f002 f872 	bl	200025a4 <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b084      	sub	sp, #16
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]
	//uint32_t cycles = ms * MS_MULT;
	//volatile uint32_t* address = (volatile uint32_t *)SOLENOID_ADDR;
	//*address = cycles;

	// Use a GPIO pin and a forced loop
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f002 f866 	bl	200025a4 <MSS_GPIO_set_output>
	volatile uint32_t i;
	for(i = 0; i < ms * CYCLE_MULT; i++) { }
200004d8:	f04f 0300 	mov.w	r3, #0
200004dc:	60fb      	str	r3, [r7, #12]
200004de:	e003      	b.n	200004e8 <trigger_solenoid_activate+0x24>
200004e0:	68fb      	ldr	r3, [r7, #12]
200004e2:	f103 0301 	add.w	r3, r3, #1
200004e6:	60fb      	str	r3, [r7, #12]
200004e8:	687b      	ldr	r3, [r7, #4]
200004ea:	f242 7210 	movw	r2, #10000	; 0x2710
200004ee:	fb02 f203 	mul.w	r2, r2, r3
200004f2:	68fb      	ldr	r3, [r7, #12]
200004f4:	429a      	cmp	r2, r3
200004f6:	d8f3      	bhi.n	200004e0 <trigger_solenoid_activate+0x1c>
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	f04f 0100 	mov.w	r1, #0
20000500:	f002 f850 	bl	200025a4 <MSS_GPIO_set_output>

    // second delay for safety
	for(i = 0; i < 300 * CYCLE_MULT; i++) { }
20000504:	f04f 0300 	mov.w	r3, #0
20000508:	60fb      	str	r3, [r7, #12]
2000050a:	e003      	b.n	20000514 <trigger_solenoid_activate+0x50>
2000050c:	68fb      	ldr	r3, [r7, #12]
2000050e:	f103 0301 	add.w	r3, r3, #1
20000512:	60fb      	str	r3, [r7, #12]
20000514:	68fa      	ldr	r2, [r7, #12]
20000516:	f24c 63bf 	movw	r3, #50879	; 0xc6bf
2000051a:	f2c0 032d 	movt	r3, #45	; 0x2d
2000051e:	429a      	cmp	r2, r3
20000520:	d9f4      	bls.n	2000050c <trigger_solenoid_activate+0x48>
}
20000522:	f107 0710 	add.w	r7, r7, #16
20000526:	46bd      	mov	sp, r7
20000528:	bd80      	pop	{r7, pc}
2000052a:	bf00      	nop

2000052c <main>:
// make all do_ functions take the n64 args as defined to use the button macro!
void do_solenoid(n64_state_t* state, n64_state_t* last_state);
void do_servos_manual(n64_state_t* state, n64_state_t* last_state);
void do_automatic(n64_state_t* state, n64_state_t* last_state);

int main() {
2000052c:	b580      	push	{r7, lr}
2000052e:	b082      	sub	sp, #8
20000530:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000532:	f001 ffe3 	bl	200024fc <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000536:	f04f 0000 	mov.w	r0, #0
2000053a:	f04f 0105 	mov.w	r1, #5
2000053e:	f002 f813 	bl	20002568 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000542:	f04f 0000 	mov.w	r0, #0
20000546:	f04f 0100 	mov.w	r1, #0
2000054a:	f002 f82b 	bl	200025a4 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000054e:	f7ff ffa7 	bl	200004a0 <trigger_solenoid_pin_init>
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;
    //uint8_t mode = MANUAL;

    n64_reset();
20000552:	f000 fced 	bl	20000f30 <n64_reset>
    n64_enable();
20000556:	f000 fcfd 	bl	20000f54 <n64_enable>

    n64_get_state(&last_buttons);
2000055a:	463b      	mov	r3, r7
2000055c:	4618      	mov	r0, r3
2000055e:	f000 fccf 	bl	20000f00 <n64_get_state>

    printf("A.N.T.S. 3000, ready for action!\r\n");
20000562:	f249 1074 	movw	r0, #37236	; 0x9174
20000566:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000056a:	f003 fc7d 	bl	20003e68 <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
2000056e:	f000 fb5d 	bl	20000c2c <Pixy_init>


    while (1) {
        n64_get_state( &n64_buttons );
20000572:	f107 0304 	add.w	r3, r7, #4
20000576:	4618      	mov	r0, r3
20000578:	f000 fcc2 	bl	20000f00 <n64_get_state>

        do_solenoid( &n64_buttons, &last_buttons );
2000057c:	f107 0204 	add.w	r2, r7, #4
20000580:	463b      	mov	r3, r7
20000582:	4610      	mov	r0, r2
20000584:	4619      	mov	r1, r3
20000586:	f000 f817 	bl	200005b8 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
2000058a:	f107 0204 	add.w	r2, r7, #4
2000058e:	463b      	mov	r3, r7
20000590:	4610      	mov	r0, r2
20000592:	4619      	mov	r1, r3
20000594:	f000 f8c6 	bl	20000724 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000598:	f107 0204 	add.w	r2, r7, #4
2000059c:	463b      	mov	r3, r7
2000059e:	4610      	mov	r0, r2
200005a0:	4619      	mov	r1, r3
200005a2:	f000 f9cf 	bl	20000944 <do_automatic>

        //print_distance();

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
200005a6:	f107 0304 	add.w	r3, r7, #4
200005aa:	4618      	mov	r0, r3
200005ac:	f000 fce4 	bl	20000f78 <n64_print_state>
        }

        last_buttons = n64_buttons;
200005b0:	687b      	ldr	r3, [r7, #4]
200005b2:	603b      	str	r3, [r7, #0]
    }
200005b4:	e7dd      	b.n	20000572 <main+0x46>
200005b6:	bf00      	nop

200005b8 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
200005b8:	b580      	push	{r7, lr}
200005ba:	b084      	sub	sp, #16
200005bc:	af00      	add	r7, sp, #0
200005be:	6078      	str	r0, [r7, #4]
200005c0:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the itme
     */
    if (n64_pressed(Z)) {
200005c2:	687b      	ldr	r3, [r7, #4]
200005c4:	781b      	ldrb	r3, [r3, #0]
200005c6:	f003 0304 	and.w	r3, r3, #4
200005ca:	2b00      	cmp	r3, #0
200005cc:	d03b      	beq.n	20000646 <do_solenoid+0x8e>
200005ce:	683b      	ldr	r3, [r7, #0]
200005d0:	781b      	ldrb	r3, [r3, #0]
200005d2:	f003 0304 	and.w	r3, r3, #4
200005d6:	2b00      	cmp	r3, #0
200005d8:	d135      	bne.n	20000646 <do_solenoid+0x8e>
        printf("Z pressed, activating trigger solenoid\r\n");
200005da:	f249 1098 	movw	r0, #37272	; 0x9198
200005de:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005e2:	f003 fc41 	bl	20003e68 <puts>
        trigger_solenoid_activate(milliseconds);
200005e6:	f249 73fc 	movw	r3, #38908	; 0x97fc
200005ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005ee:	681b      	ldr	r3, [r3, #0]
200005f0:	4618      	mov	r0, r3
200005f2:	f7ff ff67 	bl	200004c4 <trigger_solenoid_activate>

        // now go thru the 'reload' motion
        set_y_servo_analog_pw(SERVO_HALF_FORWARD);
200005f6:	f64a 3098 	movw	r0, #43928	; 0xab98
200005fa:	f2c0 0002 	movt	r0, #2
200005fe:	f000 fdb9 	bl	20001174 <set_y_servo_analog_pw>
        while (stop_switch(READ_LOWER_STOP)) { }
20000602:	f240 13a4 	movw	r3, #420	; 0x1a4
20000606:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000060a:	681b      	ldr	r3, [r3, #0]
2000060c:	2b00      	cmp	r3, #0
2000060e:	d1f8      	bne.n	20000602 <do_solenoid+0x4a>

        // TODO timing on this (how long to run it)
        set_y_servo_analog_pw(SERVO_HALF_REVERSE);
20000610:	f64e 0048 	movw	r0, #59464	; 0xe848
20000614:	f2c0 0001 	movt	r0, #1
20000618:	f000 fdac 	bl	20001174 <set_y_servo_analog_pw>
        volatile uint32_t i;
        for(i = 0; i < 120*CYCLE_MULT; i++) { }
2000061c:	f04f 0300 	mov.w	r3, #0
20000620:	60fb      	str	r3, [r7, #12]
20000622:	e003      	b.n	2000062c <do_solenoid+0x74>
20000624:	68fb      	ldr	r3, [r7, #12]
20000626:	f103 0301 	add.w	r3, r3, #1
2000062a:	60fb      	str	r3, [r7, #12]
2000062c:	68fa      	ldr	r2, [r7, #12]
2000062e:	f644 737f 	movw	r3, #20351	; 0x4f7f
20000632:	f2c0 0312 	movt	r3, #18
20000636:	429a      	cmp	r2, r3
20000638:	d9f4      	bls.n	20000624 <do_solenoid+0x6c>
        set_y_servo_analog_pw(SERVO_NEUTRAL);
2000063a:	f644 10f0 	movw	r0, #18928	; 0x49f0
2000063e:	f2c0 0002 	movt	r0, #2
20000642:	f000 fd97 	bl	20001174 <set_y_servo_analog_pw>
    }

    if (n64_pressed(C_Up)) {
20000646:	687b      	ldr	r3, [r7, #4]
20000648:	785b      	ldrb	r3, [r3, #1]
2000064a:	f003 0310 	and.w	r3, r3, #16
2000064e:	2b00      	cmp	r3, #0
20000650:	d021      	beq.n	20000696 <do_solenoid+0xde>
20000652:	683b      	ldr	r3, [r7, #0]
20000654:	785b      	ldrb	r3, [r3, #1]
20000656:	f003 0310 	and.w	r3, r3, #16
2000065a:	2b00      	cmp	r3, #0
2000065c:	d11b      	bne.n	20000696 <do_solenoid+0xde>
        milliseconds += increment;
2000065e:	f249 73fc 	movw	r3, #38908	; 0x97fc
20000662:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000666:	681a      	ldr	r2, [r3, #0]
20000668:	f649 0300 	movw	r3, #38912	; 0x9800
2000066c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000670:	681b      	ldr	r3, [r3, #0]
20000672:	441a      	add	r2, r3
20000674:	f249 73fc 	movw	r3, #38908	; 0x97fc
20000678:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000067c:	601a      	str	r2, [r3, #0]
        printf("Incrementing solenoid time to: %d ms\r\n", milliseconds);
2000067e:	f249 73fc 	movw	r3, #38908	; 0x97fc
20000682:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000686:	681b      	ldr	r3, [r3, #0]
20000688:	f249 10c0 	movw	r0, #37312	; 0x91c0
2000068c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000690:	4619      	mov	r1, r3
20000692:	f003 fb7b 	bl	20003d8c <printf>
    }
    if (n64_pressed(C_Down)) {
20000696:	687b      	ldr	r3, [r7, #4]
20000698:	785b      	ldrb	r3, [r3, #1]
2000069a:	f003 0320 	and.w	r3, r3, #32
2000069e:	2b00      	cmp	r3, #0
200006a0:	d03b      	beq.n	2000071a <do_solenoid+0x162>
200006a2:	683b      	ldr	r3, [r7, #0]
200006a4:	785b      	ldrb	r3, [r3, #1]
200006a6:	f003 0320 	and.w	r3, r3, #32
200006aa:	2b00      	cmp	r3, #0
200006ac:	d135      	bne.n	2000071a <do_solenoid+0x162>
        if (milliseconds <= increment) {
200006ae:	f249 73fc 	movw	r3, #38908	; 0x97fc
200006b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b6:	681a      	ldr	r2, [r3, #0]
200006b8:	f649 0300 	movw	r3, #38912	; 0x9800
200006bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c0:	681b      	ldr	r3, [r3, #0]
200006c2:	429a      	cmp	r2, r3
200006c4:	d80c      	bhi.n	200006e0 <do_solenoid+0x128>
            printf("Cannot decrement solenoid time, at min: %d ms\r\n", milliseconds);
200006c6:	f249 73fc 	movw	r3, #38908	; 0x97fc
200006ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ce:	681b      	ldr	r3, [r3, #0]
200006d0:	f249 10e8 	movw	r0, #37352	; 0x91e8
200006d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006d8:	4619      	mov	r1, r3
200006da:	f003 fb57 	bl	20003d8c <printf>
200006de:	e01c      	b.n	2000071a <do_solenoid+0x162>
        }
        else {
            milliseconds -= increment;
200006e0:	f249 73fc 	movw	r3, #38908	; 0x97fc
200006e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e8:	681a      	ldr	r2, [r3, #0]
200006ea:	f649 0300 	movw	r3, #38912	; 0x9800
200006ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006f2:	681b      	ldr	r3, [r3, #0]
200006f4:	ebc3 0202 	rsb	r2, r3, r2
200006f8:	f249 73fc 	movw	r3, #38908	; 0x97fc
200006fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000700:	601a      	str	r2, [r3, #0]
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
20000702:	f249 73fc 	movw	r3, #38908	; 0x97fc
20000706:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000070a:	681b      	ldr	r3, [r3, #0]
2000070c:	f249 2018 	movw	r0, #37400	; 0x9218
20000710:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000714:	4619      	mov	r1, r3
20000716:	f003 fb39 	bl	20003d8c <printf>
        }
    }
}
2000071a:	f107 0710 	add.w	r7, r7, #16
2000071e:	46bd      	mov	sp, r7
20000720:	bd80      	pop	{r7, pc}
20000722:	bf00      	nop

20000724 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
20000724:	b580      	push	{r7, lr}
20000726:	b082      	sub	sp, #8
20000728:	af00      	add	r7, sp, #0
2000072a:	6078      	str	r0, [r7, #4]
2000072c:	6039      	str	r1, [r7, #0]

    // Digital Pitch control
    if (n64_pressed(Down)) {
2000072e:	687b      	ldr	r3, [r7, #4]
20000730:	781b      	ldrb	r3, [r3, #0]
20000732:	f003 0320 	and.w	r3, r3, #32
20000736:	2b00      	cmp	r3, #0
20000738:	d013      	beq.n	20000762 <do_servos_manual+0x3e>
2000073a:	683b      	ldr	r3, [r7, #0]
2000073c:	781b      	ldrb	r3, [r3, #0]
2000073e:	f003 0320 	and.w	r3, r3, #32
20000742:	2b00      	cmp	r3, #0
20000744:	d10d      	bne.n	20000762 <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);
20000746:	f240 1348 	movw	r3, #328	; 0x148
2000074a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000074e:	f04f 0200 	mov.w	r2, #0
20000752:	601a      	str	r2, [r3, #0]
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
20000754:	f249 2040 	movw	r0, #37440	; 0x9240
20000758:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000075c:	f003 fb84 	bl	20003e68 <puts>
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {

    // Digital Pitch control
    if (n64_pressed(Down)) {
20000760:	e03e      	b.n	200007e0 <do_servos_manual+0xbc>
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000762:	687b      	ldr	r3, [r7, #4]
20000764:	781b      	ldrb	r3, [r3, #0]
20000766:	f003 0310 	and.w	r3, r3, #16
2000076a:	2b00      	cmp	r3, #0
2000076c:	d013      	beq.n	20000796 <do_servos_manual+0x72>
2000076e:	683b      	ldr	r3, [r7, #0]
20000770:	781b      	ldrb	r3, [r3, #0]
20000772:	f003 0310 	and.w	r3, r3, #16
20000776:	2b00      	cmp	r3, #0
20000778:	d10d      	bne.n	20000796 <do_servos_manual+0x72>
        servo_do(Y_SET_REVERSE);
2000077a:	f240 134c 	movw	r3, #332	; 0x14c
2000077e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000782:	f04f 0200 	mov.w	r2, #0
20000786:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_REVERSE\r\n");
20000788:	f249 2058 	movw	r0, #37464	; 0x9258
2000078c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000790:	f003 fb6a 	bl	20003e68 <puts>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000794:	e024      	b.n	200007e0 <do_servos_manual+0xbc>
        servo_do(Y_SET_REVERSE);
        printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
20000796:	687b      	ldr	r3, [r7, #4]
20000798:	781b      	ldrb	r3, [r3, #0]
2000079a:	f003 0310 	and.w	r3, r3, #16
2000079e:	2b00      	cmp	r3, #0
200007a0:	d105      	bne.n	200007ae <do_servos_manual+0x8a>
200007a2:	683b      	ldr	r3, [r7, #0]
200007a4:	781b      	ldrb	r3, [r3, #0]
200007a6:	f003 0310 	and.w	r3, r3, #16
200007aa:	2b00      	cmp	r3, #0
200007ac:	d10b      	bne.n	200007c6 <do_servos_manual+0xa2>
200007ae:	687b      	ldr	r3, [r7, #4]
200007b0:	781b      	ldrb	r3, [r3, #0]
200007b2:	f003 0320 	and.w	r3, r3, #32
200007b6:	2b00      	cmp	r3, #0
200007b8:	d112      	bne.n	200007e0 <do_servos_manual+0xbc>
200007ba:	683b      	ldr	r3, [r7, #0]
200007bc:	781b      	ldrb	r3, [r3, #0]
200007be:	f003 0320 	and.w	r3, r3, #32
200007c2:	2b00      	cmp	r3, #0
200007c4:	d00c      	beq.n	200007e0 <do_servos_manual+0xbc>
        servo_do(Y_SET_NEUTRAL);
200007c6:	f240 1344 	movw	r3, #324	; 0x144
200007ca:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007ce:	f04f 0200 	mov.w	r2, #0
200007d2:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_NEUTRAL\r\n");
200007d4:	f249 2070 	movw	r0, #37488	; 0x9270
200007d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007dc:	f003 fb44 	bl	20003e68 <puts>
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200007e0:	687b      	ldr	r3, [r7, #4]
200007e2:	781b      	ldrb	r3, [r3, #0]
200007e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007e8:	2b00      	cmp	r3, #0
200007ea:	d013      	beq.n	20000814 <do_servos_manual+0xf0>
200007ec:	683b      	ldr	r3, [r7, #0]
200007ee:	781b      	ldrb	r3, [r3, #0]
200007f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007f4:	2b00      	cmp	r3, #0
200007f6:	d10d      	bne.n	20000814 <do_servos_manual+0xf0>
        servo_do(X_SET_FORWARD);
200007f8:	f240 1308 	movw	r3, #264	; 0x108
200007fc:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000800:	f04f 0200 	mov.w	r2, #0
20000804:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
20000806:	f249 2088 	movw	r0, #37512	; 0x9288
2000080a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000080e:	f003 fb2b 	bl	20003e68 <puts>
        servo_do(Y_SET_NEUTRAL);
        printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000812:	e03e      	b.n	20000892 <do_servos_manual+0x16e>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000814:	687b      	ldr	r3, [r7, #4]
20000816:	781b      	ldrb	r3, [r3, #0]
20000818:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000081c:	2b00      	cmp	r3, #0
2000081e:	d013      	beq.n	20000848 <do_servos_manual+0x124>
20000820:	683b      	ldr	r3, [r7, #0]
20000822:	781b      	ldrb	r3, [r3, #0]
20000824:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000828:	2b00      	cmp	r3, #0
2000082a:	d10d      	bne.n	20000848 <do_servos_manual+0x124>
        servo_do(X_SET_REVERSE);
2000082c:	f240 130c 	movw	r3, #268	; 0x10c
20000830:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000834:	f04f 0200 	mov.w	r2, #0
20000838:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
2000083a:	f249 20a0 	movw	r0, #37536	; 0x92a0
2000083e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000842:	f003 fb11 	bl	20003e68 <puts>
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000846:	e024      	b.n	20000892 <do_servos_manual+0x16e>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
20000848:	687b      	ldr	r3, [r7, #4]
2000084a:	781b      	ldrb	r3, [r3, #0]
2000084c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000850:	2b00      	cmp	r3, #0
20000852:	d105      	bne.n	20000860 <do_servos_manual+0x13c>
20000854:	683b      	ldr	r3, [r7, #0]
20000856:	781b      	ldrb	r3, [r3, #0]
20000858:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000085c:	2b00      	cmp	r3, #0
2000085e:	d10b      	bne.n	20000878 <do_servos_manual+0x154>
20000860:	687b      	ldr	r3, [r7, #4]
20000862:	781b      	ldrb	r3, [r3, #0]
20000864:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000868:	2b00      	cmp	r3, #0
2000086a:	d112      	bne.n	20000892 <do_servos_manual+0x16e>
2000086c:	683b      	ldr	r3, [r7, #0]
2000086e:	781b      	ldrb	r3, [r3, #0]
20000870:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000874:	2b00      	cmp	r3, #0
20000876:	d00c      	beq.n	20000892 <do_servos_manual+0x16e>
        servo_do(X_SET_NEUTRAL);
20000878:	f240 1304 	movw	r3, #260	; 0x104
2000087c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000880:	f04f 0200 	mov.w	r2, #0
20000884:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_NEUTRAL);
        printf("servo_do X_SET_NEUTRAL\r\n");
20000886:	f249 20b8 	movw	r0, #37560	; 0x92b8
2000088a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000088e:	f003 faeb 	bl	20003e68 <puts>
    }

    // Read out the counts
    if (n64_pressed(C_Right)) {
20000892:	687b      	ldr	r3, [r7, #4]
20000894:	785b      	ldrb	r3, [r3, #1]
20000896:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000089a:	2b00      	cmp	r3, #0
2000089c:	d007      	beq.n	200008ae <do_servos_manual+0x18a>
2000089e:	683b      	ldr	r3, [r7, #0]
200008a0:	785b      	ldrb	r3, [r3, #1]
200008a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008a6:	2b00      	cmp	r3, #0
200008a8:	d101      	bne.n	200008ae <do_servos_manual+0x18a>
    	servos_print_counts();
200008aa:	f000 fc8f 	bl	200011cc <servos_print_counts>
    	//servo_do(X_RETURN_TO_ZERO);
		//printf("X Servo beginning Return to Zero\r\n");
    //}

    // Zero the counts
    if (n64_pressed(B)) {
200008ae:	687b      	ldr	r3, [r7, #4]
200008b0:	781b      	ldrb	r3, [r3, #0]
200008b2:	f003 0302 	and.w	r3, r3, #2
200008b6:	2b00      	cmp	r3, #0
200008b8:	d019      	beq.n	200008ee <do_servos_manual+0x1ca>
200008ba:	683b      	ldr	r3, [r7, #0]
200008bc:	781b      	ldrb	r3, [r3, #0]
200008be:	f003 0302 	and.w	r3, r3, #2
200008c2:	2b00      	cmp	r3, #0
200008c4:	d113      	bne.n	200008ee <do_servos_manual+0x1ca>
    	servo_do(X_SET_ZERO);
200008c6:	f240 1310 	movw	r3, #272	; 0x110
200008ca:	f2c4 0305 	movt	r3, #16389	; 0x4005
200008ce:	f04f 0200 	mov.w	r2, #0
200008d2:	601a      	str	r2, [r3, #0]
    	servo_do(Y_SET_ZERO);
200008d4:	f240 1350 	movw	r3, #336	; 0x150
200008d8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200008dc:	f04f 0200 	mov.w	r2, #0
200008e0:	601a      	str	r2, [r3, #0]
    	printf("Setting zero location for servos\r\n");
200008e2:	f249 20d0 	movw	r0, #37584	; 0x92d0
200008e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008ea:	f003 fabd 	bl	20003e68 <puts>
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200008ee:	687b      	ldr	r3, [r7, #4]
200008f0:	789a      	ldrb	r2, [r3, #2]
200008f2:	683b      	ldr	r3, [r7, #0]
200008f4:	789b      	ldrb	r3, [r3, #2]
200008f6:	b252      	sxtb	r2, r2
200008f8:	b25b      	sxtb	r3, r3
200008fa:	429a      	cmp	r2, r3
200008fc:	d107      	bne.n	2000090e <do_servos_manual+0x1ea>
    	state->Y_axis != last_state->Y_axis ) {
200008fe:	687b      	ldr	r3, [r7, #4]
20000900:	78da      	ldrb	r2, [r3, #3]
20000902:	683b      	ldr	r3, [r7, #0]
20000904:	78db      	ldrb	r3, [r3, #3]
    	printf("Setting zero location for servos\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
20000906:	b252      	sxtb	r2, r2
20000908:	b25b      	sxtb	r3, r3
2000090a:	429a      	cmp	r2, r3
2000090c:	d016      	beq.n	2000093c <do_servos_manual+0x218>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
2000090e:	6878      	ldr	r0, [r7, #4]
20000910:	f649 512c 	movw	r1, #40236	; 0x9d2c
20000914:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000918:	f000 fbe4 	bl	200010e4 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
2000091c:	f649 532c 	movw	r3, #40236	; 0x9d2c
20000920:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000924:	681b      	ldr	r3, [r3, #0]
20000926:	4618      	mov	r0, r3
20000928:	f000 fbf8 	bl	2000111c <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
2000092c:	f649 532c 	movw	r3, #40236	; 0x9d2c
20000930:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000934:	685b      	ldr	r3, [r3, #4]
20000936:	4618      	mov	r0, r3
20000938:	f000 fc1c 	bl	20001174 <set_y_servo_analog_pw>
    }
}
2000093c:	f107 0708 	add.w	r7, r7, #8
20000940:	46bd      	mov	sp, r7
20000942:	bd80      	pop	{r7, pc}

20000944 <do_automatic>:
 *
 * This mode runs as its own decision loop, using the camera and
 * distance sensor to find the targets, and taking control of
 * the servos and trigger to accomplish this.
 */
void do_automatic(n64_state_t* state, n64_state_t* last_state) {
20000944:	b580      	push	{r7, lr}
20000946:	b088      	sub	sp, #32
20000948:	af00      	add	r7, sp, #0
2000094a:	6078      	str	r0, [r7, #4]
2000094c:	6039      	str	r1, [r7, #0]

    if (! n64_pressed(R)) {
2000094e:	687b      	ldr	r3, [r7, #4]
20000950:	785b      	ldrb	r3, [r3, #1]
20000952:	f003 0308 	and.w	r3, r3, #8
20000956:	2b00      	cmp	r3, #0
20000958:	f000 80db 	beq.w	20000b12 <do_automatic+0x1ce>
2000095c:	683b      	ldr	r3, [r7, #0]
2000095e:	785b      	ldrb	r3, [r3, #1]
20000960:	f003 0308 	and.w	r3, r3, #8
20000964:	2b00      	cmp	r3, #0
20000966:	f040 80d6 	bne.w	20000b16 <do_automatic+0x1d2>
        return;
    }

    printf("Beginning seek-and-destroy!\r\n");
2000096a:	f249 20f4 	movw	r0, #37620	; 0x92f4
2000096e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000972:	f003 fa79 	bl	20003e68 <puts>

    // turn on the laser
    MSS_GPIO_set_output(MSS_GPIO_0, 1);
20000976:	f04f 0000 	mov.w	r0, #0
2000097a:	f04f 0101 	mov.w	r1, #1
2000097e:	f001 fe11 	bl	200025a4 <MSS_GPIO_set_output>

    int active = 1;
20000982:	f04f 0301 	mov.w	r3, #1
20000986:	613b      	str	r3, [r7, #16]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
20000988:	f644 13f0 	movw	r3, #18928	; 0x49f0
2000098c:	f2c0 0302 	movt	r3, #2
20000990:	617b      	str	r3, [r7, #20]
    uint32_t y_pw = SERVO_NEUTRAL;
20000992:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000996:	f2c0 0302 	movt	r3, #2
2000099a:	61bb      	str	r3, [r7, #24]
    uint8_t x_on_target = 0;
2000099c:	f04f 0300 	mov.w	r3, #0
200009a0:	77bb      	strb	r3, [r7, #30]
    uint8_t y_on_target = 0;
200009a2:	f04f 0300 	mov.w	r3, #0
200009a6:	77fb      	strb	r3, [r7, #31]

    while (active) {
200009a8:	e0a8      	b.n	20000afc <do_automatic+0x1b8>

        if ( Pixy_get_target_location(&target) == -1 ) {
200009aa:	f107 030c 	add.w	r3, r7, #12
200009ae:	4618      	mov	r0, r3
200009b0:	f000 fa7e 	bl	20000eb0 <Pixy_get_target_location>
200009b4:	4603      	mov	r3, r0
200009b6:	f1b3 3fff 	cmp.w	r3, #4294967295
200009ba:	d06e      	beq.n	20000a9a <do_automatic+0x156>
            // start a failure timeout timer?
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
200009bc:	89bb      	ldrh	r3, [r7, #12]
200009be:	b21a      	sxth	r2, r3
200009c0:	89fb      	ldrh	r3, [r7, #14]
200009c2:	b21b      	sxth	r3, r3
200009c4:	f249 3014 	movw	r0, #37652	; 0x9314
200009c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009cc:	4611      	mov	r1, r2
200009ce:	461a      	mov	r2, r3
200009d0:	f003 f9dc 	bl	20003d8c <printf>

        	// X servo adjustment
        	if (target.x < (PIXY_X_CENTER - PIXY_DEADZONE)) {
200009d4:	89bb      	ldrh	r3, [r7, #12]
200009d6:	b21b      	sxth	r3, r3
200009d8:	2b9a      	cmp	r3, #154	; 0x9a
200009da:	dc08      	bgt.n	200009ee <do_automatic+0xaa>
        		x_pw = SERVO_HALF_REVERSE; // go left
200009dc:	f64e 0348 	movw	r3, #59464	; 0xe848
200009e0:	f2c0 0301 	movt	r3, #1
200009e4:	617b      	str	r3, [r7, #20]
        		x_on_target = 0;
200009e6:	f04f 0300 	mov.w	r3, #0
200009ea:	77bb      	strb	r3, [r7, #30]
200009ec:	e01a      	b.n	20000a24 <do_automatic+0xe0>
        	}
        	else if (target.x > (PIXY_X_CENTER + PIXY_DEADZONE)) {
200009ee:	89bb      	ldrh	r3, [r7, #12]
200009f0:	b21b      	sxth	r3, r3
200009f2:	2ba5      	cmp	r3, #165	; 0xa5
200009f4:	dd08      	ble.n	20000a08 <do_automatic+0xc4>
        		x_pw = SERVO_HALF_FORWARD; // go right
200009f6:	f64a 3398 	movw	r3, #43928	; 0xab98
200009fa:	f2c0 0302 	movt	r3, #2
200009fe:	617b      	str	r3, [r7, #20]
        		x_on_target = 0;
20000a00:	f04f 0300 	mov.w	r3, #0
20000a04:	77bb      	strb	r3, [r7, #30]
20000a06:	e00d      	b.n	20000a24 <do_automatic+0xe0>
        	}
        	else {
        		x_pw = SERVO_NEUTRAL;
20000a08:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000a0c:	f2c0 0302 	movt	r3, #2
20000a10:	617b      	str	r3, [r7, #20]
        		x_on_target = 1;
20000a12:	f04f 0301 	mov.w	r3, #1
20000a16:	77bb      	strb	r3, [r7, #30]
        		printf("X on target!\r\n");
20000a18:	f249 3024 	movw	r0, #37668	; 0x9324
20000a1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a20:	f003 fa22 	bl	20003e68 <puts>
        	}

        	// Y servo adjustment
        	if (target.y < (PIXY_Y_CENTER - PIXY_DEADZONE)) {
20000a24:	89fb      	ldrh	r3, [r7, #14]
20000a26:	b21b      	sxth	r3, r3
20000a28:	2b5e      	cmp	r3, #94	; 0x5e
20000a2a:	dc08      	bgt.n	20000a3e <do_automatic+0xfa>
        		y_pw = SERVO_HALF_FORWARD; // go down
20000a2c:	f64a 3398 	movw	r3, #43928	; 0xab98
20000a30:	f2c0 0302 	movt	r3, #2
20000a34:	61bb      	str	r3, [r7, #24]
        		y_on_target = 0;
20000a36:	f04f 0300 	mov.w	r3, #0
20000a3a:	77fb      	strb	r3, [r7, #31]
20000a3c:	e01a      	b.n	20000a74 <do_automatic+0x130>
        	}
        	else if (target.y > (PIXY_Y_CENTER + PIXY_DEADZONE)) {
20000a3e:	89fb      	ldrh	r3, [r7, #14]
20000a40:	b21b      	sxth	r3, r3
20000a42:	2b69      	cmp	r3, #105	; 0x69
20000a44:	dd08      	ble.n	20000a58 <do_automatic+0x114>
        		y_pw = SERVO_HALF_REVERSE; // go up
20000a46:	f64e 0348 	movw	r3, #59464	; 0xe848
20000a4a:	f2c0 0301 	movt	r3, #1
20000a4e:	61bb      	str	r3, [r7, #24]
        		y_on_target = 0;
20000a50:	f04f 0300 	mov.w	r3, #0
20000a54:	77fb      	strb	r3, [r7, #31]
20000a56:	e00d      	b.n	20000a74 <do_automatic+0x130>
        	}
        	else {
        		y_pw = SERVO_NEUTRAL;
20000a58:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000a5c:	f2c0 0302 	movt	r3, #2
20000a60:	61bb      	str	r3, [r7, #24]
        		y_on_target = 1;
20000a62:	f04f 0301 	mov.w	r3, #1
20000a66:	77fb      	strb	r3, [r7, #31]
        		printf("Y on target!\r\n");
20000a68:	f249 3034 	movw	r0, #37684	; 0x9334
20000a6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a70:	f003 f9fa 	bl	20003e68 <puts>
        	}

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000a74:	6978      	ldr	r0, [r7, #20]
20000a76:	f000 fb51 	bl	2000111c <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000a7a:	69b8      	ldr	r0, [r7, #24]
20000a7c:	f000 fb7a 	bl	20001174 <set_y_servo_analog_pw>

        	// fire a dart, then exit the loop after getting n64 state
        	if (x_on_target && y_on_target) {
20000a80:	7fbb      	ldrb	r3, [r7, #30]
20000a82:	2b00      	cmp	r3, #0
20000a84:	d009      	beq.n	20000a9a <do_automatic+0x156>
20000a86:	7ffb      	ldrb	r3, [r7, #31]
20000a88:	2b00      	cmp	r3, #0
20000a8a:	d006      	beq.n	20000a9a <do_automatic+0x156>
        		trigger_solenoid_activate(TRIGGER_DURATION);
20000a8c:	f04f 001e 	mov.w	r0, #30
20000a90:	f7ff fd18 	bl	200004c4 <trigger_solenoid_activate>
        		active = 0;
20000a94:	f04f 0300 	mov.w	r3, #0
20000a98:	613b      	str	r3, [r7, #16]
        	}
        }

        if (n64_pressed(B)) {
20000a9a:	687b      	ldr	r3, [r7, #4]
20000a9c:	781b      	ldrb	r3, [r3, #0]
20000a9e:	f003 0302 	and.w	r3, r3, #2
20000aa2:	2b00      	cmp	r3, #0
20000aa4:	d01c      	beq.n	20000ae0 <do_automatic+0x19c>
20000aa6:	683b      	ldr	r3, [r7, #0]
20000aa8:	781b      	ldrb	r3, [r3, #0]
20000aaa:	f003 0302 	and.w	r3, r3, #2
20000aae:	2b00      	cmp	r3, #0
20000ab0:	d116      	bne.n	20000ae0 <do_automatic+0x19c>
            active = 0;
20000ab2:	f04f 0300 	mov.w	r3, #0
20000ab6:	613b      	str	r3, [r7, #16]
            servo_do(X_SET_NEUTRAL);
20000ab8:	f240 1304 	movw	r3, #260	; 0x104
20000abc:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000ac0:	f04f 0200 	mov.w	r2, #0
20000ac4:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000ac6:	f240 1344 	movw	r3, #324	; 0x144
20000aca:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000ace:	f04f 0200 	mov.w	r2, #0
20000ad2:	601a      	str	r2, [r3, #0]
            printf("Aborting seek-and-destroy\r\n");
20000ad4:	f249 3044 	movw	r0, #37700	; 0x9344
20000ad8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000adc:	f003 f9c4 	bl	20003e68 <puts>

        }

        *last_state = *state;
20000ae0:	683a      	ldr	r2, [r7, #0]
20000ae2:	687b      	ldr	r3, [r7, #4]
20000ae4:	4611      	mov	r1, r2
20000ae6:	461a      	mov	r2, r3
20000ae8:	f04f 0304 	mov.w	r3, #4
20000aec:	4608      	mov	r0, r1
20000aee:	4611      	mov	r1, r2
20000af0:	461a      	mov	r2, r3
20000af2:	f003 f815 	bl	20003b20 <memcpy>
        n64_get_state( state );
20000af6:	6878      	ldr	r0, [r7, #4]
20000af8:	f000 fa02 	bl	20000f00 <n64_get_state>
    uint32_t x_pw = SERVO_NEUTRAL;
    uint32_t y_pw = SERVO_NEUTRAL;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;

    while (active) {
20000afc:	693b      	ldr	r3, [r7, #16]
20000afe:	2b00      	cmp	r3, #0
20000b00:	f47f af53 	bne.w	200009aa <do_automatic+0x66>
        *last_state = *state;
        n64_get_state( state );
    }

    // shut off the laser
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000b04:	f04f 0000 	mov.w	r0, #0
20000b08:	f04f 0100 	mov.w	r1, #0
20000b0c:	f001 fd4a 	bl	200025a4 <MSS_GPIO_set_output>
20000b10:	e002      	b.n	20000b18 <do_automatic+0x1d4>
 * the servos and trigger to accomplish this.
 */
void do_automatic(n64_state_t* state, n64_state_t* last_state) {

    if (! n64_pressed(R)) {
        return;
20000b12:	bf00      	nop
20000b14:	e000      	b.n	20000b18 <do_automatic+0x1d4>
20000b16:	bf00      	nop
        n64_get_state( state );
    }

    // shut off the laser
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000b18:	f107 0720 	add.w	r7, r7, #32
20000b1c:	46bd      	mov	sp, r7
20000b1e:	bd80      	pop	{r7, pc}

20000b20 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20000b20:	b580      	push	{r7, lr}
20000b22:	b084      	sub	sp, #16
20000b24:	af00      	add	r7, sp, #0
20000b26:	4603      	mov	r3, r0
20000b28:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000b2a:	f649 6010 	movw	r0, #40464	; 0x9e10
20000b2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b32:	f04f 0100 	mov.w	r1, #0
20000b36:	f001 f937 	bl	20001da8 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20000b3a:	79fb      	ldrb	r3, [r7, #7]
20000b3c:	f649 6010 	movw	r0, #40464	; 0x9e10
20000b40:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b44:	4619      	mov	r1, r3
20000b46:	f001 f9fb 	bl	20001f40 <MSS_SPI_transfer_frame>
20000b4a:	4603      	mov	r3, r0
20000b4c:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000b4e:	f649 6010 	movw	r0, #40464	; 0x9e10
20000b52:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b56:	f04f 0100 	mov.w	r1, #0
20000b5a:	f001 f9a9 	bl	20001eb0 <MSS_SPI_clear_slave_select>

    return in_rx;
20000b5e:	7bfb      	ldrb	r3, [r7, #15]
}
20000b60:	4618      	mov	r0, r3
20000b62:	f107 0710 	add.w	r7, r7, #16
20000b66:	46bd      	mov	sp, r7
20000b68:	bd80      	pop	{r7, pc}
20000b6a:	bf00      	nop

20000b6c <getWord>:

uint16_t getWord() {
20000b6c:	b580      	push	{r7, lr}
20000b6e:	b082      	sub	sp, #8
20000b70:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
20000b72:	f04f 0300 	mov.w	r3, #0
20000b76:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
20000b78:	f649 5374 	movw	r3, #40308	; 0x9d74
20000b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b80:	781b      	ldrb	r3, [r3, #0]
20000b82:	2b00      	cmp	r3, #0
20000b84:	d035      	beq.n	20000bf2 <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
20000b86:	f04f 005b 	mov.w	r0, #91	; 0x5b
20000b8a:	f7ff ffc9 	bl	20000b20 <getByte>
20000b8e:	4603      	mov	r3, r0
20000b90:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
20000b92:	f649 5375 	movw	r3, #40309	; 0x9d75
20000b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b9a:	781a      	ldrb	r2, [r3, #0]
20000b9c:	4611      	mov	r1, r2
20000b9e:	f649 5334 	movw	r3, #40244	; 0x9d34
20000ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ba6:	5c5b      	ldrb	r3, [r3, r1]
20000ba8:	71fb      	strb	r3, [r7, #7]
20000baa:	f102 0301 	add.w	r3, r2, #1
20000bae:	b2da      	uxtb	r2, r3
20000bb0:	f649 5375 	movw	r3, #40309	; 0x9d75
20000bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bb8:	701a      	strb	r2, [r3, #0]
        g_outLen--;
20000bba:	f649 5374 	movw	r3, #40308	; 0x9d74
20000bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bc2:	781b      	ldrb	r3, [r3, #0]
20000bc4:	f103 33ff 	add.w	r3, r3, #4294967295
20000bc8:	b2da      	uxtb	r2, r3
20000bca:	f649 5374 	movw	r3, #40308	; 0x9d74
20000bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd2:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20000bd4:	f649 5375 	movw	r3, #40309	; 0x9d75
20000bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bdc:	781b      	ldrb	r3, [r3, #0]
20000bde:	2b40      	cmp	r3, #64	; 0x40
20000be0:	d10e      	bne.n	20000c00 <getWord+0x94>
            g_outReadIndex = 0;
20000be2:	f649 5375 	movw	r3, #40309	; 0x9d75
20000be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bea:	f04f 0200 	mov.w	r2, #0
20000bee:	701a      	strb	r2, [r3, #0]
20000bf0:	e007      	b.n	20000c02 <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20000bf2:	f04f 005a 	mov.w	r0, #90	; 0x5a
20000bf6:	f7ff ff93 	bl	20000b20 <getByte>
20000bfa:	4603      	mov	r3, r0
20000bfc:	80bb      	strh	r3, [r7, #4]
20000bfe:	e000      	b.n	20000c02 <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20000c00:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20000c02:	88bb      	ldrh	r3, [r7, #4]
20000c04:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000c08:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
20000c0a:	79fb      	ldrb	r3, [r7, #7]
20000c0c:	4618      	mov	r0, r3
20000c0e:	f7ff ff87 	bl	20000b20 <getByte>
20000c12:	4603      	mov	r3, r0
20000c14:	71bb      	strb	r3, [r7, #6]
    w |= c;
20000c16:	79ba      	ldrb	r2, [r7, #6]
20000c18:	88bb      	ldrh	r3, [r7, #4]
20000c1a:	ea42 0303 	orr.w	r3, r2, r3
20000c1e:	80bb      	strh	r3, [r7, #4]

    return w;
20000c20:	88bb      	ldrh	r3, [r7, #4]
}
20000c22:	4618      	mov	r0, r3
20000c24:	f107 0708 	add.w	r7, r7, #8
20000c28:	46bd      	mov	sp, r7
20000c2a:	bd80      	pop	{r7, pc}

20000c2c <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20000c2c:	b580      	push	{r7, lr}
20000c2e:	b084      	sub	sp, #16
20000c30:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20000c32:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
20000c36:	f002 fc99 	bl	2000356c <malloc>
20000c3a:	4603      	mov	r3, r0
20000c3c:	461a      	mov	r2, r3
20000c3e:	f649 53b8 	movw	r3, #40376	; 0x9db8
20000c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c46:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
20000c48:	f04f 0308 	mov.w	r3, #8
20000c4c:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
20000c4e:	f649 6010 	movw	r0, #40464	; 0x9e10
20000c52:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c56:	f000 fecd 	bl	200019f4 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
20000c5a:	79fb      	ldrb	r3, [r7, #7]
20000c5c:	9300      	str	r3, [sp, #0]
20000c5e:	f649 6010 	movw	r0, #40464	; 0x9e10
20000c62:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c66:	f04f 0100 	mov.w	r1, #0
20000c6a:	f04f 0200 	mov.w	r2, #0
20000c6e:	f04f 0307 	mov.w	r3, #7
20000c72:	f001 f809 	bl	20001c88 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
20000c76:	f107 0708 	add.w	r7, r7, #8
20000c7a:	46bd      	mov	sp, r7
20000c7c:	bd80      	pop	{r7, pc}
20000c7e:	bf00      	nop

20000c80 <Pixy_get_start>:

int Pixy_get_start(void) {
20000c80:	b580      	push	{r7, lr}
20000c82:	b082      	sub	sp, #8
20000c84:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
20000c86:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000c8a:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
20000c8c:	f7ff ff6e 	bl	20000b6c <getWord>
20000c90:	4603      	mov	r3, r0
20000c92:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
20000c94:	88bb      	ldrh	r3, [r7, #4]
20000c96:	2b00      	cmp	r3, #0
20000c98:	d105      	bne.n	20000ca6 <Pixy_get_start+0x26>
20000c9a:	88fb      	ldrh	r3, [r7, #6]
20000c9c:	2b00      	cmp	r3, #0
20000c9e:	d102      	bne.n	20000ca6 <Pixy_get_start+0x26>
            return 0;  // no start code
20000ca0:	f04f 0300 	mov.w	r3, #0
20000ca4:	e033      	b.n	20000d0e <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20000ca6:	88ba      	ldrh	r2, [r7, #4]
20000ca8:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000cac:	429a      	cmp	r2, r3
20000cae:	d10e      	bne.n	20000cce <Pixy_get_start+0x4e>
20000cb0:	88fa      	ldrh	r2, [r7, #6]
20000cb2:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000cb6:	429a      	cmp	r2, r3
20000cb8:	d109      	bne.n	20000cce <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
20000cba:	f649 53bc 	movw	r3, #40380	; 0x9dbc
20000cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cc2:	f04f 0200 	mov.w	r2, #0
20000cc6:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
20000cc8:	f04f 0301 	mov.w	r3, #1
20000ccc:	e01f      	b.n	20000d0e <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
20000cce:	88ba      	ldrh	r2, [r7, #4]
20000cd0:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000cd4:	429a      	cmp	r2, r3
20000cd6:	d10e      	bne.n	20000cf6 <Pixy_get_start+0x76>
20000cd8:	88fa      	ldrh	r2, [r7, #6]
20000cda:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000cde:	429a      	cmp	r2, r3
20000ce0:	d109      	bne.n	20000cf6 <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
20000ce2:	f649 53bc 	movw	r3, #40380	; 0x9dbc
20000ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cea:	f04f 0201 	mov.w	r2, #1
20000cee:	701a      	strb	r2, [r3, #0]
            return 1;
20000cf0:	f04f 0301 	mov.w	r3, #1
20000cf4:	e00b      	b.n	20000d0e <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
20000cf6:	88ba      	ldrh	r2, [r7, #4]
20000cf8:	f245 53aa 	movw	r3, #21930	; 0x55aa
20000cfc:	429a      	cmp	r2, r3
20000cfe:	d103      	bne.n	20000d08 <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
20000d00:	f04f 0000 	mov.w	r0, #0
20000d04:	f7ff ff0c 	bl	20000b20 <getByte>

        lastw = w;
20000d08:	88bb      	ldrh	r3, [r7, #4]
20000d0a:	80fb      	strh	r3, [r7, #6]
    }
20000d0c:	e7be      	b.n	20000c8c <Pixy_get_start+0xc>
}
20000d0e:	4618      	mov	r0, r3
20000d10:	f107 0708 	add.w	r7, r7, #8
20000d14:	46bd      	mov	sp, r7
20000d16:	bd80      	pop	{r7, pc}

20000d18 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20000d18:	b580      	push	{r7, lr}
20000d1a:	b086      	sub	sp, #24
20000d1c:	af00      	add	r7, sp, #0
20000d1e:	4603      	mov	r3, r0
20000d20:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20000d22:	f649 5378 	movw	r3, #40312	; 0x9d78
20000d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d2a:	681b      	ldr	r3, [r3, #0]
20000d2c:	2b00      	cmp	r3, #0
20000d2e:	d107      	bne.n	20000d40 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
20000d30:	f7ff ffa6 	bl	20000c80 <Pixy_get_start>
20000d34:	4603      	mov	r3, r0
20000d36:	2b00      	cmp	r3, #0
20000d38:	d10a      	bne.n	20000d50 <Pixy_get_blocks+0x38>
            return 0;
20000d3a:	f04f 0300 	mov.w	r3, #0
20000d3e:	e0b1      	b.n	20000ea4 <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20000d40:	f649 5378 	movw	r3, #40312	; 0x9d78
20000d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d48:	f04f 0200 	mov.w	r2, #0
20000d4c:	601a      	str	r2, [r3, #0]
20000d4e:	e000      	b.n	20000d52 <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
20000d50:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000d52:	f04f 0300 	mov.w	r3, #0
20000d56:	81fb      	strh	r3, [r7, #14]
20000d58:	e09b      	b.n	20000e92 <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20000d5a:	f7ff ff07 	bl	20000b6c <getWord>
20000d5e:	4603      	mov	r3, r0
20000d60:	823b      	strh	r3, [r7, #16]
        if (checksum ==
20000d62:	8a3a      	ldrh	r2, [r7, #16]
20000d64:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000d68:	429a      	cmp	r2, r3
20000d6a:	d10f      	bne.n	20000d8c <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20000d6c:	f649 5378 	movw	r3, #40312	; 0x9d78
20000d70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d74:	f04f 0201 	mov.w	r2, #1
20000d78:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
20000d7a:	f649 53bc 	movw	r3, #40380	; 0x9dbc
20000d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d82:	f04f 0200 	mov.w	r2, #0
20000d86:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000d88:	89fb      	ldrh	r3, [r7, #14]
20000d8a:	e08b      	b.n	20000ea4 <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
20000d8c:	8a3a      	ldrh	r2, [r7, #16]
20000d8e:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000d92:	429a      	cmp	r2, r3
20000d94:	d10f      	bne.n	20000db6 <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
20000d96:	f649 5378 	movw	r3, #40312	; 0x9d78
20000d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d9e:	f04f 0201 	mov.w	r2, #1
20000da2:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
20000da4:	f649 53bc 	movw	r3, #40380	; 0x9dbc
20000da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dac:	f04f 0201 	mov.w	r2, #1
20000db0:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000db2:	89fb      	ldrh	r3, [r7, #14]
20000db4:	e076      	b.n	20000ea4 <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
20000db6:	8a3b      	ldrh	r3, [r7, #16]
20000db8:	2b00      	cmp	r3, #0
20000dba:	d101      	bne.n	20000dc0 <Pixy_get_blocks+0xa8>
            return blockCount;
20000dbc:	89fb      	ldrh	r3, [r7, #14]
20000dbe:	e071      	b.n	20000ea4 <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
20000dc0:	f649 53b8 	movw	r3, #40376	; 0x9db8
20000dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dc8:	6819      	ldr	r1, [r3, #0]
20000dca:	89fa      	ldrh	r2, [r7, #14]
20000dcc:	4613      	mov	r3, r2
20000dce:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000dd2:	4413      	add	r3, r2
20000dd4:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000dd8:	440b      	add	r3, r1
20000dda:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20000ddc:	f04f 0300 	mov.w	r3, #0
20000de0:	72fb      	strb	r3, [r7, #11]
20000de2:	f04f 0300 	mov.w	r3, #0
20000de6:	827b      	strh	r3, [r7, #18]
20000de8:	e021      	b.n	20000e2e <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
20000dea:	f649 53bc 	movw	r3, #40380	; 0x9dbc
20000dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000df2:	781b      	ldrb	r3, [r3, #0]
20000df4:	2b00      	cmp	r3, #0
20000df6:	d107      	bne.n	20000e08 <Pixy_get_blocks+0xf0>
20000df8:	7afb      	ldrb	r3, [r7, #11]
20000dfa:	2b04      	cmp	r3, #4
20000dfc:	d904      	bls.n	20000e08 <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
20000dfe:	697b      	ldr	r3, [r7, #20]
20000e00:	f04f 0200 	mov.w	r2, #0
20000e04:	815a      	strh	r2, [r3, #10]
                break;
20000e06:	e015      	b.n	20000e34 <Pixy_get_blocks+0x11c>
            }
            w = getWord();
20000e08:	f7ff feb0 	bl	20000b6c <getWord>
20000e0c:	4603      	mov	r3, r0
20000e0e:	81bb      	strh	r3, [r7, #12]
            sum += w;
20000e10:	8a7a      	ldrh	r2, [r7, #18]
20000e12:	89bb      	ldrh	r3, [r7, #12]
20000e14:	4413      	add	r3, r2
20000e16:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
20000e18:	697a      	ldr	r2, [r7, #20]
20000e1a:	7afb      	ldrb	r3, [r7, #11]
20000e1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000e20:	4413      	add	r3, r2
20000e22:	89ba      	ldrh	r2, [r7, #12]
20000e24:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20000e26:	7afb      	ldrb	r3, [r7, #11]
20000e28:	f103 0301 	add.w	r3, r3, #1
20000e2c:	72fb      	strb	r3, [r7, #11]
20000e2e:	7afb      	ldrb	r3, [r7, #11]
20000e30:	2b05      	cmp	r3, #5
20000e32:	d9da      	bls.n	20000dea <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20000e34:	8a3a      	ldrh	r2, [r7, #16]
20000e36:	8a7b      	ldrh	r3, [r7, #18]
20000e38:	429a      	cmp	r2, r3
20000e3a:	d104      	bne.n	20000e46 <Pixy_get_blocks+0x12e>
            blockCount++;
20000e3c:	89fb      	ldrh	r3, [r7, #14]
20000e3e:	f103 0301 	add.w	r3, r3, #1
20000e42:	81fb      	strh	r3, [r7, #14]
20000e44:	e005      	b.n	20000e52 <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
20000e46:	f249 3060 	movw	r0, #37728	; 0x9360
20000e4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e4e:	f003 f80b 	bl	20003e68 <puts>

        w = getWord();
20000e52:	f7ff fe8b 	bl	20000b6c <getWord>
20000e56:	4603      	mov	r3, r0
20000e58:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
20000e5a:	89ba      	ldrh	r2, [r7, #12]
20000e5c:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000e60:	429a      	cmp	r2, r3
20000e62:	d107      	bne.n	20000e74 <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
20000e64:	f649 53bc 	movw	r3, #40380	; 0x9dbc
20000e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e6c:	f04f 0200 	mov.w	r2, #0
20000e70:	701a      	strb	r2, [r3, #0]
20000e72:	e00e      	b.n	20000e92 <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
20000e74:	89ba      	ldrh	r2, [r7, #12]
20000e76:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000e7a:	429a      	cmp	r2, r3
20000e7c:	d107      	bne.n	20000e8e <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
20000e7e:	f649 53bc 	movw	r3, #40380	; 0x9dbc
20000e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e86:	f04f 0201 	mov.w	r2, #1
20000e8a:	701a      	strb	r2, [r3, #0]
20000e8c:	e001      	b.n	20000e92 <Pixy_get_blocks+0x17a>
        else
            return blockCount;
20000e8e:	89fb      	ldrh	r3, [r7, #14]
20000e90:	e008      	b.n	20000ea4 <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000e92:	89fa      	ldrh	r2, [r7, #14]
20000e94:	88fb      	ldrh	r3, [r7, #6]
20000e96:	429a      	cmp	r2, r3
20000e98:	d203      	bcs.n	20000ea2 <Pixy_get_blocks+0x18a>
20000e9a:	89fb      	ldrh	r3, [r7, #14]
20000e9c:	2b63      	cmp	r3, #99	; 0x63
20000e9e:	f67f af5c 	bls.w	20000d5a <Pixy_get_blocks+0x42>
20000ea2:	e7ff      	b.n	20000ea4 <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
20000ea4:	4618      	mov	r0, r3
20000ea6:	f107 0718 	add.w	r7, r7, #24
20000eaa:	46bd      	mov	sp, r7
20000eac:	bd80      	pop	{r7, pc}
20000eae:	bf00      	nop

20000eb0 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20000eb0:	b580      	push	{r7, lr}
20000eb2:	b082      	sub	sp, #8
20000eb4:	af00      	add	r7, sp, #0
20000eb6:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
20000eb8:	f04f 0001 	mov.w	r0, #1
20000ebc:	f7ff ff2c 	bl	20000d18 <Pixy_get_blocks>
20000ec0:	4603      	mov	r3, r0
20000ec2:	2b00      	cmp	r3, #0
20000ec4:	d102      	bne.n	20000ecc <Pixy_get_target_location+0x1c>
        return -1;
20000ec6:	f04f 33ff 	mov.w	r3, #4294967295
20000eca:	e013      	b.n	20000ef4 <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
20000ecc:	f649 53b8 	movw	r3, #40376	; 0x9db8
20000ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed4:	681b      	ldr	r3, [r3, #0]
20000ed6:	885b      	ldrh	r3, [r3, #2]
20000ed8:	461a      	mov	r2, r3
20000eda:	687b      	ldr	r3, [r7, #4]
20000edc:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
20000ede:	f649 53b8 	movw	r3, #40376	; 0x9db8
20000ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee6:	681b      	ldr	r3, [r3, #0]
20000ee8:	889b      	ldrh	r3, [r3, #4]
20000eea:	461a      	mov	r2, r3
20000eec:	687b      	ldr	r3, [r7, #4]
20000eee:	805a      	strh	r2, [r3, #2]

    return 0;
20000ef0:	f04f 0300 	mov.w	r3, #0
}
20000ef4:	4618      	mov	r0, r3
20000ef6:	f107 0708 	add.w	r7, r7, #8
20000efa:	46bd      	mov	sp, r7
20000efc:	bd80      	pop	{r7, pc}
20000efe:	bf00      	nop

20000f00 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
20000f00:	b580      	push	{r7, lr}
20000f02:	b084      	sub	sp, #16
20000f04:	af00      	add	r7, sp, #0
20000f06:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
20000f08:	f240 0300 	movw	r3, #0
20000f0c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f10:	60fb      	str	r3, [r7, #12]
    *state = *address;
20000f12:	687a      	ldr	r2, [r7, #4]
20000f14:	68fb      	ldr	r3, [r7, #12]
20000f16:	4611      	mov	r1, r2
20000f18:	461a      	mov	r2, r3
20000f1a:	f04f 0304 	mov.w	r3, #4
20000f1e:	4608      	mov	r0, r1
20000f20:	4611      	mov	r1, r2
20000f22:	461a      	mov	r2, r3
20000f24:	f002 fdfc 	bl	20003b20 <memcpy>
}
20000f28:	f107 0710 	add.w	r7, r7, #16
20000f2c:	46bd      	mov	sp, r7
20000f2e:	bd80      	pop	{r7, pc}

20000f30 <n64_reset>:

// send a reset signal
void n64_reset()
{
20000f30:	b480      	push	{r7}
20000f32:	b083      	sub	sp, #12
20000f34:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20000f36:	f240 0300 	movw	r3, #0
20000f3a:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f3e:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
20000f40:	687b      	ldr	r3, [r7, #4]
20000f42:	f04f 02ff 	mov.w	r2, #255	; 0xff
20000f46:	601a      	str	r2, [r3, #0]
}
20000f48:	f107 070c 	add.w	r7, r7, #12
20000f4c:	46bd      	mov	sp, r7
20000f4e:	bc80      	pop	{r7}
20000f50:	4770      	bx	lr
20000f52:	bf00      	nop

20000f54 <n64_enable>:

// enable button polling
void n64_enable()
{
20000f54:	b480      	push	{r7}
20000f56:	b083      	sub	sp, #12
20000f58:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20000f5a:	f240 0300 	movw	r3, #0
20000f5e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f62:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
20000f64:	687b      	ldr	r3, [r7, #4]
20000f66:	f04f 0201 	mov.w	r2, #1
20000f6a:	601a      	str	r2, [r3, #0]
}
20000f6c:	f107 070c 	add.w	r7, r7, #12
20000f70:	46bd      	mov	sp, r7
20000f72:	bc80      	pop	{r7}
20000f74:	4770      	bx	lr
20000f76:	bf00      	nop

20000f78 <n64_print_state>:

// print the state thru printf
void n64_print_state(n64_state_t* state) {
20000f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20000f7c:	b093      	sub	sp, #76	; 0x4c
20000f7e:	af0e      	add	r7, sp, #56	; 0x38
20000f80:	60f8      	str	r0, [r7, #12]

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
        state->A,
20000f82:	68fb      	ldr	r3, [r7, #12]
20000f84:	781b      	ldrb	r3, [r3, #0]
20000f86:	f3c3 0300 	ubfx	r3, r3, #0, #1
20000f8a:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20000f8c:	461d      	mov	r5, r3
        state->A,
        state->B,
20000f8e:	68fb      	ldr	r3, [r7, #12]
20000f90:	781b      	ldrb	r3, [r3, #0]
20000f92:	f3c3 0340 	ubfx	r3, r3, #1, #1
20000f96:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20000f98:	461c      	mov	r4, r3
        state->A,
        state->B,
        state->Z,
20000f9a:	68fb      	ldr	r3, [r7, #12]
20000f9c:	781b      	ldrb	r3, [r3, #0]
20000f9e:	f3c3 0380 	ubfx	r3, r3, #2, #1
20000fa2:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20000fa4:	469e      	mov	lr, r3
        state->A,
        state->B,
        state->Z,
        state->Start,
20000fa6:	68fb      	ldr	r3, [r7, #12]
20000fa8:	781b      	ldrb	r3, [r3, #0]
20000faa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
20000fae:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20000fb0:	4618      	mov	r0, r3
        state->A,
        state->B,
        state->Z,
        state->Start,
        state->Up,
20000fb2:	68fb      	ldr	r3, [r7, #12]
20000fb4:	781b      	ldrb	r3, [r3, #0]
20000fb6:	f3c3 1300 	ubfx	r3, r3, #4, #1
20000fba:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20000fbc:	469c      	mov	ip, r3
        state->A,
        state->B,
        state->Z,
        state->Start,
        state->Up,
        state->Down,
20000fbe:	68fb      	ldr	r3, [r7, #12]
20000fc0:	781b      	ldrb	r3, [r3, #0]
20000fc2:	f3c3 1340 	ubfx	r3, r3, #5, #1
20000fc6:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20000fc8:	603b      	str	r3, [r7, #0]
        state->B,
        state->Z,
        state->Start,
        state->Up,
        state->Down,
        state->Left,
20000fca:	68fb      	ldr	r3, [r7, #12]
20000fcc:	781b      	ldrb	r3, [r3, #0]
20000fce:	f3c3 1380 	ubfx	r3, r3, #6, #1
20000fd2:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20000fd4:	607b      	str	r3, [r7, #4]
        state->Z,
        state->Start,
        state->Up,
        state->Down,
        state->Left,
        state->Right,
20000fd6:	68fb      	ldr	r3, [r7, #12]
20000fd8:	781b      	ldrb	r3, [r3, #0]
20000fda:	f3c3 13c0 	ubfx	r3, r3, #7, #1
20000fde:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20000fe0:	60bb      	str	r3, [r7, #8]
        state->Start,
        state->Up,
        state->Down,
        state->Left,
        state->Right,
        state->L,
20000fe2:	68fb      	ldr	r3, [r7, #12]
20000fe4:	785b      	ldrb	r3, [r3, #1]
20000fe6:	f3c3 0380 	ubfx	r3, r3, #2, #1
20000fea:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20000fec:	469b      	mov	fp, r3
        state->Up,
        state->Down,
        state->Left,
        state->Right,
        state->L,
        state->R,
20000fee:	68fb      	ldr	r3, [r7, #12]
20000ff0:	785b      	ldrb	r3, [r3, #1]
20000ff2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
20000ff6:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20000ff8:	4699      	mov	r9, r3
        state->Down,
        state->Left,
        state->Right,
        state->L,
        state->R,
        state->C_Up,
20000ffa:	68fb      	ldr	r3, [r7, #12]
20000ffc:	785b      	ldrb	r3, [r3, #1]
20000ffe:	f3c3 1300 	ubfx	r3, r3, #4, #1
20001002:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20001004:	469a      	mov	sl, r3
        state->Left,
        state->Right,
        state->L,
        state->R,
        state->C_Up,
        state->C_Down,
20001006:	68fb      	ldr	r3, [r7, #12]
20001008:	785b      	ldrb	r3, [r3, #1]
2000100a:	f3c3 1340 	ubfx	r3, r3, #5, #1
2000100e:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20001010:	4698      	mov	r8, r3
        state->Right,
        state->L,
        state->R,
        state->C_Up,
        state->C_Down,
        state->C_Left,
20001012:	68fb      	ldr	r3, [r7, #12]
20001014:	785b      	ldrb	r3, [r3, #1]
20001016:	f3c3 1380 	ubfx	r3, r3, #6, #1
2000101a:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
2000101c:	461e      	mov	r6, r3
        state->L,
        state->R,
        state->C_Up,
        state->C_Down,
        state->C_Left,
        state->C_Right,
2000101e:	68fb      	ldr	r3, [r7, #12]
20001020:	785b      	ldrb	r3, [r3, #1]
20001022:	f3c3 13c0 	ubfx	r3, r3, #7, #1
20001026:	b2db      	uxtb	r3, r3
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20001028:	4619      	mov	r1, r3
        state->R,
        state->C_Up,
        state->C_Down,
        state->C_Left,
        state->C_Right,
        state->X_axis,
2000102a:	68fb      	ldr	r3, [r7, #12]
2000102c:	789b      	ldrb	r3, [r3, #2]
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
2000102e:	b25a      	sxtb	r2, r3
        state->C_Up,
        state->C_Down,
        state->C_Left,
        state->C_Right,
        state->X_axis,
        state->Y_axis
20001030:	68fb      	ldr	r3, [r7, #12]
20001032:	78db      	ldrb	r3, [r3, #3]
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
20001034:	b25b      	sxtb	r3, r3
20001036:	9000      	str	r0, [sp, #0]
20001038:	f8cd c004 	str.w	ip, [sp, #4]
2000103c:	6838      	ldr	r0, [r7, #0]
2000103e:	9002      	str	r0, [sp, #8]
20001040:	6878      	ldr	r0, [r7, #4]
20001042:	9003      	str	r0, [sp, #12]
20001044:	68b8      	ldr	r0, [r7, #8]
20001046:	9004      	str	r0, [sp, #16]
20001048:	f8cd b014 	str.w	fp, [sp, #20]
2000104c:	f8cd 9018 	str.w	r9, [sp, #24]
20001050:	f8cd a01c 	str.w	sl, [sp, #28]
20001054:	f8cd 8020 	str.w	r8, [sp, #32]
20001058:	9609      	str	r6, [sp, #36]	; 0x24
2000105a:	910a      	str	r1, [sp, #40]	; 0x28
2000105c:	920b      	str	r2, [sp, #44]	; 0x2c
2000105e:	930c      	str	r3, [sp, #48]	; 0x30
20001060:	f249 30a4 	movw	r0, #37796	; 0x93a4
20001064:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001068:	4629      	mov	r1, r5
2000106a:	4622      	mov	r2, r4
2000106c:	4673      	mov	r3, lr
2000106e:	f002 fe8d 	bl	20003d8c <printf>
        state->C_Left,
        state->C_Right,
        state->X_axis,
        state->Y_axis
    );
}
20001072:	f107 0714 	add.w	r7, r7, #20
20001076:	46bd      	mov	sp, r7
20001078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000107c <_map_n64_to_pwm_val>:

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
2000107c:	b480      	push	{r7}
2000107e:	b085      	sub	sp, #20
20001080:	af00      	add	r7, sp, #0
20001082:	4603      	mov	r3, r0
20001084:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
20001086:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000108a:	2b06      	cmp	r3, #6
2000108c:	dc07      	bgt.n	2000109e <_map_n64_to_pwm_val+0x22>
2000108e:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001092:	f113 0f06 	cmn.w	r3, #6
20001096:	db02      	blt.n	2000109e <_map_n64_to_pwm_val+0x22>
		val = 0;
20001098:	f04f 0300 	mov.w	r3, #0
2000109c:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
2000109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
200010a2:	2b50      	cmp	r3, #80	; 0x50
200010a4:	dd03      	ble.n	200010ae <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
200010a6:	f04f 0350 	mov.w	r3, #80	; 0x50
200010aa:	71fb      	strb	r3, [r7, #7]
200010ac:	e007      	b.n	200010be <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
200010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
200010b2:	f113 0f50 	cmn.w	r3, #80	; 0x50
200010b6:	da02      	bge.n	200010be <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
200010b8:	f06f 034f 	mvn.w	r3, #79	; 0x4f
200010bc:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
200010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
200010c2:	f240 2271 	movw	r2, #625	; 0x271
200010c6:	fb02 f303 	mul.w	r3, r2, r3
200010ca:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
200010cc:	68fb      	ldr	r3, [r7, #12]
200010ce:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
200010d2:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
200010d6:	4618      	mov	r0, r3
200010d8:	f107 0714 	add.w	r7, r7, #20
200010dc:	46bd      	mov	sp, r7
200010de:	bc80      	pop	{r7}
200010e0:	4770      	bx	lr
200010e2:	bf00      	nop

200010e4 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
200010e4:	b580      	push	{r7, lr}
200010e6:	b082      	sub	sp, #8
200010e8:	af00      	add	r7, sp, #0
200010ea:	6078      	str	r0, [r7, #4]
200010ec:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
200010ee:	687b      	ldr	r3, [r7, #4]
200010f0:	789b      	ldrb	r3, [r3, #2]
200010f2:	b25b      	sxtb	r3, r3
200010f4:	4618      	mov	r0, r3
200010f6:	f7ff ffc1 	bl	2000107c <_map_n64_to_pwm_val>
200010fa:	4602      	mov	r2, r0
200010fc:	683b      	ldr	r3, [r7, #0]
200010fe:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
20001100:	687b      	ldr	r3, [r7, #4]
20001102:	78db      	ldrb	r3, [r3, #3]
20001104:	b25b      	sxtb	r3, r3
20001106:	4618      	mov	r0, r3
20001108:	f7ff ffb8 	bl	2000107c <_map_n64_to_pwm_val>
2000110c:	4602      	mov	r2, r0
2000110e:	683b      	ldr	r3, [r7, #0]
20001110:	605a      	str	r2, [r3, #4]
}
20001112:	f107 0708 	add.w	r7, r7, #8
20001116:	46bd      	mov	sp, r7
20001118:	bd80      	pop	{r7, pc}
2000111a:	bf00      	nop

2000111c <set_x_servo_analog_pw>:

#include "servo_control.h"

//void servo_do(uint32_t* addr) {*addr = (uint32_t) 170000;}

void set_x_servo_analog_pw(uint32_t new_pw) {
2000111c:	b580      	push	{r7, lr}
2000111e:	b084      	sub	sp, #16
20001120:	af00      	add	r7, sp, #0
20001122:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001124:	f649 0308 	movw	r3, #38920	; 0x9808
20001128:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000112c:	681b      	ldr	r3, [r3, #0]
2000112e:	687a      	ldr	r2, [r7, #4]
20001130:	429a      	cmp	r2, r3
20001132:	d01a      	beq.n	2000116a <set_x_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
20001134:	f240 1300 	movw	r3, #256	; 0x100
20001138:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000113c:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
2000113e:	68fb      	ldr	r3, [r7, #12]
20001140:	687a      	ldr	r2, [r7, #4]
20001142:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20001144:	f649 0308 	movw	r3, #38920	; 0x9808
20001148:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000114c:	687a      	ldr	r2, [r7, #4]
2000114e:	601a      	str	r2, [r3, #0]
    printf("X servo set to: %d\r\n", current_pw);
20001150:	f649 0308 	movw	r3, #38920	; 0x9808
20001154:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001158:	681b      	ldr	r3, [r3, #0]
2000115a:	f249 4044 	movw	r0, #37956	; 0x9444
2000115e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001162:	4619      	mov	r1, r3
20001164:	f002 fe12 	bl	20003d8c <printf>
20001168:	e000      	b.n	2000116c <set_x_servo_analog_pw+0x50>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
2000116a:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("X servo set to: %d\r\n", current_pw);
}
2000116c:	f107 0710 	add.w	r7, r7, #16
20001170:	46bd      	mov	sp, r7
20001172:	bd80      	pop	{r7, pc}

20001174 <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
20001174:	b580      	push	{r7, lr}
20001176:	b084      	sub	sp, #16
20001178:	af00      	add	r7, sp, #0
2000117a:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
2000117c:	f649 0304 	movw	r3, #38916	; 0x9804
20001180:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001184:	681b      	ldr	r3, [r3, #0]
20001186:	687a      	ldr	r2, [r7, #4]
20001188:	429a      	cmp	r2, r3
2000118a:	d01a      	beq.n	200011c2 <set_y_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
2000118c:	f240 1340 	movw	r3, #320	; 0x140
20001190:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001194:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
20001196:	68fb      	ldr	r3, [r7, #12]
20001198:	687a      	ldr	r2, [r7, #4]
2000119a:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
2000119c:	f649 0304 	movw	r3, #38916	; 0x9804
200011a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011a4:	687a      	ldr	r2, [r7, #4]
200011a6:	601a      	str	r2, [r3, #0]
    printf("Y servo set to: %d\r\n", current_pw);
200011a8:	f649 0304 	movw	r3, #38916	; 0x9804
200011ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b0:	681b      	ldr	r3, [r3, #0]
200011b2:	f249 405c 	movw	r0, #37980	; 0x945c
200011b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011ba:	4619      	mov	r1, r3
200011bc:	f002 fde6 	bl	20003d8c <printf>
200011c0:	e000      	b.n	200011c4 <set_y_servo_analog_pw+0x50>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
200011c2:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("Y servo set to: %d\r\n", current_pw);
}
200011c4:	f107 0710 	add.w	r7, r7, #16
200011c8:	46bd      	mov	sp, r7
200011ca:	bd80      	pop	{r7, pc}

200011cc <servos_print_counts>:

void servos_print_counts() {
200011cc:	b580      	push	{r7, lr}
200011ce:	b084      	sub	sp, #16
200011d0:	af00      	add	r7, sp, #0
	volatile uint32_t* x_f_count = (volatile uint32_t*)X_READ_FORWARD;
200011d2:	f240 1318 	movw	r3, #280	; 0x118
200011d6:	f2c4 0305 	movt	r3, #16389	; 0x4005
200011da:	603b      	str	r3, [r7, #0]
	volatile uint32_t* x_r_count = (volatile uint32_t*)X_READ_REVERSE;
200011dc:	f240 131c 	movw	r3, #284	; 0x11c
200011e0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200011e4:	607b      	str	r3, [r7, #4]
	volatile uint32_t* y_f_count = (volatile uint32_t*)Y_READ_FORWARD;
200011e6:	f240 1358 	movw	r3, #344	; 0x158
200011ea:	f2c4 0305 	movt	r3, #16389	; 0x4005
200011ee:	60bb      	str	r3, [r7, #8]
	volatile uint32_t* y_r_count = (volatile uint32_t*)Y_READ_REVERSE;
200011f0:	f240 135c 	movw	r3, #348	; 0x15c
200011f4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200011f8:	60fb      	str	r3, [r7, #12]

	printf("X Forward: %d,  X Reverse: %d\r\n", *x_f_count, *x_r_count);
200011fa:	683b      	ldr	r3, [r7, #0]
200011fc:	681a      	ldr	r2, [r3, #0]
200011fe:	687b      	ldr	r3, [r7, #4]
20001200:	681b      	ldr	r3, [r3, #0]
20001202:	f249 4074 	movw	r0, #38004	; 0x9474
20001206:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000120a:	4611      	mov	r1, r2
2000120c:	461a      	mov	r2, r3
2000120e:	f002 fdbd 	bl	20003d8c <printf>
	//printf("Y Forward: %d,  Y Reverse: %d\r\n", *y_f_count, *y_r_count);

}
20001212:	f107 0710 	add.w	r7, r7, #16
20001216:	46bd      	mov	sp, r7
20001218:	bd80      	pop	{r7, pc}
2000121a:	bf00      	nop

2000121c <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
2000121c:	b480      	push	{r7}
2000121e:	b083      	sub	sp, #12
20001220:	af00      	add	r7, sp, #0
20001222:	6078      	str	r0, [r7, #4]
    return -1;
20001224:	f04f 33ff 	mov.w	r3, #4294967295
}
20001228:	4618      	mov	r0, r3
2000122a:	f107 070c 	add.w	r7, r7, #12
2000122e:	46bd      	mov	sp, r7
20001230:	bc80      	pop	{r7}
20001232:	4770      	bx	lr

20001234 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001234:	b480      	push	{r7}
20001236:	b083      	sub	sp, #12
20001238:	af00      	add	r7, sp, #0
2000123a:	6078      	str	r0, [r7, #4]
2000123c:	e7fe      	b.n	2000123c <_exit+0x8>
2000123e:	bf00      	nop

20001240 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001240:	b480      	push	{r7}
20001242:	b083      	sub	sp, #12
20001244:	af00      	add	r7, sp, #0
20001246:	6078      	str	r0, [r7, #4]
20001248:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
2000124a:	683b      	ldr	r3, [r7, #0]
2000124c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001250:	605a      	str	r2, [r3, #4]
    return 0;
20001252:	f04f 0300 	mov.w	r3, #0
}
20001256:	4618      	mov	r0, r3
20001258:	f107 070c 	add.w	r7, r7, #12
2000125c:	46bd      	mov	sp, r7
2000125e:	bc80      	pop	{r7}
20001260:	4770      	bx	lr
20001262:	bf00      	nop

20001264 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20001264:	b480      	push	{r7}
20001266:	b083      	sub	sp, #12
20001268:	af00      	add	r7, sp, #0
2000126a:	6078      	str	r0, [r7, #4]
    return 1;
2000126c:	f04f 0301 	mov.w	r3, #1
}
20001270:	4618      	mov	r0, r3
20001272:	f107 070c 	add.w	r7, r7, #12
20001276:	46bd      	mov	sp, r7
20001278:	bc80      	pop	{r7}
2000127a:	4770      	bx	lr

2000127c <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
2000127c:	b480      	push	{r7}
2000127e:	b085      	sub	sp, #20
20001280:	af00      	add	r7, sp, #0
20001282:	60f8      	str	r0, [r7, #12]
20001284:	60b9      	str	r1, [r7, #8]
20001286:	607a      	str	r2, [r7, #4]
    return 0;
20001288:	f04f 0300 	mov.w	r3, #0
}
2000128c:	4618      	mov	r0, r3
2000128e:	f107 0714 	add.w	r7, r7, #20
20001292:	46bd      	mov	sp, r7
20001294:	bc80      	pop	{r7}
20001296:	4770      	bx	lr

20001298 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001298:	b480      	push	{r7}
2000129a:	b085      	sub	sp, #20
2000129c:	af00      	add	r7, sp, #0
2000129e:	60f8      	str	r0, [r7, #12]
200012a0:	60b9      	str	r1, [r7, #8]
200012a2:	607a      	str	r2, [r7, #4]
    return 0;
200012a4:	f04f 0300 	mov.w	r3, #0
}
200012a8:	4618      	mov	r0, r3
200012aa:	f107 0714 	add.w	r7, r7, #20
200012ae:	46bd      	mov	sp, r7
200012b0:	bc80      	pop	{r7}
200012b2:	4770      	bx	lr

200012b4 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200012b4:	b580      	push	{r7, lr}
200012b6:	b084      	sub	sp, #16
200012b8:	af00      	add	r7, sp, #0
200012ba:	60f8      	str	r0, [r7, #12]
200012bc:	60b9      	str	r1, [r7, #8]
200012be:	607a      	str	r2, [r7, #4]
200012c0:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200012c2:	f649 537c 	movw	r3, #40316	; 0x9d7c
200012c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ca:	681b      	ldr	r3, [r3, #0]
200012cc:	2b00      	cmp	r3, #0
200012ce:	d110      	bne.n	200012f2 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200012d0:	f649 50e8 	movw	r0, #40424	; 0x9de8
200012d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012d8:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200012dc:	f04f 0203 	mov.w	r2, #3
200012e0:	f000 f87e 	bl	200013e0 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200012e4:	f649 537c 	movw	r3, #40316	; 0x9d7c
200012e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ec:	f04f 0201 	mov.w	r2, #1
200012f0:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200012f2:	683b      	ldr	r3, [r7, #0]
200012f4:	f649 50e8 	movw	r0, #40424	; 0x9de8
200012f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012fc:	6879      	ldr	r1, [r7, #4]
200012fe:	461a      	mov	r2, r3
20001300:	f000 f970 	bl	200015e4 <MSS_UART_polled_tx>
    
    return len;
20001304:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001306:	4618      	mov	r0, r3
20001308:	f107 0710 	add.w	r7, r7, #16
2000130c:	46bd      	mov	sp, r7
2000130e:	bd80      	pop	{r7, pc}

20001310 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001310:	b580      	push	{r7, lr}
20001312:	b084      	sub	sp, #16
20001314:	af00      	add	r7, sp, #0
20001316:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001318:	f649 5380 	movw	r3, #40320	; 0x9d80
2000131c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001320:	681b      	ldr	r3, [r3, #0]
20001322:	2b00      	cmp	r3, #0
20001324:	d108      	bne.n	20001338 <_sbrk+0x28>
    {
      heap_end = &_end;
20001326:	f649 5380 	movw	r3, #40320	; 0x9d80
2000132a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000132e:	f649 7220 	movw	r2, #40736	; 0x9f20
20001332:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001336:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001338:	f649 5380 	movw	r3, #40320	; 0x9d80
2000133c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001340:	681b      	ldr	r3, [r3, #0]
20001342:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001344:	f3ef 8308 	mrs	r3, MSP
20001348:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
2000134a:	f649 5380 	movw	r3, #40320	; 0x9d80
2000134e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001352:	681a      	ldr	r2, [r3, #0]
20001354:	687b      	ldr	r3, [r7, #4]
20001356:	441a      	add	r2, r3
20001358:	68fb      	ldr	r3, [r7, #12]
2000135a:	429a      	cmp	r2, r3
2000135c:	d90f      	bls.n	2000137e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
2000135e:	f04f 0000 	mov.w	r0, #0
20001362:	f04f 0101 	mov.w	r1, #1
20001366:	f249 4294 	movw	r2, #38036	; 0x9494
2000136a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000136e:	f04f 0319 	mov.w	r3, #25
20001372:	f7ff ff9f 	bl	200012b4 <_write_r>
      _exit (1);
20001376:	f04f 0001 	mov.w	r0, #1
2000137a:	f7ff ff5b 	bl	20001234 <_exit>
    }
  
    heap_end += incr;
2000137e:	f649 5380 	movw	r3, #40320	; 0x9d80
20001382:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001386:	681a      	ldr	r2, [r3, #0]
20001388:	687b      	ldr	r3, [r7, #4]
2000138a:	441a      	add	r2, r3
2000138c:	f649 5380 	movw	r3, #40320	; 0x9d80
20001390:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001394:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20001396:	68bb      	ldr	r3, [r7, #8]
}
20001398:	4618      	mov	r0, r3
2000139a:	f107 0710 	add.w	r7, r7, #16
2000139e:	46bd      	mov	sp, r7
200013a0:	bd80      	pop	{r7, pc}
200013a2:	bf00      	nop

200013a4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200013a4:	b480      	push	{r7}
200013a6:	b083      	sub	sp, #12
200013a8:	af00      	add	r7, sp, #0
200013aa:	4603      	mov	r3, r0
200013ac:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200013ae:	f24e 1300 	movw	r3, #57600	; 0xe100
200013b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200013b6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200013ba:	ea4f 1252 	mov.w	r2, r2, lsr #5
200013be:	88f9      	ldrh	r1, [r7, #6]
200013c0:	f001 011f 	and.w	r1, r1, #31
200013c4:	f04f 0001 	mov.w	r0, #1
200013c8:	fa00 f101 	lsl.w	r1, r0, r1
200013cc:	f102 0260 	add.w	r2, r2, #96	; 0x60
200013d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200013d4:	f107 070c 	add.w	r7, r7, #12
200013d8:	46bd      	mov	sp, r7
200013da:	bc80      	pop	{r7}
200013dc:	4770      	bx	lr
200013de:	bf00      	nop

200013e0 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200013e0:	b580      	push	{r7, lr}
200013e2:	b088      	sub	sp, #32
200013e4:	af00      	add	r7, sp, #0
200013e6:	60f8      	str	r0, [r7, #12]
200013e8:	60b9      	str	r1, [r7, #8]
200013ea:	4613      	mov	r3, r2
200013ec:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
200013ee:	f04f 0301 	mov.w	r3, #1
200013f2:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
200013f4:	f04f 0300 	mov.w	r3, #0
200013f8:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200013fa:	68fa      	ldr	r2, [r7, #12]
200013fc:	f649 53e8 	movw	r3, #40424	; 0x9de8
20001400:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001404:	429a      	cmp	r2, r3
20001406:	d007      	beq.n	20001418 <MSS_UART_init+0x38>
20001408:	68fa      	ldr	r2, [r7, #12]
2000140a:	f649 53c0 	movw	r3, #40384	; 0x9dc0
2000140e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001412:	429a      	cmp	r2, r3
20001414:	d000      	beq.n	20001418 <MSS_UART_init+0x38>
20001416:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001418:	68bb      	ldr	r3, [r7, #8]
2000141a:	2b00      	cmp	r3, #0
2000141c:	d100      	bne.n	20001420 <MSS_UART_init+0x40>
2000141e:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001420:	f001 f8e6 	bl	200025f0 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001424:	68fa      	ldr	r2, [r7, #12]
20001426:	f649 53e8 	movw	r3, #40424	; 0x9de8
2000142a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000142e:	429a      	cmp	r2, r3
20001430:	d12e      	bne.n	20001490 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20001432:	68fb      	ldr	r3, [r7, #12]
20001434:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001438:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
2000143a:	68fb      	ldr	r3, [r7, #12]
2000143c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001440:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001442:	68fb      	ldr	r3, [r7, #12]
20001444:	f04f 020a 	mov.w	r2, #10
20001448:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
2000144a:	f649 0314 	movw	r3, #38932	; 0x9814
2000144e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001452:	681b      	ldr	r3, [r3, #0]
20001454:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001456:	f242 0300 	movw	r3, #8192	; 0x2000
2000145a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000145e:	f242 0200 	movw	r2, #8192	; 0x2000
20001462:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001466:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001468:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000146c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
2000146e:	f04f 000a 	mov.w	r0, #10
20001472:	f7ff ff97 	bl	200013a4 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001476:	f242 0300 	movw	r3, #8192	; 0x2000
2000147a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000147e:	f242 0200 	movw	r2, #8192	; 0x2000
20001482:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001486:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001488:	f022 0280 	bic.w	r2, r2, #128	; 0x80
2000148c:	631a      	str	r2, [r3, #48]	; 0x30
2000148e:	e031      	b.n	200014f4 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001490:	68fa      	ldr	r2, [r7, #12]
20001492:	f240 0300 	movw	r3, #0
20001496:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000149a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
2000149c:	68fa      	ldr	r2, [r7, #12]
2000149e:	f240 0300 	movw	r3, #0
200014a2:	f2c4 2320 	movt	r3, #16928	; 0x4220
200014a6:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
200014a8:	68fb      	ldr	r3, [r7, #12]
200014aa:	f04f 020b 	mov.w	r2, #11
200014ae:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
200014b0:	f649 0318 	movw	r3, #38936	; 0x9818
200014b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014b8:	681b      	ldr	r3, [r3, #0]
200014ba:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
200014bc:	f242 0300 	movw	r3, #8192	; 0x2000
200014c0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200014c4:	f242 0200 	movw	r2, #8192	; 0x2000
200014c8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200014cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
200014ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200014d2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
200014d4:	f04f 000b 	mov.w	r0, #11
200014d8:	f7ff ff64 	bl	200013a4 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200014dc:	f242 0300 	movw	r3, #8192	; 0x2000
200014e0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200014e4:	f242 0200 	movw	r2, #8192	; 0x2000
200014e8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200014ec:	6b12      	ldr	r2, [r2, #48]	; 0x30
200014ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200014f2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200014f4:	68fb      	ldr	r3, [r7, #12]
200014f6:	681b      	ldr	r3, [r3, #0]
200014f8:	f04f 0200 	mov.w	r2, #0
200014fc:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
200014fe:	68bb      	ldr	r3, [r7, #8]
20001500:	2b00      	cmp	r3, #0
20001502:	d021      	beq.n	20001548 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001504:	69ba      	ldr	r2, [r7, #24]
20001506:	68bb      	ldr	r3, [r7, #8]
20001508:	fbb2 f3f3 	udiv	r3, r2, r3
2000150c:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
2000150e:	69fb      	ldr	r3, [r7, #28]
20001510:	f003 0308 	and.w	r3, r3, #8
20001514:	2b00      	cmp	r3, #0
20001516:	d006      	beq.n	20001526 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001518:	69fb      	ldr	r3, [r7, #28]
2000151a:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000151e:	f103 0301 	add.w	r3, r3, #1
20001522:	61fb      	str	r3, [r7, #28]
20001524:	e003      	b.n	2000152e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20001526:	69fb      	ldr	r3, [r7, #28]
20001528:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000152c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
2000152e:	69fa      	ldr	r2, [r7, #28]
20001530:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001534:	429a      	cmp	r2, r3
20001536:	d900      	bls.n	2000153a <MSS_UART_init+0x15a>
20001538:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
2000153a:	69fa      	ldr	r2, [r7, #28]
2000153c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001540:	429a      	cmp	r2, r3
20001542:	d801      	bhi.n	20001548 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001544:	69fb      	ldr	r3, [r7, #28]
20001546:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001548:	68fb      	ldr	r3, [r7, #12]
2000154a:	685b      	ldr	r3, [r3, #4]
2000154c:	f04f 0201 	mov.w	r2, #1
20001550:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001554:	68fb      	ldr	r3, [r7, #12]
20001556:	681b      	ldr	r3, [r3, #0]
20001558:	8afa      	ldrh	r2, [r7, #22]
2000155a:	ea4f 2212 	mov.w	r2, r2, lsr #8
2000155e:	b292      	uxth	r2, r2
20001560:	b2d2      	uxtb	r2, r2
20001562:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001564:	68fb      	ldr	r3, [r7, #12]
20001566:	681b      	ldr	r3, [r3, #0]
20001568:	8afa      	ldrh	r2, [r7, #22]
2000156a:	b2d2      	uxtb	r2, r2
2000156c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
2000156e:	68fb      	ldr	r3, [r7, #12]
20001570:	685b      	ldr	r3, [r3, #4]
20001572:	f04f 0200 	mov.w	r2, #0
20001576:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000157a:	68fb      	ldr	r3, [r7, #12]
2000157c:	681b      	ldr	r3, [r3, #0]
2000157e:	79fa      	ldrb	r2, [r7, #7]
20001580:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001582:	68fb      	ldr	r3, [r7, #12]
20001584:	681b      	ldr	r3, [r3, #0]
20001586:	f04f 020e 	mov.w	r2, #14
2000158a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
2000158c:	68fb      	ldr	r3, [r7, #12]
2000158e:	685b      	ldr	r3, [r3, #4]
20001590:	f04f 0200 	mov.w	r2, #0
20001594:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001598:	68fb      	ldr	r3, [r7, #12]
2000159a:	f04f 0200 	mov.w	r2, #0
2000159e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
200015a0:	68fb      	ldr	r3, [r7, #12]
200015a2:	f04f 0200 	mov.w	r2, #0
200015a6:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
200015a8:	68fb      	ldr	r3, [r7, #12]
200015aa:	f04f 0200 	mov.w	r2, #0
200015ae:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200015b0:	68fb      	ldr	r3, [r7, #12]
200015b2:	f04f 0200 	mov.w	r2, #0
200015b6:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
200015b8:	68fa      	ldr	r2, [r7, #12]
200015ba:	f241 73e5 	movw	r3, #6117	; 0x17e5
200015be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015c2:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200015c4:	68fb      	ldr	r3, [r7, #12]
200015c6:	f04f 0200 	mov.w	r2, #0
200015ca:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200015cc:	68fb      	ldr	r3, [r7, #12]
200015ce:	f04f 0200 	mov.w	r2, #0
200015d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200015d4:	68fb      	ldr	r3, [r7, #12]
200015d6:	f04f 0200 	mov.w	r2, #0
200015da:	729a      	strb	r2, [r3, #10]
}
200015dc:	f107 0720 	add.w	r7, r7, #32
200015e0:	46bd      	mov	sp, r7
200015e2:	bd80      	pop	{r7, pc}

200015e4 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200015e4:	b480      	push	{r7}
200015e6:	b089      	sub	sp, #36	; 0x24
200015e8:	af00      	add	r7, sp, #0
200015ea:	60f8      	str	r0, [r7, #12]
200015ec:	60b9      	str	r1, [r7, #8]
200015ee:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
200015f0:	f04f 0300 	mov.w	r3, #0
200015f4:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200015f6:	68fa      	ldr	r2, [r7, #12]
200015f8:	f649 53e8 	movw	r3, #40424	; 0x9de8
200015fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001600:	429a      	cmp	r2, r3
20001602:	d007      	beq.n	20001614 <MSS_UART_polled_tx+0x30>
20001604:	68fa      	ldr	r2, [r7, #12]
20001606:	f649 53c0 	movw	r3, #40384	; 0x9dc0
2000160a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000160e:	429a      	cmp	r2, r3
20001610:	d000      	beq.n	20001614 <MSS_UART_polled_tx+0x30>
20001612:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001614:	68bb      	ldr	r3, [r7, #8]
20001616:	2b00      	cmp	r3, #0
20001618:	d100      	bne.n	2000161c <MSS_UART_polled_tx+0x38>
2000161a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
2000161c:	687b      	ldr	r3, [r7, #4]
2000161e:	2b00      	cmp	r3, #0
20001620:	d100      	bne.n	20001624 <MSS_UART_polled_tx+0x40>
20001622:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001624:	68fa      	ldr	r2, [r7, #12]
20001626:	f649 53e8 	movw	r3, #40424	; 0x9de8
2000162a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000162e:	429a      	cmp	r2, r3
20001630:	d006      	beq.n	20001640 <MSS_UART_polled_tx+0x5c>
20001632:	68fa      	ldr	r2, [r7, #12]
20001634:	f649 53c0 	movw	r3, #40384	; 0x9dc0
20001638:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000163c:	429a      	cmp	r2, r3
2000163e:	d13d      	bne.n	200016bc <MSS_UART_polled_tx+0xd8>
20001640:	68bb      	ldr	r3, [r7, #8]
20001642:	2b00      	cmp	r3, #0
20001644:	d03a      	beq.n	200016bc <MSS_UART_polled_tx+0xd8>
20001646:	687b      	ldr	r3, [r7, #4]
20001648:	2b00      	cmp	r3, #0
2000164a:	d037      	beq.n	200016bc <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
2000164c:	68fb      	ldr	r3, [r7, #12]
2000164e:	681b      	ldr	r3, [r3, #0]
20001650:	7d1b      	ldrb	r3, [r3, #20]
20001652:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001654:	68fb      	ldr	r3, [r7, #12]
20001656:	7a9a      	ldrb	r2, [r3, #10]
20001658:	7efb      	ldrb	r3, [r7, #27]
2000165a:	ea42 0303 	orr.w	r3, r2, r3
2000165e:	b2da      	uxtb	r2, r3
20001660:	68fb      	ldr	r3, [r7, #12]
20001662:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001664:	7efb      	ldrb	r3, [r7, #27]
20001666:	f003 0320 	and.w	r3, r3, #32
2000166a:	2b00      	cmp	r3, #0
2000166c:	d023      	beq.n	200016b6 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
2000166e:	f04f 0310 	mov.w	r3, #16
20001672:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001674:	687b      	ldr	r3, [r7, #4]
20001676:	2b0f      	cmp	r3, #15
20001678:	d801      	bhi.n	2000167e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
2000167a:	687b      	ldr	r3, [r7, #4]
2000167c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000167e:	f04f 0300 	mov.w	r3, #0
20001682:	617b      	str	r3, [r7, #20]
20001684:	e00e      	b.n	200016a4 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001686:	68fb      	ldr	r3, [r7, #12]
20001688:	681b      	ldr	r3, [r3, #0]
2000168a:	68b9      	ldr	r1, [r7, #8]
2000168c:	693a      	ldr	r2, [r7, #16]
2000168e:	440a      	add	r2, r1
20001690:	7812      	ldrb	r2, [r2, #0]
20001692:	701a      	strb	r2, [r3, #0]
20001694:	693b      	ldr	r3, [r7, #16]
20001696:	f103 0301 	add.w	r3, r3, #1
2000169a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000169c:	697b      	ldr	r3, [r7, #20]
2000169e:	f103 0301 	add.w	r3, r3, #1
200016a2:	617b      	str	r3, [r7, #20]
200016a4:	697a      	ldr	r2, [r7, #20]
200016a6:	69fb      	ldr	r3, [r7, #28]
200016a8:	429a      	cmp	r2, r3
200016aa:	d3ec      	bcc.n	20001686 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200016ac:	687a      	ldr	r2, [r7, #4]
200016ae:	697b      	ldr	r3, [r7, #20]
200016b0:	ebc3 0302 	rsb	r3, r3, r2
200016b4:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
200016b6:	687b      	ldr	r3, [r7, #4]
200016b8:	2b00      	cmp	r3, #0
200016ba:	d1c7      	bne.n	2000164c <MSS_UART_polled_tx+0x68>
    }
}
200016bc:	f107 0724 	add.w	r7, r7, #36	; 0x24
200016c0:	46bd      	mov	sp, r7
200016c2:	bc80      	pop	{r7}
200016c4:	4770      	bx	lr
200016c6:	bf00      	nop

200016c8 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
200016c8:	b580      	push	{r7, lr}
200016ca:	b084      	sub	sp, #16
200016cc:	af00      	add	r7, sp, #0
200016ce:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200016d0:	687a      	ldr	r2, [r7, #4]
200016d2:	f649 53e8 	movw	r3, #40424	; 0x9de8
200016d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016da:	429a      	cmp	r2, r3
200016dc:	d007      	beq.n	200016ee <MSS_UART_isr+0x26>
200016de:	687a      	ldr	r2, [r7, #4]
200016e0:	f649 53c0 	movw	r3, #40384	; 0x9dc0
200016e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016e8:	429a      	cmp	r2, r3
200016ea:	d000      	beq.n	200016ee <MSS_UART_isr+0x26>
200016ec:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200016ee:	687a      	ldr	r2, [r7, #4]
200016f0:	f649 53e8 	movw	r3, #40424	; 0x9de8
200016f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016f8:	429a      	cmp	r2, r3
200016fa:	d006      	beq.n	2000170a <MSS_UART_isr+0x42>
200016fc:	687a      	ldr	r2, [r7, #4]
200016fe:	f649 53c0 	movw	r3, #40384	; 0x9dc0
20001702:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001706:	429a      	cmp	r2, r3
20001708:	d167      	bne.n	200017da <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000170a:	687b      	ldr	r3, [r7, #4]
2000170c:	681b      	ldr	r3, [r3, #0]
2000170e:	7a1b      	ldrb	r3, [r3, #8]
20001710:	b2db      	uxtb	r3, r3
20001712:	f003 030f 	and.w	r3, r3, #15
20001716:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001718:	7bfb      	ldrb	r3, [r7, #15]
2000171a:	2b0c      	cmp	r3, #12
2000171c:	d854      	bhi.n	200017c8 <MSS_UART_isr+0x100>
2000171e:	a201      	add	r2, pc, #4	; (adr r2, 20001724 <MSS_UART_isr+0x5c>)
20001720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001724:	20001759 	.word	0x20001759
20001728:	200017c9 	.word	0x200017c9
2000172c:	20001775 	.word	0x20001775
20001730:	200017c9 	.word	0x200017c9
20001734:	20001791 	.word	0x20001791
20001738:	200017c9 	.word	0x200017c9
2000173c:	200017ad 	.word	0x200017ad
20001740:	200017c9 	.word	0x200017c9
20001744:	200017c9 	.word	0x200017c9
20001748:	200017c9 	.word	0x200017c9
2000174c:	200017c9 	.word	0x200017c9
20001750:	200017c9 	.word	0x200017c9
20001754:	20001791 	.word	0x20001791
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001758:	687b      	ldr	r3, [r7, #4]
2000175a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000175c:	2b00      	cmp	r3, #0
2000175e:	d100      	bne.n	20001762 <MSS_UART_isr+0x9a>
20001760:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20001762:	687b      	ldr	r3, [r7, #4]
20001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001766:	2b00      	cmp	r3, #0
20001768:	d030      	beq.n	200017cc <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
2000176a:	687b      	ldr	r3, [r7, #4]
2000176c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000176e:	6878      	ldr	r0, [r7, #4]
20001770:	4798      	blx	r3
                }
            }
            break;
20001772:	e032      	b.n	200017da <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001774:	687b      	ldr	r3, [r7, #4]
20001776:	6a1b      	ldr	r3, [r3, #32]
20001778:	2b00      	cmp	r3, #0
2000177a:	d100      	bne.n	2000177e <MSS_UART_isr+0xb6>
2000177c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
2000177e:	687b      	ldr	r3, [r7, #4]
20001780:	6a1b      	ldr	r3, [r3, #32]
20001782:	2b00      	cmp	r3, #0
20001784:	d024      	beq.n	200017d0 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20001786:	687b      	ldr	r3, [r7, #4]
20001788:	6a1b      	ldr	r3, [r3, #32]
2000178a:	6878      	ldr	r0, [r7, #4]
2000178c:	4798      	blx	r3
                }
            }
            break;
2000178e:	e024      	b.n	200017da <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001790:	687b      	ldr	r3, [r7, #4]
20001792:	69db      	ldr	r3, [r3, #28]
20001794:	2b00      	cmp	r3, #0
20001796:	d100      	bne.n	2000179a <MSS_UART_isr+0xd2>
20001798:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
2000179a:	687b      	ldr	r3, [r7, #4]
2000179c:	69db      	ldr	r3, [r3, #28]
2000179e:	2b00      	cmp	r3, #0
200017a0:	d018      	beq.n	200017d4 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
200017a2:	687b      	ldr	r3, [r7, #4]
200017a4:	69db      	ldr	r3, [r3, #28]
200017a6:	6878      	ldr	r0, [r7, #4]
200017a8:	4798      	blx	r3
                }
            }
            break;
200017aa:	e016      	b.n	200017da <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
200017ac:	687b      	ldr	r3, [r7, #4]
200017ae:	699b      	ldr	r3, [r3, #24]
200017b0:	2b00      	cmp	r3, #0
200017b2:	d100      	bne.n	200017b6 <MSS_UART_isr+0xee>
200017b4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
200017b6:	687b      	ldr	r3, [r7, #4]
200017b8:	699b      	ldr	r3, [r3, #24]
200017ba:	2b00      	cmp	r3, #0
200017bc:	d00c      	beq.n	200017d8 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
200017be:	687b      	ldr	r3, [r7, #4]
200017c0:	699b      	ldr	r3, [r3, #24]
200017c2:	6878      	ldr	r0, [r7, #4]
200017c4:	4798      	blx	r3
                }
            }
            break;
200017c6:	e008      	b.n	200017da <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
200017c8:	be00      	bkpt	0x0000
200017ca:	e006      	b.n	200017da <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
200017cc:	bf00      	nop
200017ce:	e004      	b.n	200017da <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
200017d0:	bf00      	nop
200017d2:	e002      	b.n	200017da <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
200017d4:	bf00      	nop
200017d6:	e000      	b.n	200017da <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
200017d8:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
200017da:	f107 0710 	add.w	r7, r7, #16
200017de:	46bd      	mov	sp, r7
200017e0:	bd80      	pop	{r7, pc}
200017e2:	bf00      	nop

200017e4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200017e4:	b480      	push	{r7}
200017e6:	b087      	sub	sp, #28
200017e8:	af00      	add	r7, sp, #0
200017ea:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200017ec:	687a      	ldr	r2, [r7, #4]
200017ee:	f649 53e8 	movw	r3, #40424	; 0x9de8
200017f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017f6:	429a      	cmp	r2, r3
200017f8:	d007      	beq.n	2000180a <default_tx_handler+0x26>
200017fa:	687a      	ldr	r2, [r7, #4]
200017fc:	f649 53c0 	movw	r3, #40384	; 0x9dc0
20001800:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001804:	429a      	cmp	r2, r3
20001806:	d000      	beq.n	2000180a <default_tx_handler+0x26>
20001808:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000180a:	687b      	ldr	r3, [r7, #4]
2000180c:	68db      	ldr	r3, [r3, #12]
2000180e:	2b00      	cmp	r3, #0
20001810:	d100      	bne.n	20001814 <default_tx_handler+0x30>
20001812:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001814:	687b      	ldr	r3, [r7, #4]
20001816:	691b      	ldr	r3, [r3, #16]
20001818:	2b00      	cmp	r3, #0
2000181a:	d100      	bne.n	2000181e <default_tx_handler+0x3a>
2000181c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000181e:	687a      	ldr	r2, [r7, #4]
20001820:	f649 53e8 	movw	r3, #40424	; 0x9de8
20001824:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001828:	429a      	cmp	r2, r3
2000182a:	d006      	beq.n	2000183a <default_tx_handler+0x56>
2000182c:	687a      	ldr	r2, [r7, #4]
2000182e:	f649 53c0 	movw	r3, #40384	; 0x9dc0
20001832:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001836:	429a      	cmp	r2, r3
20001838:	d152      	bne.n	200018e0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
2000183a:	687b      	ldr	r3, [r7, #4]
2000183c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000183e:	2b00      	cmp	r3, #0
20001840:	d04e      	beq.n	200018e0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20001842:	687b      	ldr	r3, [r7, #4]
20001844:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001846:	2b00      	cmp	r3, #0
20001848:	d04a      	beq.n	200018e0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000184a:	687b      	ldr	r3, [r7, #4]
2000184c:	681b      	ldr	r3, [r3, #0]
2000184e:	7d1b      	ldrb	r3, [r3, #20]
20001850:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20001852:	687b      	ldr	r3, [r7, #4]
20001854:	7a9a      	ldrb	r2, [r3, #10]
20001856:	7afb      	ldrb	r3, [r7, #11]
20001858:	ea42 0303 	orr.w	r3, r2, r3
2000185c:	b2da      	uxtb	r2, r3
2000185e:	687b      	ldr	r3, [r7, #4]
20001860:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001862:	7afb      	ldrb	r3, [r7, #11]
20001864:	f003 0320 	and.w	r3, r3, #32
20001868:	2b00      	cmp	r3, #0
2000186a:	d029      	beq.n	200018c0 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
2000186c:	f04f 0310 	mov.w	r3, #16
20001870:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001872:	687b      	ldr	r3, [r7, #4]
20001874:	691a      	ldr	r2, [r3, #16]
20001876:	687b      	ldr	r3, [r7, #4]
20001878:	695b      	ldr	r3, [r3, #20]
2000187a:	ebc3 0302 	rsb	r3, r3, r2
2000187e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001880:	697b      	ldr	r3, [r7, #20]
20001882:	2b0f      	cmp	r3, #15
20001884:	d801      	bhi.n	2000188a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20001886:	697b      	ldr	r3, [r7, #20]
20001888:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000188a:	f04f 0300 	mov.w	r3, #0
2000188e:	60fb      	str	r3, [r7, #12]
20001890:	e012      	b.n	200018b8 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001892:	687b      	ldr	r3, [r7, #4]
20001894:	681b      	ldr	r3, [r3, #0]
20001896:	687a      	ldr	r2, [r7, #4]
20001898:	68d1      	ldr	r1, [r2, #12]
2000189a:	687a      	ldr	r2, [r7, #4]
2000189c:	6952      	ldr	r2, [r2, #20]
2000189e:	440a      	add	r2, r1
200018a0:	7812      	ldrb	r2, [r2, #0]
200018a2:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
200018a4:	687b      	ldr	r3, [r7, #4]
200018a6:	695b      	ldr	r3, [r3, #20]
200018a8:	f103 0201 	add.w	r2, r3, #1
200018ac:	687b      	ldr	r3, [r7, #4]
200018ae:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200018b0:	68fb      	ldr	r3, [r7, #12]
200018b2:	f103 0301 	add.w	r3, r3, #1
200018b6:	60fb      	str	r3, [r7, #12]
200018b8:	68fa      	ldr	r2, [r7, #12]
200018ba:	693b      	ldr	r3, [r7, #16]
200018bc:	429a      	cmp	r2, r3
200018be:	d3e8      	bcc.n	20001892 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
200018c0:	687b      	ldr	r3, [r7, #4]
200018c2:	695a      	ldr	r2, [r3, #20]
200018c4:	687b      	ldr	r3, [r7, #4]
200018c6:	691b      	ldr	r3, [r3, #16]
200018c8:	429a      	cmp	r2, r3
200018ca:	d109      	bne.n	200018e0 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
200018cc:	687b      	ldr	r3, [r7, #4]
200018ce:	f04f 0200 	mov.w	r2, #0
200018d2:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
200018d4:	687b      	ldr	r3, [r7, #4]
200018d6:	685b      	ldr	r3, [r3, #4]
200018d8:	f04f 0200 	mov.w	r2, #0
200018dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
200018e0:	f107 071c 	add.w	r7, r7, #28
200018e4:	46bd      	mov	sp, r7
200018e6:	bc80      	pop	{r7}
200018e8:	4770      	bx	lr
200018ea:	bf00      	nop

200018ec <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200018ec:	4668      	mov	r0, sp
200018ee:	f020 0107 	bic.w	r1, r0, #7
200018f2:	468d      	mov	sp, r1
200018f4:	b589      	push	{r0, r3, r7, lr}
200018f6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
200018f8:	f649 50e8 	movw	r0, #40424	; 0x9de8
200018fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001900:	f7ff fee2 	bl	200016c8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001904:	f04f 000a 	mov.w	r0, #10
20001908:	f7ff fd4c 	bl	200013a4 <NVIC_ClearPendingIRQ>
}
2000190c:	46bd      	mov	sp, r7
2000190e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001912:	4685      	mov	sp, r0
20001914:	4770      	bx	lr
20001916:	bf00      	nop

20001918 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001918:	4668      	mov	r0, sp
2000191a:	f020 0107 	bic.w	r1, r0, #7
2000191e:	468d      	mov	sp, r1
20001920:	b589      	push	{r0, r3, r7, lr}
20001922:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001924:	f649 50c0 	movw	r0, #40384	; 0x9dc0
20001928:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000192c:	f7ff fecc 	bl	200016c8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001930:	f04f 000b 	mov.w	r0, #11
20001934:	f7ff fd36 	bl	200013a4 <NVIC_ClearPendingIRQ>
}
20001938:	46bd      	mov	sp, r7
2000193a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000193e:	4685      	mov	sp, r0
20001940:	4770      	bx	lr
20001942:	bf00      	nop

20001944 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001944:	b480      	push	{r7}
20001946:	b083      	sub	sp, #12
20001948:	af00      	add	r7, sp, #0
2000194a:	4603      	mov	r3, r0
2000194c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000194e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001952:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001956:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000195a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000195e:	88f9      	ldrh	r1, [r7, #6]
20001960:	f001 011f 	and.w	r1, r1, #31
20001964:	f04f 0001 	mov.w	r0, #1
20001968:	fa00 f101 	lsl.w	r1, r0, r1
2000196c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001970:	f107 070c 	add.w	r7, r7, #12
20001974:	46bd      	mov	sp, r7
20001976:	bc80      	pop	{r7}
20001978:	4770      	bx	lr
2000197a:	bf00      	nop

2000197c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
2000197c:	b480      	push	{r7}
2000197e:	b083      	sub	sp, #12
20001980:	af00      	add	r7, sp, #0
20001982:	4603      	mov	r3, r0
20001984:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001986:	f24e 1300 	movw	r3, #57600	; 0xe100
2000198a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000198e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001992:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001996:	88f9      	ldrh	r1, [r7, #6]
20001998:	f001 011f 	and.w	r1, r1, #31
2000199c:	f04f 0001 	mov.w	r0, #1
200019a0:	fa00 f101 	lsl.w	r1, r0, r1
200019a4:	f102 0220 	add.w	r2, r2, #32
200019a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200019ac:	f107 070c 	add.w	r7, r7, #12
200019b0:	46bd      	mov	sp, r7
200019b2:	bc80      	pop	{r7}
200019b4:	4770      	bx	lr
200019b6:	bf00      	nop

200019b8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200019b8:	b480      	push	{r7}
200019ba:	b083      	sub	sp, #12
200019bc:	af00      	add	r7, sp, #0
200019be:	4603      	mov	r3, r0
200019c0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200019c2:	f24e 1300 	movw	r3, #57600	; 0xe100
200019c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200019ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200019ce:	ea4f 1252 	mov.w	r2, r2, lsr #5
200019d2:	88f9      	ldrh	r1, [r7, #6]
200019d4:	f001 011f 	and.w	r1, r1, #31
200019d8:	f04f 0001 	mov.w	r0, #1
200019dc:	fa00 f101 	lsl.w	r1, r0, r1
200019e0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200019e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200019e8:	f107 070c 	add.w	r7, r7, #12
200019ec:	46bd      	mov	sp, r7
200019ee:	bc80      	pop	{r7}
200019f0:	4770      	bx	lr
200019f2:	bf00      	nop

200019f4 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
200019f4:	b580      	push	{r7, lr}
200019f6:	b084      	sub	sp, #16
200019f8:	af00      	add	r7, sp, #0
200019fa:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200019fc:	687a      	ldr	r2, [r7, #4]
200019fe:	f649 6394 	movw	r3, #40596	; 0x9e94
20001a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a06:	429a      	cmp	r2, r3
20001a08:	d007      	beq.n	20001a1a <MSS_SPI_init+0x26>
20001a0a:	687a      	ldr	r2, [r7, #4]
20001a0c:	f649 6310 	movw	r3, #40464	; 0x9e10
20001a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a14:	429a      	cmp	r2, r3
20001a16:	d000      	beq.n	20001a1a <MSS_SPI_init+0x26>
20001a18:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001a1a:	687b      	ldr	r3, [r7, #4]
20001a1c:	889b      	ldrh	r3, [r3, #4]
20001a1e:	b21b      	sxth	r3, r3
20001a20:	4618      	mov	r0, r3
20001a22:	f7ff ffab 	bl	2000197c <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20001a26:	6878      	ldr	r0, [r7, #4]
20001a28:	f04f 0100 	mov.w	r1, #0
20001a2c:	f04f 0284 	mov.w	r2, #132	; 0x84
20001a30:	f002 f93e 	bl	20003cb0 <memset>
    
    this_spi->cmd_done = 1u;
20001a34:	687b      	ldr	r3, [r7, #4]
20001a36:	f04f 0201 	mov.w	r2, #1
20001a3a:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001a3c:	f04f 0300 	mov.w	r3, #0
20001a40:	81fb      	strh	r3, [r7, #14]
20001a42:	e00d      	b.n	20001a60 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20001a44:	89fb      	ldrh	r3, [r7, #14]
20001a46:	687a      	ldr	r2, [r7, #4]
20001a48:	f103 0306 	add.w	r3, r3, #6
20001a4c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001a50:	4413      	add	r3, r2
20001a52:	f04f 32ff 	mov.w	r2, #4294967295
20001a56:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001a58:	89fb      	ldrh	r3, [r7, #14]
20001a5a:	f103 0301 	add.w	r3, r3, #1
20001a5e:	81fb      	strh	r3, [r7, #14]
20001a60:	89fb      	ldrh	r3, [r7, #14]
20001a62:	2b07      	cmp	r3, #7
20001a64:	d9ee      	bls.n	20001a44 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20001a66:	687a      	ldr	r2, [r7, #4]
20001a68:	f649 6394 	movw	r3, #40596	; 0x9e94
20001a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a70:	429a      	cmp	r2, r3
20001a72:	d126      	bne.n	20001ac2 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20001a74:	687a      	ldr	r2, [r7, #4]
20001a76:	f241 0300 	movw	r3, #4096	; 0x1000
20001a7a:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001a7e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20001a80:	687b      	ldr	r3, [r7, #4]
20001a82:	f04f 020c 	mov.w	r2, #12
20001a86:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20001a88:	f242 0300 	movw	r3, #8192	; 0x2000
20001a8c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a90:	f242 0200 	movw	r2, #8192	; 0x2000
20001a94:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a98:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20001a9e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20001aa0:	f04f 000c 	mov.w	r0, #12
20001aa4:	f7ff ff88 	bl	200019b8 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20001aa8:	f242 0300 	movw	r3, #8192	; 0x2000
20001aac:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001ab0:	f242 0200 	movw	r2, #8192	; 0x2000
20001ab4:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ab8:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001aba:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001abe:	631a      	str	r2, [r3, #48]	; 0x30
20001ac0:	e025      	b.n	20001b0e <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001ac2:	687a      	ldr	r2, [r7, #4]
20001ac4:	f241 0300 	movw	r3, #4096	; 0x1000
20001ac8:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001acc:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001ace:	687b      	ldr	r3, [r7, #4]
20001ad0:	f04f 020d 	mov.w	r2, #13
20001ad4:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001ad6:	f242 0300 	movw	r3, #8192	; 0x2000
20001ada:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001ade:	f242 0200 	movw	r2, #8192	; 0x2000
20001ae2:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ae6:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001ae8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001aec:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20001aee:	f04f 000d 	mov.w	r0, #13
20001af2:	f7ff ff61 	bl	200019b8 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001af6:	f242 0300 	movw	r3, #8192	; 0x2000
20001afa:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001afe:	f242 0200 	movw	r2, #8192	; 0x2000
20001b02:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001b06:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001b08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001b0c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001b0e:	687b      	ldr	r3, [r7, #4]
20001b10:	681b      	ldr	r3, [r3, #0]
20001b12:	687a      	ldr	r2, [r7, #4]
20001b14:	6812      	ldr	r2, [r2, #0]
20001b16:	6812      	ldr	r2, [r2, #0]
20001b18:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001b1c:	601a      	str	r2, [r3, #0]
}
20001b1e:	f107 0710 	add.w	r7, r7, #16
20001b22:	46bd      	mov	sp, r7
20001b24:	bd80      	pop	{r7, pc}
20001b26:	bf00      	nop

20001b28 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20001b28:	b580      	push	{r7, lr}
20001b2a:	b08a      	sub	sp, #40	; 0x28
20001b2c:	af00      	add	r7, sp, #0
20001b2e:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20001b30:	687b      	ldr	r3, [r7, #4]
20001b32:	681b      	ldr	r3, [r3, #0]
20001b34:	681b      	ldr	r3, [r3, #0]
20001b36:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20001b38:	687b      	ldr	r3, [r7, #4]
20001b3a:	681b      	ldr	r3, [r3, #0]
20001b3c:	699b      	ldr	r3, [r3, #24]
20001b3e:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20001b40:	687b      	ldr	r3, [r7, #4]
20001b42:	681b      	ldr	r3, [r3, #0]
20001b44:	685b      	ldr	r3, [r3, #4]
20001b46:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20001b48:	687b      	ldr	r3, [r7, #4]
20001b4a:	681b      	ldr	r3, [r3, #0]
20001b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20001b4e:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20001b50:	687b      	ldr	r3, [r7, #4]
20001b52:	681b      	ldr	r3, [r3, #0]
20001b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001b56:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20001b58:	687b      	ldr	r3, [r7, #4]
20001b5a:	681b      	ldr	r3, [r3, #0]
20001b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001b5e:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20001b60:	687b      	ldr	r3, [r7, #4]
20001b62:	681b      	ldr	r3, [r3, #0]
20001b64:	69db      	ldr	r3, [r3, #28]
20001b66:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20001b68:	687a      	ldr	r2, [r7, #4]
20001b6a:	f649 6394 	movw	r3, #40596	; 0x9e94
20001b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b72:	429a      	cmp	r2, r3
20001b74:	d12e      	bne.n	20001bd4 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20001b76:	687a      	ldr	r2, [r7, #4]
20001b78:	f241 0300 	movw	r3, #4096	; 0x1000
20001b7c:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001b80:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20001b82:	687b      	ldr	r3, [r7, #4]
20001b84:	f04f 020c 	mov.w	r2, #12
20001b88:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20001b8a:	f242 0300 	movw	r3, #8192	; 0x2000
20001b8e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001b92:	f242 0200 	movw	r2, #8192	; 0x2000
20001b96:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001b9a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001b9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20001ba0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20001ba2:	f04f 000c 	mov.w	r0, #12
20001ba6:	f7ff ff07 	bl	200019b8 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20001baa:	f242 0300 	movw	r3, #8192	; 0x2000
20001bae:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001bb2:	f242 0200 	movw	r2, #8192	; 0x2000
20001bb6:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001bba:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001bbc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001bc0:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001bc2:	687b      	ldr	r3, [r7, #4]
20001bc4:	681b      	ldr	r3, [r3, #0]
20001bc6:	687a      	ldr	r2, [r7, #4]
20001bc8:	6812      	ldr	r2, [r2, #0]
20001bca:	6812      	ldr	r2, [r2, #0]
20001bcc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001bd0:	601a      	str	r2, [r3, #0]
20001bd2:	e02d      	b.n	20001c30 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001bd4:	687a      	ldr	r2, [r7, #4]
20001bd6:	f241 0300 	movw	r3, #4096	; 0x1000
20001bda:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001bde:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001be0:	687b      	ldr	r3, [r7, #4]
20001be2:	f04f 020d 	mov.w	r2, #13
20001be6:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001be8:	f242 0300 	movw	r3, #8192	; 0x2000
20001bec:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001bf0:	f242 0200 	movw	r2, #8192	; 0x2000
20001bf4:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001bf8:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001bfa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001bfe:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20001c00:	f04f 000d 	mov.w	r0, #13
20001c04:	f7ff fed8 	bl	200019b8 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001c08:	f242 0300 	movw	r3, #8192	; 0x2000
20001c0c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c10:	f242 0200 	movw	r2, #8192	; 0x2000
20001c14:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001c18:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001c1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001c1e:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001c20:	687b      	ldr	r3, [r7, #4]
20001c22:	681b      	ldr	r3, [r3, #0]
20001c24:	687a      	ldr	r2, [r7, #4]
20001c26:	6812      	ldr	r2, [r2, #0]
20001c28:	6812      	ldr	r2, [r2, #0]
20001c2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001c2e:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20001c30:	68fb      	ldr	r3, [r7, #12]
20001c32:	f023 0301 	bic.w	r3, r3, #1
20001c36:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20001c38:	687b      	ldr	r3, [r7, #4]
20001c3a:	681b      	ldr	r3, [r3, #0]
20001c3c:	68fa      	ldr	r2, [r7, #12]
20001c3e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20001c40:	687b      	ldr	r3, [r7, #4]
20001c42:	681b      	ldr	r3, [r3, #0]
20001c44:	693a      	ldr	r2, [r7, #16]
20001c46:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20001c48:	687b      	ldr	r3, [r7, #4]
20001c4a:	681b      	ldr	r3, [r3, #0]
20001c4c:	697a      	ldr	r2, [r7, #20]
20001c4e:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001c50:	687b      	ldr	r3, [r7, #4]
20001c52:	681b      	ldr	r3, [r3, #0]
20001c54:	687a      	ldr	r2, [r7, #4]
20001c56:	6812      	ldr	r2, [r2, #0]
20001c58:	6812      	ldr	r2, [r2, #0]
20001c5a:	f042 0201 	orr.w	r2, r2, #1
20001c5e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20001c60:	687b      	ldr	r3, [r7, #4]
20001c62:	681b      	ldr	r3, [r3, #0]
20001c64:	69ba      	ldr	r2, [r7, #24]
20001c66:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20001c68:	687b      	ldr	r3, [r7, #4]
20001c6a:	681b      	ldr	r3, [r3, #0]
20001c6c:	69fa      	ldr	r2, [r7, #28]
20001c6e:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20001c70:	687b      	ldr	r3, [r7, #4]
20001c72:	681b      	ldr	r3, [r3, #0]
20001c74:	6a3a      	ldr	r2, [r7, #32]
20001c76:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20001c78:	687b      	ldr	r3, [r7, #4]
20001c7a:	681b      	ldr	r3, [r3, #0]
20001c7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20001c7e:	61da      	str	r2, [r3, #28]
}
20001c80:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001c84:	46bd      	mov	sp, r7
20001c86:	bd80      	pop	{r7, pc}

20001c88 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20001c88:	b580      	push	{r7, lr}
20001c8a:	b084      	sub	sp, #16
20001c8c:	af00      	add	r7, sp, #0
20001c8e:	60f8      	str	r0, [r7, #12]
20001c90:	607a      	str	r2, [r7, #4]
20001c92:	460a      	mov	r2, r1
20001c94:	72fa      	strb	r2, [r7, #11]
20001c96:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001c98:	68fa      	ldr	r2, [r7, #12]
20001c9a:	f649 6394 	movw	r3, #40596	; 0x9e94
20001c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ca2:	429a      	cmp	r2, r3
20001ca4:	d007      	beq.n	20001cb6 <MSS_SPI_configure_master_mode+0x2e>
20001ca6:	68fa      	ldr	r2, [r7, #12]
20001ca8:	f649 6310 	movw	r3, #40464	; 0x9e10
20001cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cb0:	429a      	cmp	r2, r3
20001cb2:	d000      	beq.n	20001cb6 <MSS_SPI_configure_master_mode+0x2e>
20001cb4:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20001cb6:	7afb      	ldrb	r3, [r7, #11]
20001cb8:	2b07      	cmp	r3, #7
20001cba:	d900      	bls.n	20001cbe <MSS_SPI_configure_master_mode+0x36>
20001cbc:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20001cbe:	7e3b      	ldrb	r3, [r7, #24]
20001cc0:	2b20      	cmp	r3, #32
20001cc2:	d900      	bls.n	20001cc6 <MSS_SPI_configure_master_mode+0x3e>
20001cc4:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001cc6:	68fb      	ldr	r3, [r7, #12]
20001cc8:	889b      	ldrh	r3, [r3, #4]
20001cca:	b21b      	sxth	r3, r3
20001ccc:	4618      	mov	r0, r3
20001cce:	f7ff fe55 	bl	2000197c <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20001cd2:	68fb      	ldr	r3, [r7, #12]
20001cd4:	f04f 0200 	mov.w	r2, #0
20001cd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001cdc:	68fb      	ldr	r3, [r7, #12]
20001cde:	681b      	ldr	r3, [r3, #0]
20001ce0:	68fa      	ldr	r2, [r7, #12]
20001ce2:	6812      	ldr	r2, [r2, #0]
20001ce4:	6812      	ldr	r2, [r2, #0]
20001ce6:	f022 0201 	bic.w	r2, r2, #1
20001cea:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20001cec:	68fb      	ldr	r3, [r7, #12]
20001cee:	681b      	ldr	r3, [r3, #0]
20001cf0:	68fa      	ldr	r2, [r7, #12]
20001cf2:	6812      	ldr	r2, [r2, #0]
20001cf4:	6812      	ldr	r2, [r2, #0]
20001cf6:	f042 0202 	orr.w	r2, r2, #2
20001cfa:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001cfc:	68fb      	ldr	r3, [r7, #12]
20001cfe:	681b      	ldr	r3, [r3, #0]
20001d00:	68fa      	ldr	r2, [r7, #12]
20001d02:	6812      	ldr	r2, [r2, #0]
20001d04:	6812      	ldr	r2, [r2, #0]
20001d06:	f042 0201 	orr.w	r2, r2, #1
20001d0a:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20001d0c:	7afb      	ldrb	r3, [r7, #11]
20001d0e:	2b07      	cmp	r3, #7
20001d10:	d83f      	bhi.n	20001d92 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001d12:	687b      	ldr	r3, [r7, #4]
20001d14:	2b00      	cmp	r3, #0
20001d16:	d00b      	beq.n	20001d30 <MSS_SPI_configure_master_mode+0xa8>
20001d18:	687b      	ldr	r3, [r7, #4]
20001d1a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20001d1e:	d007      	beq.n	20001d30 <MSS_SPI_configure_master_mode+0xa8>
20001d20:	687b      	ldr	r3, [r7, #4]
20001d22:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20001d26:	d003      	beq.n	20001d30 <MSS_SPI_configure_master_mode+0xa8>
20001d28:	687b      	ldr	r3, [r7, #4]
20001d2a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20001d2e:	d10f      	bne.n	20001d50 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20001d30:	7afa      	ldrb	r2, [r7, #11]
20001d32:	6879      	ldr	r1, [r7, #4]
20001d34:	f240 1302 	movw	r3, #258	; 0x102
20001d38:	f2c2 4300 	movt	r3, #9216	; 0x2400
20001d3c:	ea41 0303 	orr.w	r3, r1, r3
20001d40:	68f9      	ldr	r1, [r7, #12]
20001d42:	f102 0206 	add.w	r2, r2, #6
20001d46:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001d4a:	440a      	add	r2, r1
20001d4c:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001d4e:	e00e      	b.n	20001d6e <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20001d50:	7afa      	ldrb	r2, [r7, #11]
20001d52:	6879      	ldr	r1, [r7, #4]
20001d54:	f240 1302 	movw	r3, #258	; 0x102
20001d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d5c:	ea41 0303 	orr.w	r3, r1, r3
20001d60:	68f9      	ldr	r1, [r7, #12]
20001d62:	f102 0206 	add.w	r2, r2, #6
20001d66:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001d6a:	440a      	add	r2, r1
20001d6c:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20001d6e:	7afb      	ldrb	r3, [r7, #11]
20001d70:	68fa      	ldr	r2, [r7, #12]
20001d72:	f103 0306 	add.w	r3, r3, #6
20001d76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001d7a:	4413      	add	r3, r2
20001d7c:	7e3a      	ldrb	r2, [r7, #24]
20001d7e:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20001d80:	7afb      	ldrb	r3, [r7, #11]
20001d82:	68fa      	ldr	r2, [r7, #12]
20001d84:	f103 0306 	add.w	r3, r3, #6
20001d88:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001d8c:	4413      	add	r3, r2
20001d8e:	78fa      	ldrb	r2, [r7, #3]
20001d90:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001d92:	68fb      	ldr	r3, [r7, #12]
20001d94:	889b      	ldrh	r3, [r3, #4]
20001d96:	b21b      	sxth	r3, r3
20001d98:	4618      	mov	r0, r3
20001d9a:	f7ff fdd3 	bl	20001944 <NVIC_EnableIRQ>
}
20001d9e:	f107 0710 	add.w	r7, r7, #16
20001da2:	46bd      	mov	sp, r7
20001da4:	bd80      	pop	{r7, pc}
20001da6:	bf00      	nop

20001da8 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001da8:	b580      	push	{r7, lr}
20001daa:	b084      	sub	sp, #16
20001dac:	af00      	add	r7, sp, #0
20001dae:	6078      	str	r0, [r7, #4]
20001db0:	460b      	mov	r3, r1
20001db2:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001db4:	687a      	ldr	r2, [r7, #4]
20001db6:	f649 6394 	movw	r3, #40596	; 0x9e94
20001dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dbe:	429a      	cmp	r2, r3
20001dc0:	d007      	beq.n	20001dd2 <MSS_SPI_set_slave_select+0x2a>
20001dc2:	687a      	ldr	r2, [r7, #4]
20001dc4:	f649 6310 	movw	r3, #40464	; 0x9e10
20001dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dcc:	429a      	cmp	r2, r3
20001dce:	d000      	beq.n	20001dd2 <MSS_SPI_set_slave_select+0x2a>
20001dd0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001dd2:	687b      	ldr	r3, [r7, #4]
20001dd4:	681b      	ldr	r3, [r3, #0]
20001dd6:	681b      	ldr	r3, [r3, #0]
20001dd8:	f003 0302 	and.w	r3, r3, #2
20001ddc:	2b00      	cmp	r3, #0
20001dde:	d100      	bne.n	20001de2 <MSS_SPI_set_slave_select+0x3a>
20001de0:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20001de2:	78fb      	ldrb	r3, [r7, #3]
20001de4:	687a      	ldr	r2, [r7, #4]
20001de6:	f103 0306 	add.w	r3, r3, #6
20001dea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001dee:	4413      	add	r3, r2
20001df0:	685b      	ldr	r3, [r3, #4]
20001df2:	f1b3 3fff 	cmp.w	r3, #4294967295
20001df6:	d100      	bne.n	20001dfa <MSS_SPI_set_slave_select+0x52>
20001df8:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001dfa:	687b      	ldr	r3, [r7, #4]
20001dfc:	889b      	ldrh	r3, [r3, #4]
20001dfe:	b21b      	sxth	r3, r3
20001e00:	4618      	mov	r0, r3
20001e02:	f7ff fdbb 	bl	2000197c <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001e06:	687b      	ldr	r3, [r7, #4]
20001e08:	681b      	ldr	r3, [r3, #0]
20001e0a:	689b      	ldr	r3, [r3, #8]
20001e0c:	f003 0304 	and.w	r3, r3, #4
20001e10:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001e12:	68fb      	ldr	r3, [r7, #12]
20001e14:	2b00      	cmp	r3, #0
20001e16:	d002      	beq.n	20001e1e <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20001e18:	6878      	ldr	r0, [r7, #4]
20001e1a:	f7ff fe85 	bl	20001b28 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001e1e:	687b      	ldr	r3, [r7, #4]
20001e20:	681b      	ldr	r3, [r3, #0]
20001e22:	687a      	ldr	r2, [r7, #4]
20001e24:	6812      	ldr	r2, [r2, #0]
20001e26:	6812      	ldr	r2, [r2, #0]
20001e28:	f022 0201 	bic.w	r2, r2, #1
20001e2c:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20001e2e:	687b      	ldr	r3, [r7, #4]
20001e30:	681a      	ldr	r2, [r3, #0]
20001e32:	78fb      	ldrb	r3, [r7, #3]
20001e34:	6879      	ldr	r1, [r7, #4]
20001e36:	f103 0306 	add.w	r3, r3, #6
20001e3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001e3e:	440b      	add	r3, r1
20001e40:	685b      	ldr	r3, [r3, #4]
20001e42:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20001e44:	687b      	ldr	r3, [r7, #4]
20001e46:	681a      	ldr	r2, [r3, #0]
20001e48:	78fb      	ldrb	r3, [r7, #3]
20001e4a:	6879      	ldr	r1, [r7, #4]
20001e4c:	f103 0306 	add.w	r3, r3, #6
20001e50:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001e54:	440b      	add	r3, r1
20001e56:	7a5b      	ldrb	r3, [r3, #9]
20001e58:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20001e5a:	687b      	ldr	r3, [r7, #4]
20001e5c:	681a      	ldr	r2, [r3, #0]
20001e5e:	78fb      	ldrb	r3, [r7, #3]
20001e60:	6879      	ldr	r1, [r7, #4]
20001e62:	f103 0306 	add.w	r3, r3, #6
20001e66:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001e6a:	440b      	add	r3, r1
20001e6c:	7a1b      	ldrb	r3, [r3, #8]
20001e6e:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001e70:	687b      	ldr	r3, [r7, #4]
20001e72:	681b      	ldr	r3, [r3, #0]
20001e74:	687a      	ldr	r2, [r7, #4]
20001e76:	6812      	ldr	r2, [r2, #0]
20001e78:	6812      	ldr	r2, [r2, #0]
20001e7a:	f042 0201 	orr.w	r2, r2, #1
20001e7e:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20001e80:	687b      	ldr	r3, [r7, #4]
20001e82:	681b      	ldr	r3, [r3, #0]
20001e84:	687a      	ldr	r2, [r7, #4]
20001e86:	6812      	ldr	r2, [r2, #0]
20001e88:	69d1      	ldr	r1, [r2, #28]
20001e8a:	78fa      	ldrb	r2, [r7, #3]
20001e8c:	f04f 0001 	mov.w	r0, #1
20001e90:	fa00 f202 	lsl.w	r2, r0, r2
20001e94:	ea41 0202 	orr.w	r2, r1, r2
20001e98:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001e9a:	687b      	ldr	r3, [r7, #4]
20001e9c:	889b      	ldrh	r3, [r3, #4]
20001e9e:	b21b      	sxth	r3, r3
20001ea0:	4618      	mov	r0, r3
20001ea2:	f7ff fd4f 	bl	20001944 <NVIC_EnableIRQ>
}
20001ea6:	f107 0710 	add.w	r7, r7, #16
20001eaa:	46bd      	mov	sp, r7
20001eac:	bd80      	pop	{r7, pc}
20001eae:	bf00      	nop

20001eb0 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001eb0:	b580      	push	{r7, lr}
20001eb2:	b084      	sub	sp, #16
20001eb4:	af00      	add	r7, sp, #0
20001eb6:	6078      	str	r0, [r7, #4]
20001eb8:	460b      	mov	r3, r1
20001eba:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001ebc:	687a      	ldr	r2, [r7, #4]
20001ebe:	f649 6394 	movw	r3, #40596	; 0x9e94
20001ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ec6:	429a      	cmp	r2, r3
20001ec8:	d007      	beq.n	20001eda <MSS_SPI_clear_slave_select+0x2a>
20001eca:	687a      	ldr	r2, [r7, #4]
20001ecc:	f649 6310 	movw	r3, #40464	; 0x9e10
20001ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ed4:	429a      	cmp	r2, r3
20001ed6:	d000      	beq.n	20001eda <MSS_SPI_clear_slave_select+0x2a>
20001ed8:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001eda:	687b      	ldr	r3, [r7, #4]
20001edc:	681b      	ldr	r3, [r3, #0]
20001ede:	681b      	ldr	r3, [r3, #0]
20001ee0:	f003 0302 	and.w	r3, r3, #2
20001ee4:	2b00      	cmp	r3, #0
20001ee6:	d100      	bne.n	20001eea <MSS_SPI_clear_slave_select+0x3a>
20001ee8:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001eea:	687b      	ldr	r3, [r7, #4]
20001eec:	889b      	ldrh	r3, [r3, #4]
20001eee:	b21b      	sxth	r3, r3
20001ef0:	4618      	mov	r0, r3
20001ef2:	f7ff fd43 	bl	2000197c <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001ef6:	687b      	ldr	r3, [r7, #4]
20001ef8:	681b      	ldr	r3, [r3, #0]
20001efa:	689b      	ldr	r3, [r3, #8]
20001efc:	f003 0304 	and.w	r3, r3, #4
20001f00:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001f02:	68fb      	ldr	r3, [r7, #12]
20001f04:	2b00      	cmp	r3, #0
20001f06:	d002      	beq.n	20001f0e <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20001f08:	6878      	ldr	r0, [r7, #4]
20001f0a:	f7ff fe0d 	bl	20001b28 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20001f0e:	687b      	ldr	r3, [r7, #4]
20001f10:	681b      	ldr	r3, [r3, #0]
20001f12:	687a      	ldr	r2, [r7, #4]
20001f14:	6812      	ldr	r2, [r2, #0]
20001f16:	69d1      	ldr	r1, [r2, #28]
20001f18:	78fa      	ldrb	r2, [r7, #3]
20001f1a:	f04f 0001 	mov.w	r0, #1
20001f1e:	fa00 f202 	lsl.w	r2, r0, r2
20001f22:	ea6f 0202 	mvn.w	r2, r2
20001f26:	ea01 0202 	and.w	r2, r1, r2
20001f2a:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001f2c:	687b      	ldr	r3, [r7, #4]
20001f2e:	889b      	ldrh	r3, [r3, #4]
20001f30:	b21b      	sxth	r3, r3
20001f32:	4618      	mov	r0, r3
20001f34:	f7ff fd06 	bl	20001944 <NVIC_EnableIRQ>
}
20001f38:	f107 0710 	add.w	r7, r7, #16
20001f3c:	46bd      	mov	sp, r7
20001f3e:	bd80      	pop	{r7, pc}

20001f40 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20001f40:	b480      	push	{r7}
20001f42:	b087      	sub	sp, #28
20001f44:	af00      	add	r7, sp, #0
20001f46:	6078      	str	r0, [r7, #4]
20001f48:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001f4a:	687a      	ldr	r2, [r7, #4]
20001f4c:	f649 6394 	movw	r3, #40596	; 0x9e94
20001f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f54:	429a      	cmp	r2, r3
20001f56:	d007      	beq.n	20001f68 <MSS_SPI_transfer_frame+0x28>
20001f58:	687a      	ldr	r2, [r7, #4]
20001f5a:	f649 6310 	movw	r3, #40464	; 0x9e10
20001f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f62:	429a      	cmp	r2, r3
20001f64:	d000      	beq.n	20001f68 <MSS_SPI_transfer_frame+0x28>
20001f66:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001f68:	687b      	ldr	r3, [r7, #4]
20001f6a:	681b      	ldr	r3, [r3, #0]
20001f6c:	681b      	ldr	r3, [r3, #0]
20001f6e:	f003 0302 	and.w	r3, r3, #2
20001f72:	2b00      	cmp	r3, #0
20001f74:	d100      	bne.n	20001f78 <MSS_SPI_transfer_frame+0x38>
20001f76:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001f78:	687b      	ldr	r3, [r7, #4]
20001f7a:	681a      	ldr	r2, [r3, #0]
20001f7c:	687b      	ldr	r3, [r7, #4]
20001f7e:	681b      	ldr	r3, [r3, #0]
20001f80:	6819      	ldr	r1, [r3, #0]
20001f82:	f240 03ff 	movw	r3, #255	; 0xff
20001f86:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001f8a:	ea01 0303 	and.w	r3, r1, r3
20001f8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001f92:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001f94:	687b      	ldr	r3, [r7, #4]
20001f96:	681b      	ldr	r3, [r3, #0]
20001f98:	687a      	ldr	r2, [r7, #4]
20001f9a:	6812      	ldr	r2, [r2, #0]
20001f9c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001f9e:	f042 020c 	orr.w	r2, r2, #12
20001fa2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001fa4:	687b      	ldr	r3, [r7, #4]
20001fa6:	681b      	ldr	r3, [r3, #0]
20001fa8:	689b      	ldr	r3, [r3, #8]
20001faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001fae:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20001fb0:	e00b      	b.n	20001fca <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20001fb2:	687b      	ldr	r3, [r7, #4]
20001fb4:	681b      	ldr	r3, [r3, #0]
20001fb6:	691b      	ldr	r3, [r3, #16]
20001fb8:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20001fba:	68bb      	ldr	r3, [r7, #8]
20001fbc:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001fbe:	687b      	ldr	r3, [r7, #4]
20001fc0:	681b      	ldr	r3, [r3, #0]
20001fc2:	689b      	ldr	r3, [r3, #8]
20001fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001fc8:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20001fca:	68fb      	ldr	r3, [r7, #12]
20001fcc:	2b00      	cmp	r3, #0
20001fce:	d0f0      	beq.n	20001fb2 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20001fd0:	687b      	ldr	r3, [r7, #4]
20001fd2:	681b      	ldr	r3, [r3, #0]
20001fd4:	683a      	ldr	r2, [r7, #0]
20001fd6:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001fd8:	687b      	ldr	r3, [r7, #4]
20001fda:	681b      	ldr	r3, [r3, #0]
20001fdc:	689b      	ldr	r3, [r3, #8]
20001fde:	f003 0301 	and.w	r3, r3, #1
20001fe2:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20001fe4:	e005      	b.n	20001ff2 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001fe6:	687b      	ldr	r3, [r7, #4]
20001fe8:	681b      	ldr	r3, [r3, #0]
20001fea:	689b      	ldr	r3, [r3, #8]
20001fec:	f003 0301 	and.w	r3, r3, #1
20001ff0:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20001ff2:	697b      	ldr	r3, [r7, #20]
20001ff4:	2b00      	cmp	r3, #0
20001ff6:	d0f6      	beq.n	20001fe6 <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001ff8:	687b      	ldr	r3, [r7, #4]
20001ffa:	681b      	ldr	r3, [r3, #0]
20001ffc:	689b      	ldr	r3, [r3, #8]
20001ffe:	f003 0302 	and.w	r3, r3, #2
20002002:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20002004:	e005      	b.n	20002012 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002006:	687b      	ldr	r3, [r7, #4]
20002008:	681b      	ldr	r3, [r3, #0]
2000200a:	689b      	ldr	r3, [r3, #8]
2000200c:	f003 0302 	and.w	r3, r3, #2
20002010:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20002012:	693b      	ldr	r3, [r7, #16]
20002014:	2b00      	cmp	r3, #0
20002016:	d0f6      	beq.n	20002006 <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20002018:	687b      	ldr	r3, [r7, #4]
2000201a:	681b      	ldr	r3, [r3, #0]
2000201c:	691b      	ldr	r3, [r3, #16]
}
2000201e:	4618      	mov	r0, r3
20002020:	f107 071c 	add.w	r7, r7, #28
20002024:	46bd      	mov	sp, r7
20002026:	bc80      	pop	{r7}
20002028:	4770      	bx	lr
2000202a:	bf00      	nop

2000202c <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
2000202c:	b480      	push	{r7}
2000202e:	b085      	sub	sp, #20
20002030:	af00      	add	r7, sp, #0
20002032:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20002034:	f04f 0300 	mov.w	r3, #0
20002038:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000203a:	e00e      	b.n	2000205a <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
2000203c:	687b      	ldr	r3, [r7, #4]
2000203e:	681b      	ldr	r3, [r3, #0]
20002040:	687a      	ldr	r2, [r7, #4]
20002042:	6891      	ldr	r1, [r2, #8]
20002044:	687a      	ldr	r2, [r7, #4]
20002046:	6912      	ldr	r2, [r2, #16]
20002048:	440a      	add	r2, r1
2000204a:	7812      	ldrb	r2, [r2, #0]
2000204c:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
2000204e:	687b      	ldr	r3, [r7, #4]
20002050:	691b      	ldr	r3, [r3, #16]
20002052:	f103 0201 	add.w	r2, r3, #1
20002056:	687b      	ldr	r3, [r7, #4]
20002058:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000205a:	687b      	ldr	r3, [r7, #4]
2000205c:	681b      	ldr	r3, [r3, #0]
2000205e:	689b      	ldr	r3, [r3, #8]
20002060:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002064:	2b00      	cmp	r3, #0
20002066:	d105      	bne.n	20002074 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20002068:	687b      	ldr	r3, [r7, #4]
2000206a:	691a      	ldr	r2, [r3, #16]
2000206c:	687b      	ldr	r3, [r7, #4]
2000206e:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002070:	429a      	cmp	r2, r3
20002072:	d3e3      	bcc.n	2000203c <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20002074:	687b      	ldr	r3, [r7, #4]
20002076:	691a      	ldr	r2, [r3, #16]
20002078:	687b      	ldr	r3, [r7, #4]
2000207a:	68db      	ldr	r3, [r3, #12]
2000207c:	429a      	cmp	r2, r3
2000207e:	d31c      	bcc.n	200020ba <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002080:	e00e      	b.n	200020a0 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20002082:	687b      	ldr	r3, [r7, #4]
20002084:	681b      	ldr	r3, [r3, #0]
20002086:	687a      	ldr	r2, [r7, #4]
20002088:	6951      	ldr	r1, [r2, #20]
2000208a:	687a      	ldr	r2, [r7, #4]
2000208c:	69d2      	ldr	r2, [r2, #28]
2000208e:	440a      	add	r2, r1
20002090:	7812      	ldrb	r2, [r2, #0]
20002092:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20002094:	687b      	ldr	r3, [r7, #4]
20002096:	69db      	ldr	r3, [r3, #28]
20002098:	f103 0201 	add.w	r2, r3, #1
2000209c:	687b      	ldr	r3, [r7, #4]
2000209e:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200020a0:	687b      	ldr	r3, [r7, #4]
200020a2:	681b      	ldr	r3, [r3, #0]
200020a4:	689b      	ldr	r3, [r3, #8]
200020a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
200020aa:	2b00      	cmp	r3, #0
200020ac:	d105      	bne.n	200020ba <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
200020ae:	687b      	ldr	r3, [r7, #4]
200020b0:	69da      	ldr	r2, [r3, #28]
200020b2:	687b      	ldr	r3, [r7, #4]
200020b4:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200020b6:	429a      	cmp	r2, r3
200020b8:	d3e3      	bcc.n	20002082 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200020ba:	687b      	ldr	r3, [r7, #4]
200020bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200020be:	2b00      	cmp	r3, #0
200020c0:	d01f      	beq.n	20002102 <fill_slave_tx_fifo+0xd6>
200020c2:	687b      	ldr	r3, [r7, #4]
200020c4:	691a      	ldr	r2, [r3, #16]
200020c6:	687b      	ldr	r3, [r7, #4]
200020c8:	68db      	ldr	r3, [r3, #12]
200020ca:	429a      	cmp	r2, r3
200020cc:	d319      	bcc.n	20002102 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
200020ce:	687b      	ldr	r3, [r7, #4]
200020d0:	69da      	ldr	r2, [r3, #28]
200020d2:	687b      	ldr	r3, [r7, #4]
200020d4:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200020d6:	429a      	cmp	r2, r3
200020d8:	d313      	bcc.n	20002102 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200020da:	e008      	b.n	200020ee <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
200020dc:	687b      	ldr	r3, [r7, #4]
200020de:	681b      	ldr	r3, [r3, #0]
200020e0:	f04f 0200 	mov.w	r2, #0
200020e4:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
200020e6:	68fb      	ldr	r3, [r7, #12]
200020e8:	f103 0301 	add.w	r3, r3, #1
200020ec:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200020ee:	687b      	ldr	r3, [r7, #4]
200020f0:	681b      	ldr	r3, [r3, #0]
200020f2:	689b      	ldr	r3, [r3, #8]
200020f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
200020f8:	2b00      	cmp	r3, #0
200020fa:	d102      	bne.n	20002102 <fill_slave_tx_fifo+0xd6>
200020fc:	68fb      	ldr	r3, [r7, #12]
200020fe:	2b1f      	cmp	r3, #31
20002100:	d9ec      	bls.n	200020dc <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20002102:	f107 0714 	add.w	r7, r7, #20
20002106:	46bd      	mov	sp, r7
20002108:	bc80      	pop	{r7}
2000210a:	4770      	bx	lr

2000210c <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
2000210c:	b580      	push	{r7, lr}
2000210e:	b084      	sub	sp, #16
20002110:	af00      	add	r7, sp, #0
20002112:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002114:	687b      	ldr	r3, [r7, #4]
20002116:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000211a:	2b02      	cmp	r3, #2
2000211c:	d115      	bne.n	2000214a <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000211e:	e00c      	b.n	2000213a <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20002120:	687b      	ldr	r3, [r7, #4]
20002122:	681b      	ldr	r3, [r3, #0]
20002124:	691b      	ldr	r3, [r3, #16]
20002126:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20002128:	687b      	ldr	r3, [r7, #4]
2000212a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2000212c:	2b00      	cmp	r3, #0
2000212e:	d004      	beq.n	2000213a <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20002130:	687b      	ldr	r3, [r7, #4]
20002132:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002134:	68fa      	ldr	r2, [r7, #12]
20002136:	4610      	mov	r0, r2
20002138:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000213a:	687b      	ldr	r3, [r7, #4]
2000213c:	681b      	ldr	r3, [r3, #0]
2000213e:	689b      	ldr	r3, [r3, #8]
20002140:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002144:	2b00      	cmp	r3, #0
20002146:	d0eb      	beq.n	20002120 <read_slave_rx_fifo+0x14>
20002148:	e032      	b.n	200021b0 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000214a:	687b      	ldr	r3, [r7, #4]
2000214c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002150:	2b01      	cmp	r3, #1
20002152:	d125      	bne.n	200021a0 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002154:	e017      	b.n	20002186 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002156:	687b      	ldr	r3, [r7, #4]
20002158:	681b      	ldr	r3, [r3, #0]
2000215a:	691b      	ldr	r3, [r3, #16]
2000215c:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
2000215e:	687b      	ldr	r3, [r7, #4]
20002160:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002162:	687b      	ldr	r3, [r7, #4]
20002164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002166:	429a      	cmp	r2, r3
20002168:	d207      	bcs.n	2000217a <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000216a:	687b      	ldr	r3, [r7, #4]
2000216c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
2000216e:	687b      	ldr	r3, [r7, #4]
20002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002172:	4413      	add	r3, r2
20002174:	68fa      	ldr	r2, [r7, #12]
20002176:	b2d2      	uxtb	r2, r2
20002178:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
2000217a:	687b      	ldr	r3, [r7, #4]
2000217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000217e:	f103 0201 	add.w	r2, r3, #1
20002182:	687b      	ldr	r3, [r7, #4]
20002184:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002186:	687b      	ldr	r3, [r7, #4]
20002188:	681b      	ldr	r3, [r3, #0]
2000218a:	689b      	ldr	r3, [r3, #8]
2000218c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002190:	2b00      	cmp	r3, #0
20002192:	d0e0      	beq.n	20002156 <read_slave_rx_fifo+0x4a>
20002194:	e00c      	b.n	200021b0 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002196:	687b      	ldr	r3, [r7, #4]
20002198:	681b      	ldr	r3, [r3, #0]
2000219a:	691b      	ldr	r3, [r3, #16]
2000219c:	60fb      	str	r3, [r7, #12]
2000219e:	e000      	b.n	200021a2 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200021a0:	bf00      	nop
200021a2:	687b      	ldr	r3, [r7, #4]
200021a4:	681b      	ldr	r3, [r3, #0]
200021a6:	689b      	ldr	r3, [r3, #8]
200021a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200021ac:	2b00      	cmp	r3, #0
200021ae:	d0f2      	beq.n	20002196 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
200021b0:	f107 0710 	add.w	r7, r7, #16
200021b4:	46bd      	mov	sp, r7
200021b6:	bd80      	pop	{r7, pc}

200021b8 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
200021b8:	b580      	push	{r7, lr}
200021ba:	b086      	sub	sp, #24
200021bc:	af00      	add	r7, sp, #0
200021be:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
200021c0:	687b      	ldr	r3, [r7, #4]
200021c2:	681b      	ldr	r3, [r3, #0]
200021c4:	f103 0320 	add.w	r3, r3, #32
200021c8:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200021ca:	687a      	ldr	r2, [r7, #4]
200021cc:	f649 6394 	movw	r3, #40596	; 0x9e94
200021d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021d4:	429a      	cmp	r2, r3
200021d6:	d007      	beq.n	200021e8 <mss_spi_isr+0x30>
200021d8:	687a      	ldr	r2, [r7, #4]
200021da:	f649 6310 	movw	r3, #40464	; 0x9e10
200021de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021e2:	429a      	cmp	r2, r3
200021e4:	d000      	beq.n	200021e8 <mss_spi_isr+0x30>
200021e6:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
200021e8:	693b      	ldr	r3, [r7, #16]
200021ea:	681b      	ldr	r3, [r3, #0]
200021ec:	f003 0302 	and.w	r3, r3, #2
200021f0:	2b00      	cmp	r3, #0
200021f2:	d052      	beq.n	2000229a <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200021f4:	687b      	ldr	r3, [r7, #4]
200021f6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200021fa:	2b02      	cmp	r3, #2
200021fc:	d115      	bne.n	2000222a <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200021fe:	e00c      	b.n	2000221a <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002200:	687b      	ldr	r3, [r7, #4]
20002202:	681b      	ldr	r3, [r3, #0]
20002204:	691b      	ldr	r3, [r3, #16]
20002206:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20002208:	687b      	ldr	r3, [r7, #4]
2000220a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2000220c:	2b00      	cmp	r3, #0
2000220e:	d004      	beq.n	2000221a <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002210:	687b      	ldr	r3, [r7, #4]
20002212:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002214:	68fa      	ldr	r2, [r7, #12]
20002216:	4610      	mov	r0, r2
20002218:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000221a:	687b      	ldr	r3, [r7, #4]
2000221c:	681b      	ldr	r3, [r3, #0]
2000221e:	689b      	ldr	r3, [r3, #8]
20002220:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002224:	2b00      	cmp	r3, #0
20002226:	d0eb      	beq.n	20002200 <mss_spi_isr+0x48>
20002228:	e032      	b.n	20002290 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000222a:	687b      	ldr	r3, [r7, #4]
2000222c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002230:	2b01      	cmp	r3, #1
20002232:	d125      	bne.n	20002280 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002234:	e017      	b.n	20002266 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20002236:	687b      	ldr	r3, [r7, #4]
20002238:	681b      	ldr	r3, [r3, #0]
2000223a:	691b      	ldr	r3, [r3, #16]
2000223c:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
2000223e:	687b      	ldr	r3, [r7, #4]
20002240:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002242:	687b      	ldr	r3, [r7, #4]
20002244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002246:	429a      	cmp	r2, r3
20002248:	d207      	bcs.n	2000225a <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000224a:	687b      	ldr	r3, [r7, #4]
2000224c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
2000224e:	687b      	ldr	r3, [r7, #4]
20002250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002252:	4413      	add	r3, r2
20002254:	68fa      	ldr	r2, [r7, #12]
20002256:	b2d2      	uxtb	r2, r2
20002258:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
2000225a:	687b      	ldr	r3, [r7, #4]
2000225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000225e:	f103 0201 	add.w	r2, r3, #1
20002262:	687b      	ldr	r3, [r7, #4]
20002264:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002266:	687b      	ldr	r3, [r7, #4]
20002268:	681b      	ldr	r3, [r3, #0]
2000226a:	689b      	ldr	r3, [r3, #8]
2000226c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002270:	2b00      	cmp	r3, #0
20002272:	d0e0      	beq.n	20002236 <mss_spi_isr+0x7e>
20002274:	e00c      	b.n	20002290 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002276:	687b      	ldr	r3, [r7, #4]
20002278:	681b      	ldr	r3, [r3, #0]
2000227a:	691b      	ldr	r3, [r3, #16]
2000227c:	60fb      	str	r3, [r7, #12]
2000227e:	e000      	b.n	20002282 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002280:	bf00      	nop
20002282:	687b      	ldr	r3, [r7, #4]
20002284:	681b      	ldr	r3, [r3, #0]
20002286:	689b      	ldr	r3, [r3, #8]
20002288:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000228c:	2b00      	cmp	r3, #0
2000228e:	d0f2      	beq.n	20002276 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002290:	687b      	ldr	r3, [r7, #4]
20002292:	681b      	ldr	r3, [r3, #0]
20002294:	f04f 0202 	mov.w	r2, #2
20002298:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
2000229a:	693b      	ldr	r3, [r7, #16]
2000229c:	681b      	ldr	r3, [r3, #0]
2000229e:	f003 0301 	and.w	r3, r3, #1
200022a2:	b2db      	uxtb	r3, r3
200022a4:	2b00      	cmp	r3, #0
200022a6:	d012      	beq.n	200022ce <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200022a8:	687b      	ldr	r3, [r7, #4]
200022aa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200022ae:	2b02      	cmp	r3, #2
200022b0:	d105      	bne.n	200022be <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200022b2:	687b      	ldr	r3, [r7, #4]
200022b4:	681b      	ldr	r3, [r3, #0]
200022b6:	687a      	ldr	r2, [r7, #4]
200022b8:	6f92      	ldr	r2, [r2, #120]	; 0x78
200022ba:	615a      	str	r2, [r3, #20]
200022bc:	e002      	b.n	200022c4 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
200022be:	6878      	ldr	r0, [r7, #4]
200022c0:	f7ff feb4 	bl	2000202c <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
200022c4:	687b      	ldr	r3, [r7, #4]
200022c6:	681b      	ldr	r3, [r3, #0]
200022c8:	f04f 0201 	mov.w	r2, #1
200022cc:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
200022ce:	693b      	ldr	r3, [r7, #16]
200022d0:	681b      	ldr	r3, [r3, #0]
200022d2:	f003 0310 	and.w	r3, r3, #16
200022d6:	2b00      	cmp	r3, #0
200022d8:	d023      	beq.n	20002322 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
200022da:	6878      	ldr	r0, [r7, #4]
200022dc:	f7ff ff16 	bl	2000210c <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
200022e0:	687b      	ldr	r3, [r7, #4]
200022e2:	6a1b      	ldr	r3, [r3, #32]
200022e4:	2b00      	cmp	r3, #0
200022e6:	d00b      	beq.n	20002300 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200022e8:	687b      	ldr	r3, [r7, #4]
200022ea:	6a1b      	ldr	r3, [r3, #32]
200022ec:	687a      	ldr	r2, [r7, #4]
200022ee:	6a91      	ldr	r1, [r2, #40]	; 0x28
200022f0:	687a      	ldr	r2, [r7, #4]
200022f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200022f4:	4608      	mov	r0, r1
200022f6:	4611      	mov	r1, r2
200022f8:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200022fa:	6878      	ldr	r0, [r7, #4]
200022fc:	f7ff fe96 	bl	2000202c <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002300:	687b      	ldr	r3, [r7, #4]
20002302:	f04f 0201 	mov.w	r2, #1
20002306:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20002308:	687b      	ldr	r3, [r7, #4]
2000230a:	681b      	ldr	r3, [r3, #0]
2000230c:	687a      	ldr	r2, [r7, #4]
2000230e:	6812      	ldr	r2, [r2, #0]
20002310:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002312:	f022 0210 	bic.w	r2, r2, #16
20002316:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002318:	687b      	ldr	r3, [r7, #4]
2000231a:	681b      	ldr	r3, [r3, #0]
2000231c:	f04f 0210 	mov.w	r2, #16
20002320:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20002322:	693b      	ldr	r3, [r7, #16]
20002324:	681b      	ldr	r3, [r3, #0]
20002326:	f003 0304 	and.w	r3, r3, #4
2000232a:	2b00      	cmp	r3, #0
2000232c:	d00f      	beq.n	2000234e <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
2000232e:	687b      	ldr	r3, [r7, #4]
20002330:	681b      	ldr	r3, [r3, #0]
20002332:	687a      	ldr	r2, [r7, #4]
20002334:	6812      	ldr	r2, [r2, #0]
20002336:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002338:	f042 0204 	orr.w	r2, r2, #4
2000233c:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
2000233e:	6878      	ldr	r0, [r7, #4]
20002340:	f7ff fbf2 	bl	20001b28 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20002344:	687b      	ldr	r3, [r7, #4]
20002346:	681b      	ldr	r3, [r3, #0]
20002348:	f04f 0204 	mov.w	r2, #4
2000234c:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
2000234e:	693b      	ldr	r3, [r7, #16]
20002350:	681b      	ldr	r3, [r3, #0]
20002352:	f003 0308 	and.w	r3, r3, #8
20002356:	2b00      	cmp	r3, #0
20002358:	d031      	beq.n	200023be <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
2000235a:	687b      	ldr	r3, [r7, #4]
2000235c:	681b      	ldr	r3, [r3, #0]
2000235e:	687a      	ldr	r2, [r7, #4]
20002360:	6812      	ldr	r2, [r2, #0]
20002362:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002364:	f042 0208 	orr.w	r2, r2, #8
20002368:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
2000236a:	687b      	ldr	r3, [r7, #4]
2000236c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002370:	2b02      	cmp	r3, #2
20002372:	d113      	bne.n	2000239c <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002374:	687b      	ldr	r3, [r7, #4]
20002376:	681a      	ldr	r2, [r3, #0]
20002378:	687b      	ldr	r3, [r7, #4]
2000237a:	681b      	ldr	r3, [r3, #0]
2000237c:	6819      	ldr	r1, [r3, #0]
2000237e:	f240 03ff 	movw	r3, #255	; 0xff
20002382:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002386:	ea01 0303 	and.w	r3, r1, r3
2000238a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
2000238e:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002390:	687b      	ldr	r3, [r7, #4]
20002392:	681b      	ldr	r3, [r3, #0]
20002394:	687a      	ldr	r2, [r7, #4]
20002396:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002398:	615a      	str	r2, [r3, #20]
2000239a:	e00b      	b.n	200023b4 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
2000239c:	687b      	ldr	r3, [r7, #4]
2000239e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200023a2:	2b01      	cmp	r3, #1
200023a4:	d106      	bne.n	200023b4 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
200023a6:	687b      	ldr	r3, [r7, #4]
200023a8:	f04f 0200 	mov.w	r2, #0
200023ac:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
200023ae:	6878      	ldr	r0, [r7, #4]
200023b0:	f7ff fe3c 	bl	2000202c <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
200023b4:	687b      	ldr	r3, [r7, #4]
200023b6:	681b      	ldr	r3, [r3, #0]
200023b8:	f04f 0208 	mov.w	r2, #8
200023bc:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
200023be:	693b      	ldr	r3, [r7, #16]
200023c0:	681b      	ldr	r3, [r3, #0]
200023c2:	f003 0320 	and.w	r3, r3, #32
200023c6:	2b00      	cmp	r3, #0
200023c8:	d049      	beq.n	2000245e <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
200023ca:	6878      	ldr	r0, [r7, #4]
200023cc:	f7ff fe9e 	bl	2000210c <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
200023d0:	687b      	ldr	r3, [r7, #4]
200023d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200023d4:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
200023d6:	687b      	ldr	r3, [r7, #4]
200023d8:	6a1b      	ldr	r3, [r3, #32]
200023da:	2b00      	cmp	r3, #0
200023dc:	d01c      	beq.n	20002418 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
200023de:	687b      	ldr	r3, [r7, #4]
200023e0:	f04f 0200 	mov.w	r2, #0
200023e4:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
200023e6:	687b      	ldr	r3, [r7, #4]
200023e8:	f04f 0200 	mov.w	r2, #0
200023ec:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
200023ee:	687b      	ldr	r3, [r7, #4]
200023f0:	f04f 0200 	mov.w	r2, #0
200023f4:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
200023f6:	687b      	ldr	r3, [r7, #4]
200023f8:	f04f 0200 	mov.w	r2, #0
200023fc:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200023fe:	687b      	ldr	r3, [r7, #4]
20002400:	681b      	ldr	r3, [r3, #0]
20002402:	f04f 0210 	mov.w	r2, #16
20002406:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20002408:	687b      	ldr	r3, [r7, #4]
2000240a:	681b      	ldr	r3, [r3, #0]
2000240c:	687a      	ldr	r2, [r7, #4]
2000240e:	6812      	ldr	r2, [r2, #0]
20002410:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002412:	f042 0210 	orr.w	r2, r2, #16
20002416:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20002418:	687b      	ldr	r3, [r7, #4]
2000241a:	f04f 0200 	mov.w	r2, #0
2000241e:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002420:	687b      	ldr	r3, [r7, #4]
20002422:	681b      	ldr	r3, [r3, #0]
20002424:	687a      	ldr	r2, [r7, #4]
20002426:	6812      	ldr	r2, [r2, #0]
20002428:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000242a:	f042 020c 	orr.w	r2, r2, #12
2000242e:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002430:	6878      	ldr	r0, [r7, #4]
20002432:	f7ff fdfb 	bl	2000202c <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20002436:	687b      	ldr	r3, [r7, #4]
20002438:	f04f 0200 	mov.w	r2, #0
2000243c:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
2000243e:	687b      	ldr	r3, [r7, #4]
20002440:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002442:	2b00      	cmp	r3, #0
20002444:	d006      	beq.n	20002454 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20002446:	687b      	ldr	r3, [r7, #4]
20002448:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000244a:	687a      	ldr	r2, [r7, #4]
2000244c:	6a92      	ldr	r2, [r2, #40]	; 0x28
2000244e:	4610      	mov	r0, r2
20002450:	6979      	ldr	r1, [r7, #20]
20002452:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002454:	687b      	ldr	r3, [r7, #4]
20002456:	681b      	ldr	r3, [r3, #0]
20002458:	f04f 0220 	mov.w	r2, #32
2000245c:	60da      	str	r2, [r3, #12]
    }
}
2000245e:	f107 0718 	add.w	r7, r7, #24
20002462:	46bd      	mov	sp, r7
20002464:	bd80      	pop	{r7, pc}
20002466:	bf00      	nop

20002468 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002468:	4668      	mov	r0, sp
2000246a:	f020 0107 	bic.w	r1, r0, #7
2000246e:	468d      	mov	sp, r1
20002470:	b589      	push	{r0, r3, r7, lr}
20002472:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20002474:	f649 6094 	movw	r0, #40596	; 0x9e94
20002478:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000247c:	f7ff fe9c 	bl	200021b8 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20002480:	f04f 000c 	mov.w	r0, #12
20002484:	f7ff fa98 	bl	200019b8 <NVIC_ClearPendingIRQ>
}
20002488:	46bd      	mov	sp, r7
2000248a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000248e:	4685      	mov	sp, r0
20002490:	4770      	bx	lr
20002492:	bf00      	nop

20002494 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20002494:	4668      	mov	r0, sp
20002496:	f020 0107 	bic.w	r1, r0, #7
2000249a:	468d      	mov	sp, r1
2000249c:	b589      	push	{r0, r3, r7, lr}
2000249e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
200024a0:	f649 6010 	movw	r0, #40464	; 0x9e10
200024a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200024a8:	f7ff fe86 	bl	200021b8 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
200024ac:	f04f 000d 	mov.w	r0, #13
200024b0:	f7ff fa82 	bl	200019b8 <NVIC_ClearPendingIRQ>
}
200024b4:	46bd      	mov	sp, r7
200024b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200024ba:	4685      	mov	sp, r0
200024bc:	4770      	bx	lr
200024be:	bf00      	nop

200024c0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200024c0:	b480      	push	{r7}
200024c2:	b083      	sub	sp, #12
200024c4:	af00      	add	r7, sp, #0
200024c6:	4603      	mov	r3, r0
200024c8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200024ca:	f24e 1300 	movw	r3, #57600	; 0xe100
200024ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
200024d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200024d6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200024da:	88f9      	ldrh	r1, [r7, #6]
200024dc:	f001 011f 	and.w	r1, r1, #31
200024e0:	f04f 0001 	mov.w	r0, #1
200024e4:	fa00 f101 	lsl.w	r1, r0, r1
200024e8:	f102 0260 	add.w	r2, r2, #96	; 0x60
200024ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200024f0:	f107 070c 	add.w	r7, r7, #12
200024f4:	46bd      	mov	sp, r7
200024f6:	bc80      	pop	{r7}
200024f8:	4770      	bx	lr
200024fa:	bf00      	nop

200024fc <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
200024fc:	b580      	push	{r7, lr}
200024fe:	b082      	sub	sp, #8
20002500:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20002502:	f242 0300 	movw	r3, #8192	; 0x2000
20002506:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000250a:	f242 0200 	movw	r2, #8192	; 0x2000
2000250e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002512:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002514:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002518:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
2000251a:	f04f 0300 	mov.w	r3, #0
2000251e:	607b      	str	r3, [r7, #4]
20002520:	e00e      	b.n	20002540 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20002522:	687a      	ldr	r2, [r7, #4]
20002524:	f249 5330 	movw	r3, #38192	; 0x9530
20002528:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000252c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002530:	b21b      	sxth	r3, r3
20002532:	4618      	mov	r0, r3
20002534:	f7ff ffc4 	bl	200024c0 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002538:	687b      	ldr	r3, [r7, #4]
2000253a:	f103 0301 	add.w	r3, r3, #1
2000253e:	607b      	str	r3, [r7, #4]
20002540:	687b      	ldr	r3, [r7, #4]
20002542:	2b1f      	cmp	r3, #31
20002544:	d9ed      	bls.n	20002522 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20002546:	f242 0300 	movw	r3, #8192	; 0x2000
2000254a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000254e:	f242 0200 	movw	r2, #8192	; 0x2000
20002552:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002556:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002558:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
2000255c:	631a      	str	r2, [r3, #48]	; 0x30
}
2000255e:	f107 0708 	add.w	r7, r7, #8
20002562:	46bd      	mov	sp, r7
20002564:	bd80      	pop	{r7, pc}
20002566:	bf00      	nop

20002568 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002568:	b480      	push	{r7}
2000256a:	b085      	sub	sp, #20
2000256c:	af00      	add	r7, sp, #0
2000256e:	4603      	mov	r3, r0
20002570:	6039      	str	r1, [r7, #0]
20002572:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002574:	79fb      	ldrb	r3, [r7, #7]
20002576:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002578:	68fb      	ldr	r3, [r7, #12]
2000257a:	2b1f      	cmp	r3, #31
2000257c:	d900      	bls.n	20002580 <MSS_GPIO_config+0x18>
2000257e:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002580:	68fb      	ldr	r3, [r7, #12]
20002582:	2b1f      	cmp	r3, #31
20002584:	d808      	bhi.n	20002598 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002586:	68fa      	ldr	r2, [r7, #12]
20002588:	f249 43b0 	movw	r3, #38064	; 0x94b0
2000258c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002594:	683a      	ldr	r2, [r7, #0]
20002596:	601a      	str	r2, [r3, #0]
    }
}
20002598:	f107 0714 	add.w	r7, r7, #20
2000259c:	46bd      	mov	sp, r7
2000259e:	bc80      	pop	{r7}
200025a0:	4770      	bx	lr
200025a2:	bf00      	nop

200025a4 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
200025a4:	b480      	push	{r7}
200025a6:	b085      	sub	sp, #20
200025a8:	af00      	add	r7, sp, #0
200025aa:	4602      	mov	r2, r0
200025ac:	460b      	mov	r3, r1
200025ae:	71fa      	strb	r2, [r7, #7]
200025b0:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
200025b2:	79fb      	ldrb	r3, [r7, #7]
200025b4:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200025b6:	68fb      	ldr	r3, [r7, #12]
200025b8:	2b1f      	cmp	r3, #31
200025ba:	d900      	bls.n	200025be <MSS_GPIO_set_output+0x1a>
200025bc:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
200025be:	68fb      	ldr	r3, [r7, #12]
200025c0:	2b1f      	cmp	r3, #31
200025c2:	d809      	bhi.n	200025d8 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
200025c4:	f240 0300 	movw	r3, #0
200025c8:	f2c4 2326 	movt	r3, #16934	; 0x4226
200025cc:	68fa      	ldr	r2, [r7, #12]
200025ce:	79b9      	ldrb	r1, [r7, #6]
200025d0:	f502 6288 	add.w	r2, r2, #1088	; 0x440
200025d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
200025d8:	f107 0714 	add.w	r7, r7, #20
200025dc:	46bd      	mov	sp, r7
200025de:	bc80      	pop	{r7}
200025e0:	4770      	bx	lr
200025e2:	bf00      	nop

200025e4 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200025e4:	b480      	push	{r7}
200025e6:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200025e8:	46bd      	mov	sp, r7
200025ea:	bc80      	pop	{r7}
200025ec:	4770      	bx	lr
200025ee:	bf00      	nop

200025f0 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200025f0:	b580      	push	{r7, lr}
200025f2:	b08a      	sub	sp, #40	; 0x28
200025f4:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200025f6:	f249 5370 	movw	r3, #38256	; 0x9570
200025fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025fe:	46bc      	mov	ip, r7
20002600:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002602:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20002606:	f242 0300 	movw	r3, #8192	; 0x2000
2000260a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000260e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002610:	ea4f 0393 	mov.w	r3, r3, lsr #2
20002614:	f003 0303 	and.w	r3, r3, #3
20002618:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000261c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002620:	4413      	add	r3, r2
20002622:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002626:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002628:	f242 0300 	movw	r3, #8192	; 0x2000
2000262c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002630:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002632:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002636:	f003 0303 	and.w	r3, r3, #3
2000263a:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000263e:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002642:	4413      	add	r3, r2
20002644:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002648:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
2000264a:	f242 0300 	movw	r3, #8192	; 0x2000
2000264e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002652:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002654:	ea4f 1393 	mov.w	r3, r3, lsr #6
20002658:	f003 0303 	and.w	r3, r3, #3
2000265c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002660:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002664:	4413      	add	r3, r2
20002666:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000266a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
2000266c:	f242 0300 	movw	r3, #8192	; 0x2000
20002670:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002676:	ea4f 2313 	mov.w	r3, r3, lsr #8
2000267a:	f003 031f 	and.w	r3, r3, #31
2000267e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20002680:	f242 0300 	movw	r3, #8192	; 0x2000
20002684:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000268a:	ea4f 3353 	mov.w	r3, r3, lsr #13
2000268e:	f003 0301 	and.w	r3, r3, #1
20002692:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20002694:	6a3b      	ldr	r3, [r7, #32]
20002696:	f103 0301 	add.w	r3, r3, #1
2000269a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
2000269c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000269e:	2b00      	cmp	r3, #0
200026a0:	d003      	beq.n	200026aa <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200026a2:	69fb      	ldr	r3, [r7, #28]
200026a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200026a8:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200026aa:	f000 f849 	bl	20002740 <GetSystemClock>
200026ae:	4602      	mov	r2, r0
200026b0:	f649 0310 	movw	r3, #38928	; 0x9810
200026b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026b8:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200026ba:	f649 0310 	movw	r3, #38928	; 0x9810
200026be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026c2:	681a      	ldr	r2, [r3, #0]
200026c4:	693b      	ldr	r3, [r7, #16]
200026c6:	fbb2 f2f3 	udiv	r2, r2, r3
200026ca:	f649 0314 	movw	r3, #38932	; 0x9814
200026ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026d2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200026d4:	f649 0310 	movw	r3, #38928	; 0x9810
200026d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026dc:	681a      	ldr	r2, [r3, #0]
200026de:	697b      	ldr	r3, [r7, #20]
200026e0:	fbb2 f2f3 	udiv	r2, r2, r3
200026e4:	f649 0318 	movw	r3, #38936	; 0x9818
200026e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026ec:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200026ee:	f649 0310 	movw	r3, #38928	; 0x9810
200026f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026f6:	681a      	ldr	r2, [r3, #0]
200026f8:	69bb      	ldr	r3, [r7, #24]
200026fa:	fbb2 f2f3 	udiv	r2, r2, r3
200026fe:	f649 031c 	movw	r3, #38940	; 0x981c
20002702:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002706:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20002708:	f649 0310 	movw	r3, #38928	; 0x9810
2000270c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002710:	681a      	ldr	r2, [r3, #0]
20002712:	69fb      	ldr	r3, [r7, #28]
20002714:	fbb2 f2f3 	udiv	r2, r2, r3
20002718:	f649 0320 	movw	r3, #38944	; 0x9820
2000271c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002720:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20002722:	f649 0310 	movw	r3, #38928	; 0x9810
20002726:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000272a:	681a      	ldr	r2, [r3, #0]
2000272c:	f649 030c 	movw	r3, #38924	; 0x980c
20002730:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002734:	601a      	str	r2, [r3, #0]
}
20002736:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000273a:	46bd      	mov	sp, r7
2000273c:	bd80      	pop	{r7, pc}
2000273e:	bf00      	nop

20002740 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20002740:	b480      	push	{r7}
20002742:	b08b      	sub	sp, #44	; 0x2c
20002744:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20002746:	f04f 0300 	mov.w	r3, #0
2000274a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
2000274c:	f640 031c 	movw	r3, #2076	; 0x81c
20002750:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002754:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20002756:	f240 2330 	movw	r3, #560	; 0x230
2000275a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000275e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20002760:	68fb      	ldr	r3, [r7, #12]
20002762:	681b      	ldr	r3, [r3, #0]
20002764:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20002768:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
2000276a:	693a      	ldr	r2, [r7, #16]
2000276c:	f241 13cf 	movw	r3, #4559	; 0x11cf
20002770:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20002774:	429a      	cmp	r2, r3
20002776:	d108      	bne.n	2000278a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20002778:	f64e 732c 	movw	r3, #61228	; 0xef2c
2000277c:	f2c6 0301 	movt	r3, #24577	; 0x6001
20002780:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20002782:	697b      	ldr	r3, [r7, #20]
20002784:	681b      	ldr	r3, [r3, #0]
20002786:	607b      	str	r3, [r7, #4]
20002788:	e03d      	b.n	20002806 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
2000278a:	68bb      	ldr	r3, [r7, #8]
2000278c:	681a      	ldr	r2, [r3, #0]
2000278e:	f244 3341 	movw	r3, #17217	; 0x4341
20002792:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20002796:	429a      	cmp	r2, r3
20002798:	d135      	bne.n	20002806 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
2000279a:	f640 0340 	movw	r3, #2112	; 0x840
2000279e:	f2c6 0308 	movt	r3, #24584	; 0x6008
200027a2:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200027a4:	69bb      	ldr	r3, [r7, #24]
200027a6:	681b      	ldr	r3, [r3, #0]
200027a8:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200027aa:	69fb      	ldr	r3, [r7, #28]
200027ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200027b0:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200027b2:	69fa      	ldr	r2, [r7, #28]
200027b4:	f240 3300 	movw	r3, #768	; 0x300
200027b8:	f2c0 0301 	movt	r3, #1
200027bc:	429a      	cmp	r2, r3
200027be:	d922      	bls.n	20002806 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200027c0:	69fa      	ldr	r2, [r7, #28]
200027c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
200027c6:	f2c0 0301 	movt	r3, #1
200027ca:	429a      	cmp	r2, r3
200027cc:	d808      	bhi.n	200027e0 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
200027ce:	f241 632c 	movw	r3, #5676	; 0x162c
200027d2:	f2c6 0308 	movt	r3, #24584	; 0x6008
200027d6:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200027d8:	6a3b      	ldr	r3, [r7, #32]
200027da:	681b      	ldr	r3, [r3, #0]
200027dc:	607b      	str	r3, [r7, #4]
200027de:	e012      	b.n	20002806 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200027e0:	69fa      	ldr	r2, [r7, #28]
200027e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
200027e6:	f2c0 0302 	movt	r3, #2
200027ea:	429a      	cmp	r2, r3
200027ec:	d808      	bhi.n	20002800 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200027ee:	f641 63ac 	movw	r3, #7852	; 0x1eac
200027f2:	f2c6 0308 	movt	r3, #24584	; 0x6008
200027f6:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200027f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200027fa:	681b      	ldr	r3, [r3, #0]
200027fc:	607b      	str	r3, [r7, #4]
200027fe:	e002      	b.n	20002806 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20002800:	f04f 0300 	mov.w	r3, #0
20002804:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20002806:	687b      	ldr	r3, [r7, #4]
20002808:	2b00      	cmp	r3, #0
2000280a:	d105      	bne.n	20002818 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
2000280c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
2000280e:	f647 0340 	movw	r3, #30784	; 0x7840
20002812:	f2c0 137d 	movt	r3, #381	; 0x17d
20002816:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20002818:	687b      	ldr	r3, [r7, #4]
}
2000281a:	4618      	mov	r0, r3
2000281c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20002820:	46bd      	mov	sp, r7
20002822:	bc80      	pop	{r7}
20002824:	4770      	bx	lr
20002826:	bf00      	nop

20002828 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002828:	b480      	push	{r7}
2000282a:	b083      	sub	sp, #12
2000282c:	af00      	add	r7, sp, #0
2000282e:	4603      	mov	r3, r0
20002830:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002832:	f24e 1300 	movw	r3, #57600	; 0xe100
20002836:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000283a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000283e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002842:	88f9      	ldrh	r1, [r7, #6]
20002844:	f001 011f 	and.w	r1, r1, #31
20002848:	f04f 0001 	mov.w	r0, #1
2000284c:	fa00 f101 	lsl.w	r1, r0, r1
20002850:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002854:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002858:	f107 070c 	add.w	r7, r7, #12
2000285c:	46bd      	mov	sp, r7
2000285e:	bc80      	pop	{r7}
20002860:	4770      	bx	lr
20002862:	bf00      	nop

20002864 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
20002864:	b480      	push	{r7}
20002866:	b083      	sub	sp, #12
20002868:	af00      	add	r7, sp, #0
2000286a:	4603      	mov	r3, r0
2000286c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
2000286e:	f107 070c 	add.w	r7, r7, #12
20002872:	46bd      	mov	sp, r7
20002874:	bc80      	pop	{r7}
20002876:	4770      	bx	lr

20002878 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20002878:	4668      	mov	r0, sp
2000287a:	f020 0107 	bic.w	r1, r0, #7
2000287e:	468d      	mov	sp, r1
20002880:	b589      	push	{r0, r3, r7, lr}
20002882:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20002884:	f04f 0000 	mov.w	r0, #0
20002888:	f7ff ffec 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
2000288c:	f04f 0076 	mov.w	r0, #118	; 0x76
20002890:	f7ff ffca 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002894:	46bd      	mov	sp, r7
20002896:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000289a:	4685      	mov	sp, r0
2000289c:	4770      	bx	lr
2000289e:	bf00      	nop

200028a0 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
200028a0:	4668      	mov	r0, sp
200028a2:	f020 0107 	bic.w	r1, r0, #7
200028a6:	468d      	mov	sp, r1
200028a8:	b589      	push	{r0, r3, r7, lr}
200028aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
200028ac:	f04f 0001 	mov.w	r0, #1
200028b0:	f7ff ffd8 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
200028b4:	f04f 0077 	mov.w	r0, #119	; 0x77
200028b8:	f7ff ffb6 	bl	20002828 <NVIC_ClearPendingIRQ>
}
200028bc:	46bd      	mov	sp, r7
200028be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028c2:	4685      	mov	sp, r0
200028c4:	4770      	bx	lr
200028c6:	bf00      	nop

200028c8 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
200028c8:	4668      	mov	r0, sp
200028ca:	f020 0107 	bic.w	r1, r0, #7
200028ce:	468d      	mov	sp, r1
200028d0:	b589      	push	{r0, r3, r7, lr}
200028d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
200028d4:	f04f 0002 	mov.w	r0, #2
200028d8:	f7ff ffc4 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
200028dc:	f04f 0078 	mov.w	r0, #120	; 0x78
200028e0:	f7ff ffa2 	bl	20002828 <NVIC_ClearPendingIRQ>
}
200028e4:	46bd      	mov	sp, r7
200028e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028ea:	4685      	mov	sp, r0
200028ec:	4770      	bx	lr
200028ee:	bf00      	nop

200028f0 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
200028f0:	4668      	mov	r0, sp
200028f2:	f020 0107 	bic.w	r1, r0, #7
200028f6:	468d      	mov	sp, r1
200028f8:	b589      	push	{r0, r3, r7, lr}
200028fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
200028fc:	f04f 0003 	mov.w	r0, #3
20002900:	f7ff ffb0 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20002904:	f04f 0079 	mov.w	r0, #121	; 0x79
20002908:	f7ff ff8e 	bl	20002828 <NVIC_ClearPendingIRQ>
}
2000290c:	46bd      	mov	sp, r7
2000290e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002912:	4685      	mov	sp, r0
20002914:	4770      	bx	lr
20002916:	bf00      	nop

20002918 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20002918:	4668      	mov	r0, sp
2000291a:	f020 0107 	bic.w	r1, r0, #7
2000291e:	468d      	mov	sp, r1
20002920:	b589      	push	{r0, r3, r7, lr}
20002922:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
20002924:	f04f 0004 	mov.w	r0, #4
20002928:	f7ff ff9c 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
2000292c:	f04f 007a 	mov.w	r0, #122	; 0x7a
20002930:	f7ff ff7a 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002934:	46bd      	mov	sp, r7
20002936:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000293a:	4685      	mov	sp, r0
2000293c:	4770      	bx	lr
2000293e:	bf00      	nop

20002940 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20002940:	4668      	mov	r0, sp
20002942:	f020 0107 	bic.w	r1, r0, #7
20002946:	468d      	mov	sp, r1
20002948:	b589      	push	{r0, r3, r7, lr}
2000294a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
2000294c:	f04f 0005 	mov.w	r0, #5
20002950:	f7ff ff88 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
20002954:	f04f 007b 	mov.w	r0, #123	; 0x7b
20002958:	f7ff ff66 	bl	20002828 <NVIC_ClearPendingIRQ>
}
2000295c:	46bd      	mov	sp, r7
2000295e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002962:	4685      	mov	sp, r0
20002964:	4770      	bx	lr
20002966:	bf00      	nop

20002968 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20002968:	4668      	mov	r0, sp
2000296a:	f020 0107 	bic.w	r1, r0, #7
2000296e:	468d      	mov	sp, r1
20002970:	b589      	push	{r0, r3, r7, lr}
20002972:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
20002974:	f04f 0006 	mov.w	r0, #6
20002978:	f7ff ff74 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
2000297c:	f04f 007c 	mov.w	r0, #124	; 0x7c
20002980:	f7ff ff52 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002984:	46bd      	mov	sp, r7
20002986:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000298a:	4685      	mov	sp, r0
2000298c:	4770      	bx	lr
2000298e:	bf00      	nop

20002990 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20002990:	4668      	mov	r0, sp
20002992:	f020 0107 	bic.w	r1, r0, #7
20002996:	468d      	mov	sp, r1
20002998:	b589      	push	{r0, r3, r7, lr}
2000299a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
2000299c:	f04f 0007 	mov.w	r0, #7
200029a0:	f7ff ff60 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
200029a4:	f04f 007d 	mov.w	r0, #125	; 0x7d
200029a8:	f7ff ff3e 	bl	20002828 <NVIC_ClearPendingIRQ>
}
200029ac:	46bd      	mov	sp, r7
200029ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029b2:	4685      	mov	sp, r0
200029b4:	4770      	bx	lr
200029b6:	bf00      	nop

200029b8 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
200029b8:	4668      	mov	r0, sp
200029ba:	f020 0107 	bic.w	r1, r0, #7
200029be:	468d      	mov	sp, r1
200029c0:	b589      	push	{r0, r3, r7, lr}
200029c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
200029c4:	f04f 0008 	mov.w	r0, #8
200029c8:	f7ff ff4c 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
200029cc:	f04f 007e 	mov.w	r0, #126	; 0x7e
200029d0:	f7ff ff2a 	bl	20002828 <NVIC_ClearPendingIRQ>
}
200029d4:	46bd      	mov	sp, r7
200029d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029da:	4685      	mov	sp, r0
200029dc:	4770      	bx	lr
200029de:	bf00      	nop

200029e0 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
200029e0:	4668      	mov	r0, sp
200029e2:	f020 0107 	bic.w	r1, r0, #7
200029e6:	468d      	mov	sp, r1
200029e8:	b589      	push	{r0, r3, r7, lr}
200029ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
200029ec:	f04f 0009 	mov.w	r0, #9
200029f0:	f7ff ff38 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
200029f4:	f04f 007f 	mov.w	r0, #127	; 0x7f
200029f8:	f7ff ff16 	bl	20002828 <NVIC_ClearPendingIRQ>
}
200029fc:	46bd      	mov	sp, r7
200029fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a02:	4685      	mov	sp, r0
20002a04:	4770      	bx	lr
20002a06:	bf00      	nop

20002a08 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20002a08:	4668      	mov	r0, sp
20002a0a:	f020 0107 	bic.w	r1, r0, #7
20002a0e:	468d      	mov	sp, r1
20002a10:	b589      	push	{r0, r3, r7, lr}
20002a12:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
20002a14:	f04f 000a 	mov.w	r0, #10
20002a18:	f7ff ff24 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
20002a1c:	f04f 0080 	mov.w	r0, #128	; 0x80
20002a20:	f7ff ff02 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002a24:	46bd      	mov	sp, r7
20002a26:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a2a:	4685      	mov	sp, r0
20002a2c:	4770      	bx	lr
20002a2e:	bf00      	nop

20002a30 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20002a30:	4668      	mov	r0, sp
20002a32:	f020 0107 	bic.w	r1, r0, #7
20002a36:	468d      	mov	sp, r1
20002a38:	b589      	push	{r0, r3, r7, lr}
20002a3a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
20002a3c:	f04f 000b 	mov.w	r0, #11
20002a40:	f7ff ff10 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
20002a44:	f04f 0081 	mov.w	r0, #129	; 0x81
20002a48:	f7ff feee 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002a4c:	46bd      	mov	sp, r7
20002a4e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a52:	4685      	mov	sp, r0
20002a54:	4770      	bx	lr
20002a56:	bf00      	nop

20002a58 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20002a58:	4668      	mov	r0, sp
20002a5a:	f020 0107 	bic.w	r1, r0, #7
20002a5e:	468d      	mov	sp, r1
20002a60:	b589      	push	{r0, r3, r7, lr}
20002a62:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
20002a64:	f04f 000c 	mov.w	r0, #12
20002a68:	f7ff fefc 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20002a6c:	f04f 0082 	mov.w	r0, #130	; 0x82
20002a70:	f7ff feda 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002a74:	46bd      	mov	sp, r7
20002a76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a7a:	4685      	mov	sp, r0
20002a7c:	4770      	bx	lr
20002a7e:	bf00      	nop

20002a80 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20002a80:	4668      	mov	r0, sp
20002a82:	f020 0107 	bic.w	r1, r0, #7
20002a86:	468d      	mov	sp, r1
20002a88:	b589      	push	{r0, r3, r7, lr}
20002a8a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20002a8c:	f04f 000d 	mov.w	r0, #13
20002a90:	f7ff fee8 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20002a94:	f04f 0083 	mov.w	r0, #131	; 0x83
20002a98:	f7ff fec6 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002a9c:	46bd      	mov	sp, r7
20002a9e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002aa2:	4685      	mov	sp, r0
20002aa4:	4770      	bx	lr
20002aa6:	bf00      	nop

20002aa8 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20002aa8:	4668      	mov	r0, sp
20002aaa:	f020 0107 	bic.w	r1, r0, #7
20002aae:	468d      	mov	sp, r1
20002ab0:	b589      	push	{r0, r3, r7, lr}
20002ab2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20002ab4:	f04f 000e 	mov.w	r0, #14
20002ab8:	f7ff fed4 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20002abc:	f04f 0084 	mov.w	r0, #132	; 0x84
20002ac0:	f7ff feb2 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002ac4:	46bd      	mov	sp, r7
20002ac6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002aca:	4685      	mov	sp, r0
20002acc:	4770      	bx	lr
20002ace:	bf00      	nop

20002ad0 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20002ad0:	4668      	mov	r0, sp
20002ad2:	f020 0107 	bic.w	r1, r0, #7
20002ad6:	468d      	mov	sp, r1
20002ad8:	b589      	push	{r0, r3, r7, lr}
20002ada:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20002adc:	f04f 000f 	mov.w	r0, #15
20002ae0:	f7ff fec0 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20002ae4:	f04f 0085 	mov.w	r0, #133	; 0x85
20002ae8:	f7ff fe9e 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002aec:	46bd      	mov	sp, r7
20002aee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002af2:	4685      	mov	sp, r0
20002af4:	4770      	bx	lr
20002af6:	bf00      	nop

20002af8 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20002af8:	4668      	mov	r0, sp
20002afa:	f020 0107 	bic.w	r1, r0, #7
20002afe:	468d      	mov	sp, r1
20002b00:	b589      	push	{r0, r3, r7, lr}
20002b02:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20002b04:	f04f 0010 	mov.w	r0, #16
20002b08:	f7ff feac 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20002b0c:	f04f 0086 	mov.w	r0, #134	; 0x86
20002b10:	f7ff fe8a 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002b14:	46bd      	mov	sp, r7
20002b16:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b1a:	4685      	mov	sp, r0
20002b1c:	4770      	bx	lr
20002b1e:	bf00      	nop

20002b20 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20002b20:	4668      	mov	r0, sp
20002b22:	f020 0107 	bic.w	r1, r0, #7
20002b26:	468d      	mov	sp, r1
20002b28:	b589      	push	{r0, r3, r7, lr}
20002b2a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
20002b2c:	f04f 0011 	mov.w	r0, #17
20002b30:	f7ff fe98 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20002b34:	f04f 0087 	mov.w	r0, #135	; 0x87
20002b38:	f7ff fe76 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002b3c:	46bd      	mov	sp, r7
20002b3e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b42:	4685      	mov	sp, r0
20002b44:	4770      	bx	lr
20002b46:	bf00      	nop

20002b48 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20002b48:	4668      	mov	r0, sp
20002b4a:	f020 0107 	bic.w	r1, r0, #7
20002b4e:	468d      	mov	sp, r1
20002b50:	b589      	push	{r0, r3, r7, lr}
20002b52:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20002b54:	f04f 0012 	mov.w	r0, #18
20002b58:	f7ff fe84 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20002b5c:	f04f 0088 	mov.w	r0, #136	; 0x88
20002b60:	f7ff fe62 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002b64:	46bd      	mov	sp, r7
20002b66:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b6a:	4685      	mov	sp, r0
20002b6c:	4770      	bx	lr
20002b6e:	bf00      	nop

20002b70 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20002b70:	4668      	mov	r0, sp
20002b72:	f020 0107 	bic.w	r1, r0, #7
20002b76:	468d      	mov	sp, r1
20002b78:	b589      	push	{r0, r3, r7, lr}
20002b7a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20002b7c:	f04f 0013 	mov.w	r0, #19
20002b80:	f7ff fe70 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20002b84:	f04f 0089 	mov.w	r0, #137	; 0x89
20002b88:	f7ff fe4e 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002b8c:	46bd      	mov	sp, r7
20002b8e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b92:	4685      	mov	sp, r0
20002b94:	4770      	bx	lr
20002b96:	bf00      	nop

20002b98 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20002b98:	4668      	mov	r0, sp
20002b9a:	f020 0107 	bic.w	r1, r0, #7
20002b9e:	468d      	mov	sp, r1
20002ba0:	b589      	push	{r0, r3, r7, lr}
20002ba2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20002ba4:	f04f 0014 	mov.w	r0, #20
20002ba8:	f7ff fe5c 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20002bac:	f04f 008a 	mov.w	r0, #138	; 0x8a
20002bb0:	f7ff fe3a 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002bb4:	46bd      	mov	sp, r7
20002bb6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002bba:	4685      	mov	sp, r0
20002bbc:	4770      	bx	lr
20002bbe:	bf00      	nop

20002bc0 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20002bc0:	4668      	mov	r0, sp
20002bc2:	f020 0107 	bic.w	r1, r0, #7
20002bc6:	468d      	mov	sp, r1
20002bc8:	b589      	push	{r0, r3, r7, lr}
20002bca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20002bcc:	f04f 0015 	mov.w	r0, #21
20002bd0:	f7ff fe48 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20002bd4:	f04f 008b 	mov.w	r0, #139	; 0x8b
20002bd8:	f7ff fe26 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002bdc:	46bd      	mov	sp, r7
20002bde:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002be2:	4685      	mov	sp, r0
20002be4:	4770      	bx	lr
20002be6:	bf00      	nop

20002be8 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20002be8:	4668      	mov	r0, sp
20002bea:	f020 0107 	bic.w	r1, r0, #7
20002bee:	468d      	mov	sp, r1
20002bf0:	b589      	push	{r0, r3, r7, lr}
20002bf2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20002bf4:	f04f 0016 	mov.w	r0, #22
20002bf8:	f7ff fe34 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20002bfc:	f04f 008c 	mov.w	r0, #140	; 0x8c
20002c00:	f7ff fe12 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002c04:	46bd      	mov	sp, r7
20002c06:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c0a:	4685      	mov	sp, r0
20002c0c:	4770      	bx	lr
20002c0e:	bf00      	nop

20002c10 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20002c10:	4668      	mov	r0, sp
20002c12:	f020 0107 	bic.w	r1, r0, #7
20002c16:	468d      	mov	sp, r1
20002c18:	b589      	push	{r0, r3, r7, lr}
20002c1a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20002c1c:	f04f 0017 	mov.w	r0, #23
20002c20:	f7ff fe20 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20002c24:	f04f 008d 	mov.w	r0, #141	; 0x8d
20002c28:	f7ff fdfe 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002c2c:	46bd      	mov	sp, r7
20002c2e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c32:	4685      	mov	sp, r0
20002c34:	4770      	bx	lr
20002c36:	bf00      	nop

20002c38 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20002c38:	4668      	mov	r0, sp
20002c3a:	f020 0107 	bic.w	r1, r0, #7
20002c3e:	468d      	mov	sp, r1
20002c40:	b589      	push	{r0, r3, r7, lr}
20002c42:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20002c44:	f04f 0018 	mov.w	r0, #24
20002c48:	f7ff fe0c 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20002c4c:	f04f 008e 	mov.w	r0, #142	; 0x8e
20002c50:	f7ff fdea 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002c54:	46bd      	mov	sp, r7
20002c56:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c5a:	4685      	mov	sp, r0
20002c5c:	4770      	bx	lr
20002c5e:	bf00      	nop

20002c60 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20002c60:	4668      	mov	r0, sp
20002c62:	f020 0107 	bic.w	r1, r0, #7
20002c66:	468d      	mov	sp, r1
20002c68:	b589      	push	{r0, r3, r7, lr}
20002c6a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20002c6c:	f04f 0019 	mov.w	r0, #25
20002c70:	f7ff fdf8 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20002c74:	f04f 008f 	mov.w	r0, #143	; 0x8f
20002c78:	f7ff fdd6 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002c7c:	46bd      	mov	sp, r7
20002c7e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c82:	4685      	mov	sp, r0
20002c84:	4770      	bx	lr
20002c86:	bf00      	nop

20002c88 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20002c88:	4668      	mov	r0, sp
20002c8a:	f020 0107 	bic.w	r1, r0, #7
20002c8e:	468d      	mov	sp, r1
20002c90:	b589      	push	{r0, r3, r7, lr}
20002c92:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20002c94:	f04f 001a 	mov.w	r0, #26
20002c98:	f7ff fde4 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20002c9c:	f04f 0090 	mov.w	r0, #144	; 0x90
20002ca0:	f7ff fdc2 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002ca4:	46bd      	mov	sp, r7
20002ca6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002caa:	4685      	mov	sp, r0
20002cac:	4770      	bx	lr
20002cae:	bf00      	nop

20002cb0 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20002cb0:	4668      	mov	r0, sp
20002cb2:	f020 0107 	bic.w	r1, r0, #7
20002cb6:	468d      	mov	sp, r1
20002cb8:	b589      	push	{r0, r3, r7, lr}
20002cba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20002cbc:	f04f 001b 	mov.w	r0, #27
20002cc0:	f7ff fdd0 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20002cc4:	f04f 0091 	mov.w	r0, #145	; 0x91
20002cc8:	f7ff fdae 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002ccc:	46bd      	mov	sp, r7
20002cce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002cd2:	4685      	mov	sp, r0
20002cd4:	4770      	bx	lr
20002cd6:	bf00      	nop

20002cd8 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20002cd8:	4668      	mov	r0, sp
20002cda:	f020 0107 	bic.w	r1, r0, #7
20002cde:	468d      	mov	sp, r1
20002ce0:	b589      	push	{r0, r3, r7, lr}
20002ce2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20002ce4:	f04f 001c 	mov.w	r0, #28
20002ce8:	f7ff fdbc 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20002cec:	f04f 0092 	mov.w	r0, #146	; 0x92
20002cf0:	f7ff fd9a 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002cf4:	46bd      	mov	sp, r7
20002cf6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002cfa:	4685      	mov	sp, r0
20002cfc:	4770      	bx	lr
20002cfe:	bf00      	nop

20002d00 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20002d00:	4668      	mov	r0, sp
20002d02:	f020 0107 	bic.w	r1, r0, #7
20002d06:	468d      	mov	sp, r1
20002d08:	b589      	push	{r0, r3, r7, lr}
20002d0a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20002d0c:	f04f 001d 	mov.w	r0, #29
20002d10:	f7ff fda8 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20002d14:	f04f 0093 	mov.w	r0, #147	; 0x93
20002d18:	f7ff fd86 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002d1c:	46bd      	mov	sp, r7
20002d1e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002d22:	4685      	mov	sp, r0
20002d24:	4770      	bx	lr
20002d26:	bf00      	nop

20002d28 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20002d28:	4668      	mov	r0, sp
20002d2a:	f020 0107 	bic.w	r1, r0, #7
20002d2e:	468d      	mov	sp, r1
20002d30:	b589      	push	{r0, r3, r7, lr}
20002d32:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20002d34:	f04f 001e 	mov.w	r0, #30
20002d38:	f7ff fd94 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20002d3c:	f04f 0094 	mov.w	r0, #148	; 0x94
20002d40:	f7ff fd72 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002d44:	46bd      	mov	sp, r7
20002d46:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002d4a:	4685      	mov	sp, r0
20002d4c:	4770      	bx	lr
20002d4e:	bf00      	nop

20002d50 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20002d50:	4668      	mov	r0, sp
20002d52:	f020 0107 	bic.w	r1, r0, #7
20002d56:	468d      	mov	sp, r1
20002d58:	b589      	push	{r0, r3, r7, lr}
20002d5a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20002d5c:	f04f 001f 	mov.w	r0, #31
20002d60:	f7ff fd80 	bl	20002864 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20002d64:	f04f 0095 	mov.w	r0, #149	; 0x95
20002d68:	f7ff fd5e 	bl	20002828 <NVIC_ClearPendingIRQ>
}
20002d6c:	46bd      	mov	sp, r7
20002d6e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002d72:	4685      	mov	sp, r0
20002d74:	4770      	bx	lr
20002d76:	bf00      	nop

20002d78 <__aeabi_drsub>:
20002d78:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20002d7c:	e002      	b.n	20002d84 <__adddf3>
20002d7e:	bf00      	nop

20002d80 <__aeabi_dsub>:
20002d80:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20002d84 <__adddf3>:
20002d84:	b530      	push	{r4, r5, lr}
20002d86:	ea4f 0441 	mov.w	r4, r1, lsl #1
20002d8a:	ea4f 0543 	mov.w	r5, r3, lsl #1
20002d8e:	ea94 0f05 	teq	r4, r5
20002d92:	bf08      	it	eq
20002d94:	ea90 0f02 	teqeq	r0, r2
20002d98:	bf1f      	itttt	ne
20002d9a:	ea54 0c00 	orrsne.w	ip, r4, r0
20002d9e:	ea55 0c02 	orrsne.w	ip, r5, r2
20002da2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20002da6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002daa:	f000 80e2 	beq.w	20002f72 <__adddf3+0x1ee>
20002dae:	ea4f 5454 	mov.w	r4, r4, lsr #21
20002db2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20002db6:	bfb8      	it	lt
20002db8:	426d      	neglt	r5, r5
20002dba:	dd0c      	ble.n	20002dd6 <__adddf3+0x52>
20002dbc:	442c      	add	r4, r5
20002dbe:	ea80 0202 	eor.w	r2, r0, r2
20002dc2:	ea81 0303 	eor.w	r3, r1, r3
20002dc6:	ea82 0000 	eor.w	r0, r2, r0
20002dca:	ea83 0101 	eor.w	r1, r3, r1
20002dce:	ea80 0202 	eor.w	r2, r0, r2
20002dd2:	ea81 0303 	eor.w	r3, r1, r3
20002dd6:	2d36      	cmp	r5, #54	; 0x36
20002dd8:	bf88      	it	hi
20002dda:	bd30      	pophi	{r4, r5, pc}
20002ddc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20002de0:	ea4f 3101 	mov.w	r1, r1, lsl #12
20002de4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20002de8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20002dec:	d002      	beq.n	20002df4 <__adddf3+0x70>
20002dee:	4240      	negs	r0, r0
20002df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002df4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20002df8:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002dfc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20002e00:	d002      	beq.n	20002e08 <__adddf3+0x84>
20002e02:	4252      	negs	r2, r2
20002e04:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20002e08:	ea94 0f05 	teq	r4, r5
20002e0c:	f000 80a7 	beq.w	20002f5e <__adddf3+0x1da>
20002e10:	f1a4 0401 	sub.w	r4, r4, #1
20002e14:	f1d5 0e20 	rsbs	lr, r5, #32
20002e18:	db0d      	blt.n	20002e36 <__adddf3+0xb2>
20002e1a:	fa02 fc0e 	lsl.w	ip, r2, lr
20002e1e:	fa22 f205 	lsr.w	r2, r2, r5
20002e22:	1880      	adds	r0, r0, r2
20002e24:	f141 0100 	adc.w	r1, r1, #0
20002e28:	fa03 f20e 	lsl.w	r2, r3, lr
20002e2c:	1880      	adds	r0, r0, r2
20002e2e:	fa43 f305 	asr.w	r3, r3, r5
20002e32:	4159      	adcs	r1, r3
20002e34:	e00e      	b.n	20002e54 <__adddf3+0xd0>
20002e36:	f1a5 0520 	sub.w	r5, r5, #32
20002e3a:	f10e 0e20 	add.w	lr, lr, #32
20002e3e:	2a01      	cmp	r2, #1
20002e40:	fa03 fc0e 	lsl.w	ip, r3, lr
20002e44:	bf28      	it	cs
20002e46:	f04c 0c02 	orrcs.w	ip, ip, #2
20002e4a:	fa43 f305 	asr.w	r3, r3, r5
20002e4e:	18c0      	adds	r0, r0, r3
20002e50:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20002e54:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002e58:	d507      	bpl.n	20002e6a <__adddf3+0xe6>
20002e5a:	f04f 0e00 	mov.w	lr, #0
20002e5e:	f1dc 0c00 	rsbs	ip, ip, #0
20002e62:	eb7e 0000 	sbcs.w	r0, lr, r0
20002e66:	eb6e 0101 	sbc.w	r1, lr, r1
20002e6a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20002e6e:	d31b      	bcc.n	20002ea8 <__adddf3+0x124>
20002e70:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20002e74:	d30c      	bcc.n	20002e90 <__adddf3+0x10c>
20002e76:	0849      	lsrs	r1, r1, #1
20002e78:	ea5f 0030 	movs.w	r0, r0, rrx
20002e7c:	ea4f 0c3c 	mov.w	ip, ip, rrx
20002e80:	f104 0401 	add.w	r4, r4, #1
20002e84:	ea4f 5244 	mov.w	r2, r4, lsl #21
20002e88:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20002e8c:	f080 809a 	bcs.w	20002fc4 <__adddf3+0x240>
20002e90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20002e94:	bf08      	it	eq
20002e96:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20002e9a:	f150 0000 	adcs.w	r0, r0, #0
20002e9e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20002ea2:	ea41 0105 	orr.w	r1, r1, r5
20002ea6:	bd30      	pop	{r4, r5, pc}
20002ea8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20002eac:	4140      	adcs	r0, r0
20002eae:	eb41 0101 	adc.w	r1, r1, r1
20002eb2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002eb6:	f1a4 0401 	sub.w	r4, r4, #1
20002eba:	d1e9      	bne.n	20002e90 <__adddf3+0x10c>
20002ebc:	f091 0f00 	teq	r1, #0
20002ec0:	bf04      	itt	eq
20002ec2:	4601      	moveq	r1, r0
20002ec4:	2000      	moveq	r0, #0
20002ec6:	fab1 f381 	clz	r3, r1
20002eca:	bf08      	it	eq
20002ecc:	3320      	addeq	r3, #32
20002ece:	f1a3 030b 	sub.w	r3, r3, #11
20002ed2:	f1b3 0220 	subs.w	r2, r3, #32
20002ed6:	da0c      	bge.n	20002ef2 <__adddf3+0x16e>
20002ed8:	320c      	adds	r2, #12
20002eda:	dd08      	ble.n	20002eee <__adddf3+0x16a>
20002edc:	f102 0c14 	add.w	ip, r2, #20
20002ee0:	f1c2 020c 	rsb	r2, r2, #12
20002ee4:	fa01 f00c 	lsl.w	r0, r1, ip
20002ee8:	fa21 f102 	lsr.w	r1, r1, r2
20002eec:	e00c      	b.n	20002f08 <__adddf3+0x184>
20002eee:	f102 0214 	add.w	r2, r2, #20
20002ef2:	bfd8      	it	le
20002ef4:	f1c2 0c20 	rsble	ip, r2, #32
20002ef8:	fa01 f102 	lsl.w	r1, r1, r2
20002efc:	fa20 fc0c 	lsr.w	ip, r0, ip
20002f00:	bfdc      	itt	le
20002f02:	ea41 010c 	orrle.w	r1, r1, ip
20002f06:	4090      	lslle	r0, r2
20002f08:	1ae4      	subs	r4, r4, r3
20002f0a:	bfa2      	ittt	ge
20002f0c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20002f10:	4329      	orrge	r1, r5
20002f12:	bd30      	popge	{r4, r5, pc}
20002f14:	ea6f 0404 	mvn.w	r4, r4
20002f18:	3c1f      	subs	r4, #31
20002f1a:	da1c      	bge.n	20002f56 <__adddf3+0x1d2>
20002f1c:	340c      	adds	r4, #12
20002f1e:	dc0e      	bgt.n	20002f3e <__adddf3+0x1ba>
20002f20:	f104 0414 	add.w	r4, r4, #20
20002f24:	f1c4 0220 	rsb	r2, r4, #32
20002f28:	fa20 f004 	lsr.w	r0, r0, r4
20002f2c:	fa01 f302 	lsl.w	r3, r1, r2
20002f30:	ea40 0003 	orr.w	r0, r0, r3
20002f34:	fa21 f304 	lsr.w	r3, r1, r4
20002f38:	ea45 0103 	orr.w	r1, r5, r3
20002f3c:	bd30      	pop	{r4, r5, pc}
20002f3e:	f1c4 040c 	rsb	r4, r4, #12
20002f42:	f1c4 0220 	rsb	r2, r4, #32
20002f46:	fa20 f002 	lsr.w	r0, r0, r2
20002f4a:	fa01 f304 	lsl.w	r3, r1, r4
20002f4e:	ea40 0003 	orr.w	r0, r0, r3
20002f52:	4629      	mov	r1, r5
20002f54:	bd30      	pop	{r4, r5, pc}
20002f56:	fa21 f004 	lsr.w	r0, r1, r4
20002f5a:	4629      	mov	r1, r5
20002f5c:	bd30      	pop	{r4, r5, pc}
20002f5e:	f094 0f00 	teq	r4, #0
20002f62:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20002f66:	bf06      	itte	eq
20002f68:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20002f6c:	3401      	addeq	r4, #1
20002f6e:	3d01      	subne	r5, #1
20002f70:	e74e      	b.n	20002e10 <__adddf3+0x8c>
20002f72:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002f76:	bf18      	it	ne
20002f78:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002f7c:	d029      	beq.n	20002fd2 <__adddf3+0x24e>
20002f7e:	ea94 0f05 	teq	r4, r5
20002f82:	bf08      	it	eq
20002f84:	ea90 0f02 	teqeq	r0, r2
20002f88:	d005      	beq.n	20002f96 <__adddf3+0x212>
20002f8a:	ea54 0c00 	orrs.w	ip, r4, r0
20002f8e:	bf04      	itt	eq
20002f90:	4619      	moveq	r1, r3
20002f92:	4610      	moveq	r0, r2
20002f94:	bd30      	pop	{r4, r5, pc}
20002f96:	ea91 0f03 	teq	r1, r3
20002f9a:	bf1e      	ittt	ne
20002f9c:	2100      	movne	r1, #0
20002f9e:	2000      	movne	r0, #0
20002fa0:	bd30      	popne	{r4, r5, pc}
20002fa2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20002fa6:	d105      	bne.n	20002fb4 <__adddf3+0x230>
20002fa8:	0040      	lsls	r0, r0, #1
20002faa:	4149      	adcs	r1, r1
20002fac:	bf28      	it	cs
20002fae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20002fb2:	bd30      	pop	{r4, r5, pc}
20002fb4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20002fb8:	bf3c      	itt	cc
20002fba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20002fbe:	bd30      	popcc	{r4, r5, pc}
20002fc0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002fc4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20002fc8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20002fcc:	f04f 0000 	mov.w	r0, #0
20002fd0:	bd30      	pop	{r4, r5, pc}
20002fd2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002fd6:	bf1a      	itte	ne
20002fd8:	4619      	movne	r1, r3
20002fda:	4610      	movne	r0, r2
20002fdc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20002fe0:	bf1c      	itt	ne
20002fe2:	460b      	movne	r3, r1
20002fe4:	4602      	movne	r2, r0
20002fe6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002fea:	bf06      	itte	eq
20002fec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20002ff0:	ea91 0f03 	teqeq	r1, r3
20002ff4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20002ff8:	bd30      	pop	{r4, r5, pc}
20002ffa:	bf00      	nop

20002ffc <__aeabi_ui2d>:
20002ffc:	f090 0f00 	teq	r0, #0
20003000:	bf04      	itt	eq
20003002:	2100      	moveq	r1, #0
20003004:	4770      	bxeq	lr
20003006:	b530      	push	{r4, r5, lr}
20003008:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000300c:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003010:	f04f 0500 	mov.w	r5, #0
20003014:	f04f 0100 	mov.w	r1, #0
20003018:	e750      	b.n	20002ebc <__adddf3+0x138>
2000301a:	bf00      	nop

2000301c <__aeabi_i2d>:
2000301c:	f090 0f00 	teq	r0, #0
20003020:	bf04      	itt	eq
20003022:	2100      	moveq	r1, #0
20003024:	4770      	bxeq	lr
20003026:	b530      	push	{r4, r5, lr}
20003028:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000302c:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003030:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20003034:	bf48      	it	mi
20003036:	4240      	negmi	r0, r0
20003038:	f04f 0100 	mov.w	r1, #0
2000303c:	e73e      	b.n	20002ebc <__adddf3+0x138>
2000303e:	bf00      	nop

20003040 <__aeabi_f2d>:
20003040:	0042      	lsls	r2, r0, #1
20003042:	ea4f 01e2 	mov.w	r1, r2, asr #3
20003046:	ea4f 0131 	mov.w	r1, r1, rrx
2000304a:	ea4f 7002 	mov.w	r0, r2, lsl #28
2000304e:	bf1f      	itttt	ne
20003050:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20003054:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003058:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
2000305c:	4770      	bxne	lr
2000305e:	f092 0f00 	teq	r2, #0
20003062:	bf14      	ite	ne
20003064:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003068:	4770      	bxeq	lr
2000306a:	b530      	push	{r4, r5, lr}
2000306c:	f44f 7460 	mov.w	r4, #896	; 0x380
20003070:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003074:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003078:	e720      	b.n	20002ebc <__adddf3+0x138>
2000307a:	bf00      	nop

2000307c <__aeabi_ul2d>:
2000307c:	ea50 0201 	orrs.w	r2, r0, r1
20003080:	bf08      	it	eq
20003082:	4770      	bxeq	lr
20003084:	b530      	push	{r4, r5, lr}
20003086:	f04f 0500 	mov.w	r5, #0
2000308a:	e00a      	b.n	200030a2 <__aeabi_l2d+0x16>

2000308c <__aeabi_l2d>:
2000308c:	ea50 0201 	orrs.w	r2, r0, r1
20003090:	bf08      	it	eq
20003092:	4770      	bxeq	lr
20003094:	b530      	push	{r4, r5, lr}
20003096:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000309a:	d502      	bpl.n	200030a2 <__aeabi_l2d+0x16>
2000309c:	4240      	negs	r0, r0
2000309e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200030a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
200030a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
200030aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
200030ae:	f43f aedc 	beq.w	20002e6a <__adddf3+0xe6>
200030b2:	f04f 0203 	mov.w	r2, #3
200030b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200030ba:	bf18      	it	ne
200030bc:	3203      	addne	r2, #3
200030be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200030c2:	bf18      	it	ne
200030c4:	3203      	addne	r2, #3
200030c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
200030ca:	f1c2 0320 	rsb	r3, r2, #32
200030ce:	fa00 fc03 	lsl.w	ip, r0, r3
200030d2:	fa20 f002 	lsr.w	r0, r0, r2
200030d6:	fa01 fe03 	lsl.w	lr, r1, r3
200030da:	ea40 000e 	orr.w	r0, r0, lr
200030de:	fa21 f102 	lsr.w	r1, r1, r2
200030e2:	4414      	add	r4, r2
200030e4:	e6c1      	b.n	20002e6a <__adddf3+0xe6>
200030e6:	bf00      	nop

200030e8 <__aeabi_dmul>:
200030e8:	b570      	push	{r4, r5, r6, lr}
200030ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
200030ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200030f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200030f6:	bf1d      	ittte	ne
200030f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200030fc:	ea94 0f0c 	teqne	r4, ip
20003100:	ea95 0f0c 	teqne	r5, ip
20003104:	f000 f8de 	bleq	200032c4 <__aeabi_dmul+0x1dc>
20003108:	442c      	add	r4, r5
2000310a:	ea81 0603 	eor.w	r6, r1, r3
2000310e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20003112:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20003116:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
2000311a:	bf18      	it	ne
2000311c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20003120:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003124:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20003128:	d038      	beq.n	2000319c <__aeabi_dmul+0xb4>
2000312a:	fba0 ce02 	umull	ip, lr, r0, r2
2000312e:	f04f 0500 	mov.w	r5, #0
20003132:	fbe1 e502 	umlal	lr, r5, r1, r2
20003136:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
2000313a:	fbe0 e503 	umlal	lr, r5, r0, r3
2000313e:	f04f 0600 	mov.w	r6, #0
20003142:	fbe1 5603 	umlal	r5, r6, r1, r3
20003146:	f09c 0f00 	teq	ip, #0
2000314a:	bf18      	it	ne
2000314c:	f04e 0e01 	orrne.w	lr, lr, #1
20003150:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20003154:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003158:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
2000315c:	d204      	bcs.n	20003168 <__aeabi_dmul+0x80>
2000315e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20003162:	416d      	adcs	r5, r5
20003164:	eb46 0606 	adc.w	r6, r6, r6
20003168:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
2000316c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20003170:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20003174:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003178:	ea4f 2ece 	mov.w	lr, lr, lsl #11
2000317c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003180:	bf88      	it	hi
20003182:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003186:	d81e      	bhi.n	200031c6 <__aeabi_dmul+0xde>
20003188:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
2000318c:	bf08      	it	eq
2000318e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20003192:	f150 0000 	adcs.w	r0, r0, #0
20003196:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000319a:	bd70      	pop	{r4, r5, r6, pc}
2000319c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
200031a0:	ea46 0101 	orr.w	r1, r6, r1
200031a4:	ea40 0002 	orr.w	r0, r0, r2
200031a8:	ea81 0103 	eor.w	r1, r1, r3
200031ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
200031b0:	bfc2      	ittt	gt
200031b2:	ebd4 050c 	rsbsgt	r5, r4, ip
200031b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200031ba:	bd70      	popgt	{r4, r5, r6, pc}
200031bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200031c0:	f04f 0e00 	mov.w	lr, #0
200031c4:	3c01      	subs	r4, #1
200031c6:	f300 80ab 	bgt.w	20003320 <__aeabi_dmul+0x238>
200031ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
200031ce:	bfde      	ittt	le
200031d0:	2000      	movle	r0, #0
200031d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
200031d6:	bd70      	pople	{r4, r5, r6, pc}
200031d8:	f1c4 0400 	rsb	r4, r4, #0
200031dc:	3c20      	subs	r4, #32
200031de:	da35      	bge.n	2000324c <__aeabi_dmul+0x164>
200031e0:	340c      	adds	r4, #12
200031e2:	dc1b      	bgt.n	2000321c <__aeabi_dmul+0x134>
200031e4:	f104 0414 	add.w	r4, r4, #20
200031e8:	f1c4 0520 	rsb	r5, r4, #32
200031ec:	fa00 f305 	lsl.w	r3, r0, r5
200031f0:	fa20 f004 	lsr.w	r0, r0, r4
200031f4:	fa01 f205 	lsl.w	r2, r1, r5
200031f8:	ea40 0002 	orr.w	r0, r0, r2
200031fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20003200:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003204:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003208:	fa21 f604 	lsr.w	r6, r1, r4
2000320c:	eb42 0106 	adc.w	r1, r2, r6
20003210:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003214:	bf08      	it	eq
20003216:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000321a:	bd70      	pop	{r4, r5, r6, pc}
2000321c:	f1c4 040c 	rsb	r4, r4, #12
20003220:	f1c4 0520 	rsb	r5, r4, #32
20003224:	fa00 f304 	lsl.w	r3, r0, r4
20003228:	fa20 f005 	lsr.w	r0, r0, r5
2000322c:	fa01 f204 	lsl.w	r2, r1, r4
20003230:	ea40 0002 	orr.w	r0, r0, r2
20003234:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003238:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
2000323c:	f141 0100 	adc.w	r1, r1, #0
20003240:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003244:	bf08      	it	eq
20003246:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000324a:	bd70      	pop	{r4, r5, r6, pc}
2000324c:	f1c4 0520 	rsb	r5, r4, #32
20003250:	fa00 f205 	lsl.w	r2, r0, r5
20003254:	ea4e 0e02 	orr.w	lr, lr, r2
20003258:	fa20 f304 	lsr.w	r3, r0, r4
2000325c:	fa01 f205 	lsl.w	r2, r1, r5
20003260:	ea43 0302 	orr.w	r3, r3, r2
20003264:	fa21 f004 	lsr.w	r0, r1, r4
20003268:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000326c:	fa21 f204 	lsr.w	r2, r1, r4
20003270:	ea20 0002 	bic.w	r0, r0, r2
20003274:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20003278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
2000327c:	bf08      	it	eq
2000327e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003282:	bd70      	pop	{r4, r5, r6, pc}
20003284:	f094 0f00 	teq	r4, #0
20003288:	d10f      	bne.n	200032aa <__aeabi_dmul+0x1c2>
2000328a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
2000328e:	0040      	lsls	r0, r0, #1
20003290:	eb41 0101 	adc.w	r1, r1, r1
20003294:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003298:	bf08      	it	eq
2000329a:	3c01      	subeq	r4, #1
2000329c:	d0f7      	beq.n	2000328e <__aeabi_dmul+0x1a6>
2000329e:	ea41 0106 	orr.w	r1, r1, r6
200032a2:	f095 0f00 	teq	r5, #0
200032a6:	bf18      	it	ne
200032a8:	4770      	bxne	lr
200032aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
200032ae:	0052      	lsls	r2, r2, #1
200032b0:	eb43 0303 	adc.w	r3, r3, r3
200032b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
200032b8:	bf08      	it	eq
200032ba:	3d01      	subeq	r5, #1
200032bc:	d0f7      	beq.n	200032ae <__aeabi_dmul+0x1c6>
200032be:	ea43 0306 	orr.w	r3, r3, r6
200032c2:	4770      	bx	lr
200032c4:	ea94 0f0c 	teq	r4, ip
200032c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200032cc:	bf18      	it	ne
200032ce:	ea95 0f0c 	teqne	r5, ip
200032d2:	d00c      	beq.n	200032ee <__aeabi_dmul+0x206>
200032d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200032d8:	bf18      	it	ne
200032da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200032de:	d1d1      	bne.n	20003284 <__aeabi_dmul+0x19c>
200032e0:	ea81 0103 	eor.w	r1, r1, r3
200032e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200032e8:	f04f 0000 	mov.w	r0, #0
200032ec:	bd70      	pop	{r4, r5, r6, pc}
200032ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200032f2:	bf06      	itte	eq
200032f4:	4610      	moveq	r0, r2
200032f6:	4619      	moveq	r1, r3
200032f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200032fc:	d019      	beq.n	20003332 <__aeabi_dmul+0x24a>
200032fe:	ea94 0f0c 	teq	r4, ip
20003302:	d102      	bne.n	2000330a <__aeabi_dmul+0x222>
20003304:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20003308:	d113      	bne.n	20003332 <__aeabi_dmul+0x24a>
2000330a:	ea95 0f0c 	teq	r5, ip
2000330e:	d105      	bne.n	2000331c <__aeabi_dmul+0x234>
20003310:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20003314:	bf1c      	itt	ne
20003316:	4610      	movne	r0, r2
20003318:	4619      	movne	r1, r3
2000331a:	d10a      	bne.n	20003332 <__aeabi_dmul+0x24a>
2000331c:	ea81 0103 	eor.w	r1, r1, r3
20003320:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003324:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003328:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
2000332c:	f04f 0000 	mov.w	r0, #0
20003330:	bd70      	pop	{r4, r5, r6, pc}
20003332:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003336:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
2000333a:	bd70      	pop	{r4, r5, r6, pc}

2000333c <__aeabi_ddiv>:
2000333c:	b570      	push	{r4, r5, r6, lr}
2000333e:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003342:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003346:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000334a:	bf1d      	ittte	ne
2000334c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003350:	ea94 0f0c 	teqne	r4, ip
20003354:	ea95 0f0c 	teqne	r5, ip
20003358:	f000 f8a7 	bleq	200034aa <__aeabi_ddiv+0x16e>
2000335c:	eba4 0405 	sub.w	r4, r4, r5
20003360:	ea81 0e03 	eor.w	lr, r1, r3
20003364:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003368:	ea4f 3101 	mov.w	r1, r1, lsl #12
2000336c:	f000 8088 	beq.w	20003480 <__aeabi_ddiv+0x144>
20003370:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003374:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20003378:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
2000337c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20003380:	ea4f 2202 	mov.w	r2, r2, lsl #8
20003384:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20003388:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
2000338c:	ea4f 2600 	mov.w	r6, r0, lsl #8
20003390:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20003394:	429d      	cmp	r5, r3
20003396:	bf08      	it	eq
20003398:	4296      	cmpeq	r6, r2
2000339a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
2000339e:	f504 7440 	add.w	r4, r4, #768	; 0x300
200033a2:	d202      	bcs.n	200033aa <__aeabi_ddiv+0x6e>
200033a4:	085b      	lsrs	r3, r3, #1
200033a6:	ea4f 0232 	mov.w	r2, r2, rrx
200033aa:	1ab6      	subs	r6, r6, r2
200033ac:	eb65 0503 	sbc.w	r5, r5, r3
200033b0:	085b      	lsrs	r3, r3, #1
200033b2:	ea4f 0232 	mov.w	r2, r2, rrx
200033b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
200033ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
200033be:	ebb6 0e02 	subs.w	lr, r6, r2
200033c2:	eb75 0e03 	sbcs.w	lr, r5, r3
200033c6:	bf22      	ittt	cs
200033c8:	1ab6      	subcs	r6, r6, r2
200033ca:	4675      	movcs	r5, lr
200033cc:	ea40 000c 	orrcs.w	r0, r0, ip
200033d0:	085b      	lsrs	r3, r3, #1
200033d2:	ea4f 0232 	mov.w	r2, r2, rrx
200033d6:	ebb6 0e02 	subs.w	lr, r6, r2
200033da:	eb75 0e03 	sbcs.w	lr, r5, r3
200033de:	bf22      	ittt	cs
200033e0:	1ab6      	subcs	r6, r6, r2
200033e2:	4675      	movcs	r5, lr
200033e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200033e8:	085b      	lsrs	r3, r3, #1
200033ea:	ea4f 0232 	mov.w	r2, r2, rrx
200033ee:	ebb6 0e02 	subs.w	lr, r6, r2
200033f2:	eb75 0e03 	sbcs.w	lr, r5, r3
200033f6:	bf22      	ittt	cs
200033f8:	1ab6      	subcs	r6, r6, r2
200033fa:	4675      	movcs	r5, lr
200033fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20003400:	085b      	lsrs	r3, r3, #1
20003402:	ea4f 0232 	mov.w	r2, r2, rrx
20003406:	ebb6 0e02 	subs.w	lr, r6, r2
2000340a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000340e:	bf22      	ittt	cs
20003410:	1ab6      	subcs	r6, r6, r2
20003412:	4675      	movcs	r5, lr
20003414:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20003418:	ea55 0e06 	orrs.w	lr, r5, r6
2000341c:	d018      	beq.n	20003450 <__aeabi_ddiv+0x114>
2000341e:	ea4f 1505 	mov.w	r5, r5, lsl #4
20003422:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20003426:	ea4f 1606 	mov.w	r6, r6, lsl #4
2000342a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000342e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20003432:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20003436:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
2000343a:	d1c0      	bne.n	200033be <__aeabi_ddiv+0x82>
2000343c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003440:	d10b      	bne.n	2000345a <__aeabi_ddiv+0x11e>
20003442:	ea41 0100 	orr.w	r1, r1, r0
20003446:	f04f 0000 	mov.w	r0, #0
2000344a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000344e:	e7b6      	b.n	200033be <__aeabi_ddiv+0x82>
20003450:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003454:	bf04      	itt	eq
20003456:	4301      	orreq	r1, r0
20003458:	2000      	moveq	r0, #0
2000345a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000345e:	bf88      	it	hi
20003460:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003464:	f63f aeaf 	bhi.w	200031c6 <__aeabi_dmul+0xde>
20003468:	ebb5 0c03 	subs.w	ip, r5, r3
2000346c:	bf04      	itt	eq
2000346e:	ebb6 0c02 	subseq.w	ip, r6, r2
20003472:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003476:	f150 0000 	adcs.w	r0, r0, #0
2000347a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000347e:	bd70      	pop	{r4, r5, r6, pc}
20003480:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20003484:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20003488:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
2000348c:	bfc2      	ittt	gt
2000348e:	ebd4 050c 	rsbsgt	r5, r4, ip
20003492:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003496:	bd70      	popgt	{r4, r5, r6, pc}
20003498:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000349c:	f04f 0e00 	mov.w	lr, #0
200034a0:	3c01      	subs	r4, #1
200034a2:	e690      	b.n	200031c6 <__aeabi_dmul+0xde>
200034a4:	ea45 0e06 	orr.w	lr, r5, r6
200034a8:	e68d      	b.n	200031c6 <__aeabi_dmul+0xde>
200034aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200034ae:	ea94 0f0c 	teq	r4, ip
200034b2:	bf08      	it	eq
200034b4:	ea95 0f0c 	teqeq	r5, ip
200034b8:	f43f af3b 	beq.w	20003332 <__aeabi_dmul+0x24a>
200034bc:	ea94 0f0c 	teq	r4, ip
200034c0:	d10a      	bne.n	200034d8 <__aeabi_ddiv+0x19c>
200034c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200034c6:	f47f af34 	bne.w	20003332 <__aeabi_dmul+0x24a>
200034ca:	ea95 0f0c 	teq	r5, ip
200034ce:	f47f af25 	bne.w	2000331c <__aeabi_dmul+0x234>
200034d2:	4610      	mov	r0, r2
200034d4:	4619      	mov	r1, r3
200034d6:	e72c      	b.n	20003332 <__aeabi_dmul+0x24a>
200034d8:	ea95 0f0c 	teq	r5, ip
200034dc:	d106      	bne.n	200034ec <__aeabi_ddiv+0x1b0>
200034de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200034e2:	f43f aefd 	beq.w	200032e0 <__aeabi_dmul+0x1f8>
200034e6:	4610      	mov	r0, r2
200034e8:	4619      	mov	r1, r3
200034ea:	e722      	b.n	20003332 <__aeabi_dmul+0x24a>
200034ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200034f0:	bf18      	it	ne
200034f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200034f6:	f47f aec5 	bne.w	20003284 <__aeabi_dmul+0x19c>
200034fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200034fe:	f47f af0d 	bne.w	2000331c <__aeabi_dmul+0x234>
20003502:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20003506:	f47f aeeb 	bne.w	200032e0 <__aeabi_dmul+0x1f8>
2000350a:	e712      	b.n	20003332 <__aeabi_dmul+0x24a>

2000350c <__libc_init_array>:
2000350c:	b570      	push	{r4, r5, r6, lr}
2000350e:	f249 76e8 	movw	r6, #38888	; 0x97e8
20003512:	f249 75e8 	movw	r5, #38888	; 0x97e8
20003516:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000351a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000351e:	1b76      	subs	r6, r6, r5
20003520:	10b6      	asrs	r6, r6, #2
20003522:	d006      	beq.n	20003532 <__libc_init_array+0x26>
20003524:	2400      	movs	r4, #0
20003526:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000352a:	3401      	adds	r4, #1
2000352c:	4798      	blx	r3
2000352e:	42a6      	cmp	r6, r4
20003530:	d8f9      	bhi.n	20003526 <__libc_init_array+0x1a>
20003532:	f249 75e8 	movw	r5, #38888	; 0x97e8
20003536:	f249 76ec 	movw	r6, #38892	; 0x97ec
2000353a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000353e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003542:	1b76      	subs	r6, r6, r5
20003544:	f006 f944 	bl	200097d0 <_init>
20003548:	10b6      	asrs	r6, r6, #2
2000354a:	d006      	beq.n	2000355a <__libc_init_array+0x4e>
2000354c:	2400      	movs	r4, #0
2000354e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003552:	3401      	adds	r4, #1
20003554:	4798      	blx	r3
20003556:	42a6      	cmp	r6, r4
20003558:	d8f9      	bhi.n	2000354e <__libc_init_array+0x42>
2000355a:	bd70      	pop	{r4, r5, r6, pc}

2000355c <free>:
2000355c:	f649 0324 	movw	r3, #38948	; 0x9824
20003560:	4601      	mov	r1, r0
20003562:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003566:	6818      	ldr	r0, [r3, #0]
20003568:	f003 bbbe 	b.w	20006ce8 <_free_r>

2000356c <malloc>:
2000356c:	f649 0324 	movw	r3, #38948	; 0x9824
20003570:	4601      	mov	r1, r0
20003572:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003576:	6818      	ldr	r0, [r3, #0]
20003578:	f000 b800 	b.w	2000357c <_malloc_r>

2000357c <_malloc_r>:
2000357c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003580:	f101 040b 	add.w	r4, r1, #11
20003584:	2c16      	cmp	r4, #22
20003586:	b083      	sub	sp, #12
20003588:	4606      	mov	r6, r0
2000358a:	d82f      	bhi.n	200035ec <_malloc_r+0x70>
2000358c:	2300      	movs	r3, #0
2000358e:	2410      	movs	r4, #16
20003590:	428c      	cmp	r4, r1
20003592:	bf2c      	ite	cs
20003594:	4619      	movcs	r1, r3
20003596:	f043 0101 	orrcc.w	r1, r3, #1
2000359a:	2900      	cmp	r1, #0
2000359c:	d130      	bne.n	20003600 <_malloc_r+0x84>
2000359e:	4630      	mov	r0, r6
200035a0:	f000 fbf0 	bl	20003d84 <__malloc_lock>
200035a4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200035a8:	d22e      	bcs.n	20003608 <_malloc_r+0x8c>
200035aa:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200035ae:	f649 1518 	movw	r5, #39192	; 0x9918
200035b2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200035b6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200035ba:	68d3      	ldr	r3, [r2, #12]
200035bc:	4293      	cmp	r3, r2
200035be:	f000 8206 	beq.w	200039ce <_malloc_r+0x452>
200035c2:	685a      	ldr	r2, [r3, #4]
200035c4:	f103 0508 	add.w	r5, r3, #8
200035c8:	68d9      	ldr	r1, [r3, #12]
200035ca:	4630      	mov	r0, r6
200035cc:	f022 0c03 	bic.w	ip, r2, #3
200035d0:	689a      	ldr	r2, [r3, #8]
200035d2:	4463      	add	r3, ip
200035d4:	685c      	ldr	r4, [r3, #4]
200035d6:	608a      	str	r2, [r1, #8]
200035d8:	f044 0401 	orr.w	r4, r4, #1
200035dc:	60d1      	str	r1, [r2, #12]
200035de:	605c      	str	r4, [r3, #4]
200035e0:	f000 fbd2 	bl	20003d88 <__malloc_unlock>
200035e4:	4628      	mov	r0, r5
200035e6:	b003      	add	sp, #12
200035e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200035ec:	f024 0407 	bic.w	r4, r4, #7
200035f0:	0fe3      	lsrs	r3, r4, #31
200035f2:	428c      	cmp	r4, r1
200035f4:	bf2c      	ite	cs
200035f6:	4619      	movcs	r1, r3
200035f8:	f043 0101 	orrcc.w	r1, r3, #1
200035fc:	2900      	cmp	r1, #0
200035fe:	d0ce      	beq.n	2000359e <_malloc_r+0x22>
20003600:	230c      	movs	r3, #12
20003602:	2500      	movs	r5, #0
20003604:	6033      	str	r3, [r6, #0]
20003606:	e7ed      	b.n	200035e4 <_malloc_r+0x68>
20003608:	ea5f 2e54 	movs.w	lr, r4, lsr #9
2000360c:	bf04      	itt	eq
2000360e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20003612:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20003616:	f040 8090 	bne.w	2000373a <_malloc_r+0x1be>
2000361a:	f649 1518 	movw	r5, #39192	; 0x9918
2000361e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003622:	1828      	adds	r0, r5, r0
20003624:	68c3      	ldr	r3, [r0, #12]
20003626:	4298      	cmp	r0, r3
20003628:	d106      	bne.n	20003638 <_malloc_r+0xbc>
2000362a:	e00d      	b.n	20003648 <_malloc_r+0xcc>
2000362c:	2a00      	cmp	r2, #0
2000362e:	f280 816f 	bge.w	20003910 <_malloc_r+0x394>
20003632:	68db      	ldr	r3, [r3, #12]
20003634:	4298      	cmp	r0, r3
20003636:	d007      	beq.n	20003648 <_malloc_r+0xcc>
20003638:	6859      	ldr	r1, [r3, #4]
2000363a:	f021 0103 	bic.w	r1, r1, #3
2000363e:	1b0a      	subs	r2, r1, r4
20003640:	2a0f      	cmp	r2, #15
20003642:	ddf3      	ble.n	2000362c <_malloc_r+0xb0>
20003644:	f10e 3eff 	add.w	lr, lr, #4294967295
20003648:	f10e 0e01 	add.w	lr, lr, #1
2000364c:	f649 1718 	movw	r7, #39192	; 0x9918
20003650:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003654:	f107 0108 	add.w	r1, r7, #8
20003658:	688b      	ldr	r3, [r1, #8]
2000365a:	4299      	cmp	r1, r3
2000365c:	bf08      	it	eq
2000365e:	687a      	ldreq	r2, [r7, #4]
20003660:	d026      	beq.n	200036b0 <_malloc_r+0x134>
20003662:	685a      	ldr	r2, [r3, #4]
20003664:	f022 0c03 	bic.w	ip, r2, #3
20003668:	ebc4 020c 	rsb	r2, r4, ip
2000366c:	2a0f      	cmp	r2, #15
2000366e:	f300 8194 	bgt.w	2000399a <_malloc_r+0x41e>
20003672:	2a00      	cmp	r2, #0
20003674:	60c9      	str	r1, [r1, #12]
20003676:	6089      	str	r1, [r1, #8]
20003678:	f280 8099 	bge.w	200037ae <_malloc_r+0x232>
2000367c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20003680:	f080 8165 	bcs.w	2000394e <_malloc_r+0x3d2>
20003684:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20003688:	f04f 0a01 	mov.w	sl, #1
2000368c:	687a      	ldr	r2, [r7, #4]
2000368e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20003692:	ea4f 0cac 	mov.w	ip, ip, asr #2
20003696:	fa0a fc0c 	lsl.w	ip, sl, ip
2000369a:	60d8      	str	r0, [r3, #12]
2000369c:	f8d0 8008 	ldr.w	r8, [r0, #8]
200036a0:	ea4c 0202 	orr.w	r2, ip, r2
200036a4:	607a      	str	r2, [r7, #4]
200036a6:	f8c3 8008 	str.w	r8, [r3, #8]
200036aa:	f8c8 300c 	str.w	r3, [r8, #12]
200036ae:	6083      	str	r3, [r0, #8]
200036b0:	f04f 0c01 	mov.w	ip, #1
200036b4:	ea4f 03ae 	mov.w	r3, lr, asr #2
200036b8:	fa0c fc03 	lsl.w	ip, ip, r3
200036bc:	4594      	cmp	ip, r2
200036be:	f200 8082 	bhi.w	200037c6 <_malloc_r+0x24a>
200036c2:	ea12 0f0c 	tst.w	r2, ip
200036c6:	d108      	bne.n	200036da <_malloc_r+0x15e>
200036c8:	f02e 0e03 	bic.w	lr, lr, #3
200036cc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200036d0:	f10e 0e04 	add.w	lr, lr, #4
200036d4:	ea12 0f0c 	tst.w	r2, ip
200036d8:	d0f8      	beq.n	200036cc <_malloc_r+0x150>
200036da:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200036de:	46f2      	mov	sl, lr
200036e0:	46c8      	mov	r8, r9
200036e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
200036e6:	4598      	cmp	r8, r3
200036e8:	d107      	bne.n	200036fa <_malloc_r+0x17e>
200036ea:	e168      	b.n	200039be <_malloc_r+0x442>
200036ec:	2a00      	cmp	r2, #0
200036ee:	f280 8178 	bge.w	200039e2 <_malloc_r+0x466>
200036f2:	68db      	ldr	r3, [r3, #12]
200036f4:	4598      	cmp	r8, r3
200036f6:	f000 8162 	beq.w	200039be <_malloc_r+0x442>
200036fa:	6858      	ldr	r0, [r3, #4]
200036fc:	f020 0003 	bic.w	r0, r0, #3
20003700:	1b02      	subs	r2, r0, r4
20003702:	2a0f      	cmp	r2, #15
20003704:	ddf2      	ble.n	200036ec <_malloc_r+0x170>
20003706:	461d      	mov	r5, r3
20003708:	191f      	adds	r7, r3, r4
2000370a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000370e:	f044 0e01 	orr.w	lr, r4, #1
20003712:	f855 4f08 	ldr.w	r4, [r5, #8]!
20003716:	4630      	mov	r0, r6
20003718:	50ba      	str	r2, [r7, r2]
2000371a:	f042 0201 	orr.w	r2, r2, #1
2000371e:	f8c3 e004 	str.w	lr, [r3, #4]
20003722:	f8cc 4008 	str.w	r4, [ip, #8]
20003726:	f8c4 c00c 	str.w	ip, [r4, #12]
2000372a:	608f      	str	r7, [r1, #8]
2000372c:	60cf      	str	r7, [r1, #12]
2000372e:	607a      	str	r2, [r7, #4]
20003730:	60b9      	str	r1, [r7, #8]
20003732:	60f9      	str	r1, [r7, #12]
20003734:	f000 fb28 	bl	20003d88 <__malloc_unlock>
20003738:	e754      	b.n	200035e4 <_malloc_r+0x68>
2000373a:	f1be 0f04 	cmp.w	lr, #4
2000373e:	bf9e      	ittt	ls
20003740:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20003744:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20003748:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000374c:	f67f af65 	bls.w	2000361a <_malloc_r+0x9e>
20003750:	f1be 0f14 	cmp.w	lr, #20
20003754:	bf9c      	itt	ls
20003756:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000375a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000375e:	f67f af5c 	bls.w	2000361a <_malloc_r+0x9e>
20003762:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20003766:	bf9e      	ittt	ls
20003768:	ea4f 3e14 	movls.w	lr, r4, lsr #12
2000376c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20003770:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003774:	f67f af51 	bls.w	2000361a <_malloc_r+0x9e>
20003778:	f5be 7faa 	cmp.w	lr, #340	; 0x154
2000377c:	bf9e      	ittt	ls
2000377e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20003782:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20003786:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000378a:	f67f af46 	bls.w	2000361a <_malloc_r+0x9e>
2000378e:	f240 5354 	movw	r3, #1364	; 0x554
20003792:	459e      	cmp	lr, r3
20003794:	bf95      	itete	ls
20003796:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000379a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000379e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200037a2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
200037a6:	bf98      	it	ls
200037a8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200037ac:	e735      	b.n	2000361a <_malloc_r+0x9e>
200037ae:	eb03 020c 	add.w	r2, r3, ip
200037b2:	f103 0508 	add.w	r5, r3, #8
200037b6:	4630      	mov	r0, r6
200037b8:	6853      	ldr	r3, [r2, #4]
200037ba:	f043 0301 	orr.w	r3, r3, #1
200037be:	6053      	str	r3, [r2, #4]
200037c0:	f000 fae2 	bl	20003d88 <__malloc_unlock>
200037c4:	e70e      	b.n	200035e4 <_malloc_r+0x68>
200037c6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200037ca:	f8d8 3004 	ldr.w	r3, [r8, #4]
200037ce:	f023 0903 	bic.w	r9, r3, #3
200037d2:	ebc4 0209 	rsb	r2, r4, r9
200037d6:	454c      	cmp	r4, r9
200037d8:	bf94      	ite	ls
200037da:	2300      	movls	r3, #0
200037dc:	2301      	movhi	r3, #1
200037de:	2a0f      	cmp	r2, #15
200037e0:	bfd8      	it	le
200037e2:	f043 0301 	orrle.w	r3, r3, #1
200037e6:	2b00      	cmp	r3, #0
200037e8:	f000 80a1 	beq.w	2000392e <_malloc_r+0x3b2>
200037ec:	f649 5b84 	movw	fp, #40324	; 0x9d84
200037f0:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200037f4:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200037f8:	f8db 3000 	ldr.w	r3, [fp]
200037fc:	3310      	adds	r3, #16
200037fe:	191b      	adds	r3, r3, r4
20003800:	f1b2 3fff 	cmp.w	r2, #4294967295
20003804:	d006      	beq.n	20003814 <_malloc_r+0x298>
20003806:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
2000380a:	331f      	adds	r3, #31
2000380c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20003810:	f023 031f 	bic.w	r3, r3, #31
20003814:	4619      	mov	r1, r3
20003816:	4630      	mov	r0, r6
20003818:	9301      	str	r3, [sp, #4]
2000381a:	f000 fb2d 	bl	20003e78 <_sbrk_r>
2000381e:	9b01      	ldr	r3, [sp, #4]
20003820:	f1b0 3fff 	cmp.w	r0, #4294967295
20003824:	4682      	mov	sl, r0
20003826:	f000 80f4 	beq.w	20003a12 <_malloc_r+0x496>
2000382a:	eb08 0109 	add.w	r1, r8, r9
2000382e:	4281      	cmp	r1, r0
20003830:	f200 80ec 	bhi.w	20003a0c <_malloc_r+0x490>
20003834:	f8db 2004 	ldr.w	r2, [fp, #4]
20003838:	189a      	adds	r2, r3, r2
2000383a:	4551      	cmp	r1, sl
2000383c:	f8cb 2004 	str.w	r2, [fp, #4]
20003840:	f000 8145 	beq.w	20003ace <_malloc_r+0x552>
20003844:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20003848:	f649 1018 	movw	r0, #39192	; 0x9918
2000384c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003850:	f1b5 3fff 	cmp.w	r5, #4294967295
20003854:	bf08      	it	eq
20003856:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
2000385a:	d003      	beq.n	20003864 <_malloc_r+0x2e8>
2000385c:	4452      	add	r2, sl
2000385e:	1a51      	subs	r1, r2, r1
20003860:	f8cb 1004 	str.w	r1, [fp, #4]
20003864:	f01a 0507 	ands.w	r5, sl, #7
20003868:	4630      	mov	r0, r6
2000386a:	bf17      	itett	ne
2000386c:	f1c5 0508 	rsbne	r5, r5, #8
20003870:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20003874:	44aa      	addne	sl, r5
20003876:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
2000387a:	4453      	add	r3, sl
2000387c:	051b      	lsls	r3, r3, #20
2000387e:	0d1b      	lsrs	r3, r3, #20
20003880:	1aed      	subs	r5, r5, r3
20003882:	4629      	mov	r1, r5
20003884:	f000 faf8 	bl	20003e78 <_sbrk_r>
20003888:	f1b0 3fff 	cmp.w	r0, #4294967295
2000388c:	f000 812c 	beq.w	20003ae8 <_malloc_r+0x56c>
20003890:	ebca 0100 	rsb	r1, sl, r0
20003894:	1949      	adds	r1, r1, r5
20003896:	f041 0101 	orr.w	r1, r1, #1
2000389a:	f8db 2004 	ldr.w	r2, [fp, #4]
2000389e:	f649 5384 	movw	r3, #40324	; 0x9d84
200038a2:	f8c7 a008 	str.w	sl, [r7, #8]
200038a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038aa:	18aa      	adds	r2, r5, r2
200038ac:	45b8      	cmp	r8, r7
200038ae:	f8cb 2004 	str.w	r2, [fp, #4]
200038b2:	f8ca 1004 	str.w	r1, [sl, #4]
200038b6:	d017      	beq.n	200038e8 <_malloc_r+0x36c>
200038b8:	f1b9 0f0f 	cmp.w	r9, #15
200038bc:	f240 80df 	bls.w	20003a7e <_malloc_r+0x502>
200038c0:	f1a9 010c 	sub.w	r1, r9, #12
200038c4:	2505      	movs	r5, #5
200038c6:	f021 0107 	bic.w	r1, r1, #7
200038ca:	eb08 0001 	add.w	r0, r8, r1
200038ce:	290f      	cmp	r1, #15
200038d0:	6085      	str	r5, [r0, #8]
200038d2:	6045      	str	r5, [r0, #4]
200038d4:	f8d8 0004 	ldr.w	r0, [r8, #4]
200038d8:	f000 0001 	and.w	r0, r0, #1
200038dc:	ea41 0000 	orr.w	r0, r1, r0
200038e0:	f8c8 0004 	str.w	r0, [r8, #4]
200038e4:	f200 80ac 	bhi.w	20003a40 <_malloc_r+0x4c4>
200038e8:	46d0      	mov	r8, sl
200038ea:	f649 5384 	movw	r3, #40324	; 0x9d84
200038ee:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200038f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038f6:	428a      	cmp	r2, r1
200038f8:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200038fc:	bf88      	it	hi
200038fe:	62da      	strhi	r2, [r3, #44]	; 0x2c
20003900:	f649 5384 	movw	r3, #40324	; 0x9d84
20003904:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003908:	428a      	cmp	r2, r1
2000390a:	bf88      	it	hi
2000390c:	631a      	strhi	r2, [r3, #48]	; 0x30
2000390e:	e082      	b.n	20003a16 <_malloc_r+0x49a>
20003910:	185c      	adds	r4, r3, r1
20003912:	689a      	ldr	r2, [r3, #8]
20003914:	68d9      	ldr	r1, [r3, #12]
20003916:	4630      	mov	r0, r6
20003918:	6866      	ldr	r6, [r4, #4]
2000391a:	f103 0508 	add.w	r5, r3, #8
2000391e:	608a      	str	r2, [r1, #8]
20003920:	f046 0301 	orr.w	r3, r6, #1
20003924:	60d1      	str	r1, [r2, #12]
20003926:	6063      	str	r3, [r4, #4]
20003928:	f000 fa2e 	bl	20003d88 <__malloc_unlock>
2000392c:	e65a      	b.n	200035e4 <_malloc_r+0x68>
2000392e:	eb08 0304 	add.w	r3, r8, r4
20003932:	f042 0201 	orr.w	r2, r2, #1
20003936:	f044 0401 	orr.w	r4, r4, #1
2000393a:	4630      	mov	r0, r6
2000393c:	f8c8 4004 	str.w	r4, [r8, #4]
20003940:	f108 0508 	add.w	r5, r8, #8
20003944:	605a      	str	r2, [r3, #4]
20003946:	60bb      	str	r3, [r7, #8]
20003948:	f000 fa1e 	bl	20003d88 <__malloc_unlock>
2000394c:	e64a      	b.n	200035e4 <_malloc_r+0x68>
2000394e:	ea4f 225c 	mov.w	r2, ip, lsr #9
20003952:	2a04      	cmp	r2, #4
20003954:	d954      	bls.n	20003a00 <_malloc_r+0x484>
20003956:	2a14      	cmp	r2, #20
20003958:	f200 8089 	bhi.w	20003a6e <_malloc_r+0x4f2>
2000395c:	325b      	adds	r2, #91	; 0x5b
2000395e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003962:	44a8      	add	r8, r5
20003964:	f649 1718 	movw	r7, #39192	; 0x9918
20003968:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000396c:	f8d8 0008 	ldr.w	r0, [r8, #8]
20003970:	4540      	cmp	r0, r8
20003972:	d103      	bne.n	2000397c <_malloc_r+0x400>
20003974:	e06f      	b.n	20003a56 <_malloc_r+0x4da>
20003976:	6880      	ldr	r0, [r0, #8]
20003978:	4580      	cmp	r8, r0
2000397a:	d004      	beq.n	20003986 <_malloc_r+0x40a>
2000397c:	6842      	ldr	r2, [r0, #4]
2000397e:	f022 0203 	bic.w	r2, r2, #3
20003982:	4594      	cmp	ip, r2
20003984:	d3f7      	bcc.n	20003976 <_malloc_r+0x3fa>
20003986:	f8d0 c00c 	ldr.w	ip, [r0, #12]
2000398a:	f8c3 c00c 	str.w	ip, [r3, #12]
2000398e:	6098      	str	r0, [r3, #8]
20003990:	687a      	ldr	r2, [r7, #4]
20003992:	60c3      	str	r3, [r0, #12]
20003994:	f8cc 3008 	str.w	r3, [ip, #8]
20003998:	e68a      	b.n	200036b0 <_malloc_r+0x134>
2000399a:	191f      	adds	r7, r3, r4
2000399c:	4630      	mov	r0, r6
2000399e:	f044 0401 	orr.w	r4, r4, #1
200039a2:	60cf      	str	r7, [r1, #12]
200039a4:	605c      	str	r4, [r3, #4]
200039a6:	f103 0508 	add.w	r5, r3, #8
200039aa:	50ba      	str	r2, [r7, r2]
200039ac:	f042 0201 	orr.w	r2, r2, #1
200039b0:	608f      	str	r7, [r1, #8]
200039b2:	607a      	str	r2, [r7, #4]
200039b4:	60b9      	str	r1, [r7, #8]
200039b6:	60f9      	str	r1, [r7, #12]
200039b8:	f000 f9e6 	bl	20003d88 <__malloc_unlock>
200039bc:	e612      	b.n	200035e4 <_malloc_r+0x68>
200039be:	f10a 0a01 	add.w	sl, sl, #1
200039c2:	f01a 0f03 	tst.w	sl, #3
200039c6:	d05f      	beq.n	20003a88 <_malloc_r+0x50c>
200039c8:	f103 0808 	add.w	r8, r3, #8
200039cc:	e689      	b.n	200036e2 <_malloc_r+0x166>
200039ce:	f103 0208 	add.w	r2, r3, #8
200039d2:	68d3      	ldr	r3, [r2, #12]
200039d4:	429a      	cmp	r2, r3
200039d6:	bf08      	it	eq
200039d8:	f10e 0e02 	addeq.w	lr, lr, #2
200039dc:	f43f ae36 	beq.w	2000364c <_malloc_r+0xd0>
200039e0:	e5ef      	b.n	200035c2 <_malloc_r+0x46>
200039e2:	461d      	mov	r5, r3
200039e4:	1819      	adds	r1, r3, r0
200039e6:	68da      	ldr	r2, [r3, #12]
200039e8:	4630      	mov	r0, r6
200039ea:	f855 3f08 	ldr.w	r3, [r5, #8]!
200039ee:	684c      	ldr	r4, [r1, #4]
200039f0:	6093      	str	r3, [r2, #8]
200039f2:	f044 0401 	orr.w	r4, r4, #1
200039f6:	60da      	str	r2, [r3, #12]
200039f8:	604c      	str	r4, [r1, #4]
200039fa:	f000 f9c5 	bl	20003d88 <__malloc_unlock>
200039fe:	e5f1      	b.n	200035e4 <_malloc_r+0x68>
20003a00:	ea4f 129c 	mov.w	r2, ip, lsr #6
20003a04:	3238      	adds	r2, #56	; 0x38
20003a06:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003a0a:	e7aa      	b.n	20003962 <_malloc_r+0x3e6>
20003a0c:	45b8      	cmp	r8, r7
20003a0e:	f43f af11 	beq.w	20003834 <_malloc_r+0x2b8>
20003a12:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003a16:	f8d8 2004 	ldr.w	r2, [r8, #4]
20003a1a:	f022 0203 	bic.w	r2, r2, #3
20003a1e:	4294      	cmp	r4, r2
20003a20:	bf94      	ite	ls
20003a22:	2300      	movls	r3, #0
20003a24:	2301      	movhi	r3, #1
20003a26:	1b12      	subs	r2, r2, r4
20003a28:	2a0f      	cmp	r2, #15
20003a2a:	bfd8      	it	le
20003a2c:	f043 0301 	orrle.w	r3, r3, #1
20003a30:	2b00      	cmp	r3, #0
20003a32:	f43f af7c 	beq.w	2000392e <_malloc_r+0x3b2>
20003a36:	4630      	mov	r0, r6
20003a38:	2500      	movs	r5, #0
20003a3a:	f000 f9a5 	bl	20003d88 <__malloc_unlock>
20003a3e:	e5d1      	b.n	200035e4 <_malloc_r+0x68>
20003a40:	f108 0108 	add.w	r1, r8, #8
20003a44:	4630      	mov	r0, r6
20003a46:	9301      	str	r3, [sp, #4]
20003a48:	f003 f94e 	bl	20006ce8 <_free_r>
20003a4c:	9b01      	ldr	r3, [sp, #4]
20003a4e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003a52:	685a      	ldr	r2, [r3, #4]
20003a54:	e749      	b.n	200038ea <_malloc_r+0x36e>
20003a56:	f04f 0a01 	mov.w	sl, #1
20003a5a:	f8d7 8004 	ldr.w	r8, [r7, #4]
20003a5e:	1092      	asrs	r2, r2, #2
20003a60:	4684      	mov	ip, r0
20003a62:	fa0a f202 	lsl.w	r2, sl, r2
20003a66:	ea48 0202 	orr.w	r2, r8, r2
20003a6a:	607a      	str	r2, [r7, #4]
20003a6c:	e78d      	b.n	2000398a <_malloc_r+0x40e>
20003a6e:	2a54      	cmp	r2, #84	; 0x54
20003a70:	d824      	bhi.n	20003abc <_malloc_r+0x540>
20003a72:	ea4f 321c 	mov.w	r2, ip, lsr #12
20003a76:	326e      	adds	r2, #110	; 0x6e
20003a78:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003a7c:	e771      	b.n	20003962 <_malloc_r+0x3e6>
20003a7e:	2301      	movs	r3, #1
20003a80:	46d0      	mov	r8, sl
20003a82:	f8ca 3004 	str.w	r3, [sl, #4]
20003a86:	e7c6      	b.n	20003a16 <_malloc_r+0x49a>
20003a88:	464a      	mov	r2, r9
20003a8a:	f01e 0f03 	tst.w	lr, #3
20003a8e:	4613      	mov	r3, r2
20003a90:	f10e 3eff 	add.w	lr, lr, #4294967295
20003a94:	d033      	beq.n	20003afe <_malloc_r+0x582>
20003a96:	f853 2908 	ldr.w	r2, [r3], #-8
20003a9a:	429a      	cmp	r2, r3
20003a9c:	d0f5      	beq.n	20003a8a <_malloc_r+0x50e>
20003a9e:	687b      	ldr	r3, [r7, #4]
20003aa0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003aa4:	459c      	cmp	ip, r3
20003aa6:	f63f ae8e 	bhi.w	200037c6 <_malloc_r+0x24a>
20003aaa:	f1bc 0f00 	cmp.w	ip, #0
20003aae:	f43f ae8a 	beq.w	200037c6 <_malloc_r+0x24a>
20003ab2:	ea1c 0f03 	tst.w	ip, r3
20003ab6:	d027      	beq.n	20003b08 <_malloc_r+0x58c>
20003ab8:	46d6      	mov	lr, sl
20003aba:	e60e      	b.n	200036da <_malloc_r+0x15e>
20003abc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20003ac0:	d815      	bhi.n	20003aee <_malloc_r+0x572>
20003ac2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20003ac6:	3277      	adds	r2, #119	; 0x77
20003ac8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003acc:	e749      	b.n	20003962 <_malloc_r+0x3e6>
20003ace:	0508      	lsls	r0, r1, #20
20003ad0:	0d00      	lsrs	r0, r0, #20
20003ad2:	2800      	cmp	r0, #0
20003ad4:	f47f aeb6 	bne.w	20003844 <_malloc_r+0x2c8>
20003ad8:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003adc:	444b      	add	r3, r9
20003ade:	f043 0301 	orr.w	r3, r3, #1
20003ae2:	f8c8 3004 	str.w	r3, [r8, #4]
20003ae6:	e700      	b.n	200038ea <_malloc_r+0x36e>
20003ae8:	2101      	movs	r1, #1
20003aea:	2500      	movs	r5, #0
20003aec:	e6d5      	b.n	2000389a <_malloc_r+0x31e>
20003aee:	f240 5054 	movw	r0, #1364	; 0x554
20003af2:	4282      	cmp	r2, r0
20003af4:	d90d      	bls.n	20003b12 <_malloc_r+0x596>
20003af6:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20003afa:	227e      	movs	r2, #126	; 0x7e
20003afc:	e731      	b.n	20003962 <_malloc_r+0x3e6>
20003afe:	687b      	ldr	r3, [r7, #4]
20003b00:	ea23 030c 	bic.w	r3, r3, ip
20003b04:	607b      	str	r3, [r7, #4]
20003b06:	e7cb      	b.n	20003aa0 <_malloc_r+0x524>
20003b08:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003b0c:	f10a 0a04 	add.w	sl, sl, #4
20003b10:	e7cf      	b.n	20003ab2 <_malloc_r+0x536>
20003b12:	ea4f 429c 	mov.w	r2, ip, lsr #18
20003b16:	327c      	adds	r2, #124	; 0x7c
20003b18:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003b1c:	e721      	b.n	20003962 <_malloc_r+0x3e6>
20003b1e:	bf00      	nop

20003b20 <memcpy>:
20003b20:	2a03      	cmp	r2, #3
20003b22:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20003b26:	d80b      	bhi.n	20003b40 <memcpy+0x20>
20003b28:	b13a      	cbz	r2, 20003b3a <memcpy+0x1a>
20003b2a:	2300      	movs	r3, #0
20003b2c:	f811 c003 	ldrb.w	ip, [r1, r3]
20003b30:	f800 c003 	strb.w	ip, [r0, r3]
20003b34:	3301      	adds	r3, #1
20003b36:	4293      	cmp	r3, r2
20003b38:	d1f8      	bne.n	20003b2c <memcpy+0xc>
20003b3a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20003b3e:	4770      	bx	lr
20003b40:	1882      	adds	r2, r0, r2
20003b42:	460c      	mov	r4, r1
20003b44:	4603      	mov	r3, r0
20003b46:	e003      	b.n	20003b50 <memcpy+0x30>
20003b48:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20003b4c:	f803 1c01 	strb.w	r1, [r3, #-1]
20003b50:	f003 0603 	and.w	r6, r3, #3
20003b54:	4619      	mov	r1, r3
20003b56:	46a4      	mov	ip, r4
20003b58:	3301      	adds	r3, #1
20003b5a:	3401      	adds	r4, #1
20003b5c:	2e00      	cmp	r6, #0
20003b5e:	d1f3      	bne.n	20003b48 <memcpy+0x28>
20003b60:	f01c 0403 	ands.w	r4, ip, #3
20003b64:	4663      	mov	r3, ip
20003b66:	bf08      	it	eq
20003b68:	ebc1 0c02 	rsbeq	ip, r1, r2
20003b6c:	d068      	beq.n	20003c40 <memcpy+0x120>
20003b6e:	4265      	negs	r5, r4
20003b70:	f1c4 0a04 	rsb	sl, r4, #4
20003b74:	eb0c 0705 	add.w	r7, ip, r5
20003b78:	4633      	mov	r3, r6
20003b7a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20003b7e:	f85c 6005 	ldr.w	r6, [ip, r5]
20003b82:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20003b86:	1a55      	subs	r5, r2, r1
20003b88:	e008      	b.n	20003b9c <memcpy+0x7c>
20003b8a:	f857 4f04 	ldr.w	r4, [r7, #4]!
20003b8e:	4626      	mov	r6, r4
20003b90:	fa04 f40a 	lsl.w	r4, r4, sl
20003b94:	ea49 0404 	orr.w	r4, r9, r4
20003b98:	50cc      	str	r4, [r1, r3]
20003b9a:	3304      	adds	r3, #4
20003b9c:	185c      	adds	r4, r3, r1
20003b9e:	2d03      	cmp	r5, #3
20003ba0:	fa26 f908 	lsr.w	r9, r6, r8
20003ba4:	f1a5 0504 	sub.w	r5, r5, #4
20003ba8:	eb0c 0603 	add.w	r6, ip, r3
20003bac:	dced      	bgt.n	20003b8a <memcpy+0x6a>
20003bae:	2300      	movs	r3, #0
20003bb0:	e002      	b.n	20003bb8 <memcpy+0x98>
20003bb2:	5cf1      	ldrb	r1, [r6, r3]
20003bb4:	54e1      	strb	r1, [r4, r3]
20003bb6:	3301      	adds	r3, #1
20003bb8:	1919      	adds	r1, r3, r4
20003bba:	4291      	cmp	r1, r2
20003bbc:	d3f9      	bcc.n	20003bb2 <memcpy+0x92>
20003bbe:	e7bc      	b.n	20003b3a <memcpy+0x1a>
20003bc0:	f853 4c40 	ldr.w	r4, [r3, #-64]
20003bc4:	f841 4c40 	str.w	r4, [r1, #-64]
20003bc8:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20003bcc:	f841 4c3c 	str.w	r4, [r1, #-60]
20003bd0:	f853 4c38 	ldr.w	r4, [r3, #-56]
20003bd4:	f841 4c38 	str.w	r4, [r1, #-56]
20003bd8:	f853 4c34 	ldr.w	r4, [r3, #-52]
20003bdc:	f841 4c34 	str.w	r4, [r1, #-52]
20003be0:	f853 4c30 	ldr.w	r4, [r3, #-48]
20003be4:	f841 4c30 	str.w	r4, [r1, #-48]
20003be8:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20003bec:	f841 4c2c 	str.w	r4, [r1, #-44]
20003bf0:	f853 4c28 	ldr.w	r4, [r3, #-40]
20003bf4:	f841 4c28 	str.w	r4, [r1, #-40]
20003bf8:	f853 4c24 	ldr.w	r4, [r3, #-36]
20003bfc:	f841 4c24 	str.w	r4, [r1, #-36]
20003c00:	f853 4c20 	ldr.w	r4, [r3, #-32]
20003c04:	f841 4c20 	str.w	r4, [r1, #-32]
20003c08:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20003c0c:	f841 4c1c 	str.w	r4, [r1, #-28]
20003c10:	f853 4c18 	ldr.w	r4, [r3, #-24]
20003c14:	f841 4c18 	str.w	r4, [r1, #-24]
20003c18:	f853 4c14 	ldr.w	r4, [r3, #-20]
20003c1c:	f841 4c14 	str.w	r4, [r1, #-20]
20003c20:	f853 4c10 	ldr.w	r4, [r3, #-16]
20003c24:	f841 4c10 	str.w	r4, [r1, #-16]
20003c28:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20003c2c:	f841 4c0c 	str.w	r4, [r1, #-12]
20003c30:	f853 4c08 	ldr.w	r4, [r3, #-8]
20003c34:	f841 4c08 	str.w	r4, [r1, #-8]
20003c38:	f853 4c04 	ldr.w	r4, [r3, #-4]
20003c3c:	f841 4c04 	str.w	r4, [r1, #-4]
20003c40:	461c      	mov	r4, r3
20003c42:	460d      	mov	r5, r1
20003c44:	3340      	adds	r3, #64	; 0x40
20003c46:	3140      	adds	r1, #64	; 0x40
20003c48:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20003c4c:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20003c50:	dcb6      	bgt.n	20003bc0 <memcpy+0xa0>
20003c52:	4621      	mov	r1, r4
20003c54:	462b      	mov	r3, r5
20003c56:	1b54      	subs	r4, r2, r5
20003c58:	e00f      	b.n	20003c7a <memcpy+0x15a>
20003c5a:	f851 5c10 	ldr.w	r5, [r1, #-16]
20003c5e:	f843 5c10 	str.w	r5, [r3, #-16]
20003c62:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20003c66:	f843 5c0c 	str.w	r5, [r3, #-12]
20003c6a:	f851 5c08 	ldr.w	r5, [r1, #-8]
20003c6e:	f843 5c08 	str.w	r5, [r3, #-8]
20003c72:	f851 5c04 	ldr.w	r5, [r1, #-4]
20003c76:	f843 5c04 	str.w	r5, [r3, #-4]
20003c7a:	2c0f      	cmp	r4, #15
20003c7c:	460d      	mov	r5, r1
20003c7e:	469c      	mov	ip, r3
20003c80:	f101 0110 	add.w	r1, r1, #16
20003c84:	f103 0310 	add.w	r3, r3, #16
20003c88:	f1a4 0410 	sub.w	r4, r4, #16
20003c8c:	dce5      	bgt.n	20003c5a <memcpy+0x13a>
20003c8e:	ebcc 0102 	rsb	r1, ip, r2
20003c92:	2300      	movs	r3, #0
20003c94:	e003      	b.n	20003c9e <memcpy+0x17e>
20003c96:	58ec      	ldr	r4, [r5, r3]
20003c98:	f84c 4003 	str.w	r4, [ip, r3]
20003c9c:	3304      	adds	r3, #4
20003c9e:	195e      	adds	r6, r3, r5
20003ca0:	2903      	cmp	r1, #3
20003ca2:	eb03 040c 	add.w	r4, r3, ip
20003ca6:	f1a1 0104 	sub.w	r1, r1, #4
20003caa:	dcf4      	bgt.n	20003c96 <memcpy+0x176>
20003cac:	e77f      	b.n	20003bae <memcpy+0x8e>
20003cae:	bf00      	nop

20003cb0 <memset>:
20003cb0:	2a03      	cmp	r2, #3
20003cb2:	b2c9      	uxtb	r1, r1
20003cb4:	b430      	push	{r4, r5}
20003cb6:	d807      	bhi.n	20003cc8 <memset+0x18>
20003cb8:	b122      	cbz	r2, 20003cc4 <memset+0x14>
20003cba:	2300      	movs	r3, #0
20003cbc:	54c1      	strb	r1, [r0, r3]
20003cbe:	3301      	adds	r3, #1
20003cc0:	4293      	cmp	r3, r2
20003cc2:	d1fb      	bne.n	20003cbc <memset+0xc>
20003cc4:	bc30      	pop	{r4, r5}
20003cc6:	4770      	bx	lr
20003cc8:	eb00 0c02 	add.w	ip, r0, r2
20003ccc:	4603      	mov	r3, r0
20003cce:	e001      	b.n	20003cd4 <memset+0x24>
20003cd0:	f803 1c01 	strb.w	r1, [r3, #-1]
20003cd4:	f003 0403 	and.w	r4, r3, #3
20003cd8:	461a      	mov	r2, r3
20003cda:	3301      	adds	r3, #1
20003cdc:	2c00      	cmp	r4, #0
20003cde:	d1f7      	bne.n	20003cd0 <memset+0x20>
20003ce0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003ce4:	ebc2 040c 	rsb	r4, r2, ip
20003ce8:	fb03 f301 	mul.w	r3, r3, r1
20003cec:	e01f      	b.n	20003d2e <memset+0x7e>
20003cee:	f842 3c40 	str.w	r3, [r2, #-64]
20003cf2:	f842 3c3c 	str.w	r3, [r2, #-60]
20003cf6:	f842 3c38 	str.w	r3, [r2, #-56]
20003cfa:	f842 3c34 	str.w	r3, [r2, #-52]
20003cfe:	f842 3c30 	str.w	r3, [r2, #-48]
20003d02:	f842 3c2c 	str.w	r3, [r2, #-44]
20003d06:	f842 3c28 	str.w	r3, [r2, #-40]
20003d0a:	f842 3c24 	str.w	r3, [r2, #-36]
20003d0e:	f842 3c20 	str.w	r3, [r2, #-32]
20003d12:	f842 3c1c 	str.w	r3, [r2, #-28]
20003d16:	f842 3c18 	str.w	r3, [r2, #-24]
20003d1a:	f842 3c14 	str.w	r3, [r2, #-20]
20003d1e:	f842 3c10 	str.w	r3, [r2, #-16]
20003d22:	f842 3c0c 	str.w	r3, [r2, #-12]
20003d26:	f842 3c08 	str.w	r3, [r2, #-8]
20003d2a:	f842 3c04 	str.w	r3, [r2, #-4]
20003d2e:	4615      	mov	r5, r2
20003d30:	3240      	adds	r2, #64	; 0x40
20003d32:	2c3f      	cmp	r4, #63	; 0x3f
20003d34:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003d38:	dcd9      	bgt.n	20003cee <memset+0x3e>
20003d3a:	462a      	mov	r2, r5
20003d3c:	ebc5 040c 	rsb	r4, r5, ip
20003d40:	e007      	b.n	20003d52 <memset+0xa2>
20003d42:	f842 3c10 	str.w	r3, [r2, #-16]
20003d46:	f842 3c0c 	str.w	r3, [r2, #-12]
20003d4a:	f842 3c08 	str.w	r3, [r2, #-8]
20003d4e:	f842 3c04 	str.w	r3, [r2, #-4]
20003d52:	4615      	mov	r5, r2
20003d54:	3210      	adds	r2, #16
20003d56:	2c0f      	cmp	r4, #15
20003d58:	f1a4 0410 	sub.w	r4, r4, #16
20003d5c:	dcf1      	bgt.n	20003d42 <memset+0x92>
20003d5e:	462a      	mov	r2, r5
20003d60:	ebc5 050c 	rsb	r5, r5, ip
20003d64:	e001      	b.n	20003d6a <memset+0xba>
20003d66:	f842 3c04 	str.w	r3, [r2, #-4]
20003d6a:	4614      	mov	r4, r2
20003d6c:	3204      	adds	r2, #4
20003d6e:	2d03      	cmp	r5, #3
20003d70:	f1a5 0504 	sub.w	r5, r5, #4
20003d74:	dcf7      	bgt.n	20003d66 <memset+0xb6>
20003d76:	e001      	b.n	20003d7c <memset+0xcc>
20003d78:	f804 1b01 	strb.w	r1, [r4], #1
20003d7c:	4564      	cmp	r4, ip
20003d7e:	d3fb      	bcc.n	20003d78 <memset+0xc8>
20003d80:	e7a0      	b.n	20003cc4 <memset+0x14>
20003d82:	bf00      	nop

20003d84 <__malloc_lock>:
20003d84:	4770      	bx	lr
20003d86:	bf00      	nop

20003d88 <__malloc_unlock>:
20003d88:	4770      	bx	lr
20003d8a:	bf00      	nop

20003d8c <printf>:
20003d8c:	b40f      	push	{r0, r1, r2, r3}
20003d8e:	f649 0324 	movw	r3, #38948	; 0x9824
20003d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d96:	b510      	push	{r4, lr}
20003d98:	681c      	ldr	r4, [r3, #0]
20003d9a:	b082      	sub	sp, #8
20003d9c:	b124      	cbz	r4, 20003da8 <printf+0x1c>
20003d9e:	69a3      	ldr	r3, [r4, #24]
20003da0:	b913      	cbnz	r3, 20003da8 <printf+0x1c>
20003da2:	4620      	mov	r0, r4
20003da4:	f002 ff1c 	bl	20006be0 <__sinit>
20003da8:	4620      	mov	r0, r4
20003daa:	ac05      	add	r4, sp, #20
20003dac:	9a04      	ldr	r2, [sp, #16]
20003dae:	4623      	mov	r3, r4
20003db0:	6881      	ldr	r1, [r0, #8]
20003db2:	9401      	str	r4, [sp, #4]
20003db4:	f000 f8b2 	bl	20003f1c <_vfprintf_r>
20003db8:	b002      	add	sp, #8
20003dba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003dbe:	b004      	add	sp, #16
20003dc0:	4770      	bx	lr
20003dc2:	bf00      	nop

20003dc4 <_printf_r>:
20003dc4:	b40e      	push	{r1, r2, r3}
20003dc6:	b510      	push	{r4, lr}
20003dc8:	4604      	mov	r4, r0
20003dca:	b083      	sub	sp, #12
20003dcc:	b118      	cbz	r0, 20003dd6 <_printf_r+0x12>
20003dce:	6983      	ldr	r3, [r0, #24]
20003dd0:	b90b      	cbnz	r3, 20003dd6 <_printf_r+0x12>
20003dd2:	f002 ff05 	bl	20006be0 <__sinit>
20003dd6:	4620      	mov	r0, r4
20003dd8:	ac06      	add	r4, sp, #24
20003dda:	9a05      	ldr	r2, [sp, #20]
20003ddc:	4623      	mov	r3, r4
20003dde:	6881      	ldr	r1, [r0, #8]
20003de0:	9401      	str	r4, [sp, #4]
20003de2:	f000 f89b 	bl	20003f1c <_vfprintf_r>
20003de6:	b003      	add	sp, #12
20003de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003dec:	b003      	add	sp, #12
20003dee:	4770      	bx	lr

20003df0 <_puts_r>:
20003df0:	b530      	push	{r4, r5, lr}
20003df2:	4604      	mov	r4, r0
20003df4:	b089      	sub	sp, #36	; 0x24
20003df6:	4608      	mov	r0, r1
20003df8:	460d      	mov	r5, r1
20003dfa:	f000 f851 	bl	20003ea0 <strlen>
20003dfe:	f249 5388 	movw	r3, #38280	; 0x9588
20003e02:	9501      	str	r5, [sp, #4]
20003e04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e08:	9303      	str	r3, [sp, #12]
20003e0a:	9002      	str	r0, [sp, #8]
20003e0c:	1c43      	adds	r3, r0, #1
20003e0e:	9307      	str	r3, [sp, #28]
20003e10:	2301      	movs	r3, #1
20003e12:	9304      	str	r3, [sp, #16]
20003e14:	ab01      	add	r3, sp, #4
20003e16:	9305      	str	r3, [sp, #20]
20003e18:	2302      	movs	r3, #2
20003e1a:	9306      	str	r3, [sp, #24]
20003e1c:	b10c      	cbz	r4, 20003e22 <_puts_r+0x32>
20003e1e:	69a3      	ldr	r3, [r4, #24]
20003e20:	b1eb      	cbz	r3, 20003e5e <_puts_r+0x6e>
20003e22:	f649 0324 	movw	r3, #38948	; 0x9824
20003e26:	4620      	mov	r0, r4
20003e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e2c:	681b      	ldr	r3, [r3, #0]
20003e2e:	689b      	ldr	r3, [r3, #8]
20003e30:	899a      	ldrh	r2, [r3, #12]
20003e32:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20003e36:	bf01      	itttt	eq
20003e38:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20003e3c:	819a      	strheq	r2, [r3, #12]
20003e3e:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20003e40:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20003e44:	68a1      	ldr	r1, [r4, #8]
20003e46:	bf08      	it	eq
20003e48:	665a      	streq	r2, [r3, #100]	; 0x64
20003e4a:	aa05      	add	r2, sp, #20
20003e4c:	f003 f82c 	bl	20006ea8 <__sfvwrite_r>
20003e50:	2800      	cmp	r0, #0
20003e52:	bf14      	ite	ne
20003e54:	f04f 30ff 	movne.w	r0, #4294967295
20003e58:	200a      	moveq	r0, #10
20003e5a:	b009      	add	sp, #36	; 0x24
20003e5c:	bd30      	pop	{r4, r5, pc}
20003e5e:	4620      	mov	r0, r4
20003e60:	f002 febe 	bl	20006be0 <__sinit>
20003e64:	e7dd      	b.n	20003e22 <_puts_r+0x32>
20003e66:	bf00      	nop

20003e68 <puts>:
20003e68:	f649 0324 	movw	r3, #38948	; 0x9824
20003e6c:	4601      	mov	r1, r0
20003e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e72:	6818      	ldr	r0, [r3, #0]
20003e74:	e7bc      	b.n	20003df0 <_puts_r>
20003e76:	bf00      	nop

20003e78 <_sbrk_r>:
20003e78:	b538      	push	{r3, r4, r5, lr}
20003e7a:	f649 7418 	movw	r4, #40728	; 0x9f18
20003e7e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003e82:	4605      	mov	r5, r0
20003e84:	4608      	mov	r0, r1
20003e86:	2300      	movs	r3, #0
20003e88:	6023      	str	r3, [r4, #0]
20003e8a:	f7fd fa41 	bl	20001310 <_sbrk>
20003e8e:	f1b0 3fff 	cmp.w	r0, #4294967295
20003e92:	d000      	beq.n	20003e96 <_sbrk_r+0x1e>
20003e94:	bd38      	pop	{r3, r4, r5, pc}
20003e96:	6823      	ldr	r3, [r4, #0]
20003e98:	2b00      	cmp	r3, #0
20003e9a:	d0fb      	beq.n	20003e94 <_sbrk_r+0x1c>
20003e9c:	602b      	str	r3, [r5, #0]
20003e9e:	bd38      	pop	{r3, r4, r5, pc}

20003ea0 <strlen>:
20003ea0:	f020 0103 	bic.w	r1, r0, #3
20003ea4:	f010 0003 	ands.w	r0, r0, #3
20003ea8:	f1c0 0000 	rsb	r0, r0, #0
20003eac:	f851 3b04 	ldr.w	r3, [r1], #4
20003eb0:	f100 0c04 	add.w	ip, r0, #4
20003eb4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20003eb8:	f06f 0200 	mvn.w	r2, #0
20003ebc:	bf1c      	itt	ne
20003ebe:	fa22 f20c 	lsrne.w	r2, r2, ip
20003ec2:	4313      	orrne	r3, r2
20003ec4:	f04f 0c01 	mov.w	ip, #1
20003ec8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20003ecc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20003ed0:	eba3 020c 	sub.w	r2, r3, ip
20003ed4:	ea22 0203 	bic.w	r2, r2, r3
20003ed8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20003edc:	bf04      	itt	eq
20003ede:	f851 3b04 	ldreq.w	r3, [r1], #4
20003ee2:	3004      	addeq	r0, #4
20003ee4:	d0f4      	beq.n	20003ed0 <strlen+0x30>
20003ee6:	f013 0fff 	tst.w	r3, #255	; 0xff
20003eea:	bf1f      	itttt	ne
20003eec:	3001      	addne	r0, #1
20003eee:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20003ef2:	3001      	addne	r0, #1
20003ef4:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20003ef8:	bf18      	it	ne
20003efa:	3001      	addne	r0, #1
20003efc:	4770      	bx	lr
20003efe:	bf00      	nop

20003f00 <__sprint_r>:
20003f00:	6893      	ldr	r3, [r2, #8]
20003f02:	b510      	push	{r4, lr}
20003f04:	4614      	mov	r4, r2
20003f06:	b913      	cbnz	r3, 20003f0e <__sprint_r+0xe>
20003f08:	6053      	str	r3, [r2, #4]
20003f0a:	4618      	mov	r0, r3
20003f0c:	bd10      	pop	{r4, pc}
20003f0e:	f002 ffcb 	bl	20006ea8 <__sfvwrite_r>
20003f12:	2300      	movs	r3, #0
20003f14:	6063      	str	r3, [r4, #4]
20003f16:	60a3      	str	r3, [r4, #8]
20003f18:	bd10      	pop	{r4, pc}
20003f1a:	bf00      	nop

20003f1c <_vfprintf_r>:
20003f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003f20:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20003f24:	b083      	sub	sp, #12
20003f26:	460e      	mov	r6, r1
20003f28:	4615      	mov	r5, r2
20003f2a:	469a      	mov	sl, r3
20003f2c:	4681      	mov	r9, r0
20003f2e:	f003 f9ab 	bl	20007288 <_localeconv_r>
20003f32:	6800      	ldr	r0, [r0, #0]
20003f34:	901d      	str	r0, [sp, #116]	; 0x74
20003f36:	f1b9 0f00 	cmp.w	r9, #0
20003f3a:	d004      	beq.n	20003f46 <_vfprintf_r+0x2a>
20003f3c:	f8d9 3018 	ldr.w	r3, [r9, #24]
20003f40:	2b00      	cmp	r3, #0
20003f42:	f000 815a 	beq.w	200041fa <_vfprintf_r+0x2de>
20003f46:	f249 6300 	movw	r3, #38400	; 0x9600
20003f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f4e:	429e      	cmp	r6, r3
20003f50:	bf08      	it	eq
20003f52:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20003f56:	d010      	beq.n	20003f7a <_vfprintf_r+0x5e>
20003f58:	f249 6320 	movw	r3, #38432	; 0x9620
20003f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f60:	429e      	cmp	r6, r3
20003f62:	bf08      	it	eq
20003f64:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20003f68:	d007      	beq.n	20003f7a <_vfprintf_r+0x5e>
20003f6a:	f249 6340 	movw	r3, #38464	; 0x9640
20003f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f72:	429e      	cmp	r6, r3
20003f74:	bf08      	it	eq
20003f76:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20003f7a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003f7e:	fa1f f38c 	uxth.w	r3, ip
20003f82:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20003f86:	d109      	bne.n	20003f9c <_vfprintf_r+0x80>
20003f88:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20003f8c:	6e72      	ldr	r2, [r6, #100]	; 0x64
20003f8e:	f8a6 c00c 	strh.w	ip, [r6, #12]
20003f92:	fa1f f38c 	uxth.w	r3, ip
20003f96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20003f9a:	6672      	str	r2, [r6, #100]	; 0x64
20003f9c:	f013 0f08 	tst.w	r3, #8
20003fa0:	f001 8301 	beq.w	200055a6 <_vfprintf_r+0x168a>
20003fa4:	6932      	ldr	r2, [r6, #16]
20003fa6:	2a00      	cmp	r2, #0
20003fa8:	f001 82fd 	beq.w	200055a6 <_vfprintf_r+0x168a>
20003fac:	f003 031a 	and.w	r3, r3, #26
20003fb0:	2b0a      	cmp	r3, #10
20003fb2:	f000 80e0 	beq.w	20004176 <_vfprintf_r+0x25a>
20003fb6:	2200      	movs	r2, #0
20003fb8:	9212      	str	r2, [sp, #72]	; 0x48
20003fba:	921a      	str	r2, [sp, #104]	; 0x68
20003fbc:	2300      	movs	r3, #0
20003fbe:	921c      	str	r2, [sp, #112]	; 0x70
20003fc0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003fc4:	9211      	str	r2, [sp, #68]	; 0x44
20003fc6:	3404      	adds	r4, #4
20003fc8:	9219      	str	r2, [sp, #100]	; 0x64
20003fca:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003fce:	931b      	str	r3, [sp, #108]	; 0x6c
20003fd0:	3204      	adds	r2, #4
20003fd2:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20003fd6:	3228      	adds	r2, #40	; 0x28
20003fd8:	3303      	adds	r3, #3
20003fda:	9218      	str	r2, [sp, #96]	; 0x60
20003fdc:	9307      	str	r3, [sp, #28]
20003fde:	2300      	movs	r3, #0
20003fe0:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20003fe4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003fe8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003fec:	782b      	ldrb	r3, [r5, #0]
20003fee:	1e1a      	subs	r2, r3, #0
20003ff0:	bf18      	it	ne
20003ff2:	2201      	movne	r2, #1
20003ff4:	2b25      	cmp	r3, #37	; 0x25
20003ff6:	bf0c      	ite	eq
20003ff8:	2200      	moveq	r2, #0
20003ffa:	f002 0201 	andne.w	r2, r2, #1
20003ffe:	b332      	cbz	r2, 2000404e <_vfprintf_r+0x132>
20004000:	462f      	mov	r7, r5
20004002:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20004006:	1e1a      	subs	r2, r3, #0
20004008:	bf18      	it	ne
2000400a:	2201      	movne	r2, #1
2000400c:	2b25      	cmp	r3, #37	; 0x25
2000400e:	bf0c      	ite	eq
20004010:	2200      	moveq	r2, #0
20004012:	f002 0201 	andne.w	r2, r2, #1
20004016:	2a00      	cmp	r2, #0
20004018:	d1f3      	bne.n	20004002 <_vfprintf_r+0xe6>
2000401a:	ebb7 0805 	subs.w	r8, r7, r5
2000401e:	bf08      	it	eq
20004020:	463d      	moveq	r5, r7
20004022:	d014      	beq.n	2000404e <_vfprintf_r+0x132>
20004024:	f8c4 8004 	str.w	r8, [r4, #4]
20004028:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000402c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004030:	3301      	adds	r3, #1
20004032:	6025      	str	r5, [r4, #0]
20004034:	2b07      	cmp	r3, #7
20004036:	4442      	add	r2, r8
20004038:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000403c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004040:	dc78      	bgt.n	20004134 <_vfprintf_r+0x218>
20004042:	3408      	adds	r4, #8
20004044:	9811      	ldr	r0, [sp, #68]	; 0x44
20004046:	463d      	mov	r5, r7
20004048:	4440      	add	r0, r8
2000404a:	9011      	str	r0, [sp, #68]	; 0x44
2000404c:	783b      	ldrb	r3, [r7, #0]
2000404e:	2b00      	cmp	r3, #0
20004050:	d07c      	beq.n	2000414c <_vfprintf_r+0x230>
20004052:	1c6b      	adds	r3, r5, #1
20004054:	f04f 37ff 	mov.w	r7, #4294967295
20004058:	202b      	movs	r0, #43	; 0x2b
2000405a:	f04f 0c20 	mov.w	ip, #32
2000405e:	2100      	movs	r1, #0
20004060:	f04f 0200 	mov.w	r2, #0
20004064:	910f      	str	r1, [sp, #60]	; 0x3c
20004066:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
2000406a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
2000406e:	786a      	ldrb	r2, [r5, #1]
20004070:	910a      	str	r1, [sp, #40]	; 0x28
20004072:	1c5d      	adds	r5, r3, #1
20004074:	f1a2 0320 	sub.w	r3, r2, #32
20004078:	2b58      	cmp	r3, #88	; 0x58
2000407a:	f200 8286 	bhi.w	2000458a <_vfprintf_r+0x66e>
2000407e:	e8df f013 	tbh	[pc, r3, lsl #1]
20004082:	0298      	.short	0x0298
20004084:	02840284 	.word	0x02840284
20004088:	028402a4 	.word	0x028402a4
2000408c:	02840284 	.word	0x02840284
20004090:	02840284 	.word	0x02840284
20004094:	02ad0284 	.word	0x02ad0284
20004098:	028402ba 	.word	0x028402ba
2000409c:	02ca02c1 	.word	0x02ca02c1
200040a0:	02e70284 	.word	0x02e70284
200040a4:	02f002f0 	.word	0x02f002f0
200040a8:	02f002f0 	.word	0x02f002f0
200040ac:	02f002f0 	.word	0x02f002f0
200040b0:	02f002f0 	.word	0x02f002f0
200040b4:	028402f0 	.word	0x028402f0
200040b8:	02840284 	.word	0x02840284
200040bc:	02840284 	.word	0x02840284
200040c0:	02840284 	.word	0x02840284
200040c4:	02840284 	.word	0x02840284
200040c8:	03040284 	.word	0x03040284
200040cc:	02840326 	.word	0x02840326
200040d0:	02840326 	.word	0x02840326
200040d4:	02840284 	.word	0x02840284
200040d8:	036a0284 	.word	0x036a0284
200040dc:	02840284 	.word	0x02840284
200040e0:	02840481 	.word	0x02840481
200040e4:	02840284 	.word	0x02840284
200040e8:	02840284 	.word	0x02840284
200040ec:	02840414 	.word	0x02840414
200040f0:	042f0284 	.word	0x042f0284
200040f4:	02840284 	.word	0x02840284
200040f8:	02840284 	.word	0x02840284
200040fc:	02840284 	.word	0x02840284
20004100:	02840284 	.word	0x02840284
20004104:	02840284 	.word	0x02840284
20004108:	0465044f 	.word	0x0465044f
2000410c:	03260326 	.word	0x03260326
20004110:	03730326 	.word	0x03730326
20004114:	02840465 	.word	0x02840465
20004118:	03790284 	.word	0x03790284
2000411c:	03850284 	.word	0x03850284
20004120:	03ad0396 	.word	0x03ad0396
20004124:	0284040a 	.word	0x0284040a
20004128:	028403cc 	.word	0x028403cc
2000412c:	028403f4 	.word	0x028403f4
20004130:	00c00284 	.word	0x00c00284
20004134:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004138:	4648      	mov	r0, r9
2000413a:	4631      	mov	r1, r6
2000413c:	320c      	adds	r2, #12
2000413e:	f7ff fedf 	bl	20003f00 <__sprint_r>
20004142:	b958      	cbnz	r0, 2000415c <_vfprintf_r+0x240>
20004144:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004148:	3404      	adds	r4, #4
2000414a:	e77b      	b.n	20004044 <_vfprintf_r+0x128>
2000414c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004150:	2b00      	cmp	r3, #0
20004152:	f041 8192 	bne.w	2000547a <_vfprintf_r+0x155e>
20004156:	2300      	movs	r3, #0
20004158:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000415c:	89b3      	ldrh	r3, [r6, #12]
2000415e:	f013 0f40 	tst.w	r3, #64	; 0x40
20004162:	d002      	beq.n	2000416a <_vfprintf_r+0x24e>
20004164:	f04f 30ff 	mov.w	r0, #4294967295
20004168:	9011      	str	r0, [sp, #68]	; 0x44
2000416a:	9811      	ldr	r0, [sp, #68]	; 0x44
2000416c:	b05f      	add	sp, #380	; 0x17c
2000416e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20004172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004176:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
2000417a:	2b00      	cmp	r3, #0
2000417c:	f6ff af1b 	blt.w	20003fb6 <_vfprintf_r+0x9a>
20004180:	6a37      	ldr	r7, [r6, #32]
20004182:	f02c 0c02 	bic.w	ip, ip, #2
20004186:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
2000418a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
2000418e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20004192:	340c      	adds	r4, #12
20004194:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004198:	462a      	mov	r2, r5
2000419a:	4653      	mov	r3, sl
2000419c:	4648      	mov	r0, r9
2000419e:	4621      	mov	r1, r4
200041a0:	ad1f      	add	r5, sp, #124	; 0x7c
200041a2:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
200041a6:	2700      	movs	r7, #0
200041a8:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
200041ac:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
200041b0:	f44f 6580 	mov.w	r5, #1024	; 0x400
200041b4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
200041b8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
200041bc:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
200041c0:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
200041c4:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
200041c8:	f7ff fea8 	bl	20003f1c <_vfprintf_r>
200041cc:	2800      	cmp	r0, #0
200041ce:	9011      	str	r0, [sp, #68]	; 0x44
200041d0:	db09      	blt.n	200041e6 <_vfprintf_r+0x2ca>
200041d2:	4621      	mov	r1, r4
200041d4:	4648      	mov	r0, r9
200041d6:	f002 fb93 	bl	20006900 <_fflush_r>
200041da:	9911      	ldr	r1, [sp, #68]	; 0x44
200041dc:	42b8      	cmp	r0, r7
200041de:	bf18      	it	ne
200041e0:	f04f 31ff 	movne.w	r1, #4294967295
200041e4:	9111      	str	r1, [sp, #68]	; 0x44
200041e6:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
200041ea:	f013 0f40 	tst.w	r3, #64	; 0x40
200041ee:	d0bc      	beq.n	2000416a <_vfprintf_r+0x24e>
200041f0:	89b3      	ldrh	r3, [r6, #12]
200041f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200041f6:	81b3      	strh	r3, [r6, #12]
200041f8:	e7b7      	b.n	2000416a <_vfprintf_r+0x24e>
200041fa:	4648      	mov	r0, r9
200041fc:	f002 fcf0 	bl	20006be0 <__sinit>
20004200:	e6a1      	b.n	20003f46 <_vfprintf_r+0x2a>
20004202:	980a      	ldr	r0, [sp, #40]	; 0x28
20004204:	f249 5cd0 	movw	ip, #38352	; 0x95d0
20004208:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000420c:	9216      	str	r2, [sp, #88]	; 0x58
2000420e:	f010 0f20 	tst.w	r0, #32
20004212:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004216:	f000 836e 	beq.w	200048f6 <_vfprintf_r+0x9da>
2000421a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000421c:	1dcb      	adds	r3, r1, #7
2000421e:	f023 0307 	bic.w	r3, r3, #7
20004222:	f103 0208 	add.w	r2, r3, #8
20004226:	920b      	str	r2, [sp, #44]	; 0x2c
20004228:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000422c:	ea5a 020b 	orrs.w	r2, sl, fp
20004230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004232:	bf0c      	ite	eq
20004234:	2200      	moveq	r2, #0
20004236:	2201      	movne	r2, #1
20004238:	4213      	tst	r3, r2
2000423a:	f040 866b 	bne.w	20004f14 <_vfprintf_r+0xff8>
2000423e:	2302      	movs	r3, #2
20004240:	f04f 0100 	mov.w	r1, #0
20004244:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004248:	2f00      	cmp	r7, #0
2000424a:	bfa2      	ittt	ge
2000424c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004250:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004254:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004258:	2f00      	cmp	r7, #0
2000425a:	bf18      	it	ne
2000425c:	f042 0201 	orrne.w	r2, r2, #1
20004260:	2a00      	cmp	r2, #0
20004262:	f000 841e 	beq.w	20004aa2 <_vfprintf_r+0xb86>
20004266:	2b01      	cmp	r3, #1
20004268:	f000 85de 	beq.w	20004e28 <_vfprintf_r+0xf0c>
2000426c:	2b02      	cmp	r3, #2
2000426e:	f000 85c1 	beq.w	20004df4 <_vfprintf_r+0xed8>
20004272:	9918      	ldr	r1, [sp, #96]	; 0x60
20004274:	9113      	str	r1, [sp, #76]	; 0x4c
20004276:	ea4f 08da 	mov.w	r8, sl, lsr #3
2000427a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
2000427e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20004282:	f00a 0007 	and.w	r0, sl, #7
20004286:	46e3      	mov	fp, ip
20004288:	46c2      	mov	sl, r8
2000428a:	3030      	adds	r0, #48	; 0x30
2000428c:	ea5a 020b 	orrs.w	r2, sl, fp
20004290:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004294:	d1ef      	bne.n	20004276 <_vfprintf_r+0x35a>
20004296:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000429a:	9113      	str	r1, [sp, #76]	; 0x4c
2000429c:	f01c 0f01 	tst.w	ip, #1
200042a0:	f040 868c 	bne.w	20004fbc <_vfprintf_r+0x10a0>
200042a4:	9818      	ldr	r0, [sp, #96]	; 0x60
200042a6:	1a40      	subs	r0, r0, r1
200042a8:	9010      	str	r0, [sp, #64]	; 0x40
200042aa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200042ae:	9a10      	ldr	r2, [sp, #64]	; 0x40
200042b0:	9717      	str	r7, [sp, #92]	; 0x5c
200042b2:	42ba      	cmp	r2, r7
200042b4:	bfb8      	it	lt
200042b6:	463a      	movlt	r2, r7
200042b8:	920c      	str	r2, [sp, #48]	; 0x30
200042ba:	b113      	cbz	r3, 200042c2 <_vfprintf_r+0x3a6>
200042bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200042be:	3201      	adds	r2, #1
200042c0:	920c      	str	r2, [sp, #48]	; 0x30
200042c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200042c4:	980a      	ldr	r0, [sp, #40]	; 0x28
200042c6:	f013 0302 	ands.w	r3, r3, #2
200042ca:	9315      	str	r3, [sp, #84]	; 0x54
200042cc:	bf1e      	ittt	ne
200042ce:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
200042d2:	f10c 0c02 	addne.w	ip, ip, #2
200042d6:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
200042da:	f010 0084 	ands.w	r0, r0, #132	; 0x84
200042de:	9014      	str	r0, [sp, #80]	; 0x50
200042e0:	d14d      	bne.n	2000437e <_vfprintf_r+0x462>
200042e2:	990f      	ldr	r1, [sp, #60]	; 0x3c
200042e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200042e6:	1a8f      	subs	r7, r1, r2
200042e8:	2f00      	cmp	r7, #0
200042ea:	dd48      	ble.n	2000437e <_vfprintf_r+0x462>
200042ec:	2f10      	cmp	r7, #16
200042ee:	f249 588c 	movw	r8, #38284	; 0x958c
200042f2:	bfd8      	it	le
200042f4:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200042f8:	dd30      	ble.n	2000435c <_vfprintf_r+0x440>
200042fa:	f2c2 0800 	movt	r8, #8192	; 0x2000
200042fe:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004302:	4643      	mov	r3, r8
20004304:	f04f 0a10 	mov.w	sl, #16
20004308:	46a8      	mov	r8, r5
2000430a:	f10b 0b0c 	add.w	fp, fp, #12
2000430e:	461d      	mov	r5, r3
20004310:	e002      	b.n	20004318 <_vfprintf_r+0x3fc>
20004312:	3f10      	subs	r7, #16
20004314:	2f10      	cmp	r7, #16
20004316:	dd1e      	ble.n	20004356 <_vfprintf_r+0x43a>
20004318:	f8c4 a004 	str.w	sl, [r4, #4]
2000431c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004320:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004324:	3301      	adds	r3, #1
20004326:	6025      	str	r5, [r4, #0]
20004328:	3210      	adds	r2, #16
2000432a:	2b07      	cmp	r3, #7
2000432c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004330:	f104 0408 	add.w	r4, r4, #8
20004334:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004338:	ddeb      	ble.n	20004312 <_vfprintf_r+0x3f6>
2000433a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000433e:	4648      	mov	r0, r9
20004340:	4631      	mov	r1, r6
20004342:	465a      	mov	r2, fp
20004344:	3404      	adds	r4, #4
20004346:	f7ff fddb 	bl	20003f00 <__sprint_r>
2000434a:	2800      	cmp	r0, #0
2000434c:	f47f af06 	bne.w	2000415c <_vfprintf_r+0x240>
20004350:	3f10      	subs	r7, #16
20004352:	2f10      	cmp	r7, #16
20004354:	dce0      	bgt.n	20004318 <_vfprintf_r+0x3fc>
20004356:	462b      	mov	r3, r5
20004358:	4645      	mov	r5, r8
2000435a:	4698      	mov	r8, r3
2000435c:	6067      	str	r7, [r4, #4]
2000435e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004362:	f8c4 8000 	str.w	r8, [r4]
20004366:	1c5a      	adds	r2, r3, #1
20004368:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000436c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004370:	19db      	adds	r3, r3, r7
20004372:	2a07      	cmp	r2, #7
20004374:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004378:	f300 858a 	bgt.w	20004e90 <_vfprintf_r+0xf74>
2000437c:	3408      	adds	r4, #8
2000437e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004382:	b19b      	cbz	r3, 200043ac <_vfprintf_r+0x490>
20004384:	2301      	movs	r3, #1
20004386:	6063      	str	r3, [r4, #4]
20004388:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000438c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004390:	3207      	adds	r2, #7
20004392:	6022      	str	r2, [r4, #0]
20004394:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004398:	3301      	adds	r3, #1
2000439a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000439e:	3201      	adds	r2, #1
200043a0:	2b07      	cmp	r3, #7
200043a2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200043a6:	f300 84b6 	bgt.w	20004d16 <_vfprintf_r+0xdfa>
200043aa:	3408      	adds	r4, #8
200043ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
200043ae:	b19b      	cbz	r3, 200043d8 <_vfprintf_r+0x4bc>
200043b0:	2302      	movs	r3, #2
200043b2:	6063      	str	r3, [r4, #4]
200043b4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200043b8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200043bc:	3204      	adds	r2, #4
200043be:	6022      	str	r2, [r4, #0]
200043c0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200043c4:	3301      	adds	r3, #1
200043c6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200043ca:	3202      	adds	r2, #2
200043cc:	2b07      	cmp	r3, #7
200043ce:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200043d2:	f300 84af 	bgt.w	20004d34 <_vfprintf_r+0xe18>
200043d6:	3408      	adds	r4, #8
200043d8:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
200043dc:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
200043e0:	f000 8376 	beq.w	20004ad0 <_vfprintf_r+0xbb4>
200043e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200043e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
200043e8:	1a9f      	subs	r7, r3, r2
200043ea:	2f00      	cmp	r7, #0
200043ec:	dd43      	ble.n	20004476 <_vfprintf_r+0x55a>
200043ee:	2f10      	cmp	r7, #16
200043f0:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20004f80 <_vfprintf_r+0x1064>
200043f4:	dd2e      	ble.n	20004454 <_vfprintf_r+0x538>
200043f6:	4643      	mov	r3, r8
200043f8:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200043fc:	46a8      	mov	r8, r5
200043fe:	f04f 0a10 	mov.w	sl, #16
20004402:	f10b 0b0c 	add.w	fp, fp, #12
20004406:	461d      	mov	r5, r3
20004408:	e002      	b.n	20004410 <_vfprintf_r+0x4f4>
2000440a:	3f10      	subs	r7, #16
2000440c:	2f10      	cmp	r7, #16
2000440e:	dd1e      	ble.n	2000444e <_vfprintf_r+0x532>
20004410:	f8c4 a004 	str.w	sl, [r4, #4]
20004414:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004418:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000441c:	3301      	adds	r3, #1
2000441e:	6025      	str	r5, [r4, #0]
20004420:	3210      	adds	r2, #16
20004422:	2b07      	cmp	r3, #7
20004424:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004428:	f104 0408 	add.w	r4, r4, #8
2000442c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004430:	ddeb      	ble.n	2000440a <_vfprintf_r+0x4ee>
20004432:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004436:	4648      	mov	r0, r9
20004438:	4631      	mov	r1, r6
2000443a:	465a      	mov	r2, fp
2000443c:	3404      	adds	r4, #4
2000443e:	f7ff fd5f 	bl	20003f00 <__sprint_r>
20004442:	2800      	cmp	r0, #0
20004444:	f47f ae8a 	bne.w	2000415c <_vfprintf_r+0x240>
20004448:	3f10      	subs	r7, #16
2000444a:	2f10      	cmp	r7, #16
2000444c:	dce0      	bgt.n	20004410 <_vfprintf_r+0x4f4>
2000444e:	462b      	mov	r3, r5
20004450:	4645      	mov	r5, r8
20004452:	4698      	mov	r8, r3
20004454:	6067      	str	r7, [r4, #4]
20004456:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000445a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000445e:	3301      	adds	r3, #1
20004460:	f8c4 8000 	str.w	r8, [r4]
20004464:	19d2      	adds	r2, r2, r7
20004466:	2b07      	cmp	r3, #7
20004468:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000446c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004470:	f300 8442 	bgt.w	20004cf8 <_vfprintf_r+0xddc>
20004474:	3408      	adds	r4, #8
20004476:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000447a:	f41c 7f80 	tst.w	ip, #256	; 0x100
2000447e:	f040 829d 	bne.w	200049bc <_vfprintf_r+0xaa0>
20004482:	9810      	ldr	r0, [sp, #64]	; 0x40
20004484:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004486:	6060      	str	r0, [r4, #4]
20004488:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000448c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004490:	3301      	adds	r3, #1
20004492:	6021      	str	r1, [r4, #0]
20004494:	1812      	adds	r2, r2, r0
20004496:	2b07      	cmp	r3, #7
20004498:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000449c:	bfd8      	it	le
2000449e:	f104 0308 	addle.w	r3, r4, #8
200044a2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200044a6:	f300 839b 	bgt.w	20004be0 <_vfprintf_r+0xcc4>
200044aa:	990a      	ldr	r1, [sp, #40]	; 0x28
200044ac:	f011 0f04 	tst.w	r1, #4
200044b0:	d055      	beq.n	2000455e <_vfprintf_r+0x642>
200044b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200044b4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200044b8:	ebcc 0702 	rsb	r7, ip, r2
200044bc:	2f00      	cmp	r7, #0
200044be:	dd4e      	ble.n	2000455e <_vfprintf_r+0x642>
200044c0:	2f10      	cmp	r7, #16
200044c2:	f249 588c 	movw	r8, #38284	; 0x958c
200044c6:	bfd8      	it	le
200044c8:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200044cc:	dd2e      	ble.n	2000452c <_vfprintf_r+0x610>
200044ce:	f2c2 0800 	movt	r8, #8192	; 0x2000
200044d2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200044d6:	4642      	mov	r2, r8
200044d8:	2410      	movs	r4, #16
200044da:	46a8      	mov	r8, r5
200044dc:	f10a 0a0c 	add.w	sl, sl, #12
200044e0:	4615      	mov	r5, r2
200044e2:	e002      	b.n	200044ea <_vfprintf_r+0x5ce>
200044e4:	3f10      	subs	r7, #16
200044e6:	2f10      	cmp	r7, #16
200044e8:	dd1d      	ble.n	20004526 <_vfprintf_r+0x60a>
200044ea:	605c      	str	r4, [r3, #4]
200044ec:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200044f0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200044f4:	3201      	adds	r2, #1
200044f6:	601d      	str	r5, [r3, #0]
200044f8:	3110      	adds	r1, #16
200044fa:	2a07      	cmp	r2, #7
200044fc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004500:	f103 0308 	add.w	r3, r3, #8
20004504:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004508:	ddec      	ble.n	200044e4 <_vfprintf_r+0x5c8>
2000450a:	4648      	mov	r0, r9
2000450c:	4631      	mov	r1, r6
2000450e:	4652      	mov	r2, sl
20004510:	f7ff fcf6 	bl	20003f00 <__sprint_r>
20004514:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004518:	3304      	adds	r3, #4
2000451a:	2800      	cmp	r0, #0
2000451c:	f47f ae1e 	bne.w	2000415c <_vfprintf_r+0x240>
20004520:	3f10      	subs	r7, #16
20004522:	2f10      	cmp	r7, #16
20004524:	dce1      	bgt.n	200044ea <_vfprintf_r+0x5ce>
20004526:	462a      	mov	r2, r5
20004528:	4645      	mov	r5, r8
2000452a:	4690      	mov	r8, r2
2000452c:	605f      	str	r7, [r3, #4]
2000452e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004532:	f8c3 8000 	str.w	r8, [r3]
20004536:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000453a:	3201      	adds	r2, #1
2000453c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004540:	18fb      	adds	r3, r7, r3
20004542:	2a07      	cmp	r2, #7
20004544:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004548:	dd0b      	ble.n	20004562 <_vfprintf_r+0x646>
2000454a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000454e:	4648      	mov	r0, r9
20004550:	4631      	mov	r1, r6
20004552:	320c      	adds	r2, #12
20004554:	f7ff fcd4 	bl	20003f00 <__sprint_r>
20004558:	2800      	cmp	r0, #0
2000455a:	f47f adff 	bne.w	2000415c <_vfprintf_r+0x240>
2000455e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004562:	9811      	ldr	r0, [sp, #68]	; 0x44
20004564:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004566:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004568:	428a      	cmp	r2, r1
2000456a:	bfac      	ite	ge
2000456c:	1880      	addge	r0, r0, r2
2000456e:	1840      	addlt	r0, r0, r1
20004570:	9011      	str	r0, [sp, #68]	; 0x44
20004572:	2b00      	cmp	r3, #0
20004574:	f040 8342 	bne.w	20004bfc <_vfprintf_r+0xce0>
20004578:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000457c:	2300      	movs	r3, #0
2000457e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20004582:	3404      	adds	r4, #4
20004584:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004588:	e530      	b.n	20003fec <_vfprintf_r+0xd0>
2000458a:	9216      	str	r2, [sp, #88]	; 0x58
2000458c:	2a00      	cmp	r2, #0
2000458e:	f43f addd 	beq.w	2000414c <_vfprintf_r+0x230>
20004592:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20004596:	2301      	movs	r3, #1
20004598:	f04f 0c00 	mov.w	ip, #0
2000459c:	3004      	adds	r0, #4
2000459e:	930c      	str	r3, [sp, #48]	; 0x30
200045a0:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
200045a4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200045a8:	9013      	str	r0, [sp, #76]	; 0x4c
200045aa:	9310      	str	r3, [sp, #64]	; 0x40
200045ac:	2100      	movs	r1, #0
200045ae:	9117      	str	r1, [sp, #92]	; 0x5c
200045b0:	e687      	b.n	200042c2 <_vfprintf_r+0x3a6>
200045b2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200045b6:	2b00      	cmp	r3, #0
200045b8:	f040 852b 	bne.w	20005012 <_vfprintf_r+0x10f6>
200045bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200045be:	462b      	mov	r3, r5
200045c0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200045c4:	782a      	ldrb	r2, [r5, #0]
200045c6:	910b      	str	r1, [sp, #44]	; 0x2c
200045c8:	e553      	b.n	20004072 <_vfprintf_r+0x156>
200045ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
200045cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200045ce:	f043 0301 	orr.w	r3, r3, #1
200045d2:	930a      	str	r3, [sp, #40]	; 0x28
200045d4:	462b      	mov	r3, r5
200045d6:	782a      	ldrb	r2, [r5, #0]
200045d8:	910b      	str	r1, [sp, #44]	; 0x2c
200045da:	e54a      	b.n	20004072 <_vfprintf_r+0x156>
200045dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200045de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200045e0:	6809      	ldr	r1, [r1, #0]
200045e2:	910f      	str	r1, [sp, #60]	; 0x3c
200045e4:	1d11      	adds	r1, r2, #4
200045e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200045e8:	2b00      	cmp	r3, #0
200045ea:	f2c0 8780 	blt.w	200054ee <_vfprintf_r+0x15d2>
200045ee:	782a      	ldrb	r2, [r5, #0]
200045f0:	462b      	mov	r3, r5
200045f2:	910b      	str	r1, [sp, #44]	; 0x2c
200045f4:	e53d      	b.n	20004072 <_vfprintf_r+0x156>
200045f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200045f8:	462b      	mov	r3, r5
200045fa:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200045fe:	782a      	ldrb	r2, [r5, #0]
20004600:	910b      	str	r1, [sp, #44]	; 0x2c
20004602:	e536      	b.n	20004072 <_vfprintf_r+0x156>
20004604:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004608:	f043 0304 	orr.w	r3, r3, #4
2000460c:	930a      	str	r3, [sp, #40]	; 0x28
2000460e:	462b      	mov	r3, r5
20004610:	782a      	ldrb	r2, [r5, #0]
20004612:	910b      	str	r1, [sp, #44]	; 0x2c
20004614:	e52d      	b.n	20004072 <_vfprintf_r+0x156>
20004616:	462b      	mov	r3, r5
20004618:	f813 2b01 	ldrb.w	r2, [r3], #1
2000461c:	2a2a      	cmp	r2, #42	; 0x2a
2000461e:	f001 80cd 	beq.w	200057bc <_vfprintf_r+0x18a0>
20004622:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004626:	2909      	cmp	r1, #9
20004628:	f201 8037 	bhi.w	2000569a <_vfprintf_r+0x177e>
2000462c:	3502      	adds	r5, #2
2000462e:	2700      	movs	r7, #0
20004630:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004634:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004638:	462b      	mov	r3, r5
2000463a:	3501      	adds	r5, #1
2000463c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20004640:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004644:	2909      	cmp	r1, #9
20004646:	d9f3      	bls.n	20004630 <_vfprintf_r+0x714>
20004648:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
2000464c:	461d      	mov	r5, r3
2000464e:	e511      	b.n	20004074 <_vfprintf_r+0x158>
20004650:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004652:	462b      	mov	r3, r5
20004654:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004656:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000465a:	920a      	str	r2, [sp, #40]	; 0x28
2000465c:	782a      	ldrb	r2, [r5, #0]
2000465e:	910b      	str	r1, [sp, #44]	; 0x2c
20004660:	e507      	b.n	20004072 <_vfprintf_r+0x156>
20004662:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004666:	f04f 0800 	mov.w	r8, #0
2000466a:	462b      	mov	r3, r5
2000466c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20004670:	f813 2b01 	ldrb.w	r2, [r3], #1
20004674:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20004678:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000467c:	461d      	mov	r5, r3
2000467e:	2909      	cmp	r1, #9
20004680:	d9f3      	bls.n	2000466a <_vfprintf_r+0x74e>
20004682:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20004686:	461d      	mov	r5, r3
20004688:	e4f4      	b.n	20004074 <_vfprintf_r+0x158>
2000468a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000468c:	9216      	str	r2, [sp, #88]	; 0x58
2000468e:	f043 0310 	orr.w	r3, r3, #16
20004692:	930a      	str	r3, [sp, #40]	; 0x28
20004694:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004698:	f01c 0f20 	tst.w	ip, #32
2000469c:	f000 815d 	beq.w	2000495a <_vfprintf_r+0xa3e>
200046a0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200046a2:	1dc3      	adds	r3, r0, #7
200046a4:	f023 0307 	bic.w	r3, r3, #7
200046a8:	f103 0108 	add.w	r1, r3, #8
200046ac:	910b      	str	r1, [sp, #44]	; 0x2c
200046ae:	e9d3 ab00 	ldrd	sl, fp, [r3]
200046b2:	f1ba 0f00 	cmp.w	sl, #0
200046b6:	f17b 0200 	sbcs.w	r2, fp, #0
200046ba:	f2c0 849b 	blt.w	20004ff4 <_vfprintf_r+0x10d8>
200046be:	ea5a 030b 	orrs.w	r3, sl, fp
200046c2:	f04f 0301 	mov.w	r3, #1
200046c6:	bf0c      	ite	eq
200046c8:	2200      	moveq	r2, #0
200046ca:	2201      	movne	r2, #1
200046cc:	e5bc      	b.n	20004248 <_vfprintf_r+0x32c>
200046ce:	980a      	ldr	r0, [sp, #40]	; 0x28
200046d0:	9216      	str	r2, [sp, #88]	; 0x58
200046d2:	f010 0f08 	tst.w	r0, #8
200046d6:	f000 84ed 	beq.w	200050b4 <_vfprintf_r+0x1198>
200046da:	990b      	ldr	r1, [sp, #44]	; 0x2c
200046dc:	1dcb      	adds	r3, r1, #7
200046de:	f023 0307 	bic.w	r3, r3, #7
200046e2:	f103 0208 	add.w	r2, r3, #8
200046e6:	920b      	str	r2, [sp, #44]	; 0x2c
200046e8:	f8d3 8004 	ldr.w	r8, [r3, #4]
200046ec:	f8d3 a000 	ldr.w	sl, [r3]
200046f0:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200046f4:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200046f8:	4650      	mov	r0, sl
200046fa:	4641      	mov	r1, r8
200046fc:	f003 fd82 	bl	20008204 <__isinfd>
20004700:	4683      	mov	fp, r0
20004702:	2800      	cmp	r0, #0
20004704:	f000 8599 	beq.w	2000523a <_vfprintf_r+0x131e>
20004708:	4650      	mov	r0, sl
2000470a:	2200      	movs	r2, #0
2000470c:	2300      	movs	r3, #0
2000470e:	4641      	mov	r1, r8
20004710:	f004 f96c 	bl	200089ec <__aeabi_dcmplt>
20004714:	2800      	cmp	r0, #0
20004716:	f040 850b 	bne.w	20005130 <_vfprintf_r+0x1214>
2000471a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000471e:	f249 51c4 	movw	r1, #38340	; 0x95c4
20004722:	f249 52c0 	movw	r2, #38336	; 0x95c0
20004726:	9816      	ldr	r0, [sp, #88]	; 0x58
20004728:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000472c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004730:	f04f 0c03 	mov.w	ip, #3
20004734:	2847      	cmp	r0, #71	; 0x47
20004736:	bfd8      	it	le
20004738:	4611      	movle	r1, r2
2000473a:	9113      	str	r1, [sp, #76]	; 0x4c
2000473c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000473e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004742:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20004746:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000474a:	910a      	str	r1, [sp, #40]	; 0x28
2000474c:	f04f 0c00 	mov.w	ip, #0
20004750:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004754:	e5b1      	b.n	200042ba <_vfprintf_r+0x39e>
20004756:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000475a:	f043 0308 	orr.w	r3, r3, #8
2000475e:	930a      	str	r3, [sp, #40]	; 0x28
20004760:	462b      	mov	r3, r5
20004762:	782a      	ldrb	r2, [r5, #0]
20004764:	910b      	str	r1, [sp, #44]	; 0x2c
20004766:	e484      	b.n	20004072 <_vfprintf_r+0x156>
20004768:	990a      	ldr	r1, [sp, #40]	; 0x28
2000476a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
2000476e:	910a      	str	r1, [sp, #40]	; 0x28
20004770:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004772:	e73c      	b.n	200045ee <_vfprintf_r+0x6d2>
20004774:	782a      	ldrb	r2, [r5, #0]
20004776:	2a6c      	cmp	r2, #108	; 0x6c
20004778:	f000 8555 	beq.w	20005226 <_vfprintf_r+0x130a>
2000477c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000477e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004780:	910b      	str	r1, [sp, #44]	; 0x2c
20004782:	f043 0310 	orr.w	r3, r3, #16
20004786:	930a      	str	r3, [sp, #40]	; 0x28
20004788:	462b      	mov	r3, r5
2000478a:	e472      	b.n	20004072 <_vfprintf_r+0x156>
2000478c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000478e:	f012 0f20 	tst.w	r2, #32
20004792:	f000 8482 	beq.w	2000509a <_vfprintf_r+0x117e>
20004796:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004798:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000479a:	6803      	ldr	r3, [r0, #0]
2000479c:	4610      	mov	r0, r2
2000479e:	ea4f 71e0 	mov.w	r1, r0, asr #31
200047a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200047a4:	e9c3 0100 	strd	r0, r1, [r3]
200047a8:	f102 0a04 	add.w	sl, r2, #4
200047ac:	e41e      	b.n	20003fec <_vfprintf_r+0xd0>
200047ae:	9216      	str	r2, [sp, #88]	; 0x58
200047b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200047b2:	f012 0320 	ands.w	r3, r2, #32
200047b6:	f000 80ef 	beq.w	20004998 <_vfprintf_r+0xa7c>
200047ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200047bc:	1dda      	adds	r2, r3, #7
200047be:	2300      	movs	r3, #0
200047c0:	f022 0207 	bic.w	r2, r2, #7
200047c4:	f102 0c08 	add.w	ip, r2, #8
200047c8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200047cc:	e9d2 ab00 	ldrd	sl, fp, [r2]
200047d0:	ea5a 000b 	orrs.w	r0, sl, fp
200047d4:	bf0c      	ite	eq
200047d6:	2200      	moveq	r2, #0
200047d8:	2201      	movne	r2, #1
200047da:	e531      	b.n	20004240 <_vfprintf_r+0x324>
200047dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200047de:	2178      	movs	r1, #120	; 0x78
200047e0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200047e4:	9116      	str	r1, [sp, #88]	; 0x58
200047e6:	6803      	ldr	r3, [r0, #0]
200047e8:	f249 50d0 	movw	r0, #38352	; 0x95d0
200047ec:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
200047f0:	2130      	movs	r1, #48	; 0x30
200047f2:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200047f6:	f04c 0c02 	orr.w	ip, ip, #2
200047fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200047fc:	1e1a      	subs	r2, r3, #0
200047fe:	bf18      	it	ne
20004800:	2201      	movne	r2, #1
20004802:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004806:	469a      	mov	sl, r3
20004808:	f04f 0b00 	mov.w	fp, #0
2000480c:	3104      	adds	r1, #4
2000480e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004812:	9019      	str	r0, [sp, #100]	; 0x64
20004814:	2302      	movs	r3, #2
20004816:	910b      	str	r1, [sp, #44]	; 0x2c
20004818:	e512      	b.n	20004240 <_vfprintf_r+0x324>
2000481a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000481c:	9216      	str	r2, [sp, #88]	; 0x58
2000481e:	f04f 0200 	mov.w	r2, #0
20004822:	1d18      	adds	r0, r3, #4
20004824:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004828:	681b      	ldr	r3, [r3, #0]
2000482a:	900b      	str	r0, [sp, #44]	; 0x2c
2000482c:	9313      	str	r3, [sp, #76]	; 0x4c
2000482e:	2b00      	cmp	r3, #0
20004830:	f000 86c6 	beq.w	200055c0 <_vfprintf_r+0x16a4>
20004834:	2f00      	cmp	r7, #0
20004836:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004838:	f2c0 868f 	blt.w	2000555a <_vfprintf_r+0x163e>
2000483c:	2100      	movs	r1, #0
2000483e:	463a      	mov	r2, r7
20004840:	f002 fdc4 	bl	200073cc <memchr>
20004844:	4603      	mov	r3, r0
20004846:	2800      	cmp	r0, #0
20004848:	f000 86f5 	beq.w	20005636 <_vfprintf_r+0x171a>
2000484c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000484e:	1a1b      	subs	r3, r3, r0
20004850:	9310      	str	r3, [sp, #64]	; 0x40
20004852:	42bb      	cmp	r3, r7
20004854:	f340 85be 	ble.w	200053d4 <_vfprintf_r+0x14b8>
20004858:	9710      	str	r7, [sp, #64]	; 0x40
2000485a:	2100      	movs	r1, #0
2000485c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20004860:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004864:	970c      	str	r7, [sp, #48]	; 0x30
20004866:	9117      	str	r1, [sp, #92]	; 0x5c
20004868:	e527      	b.n	200042ba <_vfprintf_r+0x39e>
2000486a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000486e:	9216      	str	r2, [sp, #88]	; 0x58
20004870:	f01c 0f20 	tst.w	ip, #32
20004874:	d023      	beq.n	200048be <_vfprintf_r+0x9a2>
20004876:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004878:	2301      	movs	r3, #1
2000487a:	1dc2      	adds	r2, r0, #7
2000487c:	f022 0207 	bic.w	r2, r2, #7
20004880:	f102 0108 	add.w	r1, r2, #8
20004884:	910b      	str	r1, [sp, #44]	; 0x2c
20004886:	e9d2 ab00 	ldrd	sl, fp, [r2]
2000488a:	ea5a 020b 	orrs.w	r2, sl, fp
2000488e:	bf0c      	ite	eq
20004890:	2200      	moveq	r2, #0
20004892:	2201      	movne	r2, #1
20004894:	e4d4      	b.n	20004240 <_vfprintf_r+0x324>
20004896:	990a      	ldr	r1, [sp, #40]	; 0x28
20004898:	462b      	mov	r3, r5
2000489a:	f041 0120 	orr.w	r1, r1, #32
2000489e:	910a      	str	r1, [sp, #40]	; 0x28
200048a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200048a2:	782a      	ldrb	r2, [r5, #0]
200048a4:	910b      	str	r1, [sp, #44]	; 0x2c
200048a6:	f7ff bbe4 	b.w	20004072 <_vfprintf_r+0x156>
200048aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200048ac:	9216      	str	r2, [sp, #88]	; 0x58
200048ae:	f043 0310 	orr.w	r3, r3, #16
200048b2:	930a      	str	r3, [sp, #40]	; 0x28
200048b4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200048b8:	f01c 0f20 	tst.w	ip, #32
200048bc:	d1db      	bne.n	20004876 <_vfprintf_r+0x95a>
200048be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200048c0:	f013 0f10 	tst.w	r3, #16
200048c4:	f000 83d5 	beq.w	20005072 <_vfprintf_r+0x1156>
200048c8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200048ca:	2301      	movs	r3, #1
200048cc:	1d02      	adds	r2, r0, #4
200048ce:	920b      	str	r2, [sp, #44]	; 0x2c
200048d0:	6801      	ldr	r1, [r0, #0]
200048d2:	1e0a      	subs	r2, r1, #0
200048d4:	bf18      	it	ne
200048d6:	2201      	movne	r2, #1
200048d8:	468a      	mov	sl, r1
200048da:	f04f 0b00 	mov.w	fp, #0
200048de:	e4af      	b.n	20004240 <_vfprintf_r+0x324>
200048e0:	980a      	ldr	r0, [sp, #40]	; 0x28
200048e2:	9216      	str	r2, [sp, #88]	; 0x58
200048e4:	f249 52ac 	movw	r2, #38316	; 0x95ac
200048e8:	f010 0f20 	tst.w	r0, #32
200048ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
200048f0:	9219      	str	r2, [sp, #100]	; 0x64
200048f2:	f47f ac92 	bne.w	2000421a <_vfprintf_r+0x2fe>
200048f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200048f8:	f013 0f10 	tst.w	r3, #16
200048fc:	f040 831a 	bne.w	20004f34 <_vfprintf_r+0x1018>
20004900:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004902:	f012 0f40 	tst.w	r2, #64	; 0x40
20004906:	f000 8315 	beq.w	20004f34 <_vfprintf_r+0x1018>
2000490a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000490c:	f103 0c04 	add.w	ip, r3, #4
20004910:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004914:	f8b3 a000 	ldrh.w	sl, [r3]
20004918:	46d2      	mov	sl, sl
2000491a:	f04f 0b00 	mov.w	fp, #0
2000491e:	e485      	b.n	2000422c <_vfprintf_r+0x310>
20004920:	9216      	str	r2, [sp, #88]	; 0x58
20004922:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20004926:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004928:	f04f 0c01 	mov.w	ip, #1
2000492c:	f04f 0000 	mov.w	r0, #0
20004930:	3104      	adds	r1, #4
20004932:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004936:	6813      	ldr	r3, [r2, #0]
20004938:	3204      	adds	r2, #4
2000493a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000493e:	920b      	str	r2, [sp, #44]	; 0x2c
20004940:	9113      	str	r1, [sp, #76]	; 0x4c
20004942:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004946:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
2000494a:	e62f      	b.n	200045ac <_vfprintf_r+0x690>
2000494c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004950:	9216      	str	r2, [sp, #88]	; 0x58
20004952:	f01c 0f20 	tst.w	ip, #32
20004956:	f47f aea3 	bne.w	200046a0 <_vfprintf_r+0x784>
2000495a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000495c:	f012 0f10 	tst.w	r2, #16
20004960:	f040 82f1 	bne.w	20004f46 <_vfprintf_r+0x102a>
20004964:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004966:	f012 0f40 	tst.w	r2, #64	; 0x40
2000496a:	f000 82ec 	beq.w	20004f46 <_vfprintf_r+0x102a>
2000496e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004970:	f103 0c04 	add.w	ip, r3, #4
20004974:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004978:	f9b3 a000 	ldrsh.w	sl, [r3]
2000497c:	46d2      	mov	sl, sl
2000497e:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004982:	e696      	b.n	200046b2 <_vfprintf_r+0x796>
20004984:	990a      	ldr	r1, [sp, #40]	; 0x28
20004986:	9216      	str	r2, [sp, #88]	; 0x58
20004988:	f041 0110 	orr.w	r1, r1, #16
2000498c:	910a      	str	r1, [sp, #40]	; 0x28
2000498e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004990:	f012 0320 	ands.w	r3, r2, #32
20004994:	f47f af11 	bne.w	200047ba <_vfprintf_r+0x89e>
20004998:	990a      	ldr	r1, [sp, #40]	; 0x28
2000499a:	f011 0210 	ands.w	r2, r1, #16
2000499e:	f000 8354 	beq.w	2000504a <_vfprintf_r+0x112e>
200049a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200049a4:	f102 0c04 	add.w	ip, r2, #4
200049a8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200049ac:	6811      	ldr	r1, [r2, #0]
200049ae:	1e0a      	subs	r2, r1, #0
200049b0:	bf18      	it	ne
200049b2:	2201      	movne	r2, #1
200049b4:	468a      	mov	sl, r1
200049b6:	f04f 0b00 	mov.w	fp, #0
200049ba:	e441      	b.n	20004240 <_vfprintf_r+0x324>
200049bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200049be:	2a65      	cmp	r2, #101	; 0x65
200049c0:	f340 8128 	ble.w	20004c14 <_vfprintf_r+0xcf8>
200049c4:	9812      	ldr	r0, [sp, #72]	; 0x48
200049c6:	2200      	movs	r2, #0
200049c8:	2300      	movs	r3, #0
200049ca:	991b      	ldr	r1, [sp, #108]	; 0x6c
200049cc:	f004 f804 	bl	200089d8 <__aeabi_dcmpeq>
200049d0:	2800      	cmp	r0, #0
200049d2:	f000 81be 	beq.w	20004d52 <_vfprintf_r+0xe36>
200049d6:	2301      	movs	r3, #1
200049d8:	6063      	str	r3, [r4, #4]
200049da:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200049de:	f249 53ec 	movw	r3, #38380	; 0x95ec
200049e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200049e6:	6023      	str	r3, [r4, #0]
200049e8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200049ec:	3201      	adds	r2, #1
200049ee:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200049f2:	3301      	adds	r3, #1
200049f4:	2a07      	cmp	r2, #7
200049f6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200049fa:	bfd8      	it	le
200049fc:	f104 0308 	addle.w	r3, r4, #8
20004a00:	f300 839b 	bgt.w	2000513a <_vfprintf_r+0x121e>
20004a04:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004a08:	981a      	ldr	r0, [sp, #104]	; 0x68
20004a0a:	4282      	cmp	r2, r0
20004a0c:	db04      	blt.n	20004a18 <_vfprintf_r+0xafc>
20004a0e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004a10:	f011 0f01 	tst.w	r1, #1
20004a14:	f43f ad49 	beq.w	200044aa <_vfprintf_r+0x58e>
20004a18:	2201      	movs	r2, #1
20004a1a:	605a      	str	r2, [r3, #4]
20004a1c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004a20:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004a24:	3201      	adds	r2, #1
20004a26:	981d      	ldr	r0, [sp, #116]	; 0x74
20004a28:	3101      	adds	r1, #1
20004a2a:	2a07      	cmp	r2, #7
20004a2c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004a30:	6018      	str	r0, [r3, #0]
20004a32:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a36:	f300 855f 	bgt.w	200054f8 <_vfprintf_r+0x15dc>
20004a3a:	3308      	adds	r3, #8
20004a3c:	991a      	ldr	r1, [sp, #104]	; 0x68
20004a3e:	1e4f      	subs	r7, r1, #1
20004a40:	2f00      	cmp	r7, #0
20004a42:	f77f ad32 	ble.w	200044aa <_vfprintf_r+0x58e>
20004a46:	2f10      	cmp	r7, #16
20004a48:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20004f80 <_vfprintf_r+0x1064>
20004a4c:	f340 82ea 	ble.w	20005024 <_vfprintf_r+0x1108>
20004a50:	4642      	mov	r2, r8
20004a52:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004a56:	46a8      	mov	r8, r5
20004a58:	2410      	movs	r4, #16
20004a5a:	f10a 0a0c 	add.w	sl, sl, #12
20004a5e:	4615      	mov	r5, r2
20004a60:	e003      	b.n	20004a6a <_vfprintf_r+0xb4e>
20004a62:	3f10      	subs	r7, #16
20004a64:	2f10      	cmp	r7, #16
20004a66:	f340 82da 	ble.w	2000501e <_vfprintf_r+0x1102>
20004a6a:	605c      	str	r4, [r3, #4]
20004a6c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004a70:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004a74:	3201      	adds	r2, #1
20004a76:	601d      	str	r5, [r3, #0]
20004a78:	3110      	adds	r1, #16
20004a7a:	2a07      	cmp	r2, #7
20004a7c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004a80:	f103 0308 	add.w	r3, r3, #8
20004a84:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a88:	ddeb      	ble.n	20004a62 <_vfprintf_r+0xb46>
20004a8a:	4648      	mov	r0, r9
20004a8c:	4631      	mov	r1, r6
20004a8e:	4652      	mov	r2, sl
20004a90:	f7ff fa36 	bl	20003f00 <__sprint_r>
20004a94:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004a98:	3304      	adds	r3, #4
20004a9a:	2800      	cmp	r0, #0
20004a9c:	d0e1      	beq.n	20004a62 <_vfprintf_r+0xb46>
20004a9e:	f7ff bb5d 	b.w	2000415c <_vfprintf_r+0x240>
20004aa2:	b97b      	cbnz	r3, 20004ac4 <_vfprintf_r+0xba8>
20004aa4:	990a      	ldr	r1, [sp, #40]	; 0x28
20004aa6:	f011 0f01 	tst.w	r1, #1
20004aaa:	d00b      	beq.n	20004ac4 <_vfprintf_r+0xba8>
20004aac:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004ab0:	2330      	movs	r3, #48	; 0x30
20004ab2:	3204      	adds	r2, #4
20004ab4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20004ab8:	3227      	adds	r2, #39	; 0x27
20004aba:	2301      	movs	r3, #1
20004abc:	9213      	str	r2, [sp, #76]	; 0x4c
20004abe:	9310      	str	r3, [sp, #64]	; 0x40
20004ac0:	f7ff bbf3 	b.w	200042aa <_vfprintf_r+0x38e>
20004ac4:	9818      	ldr	r0, [sp, #96]	; 0x60
20004ac6:	2100      	movs	r1, #0
20004ac8:	9110      	str	r1, [sp, #64]	; 0x40
20004aca:	9013      	str	r0, [sp, #76]	; 0x4c
20004acc:	f7ff bbed 	b.w	200042aa <_vfprintf_r+0x38e>
20004ad0:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004ad2:	990c      	ldr	r1, [sp, #48]	; 0x30
20004ad4:	1a47      	subs	r7, r0, r1
20004ad6:	2f00      	cmp	r7, #0
20004ad8:	f77f ac84 	ble.w	200043e4 <_vfprintf_r+0x4c8>
20004adc:	2f10      	cmp	r7, #16
20004ade:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20004f80 <_vfprintf_r+0x1064>
20004ae2:	dd2e      	ble.n	20004b42 <_vfprintf_r+0xc26>
20004ae4:	4643      	mov	r3, r8
20004ae6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004aea:	46a8      	mov	r8, r5
20004aec:	f04f 0a10 	mov.w	sl, #16
20004af0:	f10b 0b0c 	add.w	fp, fp, #12
20004af4:	461d      	mov	r5, r3
20004af6:	e002      	b.n	20004afe <_vfprintf_r+0xbe2>
20004af8:	3f10      	subs	r7, #16
20004afa:	2f10      	cmp	r7, #16
20004afc:	dd1e      	ble.n	20004b3c <_vfprintf_r+0xc20>
20004afe:	f8c4 a004 	str.w	sl, [r4, #4]
20004b02:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b06:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b0a:	3301      	adds	r3, #1
20004b0c:	6025      	str	r5, [r4, #0]
20004b0e:	3210      	adds	r2, #16
20004b10:	2b07      	cmp	r3, #7
20004b12:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b16:	f104 0408 	add.w	r4, r4, #8
20004b1a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b1e:	ddeb      	ble.n	20004af8 <_vfprintf_r+0xbdc>
20004b20:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b24:	4648      	mov	r0, r9
20004b26:	4631      	mov	r1, r6
20004b28:	465a      	mov	r2, fp
20004b2a:	3404      	adds	r4, #4
20004b2c:	f7ff f9e8 	bl	20003f00 <__sprint_r>
20004b30:	2800      	cmp	r0, #0
20004b32:	f47f ab13 	bne.w	2000415c <_vfprintf_r+0x240>
20004b36:	3f10      	subs	r7, #16
20004b38:	2f10      	cmp	r7, #16
20004b3a:	dce0      	bgt.n	20004afe <_vfprintf_r+0xbe2>
20004b3c:	462b      	mov	r3, r5
20004b3e:	4645      	mov	r5, r8
20004b40:	4698      	mov	r8, r3
20004b42:	6067      	str	r7, [r4, #4]
20004b44:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b48:	f8c4 8000 	str.w	r8, [r4]
20004b4c:	1c5a      	adds	r2, r3, #1
20004b4e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004b52:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004b56:	19db      	adds	r3, r3, r7
20004b58:	2a07      	cmp	r2, #7
20004b5a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004b5e:	f300 823a 	bgt.w	20004fd6 <_vfprintf_r+0x10ba>
20004b62:	3408      	adds	r4, #8
20004b64:	e43e      	b.n	200043e4 <_vfprintf_r+0x4c8>
20004b66:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004b68:	6063      	str	r3, [r4, #4]
20004b6a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004b6e:	6021      	str	r1, [r4, #0]
20004b70:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004b74:	3201      	adds	r2, #1
20004b76:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004b7a:	18cb      	adds	r3, r1, r3
20004b7c:	2a07      	cmp	r2, #7
20004b7e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004b82:	f300 8549 	bgt.w	20005618 <_vfprintf_r+0x16fc>
20004b86:	3408      	adds	r4, #8
20004b88:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20004b8a:	2301      	movs	r3, #1
20004b8c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004b90:	6063      	str	r3, [r4, #4]
20004b92:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b96:	6022      	str	r2, [r4, #0]
20004b98:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b9c:	3301      	adds	r3, #1
20004b9e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ba2:	3201      	adds	r2, #1
20004ba4:	2b07      	cmp	r3, #7
20004ba6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004baa:	bfd8      	it	le
20004bac:	f104 0308 	addle.w	r3, r4, #8
20004bb0:	f300 8523 	bgt.w	200055fa <_vfprintf_r+0x16de>
20004bb4:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004bb6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004bba:	19c7      	adds	r7, r0, r7
20004bbc:	981a      	ldr	r0, [sp, #104]	; 0x68
20004bbe:	601f      	str	r7, [r3, #0]
20004bc0:	1a81      	subs	r1, r0, r2
20004bc2:	6059      	str	r1, [r3, #4]
20004bc4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004bc8:	1a8a      	subs	r2, r1, r2
20004bca:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20004bce:	1812      	adds	r2, r2, r0
20004bd0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004bd4:	3101      	adds	r1, #1
20004bd6:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20004bda:	2907      	cmp	r1, #7
20004bdc:	f340 8232 	ble.w	20005044 <_vfprintf_r+0x1128>
20004be0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004be4:	4648      	mov	r0, r9
20004be6:	4631      	mov	r1, r6
20004be8:	320c      	adds	r2, #12
20004bea:	f7ff f989 	bl	20003f00 <__sprint_r>
20004bee:	2800      	cmp	r0, #0
20004bf0:	f47f aab4 	bne.w	2000415c <_vfprintf_r+0x240>
20004bf4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004bf8:	3304      	adds	r3, #4
20004bfa:	e456      	b.n	200044aa <_vfprintf_r+0x58e>
20004bfc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c00:	4648      	mov	r0, r9
20004c02:	4631      	mov	r1, r6
20004c04:	320c      	adds	r2, #12
20004c06:	f7ff f97b 	bl	20003f00 <__sprint_r>
20004c0a:	2800      	cmp	r0, #0
20004c0c:	f43f acb4 	beq.w	20004578 <_vfprintf_r+0x65c>
20004c10:	f7ff baa4 	b.w	2000415c <_vfprintf_r+0x240>
20004c14:	991a      	ldr	r1, [sp, #104]	; 0x68
20004c16:	2901      	cmp	r1, #1
20004c18:	dd4c      	ble.n	20004cb4 <_vfprintf_r+0xd98>
20004c1a:	2301      	movs	r3, #1
20004c1c:	6063      	str	r3, [r4, #4]
20004c1e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c22:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c26:	3301      	adds	r3, #1
20004c28:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004c2a:	3201      	adds	r2, #1
20004c2c:	2b07      	cmp	r3, #7
20004c2e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c32:	6020      	str	r0, [r4, #0]
20004c34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c38:	f300 81b2 	bgt.w	20004fa0 <_vfprintf_r+0x1084>
20004c3c:	3408      	adds	r4, #8
20004c3e:	2301      	movs	r3, #1
20004c40:	6063      	str	r3, [r4, #4]
20004c42:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c46:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c4a:	3301      	adds	r3, #1
20004c4c:	991d      	ldr	r1, [sp, #116]	; 0x74
20004c4e:	3201      	adds	r2, #1
20004c50:	2b07      	cmp	r3, #7
20004c52:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c56:	6021      	str	r1, [r4, #0]
20004c58:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c5c:	f300 8192 	bgt.w	20004f84 <_vfprintf_r+0x1068>
20004c60:	3408      	adds	r4, #8
20004c62:	9812      	ldr	r0, [sp, #72]	; 0x48
20004c64:	2200      	movs	r2, #0
20004c66:	2300      	movs	r3, #0
20004c68:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004c6a:	f003 feb5 	bl	200089d8 <__aeabi_dcmpeq>
20004c6e:	2800      	cmp	r0, #0
20004c70:	f040 811d 	bne.w	20004eae <_vfprintf_r+0xf92>
20004c74:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004c76:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004c78:	1e5a      	subs	r2, r3, #1
20004c7a:	6062      	str	r2, [r4, #4]
20004c7c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c80:	1c41      	adds	r1, r0, #1
20004c82:	6021      	str	r1, [r4, #0]
20004c84:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004c88:	3301      	adds	r3, #1
20004c8a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c8e:	188a      	adds	r2, r1, r2
20004c90:	2b07      	cmp	r3, #7
20004c92:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c96:	dc21      	bgt.n	20004cdc <_vfprintf_r+0xdc0>
20004c98:	3408      	adds	r4, #8
20004c9a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20004c9c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004ca0:	981c      	ldr	r0, [sp, #112]	; 0x70
20004ca2:	6022      	str	r2, [r4, #0]
20004ca4:	6063      	str	r3, [r4, #4]
20004ca6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004caa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004cae:	3301      	adds	r3, #1
20004cb0:	f7ff bbf0 	b.w	20004494 <_vfprintf_r+0x578>
20004cb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004cb6:	f012 0f01 	tst.w	r2, #1
20004cba:	d1ae      	bne.n	20004c1a <_vfprintf_r+0xcfe>
20004cbc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004cbe:	2301      	movs	r3, #1
20004cc0:	6063      	str	r3, [r4, #4]
20004cc2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004cc6:	6022      	str	r2, [r4, #0]
20004cc8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ccc:	3301      	adds	r3, #1
20004cce:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004cd2:	3201      	adds	r2, #1
20004cd4:	2b07      	cmp	r3, #7
20004cd6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004cda:	dddd      	ble.n	20004c98 <_vfprintf_r+0xd7c>
20004cdc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ce0:	4648      	mov	r0, r9
20004ce2:	4631      	mov	r1, r6
20004ce4:	320c      	adds	r2, #12
20004ce6:	f7ff f90b 	bl	20003f00 <__sprint_r>
20004cea:	2800      	cmp	r0, #0
20004cec:	f47f aa36 	bne.w	2000415c <_vfprintf_r+0x240>
20004cf0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004cf4:	3404      	adds	r4, #4
20004cf6:	e7d0      	b.n	20004c9a <_vfprintf_r+0xd7e>
20004cf8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004cfc:	4648      	mov	r0, r9
20004cfe:	4631      	mov	r1, r6
20004d00:	320c      	adds	r2, #12
20004d02:	f7ff f8fd 	bl	20003f00 <__sprint_r>
20004d06:	2800      	cmp	r0, #0
20004d08:	f47f aa28 	bne.w	2000415c <_vfprintf_r+0x240>
20004d0c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d10:	3404      	adds	r4, #4
20004d12:	f7ff bbb0 	b.w	20004476 <_vfprintf_r+0x55a>
20004d16:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004d1a:	4648      	mov	r0, r9
20004d1c:	4631      	mov	r1, r6
20004d1e:	320c      	adds	r2, #12
20004d20:	f7ff f8ee 	bl	20003f00 <__sprint_r>
20004d24:	2800      	cmp	r0, #0
20004d26:	f47f aa19 	bne.w	2000415c <_vfprintf_r+0x240>
20004d2a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d2e:	3404      	adds	r4, #4
20004d30:	f7ff bb3c 	b.w	200043ac <_vfprintf_r+0x490>
20004d34:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004d38:	4648      	mov	r0, r9
20004d3a:	4631      	mov	r1, r6
20004d3c:	320c      	adds	r2, #12
20004d3e:	f7ff f8df 	bl	20003f00 <__sprint_r>
20004d42:	2800      	cmp	r0, #0
20004d44:	f47f aa0a 	bne.w	2000415c <_vfprintf_r+0x240>
20004d48:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d4c:	3404      	adds	r4, #4
20004d4e:	f7ff bb43 	b.w	200043d8 <_vfprintf_r+0x4bc>
20004d52:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20004d56:	2b00      	cmp	r3, #0
20004d58:	f340 81fd 	ble.w	20005156 <_vfprintf_r+0x123a>
20004d5c:	991a      	ldr	r1, [sp, #104]	; 0x68
20004d5e:	428b      	cmp	r3, r1
20004d60:	f6ff af01 	blt.w	20004b66 <_vfprintf_r+0xc4a>
20004d64:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004d66:	6061      	str	r1, [r4, #4]
20004d68:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d6c:	6022      	str	r2, [r4, #0]
20004d6e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004d72:	3301      	adds	r3, #1
20004d74:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d78:	1852      	adds	r2, r2, r1
20004d7a:	2b07      	cmp	r3, #7
20004d7c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d80:	bfd8      	it	le
20004d82:	f104 0308 	addle.w	r3, r4, #8
20004d86:	f300 8429 	bgt.w	200055dc <_vfprintf_r+0x16c0>
20004d8a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20004d8e:	981a      	ldr	r0, [sp, #104]	; 0x68
20004d90:	1a24      	subs	r4, r4, r0
20004d92:	2c00      	cmp	r4, #0
20004d94:	f340 81b3 	ble.w	200050fe <_vfprintf_r+0x11e2>
20004d98:	2c10      	cmp	r4, #16
20004d9a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20004f80 <_vfprintf_r+0x1064>
20004d9e:	f340 819d 	ble.w	200050dc <_vfprintf_r+0x11c0>
20004da2:	4642      	mov	r2, r8
20004da4:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004da8:	46a8      	mov	r8, r5
20004daa:	2710      	movs	r7, #16
20004dac:	f10a 0a0c 	add.w	sl, sl, #12
20004db0:	4615      	mov	r5, r2
20004db2:	e003      	b.n	20004dbc <_vfprintf_r+0xea0>
20004db4:	3c10      	subs	r4, #16
20004db6:	2c10      	cmp	r4, #16
20004db8:	f340 818d 	ble.w	200050d6 <_vfprintf_r+0x11ba>
20004dbc:	605f      	str	r7, [r3, #4]
20004dbe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004dc2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004dc6:	3201      	adds	r2, #1
20004dc8:	601d      	str	r5, [r3, #0]
20004dca:	3110      	adds	r1, #16
20004dcc:	2a07      	cmp	r2, #7
20004dce:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004dd2:	f103 0308 	add.w	r3, r3, #8
20004dd6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004dda:	ddeb      	ble.n	20004db4 <_vfprintf_r+0xe98>
20004ddc:	4648      	mov	r0, r9
20004dde:	4631      	mov	r1, r6
20004de0:	4652      	mov	r2, sl
20004de2:	f7ff f88d 	bl	20003f00 <__sprint_r>
20004de6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004dea:	3304      	adds	r3, #4
20004dec:	2800      	cmp	r0, #0
20004dee:	d0e1      	beq.n	20004db4 <_vfprintf_r+0xe98>
20004df0:	f7ff b9b4 	b.w	2000415c <_vfprintf_r+0x240>
20004df4:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004df6:	9819      	ldr	r0, [sp, #100]	; 0x64
20004df8:	4613      	mov	r3, r2
20004dfa:	9213      	str	r2, [sp, #76]	; 0x4c
20004dfc:	f00a 020f 	and.w	r2, sl, #15
20004e00:	ea4f 111a 	mov.w	r1, sl, lsr #4
20004e04:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20004e08:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20004e0c:	5c82      	ldrb	r2, [r0, r2]
20004e0e:	468a      	mov	sl, r1
20004e10:	46e3      	mov	fp, ip
20004e12:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004e16:	f803 2d01 	strb.w	r2, [r3, #-1]!
20004e1a:	d1ef      	bne.n	20004dfc <_vfprintf_r+0xee0>
20004e1c:	9818      	ldr	r0, [sp, #96]	; 0x60
20004e1e:	9313      	str	r3, [sp, #76]	; 0x4c
20004e20:	1ac0      	subs	r0, r0, r3
20004e22:	9010      	str	r0, [sp, #64]	; 0x40
20004e24:	f7ff ba41 	b.w	200042aa <_vfprintf_r+0x38e>
20004e28:	2209      	movs	r2, #9
20004e2a:	2300      	movs	r3, #0
20004e2c:	4552      	cmp	r2, sl
20004e2e:	eb73 000b 	sbcs.w	r0, r3, fp
20004e32:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20004e36:	d21f      	bcs.n	20004e78 <_vfprintf_r+0xf5c>
20004e38:	4623      	mov	r3, r4
20004e3a:	4644      	mov	r4, r8
20004e3c:	46b8      	mov	r8, r7
20004e3e:	461f      	mov	r7, r3
20004e40:	4650      	mov	r0, sl
20004e42:	4659      	mov	r1, fp
20004e44:	220a      	movs	r2, #10
20004e46:	2300      	movs	r3, #0
20004e48:	f003 fe20 	bl	20008a8c <__aeabi_uldivmod>
20004e4c:	2300      	movs	r3, #0
20004e4e:	4650      	mov	r0, sl
20004e50:	4659      	mov	r1, fp
20004e52:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20004e56:	220a      	movs	r2, #10
20004e58:	f804 cd01 	strb.w	ip, [r4, #-1]!
20004e5c:	f003 fe16 	bl	20008a8c <__aeabi_uldivmod>
20004e60:	2209      	movs	r2, #9
20004e62:	2300      	movs	r3, #0
20004e64:	4682      	mov	sl, r0
20004e66:	468b      	mov	fp, r1
20004e68:	4552      	cmp	r2, sl
20004e6a:	eb73 030b 	sbcs.w	r3, r3, fp
20004e6e:	d3e7      	bcc.n	20004e40 <_vfprintf_r+0xf24>
20004e70:	463b      	mov	r3, r7
20004e72:	4647      	mov	r7, r8
20004e74:	46a0      	mov	r8, r4
20004e76:	461c      	mov	r4, r3
20004e78:	f108 30ff 	add.w	r0, r8, #4294967295
20004e7c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20004e80:	9013      	str	r0, [sp, #76]	; 0x4c
20004e82:	f808 ac01 	strb.w	sl, [r8, #-1]
20004e86:	9918      	ldr	r1, [sp, #96]	; 0x60
20004e88:	1a09      	subs	r1, r1, r0
20004e8a:	9110      	str	r1, [sp, #64]	; 0x40
20004e8c:	f7ff ba0d 	b.w	200042aa <_vfprintf_r+0x38e>
20004e90:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004e94:	4648      	mov	r0, r9
20004e96:	4631      	mov	r1, r6
20004e98:	320c      	adds	r2, #12
20004e9a:	f7ff f831 	bl	20003f00 <__sprint_r>
20004e9e:	2800      	cmp	r0, #0
20004ea0:	f47f a95c 	bne.w	2000415c <_vfprintf_r+0x240>
20004ea4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ea8:	3404      	adds	r4, #4
20004eaa:	f7ff ba68 	b.w	2000437e <_vfprintf_r+0x462>
20004eae:	991a      	ldr	r1, [sp, #104]	; 0x68
20004eb0:	1e4f      	subs	r7, r1, #1
20004eb2:	2f00      	cmp	r7, #0
20004eb4:	f77f aef1 	ble.w	20004c9a <_vfprintf_r+0xd7e>
20004eb8:	2f10      	cmp	r7, #16
20004eba:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20004f80 <_vfprintf_r+0x1064>
20004ebe:	dd4e      	ble.n	20004f5e <_vfprintf_r+0x1042>
20004ec0:	4643      	mov	r3, r8
20004ec2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004ec6:	46a8      	mov	r8, r5
20004ec8:	f04f 0a10 	mov.w	sl, #16
20004ecc:	f10b 0b0c 	add.w	fp, fp, #12
20004ed0:	461d      	mov	r5, r3
20004ed2:	e002      	b.n	20004eda <_vfprintf_r+0xfbe>
20004ed4:	3f10      	subs	r7, #16
20004ed6:	2f10      	cmp	r7, #16
20004ed8:	dd3e      	ble.n	20004f58 <_vfprintf_r+0x103c>
20004eda:	f8c4 a004 	str.w	sl, [r4, #4]
20004ede:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ee2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ee6:	3301      	adds	r3, #1
20004ee8:	6025      	str	r5, [r4, #0]
20004eea:	3210      	adds	r2, #16
20004eec:	2b07      	cmp	r3, #7
20004eee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004ef2:	f104 0408 	add.w	r4, r4, #8
20004ef6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004efa:	ddeb      	ble.n	20004ed4 <_vfprintf_r+0xfb8>
20004efc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004f00:	4648      	mov	r0, r9
20004f02:	4631      	mov	r1, r6
20004f04:	465a      	mov	r2, fp
20004f06:	3404      	adds	r4, #4
20004f08:	f7fe fffa 	bl	20003f00 <__sprint_r>
20004f0c:	2800      	cmp	r0, #0
20004f0e:	d0e1      	beq.n	20004ed4 <_vfprintf_r+0xfb8>
20004f10:	f7ff b924 	b.w	2000415c <_vfprintf_r+0x240>
20004f14:	9816      	ldr	r0, [sp, #88]	; 0x58
20004f16:	2130      	movs	r1, #48	; 0x30
20004f18:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004f1c:	2201      	movs	r2, #1
20004f1e:	2302      	movs	r3, #2
20004f20:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004f24:	f04c 0c02 	orr.w	ip, ip, #2
20004f28:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20004f2c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004f30:	f7ff b986 	b.w	20004240 <_vfprintf_r+0x324>
20004f34:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f36:	1d01      	adds	r1, r0, #4
20004f38:	6803      	ldr	r3, [r0, #0]
20004f3a:	910b      	str	r1, [sp, #44]	; 0x2c
20004f3c:	469a      	mov	sl, r3
20004f3e:	f04f 0b00 	mov.w	fp, #0
20004f42:	f7ff b973 	b.w	2000422c <_vfprintf_r+0x310>
20004f46:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f48:	1d01      	adds	r1, r0, #4
20004f4a:	6803      	ldr	r3, [r0, #0]
20004f4c:	910b      	str	r1, [sp, #44]	; 0x2c
20004f4e:	469a      	mov	sl, r3
20004f50:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004f54:	f7ff bbad 	b.w	200046b2 <_vfprintf_r+0x796>
20004f58:	462b      	mov	r3, r5
20004f5a:	4645      	mov	r5, r8
20004f5c:	4698      	mov	r8, r3
20004f5e:	6067      	str	r7, [r4, #4]
20004f60:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004f64:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004f68:	3301      	adds	r3, #1
20004f6a:	f8c4 8000 	str.w	r8, [r4]
20004f6e:	19d2      	adds	r2, r2, r7
20004f70:	2b07      	cmp	r3, #7
20004f72:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004f76:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f7a:	f77f ae8d 	ble.w	20004c98 <_vfprintf_r+0xd7c>
20004f7e:	e6ad      	b.n	20004cdc <_vfprintf_r+0xdc0>
20004f80:	2000959c 	.word	0x2000959c
20004f84:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004f88:	4648      	mov	r0, r9
20004f8a:	4631      	mov	r1, r6
20004f8c:	320c      	adds	r2, #12
20004f8e:	f7fe ffb7 	bl	20003f00 <__sprint_r>
20004f92:	2800      	cmp	r0, #0
20004f94:	f47f a8e2 	bne.w	2000415c <_vfprintf_r+0x240>
20004f98:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004f9c:	3404      	adds	r4, #4
20004f9e:	e660      	b.n	20004c62 <_vfprintf_r+0xd46>
20004fa0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004fa4:	4648      	mov	r0, r9
20004fa6:	4631      	mov	r1, r6
20004fa8:	320c      	adds	r2, #12
20004faa:	f7fe ffa9 	bl	20003f00 <__sprint_r>
20004fae:	2800      	cmp	r0, #0
20004fb0:	f47f a8d4 	bne.w	2000415c <_vfprintf_r+0x240>
20004fb4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004fb8:	3404      	adds	r4, #4
20004fba:	e640      	b.n	20004c3e <_vfprintf_r+0xd22>
20004fbc:	2830      	cmp	r0, #48	; 0x30
20004fbe:	f000 82ec 	beq.w	2000559a <_vfprintf_r+0x167e>
20004fc2:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004fc4:	2330      	movs	r3, #48	; 0x30
20004fc6:	f800 3d01 	strb.w	r3, [r0, #-1]!
20004fca:	9918      	ldr	r1, [sp, #96]	; 0x60
20004fcc:	9013      	str	r0, [sp, #76]	; 0x4c
20004fce:	1a09      	subs	r1, r1, r0
20004fd0:	9110      	str	r1, [sp, #64]	; 0x40
20004fd2:	f7ff b96a 	b.w	200042aa <_vfprintf_r+0x38e>
20004fd6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004fda:	4648      	mov	r0, r9
20004fdc:	4631      	mov	r1, r6
20004fde:	320c      	adds	r2, #12
20004fe0:	f7fe ff8e 	bl	20003f00 <__sprint_r>
20004fe4:	2800      	cmp	r0, #0
20004fe6:	f47f a8b9 	bne.w	2000415c <_vfprintf_r+0x240>
20004fea:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004fee:	3404      	adds	r4, #4
20004ff0:	f7ff b9f8 	b.w	200043e4 <_vfprintf_r+0x4c8>
20004ff4:	f1da 0a00 	rsbs	sl, sl, #0
20004ff8:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20004ffc:	232d      	movs	r3, #45	; 0x2d
20004ffe:	ea5a 0c0b 	orrs.w	ip, sl, fp
20005002:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005006:	bf0c      	ite	eq
20005008:	2200      	moveq	r2, #0
2000500a:	2201      	movne	r2, #1
2000500c:	2301      	movs	r3, #1
2000500e:	f7ff b91b 	b.w	20004248 <_vfprintf_r+0x32c>
20005012:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005014:	462b      	mov	r3, r5
20005016:	782a      	ldrb	r2, [r5, #0]
20005018:	910b      	str	r1, [sp, #44]	; 0x2c
2000501a:	f7ff b82a 	b.w	20004072 <_vfprintf_r+0x156>
2000501e:	462a      	mov	r2, r5
20005020:	4645      	mov	r5, r8
20005022:	4690      	mov	r8, r2
20005024:	605f      	str	r7, [r3, #4]
20005026:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000502a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000502e:	3201      	adds	r2, #1
20005030:	f8c3 8000 	str.w	r8, [r3]
20005034:	19c9      	adds	r1, r1, r7
20005036:	2a07      	cmp	r2, #7
20005038:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000503c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005040:	f73f adce 	bgt.w	20004be0 <_vfprintf_r+0xcc4>
20005044:	3308      	adds	r3, #8
20005046:	f7ff ba30 	b.w	200044aa <_vfprintf_r+0x58e>
2000504a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000504c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20005050:	f000 81ed 	beq.w	2000542e <_vfprintf_r+0x1512>
20005054:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005056:	4613      	mov	r3, r2
20005058:	1d0a      	adds	r2, r1, #4
2000505a:	920b      	str	r2, [sp, #44]	; 0x2c
2000505c:	f8b1 a000 	ldrh.w	sl, [r1]
20005060:	f1ba 0200 	subs.w	r2, sl, #0
20005064:	bf18      	it	ne
20005066:	2201      	movne	r2, #1
20005068:	46d2      	mov	sl, sl
2000506a:	f04f 0b00 	mov.w	fp, #0
2000506e:	f7ff b8e7 	b.w	20004240 <_vfprintf_r+0x324>
20005072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005074:	f013 0f40 	tst.w	r3, #64	; 0x40
20005078:	f000 81cc 	beq.w	20005414 <_vfprintf_r+0x14f8>
2000507c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000507e:	2301      	movs	r3, #1
20005080:	1d01      	adds	r1, r0, #4
20005082:	910b      	str	r1, [sp, #44]	; 0x2c
20005084:	f8b0 a000 	ldrh.w	sl, [r0]
20005088:	f1ba 0200 	subs.w	r2, sl, #0
2000508c:	bf18      	it	ne
2000508e:	2201      	movne	r2, #1
20005090:	46d2      	mov	sl, sl
20005092:	f04f 0b00 	mov.w	fp, #0
20005096:	f7ff b8d3 	b.w	20004240 <_vfprintf_r+0x324>
2000509a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000509c:	f013 0f10 	tst.w	r3, #16
200050a0:	f000 81a4 	beq.w	200053ec <_vfprintf_r+0x14d0>
200050a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200050a6:	9911      	ldr	r1, [sp, #68]	; 0x44
200050a8:	f100 0a04 	add.w	sl, r0, #4
200050ac:	6803      	ldr	r3, [r0, #0]
200050ae:	6019      	str	r1, [r3, #0]
200050b0:	f7fe bf9c 	b.w	20003fec <_vfprintf_r+0xd0>
200050b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200050b6:	1dc3      	adds	r3, r0, #7
200050b8:	f023 0307 	bic.w	r3, r3, #7
200050bc:	f103 0108 	add.w	r1, r3, #8
200050c0:	910b      	str	r1, [sp, #44]	; 0x2c
200050c2:	f8d3 8004 	ldr.w	r8, [r3, #4]
200050c6:	f8d3 a000 	ldr.w	sl, [r3]
200050ca:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200050ce:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200050d2:	f7ff bb11 	b.w	200046f8 <_vfprintf_r+0x7dc>
200050d6:	462a      	mov	r2, r5
200050d8:	4645      	mov	r5, r8
200050da:	4690      	mov	r8, r2
200050dc:	605c      	str	r4, [r3, #4]
200050de:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200050e2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200050e6:	3201      	adds	r2, #1
200050e8:	f8c3 8000 	str.w	r8, [r3]
200050ec:	1909      	adds	r1, r1, r4
200050ee:	2a07      	cmp	r2, #7
200050f0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200050f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200050f8:	f300 82ea 	bgt.w	200056d0 <_vfprintf_r+0x17b4>
200050fc:	3308      	adds	r3, #8
200050fe:	990a      	ldr	r1, [sp, #40]	; 0x28
20005100:	f011 0f01 	tst.w	r1, #1
20005104:	f43f a9d1 	beq.w	200044aa <_vfprintf_r+0x58e>
20005108:	2201      	movs	r2, #1
2000510a:	605a      	str	r2, [r3, #4]
2000510c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005110:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005114:	3201      	adds	r2, #1
20005116:	981d      	ldr	r0, [sp, #116]	; 0x74
20005118:	3101      	adds	r1, #1
2000511a:	2a07      	cmp	r2, #7
2000511c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005120:	6018      	str	r0, [r3, #0]
20005122:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005126:	f73f ad5b 	bgt.w	20004be0 <_vfprintf_r+0xcc4>
2000512a:	3308      	adds	r3, #8
2000512c:	f7ff b9bd 	b.w	200044aa <_vfprintf_r+0x58e>
20005130:	232d      	movs	r3, #45	; 0x2d
20005132:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005136:	f7ff baf2 	b.w	2000471e <_vfprintf_r+0x802>
2000513a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000513e:	4648      	mov	r0, r9
20005140:	4631      	mov	r1, r6
20005142:	320c      	adds	r2, #12
20005144:	f7fe fedc 	bl	20003f00 <__sprint_r>
20005148:	2800      	cmp	r0, #0
2000514a:	f47f a807 	bne.w	2000415c <_vfprintf_r+0x240>
2000514e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005152:	3304      	adds	r3, #4
20005154:	e456      	b.n	20004a04 <_vfprintf_r+0xae8>
20005156:	2301      	movs	r3, #1
20005158:	6063      	str	r3, [r4, #4]
2000515a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000515e:	f249 53ec 	movw	r3, #38380	; 0x95ec
20005162:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005166:	6023      	str	r3, [r4, #0]
20005168:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000516c:	3201      	adds	r2, #1
2000516e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005172:	3301      	adds	r3, #1
20005174:	2a07      	cmp	r2, #7
20005176:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000517a:	bfd8      	it	le
2000517c:	f104 0308 	addle.w	r3, r4, #8
20005180:	f300 8187 	bgt.w	20005492 <_vfprintf_r+0x1576>
20005184:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005188:	b93a      	cbnz	r2, 2000519a <_vfprintf_r+0x127e>
2000518a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
2000518c:	b92a      	cbnz	r2, 2000519a <_vfprintf_r+0x127e>
2000518e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005192:	f01c 0f01 	tst.w	ip, #1
20005196:	f43f a988 	beq.w	200044aa <_vfprintf_r+0x58e>
2000519a:	2201      	movs	r2, #1
2000519c:	605a      	str	r2, [r3, #4]
2000519e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200051a2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200051a6:	3201      	adds	r2, #1
200051a8:	981d      	ldr	r0, [sp, #116]	; 0x74
200051aa:	3101      	adds	r1, #1
200051ac:	2a07      	cmp	r2, #7
200051ae:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200051b2:	6018      	str	r0, [r3, #0]
200051b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200051b8:	f300 8179 	bgt.w	200054ae <_vfprintf_r+0x1592>
200051bc:	3308      	adds	r3, #8
200051be:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200051c2:	427f      	negs	r7, r7
200051c4:	2f00      	cmp	r7, #0
200051c6:	f340 81b3 	ble.w	20005530 <_vfprintf_r+0x1614>
200051ca:	2f10      	cmp	r7, #16
200051cc:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20005820 <_vfprintf_r+0x1904>
200051d0:	f340 81d2 	ble.w	20005578 <_vfprintf_r+0x165c>
200051d4:	4642      	mov	r2, r8
200051d6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200051da:	46a8      	mov	r8, r5
200051dc:	2410      	movs	r4, #16
200051de:	f10a 0a0c 	add.w	sl, sl, #12
200051e2:	4615      	mov	r5, r2
200051e4:	e003      	b.n	200051ee <_vfprintf_r+0x12d2>
200051e6:	3f10      	subs	r7, #16
200051e8:	2f10      	cmp	r7, #16
200051ea:	f340 81c2 	ble.w	20005572 <_vfprintf_r+0x1656>
200051ee:	605c      	str	r4, [r3, #4]
200051f0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200051f4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200051f8:	3201      	adds	r2, #1
200051fa:	601d      	str	r5, [r3, #0]
200051fc:	3110      	adds	r1, #16
200051fe:	2a07      	cmp	r2, #7
20005200:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005204:	f103 0308 	add.w	r3, r3, #8
20005208:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000520c:	ddeb      	ble.n	200051e6 <_vfprintf_r+0x12ca>
2000520e:	4648      	mov	r0, r9
20005210:	4631      	mov	r1, r6
20005212:	4652      	mov	r2, sl
20005214:	f7fe fe74 	bl	20003f00 <__sprint_r>
20005218:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000521c:	3304      	adds	r3, #4
2000521e:	2800      	cmp	r0, #0
20005220:	d0e1      	beq.n	200051e6 <_vfprintf_r+0x12ca>
20005222:	f7fe bf9b 	b.w	2000415c <_vfprintf_r+0x240>
20005226:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005228:	1c6b      	adds	r3, r5, #1
2000522a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000522c:	f042 0220 	orr.w	r2, r2, #32
20005230:	920a      	str	r2, [sp, #40]	; 0x28
20005232:	786a      	ldrb	r2, [r5, #1]
20005234:	910b      	str	r1, [sp, #44]	; 0x2c
20005236:	f7fe bf1c 	b.w	20004072 <_vfprintf_r+0x156>
2000523a:	4650      	mov	r0, sl
2000523c:	4641      	mov	r1, r8
2000523e:	f002 fff3 	bl	20008228 <__isnand>
20005242:	2800      	cmp	r0, #0
20005244:	f040 80ff 	bne.w	20005446 <_vfprintf_r+0x152a>
20005248:	f1b7 3fff 	cmp.w	r7, #4294967295
2000524c:	f000 8251 	beq.w	200056f2 <_vfprintf_r+0x17d6>
20005250:	9816      	ldr	r0, [sp, #88]	; 0x58
20005252:	2867      	cmp	r0, #103	; 0x67
20005254:	bf14      	ite	ne
20005256:	2300      	movne	r3, #0
20005258:	2301      	moveq	r3, #1
2000525a:	2847      	cmp	r0, #71	; 0x47
2000525c:	bf08      	it	eq
2000525e:	f043 0301 	orreq.w	r3, r3, #1
20005262:	b113      	cbz	r3, 2000526a <_vfprintf_r+0x134e>
20005264:	2f00      	cmp	r7, #0
20005266:	bf08      	it	eq
20005268:	2701      	moveq	r7, #1
2000526a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
2000526e:	4643      	mov	r3, r8
20005270:	4652      	mov	r2, sl
20005272:	990a      	ldr	r1, [sp, #40]	; 0x28
20005274:	e9c0 2300 	strd	r2, r3, [r0]
20005278:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
2000527c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005280:	910a      	str	r1, [sp, #40]	; 0x28
20005282:	2b00      	cmp	r3, #0
20005284:	f2c0 8264 	blt.w	20005750 <_vfprintf_r+0x1834>
20005288:	2100      	movs	r1, #0
2000528a:	9117      	str	r1, [sp, #92]	; 0x5c
2000528c:	9816      	ldr	r0, [sp, #88]	; 0x58
2000528e:	2866      	cmp	r0, #102	; 0x66
20005290:	bf14      	ite	ne
20005292:	2300      	movne	r3, #0
20005294:	2301      	moveq	r3, #1
20005296:	2846      	cmp	r0, #70	; 0x46
20005298:	bf08      	it	eq
2000529a:	f043 0301 	orreq.w	r3, r3, #1
2000529e:	9310      	str	r3, [sp, #64]	; 0x40
200052a0:	2b00      	cmp	r3, #0
200052a2:	f000 81d1 	beq.w	20005648 <_vfprintf_r+0x172c>
200052a6:	46bc      	mov	ip, r7
200052a8:	2303      	movs	r3, #3
200052aa:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200052ae:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200052b2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200052b6:	4648      	mov	r0, r9
200052b8:	9300      	str	r3, [sp, #0]
200052ba:	9102      	str	r1, [sp, #8]
200052bc:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
200052c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200052c4:	310c      	adds	r1, #12
200052c6:	f8cd c004 	str.w	ip, [sp, #4]
200052ca:	9103      	str	r1, [sp, #12]
200052cc:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
200052d0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200052d4:	9104      	str	r1, [sp, #16]
200052d6:	f000 fbc7 	bl	20005a68 <_dtoa_r>
200052da:	9a16      	ldr	r2, [sp, #88]	; 0x58
200052dc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200052e0:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200052e4:	bf18      	it	ne
200052e6:	2301      	movne	r3, #1
200052e8:	2a47      	cmp	r2, #71	; 0x47
200052ea:	bf0c      	ite	eq
200052ec:	2300      	moveq	r3, #0
200052ee:	f003 0301 	andne.w	r3, r3, #1
200052f2:	9013      	str	r0, [sp, #76]	; 0x4c
200052f4:	b933      	cbnz	r3, 20005304 <_vfprintf_r+0x13e8>
200052f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200052f8:	f013 0f01 	tst.w	r3, #1
200052fc:	bf08      	it	eq
200052fe:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20005302:	d016      	beq.n	20005332 <_vfprintf_r+0x1416>
20005304:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005306:	9910      	ldr	r1, [sp, #64]	; 0x40
20005308:	eb00 0b0c 	add.w	fp, r0, ip
2000530c:	b131      	cbz	r1, 2000531c <_vfprintf_r+0x1400>
2000530e:	7803      	ldrb	r3, [r0, #0]
20005310:	2b30      	cmp	r3, #48	; 0x30
20005312:	f000 80da 	beq.w	200054ca <_vfprintf_r+0x15ae>
20005316:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000531a:	449b      	add	fp, r3
2000531c:	4650      	mov	r0, sl
2000531e:	2200      	movs	r2, #0
20005320:	2300      	movs	r3, #0
20005322:	4641      	mov	r1, r8
20005324:	f003 fb58 	bl	200089d8 <__aeabi_dcmpeq>
20005328:	2800      	cmp	r0, #0
2000532a:	f000 81c2 	beq.w	200056b2 <_vfprintf_r+0x1796>
2000532e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20005332:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005334:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005336:	2a67      	cmp	r2, #103	; 0x67
20005338:	bf14      	ite	ne
2000533a:	2300      	movne	r3, #0
2000533c:	2301      	moveq	r3, #1
2000533e:	2a47      	cmp	r2, #71	; 0x47
20005340:	bf08      	it	eq
20005342:	f043 0301 	orreq.w	r3, r3, #1
20005346:	ebc0 000b 	rsb	r0, r0, fp
2000534a:	901a      	str	r0, [sp, #104]	; 0x68
2000534c:	2b00      	cmp	r3, #0
2000534e:	f000 818a 	beq.w	20005666 <_vfprintf_r+0x174a>
20005352:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005356:	f111 0f03 	cmn.w	r1, #3
2000535a:	9110      	str	r1, [sp, #64]	; 0x40
2000535c:	db02      	blt.n	20005364 <_vfprintf_r+0x1448>
2000535e:	428f      	cmp	r7, r1
20005360:	f280 818c 	bge.w	2000567c <_vfprintf_r+0x1760>
20005364:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005366:	3a02      	subs	r2, #2
20005368:	9216      	str	r2, [sp, #88]	; 0x58
2000536a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000536c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000536e:	1e4b      	subs	r3, r1, #1
20005370:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005374:	2b00      	cmp	r3, #0
20005376:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
2000537a:	f2c0 8234 	blt.w	200057e6 <_vfprintf_r+0x18ca>
2000537e:	222b      	movs	r2, #43	; 0x2b
20005380:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005384:	2b09      	cmp	r3, #9
20005386:	f300 81b6 	bgt.w	200056f6 <_vfprintf_r+0x17da>
2000538a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000538e:	3330      	adds	r3, #48	; 0x30
20005390:	3204      	adds	r2, #4
20005392:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005396:	2330      	movs	r3, #48	; 0x30
20005398:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
2000539c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200053a0:	981a      	ldr	r0, [sp, #104]	; 0x68
200053a2:	991a      	ldr	r1, [sp, #104]	; 0x68
200053a4:	1ad3      	subs	r3, r2, r3
200053a6:	1818      	adds	r0, r3, r0
200053a8:	931c      	str	r3, [sp, #112]	; 0x70
200053aa:	2901      	cmp	r1, #1
200053ac:	9010      	str	r0, [sp, #64]	; 0x40
200053ae:	f340 8210 	ble.w	200057d2 <_vfprintf_r+0x18b6>
200053b2:	9810      	ldr	r0, [sp, #64]	; 0x40
200053b4:	3001      	adds	r0, #1
200053b6:	9010      	str	r0, [sp, #64]	; 0x40
200053b8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200053bc:	910c      	str	r1, [sp, #48]	; 0x30
200053be:	9817      	ldr	r0, [sp, #92]	; 0x5c
200053c0:	2800      	cmp	r0, #0
200053c2:	f000 816e 	beq.w	200056a2 <_vfprintf_r+0x1786>
200053c6:	232d      	movs	r3, #45	; 0x2d
200053c8:	2100      	movs	r1, #0
200053ca:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200053ce:	9117      	str	r1, [sp, #92]	; 0x5c
200053d0:	f7fe bf74 	b.w	200042bc <_vfprintf_r+0x3a0>
200053d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
200053d6:	f04f 0c00 	mov.w	ip, #0
200053da:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200053de:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
200053e2:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200053e6:	920c      	str	r2, [sp, #48]	; 0x30
200053e8:	f7fe bf67 	b.w	200042ba <_vfprintf_r+0x39e>
200053ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200053ee:	f012 0f40 	tst.w	r2, #64	; 0x40
200053f2:	bf17      	itett	ne
200053f4:	980b      	ldrne	r0, [sp, #44]	; 0x2c
200053f6:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
200053f8:	9911      	ldrne	r1, [sp, #68]	; 0x44
200053fa:	f100 0a04 	addne.w	sl, r0, #4
200053fe:	bf11      	iteee	ne
20005400:	6803      	ldrne	r3, [r0, #0]
20005402:	f102 0a04 	addeq.w	sl, r2, #4
20005406:	6813      	ldreq	r3, [r2, #0]
20005408:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000540a:	bf14      	ite	ne
2000540c:	8019      	strhne	r1, [r3, #0]
2000540e:	6018      	streq	r0, [r3, #0]
20005410:	f7fe bdec 	b.w	20003fec <_vfprintf_r+0xd0>
20005414:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005416:	1d13      	adds	r3, r2, #4
20005418:	930b      	str	r3, [sp, #44]	; 0x2c
2000541a:	6811      	ldr	r1, [r2, #0]
2000541c:	2301      	movs	r3, #1
2000541e:	1e0a      	subs	r2, r1, #0
20005420:	bf18      	it	ne
20005422:	2201      	movne	r2, #1
20005424:	468a      	mov	sl, r1
20005426:	f04f 0b00 	mov.w	fp, #0
2000542a:	f7fe bf09 	b.w	20004240 <_vfprintf_r+0x324>
2000542e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005430:	1d02      	adds	r2, r0, #4
20005432:	920b      	str	r2, [sp, #44]	; 0x2c
20005434:	6801      	ldr	r1, [r0, #0]
20005436:	1e0a      	subs	r2, r1, #0
20005438:	bf18      	it	ne
2000543a:	2201      	movne	r2, #1
2000543c:	468a      	mov	sl, r1
2000543e:	f04f 0b00 	mov.w	fp, #0
20005442:	f7fe befd 	b.w	20004240 <_vfprintf_r+0x324>
20005446:	f249 52cc 	movw	r2, #38348	; 0x95cc
2000544a:	f249 53c8 	movw	r3, #38344	; 0x95c8
2000544e:	9916      	ldr	r1, [sp, #88]	; 0x58
20005450:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005454:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005458:	2003      	movs	r0, #3
2000545a:	2947      	cmp	r1, #71	; 0x47
2000545c:	bfd8      	it	le
2000545e:	461a      	movle	r2, r3
20005460:	9213      	str	r2, [sp, #76]	; 0x4c
20005462:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005464:	900c      	str	r0, [sp, #48]	; 0x30
20005466:	f022 0280 	bic.w	r2, r2, #128	; 0x80
2000546a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
2000546e:	920a      	str	r2, [sp, #40]	; 0x28
20005470:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005474:	9010      	str	r0, [sp, #64]	; 0x40
20005476:	f7fe bf20 	b.w	200042ba <_vfprintf_r+0x39e>
2000547a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000547e:	4648      	mov	r0, r9
20005480:	4631      	mov	r1, r6
20005482:	320c      	adds	r2, #12
20005484:	f7fe fd3c 	bl	20003f00 <__sprint_r>
20005488:	2800      	cmp	r0, #0
2000548a:	f47e ae67 	bne.w	2000415c <_vfprintf_r+0x240>
2000548e:	f7fe be62 	b.w	20004156 <_vfprintf_r+0x23a>
20005492:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005496:	4648      	mov	r0, r9
20005498:	4631      	mov	r1, r6
2000549a:	320c      	adds	r2, #12
2000549c:	f7fe fd30 	bl	20003f00 <__sprint_r>
200054a0:	2800      	cmp	r0, #0
200054a2:	f47e ae5b 	bne.w	2000415c <_vfprintf_r+0x240>
200054a6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200054aa:	3304      	adds	r3, #4
200054ac:	e66a      	b.n	20005184 <_vfprintf_r+0x1268>
200054ae:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200054b2:	4648      	mov	r0, r9
200054b4:	4631      	mov	r1, r6
200054b6:	320c      	adds	r2, #12
200054b8:	f7fe fd22 	bl	20003f00 <__sprint_r>
200054bc:	2800      	cmp	r0, #0
200054be:	f47e ae4d 	bne.w	2000415c <_vfprintf_r+0x240>
200054c2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200054c6:	3304      	adds	r3, #4
200054c8:	e679      	b.n	200051be <_vfprintf_r+0x12a2>
200054ca:	4650      	mov	r0, sl
200054cc:	2200      	movs	r2, #0
200054ce:	2300      	movs	r3, #0
200054d0:	4641      	mov	r1, r8
200054d2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200054d6:	f003 fa7f 	bl	200089d8 <__aeabi_dcmpeq>
200054da:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200054de:	2800      	cmp	r0, #0
200054e0:	f47f af19 	bne.w	20005316 <_vfprintf_r+0x13fa>
200054e4:	f1cc 0301 	rsb	r3, ip, #1
200054e8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200054ec:	e715      	b.n	2000531a <_vfprintf_r+0x13fe>
200054ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200054f0:	4252      	negs	r2, r2
200054f2:	920f      	str	r2, [sp, #60]	; 0x3c
200054f4:	f7ff b887 	b.w	20004606 <_vfprintf_r+0x6ea>
200054f8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200054fc:	4648      	mov	r0, r9
200054fe:	4631      	mov	r1, r6
20005500:	320c      	adds	r2, #12
20005502:	f7fe fcfd 	bl	20003f00 <__sprint_r>
20005506:	2800      	cmp	r0, #0
20005508:	f47e ae28 	bne.w	2000415c <_vfprintf_r+0x240>
2000550c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005510:	3304      	adds	r3, #4
20005512:	f7ff ba93 	b.w	20004a3c <_vfprintf_r+0xb20>
20005516:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000551a:	4648      	mov	r0, r9
2000551c:	4631      	mov	r1, r6
2000551e:	320c      	adds	r2, #12
20005520:	f7fe fcee 	bl	20003f00 <__sprint_r>
20005524:	2800      	cmp	r0, #0
20005526:	f47e ae19 	bne.w	2000415c <_vfprintf_r+0x240>
2000552a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000552e:	3304      	adds	r3, #4
20005530:	991a      	ldr	r1, [sp, #104]	; 0x68
20005532:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005534:	6059      	str	r1, [r3, #4]
20005536:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000553a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000553e:	6018      	str	r0, [r3, #0]
20005540:	3201      	adds	r2, #1
20005542:	981a      	ldr	r0, [sp, #104]	; 0x68
20005544:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005548:	1809      	adds	r1, r1, r0
2000554a:	2a07      	cmp	r2, #7
2000554c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005550:	f73f ab46 	bgt.w	20004be0 <_vfprintf_r+0xcc4>
20005554:	3308      	adds	r3, #8
20005556:	f7fe bfa8 	b.w	200044aa <_vfprintf_r+0x58e>
2000555a:	2100      	movs	r1, #0
2000555c:	9117      	str	r1, [sp, #92]	; 0x5c
2000555e:	f7fe fc9f 	bl	20003ea0 <strlen>
20005562:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005566:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000556a:	9010      	str	r0, [sp, #64]	; 0x40
2000556c:	920c      	str	r2, [sp, #48]	; 0x30
2000556e:	f7fe bea4 	b.w	200042ba <_vfprintf_r+0x39e>
20005572:	462a      	mov	r2, r5
20005574:	4645      	mov	r5, r8
20005576:	4690      	mov	r8, r2
20005578:	605f      	str	r7, [r3, #4]
2000557a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000557e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005582:	3201      	adds	r2, #1
20005584:	f8c3 8000 	str.w	r8, [r3]
20005588:	19c9      	adds	r1, r1, r7
2000558a:	2a07      	cmp	r2, #7
2000558c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005590:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005594:	dcbf      	bgt.n	20005516 <_vfprintf_r+0x15fa>
20005596:	3308      	adds	r3, #8
20005598:	e7ca      	b.n	20005530 <_vfprintf_r+0x1614>
2000559a:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000559c:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000559e:	1a51      	subs	r1, r2, r1
200055a0:	9110      	str	r1, [sp, #64]	; 0x40
200055a2:	f7fe be82 	b.w	200042aa <_vfprintf_r+0x38e>
200055a6:	4648      	mov	r0, r9
200055a8:	4631      	mov	r1, r6
200055aa:	f000 f949 	bl	20005840 <__swsetup_r>
200055ae:	2800      	cmp	r0, #0
200055b0:	f47e add8 	bne.w	20004164 <_vfprintf_r+0x248>
200055b4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200055b8:	fa1f f38c 	uxth.w	r3, ip
200055bc:	f7fe bcf6 	b.w	20003fac <_vfprintf_r+0x90>
200055c0:	2f06      	cmp	r7, #6
200055c2:	bf28      	it	cs
200055c4:	2706      	movcs	r7, #6
200055c6:	f249 51e4 	movw	r1, #38372	; 0x95e4
200055ca:	f2c2 0100 	movt	r1, #8192	; 0x2000
200055ce:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200055d2:	9710      	str	r7, [sp, #64]	; 0x40
200055d4:	9113      	str	r1, [sp, #76]	; 0x4c
200055d6:	920c      	str	r2, [sp, #48]	; 0x30
200055d8:	f7fe bfe8 	b.w	200045ac <_vfprintf_r+0x690>
200055dc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055e0:	4648      	mov	r0, r9
200055e2:	4631      	mov	r1, r6
200055e4:	320c      	adds	r2, #12
200055e6:	f7fe fc8b 	bl	20003f00 <__sprint_r>
200055ea:	2800      	cmp	r0, #0
200055ec:	f47e adb6 	bne.w	2000415c <_vfprintf_r+0x240>
200055f0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200055f4:	3304      	adds	r3, #4
200055f6:	f7ff bbc8 	b.w	20004d8a <_vfprintf_r+0xe6e>
200055fa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055fe:	4648      	mov	r0, r9
20005600:	4631      	mov	r1, r6
20005602:	320c      	adds	r2, #12
20005604:	f7fe fc7c 	bl	20003f00 <__sprint_r>
20005608:	2800      	cmp	r0, #0
2000560a:	f47e ada7 	bne.w	2000415c <_vfprintf_r+0x240>
2000560e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005612:	3304      	adds	r3, #4
20005614:	f7ff bace 	b.w	20004bb4 <_vfprintf_r+0xc98>
20005618:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000561c:	4648      	mov	r0, r9
2000561e:	4631      	mov	r1, r6
20005620:	320c      	adds	r2, #12
20005622:	f7fe fc6d 	bl	20003f00 <__sprint_r>
20005626:	2800      	cmp	r0, #0
20005628:	f47e ad98 	bne.w	2000415c <_vfprintf_r+0x240>
2000562c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005630:	3404      	adds	r4, #4
20005632:	f7ff baa9 	b.w	20004b88 <_vfprintf_r+0xc6c>
20005636:	9710      	str	r7, [sp, #64]	; 0x40
20005638:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
2000563c:	9017      	str	r0, [sp, #92]	; 0x5c
2000563e:	970c      	str	r7, [sp, #48]	; 0x30
20005640:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005644:	f7fe be39 	b.w	200042ba <_vfprintf_r+0x39e>
20005648:	9916      	ldr	r1, [sp, #88]	; 0x58
2000564a:	2965      	cmp	r1, #101	; 0x65
2000564c:	bf14      	ite	ne
2000564e:	2300      	movne	r3, #0
20005650:	2301      	moveq	r3, #1
20005652:	2945      	cmp	r1, #69	; 0x45
20005654:	bf08      	it	eq
20005656:	f043 0301 	orreq.w	r3, r3, #1
2000565a:	2b00      	cmp	r3, #0
2000565c:	d046      	beq.n	200056ec <_vfprintf_r+0x17d0>
2000565e:	f107 0c01 	add.w	ip, r7, #1
20005662:	2302      	movs	r3, #2
20005664:	e621      	b.n	200052aa <_vfprintf_r+0x138e>
20005666:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005668:	2b65      	cmp	r3, #101	; 0x65
2000566a:	dd76      	ble.n	2000575a <_vfprintf_r+0x183e>
2000566c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000566e:	2a66      	cmp	r2, #102	; 0x66
20005670:	bf1c      	itt	ne
20005672:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20005676:	9310      	strne	r3, [sp, #64]	; 0x40
20005678:	f000 8083 	beq.w	20005782 <_vfprintf_r+0x1866>
2000567c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000567e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005680:	4283      	cmp	r3, r0
20005682:	dc6e      	bgt.n	20005762 <_vfprintf_r+0x1846>
20005684:	990a      	ldr	r1, [sp, #40]	; 0x28
20005686:	f011 0f01 	tst.w	r1, #1
2000568a:	f040 808e 	bne.w	200057aa <_vfprintf_r+0x188e>
2000568e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005692:	2367      	movs	r3, #103	; 0x67
20005694:	920c      	str	r2, [sp, #48]	; 0x30
20005696:	9316      	str	r3, [sp, #88]	; 0x58
20005698:	e691      	b.n	200053be <_vfprintf_r+0x14a2>
2000569a:	2700      	movs	r7, #0
2000569c:	461d      	mov	r5, r3
2000569e:	f7fe bce9 	b.w	20004074 <_vfprintf_r+0x158>
200056a2:	9910      	ldr	r1, [sp, #64]	; 0x40
200056a4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200056a8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
200056ac:	910c      	str	r1, [sp, #48]	; 0x30
200056ae:	f7fe be04 	b.w	200042ba <_vfprintf_r+0x39e>
200056b2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
200056b6:	459b      	cmp	fp, r3
200056b8:	bf98      	it	ls
200056ba:	469b      	movls	fp, r3
200056bc:	f67f ae39 	bls.w	20005332 <_vfprintf_r+0x1416>
200056c0:	2230      	movs	r2, #48	; 0x30
200056c2:	f803 2b01 	strb.w	r2, [r3], #1
200056c6:	459b      	cmp	fp, r3
200056c8:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
200056cc:	d8f9      	bhi.n	200056c2 <_vfprintf_r+0x17a6>
200056ce:	e630      	b.n	20005332 <_vfprintf_r+0x1416>
200056d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200056d4:	4648      	mov	r0, r9
200056d6:	4631      	mov	r1, r6
200056d8:	320c      	adds	r2, #12
200056da:	f7fe fc11 	bl	20003f00 <__sprint_r>
200056de:	2800      	cmp	r0, #0
200056e0:	f47e ad3c 	bne.w	2000415c <_vfprintf_r+0x240>
200056e4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200056e8:	3304      	adds	r3, #4
200056ea:	e508      	b.n	200050fe <_vfprintf_r+0x11e2>
200056ec:	46bc      	mov	ip, r7
200056ee:	3302      	adds	r3, #2
200056f0:	e5db      	b.n	200052aa <_vfprintf_r+0x138e>
200056f2:	3707      	adds	r7, #7
200056f4:	e5b9      	b.n	2000526a <_vfprintf_r+0x134e>
200056f6:	f246 6c67 	movw	ip, #26215	; 0x6667
200056fa:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
200056fe:	3103      	adds	r1, #3
20005700:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20005704:	fb8c 2003 	smull	r2, r0, ip, r3
20005708:	17da      	asrs	r2, r3, #31
2000570a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000570e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20005712:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20005716:	4613      	mov	r3, r2
20005718:	3030      	adds	r0, #48	; 0x30
2000571a:	2a09      	cmp	r2, #9
2000571c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005720:	dcf0      	bgt.n	20005704 <_vfprintf_r+0x17e8>
20005722:	3330      	adds	r3, #48	; 0x30
20005724:	1e48      	subs	r0, r1, #1
20005726:	b2da      	uxtb	r2, r3
20005728:	f801 2c01 	strb.w	r2, [r1, #-1]
2000572c:	9b07      	ldr	r3, [sp, #28]
2000572e:	4283      	cmp	r3, r0
20005730:	d96a      	bls.n	20005808 <_vfprintf_r+0x18ec>
20005732:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005736:	3303      	adds	r3, #3
20005738:	e001      	b.n	2000573e <_vfprintf_r+0x1822>
2000573a:	f811 2b01 	ldrb.w	r2, [r1], #1
2000573e:	f803 2c01 	strb.w	r2, [r3, #-1]
20005742:	461a      	mov	r2, r3
20005744:	f8dd c01c 	ldr.w	ip, [sp, #28]
20005748:	3301      	adds	r3, #1
2000574a:	458c      	cmp	ip, r1
2000574c:	d8f5      	bhi.n	2000573a <_vfprintf_r+0x181e>
2000574e:	e625      	b.n	2000539c <_vfprintf_r+0x1480>
20005750:	222d      	movs	r2, #45	; 0x2d
20005752:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20005756:	9217      	str	r2, [sp, #92]	; 0x5c
20005758:	e598      	b.n	2000528c <_vfprintf_r+0x1370>
2000575a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000575e:	9010      	str	r0, [sp, #64]	; 0x40
20005760:	e603      	b.n	2000536a <_vfprintf_r+0x144e>
20005762:	9b10      	ldr	r3, [sp, #64]	; 0x40
20005764:	991a      	ldr	r1, [sp, #104]	; 0x68
20005766:	2b00      	cmp	r3, #0
20005768:	bfda      	itte	le
2000576a:	9810      	ldrle	r0, [sp, #64]	; 0x40
2000576c:	f1c0 0302 	rsble	r3, r0, #2
20005770:	2301      	movgt	r3, #1
20005772:	185b      	adds	r3, r3, r1
20005774:	2267      	movs	r2, #103	; 0x67
20005776:	9310      	str	r3, [sp, #64]	; 0x40
20005778:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
2000577c:	9216      	str	r2, [sp, #88]	; 0x58
2000577e:	930c      	str	r3, [sp, #48]	; 0x30
20005780:	e61d      	b.n	200053be <_vfprintf_r+0x14a2>
20005782:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005786:	2800      	cmp	r0, #0
20005788:	9010      	str	r0, [sp, #64]	; 0x40
2000578a:	dd31      	ble.n	200057f0 <_vfprintf_r+0x18d4>
2000578c:	b91f      	cbnz	r7, 20005796 <_vfprintf_r+0x187a>
2000578e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005790:	f011 0f01 	tst.w	r1, #1
20005794:	d00e      	beq.n	200057b4 <_vfprintf_r+0x1898>
20005796:	9810      	ldr	r0, [sp, #64]	; 0x40
20005798:	2166      	movs	r1, #102	; 0x66
2000579a:	9116      	str	r1, [sp, #88]	; 0x58
2000579c:	1c43      	adds	r3, r0, #1
2000579e:	19db      	adds	r3, r3, r7
200057a0:	9310      	str	r3, [sp, #64]	; 0x40
200057a2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200057a6:	920c      	str	r2, [sp, #48]	; 0x30
200057a8:	e609      	b.n	200053be <_vfprintf_r+0x14a2>
200057aa:	9810      	ldr	r0, [sp, #64]	; 0x40
200057ac:	2167      	movs	r1, #103	; 0x67
200057ae:	9116      	str	r1, [sp, #88]	; 0x58
200057b0:	3001      	adds	r0, #1
200057b2:	9010      	str	r0, [sp, #64]	; 0x40
200057b4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200057b8:	920c      	str	r2, [sp, #48]	; 0x30
200057ba:	e600      	b.n	200053be <_vfprintf_r+0x14a2>
200057bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200057be:	781a      	ldrb	r2, [r3, #0]
200057c0:	680f      	ldr	r7, [r1, #0]
200057c2:	3104      	adds	r1, #4
200057c4:	910b      	str	r1, [sp, #44]	; 0x2c
200057c6:	2f00      	cmp	r7, #0
200057c8:	bfb8      	it	lt
200057ca:	f04f 37ff 	movlt.w	r7, #4294967295
200057ce:	f7fe bc50 	b.w	20004072 <_vfprintf_r+0x156>
200057d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200057d4:	f012 0f01 	tst.w	r2, #1
200057d8:	bf04      	itt	eq
200057da:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200057de:	930c      	streq	r3, [sp, #48]	; 0x30
200057e0:	f43f aded 	beq.w	200053be <_vfprintf_r+0x14a2>
200057e4:	e5e5      	b.n	200053b2 <_vfprintf_r+0x1496>
200057e6:	222d      	movs	r2, #45	; 0x2d
200057e8:	425b      	negs	r3, r3
200057ea:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200057ee:	e5c9      	b.n	20005384 <_vfprintf_r+0x1468>
200057f0:	b977      	cbnz	r7, 20005810 <_vfprintf_r+0x18f4>
200057f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200057f4:	f013 0f01 	tst.w	r3, #1
200057f8:	d10a      	bne.n	20005810 <_vfprintf_r+0x18f4>
200057fa:	f04f 0c01 	mov.w	ip, #1
200057fe:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005802:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005806:	e5da      	b.n	200053be <_vfprintf_r+0x14a2>
20005808:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000580c:	3202      	adds	r2, #2
2000580e:	e5c5      	b.n	2000539c <_vfprintf_r+0x1480>
20005810:	3702      	adds	r7, #2
20005812:	2166      	movs	r1, #102	; 0x66
20005814:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005818:	9710      	str	r7, [sp, #64]	; 0x40
2000581a:	9116      	str	r1, [sp, #88]	; 0x58
2000581c:	920c      	str	r2, [sp, #48]	; 0x30
2000581e:	e5ce      	b.n	200053be <_vfprintf_r+0x14a2>
20005820:	2000959c 	.word	0x2000959c

20005824 <vfprintf>:
20005824:	b410      	push	{r4}
20005826:	f649 0424 	movw	r4, #38948	; 0x9824
2000582a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000582e:	468c      	mov	ip, r1
20005830:	4613      	mov	r3, r2
20005832:	4601      	mov	r1, r0
20005834:	4662      	mov	r2, ip
20005836:	6820      	ldr	r0, [r4, #0]
20005838:	bc10      	pop	{r4}
2000583a:	f7fe bb6f 	b.w	20003f1c <_vfprintf_r>
2000583e:	bf00      	nop

20005840 <__swsetup_r>:
20005840:	b570      	push	{r4, r5, r6, lr}
20005842:	f649 0524 	movw	r5, #38948	; 0x9824
20005846:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000584a:	4606      	mov	r6, r0
2000584c:	460c      	mov	r4, r1
2000584e:	6828      	ldr	r0, [r5, #0]
20005850:	b110      	cbz	r0, 20005858 <__swsetup_r+0x18>
20005852:	6983      	ldr	r3, [r0, #24]
20005854:	2b00      	cmp	r3, #0
20005856:	d036      	beq.n	200058c6 <__swsetup_r+0x86>
20005858:	f249 6300 	movw	r3, #38400	; 0x9600
2000585c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005860:	429c      	cmp	r4, r3
20005862:	d038      	beq.n	200058d6 <__swsetup_r+0x96>
20005864:	f249 6320 	movw	r3, #38432	; 0x9620
20005868:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000586c:	429c      	cmp	r4, r3
2000586e:	d041      	beq.n	200058f4 <__swsetup_r+0xb4>
20005870:	f249 6340 	movw	r3, #38464	; 0x9640
20005874:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005878:	429c      	cmp	r4, r3
2000587a:	bf04      	itt	eq
2000587c:	682b      	ldreq	r3, [r5, #0]
2000587e:	68dc      	ldreq	r4, [r3, #12]
20005880:	89a2      	ldrh	r2, [r4, #12]
20005882:	4611      	mov	r1, r2
20005884:	b293      	uxth	r3, r2
20005886:	f013 0f08 	tst.w	r3, #8
2000588a:	4618      	mov	r0, r3
2000588c:	bf18      	it	ne
2000588e:	6922      	ldrne	r2, [r4, #16]
20005890:	d033      	beq.n	200058fa <__swsetup_r+0xba>
20005892:	b31a      	cbz	r2, 200058dc <__swsetup_r+0x9c>
20005894:	f013 0101 	ands.w	r1, r3, #1
20005898:	d007      	beq.n	200058aa <__swsetup_r+0x6a>
2000589a:	6963      	ldr	r3, [r4, #20]
2000589c:	2100      	movs	r1, #0
2000589e:	60a1      	str	r1, [r4, #8]
200058a0:	425b      	negs	r3, r3
200058a2:	61a3      	str	r3, [r4, #24]
200058a4:	b142      	cbz	r2, 200058b8 <__swsetup_r+0x78>
200058a6:	2000      	movs	r0, #0
200058a8:	bd70      	pop	{r4, r5, r6, pc}
200058aa:	f013 0f02 	tst.w	r3, #2
200058ae:	bf08      	it	eq
200058b0:	6961      	ldreq	r1, [r4, #20]
200058b2:	60a1      	str	r1, [r4, #8]
200058b4:	2a00      	cmp	r2, #0
200058b6:	d1f6      	bne.n	200058a6 <__swsetup_r+0x66>
200058b8:	89a3      	ldrh	r3, [r4, #12]
200058ba:	f013 0f80 	tst.w	r3, #128	; 0x80
200058be:	d0f2      	beq.n	200058a6 <__swsetup_r+0x66>
200058c0:	f04f 30ff 	mov.w	r0, #4294967295
200058c4:	bd70      	pop	{r4, r5, r6, pc}
200058c6:	f001 f98b 	bl	20006be0 <__sinit>
200058ca:	f249 6300 	movw	r3, #38400	; 0x9600
200058ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200058d2:	429c      	cmp	r4, r3
200058d4:	d1c6      	bne.n	20005864 <__swsetup_r+0x24>
200058d6:	682b      	ldr	r3, [r5, #0]
200058d8:	685c      	ldr	r4, [r3, #4]
200058da:	e7d1      	b.n	20005880 <__swsetup_r+0x40>
200058dc:	f403 7120 	and.w	r1, r3, #640	; 0x280
200058e0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200058e4:	d0d6      	beq.n	20005894 <__swsetup_r+0x54>
200058e6:	4630      	mov	r0, r6
200058e8:	4621      	mov	r1, r4
200058ea:	f001 fd01 	bl	200072f0 <__smakebuf_r>
200058ee:	89a3      	ldrh	r3, [r4, #12]
200058f0:	6922      	ldr	r2, [r4, #16]
200058f2:	e7cf      	b.n	20005894 <__swsetup_r+0x54>
200058f4:	682b      	ldr	r3, [r5, #0]
200058f6:	689c      	ldr	r4, [r3, #8]
200058f8:	e7c2      	b.n	20005880 <__swsetup_r+0x40>
200058fa:	f013 0f10 	tst.w	r3, #16
200058fe:	d0df      	beq.n	200058c0 <__swsetup_r+0x80>
20005900:	f013 0f04 	tst.w	r3, #4
20005904:	bf08      	it	eq
20005906:	6922      	ldreq	r2, [r4, #16]
20005908:	d017      	beq.n	2000593a <__swsetup_r+0xfa>
2000590a:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000590c:	b151      	cbz	r1, 20005924 <__swsetup_r+0xe4>
2000590e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005912:	4299      	cmp	r1, r3
20005914:	d003      	beq.n	2000591e <__swsetup_r+0xde>
20005916:	4630      	mov	r0, r6
20005918:	f001 f9e6 	bl	20006ce8 <_free_r>
2000591c:	89a2      	ldrh	r2, [r4, #12]
2000591e:	b290      	uxth	r0, r2
20005920:	2300      	movs	r3, #0
20005922:	6363      	str	r3, [r4, #52]	; 0x34
20005924:	6922      	ldr	r2, [r4, #16]
20005926:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000592a:	f2c0 0100 	movt	r1, #0
2000592e:	2300      	movs	r3, #0
20005930:	ea00 0101 	and.w	r1, r0, r1
20005934:	6063      	str	r3, [r4, #4]
20005936:	81a1      	strh	r1, [r4, #12]
20005938:	6022      	str	r2, [r4, #0]
2000593a:	f041 0308 	orr.w	r3, r1, #8
2000593e:	81a3      	strh	r3, [r4, #12]
20005940:	b29b      	uxth	r3, r3
20005942:	e7a6      	b.n	20005892 <__swsetup_r+0x52>
20005944:	0000      	lsls	r0, r0, #0
	...

20005948 <quorem>:
20005948:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000594c:	6903      	ldr	r3, [r0, #16]
2000594e:	690e      	ldr	r6, [r1, #16]
20005950:	4682      	mov	sl, r0
20005952:	4689      	mov	r9, r1
20005954:	429e      	cmp	r6, r3
20005956:	f300 8083 	bgt.w	20005a60 <quorem+0x118>
2000595a:	1cf2      	adds	r2, r6, #3
2000595c:	f101 0514 	add.w	r5, r1, #20
20005960:	f100 0414 	add.w	r4, r0, #20
20005964:	3e01      	subs	r6, #1
20005966:	0092      	lsls	r2, r2, #2
20005968:	188b      	adds	r3, r1, r2
2000596a:	1812      	adds	r2, r2, r0
2000596c:	f103 0804 	add.w	r8, r3, #4
20005970:	6859      	ldr	r1, [r3, #4]
20005972:	6850      	ldr	r0, [r2, #4]
20005974:	3101      	adds	r1, #1
20005976:	f002 fe9b 	bl	200086b0 <__aeabi_uidiv>
2000597a:	4607      	mov	r7, r0
2000597c:	2800      	cmp	r0, #0
2000597e:	d039      	beq.n	200059f4 <quorem+0xac>
20005980:	2300      	movs	r3, #0
20005982:	469c      	mov	ip, r3
20005984:	461a      	mov	r2, r3
20005986:	58e9      	ldr	r1, [r5, r3]
20005988:	58e0      	ldr	r0, [r4, r3]
2000598a:	fa1f fe81 	uxth.w	lr, r1
2000598e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20005992:	b281      	uxth	r1, r0
20005994:	fb0e ce07 	mla	lr, lr, r7, ip
20005998:	1851      	adds	r1, r2, r1
2000599a:	fb0b fc07 	mul.w	ip, fp, r7
2000599e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200059a2:	fa1f fe8e 	uxth.w	lr, lr
200059a6:	ebce 0101 	rsb	r1, lr, r1
200059aa:	fa1f f28c 	uxth.w	r2, ip
200059ae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200059b2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200059b6:	fa1f fe81 	uxth.w	lr, r1
200059ba:	eb02 4221 	add.w	r2, r2, r1, asr #16
200059be:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200059c2:	50e1      	str	r1, [r4, r3]
200059c4:	3304      	adds	r3, #4
200059c6:	1412      	asrs	r2, r2, #16
200059c8:	1959      	adds	r1, r3, r5
200059ca:	4588      	cmp	r8, r1
200059cc:	d2db      	bcs.n	20005986 <quorem+0x3e>
200059ce:	1d32      	adds	r2, r6, #4
200059d0:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200059d4:	6859      	ldr	r1, [r3, #4]
200059d6:	b969      	cbnz	r1, 200059f4 <quorem+0xac>
200059d8:	429c      	cmp	r4, r3
200059da:	d209      	bcs.n	200059f0 <quorem+0xa8>
200059dc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200059e0:	b112      	cbz	r2, 200059e8 <quorem+0xa0>
200059e2:	e005      	b.n	200059f0 <quorem+0xa8>
200059e4:	681a      	ldr	r2, [r3, #0]
200059e6:	b91a      	cbnz	r2, 200059f0 <quorem+0xa8>
200059e8:	3b04      	subs	r3, #4
200059ea:	3e01      	subs	r6, #1
200059ec:	429c      	cmp	r4, r3
200059ee:	d3f9      	bcc.n	200059e4 <quorem+0x9c>
200059f0:	f8ca 6010 	str.w	r6, [sl, #16]
200059f4:	4649      	mov	r1, r9
200059f6:	4650      	mov	r0, sl
200059f8:	f001 fdd0 	bl	2000759c <__mcmp>
200059fc:	2800      	cmp	r0, #0
200059fe:	db2c      	blt.n	20005a5a <quorem+0x112>
20005a00:	2300      	movs	r3, #0
20005a02:	3701      	adds	r7, #1
20005a04:	469c      	mov	ip, r3
20005a06:	58ea      	ldr	r2, [r5, r3]
20005a08:	58e0      	ldr	r0, [r4, r3]
20005a0a:	b291      	uxth	r1, r2
20005a0c:	0c12      	lsrs	r2, r2, #16
20005a0e:	fa1f f980 	uxth.w	r9, r0
20005a12:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20005a16:	ebc1 0109 	rsb	r1, r1, r9
20005a1a:	4461      	add	r1, ip
20005a1c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005a20:	b289      	uxth	r1, r1
20005a22:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20005a26:	50e1      	str	r1, [r4, r3]
20005a28:	3304      	adds	r3, #4
20005a2a:	ea4f 4c22 	mov.w	ip, r2, asr #16
20005a2e:	195a      	adds	r2, r3, r5
20005a30:	4590      	cmp	r8, r2
20005a32:	d2e8      	bcs.n	20005a06 <quorem+0xbe>
20005a34:	1d32      	adds	r2, r6, #4
20005a36:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005a3a:	6859      	ldr	r1, [r3, #4]
20005a3c:	b969      	cbnz	r1, 20005a5a <quorem+0x112>
20005a3e:	429c      	cmp	r4, r3
20005a40:	d209      	bcs.n	20005a56 <quorem+0x10e>
20005a42:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005a46:	b112      	cbz	r2, 20005a4e <quorem+0x106>
20005a48:	e005      	b.n	20005a56 <quorem+0x10e>
20005a4a:	681a      	ldr	r2, [r3, #0]
20005a4c:	b91a      	cbnz	r2, 20005a56 <quorem+0x10e>
20005a4e:	3b04      	subs	r3, #4
20005a50:	3e01      	subs	r6, #1
20005a52:	429c      	cmp	r4, r3
20005a54:	d3f9      	bcc.n	20005a4a <quorem+0x102>
20005a56:	f8ca 6010 	str.w	r6, [sl, #16]
20005a5a:	4638      	mov	r0, r7
20005a5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005a60:	2000      	movs	r0, #0
20005a62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005a66:	bf00      	nop

20005a68 <_dtoa_r>:
20005a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005a6c:	6a46      	ldr	r6, [r0, #36]	; 0x24
20005a6e:	b0a1      	sub	sp, #132	; 0x84
20005a70:	4604      	mov	r4, r0
20005a72:	4690      	mov	r8, r2
20005a74:	4699      	mov	r9, r3
20005a76:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20005a78:	2e00      	cmp	r6, #0
20005a7a:	f000 8423 	beq.w	200062c4 <_dtoa_r+0x85c>
20005a7e:	6832      	ldr	r2, [r6, #0]
20005a80:	b182      	cbz	r2, 20005aa4 <_dtoa_r+0x3c>
20005a82:	6a61      	ldr	r1, [r4, #36]	; 0x24
20005a84:	f04f 0c01 	mov.w	ip, #1
20005a88:	6876      	ldr	r6, [r6, #4]
20005a8a:	4620      	mov	r0, r4
20005a8c:	680b      	ldr	r3, [r1, #0]
20005a8e:	6056      	str	r6, [r2, #4]
20005a90:	684a      	ldr	r2, [r1, #4]
20005a92:	4619      	mov	r1, r3
20005a94:	fa0c f202 	lsl.w	r2, ip, r2
20005a98:	609a      	str	r2, [r3, #8]
20005a9a:	f001 feb9 	bl	20007810 <_Bfree>
20005a9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005aa0:	2200      	movs	r2, #0
20005aa2:	601a      	str	r2, [r3, #0]
20005aa4:	f1b9 0600 	subs.w	r6, r9, #0
20005aa8:	db38      	blt.n	20005b1c <_dtoa_r+0xb4>
20005aaa:	2300      	movs	r3, #0
20005aac:	602b      	str	r3, [r5, #0]
20005aae:	f240 0300 	movw	r3, #0
20005ab2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20005ab6:	461a      	mov	r2, r3
20005ab8:	ea06 0303 	and.w	r3, r6, r3
20005abc:	4293      	cmp	r3, r2
20005abe:	d017      	beq.n	20005af0 <_dtoa_r+0x88>
20005ac0:	2200      	movs	r2, #0
20005ac2:	2300      	movs	r3, #0
20005ac4:	4640      	mov	r0, r8
20005ac6:	4649      	mov	r1, r9
20005ac8:	e9cd 8906 	strd	r8, r9, [sp, #24]
20005acc:	f002 ff84 	bl	200089d8 <__aeabi_dcmpeq>
20005ad0:	2800      	cmp	r0, #0
20005ad2:	d029      	beq.n	20005b28 <_dtoa_r+0xc0>
20005ad4:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005ad6:	2301      	movs	r3, #1
20005ad8:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005ada:	6003      	str	r3, [r0, #0]
20005adc:	2900      	cmp	r1, #0
20005ade:	f000 80d0 	beq.w	20005c82 <_dtoa_r+0x21a>
20005ae2:	4b79      	ldr	r3, [pc, #484]	; (20005cc8 <_dtoa_r+0x260>)
20005ae4:	1e58      	subs	r0, r3, #1
20005ae6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005ae8:	6013      	str	r3, [r2, #0]
20005aea:	b021      	add	sp, #132	; 0x84
20005aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005af0:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005af2:	f242 730f 	movw	r3, #9999	; 0x270f
20005af6:	6003      	str	r3, [r0, #0]
20005af8:	f1b8 0f00 	cmp.w	r8, #0
20005afc:	f000 8095 	beq.w	20005c2a <_dtoa_r+0x1c2>
20005b00:	f249 50fc 	movw	r0, #38396	; 0x95fc
20005b04:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005b08:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005b0a:	2900      	cmp	r1, #0
20005b0c:	d0ed      	beq.n	20005aea <_dtoa_r+0x82>
20005b0e:	78c2      	ldrb	r2, [r0, #3]
20005b10:	1cc3      	adds	r3, r0, #3
20005b12:	2a00      	cmp	r2, #0
20005b14:	d0e7      	beq.n	20005ae6 <_dtoa_r+0x7e>
20005b16:	f100 0308 	add.w	r3, r0, #8
20005b1a:	e7e4      	b.n	20005ae6 <_dtoa_r+0x7e>
20005b1c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20005b20:	2301      	movs	r3, #1
20005b22:	46b1      	mov	r9, r6
20005b24:	602b      	str	r3, [r5, #0]
20005b26:	e7c2      	b.n	20005aae <_dtoa_r+0x46>
20005b28:	4620      	mov	r0, r4
20005b2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20005b2e:	a91e      	add	r1, sp, #120	; 0x78
20005b30:	9100      	str	r1, [sp, #0]
20005b32:	a91f      	add	r1, sp, #124	; 0x7c
20005b34:	9101      	str	r1, [sp, #4]
20005b36:	f001 febd 	bl	200078b4 <__d2b>
20005b3a:	f3c6 550a 	ubfx	r5, r6, #20, #11
20005b3e:	4683      	mov	fp, r0
20005b40:	2d00      	cmp	r5, #0
20005b42:	d07e      	beq.n	20005c42 <_dtoa_r+0x1da>
20005b44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005b48:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20005b4c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005b4e:	3d07      	subs	r5, #7
20005b50:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20005b54:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005b58:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20005b5c:	2300      	movs	r3, #0
20005b5e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20005b62:	9319      	str	r3, [sp, #100]	; 0x64
20005b64:	f240 0300 	movw	r3, #0
20005b68:	2200      	movs	r2, #0
20005b6a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20005b6e:	f7fd f907 	bl	20002d80 <__aeabi_dsub>
20005b72:	a34f      	add	r3, pc, #316	; (adr r3, 20005cb0 <_dtoa_r+0x248>)
20005b74:	e9d3 2300 	ldrd	r2, r3, [r3]
20005b78:	f7fd fab6 	bl	200030e8 <__aeabi_dmul>
20005b7c:	a34e      	add	r3, pc, #312	; (adr r3, 20005cb8 <_dtoa_r+0x250>)
20005b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
20005b82:	f7fd f8ff 	bl	20002d84 <__adddf3>
20005b86:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005b8a:	4628      	mov	r0, r5
20005b8c:	f7fd fa46 	bl	2000301c <__aeabi_i2d>
20005b90:	a34b      	add	r3, pc, #300	; (adr r3, 20005cc0 <_dtoa_r+0x258>)
20005b92:	e9d3 2300 	ldrd	r2, r3, [r3]
20005b96:	f7fd faa7 	bl	200030e8 <__aeabi_dmul>
20005b9a:	4602      	mov	r2, r0
20005b9c:	460b      	mov	r3, r1
20005b9e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005ba2:	f7fd f8ef 	bl	20002d84 <__adddf3>
20005ba6:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005baa:	f002 ff47 	bl	20008a3c <__aeabi_d2iz>
20005bae:	2200      	movs	r2, #0
20005bb0:	2300      	movs	r3, #0
20005bb2:	4606      	mov	r6, r0
20005bb4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005bb8:	f002 ff18 	bl	200089ec <__aeabi_dcmplt>
20005bbc:	b140      	cbz	r0, 20005bd0 <_dtoa_r+0x168>
20005bbe:	4630      	mov	r0, r6
20005bc0:	f7fd fa2c 	bl	2000301c <__aeabi_i2d>
20005bc4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20005bc8:	f002 ff06 	bl	200089d8 <__aeabi_dcmpeq>
20005bcc:	b900      	cbnz	r0, 20005bd0 <_dtoa_r+0x168>
20005bce:	3e01      	subs	r6, #1
20005bd0:	2e16      	cmp	r6, #22
20005bd2:	d95b      	bls.n	20005c8c <_dtoa_r+0x224>
20005bd4:	2301      	movs	r3, #1
20005bd6:	9318      	str	r3, [sp, #96]	; 0x60
20005bd8:	3f01      	subs	r7, #1
20005bda:	ebb7 0a05 	subs.w	sl, r7, r5
20005bde:	bf42      	ittt	mi
20005be0:	f1ca 0a00 	rsbmi	sl, sl, #0
20005be4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20005be8:	f04f 0a00 	movmi.w	sl, #0
20005bec:	d401      	bmi.n	20005bf2 <_dtoa_r+0x18a>
20005bee:	2200      	movs	r2, #0
20005bf0:	920f      	str	r2, [sp, #60]	; 0x3c
20005bf2:	2e00      	cmp	r6, #0
20005bf4:	f2c0 8371 	blt.w	200062da <_dtoa_r+0x872>
20005bf8:	44b2      	add	sl, r6
20005bfa:	2300      	movs	r3, #0
20005bfc:	9617      	str	r6, [sp, #92]	; 0x5c
20005bfe:	9315      	str	r3, [sp, #84]	; 0x54
20005c00:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20005c02:	2b09      	cmp	r3, #9
20005c04:	d862      	bhi.n	20005ccc <_dtoa_r+0x264>
20005c06:	2b05      	cmp	r3, #5
20005c08:	f340 8677 	ble.w	200068fa <_dtoa_r+0xe92>
20005c0c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005c0e:	2700      	movs	r7, #0
20005c10:	3804      	subs	r0, #4
20005c12:	902a      	str	r0, [sp, #168]	; 0xa8
20005c14:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005c16:	1e8b      	subs	r3, r1, #2
20005c18:	2b03      	cmp	r3, #3
20005c1a:	f200 83dd 	bhi.w	200063d8 <_dtoa_r+0x970>
20005c1e:	e8df f013 	tbh	[pc, r3, lsl #1]
20005c22:	03a5      	.short	0x03a5
20005c24:	03d503d8 	.word	0x03d503d8
20005c28:	03c4      	.short	0x03c4
20005c2a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20005c2e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20005c32:	2e00      	cmp	r6, #0
20005c34:	f47f af64 	bne.w	20005b00 <_dtoa_r+0x98>
20005c38:	f249 50f0 	movw	r0, #38384	; 0x95f0
20005c3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005c40:	e762      	b.n	20005b08 <_dtoa_r+0xa0>
20005c42:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005c44:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005c46:	18fb      	adds	r3, r7, r3
20005c48:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005c4c:	1c9d      	adds	r5, r3, #2
20005c4e:	2d20      	cmp	r5, #32
20005c50:	bfdc      	itt	le
20005c52:	f1c5 0020 	rsble	r0, r5, #32
20005c56:	fa08 f000 	lslle.w	r0, r8, r0
20005c5a:	dd08      	ble.n	20005c6e <_dtoa_r+0x206>
20005c5c:	3b1e      	subs	r3, #30
20005c5e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20005c62:	fa16 f202 	lsls.w	r2, r6, r2
20005c66:	fa28 f303 	lsr.w	r3, r8, r3
20005c6a:	ea42 0003 	orr.w	r0, r2, r3
20005c6e:	f7fd f9c5 	bl	20002ffc <__aeabi_ui2d>
20005c72:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20005c76:	2201      	movs	r2, #1
20005c78:	3d03      	subs	r5, #3
20005c7a:	9219      	str	r2, [sp, #100]	; 0x64
20005c7c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20005c80:	e770      	b.n	20005b64 <_dtoa_r+0xfc>
20005c82:	f249 50ec 	movw	r0, #38380	; 0x95ec
20005c86:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005c8a:	e72e      	b.n	20005aea <_dtoa_r+0x82>
20005c8c:	f249 63a8 	movw	r3, #38568	; 0x96a8
20005c90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c98:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005ca0:	f002 fea4 	bl	200089ec <__aeabi_dcmplt>
20005ca4:	2800      	cmp	r0, #0
20005ca6:	f040 8320 	bne.w	200062ea <_dtoa_r+0x882>
20005caa:	9018      	str	r0, [sp, #96]	; 0x60
20005cac:	e794      	b.n	20005bd8 <_dtoa_r+0x170>
20005cae:	bf00      	nop
20005cb0:	636f4361 	.word	0x636f4361
20005cb4:	3fd287a7 	.word	0x3fd287a7
20005cb8:	8b60c8b3 	.word	0x8b60c8b3
20005cbc:	3fc68a28 	.word	0x3fc68a28
20005cc0:	509f79fb 	.word	0x509f79fb
20005cc4:	3fd34413 	.word	0x3fd34413
20005cc8:	200095ed 	.word	0x200095ed
20005ccc:	2300      	movs	r3, #0
20005cce:	f04f 30ff 	mov.w	r0, #4294967295
20005cd2:	461f      	mov	r7, r3
20005cd4:	2101      	movs	r1, #1
20005cd6:	932a      	str	r3, [sp, #168]	; 0xa8
20005cd8:	9011      	str	r0, [sp, #68]	; 0x44
20005cda:	9116      	str	r1, [sp, #88]	; 0x58
20005cdc:	9008      	str	r0, [sp, #32]
20005cde:	932b      	str	r3, [sp, #172]	; 0xac
20005ce0:	6a65      	ldr	r5, [r4, #36]	; 0x24
20005ce2:	2300      	movs	r3, #0
20005ce4:	606b      	str	r3, [r5, #4]
20005ce6:	4620      	mov	r0, r4
20005ce8:	6869      	ldr	r1, [r5, #4]
20005cea:	f001 fdad 	bl	20007848 <_Balloc>
20005cee:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005cf0:	6028      	str	r0, [r5, #0]
20005cf2:	681b      	ldr	r3, [r3, #0]
20005cf4:	9310      	str	r3, [sp, #64]	; 0x40
20005cf6:	2f00      	cmp	r7, #0
20005cf8:	f000 815b 	beq.w	20005fb2 <_dtoa_r+0x54a>
20005cfc:	2e00      	cmp	r6, #0
20005cfe:	f340 842a 	ble.w	20006556 <_dtoa_r+0xaee>
20005d02:	f249 63a8 	movw	r3, #38568	; 0x96a8
20005d06:	f006 020f 	and.w	r2, r6, #15
20005d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005d0e:	1135      	asrs	r5, r6, #4
20005d10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20005d14:	f015 0f10 	tst.w	r5, #16
20005d18:	e9d3 0100 	ldrd	r0, r1, [r3]
20005d1c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005d20:	f000 82e7 	beq.w	200062f2 <_dtoa_r+0x88a>
20005d24:	f249 7380 	movw	r3, #38784	; 0x9780
20005d28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005d30:	f005 050f 	and.w	r5, r5, #15
20005d34:	f04f 0803 	mov.w	r8, #3
20005d38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20005d3c:	f7fd fafe 	bl	2000333c <__aeabi_ddiv>
20005d40:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20005d44:	b1bd      	cbz	r5, 20005d76 <_dtoa_r+0x30e>
20005d46:	f249 7780 	movw	r7, #38784	; 0x9780
20005d4a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005d4e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005d52:	f015 0f01 	tst.w	r5, #1
20005d56:	4610      	mov	r0, r2
20005d58:	4619      	mov	r1, r3
20005d5a:	d007      	beq.n	20005d6c <_dtoa_r+0x304>
20005d5c:	e9d7 2300 	ldrd	r2, r3, [r7]
20005d60:	f108 0801 	add.w	r8, r8, #1
20005d64:	f7fd f9c0 	bl	200030e8 <__aeabi_dmul>
20005d68:	4602      	mov	r2, r0
20005d6a:	460b      	mov	r3, r1
20005d6c:	3708      	adds	r7, #8
20005d6e:	106d      	asrs	r5, r5, #1
20005d70:	d1ef      	bne.n	20005d52 <_dtoa_r+0x2ea>
20005d72:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005d76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005d7a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20005d7e:	f7fd fadd 	bl	2000333c <__aeabi_ddiv>
20005d82:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005d86:	9918      	ldr	r1, [sp, #96]	; 0x60
20005d88:	2900      	cmp	r1, #0
20005d8a:	f000 80de 	beq.w	20005f4a <_dtoa_r+0x4e2>
20005d8e:	f240 0300 	movw	r3, #0
20005d92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d96:	2200      	movs	r2, #0
20005d98:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20005d9c:	f04f 0500 	mov.w	r5, #0
20005da0:	f002 fe24 	bl	200089ec <__aeabi_dcmplt>
20005da4:	b108      	cbz	r0, 20005daa <_dtoa_r+0x342>
20005da6:	f04f 0501 	mov.w	r5, #1
20005daa:	9a08      	ldr	r2, [sp, #32]
20005dac:	2a00      	cmp	r2, #0
20005dae:	bfd4      	ite	le
20005db0:	2500      	movle	r5, #0
20005db2:	f005 0501 	andgt.w	r5, r5, #1
20005db6:	2d00      	cmp	r5, #0
20005db8:	f000 80c7 	beq.w	20005f4a <_dtoa_r+0x4e2>
20005dbc:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005dbe:	2b00      	cmp	r3, #0
20005dc0:	f340 80f5 	ble.w	20005fae <_dtoa_r+0x546>
20005dc4:	f240 0300 	movw	r3, #0
20005dc8:	2200      	movs	r2, #0
20005dca:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005dce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005dd2:	f7fd f989 	bl	200030e8 <__aeabi_dmul>
20005dd6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005dda:	f108 0001 	add.w	r0, r8, #1
20005dde:	1e71      	subs	r1, r6, #1
20005de0:	9112      	str	r1, [sp, #72]	; 0x48
20005de2:	f7fd f91b 	bl	2000301c <__aeabi_i2d>
20005de6:	4602      	mov	r2, r0
20005de8:	460b      	mov	r3, r1
20005dea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005dee:	f7fd f97b 	bl	200030e8 <__aeabi_dmul>
20005df2:	f240 0300 	movw	r3, #0
20005df6:	2200      	movs	r2, #0
20005df8:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005dfc:	f7fc ffc2 	bl	20002d84 <__adddf3>
20005e00:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20005e04:	4680      	mov	r8, r0
20005e06:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20005e0a:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005e0c:	2b00      	cmp	r3, #0
20005e0e:	f000 83ad 	beq.w	2000656c <_dtoa_r+0xb04>
20005e12:	f249 63a8 	movw	r3, #38568	; 0x96a8
20005e16:	f240 0100 	movw	r1, #0
20005e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e1e:	2000      	movs	r0, #0
20005e20:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20005e24:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005e28:	f8cd c00c 	str.w	ip, [sp, #12]
20005e2c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20005e30:	f7fd fa84 	bl	2000333c <__aeabi_ddiv>
20005e34:	4642      	mov	r2, r8
20005e36:	464b      	mov	r3, r9
20005e38:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005e3a:	f7fc ffa1 	bl	20002d80 <__aeabi_dsub>
20005e3e:	4680      	mov	r8, r0
20005e40:	4689      	mov	r9, r1
20005e42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005e46:	f002 fdf9 	bl	20008a3c <__aeabi_d2iz>
20005e4a:	4607      	mov	r7, r0
20005e4c:	f7fd f8e6 	bl	2000301c <__aeabi_i2d>
20005e50:	4602      	mov	r2, r0
20005e52:	460b      	mov	r3, r1
20005e54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005e58:	f7fc ff92 	bl	20002d80 <__aeabi_dsub>
20005e5c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005e60:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005e64:	4640      	mov	r0, r8
20005e66:	f805 3b01 	strb.w	r3, [r5], #1
20005e6a:	4649      	mov	r1, r9
20005e6c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005e70:	f002 fdda 	bl	20008a28 <__aeabi_dcmpgt>
20005e74:	2800      	cmp	r0, #0
20005e76:	f040 8213 	bne.w	200062a0 <_dtoa_r+0x838>
20005e7a:	f240 0100 	movw	r1, #0
20005e7e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005e82:	2000      	movs	r0, #0
20005e84:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005e88:	f7fc ff7a 	bl	20002d80 <__aeabi_dsub>
20005e8c:	4602      	mov	r2, r0
20005e8e:	460b      	mov	r3, r1
20005e90:	4640      	mov	r0, r8
20005e92:	4649      	mov	r1, r9
20005e94:	f002 fdc8 	bl	20008a28 <__aeabi_dcmpgt>
20005e98:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005e9c:	2800      	cmp	r0, #0
20005e9e:	f040 83e7 	bne.w	20006670 <_dtoa_r+0xc08>
20005ea2:	f1bc 0f01 	cmp.w	ip, #1
20005ea6:	f340 8082 	ble.w	20005fae <_dtoa_r+0x546>
20005eaa:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20005eae:	2701      	movs	r7, #1
20005eb0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20005eb4:	961d      	str	r6, [sp, #116]	; 0x74
20005eb6:	4666      	mov	r6, ip
20005eb8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20005ebc:	940c      	str	r4, [sp, #48]	; 0x30
20005ebe:	e010      	b.n	20005ee2 <_dtoa_r+0x47a>
20005ec0:	f240 0100 	movw	r1, #0
20005ec4:	2000      	movs	r0, #0
20005ec6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005eca:	f7fc ff59 	bl	20002d80 <__aeabi_dsub>
20005ece:	4642      	mov	r2, r8
20005ed0:	464b      	mov	r3, r9
20005ed2:	f002 fd8b 	bl	200089ec <__aeabi_dcmplt>
20005ed6:	2800      	cmp	r0, #0
20005ed8:	f040 83c7 	bne.w	2000666a <_dtoa_r+0xc02>
20005edc:	42b7      	cmp	r7, r6
20005ede:	f280 848b 	bge.w	200067f8 <_dtoa_r+0xd90>
20005ee2:	f240 0300 	movw	r3, #0
20005ee6:	4640      	mov	r0, r8
20005ee8:	4649      	mov	r1, r9
20005eea:	2200      	movs	r2, #0
20005eec:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005ef0:	3501      	adds	r5, #1
20005ef2:	f7fd f8f9 	bl	200030e8 <__aeabi_dmul>
20005ef6:	f240 0300 	movw	r3, #0
20005efa:	2200      	movs	r2, #0
20005efc:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005f00:	4680      	mov	r8, r0
20005f02:	4689      	mov	r9, r1
20005f04:	4650      	mov	r0, sl
20005f06:	4659      	mov	r1, fp
20005f08:	f7fd f8ee 	bl	200030e8 <__aeabi_dmul>
20005f0c:	468b      	mov	fp, r1
20005f0e:	4682      	mov	sl, r0
20005f10:	f002 fd94 	bl	20008a3c <__aeabi_d2iz>
20005f14:	4604      	mov	r4, r0
20005f16:	f7fd f881 	bl	2000301c <__aeabi_i2d>
20005f1a:	3430      	adds	r4, #48	; 0x30
20005f1c:	4602      	mov	r2, r0
20005f1e:	460b      	mov	r3, r1
20005f20:	4650      	mov	r0, sl
20005f22:	4659      	mov	r1, fp
20005f24:	f7fc ff2c 	bl	20002d80 <__aeabi_dsub>
20005f28:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005f2a:	464b      	mov	r3, r9
20005f2c:	55d4      	strb	r4, [r2, r7]
20005f2e:	4642      	mov	r2, r8
20005f30:	3701      	adds	r7, #1
20005f32:	4682      	mov	sl, r0
20005f34:	468b      	mov	fp, r1
20005f36:	f002 fd59 	bl	200089ec <__aeabi_dcmplt>
20005f3a:	4652      	mov	r2, sl
20005f3c:	465b      	mov	r3, fp
20005f3e:	2800      	cmp	r0, #0
20005f40:	d0be      	beq.n	20005ec0 <_dtoa_r+0x458>
20005f42:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005f46:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005f48:	e1aa      	b.n	200062a0 <_dtoa_r+0x838>
20005f4a:	4640      	mov	r0, r8
20005f4c:	f7fd f866 	bl	2000301c <__aeabi_i2d>
20005f50:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005f54:	f7fd f8c8 	bl	200030e8 <__aeabi_dmul>
20005f58:	f240 0300 	movw	r3, #0
20005f5c:	2200      	movs	r2, #0
20005f5e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005f62:	f7fc ff0f 	bl	20002d84 <__adddf3>
20005f66:	9a08      	ldr	r2, [sp, #32]
20005f68:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20005f6c:	4680      	mov	r8, r0
20005f6e:	46a9      	mov	r9, r5
20005f70:	2a00      	cmp	r2, #0
20005f72:	f040 82ec 	bne.w	2000654e <_dtoa_r+0xae6>
20005f76:	f240 0300 	movw	r3, #0
20005f7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005f7e:	2200      	movs	r2, #0
20005f80:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005f84:	f7fc fefc 	bl	20002d80 <__aeabi_dsub>
20005f88:	4642      	mov	r2, r8
20005f8a:	462b      	mov	r3, r5
20005f8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005f90:	f002 fd4a 	bl	20008a28 <__aeabi_dcmpgt>
20005f94:	2800      	cmp	r0, #0
20005f96:	f040 824a 	bne.w	2000642e <_dtoa_r+0x9c6>
20005f9a:	4642      	mov	r2, r8
20005f9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005fa0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20005fa4:	f002 fd22 	bl	200089ec <__aeabi_dcmplt>
20005fa8:	2800      	cmp	r0, #0
20005faa:	f040 81d5 	bne.w	20006358 <_dtoa_r+0x8f0>
20005fae:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20005fb2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005fb4:	ea6f 0703 	mvn.w	r7, r3
20005fb8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20005fbc:	2e0e      	cmp	r6, #14
20005fbe:	bfcc      	ite	gt
20005fc0:	2700      	movgt	r7, #0
20005fc2:	f007 0701 	andle.w	r7, r7, #1
20005fc6:	2f00      	cmp	r7, #0
20005fc8:	f000 80b7 	beq.w	2000613a <_dtoa_r+0x6d2>
20005fcc:	982b      	ldr	r0, [sp, #172]	; 0xac
20005fce:	f249 63a8 	movw	r3, #38568	; 0x96a8
20005fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005fd6:	9908      	ldr	r1, [sp, #32]
20005fd8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005fdc:	0fc2      	lsrs	r2, r0, #31
20005fde:	2900      	cmp	r1, #0
20005fe0:	bfcc      	ite	gt
20005fe2:	2200      	movgt	r2, #0
20005fe4:	f002 0201 	andle.w	r2, r2, #1
20005fe8:	e9d3 0100 	ldrd	r0, r1, [r3]
20005fec:	e9cd 0104 	strd	r0, r1, [sp, #16]
20005ff0:	2a00      	cmp	r2, #0
20005ff2:	f040 81a0 	bne.w	20006336 <_dtoa_r+0x8ce>
20005ff6:	4602      	mov	r2, r0
20005ff8:	460b      	mov	r3, r1
20005ffa:	4640      	mov	r0, r8
20005ffc:	4649      	mov	r1, r9
20005ffe:	f7fd f99d 	bl	2000333c <__aeabi_ddiv>
20006002:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006004:	f002 fd1a 	bl	20008a3c <__aeabi_d2iz>
20006008:	4682      	mov	sl, r0
2000600a:	f7fd f807 	bl	2000301c <__aeabi_i2d>
2000600e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006012:	f7fd f869 	bl	200030e8 <__aeabi_dmul>
20006016:	4602      	mov	r2, r0
20006018:	460b      	mov	r3, r1
2000601a:	4640      	mov	r0, r8
2000601c:	4649      	mov	r1, r9
2000601e:	f7fc feaf 	bl	20002d80 <__aeabi_dsub>
20006022:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20006026:	f805 3b01 	strb.w	r3, [r5], #1
2000602a:	9a08      	ldr	r2, [sp, #32]
2000602c:	2a01      	cmp	r2, #1
2000602e:	4680      	mov	r8, r0
20006030:	4689      	mov	r9, r1
20006032:	d052      	beq.n	200060da <_dtoa_r+0x672>
20006034:	f240 0300 	movw	r3, #0
20006038:	2200      	movs	r2, #0
2000603a:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000603e:	f7fd f853 	bl	200030e8 <__aeabi_dmul>
20006042:	2200      	movs	r2, #0
20006044:	2300      	movs	r3, #0
20006046:	e9cd 0106 	strd	r0, r1, [sp, #24]
2000604a:	f002 fcc5 	bl	200089d8 <__aeabi_dcmpeq>
2000604e:	2800      	cmp	r0, #0
20006050:	f040 81eb 	bne.w	2000642a <_dtoa_r+0x9c2>
20006054:	9810      	ldr	r0, [sp, #64]	; 0x40
20006056:	f04f 0801 	mov.w	r8, #1
2000605a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
2000605e:	46a3      	mov	fp, r4
20006060:	1c87      	adds	r7, r0, #2
20006062:	960f      	str	r6, [sp, #60]	; 0x3c
20006064:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006068:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
2000606c:	e00a      	b.n	20006084 <_dtoa_r+0x61c>
2000606e:	f7fd f83b 	bl	200030e8 <__aeabi_dmul>
20006072:	2200      	movs	r2, #0
20006074:	2300      	movs	r3, #0
20006076:	4604      	mov	r4, r0
20006078:	460d      	mov	r5, r1
2000607a:	f002 fcad 	bl	200089d8 <__aeabi_dcmpeq>
2000607e:	2800      	cmp	r0, #0
20006080:	f040 81ce 	bne.w	20006420 <_dtoa_r+0x9b8>
20006084:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006088:	4620      	mov	r0, r4
2000608a:	4629      	mov	r1, r5
2000608c:	f108 0801 	add.w	r8, r8, #1
20006090:	f7fd f954 	bl	2000333c <__aeabi_ddiv>
20006094:	463e      	mov	r6, r7
20006096:	f002 fcd1 	bl	20008a3c <__aeabi_d2iz>
2000609a:	4682      	mov	sl, r0
2000609c:	f7fc ffbe 	bl	2000301c <__aeabi_i2d>
200060a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200060a4:	f7fd f820 	bl	200030e8 <__aeabi_dmul>
200060a8:	4602      	mov	r2, r0
200060aa:	460b      	mov	r3, r1
200060ac:	4620      	mov	r0, r4
200060ae:	4629      	mov	r1, r5
200060b0:	f7fc fe66 	bl	20002d80 <__aeabi_dsub>
200060b4:	2200      	movs	r2, #0
200060b6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
200060ba:	f807 cc01 	strb.w	ip, [r7, #-1]
200060be:	3701      	adds	r7, #1
200060c0:	45c1      	cmp	r9, r8
200060c2:	f240 0300 	movw	r3, #0
200060c6:	f2c4 0324 	movt	r3, #16420	; 0x4024
200060ca:	d1d0      	bne.n	2000606e <_dtoa_r+0x606>
200060cc:	4635      	mov	r5, r6
200060ce:	465c      	mov	r4, fp
200060d0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200060d2:	4680      	mov	r8, r0
200060d4:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200060d8:	4689      	mov	r9, r1
200060da:	4642      	mov	r2, r8
200060dc:	464b      	mov	r3, r9
200060de:	4640      	mov	r0, r8
200060e0:	4649      	mov	r1, r9
200060e2:	f7fc fe4f 	bl	20002d84 <__adddf3>
200060e6:	4680      	mov	r8, r0
200060e8:	4689      	mov	r9, r1
200060ea:	4642      	mov	r2, r8
200060ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200060f0:	464b      	mov	r3, r9
200060f2:	f002 fc7b 	bl	200089ec <__aeabi_dcmplt>
200060f6:	b960      	cbnz	r0, 20006112 <_dtoa_r+0x6aa>
200060f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200060fc:	4642      	mov	r2, r8
200060fe:	464b      	mov	r3, r9
20006100:	f002 fc6a 	bl	200089d8 <__aeabi_dcmpeq>
20006104:	2800      	cmp	r0, #0
20006106:	f000 8190 	beq.w	2000642a <_dtoa_r+0x9c2>
2000610a:	f01a 0f01 	tst.w	sl, #1
2000610e:	f000 818c 	beq.w	2000642a <_dtoa_r+0x9c2>
20006112:	9910      	ldr	r1, [sp, #64]	; 0x40
20006114:	e000      	b.n	20006118 <_dtoa_r+0x6b0>
20006116:	461d      	mov	r5, r3
20006118:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000611c:	1e6b      	subs	r3, r5, #1
2000611e:	2a39      	cmp	r2, #57	; 0x39
20006120:	f040 8367 	bne.w	200067f2 <_dtoa_r+0xd8a>
20006124:	428b      	cmp	r3, r1
20006126:	d1f6      	bne.n	20006116 <_dtoa_r+0x6ae>
20006128:	9910      	ldr	r1, [sp, #64]	; 0x40
2000612a:	2330      	movs	r3, #48	; 0x30
2000612c:	3601      	adds	r6, #1
2000612e:	2231      	movs	r2, #49	; 0x31
20006130:	700b      	strb	r3, [r1, #0]
20006132:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006134:	701a      	strb	r2, [r3, #0]
20006136:	9612      	str	r6, [sp, #72]	; 0x48
20006138:	e0b2      	b.n	200062a0 <_dtoa_r+0x838>
2000613a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000613c:	2a00      	cmp	r2, #0
2000613e:	f040 80df 	bne.w	20006300 <_dtoa_r+0x898>
20006142:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006144:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006146:	920c      	str	r2, [sp, #48]	; 0x30
20006148:	2d00      	cmp	r5, #0
2000614a:	bfd4      	ite	le
2000614c:	2300      	movle	r3, #0
2000614e:	2301      	movgt	r3, #1
20006150:	f1ba 0f00 	cmp.w	sl, #0
20006154:	bfd4      	ite	le
20006156:	2300      	movle	r3, #0
20006158:	f003 0301 	andgt.w	r3, r3, #1
2000615c:	b14b      	cbz	r3, 20006172 <_dtoa_r+0x70a>
2000615e:	45aa      	cmp	sl, r5
20006160:	bfb4      	ite	lt
20006162:	4653      	movlt	r3, sl
20006164:	462b      	movge	r3, r5
20006166:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006168:	ebc3 0a0a 	rsb	sl, r3, sl
2000616c:	1aed      	subs	r5, r5, r3
2000616e:	1ac0      	subs	r0, r0, r3
20006170:	900f      	str	r0, [sp, #60]	; 0x3c
20006172:	9915      	ldr	r1, [sp, #84]	; 0x54
20006174:	2900      	cmp	r1, #0
20006176:	dd1c      	ble.n	200061b2 <_dtoa_r+0x74a>
20006178:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000617a:	2a00      	cmp	r2, #0
2000617c:	f000 82e9 	beq.w	20006752 <_dtoa_r+0xcea>
20006180:	2f00      	cmp	r7, #0
20006182:	dd12      	ble.n	200061aa <_dtoa_r+0x742>
20006184:	990c      	ldr	r1, [sp, #48]	; 0x30
20006186:	463a      	mov	r2, r7
20006188:	4620      	mov	r0, r4
2000618a:	f001 fdbd 	bl	20007d08 <__pow5mult>
2000618e:	465a      	mov	r2, fp
20006190:	900c      	str	r0, [sp, #48]	; 0x30
20006192:	4620      	mov	r0, r4
20006194:	990c      	ldr	r1, [sp, #48]	; 0x30
20006196:	f001 fccf 	bl	20007b38 <__multiply>
2000619a:	4659      	mov	r1, fp
2000619c:	4603      	mov	r3, r0
2000619e:	4620      	mov	r0, r4
200061a0:	9303      	str	r3, [sp, #12]
200061a2:	f001 fb35 	bl	20007810 <_Bfree>
200061a6:	9b03      	ldr	r3, [sp, #12]
200061a8:	469b      	mov	fp, r3
200061aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
200061ac:	1bda      	subs	r2, r3, r7
200061ae:	f040 8311 	bne.w	200067d4 <_dtoa_r+0xd6c>
200061b2:	2101      	movs	r1, #1
200061b4:	4620      	mov	r0, r4
200061b6:	f001 fd59 	bl	20007c6c <__i2b>
200061ba:	9006      	str	r0, [sp, #24]
200061bc:	9817      	ldr	r0, [sp, #92]	; 0x5c
200061be:	2800      	cmp	r0, #0
200061c0:	dd05      	ble.n	200061ce <_dtoa_r+0x766>
200061c2:	9906      	ldr	r1, [sp, #24]
200061c4:	4620      	mov	r0, r4
200061c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200061c8:	f001 fd9e 	bl	20007d08 <__pow5mult>
200061cc:	9006      	str	r0, [sp, #24]
200061ce:	992a      	ldr	r1, [sp, #168]	; 0xa8
200061d0:	2901      	cmp	r1, #1
200061d2:	f340 810a 	ble.w	200063ea <_dtoa_r+0x982>
200061d6:	2700      	movs	r7, #0
200061d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200061da:	2b00      	cmp	r3, #0
200061dc:	f040 8261 	bne.w	200066a2 <_dtoa_r+0xc3a>
200061e0:	2301      	movs	r3, #1
200061e2:	4453      	add	r3, sl
200061e4:	f013 031f 	ands.w	r3, r3, #31
200061e8:	f040 812a 	bne.w	20006440 <_dtoa_r+0x9d8>
200061ec:	231c      	movs	r3, #28
200061ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200061f0:	449a      	add	sl, r3
200061f2:	18ed      	adds	r5, r5, r3
200061f4:	18d2      	adds	r2, r2, r3
200061f6:	920f      	str	r2, [sp, #60]	; 0x3c
200061f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200061fa:	2b00      	cmp	r3, #0
200061fc:	dd05      	ble.n	2000620a <_dtoa_r+0x7a2>
200061fe:	4659      	mov	r1, fp
20006200:	461a      	mov	r2, r3
20006202:	4620      	mov	r0, r4
20006204:	f001 fc3a 	bl	20007a7c <__lshift>
20006208:	4683      	mov	fp, r0
2000620a:	f1ba 0f00 	cmp.w	sl, #0
2000620e:	dd05      	ble.n	2000621c <_dtoa_r+0x7b4>
20006210:	9906      	ldr	r1, [sp, #24]
20006212:	4652      	mov	r2, sl
20006214:	4620      	mov	r0, r4
20006216:	f001 fc31 	bl	20007a7c <__lshift>
2000621a:	9006      	str	r0, [sp, #24]
2000621c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000621e:	2800      	cmp	r0, #0
20006220:	f040 8229 	bne.w	20006676 <_dtoa_r+0xc0e>
20006224:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006226:	9908      	ldr	r1, [sp, #32]
20006228:	2802      	cmp	r0, #2
2000622a:	bfd4      	ite	le
2000622c:	2300      	movle	r3, #0
2000622e:	2301      	movgt	r3, #1
20006230:	2900      	cmp	r1, #0
20006232:	bfcc      	ite	gt
20006234:	2300      	movgt	r3, #0
20006236:	f003 0301 	andle.w	r3, r3, #1
2000623a:	2b00      	cmp	r3, #0
2000623c:	f000 810c 	beq.w	20006458 <_dtoa_r+0x9f0>
20006240:	2900      	cmp	r1, #0
20006242:	f040 808c 	bne.w	2000635e <_dtoa_r+0x8f6>
20006246:	2205      	movs	r2, #5
20006248:	9906      	ldr	r1, [sp, #24]
2000624a:	9b08      	ldr	r3, [sp, #32]
2000624c:	4620      	mov	r0, r4
2000624e:	f001 fd17 	bl	20007c80 <__multadd>
20006252:	9006      	str	r0, [sp, #24]
20006254:	4658      	mov	r0, fp
20006256:	9906      	ldr	r1, [sp, #24]
20006258:	f001 f9a0 	bl	2000759c <__mcmp>
2000625c:	2800      	cmp	r0, #0
2000625e:	dd7e      	ble.n	2000635e <_dtoa_r+0x8f6>
20006260:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006262:	3601      	adds	r6, #1
20006264:	2700      	movs	r7, #0
20006266:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000626a:	2331      	movs	r3, #49	; 0x31
2000626c:	f805 3b01 	strb.w	r3, [r5], #1
20006270:	9906      	ldr	r1, [sp, #24]
20006272:	4620      	mov	r0, r4
20006274:	f001 facc 	bl	20007810 <_Bfree>
20006278:	f1ba 0f00 	cmp.w	sl, #0
2000627c:	f000 80d5 	beq.w	2000642a <_dtoa_r+0x9c2>
20006280:	1e3b      	subs	r3, r7, #0
20006282:	bf18      	it	ne
20006284:	2301      	movne	r3, #1
20006286:	4557      	cmp	r7, sl
20006288:	bf0c      	ite	eq
2000628a:	2300      	moveq	r3, #0
2000628c:	f003 0301 	andne.w	r3, r3, #1
20006290:	2b00      	cmp	r3, #0
20006292:	f040 80d0 	bne.w	20006436 <_dtoa_r+0x9ce>
20006296:	4651      	mov	r1, sl
20006298:	4620      	mov	r0, r4
2000629a:	f001 fab9 	bl	20007810 <_Bfree>
2000629e:	9612      	str	r6, [sp, #72]	; 0x48
200062a0:	4620      	mov	r0, r4
200062a2:	4659      	mov	r1, fp
200062a4:	f001 fab4 	bl	20007810 <_Bfree>
200062a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
200062aa:	1c53      	adds	r3, r2, #1
200062ac:	2200      	movs	r2, #0
200062ae:	702a      	strb	r2, [r5, #0]
200062b0:	982c      	ldr	r0, [sp, #176]	; 0xb0
200062b2:	992e      	ldr	r1, [sp, #184]	; 0xb8
200062b4:	6003      	str	r3, [r0, #0]
200062b6:	2900      	cmp	r1, #0
200062b8:	f000 81d4 	beq.w	20006664 <_dtoa_r+0xbfc>
200062bc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200062be:	9810      	ldr	r0, [sp, #64]	; 0x40
200062c0:	6015      	str	r5, [r2, #0]
200062c2:	e412      	b.n	20005aea <_dtoa_r+0x82>
200062c4:	2010      	movs	r0, #16
200062c6:	f7fd f951 	bl	2000356c <malloc>
200062ca:	60c6      	str	r6, [r0, #12]
200062cc:	6046      	str	r6, [r0, #4]
200062ce:	6086      	str	r6, [r0, #8]
200062d0:	6006      	str	r6, [r0, #0]
200062d2:	4606      	mov	r6, r0
200062d4:	6260      	str	r0, [r4, #36]	; 0x24
200062d6:	f7ff bbd2 	b.w	20005a7e <_dtoa_r+0x16>
200062da:	980f      	ldr	r0, [sp, #60]	; 0x3c
200062dc:	4271      	negs	r1, r6
200062de:	2200      	movs	r2, #0
200062e0:	9115      	str	r1, [sp, #84]	; 0x54
200062e2:	1b80      	subs	r0, r0, r6
200062e4:	9217      	str	r2, [sp, #92]	; 0x5c
200062e6:	900f      	str	r0, [sp, #60]	; 0x3c
200062e8:	e48a      	b.n	20005c00 <_dtoa_r+0x198>
200062ea:	2100      	movs	r1, #0
200062ec:	3e01      	subs	r6, #1
200062ee:	9118      	str	r1, [sp, #96]	; 0x60
200062f0:	e472      	b.n	20005bd8 <_dtoa_r+0x170>
200062f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200062f6:	f04f 0802 	mov.w	r8, #2
200062fa:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
200062fe:	e521      	b.n	20005d44 <_dtoa_r+0x2dc>
20006300:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006302:	2801      	cmp	r0, #1
20006304:	f340 826c 	ble.w	200067e0 <_dtoa_r+0xd78>
20006308:	9a08      	ldr	r2, [sp, #32]
2000630a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000630c:	1e53      	subs	r3, r2, #1
2000630e:	4298      	cmp	r0, r3
20006310:	f2c0 8258 	blt.w	200067c4 <_dtoa_r+0xd5c>
20006314:	1ac7      	subs	r7, r0, r3
20006316:	9b08      	ldr	r3, [sp, #32]
20006318:	2b00      	cmp	r3, #0
2000631a:	bfa8      	it	ge
2000631c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000631e:	f2c0 8273 	blt.w	20006808 <_dtoa_r+0xda0>
20006322:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006324:	4620      	mov	r0, r4
20006326:	2101      	movs	r1, #1
20006328:	449a      	add	sl, r3
2000632a:	18d2      	adds	r2, r2, r3
2000632c:	920f      	str	r2, [sp, #60]	; 0x3c
2000632e:	f001 fc9d 	bl	20007c6c <__i2b>
20006332:	900c      	str	r0, [sp, #48]	; 0x30
20006334:	e708      	b.n	20006148 <_dtoa_r+0x6e0>
20006336:	9b08      	ldr	r3, [sp, #32]
20006338:	b973      	cbnz	r3, 20006358 <_dtoa_r+0x8f0>
2000633a:	f240 0300 	movw	r3, #0
2000633e:	2200      	movs	r2, #0
20006340:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006344:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006348:	f7fc fece 	bl	200030e8 <__aeabi_dmul>
2000634c:	4642      	mov	r2, r8
2000634e:	464b      	mov	r3, r9
20006350:	f002 fb60 	bl	20008a14 <__aeabi_dcmpge>
20006354:	2800      	cmp	r0, #0
20006356:	d06a      	beq.n	2000642e <_dtoa_r+0x9c6>
20006358:	2200      	movs	r2, #0
2000635a:	9206      	str	r2, [sp, #24]
2000635c:	920c      	str	r2, [sp, #48]	; 0x30
2000635e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006360:	2700      	movs	r7, #0
20006362:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006366:	43de      	mvns	r6, r3
20006368:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000636a:	e781      	b.n	20006270 <_dtoa_r+0x808>
2000636c:	2100      	movs	r1, #0
2000636e:	9116      	str	r1, [sp, #88]	; 0x58
20006370:	982b      	ldr	r0, [sp, #172]	; 0xac
20006372:	2800      	cmp	r0, #0
20006374:	f340 819f 	ble.w	200066b6 <_dtoa_r+0xc4e>
20006378:	982b      	ldr	r0, [sp, #172]	; 0xac
2000637a:	4601      	mov	r1, r0
2000637c:	9011      	str	r0, [sp, #68]	; 0x44
2000637e:	9008      	str	r0, [sp, #32]
20006380:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006382:	2200      	movs	r2, #0
20006384:	2917      	cmp	r1, #23
20006386:	606a      	str	r2, [r5, #4]
20006388:	f240 82ab 	bls.w	200068e2 <_dtoa_r+0xe7a>
2000638c:	2304      	movs	r3, #4
2000638e:	005b      	lsls	r3, r3, #1
20006390:	3201      	adds	r2, #1
20006392:	f103 0014 	add.w	r0, r3, #20
20006396:	4288      	cmp	r0, r1
20006398:	d9f9      	bls.n	2000638e <_dtoa_r+0x926>
2000639a:	9b08      	ldr	r3, [sp, #32]
2000639c:	606a      	str	r2, [r5, #4]
2000639e:	2b0e      	cmp	r3, #14
200063a0:	bf8c      	ite	hi
200063a2:	2700      	movhi	r7, #0
200063a4:	f007 0701 	andls.w	r7, r7, #1
200063a8:	e49d      	b.n	20005ce6 <_dtoa_r+0x27e>
200063aa:	2201      	movs	r2, #1
200063ac:	9216      	str	r2, [sp, #88]	; 0x58
200063ae:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200063b0:	18f3      	adds	r3, r6, r3
200063b2:	9311      	str	r3, [sp, #68]	; 0x44
200063b4:	1c59      	adds	r1, r3, #1
200063b6:	2900      	cmp	r1, #0
200063b8:	bfc8      	it	gt
200063ba:	9108      	strgt	r1, [sp, #32]
200063bc:	dce0      	bgt.n	20006380 <_dtoa_r+0x918>
200063be:	290e      	cmp	r1, #14
200063c0:	bf8c      	ite	hi
200063c2:	2700      	movhi	r7, #0
200063c4:	f007 0701 	andls.w	r7, r7, #1
200063c8:	9108      	str	r1, [sp, #32]
200063ca:	e489      	b.n	20005ce0 <_dtoa_r+0x278>
200063cc:	2301      	movs	r3, #1
200063ce:	9316      	str	r3, [sp, #88]	; 0x58
200063d0:	e7ce      	b.n	20006370 <_dtoa_r+0x908>
200063d2:	2200      	movs	r2, #0
200063d4:	9216      	str	r2, [sp, #88]	; 0x58
200063d6:	e7ea      	b.n	200063ae <_dtoa_r+0x946>
200063d8:	f04f 33ff 	mov.w	r3, #4294967295
200063dc:	2700      	movs	r7, #0
200063de:	2001      	movs	r0, #1
200063e0:	9311      	str	r3, [sp, #68]	; 0x44
200063e2:	9016      	str	r0, [sp, #88]	; 0x58
200063e4:	9308      	str	r3, [sp, #32]
200063e6:	972b      	str	r7, [sp, #172]	; 0xac
200063e8:	e47a      	b.n	20005ce0 <_dtoa_r+0x278>
200063ea:	f1b8 0f00 	cmp.w	r8, #0
200063ee:	f47f aef2 	bne.w	200061d6 <_dtoa_r+0x76e>
200063f2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
200063f6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200063fa:	2b00      	cmp	r3, #0
200063fc:	f47f aeeb 	bne.w	200061d6 <_dtoa_r+0x76e>
20006400:	f240 0300 	movw	r3, #0
20006404:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006408:	ea09 0303 	and.w	r3, r9, r3
2000640c:	2b00      	cmp	r3, #0
2000640e:	f43f aee2 	beq.w	200061d6 <_dtoa_r+0x76e>
20006412:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006414:	f10a 0a01 	add.w	sl, sl, #1
20006418:	2701      	movs	r7, #1
2000641a:	3201      	adds	r2, #1
2000641c:	920f      	str	r2, [sp, #60]	; 0x3c
2000641e:	e6db      	b.n	200061d8 <_dtoa_r+0x770>
20006420:	4635      	mov	r5, r6
20006422:	465c      	mov	r4, fp
20006424:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006426:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000642a:	9612      	str	r6, [sp, #72]	; 0x48
2000642c:	e738      	b.n	200062a0 <_dtoa_r+0x838>
2000642e:	2000      	movs	r0, #0
20006430:	9006      	str	r0, [sp, #24]
20006432:	900c      	str	r0, [sp, #48]	; 0x30
20006434:	e714      	b.n	20006260 <_dtoa_r+0x7f8>
20006436:	4639      	mov	r1, r7
20006438:	4620      	mov	r0, r4
2000643a:	f001 f9e9 	bl	20007810 <_Bfree>
2000643e:	e72a      	b.n	20006296 <_dtoa_r+0x82e>
20006440:	f1c3 0320 	rsb	r3, r3, #32
20006444:	2b04      	cmp	r3, #4
20006446:	f340 8254 	ble.w	200068f2 <_dtoa_r+0xe8a>
2000644a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000644c:	3b04      	subs	r3, #4
2000644e:	449a      	add	sl, r3
20006450:	18ed      	adds	r5, r5, r3
20006452:	18c9      	adds	r1, r1, r3
20006454:	910f      	str	r1, [sp, #60]	; 0x3c
20006456:	e6cf      	b.n	200061f8 <_dtoa_r+0x790>
20006458:	9916      	ldr	r1, [sp, #88]	; 0x58
2000645a:	2900      	cmp	r1, #0
2000645c:	f000 8131 	beq.w	200066c2 <_dtoa_r+0xc5a>
20006460:	2d00      	cmp	r5, #0
20006462:	dd05      	ble.n	20006470 <_dtoa_r+0xa08>
20006464:	990c      	ldr	r1, [sp, #48]	; 0x30
20006466:	462a      	mov	r2, r5
20006468:	4620      	mov	r0, r4
2000646a:	f001 fb07 	bl	20007a7c <__lshift>
2000646e:	900c      	str	r0, [sp, #48]	; 0x30
20006470:	2f00      	cmp	r7, #0
20006472:	f040 81ea 	bne.w	2000684a <_dtoa_r+0xde2>
20006476:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000647a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000647c:	2301      	movs	r3, #1
2000647e:	f008 0001 	and.w	r0, r8, #1
20006482:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006484:	9011      	str	r0, [sp, #68]	; 0x44
20006486:	950f      	str	r5, [sp, #60]	; 0x3c
20006488:	461d      	mov	r5, r3
2000648a:	960c      	str	r6, [sp, #48]	; 0x30
2000648c:	9906      	ldr	r1, [sp, #24]
2000648e:	4658      	mov	r0, fp
20006490:	f7ff fa5a 	bl	20005948 <quorem>
20006494:	4639      	mov	r1, r7
20006496:	3030      	adds	r0, #48	; 0x30
20006498:	900b      	str	r0, [sp, #44]	; 0x2c
2000649a:	4658      	mov	r0, fp
2000649c:	f001 f87e 	bl	2000759c <__mcmp>
200064a0:	9906      	ldr	r1, [sp, #24]
200064a2:	4652      	mov	r2, sl
200064a4:	4606      	mov	r6, r0
200064a6:	4620      	mov	r0, r4
200064a8:	f001 fa6c 	bl	20007984 <__mdiff>
200064ac:	68c3      	ldr	r3, [r0, #12]
200064ae:	4680      	mov	r8, r0
200064b0:	2b00      	cmp	r3, #0
200064b2:	d03d      	beq.n	20006530 <_dtoa_r+0xac8>
200064b4:	f04f 0901 	mov.w	r9, #1
200064b8:	4641      	mov	r1, r8
200064ba:	4620      	mov	r0, r4
200064bc:	f001 f9a8 	bl	20007810 <_Bfree>
200064c0:	992a      	ldr	r1, [sp, #168]	; 0xa8
200064c2:	ea59 0101 	orrs.w	r1, r9, r1
200064c6:	d103      	bne.n	200064d0 <_dtoa_r+0xa68>
200064c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
200064ca:	2a00      	cmp	r2, #0
200064cc:	f000 81eb 	beq.w	200068a6 <_dtoa_r+0xe3e>
200064d0:	2e00      	cmp	r6, #0
200064d2:	f2c0 819e 	blt.w	20006812 <_dtoa_r+0xdaa>
200064d6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
200064d8:	4332      	orrs	r2, r6
200064da:	d103      	bne.n	200064e4 <_dtoa_r+0xa7c>
200064dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
200064de:	2b00      	cmp	r3, #0
200064e0:	f000 8197 	beq.w	20006812 <_dtoa_r+0xdaa>
200064e4:	f1b9 0f00 	cmp.w	r9, #0
200064e8:	f300 81ce 	bgt.w	20006888 <_dtoa_r+0xe20>
200064ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
200064ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200064f0:	f801 2b01 	strb.w	r2, [r1], #1
200064f4:	9b08      	ldr	r3, [sp, #32]
200064f6:	910f      	str	r1, [sp, #60]	; 0x3c
200064f8:	429d      	cmp	r5, r3
200064fa:	f000 81c2 	beq.w	20006882 <_dtoa_r+0xe1a>
200064fe:	4659      	mov	r1, fp
20006500:	220a      	movs	r2, #10
20006502:	2300      	movs	r3, #0
20006504:	4620      	mov	r0, r4
20006506:	f001 fbbb 	bl	20007c80 <__multadd>
2000650a:	4557      	cmp	r7, sl
2000650c:	4639      	mov	r1, r7
2000650e:	4683      	mov	fp, r0
20006510:	d014      	beq.n	2000653c <_dtoa_r+0xad4>
20006512:	220a      	movs	r2, #10
20006514:	2300      	movs	r3, #0
20006516:	4620      	mov	r0, r4
20006518:	3501      	adds	r5, #1
2000651a:	f001 fbb1 	bl	20007c80 <__multadd>
2000651e:	4651      	mov	r1, sl
20006520:	220a      	movs	r2, #10
20006522:	2300      	movs	r3, #0
20006524:	4607      	mov	r7, r0
20006526:	4620      	mov	r0, r4
20006528:	f001 fbaa 	bl	20007c80 <__multadd>
2000652c:	4682      	mov	sl, r0
2000652e:	e7ad      	b.n	2000648c <_dtoa_r+0xa24>
20006530:	4658      	mov	r0, fp
20006532:	4641      	mov	r1, r8
20006534:	f001 f832 	bl	2000759c <__mcmp>
20006538:	4681      	mov	r9, r0
2000653a:	e7bd      	b.n	200064b8 <_dtoa_r+0xa50>
2000653c:	4620      	mov	r0, r4
2000653e:	220a      	movs	r2, #10
20006540:	2300      	movs	r3, #0
20006542:	3501      	adds	r5, #1
20006544:	f001 fb9c 	bl	20007c80 <__multadd>
20006548:	4607      	mov	r7, r0
2000654a:	4682      	mov	sl, r0
2000654c:	e79e      	b.n	2000648c <_dtoa_r+0xa24>
2000654e:	9612      	str	r6, [sp, #72]	; 0x48
20006550:	f8dd c020 	ldr.w	ip, [sp, #32]
20006554:	e459      	b.n	20005e0a <_dtoa_r+0x3a2>
20006556:	4275      	negs	r5, r6
20006558:	2d00      	cmp	r5, #0
2000655a:	f040 8101 	bne.w	20006760 <_dtoa_r+0xcf8>
2000655e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006562:	f04f 0802 	mov.w	r8, #2
20006566:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000656a:	e40c      	b.n	20005d86 <_dtoa_r+0x31e>
2000656c:	f249 61a8 	movw	r1, #38568	; 0x96a8
20006570:	4642      	mov	r2, r8
20006572:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006576:	464b      	mov	r3, r9
20006578:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
2000657c:	f8cd c00c 	str.w	ip, [sp, #12]
20006580:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006582:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20006586:	f7fc fdaf 	bl	200030e8 <__aeabi_dmul>
2000658a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
2000658e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006592:	f002 fa53 	bl	20008a3c <__aeabi_d2iz>
20006596:	4607      	mov	r7, r0
20006598:	f7fc fd40 	bl	2000301c <__aeabi_i2d>
2000659c:	460b      	mov	r3, r1
2000659e:	4602      	mov	r2, r0
200065a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200065a4:	f7fc fbec 	bl	20002d80 <__aeabi_dsub>
200065a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
200065ac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200065b0:	f805 3b01 	strb.w	r3, [r5], #1
200065b4:	f8dd c00c 	ldr.w	ip, [sp, #12]
200065b8:	f1bc 0f01 	cmp.w	ip, #1
200065bc:	d029      	beq.n	20006612 <_dtoa_r+0xbaa>
200065be:	46d1      	mov	r9, sl
200065c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200065c4:	46b2      	mov	sl, r6
200065c6:	9e10      	ldr	r6, [sp, #64]	; 0x40
200065c8:	951c      	str	r5, [sp, #112]	; 0x70
200065ca:	2701      	movs	r7, #1
200065cc:	4665      	mov	r5, ip
200065ce:	46a0      	mov	r8, r4
200065d0:	f240 0300 	movw	r3, #0
200065d4:	2200      	movs	r2, #0
200065d6:	f2c4 0324 	movt	r3, #16420	; 0x4024
200065da:	f7fc fd85 	bl	200030e8 <__aeabi_dmul>
200065de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200065e2:	f002 fa2b 	bl	20008a3c <__aeabi_d2iz>
200065e6:	4604      	mov	r4, r0
200065e8:	f7fc fd18 	bl	2000301c <__aeabi_i2d>
200065ec:	3430      	adds	r4, #48	; 0x30
200065ee:	4602      	mov	r2, r0
200065f0:	460b      	mov	r3, r1
200065f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200065f6:	f7fc fbc3 	bl	20002d80 <__aeabi_dsub>
200065fa:	55f4      	strb	r4, [r6, r7]
200065fc:	3701      	adds	r7, #1
200065fe:	42af      	cmp	r7, r5
20006600:	d1e6      	bne.n	200065d0 <_dtoa_r+0xb68>
20006602:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20006604:	3f01      	subs	r7, #1
20006606:	4656      	mov	r6, sl
20006608:	4644      	mov	r4, r8
2000660a:	46ca      	mov	sl, r9
2000660c:	19ed      	adds	r5, r5, r7
2000660e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006612:	f240 0300 	movw	r3, #0
20006616:	2200      	movs	r2, #0
20006618:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
2000661c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006620:	f7fc fbb0 	bl	20002d84 <__adddf3>
20006624:	4602      	mov	r2, r0
20006626:	460b      	mov	r3, r1
20006628:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000662c:	f002 f9fc 	bl	20008a28 <__aeabi_dcmpgt>
20006630:	b9f0      	cbnz	r0, 20006670 <_dtoa_r+0xc08>
20006632:	f240 0100 	movw	r1, #0
20006636:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
2000663a:	2000      	movs	r0, #0
2000663c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006640:	f7fc fb9e 	bl	20002d80 <__aeabi_dsub>
20006644:	4602      	mov	r2, r0
20006646:	460b      	mov	r3, r1
20006648:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000664c:	f002 f9ce 	bl	200089ec <__aeabi_dcmplt>
20006650:	2800      	cmp	r0, #0
20006652:	f43f acac 	beq.w	20005fae <_dtoa_r+0x546>
20006656:	462b      	mov	r3, r5
20006658:	461d      	mov	r5, r3
2000665a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000665e:	2a30      	cmp	r2, #48	; 0x30
20006660:	d0fa      	beq.n	20006658 <_dtoa_r+0xbf0>
20006662:	e61d      	b.n	200062a0 <_dtoa_r+0x838>
20006664:	9810      	ldr	r0, [sp, #64]	; 0x40
20006666:	f7ff ba40 	b.w	20005aea <_dtoa_r+0x82>
2000666a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000666e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006670:	9e12      	ldr	r6, [sp, #72]	; 0x48
20006672:	9910      	ldr	r1, [sp, #64]	; 0x40
20006674:	e550      	b.n	20006118 <_dtoa_r+0x6b0>
20006676:	4658      	mov	r0, fp
20006678:	9906      	ldr	r1, [sp, #24]
2000667a:	f000 ff8f 	bl	2000759c <__mcmp>
2000667e:	2800      	cmp	r0, #0
20006680:	f6bf add0 	bge.w	20006224 <_dtoa_r+0x7bc>
20006684:	4659      	mov	r1, fp
20006686:	4620      	mov	r0, r4
20006688:	220a      	movs	r2, #10
2000668a:	2300      	movs	r3, #0
2000668c:	f001 faf8 	bl	20007c80 <__multadd>
20006690:	9916      	ldr	r1, [sp, #88]	; 0x58
20006692:	3e01      	subs	r6, #1
20006694:	4683      	mov	fp, r0
20006696:	2900      	cmp	r1, #0
20006698:	f040 8119 	bne.w	200068ce <_dtoa_r+0xe66>
2000669c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000669e:	9208      	str	r2, [sp, #32]
200066a0:	e5c0      	b.n	20006224 <_dtoa_r+0x7bc>
200066a2:	9806      	ldr	r0, [sp, #24]
200066a4:	6903      	ldr	r3, [r0, #16]
200066a6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200066aa:	6918      	ldr	r0, [r3, #16]
200066ac:	f000 ff24 	bl	200074f8 <__hi0bits>
200066b0:	f1c0 0320 	rsb	r3, r0, #32
200066b4:	e595      	b.n	200061e2 <_dtoa_r+0x77a>
200066b6:	2101      	movs	r1, #1
200066b8:	9111      	str	r1, [sp, #68]	; 0x44
200066ba:	9108      	str	r1, [sp, #32]
200066bc:	912b      	str	r1, [sp, #172]	; 0xac
200066be:	f7ff bb0f 	b.w	20005ce0 <_dtoa_r+0x278>
200066c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
200066c4:	46b1      	mov	r9, r6
200066c6:	9f16      	ldr	r7, [sp, #88]	; 0x58
200066c8:	46aa      	mov	sl, r5
200066ca:	f8dd 8018 	ldr.w	r8, [sp, #24]
200066ce:	9e08      	ldr	r6, [sp, #32]
200066d0:	e002      	b.n	200066d8 <_dtoa_r+0xc70>
200066d2:	f001 fad5 	bl	20007c80 <__multadd>
200066d6:	4683      	mov	fp, r0
200066d8:	4641      	mov	r1, r8
200066da:	4658      	mov	r0, fp
200066dc:	f7ff f934 	bl	20005948 <quorem>
200066e0:	3501      	adds	r5, #1
200066e2:	220a      	movs	r2, #10
200066e4:	2300      	movs	r3, #0
200066e6:	4659      	mov	r1, fp
200066e8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200066ec:	f80a c007 	strb.w	ip, [sl, r7]
200066f0:	3701      	adds	r7, #1
200066f2:	4620      	mov	r0, r4
200066f4:	42be      	cmp	r6, r7
200066f6:	dcec      	bgt.n	200066d2 <_dtoa_r+0xc6a>
200066f8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200066fc:	464e      	mov	r6, r9
200066fe:	2700      	movs	r7, #0
20006700:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006704:	4659      	mov	r1, fp
20006706:	2201      	movs	r2, #1
20006708:	4620      	mov	r0, r4
2000670a:	f001 f9b7 	bl	20007a7c <__lshift>
2000670e:	9906      	ldr	r1, [sp, #24]
20006710:	4683      	mov	fp, r0
20006712:	f000 ff43 	bl	2000759c <__mcmp>
20006716:	2800      	cmp	r0, #0
20006718:	dd0f      	ble.n	2000673a <_dtoa_r+0xcd2>
2000671a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000671c:	e000      	b.n	20006720 <_dtoa_r+0xcb8>
2000671e:	461d      	mov	r5, r3
20006720:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006724:	1e6b      	subs	r3, r5, #1
20006726:	2a39      	cmp	r2, #57	; 0x39
20006728:	f040 808c 	bne.w	20006844 <_dtoa_r+0xddc>
2000672c:	428b      	cmp	r3, r1
2000672e:	d1f6      	bne.n	2000671e <_dtoa_r+0xcb6>
20006730:	9910      	ldr	r1, [sp, #64]	; 0x40
20006732:	2331      	movs	r3, #49	; 0x31
20006734:	3601      	adds	r6, #1
20006736:	700b      	strb	r3, [r1, #0]
20006738:	e59a      	b.n	20006270 <_dtoa_r+0x808>
2000673a:	d103      	bne.n	20006744 <_dtoa_r+0xcdc>
2000673c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000673e:	f010 0f01 	tst.w	r0, #1
20006742:	d1ea      	bne.n	2000671a <_dtoa_r+0xcb2>
20006744:	462b      	mov	r3, r5
20006746:	461d      	mov	r5, r3
20006748:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000674c:	2a30      	cmp	r2, #48	; 0x30
2000674e:	d0fa      	beq.n	20006746 <_dtoa_r+0xcde>
20006750:	e58e      	b.n	20006270 <_dtoa_r+0x808>
20006752:	4659      	mov	r1, fp
20006754:	9a15      	ldr	r2, [sp, #84]	; 0x54
20006756:	4620      	mov	r0, r4
20006758:	f001 fad6 	bl	20007d08 <__pow5mult>
2000675c:	4683      	mov	fp, r0
2000675e:	e528      	b.n	200061b2 <_dtoa_r+0x74a>
20006760:	f005 030f 	and.w	r3, r5, #15
20006764:	f249 62a8 	movw	r2, #38568	; 0x96a8
20006768:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000676c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006770:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20006774:	e9d3 2300 	ldrd	r2, r3, [r3]
20006778:	f7fc fcb6 	bl	200030e8 <__aeabi_dmul>
2000677c:	112d      	asrs	r5, r5, #4
2000677e:	bf08      	it	eq
20006780:	f04f 0802 	moveq.w	r8, #2
20006784:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006788:	f43f aafd 	beq.w	20005d86 <_dtoa_r+0x31e>
2000678c:	f249 7780 	movw	r7, #38784	; 0x9780
20006790:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006794:	f04f 0802 	mov.w	r8, #2
20006798:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000679c:	f015 0f01 	tst.w	r5, #1
200067a0:	4610      	mov	r0, r2
200067a2:	4619      	mov	r1, r3
200067a4:	d007      	beq.n	200067b6 <_dtoa_r+0xd4e>
200067a6:	e9d7 2300 	ldrd	r2, r3, [r7]
200067aa:	f108 0801 	add.w	r8, r8, #1
200067ae:	f7fc fc9b 	bl	200030e8 <__aeabi_dmul>
200067b2:	4602      	mov	r2, r0
200067b4:	460b      	mov	r3, r1
200067b6:	3708      	adds	r7, #8
200067b8:	106d      	asrs	r5, r5, #1
200067ba:	d1ef      	bne.n	2000679c <_dtoa_r+0xd34>
200067bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200067c0:	f7ff bae1 	b.w	20005d86 <_dtoa_r+0x31e>
200067c4:	9915      	ldr	r1, [sp, #84]	; 0x54
200067c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200067c8:	1a5b      	subs	r3, r3, r1
200067ca:	18c9      	adds	r1, r1, r3
200067cc:	18d2      	adds	r2, r2, r3
200067ce:	9115      	str	r1, [sp, #84]	; 0x54
200067d0:	9217      	str	r2, [sp, #92]	; 0x5c
200067d2:	e5a0      	b.n	20006316 <_dtoa_r+0x8ae>
200067d4:	4659      	mov	r1, fp
200067d6:	4620      	mov	r0, r4
200067d8:	f001 fa96 	bl	20007d08 <__pow5mult>
200067dc:	4683      	mov	fp, r0
200067de:	e4e8      	b.n	200061b2 <_dtoa_r+0x74a>
200067e0:	9919      	ldr	r1, [sp, #100]	; 0x64
200067e2:	2900      	cmp	r1, #0
200067e4:	d047      	beq.n	20006876 <_dtoa_r+0xe0e>
200067e6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200067ea:	9f15      	ldr	r7, [sp, #84]	; 0x54
200067ec:	3303      	adds	r3, #3
200067ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200067f0:	e597      	b.n	20006322 <_dtoa_r+0x8ba>
200067f2:	3201      	adds	r2, #1
200067f4:	b2d2      	uxtb	r2, r2
200067f6:	e49d      	b.n	20006134 <_dtoa_r+0x6cc>
200067f8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200067fc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20006800:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20006802:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006804:	f7ff bbd3 	b.w	20005fae <_dtoa_r+0x546>
20006808:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000680a:	2300      	movs	r3, #0
2000680c:	9808      	ldr	r0, [sp, #32]
2000680e:	1a0d      	subs	r5, r1, r0
20006810:	e587      	b.n	20006322 <_dtoa_r+0x8ba>
20006812:	f1b9 0f00 	cmp.w	r9, #0
20006816:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006818:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000681a:	dd0f      	ble.n	2000683c <_dtoa_r+0xdd4>
2000681c:	4659      	mov	r1, fp
2000681e:	2201      	movs	r2, #1
20006820:	4620      	mov	r0, r4
20006822:	f001 f92b 	bl	20007a7c <__lshift>
20006826:	9906      	ldr	r1, [sp, #24]
20006828:	4683      	mov	fp, r0
2000682a:	f000 feb7 	bl	2000759c <__mcmp>
2000682e:	2800      	cmp	r0, #0
20006830:	dd47      	ble.n	200068c2 <_dtoa_r+0xe5a>
20006832:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006834:	2939      	cmp	r1, #57	; 0x39
20006836:	d031      	beq.n	2000689c <_dtoa_r+0xe34>
20006838:	3101      	adds	r1, #1
2000683a:	910b      	str	r1, [sp, #44]	; 0x2c
2000683c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000683e:	f805 2b01 	strb.w	r2, [r5], #1
20006842:	e515      	b.n	20006270 <_dtoa_r+0x808>
20006844:	3201      	adds	r2, #1
20006846:	701a      	strb	r2, [r3, #0]
20006848:	e512      	b.n	20006270 <_dtoa_r+0x808>
2000684a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000684c:	4620      	mov	r0, r4
2000684e:	6851      	ldr	r1, [r2, #4]
20006850:	f000 fffa 	bl	20007848 <_Balloc>
20006854:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20006856:	f103 010c 	add.w	r1, r3, #12
2000685a:	691a      	ldr	r2, [r3, #16]
2000685c:	3202      	adds	r2, #2
2000685e:	0092      	lsls	r2, r2, #2
20006860:	4605      	mov	r5, r0
20006862:	300c      	adds	r0, #12
20006864:	f7fd f95c 	bl	20003b20 <memcpy>
20006868:	4620      	mov	r0, r4
2000686a:	4629      	mov	r1, r5
2000686c:	2201      	movs	r2, #1
2000686e:	f001 f905 	bl	20007a7c <__lshift>
20006872:	4682      	mov	sl, r0
20006874:	e601      	b.n	2000647a <_dtoa_r+0xa12>
20006876:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20006878:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000687a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000687c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20006880:	e54f      	b.n	20006322 <_dtoa_r+0x8ba>
20006882:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006884:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006886:	e73d      	b.n	20006704 <_dtoa_r+0xc9c>
20006888:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000688a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000688c:	2b39      	cmp	r3, #57	; 0x39
2000688e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006890:	d004      	beq.n	2000689c <_dtoa_r+0xe34>
20006892:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006894:	1c43      	adds	r3, r0, #1
20006896:	f805 3b01 	strb.w	r3, [r5], #1
2000689a:	e4e9      	b.n	20006270 <_dtoa_r+0x808>
2000689c:	2339      	movs	r3, #57	; 0x39
2000689e:	f805 3b01 	strb.w	r3, [r5], #1
200068a2:	9910      	ldr	r1, [sp, #64]	; 0x40
200068a4:	e73c      	b.n	20006720 <_dtoa_r+0xcb8>
200068a6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200068a8:	4633      	mov	r3, r6
200068aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200068ac:	2839      	cmp	r0, #57	; 0x39
200068ae:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200068b0:	d0f4      	beq.n	2000689c <_dtoa_r+0xe34>
200068b2:	2b00      	cmp	r3, #0
200068b4:	dd01      	ble.n	200068ba <_dtoa_r+0xe52>
200068b6:	3001      	adds	r0, #1
200068b8:	900b      	str	r0, [sp, #44]	; 0x2c
200068ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
200068bc:	f805 1b01 	strb.w	r1, [r5], #1
200068c0:	e4d6      	b.n	20006270 <_dtoa_r+0x808>
200068c2:	d1bb      	bne.n	2000683c <_dtoa_r+0xdd4>
200068c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200068c6:	f010 0f01 	tst.w	r0, #1
200068ca:	d0b7      	beq.n	2000683c <_dtoa_r+0xdd4>
200068cc:	e7b1      	b.n	20006832 <_dtoa_r+0xdca>
200068ce:	2300      	movs	r3, #0
200068d0:	990c      	ldr	r1, [sp, #48]	; 0x30
200068d2:	4620      	mov	r0, r4
200068d4:	220a      	movs	r2, #10
200068d6:	f001 f9d3 	bl	20007c80 <__multadd>
200068da:	9b11      	ldr	r3, [sp, #68]	; 0x44
200068dc:	9308      	str	r3, [sp, #32]
200068de:	900c      	str	r0, [sp, #48]	; 0x30
200068e0:	e4a0      	b.n	20006224 <_dtoa_r+0x7bc>
200068e2:	9908      	ldr	r1, [sp, #32]
200068e4:	290e      	cmp	r1, #14
200068e6:	bf8c      	ite	hi
200068e8:	2700      	movhi	r7, #0
200068ea:	f007 0701 	andls.w	r7, r7, #1
200068ee:	f7ff b9fa 	b.w	20005ce6 <_dtoa_r+0x27e>
200068f2:	f43f ac81 	beq.w	200061f8 <_dtoa_r+0x790>
200068f6:	331c      	adds	r3, #28
200068f8:	e479      	b.n	200061ee <_dtoa_r+0x786>
200068fa:	2701      	movs	r7, #1
200068fc:	f7ff b98a 	b.w	20005c14 <_dtoa_r+0x1ac>

20006900 <_fflush_r>:
20006900:	690b      	ldr	r3, [r1, #16]
20006902:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006906:	460c      	mov	r4, r1
20006908:	4680      	mov	r8, r0
2000690a:	2b00      	cmp	r3, #0
2000690c:	d071      	beq.n	200069f2 <_fflush_r+0xf2>
2000690e:	b110      	cbz	r0, 20006916 <_fflush_r+0x16>
20006910:	6983      	ldr	r3, [r0, #24]
20006912:	2b00      	cmp	r3, #0
20006914:	d078      	beq.n	20006a08 <_fflush_r+0x108>
20006916:	f249 6300 	movw	r3, #38400	; 0x9600
2000691a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000691e:	429c      	cmp	r4, r3
20006920:	bf08      	it	eq
20006922:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20006926:	d010      	beq.n	2000694a <_fflush_r+0x4a>
20006928:	f249 6320 	movw	r3, #38432	; 0x9620
2000692c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006930:	429c      	cmp	r4, r3
20006932:	bf08      	it	eq
20006934:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20006938:	d007      	beq.n	2000694a <_fflush_r+0x4a>
2000693a:	f249 6340 	movw	r3, #38464	; 0x9640
2000693e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006942:	429c      	cmp	r4, r3
20006944:	bf08      	it	eq
20006946:	f8d8 400c 	ldreq.w	r4, [r8, #12]
2000694a:	89a3      	ldrh	r3, [r4, #12]
2000694c:	b21a      	sxth	r2, r3
2000694e:	f012 0f08 	tst.w	r2, #8
20006952:	d135      	bne.n	200069c0 <_fflush_r+0xc0>
20006954:	6862      	ldr	r2, [r4, #4]
20006956:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000695a:	81a3      	strh	r3, [r4, #12]
2000695c:	2a00      	cmp	r2, #0
2000695e:	dd5e      	ble.n	20006a1e <_fflush_r+0x11e>
20006960:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006962:	2e00      	cmp	r6, #0
20006964:	d045      	beq.n	200069f2 <_fflush_r+0xf2>
20006966:	b29b      	uxth	r3, r3
20006968:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
2000696c:	bf18      	it	ne
2000696e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20006970:	d059      	beq.n	20006a26 <_fflush_r+0x126>
20006972:	f013 0f04 	tst.w	r3, #4
20006976:	d14a      	bne.n	20006a0e <_fflush_r+0x10e>
20006978:	2300      	movs	r3, #0
2000697a:	4640      	mov	r0, r8
2000697c:	6a21      	ldr	r1, [r4, #32]
2000697e:	462a      	mov	r2, r5
20006980:	47b0      	blx	r6
20006982:	4285      	cmp	r5, r0
20006984:	d138      	bne.n	200069f8 <_fflush_r+0xf8>
20006986:	89a1      	ldrh	r1, [r4, #12]
20006988:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
2000698c:	6922      	ldr	r2, [r4, #16]
2000698e:	f2c0 0300 	movt	r3, #0
20006992:	ea01 0303 	and.w	r3, r1, r3
20006996:	2100      	movs	r1, #0
20006998:	6061      	str	r1, [r4, #4]
2000699a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
2000699e:	6b61      	ldr	r1, [r4, #52]	; 0x34
200069a0:	81a3      	strh	r3, [r4, #12]
200069a2:	6022      	str	r2, [r4, #0]
200069a4:	bf18      	it	ne
200069a6:	6565      	strne	r5, [r4, #84]	; 0x54
200069a8:	b319      	cbz	r1, 200069f2 <_fflush_r+0xf2>
200069aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
200069ae:	4299      	cmp	r1, r3
200069b0:	d002      	beq.n	200069b8 <_fflush_r+0xb8>
200069b2:	4640      	mov	r0, r8
200069b4:	f000 f998 	bl	20006ce8 <_free_r>
200069b8:	2000      	movs	r0, #0
200069ba:	6360      	str	r0, [r4, #52]	; 0x34
200069bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200069c0:	6926      	ldr	r6, [r4, #16]
200069c2:	b1b6      	cbz	r6, 200069f2 <_fflush_r+0xf2>
200069c4:	6825      	ldr	r5, [r4, #0]
200069c6:	6026      	str	r6, [r4, #0]
200069c8:	1bad      	subs	r5, r5, r6
200069ca:	f012 0f03 	tst.w	r2, #3
200069ce:	bf0c      	ite	eq
200069d0:	6963      	ldreq	r3, [r4, #20]
200069d2:	2300      	movne	r3, #0
200069d4:	60a3      	str	r3, [r4, #8]
200069d6:	e00a      	b.n	200069ee <_fflush_r+0xee>
200069d8:	4632      	mov	r2, r6
200069da:	462b      	mov	r3, r5
200069dc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200069de:	4640      	mov	r0, r8
200069e0:	6a21      	ldr	r1, [r4, #32]
200069e2:	47b8      	blx	r7
200069e4:	2800      	cmp	r0, #0
200069e6:	ebc0 0505 	rsb	r5, r0, r5
200069ea:	4406      	add	r6, r0
200069ec:	dd04      	ble.n	200069f8 <_fflush_r+0xf8>
200069ee:	2d00      	cmp	r5, #0
200069f0:	dcf2      	bgt.n	200069d8 <_fflush_r+0xd8>
200069f2:	2000      	movs	r0, #0
200069f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200069f8:	89a3      	ldrh	r3, [r4, #12]
200069fa:	f04f 30ff 	mov.w	r0, #4294967295
200069fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006a02:	81a3      	strh	r3, [r4, #12]
20006a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006a08:	f000 f8ea 	bl	20006be0 <__sinit>
20006a0c:	e783      	b.n	20006916 <_fflush_r+0x16>
20006a0e:	6862      	ldr	r2, [r4, #4]
20006a10:	6b63      	ldr	r3, [r4, #52]	; 0x34
20006a12:	1aad      	subs	r5, r5, r2
20006a14:	2b00      	cmp	r3, #0
20006a16:	d0af      	beq.n	20006978 <_fflush_r+0x78>
20006a18:	6c23      	ldr	r3, [r4, #64]	; 0x40
20006a1a:	1aed      	subs	r5, r5, r3
20006a1c:	e7ac      	b.n	20006978 <_fflush_r+0x78>
20006a1e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20006a20:	2a00      	cmp	r2, #0
20006a22:	dc9d      	bgt.n	20006960 <_fflush_r+0x60>
20006a24:	e7e5      	b.n	200069f2 <_fflush_r+0xf2>
20006a26:	2301      	movs	r3, #1
20006a28:	4640      	mov	r0, r8
20006a2a:	6a21      	ldr	r1, [r4, #32]
20006a2c:	47b0      	blx	r6
20006a2e:	f1b0 3fff 	cmp.w	r0, #4294967295
20006a32:	4605      	mov	r5, r0
20006a34:	d002      	beq.n	20006a3c <_fflush_r+0x13c>
20006a36:	89a3      	ldrh	r3, [r4, #12]
20006a38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006a3a:	e79a      	b.n	20006972 <_fflush_r+0x72>
20006a3c:	f8d8 3000 	ldr.w	r3, [r8]
20006a40:	2b1d      	cmp	r3, #29
20006a42:	d0d6      	beq.n	200069f2 <_fflush_r+0xf2>
20006a44:	89a3      	ldrh	r3, [r4, #12]
20006a46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006a4a:	81a3      	strh	r3, [r4, #12]
20006a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20006a50 <fflush>:
20006a50:	4601      	mov	r1, r0
20006a52:	b128      	cbz	r0, 20006a60 <fflush+0x10>
20006a54:	f649 0324 	movw	r3, #38948	; 0x9824
20006a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a5c:	6818      	ldr	r0, [r3, #0]
20006a5e:	e74f      	b.n	20006900 <_fflush_r>
20006a60:	f249 5380 	movw	r3, #38272	; 0x9580
20006a64:	f646 1101 	movw	r1, #26881	; 0x6901
20006a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a6c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006a70:	6818      	ldr	r0, [r3, #0]
20006a72:	f000 bbb3 	b.w	200071dc <_fwalk_reent>
20006a76:	bf00      	nop

20006a78 <__sfp_lock_acquire>:
20006a78:	4770      	bx	lr
20006a7a:	bf00      	nop

20006a7c <__sfp_lock_release>:
20006a7c:	4770      	bx	lr
20006a7e:	bf00      	nop

20006a80 <__sinit_lock_acquire>:
20006a80:	4770      	bx	lr
20006a82:	bf00      	nop

20006a84 <__sinit_lock_release>:
20006a84:	4770      	bx	lr
20006a86:	bf00      	nop

20006a88 <__fp_lock>:
20006a88:	2000      	movs	r0, #0
20006a8a:	4770      	bx	lr

20006a8c <__fp_unlock>:
20006a8c:	2000      	movs	r0, #0
20006a8e:	4770      	bx	lr

20006a90 <__fp_unlock_all>:
20006a90:	f649 0324 	movw	r3, #38948	; 0x9824
20006a94:	f646 218d 	movw	r1, #27277	; 0x6a8d
20006a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a9c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006aa0:	6818      	ldr	r0, [r3, #0]
20006aa2:	f000 bbc5 	b.w	20007230 <_fwalk>
20006aa6:	bf00      	nop

20006aa8 <__fp_lock_all>:
20006aa8:	f649 0324 	movw	r3, #38948	; 0x9824
20006aac:	f646 2189 	movw	r1, #27273	; 0x6a89
20006ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006ab4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006ab8:	6818      	ldr	r0, [r3, #0]
20006aba:	f000 bbb9 	b.w	20007230 <_fwalk>
20006abe:	bf00      	nop

20006ac0 <_cleanup_r>:
20006ac0:	f248 51f1 	movw	r1, #34289	; 0x85f1
20006ac4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006ac8:	f000 bbb2 	b.w	20007230 <_fwalk>

20006acc <_cleanup>:
20006acc:	f249 5380 	movw	r3, #38272	; 0x9580
20006ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006ad4:	6818      	ldr	r0, [r3, #0]
20006ad6:	e7f3      	b.n	20006ac0 <_cleanup_r>

20006ad8 <std>:
20006ad8:	b510      	push	{r4, lr}
20006ada:	4604      	mov	r4, r0
20006adc:	2300      	movs	r3, #0
20006ade:	305c      	adds	r0, #92	; 0x5c
20006ae0:	81a1      	strh	r1, [r4, #12]
20006ae2:	4619      	mov	r1, r3
20006ae4:	81e2      	strh	r2, [r4, #14]
20006ae6:	2208      	movs	r2, #8
20006ae8:	6023      	str	r3, [r4, #0]
20006aea:	6063      	str	r3, [r4, #4]
20006aec:	60a3      	str	r3, [r4, #8]
20006aee:	6663      	str	r3, [r4, #100]	; 0x64
20006af0:	6123      	str	r3, [r4, #16]
20006af2:	6163      	str	r3, [r4, #20]
20006af4:	61a3      	str	r3, [r4, #24]
20006af6:	f7fd f8db 	bl	20003cb0 <memset>
20006afa:	f248 20b1 	movw	r0, #33457	; 0x82b1
20006afe:	f248 2175 	movw	r1, #33397	; 0x8275
20006b02:	f248 224d 	movw	r2, #33357	; 0x824d
20006b06:	f248 2345 	movw	r3, #33349	; 0x8245
20006b0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006b0e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006b12:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b1a:	6260      	str	r0, [r4, #36]	; 0x24
20006b1c:	62a1      	str	r1, [r4, #40]	; 0x28
20006b1e:	62e2      	str	r2, [r4, #44]	; 0x2c
20006b20:	6323      	str	r3, [r4, #48]	; 0x30
20006b22:	6224      	str	r4, [r4, #32]
20006b24:	bd10      	pop	{r4, pc}
20006b26:	bf00      	nop

20006b28 <__sfmoreglue>:
20006b28:	b570      	push	{r4, r5, r6, lr}
20006b2a:	2568      	movs	r5, #104	; 0x68
20006b2c:	460e      	mov	r6, r1
20006b2e:	fb05 f501 	mul.w	r5, r5, r1
20006b32:	f105 010c 	add.w	r1, r5, #12
20006b36:	f7fc fd21 	bl	2000357c <_malloc_r>
20006b3a:	4604      	mov	r4, r0
20006b3c:	b148      	cbz	r0, 20006b52 <__sfmoreglue+0x2a>
20006b3e:	f100 030c 	add.w	r3, r0, #12
20006b42:	2100      	movs	r1, #0
20006b44:	6046      	str	r6, [r0, #4]
20006b46:	462a      	mov	r2, r5
20006b48:	4618      	mov	r0, r3
20006b4a:	6021      	str	r1, [r4, #0]
20006b4c:	60a3      	str	r3, [r4, #8]
20006b4e:	f7fd f8af 	bl	20003cb0 <memset>
20006b52:	4620      	mov	r0, r4
20006b54:	bd70      	pop	{r4, r5, r6, pc}
20006b56:	bf00      	nop

20006b58 <__sfp>:
20006b58:	f249 5380 	movw	r3, #38272	; 0x9580
20006b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b60:	b570      	push	{r4, r5, r6, lr}
20006b62:	681d      	ldr	r5, [r3, #0]
20006b64:	4606      	mov	r6, r0
20006b66:	69ab      	ldr	r3, [r5, #24]
20006b68:	2b00      	cmp	r3, #0
20006b6a:	d02a      	beq.n	20006bc2 <__sfp+0x6a>
20006b6c:	35d8      	adds	r5, #216	; 0xd8
20006b6e:	686b      	ldr	r3, [r5, #4]
20006b70:	68ac      	ldr	r4, [r5, #8]
20006b72:	3b01      	subs	r3, #1
20006b74:	d503      	bpl.n	20006b7e <__sfp+0x26>
20006b76:	e020      	b.n	20006bba <__sfp+0x62>
20006b78:	3468      	adds	r4, #104	; 0x68
20006b7a:	3b01      	subs	r3, #1
20006b7c:	d41d      	bmi.n	20006bba <__sfp+0x62>
20006b7e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20006b82:	2a00      	cmp	r2, #0
20006b84:	d1f8      	bne.n	20006b78 <__sfp+0x20>
20006b86:	2500      	movs	r5, #0
20006b88:	f04f 33ff 	mov.w	r3, #4294967295
20006b8c:	6665      	str	r5, [r4, #100]	; 0x64
20006b8e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20006b92:	81e3      	strh	r3, [r4, #14]
20006b94:	4629      	mov	r1, r5
20006b96:	f04f 0301 	mov.w	r3, #1
20006b9a:	6025      	str	r5, [r4, #0]
20006b9c:	81a3      	strh	r3, [r4, #12]
20006b9e:	2208      	movs	r2, #8
20006ba0:	60a5      	str	r5, [r4, #8]
20006ba2:	6065      	str	r5, [r4, #4]
20006ba4:	6125      	str	r5, [r4, #16]
20006ba6:	6165      	str	r5, [r4, #20]
20006ba8:	61a5      	str	r5, [r4, #24]
20006baa:	f7fd f881 	bl	20003cb0 <memset>
20006bae:	64e5      	str	r5, [r4, #76]	; 0x4c
20006bb0:	6365      	str	r5, [r4, #52]	; 0x34
20006bb2:	63a5      	str	r5, [r4, #56]	; 0x38
20006bb4:	64a5      	str	r5, [r4, #72]	; 0x48
20006bb6:	4620      	mov	r0, r4
20006bb8:	bd70      	pop	{r4, r5, r6, pc}
20006bba:	6828      	ldr	r0, [r5, #0]
20006bbc:	b128      	cbz	r0, 20006bca <__sfp+0x72>
20006bbe:	4605      	mov	r5, r0
20006bc0:	e7d5      	b.n	20006b6e <__sfp+0x16>
20006bc2:	4628      	mov	r0, r5
20006bc4:	f000 f80c 	bl	20006be0 <__sinit>
20006bc8:	e7d0      	b.n	20006b6c <__sfp+0x14>
20006bca:	4630      	mov	r0, r6
20006bcc:	2104      	movs	r1, #4
20006bce:	f7ff ffab 	bl	20006b28 <__sfmoreglue>
20006bd2:	6028      	str	r0, [r5, #0]
20006bd4:	2800      	cmp	r0, #0
20006bd6:	d1f2      	bne.n	20006bbe <__sfp+0x66>
20006bd8:	230c      	movs	r3, #12
20006bda:	4604      	mov	r4, r0
20006bdc:	6033      	str	r3, [r6, #0]
20006bde:	e7ea      	b.n	20006bb6 <__sfp+0x5e>

20006be0 <__sinit>:
20006be0:	b570      	push	{r4, r5, r6, lr}
20006be2:	6986      	ldr	r6, [r0, #24]
20006be4:	4604      	mov	r4, r0
20006be6:	b106      	cbz	r6, 20006bea <__sinit+0xa>
20006be8:	bd70      	pop	{r4, r5, r6, pc}
20006bea:	f646 23c1 	movw	r3, #27329	; 0x6ac1
20006bee:	2501      	movs	r5, #1
20006bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006bf4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20006bf8:	6283      	str	r3, [r0, #40]	; 0x28
20006bfa:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20006bfe:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20006c02:	6185      	str	r5, [r0, #24]
20006c04:	f7ff ffa8 	bl	20006b58 <__sfp>
20006c08:	6060      	str	r0, [r4, #4]
20006c0a:	4620      	mov	r0, r4
20006c0c:	f7ff ffa4 	bl	20006b58 <__sfp>
20006c10:	60a0      	str	r0, [r4, #8]
20006c12:	4620      	mov	r0, r4
20006c14:	f7ff ffa0 	bl	20006b58 <__sfp>
20006c18:	4632      	mov	r2, r6
20006c1a:	2104      	movs	r1, #4
20006c1c:	4623      	mov	r3, r4
20006c1e:	60e0      	str	r0, [r4, #12]
20006c20:	6860      	ldr	r0, [r4, #4]
20006c22:	f7ff ff59 	bl	20006ad8 <std>
20006c26:	462a      	mov	r2, r5
20006c28:	68a0      	ldr	r0, [r4, #8]
20006c2a:	2109      	movs	r1, #9
20006c2c:	4623      	mov	r3, r4
20006c2e:	f7ff ff53 	bl	20006ad8 <std>
20006c32:	4623      	mov	r3, r4
20006c34:	68e0      	ldr	r0, [r4, #12]
20006c36:	2112      	movs	r1, #18
20006c38:	2202      	movs	r2, #2
20006c3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20006c3e:	e74b      	b.n	20006ad8 <std>

20006c40 <_malloc_trim_r>:
20006c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20006c42:	f649 1418 	movw	r4, #39192	; 0x9918
20006c46:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006c4a:	460f      	mov	r7, r1
20006c4c:	4605      	mov	r5, r0
20006c4e:	f7fd f899 	bl	20003d84 <__malloc_lock>
20006c52:	68a3      	ldr	r3, [r4, #8]
20006c54:	685e      	ldr	r6, [r3, #4]
20006c56:	f026 0603 	bic.w	r6, r6, #3
20006c5a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20006c5e:	330f      	adds	r3, #15
20006c60:	1bdf      	subs	r7, r3, r7
20006c62:	0b3f      	lsrs	r7, r7, #12
20006c64:	3f01      	subs	r7, #1
20006c66:	033f      	lsls	r7, r7, #12
20006c68:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20006c6c:	db07      	blt.n	20006c7e <_malloc_trim_r+0x3e>
20006c6e:	2100      	movs	r1, #0
20006c70:	4628      	mov	r0, r5
20006c72:	f7fd f901 	bl	20003e78 <_sbrk_r>
20006c76:	68a3      	ldr	r3, [r4, #8]
20006c78:	18f3      	adds	r3, r6, r3
20006c7a:	4283      	cmp	r3, r0
20006c7c:	d004      	beq.n	20006c88 <_malloc_trim_r+0x48>
20006c7e:	4628      	mov	r0, r5
20006c80:	f7fd f882 	bl	20003d88 <__malloc_unlock>
20006c84:	2000      	movs	r0, #0
20006c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006c88:	4279      	negs	r1, r7
20006c8a:	4628      	mov	r0, r5
20006c8c:	f7fd f8f4 	bl	20003e78 <_sbrk_r>
20006c90:	f1b0 3fff 	cmp.w	r0, #4294967295
20006c94:	d010      	beq.n	20006cb8 <_malloc_trim_r+0x78>
20006c96:	68a2      	ldr	r2, [r4, #8]
20006c98:	f649 5388 	movw	r3, #40328	; 0x9d88
20006c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006ca0:	1bf6      	subs	r6, r6, r7
20006ca2:	f046 0601 	orr.w	r6, r6, #1
20006ca6:	4628      	mov	r0, r5
20006ca8:	6056      	str	r6, [r2, #4]
20006caa:	681a      	ldr	r2, [r3, #0]
20006cac:	1bd7      	subs	r7, r2, r7
20006cae:	601f      	str	r7, [r3, #0]
20006cb0:	f7fd f86a 	bl	20003d88 <__malloc_unlock>
20006cb4:	2001      	movs	r0, #1
20006cb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006cb8:	2100      	movs	r1, #0
20006cba:	4628      	mov	r0, r5
20006cbc:	f7fd f8dc 	bl	20003e78 <_sbrk_r>
20006cc0:	68a3      	ldr	r3, [r4, #8]
20006cc2:	1ac2      	subs	r2, r0, r3
20006cc4:	2a0f      	cmp	r2, #15
20006cc6:	ddda      	ble.n	20006c7e <_malloc_trim_r+0x3e>
20006cc8:	f649 5420 	movw	r4, #40224	; 0x9d20
20006ccc:	f649 5188 	movw	r1, #40328	; 0x9d88
20006cd0:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006cd4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006cd8:	f042 0201 	orr.w	r2, r2, #1
20006cdc:	6824      	ldr	r4, [r4, #0]
20006cde:	1b00      	subs	r0, r0, r4
20006ce0:	6008      	str	r0, [r1, #0]
20006ce2:	605a      	str	r2, [r3, #4]
20006ce4:	e7cb      	b.n	20006c7e <_malloc_trim_r+0x3e>
20006ce6:	bf00      	nop

20006ce8 <_free_r>:
20006ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006cec:	4605      	mov	r5, r0
20006cee:	460c      	mov	r4, r1
20006cf0:	2900      	cmp	r1, #0
20006cf2:	f000 8088 	beq.w	20006e06 <_free_r+0x11e>
20006cf6:	f7fd f845 	bl	20003d84 <__malloc_lock>
20006cfa:	f1a4 0208 	sub.w	r2, r4, #8
20006cfe:	f649 1018 	movw	r0, #39192	; 0x9918
20006d02:	6856      	ldr	r6, [r2, #4]
20006d04:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006d08:	f026 0301 	bic.w	r3, r6, #1
20006d0c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20006d10:	18d1      	adds	r1, r2, r3
20006d12:	458c      	cmp	ip, r1
20006d14:	684f      	ldr	r7, [r1, #4]
20006d16:	f027 0703 	bic.w	r7, r7, #3
20006d1a:	f000 8095 	beq.w	20006e48 <_free_r+0x160>
20006d1e:	f016 0601 	ands.w	r6, r6, #1
20006d22:	604f      	str	r7, [r1, #4]
20006d24:	d05f      	beq.n	20006de6 <_free_r+0xfe>
20006d26:	2600      	movs	r6, #0
20006d28:	19cc      	adds	r4, r1, r7
20006d2a:	6864      	ldr	r4, [r4, #4]
20006d2c:	f014 0f01 	tst.w	r4, #1
20006d30:	d106      	bne.n	20006d40 <_free_r+0x58>
20006d32:	19db      	adds	r3, r3, r7
20006d34:	2e00      	cmp	r6, #0
20006d36:	d07a      	beq.n	20006e2e <_free_r+0x146>
20006d38:	688c      	ldr	r4, [r1, #8]
20006d3a:	68c9      	ldr	r1, [r1, #12]
20006d3c:	608c      	str	r4, [r1, #8]
20006d3e:	60e1      	str	r1, [r4, #12]
20006d40:	f043 0101 	orr.w	r1, r3, #1
20006d44:	50d3      	str	r3, [r2, r3]
20006d46:	6051      	str	r1, [r2, #4]
20006d48:	2e00      	cmp	r6, #0
20006d4a:	d147      	bne.n	20006ddc <_free_r+0xf4>
20006d4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20006d50:	d35b      	bcc.n	20006e0a <_free_r+0x122>
20006d52:	0a59      	lsrs	r1, r3, #9
20006d54:	2904      	cmp	r1, #4
20006d56:	bf9e      	ittt	ls
20006d58:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20006d5c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20006d60:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006d64:	d928      	bls.n	20006db8 <_free_r+0xd0>
20006d66:	2914      	cmp	r1, #20
20006d68:	bf9c      	itt	ls
20006d6a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20006d6e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006d72:	d921      	bls.n	20006db8 <_free_r+0xd0>
20006d74:	2954      	cmp	r1, #84	; 0x54
20006d76:	bf9e      	ittt	ls
20006d78:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20006d7c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20006d80:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006d84:	d918      	bls.n	20006db8 <_free_r+0xd0>
20006d86:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20006d8a:	bf9e      	ittt	ls
20006d8c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20006d90:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20006d94:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006d98:	d90e      	bls.n	20006db8 <_free_r+0xd0>
20006d9a:	f240 5c54 	movw	ip, #1364	; 0x554
20006d9e:	4561      	cmp	r1, ip
20006da0:	bf95      	itete	ls
20006da2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20006da6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20006daa:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20006dae:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20006db2:	bf98      	it	ls
20006db4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006db8:	1904      	adds	r4, r0, r4
20006dba:	68a1      	ldr	r1, [r4, #8]
20006dbc:	42a1      	cmp	r1, r4
20006dbe:	d103      	bne.n	20006dc8 <_free_r+0xe0>
20006dc0:	e064      	b.n	20006e8c <_free_r+0x1a4>
20006dc2:	6889      	ldr	r1, [r1, #8]
20006dc4:	428c      	cmp	r4, r1
20006dc6:	d004      	beq.n	20006dd2 <_free_r+0xea>
20006dc8:	6848      	ldr	r0, [r1, #4]
20006dca:	f020 0003 	bic.w	r0, r0, #3
20006dce:	4283      	cmp	r3, r0
20006dd0:	d3f7      	bcc.n	20006dc2 <_free_r+0xda>
20006dd2:	68cb      	ldr	r3, [r1, #12]
20006dd4:	60d3      	str	r3, [r2, #12]
20006dd6:	6091      	str	r1, [r2, #8]
20006dd8:	60ca      	str	r2, [r1, #12]
20006dda:	609a      	str	r2, [r3, #8]
20006ddc:	4628      	mov	r0, r5
20006dde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006de2:	f7fc bfd1 	b.w	20003d88 <__malloc_unlock>
20006de6:	f854 4c08 	ldr.w	r4, [r4, #-8]
20006dea:	f100 0c08 	add.w	ip, r0, #8
20006dee:	1b12      	subs	r2, r2, r4
20006df0:	191b      	adds	r3, r3, r4
20006df2:	6894      	ldr	r4, [r2, #8]
20006df4:	4564      	cmp	r4, ip
20006df6:	d047      	beq.n	20006e88 <_free_r+0x1a0>
20006df8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20006dfc:	f8cc 4008 	str.w	r4, [ip, #8]
20006e00:	f8c4 c00c 	str.w	ip, [r4, #12]
20006e04:	e790      	b.n	20006d28 <_free_r+0x40>
20006e06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006e0a:	08db      	lsrs	r3, r3, #3
20006e0c:	f04f 0c01 	mov.w	ip, #1
20006e10:	6846      	ldr	r6, [r0, #4]
20006e12:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20006e16:	109b      	asrs	r3, r3, #2
20006e18:	fa0c f303 	lsl.w	r3, ip, r3
20006e1c:	60d1      	str	r1, [r2, #12]
20006e1e:	688c      	ldr	r4, [r1, #8]
20006e20:	ea46 0303 	orr.w	r3, r6, r3
20006e24:	6043      	str	r3, [r0, #4]
20006e26:	6094      	str	r4, [r2, #8]
20006e28:	60e2      	str	r2, [r4, #12]
20006e2a:	608a      	str	r2, [r1, #8]
20006e2c:	e7d6      	b.n	20006ddc <_free_r+0xf4>
20006e2e:	688c      	ldr	r4, [r1, #8]
20006e30:	4f1c      	ldr	r7, [pc, #112]	; (20006ea4 <_free_r+0x1bc>)
20006e32:	42bc      	cmp	r4, r7
20006e34:	d181      	bne.n	20006d3a <_free_r+0x52>
20006e36:	50d3      	str	r3, [r2, r3]
20006e38:	f043 0301 	orr.w	r3, r3, #1
20006e3c:	60e2      	str	r2, [r4, #12]
20006e3e:	60a2      	str	r2, [r4, #8]
20006e40:	6053      	str	r3, [r2, #4]
20006e42:	6094      	str	r4, [r2, #8]
20006e44:	60d4      	str	r4, [r2, #12]
20006e46:	e7c9      	b.n	20006ddc <_free_r+0xf4>
20006e48:	18fb      	adds	r3, r7, r3
20006e4a:	f016 0f01 	tst.w	r6, #1
20006e4e:	d107      	bne.n	20006e60 <_free_r+0x178>
20006e50:	f854 1c08 	ldr.w	r1, [r4, #-8]
20006e54:	1a52      	subs	r2, r2, r1
20006e56:	185b      	adds	r3, r3, r1
20006e58:	68d4      	ldr	r4, [r2, #12]
20006e5a:	6891      	ldr	r1, [r2, #8]
20006e5c:	60a1      	str	r1, [r4, #8]
20006e5e:	60cc      	str	r4, [r1, #12]
20006e60:	f649 5124 	movw	r1, #40228	; 0x9d24
20006e64:	6082      	str	r2, [r0, #8]
20006e66:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006e6a:	f043 0001 	orr.w	r0, r3, #1
20006e6e:	6050      	str	r0, [r2, #4]
20006e70:	680a      	ldr	r2, [r1, #0]
20006e72:	4293      	cmp	r3, r2
20006e74:	d3b2      	bcc.n	20006ddc <_free_r+0xf4>
20006e76:	f649 5384 	movw	r3, #40324	; 0x9d84
20006e7a:	4628      	mov	r0, r5
20006e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006e80:	6819      	ldr	r1, [r3, #0]
20006e82:	f7ff fedd 	bl	20006c40 <_malloc_trim_r>
20006e86:	e7a9      	b.n	20006ddc <_free_r+0xf4>
20006e88:	2601      	movs	r6, #1
20006e8a:	e74d      	b.n	20006d28 <_free_r+0x40>
20006e8c:	2601      	movs	r6, #1
20006e8e:	6844      	ldr	r4, [r0, #4]
20006e90:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006e94:	460b      	mov	r3, r1
20006e96:	fa06 fc0c 	lsl.w	ip, r6, ip
20006e9a:	ea44 040c 	orr.w	r4, r4, ip
20006e9e:	6044      	str	r4, [r0, #4]
20006ea0:	e798      	b.n	20006dd4 <_free_r+0xec>
20006ea2:	bf00      	nop
20006ea4:	20009920 	.word	0x20009920

20006ea8 <__sfvwrite_r>:
20006ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006eac:	6893      	ldr	r3, [r2, #8]
20006eae:	b085      	sub	sp, #20
20006eb0:	4690      	mov	r8, r2
20006eb2:	460c      	mov	r4, r1
20006eb4:	9003      	str	r0, [sp, #12]
20006eb6:	2b00      	cmp	r3, #0
20006eb8:	d064      	beq.n	20006f84 <__sfvwrite_r+0xdc>
20006eba:	8988      	ldrh	r0, [r1, #12]
20006ebc:	fa1f fa80 	uxth.w	sl, r0
20006ec0:	f01a 0f08 	tst.w	sl, #8
20006ec4:	f000 80a0 	beq.w	20007008 <__sfvwrite_r+0x160>
20006ec8:	690b      	ldr	r3, [r1, #16]
20006eca:	2b00      	cmp	r3, #0
20006ecc:	f000 809c 	beq.w	20007008 <__sfvwrite_r+0x160>
20006ed0:	f01a 0b02 	ands.w	fp, sl, #2
20006ed4:	f8d8 5000 	ldr.w	r5, [r8]
20006ed8:	bf1c      	itt	ne
20006eda:	f04f 0a00 	movne.w	sl, #0
20006ede:	4657      	movne	r7, sl
20006ee0:	d136      	bne.n	20006f50 <__sfvwrite_r+0xa8>
20006ee2:	f01a 0a01 	ands.w	sl, sl, #1
20006ee6:	bf1d      	ittte	ne
20006ee8:	46dc      	movne	ip, fp
20006eea:	46d9      	movne	r9, fp
20006eec:	465f      	movne	r7, fp
20006eee:	4656      	moveq	r6, sl
20006ef0:	d152      	bne.n	20006f98 <__sfvwrite_r+0xf0>
20006ef2:	b326      	cbz	r6, 20006f3e <__sfvwrite_r+0x96>
20006ef4:	b280      	uxth	r0, r0
20006ef6:	68a7      	ldr	r7, [r4, #8]
20006ef8:	f410 7f00 	tst.w	r0, #512	; 0x200
20006efc:	f000 808f 	beq.w	2000701e <__sfvwrite_r+0x176>
20006f00:	42be      	cmp	r6, r7
20006f02:	46bb      	mov	fp, r7
20006f04:	f080 80a7 	bcs.w	20007056 <__sfvwrite_r+0x1ae>
20006f08:	6820      	ldr	r0, [r4, #0]
20006f0a:	4637      	mov	r7, r6
20006f0c:	46b3      	mov	fp, r6
20006f0e:	465a      	mov	r2, fp
20006f10:	4651      	mov	r1, sl
20006f12:	f000 fa95 	bl	20007440 <memmove>
20006f16:	68a2      	ldr	r2, [r4, #8]
20006f18:	6823      	ldr	r3, [r4, #0]
20006f1a:	46b1      	mov	r9, r6
20006f1c:	1bd7      	subs	r7, r2, r7
20006f1e:	60a7      	str	r7, [r4, #8]
20006f20:	4637      	mov	r7, r6
20006f22:	445b      	add	r3, fp
20006f24:	6023      	str	r3, [r4, #0]
20006f26:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006f2a:	ebc9 0606 	rsb	r6, r9, r6
20006f2e:	44ca      	add	sl, r9
20006f30:	1bdf      	subs	r7, r3, r7
20006f32:	f8c8 7008 	str.w	r7, [r8, #8]
20006f36:	b32f      	cbz	r7, 20006f84 <__sfvwrite_r+0xdc>
20006f38:	89a0      	ldrh	r0, [r4, #12]
20006f3a:	2e00      	cmp	r6, #0
20006f3c:	d1da      	bne.n	20006ef4 <__sfvwrite_r+0x4c>
20006f3e:	f8d5 a000 	ldr.w	sl, [r5]
20006f42:	686e      	ldr	r6, [r5, #4]
20006f44:	3508      	adds	r5, #8
20006f46:	e7d4      	b.n	20006ef2 <__sfvwrite_r+0x4a>
20006f48:	f8d5 a000 	ldr.w	sl, [r5]
20006f4c:	686f      	ldr	r7, [r5, #4]
20006f4e:	3508      	adds	r5, #8
20006f50:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20006f54:	bf34      	ite	cc
20006f56:	463b      	movcc	r3, r7
20006f58:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20006f5c:	4652      	mov	r2, sl
20006f5e:	9803      	ldr	r0, [sp, #12]
20006f60:	2f00      	cmp	r7, #0
20006f62:	d0f1      	beq.n	20006f48 <__sfvwrite_r+0xa0>
20006f64:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006f66:	6a21      	ldr	r1, [r4, #32]
20006f68:	47b0      	blx	r6
20006f6a:	2800      	cmp	r0, #0
20006f6c:	4482      	add	sl, r0
20006f6e:	ebc0 0707 	rsb	r7, r0, r7
20006f72:	f340 80ec 	ble.w	2000714e <__sfvwrite_r+0x2a6>
20006f76:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006f7a:	1a18      	subs	r0, r3, r0
20006f7c:	f8c8 0008 	str.w	r0, [r8, #8]
20006f80:	2800      	cmp	r0, #0
20006f82:	d1e5      	bne.n	20006f50 <__sfvwrite_r+0xa8>
20006f84:	2000      	movs	r0, #0
20006f86:	b005      	add	sp, #20
20006f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006f8c:	f8d5 9000 	ldr.w	r9, [r5]
20006f90:	f04f 0c00 	mov.w	ip, #0
20006f94:	686f      	ldr	r7, [r5, #4]
20006f96:	3508      	adds	r5, #8
20006f98:	2f00      	cmp	r7, #0
20006f9a:	d0f7      	beq.n	20006f8c <__sfvwrite_r+0xe4>
20006f9c:	f1bc 0f00 	cmp.w	ip, #0
20006fa0:	f000 80b5 	beq.w	2000710e <__sfvwrite_r+0x266>
20006fa4:	6963      	ldr	r3, [r4, #20]
20006fa6:	45bb      	cmp	fp, r7
20006fa8:	bf34      	ite	cc
20006faa:	46da      	movcc	sl, fp
20006fac:	46ba      	movcs	sl, r7
20006fae:	68a6      	ldr	r6, [r4, #8]
20006fb0:	6820      	ldr	r0, [r4, #0]
20006fb2:	6922      	ldr	r2, [r4, #16]
20006fb4:	199e      	adds	r6, r3, r6
20006fb6:	4290      	cmp	r0, r2
20006fb8:	bf94      	ite	ls
20006fba:	2200      	movls	r2, #0
20006fbc:	2201      	movhi	r2, #1
20006fbe:	45b2      	cmp	sl, r6
20006fc0:	bfd4      	ite	le
20006fc2:	2200      	movle	r2, #0
20006fc4:	f002 0201 	andgt.w	r2, r2, #1
20006fc8:	2a00      	cmp	r2, #0
20006fca:	f040 80ae 	bne.w	2000712a <__sfvwrite_r+0x282>
20006fce:	459a      	cmp	sl, r3
20006fd0:	f2c0 8082 	blt.w	200070d8 <__sfvwrite_r+0x230>
20006fd4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006fd6:	464a      	mov	r2, r9
20006fd8:	f8cd c004 	str.w	ip, [sp, #4]
20006fdc:	9803      	ldr	r0, [sp, #12]
20006fde:	6a21      	ldr	r1, [r4, #32]
20006fe0:	47b0      	blx	r6
20006fe2:	f8dd c004 	ldr.w	ip, [sp, #4]
20006fe6:	1e06      	subs	r6, r0, #0
20006fe8:	f340 80b1 	ble.w	2000714e <__sfvwrite_r+0x2a6>
20006fec:	ebbb 0b06 	subs.w	fp, fp, r6
20006ff0:	f000 8086 	beq.w	20007100 <__sfvwrite_r+0x258>
20006ff4:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006ff8:	44b1      	add	r9, r6
20006ffa:	1bbf      	subs	r7, r7, r6
20006ffc:	1b9e      	subs	r6, r3, r6
20006ffe:	f8c8 6008 	str.w	r6, [r8, #8]
20007002:	2e00      	cmp	r6, #0
20007004:	d1c8      	bne.n	20006f98 <__sfvwrite_r+0xf0>
20007006:	e7bd      	b.n	20006f84 <__sfvwrite_r+0xdc>
20007008:	9803      	ldr	r0, [sp, #12]
2000700a:	4621      	mov	r1, r4
2000700c:	f7fe fc18 	bl	20005840 <__swsetup_r>
20007010:	2800      	cmp	r0, #0
20007012:	f040 80d4 	bne.w	200071be <__sfvwrite_r+0x316>
20007016:	89a0      	ldrh	r0, [r4, #12]
20007018:	fa1f fa80 	uxth.w	sl, r0
2000701c:	e758      	b.n	20006ed0 <__sfvwrite_r+0x28>
2000701e:	6820      	ldr	r0, [r4, #0]
20007020:	46b9      	mov	r9, r7
20007022:	6923      	ldr	r3, [r4, #16]
20007024:	4298      	cmp	r0, r3
20007026:	bf94      	ite	ls
20007028:	2300      	movls	r3, #0
2000702a:	2301      	movhi	r3, #1
2000702c:	42b7      	cmp	r7, r6
2000702e:	bf2c      	ite	cs
20007030:	2300      	movcs	r3, #0
20007032:	f003 0301 	andcc.w	r3, r3, #1
20007036:	2b00      	cmp	r3, #0
20007038:	f040 809d 	bne.w	20007176 <__sfvwrite_r+0x2ce>
2000703c:	6963      	ldr	r3, [r4, #20]
2000703e:	429e      	cmp	r6, r3
20007040:	f0c0 808c 	bcc.w	2000715c <__sfvwrite_r+0x2b4>
20007044:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20007046:	4652      	mov	r2, sl
20007048:	9803      	ldr	r0, [sp, #12]
2000704a:	6a21      	ldr	r1, [r4, #32]
2000704c:	47b8      	blx	r7
2000704e:	1e07      	subs	r7, r0, #0
20007050:	dd7d      	ble.n	2000714e <__sfvwrite_r+0x2a6>
20007052:	46b9      	mov	r9, r7
20007054:	e767      	b.n	20006f26 <__sfvwrite_r+0x7e>
20007056:	f410 6f90 	tst.w	r0, #1152	; 0x480
2000705a:	bf08      	it	eq
2000705c:	6820      	ldreq	r0, [r4, #0]
2000705e:	f43f af56 	beq.w	20006f0e <__sfvwrite_r+0x66>
20007062:	6962      	ldr	r2, [r4, #20]
20007064:	6921      	ldr	r1, [r4, #16]
20007066:	6823      	ldr	r3, [r4, #0]
20007068:	eb02 0942 	add.w	r9, r2, r2, lsl #1
2000706c:	1a5b      	subs	r3, r3, r1
2000706e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20007072:	f103 0c01 	add.w	ip, r3, #1
20007076:	44b4      	add	ip, r6
20007078:	ea4f 0969 	mov.w	r9, r9, asr #1
2000707c:	45e1      	cmp	r9, ip
2000707e:	464a      	mov	r2, r9
20007080:	bf3c      	itt	cc
20007082:	46e1      	movcc	r9, ip
20007084:	464a      	movcc	r2, r9
20007086:	f410 6f80 	tst.w	r0, #1024	; 0x400
2000708a:	f000 8083 	beq.w	20007194 <__sfvwrite_r+0x2ec>
2000708e:	4611      	mov	r1, r2
20007090:	9803      	ldr	r0, [sp, #12]
20007092:	9302      	str	r3, [sp, #8]
20007094:	f7fc fa72 	bl	2000357c <_malloc_r>
20007098:	9b02      	ldr	r3, [sp, #8]
2000709a:	2800      	cmp	r0, #0
2000709c:	f000 8099 	beq.w	200071d2 <__sfvwrite_r+0x32a>
200070a0:	461a      	mov	r2, r3
200070a2:	6921      	ldr	r1, [r4, #16]
200070a4:	9302      	str	r3, [sp, #8]
200070a6:	9001      	str	r0, [sp, #4]
200070a8:	f7fc fd3a 	bl	20003b20 <memcpy>
200070ac:	89a2      	ldrh	r2, [r4, #12]
200070ae:	9b02      	ldr	r3, [sp, #8]
200070b0:	f8dd c004 	ldr.w	ip, [sp, #4]
200070b4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200070b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200070bc:	81a2      	strh	r2, [r4, #12]
200070be:	ebc3 0209 	rsb	r2, r3, r9
200070c2:	eb0c 0003 	add.w	r0, ip, r3
200070c6:	4637      	mov	r7, r6
200070c8:	46b3      	mov	fp, r6
200070ca:	60a2      	str	r2, [r4, #8]
200070cc:	f8c4 c010 	str.w	ip, [r4, #16]
200070d0:	6020      	str	r0, [r4, #0]
200070d2:	f8c4 9014 	str.w	r9, [r4, #20]
200070d6:	e71a      	b.n	20006f0e <__sfvwrite_r+0x66>
200070d8:	4652      	mov	r2, sl
200070da:	4649      	mov	r1, r9
200070dc:	4656      	mov	r6, sl
200070de:	f8cd c004 	str.w	ip, [sp, #4]
200070e2:	f000 f9ad 	bl	20007440 <memmove>
200070e6:	68a2      	ldr	r2, [r4, #8]
200070e8:	6823      	ldr	r3, [r4, #0]
200070ea:	ebbb 0b06 	subs.w	fp, fp, r6
200070ee:	ebca 0202 	rsb	r2, sl, r2
200070f2:	f8dd c004 	ldr.w	ip, [sp, #4]
200070f6:	4453      	add	r3, sl
200070f8:	60a2      	str	r2, [r4, #8]
200070fa:	6023      	str	r3, [r4, #0]
200070fc:	f47f af7a 	bne.w	20006ff4 <__sfvwrite_r+0x14c>
20007100:	9803      	ldr	r0, [sp, #12]
20007102:	4621      	mov	r1, r4
20007104:	f7ff fbfc 	bl	20006900 <_fflush_r>
20007108:	bb08      	cbnz	r0, 2000714e <__sfvwrite_r+0x2a6>
2000710a:	46dc      	mov	ip, fp
2000710c:	e772      	b.n	20006ff4 <__sfvwrite_r+0x14c>
2000710e:	4648      	mov	r0, r9
20007110:	210a      	movs	r1, #10
20007112:	463a      	mov	r2, r7
20007114:	f000 f95a 	bl	200073cc <memchr>
20007118:	2800      	cmp	r0, #0
2000711a:	d04b      	beq.n	200071b4 <__sfvwrite_r+0x30c>
2000711c:	f100 0b01 	add.w	fp, r0, #1
20007120:	f04f 0c01 	mov.w	ip, #1
20007124:	ebc9 0b0b 	rsb	fp, r9, fp
20007128:	e73c      	b.n	20006fa4 <__sfvwrite_r+0xfc>
2000712a:	4649      	mov	r1, r9
2000712c:	4632      	mov	r2, r6
2000712e:	f8cd c004 	str.w	ip, [sp, #4]
20007132:	f000 f985 	bl	20007440 <memmove>
20007136:	6823      	ldr	r3, [r4, #0]
20007138:	4621      	mov	r1, r4
2000713a:	9803      	ldr	r0, [sp, #12]
2000713c:	199b      	adds	r3, r3, r6
2000713e:	6023      	str	r3, [r4, #0]
20007140:	f7ff fbde 	bl	20006900 <_fflush_r>
20007144:	f8dd c004 	ldr.w	ip, [sp, #4]
20007148:	2800      	cmp	r0, #0
2000714a:	f43f af4f 	beq.w	20006fec <__sfvwrite_r+0x144>
2000714e:	89a3      	ldrh	r3, [r4, #12]
20007150:	f04f 30ff 	mov.w	r0, #4294967295
20007154:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007158:	81a3      	strh	r3, [r4, #12]
2000715a:	e714      	b.n	20006f86 <__sfvwrite_r+0xde>
2000715c:	4632      	mov	r2, r6
2000715e:	4651      	mov	r1, sl
20007160:	f000 f96e 	bl	20007440 <memmove>
20007164:	68a2      	ldr	r2, [r4, #8]
20007166:	6823      	ldr	r3, [r4, #0]
20007168:	4637      	mov	r7, r6
2000716a:	1b92      	subs	r2, r2, r6
2000716c:	46b1      	mov	r9, r6
2000716e:	199b      	adds	r3, r3, r6
20007170:	60a2      	str	r2, [r4, #8]
20007172:	6023      	str	r3, [r4, #0]
20007174:	e6d7      	b.n	20006f26 <__sfvwrite_r+0x7e>
20007176:	4651      	mov	r1, sl
20007178:	463a      	mov	r2, r7
2000717a:	f000 f961 	bl	20007440 <memmove>
2000717e:	6823      	ldr	r3, [r4, #0]
20007180:	9803      	ldr	r0, [sp, #12]
20007182:	4621      	mov	r1, r4
20007184:	19db      	adds	r3, r3, r7
20007186:	6023      	str	r3, [r4, #0]
20007188:	f7ff fbba 	bl	20006900 <_fflush_r>
2000718c:	2800      	cmp	r0, #0
2000718e:	f43f aeca 	beq.w	20006f26 <__sfvwrite_r+0x7e>
20007192:	e7dc      	b.n	2000714e <__sfvwrite_r+0x2a6>
20007194:	9803      	ldr	r0, [sp, #12]
20007196:	9302      	str	r3, [sp, #8]
20007198:	f000 fe5a 	bl	20007e50 <_realloc_r>
2000719c:	9b02      	ldr	r3, [sp, #8]
2000719e:	4684      	mov	ip, r0
200071a0:	2800      	cmp	r0, #0
200071a2:	d18c      	bne.n	200070be <__sfvwrite_r+0x216>
200071a4:	6921      	ldr	r1, [r4, #16]
200071a6:	9803      	ldr	r0, [sp, #12]
200071a8:	f7ff fd9e 	bl	20006ce8 <_free_r>
200071ac:	9903      	ldr	r1, [sp, #12]
200071ae:	230c      	movs	r3, #12
200071b0:	600b      	str	r3, [r1, #0]
200071b2:	e7cc      	b.n	2000714e <__sfvwrite_r+0x2a6>
200071b4:	f107 0b01 	add.w	fp, r7, #1
200071b8:	f04f 0c01 	mov.w	ip, #1
200071bc:	e6f2      	b.n	20006fa4 <__sfvwrite_r+0xfc>
200071be:	9903      	ldr	r1, [sp, #12]
200071c0:	2209      	movs	r2, #9
200071c2:	89a3      	ldrh	r3, [r4, #12]
200071c4:	f04f 30ff 	mov.w	r0, #4294967295
200071c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200071cc:	600a      	str	r2, [r1, #0]
200071ce:	81a3      	strh	r3, [r4, #12]
200071d0:	e6d9      	b.n	20006f86 <__sfvwrite_r+0xde>
200071d2:	9a03      	ldr	r2, [sp, #12]
200071d4:	230c      	movs	r3, #12
200071d6:	6013      	str	r3, [r2, #0]
200071d8:	e7b9      	b.n	2000714e <__sfvwrite_r+0x2a6>
200071da:	bf00      	nop

200071dc <_fwalk_reent>:
200071dc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200071e0:	4607      	mov	r7, r0
200071e2:	468a      	mov	sl, r1
200071e4:	f7ff fc48 	bl	20006a78 <__sfp_lock_acquire>
200071e8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200071ec:	bf08      	it	eq
200071ee:	46b0      	moveq	r8, r6
200071f0:	d018      	beq.n	20007224 <_fwalk_reent+0x48>
200071f2:	f04f 0800 	mov.w	r8, #0
200071f6:	6875      	ldr	r5, [r6, #4]
200071f8:	68b4      	ldr	r4, [r6, #8]
200071fa:	3d01      	subs	r5, #1
200071fc:	d40f      	bmi.n	2000721e <_fwalk_reent+0x42>
200071fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007202:	b14b      	cbz	r3, 20007218 <_fwalk_reent+0x3c>
20007204:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007208:	4621      	mov	r1, r4
2000720a:	4638      	mov	r0, r7
2000720c:	f1b3 3fff 	cmp.w	r3, #4294967295
20007210:	d002      	beq.n	20007218 <_fwalk_reent+0x3c>
20007212:	47d0      	blx	sl
20007214:	ea48 0800 	orr.w	r8, r8, r0
20007218:	3468      	adds	r4, #104	; 0x68
2000721a:	3d01      	subs	r5, #1
2000721c:	d5ef      	bpl.n	200071fe <_fwalk_reent+0x22>
2000721e:	6836      	ldr	r6, [r6, #0]
20007220:	2e00      	cmp	r6, #0
20007222:	d1e8      	bne.n	200071f6 <_fwalk_reent+0x1a>
20007224:	f7ff fc2a 	bl	20006a7c <__sfp_lock_release>
20007228:	4640      	mov	r0, r8
2000722a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000722e:	bf00      	nop

20007230 <_fwalk>:
20007230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007234:	4606      	mov	r6, r0
20007236:	4688      	mov	r8, r1
20007238:	f7ff fc1e 	bl	20006a78 <__sfp_lock_acquire>
2000723c:	36d8      	adds	r6, #216	; 0xd8
2000723e:	bf08      	it	eq
20007240:	4637      	moveq	r7, r6
20007242:	d015      	beq.n	20007270 <_fwalk+0x40>
20007244:	2700      	movs	r7, #0
20007246:	6875      	ldr	r5, [r6, #4]
20007248:	68b4      	ldr	r4, [r6, #8]
2000724a:	3d01      	subs	r5, #1
2000724c:	d40d      	bmi.n	2000726a <_fwalk+0x3a>
2000724e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007252:	b13b      	cbz	r3, 20007264 <_fwalk+0x34>
20007254:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007258:	4620      	mov	r0, r4
2000725a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000725e:	d001      	beq.n	20007264 <_fwalk+0x34>
20007260:	47c0      	blx	r8
20007262:	4307      	orrs	r7, r0
20007264:	3468      	adds	r4, #104	; 0x68
20007266:	3d01      	subs	r5, #1
20007268:	d5f1      	bpl.n	2000724e <_fwalk+0x1e>
2000726a:	6836      	ldr	r6, [r6, #0]
2000726c:	2e00      	cmp	r6, #0
2000726e:	d1ea      	bne.n	20007246 <_fwalk+0x16>
20007270:	f7ff fc04 	bl	20006a7c <__sfp_lock_release>
20007274:	4638      	mov	r0, r7
20007276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000727a:	bf00      	nop

2000727c <__locale_charset>:
2000727c:	f249 6360 	movw	r3, #38496	; 0x9660
20007280:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007284:	6818      	ldr	r0, [r3, #0]
20007286:	4770      	bx	lr

20007288 <_localeconv_r>:
20007288:	4800      	ldr	r0, [pc, #0]	; (2000728c <_localeconv_r+0x4>)
2000728a:	4770      	bx	lr
2000728c:	20009664 	.word	0x20009664

20007290 <localeconv>:
20007290:	4800      	ldr	r0, [pc, #0]	; (20007294 <localeconv+0x4>)
20007292:	4770      	bx	lr
20007294:	20009664 	.word	0x20009664

20007298 <_setlocale_r>:
20007298:	b570      	push	{r4, r5, r6, lr}
2000729a:	4605      	mov	r5, r0
2000729c:	460e      	mov	r6, r1
2000729e:	4614      	mov	r4, r2
200072a0:	b172      	cbz	r2, 200072c0 <_setlocale_r+0x28>
200072a2:	f249 5184 	movw	r1, #38276	; 0x9584
200072a6:	4610      	mov	r0, r2
200072a8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200072ac:	f001 f812 	bl	200082d4 <strcmp>
200072b0:	b958      	cbnz	r0, 200072ca <_setlocale_r+0x32>
200072b2:	f249 5084 	movw	r0, #38276	; 0x9584
200072b6:	622c      	str	r4, [r5, #32]
200072b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200072bc:	61ee      	str	r6, [r5, #28]
200072be:	bd70      	pop	{r4, r5, r6, pc}
200072c0:	f249 5084 	movw	r0, #38276	; 0x9584
200072c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200072c8:	bd70      	pop	{r4, r5, r6, pc}
200072ca:	f249 51bc 	movw	r1, #38332	; 0x95bc
200072ce:	4620      	mov	r0, r4
200072d0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200072d4:	f000 fffe 	bl	200082d4 <strcmp>
200072d8:	2800      	cmp	r0, #0
200072da:	d0ea      	beq.n	200072b2 <_setlocale_r+0x1a>
200072dc:	2000      	movs	r0, #0
200072de:	bd70      	pop	{r4, r5, r6, pc}

200072e0 <setlocale>:
200072e0:	f649 0324 	movw	r3, #38948	; 0x9824
200072e4:	460a      	mov	r2, r1
200072e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072ea:	4601      	mov	r1, r0
200072ec:	6818      	ldr	r0, [r3, #0]
200072ee:	e7d3      	b.n	20007298 <_setlocale_r>

200072f0 <__smakebuf_r>:
200072f0:	898b      	ldrh	r3, [r1, #12]
200072f2:	b5f0      	push	{r4, r5, r6, r7, lr}
200072f4:	460c      	mov	r4, r1
200072f6:	b29a      	uxth	r2, r3
200072f8:	b091      	sub	sp, #68	; 0x44
200072fa:	f012 0f02 	tst.w	r2, #2
200072fe:	4605      	mov	r5, r0
20007300:	d141      	bne.n	20007386 <__smakebuf_r+0x96>
20007302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007306:	2900      	cmp	r1, #0
20007308:	db18      	blt.n	2000733c <__smakebuf_r+0x4c>
2000730a:	aa01      	add	r2, sp, #4
2000730c:	f001 f978 	bl	20008600 <_fstat_r>
20007310:	2800      	cmp	r0, #0
20007312:	db11      	blt.n	20007338 <__smakebuf_r+0x48>
20007314:	9b02      	ldr	r3, [sp, #8]
20007316:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000731a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000731e:	bf14      	ite	ne
20007320:	2700      	movne	r7, #0
20007322:	2701      	moveq	r7, #1
20007324:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007328:	d040      	beq.n	200073ac <__smakebuf_r+0xbc>
2000732a:	89a3      	ldrh	r3, [r4, #12]
2000732c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007330:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007334:	81a3      	strh	r3, [r4, #12]
20007336:	e00b      	b.n	20007350 <__smakebuf_r+0x60>
20007338:	89a3      	ldrh	r3, [r4, #12]
2000733a:	b29a      	uxth	r2, r3
2000733c:	f012 0f80 	tst.w	r2, #128	; 0x80
20007340:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007344:	bf0c      	ite	eq
20007346:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000734a:	2640      	movne	r6, #64	; 0x40
2000734c:	2700      	movs	r7, #0
2000734e:	81a3      	strh	r3, [r4, #12]
20007350:	4628      	mov	r0, r5
20007352:	4631      	mov	r1, r6
20007354:	f7fc f912 	bl	2000357c <_malloc_r>
20007358:	b170      	cbz	r0, 20007378 <__smakebuf_r+0x88>
2000735a:	89a1      	ldrh	r1, [r4, #12]
2000735c:	f646 22c1 	movw	r2, #27329	; 0x6ac1
20007360:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007364:	6120      	str	r0, [r4, #16]
20007366:	f041 0180 	orr.w	r1, r1, #128	; 0x80
2000736a:	6166      	str	r6, [r4, #20]
2000736c:	62aa      	str	r2, [r5, #40]	; 0x28
2000736e:	81a1      	strh	r1, [r4, #12]
20007370:	6020      	str	r0, [r4, #0]
20007372:	b97f      	cbnz	r7, 20007394 <__smakebuf_r+0xa4>
20007374:	b011      	add	sp, #68	; 0x44
20007376:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007378:	89a3      	ldrh	r3, [r4, #12]
2000737a:	f413 7f00 	tst.w	r3, #512	; 0x200
2000737e:	d1f9      	bne.n	20007374 <__smakebuf_r+0x84>
20007380:	f043 0302 	orr.w	r3, r3, #2
20007384:	81a3      	strh	r3, [r4, #12]
20007386:	f104 0347 	add.w	r3, r4, #71	; 0x47
2000738a:	6123      	str	r3, [r4, #16]
2000738c:	6023      	str	r3, [r4, #0]
2000738e:	2301      	movs	r3, #1
20007390:	6163      	str	r3, [r4, #20]
20007392:	e7ef      	b.n	20007374 <__smakebuf_r+0x84>
20007394:	4628      	mov	r0, r5
20007396:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000739a:	f001 f947 	bl	2000862c <_isatty_r>
2000739e:	2800      	cmp	r0, #0
200073a0:	d0e8      	beq.n	20007374 <__smakebuf_r+0x84>
200073a2:	89a3      	ldrh	r3, [r4, #12]
200073a4:	f043 0301 	orr.w	r3, r3, #1
200073a8:	81a3      	strh	r3, [r4, #12]
200073aa:	e7e3      	b.n	20007374 <__smakebuf_r+0x84>
200073ac:	f248 234d 	movw	r3, #33357	; 0x824d
200073b0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200073b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200073b6:	429a      	cmp	r2, r3
200073b8:	d1b7      	bne.n	2000732a <__smakebuf_r+0x3a>
200073ba:	89a2      	ldrh	r2, [r4, #12]
200073bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
200073c0:	461e      	mov	r6, r3
200073c2:	6523      	str	r3, [r4, #80]	; 0x50
200073c4:	ea42 0303 	orr.w	r3, r2, r3
200073c8:	81a3      	strh	r3, [r4, #12]
200073ca:	e7c1      	b.n	20007350 <__smakebuf_r+0x60>

200073cc <memchr>:
200073cc:	f010 0f03 	tst.w	r0, #3
200073d0:	b2c9      	uxtb	r1, r1
200073d2:	b410      	push	{r4}
200073d4:	d010      	beq.n	200073f8 <memchr+0x2c>
200073d6:	2a00      	cmp	r2, #0
200073d8:	d02f      	beq.n	2000743a <memchr+0x6e>
200073da:	7803      	ldrb	r3, [r0, #0]
200073dc:	428b      	cmp	r3, r1
200073de:	d02a      	beq.n	20007436 <memchr+0x6a>
200073e0:	3a01      	subs	r2, #1
200073e2:	e005      	b.n	200073f0 <memchr+0x24>
200073e4:	2a00      	cmp	r2, #0
200073e6:	d028      	beq.n	2000743a <memchr+0x6e>
200073e8:	7803      	ldrb	r3, [r0, #0]
200073ea:	3a01      	subs	r2, #1
200073ec:	428b      	cmp	r3, r1
200073ee:	d022      	beq.n	20007436 <memchr+0x6a>
200073f0:	3001      	adds	r0, #1
200073f2:	f010 0f03 	tst.w	r0, #3
200073f6:	d1f5      	bne.n	200073e4 <memchr+0x18>
200073f8:	2a03      	cmp	r2, #3
200073fa:	d911      	bls.n	20007420 <memchr+0x54>
200073fc:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007400:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007404:	6803      	ldr	r3, [r0, #0]
20007406:	ea84 0303 	eor.w	r3, r4, r3
2000740a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
2000740e:	ea2c 0303 	bic.w	r3, ip, r3
20007412:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20007416:	d103      	bne.n	20007420 <memchr+0x54>
20007418:	3a04      	subs	r2, #4
2000741a:	3004      	adds	r0, #4
2000741c:	2a03      	cmp	r2, #3
2000741e:	d8f1      	bhi.n	20007404 <memchr+0x38>
20007420:	b15a      	cbz	r2, 2000743a <memchr+0x6e>
20007422:	7803      	ldrb	r3, [r0, #0]
20007424:	428b      	cmp	r3, r1
20007426:	d006      	beq.n	20007436 <memchr+0x6a>
20007428:	3a01      	subs	r2, #1
2000742a:	b132      	cbz	r2, 2000743a <memchr+0x6e>
2000742c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007430:	3a01      	subs	r2, #1
20007432:	428b      	cmp	r3, r1
20007434:	d1f9      	bne.n	2000742a <memchr+0x5e>
20007436:	bc10      	pop	{r4}
20007438:	4770      	bx	lr
2000743a:	2000      	movs	r0, #0
2000743c:	e7fb      	b.n	20007436 <memchr+0x6a>
2000743e:	bf00      	nop

20007440 <memmove>:
20007440:	4288      	cmp	r0, r1
20007442:	468c      	mov	ip, r1
20007444:	b470      	push	{r4, r5, r6}
20007446:	4605      	mov	r5, r0
20007448:	4614      	mov	r4, r2
2000744a:	d90e      	bls.n	2000746a <memmove+0x2a>
2000744c:	188b      	adds	r3, r1, r2
2000744e:	4298      	cmp	r0, r3
20007450:	d20b      	bcs.n	2000746a <memmove+0x2a>
20007452:	b142      	cbz	r2, 20007466 <memmove+0x26>
20007454:	ebc2 0c03 	rsb	ip, r2, r3
20007458:	4601      	mov	r1, r0
2000745a:	1e53      	subs	r3, r2, #1
2000745c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007460:	54ca      	strb	r2, [r1, r3]
20007462:	3b01      	subs	r3, #1
20007464:	d2fa      	bcs.n	2000745c <memmove+0x1c>
20007466:	bc70      	pop	{r4, r5, r6}
20007468:	4770      	bx	lr
2000746a:	2a0f      	cmp	r2, #15
2000746c:	d809      	bhi.n	20007482 <memmove+0x42>
2000746e:	2c00      	cmp	r4, #0
20007470:	d0f9      	beq.n	20007466 <memmove+0x26>
20007472:	2300      	movs	r3, #0
20007474:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007478:	54ea      	strb	r2, [r5, r3]
2000747a:	3301      	adds	r3, #1
2000747c:	42a3      	cmp	r3, r4
2000747e:	d1f9      	bne.n	20007474 <memmove+0x34>
20007480:	e7f1      	b.n	20007466 <memmove+0x26>
20007482:	ea41 0300 	orr.w	r3, r1, r0
20007486:	f013 0f03 	tst.w	r3, #3
2000748a:	d1f0      	bne.n	2000746e <memmove+0x2e>
2000748c:	4694      	mov	ip, r2
2000748e:	460c      	mov	r4, r1
20007490:	4603      	mov	r3, r0
20007492:	6825      	ldr	r5, [r4, #0]
20007494:	f1ac 0c10 	sub.w	ip, ip, #16
20007498:	601d      	str	r5, [r3, #0]
2000749a:	6865      	ldr	r5, [r4, #4]
2000749c:	605d      	str	r5, [r3, #4]
2000749e:	68a5      	ldr	r5, [r4, #8]
200074a0:	609d      	str	r5, [r3, #8]
200074a2:	68e5      	ldr	r5, [r4, #12]
200074a4:	3410      	adds	r4, #16
200074a6:	60dd      	str	r5, [r3, #12]
200074a8:	3310      	adds	r3, #16
200074aa:	f1bc 0f0f 	cmp.w	ip, #15
200074ae:	d8f0      	bhi.n	20007492 <memmove+0x52>
200074b0:	3a10      	subs	r2, #16
200074b2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
200074b6:	f10c 0501 	add.w	r5, ip, #1
200074ba:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
200074be:	012d      	lsls	r5, r5, #4
200074c0:	eb02 160c 	add.w	r6, r2, ip, lsl #4
200074c4:	eb01 0c05 	add.w	ip, r1, r5
200074c8:	1945      	adds	r5, r0, r5
200074ca:	2e03      	cmp	r6, #3
200074cc:	4634      	mov	r4, r6
200074ce:	d9ce      	bls.n	2000746e <memmove+0x2e>
200074d0:	2300      	movs	r3, #0
200074d2:	f85c 2003 	ldr.w	r2, [ip, r3]
200074d6:	50ea      	str	r2, [r5, r3]
200074d8:	3304      	adds	r3, #4
200074da:	1af2      	subs	r2, r6, r3
200074dc:	2a03      	cmp	r2, #3
200074de:	d8f8      	bhi.n	200074d2 <memmove+0x92>
200074e0:	3e04      	subs	r6, #4
200074e2:	08b3      	lsrs	r3, r6, #2
200074e4:	1c5a      	adds	r2, r3, #1
200074e6:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200074ea:	0092      	lsls	r2, r2, #2
200074ec:	4494      	add	ip, r2
200074ee:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200074f2:	18ad      	adds	r5, r5, r2
200074f4:	e7bb      	b.n	2000746e <memmove+0x2e>
200074f6:	bf00      	nop

200074f8 <__hi0bits>:
200074f8:	0c02      	lsrs	r2, r0, #16
200074fa:	4603      	mov	r3, r0
200074fc:	0412      	lsls	r2, r2, #16
200074fe:	b1b2      	cbz	r2, 2000752e <__hi0bits+0x36>
20007500:	2000      	movs	r0, #0
20007502:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007506:	d101      	bne.n	2000750c <__hi0bits+0x14>
20007508:	3008      	adds	r0, #8
2000750a:	021b      	lsls	r3, r3, #8
2000750c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007510:	d101      	bne.n	20007516 <__hi0bits+0x1e>
20007512:	3004      	adds	r0, #4
20007514:	011b      	lsls	r3, r3, #4
20007516:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
2000751a:	d101      	bne.n	20007520 <__hi0bits+0x28>
2000751c:	3002      	adds	r0, #2
2000751e:	009b      	lsls	r3, r3, #2
20007520:	2b00      	cmp	r3, #0
20007522:	db03      	blt.n	2000752c <__hi0bits+0x34>
20007524:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007528:	d004      	beq.n	20007534 <__hi0bits+0x3c>
2000752a:	3001      	adds	r0, #1
2000752c:	4770      	bx	lr
2000752e:	0403      	lsls	r3, r0, #16
20007530:	2010      	movs	r0, #16
20007532:	e7e6      	b.n	20007502 <__hi0bits+0xa>
20007534:	2020      	movs	r0, #32
20007536:	4770      	bx	lr

20007538 <__lo0bits>:
20007538:	6803      	ldr	r3, [r0, #0]
2000753a:	4602      	mov	r2, r0
2000753c:	f013 0007 	ands.w	r0, r3, #7
20007540:	d009      	beq.n	20007556 <__lo0bits+0x1e>
20007542:	f013 0f01 	tst.w	r3, #1
20007546:	d121      	bne.n	2000758c <__lo0bits+0x54>
20007548:	f013 0f02 	tst.w	r3, #2
2000754c:	d122      	bne.n	20007594 <__lo0bits+0x5c>
2000754e:	089b      	lsrs	r3, r3, #2
20007550:	2002      	movs	r0, #2
20007552:	6013      	str	r3, [r2, #0]
20007554:	4770      	bx	lr
20007556:	b299      	uxth	r1, r3
20007558:	b909      	cbnz	r1, 2000755e <__lo0bits+0x26>
2000755a:	0c1b      	lsrs	r3, r3, #16
2000755c:	2010      	movs	r0, #16
2000755e:	f013 0fff 	tst.w	r3, #255	; 0xff
20007562:	d101      	bne.n	20007568 <__lo0bits+0x30>
20007564:	3008      	adds	r0, #8
20007566:	0a1b      	lsrs	r3, r3, #8
20007568:	f013 0f0f 	tst.w	r3, #15
2000756c:	d101      	bne.n	20007572 <__lo0bits+0x3a>
2000756e:	3004      	adds	r0, #4
20007570:	091b      	lsrs	r3, r3, #4
20007572:	f013 0f03 	tst.w	r3, #3
20007576:	d101      	bne.n	2000757c <__lo0bits+0x44>
20007578:	3002      	adds	r0, #2
2000757a:	089b      	lsrs	r3, r3, #2
2000757c:	f013 0f01 	tst.w	r3, #1
20007580:	d102      	bne.n	20007588 <__lo0bits+0x50>
20007582:	085b      	lsrs	r3, r3, #1
20007584:	d004      	beq.n	20007590 <__lo0bits+0x58>
20007586:	3001      	adds	r0, #1
20007588:	6013      	str	r3, [r2, #0]
2000758a:	4770      	bx	lr
2000758c:	2000      	movs	r0, #0
2000758e:	4770      	bx	lr
20007590:	2020      	movs	r0, #32
20007592:	4770      	bx	lr
20007594:	085b      	lsrs	r3, r3, #1
20007596:	2001      	movs	r0, #1
20007598:	6013      	str	r3, [r2, #0]
2000759a:	4770      	bx	lr

2000759c <__mcmp>:
2000759c:	4603      	mov	r3, r0
2000759e:	690a      	ldr	r2, [r1, #16]
200075a0:	6900      	ldr	r0, [r0, #16]
200075a2:	b410      	push	{r4}
200075a4:	1a80      	subs	r0, r0, r2
200075a6:	d111      	bne.n	200075cc <__mcmp+0x30>
200075a8:	3204      	adds	r2, #4
200075aa:	f103 0c14 	add.w	ip, r3, #20
200075ae:	0092      	lsls	r2, r2, #2
200075b0:	189b      	adds	r3, r3, r2
200075b2:	1889      	adds	r1, r1, r2
200075b4:	3104      	adds	r1, #4
200075b6:	3304      	adds	r3, #4
200075b8:	f853 4c04 	ldr.w	r4, [r3, #-4]
200075bc:	3b04      	subs	r3, #4
200075be:	f851 2c04 	ldr.w	r2, [r1, #-4]
200075c2:	3904      	subs	r1, #4
200075c4:	4294      	cmp	r4, r2
200075c6:	d103      	bne.n	200075d0 <__mcmp+0x34>
200075c8:	459c      	cmp	ip, r3
200075ca:	d3f5      	bcc.n	200075b8 <__mcmp+0x1c>
200075cc:	bc10      	pop	{r4}
200075ce:	4770      	bx	lr
200075d0:	bf38      	it	cc
200075d2:	f04f 30ff 	movcc.w	r0, #4294967295
200075d6:	d3f9      	bcc.n	200075cc <__mcmp+0x30>
200075d8:	2001      	movs	r0, #1
200075da:	e7f7      	b.n	200075cc <__mcmp+0x30>

200075dc <__ulp>:
200075dc:	f240 0300 	movw	r3, #0
200075e0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200075e4:	ea01 0303 	and.w	r3, r1, r3
200075e8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
200075ec:	2b00      	cmp	r3, #0
200075ee:	dd02      	ble.n	200075f6 <__ulp+0x1a>
200075f0:	4619      	mov	r1, r3
200075f2:	2000      	movs	r0, #0
200075f4:	4770      	bx	lr
200075f6:	425b      	negs	r3, r3
200075f8:	151b      	asrs	r3, r3, #20
200075fa:	2b13      	cmp	r3, #19
200075fc:	dd0e      	ble.n	2000761c <__ulp+0x40>
200075fe:	3b14      	subs	r3, #20
20007600:	2b1e      	cmp	r3, #30
20007602:	dd03      	ble.n	2000760c <__ulp+0x30>
20007604:	2301      	movs	r3, #1
20007606:	2100      	movs	r1, #0
20007608:	4618      	mov	r0, r3
2000760a:	4770      	bx	lr
2000760c:	2201      	movs	r2, #1
2000760e:	f1c3 031f 	rsb	r3, r3, #31
20007612:	2100      	movs	r1, #0
20007614:	fa12 f303 	lsls.w	r3, r2, r3
20007618:	4618      	mov	r0, r3
2000761a:	4770      	bx	lr
2000761c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007620:	2000      	movs	r0, #0
20007622:	fa52 f103 	asrs.w	r1, r2, r3
20007626:	4770      	bx	lr

20007628 <__b2d>:
20007628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000762c:	6904      	ldr	r4, [r0, #16]
2000762e:	f100 0614 	add.w	r6, r0, #20
20007632:	460f      	mov	r7, r1
20007634:	3404      	adds	r4, #4
20007636:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
2000763a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000763e:	46a0      	mov	r8, r4
20007640:	4628      	mov	r0, r5
20007642:	f7ff ff59 	bl	200074f8 <__hi0bits>
20007646:	280a      	cmp	r0, #10
20007648:	f1c0 0320 	rsb	r3, r0, #32
2000764c:	603b      	str	r3, [r7, #0]
2000764e:	dc14      	bgt.n	2000767a <__b2d+0x52>
20007650:	42a6      	cmp	r6, r4
20007652:	f1c0 030b 	rsb	r3, r0, #11
20007656:	d237      	bcs.n	200076c8 <__b2d+0xa0>
20007658:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000765c:	40d9      	lsrs	r1, r3
2000765e:	fa25 fc03 	lsr.w	ip, r5, r3
20007662:	3015      	adds	r0, #21
20007664:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20007668:	4085      	lsls	r5, r0
2000766a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
2000766e:	ea41 0205 	orr.w	r2, r1, r5
20007672:	4610      	mov	r0, r2
20007674:	4619      	mov	r1, r3
20007676:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000767a:	42a6      	cmp	r6, r4
2000767c:	d320      	bcc.n	200076c0 <__b2d+0x98>
2000767e:	2100      	movs	r1, #0
20007680:	380b      	subs	r0, #11
20007682:	bf02      	ittt	eq
20007684:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20007688:	460a      	moveq	r2, r1
2000768a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
2000768e:	d0f0      	beq.n	20007672 <__b2d+0x4a>
20007690:	42b4      	cmp	r4, r6
20007692:	f1c0 0320 	rsb	r3, r0, #32
20007696:	d919      	bls.n	200076cc <__b2d+0xa4>
20007698:	f854 4c04 	ldr.w	r4, [r4, #-4]
2000769c:	40dc      	lsrs	r4, r3
2000769e:	4085      	lsls	r5, r0
200076a0:	fa21 fc03 	lsr.w	ip, r1, r3
200076a4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
200076a8:	fa11 f000 	lsls.w	r0, r1, r0
200076ac:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
200076b0:	ea44 0200 	orr.w	r2, r4, r0
200076b4:	ea45 030c 	orr.w	r3, r5, ip
200076b8:	4610      	mov	r0, r2
200076ba:	4619      	mov	r1, r3
200076bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200076c0:	f854 1c04 	ldr.w	r1, [r4, #-4]
200076c4:	3c04      	subs	r4, #4
200076c6:	e7db      	b.n	20007680 <__b2d+0x58>
200076c8:	2100      	movs	r1, #0
200076ca:	e7c8      	b.n	2000765e <__b2d+0x36>
200076cc:	2400      	movs	r4, #0
200076ce:	e7e6      	b.n	2000769e <__b2d+0x76>

200076d0 <__ratio>:
200076d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
200076d4:	b083      	sub	sp, #12
200076d6:	460e      	mov	r6, r1
200076d8:	a901      	add	r1, sp, #4
200076da:	4607      	mov	r7, r0
200076dc:	f7ff ffa4 	bl	20007628 <__b2d>
200076e0:	460d      	mov	r5, r1
200076e2:	4604      	mov	r4, r0
200076e4:	4669      	mov	r1, sp
200076e6:	4630      	mov	r0, r6
200076e8:	f7ff ff9e 	bl	20007628 <__b2d>
200076ec:	f8dd c004 	ldr.w	ip, [sp, #4]
200076f0:	46a9      	mov	r9, r5
200076f2:	46a0      	mov	r8, r4
200076f4:	460b      	mov	r3, r1
200076f6:	4602      	mov	r2, r0
200076f8:	6931      	ldr	r1, [r6, #16]
200076fa:	4616      	mov	r6, r2
200076fc:	6938      	ldr	r0, [r7, #16]
200076fe:	461f      	mov	r7, r3
20007700:	1a40      	subs	r0, r0, r1
20007702:	9900      	ldr	r1, [sp, #0]
20007704:	ebc1 010c 	rsb	r1, r1, ip
20007708:	eb01 1140 	add.w	r1, r1, r0, lsl #5
2000770c:	2900      	cmp	r1, #0
2000770e:	bfc9      	itett	gt
20007710:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20007714:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20007718:	4624      	movgt	r4, r4
2000771a:	464d      	movgt	r5, r9
2000771c:	bfdc      	itt	le
2000771e:	4612      	movle	r2, r2
20007720:	463b      	movle	r3, r7
20007722:	4620      	mov	r0, r4
20007724:	4629      	mov	r1, r5
20007726:	f7fb fe09 	bl	2000333c <__aeabi_ddiv>
2000772a:	b003      	add	sp, #12
2000772c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007730 <_mprec_log10>:
20007730:	2817      	cmp	r0, #23
20007732:	b510      	push	{r4, lr}
20007734:	4604      	mov	r4, r0
20007736:	dd0e      	ble.n	20007756 <_mprec_log10+0x26>
20007738:	f240 0100 	movw	r1, #0
2000773c:	2000      	movs	r0, #0
2000773e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007742:	f240 0300 	movw	r3, #0
20007746:	2200      	movs	r2, #0
20007748:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000774c:	f7fb fccc 	bl	200030e8 <__aeabi_dmul>
20007750:	3c01      	subs	r4, #1
20007752:	d1f6      	bne.n	20007742 <_mprec_log10+0x12>
20007754:	bd10      	pop	{r4, pc}
20007756:	f249 63a8 	movw	r3, #38568	; 0x96a8
2000775a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000775e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20007762:	e9d3 0100 	ldrd	r0, r1, [r3]
20007766:	bd10      	pop	{r4, pc}

20007768 <__copybits>:
20007768:	6913      	ldr	r3, [r2, #16]
2000776a:	3901      	subs	r1, #1
2000776c:	f102 0c14 	add.w	ip, r2, #20
20007770:	b410      	push	{r4}
20007772:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20007776:	114c      	asrs	r4, r1, #5
20007778:	3214      	adds	r2, #20
2000777a:	3401      	adds	r4, #1
2000777c:	4594      	cmp	ip, r2
2000777e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007782:	d20f      	bcs.n	200077a4 <__copybits+0x3c>
20007784:	2300      	movs	r3, #0
20007786:	f85c 1003 	ldr.w	r1, [ip, r3]
2000778a:	50c1      	str	r1, [r0, r3]
2000778c:	3304      	adds	r3, #4
2000778e:	eb03 010c 	add.w	r1, r3, ip
20007792:	428a      	cmp	r2, r1
20007794:	d8f7      	bhi.n	20007786 <__copybits+0x1e>
20007796:	ea6f 0c0c 	mvn.w	ip, ip
2000779a:	4462      	add	r2, ip
2000779c:	f022 0203 	bic.w	r2, r2, #3
200077a0:	3204      	adds	r2, #4
200077a2:	1880      	adds	r0, r0, r2
200077a4:	4284      	cmp	r4, r0
200077a6:	d904      	bls.n	200077b2 <__copybits+0x4a>
200077a8:	2300      	movs	r3, #0
200077aa:	f840 3b04 	str.w	r3, [r0], #4
200077ae:	4284      	cmp	r4, r0
200077b0:	d8fb      	bhi.n	200077aa <__copybits+0x42>
200077b2:	bc10      	pop	{r4}
200077b4:	4770      	bx	lr
200077b6:	bf00      	nop

200077b8 <__any_on>:
200077b8:	6902      	ldr	r2, [r0, #16]
200077ba:	114b      	asrs	r3, r1, #5
200077bc:	429a      	cmp	r2, r3
200077be:	db10      	blt.n	200077e2 <__any_on+0x2a>
200077c0:	dd0e      	ble.n	200077e0 <__any_on+0x28>
200077c2:	f011 011f 	ands.w	r1, r1, #31
200077c6:	d00b      	beq.n	200077e0 <__any_on+0x28>
200077c8:	461a      	mov	r2, r3
200077ca:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200077ce:	695b      	ldr	r3, [r3, #20]
200077d0:	fa23 fc01 	lsr.w	ip, r3, r1
200077d4:	fa0c f101 	lsl.w	r1, ip, r1
200077d8:	4299      	cmp	r1, r3
200077da:	d002      	beq.n	200077e2 <__any_on+0x2a>
200077dc:	2001      	movs	r0, #1
200077de:	4770      	bx	lr
200077e0:	461a      	mov	r2, r3
200077e2:	3204      	adds	r2, #4
200077e4:	f100 0114 	add.w	r1, r0, #20
200077e8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
200077ec:	f103 0c04 	add.w	ip, r3, #4
200077f0:	4561      	cmp	r1, ip
200077f2:	d20b      	bcs.n	2000780c <__any_on+0x54>
200077f4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
200077f8:	2a00      	cmp	r2, #0
200077fa:	d1ef      	bne.n	200077dc <__any_on+0x24>
200077fc:	4299      	cmp	r1, r3
200077fe:	d205      	bcs.n	2000780c <__any_on+0x54>
20007800:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20007804:	2a00      	cmp	r2, #0
20007806:	d1e9      	bne.n	200077dc <__any_on+0x24>
20007808:	4299      	cmp	r1, r3
2000780a:	d3f9      	bcc.n	20007800 <__any_on+0x48>
2000780c:	2000      	movs	r0, #0
2000780e:	4770      	bx	lr

20007810 <_Bfree>:
20007810:	b530      	push	{r4, r5, lr}
20007812:	6a45      	ldr	r5, [r0, #36]	; 0x24
20007814:	b083      	sub	sp, #12
20007816:	4604      	mov	r4, r0
20007818:	b155      	cbz	r5, 20007830 <_Bfree+0x20>
2000781a:	b139      	cbz	r1, 2000782c <_Bfree+0x1c>
2000781c:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000781e:	684a      	ldr	r2, [r1, #4]
20007820:	68db      	ldr	r3, [r3, #12]
20007822:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20007826:	6008      	str	r0, [r1, #0]
20007828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000782c:	b003      	add	sp, #12
2000782e:	bd30      	pop	{r4, r5, pc}
20007830:	2010      	movs	r0, #16
20007832:	9101      	str	r1, [sp, #4]
20007834:	f7fb fe9a 	bl	2000356c <malloc>
20007838:	9901      	ldr	r1, [sp, #4]
2000783a:	6260      	str	r0, [r4, #36]	; 0x24
2000783c:	60c5      	str	r5, [r0, #12]
2000783e:	6045      	str	r5, [r0, #4]
20007840:	6085      	str	r5, [r0, #8]
20007842:	6005      	str	r5, [r0, #0]
20007844:	e7e9      	b.n	2000781a <_Bfree+0xa>
20007846:	bf00      	nop

20007848 <_Balloc>:
20007848:	b570      	push	{r4, r5, r6, lr}
2000784a:	6a44      	ldr	r4, [r0, #36]	; 0x24
2000784c:	4606      	mov	r6, r0
2000784e:	460d      	mov	r5, r1
20007850:	b164      	cbz	r4, 2000786c <_Balloc+0x24>
20007852:	68e2      	ldr	r2, [r4, #12]
20007854:	b1a2      	cbz	r2, 20007880 <_Balloc+0x38>
20007856:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000785a:	b1eb      	cbz	r3, 20007898 <_Balloc+0x50>
2000785c:	6819      	ldr	r1, [r3, #0]
2000785e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20007862:	2200      	movs	r2, #0
20007864:	60da      	str	r2, [r3, #12]
20007866:	611a      	str	r2, [r3, #16]
20007868:	4618      	mov	r0, r3
2000786a:	bd70      	pop	{r4, r5, r6, pc}
2000786c:	2010      	movs	r0, #16
2000786e:	f7fb fe7d 	bl	2000356c <malloc>
20007872:	2300      	movs	r3, #0
20007874:	4604      	mov	r4, r0
20007876:	6270      	str	r0, [r6, #36]	; 0x24
20007878:	60c3      	str	r3, [r0, #12]
2000787a:	6043      	str	r3, [r0, #4]
2000787c:	6083      	str	r3, [r0, #8]
2000787e:	6003      	str	r3, [r0, #0]
20007880:	2210      	movs	r2, #16
20007882:	4630      	mov	r0, r6
20007884:	2104      	movs	r1, #4
20007886:	f000 fe13 	bl	200084b0 <_calloc_r>
2000788a:	6a73      	ldr	r3, [r6, #36]	; 0x24
2000788c:	60e0      	str	r0, [r4, #12]
2000788e:	68da      	ldr	r2, [r3, #12]
20007890:	2a00      	cmp	r2, #0
20007892:	d1e0      	bne.n	20007856 <_Balloc+0xe>
20007894:	4613      	mov	r3, r2
20007896:	e7e7      	b.n	20007868 <_Balloc+0x20>
20007898:	2401      	movs	r4, #1
2000789a:	4630      	mov	r0, r6
2000789c:	4621      	mov	r1, r4
2000789e:	40ac      	lsls	r4, r5
200078a0:	1d62      	adds	r2, r4, #5
200078a2:	0092      	lsls	r2, r2, #2
200078a4:	f000 fe04 	bl	200084b0 <_calloc_r>
200078a8:	4603      	mov	r3, r0
200078aa:	2800      	cmp	r0, #0
200078ac:	d0dc      	beq.n	20007868 <_Balloc+0x20>
200078ae:	6045      	str	r5, [r0, #4]
200078b0:	6084      	str	r4, [r0, #8]
200078b2:	e7d6      	b.n	20007862 <_Balloc+0x1a>

200078b4 <__d2b>:
200078b4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200078b8:	b083      	sub	sp, #12
200078ba:	2101      	movs	r1, #1
200078bc:	461d      	mov	r5, r3
200078be:	4614      	mov	r4, r2
200078c0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
200078c2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
200078c4:	f7ff ffc0 	bl	20007848 <_Balloc>
200078c8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
200078cc:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
200078d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200078d4:	4615      	mov	r5, r2
200078d6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
200078da:	9300      	str	r3, [sp, #0]
200078dc:	bf1c      	itt	ne
200078de:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200078e2:	9300      	strne	r3, [sp, #0]
200078e4:	4680      	mov	r8, r0
200078e6:	2c00      	cmp	r4, #0
200078e8:	d023      	beq.n	20007932 <__d2b+0x7e>
200078ea:	a802      	add	r0, sp, #8
200078ec:	f840 4d04 	str.w	r4, [r0, #-4]!
200078f0:	f7ff fe22 	bl	20007538 <__lo0bits>
200078f4:	4603      	mov	r3, r0
200078f6:	2800      	cmp	r0, #0
200078f8:	d137      	bne.n	2000796a <__d2b+0xb6>
200078fa:	9901      	ldr	r1, [sp, #4]
200078fc:	9a00      	ldr	r2, [sp, #0]
200078fe:	f8c8 1014 	str.w	r1, [r8, #20]
20007902:	2a00      	cmp	r2, #0
20007904:	bf14      	ite	ne
20007906:	2402      	movne	r4, #2
20007908:	2401      	moveq	r4, #1
2000790a:	f8c8 2018 	str.w	r2, [r8, #24]
2000790e:	f8c8 4010 	str.w	r4, [r8, #16]
20007912:	f1ba 0f00 	cmp.w	sl, #0
20007916:	d01b      	beq.n	20007950 <__d2b+0x9c>
20007918:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
2000791c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20007920:	f1aa 0a03 	sub.w	sl, sl, #3
20007924:	4453      	add	r3, sl
20007926:	603b      	str	r3, [r7, #0]
20007928:	6032      	str	r2, [r6, #0]
2000792a:	4640      	mov	r0, r8
2000792c:	b003      	add	sp, #12
2000792e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007932:	4668      	mov	r0, sp
20007934:	f7ff fe00 	bl	20007538 <__lo0bits>
20007938:	2301      	movs	r3, #1
2000793a:	461c      	mov	r4, r3
2000793c:	f8c8 3010 	str.w	r3, [r8, #16]
20007940:	9b00      	ldr	r3, [sp, #0]
20007942:	f8c8 3014 	str.w	r3, [r8, #20]
20007946:	f100 0320 	add.w	r3, r0, #32
2000794a:	f1ba 0f00 	cmp.w	sl, #0
2000794e:	d1e3      	bne.n	20007918 <__d2b+0x64>
20007950:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20007954:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20007958:	3b02      	subs	r3, #2
2000795a:	603b      	str	r3, [r7, #0]
2000795c:	6910      	ldr	r0, [r2, #16]
2000795e:	f7ff fdcb 	bl	200074f8 <__hi0bits>
20007962:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20007966:	6030      	str	r0, [r6, #0]
20007968:	e7df      	b.n	2000792a <__d2b+0x76>
2000796a:	9a00      	ldr	r2, [sp, #0]
2000796c:	f1c0 0120 	rsb	r1, r0, #32
20007970:	fa12 f101 	lsls.w	r1, r2, r1
20007974:	40c2      	lsrs	r2, r0
20007976:	9801      	ldr	r0, [sp, #4]
20007978:	4301      	orrs	r1, r0
2000797a:	f8c8 1014 	str.w	r1, [r8, #20]
2000797e:	9200      	str	r2, [sp, #0]
20007980:	e7bf      	b.n	20007902 <__d2b+0x4e>
20007982:	bf00      	nop

20007984 <__mdiff>:
20007984:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007988:	6913      	ldr	r3, [r2, #16]
2000798a:	690f      	ldr	r7, [r1, #16]
2000798c:	460c      	mov	r4, r1
2000798e:	4615      	mov	r5, r2
20007990:	1aff      	subs	r7, r7, r3
20007992:	2f00      	cmp	r7, #0
20007994:	d04f      	beq.n	20007a36 <__mdiff+0xb2>
20007996:	db6a      	blt.n	20007a6e <__mdiff+0xea>
20007998:	2700      	movs	r7, #0
2000799a:	f101 0614 	add.w	r6, r1, #20
2000799e:	6861      	ldr	r1, [r4, #4]
200079a0:	f7ff ff52 	bl	20007848 <_Balloc>
200079a4:	f8d5 8010 	ldr.w	r8, [r5, #16]
200079a8:	f8d4 c010 	ldr.w	ip, [r4, #16]
200079ac:	f105 0114 	add.w	r1, r5, #20
200079b0:	2200      	movs	r2, #0
200079b2:	eb05 0588 	add.w	r5, r5, r8, lsl #2
200079b6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
200079ba:	f105 0814 	add.w	r8, r5, #20
200079be:	3414      	adds	r4, #20
200079c0:	f100 0314 	add.w	r3, r0, #20
200079c4:	60c7      	str	r7, [r0, #12]
200079c6:	f851 7b04 	ldr.w	r7, [r1], #4
200079ca:	f856 5b04 	ldr.w	r5, [r6], #4
200079ce:	46bb      	mov	fp, r7
200079d0:	fa1f fa87 	uxth.w	sl, r7
200079d4:	0c3f      	lsrs	r7, r7, #16
200079d6:	fa1f f985 	uxth.w	r9, r5
200079da:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200079de:	ebca 0a09 	rsb	sl, sl, r9
200079e2:	4452      	add	r2, sl
200079e4:	eb07 4722 	add.w	r7, r7, r2, asr #16
200079e8:	b292      	uxth	r2, r2
200079ea:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
200079ee:	f843 2b04 	str.w	r2, [r3], #4
200079f2:	143a      	asrs	r2, r7, #16
200079f4:	4588      	cmp	r8, r1
200079f6:	d8e6      	bhi.n	200079c6 <__mdiff+0x42>
200079f8:	42a6      	cmp	r6, r4
200079fa:	d20e      	bcs.n	20007a1a <__mdiff+0x96>
200079fc:	f856 1b04 	ldr.w	r1, [r6], #4
20007a00:	b28d      	uxth	r5, r1
20007a02:	0c09      	lsrs	r1, r1, #16
20007a04:	1952      	adds	r2, r2, r5
20007a06:	eb01 4122 	add.w	r1, r1, r2, asr #16
20007a0a:	b292      	uxth	r2, r2
20007a0c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20007a10:	f843 2b04 	str.w	r2, [r3], #4
20007a14:	140a      	asrs	r2, r1, #16
20007a16:	42b4      	cmp	r4, r6
20007a18:	d8f0      	bhi.n	200079fc <__mdiff+0x78>
20007a1a:	f853 2c04 	ldr.w	r2, [r3, #-4]
20007a1e:	b932      	cbnz	r2, 20007a2e <__mdiff+0xaa>
20007a20:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007a24:	f10c 3cff 	add.w	ip, ip, #4294967295
20007a28:	3b04      	subs	r3, #4
20007a2a:	2a00      	cmp	r2, #0
20007a2c:	d0f8      	beq.n	20007a20 <__mdiff+0x9c>
20007a2e:	f8c0 c010 	str.w	ip, [r0, #16]
20007a32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007a36:	3304      	adds	r3, #4
20007a38:	f101 0614 	add.w	r6, r1, #20
20007a3c:	009b      	lsls	r3, r3, #2
20007a3e:	18d2      	adds	r2, r2, r3
20007a40:	18cb      	adds	r3, r1, r3
20007a42:	3304      	adds	r3, #4
20007a44:	3204      	adds	r2, #4
20007a46:	f853 cc04 	ldr.w	ip, [r3, #-4]
20007a4a:	3b04      	subs	r3, #4
20007a4c:	f852 1c04 	ldr.w	r1, [r2, #-4]
20007a50:	3a04      	subs	r2, #4
20007a52:	458c      	cmp	ip, r1
20007a54:	d10a      	bne.n	20007a6c <__mdiff+0xe8>
20007a56:	429e      	cmp	r6, r3
20007a58:	d3f5      	bcc.n	20007a46 <__mdiff+0xc2>
20007a5a:	2100      	movs	r1, #0
20007a5c:	f7ff fef4 	bl	20007848 <_Balloc>
20007a60:	2301      	movs	r3, #1
20007a62:	6103      	str	r3, [r0, #16]
20007a64:	2300      	movs	r3, #0
20007a66:	6143      	str	r3, [r0, #20]
20007a68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007a6c:	d297      	bcs.n	2000799e <__mdiff+0x1a>
20007a6e:	4623      	mov	r3, r4
20007a70:	462c      	mov	r4, r5
20007a72:	2701      	movs	r7, #1
20007a74:	461d      	mov	r5, r3
20007a76:	f104 0614 	add.w	r6, r4, #20
20007a7a:	e790      	b.n	2000799e <__mdiff+0x1a>

20007a7c <__lshift>:
20007a7c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007a80:	690d      	ldr	r5, [r1, #16]
20007a82:	688b      	ldr	r3, [r1, #8]
20007a84:	1156      	asrs	r6, r2, #5
20007a86:	3501      	adds	r5, #1
20007a88:	460c      	mov	r4, r1
20007a8a:	19ad      	adds	r5, r5, r6
20007a8c:	4690      	mov	r8, r2
20007a8e:	429d      	cmp	r5, r3
20007a90:	4682      	mov	sl, r0
20007a92:	6849      	ldr	r1, [r1, #4]
20007a94:	dd03      	ble.n	20007a9e <__lshift+0x22>
20007a96:	005b      	lsls	r3, r3, #1
20007a98:	3101      	adds	r1, #1
20007a9a:	429d      	cmp	r5, r3
20007a9c:	dcfb      	bgt.n	20007a96 <__lshift+0x1a>
20007a9e:	4650      	mov	r0, sl
20007aa0:	f7ff fed2 	bl	20007848 <_Balloc>
20007aa4:	2e00      	cmp	r6, #0
20007aa6:	4607      	mov	r7, r0
20007aa8:	f100 0214 	add.w	r2, r0, #20
20007aac:	dd0a      	ble.n	20007ac4 <__lshift+0x48>
20007aae:	2300      	movs	r3, #0
20007ab0:	4619      	mov	r1, r3
20007ab2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20007ab6:	3301      	adds	r3, #1
20007ab8:	42b3      	cmp	r3, r6
20007aba:	d1fa      	bne.n	20007ab2 <__lshift+0x36>
20007abc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20007ac0:	f103 0214 	add.w	r2, r3, #20
20007ac4:	6920      	ldr	r0, [r4, #16]
20007ac6:	f104 0314 	add.w	r3, r4, #20
20007aca:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20007ace:	3014      	adds	r0, #20
20007ad0:	f018 081f 	ands.w	r8, r8, #31
20007ad4:	d01b      	beq.n	20007b0e <__lshift+0x92>
20007ad6:	f1c8 0e20 	rsb	lr, r8, #32
20007ada:	2100      	movs	r1, #0
20007adc:	681e      	ldr	r6, [r3, #0]
20007ade:	fa06 fc08 	lsl.w	ip, r6, r8
20007ae2:	ea41 010c 	orr.w	r1, r1, ip
20007ae6:	f842 1b04 	str.w	r1, [r2], #4
20007aea:	f853 1b04 	ldr.w	r1, [r3], #4
20007aee:	4298      	cmp	r0, r3
20007af0:	fa21 f10e 	lsr.w	r1, r1, lr
20007af4:	d8f2      	bhi.n	20007adc <__lshift+0x60>
20007af6:	6011      	str	r1, [r2, #0]
20007af8:	b101      	cbz	r1, 20007afc <__lshift+0x80>
20007afa:	3501      	adds	r5, #1
20007afc:	4650      	mov	r0, sl
20007afe:	3d01      	subs	r5, #1
20007b00:	4621      	mov	r1, r4
20007b02:	613d      	str	r5, [r7, #16]
20007b04:	f7ff fe84 	bl	20007810 <_Bfree>
20007b08:	4638      	mov	r0, r7
20007b0a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007b0e:	f853 1008 	ldr.w	r1, [r3, r8]
20007b12:	f842 1008 	str.w	r1, [r2, r8]
20007b16:	f108 0804 	add.w	r8, r8, #4
20007b1a:	eb08 0103 	add.w	r1, r8, r3
20007b1e:	4288      	cmp	r0, r1
20007b20:	d9ec      	bls.n	20007afc <__lshift+0x80>
20007b22:	f853 1008 	ldr.w	r1, [r3, r8]
20007b26:	f842 1008 	str.w	r1, [r2, r8]
20007b2a:	f108 0804 	add.w	r8, r8, #4
20007b2e:	eb08 0103 	add.w	r1, r8, r3
20007b32:	4288      	cmp	r0, r1
20007b34:	d8eb      	bhi.n	20007b0e <__lshift+0x92>
20007b36:	e7e1      	b.n	20007afc <__lshift+0x80>

20007b38 <__multiply>:
20007b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007b3c:	f8d1 8010 	ldr.w	r8, [r1, #16]
20007b40:	6917      	ldr	r7, [r2, #16]
20007b42:	460d      	mov	r5, r1
20007b44:	4616      	mov	r6, r2
20007b46:	b087      	sub	sp, #28
20007b48:	45b8      	cmp	r8, r7
20007b4a:	bfb5      	itete	lt
20007b4c:	4615      	movlt	r5, r2
20007b4e:	463b      	movge	r3, r7
20007b50:	460b      	movlt	r3, r1
20007b52:	4647      	movge	r7, r8
20007b54:	bfb4      	ite	lt
20007b56:	461e      	movlt	r6, r3
20007b58:	4698      	movge	r8, r3
20007b5a:	68ab      	ldr	r3, [r5, #8]
20007b5c:	eb08 0407 	add.w	r4, r8, r7
20007b60:	6869      	ldr	r1, [r5, #4]
20007b62:	429c      	cmp	r4, r3
20007b64:	bfc8      	it	gt
20007b66:	3101      	addgt	r1, #1
20007b68:	f7ff fe6e 	bl	20007848 <_Balloc>
20007b6c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20007b70:	f100 0b14 	add.w	fp, r0, #20
20007b74:	3314      	adds	r3, #20
20007b76:	9003      	str	r0, [sp, #12]
20007b78:	459b      	cmp	fp, r3
20007b7a:	9304      	str	r3, [sp, #16]
20007b7c:	d206      	bcs.n	20007b8c <__multiply+0x54>
20007b7e:	9904      	ldr	r1, [sp, #16]
20007b80:	465b      	mov	r3, fp
20007b82:	2200      	movs	r2, #0
20007b84:	f843 2b04 	str.w	r2, [r3], #4
20007b88:	4299      	cmp	r1, r3
20007b8a:	d8fb      	bhi.n	20007b84 <__multiply+0x4c>
20007b8c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20007b90:	f106 0914 	add.w	r9, r6, #20
20007b94:	f108 0814 	add.w	r8, r8, #20
20007b98:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20007b9c:	3514      	adds	r5, #20
20007b9e:	45c1      	cmp	r9, r8
20007ba0:	f8cd 8004 	str.w	r8, [sp, #4]
20007ba4:	f10c 0c14 	add.w	ip, ip, #20
20007ba8:	9502      	str	r5, [sp, #8]
20007baa:	d24b      	bcs.n	20007c44 <__multiply+0x10c>
20007bac:	f04f 0a00 	mov.w	sl, #0
20007bb0:	9405      	str	r4, [sp, #20]
20007bb2:	f859 400a 	ldr.w	r4, [r9, sl]
20007bb6:	eb0a 080b 	add.w	r8, sl, fp
20007bba:	b2a0      	uxth	r0, r4
20007bbc:	b1d8      	cbz	r0, 20007bf6 <__multiply+0xbe>
20007bbe:	9a02      	ldr	r2, [sp, #8]
20007bc0:	4643      	mov	r3, r8
20007bc2:	2400      	movs	r4, #0
20007bc4:	f852 5b04 	ldr.w	r5, [r2], #4
20007bc8:	6819      	ldr	r1, [r3, #0]
20007bca:	b2af      	uxth	r7, r5
20007bcc:	0c2d      	lsrs	r5, r5, #16
20007bce:	b28e      	uxth	r6, r1
20007bd0:	0c09      	lsrs	r1, r1, #16
20007bd2:	fb00 6607 	mla	r6, r0, r7, r6
20007bd6:	fb00 1105 	mla	r1, r0, r5, r1
20007bda:	1936      	adds	r6, r6, r4
20007bdc:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20007be0:	b2b6      	uxth	r6, r6
20007be2:	0c0c      	lsrs	r4, r1, #16
20007be4:	4594      	cmp	ip, r2
20007be6:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20007bea:	f843 6b04 	str.w	r6, [r3], #4
20007bee:	d8e9      	bhi.n	20007bc4 <__multiply+0x8c>
20007bf0:	601c      	str	r4, [r3, #0]
20007bf2:	f859 400a 	ldr.w	r4, [r9, sl]
20007bf6:	0c24      	lsrs	r4, r4, #16
20007bf8:	d01c      	beq.n	20007c34 <__multiply+0xfc>
20007bfa:	f85b 200a 	ldr.w	r2, [fp, sl]
20007bfe:	4641      	mov	r1, r8
20007c00:	9b02      	ldr	r3, [sp, #8]
20007c02:	2500      	movs	r5, #0
20007c04:	4610      	mov	r0, r2
20007c06:	881e      	ldrh	r6, [r3, #0]
20007c08:	b297      	uxth	r7, r2
20007c0a:	fb06 5504 	mla	r5, r6, r4, r5
20007c0e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20007c12:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20007c16:	600f      	str	r7, [r1, #0]
20007c18:	f851 0f04 	ldr.w	r0, [r1, #4]!
20007c1c:	f853 2b04 	ldr.w	r2, [r3], #4
20007c20:	b286      	uxth	r6, r0
20007c22:	0c12      	lsrs	r2, r2, #16
20007c24:	fb02 6204 	mla	r2, r2, r4, r6
20007c28:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20007c2c:	0c15      	lsrs	r5, r2, #16
20007c2e:	459c      	cmp	ip, r3
20007c30:	d8e9      	bhi.n	20007c06 <__multiply+0xce>
20007c32:	600a      	str	r2, [r1, #0]
20007c34:	f10a 0a04 	add.w	sl, sl, #4
20007c38:	9a01      	ldr	r2, [sp, #4]
20007c3a:	eb0a 0309 	add.w	r3, sl, r9
20007c3e:	429a      	cmp	r2, r3
20007c40:	d8b7      	bhi.n	20007bb2 <__multiply+0x7a>
20007c42:	9c05      	ldr	r4, [sp, #20]
20007c44:	2c00      	cmp	r4, #0
20007c46:	dd0b      	ble.n	20007c60 <__multiply+0x128>
20007c48:	9a04      	ldr	r2, [sp, #16]
20007c4a:	f852 3c04 	ldr.w	r3, [r2, #-4]
20007c4e:	b93b      	cbnz	r3, 20007c60 <__multiply+0x128>
20007c50:	4613      	mov	r3, r2
20007c52:	e003      	b.n	20007c5c <__multiply+0x124>
20007c54:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007c58:	3b04      	subs	r3, #4
20007c5a:	b90a      	cbnz	r2, 20007c60 <__multiply+0x128>
20007c5c:	3c01      	subs	r4, #1
20007c5e:	d1f9      	bne.n	20007c54 <__multiply+0x11c>
20007c60:	9b03      	ldr	r3, [sp, #12]
20007c62:	4618      	mov	r0, r3
20007c64:	611c      	str	r4, [r3, #16]
20007c66:	b007      	add	sp, #28
20007c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20007c6c <__i2b>:
20007c6c:	b510      	push	{r4, lr}
20007c6e:	460c      	mov	r4, r1
20007c70:	2101      	movs	r1, #1
20007c72:	f7ff fde9 	bl	20007848 <_Balloc>
20007c76:	2201      	movs	r2, #1
20007c78:	6144      	str	r4, [r0, #20]
20007c7a:	6102      	str	r2, [r0, #16]
20007c7c:	bd10      	pop	{r4, pc}
20007c7e:	bf00      	nop

20007c80 <__multadd>:
20007c80:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007c84:	460d      	mov	r5, r1
20007c86:	2100      	movs	r1, #0
20007c88:	4606      	mov	r6, r0
20007c8a:	692c      	ldr	r4, [r5, #16]
20007c8c:	b083      	sub	sp, #12
20007c8e:	f105 0814 	add.w	r8, r5, #20
20007c92:	4608      	mov	r0, r1
20007c94:	f858 7001 	ldr.w	r7, [r8, r1]
20007c98:	3001      	adds	r0, #1
20007c9a:	fa1f fa87 	uxth.w	sl, r7
20007c9e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20007ca2:	fb0a 3302 	mla	r3, sl, r2, r3
20007ca6:	fb0c fc02 	mul.w	ip, ip, r2
20007caa:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20007cae:	b29b      	uxth	r3, r3
20007cb0:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20007cb4:	f848 3001 	str.w	r3, [r8, r1]
20007cb8:	3104      	adds	r1, #4
20007cba:	4284      	cmp	r4, r0
20007cbc:	ea4f 431c 	mov.w	r3, ip, lsr #16
20007cc0:	dce8      	bgt.n	20007c94 <__multadd+0x14>
20007cc2:	b13b      	cbz	r3, 20007cd4 <__multadd+0x54>
20007cc4:	68aa      	ldr	r2, [r5, #8]
20007cc6:	4294      	cmp	r4, r2
20007cc8:	da08      	bge.n	20007cdc <__multadd+0x5c>
20007cca:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20007cce:	3401      	adds	r4, #1
20007cd0:	612c      	str	r4, [r5, #16]
20007cd2:	6153      	str	r3, [r2, #20]
20007cd4:	4628      	mov	r0, r5
20007cd6:	b003      	add	sp, #12
20007cd8:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007cdc:	6869      	ldr	r1, [r5, #4]
20007cde:	4630      	mov	r0, r6
20007ce0:	9301      	str	r3, [sp, #4]
20007ce2:	3101      	adds	r1, #1
20007ce4:	f7ff fdb0 	bl	20007848 <_Balloc>
20007ce8:	692a      	ldr	r2, [r5, #16]
20007cea:	f105 010c 	add.w	r1, r5, #12
20007cee:	3202      	adds	r2, #2
20007cf0:	0092      	lsls	r2, r2, #2
20007cf2:	4607      	mov	r7, r0
20007cf4:	300c      	adds	r0, #12
20007cf6:	f7fb ff13 	bl	20003b20 <memcpy>
20007cfa:	4629      	mov	r1, r5
20007cfc:	4630      	mov	r0, r6
20007cfe:	463d      	mov	r5, r7
20007d00:	f7ff fd86 	bl	20007810 <_Bfree>
20007d04:	9b01      	ldr	r3, [sp, #4]
20007d06:	e7e0      	b.n	20007cca <__multadd+0x4a>

20007d08 <__pow5mult>:
20007d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007d0c:	4615      	mov	r5, r2
20007d0e:	f012 0203 	ands.w	r2, r2, #3
20007d12:	4604      	mov	r4, r0
20007d14:	4688      	mov	r8, r1
20007d16:	d12c      	bne.n	20007d72 <__pow5mult+0x6a>
20007d18:	10ad      	asrs	r5, r5, #2
20007d1a:	d01e      	beq.n	20007d5a <__pow5mult+0x52>
20007d1c:	6a66      	ldr	r6, [r4, #36]	; 0x24
20007d1e:	2e00      	cmp	r6, #0
20007d20:	d034      	beq.n	20007d8c <__pow5mult+0x84>
20007d22:	68b7      	ldr	r7, [r6, #8]
20007d24:	2f00      	cmp	r7, #0
20007d26:	d03b      	beq.n	20007da0 <__pow5mult+0x98>
20007d28:	f015 0f01 	tst.w	r5, #1
20007d2c:	d108      	bne.n	20007d40 <__pow5mult+0x38>
20007d2e:	106d      	asrs	r5, r5, #1
20007d30:	d013      	beq.n	20007d5a <__pow5mult+0x52>
20007d32:	683e      	ldr	r6, [r7, #0]
20007d34:	b1a6      	cbz	r6, 20007d60 <__pow5mult+0x58>
20007d36:	4630      	mov	r0, r6
20007d38:	4607      	mov	r7, r0
20007d3a:	f015 0f01 	tst.w	r5, #1
20007d3e:	d0f6      	beq.n	20007d2e <__pow5mult+0x26>
20007d40:	4641      	mov	r1, r8
20007d42:	463a      	mov	r2, r7
20007d44:	4620      	mov	r0, r4
20007d46:	f7ff fef7 	bl	20007b38 <__multiply>
20007d4a:	4641      	mov	r1, r8
20007d4c:	4606      	mov	r6, r0
20007d4e:	4620      	mov	r0, r4
20007d50:	f7ff fd5e 	bl	20007810 <_Bfree>
20007d54:	106d      	asrs	r5, r5, #1
20007d56:	46b0      	mov	r8, r6
20007d58:	d1eb      	bne.n	20007d32 <__pow5mult+0x2a>
20007d5a:	4640      	mov	r0, r8
20007d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007d60:	4639      	mov	r1, r7
20007d62:	463a      	mov	r2, r7
20007d64:	4620      	mov	r0, r4
20007d66:	f7ff fee7 	bl	20007b38 <__multiply>
20007d6a:	6038      	str	r0, [r7, #0]
20007d6c:	4607      	mov	r7, r0
20007d6e:	6006      	str	r6, [r0, #0]
20007d70:	e7e3      	b.n	20007d3a <__pow5mult+0x32>
20007d72:	f249 6ca8 	movw	ip, #38568	; 0x96a8
20007d76:	2300      	movs	r3, #0
20007d78:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20007d7c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20007d80:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20007d84:	f7ff ff7c 	bl	20007c80 <__multadd>
20007d88:	4680      	mov	r8, r0
20007d8a:	e7c5      	b.n	20007d18 <__pow5mult+0x10>
20007d8c:	2010      	movs	r0, #16
20007d8e:	f7fb fbed 	bl	2000356c <malloc>
20007d92:	2300      	movs	r3, #0
20007d94:	4606      	mov	r6, r0
20007d96:	6260      	str	r0, [r4, #36]	; 0x24
20007d98:	60c3      	str	r3, [r0, #12]
20007d9a:	6043      	str	r3, [r0, #4]
20007d9c:	6083      	str	r3, [r0, #8]
20007d9e:	6003      	str	r3, [r0, #0]
20007da0:	4620      	mov	r0, r4
20007da2:	f240 2171 	movw	r1, #625	; 0x271
20007da6:	f7ff ff61 	bl	20007c6c <__i2b>
20007daa:	2300      	movs	r3, #0
20007dac:	60b0      	str	r0, [r6, #8]
20007dae:	4607      	mov	r7, r0
20007db0:	6003      	str	r3, [r0, #0]
20007db2:	e7b9      	b.n	20007d28 <__pow5mult+0x20>

20007db4 <__s2b>:
20007db4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007db8:	461e      	mov	r6, r3
20007dba:	f648 6339 	movw	r3, #36409	; 0x8e39
20007dbe:	f106 0c08 	add.w	ip, r6, #8
20007dc2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20007dc6:	4688      	mov	r8, r1
20007dc8:	4605      	mov	r5, r0
20007dca:	4617      	mov	r7, r2
20007dcc:	fb83 130c 	smull	r1, r3, r3, ip
20007dd0:	ea4f 7cec 	mov.w	ip, ip, asr #31
20007dd4:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20007dd8:	f1bc 0f01 	cmp.w	ip, #1
20007ddc:	dd35      	ble.n	20007e4a <__s2b+0x96>
20007dde:	2100      	movs	r1, #0
20007de0:	2201      	movs	r2, #1
20007de2:	0052      	lsls	r2, r2, #1
20007de4:	3101      	adds	r1, #1
20007de6:	4594      	cmp	ip, r2
20007de8:	dcfb      	bgt.n	20007de2 <__s2b+0x2e>
20007dea:	4628      	mov	r0, r5
20007dec:	f7ff fd2c 	bl	20007848 <_Balloc>
20007df0:	9b08      	ldr	r3, [sp, #32]
20007df2:	6143      	str	r3, [r0, #20]
20007df4:	2301      	movs	r3, #1
20007df6:	2f09      	cmp	r7, #9
20007df8:	6103      	str	r3, [r0, #16]
20007dfa:	dd22      	ble.n	20007e42 <__s2b+0x8e>
20007dfc:	f108 0a09 	add.w	sl, r8, #9
20007e00:	2409      	movs	r4, #9
20007e02:	f818 3004 	ldrb.w	r3, [r8, r4]
20007e06:	4601      	mov	r1, r0
20007e08:	220a      	movs	r2, #10
20007e0a:	3401      	adds	r4, #1
20007e0c:	3b30      	subs	r3, #48	; 0x30
20007e0e:	4628      	mov	r0, r5
20007e10:	f7ff ff36 	bl	20007c80 <__multadd>
20007e14:	42a7      	cmp	r7, r4
20007e16:	dcf4      	bgt.n	20007e02 <__s2b+0x4e>
20007e18:	eb0a 0807 	add.w	r8, sl, r7
20007e1c:	f1a8 0808 	sub.w	r8, r8, #8
20007e20:	42be      	cmp	r6, r7
20007e22:	dd0c      	ble.n	20007e3e <__s2b+0x8a>
20007e24:	2400      	movs	r4, #0
20007e26:	f818 3004 	ldrb.w	r3, [r8, r4]
20007e2a:	4601      	mov	r1, r0
20007e2c:	3401      	adds	r4, #1
20007e2e:	220a      	movs	r2, #10
20007e30:	3b30      	subs	r3, #48	; 0x30
20007e32:	4628      	mov	r0, r5
20007e34:	f7ff ff24 	bl	20007c80 <__multadd>
20007e38:	19e3      	adds	r3, r4, r7
20007e3a:	429e      	cmp	r6, r3
20007e3c:	dcf3      	bgt.n	20007e26 <__s2b+0x72>
20007e3e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007e42:	f108 080a 	add.w	r8, r8, #10
20007e46:	2709      	movs	r7, #9
20007e48:	e7ea      	b.n	20007e20 <__s2b+0x6c>
20007e4a:	2100      	movs	r1, #0
20007e4c:	e7cd      	b.n	20007dea <__s2b+0x36>
20007e4e:	bf00      	nop

20007e50 <_realloc_r>:
20007e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007e54:	4691      	mov	r9, r2
20007e56:	b083      	sub	sp, #12
20007e58:	4607      	mov	r7, r0
20007e5a:	460e      	mov	r6, r1
20007e5c:	2900      	cmp	r1, #0
20007e5e:	f000 813a 	beq.w	200080d6 <_realloc_r+0x286>
20007e62:	f1a1 0808 	sub.w	r8, r1, #8
20007e66:	f109 040b 	add.w	r4, r9, #11
20007e6a:	f7fb ff8b 	bl	20003d84 <__malloc_lock>
20007e6e:	2c16      	cmp	r4, #22
20007e70:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007e74:	460b      	mov	r3, r1
20007e76:	f200 80a0 	bhi.w	20007fba <_realloc_r+0x16a>
20007e7a:	2210      	movs	r2, #16
20007e7c:	2500      	movs	r5, #0
20007e7e:	4614      	mov	r4, r2
20007e80:	454c      	cmp	r4, r9
20007e82:	bf38      	it	cc
20007e84:	f045 0501 	orrcc.w	r5, r5, #1
20007e88:	2d00      	cmp	r5, #0
20007e8a:	f040 812a 	bne.w	200080e2 <_realloc_r+0x292>
20007e8e:	f021 0a03 	bic.w	sl, r1, #3
20007e92:	4592      	cmp	sl, r2
20007e94:	bfa2      	ittt	ge
20007e96:	4640      	movge	r0, r8
20007e98:	4655      	movge	r5, sl
20007e9a:	f108 0808 	addge.w	r8, r8, #8
20007e9e:	da75      	bge.n	20007f8c <_realloc_r+0x13c>
20007ea0:	f649 1318 	movw	r3, #39192	; 0x9918
20007ea4:	eb08 000a 	add.w	r0, r8, sl
20007ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007eac:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007eb0:	4586      	cmp	lr, r0
20007eb2:	f000 811a 	beq.w	200080ea <_realloc_r+0x29a>
20007eb6:	f8d0 c004 	ldr.w	ip, [r0, #4]
20007eba:	f02c 0b01 	bic.w	fp, ip, #1
20007ebe:	4483      	add	fp, r0
20007ec0:	f8db b004 	ldr.w	fp, [fp, #4]
20007ec4:	f01b 0f01 	tst.w	fp, #1
20007ec8:	d07c      	beq.n	20007fc4 <_realloc_r+0x174>
20007eca:	46ac      	mov	ip, r5
20007ecc:	4628      	mov	r0, r5
20007ece:	f011 0f01 	tst.w	r1, #1
20007ed2:	f040 809b 	bne.w	2000800c <_realloc_r+0x1bc>
20007ed6:	f856 1c08 	ldr.w	r1, [r6, #-8]
20007eda:	ebc1 0b08 	rsb	fp, r1, r8
20007ede:	f8db 5004 	ldr.w	r5, [fp, #4]
20007ee2:	f025 0503 	bic.w	r5, r5, #3
20007ee6:	2800      	cmp	r0, #0
20007ee8:	f000 80dd 	beq.w	200080a6 <_realloc_r+0x256>
20007eec:	4570      	cmp	r0, lr
20007eee:	f000 811f 	beq.w	20008130 <_realloc_r+0x2e0>
20007ef2:	eb05 030a 	add.w	r3, r5, sl
20007ef6:	eb0c 0503 	add.w	r5, ip, r3
20007efa:	4295      	cmp	r5, r2
20007efc:	bfb8      	it	lt
20007efe:	461d      	movlt	r5, r3
20007f00:	f2c0 80d2 	blt.w	200080a8 <_realloc_r+0x258>
20007f04:	6881      	ldr	r1, [r0, #8]
20007f06:	465b      	mov	r3, fp
20007f08:	68c0      	ldr	r0, [r0, #12]
20007f0a:	f1aa 0204 	sub.w	r2, sl, #4
20007f0e:	2a24      	cmp	r2, #36	; 0x24
20007f10:	6081      	str	r1, [r0, #8]
20007f12:	60c8      	str	r0, [r1, #12]
20007f14:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007f18:	f8db 000c 	ldr.w	r0, [fp, #12]
20007f1c:	6081      	str	r1, [r0, #8]
20007f1e:	60c8      	str	r0, [r1, #12]
20007f20:	f200 80d0 	bhi.w	200080c4 <_realloc_r+0x274>
20007f24:	2a13      	cmp	r2, #19
20007f26:	469c      	mov	ip, r3
20007f28:	d921      	bls.n	20007f6e <_realloc_r+0x11e>
20007f2a:	4631      	mov	r1, r6
20007f2c:	f10b 0c10 	add.w	ip, fp, #16
20007f30:	f851 0b04 	ldr.w	r0, [r1], #4
20007f34:	f8cb 0008 	str.w	r0, [fp, #8]
20007f38:	6870      	ldr	r0, [r6, #4]
20007f3a:	1d0e      	adds	r6, r1, #4
20007f3c:	2a1b      	cmp	r2, #27
20007f3e:	f8cb 000c 	str.w	r0, [fp, #12]
20007f42:	d914      	bls.n	20007f6e <_realloc_r+0x11e>
20007f44:	6848      	ldr	r0, [r1, #4]
20007f46:	1d31      	adds	r1, r6, #4
20007f48:	f10b 0c18 	add.w	ip, fp, #24
20007f4c:	f8cb 0010 	str.w	r0, [fp, #16]
20007f50:	6870      	ldr	r0, [r6, #4]
20007f52:	1d0e      	adds	r6, r1, #4
20007f54:	2a24      	cmp	r2, #36	; 0x24
20007f56:	f8cb 0014 	str.w	r0, [fp, #20]
20007f5a:	d108      	bne.n	20007f6e <_realloc_r+0x11e>
20007f5c:	684a      	ldr	r2, [r1, #4]
20007f5e:	f10b 0c20 	add.w	ip, fp, #32
20007f62:	f8cb 2018 	str.w	r2, [fp, #24]
20007f66:	6872      	ldr	r2, [r6, #4]
20007f68:	3608      	adds	r6, #8
20007f6a:	f8cb 201c 	str.w	r2, [fp, #28]
20007f6e:	4631      	mov	r1, r6
20007f70:	4698      	mov	r8, r3
20007f72:	4662      	mov	r2, ip
20007f74:	4658      	mov	r0, fp
20007f76:	f851 3b04 	ldr.w	r3, [r1], #4
20007f7a:	f842 3b04 	str.w	r3, [r2], #4
20007f7e:	6873      	ldr	r3, [r6, #4]
20007f80:	f8cc 3004 	str.w	r3, [ip, #4]
20007f84:	684b      	ldr	r3, [r1, #4]
20007f86:	6053      	str	r3, [r2, #4]
20007f88:	f8db 3004 	ldr.w	r3, [fp, #4]
20007f8c:	ebc4 0c05 	rsb	ip, r4, r5
20007f90:	f1bc 0f0f 	cmp.w	ip, #15
20007f94:	d826      	bhi.n	20007fe4 <_realloc_r+0x194>
20007f96:	1942      	adds	r2, r0, r5
20007f98:	f003 0301 	and.w	r3, r3, #1
20007f9c:	ea43 0505 	orr.w	r5, r3, r5
20007fa0:	6045      	str	r5, [r0, #4]
20007fa2:	6853      	ldr	r3, [r2, #4]
20007fa4:	f043 0301 	orr.w	r3, r3, #1
20007fa8:	6053      	str	r3, [r2, #4]
20007faa:	4638      	mov	r0, r7
20007fac:	4645      	mov	r5, r8
20007fae:	f7fb feeb 	bl	20003d88 <__malloc_unlock>
20007fb2:	4628      	mov	r0, r5
20007fb4:	b003      	add	sp, #12
20007fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007fba:	f024 0407 	bic.w	r4, r4, #7
20007fbe:	4622      	mov	r2, r4
20007fc0:	0fe5      	lsrs	r5, r4, #31
20007fc2:	e75d      	b.n	20007e80 <_realloc_r+0x30>
20007fc4:	f02c 0c03 	bic.w	ip, ip, #3
20007fc8:	eb0c 050a 	add.w	r5, ip, sl
20007fcc:	4295      	cmp	r5, r2
20007fce:	f6ff af7e 	blt.w	20007ece <_realloc_r+0x7e>
20007fd2:	6882      	ldr	r2, [r0, #8]
20007fd4:	460b      	mov	r3, r1
20007fd6:	68c1      	ldr	r1, [r0, #12]
20007fd8:	4640      	mov	r0, r8
20007fda:	f108 0808 	add.w	r8, r8, #8
20007fde:	608a      	str	r2, [r1, #8]
20007fe0:	60d1      	str	r1, [r2, #12]
20007fe2:	e7d3      	b.n	20007f8c <_realloc_r+0x13c>
20007fe4:	1901      	adds	r1, r0, r4
20007fe6:	f003 0301 	and.w	r3, r3, #1
20007fea:	eb01 020c 	add.w	r2, r1, ip
20007fee:	ea43 0404 	orr.w	r4, r3, r4
20007ff2:	f04c 0301 	orr.w	r3, ip, #1
20007ff6:	6044      	str	r4, [r0, #4]
20007ff8:	604b      	str	r3, [r1, #4]
20007ffa:	4638      	mov	r0, r7
20007ffc:	6853      	ldr	r3, [r2, #4]
20007ffe:	3108      	adds	r1, #8
20008000:	f043 0301 	orr.w	r3, r3, #1
20008004:	6053      	str	r3, [r2, #4]
20008006:	f7fe fe6f 	bl	20006ce8 <_free_r>
2000800a:	e7ce      	b.n	20007faa <_realloc_r+0x15a>
2000800c:	4649      	mov	r1, r9
2000800e:	4638      	mov	r0, r7
20008010:	f7fb fab4 	bl	2000357c <_malloc_r>
20008014:	4605      	mov	r5, r0
20008016:	2800      	cmp	r0, #0
20008018:	d041      	beq.n	2000809e <_realloc_r+0x24e>
2000801a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000801e:	f1a0 0208 	sub.w	r2, r0, #8
20008022:	f023 0101 	bic.w	r1, r3, #1
20008026:	4441      	add	r1, r8
20008028:	428a      	cmp	r2, r1
2000802a:	f000 80d7 	beq.w	200081dc <_realloc_r+0x38c>
2000802e:	f1aa 0204 	sub.w	r2, sl, #4
20008032:	4631      	mov	r1, r6
20008034:	2a24      	cmp	r2, #36	; 0x24
20008036:	d878      	bhi.n	2000812a <_realloc_r+0x2da>
20008038:	2a13      	cmp	r2, #19
2000803a:	4603      	mov	r3, r0
2000803c:	d921      	bls.n	20008082 <_realloc_r+0x232>
2000803e:	4634      	mov	r4, r6
20008040:	f854 3b04 	ldr.w	r3, [r4], #4
20008044:	1d21      	adds	r1, r4, #4
20008046:	f840 3b04 	str.w	r3, [r0], #4
2000804a:	1d03      	adds	r3, r0, #4
2000804c:	f8d6 c004 	ldr.w	ip, [r6, #4]
20008050:	2a1b      	cmp	r2, #27
20008052:	f8c5 c004 	str.w	ip, [r5, #4]
20008056:	d914      	bls.n	20008082 <_realloc_r+0x232>
20008058:	f8d4 e004 	ldr.w	lr, [r4, #4]
2000805c:	1d1c      	adds	r4, r3, #4
2000805e:	f101 0c04 	add.w	ip, r1, #4
20008062:	f8c0 e004 	str.w	lr, [r0, #4]
20008066:	6848      	ldr	r0, [r1, #4]
20008068:	f10c 0104 	add.w	r1, ip, #4
2000806c:	6058      	str	r0, [r3, #4]
2000806e:	1d23      	adds	r3, r4, #4
20008070:	2a24      	cmp	r2, #36	; 0x24
20008072:	d106      	bne.n	20008082 <_realloc_r+0x232>
20008074:	f8dc 2004 	ldr.w	r2, [ip, #4]
20008078:	6062      	str	r2, [r4, #4]
2000807a:	684a      	ldr	r2, [r1, #4]
2000807c:	3108      	adds	r1, #8
2000807e:	605a      	str	r2, [r3, #4]
20008080:	3308      	adds	r3, #8
20008082:	4608      	mov	r0, r1
20008084:	461a      	mov	r2, r3
20008086:	f850 4b04 	ldr.w	r4, [r0], #4
2000808a:	f842 4b04 	str.w	r4, [r2], #4
2000808e:	6849      	ldr	r1, [r1, #4]
20008090:	6059      	str	r1, [r3, #4]
20008092:	6843      	ldr	r3, [r0, #4]
20008094:	6053      	str	r3, [r2, #4]
20008096:	4631      	mov	r1, r6
20008098:	4638      	mov	r0, r7
2000809a:	f7fe fe25 	bl	20006ce8 <_free_r>
2000809e:	4638      	mov	r0, r7
200080a0:	f7fb fe72 	bl	20003d88 <__malloc_unlock>
200080a4:	e785      	b.n	20007fb2 <_realloc_r+0x162>
200080a6:	4455      	add	r5, sl
200080a8:	4295      	cmp	r5, r2
200080aa:	dbaf      	blt.n	2000800c <_realloc_r+0x1bc>
200080ac:	465b      	mov	r3, fp
200080ae:	f8db 000c 	ldr.w	r0, [fp, #12]
200080b2:	f1aa 0204 	sub.w	r2, sl, #4
200080b6:	f853 1f08 	ldr.w	r1, [r3, #8]!
200080ba:	2a24      	cmp	r2, #36	; 0x24
200080bc:	6081      	str	r1, [r0, #8]
200080be:	60c8      	str	r0, [r1, #12]
200080c0:	f67f af30 	bls.w	20007f24 <_realloc_r+0xd4>
200080c4:	4618      	mov	r0, r3
200080c6:	4631      	mov	r1, r6
200080c8:	4698      	mov	r8, r3
200080ca:	f7ff f9b9 	bl	20007440 <memmove>
200080ce:	4658      	mov	r0, fp
200080d0:	f8db 3004 	ldr.w	r3, [fp, #4]
200080d4:	e75a      	b.n	20007f8c <_realloc_r+0x13c>
200080d6:	4611      	mov	r1, r2
200080d8:	b003      	add	sp, #12
200080da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200080de:	f7fb ba4d 	b.w	2000357c <_malloc_r>
200080e2:	230c      	movs	r3, #12
200080e4:	2500      	movs	r5, #0
200080e6:	603b      	str	r3, [r7, #0]
200080e8:	e763      	b.n	20007fb2 <_realloc_r+0x162>
200080ea:	f8de 5004 	ldr.w	r5, [lr, #4]
200080ee:	f104 0b10 	add.w	fp, r4, #16
200080f2:	f025 0c03 	bic.w	ip, r5, #3
200080f6:	eb0c 000a 	add.w	r0, ip, sl
200080fa:	4558      	cmp	r0, fp
200080fc:	bfb8      	it	lt
200080fe:	4670      	movlt	r0, lr
20008100:	f6ff aee5 	blt.w	20007ece <_realloc_r+0x7e>
20008104:	eb08 0204 	add.w	r2, r8, r4
20008108:	1b01      	subs	r1, r0, r4
2000810a:	f041 0101 	orr.w	r1, r1, #1
2000810e:	609a      	str	r2, [r3, #8]
20008110:	6051      	str	r1, [r2, #4]
20008112:	4638      	mov	r0, r7
20008114:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008118:	4635      	mov	r5, r6
2000811a:	f001 0301 	and.w	r3, r1, #1
2000811e:	431c      	orrs	r4, r3
20008120:	f8c8 4004 	str.w	r4, [r8, #4]
20008124:	f7fb fe30 	bl	20003d88 <__malloc_unlock>
20008128:	e743      	b.n	20007fb2 <_realloc_r+0x162>
2000812a:	f7ff f989 	bl	20007440 <memmove>
2000812e:	e7b2      	b.n	20008096 <_realloc_r+0x246>
20008130:	4455      	add	r5, sl
20008132:	f104 0110 	add.w	r1, r4, #16
20008136:	44ac      	add	ip, r5
20008138:	458c      	cmp	ip, r1
2000813a:	dbb5      	blt.n	200080a8 <_realloc_r+0x258>
2000813c:	465d      	mov	r5, fp
2000813e:	f8db 000c 	ldr.w	r0, [fp, #12]
20008142:	f1aa 0204 	sub.w	r2, sl, #4
20008146:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000814a:	2a24      	cmp	r2, #36	; 0x24
2000814c:	6081      	str	r1, [r0, #8]
2000814e:	60c8      	str	r0, [r1, #12]
20008150:	d84c      	bhi.n	200081ec <_realloc_r+0x39c>
20008152:	2a13      	cmp	r2, #19
20008154:	4628      	mov	r0, r5
20008156:	d924      	bls.n	200081a2 <_realloc_r+0x352>
20008158:	4631      	mov	r1, r6
2000815a:	f10b 0010 	add.w	r0, fp, #16
2000815e:	f851 eb04 	ldr.w	lr, [r1], #4
20008162:	f8cb e008 	str.w	lr, [fp, #8]
20008166:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000816a:	1d0e      	adds	r6, r1, #4
2000816c:	2a1b      	cmp	r2, #27
2000816e:	f8cb e00c 	str.w	lr, [fp, #12]
20008172:	d916      	bls.n	200081a2 <_realloc_r+0x352>
20008174:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008178:	1d31      	adds	r1, r6, #4
2000817a:	f10b 0018 	add.w	r0, fp, #24
2000817e:	f8cb e010 	str.w	lr, [fp, #16]
20008182:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008186:	1d0e      	adds	r6, r1, #4
20008188:	2a24      	cmp	r2, #36	; 0x24
2000818a:	f8cb e014 	str.w	lr, [fp, #20]
2000818e:	d108      	bne.n	200081a2 <_realloc_r+0x352>
20008190:	684a      	ldr	r2, [r1, #4]
20008192:	f10b 0020 	add.w	r0, fp, #32
20008196:	f8cb 2018 	str.w	r2, [fp, #24]
2000819a:	6872      	ldr	r2, [r6, #4]
2000819c:	3608      	adds	r6, #8
2000819e:	f8cb 201c 	str.w	r2, [fp, #28]
200081a2:	4631      	mov	r1, r6
200081a4:	4602      	mov	r2, r0
200081a6:	f851 eb04 	ldr.w	lr, [r1], #4
200081aa:	f842 eb04 	str.w	lr, [r2], #4
200081ae:	6876      	ldr	r6, [r6, #4]
200081b0:	6046      	str	r6, [r0, #4]
200081b2:	6849      	ldr	r1, [r1, #4]
200081b4:	6051      	str	r1, [r2, #4]
200081b6:	eb0b 0204 	add.w	r2, fp, r4
200081ba:	ebc4 010c 	rsb	r1, r4, ip
200081be:	f041 0101 	orr.w	r1, r1, #1
200081c2:	609a      	str	r2, [r3, #8]
200081c4:	6051      	str	r1, [r2, #4]
200081c6:	4638      	mov	r0, r7
200081c8:	f8db 1004 	ldr.w	r1, [fp, #4]
200081cc:	f001 0301 	and.w	r3, r1, #1
200081d0:	431c      	orrs	r4, r3
200081d2:	f8cb 4004 	str.w	r4, [fp, #4]
200081d6:	f7fb fdd7 	bl	20003d88 <__malloc_unlock>
200081da:	e6ea      	b.n	20007fb2 <_realloc_r+0x162>
200081dc:	6855      	ldr	r5, [r2, #4]
200081de:	4640      	mov	r0, r8
200081e0:	f108 0808 	add.w	r8, r8, #8
200081e4:	f025 0503 	bic.w	r5, r5, #3
200081e8:	4455      	add	r5, sl
200081ea:	e6cf      	b.n	20007f8c <_realloc_r+0x13c>
200081ec:	4631      	mov	r1, r6
200081ee:	4628      	mov	r0, r5
200081f0:	9300      	str	r3, [sp, #0]
200081f2:	f8cd c004 	str.w	ip, [sp, #4]
200081f6:	f7ff f923 	bl	20007440 <memmove>
200081fa:	f8dd c004 	ldr.w	ip, [sp, #4]
200081fe:	9b00      	ldr	r3, [sp, #0]
20008200:	e7d9      	b.n	200081b6 <_realloc_r+0x366>
20008202:	bf00      	nop

20008204 <__isinfd>:
20008204:	4602      	mov	r2, r0
20008206:	4240      	negs	r0, r0
20008208:	ea40 0302 	orr.w	r3, r0, r2
2000820c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008210:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008214:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008218:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
2000821c:	4258      	negs	r0, r3
2000821e:	ea40 0303 	orr.w	r3, r0, r3
20008222:	17d8      	asrs	r0, r3, #31
20008224:	3001      	adds	r0, #1
20008226:	4770      	bx	lr

20008228 <__isnand>:
20008228:	4602      	mov	r2, r0
2000822a:	4240      	negs	r0, r0
2000822c:	4310      	orrs	r0, r2
2000822e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008232:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20008236:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000823a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000823e:	0fc0      	lsrs	r0, r0, #31
20008240:	4770      	bx	lr
20008242:	bf00      	nop

20008244 <__sclose>:
20008244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008248:	f000 b960 	b.w	2000850c <_close_r>

2000824c <__sseek>:
2000824c:	b510      	push	{r4, lr}
2000824e:	460c      	mov	r4, r1
20008250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008254:	f000 f9fe 	bl	20008654 <_lseek_r>
20008258:	89a3      	ldrh	r3, [r4, #12]
2000825a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000825e:	bf15      	itete	ne
20008260:	6560      	strne	r0, [r4, #84]	; 0x54
20008262:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20008266:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000826a:	81a3      	strheq	r3, [r4, #12]
2000826c:	bf18      	it	ne
2000826e:	81a3      	strhne	r3, [r4, #12]
20008270:	bd10      	pop	{r4, pc}
20008272:	bf00      	nop

20008274 <__swrite>:
20008274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008278:	461d      	mov	r5, r3
2000827a:	898b      	ldrh	r3, [r1, #12]
2000827c:	460c      	mov	r4, r1
2000827e:	4616      	mov	r6, r2
20008280:	4607      	mov	r7, r0
20008282:	f413 7f80 	tst.w	r3, #256	; 0x100
20008286:	d006      	beq.n	20008296 <__swrite+0x22>
20008288:	2302      	movs	r3, #2
2000828a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000828e:	2200      	movs	r2, #0
20008290:	f000 f9e0 	bl	20008654 <_lseek_r>
20008294:	89a3      	ldrh	r3, [r4, #12]
20008296:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000829a:	4638      	mov	r0, r7
2000829c:	81a3      	strh	r3, [r4, #12]
2000829e:	4632      	mov	r2, r6
200082a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200082a4:	462b      	mov	r3, r5
200082a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200082aa:	f7f9 b803 	b.w	200012b4 <_write_r>
200082ae:	bf00      	nop

200082b0 <__sread>:
200082b0:	b510      	push	{r4, lr}
200082b2:	460c      	mov	r4, r1
200082b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200082b8:	f000 f9e2 	bl	20008680 <_read_r>
200082bc:	2800      	cmp	r0, #0
200082be:	db03      	blt.n	200082c8 <__sread+0x18>
200082c0:	6d63      	ldr	r3, [r4, #84]	; 0x54
200082c2:	181b      	adds	r3, r3, r0
200082c4:	6563      	str	r3, [r4, #84]	; 0x54
200082c6:	bd10      	pop	{r4, pc}
200082c8:	89a3      	ldrh	r3, [r4, #12]
200082ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200082ce:	81a3      	strh	r3, [r4, #12]
200082d0:	bd10      	pop	{r4, pc}
200082d2:	bf00      	nop

200082d4 <strcmp>:
200082d4:	ea80 0201 	eor.w	r2, r0, r1
200082d8:	f012 0f03 	tst.w	r2, #3
200082dc:	d13a      	bne.n	20008354 <strcmp_unaligned>
200082de:	f010 0203 	ands.w	r2, r0, #3
200082e2:	f020 0003 	bic.w	r0, r0, #3
200082e6:	f021 0103 	bic.w	r1, r1, #3
200082ea:	f850 cb04 	ldr.w	ip, [r0], #4
200082ee:	bf08      	it	eq
200082f0:	f851 3b04 	ldreq.w	r3, [r1], #4
200082f4:	d00d      	beq.n	20008312 <strcmp+0x3e>
200082f6:	f082 0203 	eor.w	r2, r2, #3
200082fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200082fe:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20008302:	fa23 f202 	lsr.w	r2, r3, r2
20008306:	f851 3b04 	ldr.w	r3, [r1], #4
2000830a:	ea4c 0c02 	orr.w	ip, ip, r2
2000830e:	ea43 0302 	orr.w	r3, r3, r2
20008312:	bf00      	nop
20008314:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008318:	459c      	cmp	ip, r3
2000831a:	bf01      	itttt	eq
2000831c:	ea22 020c 	biceq.w	r2, r2, ip
20008320:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008324:	f850 cb04 	ldreq.w	ip, [r0], #4
20008328:	f851 3b04 	ldreq.w	r3, [r1], #4
2000832c:	d0f2      	beq.n	20008314 <strcmp+0x40>
2000832e:	ea4f 600c 	mov.w	r0, ip, lsl #24
20008332:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20008336:	2801      	cmp	r0, #1
20008338:	bf28      	it	cs
2000833a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000833e:	bf08      	it	eq
20008340:	0a1b      	lsreq	r3, r3, #8
20008342:	d0f4      	beq.n	2000832e <strcmp+0x5a>
20008344:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008348:	ea4f 6010 	mov.w	r0, r0, lsr #24
2000834c:	eba0 0003 	sub.w	r0, r0, r3
20008350:	4770      	bx	lr
20008352:	bf00      	nop

20008354 <strcmp_unaligned>:
20008354:	f010 0f03 	tst.w	r0, #3
20008358:	d00a      	beq.n	20008370 <strcmp_unaligned+0x1c>
2000835a:	f810 2b01 	ldrb.w	r2, [r0], #1
2000835e:	f811 3b01 	ldrb.w	r3, [r1], #1
20008362:	2a01      	cmp	r2, #1
20008364:	bf28      	it	cs
20008366:	429a      	cmpcs	r2, r3
20008368:	d0f4      	beq.n	20008354 <strcmp_unaligned>
2000836a:	eba2 0003 	sub.w	r0, r2, r3
2000836e:	4770      	bx	lr
20008370:	f84d 5d04 	str.w	r5, [sp, #-4]!
20008374:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008378:	f04f 0201 	mov.w	r2, #1
2000837c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008380:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20008384:	f001 0c03 	and.w	ip, r1, #3
20008388:	f021 0103 	bic.w	r1, r1, #3
2000838c:	f850 4b04 	ldr.w	r4, [r0], #4
20008390:	f851 5b04 	ldr.w	r5, [r1], #4
20008394:	f1bc 0f02 	cmp.w	ip, #2
20008398:	d026      	beq.n	200083e8 <strcmp_unaligned+0x94>
2000839a:	d84b      	bhi.n	20008434 <strcmp_unaligned+0xe0>
2000839c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
200083a0:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
200083a4:	eba4 0302 	sub.w	r3, r4, r2
200083a8:	ea23 0304 	bic.w	r3, r3, r4
200083ac:	d10d      	bne.n	200083ca <strcmp_unaligned+0x76>
200083ae:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200083b2:	bf08      	it	eq
200083b4:	f851 5b04 	ldreq.w	r5, [r1], #4
200083b8:	d10a      	bne.n	200083d0 <strcmp_unaligned+0x7c>
200083ba:	ea8c 0c04 	eor.w	ip, ip, r4
200083be:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
200083c2:	d10c      	bne.n	200083de <strcmp_unaligned+0x8a>
200083c4:	f850 4b04 	ldr.w	r4, [r0], #4
200083c8:	e7e8      	b.n	2000839c <strcmp_unaligned+0x48>
200083ca:	ea4f 2515 	mov.w	r5, r5, lsr #8
200083ce:	e05c      	b.n	2000848a <strcmp_unaligned+0x136>
200083d0:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
200083d4:	d152      	bne.n	2000847c <strcmp_unaligned+0x128>
200083d6:	780d      	ldrb	r5, [r1, #0]
200083d8:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200083dc:	e055      	b.n	2000848a <strcmp_unaligned+0x136>
200083de:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200083e2:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200083e6:	e050      	b.n	2000848a <strcmp_unaligned+0x136>
200083e8:	ea4f 4c04 	mov.w	ip, r4, lsl #16
200083ec:	eba4 0302 	sub.w	r3, r4, r2
200083f0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200083f4:	ea23 0304 	bic.w	r3, r3, r4
200083f8:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
200083fc:	d117      	bne.n	2000842e <strcmp_unaligned+0xda>
200083fe:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008402:	bf08      	it	eq
20008404:	f851 5b04 	ldreq.w	r5, [r1], #4
20008408:	d107      	bne.n	2000841a <strcmp_unaligned+0xc6>
2000840a:	ea8c 0c04 	eor.w	ip, ip, r4
2000840e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008412:	d108      	bne.n	20008426 <strcmp_unaligned+0xd2>
20008414:	f850 4b04 	ldr.w	r4, [r0], #4
20008418:	e7e6      	b.n	200083e8 <strcmp_unaligned+0x94>
2000841a:	041b      	lsls	r3, r3, #16
2000841c:	d12e      	bne.n	2000847c <strcmp_unaligned+0x128>
2000841e:	880d      	ldrh	r5, [r1, #0]
20008420:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008424:	e031      	b.n	2000848a <strcmp_unaligned+0x136>
20008426:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000842a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000842e:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008432:	e02a      	b.n	2000848a <strcmp_unaligned+0x136>
20008434:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008438:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
2000843c:	eba4 0302 	sub.w	r3, r4, r2
20008440:	ea23 0304 	bic.w	r3, r3, r4
20008444:	d10d      	bne.n	20008462 <strcmp_unaligned+0x10e>
20008446:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000844a:	bf08      	it	eq
2000844c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008450:	d10a      	bne.n	20008468 <strcmp_unaligned+0x114>
20008452:	ea8c 0c04 	eor.w	ip, ip, r4
20008456:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000845a:	d10a      	bne.n	20008472 <strcmp_unaligned+0x11e>
2000845c:	f850 4b04 	ldr.w	r4, [r0], #4
20008460:	e7e8      	b.n	20008434 <strcmp_unaligned+0xe0>
20008462:	ea4f 6515 	mov.w	r5, r5, lsr #24
20008466:	e010      	b.n	2000848a <strcmp_unaligned+0x136>
20008468:	f014 0fff 	tst.w	r4, #255	; 0xff
2000846c:	d006      	beq.n	2000847c <strcmp_unaligned+0x128>
2000846e:	f851 5b04 	ldr.w	r5, [r1], #4
20008472:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20008476:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
2000847a:	e006      	b.n	2000848a <strcmp_unaligned+0x136>
2000847c:	f04f 0000 	mov.w	r0, #0
20008480:	f85d 4b04 	ldr.w	r4, [sp], #4
20008484:	f85d 5b04 	ldr.w	r5, [sp], #4
20008488:	4770      	bx	lr
2000848a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000848e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008492:	2801      	cmp	r0, #1
20008494:	bf28      	it	cs
20008496:	4290      	cmpcs	r0, r2
20008498:	bf04      	itt	eq
2000849a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000849e:	0a2d      	lsreq	r5, r5, #8
200084a0:	d0f3      	beq.n	2000848a <strcmp_unaligned+0x136>
200084a2:	eba2 0000 	sub.w	r0, r2, r0
200084a6:	f85d 4b04 	ldr.w	r4, [sp], #4
200084aa:	f85d 5b04 	ldr.w	r5, [sp], #4
200084ae:	4770      	bx	lr

200084b0 <_calloc_r>:
200084b0:	b538      	push	{r3, r4, r5, lr}
200084b2:	fb01 f102 	mul.w	r1, r1, r2
200084b6:	f7fb f861 	bl	2000357c <_malloc_r>
200084ba:	4604      	mov	r4, r0
200084bc:	b1f8      	cbz	r0, 200084fe <_calloc_r+0x4e>
200084be:	f850 2c04 	ldr.w	r2, [r0, #-4]
200084c2:	f022 0203 	bic.w	r2, r2, #3
200084c6:	3a04      	subs	r2, #4
200084c8:	2a24      	cmp	r2, #36	; 0x24
200084ca:	d81a      	bhi.n	20008502 <_calloc_r+0x52>
200084cc:	2a13      	cmp	r2, #19
200084ce:	4603      	mov	r3, r0
200084d0:	d90f      	bls.n	200084f2 <_calloc_r+0x42>
200084d2:	2100      	movs	r1, #0
200084d4:	f840 1b04 	str.w	r1, [r0], #4
200084d8:	1d03      	adds	r3, r0, #4
200084da:	2a1b      	cmp	r2, #27
200084dc:	6061      	str	r1, [r4, #4]
200084de:	d908      	bls.n	200084f2 <_calloc_r+0x42>
200084e0:	1d1d      	adds	r5, r3, #4
200084e2:	6041      	str	r1, [r0, #4]
200084e4:	6059      	str	r1, [r3, #4]
200084e6:	1d2b      	adds	r3, r5, #4
200084e8:	2a24      	cmp	r2, #36	; 0x24
200084ea:	bf02      	ittt	eq
200084ec:	6069      	streq	r1, [r5, #4]
200084ee:	6059      	streq	r1, [r3, #4]
200084f0:	3308      	addeq	r3, #8
200084f2:	461a      	mov	r2, r3
200084f4:	2100      	movs	r1, #0
200084f6:	f842 1b04 	str.w	r1, [r2], #4
200084fa:	6059      	str	r1, [r3, #4]
200084fc:	6051      	str	r1, [r2, #4]
200084fe:	4620      	mov	r0, r4
20008500:	bd38      	pop	{r3, r4, r5, pc}
20008502:	2100      	movs	r1, #0
20008504:	f7fb fbd4 	bl	20003cb0 <memset>
20008508:	4620      	mov	r0, r4
2000850a:	bd38      	pop	{r3, r4, r5, pc}

2000850c <_close_r>:
2000850c:	b538      	push	{r3, r4, r5, lr}
2000850e:	f649 7418 	movw	r4, #40728	; 0x9f18
20008512:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008516:	4605      	mov	r5, r0
20008518:	4608      	mov	r0, r1
2000851a:	2300      	movs	r3, #0
2000851c:	6023      	str	r3, [r4, #0]
2000851e:	f7f8 fe7d 	bl	2000121c <_close>
20008522:	f1b0 3fff 	cmp.w	r0, #4294967295
20008526:	d000      	beq.n	2000852a <_close_r+0x1e>
20008528:	bd38      	pop	{r3, r4, r5, pc}
2000852a:	6823      	ldr	r3, [r4, #0]
2000852c:	2b00      	cmp	r3, #0
2000852e:	d0fb      	beq.n	20008528 <_close_r+0x1c>
20008530:	602b      	str	r3, [r5, #0]
20008532:	bd38      	pop	{r3, r4, r5, pc}

20008534 <_fclose_r>:
20008534:	b570      	push	{r4, r5, r6, lr}
20008536:	4605      	mov	r5, r0
20008538:	460c      	mov	r4, r1
2000853a:	2900      	cmp	r1, #0
2000853c:	d04b      	beq.n	200085d6 <_fclose_r+0xa2>
2000853e:	f7fe fa9b 	bl	20006a78 <__sfp_lock_acquire>
20008542:	b115      	cbz	r5, 2000854a <_fclose_r+0x16>
20008544:	69ab      	ldr	r3, [r5, #24]
20008546:	2b00      	cmp	r3, #0
20008548:	d048      	beq.n	200085dc <_fclose_r+0xa8>
2000854a:	f249 6300 	movw	r3, #38400	; 0x9600
2000854e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008552:	429c      	cmp	r4, r3
20008554:	bf08      	it	eq
20008556:	686c      	ldreq	r4, [r5, #4]
20008558:	d00e      	beq.n	20008578 <_fclose_r+0x44>
2000855a:	f249 6320 	movw	r3, #38432	; 0x9620
2000855e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008562:	429c      	cmp	r4, r3
20008564:	bf08      	it	eq
20008566:	68ac      	ldreq	r4, [r5, #8]
20008568:	d006      	beq.n	20008578 <_fclose_r+0x44>
2000856a:	f249 6340 	movw	r3, #38464	; 0x9640
2000856e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008572:	429c      	cmp	r4, r3
20008574:	bf08      	it	eq
20008576:	68ec      	ldreq	r4, [r5, #12]
20008578:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
2000857c:	b33e      	cbz	r6, 200085ce <_fclose_r+0x9a>
2000857e:	4628      	mov	r0, r5
20008580:	4621      	mov	r1, r4
20008582:	f7fe f9bd 	bl	20006900 <_fflush_r>
20008586:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008588:	4606      	mov	r6, r0
2000858a:	b13b      	cbz	r3, 2000859c <_fclose_r+0x68>
2000858c:	4628      	mov	r0, r5
2000858e:	6a21      	ldr	r1, [r4, #32]
20008590:	4798      	blx	r3
20008592:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20008596:	bf28      	it	cs
20008598:	f04f 36ff 	movcs.w	r6, #4294967295
2000859c:	89a3      	ldrh	r3, [r4, #12]
2000859e:	f013 0f80 	tst.w	r3, #128	; 0x80
200085a2:	d11f      	bne.n	200085e4 <_fclose_r+0xb0>
200085a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
200085a6:	b141      	cbz	r1, 200085ba <_fclose_r+0x86>
200085a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
200085ac:	4299      	cmp	r1, r3
200085ae:	d002      	beq.n	200085b6 <_fclose_r+0x82>
200085b0:	4628      	mov	r0, r5
200085b2:	f7fe fb99 	bl	20006ce8 <_free_r>
200085b6:	2300      	movs	r3, #0
200085b8:	6363      	str	r3, [r4, #52]	; 0x34
200085ba:	6ca1      	ldr	r1, [r4, #72]	; 0x48
200085bc:	b121      	cbz	r1, 200085c8 <_fclose_r+0x94>
200085be:	4628      	mov	r0, r5
200085c0:	f7fe fb92 	bl	20006ce8 <_free_r>
200085c4:	2300      	movs	r3, #0
200085c6:	64a3      	str	r3, [r4, #72]	; 0x48
200085c8:	f04f 0300 	mov.w	r3, #0
200085cc:	81a3      	strh	r3, [r4, #12]
200085ce:	f7fe fa55 	bl	20006a7c <__sfp_lock_release>
200085d2:	4630      	mov	r0, r6
200085d4:	bd70      	pop	{r4, r5, r6, pc}
200085d6:	460e      	mov	r6, r1
200085d8:	4630      	mov	r0, r6
200085da:	bd70      	pop	{r4, r5, r6, pc}
200085dc:	4628      	mov	r0, r5
200085de:	f7fe faff 	bl	20006be0 <__sinit>
200085e2:	e7b2      	b.n	2000854a <_fclose_r+0x16>
200085e4:	4628      	mov	r0, r5
200085e6:	6921      	ldr	r1, [r4, #16]
200085e8:	f7fe fb7e 	bl	20006ce8 <_free_r>
200085ec:	e7da      	b.n	200085a4 <_fclose_r+0x70>
200085ee:	bf00      	nop

200085f0 <fclose>:
200085f0:	f649 0324 	movw	r3, #38948	; 0x9824
200085f4:	4601      	mov	r1, r0
200085f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200085fa:	6818      	ldr	r0, [r3, #0]
200085fc:	e79a      	b.n	20008534 <_fclose_r>
200085fe:	bf00      	nop

20008600 <_fstat_r>:
20008600:	b538      	push	{r3, r4, r5, lr}
20008602:	f649 7418 	movw	r4, #40728	; 0x9f18
20008606:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000860a:	4605      	mov	r5, r0
2000860c:	4608      	mov	r0, r1
2000860e:	4611      	mov	r1, r2
20008610:	2300      	movs	r3, #0
20008612:	6023      	str	r3, [r4, #0]
20008614:	f7f8 fe14 	bl	20001240 <_fstat>
20008618:	f1b0 3fff 	cmp.w	r0, #4294967295
2000861c:	d000      	beq.n	20008620 <_fstat_r+0x20>
2000861e:	bd38      	pop	{r3, r4, r5, pc}
20008620:	6823      	ldr	r3, [r4, #0]
20008622:	2b00      	cmp	r3, #0
20008624:	d0fb      	beq.n	2000861e <_fstat_r+0x1e>
20008626:	602b      	str	r3, [r5, #0]
20008628:	bd38      	pop	{r3, r4, r5, pc}
2000862a:	bf00      	nop

2000862c <_isatty_r>:
2000862c:	b538      	push	{r3, r4, r5, lr}
2000862e:	f649 7418 	movw	r4, #40728	; 0x9f18
20008632:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008636:	4605      	mov	r5, r0
20008638:	4608      	mov	r0, r1
2000863a:	2300      	movs	r3, #0
2000863c:	6023      	str	r3, [r4, #0]
2000863e:	f7f8 fe11 	bl	20001264 <_isatty>
20008642:	f1b0 3fff 	cmp.w	r0, #4294967295
20008646:	d000      	beq.n	2000864a <_isatty_r+0x1e>
20008648:	bd38      	pop	{r3, r4, r5, pc}
2000864a:	6823      	ldr	r3, [r4, #0]
2000864c:	2b00      	cmp	r3, #0
2000864e:	d0fb      	beq.n	20008648 <_isatty_r+0x1c>
20008650:	602b      	str	r3, [r5, #0]
20008652:	bd38      	pop	{r3, r4, r5, pc}

20008654 <_lseek_r>:
20008654:	b538      	push	{r3, r4, r5, lr}
20008656:	f649 7418 	movw	r4, #40728	; 0x9f18
2000865a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000865e:	4605      	mov	r5, r0
20008660:	4608      	mov	r0, r1
20008662:	4611      	mov	r1, r2
20008664:	461a      	mov	r2, r3
20008666:	2300      	movs	r3, #0
20008668:	6023      	str	r3, [r4, #0]
2000866a:	f7f8 fe07 	bl	2000127c <_lseek>
2000866e:	f1b0 3fff 	cmp.w	r0, #4294967295
20008672:	d000      	beq.n	20008676 <_lseek_r+0x22>
20008674:	bd38      	pop	{r3, r4, r5, pc}
20008676:	6823      	ldr	r3, [r4, #0]
20008678:	2b00      	cmp	r3, #0
2000867a:	d0fb      	beq.n	20008674 <_lseek_r+0x20>
2000867c:	602b      	str	r3, [r5, #0]
2000867e:	bd38      	pop	{r3, r4, r5, pc}

20008680 <_read_r>:
20008680:	b538      	push	{r3, r4, r5, lr}
20008682:	f649 7418 	movw	r4, #40728	; 0x9f18
20008686:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000868a:	4605      	mov	r5, r0
2000868c:	4608      	mov	r0, r1
2000868e:	4611      	mov	r1, r2
20008690:	461a      	mov	r2, r3
20008692:	2300      	movs	r3, #0
20008694:	6023      	str	r3, [r4, #0]
20008696:	f7f8 fdff 	bl	20001298 <_read>
2000869a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000869e:	d000      	beq.n	200086a2 <_read_r+0x22>
200086a0:	bd38      	pop	{r3, r4, r5, pc}
200086a2:	6823      	ldr	r3, [r4, #0]
200086a4:	2b00      	cmp	r3, #0
200086a6:	d0fb      	beq.n	200086a0 <_read_r+0x20>
200086a8:	602b      	str	r3, [r5, #0]
200086aa:	bd38      	pop	{r3, r4, r5, pc}
200086ac:	0000      	lsls	r0, r0, #0
	...

200086b0 <__aeabi_uidiv>:
200086b0:	1e4a      	subs	r2, r1, #1
200086b2:	bf08      	it	eq
200086b4:	4770      	bxeq	lr
200086b6:	f0c0 8124 	bcc.w	20008902 <__aeabi_uidiv+0x252>
200086ba:	4288      	cmp	r0, r1
200086bc:	f240 8116 	bls.w	200088ec <__aeabi_uidiv+0x23c>
200086c0:	4211      	tst	r1, r2
200086c2:	f000 8117 	beq.w	200088f4 <__aeabi_uidiv+0x244>
200086c6:	fab0 f380 	clz	r3, r0
200086ca:	fab1 f281 	clz	r2, r1
200086ce:	eba2 0303 	sub.w	r3, r2, r3
200086d2:	f1c3 031f 	rsb	r3, r3, #31
200086d6:	a204      	add	r2, pc, #16	; (adr r2, 200086e8 <__aeabi_uidiv+0x38>)
200086d8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
200086dc:	f04f 0200 	mov.w	r2, #0
200086e0:	469f      	mov	pc, r3
200086e2:	bf00      	nop
200086e4:	f3af 8000 	nop.w
200086e8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
200086ec:	bf00      	nop
200086ee:	eb42 0202 	adc.w	r2, r2, r2
200086f2:	bf28      	it	cs
200086f4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
200086f8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
200086fc:	bf00      	nop
200086fe:	eb42 0202 	adc.w	r2, r2, r2
20008702:	bf28      	it	cs
20008704:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20008708:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000870c:	bf00      	nop
2000870e:	eb42 0202 	adc.w	r2, r2, r2
20008712:	bf28      	it	cs
20008714:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20008718:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000871c:	bf00      	nop
2000871e:	eb42 0202 	adc.w	r2, r2, r2
20008722:	bf28      	it	cs
20008724:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20008728:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000872c:	bf00      	nop
2000872e:	eb42 0202 	adc.w	r2, r2, r2
20008732:	bf28      	it	cs
20008734:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20008738:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000873c:	bf00      	nop
2000873e:	eb42 0202 	adc.w	r2, r2, r2
20008742:	bf28      	it	cs
20008744:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20008748:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000874c:	bf00      	nop
2000874e:	eb42 0202 	adc.w	r2, r2, r2
20008752:	bf28      	it	cs
20008754:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20008758:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000875c:	bf00      	nop
2000875e:	eb42 0202 	adc.w	r2, r2, r2
20008762:	bf28      	it	cs
20008764:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20008768:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000876c:	bf00      	nop
2000876e:	eb42 0202 	adc.w	r2, r2, r2
20008772:	bf28      	it	cs
20008774:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20008778:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
2000877c:	bf00      	nop
2000877e:	eb42 0202 	adc.w	r2, r2, r2
20008782:	bf28      	it	cs
20008784:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20008788:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
2000878c:	bf00      	nop
2000878e:	eb42 0202 	adc.w	r2, r2, r2
20008792:	bf28      	it	cs
20008794:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20008798:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
2000879c:	bf00      	nop
2000879e:	eb42 0202 	adc.w	r2, r2, r2
200087a2:	bf28      	it	cs
200087a4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
200087a8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
200087ac:	bf00      	nop
200087ae:	eb42 0202 	adc.w	r2, r2, r2
200087b2:	bf28      	it	cs
200087b4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
200087b8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
200087bc:	bf00      	nop
200087be:	eb42 0202 	adc.w	r2, r2, r2
200087c2:	bf28      	it	cs
200087c4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
200087c8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
200087cc:	bf00      	nop
200087ce:	eb42 0202 	adc.w	r2, r2, r2
200087d2:	bf28      	it	cs
200087d4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
200087d8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
200087dc:	bf00      	nop
200087de:	eb42 0202 	adc.w	r2, r2, r2
200087e2:	bf28      	it	cs
200087e4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
200087e8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
200087ec:	bf00      	nop
200087ee:	eb42 0202 	adc.w	r2, r2, r2
200087f2:	bf28      	it	cs
200087f4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
200087f8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
200087fc:	bf00      	nop
200087fe:	eb42 0202 	adc.w	r2, r2, r2
20008802:	bf28      	it	cs
20008804:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20008808:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000880c:	bf00      	nop
2000880e:	eb42 0202 	adc.w	r2, r2, r2
20008812:	bf28      	it	cs
20008814:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20008818:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000881c:	bf00      	nop
2000881e:	eb42 0202 	adc.w	r2, r2, r2
20008822:	bf28      	it	cs
20008824:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20008828:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000882c:	bf00      	nop
2000882e:	eb42 0202 	adc.w	r2, r2, r2
20008832:	bf28      	it	cs
20008834:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20008838:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000883c:	bf00      	nop
2000883e:	eb42 0202 	adc.w	r2, r2, r2
20008842:	bf28      	it	cs
20008844:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20008848:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000884c:	bf00      	nop
2000884e:	eb42 0202 	adc.w	r2, r2, r2
20008852:	bf28      	it	cs
20008854:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20008858:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000885c:	bf00      	nop
2000885e:	eb42 0202 	adc.w	r2, r2, r2
20008862:	bf28      	it	cs
20008864:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20008868:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000886c:	bf00      	nop
2000886e:	eb42 0202 	adc.w	r2, r2, r2
20008872:	bf28      	it	cs
20008874:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20008878:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
2000887c:	bf00      	nop
2000887e:	eb42 0202 	adc.w	r2, r2, r2
20008882:	bf28      	it	cs
20008884:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20008888:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
2000888c:	bf00      	nop
2000888e:	eb42 0202 	adc.w	r2, r2, r2
20008892:	bf28      	it	cs
20008894:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20008898:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
2000889c:	bf00      	nop
2000889e:	eb42 0202 	adc.w	r2, r2, r2
200088a2:	bf28      	it	cs
200088a4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
200088a8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
200088ac:	bf00      	nop
200088ae:	eb42 0202 	adc.w	r2, r2, r2
200088b2:	bf28      	it	cs
200088b4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
200088b8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
200088bc:	bf00      	nop
200088be:	eb42 0202 	adc.w	r2, r2, r2
200088c2:	bf28      	it	cs
200088c4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
200088c8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
200088cc:	bf00      	nop
200088ce:	eb42 0202 	adc.w	r2, r2, r2
200088d2:	bf28      	it	cs
200088d4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
200088d8:	ebb0 0f01 	cmp.w	r0, r1
200088dc:	bf00      	nop
200088de:	eb42 0202 	adc.w	r2, r2, r2
200088e2:	bf28      	it	cs
200088e4:	eba0 0001 	subcs.w	r0, r0, r1
200088e8:	4610      	mov	r0, r2
200088ea:	4770      	bx	lr
200088ec:	bf0c      	ite	eq
200088ee:	2001      	moveq	r0, #1
200088f0:	2000      	movne	r0, #0
200088f2:	4770      	bx	lr
200088f4:	fab1 f281 	clz	r2, r1
200088f8:	f1c2 021f 	rsb	r2, r2, #31
200088fc:	fa20 f002 	lsr.w	r0, r0, r2
20008900:	4770      	bx	lr
20008902:	b108      	cbz	r0, 20008908 <__aeabi_uidiv+0x258>
20008904:	f04f 30ff 	mov.w	r0, #4294967295
20008908:	f000 b80e 	b.w	20008928 <__aeabi_idiv0>

2000890c <__aeabi_uidivmod>:
2000890c:	2900      	cmp	r1, #0
2000890e:	d0f8      	beq.n	20008902 <__aeabi_uidiv+0x252>
20008910:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20008914:	f7ff fecc 	bl	200086b0 <__aeabi_uidiv>
20008918:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000891c:	fb02 f300 	mul.w	r3, r2, r0
20008920:	eba1 0103 	sub.w	r1, r1, r3
20008924:	4770      	bx	lr
20008926:	bf00      	nop

20008928 <__aeabi_idiv0>:
20008928:	4770      	bx	lr
2000892a:	bf00      	nop

2000892c <__gedf2>:
2000892c:	f04f 3cff 	mov.w	ip, #4294967295
20008930:	e006      	b.n	20008940 <__cmpdf2+0x4>
20008932:	bf00      	nop

20008934 <__ledf2>:
20008934:	f04f 0c01 	mov.w	ip, #1
20008938:	e002      	b.n	20008940 <__cmpdf2+0x4>
2000893a:	bf00      	nop

2000893c <__cmpdf2>:
2000893c:	f04f 0c01 	mov.w	ip, #1
20008940:	f84d cd04 	str.w	ip, [sp, #-4]!
20008944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000894c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008950:	bf18      	it	ne
20008952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20008956:	d01b      	beq.n	20008990 <__cmpdf2+0x54>
20008958:	b001      	add	sp, #4
2000895a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000895e:	bf0c      	ite	eq
20008960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20008964:	ea91 0f03 	teqne	r1, r3
20008968:	bf02      	ittt	eq
2000896a:	ea90 0f02 	teqeq	r0, r2
2000896e:	2000      	moveq	r0, #0
20008970:	4770      	bxeq	lr
20008972:	f110 0f00 	cmn.w	r0, #0
20008976:	ea91 0f03 	teq	r1, r3
2000897a:	bf58      	it	pl
2000897c:	4299      	cmppl	r1, r3
2000897e:	bf08      	it	eq
20008980:	4290      	cmpeq	r0, r2
20008982:	bf2c      	ite	cs
20008984:	17d8      	asrcs	r0, r3, #31
20008986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000898a:	f040 0001 	orr.w	r0, r0, #1
2000898e:	4770      	bx	lr
20008990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008998:	d102      	bne.n	200089a0 <__cmpdf2+0x64>
2000899a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000899e:	d107      	bne.n	200089b0 <__cmpdf2+0x74>
200089a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200089a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200089a8:	d1d6      	bne.n	20008958 <__cmpdf2+0x1c>
200089aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
200089ae:	d0d3      	beq.n	20008958 <__cmpdf2+0x1c>
200089b0:	f85d 0b04 	ldr.w	r0, [sp], #4
200089b4:	4770      	bx	lr
200089b6:	bf00      	nop

200089b8 <__aeabi_cdrcmple>:
200089b8:	4684      	mov	ip, r0
200089ba:	4610      	mov	r0, r2
200089bc:	4662      	mov	r2, ip
200089be:	468c      	mov	ip, r1
200089c0:	4619      	mov	r1, r3
200089c2:	4663      	mov	r3, ip
200089c4:	e000      	b.n	200089c8 <__aeabi_cdcmpeq>
200089c6:	bf00      	nop

200089c8 <__aeabi_cdcmpeq>:
200089c8:	b501      	push	{r0, lr}
200089ca:	f7ff ffb7 	bl	2000893c <__cmpdf2>
200089ce:	2800      	cmp	r0, #0
200089d0:	bf48      	it	mi
200089d2:	f110 0f00 	cmnmi.w	r0, #0
200089d6:	bd01      	pop	{r0, pc}

200089d8 <__aeabi_dcmpeq>:
200089d8:	f84d ed08 	str.w	lr, [sp, #-8]!
200089dc:	f7ff fff4 	bl	200089c8 <__aeabi_cdcmpeq>
200089e0:	bf0c      	ite	eq
200089e2:	2001      	moveq	r0, #1
200089e4:	2000      	movne	r0, #0
200089e6:	f85d fb08 	ldr.w	pc, [sp], #8
200089ea:	bf00      	nop

200089ec <__aeabi_dcmplt>:
200089ec:	f84d ed08 	str.w	lr, [sp, #-8]!
200089f0:	f7ff ffea 	bl	200089c8 <__aeabi_cdcmpeq>
200089f4:	bf34      	ite	cc
200089f6:	2001      	movcc	r0, #1
200089f8:	2000      	movcs	r0, #0
200089fa:	f85d fb08 	ldr.w	pc, [sp], #8
200089fe:	bf00      	nop

20008a00 <__aeabi_dcmple>:
20008a00:	f84d ed08 	str.w	lr, [sp, #-8]!
20008a04:	f7ff ffe0 	bl	200089c8 <__aeabi_cdcmpeq>
20008a08:	bf94      	ite	ls
20008a0a:	2001      	movls	r0, #1
20008a0c:	2000      	movhi	r0, #0
20008a0e:	f85d fb08 	ldr.w	pc, [sp], #8
20008a12:	bf00      	nop

20008a14 <__aeabi_dcmpge>:
20008a14:	f84d ed08 	str.w	lr, [sp, #-8]!
20008a18:	f7ff ffce 	bl	200089b8 <__aeabi_cdrcmple>
20008a1c:	bf94      	ite	ls
20008a1e:	2001      	movls	r0, #1
20008a20:	2000      	movhi	r0, #0
20008a22:	f85d fb08 	ldr.w	pc, [sp], #8
20008a26:	bf00      	nop

20008a28 <__aeabi_dcmpgt>:
20008a28:	f84d ed08 	str.w	lr, [sp, #-8]!
20008a2c:	f7ff ffc4 	bl	200089b8 <__aeabi_cdrcmple>
20008a30:	bf34      	ite	cc
20008a32:	2001      	movcc	r0, #1
20008a34:	2000      	movcs	r0, #0
20008a36:	f85d fb08 	ldr.w	pc, [sp], #8
20008a3a:	bf00      	nop

20008a3c <__aeabi_d2iz>:
20008a3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
20008a40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20008a44:	d215      	bcs.n	20008a72 <__aeabi_d2iz+0x36>
20008a46:	d511      	bpl.n	20008a6c <__aeabi_d2iz+0x30>
20008a48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20008a4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20008a50:	d912      	bls.n	20008a78 <__aeabi_d2iz+0x3c>
20008a52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20008a56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20008a5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20008a5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20008a62:	fa23 f002 	lsr.w	r0, r3, r2
20008a66:	bf18      	it	ne
20008a68:	4240      	negne	r0, r0
20008a6a:	4770      	bx	lr
20008a6c:	f04f 0000 	mov.w	r0, #0
20008a70:	4770      	bx	lr
20008a72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20008a76:	d105      	bne.n	20008a84 <__aeabi_d2iz+0x48>
20008a78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20008a7c:	bf08      	it	eq
20008a7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20008a82:	4770      	bx	lr
20008a84:	f04f 0000 	mov.w	r0, #0
20008a88:	4770      	bx	lr
20008a8a:	bf00      	nop

20008a8c <__aeabi_uldivmod>:
20008a8c:	b94b      	cbnz	r3, 20008aa2 <__aeabi_uldivmod+0x16>
20008a8e:	b942      	cbnz	r2, 20008aa2 <__aeabi_uldivmod+0x16>
20008a90:	2900      	cmp	r1, #0
20008a92:	bf08      	it	eq
20008a94:	2800      	cmpeq	r0, #0
20008a96:	d002      	beq.n	20008a9e <__aeabi_uldivmod+0x12>
20008a98:	f04f 31ff 	mov.w	r1, #4294967295
20008a9c:	4608      	mov	r0, r1
20008a9e:	f7ff bf43 	b.w	20008928 <__aeabi_idiv0>
20008aa2:	b082      	sub	sp, #8
20008aa4:	46ec      	mov	ip, sp
20008aa6:	e92d 5000 	stmdb	sp!, {ip, lr}
20008aaa:	f000 f805 	bl	20008ab8 <__gnu_uldivmod_helper>
20008aae:	f8dd e004 	ldr.w	lr, [sp, #4]
20008ab2:	b002      	add	sp, #8
20008ab4:	bc0c      	pop	{r2, r3}
20008ab6:	4770      	bx	lr

20008ab8 <__gnu_uldivmod_helper>:
20008ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008aba:	4614      	mov	r4, r2
20008abc:	461d      	mov	r5, r3
20008abe:	4606      	mov	r6, r0
20008ac0:	460f      	mov	r7, r1
20008ac2:	f000 f9d7 	bl	20008e74 <__udivdi3>
20008ac6:	fb00 f505 	mul.w	r5, r0, r5
20008aca:	fba0 2304 	umull	r2, r3, r0, r4
20008ace:	fb04 5401 	mla	r4, r4, r1, r5
20008ad2:	18e3      	adds	r3, r4, r3
20008ad4:	1ab6      	subs	r6, r6, r2
20008ad6:	eb67 0703 	sbc.w	r7, r7, r3
20008ada:	9b06      	ldr	r3, [sp, #24]
20008adc:	e9c3 6700 	strd	r6, r7, [r3]
20008ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008ae2:	bf00      	nop

20008ae4 <__gnu_ldivmod_helper>:
20008ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008ae6:	4614      	mov	r4, r2
20008ae8:	461d      	mov	r5, r3
20008aea:	4606      	mov	r6, r0
20008aec:	460f      	mov	r7, r1
20008aee:	f000 f80f 	bl	20008b10 <__divdi3>
20008af2:	fb00 f505 	mul.w	r5, r0, r5
20008af6:	fba0 2304 	umull	r2, r3, r0, r4
20008afa:	fb04 5401 	mla	r4, r4, r1, r5
20008afe:	18e3      	adds	r3, r4, r3
20008b00:	1ab6      	subs	r6, r6, r2
20008b02:	eb67 0703 	sbc.w	r7, r7, r3
20008b06:	9b06      	ldr	r3, [sp, #24]
20008b08:	e9c3 6700 	strd	r6, r7, [r3]
20008b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008b0e:	bf00      	nop

20008b10 <__divdi3>:
20008b10:	2900      	cmp	r1, #0
20008b12:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008b16:	b085      	sub	sp, #20
20008b18:	f2c0 80c8 	blt.w	20008cac <__divdi3+0x19c>
20008b1c:	2600      	movs	r6, #0
20008b1e:	2b00      	cmp	r3, #0
20008b20:	f2c0 80bf 	blt.w	20008ca2 <__divdi3+0x192>
20008b24:	4689      	mov	r9, r1
20008b26:	4614      	mov	r4, r2
20008b28:	4605      	mov	r5, r0
20008b2a:	469b      	mov	fp, r3
20008b2c:	2b00      	cmp	r3, #0
20008b2e:	d14a      	bne.n	20008bc6 <__divdi3+0xb6>
20008b30:	428a      	cmp	r2, r1
20008b32:	d957      	bls.n	20008be4 <__divdi3+0xd4>
20008b34:	fab2 f382 	clz	r3, r2
20008b38:	b153      	cbz	r3, 20008b50 <__divdi3+0x40>
20008b3a:	f1c3 0020 	rsb	r0, r3, #32
20008b3e:	fa01 f903 	lsl.w	r9, r1, r3
20008b42:	fa25 f800 	lsr.w	r8, r5, r0
20008b46:	fa12 f403 	lsls.w	r4, r2, r3
20008b4a:	409d      	lsls	r5, r3
20008b4c:	ea48 0909 	orr.w	r9, r8, r9
20008b50:	0c27      	lsrs	r7, r4, #16
20008b52:	4648      	mov	r0, r9
20008b54:	4639      	mov	r1, r7
20008b56:	fa1f fb84 	uxth.w	fp, r4
20008b5a:	f7ff fda9 	bl	200086b0 <__aeabi_uidiv>
20008b5e:	4639      	mov	r1, r7
20008b60:	4682      	mov	sl, r0
20008b62:	4648      	mov	r0, r9
20008b64:	f7ff fed2 	bl	2000890c <__aeabi_uidivmod>
20008b68:	0c2a      	lsrs	r2, r5, #16
20008b6a:	fb0b f30a 	mul.w	r3, fp, sl
20008b6e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20008b72:	454b      	cmp	r3, r9
20008b74:	d909      	bls.n	20008b8a <__divdi3+0x7a>
20008b76:	eb19 0904 	adds.w	r9, r9, r4
20008b7a:	f10a 3aff 	add.w	sl, sl, #4294967295
20008b7e:	d204      	bcs.n	20008b8a <__divdi3+0x7a>
20008b80:	454b      	cmp	r3, r9
20008b82:	bf84      	itt	hi
20008b84:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008b88:	44a1      	addhi	r9, r4
20008b8a:	ebc3 0909 	rsb	r9, r3, r9
20008b8e:	4639      	mov	r1, r7
20008b90:	4648      	mov	r0, r9
20008b92:	b2ad      	uxth	r5, r5
20008b94:	f7ff fd8c 	bl	200086b0 <__aeabi_uidiv>
20008b98:	4639      	mov	r1, r7
20008b9a:	4680      	mov	r8, r0
20008b9c:	4648      	mov	r0, r9
20008b9e:	f7ff feb5 	bl	2000890c <__aeabi_uidivmod>
20008ba2:	fb0b fb08 	mul.w	fp, fp, r8
20008ba6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008baa:	45ab      	cmp	fp, r5
20008bac:	d907      	bls.n	20008bbe <__divdi3+0xae>
20008bae:	192d      	adds	r5, r5, r4
20008bb0:	f108 38ff 	add.w	r8, r8, #4294967295
20008bb4:	d203      	bcs.n	20008bbe <__divdi3+0xae>
20008bb6:	45ab      	cmp	fp, r5
20008bb8:	bf88      	it	hi
20008bba:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008bbe:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008bc2:	2700      	movs	r7, #0
20008bc4:	e003      	b.n	20008bce <__divdi3+0xbe>
20008bc6:	428b      	cmp	r3, r1
20008bc8:	d957      	bls.n	20008c7a <__divdi3+0x16a>
20008bca:	2700      	movs	r7, #0
20008bcc:	46b8      	mov	r8, r7
20008bce:	4642      	mov	r2, r8
20008bd0:	463b      	mov	r3, r7
20008bd2:	b116      	cbz	r6, 20008bda <__divdi3+0xca>
20008bd4:	4252      	negs	r2, r2
20008bd6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008bda:	4619      	mov	r1, r3
20008bdc:	4610      	mov	r0, r2
20008bde:	b005      	add	sp, #20
20008be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008be4:	b922      	cbnz	r2, 20008bf0 <__divdi3+0xe0>
20008be6:	4611      	mov	r1, r2
20008be8:	2001      	movs	r0, #1
20008bea:	f7ff fd61 	bl	200086b0 <__aeabi_uidiv>
20008bee:	4604      	mov	r4, r0
20008bf0:	fab4 f884 	clz	r8, r4
20008bf4:	f1b8 0f00 	cmp.w	r8, #0
20008bf8:	d15e      	bne.n	20008cb8 <__divdi3+0x1a8>
20008bfa:	ebc4 0809 	rsb	r8, r4, r9
20008bfe:	0c27      	lsrs	r7, r4, #16
20008c00:	fa1f f984 	uxth.w	r9, r4
20008c04:	2101      	movs	r1, #1
20008c06:	9102      	str	r1, [sp, #8]
20008c08:	4639      	mov	r1, r7
20008c0a:	4640      	mov	r0, r8
20008c0c:	f7ff fd50 	bl	200086b0 <__aeabi_uidiv>
20008c10:	4639      	mov	r1, r7
20008c12:	4682      	mov	sl, r0
20008c14:	4640      	mov	r0, r8
20008c16:	f7ff fe79 	bl	2000890c <__aeabi_uidivmod>
20008c1a:	ea4f 4815 	mov.w	r8, r5, lsr #16
20008c1e:	fb09 f30a 	mul.w	r3, r9, sl
20008c22:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20008c26:	455b      	cmp	r3, fp
20008c28:	d909      	bls.n	20008c3e <__divdi3+0x12e>
20008c2a:	eb1b 0b04 	adds.w	fp, fp, r4
20008c2e:	f10a 3aff 	add.w	sl, sl, #4294967295
20008c32:	d204      	bcs.n	20008c3e <__divdi3+0x12e>
20008c34:	455b      	cmp	r3, fp
20008c36:	bf84      	itt	hi
20008c38:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008c3c:	44a3      	addhi	fp, r4
20008c3e:	ebc3 0b0b 	rsb	fp, r3, fp
20008c42:	4639      	mov	r1, r7
20008c44:	4658      	mov	r0, fp
20008c46:	b2ad      	uxth	r5, r5
20008c48:	f7ff fd32 	bl	200086b0 <__aeabi_uidiv>
20008c4c:	4639      	mov	r1, r7
20008c4e:	4680      	mov	r8, r0
20008c50:	4658      	mov	r0, fp
20008c52:	f7ff fe5b 	bl	2000890c <__aeabi_uidivmod>
20008c56:	fb09 f908 	mul.w	r9, r9, r8
20008c5a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008c5e:	45a9      	cmp	r9, r5
20008c60:	d907      	bls.n	20008c72 <__divdi3+0x162>
20008c62:	192d      	adds	r5, r5, r4
20008c64:	f108 38ff 	add.w	r8, r8, #4294967295
20008c68:	d203      	bcs.n	20008c72 <__divdi3+0x162>
20008c6a:	45a9      	cmp	r9, r5
20008c6c:	bf88      	it	hi
20008c6e:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008c72:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008c76:	9f02      	ldr	r7, [sp, #8]
20008c78:	e7a9      	b.n	20008bce <__divdi3+0xbe>
20008c7a:	fab3 f783 	clz	r7, r3
20008c7e:	2f00      	cmp	r7, #0
20008c80:	d168      	bne.n	20008d54 <__divdi3+0x244>
20008c82:	428b      	cmp	r3, r1
20008c84:	bf2c      	ite	cs
20008c86:	f04f 0900 	movcs.w	r9, #0
20008c8a:	f04f 0901 	movcc.w	r9, #1
20008c8e:	4282      	cmp	r2, r0
20008c90:	bf8c      	ite	hi
20008c92:	464c      	movhi	r4, r9
20008c94:	f049 0401 	orrls.w	r4, r9, #1
20008c98:	2c00      	cmp	r4, #0
20008c9a:	d096      	beq.n	20008bca <__divdi3+0xba>
20008c9c:	f04f 0801 	mov.w	r8, #1
20008ca0:	e795      	b.n	20008bce <__divdi3+0xbe>
20008ca2:	4252      	negs	r2, r2
20008ca4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008ca8:	43f6      	mvns	r6, r6
20008caa:	e73b      	b.n	20008b24 <__divdi3+0x14>
20008cac:	4240      	negs	r0, r0
20008cae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008cb2:	f04f 36ff 	mov.w	r6, #4294967295
20008cb6:	e732      	b.n	20008b1e <__divdi3+0xe>
20008cb8:	fa04 f408 	lsl.w	r4, r4, r8
20008cbc:	f1c8 0720 	rsb	r7, r8, #32
20008cc0:	fa35 f307 	lsrs.w	r3, r5, r7
20008cc4:	fa29 fa07 	lsr.w	sl, r9, r7
20008cc8:	0c27      	lsrs	r7, r4, #16
20008cca:	fa09 fb08 	lsl.w	fp, r9, r8
20008cce:	4639      	mov	r1, r7
20008cd0:	4650      	mov	r0, sl
20008cd2:	ea43 020b 	orr.w	r2, r3, fp
20008cd6:	9202      	str	r2, [sp, #8]
20008cd8:	f7ff fcea 	bl	200086b0 <__aeabi_uidiv>
20008cdc:	4639      	mov	r1, r7
20008cde:	fa1f f984 	uxth.w	r9, r4
20008ce2:	4683      	mov	fp, r0
20008ce4:	4650      	mov	r0, sl
20008ce6:	f7ff fe11 	bl	2000890c <__aeabi_uidivmod>
20008cea:	9802      	ldr	r0, [sp, #8]
20008cec:	fb09 f20b 	mul.w	r2, r9, fp
20008cf0:	0c03      	lsrs	r3, r0, #16
20008cf2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20008cf6:	429a      	cmp	r2, r3
20008cf8:	d904      	bls.n	20008d04 <__divdi3+0x1f4>
20008cfa:	191b      	adds	r3, r3, r4
20008cfc:	f10b 3bff 	add.w	fp, fp, #4294967295
20008d00:	f0c0 80b1 	bcc.w	20008e66 <__divdi3+0x356>
20008d04:	1a9b      	subs	r3, r3, r2
20008d06:	4639      	mov	r1, r7
20008d08:	4618      	mov	r0, r3
20008d0a:	9301      	str	r3, [sp, #4]
20008d0c:	f7ff fcd0 	bl	200086b0 <__aeabi_uidiv>
20008d10:	9901      	ldr	r1, [sp, #4]
20008d12:	4682      	mov	sl, r0
20008d14:	4608      	mov	r0, r1
20008d16:	4639      	mov	r1, r7
20008d18:	f7ff fdf8 	bl	2000890c <__aeabi_uidivmod>
20008d1c:	f8dd c008 	ldr.w	ip, [sp, #8]
20008d20:	fb09 f30a 	mul.w	r3, r9, sl
20008d24:	fa1f f08c 	uxth.w	r0, ip
20008d28:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20008d2c:	4293      	cmp	r3, r2
20008d2e:	d908      	bls.n	20008d42 <__divdi3+0x232>
20008d30:	1912      	adds	r2, r2, r4
20008d32:	f10a 3aff 	add.w	sl, sl, #4294967295
20008d36:	d204      	bcs.n	20008d42 <__divdi3+0x232>
20008d38:	4293      	cmp	r3, r2
20008d3a:	bf84      	itt	hi
20008d3c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008d40:	1912      	addhi	r2, r2, r4
20008d42:	fa05 f508 	lsl.w	r5, r5, r8
20008d46:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20008d4a:	ebc3 0802 	rsb	r8, r3, r2
20008d4e:	f8cd e008 	str.w	lr, [sp, #8]
20008d52:	e759      	b.n	20008c08 <__divdi3+0xf8>
20008d54:	f1c7 0020 	rsb	r0, r7, #32
20008d58:	fa03 fa07 	lsl.w	sl, r3, r7
20008d5c:	40c2      	lsrs	r2, r0
20008d5e:	fa35 f300 	lsrs.w	r3, r5, r0
20008d62:	ea42 0b0a 	orr.w	fp, r2, sl
20008d66:	fa21 f800 	lsr.w	r8, r1, r0
20008d6a:	fa01 f907 	lsl.w	r9, r1, r7
20008d6e:	4640      	mov	r0, r8
20008d70:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20008d74:	ea43 0109 	orr.w	r1, r3, r9
20008d78:	9102      	str	r1, [sp, #8]
20008d7a:	4651      	mov	r1, sl
20008d7c:	fa1f f28b 	uxth.w	r2, fp
20008d80:	9203      	str	r2, [sp, #12]
20008d82:	f7ff fc95 	bl	200086b0 <__aeabi_uidiv>
20008d86:	4651      	mov	r1, sl
20008d88:	4681      	mov	r9, r0
20008d8a:	4640      	mov	r0, r8
20008d8c:	f7ff fdbe 	bl	2000890c <__aeabi_uidivmod>
20008d90:	9b03      	ldr	r3, [sp, #12]
20008d92:	f8dd c008 	ldr.w	ip, [sp, #8]
20008d96:	fb03 f209 	mul.w	r2, r3, r9
20008d9a:	ea4f 401c 	mov.w	r0, ip, lsr #16
20008d9e:	fa14 f307 	lsls.w	r3, r4, r7
20008da2:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20008da6:	42a2      	cmp	r2, r4
20008da8:	d904      	bls.n	20008db4 <__divdi3+0x2a4>
20008daa:	eb14 040b 	adds.w	r4, r4, fp
20008dae:	f109 39ff 	add.w	r9, r9, #4294967295
20008db2:	d352      	bcc.n	20008e5a <__divdi3+0x34a>
20008db4:	1aa4      	subs	r4, r4, r2
20008db6:	4651      	mov	r1, sl
20008db8:	4620      	mov	r0, r4
20008dba:	9301      	str	r3, [sp, #4]
20008dbc:	f7ff fc78 	bl	200086b0 <__aeabi_uidiv>
20008dc0:	4651      	mov	r1, sl
20008dc2:	4680      	mov	r8, r0
20008dc4:	4620      	mov	r0, r4
20008dc6:	f7ff fda1 	bl	2000890c <__aeabi_uidivmod>
20008dca:	9803      	ldr	r0, [sp, #12]
20008dcc:	f8dd c008 	ldr.w	ip, [sp, #8]
20008dd0:	fb00 f208 	mul.w	r2, r0, r8
20008dd4:	fa1f f38c 	uxth.w	r3, ip
20008dd8:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20008ddc:	9b01      	ldr	r3, [sp, #4]
20008dde:	4282      	cmp	r2, r0
20008de0:	d904      	bls.n	20008dec <__divdi3+0x2dc>
20008de2:	eb10 000b 	adds.w	r0, r0, fp
20008de6:	f108 38ff 	add.w	r8, r8, #4294967295
20008dea:	d330      	bcc.n	20008e4e <__divdi3+0x33e>
20008dec:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20008df0:	fa1f fc83 	uxth.w	ip, r3
20008df4:	0c1b      	lsrs	r3, r3, #16
20008df6:	1a80      	subs	r0, r0, r2
20008df8:	fa1f fe88 	uxth.w	lr, r8
20008dfc:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20008e00:	fb0c f90e 	mul.w	r9, ip, lr
20008e04:	fb0c fc0a 	mul.w	ip, ip, sl
20008e08:	fb03 c10e 	mla	r1, r3, lr, ip
20008e0c:	fb03 f20a 	mul.w	r2, r3, sl
20008e10:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20008e14:	458c      	cmp	ip, r1
20008e16:	bf88      	it	hi
20008e18:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20008e1c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20008e20:	4570      	cmp	r0, lr
20008e22:	d310      	bcc.n	20008e46 <__divdi3+0x336>
20008e24:	fa1f f989 	uxth.w	r9, r9
20008e28:	fa05 f707 	lsl.w	r7, r5, r7
20008e2c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20008e30:	bf14      	ite	ne
20008e32:	2200      	movne	r2, #0
20008e34:	2201      	moveq	r2, #1
20008e36:	4287      	cmp	r7, r0
20008e38:	bf2c      	ite	cs
20008e3a:	2700      	movcs	r7, #0
20008e3c:	f002 0701 	andcc.w	r7, r2, #1
20008e40:	2f00      	cmp	r7, #0
20008e42:	f43f aec4 	beq.w	20008bce <__divdi3+0xbe>
20008e46:	f108 38ff 	add.w	r8, r8, #4294967295
20008e4a:	2700      	movs	r7, #0
20008e4c:	e6bf      	b.n	20008bce <__divdi3+0xbe>
20008e4e:	4282      	cmp	r2, r0
20008e50:	bf84      	itt	hi
20008e52:	4458      	addhi	r0, fp
20008e54:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008e58:	e7c8      	b.n	20008dec <__divdi3+0x2dc>
20008e5a:	42a2      	cmp	r2, r4
20008e5c:	bf84      	itt	hi
20008e5e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008e62:	445c      	addhi	r4, fp
20008e64:	e7a6      	b.n	20008db4 <__divdi3+0x2a4>
20008e66:	429a      	cmp	r2, r3
20008e68:	bf84      	itt	hi
20008e6a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008e6e:	191b      	addhi	r3, r3, r4
20008e70:	e748      	b.n	20008d04 <__divdi3+0x1f4>
20008e72:	bf00      	nop

20008e74 <__udivdi3>:
20008e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008e78:	460c      	mov	r4, r1
20008e7a:	b083      	sub	sp, #12
20008e7c:	4680      	mov	r8, r0
20008e7e:	4616      	mov	r6, r2
20008e80:	4689      	mov	r9, r1
20008e82:	461f      	mov	r7, r3
20008e84:	4615      	mov	r5, r2
20008e86:	468a      	mov	sl, r1
20008e88:	2b00      	cmp	r3, #0
20008e8a:	d14b      	bne.n	20008f24 <__udivdi3+0xb0>
20008e8c:	428a      	cmp	r2, r1
20008e8e:	d95c      	bls.n	20008f4a <__udivdi3+0xd6>
20008e90:	fab2 f382 	clz	r3, r2
20008e94:	b15b      	cbz	r3, 20008eae <__udivdi3+0x3a>
20008e96:	f1c3 0020 	rsb	r0, r3, #32
20008e9a:	fa01 fa03 	lsl.w	sl, r1, r3
20008e9e:	fa28 f200 	lsr.w	r2, r8, r0
20008ea2:	fa16 f503 	lsls.w	r5, r6, r3
20008ea6:	fa08 f803 	lsl.w	r8, r8, r3
20008eaa:	ea42 0a0a 	orr.w	sl, r2, sl
20008eae:	0c2e      	lsrs	r6, r5, #16
20008eb0:	4650      	mov	r0, sl
20008eb2:	4631      	mov	r1, r6
20008eb4:	b2af      	uxth	r7, r5
20008eb6:	f7ff fbfb 	bl	200086b0 <__aeabi_uidiv>
20008eba:	4631      	mov	r1, r6
20008ebc:	ea4f 4418 	mov.w	r4, r8, lsr #16
20008ec0:	4681      	mov	r9, r0
20008ec2:	4650      	mov	r0, sl
20008ec4:	f7ff fd22 	bl	2000890c <__aeabi_uidivmod>
20008ec8:	fb07 f309 	mul.w	r3, r7, r9
20008ecc:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20008ed0:	4553      	cmp	r3, sl
20008ed2:	d909      	bls.n	20008ee8 <__udivdi3+0x74>
20008ed4:	eb1a 0a05 	adds.w	sl, sl, r5
20008ed8:	f109 39ff 	add.w	r9, r9, #4294967295
20008edc:	d204      	bcs.n	20008ee8 <__udivdi3+0x74>
20008ede:	4553      	cmp	r3, sl
20008ee0:	bf84      	itt	hi
20008ee2:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008ee6:	44aa      	addhi	sl, r5
20008ee8:	ebc3 0a0a 	rsb	sl, r3, sl
20008eec:	4631      	mov	r1, r6
20008eee:	4650      	mov	r0, sl
20008ef0:	fa1f f888 	uxth.w	r8, r8
20008ef4:	f7ff fbdc 	bl	200086b0 <__aeabi_uidiv>
20008ef8:	4631      	mov	r1, r6
20008efa:	4604      	mov	r4, r0
20008efc:	4650      	mov	r0, sl
20008efe:	f7ff fd05 	bl	2000890c <__aeabi_uidivmod>
20008f02:	fb07 f704 	mul.w	r7, r7, r4
20008f06:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008f0a:	4547      	cmp	r7, r8
20008f0c:	d906      	bls.n	20008f1c <__udivdi3+0xa8>
20008f0e:	3c01      	subs	r4, #1
20008f10:	eb18 0805 	adds.w	r8, r8, r5
20008f14:	d202      	bcs.n	20008f1c <__udivdi3+0xa8>
20008f16:	4547      	cmp	r7, r8
20008f18:	bf88      	it	hi
20008f1a:	3c01      	subhi	r4, #1
20008f1c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008f20:	2600      	movs	r6, #0
20008f22:	e05c      	b.n	20008fde <__udivdi3+0x16a>
20008f24:	428b      	cmp	r3, r1
20008f26:	d858      	bhi.n	20008fda <__udivdi3+0x166>
20008f28:	fab3 f683 	clz	r6, r3
20008f2c:	2e00      	cmp	r6, #0
20008f2e:	d15b      	bne.n	20008fe8 <__udivdi3+0x174>
20008f30:	428b      	cmp	r3, r1
20008f32:	bf2c      	ite	cs
20008f34:	2200      	movcs	r2, #0
20008f36:	2201      	movcc	r2, #1
20008f38:	4285      	cmp	r5, r0
20008f3a:	bf8c      	ite	hi
20008f3c:	4615      	movhi	r5, r2
20008f3e:	f042 0501 	orrls.w	r5, r2, #1
20008f42:	2d00      	cmp	r5, #0
20008f44:	d049      	beq.n	20008fda <__udivdi3+0x166>
20008f46:	2401      	movs	r4, #1
20008f48:	e049      	b.n	20008fde <__udivdi3+0x16a>
20008f4a:	b922      	cbnz	r2, 20008f56 <__udivdi3+0xe2>
20008f4c:	4611      	mov	r1, r2
20008f4e:	2001      	movs	r0, #1
20008f50:	f7ff fbae 	bl	200086b0 <__aeabi_uidiv>
20008f54:	4605      	mov	r5, r0
20008f56:	fab5 f685 	clz	r6, r5
20008f5a:	2e00      	cmp	r6, #0
20008f5c:	f040 80ba 	bne.w	200090d4 <__udivdi3+0x260>
20008f60:	1b64      	subs	r4, r4, r5
20008f62:	0c2f      	lsrs	r7, r5, #16
20008f64:	fa1f fa85 	uxth.w	sl, r5
20008f68:	2601      	movs	r6, #1
20008f6a:	4639      	mov	r1, r7
20008f6c:	4620      	mov	r0, r4
20008f6e:	f7ff fb9f 	bl	200086b0 <__aeabi_uidiv>
20008f72:	4639      	mov	r1, r7
20008f74:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20008f78:	4681      	mov	r9, r0
20008f7a:	4620      	mov	r0, r4
20008f7c:	f7ff fcc6 	bl	2000890c <__aeabi_uidivmod>
20008f80:	fb0a f309 	mul.w	r3, sl, r9
20008f84:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20008f88:	455b      	cmp	r3, fp
20008f8a:	d909      	bls.n	20008fa0 <__udivdi3+0x12c>
20008f8c:	eb1b 0b05 	adds.w	fp, fp, r5
20008f90:	f109 39ff 	add.w	r9, r9, #4294967295
20008f94:	d204      	bcs.n	20008fa0 <__udivdi3+0x12c>
20008f96:	455b      	cmp	r3, fp
20008f98:	bf84      	itt	hi
20008f9a:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008f9e:	44ab      	addhi	fp, r5
20008fa0:	ebc3 0b0b 	rsb	fp, r3, fp
20008fa4:	4639      	mov	r1, r7
20008fa6:	4658      	mov	r0, fp
20008fa8:	fa1f f888 	uxth.w	r8, r8
20008fac:	f7ff fb80 	bl	200086b0 <__aeabi_uidiv>
20008fb0:	4639      	mov	r1, r7
20008fb2:	4604      	mov	r4, r0
20008fb4:	4658      	mov	r0, fp
20008fb6:	f7ff fca9 	bl	2000890c <__aeabi_uidivmod>
20008fba:	fb0a fa04 	mul.w	sl, sl, r4
20008fbe:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008fc2:	45c2      	cmp	sl, r8
20008fc4:	d906      	bls.n	20008fd4 <__udivdi3+0x160>
20008fc6:	3c01      	subs	r4, #1
20008fc8:	eb18 0805 	adds.w	r8, r8, r5
20008fcc:	d202      	bcs.n	20008fd4 <__udivdi3+0x160>
20008fce:	45c2      	cmp	sl, r8
20008fd0:	bf88      	it	hi
20008fd2:	3c01      	subhi	r4, #1
20008fd4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008fd8:	e001      	b.n	20008fde <__udivdi3+0x16a>
20008fda:	2600      	movs	r6, #0
20008fdc:	4634      	mov	r4, r6
20008fde:	4631      	mov	r1, r6
20008fe0:	4620      	mov	r0, r4
20008fe2:	b003      	add	sp, #12
20008fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008fe8:	f1c6 0020 	rsb	r0, r6, #32
20008fec:	40b3      	lsls	r3, r6
20008fee:	fa32 f700 	lsrs.w	r7, r2, r0
20008ff2:	fa21 fb00 	lsr.w	fp, r1, r0
20008ff6:	431f      	orrs	r7, r3
20008ff8:	fa14 f206 	lsls.w	r2, r4, r6
20008ffc:	fa28 f100 	lsr.w	r1, r8, r0
20009000:	4658      	mov	r0, fp
20009002:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20009006:	4311      	orrs	r1, r2
20009008:	9100      	str	r1, [sp, #0]
2000900a:	4651      	mov	r1, sl
2000900c:	b2bb      	uxth	r3, r7
2000900e:	9301      	str	r3, [sp, #4]
20009010:	f7ff fb4e 	bl	200086b0 <__aeabi_uidiv>
20009014:	4651      	mov	r1, sl
20009016:	40b5      	lsls	r5, r6
20009018:	4681      	mov	r9, r0
2000901a:	4658      	mov	r0, fp
2000901c:	f7ff fc76 	bl	2000890c <__aeabi_uidivmod>
20009020:	9c01      	ldr	r4, [sp, #4]
20009022:	9800      	ldr	r0, [sp, #0]
20009024:	fb04 f309 	mul.w	r3, r4, r9
20009028:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000902c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20009030:	455b      	cmp	r3, fp
20009032:	d905      	bls.n	20009040 <__udivdi3+0x1cc>
20009034:	eb1b 0b07 	adds.w	fp, fp, r7
20009038:	f109 39ff 	add.w	r9, r9, #4294967295
2000903c:	f0c0 808e 	bcc.w	2000915c <__udivdi3+0x2e8>
20009040:	ebc3 0b0b 	rsb	fp, r3, fp
20009044:	4651      	mov	r1, sl
20009046:	4658      	mov	r0, fp
20009048:	f7ff fb32 	bl	200086b0 <__aeabi_uidiv>
2000904c:	4651      	mov	r1, sl
2000904e:	4604      	mov	r4, r0
20009050:	4658      	mov	r0, fp
20009052:	f7ff fc5b 	bl	2000890c <__aeabi_uidivmod>
20009056:	9801      	ldr	r0, [sp, #4]
20009058:	9a00      	ldr	r2, [sp, #0]
2000905a:	fb00 f304 	mul.w	r3, r0, r4
2000905e:	fa1f fc82 	uxth.w	ip, r2
20009062:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20009066:	4293      	cmp	r3, r2
20009068:	d906      	bls.n	20009078 <__udivdi3+0x204>
2000906a:	3c01      	subs	r4, #1
2000906c:	19d2      	adds	r2, r2, r7
2000906e:	d203      	bcs.n	20009078 <__udivdi3+0x204>
20009070:	4293      	cmp	r3, r2
20009072:	d901      	bls.n	20009078 <__udivdi3+0x204>
20009074:	19d2      	adds	r2, r2, r7
20009076:	3c01      	subs	r4, #1
20009078:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000907c:	b2a8      	uxth	r0, r5
2000907e:	1ad2      	subs	r2, r2, r3
20009080:	0c2d      	lsrs	r5, r5, #16
20009082:	fa1f fc84 	uxth.w	ip, r4
20009086:	0c23      	lsrs	r3, r4, #16
20009088:	fb00 f70c 	mul.w	r7, r0, ip
2000908c:	fb00 fe03 	mul.w	lr, r0, r3
20009090:	fb05 e10c 	mla	r1, r5, ip, lr
20009094:	fb05 f503 	mul.w	r5, r5, r3
20009098:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000909c:	458e      	cmp	lr, r1
2000909e:	bf88      	it	hi
200090a0:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
200090a4:	eb05 4511 	add.w	r5, r5, r1, lsr #16
200090a8:	42aa      	cmp	r2, r5
200090aa:	d310      	bcc.n	200090ce <__udivdi3+0x25a>
200090ac:	b2bf      	uxth	r7, r7
200090ae:	fa08 f606 	lsl.w	r6, r8, r6
200090b2:	eb07 4201 	add.w	r2, r7, r1, lsl #16
200090b6:	bf14      	ite	ne
200090b8:	f04f 0e00 	movne.w	lr, #0
200090bc:	f04f 0e01 	moveq.w	lr, #1
200090c0:	4296      	cmp	r6, r2
200090c2:	bf2c      	ite	cs
200090c4:	2600      	movcs	r6, #0
200090c6:	f00e 0601 	andcc.w	r6, lr, #1
200090ca:	2e00      	cmp	r6, #0
200090cc:	d087      	beq.n	20008fde <__udivdi3+0x16a>
200090ce:	3c01      	subs	r4, #1
200090d0:	2600      	movs	r6, #0
200090d2:	e784      	b.n	20008fde <__udivdi3+0x16a>
200090d4:	40b5      	lsls	r5, r6
200090d6:	f1c6 0120 	rsb	r1, r6, #32
200090da:	fa24 f901 	lsr.w	r9, r4, r1
200090de:	fa28 f201 	lsr.w	r2, r8, r1
200090e2:	0c2f      	lsrs	r7, r5, #16
200090e4:	40b4      	lsls	r4, r6
200090e6:	4639      	mov	r1, r7
200090e8:	4648      	mov	r0, r9
200090ea:	4322      	orrs	r2, r4
200090ec:	9200      	str	r2, [sp, #0]
200090ee:	f7ff fadf 	bl	200086b0 <__aeabi_uidiv>
200090f2:	4639      	mov	r1, r7
200090f4:	fa1f fa85 	uxth.w	sl, r5
200090f8:	4683      	mov	fp, r0
200090fa:	4648      	mov	r0, r9
200090fc:	f7ff fc06 	bl	2000890c <__aeabi_uidivmod>
20009100:	9b00      	ldr	r3, [sp, #0]
20009102:	0c1a      	lsrs	r2, r3, #16
20009104:	fb0a f30b 	mul.w	r3, sl, fp
20009108:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000910c:	42a3      	cmp	r3, r4
2000910e:	d903      	bls.n	20009118 <__udivdi3+0x2a4>
20009110:	1964      	adds	r4, r4, r5
20009112:	f10b 3bff 	add.w	fp, fp, #4294967295
20009116:	d327      	bcc.n	20009168 <__udivdi3+0x2f4>
20009118:	1ae4      	subs	r4, r4, r3
2000911a:	4639      	mov	r1, r7
2000911c:	4620      	mov	r0, r4
2000911e:	f7ff fac7 	bl	200086b0 <__aeabi_uidiv>
20009122:	4639      	mov	r1, r7
20009124:	4681      	mov	r9, r0
20009126:	4620      	mov	r0, r4
20009128:	f7ff fbf0 	bl	2000890c <__aeabi_uidivmod>
2000912c:	9800      	ldr	r0, [sp, #0]
2000912e:	fb0a f309 	mul.w	r3, sl, r9
20009132:	fa1f fc80 	uxth.w	ip, r0
20009136:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000913a:	42a3      	cmp	r3, r4
2000913c:	d908      	bls.n	20009150 <__udivdi3+0x2dc>
2000913e:	1964      	adds	r4, r4, r5
20009140:	f109 39ff 	add.w	r9, r9, #4294967295
20009144:	d204      	bcs.n	20009150 <__udivdi3+0x2dc>
20009146:	42a3      	cmp	r3, r4
20009148:	bf84      	itt	hi
2000914a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000914e:	1964      	addhi	r4, r4, r5
20009150:	fa08 f806 	lsl.w	r8, r8, r6
20009154:	1ae4      	subs	r4, r4, r3
20009156:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000915a:	e706      	b.n	20008f6a <__udivdi3+0xf6>
2000915c:	455b      	cmp	r3, fp
2000915e:	bf84      	itt	hi
20009160:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009164:	44bb      	addhi	fp, r7
20009166:	e76b      	b.n	20009040 <__udivdi3+0x1cc>
20009168:	42a3      	cmp	r3, r4
2000916a:	bf84      	itt	hi
2000916c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009170:	1964      	addhi	r4, r4, r5
20009172:	e7d1      	b.n	20009118 <__udivdi3+0x2a4>
20009174:	2e4e2e41 	.word	0x2e4e2e41
20009178:	2e532e54 	.word	0x2e532e54
2000917c:	30303320 	.word	0x30303320
20009180:	72202c30 	.word	0x72202c30
20009184:	79646165 	.word	0x79646165
20009188:	726f6620 	.word	0x726f6620
2000918c:	74636120 	.word	0x74636120
20009190:	216e6f69 	.word	0x216e6f69
20009194:	0000000d 	.word	0x0000000d
20009198:	7270205a 	.word	0x7270205a
2000919c:	65737365 	.word	0x65737365
200091a0:	61202c64 	.word	0x61202c64
200091a4:	76697463 	.word	0x76697463
200091a8:	6e697461 	.word	0x6e697461
200091ac:	72742067 	.word	0x72742067
200091b0:	65676769 	.word	0x65676769
200091b4:	6f732072 	.word	0x6f732072
200091b8:	6f6e656c 	.word	0x6f6e656c
200091bc:	000d6469 	.word	0x000d6469
200091c0:	72636e49 	.word	0x72636e49
200091c4:	6e656d65 	.word	0x6e656d65
200091c8:	676e6974 	.word	0x676e6974
200091cc:	6c6f7320 	.word	0x6c6f7320
200091d0:	696f6e65 	.word	0x696f6e65
200091d4:	69742064 	.word	0x69742064
200091d8:	7420656d 	.word	0x7420656d
200091dc:	25203a6f 	.word	0x25203a6f
200091e0:	736d2064 	.word	0x736d2064
200091e4:	00000a0d 	.word	0x00000a0d
200091e8:	6e6e6143 	.word	0x6e6e6143
200091ec:	6420746f 	.word	0x6420746f
200091f0:	65726365 	.word	0x65726365
200091f4:	746e656d 	.word	0x746e656d
200091f8:	6c6f7320 	.word	0x6c6f7320
200091fc:	696f6e65 	.word	0x696f6e65
20009200:	69742064 	.word	0x69742064
20009204:	202c656d 	.word	0x202c656d
20009208:	6d207461 	.word	0x6d207461
2000920c:	203a6e69 	.word	0x203a6e69
20009210:	6d206425 	.word	0x6d206425
20009214:	000a0d73 	.word	0x000a0d73
20009218:	72636544 	.word	0x72636544
2000921c:	6e656d65 	.word	0x6e656d65
20009220:	676e6974 	.word	0x676e6974
20009224:	6c6f7320 	.word	0x6c6f7320
20009228:	696f6e65 	.word	0x696f6e65
2000922c:	69742064 	.word	0x69742064
20009230:	7420656d 	.word	0x7420656d
20009234:	25203a6f 	.word	0x25203a6f
20009238:	736d2064 	.word	0x736d2064
2000923c:	00000a0d 	.word	0x00000a0d
20009240:	76726573 	.word	0x76726573
20009244:	6f645f6f 	.word	0x6f645f6f
20009248:	535f5920 	.word	0x535f5920
2000924c:	465f5445 	.word	0x465f5445
20009250:	4157524f 	.word	0x4157524f
20009254:	000d4452 	.word	0x000d4452
20009258:	76726573 	.word	0x76726573
2000925c:	6f645f6f 	.word	0x6f645f6f
20009260:	535f5920 	.word	0x535f5920
20009264:	525f5445 	.word	0x525f5445
20009268:	52455645 	.word	0x52455645
2000926c:	000d4553 	.word	0x000d4553
20009270:	76726573 	.word	0x76726573
20009274:	6f645f6f 	.word	0x6f645f6f
20009278:	535f5920 	.word	0x535f5920
2000927c:	4e5f5445 	.word	0x4e5f5445
20009280:	52545545 	.word	0x52545545
20009284:	000d4c41 	.word	0x000d4c41
20009288:	76726573 	.word	0x76726573
2000928c:	6f645f6f 	.word	0x6f645f6f
20009290:	535f5820 	.word	0x535f5820
20009294:	465f5445 	.word	0x465f5445
20009298:	4157524f 	.word	0x4157524f
2000929c:	000d4452 	.word	0x000d4452
200092a0:	76726573 	.word	0x76726573
200092a4:	6f645f6f 	.word	0x6f645f6f
200092a8:	535f5820 	.word	0x535f5820
200092ac:	525f5445 	.word	0x525f5445
200092b0:	52455645 	.word	0x52455645
200092b4:	000d4553 	.word	0x000d4553
200092b8:	76726573 	.word	0x76726573
200092bc:	6f645f6f 	.word	0x6f645f6f
200092c0:	535f5820 	.word	0x535f5820
200092c4:	4e5f5445 	.word	0x4e5f5445
200092c8:	52545545 	.word	0x52545545
200092cc:	000d4c41 	.word	0x000d4c41
200092d0:	74746553 	.word	0x74746553
200092d4:	20676e69 	.word	0x20676e69
200092d8:	6f72657a 	.word	0x6f72657a
200092dc:	636f6c20 	.word	0x636f6c20
200092e0:	6f697461 	.word	0x6f697461
200092e4:	6f66206e 	.word	0x6f66206e
200092e8:	65732072 	.word	0x65732072
200092ec:	736f7672 	.word	0x736f7672
200092f0:	0000000d 	.word	0x0000000d
200092f4:	69676542 	.word	0x69676542
200092f8:	6e696e6e 	.word	0x6e696e6e
200092fc:	65732067 	.word	0x65732067
20009300:	612d6b65 	.word	0x612d6b65
20009304:	642d646e 	.word	0x642d646e
20009308:	72747365 	.word	0x72747365
2000930c:	0d21796f 	.word	0x0d21796f
20009310:	00000000 	.word	0x00000000
20009314:	25203a78 	.word	0x25203a78
20009318:	3a790964 	.word	0x3a790964
2000931c:	0d642520 	.word	0x0d642520
20009320:	0000000a 	.word	0x0000000a
20009324:	6e6f2058 	.word	0x6e6f2058
20009328:	72617420 	.word	0x72617420
2000932c:	21746567 	.word	0x21746567
20009330:	0000000d 	.word	0x0000000d
20009334:	6e6f2059 	.word	0x6e6f2059
20009338:	72617420 	.word	0x72617420
2000933c:	21746567 	.word	0x21746567
20009340:	0000000d 	.word	0x0000000d
20009344:	726f6241 	.word	0x726f6241
20009348:	676e6974 	.word	0x676e6974
2000934c:	65657320 	.word	0x65657320
20009350:	6e612d6b 	.word	0x6e612d6b
20009354:	65642d64 	.word	0x65642d64
20009358:	6f727473 	.word	0x6f727473
2000935c:	00000d79 	.word	0x00000d79
20009360:	63656863 	.word	0x63656863
20009364:	6d75736b 	.word	0x6d75736b
20009368:	72726520 	.word	0x72726520
2000936c:	0021726f 	.word	0x0021726f
20009370:	6e676973 	.word	0x6e676973
20009374:	72757461 	.word	0x72757461
20009378:	25203a65 	.word	0x25203a65
2000937c:	3a780964 	.word	0x3a780964
20009380:	09642520 	.word	0x09642520
20009384:	25203a79 	.word	0x25203a79
20009388:	3a770964 	.word	0x3a770964
2000938c:	09642520 	.word	0x09642520
20009390:	25203a68 	.word	0x25203a68
20009394:	6e610964 	.word	0x6e610964
20009398:	3a656c67 	.word	0x3a656c67
2000939c:	0d642520 	.word	0x0d642520
200093a0:	0000000a 	.word	0x0000000a
200093a4:	25203a41 	.word	0x25203a41
200093a8:	42202064 	.word	0x42202064
200093ac:	6425203a 	.word	0x6425203a
200093b0:	3a5a2020 	.word	0x3a5a2020
200093b4:	20642520 	.word	0x20642520
200093b8:	61745320 	.word	0x61745320
200093bc:	203a7472 	.word	0x203a7472
200093c0:	20206425 	.word	0x20206425
200093c4:	203a7055 	.word	0x203a7055
200093c8:	20206425 	.word	0x20206425
200093cc:	6e776f44 	.word	0x6e776f44
200093d0:	6425203a 	.word	0x6425203a
200093d4:	654c2020 	.word	0x654c2020
200093d8:	203a7466 	.word	0x203a7466
200093dc:	20206425 	.word	0x20206425
200093e0:	68676952 	.word	0x68676952
200093e4:	25203a74 	.word	0x25203a74
200093e8:	4c202064 	.word	0x4c202064
200093ec:	6425203a 	.word	0x6425203a
200093f0:	3a522020 	.word	0x3a522020
200093f4:	20642520 	.word	0x20642520
200093f8:	555f4320 	.word	0x555f4320
200093fc:	25203a70 	.word	0x25203a70
20009400:	43202064 	.word	0x43202064
20009404:	776f445f 	.word	0x776f445f
20009408:	25203a6e 	.word	0x25203a6e
2000940c:	43202064 	.word	0x43202064
20009410:	66654c5f 	.word	0x66654c5f
20009414:	25203a74 	.word	0x25203a74
20009418:	43202064 	.word	0x43202064
2000941c:	6769525f 	.word	0x6769525f
20009420:	203a7468 	.word	0x203a7468
20009424:	20206425 	.word	0x20206425
20009428:	78615f58 	.word	0x78615f58
2000942c:	203a7369 	.word	0x203a7369
20009430:	20643325 	.word	0x20643325
20009434:	615f5920 	.word	0x615f5920
20009438:	3a736978 	.word	0x3a736978
2000943c:	64332520 	.word	0x64332520
20009440:	00000a0d 	.word	0x00000a0d
20009444:	65732058 	.word	0x65732058
20009448:	206f7672 	.word	0x206f7672
2000944c:	20746573 	.word	0x20746573
20009450:	203a6f74 	.word	0x203a6f74
20009454:	0a0d6425 	.word	0x0a0d6425
20009458:	00000000 	.word	0x00000000
2000945c:	65732059 	.word	0x65732059
20009460:	206f7672 	.word	0x206f7672
20009464:	20746573 	.word	0x20746573
20009468:	203a6f74 	.word	0x203a6f74
2000946c:	0a0d6425 	.word	0x0a0d6425
20009470:	00000000 	.word	0x00000000
20009474:	6f462058 	.word	0x6f462058
20009478:	72617772 	.word	0x72617772
2000947c:	25203a64 	.word	0x25203a64
20009480:	20202c64 	.word	0x20202c64
20009484:	65522058 	.word	0x65522058
20009488:	73726576 	.word	0x73726576
2000948c:	25203a65 	.word	0x25203a65
20009490:	000a0d64 	.word	0x000a0d64
20009494:	70616548 	.word	0x70616548
20009498:	646e6120 	.word	0x646e6120
2000949c:	61747320 	.word	0x61747320
200094a0:	63206b63 	.word	0x63206b63
200094a4:	696c6c6f 	.word	0x696c6c6f
200094a8:	6e6f6973 	.word	0x6e6f6973
200094ac:	0000000a 	.word	0x0000000a

200094b0 <g_config_reg_lut>:
200094b0:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
200094c0:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
200094d0:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
200094e0:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
200094f0:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20009500:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
20009510:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
20009520:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

20009530 <g_gpio_irqn_lut>:
20009530:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
20009540:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
20009550:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
20009560:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

20009570 <C.18.2576>:
20009570:	00000001 00000002 00000004 00000001     ................

20009580 <_global_impure_ptr>:
20009580:	20009828 00000043 0000000a              (.. C.......

2000958c <blanks.3577>:
2000958c:	20202020 20202020 20202020 20202020                     

2000959c <zeroes.3578>:
2000959c:	30303030 30303030 30303030 30303030     0000000000000000
200095ac:	33323130 37363534 42413938 46454443     0123456789ABCDEF
200095bc:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
200095cc:	006e616e 33323130 37363534 62613938     nan.0123456789ab
200095dc:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
200095ec:	00000030 69666e49 7974696e 00000000     0...Infinity....
200095fc:	004e614e                                NaN.

20009600 <__sf_fake_stdin>:
	...

20009620 <__sf_fake_stdout>:
	...

20009640 <__sf_fake_stderr>:
	...

20009660 <charset>:
20009660:	20009698                                ... 

20009664 <lconv>:
20009664:	20009694 200095bc 200095bc 200095bc     ... ... ... ... 
20009674:	200095bc 200095bc 200095bc 200095bc     ... ... ... ... 
20009684:	200095bc 200095bc ffffffff ffffffff     ... ... ........
20009694:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
200096a4:	00000000                                ....

200096a8 <__mprec_tens>:
200096a8:	00000000 3ff00000 00000000 40240000     .......?......$@
200096b8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
200096c8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
200096d8:	00000000 412e8480 00000000 416312d0     .......A......cA
200096e8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
200096f8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20009708:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20009718:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
20009728:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
20009738:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20009748:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20009758:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20009768:	79d99db4 44ea7843                       ...yCx.D

20009770 <p05.2463>:
20009770:	00000005 00000019 0000007d 00000000     ........}.......

20009780 <__mprec_bigtens>:
20009780:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20009790:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
200097a0:	7f73bf3c 75154fdd                       <.s..O.u

200097a8 <__mprec_tinytens>:
200097a8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
200097b8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
200097c8:	64ac6f43 0ac80628                       Co.d(...

200097d0 <_init>:
200097d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200097d2:	bf00      	nop
200097d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
200097d6:	bc08      	pop	{r3}
200097d8:	469e      	mov	lr, r3
200097da:	4770      	bx	lr

200097dc <_fini>:
200097dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200097de:	bf00      	nop
200097e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
200097e2:	bc08      	pop	{r3}
200097e4:	469e      	mov	lr, r3
200097e6:	4770      	bx	lr

200097e8 <__frame_dummy_init_array_entry>:
200097e8:	0485 2000                                   ... 

200097ec <__do_global_dtors_aux_fini_array_entry>:
200097ec:	0471 2000                                   q.. 
