Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 19 19:47:28 2023
| Host         : DESKTOP-JT857EI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file H:/r11941093/soc/lab3/timing.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: state_r_reg[0]/Q (HIGH)

acc_r_reg[0]__0/G
acc_r_reg[10]__0/G
acc_r_reg[11]__0/G
acc_r_reg[12]__0/G
acc_r_reg[13]__0/G
acc_r_reg[14]__0/G
acc_r_reg[15]__0/G
acc_r_reg[16]__0/G
acc_r_reg[17]__0/G
acc_r_reg[18]__0/G
acc_r_reg[19]__0/G
acc_r_reg[1]__0/G
acc_r_reg[20]__0/G
acc_r_reg[21]__0/G
acc_r_reg[22]__0/G
acc_r_reg[23]__0/G
acc_r_reg[24]__0/G
acc_r_reg[25]__0/G
acc_r_reg[26]__0/G
acc_r_reg[27]__0/G
acc_r_reg[28]__0/G
acc_r_reg[29]__0/G
acc_r_reg[2]__0/G
acc_r_reg[30]__0/G
acc_r_reg[31]__0/G
acc_r_reg[3]__0/G
acc_r_reg[4]__0/G
acc_r_reg[5]__0/G
acc_r_reg[6]__0/G
acc_r_reg[7]__0/G
acc_r_reg[8]__0/G
acc_r_reg[9]__0/G

 There are 32 register/latch pins with no clock driven by root clock pin: state_r_reg[1]/Q (HIGH)

acc_r_reg[0]__0/G
acc_r_reg[10]__0/G
acc_r_reg[11]__0/G
acc_r_reg[12]__0/G
acc_r_reg[13]__0/G
acc_r_reg[14]__0/G
acc_r_reg[15]__0/G
acc_r_reg[16]__0/G
acc_r_reg[17]__0/G
acc_r_reg[18]__0/G
acc_r_reg[19]__0/G
acc_r_reg[1]__0/G
acc_r_reg[20]__0/G
acc_r_reg[21]__0/G
acc_r_reg[22]__0/G
acc_r_reg[23]__0/G
acc_r_reg[24]__0/G
acc_r_reg[25]__0/G
acc_r_reg[26]__0/G
acc_r_reg[27]__0/G
acc_r_reg[28]__0/G
acc_r_reg[29]__0/G
acc_r_reg[2]__0/G
acc_r_reg[30]__0/G
acc_r_reg[31]__0/G
acc_r_reg[3]__0/G
acc_r_reg[4]__0/G
acc_r_reg[5]__0/G
acc_r_reg[6]__0/G
acc_r_reg[7]__0/G
acc_r_reg[8]__0/G
acc_r_reg[9]__0/G

 There are 32 register/latch pins with no clock driven by root clock pin: state_r_reg[2]/Q (HIGH)

acc_r_reg[0]__0/G
acc_r_reg[10]__0/G
acc_r_reg[11]__0/G
acc_r_reg[12]__0/G
acc_r_reg[13]__0/G
acc_r_reg[14]__0/G
acc_r_reg[15]__0/G
acc_r_reg[16]__0/G
acc_r_reg[17]__0/G
acc_r_reg[18]__0/G
acc_r_reg[19]__0/G
acc_r_reg[1]__0/G
acc_r_reg[20]__0/G
acc_r_reg[21]__0/G
acc_r_reg[22]__0/G
acc_r_reg[23]__0/G
acc_r_reg[24]__0/G
acc_r_reg[25]__0/G
acc_r_reg[26]__0/G
acc_r_reg[27]__0/G
acc_r_reg[28]__0/G
acc_r_reg[29]__0/G
acc_r_reg[2]__0/G
acc_r_reg[30]__0/G
acc_r_reg[31]__0/G
acc_r_reg[3]__0/G
acc_r_reg[4]__0/G
acc_r_reg[5]__0/G
acc_r_reg[6]__0/G
acc_r_reg[7]__0/G
acc_r_reg[8]__0/G
acc_r_reg[9]__0/G

 There are 32 register/latch pins with no clock driven by root clock pin: state_r_reg[3]/Q (HIGH)

acc_r_reg[0]__0/G
acc_r_reg[10]__0/G
acc_r_reg[11]__0/G
acc_r_reg[12]__0/G
acc_r_reg[13]__0/G
acc_r_reg[14]__0/G
acc_r_reg[15]__0/G
acc_r_reg[16]__0/G
acc_r_reg[17]__0/G
acc_r_reg[18]__0/G
acc_r_reg[19]__0/G
acc_r_reg[1]__0/G
acc_r_reg[20]__0/G
acc_r_reg[21]__0/G
acc_r_reg[22]__0/G
acc_r_reg[23]__0/G
acc_r_reg[24]__0/G
acc_r_reg[25]__0/G
acc_r_reg[26]__0/G
acc_r_reg[27]__0/G
acc_r_reg[28]__0/G
acc_r_reg[29]__0/G
acc_r_reg[2]__0/G
acc_r_reg[30]__0/G
acc_r_reg[31]__0/G
acc_r_reg[3]__0/G
acc_r_reg[4]__0/G
acc_r_reg[5]__0/G
acc_r_reg[6]__0/G
acc_r_reg[7]__0/G
acc_r_reg[8]__0/G
acc_r_reg[9]__0/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.274        0.000                      0                  528        0.140        0.000                      0                  528        8.000        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 8.500}      17.000          58.824          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.274        0.000                      0                  405        0.140        0.000                      0                  405        8.000        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                 9.964        0.000                      0                  123        5.974        0.000                      0                  123  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.862ns  (logic 8.952ns (75.464%)  route 2.910ns (24.536%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     6.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    data_Do_IBUF[16]
                                                                      r  acc_r_reg2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.807 r  acc_r_reg2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.862    acc_r_reg2__0_n_107
                                                                      r  acc_r_reg2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.380 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800    14.180    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.304 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    14.304    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.837 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    14.846    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.963 r  acc_r_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.963    acc_r_reg[23]_i_3_n_1
                                                                      r  acc_r_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.294 r  acc_r_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.923    acc_r_reg[27]_i_3_n_5
                                                                      r  acc_r[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    16.230 r  acc_r[27]_i_4/O
                         net (fo=1, unplaced)         0.000    16.230    acc_r[27]_i_4_n_1
                                                                      r  acc_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.606 r  acc_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.606    acc_r_reg[27]_i_2_n_1
                                                                      r  acc_r_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.937 r  acc_r_reg[31]_i_4/O[3]
                         net (fo=1, unplaced)         0.618    17.555    acc_r_reg1[31]
                                                                      r  acc_r[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    17.862 r  acc_r[31]_i_2/O
                         net (fo=1, unplaced)         0.000    17.862    acc_r[31]_i_2_n_1
                         FDCE                                         r  acc_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[31]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Setup_fdce_C_D)        0.044    19.136    acc_r_reg[31]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -17.862    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.745ns  (logic 8.835ns (75.220%)  route 2.910ns (24.780%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     6.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    data_Do_IBUF[16]
                                                                      r  acc_r_reg2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.807 r  acc_r_reg2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.862    acc_r_reg2__0_n_107
                                                                      r  acc_r_reg2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.380 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800    14.180    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.304 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    14.304    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.837 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    14.846    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.177 r  acc_r_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.806    acc_r_reg[23]_i_3_n_5
                                                                      r  acc_r[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    16.113 r  acc_r[23]_i_4/O
                         net (fo=1, unplaced)         0.000    16.113    acc_r[23]_i_4_n_1
                                                                      r  acc_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.489 r  acc_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.489    acc_r_reg[23]_i_2_n_1
                                                                      r  acc_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.820 r  acc_r_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    17.438    acc_r_reg1[27]
                                                                      r  acc_r[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    17.745 r  acc_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000    17.745    acc_r[27]_i_1_n_1
                         FDCE                                         r  acc_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[27]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Setup_fdce_C_D)        0.044    19.136    acc_r_reg[27]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.615ns  (logic 8.871ns (76.372%)  route 2.744ns (23.628%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     6.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    data_Do_IBUF[16]
                                                                      r  acc_r_reg2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.807 r  acc_r_reg2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.862    acc_r_reg2__0_n_107
                                                                      r  acc_r_reg2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.380 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800    14.180    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.304 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    14.304    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.837 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    14.846    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.963 r  acc_r_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.963    acc_r_reg[23]_i_3_n_1
                                                                      r  acc_r_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.294 r  acc_r_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.923    acc_r_reg[27]_i_3_n_5
                                                                      r  acc_r[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    16.230 r  acc_r[27]_i_4/O
                         net (fo=1, unplaced)         0.000    16.230    acc_r[27]_i_4_n_1
                                                                      r  acc_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.606 r  acc_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.606    acc_r_reg[27]_i_2_n_1
                                                                      r  acc_r_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.862 r  acc_r_reg[31]_i_4/O[2]
                         net (fo=1, unplaced)         0.452    17.314    acc_r_reg1[30]
                                                                      r  acc_r[30]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    17.615 r  acc_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000    17.615    acc_r[30]_i_1_n_1
                         FDCE                                         r  acc_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[30]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Setup_fdce_C_D)        0.044    19.136    acc_r_reg[30]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -17.615    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.561ns  (logic 8.957ns (77.472%)  route 2.604ns (22.528%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     6.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    data_Do_IBUF[16]
                                                                      r  acc_r_reg2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.807 r  acc_r_reg2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.862    acc_r_reg2__0_n_107
                                                                      r  acc_r_reg2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.380 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800    14.180    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.304 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    14.304    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.837 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    14.846    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.963 r  acc_r_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.963    acc_r_reg[23]_i_3_n_1
                                                                      r  acc_r_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.294 r  acc_r_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.923    acc_r_reg[27]_i_3_n_5
                                                                      r  acc_r[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    16.230 r  acc_r[27]_i_4/O
                         net (fo=1, unplaced)         0.000    16.230    acc_r[27]_i_4_n_1
                                                                      r  acc_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.606 r  acc_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.606    acc_r_reg[27]_i_2_n_1
                                                                      r  acc_r_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.943 r  acc_r_reg[31]_i_4/O[1]
                         net (fo=1, unplaced)         0.312    17.255    acc_r_reg1[29]
                                                                      r  acc_r[29]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    17.561 r  acc_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000    17.561    acc_r[29]_i_1_n_1
                         FDCE                                         r  acc_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[29]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Setup_fdce_C_D)        0.044    19.136    acc_r_reg[29]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -17.561    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.515ns  (logic 8.614ns (74.803%)  route 2.901ns (25.197%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     6.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    data_Do_IBUF[16]
                                                                      r  acc_r_reg2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.807 r  acc_r_reg2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.862    acc_r_reg2__0_n_107
                                                                      r  acc_r_reg2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.380 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800    14.180    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.304 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    14.304    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.947 r  acc_r_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.576    acc_r_reg[19]_i_3_n_5
                                                                      r  acc_r[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    15.883 r  acc_r[19]_i_4/O
                         net (fo=1, unplaced)         0.000    15.883    acc_r[19]_i_4_n_1
                                                                      r  acc_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.259 r  acc_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.259    acc_r_reg[19]_i_2_n_1
                                                                      r  acc_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.590 r  acc_r_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    17.208    acc_r_reg1[23]
                                                                      r  acc_r[23]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    17.515 r  acc_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000    17.515    acc_r[23]_i_1_n_1
                         FDCE                                         r  acc_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[23]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Setup_fdce_C_D)        0.044    19.136    acc_r_reg[23]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -17.515    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 8.754ns (76.131%)  route 2.744ns (23.869%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     6.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    data_Do_IBUF[16]
                                                                      r  acc_r_reg2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.807 r  acc_r_reg2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.862    acc_r_reg2__0_n_107
                                                                      r  acc_r_reg2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.380 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800    14.180    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.304 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    14.304    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.837 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    14.846    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.177 r  acc_r_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.806    acc_r_reg[23]_i_3_n_5
                                                                      r  acc_r[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    16.113 r  acc_r[23]_i_4/O
                         net (fo=1, unplaced)         0.000    16.113    acc_r[23]_i_4_n_1
                                                                      r  acc_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.489 r  acc_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.489    acc_r_reg[23]_i_2_n_1
                                                                      r  acc_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.745 r  acc_r_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    17.197    acc_r_reg1[26]
                                                                      r  acc_r[26]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    17.498 r  acc_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000    17.498    acc_r[26]_i_1_n_1
                         FDCE                                         r  acc_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[26]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Setup_fdce_C_D)        0.044    19.136    acc_r_reg[26]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -17.498    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 8.840ns (77.242%)  route 2.604ns (22.758%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     6.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    data_Do_IBUF[16]
                                                                      r  acc_r_reg2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.807 r  acc_r_reg2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.862    acc_r_reg2__0_n_107
                                                                      r  acc_r_reg2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.380 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800    14.180    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.304 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    14.304    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.837 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    14.846    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.177 r  acc_r_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.806    acc_r_reg[23]_i_3_n_5
                                                                      r  acc_r[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    16.113 r  acc_r[23]_i_4/O
                         net (fo=1, unplaced)         0.000    16.113    acc_r[23]_i_4_n_1
                                                                      r  acc_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.489 r  acc_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.489    acc_r_reg[23]_i_2_n_1
                                                                      r  acc_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.826 r  acc_r_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    17.138    acc_r_reg1[25]
                                                                      r  acc_r[25]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    17.444 r  acc_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000    17.444    acc_r[25]_i_1_n_1
                         FDCE                                         r  acc_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[25]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Setup_fdce_C_D)        0.044    19.136    acc_r_reg[25]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -17.444    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 8.841ns (77.251%)  route 2.603ns (22.749%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     6.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    data_Do_IBUF[16]
                                                                      r  acc_r_reg2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.807 r  acc_r_reg2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.862    acc_r_reg2__0_n_107
                                                                      r  acc_r_reg2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.380 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800    14.180    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.304 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    14.304    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.837 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    14.846    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.963 r  acc_r_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.963    acc_r_reg[23]_i_3_n_1
                                                                      r  acc_r_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.294 r  acc_r_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.923    acc_r_reg[27]_i_3_n_5
                                                                      r  acc_r[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    16.230 r  acc_r[27]_i_4/O
                         net (fo=1, unplaced)         0.000    16.230    acc_r[27]_i_4_n_1
                                                                      r  acc_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.606 r  acc_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.606    acc_r_reg[27]_i_2_n_1
                                                                      r  acc_r_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.838 r  acc_r_reg[31]_i_4/O[0]
                         net (fo=1, unplaced)         0.311    17.149    acc_r_reg1[28]
                                                                      r  acc_r[28]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    17.444 r  acc_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000    17.444    acc_r[28]_i_1_n_1
                         FDCE                                         r  acc_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[28]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Setup_fdce_C_D)        0.044    19.136    acc_r_reg[28]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -17.444    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.327ns  (logic 8.724ns (77.016%)  route 2.603ns (22.984%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     6.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    data_Do_IBUF[16]
                                                                      r  acc_r_reg2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.807 r  acc_r_reg2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.862    acc_r_reg2__0_n_107
                                                                      r  acc_r_reg2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.380 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800    14.180    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.304 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    14.304    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.837 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    14.846    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.177 r  acc_r_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.806    acc_r_reg[23]_i_3_n_5
                                                                      r  acc_r[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    16.113 r  acc_r[23]_i_4/O
                         net (fo=1, unplaced)         0.000    16.113    acc_r[23]_i_4_n_1
                                                                      r  acc_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.489 r  acc_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.489    acc_r_reg[23]_i_2_n_1
                                                                      r  acc_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.721 r  acc_r_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    17.032    acc_r_reg1[24]
                                                                      r  acc_r[24]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    17.327 r  acc_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000    17.327    acc_r[24]_i_1_n_1
                         FDCE                                         r  acc_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[24]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Setup_fdce_C_D)        0.044    19.136    acc_r_reg[24]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -17.327    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.268ns  (logic 8.533ns (75.724%)  route 2.735ns (24.276%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT5=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     6.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    data_Do_IBUF[16]
                                                                      r  acc_r_reg2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.807 r  acc_r_reg2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.862    acc_r_reg2__0_n_107
                                                                      r  acc_r_reg2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.380 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800    14.180    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.304 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    14.304    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.947 r  acc_r_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    15.576    acc_r_reg[19]_i_3_n_5
                                                                      r  acc_r[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    15.883 r  acc_r[19]_i_4/O
                         net (fo=1, unplaced)         0.000    15.883    acc_r[19]_i_4_n_1
                                                                      r  acc_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.259 r  acc_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    16.259    acc_r_reg[19]_i_2_n_1
                                                                      r  acc_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.515 r  acc_r_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    16.967    acc_r_reg1[22]
                                                                      r  acc_r[22]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    17.268 r  acc_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000    17.268    acc_r[22]_i_1_n_1
                         FDCE                                         r  acc_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[22]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Setup_fdce_C_D)        0.044    19.136    acc_r_reg[22]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -17.268    
  -------------------------------------------------------------------
                         slack                                  1.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 count_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            count_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_r_reg[0]/Q
                         net (fo=3, unplaced)         0.139     0.963    count_r[0]
                                                                      f  count_r[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.061 r  count_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    p_1_in[0]
                         FDCE                                         r  count_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 coefcount_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            coefcount_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  coefcount_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  coefcount_r_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    coefcount_r[2]
                                                                      r  coefcount_r[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  coefcount_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    coefcount_r[2]_i_1_n_1
                         FDCE                                         r  coefcount_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coefcount_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    coefcount_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 coefcount_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            coefcount_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  coefcount_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  coefcount_r_reg[3]/Q
                         net (fo=4, unplaced)         0.141     0.966    coefcount_r[3]
                                                                      r  coefcount_r[3]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.067 r  coefcount_r[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.067    coefcount_r[3]_i_2_n_1
                         FDCE                                         r  coefcount_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coefcount_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    coefcount_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 coefcount_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            coefcount_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  coefcount_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  coefcount_r_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    coefcount_r[0]
                                                                      f  coefcount_r[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  coefcount_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    coefcount_r[0]_i_1_n_1
                         FDCE                                         r  coefcount_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coefcount_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    coefcount_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 account_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            account_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.245ns (60.217%)  route 0.162ns (39.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  account_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  account_r_reg[2]/Q
                         net (fo=35, unplaced)        0.162     0.986    account_r[2]
                                                                      r  account_r[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.084 r  account_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.084    account_r[2]_i_1_n_1
                         FDCE                                         r  account_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  account_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    account_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 account_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            account_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.092%)  route 0.163ns (39.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  account_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  account_r_reg[0]/Q
                         net (fo=37, unplaced)        0.163     0.987    account_r[0]
                                                                      f  account_r[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.085 r  account_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.085    account_r[0]_i_1_n_1
                         FDCE                                         r  account_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  account_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    account_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 account_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            account_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.248ns (60.508%)  route 0.162ns (39.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  account_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  account_r_reg[3]/Q
                         net (fo=34, unplaced)        0.162     0.986    account_r[3]
                                                                      r  account_r[3]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.087 r  account_r[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.087    account_r[3]_i_2_n_1
                         FDCE                                         r  account_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  account_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    account_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 state_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            account_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.248ns (59.348%)  route 0.170ns (40.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  state_r_reg[0]/Q
                         net (fo=75, unplaced)        0.170     0.994    state_r[0]
                                                                      f  account_r[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.095 r  account_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.095    account_r[1]_i_1_n_1
                         FDCE                                         r  account_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  account_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    account_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 state_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            state_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.248ns (59.348%)  route 0.170ns (40.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  state_r_reg[0]/Q
                         net (fo=75, unplaced)        0.170     0.994    state_r[0]
                                                                      r  state_r[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.095 r  state_r[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.095    state_r[3]_i_2_n_1
                         FDCE                                         r  state_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    state_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 state_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            state_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.248ns (58.814%)  route 0.174ns (41.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  state_r_reg[2]/Q
                         net (fo=106, unplaced)       0.174     0.998    state_r[2]
                                                                      r  state_r[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.099 r  state_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.099    state_r[2]_i_1_n_1
                         FDCE                                         r  state_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 8.500 }
Period(ns):         17.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         17.000      14.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         8.500       8.000                acc_r_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.974ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.096ns (39.464%)  route 1.681ns (60.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     7.771    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.895 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.881     8.776    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[0]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[10]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.096ns (39.464%)  route 1.681ns (60.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     7.771    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.895 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.881     8.776    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[10]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[10]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[11]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.096ns (39.464%)  route 1.681ns (60.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     7.771    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.895 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.881     8.776    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[11]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[11]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[12]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.096ns (39.464%)  route 1.681ns (60.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     7.771    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.895 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.881     8.776    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[12]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[12]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[13]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.096ns (39.464%)  route 1.681ns (60.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     7.771    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.895 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.881     8.776    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[13]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[13]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[14]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.096ns (39.464%)  route 1.681ns (60.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     7.771    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.895 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.881     8.776    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[14]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[14]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[15]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.096ns (39.464%)  route 1.681ns (60.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     7.771    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.895 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.881     8.776    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[15]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[15]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[16]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.096ns (39.464%)  route 1.681ns (60.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     7.771    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.895 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.881     8.776    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[16]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[16]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[17]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.096ns (39.464%)  route 1.681ns (60.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     7.771    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.895 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.881     8.776    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[17]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[17]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[18]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.096ns (39.464%)  route 1.681ns (60.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     7.771    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.895 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.881     8.776    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[18]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[18]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  9.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.731%)  route 0.708ns (74.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     6.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     6.538    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     6.583 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.371     6.954    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[10]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.731%)  route 0.708ns (74.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     6.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     6.538    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     6.583 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.371     6.954    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[10]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[11]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.731%)  route 0.708ns (74.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     6.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     6.538    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     6.583 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.371     6.954    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[11]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[12]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.731%)  route 0.708ns (74.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     6.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     6.538    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     6.583 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.371     6.954    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[12]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[13]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.731%)  route 0.708ns (74.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     6.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     6.538    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     6.583 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.371     6.954    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[13]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[14]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.731%)  route 0.708ns (74.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     6.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     6.538    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     6.583 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.371     6.954    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[14]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[15]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.731%)  route 0.708ns (74.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     6.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     6.538    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     6.583 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.371     6.954    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[15]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[16]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.731%)  route 0.708ns (74.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     6.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     6.538    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     6.583 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.371     6.954    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[16]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[17]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.731%)  route 0.708ns (74.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     6.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     6.538    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     6.583 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.371     6.954    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[17]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[18]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.731%)  route 0.708ns (74.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     6.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     6.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     6.538    axis_rst_n_IBUF
                                                                      r  acc_r[31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     6.583 f  acc_r[31]_i_3/O
                         net (fo=123, unplaced)       0.371     6.954    acc_r[31]_i_3_n_1
                         FDCE                                         f  acc_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[18]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  5.974    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[5]
                            (input port)
  Destination:            data_Di[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            6.000ns
  Output Delay:           6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  ss_tdata[5] (IN)
                         net (fo=0)                   0.000     6.000    ss_tdata[5]
                                                                      r  ss_tdata_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  ss_tdata_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    ss_tdata_IBUF[5]
                                                                      r  data_Di_OBUF[5]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     7.921 r  data_Di_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.721    data_Di_OBUF[5]
                                                                      r  data_Di_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.356 r  data_Di_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.356    data_Di[5]
                                                                      r  data_Di[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[6]
                            (input port)
  Destination:            data_Di[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            6.000ns
  Output Delay:           6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  ss_tdata[6] (IN)
                         net (fo=0)                   0.000     6.000    ss_tdata[6]
                                                                      r  ss_tdata_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  ss_tdata_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    ss_tdata_IBUF[6]
                                                                      r  data_Di_OBUF[6]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     7.921 r  data_Di_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.721    data_Di_OBUF[6]
                                                                      r  data_Di_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.356 r  data_Di_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.356    data_Di[6]
                                                                      r  data_Di[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            6.000ns
  Output Delay:           6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     6.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    ss_tdata_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.895 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.695    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.330 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.330    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            6.000ns
  Output Delay:           6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     6.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    ss_tdata_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.895 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.695    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.330 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.330    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            6.000ns
  Output Delay:           6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     6.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    ss_tdata_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.895 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.695    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.330 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.330    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            6.000ns
  Output Delay:           6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     6.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    ss_tdata_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.895 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.695    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.330 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.330    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            6.000ns
  Output Delay:           6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     6.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    ss_tdata_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.895 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.695    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.330 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.330    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            6.000ns
  Output Delay:           6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     6.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    ss_tdata_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.895 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.695    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.330 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.330    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            6.000ns
  Output Delay:           6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     6.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    ss_tdata_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.895 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.695    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.330 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.330    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            6.000ns
  Output Delay:           6.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.000     6.000    
                                                      0.000     6.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     6.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     6.972 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     7.771    ss_tdata_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.695    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.330 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000    11.330    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_r_reg[0]__0/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[0]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[0]__0/Q
                         net (fo=3, unplaced)         0.337     0.498    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_r_reg[10]__0/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[10]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[10]__0/Q
                         net (fo=3, unplaced)         0.337     0.498    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_r_reg[11]__0/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[11]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[11]__0/Q
                         net (fo=3, unplaced)         0.337     0.498    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_r_reg[12]__0/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[12]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[12]__0/Q
                         net (fo=3, unplaced)         0.337     0.498    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_r_reg[13]__0/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[13]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[13]__0/Q
                         net (fo=3, unplaced)         0.337     0.498    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_r_reg[14]__0/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[14]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[14]__0/Q
                         net (fo=3, unplaced)         0.337     0.498    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_r_reg[15]__0/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[15]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[15]__0/Q
                         net (fo=3, unplaced)         0.337     0.498    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_r_reg[16]__0/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[16]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[16]__0/Q
                         net (fo=3, unplaced)         0.337     0.498    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_r_reg[17]__0/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[17]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[17]__0/Q
                         net (fo=3, unplaced)         0.337     0.498    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_r_reg[18]__0/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.312ns (79.562%)  route 0.337ns (20.438%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[18]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[18]__0/Q
                         net (fo=3, unplaced)         0.337     0.498    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.649 r  sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.649    sm_tdata[18]
                                                                      r  sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_r_reg2__0/ACOUT[16]
                            (internal pin)
  Destination:            acc_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.176ns  (logic 6.065ns (74.183%)  route 2.111ns (25.817%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  acc_r_reg2__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    acc_r_reg2__0_n_38
                                                                      r  acc_r_reg2__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     4.618    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  acc_r_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    acc_r_reg[23]_i_3_n_1
                                                                      r  acc_r_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  acc_r_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     6.237    acc_r_reg[27]_i_3_n_5
                                                                      r  acc_r[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.544 r  acc_r[27]_i_4/O
                         net (fo=1, unplaced)         0.000     6.544    acc_r[27]_i_4_n_1
                                                                      r  acc_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.920 r  acc_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.920    acc_r_reg[27]_i_2_n_1
                                                                      r  acc_r_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.251 r  acc_r_reg[31]_i_4/O[3]
                         net (fo=1, unplaced)         0.618     7.869    acc_r_reg1[31]
                                                                      r  acc_r[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     8.176 r  acc_r[31]_i_2/O
                         net (fo=1, unplaced)         0.000     8.176    acc_r[31]_i_2_n_1
                         FDCE                                         r  acc_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[31]/C

Slack:                    inf
  Source:                 acc_r_reg2__0/ACOUT[16]
                            (internal pin)
  Destination:            acc_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.059ns  (logic 5.948ns (73.808%)  route 2.111ns (26.192%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  acc_r_reg2__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    acc_r_reg2__0_n_38
                                                                      r  acc_r_reg2__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     4.618    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.491 r  acc_r_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     6.120    acc_r_reg[23]_i_3_n_5
                                                                      r  acc_r[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.427 r  acc_r[23]_i_4/O
                         net (fo=1, unplaced)         0.000     6.427    acc_r[23]_i_4_n_1
                                                                      r  acc_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.803 r  acc_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.803    acc_r_reg[23]_i_2_n_1
                                                                      r  acc_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.134 r  acc_r_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     7.752    acc_r_reg1[27]
                                                                      r  acc_r[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     8.059 r  acc_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000     8.059    acc_r[27]_i_1_n_1
                         FDCE                                         r  acc_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[27]/C

Slack:                    inf
  Source:                 acc_r_reg2__0/ACOUT[16]
                            (internal pin)
  Destination:            acc_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.929ns  (logic 5.984ns (75.473%)  route 1.945ns (24.527%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  acc_r_reg2__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    acc_r_reg2__0_n_38
                                                                      r  acc_r_reg2__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     4.618    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  acc_r_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    acc_r_reg[23]_i_3_n_1
                                                                      r  acc_r_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  acc_r_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     6.237    acc_r_reg[27]_i_3_n_5
                                                                      r  acc_r[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.544 r  acc_r[27]_i_4/O
                         net (fo=1, unplaced)         0.000     6.544    acc_r[27]_i_4_n_1
                                                                      r  acc_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.920 r  acc_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.920    acc_r_reg[27]_i_2_n_1
                                                                      r  acc_r_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.176 r  acc_r_reg[31]_i_4/O[2]
                         net (fo=1, unplaced)         0.452     7.628    acc_r_reg1[30]
                                                                      r  acc_r[30]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     7.929 r  acc_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000     7.929    acc_r[30]_i_1_n_1
                         FDCE                                         r  acc_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[30]/C

Slack:                    inf
  Source:                 acc_r_reg2__0/ACOUT[16]
                            (internal pin)
  Destination:            acc_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.875ns  (logic 6.070ns (77.082%)  route 1.805ns (22.918%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  acc_r_reg2__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    acc_r_reg2__0_n_38
                                                                      r  acc_r_reg2__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     4.618    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  acc_r_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    acc_r_reg[23]_i_3_n_1
                                                                      r  acc_r_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  acc_r_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     6.237    acc_r_reg[27]_i_3_n_5
                                                                      r  acc_r[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.544 r  acc_r[27]_i_4/O
                         net (fo=1, unplaced)         0.000     6.544    acc_r[27]_i_4_n_1
                                                                      r  acc_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.920 r  acc_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.920    acc_r_reg[27]_i_2_n_1
                                                                      r  acc_r_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.257 r  acc_r_reg[31]_i_4/O[1]
                         net (fo=1, unplaced)         0.312     7.569    acc_r_reg1[29]
                                                                      r  acc_r[29]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.875 r  acc_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000     7.875    acc_r[29]_i_1_n_1
                         FDCE                                         r  acc_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[29]/C

Slack:                    inf
  Source:                 acc_r_reg2__0/ACOUT[16]
                            (internal pin)
  Destination:            acc_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.829ns  (logic 5.727ns (73.154%)  route 2.102ns (26.846%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  acc_r_reg2__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    acc_r_reg2__0_n_38
                                                                      r  acc_r_reg2__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     4.618    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.261 r  acc_r_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     5.890    acc_r_reg[19]_i_3_n_5
                                                                      r  acc_r[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.197 r  acc_r[19]_i_4/O
                         net (fo=1, unplaced)         0.000     6.197    acc_r[19]_i_4_n_1
                                                                      r  acc_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.573 r  acc_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.573    acc_r_reg[19]_i_2_n_1
                                                                      r  acc_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.904 r  acc_r_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     7.522    acc_r_reg1[23]
                                                                      r  acc_r[23]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     7.829 r  acc_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000     7.829    acc_r[23]_i_1_n_1
                         FDCE                                         r  acc_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[23]/C

Slack:                    inf
  Source:                 acc_r_reg2__0/ACOUT[16]
                            (internal pin)
  Destination:            acc_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.812ns  (logic 5.867ns (75.105%)  route 1.945ns (24.895%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  acc_r_reg2__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    acc_r_reg2__0_n_38
                                                                      r  acc_r_reg2__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     4.618    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.491 r  acc_r_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     6.120    acc_r_reg[23]_i_3_n_5
                                                                      r  acc_r[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.427 r  acc_r[23]_i_4/O
                         net (fo=1, unplaced)         0.000     6.427    acc_r[23]_i_4_n_1
                                                                      r  acc_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.803 r  acc_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.803    acc_r_reg[23]_i_2_n_1
                                                                      r  acc_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.059 r  acc_r_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     7.511    acc_r_reg1[26]
                                                                      r  acc_r[26]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     7.812 r  acc_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000     7.812    acc_r[26]_i_1_n_1
                         FDCE                                         r  acc_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[26]/C

Slack:                    inf
  Source:                 acc_r_reg2__0/ACOUT[16]
                            (internal pin)
  Destination:            acc_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.758ns  (logic 5.953ns (76.737%)  route 1.805ns (23.263%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  acc_r_reg2__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    acc_r_reg2__0_n_38
                                                                      r  acc_r_reg2__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     4.618    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.491 r  acc_r_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     6.120    acc_r_reg[23]_i_3_n_5
                                                                      r  acc_r[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.427 r  acc_r[23]_i_4/O
                         net (fo=1, unplaced)         0.000     6.427    acc_r[23]_i_4_n_1
                                                                      r  acc_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.803 r  acc_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.803    acc_r_reg[23]_i_2_n_1
                                                                      r  acc_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.140 r  acc_r_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312     7.452    acc_r_reg1[25]
                                                                      r  acc_r[25]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.758 r  acc_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000     7.758    acc_r[25]_i_1_n_1
                         FDCE                                         r  acc_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[25]/C

Slack:                    inf
  Source:                 acc_r_reg2__0/ACOUT[16]
                            (internal pin)
  Destination:            acc_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.758ns  (logic 5.954ns (76.749%)  route 1.804ns (23.251%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  acc_r_reg2__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    acc_r_reg2__0_n_38
                                                                      r  acc_r_reg2__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     4.618    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  acc_r_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    acc_r_reg[23]_i_3_n_1
                                                                      r  acc_r_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  acc_r_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     6.237    acc_r_reg[27]_i_3_n_5
                                                                      r  acc_r[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.544 r  acc_r[27]_i_4/O
                         net (fo=1, unplaced)         0.000     6.544    acc_r[27]_i_4_n_1
                                                                      r  acc_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.920 r  acc_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.920    acc_r_reg[27]_i_2_n_1
                                                                      r  acc_r_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.152 r  acc_r_reg[31]_i_4/O[0]
                         net (fo=1, unplaced)         0.311     7.463    acc_r_reg1[28]
                                                                      r  acc_r[28]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     7.758 r  acc_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000     7.758    acc_r[28]_i_1_n_1
                         FDCE                                         r  acc_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[28]/C

Slack:                    inf
  Source:                 acc_r_reg2__0/ACOUT[16]
                            (internal pin)
  Destination:            acc_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.641ns  (logic 5.837ns (76.393%)  route 1.804ns (23.607%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  acc_r_reg2__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    acc_r_reg2__0_n_38
                                                                      r  acc_r_reg2__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     4.618    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  acc_r_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    acc_r_reg[19]_i_3_n_1
                                                                      r  acc_r_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.491 r  acc_r_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     6.120    acc_r_reg[23]_i_3_n_5
                                                                      r  acc_r[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.427 r  acc_r[23]_i_4/O
                         net (fo=1, unplaced)         0.000     6.427    acc_r[23]_i_4_n_1
                                                                      r  acc_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.803 r  acc_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.803    acc_r_reg[23]_i_2_n_1
                                                                      r  acc_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.035 r  acc_r_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311     7.346    acc_r_reg1[24]
                                                                      r  acc_r[24]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     7.641 r  acc_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000     7.641    acc_r[24]_i_1_n_1
                         FDCE                                         r  acc_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[24]/C

Slack:                    inf
  Source:                 acc_r_reg2__0/ACOUT[16]
                            (internal pin)
  Destination:            acc_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.582ns  (logic 5.646ns (74.469%)  route 1.936ns (25.531%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  acc_r_reg2__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    acc_r_reg2__0_n_38
                                                                      r  acc_r_reg2__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  acc_r_reg2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    acc_r_reg2__1_n_106
                                                                      r  acc_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  acc_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     4.618    acc_r[19]_i_10_n_1
                                                                      r  acc_r_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.261 r  acc_r_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     5.890    acc_r_reg[19]_i_3_n_5
                                                                      r  acc_r[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.197 r  acc_r[19]_i_4/O
                         net (fo=1, unplaced)         0.000     6.197    acc_r[19]_i_4_n_1
                                                                      r  acc_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.573 r  acc_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.573    acc_r_reg[19]_i_2_n_1
                                                                      r  acc_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.829 r  acc_r_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     7.281    acc_r_reg1[22]
                                                                      r  acc_r[22]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     7.582 r  acc_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000     7.582    acc_r[22]_i_1_n_1
                         FDCE                                         r  acc_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_r_reg[17]__0/G
                            (positive level-sensitive latch)
  Destination:            acc_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.380ns (54.620%)  route 0.337ns (48.470%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[17]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[17]__0/Q
                         net (fo=3, unplaced)         0.206     0.367    sm_tdata_OBUF[17]
                                                                      r  acc_r[19]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.412 r  acc_r[19]_i_6/O
                         net (fo=1, unplaced)         0.000     0.412    acc_r[19]_i_6_n_1
                                                                      r  acc_r_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.478 r  acc_r_reg[19]_i_2/O[1]
                         net (fo=1, unplaced)         0.132     0.609    acc_r_reg1[17]
                                                                      r  acc_r[17]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.108     0.717 r  acc_r[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.717    acc_r[17]_i_1_n_1
                         FDCE                                         r  acc_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[17]/C

Slack:                    inf
  Source:                 acc_r_reg[21]__0/G
                            (positive level-sensitive latch)
  Destination:            acc_r_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.380ns (54.620%)  route 0.337ns (48.470%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[21]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[21]__0/Q
                         net (fo=3, unplaced)         0.206     0.367    sm_tdata_OBUF[21]
                                                                      r  acc_r[23]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.412 r  acc_r[23]_i_6/O
                         net (fo=1, unplaced)         0.000     0.412    acc_r[23]_i_6_n_1
                                                                      r  acc_r_reg[23]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.478 r  acc_r_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.132     0.609    acc_r_reg1[21]
                                                                      r  acc_r[21]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.108     0.717 r  acc_r[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.717    acc_r[21]_i_1_n_1
                         FDCE                                         r  acc_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[21]/C

Slack:                    inf
  Source:                 acc_r_reg[25]__0/G
                            (positive level-sensitive latch)
  Destination:            acc_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.380ns (54.620%)  route 0.337ns (48.470%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[25]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[25]__0/Q
                         net (fo=3, unplaced)         0.206     0.367    sm_tdata_OBUF[25]
                                                                      r  acc_r[27]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.412 r  acc_r[27]_i_6/O
                         net (fo=1, unplaced)         0.000     0.412    acc_r[27]_i_6_n_1
                                                                      r  acc_r_reg[27]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.478 r  acc_r_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.132     0.609    acc_r_reg1[25]
                                                                      r  acc_r[25]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.108     0.717 r  acc_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000     0.717    acc_r[25]_i_1_n_1
                         FDCE                                         r  acc_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[25]/C

Slack:                    inf
  Source:                 acc_r_reg[29]__0/G
                            (positive level-sensitive latch)
  Destination:            acc_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.380ns (54.620%)  route 0.337ns (48.470%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[29]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[29]__0/Q
                         net (fo=3, unplaced)         0.206     0.367    sm_tdata_OBUF[29]
                                                                      r  acc_r[31]_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.412 r  acc_r[31]_i_8/O
                         net (fo=1, unplaced)         0.000     0.412    acc_r[31]_i_8_n_1
                                                                      r  acc_r_reg[31]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.478 r  acc_r_reg[31]_i_4/O[1]
                         net (fo=1, unplaced)         0.132     0.609    acc_r_reg1[29]
                                                                      r  acc_r[29]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.108     0.717 r  acc_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000     0.717    acc_r[29]_i_1_n_1
                         FDCE                                         r  acc_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[29]/C

Slack:                    inf
  Source:                 acc_r_reg[16]__0/G
                            (positive level-sensitive latch)
  Destination:            acc_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.381ns (54.718%)  route 0.337ns (48.369%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[16]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[16]__0/Q
                         net (fo=3, unplaced)         0.206     0.367    sm_tdata_OBUF[16]
                                                                      r  acc_r[19]_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.412 r  acc_r[19]_i_7/O
                         net (fo=1, unplaced)         0.000     0.412    acc_r[19]_i_7_n_1
                                                                      r  acc_r_reg[19]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.482 r  acc_r_reg[19]_i_2/O[0]
                         net (fo=1, unplaced)         0.131     0.613    acc_r_reg1[16]
                                                                      r  acc_r[16]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     0.718 r  acc_r[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    acc_r[16]_i_1_n_1
                         FDCE                                         r  acc_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[16]/C

Slack:                    inf
  Source:                 acc_r_reg[20]__0/G
                            (positive level-sensitive latch)
  Destination:            acc_r_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.381ns (54.718%)  route 0.337ns (48.369%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[20]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[20]__0/Q
                         net (fo=3, unplaced)         0.206     0.367    sm_tdata_OBUF[20]
                                                                      r  acc_r[23]_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.412 r  acc_r[23]_i_7/O
                         net (fo=1, unplaced)         0.000     0.412    acc_r[23]_i_7_n_1
                                                                      r  acc_r_reg[23]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.482 r  acc_r_reg[23]_i_2/O[0]
                         net (fo=1, unplaced)         0.131     0.613    acc_r_reg1[20]
                                                                      r  acc_r[20]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     0.718 r  acc_r[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    acc_r[20]_i_1_n_1
                         FDCE                                         r  acc_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[20]/C

Slack:                    inf
  Source:                 acc_r_reg[24]__0/G
                            (positive level-sensitive latch)
  Destination:            acc_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.381ns (54.718%)  route 0.337ns (48.369%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[24]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[24]__0/Q
                         net (fo=3, unplaced)         0.206     0.367    sm_tdata_OBUF[24]
                                                                      r  acc_r[27]_i_7/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.412 r  acc_r[27]_i_7/O
                         net (fo=1, unplaced)         0.000     0.412    acc_r[27]_i_7_n_1
                                                                      r  acc_r_reg[27]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.482 r  acc_r_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.131     0.613    acc_r_reg1[24]
                                                                      r  acc_r[24]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     0.718 r  acc_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    acc_r[24]_i_1_n_1
                         FDCE                                         r  acc_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[24]/C

Slack:                    inf
  Source:                 acc_r_reg[28]__0/G
                            (positive level-sensitive latch)
  Destination:            acc_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.381ns (54.718%)  route 0.337ns (48.369%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[28]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[28]__0/Q
                         net (fo=3, unplaced)         0.206     0.367    sm_tdata_OBUF[28]
                                                                      r  acc_r[31]_i_9/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.412 r  acc_r[31]_i_9/O
                         net (fo=1, unplaced)         0.000     0.412    acc_r[31]_i_9_n_1
                                                                      r  acc_r_reg[31]_i_4/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.482 r  acc_r_reg[31]_i_4/O[0]
                         net (fo=1, unplaced)         0.131     0.613    acc_r_reg1[28]
                                                                      r  acc_r[28]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     0.718 r  acc_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    acc_r[28]_i_1_n_1
                         FDCE                                         r  acc_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[28]/C

Slack:                    inf
  Source:                 acc_r_reg[13]__0/G
                            (positive level-sensitive latch)
  Destination:            acc_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.380ns (53.645%)  route 0.270ns (38.143%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[13]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[13]__0/Q
                         net (fo=3, unplaced)         0.139     0.300    sm_tdata_OBUF[13]
                                                                      r  acc_r[15]_i_5/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.345 r  acc_r[15]_i_5/O
                         net (fo=1, unplaced)         0.000     0.345    acc_r[15]_i_5_n_1
                                                                      r  acc_r_reg[15]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.411 r  acc_r_reg[15]_i_2/O[1]
                         net (fo=1, unplaced)         0.132     0.542    acc_r_reg1[13]
                                                                      r  acc_r[13]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.108     0.650 r  acc_r[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.650    acc_r[13]_i_1_n_1
                         FDCE                                         r  acc_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[13]/C

Slack:                    inf
  Source:                 acc_r_reg[1]__0/G
                            (positive level-sensitive latch)
  Destination:            acc_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.380ns (53.645%)  route 0.270ns (38.143%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  acc_r_reg[1]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  acc_r_reg[1]__0/Q
                         net (fo=3, unplaced)         0.139     0.300    sm_tdata_OBUF[1]
                                                                      r  acc_r[3]_i_5/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.345 r  acc_r[3]_i_5/O
                         net (fo=1, unplaced)         0.000     0.345    acc_r[3]_i_5_n_1
                                                                      r  acc_r_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.411 r  acc_r_reg[3]_i_2/O[1]
                         net (fo=1, unplaced)         0.132     0.542    acc_r_reg1[1]
                                                                      r  acc_r[1]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.108     0.650 r  acc_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.650    acc_r[1]_i_1_n_1
                         FDCE                                         r  acc_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=123, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[1]/C





