5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd initial1.vcd -o initial1.cdd -v initial1.v
3 0 main main initial1.v 1 18
2 1 6 50008 1 0 20004 0 0 1 1 0
2 2 6 10001 0 1 400 0 0 a
2 3 6 10008 1 37 1006 1 2
2 4 7 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 7 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 6 7 10003 2 2c 2000a 4 5 32 0 aa aa aa aa aa aa aa aa
2 7 8 50008 1 0 20008 0 0 1 1 1
2 8 8 10001 0 1 400 0 0 a
2 9 8 10008 1 37 a 7 8
1 a 0 3 30004 1 16 102
4 9 0 0
4 6 9 0
4 3 6 6
