:=:=:=>README
Es gibt ein Sheet pro Signal-Source;;;;;
;;;;;
;;;;;
;;color legend;;;
;;FE;bright green;;
;;MM;sky blue;;
;;RC;light orange;;
;;CPU;yellow;;
;;DI;pink;;
;;DP;teal;;
;;others;grey 25%;;
;;not defined;light turquoise;;
;;-error-;red;;
:=:=:=>CONN_TOP_IO
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::out;::in;::descr;::descr1
#;;Bundle Name;Class;Clk Domain;Data Type;High;Low;;Signal Name;Outputs (Driver);Inputs;Description;Functional Direction
#;;;;;;;;;;;;;
;;;;;;;;;;;;;
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_10;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_11;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_12;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_13;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_14;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_15;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_0;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_1;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_2;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_3;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_4;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_5;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_6;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_7;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;;Data;varclk;std_ulogic_vector;15;0;;dbo_i;;"i_padframe,
i_pads_ws(9:0)=(9:0)";padin;
;;;Data;varclk;std_ulogic_vector;15;0;;dbo_i;;i_pads_en(15:10)=(15:10);padin;
;;;Data;varclk;std_ulogic_vector;15;0;;dbo_o;i_padframe;;padout;
#;;;Data;varclk;std_ulogic_vector;15;0;;dbo_o;"i_padframe,
i_pads_ws(9:0)=(9:0)";;padout;
#;;;;varclk;std_ulogic_vector;15;0;;dbo_o;i_pads_en(15:10)=(15:10);;padout;
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_8;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;dbo_9;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;;;;;;;;;;;;
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_10;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_11;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_12;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_13;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_14;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_15;"dut,
i_padframe,
i_pads_en";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_0;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_1;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_2;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_3;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_4;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_5;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_6;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_7;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;;Data;varclk;std_ulogic_vector;15;0;;db2o_i;;"i_padframe,
i_pads_ws(9:0)=(9:0)";padin;
;;;Data;varclk;std_ulogic_vector;15;0;;db2o_i;;i_pads_en(15:10)=(15:10);padin;
#;;;Data;varclk;std_ulogic_vector;15;0;;db2o_o;i_padframe;;padout;
;;;Data;varclk;std_ulogic_vector;15;0;;db2o_o;"i_padframe,
i_pads_ws(9:0)=(9:0)";;padout;
;;;;varclk;std_ulogic_vector;15;0;;db2o_o;i_pads_en(15:10)=(15:10);;padout;
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_8;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
;;D_OUT;data;pclk1;std_ulogic;;;IO;db2o_9;"dut,
i_padframe,
i_pads_ws";;Flat Panel;out
:=:=:=>CONN_IOC
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::out;::in;::descr
#;;Bundle Name;Class;Clk Domain;Data Type;High;Low;;Signal Name;Outputs (Driver);Inputs;Description
;;;;;;;;;;;;
#;iocell -- pad connections;;;;;;;;;;;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;$1;;ioc_$1/pad;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;res_f81_n;;ioc_$1/res_n;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;scan_en_i;;ioc_$1/scan_en_i;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;%LOW%;;ioc_$1/scan_i;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;%OPEN%;ioc_$1/scan_o;;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;tck_i;;ioc_$1/tck_i;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;shiftdr_i;;ioc_$1/shiftdr_i;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;clockdr_i;;ioc_$1/clockdr_i;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;updatedr_i;;ioc_$1/updatedr_i;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;s_in_$1;;ioc_$1/serial_input_i;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;mode_1_i;;ioc_$1/mode_1_i;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;mode_2_i;;ioc_$1/mode_2_i;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;mode_3_i;;ioc_$1/mode_3_i;
;/pad_(.*)::iocell=(\w+)/;;Data;async;std_ulogic;;;;s_out_$1;ioc_$1/serial_output_o;;
;/pad_([^_]+)::iocell=(\w+)/;;Data;async;std_ulogic;;;;$1_o;ioc_$1/di;;
;/pad_(\w+_n)::iocell=(\w+)/;;Data;async;std_ulogic;;;;$1_o;ioc_$1/di;;
;/pad_(.*)_(\d+)::iocell=(\w+)/;;Data;async;std_ulogic_vector;;;;$1_o;ioc_$1_$2/di=($2);;
;;;;;;;;;;;;
;;;;;std_logic;;;;%OPEN%;;;
:=:=:=>HIER
::ign;::gen;::variants;::parent;::inst;::entity;::use;::arch;::config;::comment
;;Default;testbench;dut;pad_tb;;struct;pad_tb_struct_conf;
;;Default;dut;i_padframe;padframe;;struct;padframe_struct_conf;
;;Default;i_padframe;i_pads_nw;pads_nordwest;work.vst_5lm_io_components;struct;pads_nordwest_struct_conf;
;;Default;i_padframe;i_pads_ne;pads_nordeast;work.vst_5lm_io_components;struct;pads_nordeast_struct_conf;
;;Default;i_padframe;i_pads_en;pads_eastnord;work.vst_5lm_io_components;struct;pads_eastnord_struct_conf;
;;Default;i_padframe;i_pads_es;pads_eastsouth;work.vst_5lm_io_components;struct;pads_eastsouth_struct_conf;
#;;Default;i_padframe;i_pads_wn;pads_westnord;work.vst_5lm_io_components;struct;pads_westnord_struct_conf;
;;Default;i_padframe;i_pads_ws;pads_westsouth;work.vst_5lm_io_components;struct;pads_westsouth_struct_conf;
;;Default;i_padframe;i_pads_sw;pads_southwest;work.vst_5lm_io_components;struct;pads_southwest_struct_conf;
;;Default;i_padframe;i_pads_se;pads_southeast;work.vst_5lm_io_components;struct;pads_southeast_struct_conf;
;;;;;;;;;
;;;;;;;;;
;$i(1..58),/ioc_(.*)::pad=($i)/;Default;i_pads_es;ioc_$1;ioc;work.vst_5lm_io_components;;;
;$i(1..58),/pad_(.*)::pad=($i)::::iocell=/;Default;i_pads_es;pad_$1;;;;;
;$i(59..116),/ioc_(.*)::pad=($i)/;Default;i_pads_en;ioc_$1;ioc;work.vst_5lm_io_components;;;
;$i(59..116),/pad_(.*)::pad=($i)::::iocell=/;Default;i_pads_en;pad_$1;;;;;
;$i(117..179),/ioc_(.*)::pad=($i)/;Default;i_pads_ne;ioc_$1;ioc;work.vst_5lm_io_components;;;
;$i(117..179),/pad_(.*)::pad=($i)::::iocell=/;Default;i_pads_ne;pad_$1;;;;;
;$i(180..234),/ioc_(.*)::pad=($i)/;Default;i_pads_nw;ioc_$1;ioc;work.vst_5lm_io_components;;;
;$i(180..234),/pad_(.*)::pad=($i)::::iocell=/;Default;i_pads_nw;pad_$1;;;;;
#;$i(235..293),/ioc_(.*)::pad=($i)/;Default;i_pads_wn;ioc_$1;ioc;work.vst_5lm_io_components;;;
#;$i(235..293),/pad_(.*)::pad=($i)::::iocell=/;Default;i_pads_wn;pad_$1;;;;;
;$i(294..351),/ioc_(.*)::pad=($i)/;Default;i_pads_ws;ioc_$1;ioc;work.vst_5lm_io_components;;;
;$i(294..351),/pad_(.*)::pad=($i)::::iocell=/;Default;i_pads_ws;pad_$1;;;;;
;$i(352..408),/ioc_(.*)::pad=($i)/;Default;i_pads_sw;ioc_$1;ioc;work.vst_5lm_io_components;;;
;$i(352..408),/pad_(.*)::pad=($i)::::iocell=/;Default;i_pads_sw;pad_$1;;;;;
;$i(409..468),/ioc_(.*)::pad=($i)/;Default;i_pads_se;ioc_$1;ioc;work.vst_5lm_io_components;;;
;$i(409..468),/pad_(.*)::pad=($i)::::iocell=/;Default;i_pads_se;pad_$1;;;;;
;;;;;;;;;
;,/pad_(.*)/;;;pad_$1;;%NCD%;;%NO_CONFIG%;
:=:=:=>IO
::ign;::class;::ispin;::pin;::pad;::type;::iocell;::name;::port;::muxopt;::muxopt;::muxopt;::muxopt;::muxopt;::muxopt;::muxopt;;;;;;;
#;;;;;;;Pad Multiplex Option;;OPT 0;POR;OPT 2;OPT 3;OPT 4;Test Mode;Scan Mode;;;;;;;
#;;;;;;;Input Digital ITU656/601;;16-bit;;;;;;;;;;;;;
#;;;;;;;Input Digital RGB 24-bit;;;yes;;;;;;;;;;;;
#;;;;;;;Input Analog RGB 1/2;;yes;yes;;;;;;;;;;;;
#;;;;;;;Input Digital OSD;;12-bit;;;;;;;;;;;;;
#;;;;;;;Output Digital RGB;;24-bit;2 x 18-bit;;;;;;;;;;;;
#;;;;;;;GPIO;;26;;;;;;;;;;;;;
;%SEL%;;;;;;;mux_sel_p;default;pmux_sel_por;;;;;;;;;;;;
#;;;;;;;;;;;;;;;;;;;;;;
;RGBO;1;1;59;WC3B20U;ioc;dbo_10;"do,
clk,
en,
iddq,
bypass";"dbo_i(10),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;2;60;WC3B20U;ioc;dbo_11;"do,
clk,
en,
iddq,
bypass";"dbo_i(11),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;3;61;WC3B20U;ioc;dbo_12;"do,
clk,
en,
iddq,
bypass";"dbo_i(12),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;4;62;WC3B20U;ioc;dbo_13;"do,
clk,
en,
iddq,
bypass";"dbo_i(13),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;5;63;WC3B20U;ioc;dbo_14;"do,
clk,
en,
iddq,
bypass";"dbo_i(14),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;6;64;WC3B20U;ioc;dbo_15;"do,
clk,
en,
iddq,
bypass";"dbo_i(15),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;7;320;WC3B20U;ioc;dbo_0;"do,
clk,
en,
iddq,
bypass";"dbo_i(0),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;8;321;WC3B20U;ioc;dbo_1;"do,
clk,
en,
iddq,
bypass";"dbo_i(1),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;9;322;WC3B20U;ioc;dbo_2;"do,
clk,
en,
iddq,
bypass";"dbo_i(2),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;10;323;WC3B20U;ioc;dbo_3;"do,
clk,
en,
iddq,
bypass";"dbo_i(3),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;11;324;WC3B20U;ioc;dbo_4;"do,
clk,
en,
iddq,
bypass";"dbo_i(4),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;12;325;WC3B20U;ioc;dbo_5;"do,
clk,
en,
iddq,
bypass";"dbo_i(5),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;13;326;WC3B20U;ioc;dbo_6;"do,
clk,
en,
iddq,
bypass";"dbo_i(6),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;14;327;WC3B20U;ioc;dbo_7;"do,
clk,
en,
iddq,
bypass";"dbo_i(7),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;15;346;WC3B20U;ioc;dbo_8;"do,
clk,
en,
iddq,
bypass";"dbo_i(8),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;16;347;WC3B20U;ioc;dbo_9;"do,
clk,
en,
iddq,
bypass";"dbo_i(9),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;
;RGBO;1;1;59;WC3B20U;ioc;db2o_10;"do,
clk,
en,
iddq,
bypass";"db2o_i(10),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;2;60;WC3B20U;ioc;db2o_11;"do,
clk,
en,
iddq,
bypass";"db2o_i(11),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;3;61;WC3B20U;ioc;db2o_12;"do,
clk,
en,
iddq,
bypass";"db2o_i(12),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;4;62;WC3B20U;ioc;db2o_13;"do,
clk,
en,
iddq,
bypass";"db2o_i(13),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;5;63;WC3B20U;ioc;db2o_14;"do,
clk,
en,
iddq,
bypass";"db2o_i(14),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;6;64;WC3B20U;ioc;db2o_15;"do,
clk,
en,
iddq,
bypass";"db2o_i(15),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;7;320;WC3B20U;ioc;db2o_0;"do,
clk,
en,
iddq,
bypass";"db2o_i(0),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;8;321;WC3B20U;ioc;db2o_1;"do,
clk,
en,
iddq,
bypass";"db2o_i(1),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;9;322;WC3B20U;ioc;db2o_2;"do,
clk,
en,
iddq,
bypass";"db2o_i(2),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;10;323;WC3B20U;ioc;db2o_3;"do,
clk,
en,
iddq,
bypass";"db2o_i(3),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;11;324;WC3B20U;ioc;db2o_4;"do,
clk,
en,
iddq,
bypass";"db2o_i(4),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;12;325;WC3B20U;ioc;db2o_5;"do,
clk,
en,
iddq,
bypass";"db2o_i(5),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;13;326;WC3B20U;ioc;db2o_6;"do,
clk,
en,
iddq,
bypass";"db2o_i(6),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;14;327;WC3B20U;ioc;db2o_7;"do,
clk,
en,
iddq,
bypass";"db2o_i(7),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;15;346;WC3B20U;ioc;db2o_8;"do,
clk,
en,
iddq,
bypass";"db2o_i(8),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;16;347;WC3B20U;ioc;db2o_9;"do,
clk,
en,
iddq,
bypass";"db2o_i(9),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
# Testing iom_sstl, di woth vaiable width ...;;;;;;;;;;;;;;;;;;;;;;
;SSTL;1;1;1;S25B10C1J;iom_sstl;ramd_12;"di,
do,
clk,
oe,
pd,
bypass,
enq,
tenq";"ramd_o(12),
ramd_i(12),
ramclkin_o,
ramd_oe_i,
ramd_pd_i,
ramd_byp_i,
ramd_enq_i,
ramd_tenq_i";",
%HIGH%,
clkf81,
%LOW%,
%HIGH%";;;;;;;;;;;;
:=:=:=>NOT_IO
::ign;::class;::ispin;::pin;::pad;::type;::iocell;::name;::port;::muxopt;::muxopt;::muxopt;::muxopt;::muxopt;::muxopt;::muxopt;;;;;;;
#;;;;;;;Pad Multiplex Option;;OPT 0;POR;OPT 2;OPT 3;OPT 4;Test Mode;Scan Mode;;;;;;;
#;;;;;;;Input Digital ITU656/601;;16-bit;;;;;;;;;;;;;
#;;;;;;;Input Digital RGB 24-bit;;;yes;;;;;;;;;;;;
#;;;;;;;Input Analog RGB 1/2;;yes;yes;;;;;;;;;;;;
#;;;;;;;Input Digital OSD;;12-bit;;;;;;;;;;;;;
#;;;;;;;Output Digital RGB;;24-bit;2 x 18-bit;;;;;;;;;;;;
#;;;;;;;GPIO;;26;;;;;;;;;;;;;
;%SEL%;;;;;;;mux_sel_p;default;pmux_sel_por;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;
;SSTL;1;1;1;WC3B20Ui;ioc_sstl;ramd_12;"do,
clk,
en,
iddq,
bypass";"ramd_i(12),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;2;2;WC3B20Ui;ioc_sstl;ramd_13;"do,
clk,
en,
iddq,
bypass";"ramd_i(13),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;3;3;WC3B20Ui;ioc_sstl;ramd_14;"do,
clk,
en,
iddq,
bypass";"ramd_i(14),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;4;4;WC3B20Ui;ioc_sstl;ramd_15;"do,
clk,
en,
iddq,
bypass";"ramd_i(15),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;0;4;5;WVVSS;;vssp;;;;;;;;;;;;;;;
#;S;0;4;25;WVVDD;;vddsd;;;;;;;;;;;;;;;
;SSTL;1;5;7;WC3B20Ui;ioc_sstl;ramd_24;"do,
clk,
en,
iddq,
bypass";"ramd_i(24),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;6;8;WC3B20Ui;ioc_sstl;ramd_25;"do,
clk,
en,
iddq,
bypass";"ramd_i(25),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;7;9;WC3B20Ui;ioc_sstl;ramd_26;"do,
clk,
en,
iddq,
bypass";"ramd_i(26),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;8;10;WC3B20Ui;ioc_sstl;ramd_27;"do,
clk,
en,
iddq,
bypass";"ramd_i(27),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;0;8;11;WVVSS;;vssp;;;;;;;;;;;;;;;
#;S;0;8;25;WVVDD;;vddsd;;;;;;;;;;;;;;;
;SSTL;1;9;13;WC3B20Ui;ioc_sstl;ramd_28;"do,
clk,
en,
iddq,
bypass";"ramd_i(28),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;10;14;WC3B20Ui;ioc_sstl;ramd_29;"do,
clk,
en,
iddq,
bypass";"ramd_i(29),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;11;15;WC3B20Ui;ioc_sstl;ramd_30;"do,
clk,
en,
iddq,
bypass";"ramd_i(30),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;12;16;WC3B20Ui;ioc_sstl;ramd_31;"do,
clk,
en,
iddq,
bypass";"ramd_i(31),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;0;12;11;WVVSS;;vssp;;;;;;;;;;;;;;;
#;S;0;12;25;WVVDD;;vddsd;;;;;;;;;;;;;;;
;SSTL;1;13;19;WC3B20U;;ramcke;"do,
di,
pad,
en,
iddq";"ramcke_i,
%OPEN%,
ramcke,
%HIGH%,
%HIGH%";;;;;;;;;;;;;
;SSTL;1;14;20;WC3B20U;;ramclk;"do,
di,
pad,
en,
iddq";"ramclk_i,
%OPEN%,
ramclk,
%HIGH%,
%HIGH%";;;;;;;;;;;;;
;SSTL;1;15;21;WC3B20U;;ramclk_n;"do,
di,
pad,
en,
iddq";"ramclk_n_i,
%OPEN%,
ramclk_n,
%HIGH%,
%HIGH%";;;;;;;;;;;;;
;SSTL;1;16;22;WC3B20U;;ramclkin;"do,
di,
pad,
en,
iddq";"%LOW%,
ramclkin_o,
ramclkin,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;SSTL;1;17;23;WC3B20U;ioc_sstl;ramdqs0;"do,
clk,
en,
iddq,
bypass";"ramdqs0_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramdqs0_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;0;17;24;WVVSS;;vssp;;;;;;;;;;;;;;;
#;S;0;17;25;WVVDD;;vddsd;;;;;;;;;;;;;;;
;SSTL;1;18;26;WC3B20U;ioc_sstl;ramdqs1;"do,
clk,
en,
iddq,
bypass";"ramdqs1_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramdqs1_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;2;20;27;WC3B20U;ioc_sstl;ramdqs2;"do,
clk,
en,
iddq,
bypass";"ramdqs2_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramdqs2_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;3;23;28;WC3B20U;ioc_sstl;ramdqs3;"do,
clk,
en,
iddq,
bypass";"ramdqs3_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramdqs3_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;24;29;WC3B20U;ioc_sstl;ramwe_n;"do,
clk,
en,
iddq,
bypass";"ramwe_n_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramwe_n_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;0;24;30;WVVSS;;vssp;;;;;;;;;;;;;;;
#;S;0;24;31;WVVDD;;vddsd;;;;;;;;;;;;;;;
;SSTL;1;25;32;WC3B20U;ioc_sstl;ramcas_n;"do,
clk,
en,
iddq,
bypass";"ramcas_n_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramcas_n_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;26;33;WC3B20U;ioc_sstl;ramras_n;"do,
clk,
en,
iddq,
bypass";"ramras_n_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramras_n_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;27;34;WC3B20U;ioc_sstl;ramcs_n;"do,
clk,
en,
iddq,
bypass";"ramcs_n_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramcs_n_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;28;35;WC3B20U;ioc_sstl;ramba0;"do,
clk,
en,
iddq,
bypass";"ramba0_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramba0_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;0;28;36;WVVSS;;vssp;;;;;;;;;;;;;;;
#;S;0;28;37;WVVDD;;vddsd;;;;;;;;;;;;;;;
;SSTL;1;29;38;WC3B20U;ioc_sstl;ramba1;"do,
clk,
en,
iddq,
bypass";"ramba1_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramba1_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;30;39;WC3B20U;ioc_sstl;ramdqm0;"do,
clk,
en,
iddq,
bypass";"ramdqm0_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramdqm0_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;31;40;WC3B20U;ioc_sstl;ramdqm1;"do,
clk,
en,
iddq,
bypass";"ramdqm1_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramdqm1_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;32;41;WC3B20U;ioc_sstl;ramdqm2;"do,
clk,
en,
iddq,
bypass";"ramdqm2_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramdqm2_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;33;42;WC3B20U;ioc_sstl;ramdqm3;"do,
clk,
en,
iddq,
bypass";"ramdqm3_i,
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"ramdqm3_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;0;33;43;WVVSS;;vddd;;;;;;;;;;;;;;;
#;S;0;33;44;WVVDD;;vssd;;;;;;;;;;;;;;;
#;;;33;45;;;;;;;;;;;;;;;;;;
#;;;33;46;;;;;;;;;;;;;;;;;;
#;;;33;47;;;;;;;;;;;;;;;;;;
#;;;33;48;;;;;;;;;;;;;;;;;;
#;;;33;49;;;;;;;;;;;;;;;;;;
;NVM;1;34;50;WC3B20Ui;ioc;nvm_11;"do,
clk,
en,
iddq,
bypass";"nvm_i(11),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;35;51;WC3B20Ui;ioc;nvm_12;"do,
clk,
en,
iddq,
bypass";"nvm_i(12),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;36;52;WC3B20Ui;ioc;nvm_13;"do,
clk,
en,
iddq,
bypass";"nvm_i(13),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;37;53;WC3B20Ui;ioc;nvm_14;"do,
clk,
en,
iddq,
bypass";"nvm_i(14),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;38;54;WC3B20Ui;ioc;nvm_15;"do,
clk,
en,
iddq,
bypass";"nvm_i(15),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;;;38;55;;;;;;;;;;;;;;;;;;
#;;;38;56;;;;;;;;;;;;;;;;;;
#;S;;38;57;;;vssp;;;;;;;;;;;;;;;
#;S;;38;58;;;vddp;;;;;;;;;;;;;;;
;RGBO;1;39;59;WC3B20U;ioc;dbo_10;"do,
clk,
en,
iddq,
bypass";"dbo_i(10),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;40;60;WC3B20U;ioc;dbo_11;"do,
clk,
en,
iddq,
bypass";"dbo_i(11),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;41;61;WC3B20U;ioc;dbo_12;"do,
clk,
en,
iddq,
bypass";"dbo_i(12),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;42;62;WC3B20U;ioc;dbo_13;"do,
clk,
en,
iddq,
bypass";"dbo_i(13),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;43;63;WC3B20U;ioc;dbo_14;"do,
clk,
en,
iddq,
bypass";"dbo_i(14),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;44;64;WC3B20U;ioc;dbo_15;"do,
clk,
en,
iddq,
bypass";"dbo_i(15),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;45;65;WC3B20U;ioc;dro_10;"do,
clk,
en,
iddq,
bypass";"dro_i(10),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;46;66;WC3B20U;ioc;dro_11;"do,
clk,
en,
iddq,
bypass";"dro_i(11),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;47;67;WC3B20U;ioc;dro_12;"do,
clk,
en,
iddq,
bypass";"dro_i(12),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;47;68;;;vssp;;;;;;;;;;;;;;;
#;S;;47;69;;;vddp;;;;;;;;;;;;;;;
;RGBO;1;48;70;WC3B20U;ioc;dro_13;"do,
clk,
en,
iddq,
bypass";"dro_i(13),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;49;71;WC3B20U;ioc;dro_14;"do,
clk,
en,
iddq,
bypass";"dro_i(14),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;50;72;WC3B20U;ioc;dro_15;"do,
clk,
en,
iddq,
bypass";"dro_i(15),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;51;73;WC3B20U;ioc;dgo_10;"do,
clk,
en,
iddq,
bypass";"dgo_i(10),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;52;74;WC3B20U;ioc;dgo_11;"do,
clk,
en,
iddq,
bypass";"dgo_i(11),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;53;75;WC3B20U;ioc;dgo_12;"do,
clk,
en,
iddq,
bypass";"dgo_i(12),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;54;76;WC3B20U;ioc;dgo_13;"do,
clk,
en,
iddq,
bypass";"dgo_i(13),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;55;77;WC3B20U;ioc;dgo_14;"do,
clk,
en,
iddq,
bypass";"dgo_i(14),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;56;78;WC3B20U;ioc;dgo_15;"do,
clk,
en,
iddq,
bypass";"dgo_i(15),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;56;79;;;vssp;;;;;;;;;;;;;;;
#;S;;56;80;;;vddp;;;;;;;;;;;;;;;
;NVM;1;57;81;WC3B20Ui;ioc;nvm_16;"do,
clk,
en,
iddq,
bypass";"nvm_i(16),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;58;82;WC3B20Ui;ioc;nvm_17;"do,
clk,
en,
iddq,
bypass";"nvm_i(17),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;59;83;WC3B20Ui;ioc;nvm_18;"do,
clk,
en,
iddq,
bypass";"nvm_i(18),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;0;59;84;WVVSS;;vddd;;;;;;;;;;;;;;;
#;S;0;59;85;WVVDD;;vssd;;;;;;;;;;;;;;;
;NVM;1;60;86;WC3B20Ui;ioc;nvm_19;"do,
clk,
en,
iddq,
bypass";"nvm_i(19),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;61;87;WC3B20Ui;ioc;nvm_20;"do,
clk,
en,
iddq,
bypass";"nvm_i(20),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;62;88;WC3B20Ui;ioc;nvm_21;"do,
clk,
en,
iddq,
bypass";"nvm_i(21),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;63;89;WC3B20Ui;ioc;nvm_22;"do,
clk,
en,
iddq,
bypass";"nvm_i(22),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;63;90;;;vssp;;;;;;;;;;;;;;;
#;S;;63;91;;;vddp;;;;;;;;;;;;;;;
;NVM;1;64;92;WC3B20Ui;ioc;nvmoe;"do,
clk,
en,
iddq,
bypass";"nvmoe_i,
clkf81,
nvm_sio_i,
nvm_iddq_i";"nvmoe_i,
clkf81,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;65;93;WC3B20Ui;ioc;nvmwe;"do,
clk,
en,
iddq,
bypass";"nvmwe_i,
clkf81,
nvm_sio_i,
nvm_iddq_i";"nvmwe_i,
clkf81,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;66;94;WC3B20Ui;ioc;nvmale;"do,
clk,
en,
iddq,
bypass";"nvmale_i,
clkf81,
nvm_sio_i,
nvm_iddq_i";"nvmale_i,
clkf81,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;67;95;WC3B20Ui;ioc;nvm_0;"do,
clk,
en,
iddq,
bypass";"nvm_i(0),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;68;96;WC3B20Ui;ioc;nvm_1;"do,
clk,
en,
iddq,
bypass";"nvm_i(1),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;69;97;WC3B20Ui;ioc;nvm_2;"do,
clk,
en,
iddq,
bypass";"nvm_i(2),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;70;98;WC3B20Ui;ioc;nvm_3;"do,
clk,
en,
iddq,
bypass";"nvm_i(3),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;70;99;;;vssp;;;;;;;;;;;;;;;
#;S;;70;100;;;vddp;;;;;;;;;;;;;;;
;NVM;1;71;101;WC3B20Ui;ioc;nvm_4;"do,
clk,
en,
iddq,
bypass";"nvm_i(4),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;2;73;102;WC3B20Ui;ioc;nvm_5;"do,
clk,
en,
iddq,
bypass";"nvm_i(5),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;3;76;103;WC3B20Ui;ioc;nvm_6;"do,
clk,
en,
iddq,
bypass";"nvm_i(6),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;4;80;104;WC3B20Ui;ioc;nvm_7;"do,
clk,
en,
iddq,
bypass";"nvm_i(7),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;81;105;WC3B20Ui;ioc;nvm_8;"do,
clk,
en,
iddq,
bypass";"nvm_i(8),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;82;106;WC3B20Ui;ioc;nvm_9;"do,
clk,
en,
iddq,
bypass";"nvm_i(9),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;NVM;1;83;107;WC3B20Ui;ioc;nvm_10;"do,
clk,
en,
iddq,
bypass";"nvm_i(10),
clkf81,
nvm_sio_i,
nvm_iddq_i,
nvm_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;;;83;108;;;;;;;;;;;;;;;;;;
#;;;83;109;;;;;;;;;;;;;;;;;;
#;;;83;110;;;;;;;;;;;;;;;;;;
#;;;83;111;;;;;;;;;;;;;;;;;;
#;;;83;112;;;;;;;;;;;;;;;;;;
;RGBO;1;84;113;WC3B20U;;varclk;"do,
di,
pad,
en,
iddq";"varclk_i,
%OPEN%,
varclk,
%HIGH%,
%HIGH%";;;;;;;;;;;;;
#;;;84;114;;;;;;;;;;;;;;;;;;
;RGBI;1;85;115;WC3B20Ui;ioc;rgbh;"do,
clk,
en,
iddq,
bypass";"rgbh_i,
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_byp_i";"rgbh_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;86;116;WC3B20Ui;ioc;rgbv;"do,
clk,
en,
iddq,
bypass";"rgbv_i,
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_byp_i";"rgbv_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;87;117;WC3B20Ui;ioc;dbi_0;"do,
clk,
en,
iddq,
bypass";"dbi_i(0),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;88;118;WC3B20Ui;ioc;dbi_1;"do,
clk,
en,
iddq,
bypass";"dbi_i(1),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;89;119;WC3B20Ui;ioc;dbi_2;"do,
clk,
en,
iddq,
bypass";"dbi_i(2),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;90;120;WC3B20Ui;ioc;dbi_3;"do,
clk,
en,
iddq,
bypass";"dbi_i(3),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;91;121;WC3B20U;;rgbclkin;"do,
di,
pad,
en,
iddq";"%LOW%,
rgbclkin_o,
rgbclkin,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;RGBI;1;92;122;WC3B20Ui;ioc;dri_0;"do,
clk,
en,
iddq,
bypass";"dri_i(0),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;93;123;WC3B20Ui;ioc;dri_1;"do,
clk,
en,
iddq,
bypass";"dri_i(1),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;94;124;WC3B20Ui;ioc;dri_2;"do,
clk,
en,
iddq,
bypass";"dri_i(2),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;95;125;WC3B20Ui;ioc;dri_3;"do,
clk,
en,
iddq,
bypass";"dri_i(3),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;95;126;;;vssp;;;;;;;;;;;;;;;
#;S;;95;127;;;vddp;;;;;;;;;;;;;;;
;RGBI;1;96;128;WC3B20Ui;ioc;dri_4;"do,
clk,
en,
iddq,
bypass";"dri_i(4),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;97;129;WC3B20Ui;ioc;dri_5;"do,
clk,
en,
iddq,
bypass";"dri_i(5),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;98;130;WC3B20Ui;ioc;dri_6;"do,
clk,
en,
iddq,
bypass";"dri_i(6),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;99;131;WC3B20Ui;ioc;dri_7;"do,
clk,
en,
iddq,
bypass";"dri_i(7),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;100;132;WC3B20Ui;ioc;dbi_4;"do,
clk,
en,
iddq,
bypass";"dbi_i(4),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;101;133;WC3B20Ui;ioc;dbi_5;"do,
clk,
en,
iddq,
bypass";"dbi_i(5),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;102;134;WC3B20Ui;ioc;dbi_6;"do,
clk,
en,
iddq,
bypass";"dbi_i(6),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;103;135;WC3B20Ui;ioc;dbi_7;"do,
clk,
en,
iddq,
bypass";"dbi_i(7),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;104;136;WC3B20Ui;ioc;dgi_0;"do,
clk,
en,
iddq,
bypass";"dgi_i(0),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;105;137;WC3B20Ui;ioc;dgi_1;"do,
clk,
en,
iddq,
bypass";"dgi_i(1),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;106;138;WC3B20Ui;ioc;dgi_2;"do,
clk,
en,
iddq,
bypass";"dgi_i(2),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;107;139;WC3B20Ui;ioc;dgi_3;"do,
clk,
en,
iddq,
bypass";"dgi_i(3),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;108;140;WC3B20Ui;ioc;dgi_4;"do,
clk,
en,
iddq,
bypass";"dgi_i(4),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;109;141;WC3B20Ui;ioc;dgi_5;"do,
clk,
en,
iddq,
bypass";"dgi_i(5),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;110;142;WC3B20Ui;ioc;dgi_6;"do,
clk,
en,
iddq,
bypass";"dgi_i(6),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;111;143;WC3B20Ui;ioc;dgi_7;"do,
clk,
en,
iddq,
bypass";"dgi_i(7),
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_iddq_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBI;1;112;144;WC3B20Ui;ioc;rgbde;"do,
clk,
en,
iddq,
bypass";"rgbde_i,
rgbclkin_o,
rgbin_sio_i,
rgbin_iddq_i,
rgbin_byp_i";"rgbde_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;112;145;;;vssp;;;;;;;;;;;;;;;
#;S;;112;146;;;vddp;;;;;;;;;;;;;;;
;FRC;1;113;147;WC3B20Ui;ioc;frcv;"do,
clk,
en,
iddq,
bypass";"frcv_i,
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"frcv_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;114;148;WC3B20Ui;ioc;frch;"do,
clk,
en,
iddq,
bypass";"frch_i,
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"frch_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;115;149;WC3B20Ui;ioc;frcd_0;"do,
clk,
en,
iddq,
bypass";"frcd_i(0),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;116;150;WC3B20Ui;ioc;frcd_1;"do,
clk,
en,
iddq,
bypass";"frcd_i(1),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;117;151;WC3B20Ui;ioc;frcd_2;"do,
clk,
en,
iddq,
bypass";"frcd_i(2),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;118;152;WC3B20Ui;ioc;frcd_3;"do,
clk,
en,
iddq,
bypass";"frcd_i(3),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;119;153;WC3B20Ui;ioc;frcd_4;"do,
clk,
en,
iddq,
bypass";"frcd_i(4),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;119;154;;;vssp;;;;;;;;;;;;;;;
#;S;;119;155;;;vddp;;;;;;;;;;;;;;;
;FRC;1;120;156;WC3B20Ui;ioc;frcd_5;"do,
clk,
en,
iddq,
bypass";"frcd_i(5),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;121;157;WC3B20Ui;ioc;frcd_6;"do,
clk,
en,
iddq,
bypass";"frcd_i(6),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;122;158;WC3B20Ui;ioc;frcd_7;"do,
clk,
en,
iddq,
bypass";"frcd_i(7),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;123;159;WC3B20Ui;ioc;frcd_8;"do,
clk,
en,
iddq,
bypass";"frcd_i(8),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;124;160;WC3B20Ui;ioc;frcd_9;"do,
clk,
en,
iddq,
bypass";"frcd_i(9),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;125;161;WC3B20Ui;ioc;frcd_10;"do,
clk,
en,
iddq,
bypass";"frcd_i(10),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;126;162;WC3B20Ui;ioc;frcd_11;"do,
clk,
en,
iddq,
bypass";"frcd_i(11),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;127;163;WC3B20Ui;ioc;frcd_12;"do,
clk,
en,
iddq,
bypass";"frcd_i(12),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;128;164;WC3B20Ui;ioc;frcd_13;"do,
clk,
en,
iddq,
bypass";"frcd_i(13),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;129;165;WC3B20Ui;ioc;frcd_14;"do,
clk,
en,
iddq,
bypass";"frcd_i(14),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;130;166;WC3B20Ui;ioc;frcd_15;"do,
clk,
en,
iddq,
bypass";"frcd_i(15),
frcclkin_o,
frc_sio_i,
frc_iddq_i,
frc_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FRC;1;131;167;WC3B20U;;frcclkin;"do,
di,
pad,
en,
iddq";"%LOW%,
frcclkin_o,
frcclkin,
%LOW%,
%HIGH%";;;;;;;;;;;;;
#;S;;131;168;;;vssp;;;;;;;;;;;;;;;
#;S;;131;169;;;vddp;;;;;;;;;;;;;;;
;FP;1;132;170;WC3B20U;;pclk2;"do,
di,
pad,
en,
iddq";"pclk2_i,
%OPEN%,
pclk2,
%HIGH%,
%HIGH%";;;;;;;;;;;;;
;I2S;1;133;171;WC3B20Ui;ioc;i2sws;"do,
clk,
en,
iddq,
bypass";"i2sws_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";"i2sws_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;I2S;1;134;172;WC3B20Ui;ioc;i2scl;"do,
clk,
en,
iddq,
bypass";"i2scl_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";"i2scl_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;I2S;1;135;173;WC3B20U;ioc;i2sdao;"do,
clk,
en,
iddq,
bypass";"i2sdao_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";"i2sdao_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;I2S;1;136;174;WC3B20Ui;ioc;i2sdai;"do,
clk,
en,
iddq,
bypass";"i2sdai_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";"i2sdai_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;tbd;0;136;175;;;;;;;;;;;;;;;;;;
;I2C;1;137;176;WCD3B20BT;ioc_od;scl1;"do,
di,
pad,
en,
bypass";"%LOW%,
scl1_o,
scl1,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;I2C;1;138;177;WCD3B20BT;ioc_od;sda1;"do,
di,
pad,
en,
bypass";"sda1_i,
sda1_o,
sda1,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;I2C;1;139;178;WCD3B20BT;ioc_od;scl2;"do,
di,
pad,
en,
bypass";"%LOW%,
scl2_o,
scl2,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;I2C;1;140;179;WCD3B20BT;ioc_od;sda2;"do,
di,
pad,
en,
bypass";"sda2_i,
sda2_o,
sda2,
%LOW%,
%HIGH%";;;;;;;;;;;;;
#;S;;140;180;;;vddd;;;;;;;;;;;;;;;
#;S;;140;181;;;vssd;;;;;;;;;;;;;;;
#;S;;140;182;;;vddd_por;;;;;;;;;;;;;;;
#;;;140;183;;;por;;;;;;;;;;;;;;;
;Pad;1;141;184;WCD3B20BT;ioc_od;reset_n;"do,
di,
pad,
en,
bypass";"%LOW%,
reset_n_o,
reset_n,
%LOW%,
%HIGH%";;;;;;;;;;;;;
#;;;141;185;VOID;;bo_0;;;;;;;;;;;;;;;
#;;;141;186;VOID;;bo_1;;;;;;;;;;;;;;;
#;;;141;187;VOID;;bo_2;;;;;;;;;;;;;;;
;Pad;1;142;188;WC3B20U;;tm;"do,
di,
pad,
en,
iddq";"tm_i,
%OPEN%,
tm,
%HIGH%,
%HIGH%";;;;;;;;;;;;;
#;;;142;189;;;tbd_BGA;;;;;;;;;;;;;;;
#;;;142;190;VOID;;;;;;;;;;;;;;;;;
#;;;142;191;VOID;;;;;;;;;;;;;;;;;
#;;;142;192;VOID;;;;;;;;;;;;;;;;;
#;;;142;193;VOID;;;;;;;;;;;;;;;;;
#;;;142;194;VOID;;;;;;;;;;;;;;;;;
#;;;142;195;VOID;;;;;;;;;;;;;;;;;
#;;;142;196;Separation;;;;;;;;;;;;;;;;;
#;Mpad;1;143;197;;;rout;;;;;;;;;;;;;;;
#;Mpad;1;144;198;;;gout;;;;;;;;;;;;;;;
#;Mpad;1;145;199;;;bout;;;;;;;;;;;;;;;
#;Mpad;1;146;200;;;svm;;;;;;;;;;;;;;;
#;S;;146;201;;;vssa33_dac;;;;;;;;;;;;;;;
#;S;;146;202;;;vssa33_dac;;;;;;;;;;;;;;;
#;S;;146;203;;;vdda33_dac;;;;;;;;;;;;;;;
#;S;;146;204;;;vdda33_dac;;;;;;;;;;;;;;;
#;;;146;205;Separation;;;;;;;;;;;;;;;;;
#;;;146;206;;;;;;;;;;;;;;;;;;
#;S;;146;207;;;vdda33_cadc;;;;;;;;;;;;;;;
#;S;;146;208;;;vssa33_cadc;;;;;;;;;;;;;;;
#;;;146;209;Separation;;;;;;;;;;;;;;;;;
#;S;;146;210;;;vssa33_buf;;;;;;;;;;;;;;;
#;S;;146;211;;;vdda33_buf;;;;;;;;;;;;;;;
#;Mpad;1;147;212;;;cvo_4;;;;;;;;;;;;;;;
#;Mpad;1;148;213;;;cvo_7;;;;;;;;;;;;;;;
#;Mpad;1;149;214;;;cvo_3;;;;;;;;;;;;;;;
#;;;149;215;80µ;;;;;;;;;;;;;;;;;
#;Mpad;1;150;216;;;cvo_6;;;;;;;;;;;;;;;
#;Mpad;1;151;217;;;cvo_2;;;;;;;;;;;;;;;
#;Mpad;1;152;218;;;cvo_5;;;;;;;;;;;;;;;
#;;;152;219;80µ;;;;;;;;;;;;;;;;;
#;Mpad;1;153;220;;;cvo_1;;;;;;;;;;;;;;;
#;S;;153;221;;;vssa33_adc;;;;;;;;;;;;;;;
#;S;;153;222;;;vssa33_adc;;;;;;;;;;;;;;;
#;S;;153;223;;;vdda33_adc;;;;;;;;;;;;;;;
#;S;;153;224;;;vdda33_adc;;;;;;;;;;;;;;;
#;Mpad;1;154;225;;;ci_3;;;;;;;;;;;;;;;
#;;;154;226;80µ;;;;;;;;;;;;;;;;;
#;Mpad;1;155;227;;;ci_2;;;;;;;;;;;;;;;
#;Mpad;1;156;228;;;ci_1;;;;;;;;;;;;;;;
#;Mpad;1;157;229;;;yi_3;;;;;;;;;;;;;;;
#;;;157;230;80µ;;;;;;;;;;;;;;;;;
#;Mpad;1;158;231;;;yi_2;;;;;;;;;;;;;;;
#;Mpad;1;159;232;;;yi_1;;;;;;;;;;;;;;;
#;Mpad;1;160;233;;;cvi_1;;;;;;;;;;;;;;;
#;Mpad;1;161;234;;;cvi_2;;;;;;;;;;;;;;;
#;Mpad;1;162;235;;;cvi_3;;;;;;;;;;;;;;;
#;Mpad;1;163;236;;;cvi_4;;;;;;;;;;;;;;;
#;;;163;237;80µ;;;;;;;;;;;;;;;;;
#;S;;163;238;;;;;;;;;;;;;;;;;;
#;S;;163;239;;;;;;;;;;;;;;;;;;
#;S;;163;240;;;;;;;;;;;;;;;;;;
#;S;;163;241;;;;;;;;;;;;;;;;;;
#;;;163;242;0;;;;;;;;;;;;;;;;;
#;S;;163;243;;;;;;;;;;;;;;;;;;
#;S;;163;244;;;;;;;;;;;;;;;;;;
#;S;;163;245;;;;;;;;;;;;;;;;;;
#;S;;163;246;;;;;;;;;;;;;;;;;;
#;;;163;247;80µ;;;;;;;;;;;;;;;;;
#;Mpad;1;164;248;;;fbi_3;;;;;;;;;;;;;;;
#;Mpad;1;165;249;;;bi_3;;;;;;;;;;;;;;;
#;Mpad;1;166;250;;;gi_3;;;;;;;;;;;;;;;
#;;;166;251;80µ;;;;;;;;;;;;;;;;;
#;Mpad;1;167;252;;;fbi_2;;;;;;;;;;;;;;;
#;Mpad;1;168;253;;;bi_2;;;;;;;;;;;;;;;
#;Mpad;1;169;254;;;gi_2;;;;;;;;;;;;;;;
#;;;169;255;80µ;;;;;;;;;;;;;;;;;
#;Mpad;1;170;256;;;ri_2;;;;;;;;;;;;;;;
#;Mpad;1;171;257;;;ri_3;;;;;;;;;;;;;;;
#;Mpad;1;172;258;;;fbi_1;;;;;;;;;;;;;;;
#;;;172;259;80µ;;;;;;;;;;;;;;;;;
#;Mpad;1;173;260;;;bi_1;;;;;;;;;;;;;;;
#;Mpad;1;174;261;;;gi_1;;;;;;;;;;;;;;;
#;Mpad;1;175;262;;;ri_1;;;;;;;;;;;;;;;
#;S;;175;263;;;;;;;;;;;;;;;;;;
#;S;;175;264;;;;;;;;;;;;;;;;;;
#;S;;175;265;;;;;;;;;;;;;;;;;;
#;S;;175;266;;;;;;;;;;;;;;;;;;
#;;;175;267;3x20µ;;;;;;;;;;;;;;;;;
#;S;;175;268;;;;;;;;;;;;;;;;;;
#;S;;175;269;;;;;;;;;;;;;;;;;;
#;S;;175;270;;;;;;;;;;;;;;;;;;
#;S;;175;271;;;;;;;;;;;;;;;;;;
#;S;;175;272;;;;;;;;;;;;;;;;;;
#;S;;175;273;;;;;;;;;;;;;;;;;;
#;Mpad;1;176;274;;;cadc0;;;;;;;;;;;;;;;
#;Mpad;1;177;275;;;cadc1;;;;;;;;;;;;;;;
#;S;;177;276;;;;;;;;;;;;;;;;;;
#;S;;177;277;;;;;;;;;;;;;;;;;;
#;S;;177;278;;;;;;;;;;;;;;;;;;
#;S;;177;279;;;;;;;;;;;;;;;;;;
#;Mpad;1;178;280;;;cadc2;;;;;;;;;;;;;;;
#;Mpad;1;179;281;;;cadc3;;;;;;;;;;;;;;;
#;S;;179;282;;;;;;;;;;;;;;;;;;
#;S;;179;283;;;;;;;;;;;;;;;;;;
#;S;;179;284;;;;;;;;;;;;;;;;;;
#;S;;179;285;;;;;;;;;;;;;;;;;;
#;Mpad;1;180;286;;;cadc4;;;;;;;;;;;;;;;
#;Mpad;1;181;287;;;cadc4;;;;;;;;;;;;;;;
#;S;;181;288;;;;;;;;;;;;;;;;;;
#;S;;181;289;;;;;;;;;;;;;;;;;;
#;S;;181;290;;;;;;;;;;;;;;;;;;
#;S;;181;291;;;;;;;;;;;;;;;;;;
#;;;181;292;;;3x20µ;;;;;;;;;;;;;;;
#;;;181;293;;;Separation;;;;;;;;;;;;;;;
#;S;;181;294;;;vddd;;;;;;;;;;;;;;;
#;S;;181;295;;;vssd;;;;;;;;;;;;;;;
#;tbd;;181;296;;;;;;;;;;;;;;;;;;
;JTAG;1;182;297;WC3B20U;;tms;"do,
di,
pad,
en,
iddq";"%LOW%,
tms_o,
tms,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;JTAG;1;183;298;WC3B20U;;tdi;"do,
di,
pad,
en,
iddq";"%LOW%,
tdi_o,
tdi,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;JTAG;1;184;299;WC3B20U;;tdo;"do,
di,
pad,
en,
iddq";"tdo_i,
%OPEN%,
tdo,
%HIGH%,
%HIGH%";;;;;;;;;;;;;
;JTAG;1;185;300;WC3B20U;;tclk;"do,
di,
pad,
en,
iddq";"%LOW%,
tclk_o,
tclk,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;JTAG;1;186;301;WC3B20U;;trst;"do,
di,
pad,
en,
iddq";"%LOW%,
trst_o,
trst,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;Pad;1;187;302;WC3B20Ui;ioc;vin1;"do,
clk,
en,
iddq,
bypass";"vin1_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";"vin1_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;188;303;WC3B20U;ioc;hout;"do,
clk,
en,
iddq,
bypass";"hout_i,
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"hout_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;189;304;WC3B20U;ioc;vout;"do,
clk,
en,
iddq,
bypass";"vout_i,
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"vout_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;190;305;WC3B20Ui;ioc;gpio_20;"do,
clk,
en,
iddq,
bypass";"gpio_i(20),
clkf81,
gpio_sio_i(20),
gpio_iddq_i(20),
gpio_byp_i(20)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;191;306;WC3B20Ui;ioc;gpio_21;"do,
clk,
en,
iddq,
bypass";"gpio_i(21),
clkf81,
gpio_sio_i(21),
gpio_iddq_i(21),
gpio_byp_i(21)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;192;307;WC3B20Ui;ioc;gpio_22;"do,
clk,
en,
iddq,
bypass";"gpio_i(22),
clkf81,
gpio_sio_i(22),
gpio_iddq_i(22),
gpio_byp_i(22)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;192;308;;;vssp;;;;;;;;;;;;;;;
#;S;;192;309;;;vddp;;;;;;;;;;;;;;;
;GPIO;1;193;310;WC3B20Ui;ioc;gpio_23;"do,
clk,
en,
iddq,
bypass";"gpio_i(23),
clkf81,
gpio_sio_i(23),
gpio_iddq_i(23),
gpio_byp_i(23)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;194;311;WC3B20Ui;ioc;gpio_24;"do,
clk,
en,
iddq,
bypass";"gpio_i(24),
clkf81,
gpio_sio_i(24),
gpio_iddq_i(24),
gpio_byp_i(24)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;195;312;WC3B20Ui;ioc;gpio_25;"do,
clk,
en,
iddq,
bypass";"gpio_i(25),
clkf81,
gpio_sio_i(25),
gpio_iddq_i(25),
gpio_byp_i(25)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;196;313;WC3B20Ui;ioc;gpio_11;"do,
clk,
en,
iddq,
bypass";"gpio_i(11),
clkf81,
gpio_sio_i(11),
gpio_iddq_i(11),
gpio_byp_i(11)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;197;314;WC3B20Ui;ioc;gpio_12;"do,
clk,
en,
iddq,
bypass";"gpio_i(12),
clkf81,
gpio_sio_i(12),
gpio_iddq_i(12),
gpio_byp_i(12)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;198;315;WC3B20Ui;ioc;gpio_13;"do,
clk,
en,
iddq,
bypass";"gpio_i(13),
clkf81,
gpio_sio_i(13),
gpio_iddq_i(13),
gpio_byp_i(13)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;199;316;WC3B20Ui;ioc;gpio_14;"do,
clk,
en,
iddq,
bypass";"gpio_i(14),
clkf81,
gpio_sio_i(14),
gpio_iddq_i(14),
gpio_byp_i(14)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;200;317;WC3B20Ui;ioc;gpio_15;"do,
clk,
en,
iddq,
bypass";"gpio_i(15),
clkf81,
gpio_sio_i(15),
gpio_iddq_i(15),
gpio_byp_i(15)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;200;318;;;vssp;;;;;;;;;;;;;;;
#;S;;200;319;;;vddp;;;;;;;;;;;;;;;
;RGBO;1;201;320;WC3B20U;ioc;dbo_0;"do,
clk,
en,
iddq,
bypass";"dbo_i(0),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;202;321;WC3B20U;ioc;dbo_1;"do,
clk,
en,
iddq,
bypass";"dbo_i(1),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;203;322;WC3B20U;ioc;dbo_2;"do,
clk,
en,
iddq,
bypass";"dbo_i(2),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;204;323;WC3B20U;ioc;dbo_3;"do,
clk,
en,
iddq,
bypass";"dbo_i(3),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;205;324;WC3B20U;ioc;dbo_4;"do,
clk,
en,
iddq,
bypass";"dbo_i(4),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;206;325;WC3B20U;ioc;dbo_5;"do,
clk,
en,
iddq,
bypass";"dbo_i(5),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;207;326;WC3B20U;ioc;dbo_6;"do,
clk,
en,
iddq,
bypass";"dbo_i(6),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;208;327;WC3B20U;ioc;dbo_7;"do,
clk,
en,
iddq,
bypass";"dbo_i(7),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;208;328;;;vssp;;;;;;;;;;;;;;;
#;S;;208;329;;;vddp;;;;;;;;;;;;;;;
;GPIO;1;209;330;WCD3B20BT;ioc_od;gpio_0;"do,
clk,
en,
bypass";"gpio_i(0),
clkf81,
gpio_sio_i(0),
gpio_byp_i(0)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;210;331;WCD3B20BT;ioc_od;gpio_1;"do,
clk,
en,
bypass";"gpio_i(1),
clkf81,
gpio_sio_i(1),
gpio_byp_i(1)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;211;332;WCD3B20BT;ioc_od;gpio_2;"do,
clk,
en,
bypass";"gpio_i(2),
clkf81,
gpio_sio_i(2),
gpio_byp_i(2)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;212;333;WCD3B20BT;ioc_od;gpio_3;"do,
clk,
en,
bypass";"gpio_i(3),
clkf81,
gpio_sio_i(3),
gpio_byp_i(3)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;212;334;;;vssp;;;;;;;;;;;;;;;
#;S;;212;335;;;vddp;;;;;;;;;;;;;;;
;GPIO;1;213;336;WCD3B20BT;ioc_od;gpio_4;"do,
clk,
en,
bypass";"gpio_i(4),
clkf81,
gpio_sio_i(4),
gpio_byp_i(4)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;214;337;WCD3B20BT;ioc_od;gpio_5;"do,
clk,
en,
bypass";"gpio_i(5),
clkf81,
gpio_sio_i(5),
gpio_byp_i(5)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;215;338;WCD3B20BT;ioc_od;gpio_6;"do,
clk,
en,
bypass";"gpio_i(6),
clkf81,
gpio_sio_i(6),
gpio_byp_i(6)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;216;339;WCD3B20BT;ioc_od;gpio_7;"do,
clk,
en,
bypass";"gpio_i(7),
clkf81,
gpio_sio_i(7),
gpio_byp_i(7)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;216;340;;;vssp;;;;;;;;;;;;;;;
#;S;;216;341;;;vddp;;;;;;;;;;;;;;;
;GPIO;1;217;342;WC3B20Ui;ioc;gpio_8;"do,
clk,
en,
iddq,
bypass";"gpio_i(8),
clkf81,
gpio_sio_i(8),
gpio_iddq_i(8),
gpio_byp_i(8)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;218;343;WC3B20Ui;ioc;gpio_9;"do,
clk,
en,
iddq,
bypass";"gpio_i(9),
clkf81,
gpio_sio_i(9),
gpio_iddq_i(9),
gpio_byp_i(9)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;2;220;344;WC3B20Ui;ioc;gpio_10;"do,
clk,
en,
iddq,
bypass";"gpio_i(10),
clkf81,
gpio_sio_i(10),
gpio_iddq_i(10),
gpio_byp_i(10)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;tbd;;220;345;;;;;;;;;;;;;;;;;;
;RGBO;1;221;346;WC3B20U;ioc;dbo_8;"do,
clk,
en,
iddq,
bypass";"dbo_i(8),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;222;347;WC3B20U;ioc;dbo_9;"do,
clk,
en,
iddq,
bypass";"dbo_i(9),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FP;1;223;348;WC3B20Ui;ioc;pcs1;"do,
clk,
en,
iddq,
bypass";"pcs1_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";"pcs1_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FP;1;224;349;WC3B20Ui;ioc;pcs2;"do,
clk,
en,
iddq,
bypass";"pcs2_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";"pcs2_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FP;1;225;350;WC3B20Ui;ioc;pcs3;"do,
clk,
en,
iddq,
bypass";"pcs3_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";"pcs3_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FP;1;226;351;WC3B20Ui;ioc;pcs4;"do,
clk,
en,
iddq,
bypass";"pcs4_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";"pcs4_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FP;1;227;352;WC3B20Ui;ioc;pcs5;"do,
clk,
en,
iddq,
bypass";"pcs5_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";"pcs5_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FP;1;228;353;WC3B20Ui;ioc;pcs6;"do,
clk,
en,
iddq,
bypass";"pcs6_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";"pcs6_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;Pad;1;229;354;WC3B20Ui;ioc;rev;"do,
clk,
en,
iddq,
bypass";"rev_i,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";"rev_i,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;229;355;;;vssp;;;;;;;;;;;;;;;
#;S;;229;356;;;vddp;;;;;;;;;;;;;;;
;GPIO;1;230;357;WC3B20Ui;ioc;gpio_26;"do,
clk,
en,
iddq,
bypass";"gpio_i(26),
clkf81,
gpio_sio_i(26),
gpio_iddq_i(26),
gpio_byp_i(26)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;231;358;WC3B20Ui;ioc;gpio_16;"do,
clk,
en,
iddq,
bypass";"gpio_i(16),
clkf81,
gpio_sio_i(16),
gpio_iddq_i(16),
gpio_byp_i(16)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;232;359;WC3B20Ui;ioc;gpio_17;"do,
clk,
en,
iddq,
bypass";"gpio_i(17),
clkf81,
gpio_sio_i(17),
gpio_iddq_i(17),
gpio_byp_i(17)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;233;360;WC3B20Ui;ioc;gpio_18;"do,
clk,
en,
iddq,
bypass";"gpio_i(18),
clkf81,
gpio_sio_i(18),
gpio_iddq_i(18),
gpio_byp_i(18)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;GPIO;1;234;361;WC3B20Ui;ioc;gpio_19;"do,
clk,
en,
iddq,
bypass";"gpio_i(19),
clkf81,
gpio_sio_i(19),
gpio_iddq_i(19),
gpio_byp_i(19)";"%HIGH%,
clkf81,
%HIGH%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;XTAL;1;235;362;WX3I5P;;osc;"xin,
xout,
pd,
xo";"xin,
xout,
%HIGH%,
xin_clk_o";;;;;;;;;;;;;
#;;1;236;363;WX3I5P;;;xout;;;;;;;;;;;;;;
#;S;;236;364;;;vssd_sb;;;;;;;;;;;;;;;
;Pad;1;237;365;WC3B20U;;vss_pll;"do,
di,
pad,
en,
iddq";"%LOW%,
vss_pll_o,
vss_pll,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;Pad;1;238;366;WC3B20U;;vdd_pll;"do,
di,
pad,
en,
iddq";"%LOW%,
vdd_pll_o,
vdd_pll,
%LOW%,
%HIGH%";;;;;;;;;;;;;
#;S;;238;367;;;vddd_sb;;;;;;;;;;;;;;;
#;tbd;;238;368;;;;;;;;;;;;;;;;;;
;VIDEO;1;239;369;WC3B20U;ioc;video_0;"do,
clk,
en,
iddq,
bypass";"video_i(0),
vclk27_i,
video_sio_i,
video_iddq_i,
video_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;VIDEO;1;240;370;WC3B20U;ioc;video_1;"do,
clk,
en,
iddq,
bypass";"video_i(1),
vclk27_i,
video_sio_i,
video_iddq_i,
video_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;VIDEO;1;241;371;WC3B20U;ioc;video_2;"do,
clk,
en,
iddq,
bypass";"video_i(2),
vclk27_i,
video_sio_i,
video_iddq_i,
video_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;VIDEO;1;242;372;WC3B20U;ioc;video_3;"do,
clk,
en,
iddq,
bypass";"video_i(3),
vclk27_i,
video_sio_i,
video_iddq_i,
video_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;VIDEO;1;243;373;WC3B20U;ioc;video_4;"do,
clk,
en,
iddq,
bypass";"video_i(4),
vclk27_i,
video_sio_i,
video_iddq_i,
video_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;VIDEO;1;244;374;WC3B20U;ioc;video_5;"do,
clk,
en,
iddq,
bypass";"video_i(5),
vclk27_i,
video_sio_i,
video_iddq_i,
video_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;VIDEO;1;245;375;WC3B20U;ioc;video_6;"do,
clk,
en,
iddq,
bypass";"video_i(6),
vclk27_i,
video_sio_i,
video_iddq_i,
video_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;VIDEO;1;246;376;WC3B20U;ioc;video_7;"do,
clk,
en,
iddq,
bypass";"video_i(7),
vclk27_i,
video_sio_i,
video_iddq_i,
video_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;VIDEO;1;247;377;WC3B20U;;vclk;"do,
di,
pad,
en,
iddq";"vclk_i,
%OPEN%,
vclk,
%HIGH%,
%HIGH%";;;;;;;;;;;;;
;I2C;1;248;378;WCD3B20BT;ioc_od;scl3;"do,
di,
pad,
en,
bypass";"%LOW%,
scl3_o,
scl3,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;I2C;1;249;379;WCD3B20BT;ioc_od;sda3;"do,
di,
pad,
en,
bypass";"sda3_i,
sda3_o,
sda3,
%LOW%,
%HIGH%";;;;;;;;;;;;;
#;S;;249;380;;;vssp;;;;;;;;;;;;;;;
#;S;;249;381;;;vddp;;;;;;;;;;;;;;;
;RGBO;1;250;382;WC3B20U;ioc;dgo_0;"do,
clk,
en,
iddq,
bypass";"dgo_i(0),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;251;383;WC3B20U;ioc;dgo_1;"do,
clk,
en,
iddq,
bypass";"dgo_i(1),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;252;384;WC3B20U;ioc;dgo_2;"do,
clk,
en,
iddq,
bypass";"dgo_i(2),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;253;385;WC3B20U;ioc;dgo_3;"do,
clk,
en,
iddq,
bypass";"dgo_i(3),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;254;386;WC3B20U;ioc;dgo_4;"do,
clk,
en,
iddq,
bypass";"dgo_i(4),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;254;387;;;vddd;;;;;;;;;;;;;;;
#;S;;254;388;;;vssd;;;;;;;;;;;;;;;
;RGBO;1;255;389;WC3B20U;ioc;dgo_5;"do,
clk,
en,
iddq,
bypass";"dgo_i(5),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;256;390;WC3B20U;ioc;dgo_6;"do,
clk,
en,
iddq,
bypass";"dgo_i(6),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;257;391;WC3B20U;ioc;dgo_7;"do,
clk,
en,
iddq,
bypass";"dgo_i(7),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;258;392;WC3B20U;ioc;dgo_8;"do,
clk,
en,
iddq,
bypass";"dgo_i(8),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;259;393;WC3B20U;ioc;dgo_9;"do,
clk,
en,
iddq,
bypass";"dgo_i(9),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;FP;1;260;394;WC3B20U;;pclk1;"do,
di,
pad,
en,
iddq";"pclk1_i,
%OPEN%,
pclk1,
%HIGH%,
%HIGH%";;;;;;;;;;;;;
#;S;;260;395;;;vssp;;;;;;;;;;;;;;;
#;S;;260;396;;;vddp;;;;;;;;;;;;;;;
;RGBO;1;261;397;WC3B20U;ioc;dro_0;"do,
clk,
en,
iddq,
bypass";"dro_i(0),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;262;398;WC3B20U;ioc;dro_1;"do,
clk,
en,
iddq,
bypass";"dro_i(1),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;263;399;WC3B20U;ioc;dro_2;"do,
clk,
en,
iddq,
bypass";"dro_i(2),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;264;400;WC3B20U;ioc;dro_3;"do,
clk,
en,
iddq,
bypass";"dro_i(3),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;265;401;WC3B20U;ioc;dro_4;"do,
clk,
en,
iddq,
bypass";"dro_i(4),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;266;402;WC3B20U;ioc;dro_5;"do,
clk,
en,
iddq,
bypass";"dro_i(5),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;267;403;WC3B20U;ioc;dro_6;"do,
clk,
en,
iddq,
bypass";"dro_i(6),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;268;404;WC3B20U;ioc;dro_7;"do,
clk,
en,
iddq,
bypass";"dro_i(7),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;269;405;WC3B20U;ioc;dro_8;"do,
clk,
en,
iddq,
bypass";"dro_i(8),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;RGBO;1;270;406;WC3B20U;ioc;dro_9;"do,
clk,
en,
iddq,
bypass";"dro_i(9),
varclk_i,
rgbout_sio_i,
rgbout_iddq_i,
rgbout_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;270;407;;;vssp;;;;;;;;;;;;;;;
#;S;;270;408;;;vddp;;;;;;;;;;;;;;;
;ITU;1;271;409;WC3B20U;;itu656clkin;"do,
di,
pad,
en,
iddq";"%LOW%,
itu656clkin_o,
itu656clkin,
%LOW%,
%HIGH%";;;;;;;;;;;;;
;ITU;1;272;410;WC3B20Ui;ioc;itu656in_0;"do,
clk,
en,
iddq,
bypass";"itu656in_i(0),
itu656clkin_o,
itu656_sio_i,
itu656_iddq_i,
itu656_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;ITU;1;273;411;WC3B20Ui;ioc;itu656in_1;"do,
clk,
en,
iddq,
bypass";"itu656in_i(1),
itu656clkin_o,
itu656_sio_i,
itu656_iddq_i,
itu656_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;ITU;1;274;412;WC3B20Ui;ioc;itu656in_2;"do,
clk,
en,
iddq,
bypass";"itu656in_i(2),
itu656clkin_o,
itu656_sio_i,
itu656_iddq_i,
itu656_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;ITU;1;275;413;WC3B20Ui;ioc;itu656in_3;"do,
clk,
en,
iddq,
bypass";"itu656in_i(3),
itu656clkin_o,
itu656_sio_i,
itu656_iddq_i,
itu656_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;ITU;1;276;414;WC3B20Ui;ioc;itu656in_4;"do,
clk,
en,
iddq,
bypass";"itu656in_i(4),
itu656clkin_o,
itu656_sio_i,
itu656_iddq_i,
itu656_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;ITU;1;277;415;WC3B20Ui;ioc;itu656in_5;"do,
clk,
en,
iddq,
bypass";"itu656in_i(5),
itu656clkin_o,
itu656_sio_i,
itu656_iddq_i,
itu656_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;ITU;1;278;416;WC3B20Ui;ioc;itu656in_6;"do,
clk,
en,
iddq,
bypass";"itu656in_i(6),
itu656clkin_o,
itu656_sio_i,
itu656_iddq_i,
itu656_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;ITU;1;279;417;WC3B20Ui;ioc;itu656in_7;"do,
clk,
en,
iddq,
bypass";"itu656in_i(7),
itu656clkin_o,
itu656_sio_i,
itu656_iddq_i,
itu656_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;280;418;WC3B20U;ioc_sstl;rama_0;"do,
clk,
en,
iddq,
bypass";"rama_i(0),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;281;419;WC3B20U;ioc_sstl;rama_1;"do,
clk,
en,
iddq,
bypass";"rama_i(1),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;282;420;WC3B20U;ioc_sstl;rama_2;"do,
clk,
en,
iddq,
bypass";"rama_i(2),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;283;421;WC3B20U;ioc_sstl;rama_3;"do,
clk,
en,
iddq,
bypass";"rama_i(3),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;S;0;283;422;WVVSS;;vssp1;;;;;;;;;;;;;;;
;S;0;283;423;WVVDD;;vddsd1;;;;;;;;;;;;;;;
;SSTL;1;284;424;WC3B20U;ioc_sstl;rama_4;"do,
clk,
en,
iddq,
bypass";"rama_i(4),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;285;425;WC3B20U;ioc_sstl;rama_5;"do,
clk,
en,
iddq,
bypass";"rama_i(5),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
#;S;;285;426;;;vddd;;;;;;;;;;;;;;;
#;S;;285;427;;;vssd;;;;;;;;;;;;;;;
;SSTL;1;286;428;WC3B20U;ioc_sstl;rama_6;"do,
clk,
en,
iddq,
bypass";"rama_i(6),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;287;429;WC3B20U;ioc_sstl;rama_7;"do,
clk,
en,
iddq,
bypass";"rama_i(7),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;288;430;WC3B20U;ioc_sstl;rama_8;"do,
clk,
en,
iddq,
bypass";"rama_i(8),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;S;0;288;431;WVVSS;;vssp1;;;;;;;;;;;;;;;
;S;0;288;432;WVVDD;;vddsd1;;;;;;;;;;;;;;;
;SSTL;1;289;433;WC3B20U;ioc_sstl;rama_9;"do,
clk,
en,
iddq,
bypass";"rama_i(9),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;290;434;WC3B20U;ioc_sstl;rama_10;"do,
clk,
en,
iddq,
bypass";"rama_i(10),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;291;435;WC3B20U;ioc_sstl;rama_11;"do,
clk,
en,
iddq,
bypass";"rama_i(11),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;292;436;WC3B20U;ioc_sstl;rama_12;"do,
clk,
en,
iddq,
bypass";"rama_i(12),
ramclk_i,
ram_sio_i,
ram_iddq_i,
ram_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;S;0;292;437;WVVSS;;vssp1;;;;;;;;;;;;;;;
;S;0;292;438;WVVDD;;vddsd1;;;;;;;;;;;;;;;
;SSTL;1;293;439;WC3B20Ui;ioc_sstl;ramd_0;"do,
clk,
en,
iddq,
bypass";"ramd_i(0),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;294;440;WC3B20Ui;ioc_sstl;ramd_1;"do,
clk,
en,
iddq,
bypass";"ramd_i(1),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;295;441;WC3B20Ui;ioc_sstl;ramd_16;"do,
clk,
en,
iddq,
bypass";"ramd_i(16),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;296;442;WC3B20Ui;ioc_sstl;ramd_17;"do,
clk,
en,
iddq,
bypass";"ramd_i(17),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;S;0;296;443;WVVSS;;vssp1;;;;;;;;;;;;;;;
;S;0;296;444;WVVDD;;vddsd1;;;;;;;;;;;;;;;
;SSTL;1;297;445;WC3B20Ui;ioc_sstl;ramd_2;"do,
clk,
en,
iddq,
bypass";"ramd_i(2),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;298;446;WC3B20Ui;ioc_sstl;ramd_3;"do,
clk,
en,
iddq,
bypass";"ramd_i(3),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;299;447;WC3B20Ui;ioc_sstl;ramd_18;"do,
clk,
en,
iddq,
bypass";"ramd_i(18),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;300;448;WC3B20Ui;ioc_sstl;ramd_19;"do,
clk,
en,
iddq,
bypass";"ramd_i(19),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;S;0;300;449;WVVSS;;vssp6;;;;;;;;;;;;;;;
;S;0;300;450;WVVDD;;vddsd6;;;;;;;;;;;;;;;
;SSTL;1;301;451;WC3B20Ui;ioc_sstl;ramd_4;"do,
clk,
en,
iddq,
bypass";"ramd_i(4),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;302;452;WC3B20Ui;ioc_sstl;ramd_5;"do,
clk,
en,
iddq,
bypass";"ramd_i(5),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;303;453;WC3B20Ui;ioc_sstl;ramd_20;"do,
clk,
en,
iddq,
bypass";"ramd_i(20),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;304;454;WC3B20Ui;ioc_sstl;ramd_21;"do,
clk,
en,
iddq,
bypass";"ramd_i(21),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;S;0;304;455;WVVSS;;vssp6;;;;;;;;;;;;;;;
;S;0;304;456;WVVDD;;vddsd6;;;;;;;;;;;;;;;
;SSTL;1;305;457;WC3B20Ui;ioc_sstl;ramd_6;"do,
clk,
en,
iddq,
bypass";"ramd_i(6),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;306;458;WC3B20Ui;ioc_sstl;ramd_7;"do,
clk,
en,
iddq,
bypass";"ramd_i(7),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;307;459;WC3B20Ui;ioc_sstl;ramd_22;"do,
clk,
en,
iddq,
bypass";"ramd_i(22),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;308;460;WC3B20Ui;ioc_sstl;ramd_23;"do,
clk,
en,
iddq,
bypass";"ramd_i(23),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;S;0;308;461;WVVSS;;vssp7;;;;;;;;;;;;;;;
;S;0;308;462;WVVDD;;vddsd7;;;;;;;;;;;;;;;
;SSTL;1;309;463;WC3B20Ui;ioc_sstl;ramd_8;"do,
clk,
en,
iddq,
bypass";"ramd_i(8),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;310;464;WC3B20Ui;ioc_sstl;ramd_9;"do,
clk,
en,
iddq,
bypass";"ramd_i(9),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;311;465;WC3B20Ui;ioc_sstl;ramd_10;"do,
clk,
en,
iddq,
bypass";"ramd_i(10),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;312;466;WC3B20Ui;ioc_sstl;ramd_11;"do,
clk,
en,
iddq,
bypass";"ramd_i(11),
ramclkin_o,
ramd_sio_i,
ramd_iddq_i,
ramd_byp_i";"%HIGH%,
clkf81,
%LOW%,
%HIGH%,
%HIGH%";;;;;;;;;;;;
;SSTL;1;312;467;WC3B20U;;sstl;"do,
di,
pad,
en,
iddq";"%LOW%,
sstl_o,
sstl,
%LOW%,
%HIGH%";;;;;;;;;;;;;
#;0;;;;;;;;;;;;;;;;;;;;;
