TRACE::2024-10-02.14:49:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-02.14:49:18::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2024-10-02.14:49:18::SCWWriter::formatted JSON is {
	"platformName":	"design_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_2",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-10-02.14:49:18::SCWWriter::formatted JSON is {
	"platformName":	"design_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_2",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_2",
	"systems":	[{
			"systemName":	"design_2",
			"systemDesc":	"design_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_2"
		}]
}
TRACE::2024-10-02.14:49:18::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-10-02.14:49:18::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-02.14:49:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-02.14:49:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-02.14:49:18::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:18::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:18::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:18::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:18::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:18::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:18::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-10-02.14:49:18::SCWPlatform::Generating the sources  .
TRACE::2024-10-02.14:49:18::SCWBDomain::Generating boot domain sources.
TRACE::2024-10-02.14:49:18::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-10-02.14:49:18::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:18::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:18::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:18::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:18::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-02.14:49:18::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:18::SCWMssOS::mss does not exists at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:18::SCWMssOS::Creating sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:18::SCWMssOS::Adding the swdes entry, created swdb C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:18::SCWMssOS::updating the scw layer changes to swdes at   C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:18::SCWMssOS::Writing mss at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:18::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-02.14:49:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-02.14:49:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-02.14:49:18::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-02.14:49:38::SCWPlatform::Generating sources Done.
TRACE::2024-10-02.14:49:38::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:38::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:38::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:38::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:38::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:38::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:38::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:38::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:38::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-10-02.14:49:38::SCWMssOS::Could not open the swdb for C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-10-02.14:49:38::SCWMssOS::Could not open the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-10-02.14:49:38::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-02.14:49:38::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:38::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:38::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:38::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-10-02.14:49:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-02.14:49:39::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWWriter::formatted JSON is {
	"platformName":	"design_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_2",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_2",
	"systems":	[{
			"systemName":	"design_2",
			"systemDesc":	"design_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_2",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"31ec798181f6a555840cab04914d1462",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-02.14:49:39::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-02.14:49:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-02.14:49:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:39::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::mss does not exists at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::Creating sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::Adding the swdes entry, created swdb C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::updating the scw layer changes to swdes at   C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::Writing mss at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-02.14:49:39::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-02.14:49:39::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWWriter::formatted JSON is {
	"platformName":	"design_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_2",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_2",
	"systems":	[{
			"systemName":	"design_2",
			"systemDesc":	"design_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"31ec798181f6a555840cab04914d1462",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:39::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-02.14:49:39::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-10-02.14:49:41::SCWPlatform::Started generating the artifacts platform design_2
TRACE::2024-10-02.14:49:41::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-02.14:49:41::SCWPlatform::Started generating the artifacts for system configuration design_2
LOG::2024-10-02.14:49:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-02.14:49:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-02.14:49:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-02.14:49:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-02.14:49:41::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-02.14:49:41::SCWSystem::Not a boot domain 
LOG::2024-10-02.14:49:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-02.14:49:41::SCWDomain::Generating domain artifcats
TRACE::2024-10-02.14:49:41::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-02.14:49:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/export/design_2/sw/design_2/qemu/
TRACE::2024-10-02.14:49:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/export/design_2/sw/design_2/standalone_domain/qemu/
TRACE::2024-10-02.14:49:41::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

KEYINFO::2024-10-02.14:49:41::SCWMssOS::Could not open the swdb for C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2024-10-02.14:49:41::SCWMssOS::Could not open the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2024-10-02.14:49:41::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-02.14:49:41::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2024-10-02.14:49:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-02.14:49:41::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-02.14:49:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-02.14:49:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-02.14:49:41::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-02.14:49:41::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-02.14:49:41::SCWMssOS::Copying to export directory.
TRACE::2024-10-02.14:49:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-02.14:49:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-10-02.14:49:41::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-10-02.14:49:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-02.14:49:41::SCWSystem::Completed Processing the sysconfig design_2
LOG::2024-10-02.14:49:41::SCWPlatform::Completed generating the artifacts for system configuration design_2
TRACE::2024-10-02.14:49:41::SCWPlatform::Started preparing the platform 
TRACE::2024-10-02.14:49:41::SCWSystem::Writing the bif file for system config design_2
TRACE::2024-10-02.14:49:41::SCWSystem::dir created 
TRACE::2024-10-02.14:49:41::SCWSystem::Writing the bif 
TRACE::2024-10-02.14:49:41::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-02.14:49:41::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-02.14:49:41::SCWPlatform::Completed generating the platform
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWWriter::formatted JSON is {
	"platformName":	"design_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_2",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_2",
	"systems":	[{
			"systemName":	"design_2",
			"systemDesc":	"design_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"31ec798181f6a555840cab04914d1462",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6a6d8e0c6cf009589554e76d06b4f3b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-02.14:49:41::SCWPlatform::updated the xpfm file.
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWWriter::formatted JSON is {
	"platformName":	"design_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_2",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_2",
	"systems":	[{
			"systemName":	"design_2",
			"systemDesc":	"design_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"31ec798181f6a555840cab04914d1462",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6a6d8e0c6cf009589554e76d06b4f3b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWWriter::formatted JSON is {
	"platformName":	"design_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_2",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_2",
	"systems":	[{
			"systemName":	"design_2",
			"systemDesc":	"design_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"31ec798181f6a555840cab04914d1462",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6a6d8e0c6cf009589554e76d06b4f3b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-10-02.14:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:41::SCWWriter::formatted JSON is {
	"platformName":	"design_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_2",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_2",
	"systems":	[{
			"systemName":	"design_2",
			"systemDesc":	"design_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"31ec798181f6a555840cab04914d1462",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6a6d8e0c6cf009589554e76d06b4f3b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-02.14:49:42::SCWPlatform::Clearing the existing platform
TRACE::2024-10-02.14:49:42::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-02.14:49:42::SCWBDomain::clearing the fsbl build
TRACE::2024-10-02.14:49:42::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:42::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:42::SCWSystem::Clearing the domains completed.
TRACE::2024-10-02.14:49:42::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-02.14:49:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:42::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:42::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWReader::Active system found as  design_2
TRACE::2024-10-02.14:49:48::SCWReader::Handling sysconfig design_2
TRACE::2024-10-02.14:49:48::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-02.14:49:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-02.14:49:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-02.14:49:48::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2024-10-02.14:49:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-02.14:49:48::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:48::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:48::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-02.14:49:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-02.14:49:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:48::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWReader::No isolation master present  
TRACE::2024-10-02.14:49:48::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-02.14:49:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-02.14:49:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:48::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2024-10-02.14:49:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-02.14:49:48::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-02.14:49:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:48::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWReader::No isolation master present  
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:48::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:48::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::In reload Mss file.
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

KEYINFO::2024-10-02.14:49:48::SCWMssOS::Could not open the swdb for system_2
KEYINFO::2024-10-02.14:49:48::SCWMssOS::Could not open the sw design at  system_2
ERROR: [Hsi 55-1558] Software Design system_2 is not found

TRACE::2024-10-02.14:49:48::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-02.14:49:48::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2024-10-02.14:49:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-02.14:49:48::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:48::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:48::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:49::SCWMssOS::In reload Mss file.
TRACE::2024-10-02.14:49:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:49::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:49::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:49::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:49::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:49::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2024-10-02.14:49:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-02.14:49:49::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:49:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:49:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:49:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:49:49::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:49:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:49:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:49:49::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:49:49::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:50:26::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl & make clean
TRACE::2024-10-02.14:50:26::SCWBDomain::rm -rf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-10-02.14:50:26::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

ERROR::2024-10-02.14:50:26::SCWSystem::Error in Processing the domain zynq_fsbl
LOG::2024-10-02.14:50:35::SCWPlatform::Started generating the artifacts platform design_2
TRACE::2024-10-02.14:50:35::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-02.14:50:35::SCWPlatform::Started generating the artifacts for system configuration design_2
LOG::2024-10-02.14:50:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-02.14:50:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-02.14:50:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-02.14:50:35::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-10-02.14:50:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:50:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:50:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:50:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:50:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:50:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:50:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:50:35::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:50:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:50:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:50:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:50:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:50:35::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-02.14:50:35::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-02.14:50:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-02.14:50:35::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl & make 
TRACE::2024-10-02.14:50:35::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-10-02.14:50:35::SCWBDomain::make[1]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-02.14:50:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-02.14:50:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-02.14:50:36::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-02.14:50:36::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:36::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:36::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-02.14:50:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-02.14:50:36::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-02.14:50:36::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:36::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:36::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-02.14:50:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-02.14:50:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-02.14:50:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:36::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:36::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-02.14:50:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:50:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:50:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:36::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:36::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-02.14:50:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-02.14:50:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-02.14:50:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:36::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:36::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-02.14:50:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-02.14:50:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-02.14:50:36::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:36::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:36::SCWBDomain::src/emacps_v3_10/src'

TRACE::2024-10-02.14:50:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-02.14:50:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:50:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:50:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:37::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:37::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2024-10-02.14:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-02.14:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-02.14:50:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-02.14:50:37::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:37::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:37::SCWBDomain::src/gpio_v4_5/src'

TRACE::2024-10-02.14:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-02.14:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:50:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:50:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:37::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:37::SCWBDomain::src/qspips_v3_6/src'

TRACE::2024-10-02.14:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-02.14:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:50:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:50:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:37::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:37::SCWBDomain::src/scugic_v4_1/src'

TRACE::2024-10-02.14:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-02.14:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-02.14:50:37::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-02.14:50:37::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:37::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:37::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2024-10-02.14:50:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-02.14:50:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:50:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:50:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:37::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2024-10-02.14:50:37::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:37::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2024-10-02.14:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_3/src"

TRACE::2024-10-02.14:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-02.14:50:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-02.14:50:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:38::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:38::SCWBDomain::bsrc/spips_v3_3/src'

TRACE::2024-10-02.14:50:38::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:38::SCWBDomain::src/spips_v3_3/src'

TRACE::2024-10-02.14:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-02.14:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-02.14:50:38::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-02.14:50:38::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:38::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:38::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2024-10-02.14:50:38::SCWBDomain::make[3]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:38::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2024-10-02.14:50:38::SCWBDomain::make[3]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:38::SCWBDomain::src/standalone_v7_1/src/profile'

TRACE::2024-10-02.14:50:38::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:38::SCWBDomain::src/standalone_v7_1/src'

TRACE::2024-10-02.14:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-02.14:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:50:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:50:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:38::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:38::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2024-10-02.14:50:38::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:38::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2024-10-02.14:50:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-02.14:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:50:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:50:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:39::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:39::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2024-10-02.14:50:39::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:39::SCWBDomain::src/uartps_v3_8/src'

TRACE::2024-10-02.14:50:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-02.14:50:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-02.14:50:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-02.14:50:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:39::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:39::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2024-10-02.14:50:39::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:39::SCWBDomain::src/usbps_v2_4/src'

TRACE::2024-10-02.14:50:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-02.14:50:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:50:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:50:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:39::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:39::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2024-10-02.14:50:39::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:39::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2024-10-02.14:50:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-10-02.14:50:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:50:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:50:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:39::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:39::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2024-10-02.14:50:39::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:39::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2024-10-02.14:50:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-10-02.14:50:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:50:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:50:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:39::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:39::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2024-10-02.14:50:39::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:39::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2024-10-02.14:50:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-02.14:50:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-02.14:50:39::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-02.14:50:39::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:39::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:39::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2024-10-02.14:50:39::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2024-10-02.14:50:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:41::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2024-10-02.14:50:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-02.14:50:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-02.14:50:41::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-02.14:50:41::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:41::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:41::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-10-02.14:50:41::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2024-10-02.14:50:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:41::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2024-10-02.14:50:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-02.14:50:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-02.14:50:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-02.14:50:41::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:41::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:41::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2024-10-02.14:50:41::SCWBDomain::"Compiling ddrps"

TRACE::2024-10-02.14:50:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:41::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2024-10-02.14:50:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-02.14:50:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:50:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:50:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-02.14:50:42::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:42::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2024-10-02.14:50:42::SCWBDomain::"Compiling devcfg"

TRACE::2024-10-02.14:50:43::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:43::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2024-10-02.14:50:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-02.14:50:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-02.14:50:43::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-02.14:50:43::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:43::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:43::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2024-10-02.14:50:43::SCWBDomain::"Compiling dmaps"

TRACE::2024-10-02.14:50:45::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:45::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2024-10-02.14:50:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-02.14:50:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-02.14:50:45::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-02.14:50:45::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:45::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:45::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2024-10-02.14:50:45::SCWBDomain::"Compiling emacps"

TRACE::2024-10-02.14:50:48::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:48::SCWBDomain::src/emacps_v3_10/src'

TRACE::2024-10-02.14:50:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-02.14:50:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:50:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:50:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-02.14:50:48::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:48::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2024-10-02.14:50:48::SCWBDomain::"Compiling gpiops"

TRACE::2024-10-02.14:50:50::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:50::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2024-10-02.14:50:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-02.14:50:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-02.14:50:50::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-02.14:50:50::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-10-02.14:50:50::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:50::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2024-10-02.14:50:50::SCWBDomain::"Compiling gpio"

TRACE::2024-10-02.14:50:51::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:51::SCWBDomain::src/gpio_v4_5/src'

TRACE::2024-10-02.14:50:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-02.14:50:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:50:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:50:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-02.14:50:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:52::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2024-10-02.14:50:52::SCWBDomain::"Compiling qspips"

TRACE::2024-10-02.14:50:53::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:53::SCWBDomain::src/qspips_v3_6/src'

TRACE::2024-10-02.14:50:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-02.14:50:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:50:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:50:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-02.14:50:54::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:54::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2024-10-02.14:50:54::SCWBDomain::"Compiling scugic"

TRACE::2024-10-02.14:50:56::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:56::SCWBDomain::src/scugic_v4_1/src'

TRACE::2024-10-02.14:50:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-02.14:50:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-02.14:50:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-02.14:50:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:56::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:56::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2024-10-02.14:50:56::SCWBDomain::"Compiling scutimer"

TRACE::2024-10-02.14:50:57::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:57::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2024-10-02.14:50:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-02.14:50:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:50:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:50:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-02.14:50:57::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:57::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2024-10-02.14:50:57::SCWBDomain::"Compiling scuwdt"

TRACE::2024-10-02.14:50:58::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:50:58::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2024-10-02.14:50:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_3/src"

TRACE::2024-10-02.14:50:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-02.14:50:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-02.14:50:59::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-02.14:50:59::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:50:59::SCWBDomain::bsrc/spips_v3_3/src'

TRACE::2024-10-02.14:50:59::SCWBDomain::"Compiling spips"

TRACE::2024-10-02.14:51:01::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:51:01::SCWBDomain::src/spips_v3_3/src'

TRACE::2024-10-02.14:51:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-02.14:51:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-02.14:51:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-02.14:51:01::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:01::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:51:01::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2024-10-02.14:51:01::SCWBDomain::"Compiling standalone"

TRACE::2024-10-02.14:51:11::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:51:11::SCWBDomain::src/standalone_v7_1/src'

TRACE::2024-10-02.14:51:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-02.14:51:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:51:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:51:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-02.14:51:11::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:51:11::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2024-10-02.14:51:12::SCWBDomain::"Compiling ttcps"

TRACE::2024-10-02.14:51:13::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:51:13::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2024-10-02.14:51:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-02.14:51:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:51:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:51:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-02.14:51:13::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:51:13::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2024-10-02.14:51:13::SCWBDomain::"Compiling uartps"

TRACE::2024-10-02.14:51:16::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:51:16::SCWBDomain::src/uartps_v3_8/src'

TRACE::2024-10-02.14:51:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-02.14:51:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-02.14:51:16::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-02.14:51:16::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:16::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:51:16::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2024-10-02.14:51:16::SCWBDomain::"Compiling usbps"

TRACE::2024-10-02.14:51:19::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:51:19::SCWBDomain::src/usbps_v2_4/src'

TRACE::2024-10-02.14:51:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-02.14:51:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:51:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:51:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-02.14:51:19::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:51:19::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2024-10-02.14:51:19::SCWBDomain::"Compiling xadcps"

TRACE::2024-10-02.14:51:21::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:51:21::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2024-10-02.14:51:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-10-02.14:51:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:51:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:51:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-02.14:51:22::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:51:22::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2024-10-02.14:51:22::SCWBDomain::"Compiling XilFFs Library"

TRACE::2024-10-02.14:51:23::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:51:23::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2024-10-02.14:51:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-10-02.14:51:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:51:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:51:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-02.14:51:23::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-02.14:51:23::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2024-10-02.14:51:23::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-02.14:51:23::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2024-10-02.14:51:23::SCWBDomain::'Finished building libraries'

TRACE::2024-10-02.14:51:23::SCWBDomain::make[1]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-02.14:51:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2024-10-02.14:51:23::SCWBDomain::include -I.

TRACE::2024-10-02.14:51:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-02.14:51:23::SCWBDomain::9_0/include -I.

TRACE::2024-10-02.14:51:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-02.14:51:23::SCWBDomain::0/include -I.

TRACE::2024-10-02.14:51:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2024-10-02.14:51:23::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2024-10-02.14:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-02.14:51:24::SCWBDomain::0/include -I.

TRACE::2024-10-02.14:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2024-10-02.14:51:24::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2024-10-02.14:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-02.14:51:24::SCWBDomain::9_0/include -I.

TRACE::2024-10-02.14:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-02.14:51:24::SCWBDomain::0/include -I.

TRACE::2024-10-02.14:51:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-02.14:51:25::SCWBDomain::9_0/include -I.

TRACE::2024-10-02.14:51:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2024-10-02.14:51:25::SCWBDomain::_cortexa9_0/include -I.

TRACE::2024-10-02.14:51:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-02.14:51:25::SCWBDomain::9_0/include -I.

TRACE::2024-10-02.14:51:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2024-10-02.14:51:25::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-02.14:51:26::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2024-10-02.14:51:26::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-10-02.14:51:26::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2024-10-02.14:51:26::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                          -Wl,--gc-s
TRACE::2024-10-02.14:51:26::SCWBDomain::ections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-10-02.14:51:26::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-02.14:51:26::SCWSystem::Not a boot domain 
LOG::2024-10-02.14:51:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-02.14:51:26::SCWDomain::Generating domain artifcats
TRACE::2024-10-02.14:51:26::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-02.14:51:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/export/design_2/sw/design_2/qemu/
TRACE::2024-10-02.14:51:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/export/design_2/sw/design_2/standalone_domain/qemu/
TRACE::2024-10-02.14:51:26::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-02.14:51:26::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:51:26::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:51:26::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:51:26::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:51:26::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:51:26::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:51:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:51:26::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:51:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:51:26::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:51:26::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:51:26::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:51:26::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:51:26::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:51:26::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2024-10-02.14:51:26::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-02.14:51:26::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:51:26::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-02.14:51:26::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:51:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-02.14:51:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-02.14:51:26::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-10-02.14:51:26::SCWMssOS::doing bsp build ... 
TRACE::2024-10-02.14:51:26::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-10-02.14:51:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-02.14:51:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-02.14:51:26::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-02.14:51:26::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-02.14:51:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-02.14:51:27::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-02.14:51:27::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-02.14:51:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-02.14:51:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-02.14:51:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-02.14:51:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:51:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:51:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-02.14:51:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-02.14:51:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-02.14:51:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-02.14:51:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-02.14:51:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-02.14:51:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-02.14:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:51:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:51:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-02.14:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-02.14:51:28::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-02.14:51:28::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-02.14:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:51:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:51:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-02.14:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:51:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:51:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-02.14:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-02.14:51:28::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-02.14:51:28::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-02.14:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:51:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:51:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_3/src"

TRACE::2024-10-02.14:51:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-02.14:51:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-02.14:51:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-02.14:51:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-02.14:51:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-02.14:51:29::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-02.14:51:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:51:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:51:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-02.14:51:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:51:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:51:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-02.14:51:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-02.14:51:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-02.14:51:30::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-02.14:51:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-02.14:51:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-02.14:51:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-02.14:51:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-02.14:51:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-02.14:51:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:30::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-10-02.14:51:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-02.14:51:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-02.14:51:31::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-02.14:51:31::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:31::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-10-02.14:51:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-02.14:51:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-02.14:51:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-02.14:51:31::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:31::SCWMssOS::"Compiling ddrps"

TRACE::2024-10-02.14:51:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-02.14:51:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:51:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:51:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-02.14:51:31::SCWMssOS::"Compiling devcfg"

TRACE::2024-10-02.14:51:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-02.14:51:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-02.14:51:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-02.14:51:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:34::SCWMssOS::"Compiling dmaps"

TRACE::2024-10-02.14:51:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-02.14:51:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-02.14:51:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-02.14:51:36::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:36::SCWMssOS::"Compiling emacps"

TRACE::2024-10-02.14:51:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-02.14:51:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:51:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:51:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-02.14:51:39::SCWMssOS::"Compiling gpiops"

TRACE::2024-10-02.14:51:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-02.14:51:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-02.14:51:42::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-02.14:51:42::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-02.14:51:42::SCWMssOS::"Compiling gpio"

TRACE::2024-10-02.14:51:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-02.14:51:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:51:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:51:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-02.14:51:44::SCWMssOS::"Compiling qspips"

TRACE::2024-10-02.14:51:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-02.14:51:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:51:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:51:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-02.14:51:47::SCWMssOS::"Compiling scugic"

TRACE::2024-10-02.14:51:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-02.14:51:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-02.14:51:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-02.14:51:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:49::SCWMssOS::"Compiling scutimer"

TRACE::2024-10-02.14:51:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-02.14:51:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:51:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:51:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-02.14:51:50::SCWMssOS::"Compiling scuwdt"

TRACE::2024-10-02.14:51:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_3/src"

TRACE::2024-10-02.14:51:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-02.14:51:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-02.14:51:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:51::SCWMssOS::"Compiling spips"

TRACE::2024-10-02.14:51:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-02.14:51:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-02.14:51:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-02.14:51:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-02.14:51:54::SCWMssOS::"Compiling standalone"

TRACE::2024-10-02.14:52:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-02.14:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:52:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:52:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-02.14:52:03::SCWMssOS::"Compiling ttcps"

TRACE::2024-10-02.14:52:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-02.14:52:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:52:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:52:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-02.14:52:05::SCWMssOS::"Compiling uartps"

TRACE::2024-10-02.14:52:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-02.14:52:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-02.14:52:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-02.14:52:07::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-02.14:52:07::SCWMssOS::"Compiling usbps"

TRACE::2024-10-02.14:52:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-02.14:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-02.14:52:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-02.14:52:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-02.14:52:10::SCWMssOS::"Compiling xadcps"

TRACE::2024-10-02.14:52:12::SCWMssOS::'Finished building libraries'

TRACE::2024-10-02.14:52:13::SCWMssOS::Copying to export directory.
TRACE::2024-10-02.14:52:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-02.14:52:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-02.14:52:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-02.14:52:13::SCWSystem::Completed Processing the sysconfig design_2
LOG::2024-10-02.14:52:13::SCWPlatform::Completed generating the artifacts for system configuration design_2
TRACE::2024-10-02.14:52:13::SCWPlatform::Started preparing the platform 
TRACE::2024-10-02.14:52:13::SCWSystem::Writing the bif file for system config design_2
TRACE::2024-10-02.14:52:13::SCWSystem::dir created 
TRACE::2024-10-02.14:52:13::SCWSystem::Writing the bif 
TRACE::2024-10-02.14:52:13::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-02.14:52:13::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-02.14:52:13::SCWPlatform::Completed generating the platform
TRACE::2024-10-02.14:52:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:52:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:52:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:52:13::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:52:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:52:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:52:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:52:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-02.14:52:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:52:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:52:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:52:13::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:52:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:52:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:52:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:52:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:52:13::SCWWriter::formatted JSON is {
	"platformName":	"design_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_2",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_2",
	"systems":	[{
			"systemName":	"design_2",
			"systemDesc":	"design_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"31ec798181f6a555840cab04914d1462",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6a6d8e0c6cf009589554e76d06b4f3b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-02.14:52:13::SCWPlatform::updated the xpfm file.
TRACE::2024-10-02.14:52:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw
TRACE::2024-10-02.14:52:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/hw/design_2_wrapper.xsa
TRACE::2024-10-02.14:52:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-02.14:52:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-10-02.14:52:13::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-10-02.14:52:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.14:52:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.14:52:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2024-10-02.14:52:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
