
IRBE-X_OBC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012520  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d8  080125e0  080125e0  000225e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012db8  08012db8  000301f4  2**0
                  CONTENTS
  4 .ARM          00000000  08012db8  08012db8  000301f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08012db8  08012db8  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012db8  08012db8  00022db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012dbc  08012dbc  00022dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08012dc0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000257c  200001f8  08012fb4  000301f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002774  08012fb4  00032774  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa13  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003868  00000000  00000000  0004ac2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001738  00000000  00000000  0004e498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015a0  00000000  00000000  0004fbd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001566a  00000000  00000000  00051170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e8d7  00000000  00000000  000667da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007869c  00000000  00000000  000850b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fd74d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006afc  00000000  00000000  000fd7a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001f8 	.word	0x200001f8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080125c4 	.word	0x080125c4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001fc 	.word	0x200001fc
 8000100:	080125c4 	.word	0x080125c4

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 fdcf 	bl	8001fdc <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fd1f 	bl	8001e8c <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 fdc1 	bl	8001fdc <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 fdb7 	bl	8001fdc <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 fd47 	bl	8001f10 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fd3d 	bl	8001f10 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_cfrcmple>:
 80004a4:	4684      	mov	ip, r0
 80004a6:	0008      	movs	r0, r1
 80004a8:	4661      	mov	r1, ip
 80004aa:	e7ff      	b.n	80004ac <__aeabi_cfcmpeq>

080004ac <__aeabi_cfcmpeq>:
 80004ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ae:	f000 fb55 	bl	8000b5c <__lesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d401      	bmi.n	80004ba <__aeabi_cfcmpeq+0xe>
 80004b6:	2100      	movs	r1, #0
 80004b8:	42c8      	cmn	r0, r1
 80004ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004bc <__aeabi_fcmpeq>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fae1 	bl	8000a84 <__eqsf2>
 80004c2:	4240      	negs	r0, r0
 80004c4:	3001      	adds	r0, #1
 80004c6:	bd10      	pop	{r4, pc}

080004c8 <__aeabi_fcmplt>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fb47 	bl	8000b5c <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	db01      	blt.n	80004d6 <__aeabi_fcmplt+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_fcmple>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fb3d 	bl	8000b5c <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	dd01      	ble.n	80004ea <__aeabi_fcmple+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)

080004f0 <__aeabi_fcmpgt>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 faed 	bl	8000ad0 <__gesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dc01      	bgt.n	80004fe <__aeabi_fcmpgt+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			; (mov r8, r8)

08000504 <__aeabi_fcmpge>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fae3 	bl	8000ad0 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	da01      	bge.n	8000512 <__aeabi_fcmpge+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			; (mov r8, r8)

08000518 <__aeabi_fadd>:
 8000518:	b5f0      	push	{r4, r5, r6, r7, lr}
 800051a:	46c6      	mov	lr, r8
 800051c:	0243      	lsls	r3, r0, #9
 800051e:	0a5b      	lsrs	r3, r3, #9
 8000520:	024e      	lsls	r6, r1, #9
 8000522:	0045      	lsls	r5, r0, #1
 8000524:	004f      	lsls	r7, r1, #1
 8000526:	00da      	lsls	r2, r3, #3
 8000528:	0fc4      	lsrs	r4, r0, #31
 800052a:	469c      	mov	ip, r3
 800052c:	0a70      	lsrs	r0, r6, #9
 800052e:	4690      	mov	r8, r2
 8000530:	b500      	push	{lr}
 8000532:	0e2d      	lsrs	r5, r5, #24
 8000534:	0e3f      	lsrs	r7, r7, #24
 8000536:	0fc9      	lsrs	r1, r1, #31
 8000538:	09b6      	lsrs	r6, r6, #6
 800053a:	428c      	cmp	r4, r1
 800053c:	d04b      	beq.n	80005d6 <__aeabi_fadd+0xbe>
 800053e:	1bea      	subs	r2, r5, r7
 8000540:	2a00      	cmp	r2, #0
 8000542:	dd36      	ble.n	80005b2 <__aeabi_fadd+0x9a>
 8000544:	2f00      	cmp	r7, #0
 8000546:	d061      	beq.n	800060c <__aeabi_fadd+0xf4>
 8000548:	2dff      	cmp	r5, #255	; 0xff
 800054a:	d100      	bne.n	800054e <__aeabi_fadd+0x36>
 800054c:	e0ad      	b.n	80006aa <__aeabi_fadd+0x192>
 800054e:	2380      	movs	r3, #128	; 0x80
 8000550:	04db      	lsls	r3, r3, #19
 8000552:	431e      	orrs	r6, r3
 8000554:	2a1b      	cmp	r2, #27
 8000556:	dc00      	bgt.n	800055a <__aeabi_fadd+0x42>
 8000558:	e0d3      	b.n	8000702 <__aeabi_fadd+0x1ea>
 800055a:	2001      	movs	r0, #1
 800055c:	4643      	mov	r3, r8
 800055e:	1a18      	subs	r0, r3, r0
 8000560:	0143      	lsls	r3, r0, #5
 8000562:	d400      	bmi.n	8000566 <__aeabi_fadd+0x4e>
 8000564:	e08c      	b.n	8000680 <__aeabi_fadd+0x168>
 8000566:	0180      	lsls	r0, r0, #6
 8000568:	0987      	lsrs	r7, r0, #6
 800056a:	0038      	movs	r0, r7
 800056c:	f002 fd12 	bl	8002f94 <__clzsi2>
 8000570:	3805      	subs	r0, #5
 8000572:	4087      	lsls	r7, r0
 8000574:	4285      	cmp	r5, r0
 8000576:	dc00      	bgt.n	800057a <__aeabi_fadd+0x62>
 8000578:	e0b6      	b.n	80006e8 <__aeabi_fadd+0x1d0>
 800057a:	1a2d      	subs	r5, r5, r0
 800057c:	48b3      	ldr	r0, [pc, #716]	; (800084c <__aeabi_fadd+0x334>)
 800057e:	4038      	ands	r0, r7
 8000580:	0743      	lsls	r3, r0, #29
 8000582:	d004      	beq.n	800058e <__aeabi_fadd+0x76>
 8000584:	230f      	movs	r3, #15
 8000586:	4003      	ands	r3, r0
 8000588:	2b04      	cmp	r3, #4
 800058a:	d000      	beq.n	800058e <__aeabi_fadd+0x76>
 800058c:	3004      	adds	r0, #4
 800058e:	0143      	lsls	r3, r0, #5
 8000590:	d400      	bmi.n	8000594 <__aeabi_fadd+0x7c>
 8000592:	e078      	b.n	8000686 <__aeabi_fadd+0x16e>
 8000594:	1c6a      	adds	r2, r5, #1
 8000596:	2dfe      	cmp	r5, #254	; 0xfe
 8000598:	d065      	beq.n	8000666 <__aeabi_fadd+0x14e>
 800059a:	0180      	lsls	r0, r0, #6
 800059c:	0a43      	lsrs	r3, r0, #9
 800059e:	469c      	mov	ip, r3
 80005a0:	b2d2      	uxtb	r2, r2
 80005a2:	4663      	mov	r3, ip
 80005a4:	05d0      	lsls	r0, r2, #23
 80005a6:	4318      	orrs	r0, r3
 80005a8:	07e4      	lsls	r4, r4, #31
 80005aa:	4320      	orrs	r0, r4
 80005ac:	bc80      	pop	{r7}
 80005ae:	46b8      	mov	r8, r7
 80005b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b2:	2a00      	cmp	r2, #0
 80005b4:	d035      	beq.n	8000622 <__aeabi_fadd+0x10a>
 80005b6:	1b7a      	subs	r2, r7, r5
 80005b8:	2d00      	cmp	r5, #0
 80005ba:	d000      	beq.n	80005be <__aeabi_fadd+0xa6>
 80005bc:	e0af      	b.n	800071e <__aeabi_fadd+0x206>
 80005be:	4643      	mov	r3, r8
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d100      	bne.n	80005c6 <__aeabi_fadd+0xae>
 80005c4:	e0a7      	b.n	8000716 <__aeabi_fadd+0x1fe>
 80005c6:	1e53      	subs	r3, r2, #1
 80005c8:	2a01      	cmp	r2, #1
 80005ca:	d100      	bne.n	80005ce <__aeabi_fadd+0xb6>
 80005cc:	e12f      	b.n	800082e <__aeabi_fadd+0x316>
 80005ce:	2aff      	cmp	r2, #255	; 0xff
 80005d0:	d069      	beq.n	80006a6 <__aeabi_fadd+0x18e>
 80005d2:	001a      	movs	r2, r3
 80005d4:	e0aa      	b.n	800072c <__aeabi_fadd+0x214>
 80005d6:	1be9      	subs	r1, r5, r7
 80005d8:	2900      	cmp	r1, #0
 80005da:	dd70      	ble.n	80006be <__aeabi_fadd+0x1a6>
 80005dc:	2f00      	cmp	r7, #0
 80005de:	d037      	beq.n	8000650 <__aeabi_fadd+0x138>
 80005e0:	2dff      	cmp	r5, #255	; 0xff
 80005e2:	d062      	beq.n	80006aa <__aeabi_fadd+0x192>
 80005e4:	2380      	movs	r3, #128	; 0x80
 80005e6:	04db      	lsls	r3, r3, #19
 80005e8:	431e      	orrs	r6, r3
 80005ea:	291b      	cmp	r1, #27
 80005ec:	dc00      	bgt.n	80005f0 <__aeabi_fadd+0xd8>
 80005ee:	e0b0      	b.n	8000752 <__aeabi_fadd+0x23a>
 80005f0:	2001      	movs	r0, #1
 80005f2:	4440      	add	r0, r8
 80005f4:	0143      	lsls	r3, r0, #5
 80005f6:	d543      	bpl.n	8000680 <__aeabi_fadd+0x168>
 80005f8:	3501      	adds	r5, #1
 80005fa:	2dff      	cmp	r5, #255	; 0xff
 80005fc:	d033      	beq.n	8000666 <__aeabi_fadd+0x14e>
 80005fe:	2301      	movs	r3, #1
 8000600:	4a93      	ldr	r2, [pc, #588]	; (8000850 <__aeabi_fadd+0x338>)
 8000602:	4003      	ands	r3, r0
 8000604:	0840      	lsrs	r0, r0, #1
 8000606:	4010      	ands	r0, r2
 8000608:	4318      	orrs	r0, r3
 800060a:	e7b9      	b.n	8000580 <__aeabi_fadd+0x68>
 800060c:	2e00      	cmp	r6, #0
 800060e:	d100      	bne.n	8000612 <__aeabi_fadd+0xfa>
 8000610:	e083      	b.n	800071a <__aeabi_fadd+0x202>
 8000612:	1e51      	subs	r1, r2, #1
 8000614:	2a01      	cmp	r2, #1
 8000616:	d100      	bne.n	800061a <__aeabi_fadd+0x102>
 8000618:	e0d8      	b.n	80007cc <__aeabi_fadd+0x2b4>
 800061a:	2aff      	cmp	r2, #255	; 0xff
 800061c:	d045      	beq.n	80006aa <__aeabi_fadd+0x192>
 800061e:	000a      	movs	r2, r1
 8000620:	e798      	b.n	8000554 <__aeabi_fadd+0x3c>
 8000622:	27fe      	movs	r7, #254	; 0xfe
 8000624:	1c6a      	adds	r2, r5, #1
 8000626:	4217      	tst	r7, r2
 8000628:	d000      	beq.n	800062c <__aeabi_fadd+0x114>
 800062a:	e086      	b.n	800073a <__aeabi_fadd+0x222>
 800062c:	2d00      	cmp	r5, #0
 800062e:	d000      	beq.n	8000632 <__aeabi_fadd+0x11a>
 8000630:	e0b7      	b.n	80007a2 <__aeabi_fadd+0x28a>
 8000632:	4643      	mov	r3, r8
 8000634:	2b00      	cmp	r3, #0
 8000636:	d100      	bne.n	800063a <__aeabi_fadd+0x122>
 8000638:	e0f3      	b.n	8000822 <__aeabi_fadd+0x30a>
 800063a:	2200      	movs	r2, #0
 800063c:	2e00      	cmp	r6, #0
 800063e:	d0b0      	beq.n	80005a2 <__aeabi_fadd+0x8a>
 8000640:	1b98      	subs	r0, r3, r6
 8000642:	0143      	lsls	r3, r0, #5
 8000644:	d400      	bmi.n	8000648 <__aeabi_fadd+0x130>
 8000646:	e0fa      	b.n	800083e <__aeabi_fadd+0x326>
 8000648:	4643      	mov	r3, r8
 800064a:	000c      	movs	r4, r1
 800064c:	1af0      	subs	r0, r6, r3
 800064e:	e797      	b.n	8000580 <__aeabi_fadd+0x68>
 8000650:	2e00      	cmp	r6, #0
 8000652:	d100      	bne.n	8000656 <__aeabi_fadd+0x13e>
 8000654:	e0c8      	b.n	80007e8 <__aeabi_fadd+0x2d0>
 8000656:	1e4a      	subs	r2, r1, #1
 8000658:	2901      	cmp	r1, #1
 800065a:	d100      	bne.n	800065e <__aeabi_fadd+0x146>
 800065c:	e0ae      	b.n	80007bc <__aeabi_fadd+0x2a4>
 800065e:	29ff      	cmp	r1, #255	; 0xff
 8000660:	d023      	beq.n	80006aa <__aeabi_fadd+0x192>
 8000662:	0011      	movs	r1, r2
 8000664:	e7c1      	b.n	80005ea <__aeabi_fadd+0xd2>
 8000666:	2300      	movs	r3, #0
 8000668:	22ff      	movs	r2, #255	; 0xff
 800066a:	469c      	mov	ip, r3
 800066c:	e799      	b.n	80005a2 <__aeabi_fadd+0x8a>
 800066e:	21fe      	movs	r1, #254	; 0xfe
 8000670:	1c6a      	adds	r2, r5, #1
 8000672:	4211      	tst	r1, r2
 8000674:	d077      	beq.n	8000766 <__aeabi_fadd+0x24e>
 8000676:	2aff      	cmp	r2, #255	; 0xff
 8000678:	d0f5      	beq.n	8000666 <__aeabi_fadd+0x14e>
 800067a:	0015      	movs	r5, r2
 800067c:	4446      	add	r6, r8
 800067e:	0870      	lsrs	r0, r6, #1
 8000680:	0743      	lsls	r3, r0, #29
 8000682:	d000      	beq.n	8000686 <__aeabi_fadd+0x16e>
 8000684:	e77e      	b.n	8000584 <__aeabi_fadd+0x6c>
 8000686:	08c3      	lsrs	r3, r0, #3
 8000688:	2dff      	cmp	r5, #255	; 0xff
 800068a:	d00e      	beq.n	80006aa <__aeabi_fadd+0x192>
 800068c:	025b      	lsls	r3, r3, #9
 800068e:	0a5b      	lsrs	r3, r3, #9
 8000690:	469c      	mov	ip, r3
 8000692:	b2ea      	uxtb	r2, r5
 8000694:	e785      	b.n	80005a2 <__aeabi_fadd+0x8a>
 8000696:	2e00      	cmp	r6, #0
 8000698:	d007      	beq.n	80006aa <__aeabi_fadd+0x192>
 800069a:	2280      	movs	r2, #128	; 0x80
 800069c:	03d2      	lsls	r2, r2, #15
 800069e:	4213      	tst	r3, r2
 80006a0:	d003      	beq.n	80006aa <__aeabi_fadd+0x192>
 80006a2:	4210      	tst	r0, r2
 80006a4:	d101      	bne.n	80006aa <__aeabi_fadd+0x192>
 80006a6:	000c      	movs	r4, r1
 80006a8:	0003      	movs	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d0db      	beq.n	8000666 <__aeabi_fadd+0x14e>
 80006ae:	2080      	movs	r0, #128	; 0x80
 80006b0:	03c0      	lsls	r0, r0, #15
 80006b2:	4318      	orrs	r0, r3
 80006b4:	0240      	lsls	r0, r0, #9
 80006b6:	0a43      	lsrs	r3, r0, #9
 80006b8:	469c      	mov	ip, r3
 80006ba:	22ff      	movs	r2, #255	; 0xff
 80006bc:	e771      	b.n	80005a2 <__aeabi_fadd+0x8a>
 80006be:	2900      	cmp	r1, #0
 80006c0:	d0d5      	beq.n	800066e <__aeabi_fadd+0x156>
 80006c2:	1b7a      	subs	r2, r7, r5
 80006c4:	2d00      	cmp	r5, #0
 80006c6:	d160      	bne.n	800078a <__aeabi_fadd+0x272>
 80006c8:	4643      	mov	r3, r8
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d024      	beq.n	8000718 <__aeabi_fadd+0x200>
 80006ce:	1e53      	subs	r3, r2, #1
 80006d0:	2a01      	cmp	r2, #1
 80006d2:	d073      	beq.n	80007bc <__aeabi_fadd+0x2a4>
 80006d4:	2aff      	cmp	r2, #255	; 0xff
 80006d6:	d0e7      	beq.n	80006a8 <__aeabi_fadd+0x190>
 80006d8:	001a      	movs	r2, r3
 80006da:	2a1b      	cmp	r2, #27
 80006dc:	dc00      	bgt.n	80006e0 <__aeabi_fadd+0x1c8>
 80006de:	e085      	b.n	80007ec <__aeabi_fadd+0x2d4>
 80006e0:	2001      	movs	r0, #1
 80006e2:	003d      	movs	r5, r7
 80006e4:	1980      	adds	r0, r0, r6
 80006e6:	e785      	b.n	80005f4 <__aeabi_fadd+0xdc>
 80006e8:	2320      	movs	r3, #32
 80006ea:	003a      	movs	r2, r7
 80006ec:	1b45      	subs	r5, r0, r5
 80006ee:	0038      	movs	r0, r7
 80006f0:	3501      	adds	r5, #1
 80006f2:	40ea      	lsrs	r2, r5
 80006f4:	1b5d      	subs	r5, r3, r5
 80006f6:	40a8      	lsls	r0, r5
 80006f8:	1e43      	subs	r3, r0, #1
 80006fa:	4198      	sbcs	r0, r3
 80006fc:	2500      	movs	r5, #0
 80006fe:	4310      	orrs	r0, r2
 8000700:	e73e      	b.n	8000580 <__aeabi_fadd+0x68>
 8000702:	2320      	movs	r3, #32
 8000704:	0030      	movs	r0, r6
 8000706:	1a9b      	subs	r3, r3, r2
 8000708:	0031      	movs	r1, r6
 800070a:	4098      	lsls	r0, r3
 800070c:	40d1      	lsrs	r1, r2
 800070e:	1e43      	subs	r3, r0, #1
 8000710:	4198      	sbcs	r0, r3
 8000712:	4308      	orrs	r0, r1
 8000714:	e722      	b.n	800055c <__aeabi_fadd+0x44>
 8000716:	000c      	movs	r4, r1
 8000718:	0003      	movs	r3, r0
 800071a:	0015      	movs	r5, r2
 800071c:	e7b4      	b.n	8000688 <__aeabi_fadd+0x170>
 800071e:	2fff      	cmp	r7, #255	; 0xff
 8000720:	d0c1      	beq.n	80006a6 <__aeabi_fadd+0x18e>
 8000722:	2380      	movs	r3, #128	; 0x80
 8000724:	4640      	mov	r0, r8
 8000726:	04db      	lsls	r3, r3, #19
 8000728:	4318      	orrs	r0, r3
 800072a:	4680      	mov	r8, r0
 800072c:	2a1b      	cmp	r2, #27
 800072e:	dd51      	ble.n	80007d4 <__aeabi_fadd+0x2bc>
 8000730:	2001      	movs	r0, #1
 8000732:	000c      	movs	r4, r1
 8000734:	003d      	movs	r5, r7
 8000736:	1a30      	subs	r0, r6, r0
 8000738:	e712      	b.n	8000560 <__aeabi_fadd+0x48>
 800073a:	4643      	mov	r3, r8
 800073c:	1b9f      	subs	r7, r3, r6
 800073e:	017b      	lsls	r3, r7, #5
 8000740:	d42b      	bmi.n	800079a <__aeabi_fadd+0x282>
 8000742:	2f00      	cmp	r7, #0
 8000744:	d000      	beq.n	8000748 <__aeabi_fadd+0x230>
 8000746:	e710      	b.n	800056a <__aeabi_fadd+0x52>
 8000748:	2300      	movs	r3, #0
 800074a:	2400      	movs	r4, #0
 800074c:	2200      	movs	r2, #0
 800074e:	469c      	mov	ip, r3
 8000750:	e727      	b.n	80005a2 <__aeabi_fadd+0x8a>
 8000752:	2320      	movs	r3, #32
 8000754:	0032      	movs	r2, r6
 8000756:	0030      	movs	r0, r6
 8000758:	40ca      	lsrs	r2, r1
 800075a:	1a59      	subs	r1, r3, r1
 800075c:	4088      	lsls	r0, r1
 800075e:	1e43      	subs	r3, r0, #1
 8000760:	4198      	sbcs	r0, r3
 8000762:	4310      	orrs	r0, r2
 8000764:	e745      	b.n	80005f2 <__aeabi_fadd+0xda>
 8000766:	2d00      	cmp	r5, #0
 8000768:	d14a      	bne.n	8000800 <__aeabi_fadd+0x2e8>
 800076a:	4643      	mov	r3, r8
 800076c:	2b00      	cmp	r3, #0
 800076e:	d063      	beq.n	8000838 <__aeabi_fadd+0x320>
 8000770:	2200      	movs	r2, #0
 8000772:	2e00      	cmp	r6, #0
 8000774:	d100      	bne.n	8000778 <__aeabi_fadd+0x260>
 8000776:	e714      	b.n	80005a2 <__aeabi_fadd+0x8a>
 8000778:	0030      	movs	r0, r6
 800077a:	4440      	add	r0, r8
 800077c:	0143      	lsls	r3, r0, #5
 800077e:	d400      	bmi.n	8000782 <__aeabi_fadd+0x26a>
 8000780:	e77e      	b.n	8000680 <__aeabi_fadd+0x168>
 8000782:	4b32      	ldr	r3, [pc, #200]	; (800084c <__aeabi_fadd+0x334>)
 8000784:	3501      	adds	r5, #1
 8000786:	4018      	ands	r0, r3
 8000788:	e77a      	b.n	8000680 <__aeabi_fadd+0x168>
 800078a:	2fff      	cmp	r7, #255	; 0xff
 800078c:	d08c      	beq.n	80006a8 <__aeabi_fadd+0x190>
 800078e:	2380      	movs	r3, #128	; 0x80
 8000790:	4641      	mov	r1, r8
 8000792:	04db      	lsls	r3, r3, #19
 8000794:	4319      	orrs	r1, r3
 8000796:	4688      	mov	r8, r1
 8000798:	e79f      	b.n	80006da <__aeabi_fadd+0x1c2>
 800079a:	4643      	mov	r3, r8
 800079c:	000c      	movs	r4, r1
 800079e:	1af7      	subs	r7, r6, r3
 80007a0:	e6e3      	b.n	800056a <__aeabi_fadd+0x52>
 80007a2:	4642      	mov	r2, r8
 80007a4:	2a00      	cmp	r2, #0
 80007a6:	d000      	beq.n	80007aa <__aeabi_fadd+0x292>
 80007a8:	e775      	b.n	8000696 <__aeabi_fadd+0x17e>
 80007aa:	2e00      	cmp	r6, #0
 80007ac:	d000      	beq.n	80007b0 <__aeabi_fadd+0x298>
 80007ae:	e77a      	b.n	80006a6 <__aeabi_fadd+0x18e>
 80007b0:	2380      	movs	r3, #128	; 0x80
 80007b2:	03db      	lsls	r3, r3, #15
 80007b4:	2400      	movs	r4, #0
 80007b6:	469c      	mov	ip, r3
 80007b8:	22ff      	movs	r2, #255	; 0xff
 80007ba:	e6f2      	b.n	80005a2 <__aeabi_fadd+0x8a>
 80007bc:	0030      	movs	r0, r6
 80007be:	4440      	add	r0, r8
 80007c0:	2501      	movs	r5, #1
 80007c2:	0143      	lsls	r3, r0, #5
 80007c4:	d400      	bmi.n	80007c8 <__aeabi_fadd+0x2b0>
 80007c6:	e75b      	b.n	8000680 <__aeabi_fadd+0x168>
 80007c8:	2502      	movs	r5, #2
 80007ca:	e718      	b.n	80005fe <__aeabi_fadd+0xe6>
 80007cc:	4643      	mov	r3, r8
 80007ce:	2501      	movs	r5, #1
 80007d0:	1b98      	subs	r0, r3, r6
 80007d2:	e6c5      	b.n	8000560 <__aeabi_fadd+0x48>
 80007d4:	2320      	movs	r3, #32
 80007d6:	4644      	mov	r4, r8
 80007d8:	4640      	mov	r0, r8
 80007da:	40d4      	lsrs	r4, r2
 80007dc:	1a9a      	subs	r2, r3, r2
 80007de:	4090      	lsls	r0, r2
 80007e0:	1e43      	subs	r3, r0, #1
 80007e2:	4198      	sbcs	r0, r3
 80007e4:	4320      	orrs	r0, r4
 80007e6:	e7a4      	b.n	8000732 <__aeabi_fadd+0x21a>
 80007e8:	000d      	movs	r5, r1
 80007ea:	e74d      	b.n	8000688 <__aeabi_fadd+0x170>
 80007ec:	2320      	movs	r3, #32
 80007ee:	4641      	mov	r1, r8
 80007f0:	4640      	mov	r0, r8
 80007f2:	40d1      	lsrs	r1, r2
 80007f4:	1a9a      	subs	r2, r3, r2
 80007f6:	4090      	lsls	r0, r2
 80007f8:	1e43      	subs	r3, r0, #1
 80007fa:	4198      	sbcs	r0, r3
 80007fc:	4308      	orrs	r0, r1
 80007fe:	e770      	b.n	80006e2 <__aeabi_fadd+0x1ca>
 8000800:	4642      	mov	r2, r8
 8000802:	2a00      	cmp	r2, #0
 8000804:	d100      	bne.n	8000808 <__aeabi_fadd+0x2f0>
 8000806:	e74f      	b.n	80006a8 <__aeabi_fadd+0x190>
 8000808:	2e00      	cmp	r6, #0
 800080a:	d100      	bne.n	800080e <__aeabi_fadd+0x2f6>
 800080c:	e74d      	b.n	80006aa <__aeabi_fadd+0x192>
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	03d2      	lsls	r2, r2, #15
 8000812:	4213      	tst	r3, r2
 8000814:	d100      	bne.n	8000818 <__aeabi_fadd+0x300>
 8000816:	e748      	b.n	80006aa <__aeabi_fadd+0x192>
 8000818:	4210      	tst	r0, r2
 800081a:	d000      	beq.n	800081e <__aeabi_fadd+0x306>
 800081c:	e745      	b.n	80006aa <__aeabi_fadd+0x192>
 800081e:	0003      	movs	r3, r0
 8000820:	e743      	b.n	80006aa <__aeabi_fadd+0x192>
 8000822:	2e00      	cmp	r6, #0
 8000824:	d090      	beq.n	8000748 <__aeabi_fadd+0x230>
 8000826:	000c      	movs	r4, r1
 8000828:	4684      	mov	ip, r0
 800082a:	2200      	movs	r2, #0
 800082c:	e6b9      	b.n	80005a2 <__aeabi_fadd+0x8a>
 800082e:	4643      	mov	r3, r8
 8000830:	000c      	movs	r4, r1
 8000832:	1af0      	subs	r0, r6, r3
 8000834:	3501      	adds	r5, #1
 8000836:	e693      	b.n	8000560 <__aeabi_fadd+0x48>
 8000838:	4684      	mov	ip, r0
 800083a:	2200      	movs	r2, #0
 800083c:	e6b1      	b.n	80005a2 <__aeabi_fadd+0x8a>
 800083e:	2800      	cmp	r0, #0
 8000840:	d000      	beq.n	8000844 <__aeabi_fadd+0x32c>
 8000842:	e71d      	b.n	8000680 <__aeabi_fadd+0x168>
 8000844:	2300      	movs	r3, #0
 8000846:	2400      	movs	r4, #0
 8000848:	469c      	mov	ip, r3
 800084a:	e6aa      	b.n	80005a2 <__aeabi_fadd+0x8a>
 800084c:	fbffffff 	.word	0xfbffffff
 8000850:	7dffffff 	.word	0x7dffffff

08000854 <__aeabi_fdiv>:
 8000854:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000856:	464f      	mov	r7, r9
 8000858:	4646      	mov	r6, r8
 800085a:	46d6      	mov	lr, sl
 800085c:	0245      	lsls	r5, r0, #9
 800085e:	b5c0      	push	{r6, r7, lr}
 8000860:	0047      	lsls	r7, r0, #1
 8000862:	1c0c      	adds	r4, r1, #0
 8000864:	0a6d      	lsrs	r5, r5, #9
 8000866:	0e3f      	lsrs	r7, r7, #24
 8000868:	0fc6      	lsrs	r6, r0, #31
 800086a:	2f00      	cmp	r7, #0
 800086c:	d100      	bne.n	8000870 <__aeabi_fdiv+0x1c>
 800086e:	e070      	b.n	8000952 <__aeabi_fdiv+0xfe>
 8000870:	2fff      	cmp	r7, #255	; 0xff
 8000872:	d100      	bne.n	8000876 <__aeabi_fdiv+0x22>
 8000874:	e075      	b.n	8000962 <__aeabi_fdiv+0x10e>
 8000876:	00eb      	lsls	r3, r5, #3
 8000878:	2580      	movs	r5, #128	; 0x80
 800087a:	04ed      	lsls	r5, r5, #19
 800087c:	431d      	orrs	r5, r3
 800087e:	2300      	movs	r3, #0
 8000880:	4699      	mov	r9, r3
 8000882:	469a      	mov	sl, r3
 8000884:	3f7f      	subs	r7, #127	; 0x7f
 8000886:	0260      	lsls	r0, r4, #9
 8000888:	0a43      	lsrs	r3, r0, #9
 800088a:	4698      	mov	r8, r3
 800088c:	0063      	lsls	r3, r4, #1
 800088e:	0e1b      	lsrs	r3, r3, #24
 8000890:	0fe4      	lsrs	r4, r4, #31
 8000892:	2b00      	cmp	r3, #0
 8000894:	d04e      	beq.n	8000934 <__aeabi_fdiv+0xe0>
 8000896:	2bff      	cmp	r3, #255	; 0xff
 8000898:	d046      	beq.n	8000928 <__aeabi_fdiv+0xd4>
 800089a:	4642      	mov	r2, r8
 800089c:	00d0      	lsls	r0, r2, #3
 800089e:	2280      	movs	r2, #128	; 0x80
 80008a0:	04d2      	lsls	r2, r2, #19
 80008a2:	4302      	orrs	r2, r0
 80008a4:	4690      	mov	r8, r2
 80008a6:	2200      	movs	r2, #0
 80008a8:	3b7f      	subs	r3, #127	; 0x7f
 80008aa:	0031      	movs	r1, r6
 80008ac:	1aff      	subs	r7, r7, r3
 80008ae:	464b      	mov	r3, r9
 80008b0:	4061      	eors	r1, r4
 80008b2:	b2c9      	uxtb	r1, r1
 80008b4:	4313      	orrs	r3, r2
 80008b6:	2b0f      	cmp	r3, #15
 80008b8:	d900      	bls.n	80008bc <__aeabi_fdiv+0x68>
 80008ba:	e0b5      	b.n	8000a28 <__aeabi_fdiv+0x1d4>
 80008bc:	486e      	ldr	r0, [pc, #440]	; (8000a78 <__aeabi_fdiv+0x224>)
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	58c3      	ldr	r3, [r0, r3]
 80008c2:	469f      	mov	pc, r3
 80008c4:	2300      	movs	r3, #0
 80008c6:	4698      	mov	r8, r3
 80008c8:	0026      	movs	r6, r4
 80008ca:	4645      	mov	r5, r8
 80008cc:	4692      	mov	sl, r2
 80008ce:	4653      	mov	r3, sl
 80008d0:	2b02      	cmp	r3, #2
 80008d2:	d100      	bne.n	80008d6 <__aeabi_fdiv+0x82>
 80008d4:	e089      	b.n	80009ea <__aeabi_fdiv+0x196>
 80008d6:	2b03      	cmp	r3, #3
 80008d8:	d100      	bne.n	80008dc <__aeabi_fdiv+0x88>
 80008da:	e09e      	b.n	8000a1a <__aeabi_fdiv+0x1c6>
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d018      	beq.n	8000912 <__aeabi_fdiv+0xbe>
 80008e0:	003b      	movs	r3, r7
 80008e2:	337f      	adds	r3, #127	; 0x7f
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	dd69      	ble.n	80009bc <__aeabi_fdiv+0x168>
 80008e8:	076a      	lsls	r2, r5, #29
 80008ea:	d004      	beq.n	80008f6 <__aeabi_fdiv+0xa2>
 80008ec:	220f      	movs	r2, #15
 80008ee:	402a      	ands	r2, r5
 80008f0:	2a04      	cmp	r2, #4
 80008f2:	d000      	beq.n	80008f6 <__aeabi_fdiv+0xa2>
 80008f4:	3504      	adds	r5, #4
 80008f6:	012a      	lsls	r2, r5, #4
 80008f8:	d503      	bpl.n	8000902 <__aeabi_fdiv+0xae>
 80008fa:	4b60      	ldr	r3, [pc, #384]	; (8000a7c <__aeabi_fdiv+0x228>)
 80008fc:	401d      	ands	r5, r3
 80008fe:	003b      	movs	r3, r7
 8000900:	3380      	adds	r3, #128	; 0x80
 8000902:	2bfe      	cmp	r3, #254	; 0xfe
 8000904:	dd00      	ble.n	8000908 <__aeabi_fdiv+0xb4>
 8000906:	e070      	b.n	80009ea <__aeabi_fdiv+0x196>
 8000908:	01ad      	lsls	r5, r5, #6
 800090a:	0a6d      	lsrs	r5, r5, #9
 800090c:	b2d8      	uxtb	r0, r3
 800090e:	e002      	b.n	8000916 <__aeabi_fdiv+0xc2>
 8000910:	000e      	movs	r6, r1
 8000912:	2000      	movs	r0, #0
 8000914:	2500      	movs	r5, #0
 8000916:	05c0      	lsls	r0, r0, #23
 8000918:	4328      	orrs	r0, r5
 800091a:	07f6      	lsls	r6, r6, #31
 800091c:	4330      	orrs	r0, r6
 800091e:	bce0      	pop	{r5, r6, r7}
 8000920:	46ba      	mov	sl, r7
 8000922:	46b1      	mov	r9, r6
 8000924:	46a8      	mov	r8, r5
 8000926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000928:	4643      	mov	r3, r8
 800092a:	2b00      	cmp	r3, #0
 800092c:	d13f      	bne.n	80009ae <__aeabi_fdiv+0x15a>
 800092e:	2202      	movs	r2, #2
 8000930:	3fff      	subs	r7, #255	; 0xff
 8000932:	e003      	b.n	800093c <__aeabi_fdiv+0xe8>
 8000934:	4643      	mov	r3, r8
 8000936:	2b00      	cmp	r3, #0
 8000938:	d12d      	bne.n	8000996 <__aeabi_fdiv+0x142>
 800093a:	2201      	movs	r2, #1
 800093c:	0031      	movs	r1, r6
 800093e:	464b      	mov	r3, r9
 8000940:	4061      	eors	r1, r4
 8000942:	b2c9      	uxtb	r1, r1
 8000944:	4313      	orrs	r3, r2
 8000946:	2b0f      	cmp	r3, #15
 8000948:	d834      	bhi.n	80009b4 <__aeabi_fdiv+0x160>
 800094a:	484d      	ldr	r0, [pc, #308]	; (8000a80 <__aeabi_fdiv+0x22c>)
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	58c3      	ldr	r3, [r0, r3]
 8000950:	469f      	mov	pc, r3
 8000952:	2d00      	cmp	r5, #0
 8000954:	d113      	bne.n	800097e <__aeabi_fdiv+0x12a>
 8000956:	2304      	movs	r3, #4
 8000958:	4699      	mov	r9, r3
 800095a:	3b03      	subs	r3, #3
 800095c:	2700      	movs	r7, #0
 800095e:	469a      	mov	sl, r3
 8000960:	e791      	b.n	8000886 <__aeabi_fdiv+0x32>
 8000962:	2d00      	cmp	r5, #0
 8000964:	d105      	bne.n	8000972 <__aeabi_fdiv+0x11e>
 8000966:	2308      	movs	r3, #8
 8000968:	4699      	mov	r9, r3
 800096a:	3b06      	subs	r3, #6
 800096c:	27ff      	movs	r7, #255	; 0xff
 800096e:	469a      	mov	sl, r3
 8000970:	e789      	b.n	8000886 <__aeabi_fdiv+0x32>
 8000972:	230c      	movs	r3, #12
 8000974:	4699      	mov	r9, r3
 8000976:	3b09      	subs	r3, #9
 8000978:	27ff      	movs	r7, #255	; 0xff
 800097a:	469a      	mov	sl, r3
 800097c:	e783      	b.n	8000886 <__aeabi_fdiv+0x32>
 800097e:	0028      	movs	r0, r5
 8000980:	f002 fb08 	bl	8002f94 <__clzsi2>
 8000984:	2776      	movs	r7, #118	; 0x76
 8000986:	1f43      	subs	r3, r0, #5
 8000988:	409d      	lsls	r5, r3
 800098a:	2300      	movs	r3, #0
 800098c:	427f      	negs	r7, r7
 800098e:	4699      	mov	r9, r3
 8000990:	469a      	mov	sl, r3
 8000992:	1a3f      	subs	r7, r7, r0
 8000994:	e777      	b.n	8000886 <__aeabi_fdiv+0x32>
 8000996:	4640      	mov	r0, r8
 8000998:	f002 fafc 	bl	8002f94 <__clzsi2>
 800099c:	4642      	mov	r2, r8
 800099e:	1f43      	subs	r3, r0, #5
 80009a0:	409a      	lsls	r2, r3
 80009a2:	2376      	movs	r3, #118	; 0x76
 80009a4:	425b      	negs	r3, r3
 80009a6:	4690      	mov	r8, r2
 80009a8:	1a1b      	subs	r3, r3, r0
 80009aa:	2200      	movs	r2, #0
 80009ac:	e77d      	b.n	80008aa <__aeabi_fdiv+0x56>
 80009ae:	23ff      	movs	r3, #255	; 0xff
 80009b0:	2203      	movs	r2, #3
 80009b2:	e77a      	b.n	80008aa <__aeabi_fdiv+0x56>
 80009b4:	000e      	movs	r6, r1
 80009b6:	20ff      	movs	r0, #255	; 0xff
 80009b8:	2500      	movs	r5, #0
 80009ba:	e7ac      	b.n	8000916 <__aeabi_fdiv+0xc2>
 80009bc:	2001      	movs	r0, #1
 80009be:	1ac0      	subs	r0, r0, r3
 80009c0:	281b      	cmp	r0, #27
 80009c2:	dca6      	bgt.n	8000912 <__aeabi_fdiv+0xbe>
 80009c4:	379e      	adds	r7, #158	; 0x9e
 80009c6:	002a      	movs	r2, r5
 80009c8:	40bd      	lsls	r5, r7
 80009ca:	40c2      	lsrs	r2, r0
 80009cc:	1e6b      	subs	r3, r5, #1
 80009ce:	419d      	sbcs	r5, r3
 80009d0:	4315      	orrs	r5, r2
 80009d2:	076b      	lsls	r3, r5, #29
 80009d4:	d004      	beq.n	80009e0 <__aeabi_fdiv+0x18c>
 80009d6:	230f      	movs	r3, #15
 80009d8:	402b      	ands	r3, r5
 80009da:	2b04      	cmp	r3, #4
 80009dc:	d000      	beq.n	80009e0 <__aeabi_fdiv+0x18c>
 80009de:	3504      	adds	r5, #4
 80009e0:	016b      	lsls	r3, r5, #5
 80009e2:	d544      	bpl.n	8000a6e <__aeabi_fdiv+0x21a>
 80009e4:	2001      	movs	r0, #1
 80009e6:	2500      	movs	r5, #0
 80009e8:	e795      	b.n	8000916 <__aeabi_fdiv+0xc2>
 80009ea:	20ff      	movs	r0, #255	; 0xff
 80009ec:	2500      	movs	r5, #0
 80009ee:	e792      	b.n	8000916 <__aeabi_fdiv+0xc2>
 80009f0:	2580      	movs	r5, #128	; 0x80
 80009f2:	2600      	movs	r6, #0
 80009f4:	20ff      	movs	r0, #255	; 0xff
 80009f6:	03ed      	lsls	r5, r5, #15
 80009f8:	e78d      	b.n	8000916 <__aeabi_fdiv+0xc2>
 80009fa:	2300      	movs	r3, #0
 80009fc:	4698      	mov	r8, r3
 80009fe:	2080      	movs	r0, #128	; 0x80
 8000a00:	03c0      	lsls	r0, r0, #15
 8000a02:	4205      	tst	r5, r0
 8000a04:	d009      	beq.n	8000a1a <__aeabi_fdiv+0x1c6>
 8000a06:	4643      	mov	r3, r8
 8000a08:	4203      	tst	r3, r0
 8000a0a:	d106      	bne.n	8000a1a <__aeabi_fdiv+0x1c6>
 8000a0c:	4645      	mov	r5, r8
 8000a0e:	4305      	orrs	r5, r0
 8000a10:	026d      	lsls	r5, r5, #9
 8000a12:	0026      	movs	r6, r4
 8000a14:	20ff      	movs	r0, #255	; 0xff
 8000a16:	0a6d      	lsrs	r5, r5, #9
 8000a18:	e77d      	b.n	8000916 <__aeabi_fdiv+0xc2>
 8000a1a:	2080      	movs	r0, #128	; 0x80
 8000a1c:	03c0      	lsls	r0, r0, #15
 8000a1e:	4305      	orrs	r5, r0
 8000a20:	026d      	lsls	r5, r5, #9
 8000a22:	20ff      	movs	r0, #255	; 0xff
 8000a24:	0a6d      	lsrs	r5, r5, #9
 8000a26:	e776      	b.n	8000916 <__aeabi_fdiv+0xc2>
 8000a28:	4642      	mov	r2, r8
 8000a2a:	016b      	lsls	r3, r5, #5
 8000a2c:	0150      	lsls	r0, r2, #5
 8000a2e:	4283      	cmp	r3, r0
 8000a30:	d219      	bcs.n	8000a66 <__aeabi_fdiv+0x212>
 8000a32:	221b      	movs	r2, #27
 8000a34:	2500      	movs	r5, #0
 8000a36:	3f01      	subs	r7, #1
 8000a38:	2601      	movs	r6, #1
 8000a3a:	001c      	movs	r4, r3
 8000a3c:	006d      	lsls	r5, r5, #1
 8000a3e:	005b      	lsls	r3, r3, #1
 8000a40:	2c00      	cmp	r4, #0
 8000a42:	db01      	blt.n	8000a48 <__aeabi_fdiv+0x1f4>
 8000a44:	4298      	cmp	r0, r3
 8000a46:	d801      	bhi.n	8000a4c <__aeabi_fdiv+0x1f8>
 8000a48:	1a1b      	subs	r3, r3, r0
 8000a4a:	4335      	orrs	r5, r6
 8000a4c:	3a01      	subs	r2, #1
 8000a4e:	2a00      	cmp	r2, #0
 8000a50:	d1f3      	bne.n	8000a3a <__aeabi_fdiv+0x1e6>
 8000a52:	1e5a      	subs	r2, r3, #1
 8000a54:	4193      	sbcs	r3, r2
 8000a56:	431d      	orrs	r5, r3
 8000a58:	003b      	movs	r3, r7
 8000a5a:	337f      	adds	r3, #127	; 0x7f
 8000a5c:	000e      	movs	r6, r1
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	dd00      	ble.n	8000a64 <__aeabi_fdiv+0x210>
 8000a62:	e741      	b.n	80008e8 <__aeabi_fdiv+0x94>
 8000a64:	e7aa      	b.n	80009bc <__aeabi_fdiv+0x168>
 8000a66:	221a      	movs	r2, #26
 8000a68:	2501      	movs	r5, #1
 8000a6a:	1a1b      	subs	r3, r3, r0
 8000a6c:	e7e4      	b.n	8000a38 <__aeabi_fdiv+0x1e4>
 8000a6e:	01ad      	lsls	r5, r5, #6
 8000a70:	2000      	movs	r0, #0
 8000a72:	0a6d      	lsrs	r5, r5, #9
 8000a74:	e74f      	b.n	8000916 <__aeabi_fdiv+0xc2>
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	08012704 	.word	0x08012704
 8000a7c:	f7ffffff 	.word	0xf7ffffff
 8000a80:	08012744 	.word	0x08012744

08000a84 <__eqsf2>:
 8000a84:	b570      	push	{r4, r5, r6, lr}
 8000a86:	0042      	lsls	r2, r0, #1
 8000a88:	0245      	lsls	r5, r0, #9
 8000a8a:	024e      	lsls	r6, r1, #9
 8000a8c:	004c      	lsls	r4, r1, #1
 8000a8e:	0fc3      	lsrs	r3, r0, #31
 8000a90:	0a6d      	lsrs	r5, r5, #9
 8000a92:	2001      	movs	r0, #1
 8000a94:	0e12      	lsrs	r2, r2, #24
 8000a96:	0a76      	lsrs	r6, r6, #9
 8000a98:	0e24      	lsrs	r4, r4, #24
 8000a9a:	0fc9      	lsrs	r1, r1, #31
 8000a9c:	2aff      	cmp	r2, #255	; 0xff
 8000a9e:	d006      	beq.n	8000aae <__eqsf2+0x2a>
 8000aa0:	2cff      	cmp	r4, #255	; 0xff
 8000aa2:	d003      	beq.n	8000aac <__eqsf2+0x28>
 8000aa4:	42a2      	cmp	r2, r4
 8000aa6:	d101      	bne.n	8000aac <__eqsf2+0x28>
 8000aa8:	42b5      	cmp	r5, r6
 8000aaa:	d006      	beq.n	8000aba <__eqsf2+0x36>
 8000aac:	bd70      	pop	{r4, r5, r6, pc}
 8000aae:	2d00      	cmp	r5, #0
 8000ab0:	d1fc      	bne.n	8000aac <__eqsf2+0x28>
 8000ab2:	2cff      	cmp	r4, #255	; 0xff
 8000ab4:	d1fa      	bne.n	8000aac <__eqsf2+0x28>
 8000ab6:	2e00      	cmp	r6, #0
 8000ab8:	d1f8      	bne.n	8000aac <__eqsf2+0x28>
 8000aba:	428b      	cmp	r3, r1
 8000abc:	d006      	beq.n	8000acc <__eqsf2+0x48>
 8000abe:	2001      	movs	r0, #1
 8000ac0:	2a00      	cmp	r2, #0
 8000ac2:	d1f3      	bne.n	8000aac <__eqsf2+0x28>
 8000ac4:	0028      	movs	r0, r5
 8000ac6:	1e43      	subs	r3, r0, #1
 8000ac8:	4198      	sbcs	r0, r3
 8000aca:	e7ef      	b.n	8000aac <__eqsf2+0x28>
 8000acc:	2000      	movs	r0, #0
 8000ace:	e7ed      	b.n	8000aac <__eqsf2+0x28>

08000ad0 <__gesf2>:
 8000ad0:	b570      	push	{r4, r5, r6, lr}
 8000ad2:	0042      	lsls	r2, r0, #1
 8000ad4:	0245      	lsls	r5, r0, #9
 8000ad6:	024e      	lsls	r6, r1, #9
 8000ad8:	004c      	lsls	r4, r1, #1
 8000ada:	0fc3      	lsrs	r3, r0, #31
 8000adc:	0a6d      	lsrs	r5, r5, #9
 8000ade:	0e12      	lsrs	r2, r2, #24
 8000ae0:	0a76      	lsrs	r6, r6, #9
 8000ae2:	0e24      	lsrs	r4, r4, #24
 8000ae4:	0fc8      	lsrs	r0, r1, #31
 8000ae6:	2aff      	cmp	r2, #255	; 0xff
 8000ae8:	d01b      	beq.n	8000b22 <__gesf2+0x52>
 8000aea:	2cff      	cmp	r4, #255	; 0xff
 8000aec:	d00e      	beq.n	8000b0c <__gesf2+0x3c>
 8000aee:	2a00      	cmp	r2, #0
 8000af0:	d11b      	bne.n	8000b2a <__gesf2+0x5a>
 8000af2:	2c00      	cmp	r4, #0
 8000af4:	d101      	bne.n	8000afa <__gesf2+0x2a>
 8000af6:	2e00      	cmp	r6, #0
 8000af8:	d01c      	beq.n	8000b34 <__gesf2+0x64>
 8000afa:	2d00      	cmp	r5, #0
 8000afc:	d00c      	beq.n	8000b18 <__gesf2+0x48>
 8000afe:	4283      	cmp	r3, r0
 8000b00:	d01c      	beq.n	8000b3c <__gesf2+0x6c>
 8000b02:	2102      	movs	r1, #2
 8000b04:	1e58      	subs	r0, r3, #1
 8000b06:	4008      	ands	r0, r1
 8000b08:	3801      	subs	r0, #1
 8000b0a:	bd70      	pop	{r4, r5, r6, pc}
 8000b0c:	2e00      	cmp	r6, #0
 8000b0e:	d122      	bne.n	8000b56 <__gesf2+0x86>
 8000b10:	2a00      	cmp	r2, #0
 8000b12:	d1f4      	bne.n	8000afe <__gesf2+0x2e>
 8000b14:	2d00      	cmp	r5, #0
 8000b16:	d1f2      	bne.n	8000afe <__gesf2+0x2e>
 8000b18:	2800      	cmp	r0, #0
 8000b1a:	d1f6      	bne.n	8000b0a <__gesf2+0x3a>
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	4240      	negs	r0, r0
 8000b20:	e7f3      	b.n	8000b0a <__gesf2+0x3a>
 8000b22:	2d00      	cmp	r5, #0
 8000b24:	d117      	bne.n	8000b56 <__gesf2+0x86>
 8000b26:	2cff      	cmp	r4, #255	; 0xff
 8000b28:	d0f0      	beq.n	8000b0c <__gesf2+0x3c>
 8000b2a:	2c00      	cmp	r4, #0
 8000b2c:	d1e7      	bne.n	8000afe <__gesf2+0x2e>
 8000b2e:	2e00      	cmp	r6, #0
 8000b30:	d1e5      	bne.n	8000afe <__gesf2+0x2e>
 8000b32:	e7e6      	b.n	8000b02 <__gesf2+0x32>
 8000b34:	2000      	movs	r0, #0
 8000b36:	2d00      	cmp	r5, #0
 8000b38:	d0e7      	beq.n	8000b0a <__gesf2+0x3a>
 8000b3a:	e7e2      	b.n	8000b02 <__gesf2+0x32>
 8000b3c:	42a2      	cmp	r2, r4
 8000b3e:	dc05      	bgt.n	8000b4c <__gesf2+0x7c>
 8000b40:	dbea      	blt.n	8000b18 <__gesf2+0x48>
 8000b42:	42b5      	cmp	r5, r6
 8000b44:	d802      	bhi.n	8000b4c <__gesf2+0x7c>
 8000b46:	d3e7      	bcc.n	8000b18 <__gesf2+0x48>
 8000b48:	2000      	movs	r0, #0
 8000b4a:	e7de      	b.n	8000b0a <__gesf2+0x3a>
 8000b4c:	4243      	negs	r3, r0
 8000b4e:	4158      	adcs	r0, r3
 8000b50:	0040      	lsls	r0, r0, #1
 8000b52:	3801      	subs	r0, #1
 8000b54:	e7d9      	b.n	8000b0a <__gesf2+0x3a>
 8000b56:	2002      	movs	r0, #2
 8000b58:	4240      	negs	r0, r0
 8000b5a:	e7d6      	b.n	8000b0a <__gesf2+0x3a>

08000b5c <__lesf2>:
 8000b5c:	b570      	push	{r4, r5, r6, lr}
 8000b5e:	0042      	lsls	r2, r0, #1
 8000b60:	0245      	lsls	r5, r0, #9
 8000b62:	024e      	lsls	r6, r1, #9
 8000b64:	004c      	lsls	r4, r1, #1
 8000b66:	0fc3      	lsrs	r3, r0, #31
 8000b68:	0a6d      	lsrs	r5, r5, #9
 8000b6a:	0e12      	lsrs	r2, r2, #24
 8000b6c:	0a76      	lsrs	r6, r6, #9
 8000b6e:	0e24      	lsrs	r4, r4, #24
 8000b70:	0fc8      	lsrs	r0, r1, #31
 8000b72:	2aff      	cmp	r2, #255	; 0xff
 8000b74:	d00b      	beq.n	8000b8e <__lesf2+0x32>
 8000b76:	2cff      	cmp	r4, #255	; 0xff
 8000b78:	d00d      	beq.n	8000b96 <__lesf2+0x3a>
 8000b7a:	2a00      	cmp	r2, #0
 8000b7c:	d11f      	bne.n	8000bbe <__lesf2+0x62>
 8000b7e:	2c00      	cmp	r4, #0
 8000b80:	d116      	bne.n	8000bb0 <__lesf2+0x54>
 8000b82:	2e00      	cmp	r6, #0
 8000b84:	d114      	bne.n	8000bb0 <__lesf2+0x54>
 8000b86:	2000      	movs	r0, #0
 8000b88:	2d00      	cmp	r5, #0
 8000b8a:	d010      	beq.n	8000bae <__lesf2+0x52>
 8000b8c:	e009      	b.n	8000ba2 <__lesf2+0x46>
 8000b8e:	2d00      	cmp	r5, #0
 8000b90:	d10c      	bne.n	8000bac <__lesf2+0x50>
 8000b92:	2cff      	cmp	r4, #255	; 0xff
 8000b94:	d113      	bne.n	8000bbe <__lesf2+0x62>
 8000b96:	2e00      	cmp	r6, #0
 8000b98:	d108      	bne.n	8000bac <__lesf2+0x50>
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d008      	beq.n	8000bb0 <__lesf2+0x54>
 8000b9e:	4283      	cmp	r3, r0
 8000ba0:	d012      	beq.n	8000bc8 <__lesf2+0x6c>
 8000ba2:	2102      	movs	r1, #2
 8000ba4:	1e58      	subs	r0, r3, #1
 8000ba6:	4008      	ands	r0, r1
 8000ba8:	3801      	subs	r0, #1
 8000baa:	e000      	b.n	8000bae <__lesf2+0x52>
 8000bac:	2002      	movs	r0, #2
 8000bae:	bd70      	pop	{r4, r5, r6, pc}
 8000bb0:	2d00      	cmp	r5, #0
 8000bb2:	d1f4      	bne.n	8000b9e <__lesf2+0x42>
 8000bb4:	2800      	cmp	r0, #0
 8000bb6:	d1fa      	bne.n	8000bae <__lesf2+0x52>
 8000bb8:	2001      	movs	r0, #1
 8000bba:	4240      	negs	r0, r0
 8000bbc:	e7f7      	b.n	8000bae <__lesf2+0x52>
 8000bbe:	2c00      	cmp	r4, #0
 8000bc0:	d1ed      	bne.n	8000b9e <__lesf2+0x42>
 8000bc2:	2e00      	cmp	r6, #0
 8000bc4:	d1eb      	bne.n	8000b9e <__lesf2+0x42>
 8000bc6:	e7ec      	b.n	8000ba2 <__lesf2+0x46>
 8000bc8:	42a2      	cmp	r2, r4
 8000bca:	dc05      	bgt.n	8000bd8 <__lesf2+0x7c>
 8000bcc:	dbf2      	blt.n	8000bb4 <__lesf2+0x58>
 8000bce:	42b5      	cmp	r5, r6
 8000bd0:	d802      	bhi.n	8000bd8 <__lesf2+0x7c>
 8000bd2:	d3ef      	bcc.n	8000bb4 <__lesf2+0x58>
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	e7ea      	b.n	8000bae <__lesf2+0x52>
 8000bd8:	4243      	negs	r3, r0
 8000bda:	4158      	adcs	r0, r3
 8000bdc:	0040      	lsls	r0, r0, #1
 8000bde:	3801      	subs	r0, #1
 8000be0:	e7e5      	b.n	8000bae <__lesf2+0x52>
 8000be2:	46c0      	nop			; (mov r8, r8)

08000be4 <__aeabi_fmul>:
 8000be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000be6:	464f      	mov	r7, r9
 8000be8:	4646      	mov	r6, r8
 8000bea:	46d6      	mov	lr, sl
 8000bec:	0244      	lsls	r4, r0, #9
 8000bee:	0045      	lsls	r5, r0, #1
 8000bf0:	b5c0      	push	{r6, r7, lr}
 8000bf2:	0a64      	lsrs	r4, r4, #9
 8000bf4:	1c0f      	adds	r7, r1, #0
 8000bf6:	0e2d      	lsrs	r5, r5, #24
 8000bf8:	0fc6      	lsrs	r6, r0, #31
 8000bfa:	2d00      	cmp	r5, #0
 8000bfc:	d100      	bne.n	8000c00 <__aeabi_fmul+0x1c>
 8000bfe:	e08d      	b.n	8000d1c <__aeabi_fmul+0x138>
 8000c00:	2dff      	cmp	r5, #255	; 0xff
 8000c02:	d100      	bne.n	8000c06 <__aeabi_fmul+0x22>
 8000c04:	e092      	b.n	8000d2c <__aeabi_fmul+0x148>
 8000c06:	2300      	movs	r3, #0
 8000c08:	2080      	movs	r0, #128	; 0x80
 8000c0a:	4699      	mov	r9, r3
 8000c0c:	469a      	mov	sl, r3
 8000c0e:	00e4      	lsls	r4, r4, #3
 8000c10:	04c0      	lsls	r0, r0, #19
 8000c12:	4304      	orrs	r4, r0
 8000c14:	3d7f      	subs	r5, #127	; 0x7f
 8000c16:	0278      	lsls	r0, r7, #9
 8000c18:	0a43      	lsrs	r3, r0, #9
 8000c1a:	4698      	mov	r8, r3
 8000c1c:	007b      	lsls	r3, r7, #1
 8000c1e:	0e1b      	lsrs	r3, r3, #24
 8000c20:	0fff      	lsrs	r7, r7, #31
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d100      	bne.n	8000c28 <__aeabi_fmul+0x44>
 8000c26:	e070      	b.n	8000d0a <__aeabi_fmul+0x126>
 8000c28:	2bff      	cmp	r3, #255	; 0xff
 8000c2a:	d100      	bne.n	8000c2e <__aeabi_fmul+0x4a>
 8000c2c:	e086      	b.n	8000d3c <__aeabi_fmul+0x158>
 8000c2e:	4642      	mov	r2, r8
 8000c30:	00d0      	lsls	r0, r2, #3
 8000c32:	2280      	movs	r2, #128	; 0x80
 8000c34:	3b7f      	subs	r3, #127	; 0x7f
 8000c36:	18ed      	adds	r5, r5, r3
 8000c38:	2300      	movs	r3, #0
 8000c3a:	04d2      	lsls	r2, r2, #19
 8000c3c:	4302      	orrs	r2, r0
 8000c3e:	4690      	mov	r8, r2
 8000c40:	469c      	mov	ip, r3
 8000c42:	0031      	movs	r1, r6
 8000c44:	464b      	mov	r3, r9
 8000c46:	4079      	eors	r1, r7
 8000c48:	1c68      	adds	r0, r5, #1
 8000c4a:	2b0f      	cmp	r3, #15
 8000c4c:	d81c      	bhi.n	8000c88 <__aeabi_fmul+0xa4>
 8000c4e:	4a76      	ldr	r2, [pc, #472]	; (8000e28 <__aeabi_fmul+0x244>)
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	58d3      	ldr	r3, [r2, r3]
 8000c54:	469f      	mov	pc, r3
 8000c56:	0039      	movs	r1, r7
 8000c58:	4644      	mov	r4, r8
 8000c5a:	46e2      	mov	sl, ip
 8000c5c:	4653      	mov	r3, sl
 8000c5e:	2b02      	cmp	r3, #2
 8000c60:	d00f      	beq.n	8000c82 <__aeabi_fmul+0x9e>
 8000c62:	2b03      	cmp	r3, #3
 8000c64:	d100      	bne.n	8000c68 <__aeabi_fmul+0x84>
 8000c66:	e0d7      	b.n	8000e18 <__aeabi_fmul+0x234>
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	d137      	bne.n	8000cdc <__aeabi_fmul+0xf8>
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	2400      	movs	r4, #0
 8000c70:	05c0      	lsls	r0, r0, #23
 8000c72:	4320      	orrs	r0, r4
 8000c74:	07c9      	lsls	r1, r1, #31
 8000c76:	4308      	orrs	r0, r1
 8000c78:	bce0      	pop	{r5, r6, r7}
 8000c7a:	46ba      	mov	sl, r7
 8000c7c:	46b1      	mov	r9, r6
 8000c7e:	46a8      	mov	r8, r5
 8000c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c82:	20ff      	movs	r0, #255	; 0xff
 8000c84:	2400      	movs	r4, #0
 8000c86:	e7f3      	b.n	8000c70 <__aeabi_fmul+0x8c>
 8000c88:	0c26      	lsrs	r6, r4, #16
 8000c8a:	0424      	lsls	r4, r4, #16
 8000c8c:	0c22      	lsrs	r2, r4, #16
 8000c8e:	4644      	mov	r4, r8
 8000c90:	0424      	lsls	r4, r4, #16
 8000c92:	0c24      	lsrs	r4, r4, #16
 8000c94:	4643      	mov	r3, r8
 8000c96:	0027      	movs	r7, r4
 8000c98:	0c1b      	lsrs	r3, r3, #16
 8000c9a:	4357      	muls	r7, r2
 8000c9c:	4374      	muls	r4, r6
 8000c9e:	435a      	muls	r2, r3
 8000ca0:	435e      	muls	r6, r3
 8000ca2:	1912      	adds	r2, r2, r4
 8000ca4:	0c3b      	lsrs	r3, r7, #16
 8000ca6:	189b      	adds	r3, r3, r2
 8000ca8:	429c      	cmp	r4, r3
 8000caa:	d903      	bls.n	8000cb4 <__aeabi_fmul+0xd0>
 8000cac:	2280      	movs	r2, #128	; 0x80
 8000cae:	0252      	lsls	r2, r2, #9
 8000cb0:	4694      	mov	ip, r2
 8000cb2:	4466      	add	r6, ip
 8000cb4:	043f      	lsls	r7, r7, #16
 8000cb6:	041a      	lsls	r2, r3, #16
 8000cb8:	0c3f      	lsrs	r7, r7, #16
 8000cba:	19d2      	adds	r2, r2, r7
 8000cbc:	0194      	lsls	r4, r2, #6
 8000cbe:	1e67      	subs	r7, r4, #1
 8000cc0:	41bc      	sbcs	r4, r7
 8000cc2:	0c1b      	lsrs	r3, r3, #16
 8000cc4:	0e92      	lsrs	r2, r2, #26
 8000cc6:	199b      	adds	r3, r3, r6
 8000cc8:	4314      	orrs	r4, r2
 8000cca:	019b      	lsls	r3, r3, #6
 8000ccc:	431c      	orrs	r4, r3
 8000cce:	011b      	lsls	r3, r3, #4
 8000cd0:	d400      	bmi.n	8000cd4 <__aeabi_fmul+0xf0>
 8000cd2:	e09b      	b.n	8000e0c <__aeabi_fmul+0x228>
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	0862      	lsrs	r2, r4, #1
 8000cd8:	401c      	ands	r4, r3
 8000cda:	4314      	orrs	r4, r2
 8000cdc:	0002      	movs	r2, r0
 8000cde:	327f      	adds	r2, #127	; 0x7f
 8000ce0:	2a00      	cmp	r2, #0
 8000ce2:	dd64      	ble.n	8000dae <__aeabi_fmul+0x1ca>
 8000ce4:	0763      	lsls	r3, r4, #29
 8000ce6:	d004      	beq.n	8000cf2 <__aeabi_fmul+0x10e>
 8000ce8:	230f      	movs	r3, #15
 8000cea:	4023      	ands	r3, r4
 8000cec:	2b04      	cmp	r3, #4
 8000cee:	d000      	beq.n	8000cf2 <__aeabi_fmul+0x10e>
 8000cf0:	3404      	adds	r4, #4
 8000cf2:	0123      	lsls	r3, r4, #4
 8000cf4:	d503      	bpl.n	8000cfe <__aeabi_fmul+0x11a>
 8000cf6:	0002      	movs	r2, r0
 8000cf8:	4b4c      	ldr	r3, [pc, #304]	; (8000e2c <__aeabi_fmul+0x248>)
 8000cfa:	3280      	adds	r2, #128	; 0x80
 8000cfc:	401c      	ands	r4, r3
 8000cfe:	2afe      	cmp	r2, #254	; 0xfe
 8000d00:	dcbf      	bgt.n	8000c82 <__aeabi_fmul+0x9e>
 8000d02:	01a4      	lsls	r4, r4, #6
 8000d04:	0a64      	lsrs	r4, r4, #9
 8000d06:	b2d0      	uxtb	r0, r2
 8000d08:	e7b2      	b.n	8000c70 <__aeabi_fmul+0x8c>
 8000d0a:	4643      	mov	r3, r8
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d13d      	bne.n	8000d8c <__aeabi_fmul+0x1a8>
 8000d10:	464a      	mov	r2, r9
 8000d12:	3301      	adds	r3, #1
 8000d14:	431a      	orrs	r2, r3
 8000d16:	4691      	mov	r9, r2
 8000d18:	469c      	mov	ip, r3
 8000d1a:	e792      	b.n	8000c42 <__aeabi_fmul+0x5e>
 8000d1c:	2c00      	cmp	r4, #0
 8000d1e:	d129      	bne.n	8000d74 <__aeabi_fmul+0x190>
 8000d20:	2304      	movs	r3, #4
 8000d22:	4699      	mov	r9, r3
 8000d24:	3b03      	subs	r3, #3
 8000d26:	2500      	movs	r5, #0
 8000d28:	469a      	mov	sl, r3
 8000d2a:	e774      	b.n	8000c16 <__aeabi_fmul+0x32>
 8000d2c:	2c00      	cmp	r4, #0
 8000d2e:	d11b      	bne.n	8000d68 <__aeabi_fmul+0x184>
 8000d30:	2308      	movs	r3, #8
 8000d32:	4699      	mov	r9, r3
 8000d34:	3b06      	subs	r3, #6
 8000d36:	25ff      	movs	r5, #255	; 0xff
 8000d38:	469a      	mov	sl, r3
 8000d3a:	e76c      	b.n	8000c16 <__aeabi_fmul+0x32>
 8000d3c:	4643      	mov	r3, r8
 8000d3e:	35ff      	adds	r5, #255	; 0xff
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d10b      	bne.n	8000d5c <__aeabi_fmul+0x178>
 8000d44:	2302      	movs	r3, #2
 8000d46:	464a      	mov	r2, r9
 8000d48:	431a      	orrs	r2, r3
 8000d4a:	4691      	mov	r9, r2
 8000d4c:	469c      	mov	ip, r3
 8000d4e:	e778      	b.n	8000c42 <__aeabi_fmul+0x5e>
 8000d50:	4653      	mov	r3, sl
 8000d52:	0031      	movs	r1, r6
 8000d54:	2b02      	cmp	r3, #2
 8000d56:	d000      	beq.n	8000d5a <__aeabi_fmul+0x176>
 8000d58:	e783      	b.n	8000c62 <__aeabi_fmul+0x7e>
 8000d5a:	e792      	b.n	8000c82 <__aeabi_fmul+0x9e>
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	464a      	mov	r2, r9
 8000d60:	431a      	orrs	r2, r3
 8000d62:	4691      	mov	r9, r2
 8000d64:	469c      	mov	ip, r3
 8000d66:	e76c      	b.n	8000c42 <__aeabi_fmul+0x5e>
 8000d68:	230c      	movs	r3, #12
 8000d6a:	4699      	mov	r9, r3
 8000d6c:	3b09      	subs	r3, #9
 8000d6e:	25ff      	movs	r5, #255	; 0xff
 8000d70:	469a      	mov	sl, r3
 8000d72:	e750      	b.n	8000c16 <__aeabi_fmul+0x32>
 8000d74:	0020      	movs	r0, r4
 8000d76:	f002 f90d 	bl	8002f94 <__clzsi2>
 8000d7a:	2576      	movs	r5, #118	; 0x76
 8000d7c:	1f43      	subs	r3, r0, #5
 8000d7e:	409c      	lsls	r4, r3
 8000d80:	2300      	movs	r3, #0
 8000d82:	426d      	negs	r5, r5
 8000d84:	4699      	mov	r9, r3
 8000d86:	469a      	mov	sl, r3
 8000d88:	1a2d      	subs	r5, r5, r0
 8000d8a:	e744      	b.n	8000c16 <__aeabi_fmul+0x32>
 8000d8c:	4640      	mov	r0, r8
 8000d8e:	f002 f901 	bl	8002f94 <__clzsi2>
 8000d92:	4642      	mov	r2, r8
 8000d94:	1f43      	subs	r3, r0, #5
 8000d96:	409a      	lsls	r2, r3
 8000d98:	2300      	movs	r3, #0
 8000d9a:	1a2d      	subs	r5, r5, r0
 8000d9c:	4690      	mov	r8, r2
 8000d9e:	469c      	mov	ip, r3
 8000da0:	3d76      	subs	r5, #118	; 0x76
 8000da2:	e74e      	b.n	8000c42 <__aeabi_fmul+0x5e>
 8000da4:	2480      	movs	r4, #128	; 0x80
 8000da6:	2100      	movs	r1, #0
 8000da8:	20ff      	movs	r0, #255	; 0xff
 8000daa:	03e4      	lsls	r4, r4, #15
 8000dac:	e760      	b.n	8000c70 <__aeabi_fmul+0x8c>
 8000dae:	2301      	movs	r3, #1
 8000db0:	1a9b      	subs	r3, r3, r2
 8000db2:	2b1b      	cmp	r3, #27
 8000db4:	dd00      	ble.n	8000db8 <__aeabi_fmul+0x1d4>
 8000db6:	e759      	b.n	8000c6c <__aeabi_fmul+0x88>
 8000db8:	0022      	movs	r2, r4
 8000dba:	309e      	adds	r0, #158	; 0x9e
 8000dbc:	40da      	lsrs	r2, r3
 8000dbe:	4084      	lsls	r4, r0
 8000dc0:	0013      	movs	r3, r2
 8000dc2:	1e62      	subs	r2, r4, #1
 8000dc4:	4194      	sbcs	r4, r2
 8000dc6:	431c      	orrs	r4, r3
 8000dc8:	0763      	lsls	r3, r4, #29
 8000dca:	d004      	beq.n	8000dd6 <__aeabi_fmul+0x1f2>
 8000dcc:	230f      	movs	r3, #15
 8000dce:	4023      	ands	r3, r4
 8000dd0:	2b04      	cmp	r3, #4
 8000dd2:	d000      	beq.n	8000dd6 <__aeabi_fmul+0x1f2>
 8000dd4:	3404      	adds	r4, #4
 8000dd6:	0163      	lsls	r3, r4, #5
 8000dd8:	d51a      	bpl.n	8000e10 <__aeabi_fmul+0x22c>
 8000dda:	2001      	movs	r0, #1
 8000ddc:	2400      	movs	r4, #0
 8000dde:	e747      	b.n	8000c70 <__aeabi_fmul+0x8c>
 8000de0:	2080      	movs	r0, #128	; 0x80
 8000de2:	03c0      	lsls	r0, r0, #15
 8000de4:	4204      	tst	r4, r0
 8000de6:	d009      	beq.n	8000dfc <__aeabi_fmul+0x218>
 8000de8:	4643      	mov	r3, r8
 8000dea:	4203      	tst	r3, r0
 8000dec:	d106      	bne.n	8000dfc <__aeabi_fmul+0x218>
 8000dee:	4644      	mov	r4, r8
 8000df0:	4304      	orrs	r4, r0
 8000df2:	0264      	lsls	r4, r4, #9
 8000df4:	0039      	movs	r1, r7
 8000df6:	20ff      	movs	r0, #255	; 0xff
 8000df8:	0a64      	lsrs	r4, r4, #9
 8000dfa:	e739      	b.n	8000c70 <__aeabi_fmul+0x8c>
 8000dfc:	2080      	movs	r0, #128	; 0x80
 8000dfe:	03c0      	lsls	r0, r0, #15
 8000e00:	4304      	orrs	r4, r0
 8000e02:	0264      	lsls	r4, r4, #9
 8000e04:	0031      	movs	r1, r6
 8000e06:	20ff      	movs	r0, #255	; 0xff
 8000e08:	0a64      	lsrs	r4, r4, #9
 8000e0a:	e731      	b.n	8000c70 <__aeabi_fmul+0x8c>
 8000e0c:	0028      	movs	r0, r5
 8000e0e:	e765      	b.n	8000cdc <__aeabi_fmul+0xf8>
 8000e10:	01a4      	lsls	r4, r4, #6
 8000e12:	2000      	movs	r0, #0
 8000e14:	0a64      	lsrs	r4, r4, #9
 8000e16:	e72b      	b.n	8000c70 <__aeabi_fmul+0x8c>
 8000e18:	2080      	movs	r0, #128	; 0x80
 8000e1a:	03c0      	lsls	r0, r0, #15
 8000e1c:	4304      	orrs	r4, r0
 8000e1e:	0264      	lsls	r4, r4, #9
 8000e20:	20ff      	movs	r0, #255	; 0xff
 8000e22:	0a64      	lsrs	r4, r4, #9
 8000e24:	e724      	b.n	8000c70 <__aeabi_fmul+0x8c>
 8000e26:	46c0      	nop			; (mov r8, r8)
 8000e28:	08012784 	.word	0x08012784
 8000e2c:	f7ffffff 	.word	0xf7ffffff

08000e30 <__aeabi_fsub>:
 8000e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e32:	46ce      	mov	lr, r9
 8000e34:	4647      	mov	r7, r8
 8000e36:	0243      	lsls	r3, r0, #9
 8000e38:	0a5b      	lsrs	r3, r3, #9
 8000e3a:	024e      	lsls	r6, r1, #9
 8000e3c:	00da      	lsls	r2, r3, #3
 8000e3e:	4694      	mov	ip, r2
 8000e40:	0a72      	lsrs	r2, r6, #9
 8000e42:	4691      	mov	r9, r2
 8000e44:	0045      	lsls	r5, r0, #1
 8000e46:	004a      	lsls	r2, r1, #1
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	0e2d      	lsrs	r5, r5, #24
 8000e4c:	001f      	movs	r7, r3
 8000e4e:	0fc4      	lsrs	r4, r0, #31
 8000e50:	0e12      	lsrs	r2, r2, #24
 8000e52:	0fc9      	lsrs	r1, r1, #31
 8000e54:	09b6      	lsrs	r6, r6, #6
 8000e56:	2aff      	cmp	r2, #255	; 0xff
 8000e58:	d05b      	beq.n	8000f12 <__aeabi_fsub+0xe2>
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	4041      	eors	r1, r0
 8000e5e:	428c      	cmp	r4, r1
 8000e60:	d039      	beq.n	8000ed6 <__aeabi_fsub+0xa6>
 8000e62:	1aa8      	subs	r0, r5, r2
 8000e64:	2800      	cmp	r0, #0
 8000e66:	dd5a      	ble.n	8000f1e <__aeabi_fsub+0xee>
 8000e68:	2a00      	cmp	r2, #0
 8000e6a:	d06a      	beq.n	8000f42 <__aeabi_fsub+0x112>
 8000e6c:	2dff      	cmp	r5, #255	; 0xff
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_fsub+0x42>
 8000e70:	e0d9      	b.n	8001026 <__aeabi_fsub+0x1f6>
 8000e72:	2280      	movs	r2, #128	; 0x80
 8000e74:	04d2      	lsls	r2, r2, #19
 8000e76:	4316      	orrs	r6, r2
 8000e78:	281b      	cmp	r0, #27
 8000e7a:	dc00      	bgt.n	8000e7e <__aeabi_fsub+0x4e>
 8000e7c:	e0e9      	b.n	8001052 <__aeabi_fsub+0x222>
 8000e7e:	2001      	movs	r0, #1
 8000e80:	4663      	mov	r3, ip
 8000e82:	1a18      	subs	r0, r3, r0
 8000e84:	0143      	lsls	r3, r0, #5
 8000e86:	d400      	bmi.n	8000e8a <__aeabi_fsub+0x5a>
 8000e88:	e0b4      	b.n	8000ff4 <__aeabi_fsub+0x1c4>
 8000e8a:	0180      	lsls	r0, r0, #6
 8000e8c:	0987      	lsrs	r7, r0, #6
 8000e8e:	0038      	movs	r0, r7
 8000e90:	f002 f880 	bl	8002f94 <__clzsi2>
 8000e94:	3805      	subs	r0, #5
 8000e96:	4087      	lsls	r7, r0
 8000e98:	4285      	cmp	r5, r0
 8000e9a:	dc00      	bgt.n	8000e9e <__aeabi_fsub+0x6e>
 8000e9c:	e0cc      	b.n	8001038 <__aeabi_fsub+0x208>
 8000e9e:	1a2d      	subs	r5, r5, r0
 8000ea0:	48b5      	ldr	r0, [pc, #724]	; (8001178 <__aeabi_fsub+0x348>)
 8000ea2:	4038      	ands	r0, r7
 8000ea4:	0743      	lsls	r3, r0, #29
 8000ea6:	d004      	beq.n	8000eb2 <__aeabi_fsub+0x82>
 8000ea8:	230f      	movs	r3, #15
 8000eaa:	4003      	ands	r3, r0
 8000eac:	2b04      	cmp	r3, #4
 8000eae:	d000      	beq.n	8000eb2 <__aeabi_fsub+0x82>
 8000eb0:	3004      	adds	r0, #4
 8000eb2:	0143      	lsls	r3, r0, #5
 8000eb4:	d400      	bmi.n	8000eb8 <__aeabi_fsub+0x88>
 8000eb6:	e0a0      	b.n	8000ffa <__aeabi_fsub+0x1ca>
 8000eb8:	1c6a      	adds	r2, r5, #1
 8000eba:	2dfe      	cmp	r5, #254	; 0xfe
 8000ebc:	d100      	bne.n	8000ec0 <__aeabi_fsub+0x90>
 8000ebe:	e08d      	b.n	8000fdc <__aeabi_fsub+0x1ac>
 8000ec0:	0180      	lsls	r0, r0, #6
 8000ec2:	0a47      	lsrs	r7, r0, #9
 8000ec4:	b2d2      	uxtb	r2, r2
 8000ec6:	05d0      	lsls	r0, r2, #23
 8000ec8:	4338      	orrs	r0, r7
 8000eca:	07e4      	lsls	r4, r4, #31
 8000ecc:	4320      	orrs	r0, r4
 8000ece:	bcc0      	pop	{r6, r7}
 8000ed0:	46b9      	mov	r9, r7
 8000ed2:	46b0      	mov	r8, r6
 8000ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ed6:	1aa8      	subs	r0, r5, r2
 8000ed8:	4680      	mov	r8, r0
 8000eda:	2800      	cmp	r0, #0
 8000edc:	dd45      	ble.n	8000f6a <__aeabi_fsub+0x13a>
 8000ede:	2a00      	cmp	r2, #0
 8000ee0:	d070      	beq.n	8000fc4 <__aeabi_fsub+0x194>
 8000ee2:	2dff      	cmp	r5, #255	; 0xff
 8000ee4:	d100      	bne.n	8000ee8 <__aeabi_fsub+0xb8>
 8000ee6:	e09e      	b.n	8001026 <__aeabi_fsub+0x1f6>
 8000ee8:	2380      	movs	r3, #128	; 0x80
 8000eea:	04db      	lsls	r3, r3, #19
 8000eec:	431e      	orrs	r6, r3
 8000eee:	4643      	mov	r3, r8
 8000ef0:	2b1b      	cmp	r3, #27
 8000ef2:	dc00      	bgt.n	8000ef6 <__aeabi_fsub+0xc6>
 8000ef4:	e0d2      	b.n	800109c <__aeabi_fsub+0x26c>
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	4460      	add	r0, ip
 8000efa:	0143      	lsls	r3, r0, #5
 8000efc:	d57a      	bpl.n	8000ff4 <__aeabi_fsub+0x1c4>
 8000efe:	3501      	adds	r5, #1
 8000f00:	2dff      	cmp	r5, #255	; 0xff
 8000f02:	d06b      	beq.n	8000fdc <__aeabi_fsub+0x1ac>
 8000f04:	2301      	movs	r3, #1
 8000f06:	4a9d      	ldr	r2, [pc, #628]	; (800117c <__aeabi_fsub+0x34c>)
 8000f08:	4003      	ands	r3, r0
 8000f0a:	0840      	lsrs	r0, r0, #1
 8000f0c:	4010      	ands	r0, r2
 8000f0e:	4318      	orrs	r0, r3
 8000f10:	e7c8      	b.n	8000ea4 <__aeabi_fsub+0x74>
 8000f12:	2e00      	cmp	r6, #0
 8000f14:	d020      	beq.n	8000f58 <__aeabi_fsub+0x128>
 8000f16:	428c      	cmp	r4, r1
 8000f18:	d023      	beq.n	8000f62 <__aeabi_fsub+0x132>
 8000f1a:	0028      	movs	r0, r5
 8000f1c:	38ff      	subs	r0, #255	; 0xff
 8000f1e:	2800      	cmp	r0, #0
 8000f20:	d039      	beq.n	8000f96 <__aeabi_fsub+0x166>
 8000f22:	1b57      	subs	r7, r2, r5
 8000f24:	2d00      	cmp	r5, #0
 8000f26:	d000      	beq.n	8000f2a <__aeabi_fsub+0xfa>
 8000f28:	e09d      	b.n	8001066 <__aeabi_fsub+0x236>
 8000f2a:	4663      	mov	r3, ip
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_fsub+0x102>
 8000f30:	e0db      	b.n	80010ea <__aeabi_fsub+0x2ba>
 8000f32:	1e7b      	subs	r3, r7, #1
 8000f34:	2f01      	cmp	r7, #1
 8000f36:	d100      	bne.n	8000f3a <__aeabi_fsub+0x10a>
 8000f38:	e10d      	b.n	8001156 <__aeabi_fsub+0x326>
 8000f3a:	2fff      	cmp	r7, #255	; 0xff
 8000f3c:	d071      	beq.n	8001022 <__aeabi_fsub+0x1f2>
 8000f3e:	001f      	movs	r7, r3
 8000f40:	e098      	b.n	8001074 <__aeabi_fsub+0x244>
 8000f42:	2e00      	cmp	r6, #0
 8000f44:	d100      	bne.n	8000f48 <__aeabi_fsub+0x118>
 8000f46:	e0a7      	b.n	8001098 <__aeabi_fsub+0x268>
 8000f48:	1e42      	subs	r2, r0, #1
 8000f4a:	2801      	cmp	r0, #1
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_fsub+0x120>
 8000f4e:	e0e6      	b.n	800111e <__aeabi_fsub+0x2ee>
 8000f50:	28ff      	cmp	r0, #255	; 0xff
 8000f52:	d068      	beq.n	8001026 <__aeabi_fsub+0x1f6>
 8000f54:	0010      	movs	r0, r2
 8000f56:	e78f      	b.n	8000e78 <__aeabi_fsub+0x48>
 8000f58:	2001      	movs	r0, #1
 8000f5a:	4041      	eors	r1, r0
 8000f5c:	42a1      	cmp	r1, r4
 8000f5e:	d000      	beq.n	8000f62 <__aeabi_fsub+0x132>
 8000f60:	e77f      	b.n	8000e62 <__aeabi_fsub+0x32>
 8000f62:	20ff      	movs	r0, #255	; 0xff
 8000f64:	4240      	negs	r0, r0
 8000f66:	4680      	mov	r8, r0
 8000f68:	44a8      	add	r8, r5
 8000f6a:	4640      	mov	r0, r8
 8000f6c:	2800      	cmp	r0, #0
 8000f6e:	d038      	beq.n	8000fe2 <__aeabi_fsub+0x1b2>
 8000f70:	1b51      	subs	r1, r2, r5
 8000f72:	2d00      	cmp	r5, #0
 8000f74:	d100      	bne.n	8000f78 <__aeabi_fsub+0x148>
 8000f76:	e0ae      	b.n	80010d6 <__aeabi_fsub+0x2a6>
 8000f78:	2aff      	cmp	r2, #255	; 0xff
 8000f7a:	d100      	bne.n	8000f7e <__aeabi_fsub+0x14e>
 8000f7c:	e0df      	b.n	800113e <__aeabi_fsub+0x30e>
 8000f7e:	2380      	movs	r3, #128	; 0x80
 8000f80:	4660      	mov	r0, ip
 8000f82:	04db      	lsls	r3, r3, #19
 8000f84:	4318      	orrs	r0, r3
 8000f86:	4684      	mov	ip, r0
 8000f88:	291b      	cmp	r1, #27
 8000f8a:	dc00      	bgt.n	8000f8e <__aeabi_fsub+0x15e>
 8000f8c:	e0d9      	b.n	8001142 <__aeabi_fsub+0x312>
 8000f8e:	2001      	movs	r0, #1
 8000f90:	0015      	movs	r5, r2
 8000f92:	1980      	adds	r0, r0, r6
 8000f94:	e7b1      	b.n	8000efa <__aeabi_fsub+0xca>
 8000f96:	20fe      	movs	r0, #254	; 0xfe
 8000f98:	1c6a      	adds	r2, r5, #1
 8000f9a:	4210      	tst	r0, r2
 8000f9c:	d171      	bne.n	8001082 <__aeabi_fsub+0x252>
 8000f9e:	2d00      	cmp	r5, #0
 8000fa0:	d000      	beq.n	8000fa4 <__aeabi_fsub+0x174>
 8000fa2:	e0a6      	b.n	80010f2 <__aeabi_fsub+0x2c2>
 8000fa4:	4663      	mov	r3, ip
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d100      	bne.n	8000fac <__aeabi_fsub+0x17c>
 8000faa:	e0d9      	b.n	8001160 <__aeabi_fsub+0x330>
 8000fac:	2200      	movs	r2, #0
 8000fae:	2e00      	cmp	r6, #0
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_fsub+0x184>
 8000fb2:	e788      	b.n	8000ec6 <__aeabi_fsub+0x96>
 8000fb4:	1b98      	subs	r0, r3, r6
 8000fb6:	0143      	lsls	r3, r0, #5
 8000fb8:	d400      	bmi.n	8000fbc <__aeabi_fsub+0x18c>
 8000fba:	e0e1      	b.n	8001180 <__aeabi_fsub+0x350>
 8000fbc:	4663      	mov	r3, ip
 8000fbe:	000c      	movs	r4, r1
 8000fc0:	1af0      	subs	r0, r6, r3
 8000fc2:	e76f      	b.n	8000ea4 <__aeabi_fsub+0x74>
 8000fc4:	2e00      	cmp	r6, #0
 8000fc6:	d100      	bne.n	8000fca <__aeabi_fsub+0x19a>
 8000fc8:	e0b7      	b.n	800113a <__aeabi_fsub+0x30a>
 8000fca:	0002      	movs	r2, r0
 8000fcc:	3a01      	subs	r2, #1
 8000fce:	2801      	cmp	r0, #1
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_fsub+0x1a4>
 8000fd2:	e09c      	b.n	800110e <__aeabi_fsub+0x2de>
 8000fd4:	28ff      	cmp	r0, #255	; 0xff
 8000fd6:	d026      	beq.n	8001026 <__aeabi_fsub+0x1f6>
 8000fd8:	4690      	mov	r8, r2
 8000fda:	e788      	b.n	8000eee <__aeabi_fsub+0xbe>
 8000fdc:	22ff      	movs	r2, #255	; 0xff
 8000fde:	2700      	movs	r7, #0
 8000fe0:	e771      	b.n	8000ec6 <__aeabi_fsub+0x96>
 8000fe2:	20fe      	movs	r0, #254	; 0xfe
 8000fe4:	1c6a      	adds	r2, r5, #1
 8000fe6:	4210      	tst	r0, r2
 8000fe8:	d064      	beq.n	80010b4 <__aeabi_fsub+0x284>
 8000fea:	2aff      	cmp	r2, #255	; 0xff
 8000fec:	d0f6      	beq.n	8000fdc <__aeabi_fsub+0x1ac>
 8000fee:	0015      	movs	r5, r2
 8000ff0:	4466      	add	r6, ip
 8000ff2:	0870      	lsrs	r0, r6, #1
 8000ff4:	0743      	lsls	r3, r0, #29
 8000ff6:	d000      	beq.n	8000ffa <__aeabi_fsub+0x1ca>
 8000ff8:	e756      	b.n	8000ea8 <__aeabi_fsub+0x78>
 8000ffa:	08c3      	lsrs	r3, r0, #3
 8000ffc:	2dff      	cmp	r5, #255	; 0xff
 8000ffe:	d012      	beq.n	8001026 <__aeabi_fsub+0x1f6>
 8001000:	025b      	lsls	r3, r3, #9
 8001002:	0a5f      	lsrs	r7, r3, #9
 8001004:	b2ea      	uxtb	r2, r5
 8001006:	e75e      	b.n	8000ec6 <__aeabi_fsub+0x96>
 8001008:	4662      	mov	r2, ip
 800100a:	2a00      	cmp	r2, #0
 800100c:	d100      	bne.n	8001010 <__aeabi_fsub+0x1e0>
 800100e:	e096      	b.n	800113e <__aeabi_fsub+0x30e>
 8001010:	2e00      	cmp	r6, #0
 8001012:	d008      	beq.n	8001026 <__aeabi_fsub+0x1f6>
 8001014:	2280      	movs	r2, #128	; 0x80
 8001016:	03d2      	lsls	r2, r2, #15
 8001018:	4213      	tst	r3, r2
 800101a:	d004      	beq.n	8001026 <__aeabi_fsub+0x1f6>
 800101c:	4648      	mov	r0, r9
 800101e:	4210      	tst	r0, r2
 8001020:	d101      	bne.n	8001026 <__aeabi_fsub+0x1f6>
 8001022:	000c      	movs	r4, r1
 8001024:	464b      	mov	r3, r9
 8001026:	2b00      	cmp	r3, #0
 8001028:	d0d8      	beq.n	8000fdc <__aeabi_fsub+0x1ac>
 800102a:	2780      	movs	r7, #128	; 0x80
 800102c:	03ff      	lsls	r7, r7, #15
 800102e:	431f      	orrs	r7, r3
 8001030:	027f      	lsls	r7, r7, #9
 8001032:	22ff      	movs	r2, #255	; 0xff
 8001034:	0a7f      	lsrs	r7, r7, #9
 8001036:	e746      	b.n	8000ec6 <__aeabi_fsub+0x96>
 8001038:	2320      	movs	r3, #32
 800103a:	003a      	movs	r2, r7
 800103c:	1b45      	subs	r5, r0, r5
 800103e:	0038      	movs	r0, r7
 8001040:	3501      	adds	r5, #1
 8001042:	40ea      	lsrs	r2, r5
 8001044:	1b5d      	subs	r5, r3, r5
 8001046:	40a8      	lsls	r0, r5
 8001048:	1e43      	subs	r3, r0, #1
 800104a:	4198      	sbcs	r0, r3
 800104c:	2500      	movs	r5, #0
 800104e:	4310      	orrs	r0, r2
 8001050:	e728      	b.n	8000ea4 <__aeabi_fsub+0x74>
 8001052:	2320      	movs	r3, #32
 8001054:	1a1b      	subs	r3, r3, r0
 8001056:	0032      	movs	r2, r6
 8001058:	409e      	lsls	r6, r3
 800105a:	40c2      	lsrs	r2, r0
 800105c:	0030      	movs	r0, r6
 800105e:	1e43      	subs	r3, r0, #1
 8001060:	4198      	sbcs	r0, r3
 8001062:	4310      	orrs	r0, r2
 8001064:	e70c      	b.n	8000e80 <__aeabi_fsub+0x50>
 8001066:	2aff      	cmp	r2, #255	; 0xff
 8001068:	d0db      	beq.n	8001022 <__aeabi_fsub+0x1f2>
 800106a:	2380      	movs	r3, #128	; 0x80
 800106c:	4660      	mov	r0, ip
 800106e:	04db      	lsls	r3, r3, #19
 8001070:	4318      	orrs	r0, r3
 8001072:	4684      	mov	ip, r0
 8001074:	2f1b      	cmp	r7, #27
 8001076:	dd56      	ble.n	8001126 <__aeabi_fsub+0x2f6>
 8001078:	2001      	movs	r0, #1
 800107a:	000c      	movs	r4, r1
 800107c:	0015      	movs	r5, r2
 800107e:	1a30      	subs	r0, r6, r0
 8001080:	e700      	b.n	8000e84 <__aeabi_fsub+0x54>
 8001082:	4663      	mov	r3, ip
 8001084:	1b9f      	subs	r7, r3, r6
 8001086:	017b      	lsls	r3, r7, #5
 8001088:	d43d      	bmi.n	8001106 <__aeabi_fsub+0x2d6>
 800108a:	2f00      	cmp	r7, #0
 800108c:	d000      	beq.n	8001090 <__aeabi_fsub+0x260>
 800108e:	e6fe      	b.n	8000e8e <__aeabi_fsub+0x5e>
 8001090:	2400      	movs	r4, #0
 8001092:	2200      	movs	r2, #0
 8001094:	2700      	movs	r7, #0
 8001096:	e716      	b.n	8000ec6 <__aeabi_fsub+0x96>
 8001098:	0005      	movs	r5, r0
 800109a:	e7af      	b.n	8000ffc <__aeabi_fsub+0x1cc>
 800109c:	0032      	movs	r2, r6
 800109e:	4643      	mov	r3, r8
 80010a0:	4641      	mov	r1, r8
 80010a2:	40da      	lsrs	r2, r3
 80010a4:	2320      	movs	r3, #32
 80010a6:	1a5b      	subs	r3, r3, r1
 80010a8:	409e      	lsls	r6, r3
 80010aa:	0030      	movs	r0, r6
 80010ac:	1e43      	subs	r3, r0, #1
 80010ae:	4198      	sbcs	r0, r3
 80010b0:	4310      	orrs	r0, r2
 80010b2:	e721      	b.n	8000ef8 <__aeabi_fsub+0xc8>
 80010b4:	2d00      	cmp	r5, #0
 80010b6:	d1a7      	bne.n	8001008 <__aeabi_fsub+0x1d8>
 80010b8:	4663      	mov	r3, ip
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d059      	beq.n	8001172 <__aeabi_fsub+0x342>
 80010be:	2200      	movs	r2, #0
 80010c0:	2e00      	cmp	r6, #0
 80010c2:	d100      	bne.n	80010c6 <__aeabi_fsub+0x296>
 80010c4:	e6ff      	b.n	8000ec6 <__aeabi_fsub+0x96>
 80010c6:	0030      	movs	r0, r6
 80010c8:	4460      	add	r0, ip
 80010ca:	0143      	lsls	r3, r0, #5
 80010cc:	d592      	bpl.n	8000ff4 <__aeabi_fsub+0x1c4>
 80010ce:	4b2a      	ldr	r3, [pc, #168]	; (8001178 <__aeabi_fsub+0x348>)
 80010d0:	3501      	adds	r5, #1
 80010d2:	4018      	ands	r0, r3
 80010d4:	e78e      	b.n	8000ff4 <__aeabi_fsub+0x1c4>
 80010d6:	4663      	mov	r3, ip
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d047      	beq.n	800116c <__aeabi_fsub+0x33c>
 80010dc:	1e4b      	subs	r3, r1, #1
 80010de:	2901      	cmp	r1, #1
 80010e0:	d015      	beq.n	800110e <__aeabi_fsub+0x2de>
 80010e2:	29ff      	cmp	r1, #255	; 0xff
 80010e4:	d02b      	beq.n	800113e <__aeabi_fsub+0x30e>
 80010e6:	0019      	movs	r1, r3
 80010e8:	e74e      	b.n	8000f88 <__aeabi_fsub+0x158>
 80010ea:	000c      	movs	r4, r1
 80010ec:	464b      	mov	r3, r9
 80010ee:	003d      	movs	r5, r7
 80010f0:	e784      	b.n	8000ffc <__aeabi_fsub+0x1cc>
 80010f2:	4662      	mov	r2, ip
 80010f4:	2a00      	cmp	r2, #0
 80010f6:	d18b      	bne.n	8001010 <__aeabi_fsub+0x1e0>
 80010f8:	2e00      	cmp	r6, #0
 80010fa:	d192      	bne.n	8001022 <__aeabi_fsub+0x1f2>
 80010fc:	2780      	movs	r7, #128	; 0x80
 80010fe:	2400      	movs	r4, #0
 8001100:	22ff      	movs	r2, #255	; 0xff
 8001102:	03ff      	lsls	r7, r7, #15
 8001104:	e6df      	b.n	8000ec6 <__aeabi_fsub+0x96>
 8001106:	4663      	mov	r3, ip
 8001108:	000c      	movs	r4, r1
 800110a:	1af7      	subs	r7, r6, r3
 800110c:	e6bf      	b.n	8000e8e <__aeabi_fsub+0x5e>
 800110e:	0030      	movs	r0, r6
 8001110:	4460      	add	r0, ip
 8001112:	2501      	movs	r5, #1
 8001114:	0143      	lsls	r3, r0, #5
 8001116:	d400      	bmi.n	800111a <__aeabi_fsub+0x2ea>
 8001118:	e76c      	b.n	8000ff4 <__aeabi_fsub+0x1c4>
 800111a:	2502      	movs	r5, #2
 800111c:	e6f2      	b.n	8000f04 <__aeabi_fsub+0xd4>
 800111e:	4663      	mov	r3, ip
 8001120:	2501      	movs	r5, #1
 8001122:	1b98      	subs	r0, r3, r6
 8001124:	e6ae      	b.n	8000e84 <__aeabi_fsub+0x54>
 8001126:	2320      	movs	r3, #32
 8001128:	4664      	mov	r4, ip
 800112a:	4660      	mov	r0, ip
 800112c:	40fc      	lsrs	r4, r7
 800112e:	1bdf      	subs	r7, r3, r7
 8001130:	40b8      	lsls	r0, r7
 8001132:	1e43      	subs	r3, r0, #1
 8001134:	4198      	sbcs	r0, r3
 8001136:	4320      	orrs	r0, r4
 8001138:	e79f      	b.n	800107a <__aeabi_fsub+0x24a>
 800113a:	0005      	movs	r5, r0
 800113c:	e75e      	b.n	8000ffc <__aeabi_fsub+0x1cc>
 800113e:	464b      	mov	r3, r9
 8001140:	e771      	b.n	8001026 <__aeabi_fsub+0x1f6>
 8001142:	2320      	movs	r3, #32
 8001144:	4665      	mov	r5, ip
 8001146:	4660      	mov	r0, ip
 8001148:	40cd      	lsrs	r5, r1
 800114a:	1a59      	subs	r1, r3, r1
 800114c:	4088      	lsls	r0, r1
 800114e:	1e43      	subs	r3, r0, #1
 8001150:	4198      	sbcs	r0, r3
 8001152:	4328      	orrs	r0, r5
 8001154:	e71c      	b.n	8000f90 <__aeabi_fsub+0x160>
 8001156:	4663      	mov	r3, ip
 8001158:	000c      	movs	r4, r1
 800115a:	2501      	movs	r5, #1
 800115c:	1af0      	subs	r0, r6, r3
 800115e:	e691      	b.n	8000e84 <__aeabi_fsub+0x54>
 8001160:	2e00      	cmp	r6, #0
 8001162:	d095      	beq.n	8001090 <__aeabi_fsub+0x260>
 8001164:	000c      	movs	r4, r1
 8001166:	464f      	mov	r7, r9
 8001168:	2200      	movs	r2, #0
 800116a:	e6ac      	b.n	8000ec6 <__aeabi_fsub+0x96>
 800116c:	464b      	mov	r3, r9
 800116e:	000d      	movs	r5, r1
 8001170:	e744      	b.n	8000ffc <__aeabi_fsub+0x1cc>
 8001172:	464f      	mov	r7, r9
 8001174:	2200      	movs	r2, #0
 8001176:	e6a6      	b.n	8000ec6 <__aeabi_fsub+0x96>
 8001178:	fbffffff 	.word	0xfbffffff
 800117c:	7dffffff 	.word	0x7dffffff
 8001180:	2800      	cmp	r0, #0
 8001182:	d000      	beq.n	8001186 <__aeabi_fsub+0x356>
 8001184:	e736      	b.n	8000ff4 <__aeabi_fsub+0x1c4>
 8001186:	2400      	movs	r4, #0
 8001188:	2700      	movs	r7, #0
 800118a:	e69c      	b.n	8000ec6 <__aeabi_fsub+0x96>

0800118c <__aeabi_i2f>:
 800118c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800118e:	2800      	cmp	r0, #0
 8001190:	d013      	beq.n	80011ba <__aeabi_i2f+0x2e>
 8001192:	17c3      	asrs	r3, r0, #31
 8001194:	18c6      	adds	r6, r0, r3
 8001196:	405e      	eors	r6, r3
 8001198:	0fc4      	lsrs	r4, r0, #31
 800119a:	0030      	movs	r0, r6
 800119c:	f001 fefa 	bl	8002f94 <__clzsi2>
 80011a0:	239e      	movs	r3, #158	; 0x9e
 80011a2:	0005      	movs	r5, r0
 80011a4:	1a1b      	subs	r3, r3, r0
 80011a6:	2b96      	cmp	r3, #150	; 0x96
 80011a8:	dc0f      	bgt.n	80011ca <__aeabi_i2f+0x3e>
 80011aa:	2808      	cmp	r0, #8
 80011ac:	dd01      	ble.n	80011b2 <__aeabi_i2f+0x26>
 80011ae:	3d08      	subs	r5, #8
 80011b0:	40ae      	lsls	r6, r5
 80011b2:	0276      	lsls	r6, r6, #9
 80011b4:	0a76      	lsrs	r6, r6, #9
 80011b6:	b2d8      	uxtb	r0, r3
 80011b8:	e002      	b.n	80011c0 <__aeabi_i2f+0x34>
 80011ba:	2400      	movs	r4, #0
 80011bc:	2000      	movs	r0, #0
 80011be:	2600      	movs	r6, #0
 80011c0:	05c0      	lsls	r0, r0, #23
 80011c2:	4330      	orrs	r0, r6
 80011c4:	07e4      	lsls	r4, r4, #31
 80011c6:	4320      	orrs	r0, r4
 80011c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011ca:	2b99      	cmp	r3, #153	; 0x99
 80011cc:	dd0c      	ble.n	80011e8 <__aeabi_i2f+0x5c>
 80011ce:	2205      	movs	r2, #5
 80011d0:	0031      	movs	r1, r6
 80011d2:	1a12      	subs	r2, r2, r0
 80011d4:	40d1      	lsrs	r1, r2
 80011d6:	000a      	movs	r2, r1
 80011d8:	0001      	movs	r1, r0
 80011da:	0030      	movs	r0, r6
 80011dc:	311b      	adds	r1, #27
 80011de:	4088      	lsls	r0, r1
 80011e0:	1e41      	subs	r1, r0, #1
 80011e2:	4188      	sbcs	r0, r1
 80011e4:	4302      	orrs	r2, r0
 80011e6:	0016      	movs	r6, r2
 80011e8:	2d05      	cmp	r5, #5
 80011ea:	dc12      	bgt.n	8001212 <__aeabi_i2f+0x86>
 80011ec:	0031      	movs	r1, r6
 80011ee:	4f0d      	ldr	r7, [pc, #52]	; (8001224 <__aeabi_i2f+0x98>)
 80011f0:	4039      	ands	r1, r7
 80011f2:	0772      	lsls	r2, r6, #29
 80011f4:	d009      	beq.n	800120a <__aeabi_i2f+0x7e>
 80011f6:	200f      	movs	r0, #15
 80011f8:	4030      	ands	r0, r6
 80011fa:	2804      	cmp	r0, #4
 80011fc:	d005      	beq.n	800120a <__aeabi_i2f+0x7e>
 80011fe:	3104      	adds	r1, #4
 8001200:	014a      	lsls	r2, r1, #5
 8001202:	d502      	bpl.n	800120a <__aeabi_i2f+0x7e>
 8001204:	239f      	movs	r3, #159	; 0x9f
 8001206:	4039      	ands	r1, r7
 8001208:	1b5b      	subs	r3, r3, r5
 800120a:	0189      	lsls	r1, r1, #6
 800120c:	0a4e      	lsrs	r6, r1, #9
 800120e:	b2d8      	uxtb	r0, r3
 8001210:	e7d6      	b.n	80011c0 <__aeabi_i2f+0x34>
 8001212:	1f6a      	subs	r2, r5, #5
 8001214:	4096      	lsls	r6, r2
 8001216:	0031      	movs	r1, r6
 8001218:	4f02      	ldr	r7, [pc, #8]	; (8001224 <__aeabi_i2f+0x98>)
 800121a:	4039      	ands	r1, r7
 800121c:	0772      	lsls	r2, r6, #29
 800121e:	d0f4      	beq.n	800120a <__aeabi_i2f+0x7e>
 8001220:	e7e9      	b.n	80011f6 <__aeabi_i2f+0x6a>
 8001222:	46c0      	nop			; (mov r8, r8)
 8001224:	fbffffff 	.word	0xfbffffff

08001228 <__aeabi_dadd>:
 8001228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800122a:	464f      	mov	r7, r9
 800122c:	4646      	mov	r6, r8
 800122e:	46d6      	mov	lr, sl
 8001230:	000d      	movs	r5, r1
 8001232:	0004      	movs	r4, r0
 8001234:	b5c0      	push	{r6, r7, lr}
 8001236:	001f      	movs	r7, r3
 8001238:	0011      	movs	r1, r2
 800123a:	0328      	lsls	r0, r5, #12
 800123c:	0f62      	lsrs	r2, r4, #29
 800123e:	0a40      	lsrs	r0, r0, #9
 8001240:	4310      	orrs	r0, r2
 8001242:	007a      	lsls	r2, r7, #1
 8001244:	0d52      	lsrs	r2, r2, #21
 8001246:	00e3      	lsls	r3, r4, #3
 8001248:	033c      	lsls	r4, r7, #12
 800124a:	4691      	mov	r9, r2
 800124c:	0a64      	lsrs	r4, r4, #9
 800124e:	0ffa      	lsrs	r2, r7, #31
 8001250:	0f4f      	lsrs	r7, r1, #29
 8001252:	006e      	lsls	r6, r5, #1
 8001254:	4327      	orrs	r7, r4
 8001256:	4692      	mov	sl, r2
 8001258:	46b8      	mov	r8, r7
 800125a:	0d76      	lsrs	r6, r6, #21
 800125c:	0fed      	lsrs	r5, r5, #31
 800125e:	00c9      	lsls	r1, r1, #3
 8001260:	4295      	cmp	r5, r2
 8001262:	d100      	bne.n	8001266 <__aeabi_dadd+0x3e>
 8001264:	e099      	b.n	800139a <__aeabi_dadd+0x172>
 8001266:	464c      	mov	r4, r9
 8001268:	1b34      	subs	r4, r6, r4
 800126a:	46a4      	mov	ip, r4
 800126c:	2c00      	cmp	r4, #0
 800126e:	dc00      	bgt.n	8001272 <__aeabi_dadd+0x4a>
 8001270:	e07c      	b.n	800136c <__aeabi_dadd+0x144>
 8001272:	464a      	mov	r2, r9
 8001274:	2a00      	cmp	r2, #0
 8001276:	d100      	bne.n	800127a <__aeabi_dadd+0x52>
 8001278:	e0b8      	b.n	80013ec <__aeabi_dadd+0x1c4>
 800127a:	4ac5      	ldr	r2, [pc, #788]	; (8001590 <__aeabi_dadd+0x368>)
 800127c:	4296      	cmp	r6, r2
 800127e:	d100      	bne.n	8001282 <__aeabi_dadd+0x5a>
 8001280:	e11c      	b.n	80014bc <__aeabi_dadd+0x294>
 8001282:	2280      	movs	r2, #128	; 0x80
 8001284:	003c      	movs	r4, r7
 8001286:	0412      	lsls	r2, r2, #16
 8001288:	4314      	orrs	r4, r2
 800128a:	46a0      	mov	r8, r4
 800128c:	4662      	mov	r2, ip
 800128e:	2a38      	cmp	r2, #56	; 0x38
 8001290:	dd00      	ble.n	8001294 <__aeabi_dadd+0x6c>
 8001292:	e161      	b.n	8001558 <__aeabi_dadd+0x330>
 8001294:	2a1f      	cmp	r2, #31
 8001296:	dd00      	ble.n	800129a <__aeabi_dadd+0x72>
 8001298:	e1cc      	b.n	8001634 <__aeabi_dadd+0x40c>
 800129a:	4664      	mov	r4, ip
 800129c:	2220      	movs	r2, #32
 800129e:	1b12      	subs	r2, r2, r4
 80012a0:	4644      	mov	r4, r8
 80012a2:	4094      	lsls	r4, r2
 80012a4:	000f      	movs	r7, r1
 80012a6:	46a1      	mov	r9, r4
 80012a8:	4664      	mov	r4, ip
 80012aa:	4091      	lsls	r1, r2
 80012ac:	40e7      	lsrs	r7, r4
 80012ae:	464c      	mov	r4, r9
 80012b0:	1e4a      	subs	r2, r1, #1
 80012b2:	4191      	sbcs	r1, r2
 80012b4:	433c      	orrs	r4, r7
 80012b6:	4642      	mov	r2, r8
 80012b8:	4321      	orrs	r1, r4
 80012ba:	4664      	mov	r4, ip
 80012bc:	40e2      	lsrs	r2, r4
 80012be:	1a80      	subs	r0, r0, r2
 80012c0:	1a5c      	subs	r4, r3, r1
 80012c2:	42a3      	cmp	r3, r4
 80012c4:	419b      	sbcs	r3, r3
 80012c6:	425f      	negs	r7, r3
 80012c8:	1bc7      	subs	r7, r0, r7
 80012ca:	023b      	lsls	r3, r7, #8
 80012cc:	d400      	bmi.n	80012d0 <__aeabi_dadd+0xa8>
 80012ce:	e0d0      	b.n	8001472 <__aeabi_dadd+0x24a>
 80012d0:	027f      	lsls	r7, r7, #9
 80012d2:	0a7f      	lsrs	r7, r7, #9
 80012d4:	2f00      	cmp	r7, #0
 80012d6:	d100      	bne.n	80012da <__aeabi_dadd+0xb2>
 80012d8:	e0ff      	b.n	80014da <__aeabi_dadd+0x2b2>
 80012da:	0038      	movs	r0, r7
 80012dc:	f001 fe5a 	bl	8002f94 <__clzsi2>
 80012e0:	0001      	movs	r1, r0
 80012e2:	3908      	subs	r1, #8
 80012e4:	2320      	movs	r3, #32
 80012e6:	0022      	movs	r2, r4
 80012e8:	1a5b      	subs	r3, r3, r1
 80012ea:	408f      	lsls	r7, r1
 80012ec:	40da      	lsrs	r2, r3
 80012ee:	408c      	lsls	r4, r1
 80012f0:	4317      	orrs	r7, r2
 80012f2:	42b1      	cmp	r1, r6
 80012f4:	da00      	bge.n	80012f8 <__aeabi_dadd+0xd0>
 80012f6:	e0ff      	b.n	80014f8 <__aeabi_dadd+0x2d0>
 80012f8:	1b89      	subs	r1, r1, r6
 80012fa:	1c4b      	adds	r3, r1, #1
 80012fc:	2b1f      	cmp	r3, #31
 80012fe:	dd00      	ble.n	8001302 <__aeabi_dadd+0xda>
 8001300:	e0a8      	b.n	8001454 <__aeabi_dadd+0x22c>
 8001302:	2220      	movs	r2, #32
 8001304:	0039      	movs	r1, r7
 8001306:	1ad2      	subs	r2, r2, r3
 8001308:	0020      	movs	r0, r4
 800130a:	4094      	lsls	r4, r2
 800130c:	4091      	lsls	r1, r2
 800130e:	40d8      	lsrs	r0, r3
 8001310:	1e62      	subs	r2, r4, #1
 8001312:	4194      	sbcs	r4, r2
 8001314:	40df      	lsrs	r7, r3
 8001316:	2600      	movs	r6, #0
 8001318:	4301      	orrs	r1, r0
 800131a:	430c      	orrs	r4, r1
 800131c:	0763      	lsls	r3, r4, #29
 800131e:	d009      	beq.n	8001334 <__aeabi_dadd+0x10c>
 8001320:	230f      	movs	r3, #15
 8001322:	4023      	ands	r3, r4
 8001324:	2b04      	cmp	r3, #4
 8001326:	d005      	beq.n	8001334 <__aeabi_dadd+0x10c>
 8001328:	1d23      	adds	r3, r4, #4
 800132a:	42a3      	cmp	r3, r4
 800132c:	41a4      	sbcs	r4, r4
 800132e:	4264      	negs	r4, r4
 8001330:	193f      	adds	r7, r7, r4
 8001332:	001c      	movs	r4, r3
 8001334:	023b      	lsls	r3, r7, #8
 8001336:	d400      	bmi.n	800133a <__aeabi_dadd+0x112>
 8001338:	e09e      	b.n	8001478 <__aeabi_dadd+0x250>
 800133a:	4b95      	ldr	r3, [pc, #596]	; (8001590 <__aeabi_dadd+0x368>)
 800133c:	3601      	adds	r6, #1
 800133e:	429e      	cmp	r6, r3
 8001340:	d100      	bne.n	8001344 <__aeabi_dadd+0x11c>
 8001342:	e0b7      	b.n	80014b4 <__aeabi_dadd+0x28c>
 8001344:	4a93      	ldr	r2, [pc, #588]	; (8001594 <__aeabi_dadd+0x36c>)
 8001346:	08e4      	lsrs	r4, r4, #3
 8001348:	4017      	ands	r7, r2
 800134a:	077b      	lsls	r3, r7, #29
 800134c:	0571      	lsls	r1, r6, #21
 800134e:	027f      	lsls	r7, r7, #9
 8001350:	4323      	orrs	r3, r4
 8001352:	0b3f      	lsrs	r7, r7, #12
 8001354:	0d4a      	lsrs	r2, r1, #21
 8001356:	0512      	lsls	r2, r2, #20
 8001358:	433a      	orrs	r2, r7
 800135a:	07ed      	lsls	r5, r5, #31
 800135c:	432a      	orrs	r2, r5
 800135e:	0018      	movs	r0, r3
 8001360:	0011      	movs	r1, r2
 8001362:	bce0      	pop	{r5, r6, r7}
 8001364:	46ba      	mov	sl, r7
 8001366:	46b1      	mov	r9, r6
 8001368:	46a8      	mov	r8, r5
 800136a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800136c:	2c00      	cmp	r4, #0
 800136e:	d04b      	beq.n	8001408 <__aeabi_dadd+0x1e0>
 8001370:	464c      	mov	r4, r9
 8001372:	1ba4      	subs	r4, r4, r6
 8001374:	46a4      	mov	ip, r4
 8001376:	2e00      	cmp	r6, #0
 8001378:	d000      	beq.n	800137c <__aeabi_dadd+0x154>
 800137a:	e123      	b.n	80015c4 <__aeabi_dadd+0x39c>
 800137c:	0004      	movs	r4, r0
 800137e:	431c      	orrs	r4, r3
 8001380:	d100      	bne.n	8001384 <__aeabi_dadd+0x15c>
 8001382:	e1af      	b.n	80016e4 <__aeabi_dadd+0x4bc>
 8001384:	4662      	mov	r2, ip
 8001386:	1e54      	subs	r4, r2, #1
 8001388:	2a01      	cmp	r2, #1
 800138a:	d100      	bne.n	800138e <__aeabi_dadd+0x166>
 800138c:	e215      	b.n	80017ba <__aeabi_dadd+0x592>
 800138e:	4d80      	ldr	r5, [pc, #512]	; (8001590 <__aeabi_dadd+0x368>)
 8001390:	45ac      	cmp	ip, r5
 8001392:	d100      	bne.n	8001396 <__aeabi_dadd+0x16e>
 8001394:	e1c8      	b.n	8001728 <__aeabi_dadd+0x500>
 8001396:	46a4      	mov	ip, r4
 8001398:	e11b      	b.n	80015d2 <__aeabi_dadd+0x3aa>
 800139a:	464a      	mov	r2, r9
 800139c:	1ab2      	subs	r2, r6, r2
 800139e:	4694      	mov	ip, r2
 80013a0:	2a00      	cmp	r2, #0
 80013a2:	dc00      	bgt.n	80013a6 <__aeabi_dadd+0x17e>
 80013a4:	e0ac      	b.n	8001500 <__aeabi_dadd+0x2d8>
 80013a6:	464a      	mov	r2, r9
 80013a8:	2a00      	cmp	r2, #0
 80013aa:	d043      	beq.n	8001434 <__aeabi_dadd+0x20c>
 80013ac:	4a78      	ldr	r2, [pc, #480]	; (8001590 <__aeabi_dadd+0x368>)
 80013ae:	4296      	cmp	r6, r2
 80013b0:	d100      	bne.n	80013b4 <__aeabi_dadd+0x18c>
 80013b2:	e1af      	b.n	8001714 <__aeabi_dadd+0x4ec>
 80013b4:	2280      	movs	r2, #128	; 0x80
 80013b6:	003c      	movs	r4, r7
 80013b8:	0412      	lsls	r2, r2, #16
 80013ba:	4314      	orrs	r4, r2
 80013bc:	46a0      	mov	r8, r4
 80013be:	4662      	mov	r2, ip
 80013c0:	2a38      	cmp	r2, #56	; 0x38
 80013c2:	dc67      	bgt.n	8001494 <__aeabi_dadd+0x26c>
 80013c4:	2a1f      	cmp	r2, #31
 80013c6:	dc00      	bgt.n	80013ca <__aeabi_dadd+0x1a2>
 80013c8:	e15f      	b.n	800168a <__aeabi_dadd+0x462>
 80013ca:	4647      	mov	r7, r8
 80013cc:	3a20      	subs	r2, #32
 80013ce:	40d7      	lsrs	r7, r2
 80013d0:	4662      	mov	r2, ip
 80013d2:	2a20      	cmp	r2, #32
 80013d4:	d005      	beq.n	80013e2 <__aeabi_dadd+0x1ba>
 80013d6:	4664      	mov	r4, ip
 80013d8:	2240      	movs	r2, #64	; 0x40
 80013da:	1b12      	subs	r2, r2, r4
 80013dc:	4644      	mov	r4, r8
 80013de:	4094      	lsls	r4, r2
 80013e0:	4321      	orrs	r1, r4
 80013e2:	1e4a      	subs	r2, r1, #1
 80013e4:	4191      	sbcs	r1, r2
 80013e6:	000c      	movs	r4, r1
 80013e8:	433c      	orrs	r4, r7
 80013ea:	e057      	b.n	800149c <__aeabi_dadd+0x274>
 80013ec:	003a      	movs	r2, r7
 80013ee:	430a      	orrs	r2, r1
 80013f0:	d100      	bne.n	80013f4 <__aeabi_dadd+0x1cc>
 80013f2:	e105      	b.n	8001600 <__aeabi_dadd+0x3d8>
 80013f4:	0022      	movs	r2, r4
 80013f6:	3a01      	subs	r2, #1
 80013f8:	2c01      	cmp	r4, #1
 80013fa:	d100      	bne.n	80013fe <__aeabi_dadd+0x1d6>
 80013fc:	e182      	b.n	8001704 <__aeabi_dadd+0x4dc>
 80013fe:	4c64      	ldr	r4, [pc, #400]	; (8001590 <__aeabi_dadd+0x368>)
 8001400:	45a4      	cmp	ip, r4
 8001402:	d05b      	beq.n	80014bc <__aeabi_dadd+0x294>
 8001404:	4694      	mov	ip, r2
 8001406:	e741      	b.n	800128c <__aeabi_dadd+0x64>
 8001408:	4c63      	ldr	r4, [pc, #396]	; (8001598 <__aeabi_dadd+0x370>)
 800140a:	1c77      	adds	r7, r6, #1
 800140c:	4227      	tst	r7, r4
 800140e:	d000      	beq.n	8001412 <__aeabi_dadd+0x1ea>
 8001410:	e0c4      	b.n	800159c <__aeabi_dadd+0x374>
 8001412:	0004      	movs	r4, r0
 8001414:	431c      	orrs	r4, r3
 8001416:	2e00      	cmp	r6, #0
 8001418:	d000      	beq.n	800141c <__aeabi_dadd+0x1f4>
 800141a:	e169      	b.n	80016f0 <__aeabi_dadd+0x4c8>
 800141c:	2c00      	cmp	r4, #0
 800141e:	d100      	bne.n	8001422 <__aeabi_dadd+0x1fa>
 8001420:	e1bf      	b.n	80017a2 <__aeabi_dadd+0x57a>
 8001422:	4644      	mov	r4, r8
 8001424:	430c      	orrs	r4, r1
 8001426:	d000      	beq.n	800142a <__aeabi_dadd+0x202>
 8001428:	e1d0      	b.n	80017cc <__aeabi_dadd+0x5a4>
 800142a:	0742      	lsls	r2, r0, #29
 800142c:	08db      	lsrs	r3, r3, #3
 800142e:	4313      	orrs	r3, r2
 8001430:	08c0      	lsrs	r0, r0, #3
 8001432:	e029      	b.n	8001488 <__aeabi_dadd+0x260>
 8001434:	003a      	movs	r2, r7
 8001436:	430a      	orrs	r2, r1
 8001438:	d100      	bne.n	800143c <__aeabi_dadd+0x214>
 800143a:	e170      	b.n	800171e <__aeabi_dadd+0x4f6>
 800143c:	4662      	mov	r2, ip
 800143e:	4664      	mov	r4, ip
 8001440:	3a01      	subs	r2, #1
 8001442:	2c01      	cmp	r4, #1
 8001444:	d100      	bne.n	8001448 <__aeabi_dadd+0x220>
 8001446:	e0e0      	b.n	800160a <__aeabi_dadd+0x3e2>
 8001448:	4c51      	ldr	r4, [pc, #324]	; (8001590 <__aeabi_dadd+0x368>)
 800144a:	45a4      	cmp	ip, r4
 800144c:	d100      	bne.n	8001450 <__aeabi_dadd+0x228>
 800144e:	e161      	b.n	8001714 <__aeabi_dadd+0x4ec>
 8001450:	4694      	mov	ip, r2
 8001452:	e7b4      	b.n	80013be <__aeabi_dadd+0x196>
 8001454:	003a      	movs	r2, r7
 8001456:	391f      	subs	r1, #31
 8001458:	40ca      	lsrs	r2, r1
 800145a:	0011      	movs	r1, r2
 800145c:	2b20      	cmp	r3, #32
 800145e:	d003      	beq.n	8001468 <__aeabi_dadd+0x240>
 8001460:	2240      	movs	r2, #64	; 0x40
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	409f      	lsls	r7, r3
 8001466:	433c      	orrs	r4, r7
 8001468:	1e63      	subs	r3, r4, #1
 800146a:	419c      	sbcs	r4, r3
 800146c:	2700      	movs	r7, #0
 800146e:	2600      	movs	r6, #0
 8001470:	430c      	orrs	r4, r1
 8001472:	0763      	lsls	r3, r4, #29
 8001474:	d000      	beq.n	8001478 <__aeabi_dadd+0x250>
 8001476:	e753      	b.n	8001320 <__aeabi_dadd+0xf8>
 8001478:	46b4      	mov	ip, r6
 800147a:	08e4      	lsrs	r4, r4, #3
 800147c:	077b      	lsls	r3, r7, #29
 800147e:	4323      	orrs	r3, r4
 8001480:	08f8      	lsrs	r0, r7, #3
 8001482:	4a43      	ldr	r2, [pc, #268]	; (8001590 <__aeabi_dadd+0x368>)
 8001484:	4594      	cmp	ip, r2
 8001486:	d01d      	beq.n	80014c4 <__aeabi_dadd+0x29c>
 8001488:	4662      	mov	r2, ip
 800148a:	0307      	lsls	r7, r0, #12
 800148c:	0552      	lsls	r2, r2, #21
 800148e:	0b3f      	lsrs	r7, r7, #12
 8001490:	0d52      	lsrs	r2, r2, #21
 8001492:	e760      	b.n	8001356 <__aeabi_dadd+0x12e>
 8001494:	4644      	mov	r4, r8
 8001496:	430c      	orrs	r4, r1
 8001498:	1e62      	subs	r2, r4, #1
 800149a:	4194      	sbcs	r4, r2
 800149c:	18e4      	adds	r4, r4, r3
 800149e:	429c      	cmp	r4, r3
 80014a0:	419b      	sbcs	r3, r3
 80014a2:	425f      	negs	r7, r3
 80014a4:	183f      	adds	r7, r7, r0
 80014a6:	023b      	lsls	r3, r7, #8
 80014a8:	d5e3      	bpl.n	8001472 <__aeabi_dadd+0x24a>
 80014aa:	4b39      	ldr	r3, [pc, #228]	; (8001590 <__aeabi_dadd+0x368>)
 80014ac:	3601      	adds	r6, #1
 80014ae:	429e      	cmp	r6, r3
 80014b0:	d000      	beq.n	80014b4 <__aeabi_dadd+0x28c>
 80014b2:	e0b5      	b.n	8001620 <__aeabi_dadd+0x3f8>
 80014b4:	0032      	movs	r2, r6
 80014b6:	2700      	movs	r7, #0
 80014b8:	2300      	movs	r3, #0
 80014ba:	e74c      	b.n	8001356 <__aeabi_dadd+0x12e>
 80014bc:	0742      	lsls	r2, r0, #29
 80014be:	08db      	lsrs	r3, r3, #3
 80014c0:	4313      	orrs	r3, r2
 80014c2:	08c0      	lsrs	r0, r0, #3
 80014c4:	001a      	movs	r2, r3
 80014c6:	4302      	orrs	r2, r0
 80014c8:	d100      	bne.n	80014cc <__aeabi_dadd+0x2a4>
 80014ca:	e1e1      	b.n	8001890 <__aeabi_dadd+0x668>
 80014cc:	2780      	movs	r7, #128	; 0x80
 80014ce:	033f      	lsls	r7, r7, #12
 80014d0:	4307      	orrs	r7, r0
 80014d2:	033f      	lsls	r7, r7, #12
 80014d4:	4a2e      	ldr	r2, [pc, #184]	; (8001590 <__aeabi_dadd+0x368>)
 80014d6:	0b3f      	lsrs	r7, r7, #12
 80014d8:	e73d      	b.n	8001356 <__aeabi_dadd+0x12e>
 80014da:	0020      	movs	r0, r4
 80014dc:	f001 fd5a 	bl	8002f94 <__clzsi2>
 80014e0:	0001      	movs	r1, r0
 80014e2:	3118      	adds	r1, #24
 80014e4:	291f      	cmp	r1, #31
 80014e6:	dc00      	bgt.n	80014ea <__aeabi_dadd+0x2c2>
 80014e8:	e6fc      	b.n	80012e4 <__aeabi_dadd+0xbc>
 80014ea:	3808      	subs	r0, #8
 80014ec:	4084      	lsls	r4, r0
 80014ee:	0027      	movs	r7, r4
 80014f0:	2400      	movs	r4, #0
 80014f2:	42b1      	cmp	r1, r6
 80014f4:	db00      	blt.n	80014f8 <__aeabi_dadd+0x2d0>
 80014f6:	e6ff      	b.n	80012f8 <__aeabi_dadd+0xd0>
 80014f8:	4a26      	ldr	r2, [pc, #152]	; (8001594 <__aeabi_dadd+0x36c>)
 80014fa:	1a76      	subs	r6, r6, r1
 80014fc:	4017      	ands	r7, r2
 80014fe:	e70d      	b.n	800131c <__aeabi_dadd+0xf4>
 8001500:	2a00      	cmp	r2, #0
 8001502:	d02f      	beq.n	8001564 <__aeabi_dadd+0x33c>
 8001504:	464a      	mov	r2, r9
 8001506:	1b92      	subs	r2, r2, r6
 8001508:	4694      	mov	ip, r2
 800150a:	2e00      	cmp	r6, #0
 800150c:	d100      	bne.n	8001510 <__aeabi_dadd+0x2e8>
 800150e:	e0ad      	b.n	800166c <__aeabi_dadd+0x444>
 8001510:	4a1f      	ldr	r2, [pc, #124]	; (8001590 <__aeabi_dadd+0x368>)
 8001512:	4591      	cmp	r9, r2
 8001514:	d100      	bne.n	8001518 <__aeabi_dadd+0x2f0>
 8001516:	e10f      	b.n	8001738 <__aeabi_dadd+0x510>
 8001518:	2280      	movs	r2, #128	; 0x80
 800151a:	0412      	lsls	r2, r2, #16
 800151c:	4310      	orrs	r0, r2
 800151e:	4662      	mov	r2, ip
 8001520:	2a38      	cmp	r2, #56	; 0x38
 8001522:	dd00      	ble.n	8001526 <__aeabi_dadd+0x2fe>
 8001524:	e10f      	b.n	8001746 <__aeabi_dadd+0x51e>
 8001526:	2a1f      	cmp	r2, #31
 8001528:	dd00      	ble.n	800152c <__aeabi_dadd+0x304>
 800152a:	e180      	b.n	800182e <__aeabi_dadd+0x606>
 800152c:	4664      	mov	r4, ip
 800152e:	2220      	movs	r2, #32
 8001530:	001e      	movs	r6, r3
 8001532:	1b12      	subs	r2, r2, r4
 8001534:	4667      	mov	r7, ip
 8001536:	0004      	movs	r4, r0
 8001538:	4093      	lsls	r3, r2
 800153a:	4094      	lsls	r4, r2
 800153c:	40fe      	lsrs	r6, r7
 800153e:	1e5a      	subs	r2, r3, #1
 8001540:	4193      	sbcs	r3, r2
 8001542:	40f8      	lsrs	r0, r7
 8001544:	4334      	orrs	r4, r6
 8001546:	431c      	orrs	r4, r3
 8001548:	4480      	add	r8, r0
 800154a:	1864      	adds	r4, r4, r1
 800154c:	428c      	cmp	r4, r1
 800154e:	41bf      	sbcs	r7, r7
 8001550:	427f      	negs	r7, r7
 8001552:	464e      	mov	r6, r9
 8001554:	4447      	add	r7, r8
 8001556:	e7a6      	b.n	80014a6 <__aeabi_dadd+0x27e>
 8001558:	4642      	mov	r2, r8
 800155a:	430a      	orrs	r2, r1
 800155c:	0011      	movs	r1, r2
 800155e:	1e4a      	subs	r2, r1, #1
 8001560:	4191      	sbcs	r1, r2
 8001562:	e6ad      	b.n	80012c0 <__aeabi_dadd+0x98>
 8001564:	4c0c      	ldr	r4, [pc, #48]	; (8001598 <__aeabi_dadd+0x370>)
 8001566:	1c72      	adds	r2, r6, #1
 8001568:	4222      	tst	r2, r4
 800156a:	d000      	beq.n	800156e <__aeabi_dadd+0x346>
 800156c:	e0a1      	b.n	80016b2 <__aeabi_dadd+0x48a>
 800156e:	0002      	movs	r2, r0
 8001570:	431a      	orrs	r2, r3
 8001572:	2e00      	cmp	r6, #0
 8001574:	d000      	beq.n	8001578 <__aeabi_dadd+0x350>
 8001576:	e0fa      	b.n	800176e <__aeabi_dadd+0x546>
 8001578:	2a00      	cmp	r2, #0
 800157a:	d100      	bne.n	800157e <__aeabi_dadd+0x356>
 800157c:	e145      	b.n	800180a <__aeabi_dadd+0x5e2>
 800157e:	003a      	movs	r2, r7
 8001580:	430a      	orrs	r2, r1
 8001582:	d000      	beq.n	8001586 <__aeabi_dadd+0x35e>
 8001584:	e146      	b.n	8001814 <__aeabi_dadd+0x5ec>
 8001586:	0742      	lsls	r2, r0, #29
 8001588:	08db      	lsrs	r3, r3, #3
 800158a:	4313      	orrs	r3, r2
 800158c:	08c0      	lsrs	r0, r0, #3
 800158e:	e77b      	b.n	8001488 <__aeabi_dadd+0x260>
 8001590:	000007ff 	.word	0x000007ff
 8001594:	ff7fffff 	.word	0xff7fffff
 8001598:	000007fe 	.word	0x000007fe
 800159c:	4647      	mov	r7, r8
 800159e:	1a5c      	subs	r4, r3, r1
 80015a0:	1bc2      	subs	r2, r0, r7
 80015a2:	42a3      	cmp	r3, r4
 80015a4:	41bf      	sbcs	r7, r7
 80015a6:	427f      	negs	r7, r7
 80015a8:	46b9      	mov	r9, r7
 80015aa:	0017      	movs	r7, r2
 80015ac:	464a      	mov	r2, r9
 80015ae:	1abf      	subs	r7, r7, r2
 80015b0:	023a      	lsls	r2, r7, #8
 80015b2:	d500      	bpl.n	80015b6 <__aeabi_dadd+0x38e>
 80015b4:	e08d      	b.n	80016d2 <__aeabi_dadd+0x4aa>
 80015b6:	0023      	movs	r3, r4
 80015b8:	433b      	orrs	r3, r7
 80015ba:	d000      	beq.n	80015be <__aeabi_dadd+0x396>
 80015bc:	e68a      	b.n	80012d4 <__aeabi_dadd+0xac>
 80015be:	2000      	movs	r0, #0
 80015c0:	2500      	movs	r5, #0
 80015c2:	e761      	b.n	8001488 <__aeabi_dadd+0x260>
 80015c4:	4cb4      	ldr	r4, [pc, #720]	; (8001898 <__aeabi_dadd+0x670>)
 80015c6:	45a1      	cmp	r9, r4
 80015c8:	d100      	bne.n	80015cc <__aeabi_dadd+0x3a4>
 80015ca:	e0ad      	b.n	8001728 <__aeabi_dadd+0x500>
 80015cc:	2480      	movs	r4, #128	; 0x80
 80015ce:	0424      	lsls	r4, r4, #16
 80015d0:	4320      	orrs	r0, r4
 80015d2:	4664      	mov	r4, ip
 80015d4:	2c38      	cmp	r4, #56	; 0x38
 80015d6:	dc3d      	bgt.n	8001654 <__aeabi_dadd+0x42c>
 80015d8:	4662      	mov	r2, ip
 80015da:	2c1f      	cmp	r4, #31
 80015dc:	dd00      	ble.n	80015e0 <__aeabi_dadd+0x3b8>
 80015de:	e0b7      	b.n	8001750 <__aeabi_dadd+0x528>
 80015e0:	2520      	movs	r5, #32
 80015e2:	001e      	movs	r6, r3
 80015e4:	1b2d      	subs	r5, r5, r4
 80015e6:	0004      	movs	r4, r0
 80015e8:	40ab      	lsls	r3, r5
 80015ea:	40ac      	lsls	r4, r5
 80015ec:	40d6      	lsrs	r6, r2
 80015ee:	40d0      	lsrs	r0, r2
 80015f0:	4642      	mov	r2, r8
 80015f2:	1e5d      	subs	r5, r3, #1
 80015f4:	41ab      	sbcs	r3, r5
 80015f6:	4334      	orrs	r4, r6
 80015f8:	1a12      	subs	r2, r2, r0
 80015fa:	4690      	mov	r8, r2
 80015fc:	4323      	orrs	r3, r4
 80015fe:	e02c      	b.n	800165a <__aeabi_dadd+0x432>
 8001600:	0742      	lsls	r2, r0, #29
 8001602:	08db      	lsrs	r3, r3, #3
 8001604:	4313      	orrs	r3, r2
 8001606:	08c0      	lsrs	r0, r0, #3
 8001608:	e73b      	b.n	8001482 <__aeabi_dadd+0x25a>
 800160a:	185c      	adds	r4, r3, r1
 800160c:	429c      	cmp	r4, r3
 800160e:	419b      	sbcs	r3, r3
 8001610:	4440      	add	r0, r8
 8001612:	425b      	negs	r3, r3
 8001614:	18c7      	adds	r7, r0, r3
 8001616:	2601      	movs	r6, #1
 8001618:	023b      	lsls	r3, r7, #8
 800161a:	d400      	bmi.n	800161e <__aeabi_dadd+0x3f6>
 800161c:	e729      	b.n	8001472 <__aeabi_dadd+0x24a>
 800161e:	2602      	movs	r6, #2
 8001620:	4a9e      	ldr	r2, [pc, #632]	; (800189c <__aeabi_dadd+0x674>)
 8001622:	0863      	lsrs	r3, r4, #1
 8001624:	4017      	ands	r7, r2
 8001626:	2201      	movs	r2, #1
 8001628:	4014      	ands	r4, r2
 800162a:	431c      	orrs	r4, r3
 800162c:	07fb      	lsls	r3, r7, #31
 800162e:	431c      	orrs	r4, r3
 8001630:	087f      	lsrs	r7, r7, #1
 8001632:	e673      	b.n	800131c <__aeabi_dadd+0xf4>
 8001634:	4644      	mov	r4, r8
 8001636:	3a20      	subs	r2, #32
 8001638:	40d4      	lsrs	r4, r2
 800163a:	4662      	mov	r2, ip
 800163c:	2a20      	cmp	r2, #32
 800163e:	d005      	beq.n	800164c <__aeabi_dadd+0x424>
 8001640:	4667      	mov	r7, ip
 8001642:	2240      	movs	r2, #64	; 0x40
 8001644:	1bd2      	subs	r2, r2, r7
 8001646:	4647      	mov	r7, r8
 8001648:	4097      	lsls	r7, r2
 800164a:	4339      	orrs	r1, r7
 800164c:	1e4a      	subs	r2, r1, #1
 800164e:	4191      	sbcs	r1, r2
 8001650:	4321      	orrs	r1, r4
 8001652:	e635      	b.n	80012c0 <__aeabi_dadd+0x98>
 8001654:	4303      	orrs	r3, r0
 8001656:	1e58      	subs	r0, r3, #1
 8001658:	4183      	sbcs	r3, r0
 800165a:	1acc      	subs	r4, r1, r3
 800165c:	42a1      	cmp	r1, r4
 800165e:	41bf      	sbcs	r7, r7
 8001660:	4643      	mov	r3, r8
 8001662:	427f      	negs	r7, r7
 8001664:	4655      	mov	r5, sl
 8001666:	464e      	mov	r6, r9
 8001668:	1bdf      	subs	r7, r3, r7
 800166a:	e62e      	b.n	80012ca <__aeabi_dadd+0xa2>
 800166c:	0002      	movs	r2, r0
 800166e:	431a      	orrs	r2, r3
 8001670:	d100      	bne.n	8001674 <__aeabi_dadd+0x44c>
 8001672:	e0bd      	b.n	80017f0 <__aeabi_dadd+0x5c8>
 8001674:	4662      	mov	r2, ip
 8001676:	4664      	mov	r4, ip
 8001678:	3a01      	subs	r2, #1
 800167a:	2c01      	cmp	r4, #1
 800167c:	d100      	bne.n	8001680 <__aeabi_dadd+0x458>
 800167e:	e0e5      	b.n	800184c <__aeabi_dadd+0x624>
 8001680:	4c85      	ldr	r4, [pc, #532]	; (8001898 <__aeabi_dadd+0x670>)
 8001682:	45a4      	cmp	ip, r4
 8001684:	d058      	beq.n	8001738 <__aeabi_dadd+0x510>
 8001686:	4694      	mov	ip, r2
 8001688:	e749      	b.n	800151e <__aeabi_dadd+0x2f6>
 800168a:	4664      	mov	r4, ip
 800168c:	2220      	movs	r2, #32
 800168e:	1b12      	subs	r2, r2, r4
 8001690:	4644      	mov	r4, r8
 8001692:	4094      	lsls	r4, r2
 8001694:	000f      	movs	r7, r1
 8001696:	46a1      	mov	r9, r4
 8001698:	4664      	mov	r4, ip
 800169a:	4091      	lsls	r1, r2
 800169c:	40e7      	lsrs	r7, r4
 800169e:	464c      	mov	r4, r9
 80016a0:	1e4a      	subs	r2, r1, #1
 80016a2:	4191      	sbcs	r1, r2
 80016a4:	433c      	orrs	r4, r7
 80016a6:	4642      	mov	r2, r8
 80016a8:	430c      	orrs	r4, r1
 80016aa:	4661      	mov	r1, ip
 80016ac:	40ca      	lsrs	r2, r1
 80016ae:	1880      	adds	r0, r0, r2
 80016b0:	e6f4      	b.n	800149c <__aeabi_dadd+0x274>
 80016b2:	4c79      	ldr	r4, [pc, #484]	; (8001898 <__aeabi_dadd+0x670>)
 80016b4:	42a2      	cmp	r2, r4
 80016b6:	d100      	bne.n	80016ba <__aeabi_dadd+0x492>
 80016b8:	e6fd      	b.n	80014b6 <__aeabi_dadd+0x28e>
 80016ba:	1859      	adds	r1, r3, r1
 80016bc:	4299      	cmp	r1, r3
 80016be:	419b      	sbcs	r3, r3
 80016c0:	4440      	add	r0, r8
 80016c2:	425f      	negs	r7, r3
 80016c4:	19c7      	adds	r7, r0, r7
 80016c6:	07fc      	lsls	r4, r7, #31
 80016c8:	0849      	lsrs	r1, r1, #1
 80016ca:	0016      	movs	r6, r2
 80016cc:	430c      	orrs	r4, r1
 80016ce:	087f      	lsrs	r7, r7, #1
 80016d0:	e6cf      	b.n	8001472 <__aeabi_dadd+0x24a>
 80016d2:	1acc      	subs	r4, r1, r3
 80016d4:	42a1      	cmp	r1, r4
 80016d6:	41bf      	sbcs	r7, r7
 80016d8:	4643      	mov	r3, r8
 80016da:	427f      	negs	r7, r7
 80016dc:	1a18      	subs	r0, r3, r0
 80016de:	4655      	mov	r5, sl
 80016e0:	1bc7      	subs	r7, r0, r7
 80016e2:	e5f7      	b.n	80012d4 <__aeabi_dadd+0xac>
 80016e4:	08c9      	lsrs	r1, r1, #3
 80016e6:	077b      	lsls	r3, r7, #29
 80016e8:	4655      	mov	r5, sl
 80016ea:	430b      	orrs	r3, r1
 80016ec:	08f8      	lsrs	r0, r7, #3
 80016ee:	e6c8      	b.n	8001482 <__aeabi_dadd+0x25a>
 80016f0:	2c00      	cmp	r4, #0
 80016f2:	d000      	beq.n	80016f6 <__aeabi_dadd+0x4ce>
 80016f4:	e081      	b.n	80017fa <__aeabi_dadd+0x5d2>
 80016f6:	4643      	mov	r3, r8
 80016f8:	430b      	orrs	r3, r1
 80016fa:	d115      	bne.n	8001728 <__aeabi_dadd+0x500>
 80016fc:	2080      	movs	r0, #128	; 0x80
 80016fe:	2500      	movs	r5, #0
 8001700:	0300      	lsls	r0, r0, #12
 8001702:	e6e3      	b.n	80014cc <__aeabi_dadd+0x2a4>
 8001704:	1a5c      	subs	r4, r3, r1
 8001706:	42a3      	cmp	r3, r4
 8001708:	419b      	sbcs	r3, r3
 800170a:	1bc7      	subs	r7, r0, r7
 800170c:	425b      	negs	r3, r3
 800170e:	2601      	movs	r6, #1
 8001710:	1aff      	subs	r7, r7, r3
 8001712:	e5da      	b.n	80012ca <__aeabi_dadd+0xa2>
 8001714:	0742      	lsls	r2, r0, #29
 8001716:	08db      	lsrs	r3, r3, #3
 8001718:	4313      	orrs	r3, r2
 800171a:	08c0      	lsrs	r0, r0, #3
 800171c:	e6d2      	b.n	80014c4 <__aeabi_dadd+0x29c>
 800171e:	0742      	lsls	r2, r0, #29
 8001720:	08db      	lsrs	r3, r3, #3
 8001722:	4313      	orrs	r3, r2
 8001724:	08c0      	lsrs	r0, r0, #3
 8001726:	e6ac      	b.n	8001482 <__aeabi_dadd+0x25a>
 8001728:	4643      	mov	r3, r8
 800172a:	4642      	mov	r2, r8
 800172c:	08c9      	lsrs	r1, r1, #3
 800172e:	075b      	lsls	r3, r3, #29
 8001730:	4655      	mov	r5, sl
 8001732:	430b      	orrs	r3, r1
 8001734:	08d0      	lsrs	r0, r2, #3
 8001736:	e6c5      	b.n	80014c4 <__aeabi_dadd+0x29c>
 8001738:	4643      	mov	r3, r8
 800173a:	4642      	mov	r2, r8
 800173c:	075b      	lsls	r3, r3, #29
 800173e:	08c9      	lsrs	r1, r1, #3
 8001740:	430b      	orrs	r3, r1
 8001742:	08d0      	lsrs	r0, r2, #3
 8001744:	e6be      	b.n	80014c4 <__aeabi_dadd+0x29c>
 8001746:	4303      	orrs	r3, r0
 8001748:	001c      	movs	r4, r3
 800174a:	1e63      	subs	r3, r4, #1
 800174c:	419c      	sbcs	r4, r3
 800174e:	e6fc      	b.n	800154a <__aeabi_dadd+0x322>
 8001750:	0002      	movs	r2, r0
 8001752:	3c20      	subs	r4, #32
 8001754:	40e2      	lsrs	r2, r4
 8001756:	0014      	movs	r4, r2
 8001758:	4662      	mov	r2, ip
 800175a:	2a20      	cmp	r2, #32
 800175c:	d003      	beq.n	8001766 <__aeabi_dadd+0x53e>
 800175e:	2540      	movs	r5, #64	; 0x40
 8001760:	1aad      	subs	r5, r5, r2
 8001762:	40a8      	lsls	r0, r5
 8001764:	4303      	orrs	r3, r0
 8001766:	1e58      	subs	r0, r3, #1
 8001768:	4183      	sbcs	r3, r0
 800176a:	4323      	orrs	r3, r4
 800176c:	e775      	b.n	800165a <__aeabi_dadd+0x432>
 800176e:	2a00      	cmp	r2, #0
 8001770:	d0e2      	beq.n	8001738 <__aeabi_dadd+0x510>
 8001772:	003a      	movs	r2, r7
 8001774:	430a      	orrs	r2, r1
 8001776:	d0cd      	beq.n	8001714 <__aeabi_dadd+0x4ec>
 8001778:	0742      	lsls	r2, r0, #29
 800177a:	08db      	lsrs	r3, r3, #3
 800177c:	4313      	orrs	r3, r2
 800177e:	2280      	movs	r2, #128	; 0x80
 8001780:	08c0      	lsrs	r0, r0, #3
 8001782:	0312      	lsls	r2, r2, #12
 8001784:	4210      	tst	r0, r2
 8001786:	d006      	beq.n	8001796 <__aeabi_dadd+0x56e>
 8001788:	08fc      	lsrs	r4, r7, #3
 800178a:	4214      	tst	r4, r2
 800178c:	d103      	bne.n	8001796 <__aeabi_dadd+0x56e>
 800178e:	0020      	movs	r0, r4
 8001790:	08cb      	lsrs	r3, r1, #3
 8001792:	077a      	lsls	r2, r7, #29
 8001794:	4313      	orrs	r3, r2
 8001796:	0f5a      	lsrs	r2, r3, #29
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	0752      	lsls	r2, r2, #29
 800179c:	08db      	lsrs	r3, r3, #3
 800179e:	4313      	orrs	r3, r2
 80017a0:	e690      	b.n	80014c4 <__aeabi_dadd+0x29c>
 80017a2:	4643      	mov	r3, r8
 80017a4:	430b      	orrs	r3, r1
 80017a6:	d100      	bne.n	80017aa <__aeabi_dadd+0x582>
 80017a8:	e709      	b.n	80015be <__aeabi_dadd+0x396>
 80017aa:	4643      	mov	r3, r8
 80017ac:	4642      	mov	r2, r8
 80017ae:	08c9      	lsrs	r1, r1, #3
 80017b0:	075b      	lsls	r3, r3, #29
 80017b2:	4655      	mov	r5, sl
 80017b4:	430b      	orrs	r3, r1
 80017b6:	08d0      	lsrs	r0, r2, #3
 80017b8:	e666      	b.n	8001488 <__aeabi_dadd+0x260>
 80017ba:	1acc      	subs	r4, r1, r3
 80017bc:	42a1      	cmp	r1, r4
 80017be:	4189      	sbcs	r1, r1
 80017c0:	1a3f      	subs	r7, r7, r0
 80017c2:	4249      	negs	r1, r1
 80017c4:	4655      	mov	r5, sl
 80017c6:	2601      	movs	r6, #1
 80017c8:	1a7f      	subs	r7, r7, r1
 80017ca:	e57e      	b.n	80012ca <__aeabi_dadd+0xa2>
 80017cc:	4642      	mov	r2, r8
 80017ce:	1a5c      	subs	r4, r3, r1
 80017d0:	1a87      	subs	r7, r0, r2
 80017d2:	42a3      	cmp	r3, r4
 80017d4:	4192      	sbcs	r2, r2
 80017d6:	4252      	negs	r2, r2
 80017d8:	1abf      	subs	r7, r7, r2
 80017da:	023a      	lsls	r2, r7, #8
 80017dc:	d53d      	bpl.n	800185a <__aeabi_dadd+0x632>
 80017de:	1acc      	subs	r4, r1, r3
 80017e0:	42a1      	cmp	r1, r4
 80017e2:	4189      	sbcs	r1, r1
 80017e4:	4643      	mov	r3, r8
 80017e6:	4249      	negs	r1, r1
 80017e8:	1a1f      	subs	r7, r3, r0
 80017ea:	4655      	mov	r5, sl
 80017ec:	1a7f      	subs	r7, r7, r1
 80017ee:	e595      	b.n	800131c <__aeabi_dadd+0xf4>
 80017f0:	077b      	lsls	r3, r7, #29
 80017f2:	08c9      	lsrs	r1, r1, #3
 80017f4:	430b      	orrs	r3, r1
 80017f6:	08f8      	lsrs	r0, r7, #3
 80017f8:	e643      	b.n	8001482 <__aeabi_dadd+0x25a>
 80017fa:	4644      	mov	r4, r8
 80017fc:	08db      	lsrs	r3, r3, #3
 80017fe:	430c      	orrs	r4, r1
 8001800:	d130      	bne.n	8001864 <__aeabi_dadd+0x63c>
 8001802:	0742      	lsls	r2, r0, #29
 8001804:	4313      	orrs	r3, r2
 8001806:	08c0      	lsrs	r0, r0, #3
 8001808:	e65c      	b.n	80014c4 <__aeabi_dadd+0x29c>
 800180a:	077b      	lsls	r3, r7, #29
 800180c:	08c9      	lsrs	r1, r1, #3
 800180e:	430b      	orrs	r3, r1
 8001810:	08f8      	lsrs	r0, r7, #3
 8001812:	e639      	b.n	8001488 <__aeabi_dadd+0x260>
 8001814:	185c      	adds	r4, r3, r1
 8001816:	429c      	cmp	r4, r3
 8001818:	419b      	sbcs	r3, r3
 800181a:	4440      	add	r0, r8
 800181c:	425b      	negs	r3, r3
 800181e:	18c7      	adds	r7, r0, r3
 8001820:	023b      	lsls	r3, r7, #8
 8001822:	d400      	bmi.n	8001826 <__aeabi_dadd+0x5fe>
 8001824:	e625      	b.n	8001472 <__aeabi_dadd+0x24a>
 8001826:	4b1d      	ldr	r3, [pc, #116]	; (800189c <__aeabi_dadd+0x674>)
 8001828:	2601      	movs	r6, #1
 800182a:	401f      	ands	r7, r3
 800182c:	e621      	b.n	8001472 <__aeabi_dadd+0x24a>
 800182e:	0004      	movs	r4, r0
 8001830:	3a20      	subs	r2, #32
 8001832:	40d4      	lsrs	r4, r2
 8001834:	4662      	mov	r2, ip
 8001836:	2a20      	cmp	r2, #32
 8001838:	d004      	beq.n	8001844 <__aeabi_dadd+0x61c>
 800183a:	2240      	movs	r2, #64	; 0x40
 800183c:	4666      	mov	r6, ip
 800183e:	1b92      	subs	r2, r2, r6
 8001840:	4090      	lsls	r0, r2
 8001842:	4303      	orrs	r3, r0
 8001844:	1e5a      	subs	r2, r3, #1
 8001846:	4193      	sbcs	r3, r2
 8001848:	431c      	orrs	r4, r3
 800184a:	e67e      	b.n	800154a <__aeabi_dadd+0x322>
 800184c:	185c      	adds	r4, r3, r1
 800184e:	428c      	cmp	r4, r1
 8001850:	4189      	sbcs	r1, r1
 8001852:	4440      	add	r0, r8
 8001854:	4249      	negs	r1, r1
 8001856:	1847      	adds	r7, r0, r1
 8001858:	e6dd      	b.n	8001616 <__aeabi_dadd+0x3ee>
 800185a:	0023      	movs	r3, r4
 800185c:	433b      	orrs	r3, r7
 800185e:	d100      	bne.n	8001862 <__aeabi_dadd+0x63a>
 8001860:	e6ad      	b.n	80015be <__aeabi_dadd+0x396>
 8001862:	e606      	b.n	8001472 <__aeabi_dadd+0x24a>
 8001864:	0744      	lsls	r4, r0, #29
 8001866:	4323      	orrs	r3, r4
 8001868:	2480      	movs	r4, #128	; 0x80
 800186a:	08c0      	lsrs	r0, r0, #3
 800186c:	0324      	lsls	r4, r4, #12
 800186e:	4220      	tst	r0, r4
 8001870:	d008      	beq.n	8001884 <__aeabi_dadd+0x65c>
 8001872:	4642      	mov	r2, r8
 8001874:	08d6      	lsrs	r6, r2, #3
 8001876:	4226      	tst	r6, r4
 8001878:	d104      	bne.n	8001884 <__aeabi_dadd+0x65c>
 800187a:	4655      	mov	r5, sl
 800187c:	0030      	movs	r0, r6
 800187e:	08cb      	lsrs	r3, r1, #3
 8001880:	0751      	lsls	r1, r2, #29
 8001882:	430b      	orrs	r3, r1
 8001884:	0f5a      	lsrs	r2, r3, #29
 8001886:	00db      	lsls	r3, r3, #3
 8001888:	08db      	lsrs	r3, r3, #3
 800188a:	0752      	lsls	r2, r2, #29
 800188c:	4313      	orrs	r3, r2
 800188e:	e619      	b.n	80014c4 <__aeabi_dadd+0x29c>
 8001890:	2300      	movs	r3, #0
 8001892:	4a01      	ldr	r2, [pc, #4]	; (8001898 <__aeabi_dadd+0x670>)
 8001894:	001f      	movs	r7, r3
 8001896:	e55e      	b.n	8001356 <__aeabi_dadd+0x12e>
 8001898:	000007ff 	.word	0x000007ff
 800189c:	ff7fffff 	.word	0xff7fffff

080018a0 <__aeabi_ddiv>:
 80018a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018a2:	4657      	mov	r7, sl
 80018a4:	464e      	mov	r6, r9
 80018a6:	4645      	mov	r5, r8
 80018a8:	46de      	mov	lr, fp
 80018aa:	b5e0      	push	{r5, r6, r7, lr}
 80018ac:	4681      	mov	r9, r0
 80018ae:	0005      	movs	r5, r0
 80018b0:	030c      	lsls	r4, r1, #12
 80018b2:	0048      	lsls	r0, r1, #1
 80018b4:	4692      	mov	sl, r2
 80018b6:	001f      	movs	r7, r3
 80018b8:	b085      	sub	sp, #20
 80018ba:	0b24      	lsrs	r4, r4, #12
 80018bc:	0d40      	lsrs	r0, r0, #21
 80018be:	0fce      	lsrs	r6, r1, #31
 80018c0:	2800      	cmp	r0, #0
 80018c2:	d100      	bne.n	80018c6 <__aeabi_ddiv+0x26>
 80018c4:	e156      	b.n	8001b74 <__aeabi_ddiv+0x2d4>
 80018c6:	4bd4      	ldr	r3, [pc, #848]	; (8001c18 <__aeabi_ddiv+0x378>)
 80018c8:	4298      	cmp	r0, r3
 80018ca:	d100      	bne.n	80018ce <__aeabi_ddiv+0x2e>
 80018cc:	e172      	b.n	8001bb4 <__aeabi_ddiv+0x314>
 80018ce:	0f6b      	lsrs	r3, r5, #29
 80018d0:	00e4      	lsls	r4, r4, #3
 80018d2:	431c      	orrs	r4, r3
 80018d4:	2380      	movs	r3, #128	; 0x80
 80018d6:	041b      	lsls	r3, r3, #16
 80018d8:	4323      	orrs	r3, r4
 80018da:	4698      	mov	r8, r3
 80018dc:	4bcf      	ldr	r3, [pc, #828]	; (8001c1c <__aeabi_ddiv+0x37c>)
 80018de:	00ed      	lsls	r5, r5, #3
 80018e0:	469b      	mov	fp, r3
 80018e2:	2300      	movs	r3, #0
 80018e4:	4699      	mov	r9, r3
 80018e6:	4483      	add	fp, r0
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	033c      	lsls	r4, r7, #12
 80018ec:	007b      	lsls	r3, r7, #1
 80018ee:	4650      	mov	r0, sl
 80018f0:	0b24      	lsrs	r4, r4, #12
 80018f2:	0d5b      	lsrs	r3, r3, #21
 80018f4:	0fff      	lsrs	r7, r7, #31
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d100      	bne.n	80018fc <__aeabi_ddiv+0x5c>
 80018fa:	e11f      	b.n	8001b3c <__aeabi_ddiv+0x29c>
 80018fc:	4ac6      	ldr	r2, [pc, #792]	; (8001c18 <__aeabi_ddiv+0x378>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d100      	bne.n	8001904 <__aeabi_ddiv+0x64>
 8001902:	e162      	b.n	8001bca <__aeabi_ddiv+0x32a>
 8001904:	49c5      	ldr	r1, [pc, #788]	; (8001c1c <__aeabi_ddiv+0x37c>)
 8001906:	0f42      	lsrs	r2, r0, #29
 8001908:	468c      	mov	ip, r1
 800190a:	00e4      	lsls	r4, r4, #3
 800190c:	4659      	mov	r1, fp
 800190e:	4314      	orrs	r4, r2
 8001910:	2280      	movs	r2, #128	; 0x80
 8001912:	4463      	add	r3, ip
 8001914:	0412      	lsls	r2, r2, #16
 8001916:	1acb      	subs	r3, r1, r3
 8001918:	4314      	orrs	r4, r2
 800191a:	469b      	mov	fp, r3
 800191c:	00c2      	lsls	r2, r0, #3
 800191e:	2000      	movs	r0, #0
 8001920:	0033      	movs	r3, r6
 8001922:	407b      	eors	r3, r7
 8001924:	469a      	mov	sl, r3
 8001926:	464b      	mov	r3, r9
 8001928:	2b0f      	cmp	r3, #15
 800192a:	d827      	bhi.n	800197c <__aeabi_ddiv+0xdc>
 800192c:	49bc      	ldr	r1, [pc, #752]	; (8001c20 <__aeabi_ddiv+0x380>)
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	58cb      	ldr	r3, [r1, r3]
 8001932:	469f      	mov	pc, r3
 8001934:	46b2      	mov	sl, r6
 8001936:	9b00      	ldr	r3, [sp, #0]
 8001938:	2b02      	cmp	r3, #2
 800193a:	d016      	beq.n	800196a <__aeabi_ddiv+0xca>
 800193c:	2b03      	cmp	r3, #3
 800193e:	d100      	bne.n	8001942 <__aeabi_ddiv+0xa2>
 8001940:	e28e      	b.n	8001e60 <__aeabi_ddiv+0x5c0>
 8001942:	2b01      	cmp	r3, #1
 8001944:	d000      	beq.n	8001948 <__aeabi_ddiv+0xa8>
 8001946:	e0d9      	b.n	8001afc <__aeabi_ddiv+0x25c>
 8001948:	2300      	movs	r3, #0
 800194a:	2400      	movs	r4, #0
 800194c:	2500      	movs	r5, #0
 800194e:	4652      	mov	r2, sl
 8001950:	051b      	lsls	r3, r3, #20
 8001952:	4323      	orrs	r3, r4
 8001954:	07d2      	lsls	r2, r2, #31
 8001956:	4313      	orrs	r3, r2
 8001958:	0028      	movs	r0, r5
 800195a:	0019      	movs	r1, r3
 800195c:	b005      	add	sp, #20
 800195e:	bcf0      	pop	{r4, r5, r6, r7}
 8001960:	46bb      	mov	fp, r7
 8001962:	46b2      	mov	sl, r6
 8001964:	46a9      	mov	r9, r5
 8001966:	46a0      	mov	r8, r4
 8001968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800196a:	2400      	movs	r4, #0
 800196c:	2500      	movs	r5, #0
 800196e:	4baa      	ldr	r3, [pc, #680]	; (8001c18 <__aeabi_ddiv+0x378>)
 8001970:	e7ed      	b.n	800194e <__aeabi_ddiv+0xae>
 8001972:	46ba      	mov	sl, r7
 8001974:	46a0      	mov	r8, r4
 8001976:	0015      	movs	r5, r2
 8001978:	9000      	str	r0, [sp, #0]
 800197a:	e7dc      	b.n	8001936 <__aeabi_ddiv+0x96>
 800197c:	4544      	cmp	r4, r8
 800197e:	d200      	bcs.n	8001982 <__aeabi_ddiv+0xe2>
 8001980:	e1c7      	b.n	8001d12 <__aeabi_ddiv+0x472>
 8001982:	d100      	bne.n	8001986 <__aeabi_ddiv+0xe6>
 8001984:	e1c2      	b.n	8001d0c <__aeabi_ddiv+0x46c>
 8001986:	2301      	movs	r3, #1
 8001988:	425b      	negs	r3, r3
 800198a:	469c      	mov	ip, r3
 800198c:	002e      	movs	r6, r5
 800198e:	4640      	mov	r0, r8
 8001990:	2500      	movs	r5, #0
 8001992:	44e3      	add	fp, ip
 8001994:	0223      	lsls	r3, r4, #8
 8001996:	0e14      	lsrs	r4, r2, #24
 8001998:	431c      	orrs	r4, r3
 800199a:	0c1b      	lsrs	r3, r3, #16
 800199c:	4699      	mov	r9, r3
 800199e:	0423      	lsls	r3, r4, #16
 80019a0:	0c1f      	lsrs	r7, r3, #16
 80019a2:	0212      	lsls	r2, r2, #8
 80019a4:	4649      	mov	r1, r9
 80019a6:	9200      	str	r2, [sp, #0]
 80019a8:	9701      	str	r7, [sp, #4]
 80019aa:	f7fe fc4d 	bl	8000248 <__aeabi_uidivmod>
 80019ae:	0002      	movs	r2, r0
 80019b0:	437a      	muls	r2, r7
 80019b2:	040b      	lsls	r3, r1, #16
 80019b4:	0c31      	lsrs	r1, r6, #16
 80019b6:	4680      	mov	r8, r0
 80019b8:	4319      	orrs	r1, r3
 80019ba:	428a      	cmp	r2, r1
 80019bc:	d907      	bls.n	80019ce <__aeabi_ddiv+0x12e>
 80019be:	2301      	movs	r3, #1
 80019c0:	425b      	negs	r3, r3
 80019c2:	469c      	mov	ip, r3
 80019c4:	1909      	adds	r1, r1, r4
 80019c6:	44e0      	add	r8, ip
 80019c8:	428c      	cmp	r4, r1
 80019ca:	d800      	bhi.n	80019ce <__aeabi_ddiv+0x12e>
 80019cc:	e207      	b.n	8001dde <__aeabi_ddiv+0x53e>
 80019ce:	1a88      	subs	r0, r1, r2
 80019d0:	4649      	mov	r1, r9
 80019d2:	f7fe fc39 	bl	8000248 <__aeabi_uidivmod>
 80019d6:	0409      	lsls	r1, r1, #16
 80019d8:	468c      	mov	ip, r1
 80019da:	0431      	lsls	r1, r6, #16
 80019dc:	4666      	mov	r6, ip
 80019de:	9a01      	ldr	r2, [sp, #4]
 80019e0:	0c09      	lsrs	r1, r1, #16
 80019e2:	4342      	muls	r2, r0
 80019e4:	0003      	movs	r3, r0
 80019e6:	4331      	orrs	r1, r6
 80019e8:	428a      	cmp	r2, r1
 80019ea:	d904      	bls.n	80019f6 <__aeabi_ddiv+0x156>
 80019ec:	1909      	adds	r1, r1, r4
 80019ee:	3b01      	subs	r3, #1
 80019f0:	428c      	cmp	r4, r1
 80019f2:	d800      	bhi.n	80019f6 <__aeabi_ddiv+0x156>
 80019f4:	e1ed      	b.n	8001dd2 <__aeabi_ddiv+0x532>
 80019f6:	1a88      	subs	r0, r1, r2
 80019f8:	4642      	mov	r2, r8
 80019fa:	0412      	lsls	r2, r2, #16
 80019fc:	431a      	orrs	r2, r3
 80019fe:	4690      	mov	r8, r2
 8001a00:	4641      	mov	r1, r8
 8001a02:	9b00      	ldr	r3, [sp, #0]
 8001a04:	040e      	lsls	r6, r1, #16
 8001a06:	0c1b      	lsrs	r3, r3, #16
 8001a08:	001f      	movs	r7, r3
 8001a0a:	9302      	str	r3, [sp, #8]
 8001a0c:	9b00      	ldr	r3, [sp, #0]
 8001a0e:	0c36      	lsrs	r6, r6, #16
 8001a10:	041b      	lsls	r3, r3, #16
 8001a12:	0c19      	lsrs	r1, r3, #16
 8001a14:	000b      	movs	r3, r1
 8001a16:	4373      	muls	r3, r6
 8001a18:	0c12      	lsrs	r2, r2, #16
 8001a1a:	437e      	muls	r6, r7
 8001a1c:	9103      	str	r1, [sp, #12]
 8001a1e:	4351      	muls	r1, r2
 8001a20:	437a      	muls	r2, r7
 8001a22:	0c1f      	lsrs	r7, r3, #16
 8001a24:	46bc      	mov	ip, r7
 8001a26:	1876      	adds	r6, r6, r1
 8001a28:	4466      	add	r6, ip
 8001a2a:	42b1      	cmp	r1, r6
 8001a2c:	d903      	bls.n	8001a36 <__aeabi_ddiv+0x196>
 8001a2e:	2180      	movs	r1, #128	; 0x80
 8001a30:	0249      	lsls	r1, r1, #9
 8001a32:	468c      	mov	ip, r1
 8001a34:	4462      	add	r2, ip
 8001a36:	0c31      	lsrs	r1, r6, #16
 8001a38:	188a      	adds	r2, r1, r2
 8001a3a:	0431      	lsls	r1, r6, #16
 8001a3c:	041e      	lsls	r6, r3, #16
 8001a3e:	0c36      	lsrs	r6, r6, #16
 8001a40:	198e      	adds	r6, r1, r6
 8001a42:	4290      	cmp	r0, r2
 8001a44:	d302      	bcc.n	8001a4c <__aeabi_ddiv+0x1ac>
 8001a46:	d112      	bne.n	8001a6e <__aeabi_ddiv+0x1ce>
 8001a48:	42b5      	cmp	r5, r6
 8001a4a:	d210      	bcs.n	8001a6e <__aeabi_ddiv+0x1ce>
 8001a4c:	4643      	mov	r3, r8
 8001a4e:	1e59      	subs	r1, r3, #1
 8001a50:	9b00      	ldr	r3, [sp, #0]
 8001a52:	469c      	mov	ip, r3
 8001a54:	4465      	add	r5, ip
 8001a56:	001f      	movs	r7, r3
 8001a58:	429d      	cmp	r5, r3
 8001a5a:	419b      	sbcs	r3, r3
 8001a5c:	425b      	negs	r3, r3
 8001a5e:	191b      	adds	r3, r3, r4
 8001a60:	18c0      	adds	r0, r0, r3
 8001a62:	4284      	cmp	r4, r0
 8001a64:	d200      	bcs.n	8001a68 <__aeabi_ddiv+0x1c8>
 8001a66:	e1a0      	b.n	8001daa <__aeabi_ddiv+0x50a>
 8001a68:	d100      	bne.n	8001a6c <__aeabi_ddiv+0x1cc>
 8001a6a:	e19b      	b.n	8001da4 <__aeabi_ddiv+0x504>
 8001a6c:	4688      	mov	r8, r1
 8001a6e:	1bae      	subs	r6, r5, r6
 8001a70:	42b5      	cmp	r5, r6
 8001a72:	41ad      	sbcs	r5, r5
 8001a74:	1a80      	subs	r0, r0, r2
 8001a76:	426d      	negs	r5, r5
 8001a78:	1b40      	subs	r0, r0, r5
 8001a7a:	4284      	cmp	r4, r0
 8001a7c:	d100      	bne.n	8001a80 <__aeabi_ddiv+0x1e0>
 8001a7e:	e1d5      	b.n	8001e2c <__aeabi_ddiv+0x58c>
 8001a80:	4649      	mov	r1, r9
 8001a82:	f7fe fbe1 	bl	8000248 <__aeabi_uidivmod>
 8001a86:	9a01      	ldr	r2, [sp, #4]
 8001a88:	040b      	lsls	r3, r1, #16
 8001a8a:	4342      	muls	r2, r0
 8001a8c:	0c31      	lsrs	r1, r6, #16
 8001a8e:	0005      	movs	r5, r0
 8001a90:	4319      	orrs	r1, r3
 8001a92:	428a      	cmp	r2, r1
 8001a94:	d900      	bls.n	8001a98 <__aeabi_ddiv+0x1f8>
 8001a96:	e16c      	b.n	8001d72 <__aeabi_ddiv+0x4d2>
 8001a98:	1a88      	subs	r0, r1, r2
 8001a9a:	4649      	mov	r1, r9
 8001a9c:	f7fe fbd4 	bl	8000248 <__aeabi_uidivmod>
 8001aa0:	9a01      	ldr	r2, [sp, #4]
 8001aa2:	0436      	lsls	r6, r6, #16
 8001aa4:	4342      	muls	r2, r0
 8001aa6:	0409      	lsls	r1, r1, #16
 8001aa8:	0c36      	lsrs	r6, r6, #16
 8001aaa:	0003      	movs	r3, r0
 8001aac:	430e      	orrs	r6, r1
 8001aae:	42b2      	cmp	r2, r6
 8001ab0:	d900      	bls.n	8001ab4 <__aeabi_ddiv+0x214>
 8001ab2:	e153      	b.n	8001d5c <__aeabi_ddiv+0x4bc>
 8001ab4:	9803      	ldr	r0, [sp, #12]
 8001ab6:	1ab6      	subs	r6, r6, r2
 8001ab8:	0002      	movs	r2, r0
 8001aba:	042d      	lsls	r5, r5, #16
 8001abc:	431d      	orrs	r5, r3
 8001abe:	9f02      	ldr	r7, [sp, #8]
 8001ac0:	042b      	lsls	r3, r5, #16
 8001ac2:	0c1b      	lsrs	r3, r3, #16
 8001ac4:	435a      	muls	r2, r3
 8001ac6:	437b      	muls	r3, r7
 8001ac8:	469c      	mov	ip, r3
 8001aca:	0c29      	lsrs	r1, r5, #16
 8001acc:	4348      	muls	r0, r1
 8001ace:	0c13      	lsrs	r3, r2, #16
 8001ad0:	4484      	add	ip, r0
 8001ad2:	4463      	add	r3, ip
 8001ad4:	4379      	muls	r1, r7
 8001ad6:	4298      	cmp	r0, r3
 8001ad8:	d903      	bls.n	8001ae2 <__aeabi_ddiv+0x242>
 8001ada:	2080      	movs	r0, #128	; 0x80
 8001adc:	0240      	lsls	r0, r0, #9
 8001ade:	4684      	mov	ip, r0
 8001ae0:	4461      	add	r1, ip
 8001ae2:	0c18      	lsrs	r0, r3, #16
 8001ae4:	0412      	lsls	r2, r2, #16
 8001ae6:	041b      	lsls	r3, r3, #16
 8001ae8:	0c12      	lsrs	r2, r2, #16
 8001aea:	1841      	adds	r1, r0, r1
 8001aec:	189b      	adds	r3, r3, r2
 8001aee:	428e      	cmp	r6, r1
 8001af0:	d200      	bcs.n	8001af4 <__aeabi_ddiv+0x254>
 8001af2:	e0ff      	b.n	8001cf4 <__aeabi_ddiv+0x454>
 8001af4:	d100      	bne.n	8001af8 <__aeabi_ddiv+0x258>
 8001af6:	e0fa      	b.n	8001cee <__aeabi_ddiv+0x44e>
 8001af8:	2301      	movs	r3, #1
 8001afa:	431d      	orrs	r5, r3
 8001afc:	4a49      	ldr	r2, [pc, #292]	; (8001c24 <__aeabi_ddiv+0x384>)
 8001afe:	445a      	add	r2, fp
 8001b00:	2a00      	cmp	r2, #0
 8001b02:	dc00      	bgt.n	8001b06 <__aeabi_ddiv+0x266>
 8001b04:	e0aa      	b.n	8001c5c <__aeabi_ddiv+0x3bc>
 8001b06:	076b      	lsls	r3, r5, #29
 8001b08:	d000      	beq.n	8001b0c <__aeabi_ddiv+0x26c>
 8001b0a:	e13d      	b.n	8001d88 <__aeabi_ddiv+0x4e8>
 8001b0c:	08ed      	lsrs	r5, r5, #3
 8001b0e:	4643      	mov	r3, r8
 8001b10:	01db      	lsls	r3, r3, #7
 8001b12:	d506      	bpl.n	8001b22 <__aeabi_ddiv+0x282>
 8001b14:	4642      	mov	r2, r8
 8001b16:	4b44      	ldr	r3, [pc, #272]	; (8001c28 <__aeabi_ddiv+0x388>)
 8001b18:	401a      	ands	r2, r3
 8001b1a:	4690      	mov	r8, r2
 8001b1c:	2280      	movs	r2, #128	; 0x80
 8001b1e:	00d2      	lsls	r2, r2, #3
 8001b20:	445a      	add	r2, fp
 8001b22:	4b42      	ldr	r3, [pc, #264]	; (8001c2c <__aeabi_ddiv+0x38c>)
 8001b24:	429a      	cmp	r2, r3
 8001b26:	dd00      	ble.n	8001b2a <__aeabi_ddiv+0x28a>
 8001b28:	e71f      	b.n	800196a <__aeabi_ddiv+0xca>
 8001b2a:	4643      	mov	r3, r8
 8001b2c:	075b      	lsls	r3, r3, #29
 8001b2e:	431d      	orrs	r5, r3
 8001b30:	4643      	mov	r3, r8
 8001b32:	0552      	lsls	r2, r2, #21
 8001b34:	025c      	lsls	r4, r3, #9
 8001b36:	0b24      	lsrs	r4, r4, #12
 8001b38:	0d53      	lsrs	r3, r2, #21
 8001b3a:	e708      	b.n	800194e <__aeabi_ddiv+0xae>
 8001b3c:	4652      	mov	r2, sl
 8001b3e:	4322      	orrs	r2, r4
 8001b40:	d100      	bne.n	8001b44 <__aeabi_ddiv+0x2a4>
 8001b42:	e07b      	b.n	8001c3c <__aeabi_ddiv+0x39c>
 8001b44:	2c00      	cmp	r4, #0
 8001b46:	d100      	bne.n	8001b4a <__aeabi_ddiv+0x2aa>
 8001b48:	e0fa      	b.n	8001d40 <__aeabi_ddiv+0x4a0>
 8001b4a:	0020      	movs	r0, r4
 8001b4c:	f001 fa22 	bl	8002f94 <__clzsi2>
 8001b50:	0002      	movs	r2, r0
 8001b52:	3a0b      	subs	r2, #11
 8001b54:	231d      	movs	r3, #29
 8001b56:	0001      	movs	r1, r0
 8001b58:	1a9b      	subs	r3, r3, r2
 8001b5a:	4652      	mov	r2, sl
 8001b5c:	3908      	subs	r1, #8
 8001b5e:	40da      	lsrs	r2, r3
 8001b60:	408c      	lsls	r4, r1
 8001b62:	4314      	orrs	r4, r2
 8001b64:	4652      	mov	r2, sl
 8001b66:	408a      	lsls	r2, r1
 8001b68:	4b31      	ldr	r3, [pc, #196]	; (8001c30 <__aeabi_ddiv+0x390>)
 8001b6a:	4458      	add	r0, fp
 8001b6c:	469b      	mov	fp, r3
 8001b6e:	4483      	add	fp, r0
 8001b70:	2000      	movs	r0, #0
 8001b72:	e6d5      	b.n	8001920 <__aeabi_ddiv+0x80>
 8001b74:	464b      	mov	r3, r9
 8001b76:	4323      	orrs	r3, r4
 8001b78:	4698      	mov	r8, r3
 8001b7a:	d044      	beq.n	8001c06 <__aeabi_ddiv+0x366>
 8001b7c:	2c00      	cmp	r4, #0
 8001b7e:	d100      	bne.n	8001b82 <__aeabi_ddiv+0x2e2>
 8001b80:	e0ce      	b.n	8001d20 <__aeabi_ddiv+0x480>
 8001b82:	0020      	movs	r0, r4
 8001b84:	f001 fa06 	bl	8002f94 <__clzsi2>
 8001b88:	0001      	movs	r1, r0
 8001b8a:	0002      	movs	r2, r0
 8001b8c:	390b      	subs	r1, #11
 8001b8e:	231d      	movs	r3, #29
 8001b90:	1a5b      	subs	r3, r3, r1
 8001b92:	4649      	mov	r1, r9
 8001b94:	0010      	movs	r0, r2
 8001b96:	40d9      	lsrs	r1, r3
 8001b98:	3808      	subs	r0, #8
 8001b9a:	4084      	lsls	r4, r0
 8001b9c:	000b      	movs	r3, r1
 8001b9e:	464d      	mov	r5, r9
 8001ba0:	4323      	orrs	r3, r4
 8001ba2:	4698      	mov	r8, r3
 8001ba4:	4085      	lsls	r5, r0
 8001ba6:	4823      	ldr	r0, [pc, #140]	; (8001c34 <__aeabi_ddiv+0x394>)
 8001ba8:	1a83      	subs	r3, r0, r2
 8001baa:	469b      	mov	fp, r3
 8001bac:	2300      	movs	r3, #0
 8001bae:	4699      	mov	r9, r3
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	e69a      	b.n	80018ea <__aeabi_ddiv+0x4a>
 8001bb4:	464b      	mov	r3, r9
 8001bb6:	4323      	orrs	r3, r4
 8001bb8:	4698      	mov	r8, r3
 8001bba:	d11d      	bne.n	8001bf8 <__aeabi_ddiv+0x358>
 8001bbc:	2308      	movs	r3, #8
 8001bbe:	4699      	mov	r9, r3
 8001bc0:	3b06      	subs	r3, #6
 8001bc2:	2500      	movs	r5, #0
 8001bc4:	4683      	mov	fp, r0
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	e68f      	b.n	80018ea <__aeabi_ddiv+0x4a>
 8001bca:	4652      	mov	r2, sl
 8001bcc:	4322      	orrs	r2, r4
 8001bce:	d109      	bne.n	8001be4 <__aeabi_ddiv+0x344>
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	4649      	mov	r1, r9
 8001bd4:	4319      	orrs	r1, r3
 8001bd6:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <__aeabi_ddiv+0x398>)
 8001bd8:	4689      	mov	r9, r1
 8001bda:	469c      	mov	ip, r3
 8001bdc:	2400      	movs	r4, #0
 8001bde:	2002      	movs	r0, #2
 8001be0:	44e3      	add	fp, ip
 8001be2:	e69d      	b.n	8001920 <__aeabi_ddiv+0x80>
 8001be4:	2303      	movs	r3, #3
 8001be6:	464a      	mov	r2, r9
 8001be8:	431a      	orrs	r2, r3
 8001bea:	4b13      	ldr	r3, [pc, #76]	; (8001c38 <__aeabi_ddiv+0x398>)
 8001bec:	4691      	mov	r9, r2
 8001bee:	469c      	mov	ip, r3
 8001bf0:	4652      	mov	r2, sl
 8001bf2:	2003      	movs	r0, #3
 8001bf4:	44e3      	add	fp, ip
 8001bf6:	e693      	b.n	8001920 <__aeabi_ddiv+0x80>
 8001bf8:	230c      	movs	r3, #12
 8001bfa:	4699      	mov	r9, r3
 8001bfc:	3b09      	subs	r3, #9
 8001bfe:	46a0      	mov	r8, r4
 8001c00:	4683      	mov	fp, r0
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	e671      	b.n	80018ea <__aeabi_ddiv+0x4a>
 8001c06:	2304      	movs	r3, #4
 8001c08:	4699      	mov	r9, r3
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	469b      	mov	fp, r3
 8001c0e:	3301      	adds	r3, #1
 8001c10:	2500      	movs	r5, #0
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	e669      	b.n	80018ea <__aeabi_ddiv+0x4a>
 8001c16:	46c0      	nop			; (mov r8, r8)
 8001c18:	000007ff 	.word	0x000007ff
 8001c1c:	fffffc01 	.word	0xfffffc01
 8001c20:	080127c4 	.word	0x080127c4
 8001c24:	000003ff 	.word	0x000003ff
 8001c28:	feffffff 	.word	0xfeffffff
 8001c2c:	000007fe 	.word	0x000007fe
 8001c30:	000003f3 	.word	0x000003f3
 8001c34:	fffffc0d 	.word	0xfffffc0d
 8001c38:	fffff801 	.word	0xfffff801
 8001c3c:	4649      	mov	r1, r9
 8001c3e:	2301      	movs	r3, #1
 8001c40:	4319      	orrs	r1, r3
 8001c42:	4689      	mov	r9, r1
 8001c44:	2400      	movs	r4, #0
 8001c46:	2001      	movs	r0, #1
 8001c48:	e66a      	b.n	8001920 <__aeabi_ddiv+0x80>
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	2480      	movs	r4, #128	; 0x80
 8001c4e:	469a      	mov	sl, r3
 8001c50:	2500      	movs	r5, #0
 8001c52:	4b8a      	ldr	r3, [pc, #552]	; (8001e7c <__aeabi_ddiv+0x5dc>)
 8001c54:	0324      	lsls	r4, r4, #12
 8001c56:	e67a      	b.n	800194e <__aeabi_ddiv+0xae>
 8001c58:	2501      	movs	r5, #1
 8001c5a:	426d      	negs	r5, r5
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	1a9b      	subs	r3, r3, r2
 8001c60:	2b38      	cmp	r3, #56	; 0x38
 8001c62:	dd00      	ble.n	8001c66 <__aeabi_ddiv+0x3c6>
 8001c64:	e670      	b.n	8001948 <__aeabi_ddiv+0xa8>
 8001c66:	2b1f      	cmp	r3, #31
 8001c68:	dc00      	bgt.n	8001c6c <__aeabi_ddiv+0x3cc>
 8001c6a:	e0bf      	b.n	8001dec <__aeabi_ddiv+0x54c>
 8001c6c:	211f      	movs	r1, #31
 8001c6e:	4249      	negs	r1, r1
 8001c70:	1a8a      	subs	r2, r1, r2
 8001c72:	4641      	mov	r1, r8
 8001c74:	40d1      	lsrs	r1, r2
 8001c76:	000a      	movs	r2, r1
 8001c78:	2b20      	cmp	r3, #32
 8001c7a:	d004      	beq.n	8001c86 <__aeabi_ddiv+0x3e6>
 8001c7c:	4641      	mov	r1, r8
 8001c7e:	4b80      	ldr	r3, [pc, #512]	; (8001e80 <__aeabi_ddiv+0x5e0>)
 8001c80:	445b      	add	r3, fp
 8001c82:	4099      	lsls	r1, r3
 8001c84:	430d      	orrs	r5, r1
 8001c86:	1e6b      	subs	r3, r5, #1
 8001c88:	419d      	sbcs	r5, r3
 8001c8a:	2307      	movs	r3, #7
 8001c8c:	432a      	orrs	r2, r5
 8001c8e:	001d      	movs	r5, r3
 8001c90:	2400      	movs	r4, #0
 8001c92:	4015      	ands	r5, r2
 8001c94:	4213      	tst	r3, r2
 8001c96:	d100      	bne.n	8001c9a <__aeabi_ddiv+0x3fa>
 8001c98:	e0d4      	b.n	8001e44 <__aeabi_ddiv+0x5a4>
 8001c9a:	210f      	movs	r1, #15
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	4011      	ands	r1, r2
 8001ca0:	2904      	cmp	r1, #4
 8001ca2:	d100      	bne.n	8001ca6 <__aeabi_ddiv+0x406>
 8001ca4:	e0cb      	b.n	8001e3e <__aeabi_ddiv+0x59e>
 8001ca6:	1d11      	adds	r1, r2, #4
 8001ca8:	4291      	cmp	r1, r2
 8001caa:	4192      	sbcs	r2, r2
 8001cac:	4252      	negs	r2, r2
 8001cae:	189b      	adds	r3, r3, r2
 8001cb0:	000a      	movs	r2, r1
 8001cb2:	0219      	lsls	r1, r3, #8
 8001cb4:	d400      	bmi.n	8001cb8 <__aeabi_ddiv+0x418>
 8001cb6:	e0c2      	b.n	8001e3e <__aeabi_ddiv+0x59e>
 8001cb8:	2301      	movs	r3, #1
 8001cba:	2400      	movs	r4, #0
 8001cbc:	2500      	movs	r5, #0
 8001cbe:	e646      	b.n	800194e <__aeabi_ddiv+0xae>
 8001cc0:	2380      	movs	r3, #128	; 0x80
 8001cc2:	4641      	mov	r1, r8
 8001cc4:	031b      	lsls	r3, r3, #12
 8001cc6:	4219      	tst	r1, r3
 8001cc8:	d008      	beq.n	8001cdc <__aeabi_ddiv+0x43c>
 8001cca:	421c      	tst	r4, r3
 8001ccc:	d106      	bne.n	8001cdc <__aeabi_ddiv+0x43c>
 8001cce:	431c      	orrs	r4, r3
 8001cd0:	0324      	lsls	r4, r4, #12
 8001cd2:	46ba      	mov	sl, r7
 8001cd4:	0015      	movs	r5, r2
 8001cd6:	4b69      	ldr	r3, [pc, #420]	; (8001e7c <__aeabi_ddiv+0x5dc>)
 8001cd8:	0b24      	lsrs	r4, r4, #12
 8001cda:	e638      	b.n	800194e <__aeabi_ddiv+0xae>
 8001cdc:	2480      	movs	r4, #128	; 0x80
 8001cde:	4643      	mov	r3, r8
 8001ce0:	0324      	lsls	r4, r4, #12
 8001ce2:	431c      	orrs	r4, r3
 8001ce4:	0324      	lsls	r4, r4, #12
 8001ce6:	46b2      	mov	sl, r6
 8001ce8:	4b64      	ldr	r3, [pc, #400]	; (8001e7c <__aeabi_ddiv+0x5dc>)
 8001cea:	0b24      	lsrs	r4, r4, #12
 8001cec:	e62f      	b.n	800194e <__aeabi_ddiv+0xae>
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_ddiv+0x454>
 8001cf2:	e703      	b.n	8001afc <__aeabi_ddiv+0x25c>
 8001cf4:	19a6      	adds	r6, r4, r6
 8001cf6:	1e68      	subs	r0, r5, #1
 8001cf8:	42a6      	cmp	r6, r4
 8001cfa:	d200      	bcs.n	8001cfe <__aeabi_ddiv+0x45e>
 8001cfc:	e08d      	b.n	8001e1a <__aeabi_ddiv+0x57a>
 8001cfe:	428e      	cmp	r6, r1
 8001d00:	d200      	bcs.n	8001d04 <__aeabi_ddiv+0x464>
 8001d02:	e0a3      	b.n	8001e4c <__aeabi_ddiv+0x5ac>
 8001d04:	d100      	bne.n	8001d08 <__aeabi_ddiv+0x468>
 8001d06:	e0b3      	b.n	8001e70 <__aeabi_ddiv+0x5d0>
 8001d08:	0005      	movs	r5, r0
 8001d0a:	e6f5      	b.n	8001af8 <__aeabi_ddiv+0x258>
 8001d0c:	42aa      	cmp	r2, r5
 8001d0e:	d900      	bls.n	8001d12 <__aeabi_ddiv+0x472>
 8001d10:	e639      	b.n	8001986 <__aeabi_ddiv+0xe6>
 8001d12:	4643      	mov	r3, r8
 8001d14:	07de      	lsls	r6, r3, #31
 8001d16:	0858      	lsrs	r0, r3, #1
 8001d18:	086b      	lsrs	r3, r5, #1
 8001d1a:	431e      	orrs	r6, r3
 8001d1c:	07ed      	lsls	r5, r5, #31
 8001d1e:	e639      	b.n	8001994 <__aeabi_ddiv+0xf4>
 8001d20:	4648      	mov	r0, r9
 8001d22:	f001 f937 	bl	8002f94 <__clzsi2>
 8001d26:	0001      	movs	r1, r0
 8001d28:	0002      	movs	r2, r0
 8001d2a:	3115      	adds	r1, #21
 8001d2c:	3220      	adds	r2, #32
 8001d2e:	291c      	cmp	r1, #28
 8001d30:	dc00      	bgt.n	8001d34 <__aeabi_ddiv+0x494>
 8001d32:	e72c      	b.n	8001b8e <__aeabi_ddiv+0x2ee>
 8001d34:	464b      	mov	r3, r9
 8001d36:	3808      	subs	r0, #8
 8001d38:	4083      	lsls	r3, r0
 8001d3a:	2500      	movs	r5, #0
 8001d3c:	4698      	mov	r8, r3
 8001d3e:	e732      	b.n	8001ba6 <__aeabi_ddiv+0x306>
 8001d40:	f001 f928 	bl	8002f94 <__clzsi2>
 8001d44:	0003      	movs	r3, r0
 8001d46:	001a      	movs	r2, r3
 8001d48:	3215      	adds	r2, #21
 8001d4a:	3020      	adds	r0, #32
 8001d4c:	2a1c      	cmp	r2, #28
 8001d4e:	dc00      	bgt.n	8001d52 <__aeabi_ddiv+0x4b2>
 8001d50:	e700      	b.n	8001b54 <__aeabi_ddiv+0x2b4>
 8001d52:	4654      	mov	r4, sl
 8001d54:	3b08      	subs	r3, #8
 8001d56:	2200      	movs	r2, #0
 8001d58:	409c      	lsls	r4, r3
 8001d5a:	e705      	b.n	8001b68 <__aeabi_ddiv+0x2c8>
 8001d5c:	1936      	adds	r6, r6, r4
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	42b4      	cmp	r4, r6
 8001d62:	d900      	bls.n	8001d66 <__aeabi_ddiv+0x4c6>
 8001d64:	e6a6      	b.n	8001ab4 <__aeabi_ddiv+0x214>
 8001d66:	42b2      	cmp	r2, r6
 8001d68:	d800      	bhi.n	8001d6c <__aeabi_ddiv+0x4cc>
 8001d6a:	e6a3      	b.n	8001ab4 <__aeabi_ddiv+0x214>
 8001d6c:	1e83      	subs	r3, r0, #2
 8001d6e:	1936      	adds	r6, r6, r4
 8001d70:	e6a0      	b.n	8001ab4 <__aeabi_ddiv+0x214>
 8001d72:	1909      	adds	r1, r1, r4
 8001d74:	3d01      	subs	r5, #1
 8001d76:	428c      	cmp	r4, r1
 8001d78:	d900      	bls.n	8001d7c <__aeabi_ddiv+0x4dc>
 8001d7a:	e68d      	b.n	8001a98 <__aeabi_ddiv+0x1f8>
 8001d7c:	428a      	cmp	r2, r1
 8001d7e:	d800      	bhi.n	8001d82 <__aeabi_ddiv+0x4e2>
 8001d80:	e68a      	b.n	8001a98 <__aeabi_ddiv+0x1f8>
 8001d82:	1e85      	subs	r5, r0, #2
 8001d84:	1909      	adds	r1, r1, r4
 8001d86:	e687      	b.n	8001a98 <__aeabi_ddiv+0x1f8>
 8001d88:	230f      	movs	r3, #15
 8001d8a:	402b      	ands	r3, r5
 8001d8c:	2b04      	cmp	r3, #4
 8001d8e:	d100      	bne.n	8001d92 <__aeabi_ddiv+0x4f2>
 8001d90:	e6bc      	b.n	8001b0c <__aeabi_ddiv+0x26c>
 8001d92:	2305      	movs	r3, #5
 8001d94:	425b      	negs	r3, r3
 8001d96:	42ab      	cmp	r3, r5
 8001d98:	419b      	sbcs	r3, r3
 8001d9a:	3504      	adds	r5, #4
 8001d9c:	425b      	negs	r3, r3
 8001d9e:	08ed      	lsrs	r5, r5, #3
 8001da0:	4498      	add	r8, r3
 8001da2:	e6b4      	b.n	8001b0e <__aeabi_ddiv+0x26e>
 8001da4:	42af      	cmp	r7, r5
 8001da6:	d900      	bls.n	8001daa <__aeabi_ddiv+0x50a>
 8001da8:	e660      	b.n	8001a6c <__aeabi_ddiv+0x1cc>
 8001daa:	4282      	cmp	r2, r0
 8001dac:	d804      	bhi.n	8001db8 <__aeabi_ddiv+0x518>
 8001dae:	d000      	beq.n	8001db2 <__aeabi_ddiv+0x512>
 8001db0:	e65c      	b.n	8001a6c <__aeabi_ddiv+0x1cc>
 8001db2:	42ae      	cmp	r6, r5
 8001db4:	d800      	bhi.n	8001db8 <__aeabi_ddiv+0x518>
 8001db6:	e659      	b.n	8001a6c <__aeabi_ddiv+0x1cc>
 8001db8:	2302      	movs	r3, #2
 8001dba:	425b      	negs	r3, r3
 8001dbc:	469c      	mov	ip, r3
 8001dbe:	9b00      	ldr	r3, [sp, #0]
 8001dc0:	44e0      	add	r8, ip
 8001dc2:	469c      	mov	ip, r3
 8001dc4:	4465      	add	r5, ip
 8001dc6:	429d      	cmp	r5, r3
 8001dc8:	419b      	sbcs	r3, r3
 8001dca:	425b      	negs	r3, r3
 8001dcc:	191b      	adds	r3, r3, r4
 8001dce:	18c0      	adds	r0, r0, r3
 8001dd0:	e64d      	b.n	8001a6e <__aeabi_ddiv+0x1ce>
 8001dd2:	428a      	cmp	r2, r1
 8001dd4:	d800      	bhi.n	8001dd8 <__aeabi_ddiv+0x538>
 8001dd6:	e60e      	b.n	80019f6 <__aeabi_ddiv+0x156>
 8001dd8:	1e83      	subs	r3, r0, #2
 8001dda:	1909      	adds	r1, r1, r4
 8001ddc:	e60b      	b.n	80019f6 <__aeabi_ddiv+0x156>
 8001dde:	428a      	cmp	r2, r1
 8001de0:	d800      	bhi.n	8001de4 <__aeabi_ddiv+0x544>
 8001de2:	e5f4      	b.n	80019ce <__aeabi_ddiv+0x12e>
 8001de4:	1e83      	subs	r3, r0, #2
 8001de6:	4698      	mov	r8, r3
 8001de8:	1909      	adds	r1, r1, r4
 8001dea:	e5f0      	b.n	80019ce <__aeabi_ddiv+0x12e>
 8001dec:	4925      	ldr	r1, [pc, #148]	; (8001e84 <__aeabi_ddiv+0x5e4>)
 8001dee:	0028      	movs	r0, r5
 8001df0:	4459      	add	r1, fp
 8001df2:	408d      	lsls	r5, r1
 8001df4:	4642      	mov	r2, r8
 8001df6:	408a      	lsls	r2, r1
 8001df8:	1e69      	subs	r1, r5, #1
 8001dfa:	418d      	sbcs	r5, r1
 8001dfc:	4641      	mov	r1, r8
 8001dfe:	40d8      	lsrs	r0, r3
 8001e00:	40d9      	lsrs	r1, r3
 8001e02:	4302      	orrs	r2, r0
 8001e04:	432a      	orrs	r2, r5
 8001e06:	000b      	movs	r3, r1
 8001e08:	0751      	lsls	r1, r2, #29
 8001e0a:	d100      	bne.n	8001e0e <__aeabi_ddiv+0x56e>
 8001e0c:	e751      	b.n	8001cb2 <__aeabi_ddiv+0x412>
 8001e0e:	210f      	movs	r1, #15
 8001e10:	4011      	ands	r1, r2
 8001e12:	2904      	cmp	r1, #4
 8001e14:	d000      	beq.n	8001e18 <__aeabi_ddiv+0x578>
 8001e16:	e746      	b.n	8001ca6 <__aeabi_ddiv+0x406>
 8001e18:	e74b      	b.n	8001cb2 <__aeabi_ddiv+0x412>
 8001e1a:	0005      	movs	r5, r0
 8001e1c:	428e      	cmp	r6, r1
 8001e1e:	d000      	beq.n	8001e22 <__aeabi_ddiv+0x582>
 8001e20:	e66a      	b.n	8001af8 <__aeabi_ddiv+0x258>
 8001e22:	9a00      	ldr	r2, [sp, #0]
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d000      	beq.n	8001e2a <__aeabi_ddiv+0x58a>
 8001e28:	e666      	b.n	8001af8 <__aeabi_ddiv+0x258>
 8001e2a:	e667      	b.n	8001afc <__aeabi_ddiv+0x25c>
 8001e2c:	4a16      	ldr	r2, [pc, #88]	; (8001e88 <__aeabi_ddiv+0x5e8>)
 8001e2e:	445a      	add	r2, fp
 8001e30:	2a00      	cmp	r2, #0
 8001e32:	dc00      	bgt.n	8001e36 <__aeabi_ddiv+0x596>
 8001e34:	e710      	b.n	8001c58 <__aeabi_ddiv+0x3b8>
 8001e36:	2301      	movs	r3, #1
 8001e38:	2500      	movs	r5, #0
 8001e3a:	4498      	add	r8, r3
 8001e3c:	e667      	b.n	8001b0e <__aeabi_ddiv+0x26e>
 8001e3e:	075d      	lsls	r5, r3, #29
 8001e40:	025b      	lsls	r3, r3, #9
 8001e42:	0b1c      	lsrs	r4, r3, #12
 8001e44:	08d2      	lsrs	r2, r2, #3
 8001e46:	2300      	movs	r3, #0
 8001e48:	4315      	orrs	r5, r2
 8001e4a:	e580      	b.n	800194e <__aeabi_ddiv+0xae>
 8001e4c:	9800      	ldr	r0, [sp, #0]
 8001e4e:	3d02      	subs	r5, #2
 8001e50:	0042      	lsls	r2, r0, #1
 8001e52:	4282      	cmp	r2, r0
 8001e54:	41bf      	sbcs	r7, r7
 8001e56:	427f      	negs	r7, r7
 8001e58:	193c      	adds	r4, r7, r4
 8001e5a:	1936      	adds	r6, r6, r4
 8001e5c:	9200      	str	r2, [sp, #0]
 8001e5e:	e7dd      	b.n	8001e1c <__aeabi_ddiv+0x57c>
 8001e60:	2480      	movs	r4, #128	; 0x80
 8001e62:	4643      	mov	r3, r8
 8001e64:	0324      	lsls	r4, r4, #12
 8001e66:	431c      	orrs	r4, r3
 8001e68:	0324      	lsls	r4, r4, #12
 8001e6a:	4b04      	ldr	r3, [pc, #16]	; (8001e7c <__aeabi_ddiv+0x5dc>)
 8001e6c:	0b24      	lsrs	r4, r4, #12
 8001e6e:	e56e      	b.n	800194e <__aeabi_ddiv+0xae>
 8001e70:	9a00      	ldr	r2, [sp, #0]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d3ea      	bcc.n	8001e4c <__aeabi_ddiv+0x5ac>
 8001e76:	0005      	movs	r5, r0
 8001e78:	e7d3      	b.n	8001e22 <__aeabi_ddiv+0x582>
 8001e7a:	46c0      	nop			; (mov r8, r8)
 8001e7c:	000007ff 	.word	0x000007ff
 8001e80:	0000043e 	.word	0x0000043e
 8001e84:	0000041e 	.word	0x0000041e
 8001e88:	000003ff 	.word	0x000003ff

08001e8c <__eqdf2>:
 8001e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e8e:	464e      	mov	r6, r9
 8001e90:	4645      	mov	r5, r8
 8001e92:	46de      	mov	lr, fp
 8001e94:	4657      	mov	r7, sl
 8001e96:	4690      	mov	r8, r2
 8001e98:	b5e0      	push	{r5, r6, r7, lr}
 8001e9a:	0017      	movs	r7, r2
 8001e9c:	031a      	lsls	r2, r3, #12
 8001e9e:	0b12      	lsrs	r2, r2, #12
 8001ea0:	0005      	movs	r5, r0
 8001ea2:	4684      	mov	ip, r0
 8001ea4:	4819      	ldr	r0, [pc, #100]	; (8001f0c <__eqdf2+0x80>)
 8001ea6:	030e      	lsls	r6, r1, #12
 8001ea8:	004c      	lsls	r4, r1, #1
 8001eaa:	4691      	mov	r9, r2
 8001eac:	005a      	lsls	r2, r3, #1
 8001eae:	0fdb      	lsrs	r3, r3, #31
 8001eb0:	469b      	mov	fp, r3
 8001eb2:	0b36      	lsrs	r6, r6, #12
 8001eb4:	0d64      	lsrs	r4, r4, #21
 8001eb6:	0fc9      	lsrs	r1, r1, #31
 8001eb8:	0d52      	lsrs	r2, r2, #21
 8001eba:	4284      	cmp	r4, r0
 8001ebc:	d019      	beq.n	8001ef2 <__eqdf2+0x66>
 8001ebe:	4282      	cmp	r2, r0
 8001ec0:	d010      	beq.n	8001ee4 <__eqdf2+0x58>
 8001ec2:	2001      	movs	r0, #1
 8001ec4:	4294      	cmp	r4, r2
 8001ec6:	d10e      	bne.n	8001ee6 <__eqdf2+0x5a>
 8001ec8:	454e      	cmp	r6, r9
 8001eca:	d10c      	bne.n	8001ee6 <__eqdf2+0x5a>
 8001ecc:	2001      	movs	r0, #1
 8001ece:	45c4      	cmp	ip, r8
 8001ed0:	d109      	bne.n	8001ee6 <__eqdf2+0x5a>
 8001ed2:	4559      	cmp	r1, fp
 8001ed4:	d017      	beq.n	8001f06 <__eqdf2+0x7a>
 8001ed6:	2c00      	cmp	r4, #0
 8001ed8:	d105      	bne.n	8001ee6 <__eqdf2+0x5a>
 8001eda:	0030      	movs	r0, r6
 8001edc:	4328      	orrs	r0, r5
 8001ede:	1e43      	subs	r3, r0, #1
 8001ee0:	4198      	sbcs	r0, r3
 8001ee2:	e000      	b.n	8001ee6 <__eqdf2+0x5a>
 8001ee4:	2001      	movs	r0, #1
 8001ee6:	bcf0      	pop	{r4, r5, r6, r7}
 8001ee8:	46bb      	mov	fp, r7
 8001eea:	46b2      	mov	sl, r6
 8001eec:	46a9      	mov	r9, r5
 8001eee:	46a0      	mov	r8, r4
 8001ef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ef2:	0033      	movs	r3, r6
 8001ef4:	2001      	movs	r0, #1
 8001ef6:	432b      	orrs	r3, r5
 8001ef8:	d1f5      	bne.n	8001ee6 <__eqdf2+0x5a>
 8001efa:	42a2      	cmp	r2, r4
 8001efc:	d1f3      	bne.n	8001ee6 <__eqdf2+0x5a>
 8001efe:	464b      	mov	r3, r9
 8001f00:	433b      	orrs	r3, r7
 8001f02:	d1f0      	bne.n	8001ee6 <__eqdf2+0x5a>
 8001f04:	e7e2      	b.n	8001ecc <__eqdf2+0x40>
 8001f06:	2000      	movs	r0, #0
 8001f08:	e7ed      	b.n	8001ee6 <__eqdf2+0x5a>
 8001f0a:	46c0      	nop			; (mov r8, r8)
 8001f0c:	000007ff 	.word	0x000007ff

08001f10 <__gedf2>:
 8001f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f12:	4647      	mov	r7, r8
 8001f14:	46ce      	mov	lr, r9
 8001f16:	0004      	movs	r4, r0
 8001f18:	0018      	movs	r0, r3
 8001f1a:	0016      	movs	r6, r2
 8001f1c:	031b      	lsls	r3, r3, #12
 8001f1e:	0b1b      	lsrs	r3, r3, #12
 8001f20:	4d2d      	ldr	r5, [pc, #180]	; (8001fd8 <__gedf2+0xc8>)
 8001f22:	004a      	lsls	r2, r1, #1
 8001f24:	4699      	mov	r9, r3
 8001f26:	b580      	push	{r7, lr}
 8001f28:	0043      	lsls	r3, r0, #1
 8001f2a:	030f      	lsls	r7, r1, #12
 8001f2c:	46a4      	mov	ip, r4
 8001f2e:	46b0      	mov	r8, r6
 8001f30:	0b3f      	lsrs	r7, r7, #12
 8001f32:	0d52      	lsrs	r2, r2, #21
 8001f34:	0fc9      	lsrs	r1, r1, #31
 8001f36:	0d5b      	lsrs	r3, r3, #21
 8001f38:	0fc0      	lsrs	r0, r0, #31
 8001f3a:	42aa      	cmp	r2, r5
 8001f3c:	d021      	beq.n	8001f82 <__gedf2+0x72>
 8001f3e:	42ab      	cmp	r3, r5
 8001f40:	d013      	beq.n	8001f6a <__gedf2+0x5a>
 8001f42:	2a00      	cmp	r2, #0
 8001f44:	d122      	bne.n	8001f8c <__gedf2+0x7c>
 8001f46:	433c      	orrs	r4, r7
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d102      	bne.n	8001f52 <__gedf2+0x42>
 8001f4c:	464d      	mov	r5, r9
 8001f4e:	432e      	orrs	r6, r5
 8001f50:	d022      	beq.n	8001f98 <__gedf2+0x88>
 8001f52:	2c00      	cmp	r4, #0
 8001f54:	d010      	beq.n	8001f78 <__gedf2+0x68>
 8001f56:	4281      	cmp	r1, r0
 8001f58:	d022      	beq.n	8001fa0 <__gedf2+0x90>
 8001f5a:	2002      	movs	r0, #2
 8001f5c:	3901      	subs	r1, #1
 8001f5e:	4008      	ands	r0, r1
 8001f60:	3801      	subs	r0, #1
 8001f62:	bcc0      	pop	{r6, r7}
 8001f64:	46b9      	mov	r9, r7
 8001f66:	46b0      	mov	r8, r6
 8001f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f6a:	464d      	mov	r5, r9
 8001f6c:	432e      	orrs	r6, r5
 8001f6e:	d129      	bne.n	8001fc4 <__gedf2+0xb4>
 8001f70:	2a00      	cmp	r2, #0
 8001f72:	d1f0      	bne.n	8001f56 <__gedf2+0x46>
 8001f74:	433c      	orrs	r4, r7
 8001f76:	d1ee      	bne.n	8001f56 <__gedf2+0x46>
 8001f78:	2800      	cmp	r0, #0
 8001f7a:	d1f2      	bne.n	8001f62 <__gedf2+0x52>
 8001f7c:	2001      	movs	r0, #1
 8001f7e:	4240      	negs	r0, r0
 8001f80:	e7ef      	b.n	8001f62 <__gedf2+0x52>
 8001f82:	003d      	movs	r5, r7
 8001f84:	4325      	orrs	r5, r4
 8001f86:	d11d      	bne.n	8001fc4 <__gedf2+0xb4>
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d0ee      	beq.n	8001f6a <__gedf2+0x5a>
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d1e2      	bne.n	8001f56 <__gedf2+0x46>
 8001f90:	464c      	mov	r4, r9
 8001f92:	4326      	orrs	r6, r4
 8001f94:	d1df      	bne.n	8001f56 <__gedf2+0x46>
 8001f96:	e7e0      	b.n	8001f5a <__gedf2+0x4a>
 8001f98:	2000      	movs	r0, #0
 8001f9a:	2c00      	cmp	r4, #0
 8001f9c:	d0e1      	beq.n	8001f62 <__gedf2+0x52>
 8001f9e:	e7dc      	b.n	8001f5a <__gedf2+0x4a>
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	dc0a      	bgt.n	8001fba <__gedf2+0xaa>
 8001fa4:	dbe8      	blt.n	8001f78 <__gedf2+0x68>
 8001fa6:	454f      	cmp	r7, r9
 8001fa8:	d8d7      	bhi.n	8001f5a <__gedf2+0x4a>
 8001faa:	d00e      	beq.n	8001fca <__gedf2+0xba>
 8001fac:	2000      	movs	r0, #0
 8001fae:	454f      	cmp	r7, r9
 8001fb0:	d2d7      	bcs.n	8001f62 <__gedf2+0x52>
 8001fb2:	2900      	cmp	r1, #0
 8001fb4:	d0e2      	beq.n	8001f7c <__gedf2+0x6c>
 8001fb6:	0008      	movs	r0, r1
 8001fb8:	e7d3      	b.n	8001f62 <__gedf2+0x52>
 8001fba:	4243      	negs	r3, r0
 8001fbc:	4158      	adcs	r0, r3
 8001fbe:	0040      	lsls	r0, r0, #1
 8001fc0:	3801      	subs	r0, #1
 8001fc2:	e7ce      	b.n	8001f62 <__gedf2+0x52>
 8001fc4:	2002      	movs	r0, #2
 8001fc6:	4240      	negs	r0, r0
 8001fc8:	e7cb      	b.n	8001f62 <__gedf2+0x52>
 8001fca:	45c4      	cmp	ip, r8
 8001fcc:	d8c5      	bhi.n	8001f5a <__gedf2+0x4a>
 8001fce:	2000      	movs	r0, #0
 8001fd0:	45c4      	cmp	ip, r8
 8001fd2:	d2c6      	bcs.n	8001f62 <__gedf2+0x52>
 8001fd4:	e7ed      	b.n	8001fb2 <__gedf2+0xa2>
 8001fd6:	46c0      	nop			; (mov r8, r8)
 8001fd8:	000007ff 	.word	0x000007ff

08001fdc <__ledf2>:
 8001fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fde:	4647      	mov	r7, r8
 8001fe0:	46ce      	mov	lr, r9
 8001fe2:	0004      	movs	r4, r0
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	0016      	movs	r6, r2
 8001fe8:	031b      	lsls	r3, r3, #12
 8001fea:	0b1b      	lsrs	r3, r3, #12
 8001fec:	4d2c      	ldr	r5, [pc, #176]	; (80020a0 <__ledf2+0xc4>)
 8001fee:	004a      	lsls	r2, r1, #1
 8001ff0:	4699      	mov	r9, r3
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	0043      	lsls	r3, r0, #1
 8001ff6:	030f      	lsls	r7, r1, #12
 8001ff8:	46a4      	mov	ip, r4
 8001ffa:	46b0      	mov	r8, r6
 8001ffc:	0b3f      	lsrs	r7, r7, #12
 8001ffe:	0d52      	lsrs	r2, r2, #21
 8002000:	0fc9      	lsrs	r1, r1, #31
 8002002:	0d5b      	lsrs	r3, r3, #21
 8002004:	0fc0      	lsrs	r0, r0, #31
 8002006:	42aa      	cmp	r2, r5
 8002008:	d00d      	beq.n	8002026 <__ledf2+0x4a>
 800200a:	42ab      	cmp	r3, r5
 800200c:	d010      	beq.n	8002030 <__ledf2+0x54>
 800200e:	2a00      	cmp	r2, #0
 8002010:	d127      	bne.n	8002062 <__ledf2+0x86>
 8002012:	433c      	orrs	r4, r7
 8002014:	2b00      	cmp	r3, #0
 8002016:	d111      	bne.n	800203c <__ledf2+0x60>
 8002018:	464d      	mov	r5, r9
 800201a:	432e      	orrs	r6, r5
 800201c:	d10e      	bne.n	800203c <__ledf2+0x60>
 800201e:	2000      	movs	r0, #0
 8002020:	2c00      	cmp	r4, #0
 8002022:	d015      	beq.n	8002050 <__ledf2+0x74>
 8002024:	e00e      	b.n	8002044 <__ledf2+0x68>
 8002026:	003d      	movs	r5, r7
 8002028:	4325      	orrs	r5, r4
 800202a:	d110      	bne.n	800204e <__ledf2+0x72>
 800202c:	4293      	cmp	r3, r2
 800202e:	d118      	bne.n	8002062 <__ledf2+0x86>
 8002030:	464d      	mov	r5, r9
 8002032:	432e      	orrs	r6, r5
 8002034:	d10b      	bne.n	800204e <__ledf2+0x72>
 8002036:	2a00      	cmp	r2, #0
 8002038:	d102      	bne.n	8002040 <__ledf2+0x64>
 800203a:	433c      	orrs	r4, r7
 800203c:	2c00      	cmp	r4, #0
 800203e:	d00b      	beq.n	8002058 <__ledf2+0x7c>
 8002040:	4281      	cmp	r1, r0
 8002042:	d014      	beq.n	800206e <__ledf2+0x92>
 8002044:	2002      	movs	r0, #2
 8002046:	3901      	subs	r1, #1
 8002048:	4008      	ands	r0, r1
 800204a:	3801      	subs	r0, #1
 800204c:	e000      	b.n	8002050 <__ledf2+0x74>
 800204e:	2002      	movs	r0, #2
 8002050:	bcc0      	pop	{r6, r7}
 8002052:	46b9      	mov	r9, r7
 8002054:	46b0      	mov	r8, r6
 8002056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002058:	2800      	cmp	r0, #0
 800205a:	d1f9      	bne.n	8002050 <__ledf2+0x74>
 800205c:	2001      	movs	r0, #1
 800205e:	4240      	negs	r0, r0
 8002060:	e7f6      	b.n	8002050 <__ledf2+0x74>
 8002062:	2b00      	cmp	r3, #0
 8002064:	d1ec      	bne.n	8002040 <__ledf2+0x64>
 8002066:	464c      	mov	r4, r9
 8002068:	4326      	orrs	r6, r4
 800206a:	d1e9      	bne.n	8002040 <__ledf2+0x64>
 800206c:	e7ea      	b.n	8002044 <__ledf2+0x68>
 800206e:	429a      	cmp	r2, r3
 8002070:	dd04      	ble.n	800207c <__ledf2+0xa0>
 8002072:	4243      	negs	r3, r0
 8002074:	4158      	adcs	r0, r3
 8002076:	0040      	lsls	r0, r0, #1
 8002078:	3801      	subs	r0, #1
 800207a:	e7e9      	b.n	8002050 <__ledf2+0x74>
 800207c:	429a      	cmp	r2, r3
 800207e:	dbeb      	blt.n	8002058 <__ledf2+0x7c>
 8002080:	454f      	cmp	r7, r9
 8002082:	d8df      	bhi.n	8002044 <__ledf2+0x68>
 8002084:	d006      	beq.n	8002094 <__ledf2+0xb8>
 8002086:	2000      	movs	r0, #0
 8002088:	454f      	cmp	r7, r9
 800208a:	d2e1      	bcs.n	8002050 <__ledf2+0x74>
 800208c:	2900      	cmp	r1, #0
 800208e:	d0e5      	beq.n	800205c <__ledf2+0x80>
 8002090:	0008      	movs	r0, r1
 8002092:	e7dd      	b.n	8002050 <__ledf2+0x74>
 8002094:	45c4      	cmp	ip, r8
 8002096:	d8d5      	bhi.n	8002044 <__ledf2+0x68>
 8002098:	2000      	movs	r0, #0
 800209a:	45c4      	cmp	ip, r8
 800209c:	d2d8      	bcs.n	8002050 <__ledf2+0x74>
 800209e:	e7f5      	b.n	800208c <__ledf2+0xb0>
 80020a0:	000007ff 	.word	0x000007ff

080020a4 <__aeabi_dmul>:
 80020a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020a6:	4657      	mov	r7, sl
 80020a8:	464e      	mov	r6, r9
 80020aa:	4645      	mov	r5, r8
 80020ac:	46de      	mov	lr, fp
 80020ae:	b5e0      	push	{r5, r6, r7, lr}
 80020b0:	4698      	mov	r8, r3
 80020b2:	030c      	lsls	r4, r1, #12
 80020b4:	004b      	lsls	r3, r1, #1
 80020b6:	0006      	movs	r6, r0
 80020b8:	4692      	mov	sl, r2
 80020ba:	b087      	sub	sp, #28
 80020bc:	0b24      	lsrs	r4, r4, #12
 80020be:	0d5b      	lsrs	r3, r3, #21
 80020c0:	0fcf      	lsrs	r7, r1, #31
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d100      	bne.n	80020c8 <__aeabi_dmul+0x24>
 80020c6:	e15c      	b.n	8002382 <__aeabi_dmul+0x2de>
 80020c8:	4ad9      	ldr	r2, [pc, #868]	; (8002430 <__aeabi_dmul+0x38c>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d100      	bne.n	80020d0 <__aeabi_dmul+0x2c>
 80020ce:	e175      	b.n	80023bc <__aeabi_dmul+0x318>
 80020d0:	0f42      	lsrs	r2, r0, #29
 80020d2:	00e4      	lsls	r4, r4, #3
 80020d4:	4314      	orrs	r4, r2
 80020d6:	2280      	movs	r2, #128	; 0x80
 80020d8:	0412      	lsls	r2, r2, #16
 80020da:	4314      	orrs	r4, r2
 80020dc:	4ad5      	ldr	r2, [pc, #852]	; (8002434 <__aeabi_dmul+0x390>)
 80020de:	00c5      	lsls	r5, r0, #3
 80020e0:	4694      	mov	ip, r2
 80020e2:	4463      	add	r3, ip
 80020e4:	9300      	str	r3, [sp, #0]
 80020e6:	2300      	movs	r3, #0
 80020e8:	4699      	mov	r9, r3
 80020ea:	469b      	mov	fp, r3
 80020ec:	4643      	mov	r3, r8
 80020ee:	4642      	mov	r2, r8
 80020f0:	031e      	lsls	r6, r3, #12
 80020f2:	0fd2      	lsrs	r2, r2, #31
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	4650      	mov	r0, sl
 80020f8:	4690      	mov	r8, r2
 80020fa:	0b36      	lsrs	r6, r6, #12
 80020fc:	0d5b      	lsrs	r3, r3, #21
 80020fe:	d100      	bne.n	8002102 <__aeabi_dmul+0x5e>
 8002100:	e120      	b.n	8002344 <__aeabi_dmul+0x2a0>
 8002102:	4acb      	ldr	r2, [pc, #812]	; (8002430 <__aeabi_dmul+0x38c>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d100      	bne.n	800210a <__aeabi_dmul+0x66>
 8002108:	e162      	b.n	80023d0 <__aeabi_dmul+0x32c>
 800210a:	49ca      	ldr	r1, [pc, #808]	; (8002434 <__aeabi_dmul+0x390>)
 800210c:	0f42      	lsrs	r2, r0, #29
 800210e:	468c      	mov	ip, r1
 8002110:	9900      	ldr	r1, [sp, #0]
 8002112:	4463      	add	r3, ip
 8002114:	00f6      	lsls	r6, r6, #3
 8002116:	468c      	mov	ip, r1
 8002118:	4316      	orrs	r6, r2
 800211a:	2280      	movs	r2, #128	; 0x80
 800211c:	449c      	add	ip, r3
 800211e:	0412      	lsls	r2, r2, #16
 8002120:	4663      	mov	r3, ip
 8002122:	4316      	orrs	r6, r2
 8002124:	00c2      	lsls	r2, r0, #3
 8002126:	2000      	movs	r0, #0
 8002128:	9300      	str	r3, [sp, #0]
 800212a:	9900      	ldr	r1, [sp, #0]
 800212c:	4643      	mov	r3, r8
 800212e:	3101      	adds	r1, #1
 8002130:	468c      	mov	ip, r1
 8002132:	4649      	mov	r1, r9
 8002134:	407b      	eors	r3, r7
 8002136:	9301      	str	r3, [sp, #4]
 8002138:	290f      	cmp	r1, #15
 800213a:	d826      	bhi.n	800218a <__aeabi_dmul+0xe6>
 800213c:	4bbe      	ldr	r3, [pc, #760]	; (8002438 <__aeabi_dmul+0x394>)
 800213e:	0089      	lsls	r1, r1, #2
 8002140:	5859      	ldr	r1, [r3, r1]
 8002142:	468f      	mov	pc, r1
 8002144:	4643      	mov	r3, r8
 8002146:	9301      	str	r3, [sp, #4]
 8002148:	0034      	movs	r4, r6
 800214a:	0015      	movs	r5, r2
 800214c:	4683      	mov	fp, r0
 800214e:	465b      	mov	r3, fp
 8002150:	2b02      	cmp	r3, #2
 8002152:	d016      	beq.n	8002182 <__aeabi_dmul+0xde>
 8002154:	2b03      	cmp	r3, #3
 8002156:	d100      	bne.n	800215a <__aeabi_dmul+0xb6>
 8002158:	e203      	b.n	8002562 <__aeabi_dmul+0x4be>
 800215a:	2b01      	cmp	r3, #1
 800215c:	d000      	beq.n	8002160 <__aeabi_dmul+0xbc>
 800215e:	e0cd      	b.n	80022fc <__aeabi_dmul+0x258>
 8002160:	2200      	movs	r2, #0
 8002162:	2400      	movs	r4, #0
 8002164:	2500      	movs	r5, #0
 8002166:	9b01      	ldr	r3, [sp, #4]
 8002168:	0512      	lsls	r2, r2, #20
 800216a:	4322      	orrs	r2, r4
 800216c:	07db      	lsls	r3, r3, #31
 800216e:	431a      	orrs	r2, r3
 8002170:	0028      	movs	r0, r5
 8002172:	0011      	movs	r1, r2
 8002174:	b007      	add	sp, #28
 8002176:	bcf0      	pop	{r4, r5, r6, r7}
 8002178:	46bb      	mov	fp, r7
 800217a:	46b2      	mov	sl, r6
 800217c:	46a9      	mov	r9, r5
 800217e:	46a0      	mov	r8, r4
 8002180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002182:	2400      	movs	r4, #0
 8002184:	2500      	movs	r5, #0
 8002186:	4aaa      	ldr	r2, [pc, #680]	; (8002430 <__aeabi_dmul+0x38c>)
 8002188:	e7ed      	b.n	8002166 <__aeabi_dmul+0xc2>
 800218a:	0c28      	lsrs	r0, r5, #16
 800218c:	042d      	lsls	r5, r5, #16
 800218e:	0c2d      	lsrs	r5, r5, #16
 8002190:	002b      	movs	r3, r5
 8002192:	0c11      	lsrs	r1, r2, #16
 8002194:	0412      	lsls	r2, r2, #16
 8002196:	0c12      	lsrs	r2, r2, #16
 8002198:	4353      	muls	r3, r2
 800219a:	4698      	mov	r8, r3
 800219c:	0013      	movs	r3, r2
 800219e:	002f      	movs	r7, r5
 80021a0:	4343      	muls	r3, r0
 80021a2:	4699      	mov	r9, r3
 80021a4:	434f      	muls	r7, r1
 80021a6:	444f      	add	r7, r9
 80021a8:	46bb      	mov	fp, r7
 80021aa:	4647      	mov	r7, r8
 80021ac:	000b      	movs	r3, r1
 80021ae:	0c3f      	lsrs	r7, r7, #16
 80021b0:	46ba      	mov	sl, r7
 80021b2:	4343      	muls	r3, r0
 80021b4:	44da      	add	sl, fp
 80021b6:	9302      	str	r3, [sp, #8]
 80021b8:	45d1      	cmp	r9, sl
 80021ba:	d904      	bls.n	80021c6 <__aeabi_dmul+0x122>
 80021bc:	2780      	movs	r7, #128	; 0x80
 80021be:	027f      	lsls	r7, r7, #9
 80021c0:	46b9      	mov	r9, r7
 80021c2:	444b      	add	r3, r9
 80021c4:	9302      	str	r3, [sp, #8]
 80021c6:	4653      	mov	r3, sl
 80021c8:	0c1b      	lsrs	r3, r3, #16
 80021ca:	469b      	mov	fp, r3
 80021cc:	4653      	mov	r3, sl
 80021ce:	041f      	lsls	r7, r3, #16
 80021d0:	4643      	mov	r3, r8
 80021d2:	041b      	lsls	r3, r3, #16
 80021d4:	0c1b      	lsrs	r3, r3, #16
 80021d6:	4698      	mov	r8, r3
 80021d8:	003b      	movs	r3, r7
 80021da:	4443      	add	r3, r8
 80021dc:	9304      	str	r3, [sp, #16]
 80021de:	0c33      	lsrs	r3, r6, #16
 80021e0:	0436      	lsls	r6, r6, #16
 80021e2:	0c36      	lsrs	r6, r6, #16
 80021e4:	4698      	mov	r8, r3
 80021e6:	0033      	movs	r3, r6
 80021e8:	4343      	muls	r3, r0
 80021ea:	4699      	mov	r9, r3
 80021ec:	4643      	mov	r3, r8
 80021ee:	4343      	muls	r3, r0
 80021f0:	002f      	movs	r7, r5
 80021f2:	469a      	mov	sl, r3
 80021f4:	4643      	mov	r3, r8
 80021f6:	4377      	muls	r7, r6
 80021f8:	435d      	muls	r5, r3
 80021fa:	0c38      	lsrs	r0, r7, #16
 80021fc:	444d      	add	r5, r9
 80021fe:	1945      	adds	r5, r0, r5
 8002200:	45a9      	cmp	r9, r5
 8002202:	d903      	bls.n	800220c <__aeabi_dmul+0x168>
 8002204:	2380      	movs	r3, #128	; 0x80
 8002206:	025b      	lsls	r3, r3, #9
 8002208:	4699      	mov	r9, r3
 800220a:	44ca      	add	sl, r9
 800220c:	043f      	lsls	r7, r7, #16
 800220e:	0c28      	lsrs	r0, r5, #16
 8002210:	0c3f      	lsrs	r7, r7, #16
 8002212:	042d      	lsls	r5, r5, #16
 8002214:	19ed      	adds	r5, r5, r7
 8002216:	0c27      	lsrs	r7, r4, #16
 8002218:	0424      	lsls	r4, r4, #16
 800221a:	0c24      	lsrs	r4, r4, #16
 800221c:	0003      	movs	r3, r0
 800221e:	0020      	movs	r0, r4
 8002220:	4350      	muls	r0, r2
 8002222:	437a      	muls	r2, r7
 8002224:	4691      	mov	r9, r2
 8002226:	003a      	movs	r2, r7
 8002228:	4453      	add	r3, sl
 800222a:	9305      	str	r3, [sp, #20]
 800222c:	0c03      	lsrs	r3, r0, #16
 800222e:	469a      	mov	sl, r3
 8002230:	434a      	muls	r2, r1
 8002232:	4361      	muls	r1, r4
 8002234:	4449      	add	r1, r9
 8002236:	4451      	add	r1, sl
 8002238:	44ab      	add	fp, r5
 800223a:	4589      	cmp	r9, r1
 800223c:	d903      	bls.n	8002246 <__aeabi_dmul+0x1a2>
 800223e:	2380      	movs	r3, #128	; 0x80
 8002240:	025b      	lsls	r3, r3, #9
 8002242:	4699      	mov	r9, r3
 8002244:	444a      	add	r2, r9
 8002246:	0400      	lsls	r0, r0, #16
 8002248:	0c0b      	lsrs	r3, r1, #16
 800224a:	0c00      	lsrs	r0, r0, #16
 800224c:	0409      	lsls	r1, r1, #16
 800224e:	1809      	adds	r1, r1, r0
 8002250:	0020      	movs	r0, r4
 8002252:	4699      	mov	r9, r3
 8002254:	4643      	mov	r3, r8
 8002256:	4370      	muls	r0, r6
 8002258:	435c      	muls	r4, r3
 800225a:	437e      	muls	r6, r7
 800225c:	435f      	muls	r7, r3
 800225e:	0c03      	lsrs	r3, r0, #16
 8002260:	4698      	mov	r8, r3
 8002262:	19a4      	adds	r4, r4, r6
 8002264:	4444      	add	r4, r8
 8002266:	444a      	add	r2, r9
 8002268:	9703      	str	r7, [sp, #12]
 800226a:	42a6      	cmp	r6, r4
 800226c:	d904      	bls.n	8002278 <__aeabi_dmul+0x1d4>
 800226e:	2380      	movs	r3, #128	; 0x80
 8002270:	025b      	lsls	r3, r3, #9
 8002272:	4698      	mov	r8, r3
 8002274:	4447      	add	r7, r8
 8002276:	9703      	str	r7, [sp, #12]
 8002278:	0423      	lsls	r3, r4, #16
 800227a:	9e02      	ldr	r6, [sp, #8]
 800227c:	469a      	mov	sl, r3
 800227e:	9b05      	ldr	r3, [sp, #20]
 8002280:	445e      	add	r6, fp
 8002282:	4698      	mov	r8, r3
 8002284:	42ae      	cmp	r6, r5
 8002286:	41ad      	sbcs	r5, r5
 8002288:	1876      	adds	r6, r6, r1
 800228a:	428e      	cmp	r6, r1
 800228c:	4189      	sbcs	r1, r1
 800228e:	0400      	lsls	r0, r0, #16
 8002290:	0c00      	lsrs	r0, r0, #16
 8002292:	4450      	add	r0, sl
 8002294:	4440      	add	r0, r8
 8002296:	426d      	negs	r5, r5
 8002298:	1947      	adds	r7, r0, r5
 800229a:	46b8      	mov	r8, r7
 800229c:	4693      	mov	fp, r2
 800229e:	4249      	negs	r1, r1
 80022a0:	4689      	mov	r9, r1
 80022a2:	44c3      	add	fp, r8
 80022a4:	44d9      	add	r9, fp
 80022a6:	4298      	cmp	r0, r3
 80022a8:	4180      	sbcs	r0, r0
 80022aa:	45a8      	cmp	r8, r5
 80022ac:	41ad      	sbcs	r5, r5
 80022ae:	4593      	cmp	fp, r2
 80022b0:	4192      	sbcs	r2, r2
 80022b2:	4589      	cmp	r9, r1
 80022b4:	4189      	sbcs	r1, r1
 80022b6:	426d      	negs	r5, r5
 80022b8:	4240      	negs	r0, r0
 80022ba:	4328      	orrs	r0, r5
 80022bc:	0c24      	lsrs	r4, r4, #16
 80022be:	4252      	negs	r2, r2
 80022c0:	4249      	negs	r1, r1
 80022c2:	430a      	orrs	r2, r1
 80022c4:	9b03      	ldr	r3, [sp, #12]
 80022c6:	1900      	adds	r0, r0, r4
 80022c8:	1880      	adds	r0, r0, r2
 80022ca:	18c7      	adds	r7, r0, r3
 80022cc:	464b      	mov	r3, r9
 80022ce:	0ddc      	lsrs	r4, r3, #23
 80022d0:	9b04      	ldr	r3, [sp, #16]
 80022d2:	0275      	lsls	r5, r6, #9
 80022d4:	431d      	orrs	r5, r3
 80022d6:	1e6a      	subs	r2, r5, #1
 80022d8:	4195      	sbcs	r5, r2
 80022da:	464b      	mov	r3, r9
 80022dc:	0df6      	lsrs	r6, r6, #23
 80022de:	027f      	lsls	r7, r7, #9
 80022e0:	4335      	orrs	r5, r6
 80022e2:	025a      	lsls	r2, r3, #9
 80022e4:	433c      	orrs	r4, r7
 80022e6:	4315      	orrs	r5, r2
 80022e8:	01fb      	lsls	r3, r7, #7
 80022ea:	d400      	bmi.n	80022ee <__aeabi_dmul+0x24a>
 80022ec:	e11c      	b.n	8002528 <__aeabi_dmul+0x484>
 80022ee:	2101      	movs	r1, #1
 80022f0:	086a      	lsrs	r2, r5, #1
 80022f2:	400d      	ands	r5, r1
 80022f4:	4315      	orrs	r5, r2
 80022f6:	07e2      	lsls	r2, r4, #31
 80022f8:	4315      	orrs	r5, r2
 80022fa:	0864      	lsrs	r4, r4, #1
 80022fc:	494f      	ldr	r1, [pc, #316]	; (800243c <__aeabi_dmul+0x398>)
 80022fe:	4461      	add	r1, ip
 8002300:	2900      	cmp	r1, #0
 8002302:	dc00      	bgt.n	8002306 <__aeabi_dmul+0x262>
 8002304:	e0b0      	b.n	8002468 <__aeabi_dmul+0x3c4>
 8002306:	076b      	lsls	r3, r5, #29
 8002308:	d009      	beq.n	800231e <__aeabi_dmul+0x27a>
 800230a:	220f      	movs	r2, #15
 800230c:	402a      	ands	r2, r5
 800230e:	2a04      	cmp	r2, #4
 8002310:	d005      	beq.n	800231e <__aeabi_dmul+0x27a>
 8002312:	1d2a      	adds	r2, r5, #4
 8002314:	42aa      	cmp	r2, r5
 8002316:	41ad      	sbcs	r5, r5
 8002318:	426d      	negs	r5, r5
 800231a:	1964      	adds	r4, r4, r5
 800231c:	0015      	movs	r5, r2
 800231e:	01e3      	lsls	r3, r4, #7
 8002320:	d504      	bpl.n	800232c <__aeabi_dmul+0x288>
 8002322:	2180      	movs	r1, #128	; 0x80
 8002324:	4a46      	ldr	r2, [pc, #280]	; (8002440 <__aeabi_dmul+0x39c>)
 8002326:	00c9      	lsls	r1, r1, #3
 8002328:	4014      	ands	r4, r2
 800232a:	4461      	add	r1, ip
 800232c:	4a45      	ldr	r2, [pc, #276]	; (8002444 <__aeabi_dmul+0x3a0>)
 800232e:	4291      	cmp	r1, r2
 8002330:	dd00      	ble.n	8002334 <__aeabi_dmul+0x290>
 8002332:	e726      	b.n	8002182 <__aeabi_dmul+0xde>
 8002334:	0762      	lsls	r2, r4, #29
 8002336:	08ed      	lsrs	r5, r5, #3
 8002338:	0264      	lsls	r4, r4, #9
 800233a:	0549      	lsls	r1, r1, #21
 800233c:	4315      	orrs	r5, r2
 800233e:	0b24      	lsrs	r4, r4, #12
 8002340:	0d4a      	lsrs	r2, r1, #21
 8002342:	e710      	b.n	8002166 <__aeabi_dmul+0xc2>
 8002344:	4652      	mov	r2, sl
 8002346:	4332      	orrs	r2, r6
 8002348:	d100      	bne.n	800234c <__aeabi_dmul+0x2a8>
 800234a:	e07f      	b.n	800244c <__aeabi_dmul+0x3a8>
 800234c:	2e00      	cmp	r6, #0
 800234e:	d100      	bne.n	8002352 <__aeabi_dmul+0x2ae>
 8002350:	e0dc      	b.n	800250c <__aeabi_dmul+0x468>
 8002352:	0030      	movs	r0, r6
 8002354:	f000 fe1e 	bl	8002f94 <__clzsi2>
 8002358:	0002      	movs	r2, r0
 800235a:	3a0b      	subs	r2, #11
 800235c:	231d      	movs	r3, #29
 800235e:	0001      	movs	r1, r0
 8002360:	1a9b      	subs	r3, r3, r2
 8002362:	4652      	mov	r2, sl
 8002364:	3908      	subs	r1, #8
 8002366:	40da      	lsrs	r2, r3
 8002368:	408e      	lsls	r6, r1
 800236a:	4316      	orrs	r6, r2
 800236c:	4652      	mov	r2, sl
 800236e:	408a      	lsls	r2, r1
 8002370:	9b00      	ldr	r3, [sp, #0]
 8002372:	4935      	ldr	r1, [pc, #212]	; (8002448 <__aeabi_dmul+0x3a4>)
 8002374:	1a18      	subs	r0, r3, r0
 8002376:	0003      	movs	r3, r0
 8002378:	468c      	mov	ip, r1
 800237a:	4463      	add	r3, ip
 800237c:	2000      	movs	r0, #0
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	e6d3      	b.n	800212a <__aeabi_dmul+0x86>
 8002382:	0025      	movs	r5, r4
 8002384:	4305      	orrs	r5, r0
 8002386:	d04a      	beq.n	800241e <__aeabi_dmul+0x37a>
 8002388:	2c00      	cmp	r4, #0
 800238a:	d100      	bne.n	800238e <__aeabi_dmul+0x2ea>
 800238c:	e0b0      	b.n	80024f0 <__aeabi_dmul+0x44c>
 800238e:	0020      	movs	r0, r4
 8002390:	f000 fe00 	bl	8002f94 <__clzsi2>
 8002394:	0001      	movs	r1, r0
 8002396:	0002      	movs	r2, r0
 8002398:	390b      	subs	r1, #11
 800239a:	231d      	movs	r3, #29
 800239c:	0010      	movs	r0, r2
 800239e:	1a5b      	subs	r3, r3, r1
 80023a0:	0031      	movs	r1, r6
 80023a2:	0035      	movs	r5, r6
 80023a4:	3808      	subs	r0, #8
 80023a6:	4084      	lsls	r4, r0
 80023a8:	40d9      	lsrs	r1, r3
 80023aa:	4085      	lsls	r5, r0
 80023ac:	430c      	orrs	r4, r1
 80023ae:	4826      	ldr	r0, [pc, #152]	; (8002448 <__aeabi_dmul+0x3a4>)
 80023b0:	1a83      	subs	r3, r0, r2
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	2300      	movs	r3, #0
 80023b6:	4699      	mov	r9, r3
 80023b8:	469b      	mov	fp, r3
 80023ba:	e697      	b.n	80020ec <__aeabi_dmul+0x48>
 80023bc:	0005      	movs	r5, r0
 80023be:	4325      	orrs	r5, r4
 80023c0:	d126      	bne.n	8002410 <__aeabi_dmul+0x36c>
 80023c2:	2208      	movs	r2, #8
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	2302      	movs	r3, #2
 80023c8:	2400      	movs	r4, #0
 80023ca:	4691      	mov	r9, r2
 80023cc:	469b      	mov	fp, r3
 80023ce:	e68d      	b.n	80020ec <__aeabi_dmul+0x48>
 80023d0:	4652      	mov	r2, sl
 80023d2:	9b00      	ldr	r3, [sp, #0]
 80023d4:	4332      	orrs	r2, r6
 80023d6:	d110      	bne.n	80023fa <__aeabi_dmul+0x356>
 80023d8:	4915      	ldr	r1, [pc, #84]	; (8002430 <__aeabi_dmul+0x38c>)
 80023da:	2600      	movs	r6, #0
 80023dc:	468c      	mov	ip, r1
 80023de:	4463      	add	r3, ip
 80023e0:	4649      	mov	r1, r9
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	2302      	movs	r3, #2
 80023e6:	4319      	orrs	r1, r3
 80023e8:	4689      	mov	r9, r1
 80023ea:	2002      	movs	r0, #2
 80023ec:	e69d      	b.n	800212a <__aeabi_dmul+0x86>
 80023ee:	465b      	mov	r3, fp
 80023f0:	9701      	str	r7, [sp, #4]
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d000      	beq.n	80023f8 <__aeabi_dmul+0x354>
 80023f6:	e6ad      	b.n	8002154 <__aeabi_dmul+0xb0>
 80023f8:	e6c3      	b.n	8002182 <__aeabi_dmul+0xde>
 80023fa:	4a0d      	ldr	r2, [pc, #52]	; (8002430 <__aeabi_dmul+0x38c>)
 80023fc:	2003      	movs	r0, #3
 80023fe:	4694      	mov	ip, r2
 8002400:	4463      	add	r3, ip
 8002402:	464a      	mov	r2, r9
 8002404:	9300      	str	r3, [sp, #0]
 8002406:	2303      	movs	r3, #3
 8002408:	431a      	orrs	r2, r3
 800240a:	4691      	mov	r9, r2
 800240c:	4652      	mov	r2, sl
 800240e:	e68c      	b.n	800212a <__aeabi_dmul+0x86>
 8002410:	220c      	movs	r2, #12
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	2303      	movs	r3, #3
 8002416:	0005      	movs	r5, r0
 8002418:	4691      	mov	r9, r2
 800241a:	469b      	mov	fp, r3
 800241c:	e666      	b.n	80020ec <__aeabi_dmul+0x48>
 800241e:	2304      	movs	r3, #4
 8002420:	4699      	mov	r9, r3
 8002422:	2300      	movs	r3, #0
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	3301      	adds	r3, #1
 8002428:	2400      	movs	r4, #0
 800242a:	469b      	mov	fp, r3
 800242c:	e65e      	b.n	80020ec <__aeabi_dmul+0x48>
 800242e:	46c0      	nop			; (mov r8, r8)
 8002430:	000007ff 	.word	0x000007ff
 8002434:	fffffc01 	.word	0xfffffc01
 8002438:	08012804 	.word	0x08012804
 800243c:	000003ff 	.word	0x000003ff
 8002440:	feffffff 	.word	0xfeffffff
 8002444:	000007fe 	.word	0x000007fe
 8002448:	fffffc0d 	.word	0xfffffc0d
 800244c:	4649      	mov	r1, r9
 800244e:	2301      	movs	r3, #1
 8002450:	4319      	orrs	r1, r3
 8002452:	4689      	mov	r9, r1
 8002454:	2600      	movs	r6, #0
 8002456:	2001      	movs	r0, #1
 8002458:	e667      	b.n	800212a <__aeabi_dmul+0x86>
 800245a:	2300      	movs	r3, #0
 800245c:	2480      	movs	r4, #128	; 0x80
 800245e:	2500      	movs	r5, #0
 8002460:	4a43      	ldr	r2, [pc, #268]	; (8002570 <__aeabi_dmul+0x4cc>)
 8002462:	9301      	str	r3, [sp, #4]
 8002464:	0324      	lsls	r4, r4, #12
 8002466:	e67e      	b.n	8002166 <__aeabi_dmul+0xc2>
 8002468:	2001      	movs	r0, #1
 800246a:	1a40      	subs	r0, r0, r1
 800246c:	2838      	cmp	r0, #56	; 0x38
 800246e:	dd00      	ble.n	8002472 <__aeabi_dmul+0x3ce>
 8002470:	e676      	b.n	8002160 <__aeabi_dmul+0xbc>
 8002472:	281f      	cmp	r0, #31
 8002474:	dd5b      	ble.n	800252e <__aeabi_dmul+0x48a>
 8002476:	221f      	movs	r2, #31
 8002478:	0023      	movs	r3, r4
 800247a:	4252      	negs	r2, r2
 800247c:	1a51      	subs	r1, r2, r1
 800247e:	40cb      	lsrs	r3, r1
 8002480:	0019      	movs	r1, r3
 8002482:	2820      	cmp	r0, #32
 8002484:	d003      	beq.n	800248e <__aeabi_dmul+0x3ea>
 8002486:	4a3b      	ldr	r2, [pc, #236]	; (8002574 <__aeabi_dmul+0x4d0>)
 8002488:	4462      	add	r2, ip
 800248a:	4094      	lsls	r4, r2
 800248c:	4325      	orrs	r5, r4
 800248e:	1e6a      	subs	r2, r5, #1
 8002490:	4195      	sbcs	r5, r2
 8002492:	002a      	movs	r2, r5
 8002494:	430a      	orrs	r2, r1
 8002496:	2107      	movs	r1, #7
 8002498:	000d      	movs	r5, r1
 800249a:	2400      	movs	r4, #0
 800249c:	4015      	ands	r5, r2
 800249e:	4211      	tst	r1, r2
 80024a0:	d05b      	beq.n	800255a <__aeabi_dmul+0x4b6>
 80024a2:	210f      	movs	r1, #15
 80024a4:	2400      	movs	r4, #0
 80024a6:	4011      	ands	r1, r2
 80024a8:	2904      	cmp	r1, #4
 80024aa:	d053      	beq.n	8002554 <__aeabi_dmul+0x4b0>
 80024ac:	1d11      	adds	r1, r2, #4
 80024ae:	4291      	cmp	r1, r2
 80024b0:	4192      	sbcs	r2, r2
 80024b2:	4252      	negs	r2, r2
 80024b4:	18a4      	adds	r4, r4, r2
 80024b6:	000a      	movs	r2, r1
 80024b8:	0223      	lsls	r3, r4, #8
 80024ba:	d54b      	bpl.n	8002554 <__aeabi_dmul+0x4b0>
 80024bc:	2201      	movs	r2, #1
 80024be:	2400      	movs	r4, #0
 80024c0:	2500      	movs	r5, #0
 80024c2:	e650      	b.n	8002166 <__aeabi_dmul+0xc2>
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	031b      	lsls	r3, r3, #12
 80024c8:	421c      	tst	r4, r3
 80024ca:	d009      	beq.n	80024e0 <__aeabi_dmul+0x43c>
 80024cc:	421e      	tst	r6, r3
 80024ce:	d107      	bne.n	80024e0 <__aeabi_dmul+0x43c>
 80024d0:	4333      	orrs	r3, r6
 80024d2:	031c      	lsls	r4, r3, #12
 80024d4:	4643      	mov	r3, r8
 80024d6:	0015      	movs	r5, r2
 80024d8:	0b24      	lsrs	r4, r4, #12
 80024da:	4a25      	ldr	r2, [pc, #148]	; (8002570 <__aeabi_dmul+0x4cc>)
 80024dc:	9301      	str	r3, [sp, #4]
 80024de:	e642      	b.n	8002166 <__aeabi_dmul+0xc2>
 80024e0:	2280      	movs	r2, #128	; 0x80
 80024e2:	0312      	lsls	r2, r2, #12
 80024e4:	4314      	orrs	r4, r2
 80024e6:	0324      	lsls	r4, r4, #12
 80024e8:	4a21      	ldr	r2, [pc, #132]	; (8002570 <__aeabi_dmul+0x4cc>)
 80024ea:	0b24      	lsrs	r4, r4, #12
 80024ec:	9701      	str	r7, [sp, #4]
 80024ee:	e63a      	b.n	8002166 <__aeabi_dmul+0xc2>
 80024f0:	f000 fd50 	bl	8002f94 <__clzsi2>
 80024f4:	0001      	movs	r1, r0
 80024f6:	0002      	movs	r2, r0
 80024f8:	3115      	adds	r1, #21
 80024fa:	3220      	adds	r2, #32
 80024fc:	291c      	cmp	r1, #28
 80024fe:	dc00      	bgt.n	8002502 <__aeabi_dmul+0x45e>
 8002500:	e74b      	b.n	800239a <__aeabi_dmul+0x2f6>
 8002502:	0034      	movs	r4, r6
 8002504:	3808      	subs	r0, #8
 8002506:	2500      	movs	r5, #0
 8002508:	4084      	lsls	r4, r0
 800250a:	e750      	b.n	80023ae <__aeabi_dmul+0x30a>
 800250c:	f000 fd42 	bl	8002f94 <__clzsi2>
 8002510:	0003      	movs	r3, r0
 8002512:	001a      	movs	r2, r3
 8002514:	3215      	adds	r2, #21
 8002516:	3020      	adds	r0, #32
 8002518:	2a1c      	cmp	r2, #28
 800251a:	dc00      	bgt.n	800251e <__aeabi_dmul+0x47a>
 800251c:	e71e      	b.n	800235c <__aeabi_dmul+0x2b8>
 800251e:	4656      	mov	r6, sl
 8002520:	3b08      	subs	r3, #8
 8002522:	2200      	movs	r2, #0
 8002524:	409e      	lsls	r6, r3
 8002526:	e723      	b.n	8002370 <__aeabi_dmul+0x2cc>
 8002528:	9b00      	ldr	r3, [sp, #0]
 800252a:	469c      	mov	ip, r3
 800252c:	e6e6      	b.n	80022fc <__aeabi_dmul+0x258>
 800252e:	4912      	ldr	r1, [pc, #72]	; (8002578 <__aeabi_dmul+0x4d4>)
 8002530:	0022      	movs	r2, r4
 8002532:	4461      	add	r1, ip
 8002534:	002e      	movs	r6, r5
 8002536:	408d      	lsls	r5, r1
 8002538:	408a      	lsls	r2, r1
 800253a:	40c6      	lsrs	r6, r0
 800253c:	1e69      	subs	r1, r5, #1
 800253e:	418d      	sbcs	r5, r1
 8002540:	4332      	orrs	r2, r6
 8002542:	432a      	orrs	r2, r5
 8002544:	40c4      	lsrs	r4, r0
 8002546:	0753      	lsls	r3, r2, #29
 8002548:	d0b6      	beq.n	80024b8 <__aeabi_dmul+0x414>
 800254a:	210f      	movs	r1, #15
 800254c:	4011      	ands	r1, r2
 800254e:	2904      	cmp	r1, #4
 8002550:	d1ac      	bne.n	80024ac <__aeabi_dmul+0x408>
 8002552:	e7b1      	b.n	80024b8 <__aeabi_dmul+0x414>
 8002554:	0765      	lsls	r5, r4, #29
 8002556:	0264      	lsls	r4, r4, #9
 8002558:	0b24      	lsrs	r4, r4, #12
 800255a:	08d2      	lsrs	r2, r2, #3
 800255c:	4315      	orrs	r5, r2
 800255e:	2200      	movs	r2, #0
 8002560:	e601      	b.n	8002166 <__aeabi_dmul+0xc2>
 8002562:	2280      	movs	r2, #128	; 0x80
 8002564:	0312      	lsls	r2, r2, #12
 8002566:	4314      	orrs	r4, r2
 8002568:	0324      	lsls	r4, r4, #12
 800256a:	4a01      	ldr	r2, [pc, #4]	; (8002570 <__aeabi_dmul+0x4cc>)
 800256c:	0b24      	lsrs	r4, r4, #12
 800256e:	e5fa      	b.n	8002166 <__aeabi_dmul+0xc2>
 8002570:	000007ff 	.word	0x000007ff
 8002574:	0000043e 	.word	0x0000043e
 8002578:	0000041e 	.word	0x0000041e

0800257c <__aeabi_dsub>:
 800257c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800257e:	4657      	mov	r7, sl
 8002580:	464e      	mov	r6, r9
 8002582:	4645      	mov	r5, r8
 8002584:	46de      	mov	lr, fp
 8002586:	b5e0      	push	{r5, r6, r7, lr}
 8002588:	001e      	movs	r6, r3
 800258a:	0017      	movs	r7, r2
 800258c:	004a      	lsls	r2, r1, #1
 800258e:	030b      	lsls	r3, r1, #12
 8002590:	0d52      	lsrs	r2, r2, #21
 8002592:	0a5b      	lsrs	r3, r3, #9
 8002594:	4690      	mov	r8, r2
 8002596:	0f42      	lsrs	r2, r0, #29
 8002598:	431a      	orrs	r2, r3
 800259a:	0fcd      	lsrs	r5, r1, #31
 800259c:	4ccd      	ldr	r4, [pc, #820]	; (80028d4 <__aeabi_dsub+0x358>)
 800259e:	0331      	lsls	r1, r6, #12
 80025a0:	00c3      	lsls	r3, r0, #3
 80025a2:	4694      	mov	ip, r2
 80025a4:	0070      	lsls	r0, r6, #1
 80025a6:	0f7a      	lsrs	r2, r7, #29
 80025a8:	0a49      	lsrs	r1, r1, #9
 80025aa:	00ff      	lsls	r7, r7, #3
 80025ac:	469a      	mov	sl, r3
 80025ae:	46b9      	mov	r9, r7
 80025b0:	0d40      	lsrs	r0, r0, #21
 80025b2:	0ff6      	lsrs	r6, r6, #31
 80025b4:	4311      	orrs	r1, r2
 80025b6:	42a0      	cmp	r0, r4
 80025b8:	d100      	bne.n	80025bc <__aeabi_dsub+0x40>
 80025ba:	e0b1      	b.n	8002720 <__aeabi_dsub+0x1a4>
 80025bc:	2201      	movs	r2, #1
 80025be:	4056      	eors	r6, r2
 80025c0:	46b3      	mov	fp, r6
 80025c2:	42b5      	cmp	r5, r6
 80025c4:	d100      	bne.n	80025c8 <__aeabi_dsub+0x4c>
 80025c6:	e088      	b.n	80026da <__aeabi_dsub+0x15e>
 80025c8:	4642      	mov	r2, r8
 80025ca:	1a12      	subs	r2, r2, r0
 80025cc:	2a00      	cmp	r2, #0
 80025ce:	dc00      	bgt.n	80025d2 <__aeabi_dsub+0x56>
 80025d0:	e0ae      	b.n	8002730 <__aeabi_dsub+0x1b4>
 80025d2:	2800      	cmp	r0, #0
 80025d4:	d100      	bne.n	80025d8 <__aeabi_dsub+0x5c>
 80025d6:	e0c1      	b.n	800275c <__aeabi_dsub+0x1e0>
 80025d8:	48be      	ldr	r0, [pc, #760]	; (80028d4 <__aeabi_dsub+0x358>)
 80025da:	4580      	cmp	r8, r0
 80025dc:	d100      	bne.n	80025e0 <__aeabi_dsub+0x64>
 80025de:	e151      	b.n	8002884 <__aeabi_dsub+0x308>
 80025e0:	2080      	movs	r0, #128	; 0x80
 80025e2:	0400      	lsls	r0, r0, #16
 80025e4:	4301      	orrs	r1, r0
 80025e6:	2a38      	cmp	r2, #56	; 0x38
 80025e8:	dd00      	ble.n	80025ec <__aeabi_dsub+0x70>
 80025ea:	e17b      	b.n	80028e4 <__aeabi_dsub+0x368>
 80025ec:	2a1f      	cmp	r2, #31
 80025ee:	dd00      	ble.n	80025f2 <__aeabi_dsub+0x76>
 80025f0:	e1ee      	b.n	80029d0 <__aeabi_dsub+0x454>
 80025f2:	2020      	movs	r0, #32
 80025f4:	003e      	movs	r6, r7
 80025f6:	1a80      	subs	r0, r0, r2
 80025f8:	000c      	movs	r4, r1
 80025fa:	40d6      	lsrs	r6, r2
 80025fc:	40d1      	lsrs	r1, r2
 80025fe:	4087      	lsls	r7, r0
 8002600:	4662      	mov	r2, ip
 8002602:	4084      	lsls	r4, r0
 8002604:	1a52      	subs	r2, r2, r1
 8002606:	1e78      	subs	r0, r7, #1
 8002608:	4187      	sbcs	r7, r0
 800260a:	4694      	mov	ip, r2
 800260c:	4334      	orrs	r4, r6
 800260e:	4327      	orrs	r7, r4
 8002610:	1bdc      	subs	r4, r3, r7
 8002612:	42a3      	cmp	r3, r4
 8002614:	419b      	sbcs	r3, r3
 8002616:	4662      	mov	r2, ip
 8002618:	425b      	negs	r3, r3
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	4699      	mov	r9, r3
 800261e:	464b      	mov	r3, r9
 8002620:	021b      	lsls	r3, r3, #8
 8002622:	d400      	bmi.n	8002626 <__aeabi_dsub+0xaa>
 8002624:	e118      	b.n	8002858 <__aeabi_dsub+0x2dc>
 8002626:	464b      	mov	r3, r9
 8002628:	0258      	lsls	r0, r3, #9
 800262a:	0a43      	lsrs	r3, r0, #9
 800262c:	4699      	mov	r9, r3
 800262e:	464b      	mov	r3, r9
 8002630:	2b00      	cmp	r3, #0
 8002632:	d100      	bne.n	8002636 <__aeabi_dsub+0xba>
 8002634:	e137      	b.n	80028a6 <__aeabi_dsub+0x32a>
 8002636:	4648      	mov	r0, r9
 8002638:	f000 fcac 	bl	8002f94 <__clzsi2>
 800263c:	0001      	movs	r1, r0
 800263e:	3908      	subs	r1, #8
 8002640:	2320      	movs	r3, #32
 8002642:	0022      	movs	r2, r4
 8002644:	4648      	mov	r0, r9
 8002646:	1a5b      	subs	r3, r3, r1
 8002648:	40da      	lsrs	r2, r3
 800264a:	4088      	lsls	r0, r1
 800264c:	408c      	lsls	r4, r1
 800264e:	4643      	mov	r3, r8
 8002650:	4310      	orrs	r0, r2
 8002652:	4588      	cmp	r8, r1
 8002654:	dd00      	ble.n	8002658 <__aeabi_dsub+0xdc>
 8002656:	e136      	b.n	80028c6 <__aeabi_dsub+0x34a>
 8002658:	1ac9      	subs	r1, r1, r3
 800265a:	1c4b      	adds	r3, r1, #1
 800265c:	2b1f      	cmp	r3, #31
 800265e:	dd00      	ble.n	8002662 <__aeabi_dsub+0xe6>
 8002660:	e0ea      	b.n	8002838 <__aeabi_dsub+0x2bc>
 8002662:	2220      	movs	r2, #32
 8002664:	0026      	movs	r6, r4
 8002666:	1ad2      	subs	r2, r2, r3
 8002668:	0001      	movs	r1, r0
 800266a:	4094      	lsls	r4, r2
 800266c:	40de      	lsrs	r6, r3
 800266e:	40d8      	lsrs	r0, r3
 8002670:	2300      	movs	r3, #0
 8002672:	4091      	lsls	r1, r2
 8002674:	1e62      	subs	r2, r4, #1
 8002676:	4194      	sbcs	r4, r2
 8002678:	4681      	mov	r9, r0
 800267a:	4698      	mov	r8, r3
 800267c:	4331      	orrs	r1, r6
 800267e:	430c      	orrs	r4, r1
 8002680:	0763      	lsls	r3, r4, #29
 8002682:	d009      	beq.n	8002698 <__aeabi_dsub+0x11c>
 8002684:	230f      	movs	r3, #15
 8002686:	4023      	ands	r3, r4
 8002688:	2b04      	cmp	r3, #4
 800268a:	d005      	beq.n	8002698 <__aeabi_dsub+0x11c>
 800268c:	1d23      	adds	r3, r4, #4
 800268e:	42a3      	cmp	r3, r4
 8002690:	41a4      	sbcs	r4, r4
 8002692:	4264      	negs	r4, r4
 8002694:	44a1      	add	r9, r4
 8002696:	001c      	movs	r4, r3
 8002698:	464b      	mov	r3, r9
 800269a:	021b      	lsls	r3, r3, #8
 800269c:	d400      	bmi.n	80026a0 <__aeabi_dsub+0x124>
 800269e:	e0de      	b.n	800285e <__aeabi_dsub+0x2e2>
 80026a0:	4641      	mov	r1, r8
 80026a2:	4b8c      	ldr	r3, [pc, #560]	; (80028d4 <__aeabi_dsub+0x358>)
 80026a4:	3101      	adds	r1, #1
 80026a6:	4299      	cmp	r1, r3
 80026a8:	d100      	bne.n	80026ac <__aeabi_dsub+0x130>
 80026aa:	e0e7      	b.n	800287c <__aeabi_dsub+0x300>
 80026ac:	464b      	mov	r3, r9
 80026ae:	488a      	ldr	r0, [pc, #552]	; (80028d8 <__aeabi_dsub+0x35c>)
 80026b0:	08e4      	lsrs	r4, r4, #3
 80026b2:	4003      	ands	r3, r0
 80026b4:	0018      	movs	r0, r3
 80026b6:	0549      	lsls	r1, r1, #21
 80026b8:	075b      	lsls	r3, r3, #29
 80026ba:	0240      	lsls	r0, r0, #9
 80026bc:	4323      	orrs	r3, r4
 80026be:	0d4a      	lsrs	r2, r1, #21
 80026c0:	0b04      	lsrs	r4, r0, #12
 80026c2:	0512      	lsls	r2, r2, #20
 80026c4:	07ed      	lsls	r5, r5, #31
 80026c6:	4322      	orrs	r2, r4
 80026c8:	432a      	orrs	r2, r5
 80026ca:	0018      	movs	r0, r3
 80026cc:	0011      	movs	r1, r2
 80026ce:	bcf0      	pop	{r4, r5, r6, r7}
 80026d0:	46bb      	mov	fp, r7
 80026d2:	46b2      	mov	sl, r6
 80026d4:	46a9      	mov	r9, r5
 80026d6:	46a0      	mov	r8, r4
 80026d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026da:	4642      	mov	r2, r8
 80026dc:	1a12      	subs	r2, r2, r0
 80026de:	2a00      	cmp	r2, #0
 80026e0:	dd52      	ble.n	8002788 <__aeabi_dsub+0x20c>
 80026e2:	2800      	cmp	r0, #0
 80026e4:	d100      	bne.n	80026e8 <__aeabi_dsub+0x16c>
 80026e6:	e09c      	b.n	8002822 <__aeabi_dsub+0x2a6>
 80026e8:	45a0      	cmp	r8, r4
 80026ea:	d100      	bne.n	80026ee <__aeabi_dsub+0x172>
 80026ec:	e0ca      	b.n	8002884 <__aeabi_dsub+0x308>
 80026ee:	2080      	movs	r0, #128	; 0x80
 80026f0:	0400      	lsls	r0, r0, #16
 80026f2:	4301      	orrs	r1, r0
 80026f4:	2a38      	cmp	r2, #56	; 0x38
 80026f6:	dd00      	ble.n	80026fa <__aeabi_dsub+0x17e>
 80026f8:	e149      	b.n	800298e <__aeabi_dsub+0x412>
 80026fa:	2a1f      	cmp	r2, #31
 80026fc:	dc00      	bgt.n	8002700 <__aeabi_dsub+0x184>
 80026fe:	e197      	b.n	8002a30 <__aeabi_dsub+0x4b4>
 8002700:	0010      	movs	r0, r2
 8002702:	000e      	movs	r6, r1
 8002704:	3820      	subs	r0, #32
 8002706:	40c6      	lsrs	r6, r0
 8002708:	2a20      	cmp	r2, #32
 800270a:	d004      	beq.n	8002716 <__aeabi_dsub+0x19a>
 800270c:	2040      	movs	r0, #64	; 0x40
 800270e:	1a82      	subs	r2, r0, r2
 8002710:	4091      	lsls	r1, r2
 8002712:	430f      	orrs	r7, r1
 8002714:	46b9      	mov	r9, r7
 8002716:	464c      	mov	r4, r9
 8002718:	1e62      	subs	r2, r4, #1
 800271a:	4194      	sbcs	r4, r2
 800271c:	4334      	orrs	r4, r6
 800271e:	e13a      	b.n	8002996 <__aeabi_dsub+0x41a>
 8002720:	000a      	movs	r2, r1
 8002722:	433a      	orrs	r2, r7
 8002724:	d028      	beq.n	8002778 <__aeabi_dsub+0x1fc>
 8002726:	46b3      	mov	fp, r6
 8002728:	42b5      	cmp	r5, r6
 800272a:	d02b      	beq.n	8002784 <__aeabi_dsub+0x208>
 800272c:	4a6b      	ldr	r2, [pc, #428]	; (80028dc <__aeabi_dsub+0x360>)
 800272e:	4442      	add	r2, r8
 8002730:	2a00      	cmp	r2, #0
 8002732:	d05d      	beq.n	80027f0 <__aeabi_dsub+0x274>
 8002734:	4642      	mov	r2, r8
 8002736:	4644      	mov	r4, r8
 8002738:	1a82      	subs	r2, r0, r2
 800273a:	2c00      	cmp	r4, #0
 800273c:	d000      	beq.n	8002740 <__aeabi_dsub+0x1c4>
 800273e:	e0f5      	b.n	800292c <__aeabi_dsub+0x3b0>
 8002740:	4665      	mov	r5, ip
 8002742:	431d      	orrs	r5, r3
 8002744:	d100      	bne.n	8002748 <__aeabi_dsub+0x1cc>
 8002746:	e19c      	b.n	8002a82 <__aeabi_dsub+0x506>
 8002748:	1e55      	subs	r5, r2, #1
 800274a:	2a01      	cmp	r2, #1
 800274c:	d100      	bne.n	8002750 <__aeabi_dsub+0x1d4>
 800274e:	e1fb      	b.n	8002b48 <__aeabi_dsub+0x5cc>
 8002750:	4c60      	ldr	r4, [pc, #384]	; (80028d4 <__aeabi_dsub+0x358>)
 8002752:	42a2      	cmp	r2, r4
 8002754:	d100      	bne.n	8002758 <__aeabi_dsub+0x1dc>
 8002756:	e1bd      	b.n	8002ad4 <__aeabi_dsub+0x558>
 8002758:	002a      	movs	r2, r5
 800275a:	e0f0      	b.n	800293e <__aeabi_dsub+0x3c2>
 800275c:	0008      	movs	r0, r1
 800275e:	4338      	orrs	r0, r7
 8002760:	d100      	bne.n	8002764 <__aeabi_dsub+0x1e8>
 8002762:	e0c3      	b.n	80028ec <__aeabi_dsub+0x370>
 8002764:	1e50      	subs	r0, r2, #1
 8002766:	2a01      	cmp	r2, #1
 8002768:	d100      	bne.n	800276c <__aeabi_dsub+0x1f0>
 800276a:	e1a8      	b.n	8002abe <__aeabi_dsub+0x542>
 800276c:	4c59      	ldr	r4, [pc, #356]	; (80028d4 <__aeabi_dsub+0x358>)
 800276e:	42a2      	cmp	r2, r4
 8002770:	d100      	bne.n	8002774 <__aeabi_dsub+0x1f8>
 8002772:	e087      	b.n	8002884 <__aeabi_dsub+0x308>
 8002774:	0002      	movs	r2, r0
 8002776:	e736      	b.n	80025e6 <__aeabi_dsub+0x6a>
 8002778:	2201      	movs	r2, #1
 800277a:	4056      	eors	r6, r2
 800277c:	46b3      	mov	fp, r6
 800277e:	42b5      	cmp	r5, r6
 8002780:	d000      	beq.n	8002784 <__aeabi_dsub+0x208>
 8002782:	e721      	b.n	80025c8 <__aeabi_dsub+0x4c>
 8002784:	4a55      	ldr	r2, [pc, #340]	; (80028dc <__aeabi_dsub+0x360>)
 8002786:	4442      	add	r2, r8
 8002788:	2a00      	cmp	r2, #0
 800278a:	d100      	bne.n	800278e <__aeabi_dsub+0x212>
 800278c:	e0b5      	b.n	80028fa <__aeabi_dsub+0x37e>
 800278e:	4642      	mov	r2, r8
 8002790:	4644      	mov	r4, r8
 8002792:	1a82      	subs	r2, r0, r2
 8002794:	2c00      	cmp	r4, #0
 8002796:	d100      	bne.n	800279a <__aeabi_dsub+0x21e>
 8002798:	e138      	b.n	8002a0c <__aeabi_dsub+0x490>
 800279a:	4e4e      	ldr	r6, [pc, #312]	; (80028d4 <__aeabi_dsub+0x358>)
 800279c:	42b0      	cmp	r0, r6
 800279e:	d100      	bne.n	80027a2 <__aeabi_dsub+0x226>
 80027a0:	e1de      	b.n	8002b60 <__aeabi_dsub+0x5e4>
 80027a2:	2680      	movs	r6, #128	; 0x80
 80027a4:	4664      	mov	r4, ip
 80027a6:	0436      	lsls	r6, r6, #16
 80027a8:	4334      	orrs	r4, r6
 80027aa:	46a4      	mov	ip, r4
 80027ac:	2a38      	cmp	r2, #56	; 0x38
 80027ae:	dd00      	ble.n	80027b2 <__aeabi_dsub+0x236>
 80027b0:	e196      	b.n	8002ae0 <__aeabi_dsub+0x564>
 80027b2:	2a1f      	cmp	r2, #31
 80027b4:	dd00      	ble.n	80027b8 <__aeabi_dsub+0x23c>
 80027b6:	e224      	b.n	8002c02 <__aeabi_dsub+0x686>
 80027b8:	2620      	movs	r6, #32
 80027ba:	1ab4      	subs	r4, r6, r2
 80027bc:	46a2      	mov	sl, r4
 80027be:	4664      	mov	r4, ip
 80027c0:	4656      	mov	r6, sl
 80027c2:	40b4      	lsls	r4, r6
 80027c4:	46a1      	mov	r9, r4
 80027c6:	001c      	movs	r4, r3
 80027c8:	464e      	mov	r6, r9
 80027ca:	40d4      	lsrs	r4, r2
 80027cc:	4326      	orrs	r6, r4
 80027ce:	0034      	movs	r4, r6
 80027d0:	4656      	mov	r6, sl
 80027d2:	40b3      	lsls	r3, r6
 80027d4:	1e5e      	subs	r6, r3, #1
 80027d6:	41b3      	sbcs	r3, r6
 80027d8:	431c      	orrs	r4, r3
 80027da:	4663      	mov	r3, ip
 80027dc:	40d3      	lsrs	r3, r2
 80027de:	18c9      	adds	r1, r1, r3
 80027e0:	19e4      	adds	r4, r4, r7
 80027e2:	42bc      	cmp	r4, r7
 80027e4:	41bf      	sbcs	r7, r7
 80027e6:	427f      	negs	r7, r7
 80027e8:	46b9      	mov	r9, r7
 80027ea:	4680      	mov	r8, r0
 80027ec:	4489      	add	r9, r1
 80027ee:	e0d8      	b.n	80029a2 <__aeabi_dsub+0x426>
 80027f0:	4640      	mov	r0, r8
 80027f2:	4c3b      	ldr	r4, [pc, #236]	; (80028e0 <__aeabi_dsub+0x364>)
 80027f4:	3001      	adds	r0, #1
 80027f6:	4220      	tst	r0, r4
 80027f8:	d000      	beq.n	80027fc <__aeabi_dsub+0x280>
 80027fa:	e0b4      	b.n	8002966 <__aeabi_dsub+0x3ea>
 80027fc:	4640      	mov	r0, r8
 80027fe:	2800      	cmp	r0, #0
 8002800:	d000      	beq.n	8002804 <__aeabi_dsub+0x288>
 8002802:	e144      	b.n	8002a8e <__aeabi_dsub+0x512>
 8002804:	4660      	mov	r0, ip
 8002806:	4318      	orrs	r0, r3
 8002808:	d100      	bne.n	800280c <__aeabi_dsub+0x290>
 800280a:	e190      	b.n	8002b2e <__aeabi_dsub+0x5b2>
 800280c:	0008      	movs	r0, r1
 800280e:	4338      	orrs	r0, r7
 8002810:	d000      	beq.n	8002814 <__aeabi_dsub+0x298>
 8002812:	e1aa      	b.n	8002b6a <__aeabi_dsub+0x5ee>
 8002814:	4661      	mov	r1, ip
 8002816:	08db      	lsrs	r3, r3, #3
 8002818:	0749      	lsls	r1, r1, #29
 800281a:	430b      	orrs	r3, r1
 800281c:	4661      	mov	r1, ip
 800281e:	08cc      	lsrs	r4, r1, #3
 8002820:	e027      	b.n	8002872 <__aeabi_dsub+0x2f6>
 8002822:	0008      	movs	r0, r1
 8002824:	4338      	orrs	r0, r7
 8002826:	d061      	beq.n	80028ec <__aeabi_dsub+0x370>
 8002828:	1e50      	subs	r0, r2, #1
 800282a:	2a01      	cmp	r2, #1
 800282c:	d100      	bne.n	8002830 <__aeabi_dsub+0x2b4>
 800282e:	e139      	b.n	8002aa4 <__aeabi_dsub+0x528>
 8002830:	42a2      	cmp	r2, r4
 8002832:	d027      	beq.n	8002884 <__aeabi_dsub+0x308>
 8002834:	0002      	movs	r2, r0
 8002836:	e75d      	b.n	80026f4 <__aeabi_dsub+0x178>
 8002838:	0002      	movs	r2, r0
 800283a:	391f      	subs	r1, #31
 800283c:	40ca      	lsrs	r2, r1
 800283e:	0011      	movs	r1, r2
 8002840:	2b20      	cmp	r3, #32
 8002842:	d003      	beq.n	800284c <__aeabi_dsub+0x2d0>
 8002844:	2240      	movs	r2, #64	; 0x40
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	4098      	lsls	r0, r3
 800284a:	4304      	orrs	r4, r0
 800284c:	1e63      	subs	r3, r4, #1
 800284e:	419c      	sbcs	r4, r3
 8002850:	2300      	movs	r3, #0
 8002852:	4699      	mov	r9, r3
 8002854:	4698      	mov	r8, r3
 8002856:	430c      	orrs	r4, r1
 8002858:	0763      	lsls	r3, r4, #29
 800285a:	d000      	beq.n	800285e <__aeabi_dsub+0x2e2>
 800285c:	e712      	b.n	8002684 <__aeabi_dsub+0x108>
 800285e:	464b      	mov	r3, r9
 8002860:	464a      	mov	r2, r9
 8002862:	08e4      	lsrs	r4, r4, #3
 8002864:	075b      	lsls	r3, r3, #29
 8002866:	4323      	orrs	r3, r4
 8002868:	08d4      	lsrs	r4, r2, #3
 800286a:	4642      	mov	r2, r8
 800286c:	4919      	ldr	r1, [pc, #100]	; (80028d4 <__aeabi_dsub+0x358>)
 800286e:	428a      	cmp	r2, r1
 8002870:	d00e      	beq.n	8002890 <__aeabi_dsub+0x314>
 8002872:	0324      	lsls	r4, r4, #12
 8002874:	0552      	lsls	r2, r2, #21
 8002876:	0b24      	lsrs	r4, r4, #12
 8002878:	0d52      	lsrs	r2, r2, #21
 800287a:	e722      	b.n	80026c2 <__aeabi_dsub+0x146>
 800287c:	000a      	movs	r2, r1
 800287e:	2400      	movs	r4, #0
 8002880:	2300      	movs	r3, #0
 8002882:	e71e      	b.n	80026c2 <__aeabi_dsub+0x146>
 8002884:	08db      	lsrs	r3, r3, #3
 8002886:	4662      	mov	r2, ip
 8002888:	0752      	lsls	r2, r2, #29
 800288a:	4313      	orrs	r3, r2
 800288c:	4662      	mov	r2, ip
 800288e:	08d4      	lsrs	r4, r2, #3
 8002890:	001a      	movs	r2, r3
 8002892:	4322      	orrs	r2, r4
 8002894:	d100      	bne.n	8002898 <__aeabi_dsub+0x31c>
 8002896:	e1fc      	b.n	8002c92 <__aeabi_dsub+0x716>
 8002898:	2280      	movs	r2, #128	; 0x80
 800289a:	0312      	lsls	r2, r2, #12
 800289c:	4314      	orrs	r4, r2
 800289e:	0324      	lsls	r4, r4, #12
 80028a0:	4a0c      	ldr	r2, [pc, #48]	; (80028d4 <__aeabi_dsub+0x358>)
 80028a2:	0b24      	lsrs	r4, r4, #12
 80028a4:	e70d      	b.n	80026c2 <__aeabi_dsub+0x146>
 80028a6:	0020      	movs	r0, r4
 80028a8:	f000 fb74 	bl	8002f94 <__clzsi2>
 80028ac:	0001      	movs	r1, r0
 80028ae:	3118      	adds	r1, #24
 80028b0:	291f      	cmp	r1, #31
 80028b2:	dc00      	bgt.n	80028b6 <__aeabi_dsub+0x33a>
 80028b4:	e6c4      	b.n	8002640 <__aeabi_dsub+0xc4>
 80028b6:	3808      	subs	r0, #8
 80028b8:	4084      	lsls	r4, r0
 80028ba:	4643      	mov	r3, r8
 80028bc:	0020      	movs	r0, r4
 80028be:	2400      	movs	r4, #0
 80028c0:	4588      	cmp	r8, r1
 80028c2:	dc00      	bgt.n	80028c6 <__aeabi_dsub+0x34a>
 80028c4:	e6c8      	b.n	8002658 <__aeabi_dsub+0xdc>
 80028c6:	4a04      	ldr	r2, [pc, #16]	; (80028d8 <__aeabi_dsub+0x35c>)
 80028c8:	1a5b      	subs	r3, r3, r1
 80028ca:	4010      	ands	r0, r2
 80028cc:	4698      	mov	r8, r3
 80028ce:	4681      	mov	r9, r0
 80028d0:	e6d6      	b.n	8002680 <__aeabi_dsub+0x104>
 80028d2:	46c0      	nop			; (mov r8, r8)
 80028d4:	000007ff 	.word	0x000007ff
 80028d8:	ff7fffff 	.word	0xff7fffff
 80028dc:	fffff801 	.word	0xfffff801
 80028e0:	000007fe 	.word	0x000007fe
 80028e4:	430f      	orrs	r7, r1
 80028e6:	1e7a      	subs	r2, r7, #1
 80028e8:	4197      	sbcs	r7, r2
 80028ea:	e691      	b.n	8002610 <__aeabi_dsub+0x94>
 80028ec:	4661      	mov	r1, ip
 80028ee:	08db      	lsrs	r3, r3, #3
 80028f0:	0749      	lsls	r1, r1, #29
 80028f2:	430b      	orrs	r3, r1
 80028f4:	4661      	mov	r1, ip
 80028f6:	08cc      	lsrs	r4, r1, #3
 80028f8:	e7b8      	b.n	800286c <__aeabi_dsub+0x2f0>
 80028fa:	4640      	mov	r0, r8
 80028fc:	4cd3      	ldr	r4, [pc, #844]	; (8002c4c <__aeabi_dsub+0x6d0>)
 80028fe:	3001      	adds	r0, #1
 8002900:	4220      	tst	r0, r4
 8002902:	d000      	beq.n	8002906 <__aeabi_dsub+0x38a>
 8002904:	e0a2      	b.n	8002a4c <__aeabi_dsub+0x4d0>
 8002906:	4640      	mov	r0, r8
 8002908:	2800      	cmp	r0, #0
 800290a:	d000      	beq.n	800290e <__aeabi_dsub+0x392>
 800290c:	e101      	b.n	8002b12 <__aeabi_dsub+0x596>
 800290e:	4660      	mov	r0, ip
 8002910:	4318      	orrs	r0, r3
 8002912:	d100      	bne.n	8002916 <__aeabi_dsub+0x39a>
 8002914:	e15e      	b.n	8002bd4 <__aeabi_dsub+0x658>
 8002916:	0008      	movs	r0, r1
 8002918:	4338      	orrs	r0, r7
 800291a:	d000      	beq.n	800291e <__aeabi_dsub+0x3a2>
 800291c:	e15f      	b.n	8002bde <__aeabi_dsub+0x662>
 800291e:	4661      	mov	r1, ip
 8002920:	08db      	lsrs	r3, r3, #3
 8002922:	0749      	lsls	r1, r1, #29
 8002924:	430b      	orrs	r3, r1
 8002926:	4661      	mov	r1, ip
 8002928:	08cc      	lsrs	r4, r1, #3
 800292a:	e7a2      	b.n	8002872 <__aeabi_dsub+0x2f6>
 800292c:	4dc8      	ldr	r5, [pc, #800]	; (8002c50 <__aeabi_dsub+0x6d4>)
 800292e:	42a8      	cmp	r0, r5
 8002930:	d100      	bne.n	8002934 <__aeabi_dsub+0x3b8>
 8002932:	e0cf      	b.n	8002ad4 <__aeabi_dsub+0x558>
 8002934:	2580      	movs	r5, #128	; 0x80
 8002936:	4664      	mov	r4, ip
 8002938:	042d      	lsls	r5, r5, #16
 800293a:	432c      	orrs	r4, r5
 800293c:	46a4      	mov	ip, r4
 800293e:	2a38      	cmp	r2, #56	; 0x38
 8002940:	dc56      	bgt.n	80029f0 <__aeabi_dsub+0x474>
 8002942:	2a1f      	cmp	r2, #31
 8002944:	dd00      	ble.n	8002948 <__aeabi_dsub+0x3cc>
 8002946:	e0d1      	b.n	8002aec <__aeabi_dsub+0x570>
 8002948:	2520      	movs	r5, #32
 800294a:	001e      	movs	r6, r3
 800294c:	1aad      	subs	r5, r5, r2
 800294e:	4664      	mov	r4, ip
 8002950:	40ab      	lsls	r3, r5
 8002952:	40ac      	lsls	r4, r5
 8002954:	40d6      	lsrs	r6, r2
 8002956:	1e5d      	subs	r5, r3, #1
 8002958:	41ab      	sbcs	r3, r5
 800295a:	4334      	orrs	r4, r6
 800295c:	4323      	orrs	r3, r4
 800295e:	4664      	mov	r4, ip
 8002960:	40d4      	lsrs	r4, r2
 8002962:	1b09      	subs	r1, r1, r4
 8002964:	e049      	b.n	80029fa <__aeabi_dsub+0x47e>
 8002966:	4660      	mov	r0, ip
 8002968:	1bdc      	subs	r4, r3, r7
 800296a:	1a46      	subs	r6, r0, r1
 800296c:	42a3      	cmp	r3, r4
 800296e:	4180      	sbcs	r0, r0
 8002970:	4240      	negs	r0, r0
 8002972:	4681      	mov	r9, r0
 8002974:	0030      	movs	r0, r6
 8002976:	464e      	mov	r6, r9
 8002978:	1b80      	subs	r0, r0, r6
 800297a:	4681      	mov	r9, r0
 800297c:	0200      	lsls	r0, r0, #8
 800297e:	d476      	bmi.n	8002a6e <__aeabi_dsub+0x4f2>
 8002980:	464b      	mov	r3, r9
 8002982:	4323      	orrs	r3, r4
 8002984:	d000      	beq.n	8002988 <__aeabi_dsub+0x40c>
 8002986:	e652      	b.n	800262e <__aeabi_dsub+0xb2>
 8002988:	2400      	movs	r4, #0
 800298a:	2500      	movs	r5, #0
 800298c:	e771      	b.n	8002872 <__aeabi_dsub+0x2f6>
 800298e:	4339      	orrs	r1, r7
 8002990:	000c      	movs	r4, r1
 8002992:	1e62      	subs	r2, r4, #1
 8002994:	4194      	sbcs	r4, r2
 8002996:	18e4      	adds	r4, r4, r3
 8002998:	429c      	cmp	r4, r3
 800299a:	419b      	sbcs	r3, r3
 800299c:	425b      	negs	r3, r3
 800299e:	4463      	add	r3, ip
 80029a0:	4699      	mov	r9, r3
 80029a2:	464b      	mov	r3, r9
 80029a4:	021b      	lsls	r3, r3, #8
 80029a6:	d400      	bmi.n	80029aa <__aeabi_dsub+0x42e>
 80029a8:	e756      	b.n	8002858 <__aeabi_dsub+0x2dc>
 80029aa:	2301      	movs	r3, #1
 80029ac:	469c      	mov	ip, r3
 80029ae:	4ba8      	ldr	r3, [pc, #672]	; (8002c50 <__aeabi_dsub+0x6d4>)
 80029b0:	44e0      	add	r8, ip
 80029b2:	4598      	cmp	r8, r3
 80029b4:	d038      	beq.n	8002a28 <__aeabi_dsub+0x4ac>
 80029b6:	464b      	mov	r3, r9
 80029b8:	48a6      	ldr	r0, [pc, #664]	; (8002c54 <__aeabi_dsub+0x6d8>)
 80029ba:	2201      	movs	r2, #1
 80029bc:	4003      	ands	r3, r0
 80029be:	0018      	movs	r0, r3
 80029c0:	0863      	lsrs	r3, r4, #1
 80029c2:	4014      	ands	r4, r2
 80029c4:	431c      	orrs	r4, r3
 80029c6:	07c3      	lsls	r3, r0, #31
 80029c8:	431c      	orrs	r4, r3
 80029ca:	0843      	lsrs	r3, r0, #1
 80029cc:	4699      	mov	r9, r3
 80029ce:	e657      	b.n	8002680 <__aeabi_dsub+0x104>
 80029d0:	0010      	movs	r0, r2
 80029d2:	000e      	movs	r6, r1
 80029d4:	3820      	subs	r0, #32
 80029d6:	40c6      	lsrs	r6, r0
 80029d8:	2a20      	cmp	r2, #32
 80029da:	d004      	beq.n	80029e6 <__aeabi_dsub+0x46a>
 80029dc:	2040      	movs	r0, #64	; 0x40
 80029de:	1a82      	subs	r2, r0, r2
 80029e0:	4091      	lsls	r1, r2
 80029e2:	430f      	orrs	r7, r1
 80029e4:	46b9      	mov	r9, r7
 80029e6:	464f      	mov	r7, r9
 80029e8:	1e7a      	subs	r2, r7, #1
 80029ea:	4197      	sbcs	r7, r2
 80029ec:	4337      	orrs	r7, r6
 80029ee:	e60f      	b.n	8002610 <__aeabi_dsub+0x94>
 80029f0:	4662      	mov	r2, ip
 80029f2:	431a      	orrs	r2, r3
 80029f4:	0013      	movs	r3, r2
 80029f6:	1e5a      	subs	r2, r3, #1
 80029f8:	4193      	sbcs	r3, r2
 80029fa:	1afc      	subs	r4, r7, r3
 80029fc:	42a7      	cmp	r7, r4
 80029fe:	41bf      	sbcs	r7, r7
 8002a00:	427f      	negs	r7, r7
 8002a02:	1bcb      	subs	r3, r1, r7
 8002a04:	4699      	mov	r9, r3
 8002a06:	465d      	mov	r5, fp
 8002a08:	4680      	mov	r8, r0
 8002a0a:	e608      	b.n	800261e <__aeabi_dsub+0xa2>
 8002a0c:	4666      	mov	r6, ip
 8002a0e:	431e      	orrs	r6, r3
 8002a10:	d100      	bne.n	8002a14 <__aeabi_dsub+0x498>
 8002a12:	e0be      	b.n	8002b92 <__aeabi_dsub+0x616>
 8002a14:	1e56      	subs	r6, r2, #1
 8002a16:	2a01      	cmp	r2, #1
 8002a18:	d100      	bne.n	8002a1c <__aeabi_dsub+0x4a0>
 8002a1a:	e109      	b.n	8002c30 <__aeabi_dsub+0x6b4>
 8002a1c:	4c8c      	ldr	r4, [pc, #560]	; (8002c50 <__aeabi_dsub+0x6d4>)
 8002a1e:	42a2      	cmp	r2, r4
 8002a20:	d100      	bne.n	8002a24 <__aeabi_dsub+0x4a8>
 8002a22:	e119      	b.n	8002c58 <__aeabi_dsub+0x6dc>
 8002a24:	0032      	movs	r2, r6
 8002a26:	e6c1      	b.n	80027ac <__aeabi_dsub+0x230>
 8002a28:	4642      	mov	r2, r8
 8002a2a:	2400      	movs	r4, #0
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	e648      	b.n	80026c2 <__aeabi_dsub+0x146>
 8002a30:	2020      	movs	r0, #32
 8002a32:	000c      	movs	r4, r1
 8002a34:	1a80      	subs	r0, r0, r2
 8002a36:	003e      	movs	r6, r7
 8002a38:	4087      	lsls	r7, r0
 8002a3a:	4084      	lsls	r4, r0
 8002a3c:	40d6      	lsrs	r6, r2
 8002a3e:	1e78      	subs	r0, r7, #1
 8002a40:	4187      	sbcs	r7, r0
 8002a42:	40d1      	lsrs	r1, r2
 8002a44:	4334      	orrs	r4, r6
 8002a46:	433c      	orrs	r4, r7
 8002a48:	448c      	add	ip, r1
 8002a4a:	e7a4      	b.n	8002996 <__aeabi_dsub+0x41a>
 8002a4c:	4a80      	ldr	r2, [pc, #512]	; (8002c50 <__aeabi_dsub+0x6d4>)
 8002a4e:	4290      	cmp	r0, r2
 8002a50:	d100      	bne.n	8002a54 <__aeabi_dsub+0x4d8>
 8002a52:	e0e9      	b.n	8002c28 <__aeabi_dsub+0x6ac>
 8002a54:	19df      	adds	r7, r3, r7
 8002a56:	429f      	cmp	r7, r3
 8002a58:	419b      	sbcs	r3, r3
 8002a5a:	4461      	add	r1, ip
 8002a5c:	425b      	negs	r3, r3
 8002a5e:	18c9      	adds	r1, r1, r3
 8002a60:	07cc      	lsls	r4, r1, #31
 8002a62:	087f      	lsrs	r7, r7, #1
 8002a64:	084b      	lsrs	r3, r1, #1
 8002a66:	4699      	mov	r9, r3
 8002a68:	4680      	mov	r8, r0
 8002a6a:	433c      	orrs	r4, r7
 8002a6c:	e6f4      	b.n	8002858 <__aeabi_dsub+0x2dc>
 8002a6e:	1afc      	subs	r4, r7, r3
 8002a70:	42a7      	cmp	r7, r4
 8002a72:	41bf      	sbcs	r7, r7
 8002a74:	4663      	mov	r3, ip
 8002a76:	427f      	negs	r7, r7
 8002a78:	1ac9      	subs	r1, r1, r3
 8002a7a:	1bcb      	subs	r3, r1, r7
 8002a7c:	4699      	mov	r9, r3
 8002a7e:	465d      	mov	r5, fp
 8002a80:	e5d5      	b.n	800262e <__aeabi_dsub+0xb2>
 8002a82:	08ff      	lsrs	r7, r7, #3
 8002a84:	074b      	lsls	r3, r1, #29
 8002a86:	465d      	mov	r5, fp
 8002a88:	433b      	orrs	r3, r7
 8002a8a:	08cc      	lsrs	r4, r1, #3
 8002a8c:	e6ee      	b.n	800286c <__aeabi_dsub+0x2f0>
 8002a8e:	4662      	mov	r2, ip
 8002a90:	431a      	orrs	r2, r3
 8002a92:	d000      	beq.n	8002a96 <__aeabi_dsub+0x51a>
 8002a94:	e082      	b.n	8002b9c <__aeabi_dsub+0x620>
 8002a96:	000b      	movs	r3, r1
 8002a98:	433b      	orrs	r3, r7
 8002a9a:	d11b      	bne.n	8002ad4 <__aeabi_dsub+0x558>
 8002a9c:	2480      	movs	r4, #128	; 0x80
 8002a9e:	2500      	movs	r5, #0
 8002aa0:	0324      	lsls	r4, r4, #12
 8002aa2:	e6f9      	b.n	8002898 <__aeabi_dsub+0x31c>
 8002aa4:	19dc      	adds	r4, r3, r7
 8002aa6:	429c      	cmp	r4, r3
 8002aa8:	419b      	sbcs	r3, r3
 8002aaa:	4461      	add	r1, ip
 8002aac:	4689      	mov	r9, r1
 8002aae:	425b      	negs	r3, r3
 8002ab0:	4499      	add	r9, r3
 8002ab2:	464b      	mov	r3, r9
 8002ab4:	021b      	lsls	r3, r3, #8
 8002ab6:	d444      	bmi.n	8002b42 <__aeabi_dsub+0x5c6>
 8002ab8:	2301      	movs	r3, #1
 8002aba:	4698      	mov	r8, r3
 8002abc:	e6cc      	b.n	8002858 <__aeabi_dsub+0x2dc>
 8002abe:	1bdc      	subs	r4, r3, r7
 8002ac0:	4662      	mov	r2, ip
 8002ac2:	42a3      	cmp	r3, r4
 8002ac4:	419b      	sbcs	r3, r3
 8002ac6:	1a51      	subs	r1, r2, r1
 8002ac8:	425b      	negs	r3, r3
 8002aca:	1acb      	subs	r3, r1, r3
 8002acc:	4699      	mov	r9, r3
 8002ace:	2301      	movs	r3, #1
 8002ad0:	4698      	mov	r8, r3
 8002ad2:	e5a4      	b.n	800261e <__aeabi_dsub+0xa2>
 8002ad4:	08ff      	lsrs	r7, r7, #3
 8002ad6:	074b      	lsls	r3, r1, #29
 8002ad8:	465d      	mov	r5, fp
 8002ada:	433b      	orrs	r3, r7
 8002adc:	08cc      	lsrs	r4, r1, #3
 8002ade:	e6d7      	b.n	8002890 <__aeabi_dsub+0x314>
 8002ae0:	4662      	mov	r2, ip
 8002ae2:	431a      	orrs	r2, r3
 8002ae4:	0014      	movs	r4, r2
 8002ae6:	1e63      	subs	r3, r4, #1
 8002ae8:	419c      	sbcs	r4, r3
 8002aea:	e679      	b.n	80027e0 <__aeabi_dsub+0x264>
 8002aec:	0015      	movs	r5, r2
 8002aee:	4664      	mov	r4, ip
 8002af0:	3d20      	subs	r5, #32
 8002af2:	40ec      	lsrs	r4, r5
 8002af4:	46a0      	mov	r8, r4
 8002af6:	2a20      	cmp	r2, #32
 8002af8:	d005      	beq.n	8002b06 <__aeabi_dsub+0x58a>
 8002afa:	2540      	movs	r5, #64	; 0x40
 8002afc:	4664      	mov	r4, ip
 8002afe:	1aaa      	subs	r2, r5, r2
 8002b00:	4094      	lsls	r4, r2
 8002b02:	4323      	orrs	r3, r4
 8002b04:	469a      	mov	sl, r3
 8002b06:	4654      	mov	r4, sl
 8002b08:	1e63      	subs	r3, r4, #1
 8002b0a:	419c      	sbcs	r4, r3
 8002b0c:	4643      	mov	r3, r8
 8002b0e:	4323      	orrs	r3, r4
 8002b10:	e773      	b.n	80029fa <__aeabi_dsub+0x47e>
 8002b12:	4662      	mov	r2, ip
 8002b14:	431a      	orrs	r2, r3
 8002b16:	d023      	beq.n	8002b60 <__aeabi_dsub+0x5e4>
 8002b18:	000a      	movs	r2, r1
 8002b1a:	433a      	orrs	r2, r7
 8002b1c:	d000      	beq.n	8002b20 <__aeabi_dsub+0x5a4>
 8002b1e:	e0a0      	b.n	8002c62 <__aeabi_dsub+0x6e6>
 8002b20:	4662      	mov	r2, ip
 8002b22:	08db      	lsrs	r3, r3, #3
 8002b24:	0752      	lsls	r2, r2, #29
 8002b26:	4313      	orrs	r3, r2
 8002b28:	4662      	mov	r2, ip
 8002b2a:	08d4      	lsrs	r4, r2, #3
 8002b2c:	e6b0      	b.n	8002890 <__aeabi_dsub+0x314>
 8002b2e:	000b      	movs	r3, r1
 8002b30:	433b      	orrs	r3, r7
 8002b32:	d100      	bne.n	8002b36 <__aeabi_dsub+0x5ba>
 8002b34:	e728      	b.n	8002988 <__aeabi_dsub+0x40c>
 8002b36:	08ff      	lsrs	r7, r7, #3
 8002b38:	074b      	lsls	r3, r1, #29
 8002b3a:	465d      	mov	r5, fp
 8002b3c:	433b      	orrs	r3, r7
 8002b3e:	08cc      	lsrs	r4, r1, #3
 8002b40:	e697      	b.n	8002872 <__aeabi_dsub+0x2f6>
 8002b42:	2302      	movs	r3, #2
 8002b44:	4698      	mov	r8, r3
 8002b46:	e736      	b.n	80029b6 <__aeabi_dsub+0x43a>
 8002b48:	1afc      	subs	r4, r7, r3
 8002b4a:	42a7      	cmp	r7, r4
 8002b4c:	41bf      	sbcs	r7, r7
 8002b4e:	4663      	mov	r3, ip
 8002b50:	427f      	negs	r7, r7
 8002b52:	1ac9      	subs	r1, r1, r3
 8002b54:	1bcb      	subs	r3, r1, r7
 8002b56:	4699      	mov	r9, r3
 8002b58:	2301      	movs	r3, #1
 8002b5a:	465d      	mov	r5, fp
 8002b5c:	4698      	mov	r8, r3
 8002b5e:	e55e      	b.n	800261e <__aeabi_dsub+0xa2>
 8002b60:	074b      	lsls	r3, r1, #29
 8002b62:	08ff      	lsrs	r7, r7, #3
 8002b64:	433b      	orrs	r3, r7
 8002b66:	08cc      	lsrs	r4, r1, #3
 8002b68:	e692      	b.n	8002890 <__aeabi_dsub+0x314>
 8002b6a:	1bdc      	subs	r4, r3, r7
 8002b6c:	4660      	mov	r0, ip
 8002b6e:	42a3      	cmp	r3, r4
 8002b70:	41b6      	sbcs	r6, r6
 8002b72:	1a40      	subs	r0, r0, r1
 8002b74:	4276      	negs	r6, r6
 8002b76:	1b80      	subs	r0, r0, r6
 8002b78:	4681      	mov	r9, r0
 8002b7a:	0200      	lsls	r0, r0, #8
 8002b7c:	d560      	bpl.n	8002c40 <__aeabi_dsub+0x6c4>
 8002b7e:	1afc      	subs	r4, r7, r3
 8002b80:	42a7      	cmp	r7, r4
 8002b82:	41bf      	sbcs	r7, r7
 8002b84:	4663      	mov	r3, ip
 8002b86:	427f      	negs	r7, r7
 8002b88:	1ac9      	subs	r1, r1, r3
 8002b8a:	1bcb      	subs	r3, r1, r7
 8002b8c:	4699      	mov	r9, r3
 8002b8e:	465d      	mov	r5, fp
 8002b90:	e576      	b.n	8002680 <__aeabi_dsub+0x104>
 8002b92:	08ff      	lsrs	r7, r7, #3
 8002b94:	074b      	lsls	r3, r1, #29
 8002b96:	433b      	orrs	r3, r7
 8002b98:	08cc      	lsrs	r4, r1, #3
 8002b9a:	e667      	b.n	800286c <__aeabi_dsub+0x2f0>
 8002b9c:	000a      	movs	r2, r1
 8002b9e:	08db      	lsrs	r3, r3, #3
 8002ba0:	433a      	orrs	r2, r7
 8002ba2:	d100      	bne.n	8002ba6 <__aeabi_dsub+0x62a>
 8002ba4:	e66f      	b.n	8002886 <__aeabi_dsub+0x30a>
 8002ba6:	4662      	mov	r2, ip
 8002ba8:	0752      	lsls	r2, r2, #29
 8002baa:	4313      	orrs	r3, r2
 8002bac:	4662      	mov	r2, ip
 8002bae:	08d4      	lsrs	r4, r2, #3
 8002bb0:	2280      	movs	r2, #128	; 0x80
 8002bb2:	0312      	lsls	r2, r2, #12
 8002bb4:	4214      	tst	r4, r2
 8002bb6:	d007      	beq.n	8002bc8 <__aeabi_dsub+0x64c>
 8002bb8:	08c8      	lsrs	r0, r1, #3
 8002bba:	4210      	tst	r0, r2
 8002bbc:	d104      	bne.n	8002bc8 <__aeabi_dsub+0x64c>
 8002bbe:	465d      	mov	r5, fp
 8002bc0:	0004      	movs	r4, r0
 8002bc2:	08fb      	lsrs	r3, r7, #3
 8002bc4:	0749      	lsls	r1, r1, #29
 8002bc6:	430b      	orrs	r3, r1
 8002bc8:	0f5a      	lsrs	r2, r3, #29
 8002bca:	00db      	lsls	r3, r3, #3
 8002bcc:	08db      	lsrs	r3, r3, #3
 8002bce:	0752      	lsls	r2, r2, #29
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	e65d      	b.n	8002890 <__aeabi_dsub+0x314>
 8002bd4:	074b      	lsls	r3, r1, #29
 8002bd6:	08ff      	lsrs	r7, r7, #3
 8002bd8:	433b      	orrs	r3, r7
 8002bda:	08cc      	lsrs	r4, r1, #3
 8002bdc:	e649      	b.n	8002872 <__aeabi_dsub+0x2f6>
 8002bde:	19dc      	adds	r4, r3, r7
 8002be0:	429c      	cmp	r4, r3
 8002be2:	419b      	sbcs	r3, r3
 8002be4:	4461      	add	r1, ip
 8002be6:	4689      	mov	r9, r1
 8002be8:	425b      	negs	r3, r3
 8002bea:	4499      	add	r9, r3
 8002bec:	464b      	mov	r3, r9
 8002bee:	021b      	lsls	r3, r3, #8
 8002bf0:	d400      	bmi.n	8002bf4 <__aeabi_dsub+0x678>
 8002bf2:	e631      	b.n	8002858 <__aeabi_dsub+0x2dc>
 8002bf4:	464a      	mov	r2, r9
 8002bf6:	4b17      	ldr	r3, [pc, #92]	; (8002c54 <__aeabi_dsub+0x6d8>)
 8002bf8:	401a      	ands	r2, r3
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	4691      	mov	r9, r2
 8002bfe:	4698      	mov	r8, r3
 8002c00:	e62a      	b.n	8002858 <__aeabi_dsub+0x2dc>
 8002c02:	0016      	movs	r6, r2
 8002c04:	4664      	mov	r4, ip
 8002c06:	3e20      	subs	r6, #32
 8002c08:	40f4      	lsrs	r4, r6
 8002c0a:	46a0      	mov	r8, r4
 8002c0c:	2a20      	cmp	r2, #32
 8002c0e:	d005      	beq.n	8002c1c <__aeabi_dsub+0x6a0>
 8002c10:	2640      	movs	r6, #64	; 0x40
 8002c12:	4664      	mov	r4, ip
 8002c14:	1ab2      	subs	r2, r6, r2
 8002c16:	4094      	lsls	r4, r2
 8002c18:	4323      	orrs	r3, r4
 8002c1a:	469a      	mov	sl, r3
 8002c1c:	4654      	mov	r4, sl
 8002c1e:	1e63      	subs	r3, r4, #1
 8002c20:	419c      	sbcs	r4, r3
 8002c22:	4643      	mov	r3, r8
 8002c24:	431c      	orrs	r4, r3
 8002c26:	e5db      	b.n	80027e0 <__aeabi_dsub+0x264>
 8002c28:	0002      	movs	r2, r0
 8002c2a:	2400      	movs	r4, #0
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	e548      	b.n	80026c2 <__aeabi_dsub+0x146>
 8002c30:	19dc      	adds	r4, r3, r7
 8002c32:	42bc      	cmp	r4, r7
 8002c34:	41bf      	sbcs	r7, r7
 8002c36:	4461      	add	r1, ip
 8002c38:	4689      	mov	r9, r1
 8002c3a:	427f      	negs	r7, r7
 8002c3c:	44b9      	add	r9, r7
 8002c3e:	e738      	b.n	8002ab2 <__aeabi_dsub+0x536>
 8002c40:	464b      	mov	r3, r9
 8002c42:	4323      	orrs	r3, r4
 8002c44:	d100      	bne.n	8002c48 <__aeabi_dsub+0x6cc>
 8002c46:	e69f      	b.n	8002988 <__aeabi_dsub+0x40c>
 8002c48:	e606      	b.n	8002858 <__aeabi_dsub+0x2dc>
 8002c4a:	46c0      	nop			; (mov r8, r8)
 8002c4c:	000007fe 	.word	0x000007fe
 8002c50:	000007ff 	.word	0x000007ff
 8002c54:	ff7fffff 	.word	0xff7fffff
 8002c58:	08ff      	lsrs	r7, r7, #3
 8002c5a:	074b      	lsls	r3, r1, #29
 8002c5c:	433b      	orrs	r3, r7
 8002c5e:	08cc      	lsrs	r4, r1, #3
 8002c60:	e616      	b.n	8002890 <__aeabi_dsub+0x314>
 8002c62:	4662      	mov	r2, ip
 8002c64:	08db      	lsrs	r3, r3, #3
 8002c66:	0752      	lsls	r2, r2, #29
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	4662      	mov	r2, ip
 8002c6c:	08d4      	lsrs	r4, r2, #3
 8002c6e:	2280      	movs	r2, #128	; 0x80
 8002c70:	0312      	lsls	r2, r2, #12
 8002c72:	4214      	tst	r4, r2
 8002c74:	d007      	beq.n	8002c86 <__aeabi_dsub+0x70a>
 8002c76:	08c8      	lsrs	r0, r1, #3
 8002c78:	4210      	tst	r0, r2
 8002c7a:	d104      	bne.n	8002c86 <__aeabi_dsub+0x70a>
 8002c7c:	465d      	mov	r5, fp
 8002c7e:	0004      	movs	r4, r0
 8002c80:	08fb      	lsrs	r3, r7, #3
 8002c82:	0749      	lsls	r1, r1, #29
 8002c84:	430b      	orrs	r3, r1
 8002c86:	0f5a      	lsrs	r2, r3, #29
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	0752      	lsls	r2, r2, #29
 8002c8c:	08db      	lsrs	r3, r3, #3
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	e5fe      	b.n	8002890 <__aeabi_dsub+0x314>
 8002c92:	2300      	movs	r3, #0
 8002c94:	4a01      	ldr	r2, [pc, #4]	; (8002c9c <__aeabi_dsub+0x720>)
 8002c96:	001c      	movs	r4, r3
 8002c98:	e513      	b.n	80026c2 <__aeabi_dsub+0x146>
 8002c9a:	46c0      	nop			; (mov r8, r8)
 8002c9c:	000007ff 	.word	0x000007ff

08002ca0 <__aeabi_dcmpun>:
 8002ca0:	b570      	push	{r4, r5, r6, lr}
 8002ca2:	0005      	movs	r5, r0
 8002ca4:	480c      	ldr	r0, [pc, #48]	; (8002cd8 <__aeabi_dcmpun+0x38>)
 8002ca6:	031c      	lsls	r4, r3, #12
 8002ca8:	0016      	movs	r6, r2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	030a      	lsls	r2, r1, #12
 8002cae:	0049      	lsls	r1, r1, #1
 8002cb0:	0b12      	lsrs	r2, r2, #12
 8002cb2:	0d49      	lsrs	r1, r1, #21
 8002cb4:	0b24      	lsrs	r4, r4, #12
 8002cb6:	0d5b      	lsrs	r3, r3, #21
 8002cb8:	4281      	cmp	r1, r0
 8002cba:	d008      	beq.n	8002cce <__aeabi_dcmpun+0x2e>
 8002cbc:	4a06      	ldr	r2, [pc, #24]	; (8002cd8 <__aeabi_dcmpun+0x38>)
 8002cbe:	2000      	movs	r0, #0
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d103      	bne.n	8002ccc <__aeabi_dcmpun+0x2c>
 8002cc4:	0020      	movs	r0, r4
 8002cc6:	4330      	orrs	r0, r6
 8002cc8:	1e43      	subs	r3, r0, #1
 8002cca:	4198      	sbcs	r0, r3
 8002ccc:	bd70      	pop	{r4, r5, r6, pc}
 8002cce:	2001      	movs	r0, #1
 8002cd0:	432a      	orrs	r2, r5
 8002cd2:	d1fb      	bne.n	8002ccc <__aeabi_dcmpun+0x2c>
 8002cd4:	e7f2      	b.n	8002cbc <__aeabi_dcmpun+0x1c>
 8002cd6:	46c0      	nop			; (mov r8, r8)
 8002cd8:	000007ff 	.word	0x000007ff

08002cdc <__aeabi_d2iz>:
 8002cdc:	000a      	movs	r2, r1
 8002cde:	b530      	push	{r4, r5, lr}
 8002ce0:	4c13      	ldr	r4, [pc, #76]	; (8002d30 <__aeabi_d2iz+0x54>)
 8002ce2:	0053      	lsls	r3, r2, #1
 8002ce4:	0309      	lsls	r1, r1, #12
 8002ce6:	0005      	movs	r5, r0
 8002ce8:	0b09      	lsrs	r1, r1, #12
 8002cea:	2000      	movs	r0, #0
 8002cec:	0d5b      	lsrs	r3, r3, #21
 8002cee:	0fd2      	lsrs	r2, r2, #31
 8002cf0:	42a3      	cmp	r3, r4
 8002cf2:	dd04      	ble.n	8002cfe <__aeabi_d2iz+0x22>
 8002cf4:	480f      	ldr	r0, [pc, #60]	; (8002d34 <__aeabi_d2iz+0x58>)
 8002cf6:	4283      	cmp	r3, r0
 8002cf8:	dd02      	ble.n	8002d00 <__aeabi_d2iz+0x24>
 8002cfa:	4b0f      	ldr	r3, [pc, #60]	; (8002d38 <__aeabi_d2iz+0x5c>)
 8002cfc:	18d0      	adds	r0, r2, r3
 8002cfe:	bd30      	pop	{r4, r5, pc}
 8002d00:	2080      	movs	r0, #128	; 0x80
 8002d02:	0340      	lsls	r0, r0, #13
 8002d04:	4301      	orrs	r1, r0
 8002d06:	480d      	ldr	r0, [pc, #52]	; (8002d3c <__aeabi_d2iz+0x60>)
 8002d08:	1ac0      	subs	r0, r0, r3
 8002d0a:	281f      	cmp	r0, #31
 8002d0c:	dd08      	ble.n	8002d20 <__aeabi_d2iz+0x44>
 8002d0e:	480c      	ldr	r0, [pc, #48]	; (8002d40 <__aeabi_d2iz+0x64>)
 8002d10:	1ac3      	subs	r3, r0, r3
 8002d12:	40d9      	lsrs	r1, r3
 8002d14:	000b      	movs	r3, r1
 8002d16:	4258      	negs	r0, r3
 8002d18:	2a00      	cmp	r2, #0
 8002d1a:	d1f0      	bne.n	8002cfe <__aeabi_d2iz+0x22>
 8002d1c:	0018      	movs	r0, r3
 8002d1e:	e7ee      	b.n	8002cfe <__aeabi_d2iz+0x22>
 8002d20:	4c08      	ldr	r4, [pc, #32]	; (8002d44 <__aeabi_d2iz+0x68>)
 8002d22:	40c5      	lsrs	r5, r0
 8002d24:	46a4      	mov	ip, r4
 8002d26:	4463      	add	r3, ip
 8002d28:	4099      	lsls	r1, r3
 8002d2a:	000b      	movs	r3, r1
 8002d2c:	432b      	orrs	r3, r5
 8002d2e:	e7f2      	b.n	8002d16 <__aeabi_d2iz+0x3a>
 8002d30:	000003fe 	.word	0x000003fe
 8002d34:	0000041d 	.word	0x0000041d
 8002d38:	7fffffff 	.word	0x7fffffff
 8002d3c:	00000433 	.word	0x00000433
 8002d40:	00000413 	.word	0x00000413
 8002d44:	fffffbed 	.word	0xfffffbed

08002d48 <__aeabi_i2d>:
 8002d48:	b570      	push	{r4, r5, r6, lr}
 8002d4a:	2800      	cmp	r0, #0
 8002d4c:	d016      	beq.n	8002d7c <__aeabi_i2d+0x34>
 8002d4e:	17c3      	asrs	r3, r0, #31
 8002d50:	18c5      	adds	r5, r0, r3
 8002d52:	405d      	eors	r5, r3
 8002d54:	0fc4      	lsrs	r4, r0, #31
 8002d56:	0028      	movs	r0, r5
 8002d58:	f000 f91c 	bl	8002f94 <__clzsi2>
 8002d5c:	4a11      	ldr	r2, [pc, #68]	; (8002da4 <__aeabi_i2d+0x5c>)
 8002d5e:	1a12      	subs	r2, r2, r0
 8002d60:	280a      	cmp	r0, #10
 8002d62:	dc16      	bgt.n	8002d92 <__aeabi_i2d+0x4a>
 8002d64:	0003      	movs	r3, r0
 8002d66:	002e      	movs	r6, r5
 8002d68:	3315      	adds	r3, #21
 8002d6a:	409e      	lsls	r6, r3
 8002d6c:	230b      	movs	r3, #11
 8002d6e:	1a18      	subs	r0, r3, r0
 8002d70:	40c5      	lsrs	r5, r0
 8002d72:	0552      	lsls	r2, r2, #21
 8002d74:	032d      	lsls	r5, r5, #12
 8002d76:	0b2d      	lsrs	r5, r5, #12
 8002d78:	0d53      	lsrs	r3, r2, #21
 8002d7a:	e003      	b.n	8002d84 <__aeabi_i2d+0x3c>
 8002d7c:	2400      	movs	r4, #0
 8002d7e:	2300      	movs	r3, #0
 8002d80:	2500      	movs	r5, #0
 8002d82:	2600      	movs	r6, #0
 8002d84:	051b      	lsls	r3, r3, #20
 8002d86:	432b      	orrs	r3, r5
 8002d88:	07e4      	lsls	r4, r4, #31
 8002d8a:	4323      	orrs	r3, r4
 8002d8c:	0030      	movs	r0, r6
 8002d8e:	0019      	movs	r1, r3
 8002d90:	bd70      	pop	{r4, r5, r6, pc}
 8002d92:	380b      	subs	r0, #11
 8002d94:	4085      	lsls	r5, r0
 8002d96:	0552      	lsls	r2, r2, #21
 8002d98:	032d      	lsls	r5, r5, #12
 8002d9a:	2600      	movs	r6, #0
 8002d9c:	0b2d      	lsrs	r5, r5, #12
 8002d9e:	0d53      	lsrs	r3, r2, #21
 8002da0:	e7f0      	b.n	8002d84 <__aeabi_i2d+0x3c>
 8002da2:	46c0      	nop			; (mov r8, r8)
 8002da4:	0000041e 	.word	0x0000041e

08002da8 <__aeabi_ui2d>:
 8002da8:	b510      	push	{r4, lr}
 8002daa:	1e04      	subs	r4, r0, #0
 8002dac:	d010      	beq.n	8002dd0 <__aeabi_ui2d+0x28>
 8002dae:	f000 f8f1 	bl	8002f94 <__clzsi2>
 8002db2:	4b0f      	ldr	r3, [pc, #60]	; (8002df0 <__aeabi_ui2d+0x48>)
 8002db4:	1a1b      	subs	r3, r3, r0
 8002db6:	280a      	cmp	r0, #10
 8002db8:	dc11      	bgt.n	8002dde <__aeabi_ui2d+0x36>
 8002dba:	220b      	movs	r2, #11
 8002dbc:	0021      	movs	r1, r4
 8002dbe:	1a12      	subs	r2, r2, r0
 8002dc0:	40d1      	lsrs	r1, r2
 8002dc2:	3015      	adds	r0, #21
 8002dc4:	030a      	lsls	r2, r1, #12
 8002dc6:	055b      	lsls	r3, r3, #21
 8002dc8:	4084      	lsls	r4, r0
 8002dca:	0b12      	lsrs	r2, r2, #12
 8002dcc:	0d5b      	lsrs	r3, r3, #21
 8002dce:	e001      	b.n	8002dd4 <__aeabi_ui2d+0x2c>
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	051b      	lsls	r3, r3, #20
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	0020      	movs	r0, r4
 8002dda:	0019      	movs	r1, r3
 8002ddc:	bd10      	pop	{r4, pc}
 8002dde:	0022      	movs	r2, r4
 8002de0:	380b      	subs	r0, #11
 8002de2:	4082      	lsls	r2, r0
 8002de4:	055b      	lsls	r3, r3, #21
 8002de6:	0312      	lsls	r2, r2, #12
 8002de8:	2400      	movs	r4, #0
 8002dea:	0b12      	lsrs	r2, r2, #12
 8002dec:	0d5b      	lsrs	r3, r3, #21
 8002dee:	e7f1      	b.n	8002dd4 <__aeabi_ui2d+0x2c>
 8002df0:	0000041e 	.word	0x0000041e

08002df4 <__aeabi_f2d>:
 8002df4:	b570      	push	{r4, r5, r6, lr}
 8002df6:	0043      	lsls	r3, r0, #1
 8002df8:	0246      	lsls	r6, r0, #9
 8002dfa:	0fc4      	lsrs	r4, r0, #31
 8002dfc:	20fe      	movs	r0, #254	; 0xfe
 8002dfe:	0e1b      	lsrs	r3, r3, #24
 8002e00:	1c59      	adds	r1, r3, #1
 8002e02:	0a75      	lsrs	r5, r6, #9
 8002e04:	4208      	tst	r0, r1
 8002e06:	d00c      	beq.n	8002e22 <__aeabi_f2d+0x2e>
 8002e08:	22e0      	movs	r2, #224	; 0xe0
 8002e0a:	0092      	lsls	r2, r2, #2
 8002e0c:	4694      	mov	ip, r2
 8002e0e:	076d      	lsls	r5, r5, #29
 8002e10:	0b36      	lsrs	r6, r6, #12
 8002e12:	4463      	add	r3, ip
 8002e14:	051b      	lsls	r3, r3, #20
 8002e16:	4333      	orrs	r3, r6
 8002e18:	07e4      	lsls	r4, r4, #31
 8002e1a:	4323      	orrs	r3, r4
 8002e1c:	0028      	movs	r0, r5
 8002e1e:	0019      	movs	r1, r3
 8002e20:	bd70      	pop	{r4, r5, r6, pc}
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d114      	bne.n	8002e50 <__aeabi_f2d+0x5c>
 8002e26:	2d00      	cmp	r5, #0
 8002e28:	d01b      	beq.n	8002e62 <__aeabi_f2d+0x6e>
 8002e2a:	0028      	movs	r0, r5
 8002e2c:	f000 f8b2 	bl	8002f94 <__clzsi2>
 8002e30:	280a      	cmp	r0, #10
 8002e32:	dc1c      	bgt.n	8002e6e <__aeabi_f2d+0x7a>
 8002e34:	230b      	movs	r3, #11
 8002e36:	002e      	movs	r6, r5
 8002e38:	1a1b      	subs	r3, r3, r0
 8002e3a:	40de      	lsrs	r6, r3
 8002e3c:	0003      	movs	r3, r0
 8002e3e:	3315      	adds	r3, #21
 8002e40:	409d      	lsls	r5, r3
 8002e42:	4a0e      	ldr	r2, [pc, #56]	; (8002e7c <__aeabi_f2d+0x88>)
 8002e44:	0336      	lsls	r6, r6, #12
 8002e46:	1a12      	subs	r2, r2, r0
 8002e48:	0552      	lsls	r2, r2, #21
 8002e4a:	0b36      	lsrs	r6, r6, #12
 8002e4c:	0d53      	lsrs	r3, r2, #21
 8002e4e:	e7e1      	b.n	8002e14 <__aeabi_f2d+0x20>
 8002e50:	2d00      	cmp	r5, #0
 8002e52:	d009      	beq.n	8002e68 <__aeabi_f2d+0x74>
 8002e54:	2280      	movs	r2, #128	; 0x80
 8002e56:	0b36      	lsrs	r6, r6, #12
 8002e58:	0312      	lsls	r2, r2, #12
 8002e5a:	4b09      	ldr	r3, [pc, #36]	; (8002e80 <__aeabi_f2d+0x8c>)
 8002e5c:	076d      	lsls	r5, r5, #29
 8002e5e:	4316      	orrs	r6, r2
 8002e60:	e7d8      	b.n	8002e14 <__aeabi_f2d+0x20>
 8002e62:	2300      	movs	r3, #0
 8002e64:	2600      	movs	r6, #0
 8002e66:	e7d5      	b.n	8002e14 <__aeabi_f2d+0x20>
 8002e68:	2600      	movs	r6, #0
 8002e6a:	4b05      	ldr	r3, [pc, #20]	; (8002e80 <__aeabi_f2d+0x8c>)
 8002e6c:	e7d2      	b.n	8002e14 <__aeabi_f2d+0x20>
 8002e6e:	0003      	movs	r3, r0
 8002e70:	3b0b      	subs	r3, #11
 8002e72:	409d      	lsls	r5, r3
 8002e74:	002e      	movs	r6, r5
 8002e76:	2500      	movs	r5, #0
 8002e78:	e7e3      	b.n	8002e42 <__aeabi_f2d+0x4e>
 8002e7a:	46c0      	nop			; (mov r8, r8)
 8002e7c:	00000389 	.word	0x00000389
 8002e80:	000007ff 	.word	0x000007ff

08002e84 <__aeabi_d2f>:
 8002e84:	0002      	movs	r2, r0
 8002e86:	004b      	lsls	r3, r1, #1
 8002e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e8a:	0d5b      	lsrs	r3, r3, #21
 8002e8c:	030c      	lsls	r4, r1, #12
 8002e8e:	4e3d      	ldr	r6, [pc, #244]	; (8002f84 <__aeabi_d2f+0x100>)
 8002e90:	0a64      	lsrs	r4, r4, #9
 8002e92:	0f40      	lsrs	r0, r0, #29
 8002e94:	1c5f      	adds	r7, r3, #1
 8002e96:	0fc9      	lsrs	r1, r1, #31
 8002e98:	4304      	orrs	r4, r0
 8002e9a:	00d5      	lsls	r5, r2, #3
 8002e9c:	4237      	tst	r7, r6
 8002e9e:	d00a      	beq.n	8002eb6 <__aeabi_d2f+0x32>
 8002ea0:	4839      	ldr	r0, [pc, #228]	; (8002f88 <__aeabi_d2f+0x104>)
 8002ea2:	181e      	adds	r6, r3, r0
 8002ea4:	2efe      	cmp	r6, #254	; 0xfe
 8002ea6:	dd16      	ble.n	8002ed6 <__aeabi_d2f+0x52>
 8002ea8:	20ff      	movs	r0, #255	; 0xff
 8002eaa:	2400      	movs	r4, #0
 8002eac:	05c0      	lsls	r0, r0, #23
 8002eae:	4320      	orrs	r0, r4
 8002eb0:	07c9      	lsls	r1, r1, #31
 8002eb2:	4308      	orrs	r0, r1
 8002eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d106      	bne.n	8002ec8 <__aeabi_d2f+0x44>
 8002eba:	432c      	orrs	r4, r5
 8002ebc:	d026      	beq.n	8002f0c <__aeabi_d2f+0x88>
 8002ebe:	2205      	movs	r2, #5
 8002ec0:	0192      	lsls	r2, r2, #6
 8002ec2:	0a54      	lsrs	r4, r2, #9
 8002ec4:	b2d8      	uxtb	r0, r3
 8002ec6:	e7f1      	b.n	8002eac <__aeabi_d2f+0x28>
 8002ec8:	4325      	orrs	r5, r4
 8002eca:	d0ed      	beq.n	8002ea8 <__aeabi_d2f+0x24>
 8002ecc:	2080      	movs	r0, #128	; 0x80
 8002ece:	03c0      	lsls	r0, r0, #15
 8002ed0:	4304      	orrs	r4, r0
 8002ed2:	20ff      	movs	r0, #255	; 0xff
 8002ed4:	e7ea      	b.n	8002eac <__aeabi_d2f+0x28>
 8002ed6:	2e00      	cmp	r6, #0
 8002ed8:	dd1b      	ble.n	8002f12 <__aeabi_d2f+0x8e>
 8002eda:	0192      	lsls	r2, r2, #6
 8002edc:	1e53      	subs	r3, r2, #1
 8002ede:	419a      	sbcs	r2, r3
 8002ee0:	00e4      	lsls	r4, r4, #3
 8002ee2:	0f6d      	lsrs	r5, r5, #29
 8002ee4:	4322      	orrs	r2, r4
 8002ee6:	432a      	orrs	r2, r5
 8002ee8:	0753      	lsls	r3, r2, #29
 8002eea:	d048      	beq.n	8002f7e <__aeabi_d2f+0xfa>
 8002eec:	230f      	movs	r3, #15
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b04      	cmp	r3, #4
 8002ef2:	d000      	beq.n	8002ef6 <__aeabi_d2f+0x72>
 8002ef4:	3204      	adds	r2, #4
 8002ef6:	2380      	movs	r3, #128	; 0x80
 8002ef8:	04db      	lsls	r3, r3, #19
 8002efa:	4013      	ands	r3, r2
 8002efc:	d03f      	beq.n	8002f7e <__aeabi_d2f+0xfa>
 8002efe:	1c70      	adds	r0, r6, #1
 8002f00:	2efe      	cmp	r6, #254	; 0xfe
 8002f02:	d0d1      	beq.n	8002ea8 <__aeabi_d2f+0x24>
 8002f04:	0192      	lsls	r2, r2, #6
 8002f06:	0a54      	lsrs	r4, r2, #9
 8002f08:	b2c0      	uxtb	r0, r0
 8002f0a:	e7cf      	b.n	8002eac <__aeabi_d2f+0x28>
 8002f0c:	2000      	movs	r0, #0
 8002f0e:	2400      	movs	r4, #0
 8002f10:	e7cc      	b.n	8002eac <__aeabi_d2f+0x28>
 8002f12:	0032      	movs	r2, r6
 8002f14:	3217      	adds	r2, #23
 8002f16:	db22      	blt.n	8002f5e <__aeabi_d2f+0xda>
 8002f18:	2080      	movs	r0, #128	; 0x80
 8002f1a:	0400      	lsls	r0, r0, #16
 8002f1c:	4320      	orrs	r0, r4
 8002f1e:	241e      	movs	r4, #30
 8002f20:	1ba4      	subs	r4, r4, r6
 8002f22:	2c1f      	cmp	r4, #31
 8002f24:	dd1d      	ble.n	8002f62 <__aeabi_d2f+0xde>
 8002f26:	2202      	movs	r2, #2
 8002f28:	4252      	negs	r2, r2
 8002f2a:	1b96      	subs	r6, r2, r6
 8002f2c:	0002      	movs	r2, r0
 8002f2e:	40f2      	lsrs	r2, r6
 8002f30:	0016      	movs	r6, r2
 8002f32:	2c20      	cmp	r4, #32
 8002f34:	d004      	beq.n	8002f40 <__aeabi_d2f+0xbc>
 8002f36:	4a15      	ldr	r2, [pc, #84]	; (8002f8c <__aeabi_d2f+0x108>)
 8002f38:	4694      	mov	ip, r2
 8002f3a:	4463      	add	r3, ip
 8002f3c:	4098      	lsls	r0, r3
 8002f3e:	4305      	orrs	r5, r0
 8002f40:	002a      	movs	r2, r5
 8002f42:	1e53      	subs	r3, r2, #1
 8002f44:	419a      	sbcs	r2, r3
 8002f46:	4332      	orrs	r2, r6
 8002f48:	2600      	movs	r6, #0
 8002f4a:	0753      	lsls	r3, r2, #29
 8002f4c:	d1ce      	bne.n	8002eec <__aeabi_d2f+0x68>
 8002f4e:	2480      	movs	r4, #128	; 0x80
 8002f50:	0013      	movs	r3, r2
 8002f52:	04e4      	lsls	r4, r4, #19
 8002f54:	2001      	movs	r0, #1
 8002f56:	4023      	ands	r3, r4
 8002f58:	4222      	tst	r2, r4
 8002f5a:	d1d3      	bne.n	8002f04 <__aeabi_d2f+0x80>
 8002f5c:	e7b0      	b.n	8002ec0 <__aeabi_d2f+0x3c>
 8002f5e:	2300      	movs	r3, #0
 8002f60:	e7ad      	b.n	8002ebe <__aeabi_d2f+0x3a>
 8002f62:	4a0b      	ldr	r2, [pc, #44]	; (8002f90 <__aeabi_d2f+0x10c>)
 8002f64:	4694      	mov	ip, r2
 8002f66:	002a      	movs	r2, r5
 8002f68:	40e2      	lsrs	r2, r4
 8002f6a:	0014      	movs	r4, r2
 8002f6c:	002a      	movs	r2, r5
 8002f6e:	4463      	add	r3, ip
 8002f70:	409a      	lsls	r2, r3
 8002f72:	4098      	lsls	r0, r3
 8002f74:	1e55      	subs	r5, r2, #1
 8002f76:	41aa      	sbcs	r2, r5
 8002f78:	4302      	orrs	r2, r0
 8002f7a:	4322      	orrs	r2, r4
 8002f7c:	e7e4      	b.n	8002f48 <__aeabi_d2f+0xc4>
 8002f7e:	0033      	movs	r3, r6
 8002f80:	e79e      	b.n	8002ec0 <__aeabi_d2f+0x3c>
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	000007fe 	.word	0x000007fe
 8002f88:	fffffc80 	.word	0xfffffc80
 8002f8c:	fffffca2 	.word	0xfffffca2
 8002f90:	fffffc82 	.word	0xfffffc82

08002f94 <__clzsi2>:
 8002f94:	211c      	movs	r1, #28
 8002f96:	2301      	movs	r3, #1
 8002f98:	041b      	lsls	r3, r3, #16
 8002f9a:	4298      	cmp	r0, r3
 8002f9c:	d301      	bcc.n	8002fa2 <__clzsi2+0xe>
 8002f9e:	0c00      	lsrs	r0, r0, #16
 8002fa0:	3910      	subs	r1, #16
 8002fa2:	0a1b      	lsrs	r3, r3, #8
 8002fa4:	4298      	cmp	r0, r3
 8002fa6:	d301      	bcc.n	8002fac <__clzsi2+0x18>
 8002fa8:	0a00      	lsrs	r0, r0, #8
 8002faa:	3908      	subs	r1, #8
 8002fac:	091b      	lsrs	r3, r3, #4
 8002fae:	4298      	cmp	r0, r3
 8002fb0:	d301      	bcc.n	8002fb6 <__clzsi2+0x22>
 8002fb2:	0900      	lsrs	r0, r0, #4
 8002fb4:	3904      	subs	r1, #4
 8002fb6:	a202      	add	r2, pc, #8	; (adr r2, 8002fc0 <__clzsi2+0x2c>)
 8002fb8:	5c10      	ldrb	r0, [r2, r0]
 8002fba:	1840      	adds	r0, r0, r1
 8002fbc:	4770      	bx	lr
 8002fbe:	46c0      	nop			; (mov r8, r8)
 8002fc0:	02020304 	.word	0x02020304
 8002fc4:	01010101 	.word	0x01010101
	...

08002fd0 <Get_BME280_in_all_readings>:

uint8_t tim3Flag = 0;
uint16_t myCnt[10] = {0};

void Get_BME280_in_all_readings()
{
 8002fd0:	b590      	push	{r4, r7, lr}
 8002fd2:	b093      	sub	sp, #76	; 0x4c
 8002fd4:	af12      	add	r7, sp, #72	; 0x48
	Sensors.BME280_Internal.Status = BME280_Get_ID(hi2c1, &Sensors.BME280_Internal.ID, I2C_short_timeout);
 8002fd6:	4c33      	ldr	r4, [pc, #204]	; (80030a4 <Get_BME280_in_all_readings+0xd4>)
 8002fd8:	2314      	movs	r3, #20
 8002fda:	9310      	str	r3, [sp, #64]	; 0x40
 8002fdc:	4b32      	ldr	r3, [pc, #200]	; (80030a8 <Get_BME280_in_all_readings+0xd8>)
 8002fde:	930f      	str	r3, [sp, #60]	; 0x3c
 8002fe0:	466b      	mov	r3, sp
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	0023      	movs	r3, r4
 8002fe6:	3310      	adds	r3, #16
 8002fe8:	223c      	movs	r2, #60	; 0x3c
 8002fea:	0019      	movs	r1, r3
 8002fec:	f00b fac8 	bl	800e580 <memcpy>
 8002ff0:	6820      	ldr	r0, [r4, #0]
 8002ff2:	6861      	ldr	r1, [r4, #4]
 8002ff4:	68a2      	ldr	r2, [r4, #8]
 8002ff6:	68e3      	ldr	r3, [r4, #12]
 8002ff8:	f009 fc39 	bl	800c86e <BME280_Get_ID>
 8002ffc:	0003      	movs	r3, r0
 8002ffe:	0019      	movs	r1, r3
 8003000:	4b2a      	ldr	r3, [pc, #168]	; (80030ac <Get_BME280_in_all_readings+0xdc>)
 8003002:	2230      	movs	r2, #48	; 0x30
 8003004:	5499      	strb	r1, [r3, r2]
	if(Sensors.BME280_Internal.Status != HAL_OK)
 8003006:	4b29      	ldr	r3, [pc, #164]	; (80030ac <Get_BME280_in_all_readings+0xdc>)
 8003008:	2230      	movs	r2, #48	; 0x30
 800300a:	5c9b      	ldrb	r3, [r3, r2]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d143      	bne.n	8003098 <Get_BME280_in_all_readings+0xc8>
		return;
	Sensors.BME280_Internal.Status = BME280_Get_All(hi2c1, I2C_long_timeout);
 8003010:	4c24      	ldr	r4, [pc, #144]	; (80030a4 <Get_BME280_in_all_readings+0xd4>)
 8003012:	23c8      	movs	r3, #200	; 0xc8
 8003014:	930f      	str	r3, [sp, #60]	; 0x3c
 8003016:	466b      	mov	r3, sp
 8003018:	0018      	movs	r0, r3
 800301a:	0023      	movs	r3, r4
 800301c:	3310      	adds	r3, #16
 800301e:	223c      	movs	r2, #60	; 0x3c
 8003020:	0019      	movs	r1, r3
 8003022:	f00b faad 	bl	800e580 <memcpy>
 8003026:	6820      	ldr	r0, [r4, #0]
 8003028:	6861      	ldr	r1, [r4, #4]
 800302a:	68a2      	ldr	r2, [r4, #8]
 800302c:	68e3      	ldr	r3, [r4, #12]
 800302e:	f009 fe1d 	bl	800cc6c <BME280_Get_All>
 8003032:	0003      	movs	r3, r0
 8003034:	0019      	movs	r1, r3
 8003036:	4b1d      	ldr	r3, [pc, #116]	; (80030ac <Get_BME280_in_all_readings+0xdc>)
 8003038:	2230      	movs	r2, #48	; 0x30
 800303a:	5499      	strb	r1, [r3, r2]
	if(Sensors.BME280_Internal.Status != HAL_OK)
 800303c:	4b1b      	ldr	r3, [pc, #108]	; (80030ac <Get_BME280_in_all_readings+0xdc>)
 800303e:	2230      	movs	r2, #48	; 0x30
 8003040:	5c9b      	ldrb	r3, [r3, r2]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d12a      	bne.n	800309c <Get_BME280_in_all_readings+0xcc>
		return;

	Sensors.BME280_Internal.Temperature = BME280_T_Double(&BME280_internal_Calib_Data);
 8003046:	4b1a      	ldr	r3, [pc, #104]	; (80030b0 <Get_BME280_in_all_readings+0xe0>)
 8003048:	0018      	movs	r0, r3
 800304a:	f009 fe89 	bl	800cd60 <BME280_T_Double>
 800304e:	0002      	movs	r2, r0
 8003050:	000b      	movs	r3, r1
 8003052:	4916      	ldr	r1, [pc, #88]	; (80030ac <Get_BME280_in_all_readings+0xdc>)
 8003054:	638a      	str	r2, [r1, #56]	; 0x38
 8003056:	63cb      	str	r3, [r1, #60]	; 0x3c
	Sensors.BME280_Internal.Pressure = BME280_P_Double(&BME280_internal_Calib_Data);
 8003058:	4b15      	ldr	r3, [pc, #84]	; (80030b0 <Get_BME280_in_all_readings+0xe0>)
 800305a:	0018      	movs	r0, r3
 800305c:	f009 ff40 	bl	800cee0 <BME280_P_Double>
 8003060:	0002      	movs	r2, r0
 8003062:	000b      	movs	r3, r1
 8003064:	4911      	ldr	r1, [pc, #68]	; (80030ac <Get_BME280_in_all_readings+0xdc>)
 8003066:	640a      	str	r2, [r1, #64]	; 0x40
 8003068:	644b      	str	r3, [r1, #68]	; 0x44
	Sensors.BME280_Internal.Humidity = BME280_H_Double(&BME280_internal_Calib_Data);
 800306a:	4b11      	ldr	r3, [pc, #68]	; (80030b0 <Get_BME280_in_all_readings+0xe0>)
 800306c:	0018      	movs	r0, r3
 800306e:	f00a f8cd 	bl	800d20c <BME280_H_Double>
 8003072:	0002      	movs	r2, r0
 8003074:	000b      	movs	r3, r1
 8003076:	490d      	ldr	r1, [pc, #52]	; (80030ac <Get_BME280_in_all_readings+0xdc>)
 8003078:	650a      	str	r2, [r1, #80]	; 0x50
 800307a:	654b      	str	r3, [r1, #84]	; 0x54
	Sensors.BME280_Internal.Altitude = BME280_Altitude_Double(Sensors.BME280_Internal.Pressure, Sensors.BME280_Internal.Pressure_ref);
 800307c:	4b0b      	ldr	r3, [pc, #44]	; (80030ac <Get_BME280_in_all_readings+0xdc>)
 800307e:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8003080:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003082:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <Get_BME280_in_all_readings+0xdc>)
 8003084:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003086:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003088:	f00a f9b8 	bl	800d3fc <BME280_Altitude_Double>
 800308c:	0002      	movs	r2, r0
 800308e:	000b      	movs	r3, r1
 8003090:	4906      	ldr	r1, [pc, #24]	; (80030ac <Get_BME280_in_all_readings+0xdc>)
 8003092:	658a      	str	r2, [r1, #88]	; 0x58
 8003094:	65cb      	str	r3, [r1, #92]	; 0x5c
 8003096:	e002      	b.n	800309e <Get_BME280_in_all_readings+0xce>
		return;
 8003098:	46c0      	nop			; (mov r8, r8)
 800309a:	e000      	b.n	800309e <Get_BME280_in_all_readings+0xce>
		return;
 800309c:	46c0      	nop			; (mov r8, r8)
}
 800309e:	46bd      	mov	sp, r7
 80030a0:	b001      	add	sp, #4
 80030a2:	bd90      	pop	{r4, r7, pc}
 80030a4:	20000214 	.word	0x20000214
 80030a8:	20000539 	.word	0x20000539
 80030ac:	20000508 	.word	0x20000508
 80030b0:	2000269c 	.word	0x2000269c

080030b4 <Get_MPU6050_all_readings>:
	Sensors.BME280_External.Humidity = BME280_H_Double(&BME280_external_Calib_Data);
	Sensors.BME280_External.Altitude = BME280_Altitude_Double(Sensors.BME280_External.Pressure, Sensors.BME280_External.Pressure_ref);
}
*/
void Get_MPU6050_all_readings()
{
 80030b4:	b590      	push	{r4, r7, lr}
 80030b6:	b093      	sub	sp, #76	; 0x4c
 80030b8:	af12      	add	r7, sp, #72	; 0x48
	Sensors.MPU6050.Status = MPU6050_read_ID(hi2c1, &Sensors.MPU6050.ID, I2C_short_timeout);
 80030ba:	4c2e      	ldr	r4, [pc, #184]	; (8003174 <Get_MPU6050_all_readings+0xc0>)
 80030bc:	2314      	movs	r3, #20
 80030be:	9310      	str	r3, [sp, #64]	; 0x40
 80030c0:	4b2d      	ldr	r3, [pc, #180]	; (8003178 <Get_MPU6050_all_readings+0xc4>)
 80030c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80030c4:	466b      	mov	r3, sp
 80030c6:	0018      	movs	r0, r3
 80030c8:	0023      	movs	r3, r4
 80030ca:	3310      	adds	r3, #16
 80030cc:	223c      	movs	r2, #60	; 0x3c
 80030ce:	0019      	movs	r1, r3
 80030d0:	f00b fa56 	bl	800e580 <memcpy>
 80030d4:	6820      	ldr	r0, [r4, #0]
 80030d6:	6861      	ldr	r1, [r4, #4]
 80030d8:	68a2      	ldr	r2, [r4, #8]
 80030da:	68e3      	ldr	r3, [r4, #12]
 80030dc:	f00a fa83 	bl	800d5e6 <MPU6050_read_ID>
 80030e0:	0003      	movs	r3, r0
 80030e2:	0019      	movs	r1, r3
 80030e4:	4b25      	ldr	r3, [pc, #148]	; (800317c <Get_MPU6050_all_readings+0xc8>)
 80030e6:	2260      	movs	r2, #96	; 0x60
 80030e8:	5499      	strb	r1, [r3, r2]
	myCnt[2]++;
 80030ea:	4b25      	ldr	r3, [pc, #148]	; (8003180 <Get_MPU6050_all_readings+0xcc>)
 80030ec:	889b      	ldrh	r3, [r3, #4]
 80030ee:	3301      	adds	r3, #1
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	4b23      	ldr	r3, [pc, #140]	; (8003180 <Get_MPU6050_all_readings+0xcc>)
 80030f4:	809a      	strh	r2, [r3, #4]
	if(Sensors.MPU6050.Status != HAL_OK)
 80030f6:	4b21      	ldr	r3, [pc, #132]	; (800317c <Get_MPU6050_all_readings+0xc8>)
 80030f8:	2260      	movs	r2, #96	; 0x60
 80030fa:	5c9b      	ldrb	r3, [r3, r2]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d133      	bne.n	8003168 <Get_MPU6050_all_readings+0xb4>
		return;
	Sensors.MPU6050.Status = MPU6050_read_All(hi2c1, I2C_long_timeout);
 8003100:	4c1c      	ldr	r4, [pc, #112]	; (8003174 <Get_MPU6050_all_readings+0xc0>)
 8003102:	23c8      	movs	r3, #200	; 0xc8
 8003104:	930f      	str	r3, [sp, #60]	; 0x3c
 8003106:	466b      	mov	r3, sp
 8003108:	0018      	movs	r0, r3
 800310a:	0023      	movs	r3, r4
 800310c:	3310      	adds	r3, #16
 800310e:	223c      	movs	r2, #60	; 0x3c
 8003110:	0019      	movs	r1, r3
 8003112:	f00b fa35 	bl	800e580 <memcpy>
 8003116:	6820      	ldr	r0, [r4, #0]
 8003118:	6861      	ldr	r1, [r4, #4]
 800311a:	68a2      	ldr	r2, [r4, #8]
 800311c:	68e3      	ldr	r3, [r4, #12]
 800311e:	f00a fa83 	bl	800d628 <MPU6050_read_All>
 8003122:	0003      	movs	r3, r0
 8003124:	0019      	movs	r1, r3
 8003126:	4b15      	ldr	r3, [pc, #84]	; (800317c <Get_MPU6050_all_readings+0xc8>)
 8003128:	2260      	movs	r2, #96	; 0x60
 800312a:	5499      	strb	r1, [r3, r2]
	myCnt[3]++;
 800312c:	4b14      	ldr	r3, [pc, #80]	; (8003180 <Get_MPU6050_all_readings+0xcc>)
 800312e:	88db      	ldrh	r3, [r3, #6]
 8003130:	3301      	adds	r3, #1
 8003132:	b29a      	uxth	r2, r3
 8003134:	4b12      	ldr	r3, [pc, #72]	; (8003180 <Get_MPU6050_all_readings+0xcc>)
 8003136:	80da      	strh	r2, [r3, #6]
	if(Sensors.MPU6050.Status != HAL_OK)
 8003138:	4b10      	ldr	r3, [pc, #64]	; (800317c <Get_MPU6050_all_readings+0xc8>)
 800313a:	2260      	movs	r2, #96	; 0x60
 800313c:	5c9b      	ldrb	r3, [r3, r2]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d114      	bne.n	800316c <Get_MPU6050_all_readings+0xb8>
		return;

	MPU6050_Accel_double(&Sensors.MPU6050);
 8003142:	4b10      	ldr	r3, [pc, #64]	; (8003184 <Get_MPU6050_all_readings+0xd0>)
 8003144:	0018      	movs	r0, r3
 8003146:	f00a faf1 	bl	800d72c <MPU6050_Accel_double>
	myCnt[4]++;
 800314a:	4b0d      	ldr	r3, [pc, #52]	; (8003180 <Get_MPU6050_all_readings+0xcc>)
 800314c:	891b      	ldrh	r3, [r3, #8]
 800314e:	3301      	adds	r3, #1
 8003150:	b29a      	uxth	r2, r3
 8003152:	4b0b      	ldr	r3, [pc, #44]	; (8003180 <Get_MPU6050_all_readings+0xcc>)
 8003154:	811a      	strh	r2, [r3, #8]
	MPU6050_Gyro_double(&Sensors.MPU6050);
 8003156:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <Get_MPU6050_all_readings+0xd0>)
 8003158:	0018      	movs	r0, r3
 800315a:	f00a fb49 	bl	800d7f0 <MPU6050_Gyro_double>
	MPU6050_Temp_double(&Sensors.MPU6050);
 800315e:	4b09      	ldr	r3, [pc, #36]	; (8003184 <Get_MPU6050_all_readings+0xd0>)
 8003160:	0018      	movs	r0, r3
 8003162:	f00a fb1d 	bl	800d7a0 <MPU6050_Temp_double>
 8003166:	e002      	b.n	800316e <Get_MPU6050_all_readings+0xba>
		return;
 8003168:	46c0      	nop			; (mov r8, r8)
 800316a:	e000      	b.n	800316e <Get_MPU6050_all_readings+0xba>
		return;
 800316c:	46c0      	nop			; (mov r8, r8)
}
 800316e:	46bd      	mov	sp, r7
 8003170:	b001      	add	sp, #4
 8003172:	bd90      	pop	{r4, r7, pc}
 8003174:	20000214 	.word	0x20000214
 8003178:	20000569 	.word	0x20000569
 800317c:	20000508 	.word	0x20000508
 8003180:	200026c4 	.word	0x200026c4
 8003184:	20000568 	.word	0x20000568

08003188 <Get_QMC5883_all_readings>:




void Get_QMC5883_all_readings()
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0

	if(QMC_read(&QMC_Data)==0)
 800318c:	4b07      	ldr	r3, [pc, #28]	; (80031ac <Get_QMC5883_all_readings+0x24>)
 800318e:	0018      	movs	r0, r3
 8003190:	f00a fbdc 	bl	800d94c <QMC_read>
 8003194:	1e03      	subs	r3, r0, #0
 8003196:	d103      	bne.n	80031a0 <Get_QMC5883_all_readings+0x18>
	{
		//HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_SET);
		Compas_Value=QMC_Data.heading;
 8003198:	4b04      	ldr	r3, [pc, #16]	; (80031ac <Get_QMC5883_all_readings+0x24>)
 800319a:	695a      	ldr	r2, [r3, #20]
 800319c:	4b04      	ldr	r3, [pc, #16]	; (80031b0 <Get_QMC5883_all_readings+0x28>)
 800319e:	601a      	str	r2, [r3, #0]
	else
	{
		//HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
	}
	//HAL_Delay(50);
	HAL_Delay(I2C_long_timeout);
 80031a0:	20c8      	movs	r0, #200	; 0xc8
 80031a2:	f001 f9af 	bl	8004504 <HAL_Delay>

}
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	200026d8 	.word	0x200026d8
 80031b0:	200026f4 	.word	0x200026f4

080031b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80031b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031b6:	46c6      	mov	lr, r8
 80031b8:	b500      	push	{lr}
 80031ba:	b0b6      	sub	sp, #216	; 0xd8
 80031bc:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80031be:	f001 f93d 	bl	800443c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80031c2:	f000 f9a7 	bl	8003514 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80031c6:	f000 fc19 	bl	80039fc <MX_GPIO_Init>
  MX_I2C1_Init();
 80031ca:	f000 fa11 	bl	80035f0 <MX_I2C1_Init>
  MX_RTC_Init();
 80031ce:	f000 fa8f 	bl	80036f0 <MX_RTC_Init>
  MX_TIM3_Init();
 80031d2:	f000 fb2d 	bl	8003830 <MX_TIM3_Init>
  MX_I2C2_Init();
 80031d6:	f000 fa4b 	bl	8003670 <MX_I2C2_Init>
  MX_SPI1_Init();
 80031da:	f000 faeb 	bl	80037b4 <MX_SPI1_Init>
  MX_FATFS_Init();
 80031de:	f005 ff59 	bl	8009094 <MX_FATFS_Init>
  MX_USART1_UART_Init();
 80031e2:	f000 fb7b 	bl	80038dc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80031e6:	f000 fba9 	bl	800393c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80031ea:	f000 fbd7 	bl	800399c <MX_USART3_UART_Init>
  /*------------------Sensors init-----------------------*/
//  	Sensors.BME280_Internal.Pressure_ref = PRESSURE_REFERENCE;
//	Sensors.BME280_External.Pressure_ref = PRESSURE_REFERENCE;

  	/* Wait for Sensor power-on */
  	HAL_Delay(1000);
 80031ee:	23fa      	movs	r3, #250	; 0xfa
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	0018      	movs	r0, r3
 80031f4:	f001 f986 	bl	8004504 <HAL_Delay>

  	Sensors.BME280_Internal.Status = BME280_Get_ID(hi2c1, &Sensors.BME280_Internal.ID, I2C_short_timeout);
 80031f8:	4caf      	ldr	r4, [pc, #700]	; (80034b8 <main+0x304>)
 80031fa:	2314      	movs	r3, #20
 80031fc:	9310      	str	r3, [sp, #64]	; 0x40
 80031fe:	4baf      	ldr	r3, [pc, #700]	; (80034bc <main+0x308>)
 8003200:	930f      	str	r3, [sp, #60]	; 0x3c
 8003202:	466b      	mov	r3, sp
 8003204:	0018      	movs	r0, r3
 8003206:	0023      	movs	r3, r4
 8003208:	3310      	adds	r3, #16
 800320a:	223c      	movs	r2, #60	; 0x3c
 800320c:	0019      	movs	r1, r3
 800320e:	f00b f9b7 	bl	800e580 <memcpy>
 8003212:	6820      	ldr	r0, [r4, #0]
 8003214:	6861      	ldr	r1, [r4, #4]
 8003216:	68a2      	ldr	r2, [r4, #8]
 8003218:	68e3      	ldr	r3, [r4, #12]
 800321a:	f009 fb28 	bl	800c86e <BME280_Get_ID>
 800321e:	0003      	movs	r3, r0
 8003220:	0019      	movs	r1, r3
 8003222:	4ba7      	ldr	r3, [pc, #668]	; (80034c0 <main+0x30c>)
 8003224:	2230      	movs	r2, #48	; 0x30
 8003226:	5499      	strb	r1, [r3, r2]
  	if (Sensors.BME280_Internal.Status == HAL_OK)
 8003228:	4ba5      	ldr	r3, [pc, #660]	; (80034c0 <main+0x30c>)
 800322a:	2230      	movs	r2, #48	; 0x30
 800322c:	5c9b      	ldrb	r3, [r3, r2]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d12f      	bne.n	8003292 <main+0xde>
  	{
  		Sensors.BME280_Internal.Status = BME280_Init(hi2c1, I2C_short_timeout);
 8003232:	4ca1      	ldr	r4, [pc, #644]	; (80034b8 <main+0x304>)
 8003234:	2314      	movs	r3, #20
 8003236:	930f      	str	r3, [sp, #60]	; 0x3c
 8003238:	466b      	mov	r3, sp
 800323a:	0018      	movs	r0, r3
 800323c:	0023      	movs	r3, r4
 800323e:	3310      	adds	r3, #16
 8003240:	223c      	movs	r2, #60	; 0x3c
 8003242:	0019      	movs	r1, r3
 8003244:	f00b f99c 	bl	800e580 <memcpy>
 8003248:	6820      	ldr	r0, [r4, #0]
 800324a:	6861      	ldr	r1, [r4, #4]
 800324c:	68a2      	ldr	r2, [r4, #8]
 800324e:	68e3      	ldr	r3, [r4, #12]
 8003250:	f009 fa8e 	bl	800c770 <BME280_Init>
 8003254:	0003      	movs	r3, r0
 8003256:	0019      	movs	r1, r3
 8003258:	4b99      	ldr	r3, [pc, #612]	; (80034c0 <main+0x30c>)
 800325a:	2230      	movs	r2, #48	; 0x30
 800325c:	5499      	strb	r1, [r3, r2]
  		Sensors.BME280_Internal.Status = BME280_Calib_Read(hi2c1, &BME280_internal_Calib_Data, I2C_long_timeout);
 800325e:	4c96      	ldr	r4, [pc, #600]	; (80034b8 <main+0x304>)
 8003260:	23c8      	movs	r3, #200	; 0xc8
 8003262:	9310      	str	r3, [sp, #64]	; 0x40
 8003264:	4b97      	ldr	r3, [pc, #604]	; (80034c4 <main+0x310>)
 8003266:	930f      	str	r3, [sp, #60]	; 0x3c
 8003268:	466b      	mov	r3, sp
 800326a:	0018      	movs	r0, r3
 800326c:	0023      	movs	r3, r4
 800326e:	3310      	adds	r3, #16
 8003270:	223c      	movs	r2, #60	; 0x3c
 8003272:	0019      	movs	r1, r3
 8003274:	f00b f984 	bl	800e580 <memcpy>
 8003278:	6820      	ldr	r0, [r4, #0]
 800327a:	6861      	ldr	r1, [r4, #4]
 800327c:	68a2      	ldr	r2, [r4, #8]
 800327e:	68e3      	ldr	r3, [r4, #12]
 8003280:	f009 fb16 	bl	800c8b0 <BME280_Calib_Read>
 8003284:	0003      	movs	r3, r0
 8003286:	0019      	movs	r1, r3
 8003288:	4b8d      	ldr	r3, [pc, #564]	; (80034c0 <main+0x30c>)
 800328a:	2230      	movs	r2, #48	; 0x30
 800328c:	5499      	strb	r1, [r3, r2]
  		Get_BME280_in_all_readings();
 800328e:	f7ff fe9f 	bl	8002fd0 <Get_BME280_in_all_readings>
  		Sensors.BME280_External.Status = BME280_Init(hi2c2, I2C_short_timeout);
  		Sensors.BME280_External.Status = BME280_Calib_Read(hi2c2, &BME280_external_Calib_Data, I2C_long_timeout);
  		Get_BME280_ex_all_readings();
  	}
*/
  	Sensors.MPU6050.Status = MPU6050_read_ID(hi2c1, &Sensors.MPU6050.ID, I2C_short_timeout);
 8003292:	4c89      	ldr	r4, [pc, #548]	; (80034b8 <main+0x304>)
 8003294:	2314      	movs	r3, #20
 8003296:	9310      	str	r3, [sp, #64]	; 0x40
 8003298:	4b8b      	ldr	r3, [pc, #556]	; (80034c8 <main+0x314>)
 800329a:	930f      	str	r3, [sp, #60]	; 0x3c
 800329c:	466b      	mov	r3, sp
 800329e:	0018      	movs	r0, r3
 80032a0:	0023      	movs	r3, r4
 80032a2:	3310      	adds	r3, #16
 80032a4:	223c      	movs	r2, #60	; 0x3c
 80032a6:	0019      	movs	r1, r3
 80032a8:	f00b f96a 	bl	800e580 <memcpy>
 80032ac:	6820      	ldr	r0, [r4, #0]
 80032ae:	6861      	ldr	r1, [r4, #4]
 80032b0:	68a2      	ldr	r2, [r4, #8]
 80032b2:	68e3      	ldr	r3, [r4, #12]
 80032b4:	f00a f997 	bl	800d5e6 <MPU6050_read_ID>
 80032b8:	0003      	movs	r3, r0
 80032ba:	0019      	movs	r1, r3
 80032bc:	4b80      	ldr	r3, [pc, #512]	; (80034c0 <main+0x30c>)
 80032be:	2260      	movs	r2, #96	; 0x60
 80032c0:	5499      	strb	r1, [r3, r2]
  	if (Sensors.MPU6050.Status == HAL_OK)
 80032c2:	4b7f      	ldr	r3, [pc, #508]	; (80034c0 <main+0x30c>)
 80032c4:	2260      	movs	r2, #96	; 0x60
 80032c6:	5c9b      	ldrb	r3, [r3, r2]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d117      	bne.n	80032fc <main+0x148>
  	{
  		Sensors.MPU6050.Status = MPU6050_Init(hi2c1, I2C_short_timeout);
 80032cc:	4c7a      	ldr	r4, [pc, #488]	; (80034b8 <main+0x304>)
 80032ce:	2314      	movs	r3, #20
 80032d0:	930f      	str	r3, [sp, #60]	; 0x3c
 80032d2:	466b      	mov	r3, sp
 80032d4:	0018      	movs	r0, r3
 80032d6:	0023      	movs	r3, r4
 80032d8:	3310      	adds	r3, #16
 80032da:	223c      	movs	r2, #60	; 0x3c
 80032dc:	0019      	movs	r1, r3
 80032de:	f00b f94f 	bl	800e580 <memcpy>
 80032e2:	6820      	ldr	r0, [r4, #0]
 80032e4:	6861      	ldr	r1, [r4, #4]
 80032e6:	68a2      	ldr	r2, [r4, #8]
 80032e8:	68e3      	ldr	r3, [r4, #12]
 80032ea:	f00a f8bd 	bl	800d468 <MPU6050_Init>
 80032ee:	0003      	movs	r3, r0
 80032f0:	0019      	movs	r1, r3
 80032f2:	4b73      	ldr	r3, [pc, #460]	; (80034c0 <main+0x30c>)
 80032f4:	2260      	movs	r2, #96	; 0x60
 80032f6:	5499      	strb	r1, [r3, r2]
  		Get_MPU6050_all_readings();
 80032f8:	f7ff fedc 	bl	80030b4 <Get_MPU6050_all_readings>
*/ //1.library




  	Sensors.QMC5883.Status = QMC_init(&QMC_Data, &hi2c1, 200);
 80032fc:	496e      	ldr	r1, [pc, #440]	; (80034b8 <main+0x304>)
 80032fe:	4b73      	ldr	r3, [pc, #460]	; (80034cc <main+0x318>)
 8003300:	22c8      	movs	r2, #200	; 0xc8
 8003302:	0018      	movs	r0, r3
 8003304:	f00a faae 	bl	800d864 <QMC_init>
 8003308:	0003      	movs	r3, r0
 800330a:	0019      	movs	r1, r3
 800330c:	4b6c      	ldr	r3, [pc, #432]	; (80034c0 <main+0x30c>)
 800330e:	22a0      	movs	r2, #160	; 0xa0
 8003310:	5499      	strb	r1, [r3, r2]



  	Data = MY_SDCard_SetUp();
 8003312:	4c6f      	ldr	r4, [pc, #444]	; (80034d0 <main+0x31c>)
 8003314:	003b      	movs	r3, r7
 8003316:	0018      	movs	r0, r3
 8003318:	f000 fbf0 	bl	8003afc <MY_SDCard_SetUp>
 800331c:	003a      	movs	r2, r7
 800331e:	0023      	movs	r3, r4
 8003320:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003322:	c313      	stmia	r3!, {r0, r1, r4}
 8003324:	ca03      	ldmia	r2!, {r0, r1}
 8003326:	c303      	stmia	r3!, {r0, r1}
  	HAL_TIM_Base_Start_IT(&htim3);
 8003328:	4b6a      	ldr	r3, [pc, #424]	; (80034d4 <main+0x320>)
 800332a:	0018      	movs	r0, r3
 800332c:	f004 f82e 	bl	800738c <HAL_TIM_Base_Start_IT>
  	HAL_UART_Receive_IT(&huart1, Rx_command1, 1);
 8003330:	4969      	ldr	r1, [pc, #420]	; (80034d8 <main+0x324>)
 8003332:	4b6a      	ldr	r3, [pc, #424]	; (80034dc <main+0x328>)
 8003334:	2201      	movs	r2, #1
 8003336:	0018      	movs	r0, r3
 8003338:	f004 fcca 	bl	8007cd0 <HAL_UART_Receive_IT>
  	HAL_UART_Receive_IT(&huart3, Rx_command3, 1);
 800333c:	4968      	ldr	r1, [pc, #416]	; (80034e0 <main+0x32c>)
 800333e:	4b69      	ldr	r3, [pc, #420]	; (80034e4 <main+0x330>)
 8003340:	2201      	movs	r2, #1
 8003342:	0018      	movs	r0, r3
 8003344:	f004 fcc4 	bl	8007cd0 <HAL_UART_Receive_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	switch(SM.state){
 8003348:	4b67      	ldr	r3, [pc, #412]	; (80034e8 <main+0x334>)
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	2b02      	cmp	r3, #2
 800334e:	d100      	bne.n	8003352 <main+0x19e>
 8003350:	e082      	b.n	8003458 <main+0x2a4>
 8003352:	dd00      	ble.n	8003356 <main+0x1a2>
 8003354:	e0a8      	b.n	80034a8 <main+0x2f4>
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <main+0x1ac>
 800335a:	2b01      	cmp	r3, #1
 800335c:	d029      	beq.n	80033b2 <main+0x1fe>
 800335e:	e0a3      	b.n	80034a8 <main+0x2f4>
		case SM_STATE_READ_SENSORS:
			if(tim3Flag == 1){
 8003360:	4b62      	ldr	r3, [pc, #392]	; (80034ec <main+0x338>)
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	2b01      	cmp	r3, #1
 8003366:	d11c      	bne.n	80033a2 <main+0x1ee>
				Get_BME280_in_all_readings();
 8003368:	f7ff fe32 	bl	8002fd0 <Get_BME280_in_all_readings>
				//Get_BME280_ex_all_readings();
	  	  		Get_MPU6050_all_readings();
 800336c:	f7ff fea2 	bl	80030b4 <Get_MPU6050_all_readings>
	  	  		Get_QMC5883_all_readings();
 8003370:	f7ff ff0a 	bl	8003188 <Get_QMC5883_all_readings>
	  	  		//QMC_read(&QMC_Data);

	  	  		HAL_RTC_GetTime(&hrtc, &systemRTCTime, RTC_FORMAT_BIN);
 8003374:	495e      	ldr	r1, [pc, #376]	; (80034f0 <main+0x33c>)
 8003376:	4b5f      	ldr	r3, [pc, #380]	; (80034f4 <main+0x340>)
 8003378:	2200      	movs	r2, #0
 800337a:	0018      	movs	r0, r3
 800337c:	f003 f874 	bl	8006468 <HAL_RTC_GetTime>
	  	  		HAL_RTC_GetDate(&hrtc, &systemRTCDate, RTC_FORMAT_BIN);
 8003380:	495d      	ldr	r1, [pc, #372]	; (80034f8 <main+0x344>)
 8003382:	4b5c      	ldr	r3, [pc, #368]	; (80034f4 <main+0x340>)
 8003384:	2200      	movs	r2, #0
 8003386:	0018      	movs	r0, r3
 8003388:	f003 f972 	bl	8006670 <HAL_RTC_GetDate>
	  	  		tim3Flag = 0;
 800338c:	4b57      	ldr	r3, [pc, #348]	; (80034ec <main+0x338>)
 800338e:	2200      	movs	r2, #0
 8003390:	701a      	strb	r2, [r3, #0]
	  	  		SM.nextState= SM_STATE_WRITE_TO_SD_CARD;
 8003392:	4b55      	ldr	r3, [pc, #340]	; (80034e8 <main+0x334>)
 8003394:	2201      	movs	r2, #1
 8003396:	705a      	strb	r2, [r3, #1]
	  	  		SM.state = SM.nextState;
 8003398:	4b53      	ldr	r3, [pc, #332]	; (80034e8 <main+0x334>)
 800339a:	785a      	ldrb	r2, [r3, #1]
 800339c:	4b52      	ldr	r3, [pc, #328]	; (80034e8 <main+0x334>)
 800339e:	701a      	strb	r2, [r3, #0]
	  	  		break;
 80033a0:	e088      	b.n	80034b4 <main+0x300>
	  	  	}
	  	  	//SM.nextState= SM_STATE_READ_SENSORS;
	  	  	SM.nextState= SM_STATE_WRITE_TO_SD_CARD;
 80033a2:	4b51      	ldr	r3, [pc, #324]	; (80034e8 <main+0x334>)
 80033a4:	2201      	movs	r2, #1
 80033a6:	705a      	strb	r2, [r3, #1]
	  	  	SM.state = SM.nextState;
 80033a8:	4b4f      	ldr	r3, [pc, #316]	; (80034e8 <main+0x334>)
 80033aa:	785a      	ldrb	r2, [r3, #1]
 80033ac:	4b4e      	ldr	r3, [pc, #312]	; (80034e8 <main+0x334>)
 80033ae:	701a      	strb	r2, [r3, #0]
	  	 break;
 80033b0:	e080      	b.n	80034b4 <main+0x300>
	  	 case SM_STATE_WRITE_TO_SD_CARD:
	  		 if((Data.statuss == 1) && (Data.statusSync == FR_OK)){
 80033b2:	4b47      	ldr	r3, [pc, #284]	; (80034d0 <main+0x31c>)
 80033b4:	791b      	ldrb	r3, [r3, #4]
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d145      	bne.n	8003448 <main+0x294>
 80033bc:	4b44      	ldr	r3, [pc, #272]	; (80034d0 <main+0x31c>)
 80033be:	78db      	ldrb	r3, [r3, #3]
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d140      	bne.n	8003448 <main+0x294>
	  			 char TempStr[100];
	  	  		 //sprintf(TempStr, "%9.2f  %9.2f  %9.2f  %9.2f  \n", Sensors.BME280_Internal.Temperature, Sensors.BME280_Internal.Humidity, Sensors.MPU650.Gyro_X, Sensors.MPU650.Gyro_Y);
	  			 sprintf(TempStr, "%d\t%d\t%d\t%3.2f\t%3.2f\n",systemRTCTime.Hours, systemRTCTime.Minutes, systemRTCTime.Seconds, Sensors.BME280_Internal.Temperature, Sensors.BME280_Internal.Pressure);
 80033c6:	4b4a      	ldr	r3, [pc, #296]	; (80034f0 <main+0x33c>)
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	469c      	mov	ip, r3
 80033cc:	4b48      	ldr	r3, [pc, #288]	; (80034f0 <main+0x33c>)
 80033ce:	785b      	ldrb	r3, [r3, #1]
 80033d0:	4698      	mov	r8, r3
 80033d2:	4b47      	ldr	r3, [pc, #284]	; (80034f0 <main+0x33c>)
 80033d4:	789b      	ldrb	r3, [r3, #2]
 80033d6:	001e      	movs	r6, r3
 80033d8:	4b39      	ldr	r3, [pc, #228]	; (80034c0 <main+0x30c>)
 80033da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033de:	4938      	ldr	r1, [pc, #224]	; (80034c0 <main+0x30c>)
 80033e0:	6c08      	ldr	r0, [r1, #64]	; 0x40
 80033e2:	6c49      	ldr	r1, [r1, #68]	; 0x44
 80033e4:	4d45      	ldr	r5, [pc, #276]	; (80034fc <main+0x348>)
 80033e6:	2418      	movs	r4, #24
 80033e8:	193c      	adds	r4, r7, r4
 80033ea:	9004      	str	r0, [sp, #16]
 80033ec:	9105      	str	r1, [sp, #20]
 80033ee:	9202      	str	r2, [sp, #8]
 80033f0:	9303      	str	r3, [sp, #12]
 80033f2:	9600      	str	r6, [sp, #0]
 80033f4:	4643      	mov	r3, r8
 80033f6:	4662      	mov	r2, ip
 80033f8:	0029      	movs	r1, r5
 80033fa:	0020      	movs	r0, r4
 80033fc:	f00b fd40 	bl	800ee80 <siprintf>
	  			 f_printf(&fil, TempStr);
 8003400:	2418      	movs	r4, #24
 8003402:	193a      	adds	r2, r7, r4
 8003404:	4b3e      	ldr	r3, [pc, #248]	; (8003500 <main+0x34c>)
 8003406:	0011      	movs	r1, r2
 8003408:	0018      	movs	r0, r3
 800340a:	f008 ff1d 	bl	800c248 <f_printf>
	  	  		 Data.statusSync = f_sync(&fil);
 800340e:	4b3c      	ldr	r3, [pc, #240]	; (8003500 <main+0x34c>)
 8003410:	0018      	movs	r0, r3
 8003412:	f008 fd19 	bl	800be48 <f_sync>
 8003416:	0003      	movs	r3, r0
 8003418:	001a      	movs	r2, r3
 800341a:	4b2d      	ldr	r3, [pc, #180]	; (80034d0 <main+0x31c>)
 800341c:	70da      	strb	r2, [r3, #3]
	  	  		 myCnt[1]++;
 800341e:	4b39      	ldr	r3, [pc, #228]	; (8003504 <main+0x350>)
 8003420:	885b      	ldrh	r3, [r3, #2]
 8003422:	3301      	adds	r3, #1
 8003424:	b29a      	uxth	r2, r3
 8003426:	4b37      	ldr	r3, [pc, #220]	; (8003504 <main+0x350>)
 8003428:	805a      	strh	r2, [r3, #2]
	  	  		 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 800342a:	2380      	movs	r3, #128	; 0x80
 800342c:	015b      	lsls	r3, r3, #5
 800342e:	4a36      	ldr	r2, [pc, #216]	; (8003508 <main+0x354>)
 8003430:	0019      	movs	r1, r3
 8003432:	0010      	movs	r0, r2
 8003434:	f001 fb73 	bl	8004b1e <HAL_GPIO_TogglePin>
	  	  		 SM.nextState= SM_STATE_SEND_DATA_TO_COM;
 8003438:	4b2b      	ldr	r3, [pc, #172]	; (80034e8 <main+0x334>)
 800343a:	2202      	movs	r2, #2
 800343c:	705a      	strb	r2, [r3, #1]
	  	  		 SM.state = SM.nextState;
 800343e:	4b2a      	ldr	r3, [pc, #168]	; (80034e8 <main+0x334>)
 8003440:	785a      	ldrb	r2, [r3, #1]
 8003442:	4b29      	ldr	r3, [pc, #164]	; (80034e8 <main+0x334>)
 8003444:	701a      	strb	r2, [r3, #0]
	  	  		 break;
 8003446:	e035      	b.n	80034b4 <main+0x300>
	  	  	  }
	  	  	  //SM.nextState= SM_STATE_SEND_DATA_TO_COM;
	  		  SM.nextState= SM_STATE_READ_SENSORS;
 8003448:	4b27      	ldr	r3, [pc, #156]	; (80034e8 <main+0x334>)
 800344a:	2200      	movs	r2, #0
 800344c:	705a      	strb	r2, [r3, #1]
	  	  	  SM.state = SM.nextState;
 800344e:	4b26      	ldr	r3, [pc, #152]	; (80034e8 <main+0x334>)
 8003450:	785a      	ldrb	r2, [r3, #1]
 8003452:	4b25      	ldr	r3, [pc, #148]	; (80034e8 <main+0x334>)
 8003454:	701a      	strb	r2, [r3, #0]
	  	 break;
 8003456:	e02d      	b.n	80034b4 <main+0x300>
	  	 case SM_STATE_SEND_DATA_TO_COM:
	  		 memset(Data_to_send, 0, sizeof(Data_to_send));
 8003458:	4b2c      	ldr	r3, [pc, #176]	; (800350c <main+0x358>)
 800345a:	2232      	movs	r2, #50	; 0x32
 800345c:	2100      	movs	r1, #0
 800345e:	0018      	movs	r0, r3
 8003460:	f00b f897 	bl	800e592 <memset>
	  		 char TempStr[20];
	  		 sprintf(TempStr, "%.2f", Sensors.BME280_Internal.Temperature);
 8003464:	4b16      	ldr	r3, [pc, #88]	; (80034c0 <main+0x30c>)
 8003466:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800346a:	4929      	ldr	r1, [pc, #164]	; (8003510 <main+0x35c>)
 800346c:	247c      	movs	r4, #124	; 0x7c
 800346e:	1938      	adds	r0, r7, r4
 8003470:	f00b fd06 	bl	800ee80 <siprintf>
	  		 strcat(Data_to_send, TempStr);
 8003474:	193a      	adds	r2, r7, r4
 8003476:	4b25      	ldr	r3, [pc, #148]	; (800350c <main+0x358>)
 8003478:	0011      	movs	r1, r2
 800347a:	0018      	movs	r0, r3
 800347c:	f00b fd20 	bl	800eec0 <strcat>
	  		 HAL_UART_Transmit_IT(&huart1,Data_to_send, 5);
 8003480:	4922      	ldr	r1, [pc, #136]	; (800350c <main+0x358>)
 8003482:	4b16      	ldr	r3, [pc, #88]	; (80034dc <main+0x328>)
 8003484:	2205      	movs	r2, #5
 8003486:	0018      	movs	r0, r3
 8003488:	f004 fba2 	bl	8007bd0 <HAL_UART_Transmit_IT>
	  		 SM.nextState= SM_STATE_READ_SENSORS;
 800348c:	4b16      	ldr	r3, [pc, #88]	; (80034e8 <main+0x334>)
 800348e:	2200      	movs	r2, #0
 8003490:	705a      	strb	r2, [r3, #1]
	  		 SM.state = SM.nextState;
 8003492:	4b15      	ldr	r3, [pc, #84]	; (80034e8 <main+0x334>)
 8003494:	785a      	ldrb	r2, [r3, #1]
 8003496:	4b14      	ldr	r3, [pc, #80]	; (80034e8 <main+0x334>)
 8003498:	701a      	strb	r2, [r3, #0]
	  		 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 800349a:	2380      	movs	r3, #128	; 0x80
 800349c:	019b      	lsls	r3, r3, #6
 800349e:	4a1a      	ldr	r2, [pc, #104]	; (8003508 <main+0x354>)
 80034a0:	0019      	movs	r1, r3
 80034a2:	0010      	movs	r0, r2
 80034a4:	f001 fb3b 	bl	8004b1e <HAL_GPIO_TogglePin>
	  	 default:
	  		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 80034a8:	4b17      	ldr	r3, [pc, #92]	; (8003508 <main+0x354>)
 80034aa:	2201      	movs	r2, #1
 80034ac:	2104      	movs	r1, #4
 80034ae:	0018      	movs	r0, r3
 80034b0:	f001 fb18 	bl	8004ae4 <HAL_GPIO_WritePin>
	switch(SM.state){
 80034b4:	e748      	b.n	8003348 <main+0x194>
 80034b6:	46c0      	nop			; (mov r8, r8)
 80034b8:	20000214 	.word	0x20000214
 80034bc:	20000539 	.word	0x20000539
 80034c0:	20000508 	.word	0x20000508
 80034c4:	2000269c 	.word	0x2000269c
 80034c8:	20000569 	.word	0x20000569
 80034cc:	200026d8 	.word	0x200026d8
 80034d0:	2000266c 	.word	0x2000266c
 80034d4:	20000330 	.word	0x20000330
 80034d8:	20002664 	.word	0x20002664
 80034dc:	20000378 	.word	0x20000378
 80034e0:	20002668 	.word	0x20002668
 80034e4:	20000480 	.word	0x20000480
 80034e8:	20002698 	.word	0x20002698
 80034ec:	200026c0 	.word	0x200026c0
 80034f0:	20002684 	.word	0x20002684
 80034f4:	200002ac 	.word	0x200002ac
 80034f8:	20002680 	.word	0x20002680
 80034fc:	080125e0 	.word	0x080125e0
 8003500:	20001604 	.word	0x20001604
 8003504:	200026c4 	.word	0x200026c4
 8003508:	48000400 	.word	0x48000400
 800350c:	20002630 	.word	0x20002630
 8003510:	080125f8 	.word	0x080125f8

08003514 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003514:	b590      	push	{r4, r7, lr}
 8003516:	b095      	sub	sp, #84	; 0x54
 8003518:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800351a:	2420      	movs	r4, #32
 800351c:	193b      	adds	r3, r7, r4
 800351e:	0018      	movs	r0, r3
 8003520:	2330      	movs	r3, #48	; 0x30
 8003522:	001a      	movs	r2, r3
 8003524:	2100      	movs	r1, #0
 8003526:	f00b f834 	bl	800e592 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800352a:	2310      	movs	r3, #16
 800352c:	18fb      	adds	r3, r7, r3
 800352e:	0018      	movs	r0, r3
 8003530:	2310      	movs	r3, #16
 8003532:	001a      	movs	r2, r3
 8003534:	2100      	movs	r1, #0
 8003536:	f00b f82c 	bl	800e592 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800353a:	003b      	movs	r3, r7
 800353c:	0018      	movs	r0, r3
 800353e:	2310      	movs	r3, #16
 8003540:	001a      	movs	r2, r3
 8003542:	2100      	movs	r1, #0
 8003544:	f00b f825 	bl	800e592 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003548:	0021      	movs	r1, r4
 800354a:	187b      	adds	r3, r7, r1
 800354c:	220a      	movs	r2, #10
 800354e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003550:	187b      	adds	r3, r7, r1
 8003552:	2201      	movs	r2, #1
 8003554:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003556:	187b      	adds	r3, r7, r1
 8003558:	2210      	movs	r2, #16
 800355a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800355c:	187b      	adds	r3, r7, r1
 800355e:	2201      	movs	r2, #1
 8003560:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003562:	187b      	adds	r3, r7, r1
 8003564:	2202      	movs	r2, #2
 8003566:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003568:	187b      	adds	r3, r7, r1
 800356a:	2280      	movs	r2, #128	; 0x80
 800356c:	0212      	lsls	r2, r2, #8
 800356e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8003570:	187b      	adds	r3, r7, r1
 8003572:	2280      	movs	r2, #128	; 0x80
 8003574:	0312      	lsls	r2, r2, #12
 8003576:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8003578:	187b      	adds	r3, r7, r1
 800357a:	2200      	movs	r2, #0
 800357c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800357e:	187b      	adds	r3, r7, r1
 8003580:	0018      	movs	r0, r3
 8003582:	f002 f8e5 	bl	8005750 <HAL_RCC_OscConfig>
 8003586:	1e03      	subs	r3, r0, #0
 8003588:	d001      	beq.n	800358e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800358a:	f000 fbfd 	bl	8003d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800358e:	2110      	movs	r1, #16
 8003590:	187b      	adds	r3, r7, r1
 8003592:	2207      	movs	r2, #7
 8003594:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003596:	187b      	adds	r3, r7, r1
 8003598:	2202      	movs	r2, #2
 800359a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800359c:	187b      	adds	r3, r7, r1
 800359e:	2200      	movs	r2, #0
 80035a0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80035a2:	187b      	adds	r3, r7, r1
 80035a4:	2200      	movs	r2, #0
 80035a6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80035a8:	187b      	adds	r3, r7, r1
 80035aa:	2101      	movs	r1, #1
 80035ac:	0018      	movs	r0, r3
 80035ae:	f002 fbed 	bl	8005d8c <HAL_RCC_ClockConfig>
 80035b2:	1e03      	subs	r3, r0, #0
 80035b4:	d001      	beq.n	80035ba <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80035b6:	f000 fbe7 	bl	8003d88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80035ba:	003b      	movs	r3, r7
 80035bc:	4a0b      	ldr	r2, [pc, #44]	; (80035ec <SystemClock_Config+0xd8>)
 80035be:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80035c0:	003b      	movs	r3, r7
 80035c2:	2200      	movs	r2, #0
 80035c4:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 80035c6:	003b      	movs	r3, r7
 80035c8:	2210      	movs	r2, #16
 80035ca:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80035cc:	003b      	movs	r3, r7
 80035ce:	2280      	movs	r2, #128	; 0x80
 80035d0:	0092      	lsls	r2, r2, #2
 80035d2:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035d4:	003b      	movs	r3, r7
 80035d6:	0018      	movs	r0, r3
 80035d8:	f002 fd28 	bl	800602c <HAL_RCCEx_PeriphCLKConfig>
 80035dc:	1e03      	subs	r3, r0, #0
 80035de:	d001      	beq.n	80035e4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80035e0:	f000 fbd2 	bl	8003d88 <Error_Handler>
  }
}
 80035e4:	46c0      	nop			; (mov r8, r8)
 80035e6:	46bd      	mov	sp, r7
 80035e8:	b015      	add	sp, #84	; 0x54
 80035ea:	bd90      	pop	{r4, r7, pc}
 80035ec:	00010021 	.word	0x00010021

080035f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80035f4:	4b1b      	ldr	r3, [pc, #108]	; (8003664 <MX_I2C1_Init+0x74>)
 80035f6:	4a1c      	ldr	r2, [pc, #112]	; (8003668 <MX_I2C1_Init+0x78>)
 80035f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80035fa:	4b1a      	ldr	r3, [pc, #104]	; (8003664 <MX_I2C1_Init+0x74>)
 80035fc:	4a1b      	ldr	r2, [pc, #108]	; (800366c <MX_I2C1_Init+0x7c>)
 80035fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003600:	4b18      	ldr	r3, [pc, #96]	; (8003664 <MX_I2C1_Init+0x74>)
 8003602:	2200      	movs	r2, #0
 8003604:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003606:	4b17      	ldr	r3, [pc, #92]	; (8003664 <MX_I2C1_Init+0x74>)
 8003608:	2201      	movs	r2, #1
 800360a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800360c:	4b15      	ldr	r3, [pc, #84]	; (8003664 <MX_I2C1_Init+0x74>)
 800360e:	2200      	movs	r2, #0
 8003610:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003612:	4b14      	ldr	r3, [pc, #80]	; (8003664 <MX_I2C1_Init+0x74>)
 8003614:	2200      	movs	r2, #0
 8003616:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003618:	4b12      	ldr	r3, [pc, #72]	; (8003664 <MX_I2C1_Init+0x74>)
 800361a:	2200      	movs	r2, #0
 800361c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800361e:	4b11      	ldr	r3, [pc, #68]	; (8003664 <MX_I2C1_Init+0x74>)
 8003620:	2200      	movs	r2, #0
 8003622:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003624:	4b0f      	ldr	r3, [pc, #60]	; (8003664 <MX_I2C1_Init+0x74>)
 8003626:	2200      	movs	r2, #0
 8003628:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800362a:	4b0e      	ldr	r3, [pc, #56]	; (8003664 <MX_I2C1_Init+0x74>)
 800362c:	0018      	movs	r0, r3
 800362e:	f001 faad 	bl	8004b8c <HAL_I2C_Init>
 8003632:	1e03      	subs	r3, r0, #0
 8003634:	d001      	beq.n	800363a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003636:	f000 fba7 	bl	8003d88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800363a:	4b0a      	ldr	r3, [pc, #40]	; (8003664 <MX_I2C1_Init+0x74>)
 800363c:	2100      	movs	r1, #0
 800363e:	0018      	movs	r0, r3
 8003640:	f001 ffee 	bl	8005620 <HAL_I2CEx_ConfigAnalogFilter>
 8003644:	1e03      	subs	r3, r0, #0
 8003646:	d001      	beq.n	800364c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003648:	f000 fb9e 	bl	8003d88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800364c:	4b05      	ldr	r3, [pc, #20]	; (8003664 <MX_I2C1_Init+0x74>)
 800364e:	2100      	movs	r1, #0
 8003650:	0018      	movs	r0, r3
 8003652:	f002 f831 	bl	80056b8 <HAL_I2CEx_ConfigDigitalFilter>
 8003656:	1e03      	subs	r3, r0, #0
 8003658:	d001      	beq.n	800365e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800365a:	f000 fb95 	bl	8003d88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800365e:	46c0      	nop			; (mov r8, r8)
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	20000214 	.word	0x20000214
 8003668:	40005400 	.word	0x40005400
 800366c:	00707cbb 	.word	0x00707cbb

08003670 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003674:	4b1b      	ldr	r3, [pc, #108]	; (80036e4 <MX_I2C2_Init+0x74>)
 8003676:	4a1c      	ldr	r2, [pc, #112]	; (80036e8 <MX_I2C2_Init+0x78>)
 8003678:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x003038FF;
 800367a:	4b1a      	ldr	r3, [pc, #104]	; (80036e4 <MX_I2C2_Init+0x74>)
 800367c:	4a1b      	ldr	r2, [pc, #108]	; (80036ec <MX_I2C2_Init+0x7c>)
 800367e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003680:	4b18      	ldr	r3, [pc, #96]	; (80036e4 <MX_I2C2_Init+0x74>)
 8003682:	2200      	movs	r2, #0
 8003684:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003686:	4b17      	ldr	r3, [pc, #92]	; (80036e4 <MX_I2C2_Init+0x74>)
 8003688:	2201      	movs	r2, #1
 800368a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800368c:	4b15      	ldr	r3, [pc, #84]	; (80036e4 <MX_I2C2_Init+0x74>)
 800368e:	2200      	movs	r2, #0
 8003690:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8003692:	4b14      	ldr	r3, [pc, #80]	; (80036e4 <MX_I2C2_Init+0x74>)
 8003694:	2200      	movs	r2, #0
 8003696:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003698:	4b12      	ldr	r3, [pc, #72]	; (80036e4 <MX_I2C2_Init+0x74>)
 800369a:	2200      	movs	r2, #0
 800369c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800369e:	4b11      	ldr	r3, [pc, #68]	; (80036e4 <MX_I2C2_Init+0x74>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036a4:	4b0f      	ldr	r3, [pc, #60]	; (80036e4 <MX_I2C2_Init+0x74>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80036aa:	4b0e      	ldr	r3, [pc, #56]	; (80036e4 <MX_I2C2_Init+0x74>)
 80036ac:	0018      	movs	r0, r3
 80036ae:	f001 fa6d 	bl	8004b8c <HAL_I2C_Init>
 80036b2:	1e03      	subs	r3, r0, #0
 80036b4:	d001      	beq.n	80036ba <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80036b6:	f000 fb67 	bl	8003d88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80036ba:	4b0a      	ldr	r3, [pc, #40]	; (80036e4 <MX_I2C2_Init+0x74>)
 80036bc:	2100      	movs	r1, #0
 80036be:	0018      	movs	r0, r3
 80036c0:	f001 ffae 	bl	8005620 <HAL_I2CEx_ConfigAnalogFilter>
 80036c4:	1e03      	subs	r3, r0, #0
 80036c6:	d001      	beq.n	80036cc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80036c8:	f000 fb5e 	bl	8003d88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80036cc:	4b05      	ldr	r3, [pc, #20]	; (80036e4 <MX_I2C2_Init+0x74>)
 80036ce:	2100      	movs	r1, #0
 80036d0:	0018      	movs	r0, r3
 80036d2:	f001 fff1 	bl	80056b8 <HAL_I2CEx_ConfigDigitalFilter>
 80036d6:	1e03      	subs	r3, r0, #0
 80036d8:	d001      	beq.n	80036de <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80036da:	f000 fb55 	bl	8003d88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	20000260 	.word	0x20000260
 80036e8:	40005800 	.word	0x40005800
 80036ec:	003038ff 	.word	0x003038ff

080036f0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b086      	sub	sp, #24
 80036f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80036f6:	1d3b      	adds	r3, r7, #4
 80036f8:	0018      	movs	r0, r3
 80036fa:	2314      	movs	r3, #20
 80036fc:	001a      	movs	r2, r3
 80036fe:	2100      	movs	r1, #0
 8003700:	f00a ff47 	bl	800e592 <memset>
  RTC_DateTypeDef sDate = {0};
 8003704:	003b      	movs	r3, r7
 8003706:	2200      	movs	r2, #0
 8003708:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800370a:	4b28      	ldr	r3, [pc, #160]	; (80037ac <MX_RTC_Init+0xbc>)
 800370c:	4a28      	ldr	r2, [pc, #160]	; (80037b0 <MX_RTC_Init+0xc0>)
 800370e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003710:	4b26      	ldr	r3, [pc, #152]	; (80037ac <MX_RTC_Init+0xbc>)
 8003712:	2200      	movs	r2, #0
 8003714:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003716:	4b25      	ldr	r3, [pc, #148]	; (80037ac <MX_RTC_Init+0xbc>)
 8003718:	227f      	movs	r2, #127	; 0x7f
 800371a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800371c:	4b23      	ldr	r3, [pc, #140]	; (80037ac <MX_RTC_Init+0xbc>)
 800371e:	22ff      	movs	r2, #255	; 0xff
 8003720:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003722:	4b22      	ldr	r3, [pc, #136]	; (80037ac <MX_RTC_Init+0xbc>)
 8003724:	2200      	movs	r2, #0
 8003726:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003728:	4b20      	ldr	r3, [pc, #128]	; (80037ac <MX_RTC_Init+0xbc>)
 800372a:	2200      	movs	r2, #0
 800372c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800372e:	4b1f      	ldr	r3, [pc, #124]	; (80037ac <MX_RTC_Init+0xbc>)
 8003730:	2200      	movs	r2, #0
 8003732:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003734:	4b1d      	ldr	r3, [pc, #116]	; (80037ac <MX_RTC_Init+0xbc>)
 8003736:	0018      	movs	r0, r3
 8003738:	f002 fd46 	bl	80061c8 <HAL_RTC_Init>
 800373c:	1e03      	subs	r3, r0, #0
 800373e:	d001      	beq.n	8003744 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8003740:	f000 fb22 	bl	8003d88 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003744:	1d3b      	adds	r3, r7, #4
 8003746:	2200      	movs	r2, #0
 8003748:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800374a:	1d3b      	adds	r3, r7, #4
 800374c:	2200      	movs	r2, #0
 800374e:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8003750:	1d3b      	adds	r3, r7, #4
 8003752:	2200      	movs	r2, #0
 8003754:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003756:	1d3b      	adds	r3, r7, #4
 8003758:	2200      	movs	r2, #0
 800375a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800375c:	1d3b      	adds	r3, r7, #4
 800375e:	2200      	movs	r2, #0
 8003760:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003762:	1d39      	adds	r1, r7, #4
 8003764:	4b11      	ldr	r3, [pc, #68]	; (80037ac <MX_RTC_Init+0xbc>)
 8003766:	2201      	movs	r2, #1
 8003768:	0018      	movs	r0, r3
 800376a:	f002 fdc1 	bl	80062f0 <HAL_RTC_SetTime>
 800376e:	1e03      	subs	r3, r0, #0
 8003770:	d001      	beq.n	8003776 <MX_RTC_Init+0x86>
  {
    Error_Handler();
 8003772:	f000 fb09 	bl	8003d88 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8003776:	003b      	movs	r3, r7
 8003778:	2206      	movs	r2, #6
 800377a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_FEBRUARY;
 800377c:	003b      	movs	r3, r7
 800377e:	2202      	movs	r2, #2
 8003780:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x25;
 8003782:	003b      	movs	r3, r7
 8003784:	2225      	movs	r2, #37	; 0x25
 8003786:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x23;
 8003788:	003b      	movs	r3, r7
 800378a:	2223      	movs	r2, #35	; 0x23
 800378c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800378e:	0039      	movs	r1, r7
 8003790:	4b06      	ldr	r3, [pc, #24]	; (80037ac <MX_RTC_Init+0xbc>)
 8003792:	2201      	movs	r2, #1
 8003794:	0018      	movs	r0, r3
 8003796:	f002 fec5 	bl	8006524 <HAL_RTC_SetDate>
 800379a:	1e03      	subs	r3, r0, #0
 800379c:	d001      	beq.n	80037a2 <MX_RTC_Init+0xb2>
  {
    Error_Handler();
 800379e:	f000 faf3 	bl	8003d88 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80037a2:	46c0      	nop			; (mov r8, r8)
 80037a4:	46bd      	mov	sp, r7
 80037a6:	b006      	add	sp, #24
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	46c0      	nop			; (mov r8, r8)
 80037ac:	200002ac 	.word	0x200002ac
 80037b0:	40002800 	.word	0x40002800

080037b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80037b8:	4b1b      	ldr	r3, [pc, #108]	; (8003828 <MX_SPI1_Init+0x74>)
 80037ba:	4a1c      	ldr	r2, [pc, #112]	; (800382c <MX_SPI1_Init+0x78>)
 80037bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80037be:	4b1a      	ldr	r3, [pc, #104]	; (8003828 <MX_SPI1_Init+0x74>)
 80037c0:	2282      	movs	r2, #130	; 0x82
 80037c2:	0052      	lsls	r2, r2, #1
 80037c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80037c6:	4b18      	ldr	r3, [pc, #96]	; (8003828 <MX_SPI1_Init+0x74>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80037cc:	4b16      	ldr	r3, [pc, #88]	; (8003828 <MX_SPI1_Init+0x74>)
 80037ce:	22e0      	movs	r2, #224	; 0xe0
 80037d0:	00d2      	lsls	r2, r2, #3
 80037d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80037d4:	4b14      	ldr	r3, [pc, #80]	; (8003828 <MX_SPI1_Init+0x74>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80037da:	4b13      	ldr	r3, [pc, #76]	; (8003828 <MX_SPI1_Init+0x74>)
 80037dc:	2200      	movs	r2, #0
 80037de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80037e0:	4b11      	ldr	r3, [pc, #68]	; (8003828 <MX_SPI1_Init+0x74>)
 80037e2:	2280      	movs	r2, #128	; 0x80
 80037e4:	0092      	lsls	r2, r2, #2
 80037e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80037e8:	4b0f      	ldr	r3, [pc, #60]	; (8003828 <MX_SPI1_Init+0x74>)
 80037ea:	2220      	movs	r2, #32
 80037ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80037ee:	4b0e      	ldr	r3, [pc, #56]	; (8003828 <MX_SPI1_Init+0x74>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80037f4:	4b0c      	ldr	r3, [pc, #48]	; (8003828 <MX_SPI1_Init+0x74>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037fa:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <MX_SPI1_Init+0x74>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003800:	4b09      	ldr	r3, [pc, #36]	; (8003828 <MX_SPI1_Init+0x74>)
 8003802:	2207      	movs	r2, #7
 8003804:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003806:	4b08      	ldr	r3, [pc, #32]	; (8003828 <MX_SPI1_Init+0x74>)
 8003808:	2200      	movs	r2, #0
 800380a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800380c:	4b06      	ldr	r3, [pc, #24]	; (8003828 <MX_SPI1_Init+0x74>)
 800380e:	2208      	movs	r2, #8
 8003810:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003812:	4b05      	ldr	r3, [pc, #20]	; (8003828 <MX_SPI1_Init+0x74>)
 8003814:	0018      	movs	r0, r3
 8003816:	f003 f811 	bl	800683c <HAL_SPI_Init>
 800381a:	1e03      	subs	r3, r0, #0
 800381c:	d001      	beq.n	8003822 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800381e:	f000 fab3 	bl	8003d88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	200002cc 	.word	0x200002cc
 800382c:	40013000 	.word	0x40013000

08003830 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003836:	2308      	movs	r3, #8
 8003838:	18fb      	adds	r3, r7, r3
 800383a:	0018      	movs	r0, r3
 800383c:	2310      	movs	r3, #16
 800383e:	001a      	movs	r2, r3
 8003840:	2100      	movs	r1, #0
 8003842:	f00a fea6 	bl	800e592 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003846:	003b      	movs	r3, r7
 8003848:	0018      	movs	r0, r3
 800384a:	2308      	movs	r3, #8
 800384c:	001a      	movs	r2, r3
 800384e:	2100      	movs	r1, #0
 8003850:	f00a fe9f 	bl	800e592 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003854:	4b1f      	ldr	r3, [pc, #124]	; (80038d4 <MX_TIM3_Init+0xa4>)
 8003856:	4a20      	ldr	r2, [pc, #128]	; (80038d8 <MX_TIM3_Init+0xa8>)
 8003858:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000;
 800385a:	4b1e      	ldr	r3, [pc, #120]	; (80038d4 <MX_TIM3_Init+0xa4>)
 800385c:	22fa      	movs	r2, #250	; 0xfa
 800385e:	01d2      	lsls	r2, r2, #7
 8003860:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003862:	4b1c      	ldr	r3, [pc, #112]	; (80038d4 <MX_TIM3_Init+0xa4>)
 8003864:	2200      	movs	r2, #0
 8003866:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8003868:	4b1a      	ldr	r3, [pc, #104]	; (80038d4 <MX_TIM3_Init+0xa4>)
 800386a:	22fa      	movs	r2, #250	; 0xfa
 800386c:	0092      	lsls	r2, r2, #2
 800386e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003870:	4b18      	ldr	r3, [pc, #96]	; (80038d4 <MX_TIM3_Init+0xa4>)
 8003872:	2200      	movs	r2, #0
 8003874:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003876:	4b17      	ldr	r3, [pc, #92]	; (80038d4 <MX_TIM3_Init+0xa4>)
 8003878:	2200      	movs	r2, #0
 800387a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800387c:	4b15      	ldr	r3, [pc, #84]	; (80038d4 <MX_TIM3_Init+0xa4>)
 800387e:	0018      	movs	r0, r3
 8003880:	f003 fd34 	bl	80072ec <HAL_TIM_Base_Init>
 8003884:	1e03      	subs	r3, r0, #0
 8003886:	d001      	beq.n	800388c <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8003888:	f000 fa7e 	bl	8003d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800388c:	2108      	movs	r1, #8
 800388e:	187b      	adds	r3, r7, r1
 8003890:	2280      	movs	r2, #128	; 0x80
 8003892:	0152      	lsls	r2, r2, #5
 8003894:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003896:	187a      	adds	r2, r7, r1
 8003898:	4b0e      	ldr	r3, [pc, #56]	; (80038d4 <MX_TIM3_Init+0xa4>)
 800389a:	0011      	movs	r1, r2
 800389c:	0018      	movs	r0, r3
 800389e:	f003 fed7 	bl	8007650 <HAL_TIM_ConfigClockSource>
 80038a2:	1e03      	subs	r3, r0, #0
 80038a4:	d001      	beq.n	80038aa <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80038a6:	f000 fa6f 	bl	8003d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038aa:	003b      	movs	r3, r7
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038b0:	003b      	movs	r3, r7
 80038b2:	2200      	movs	r2, #0
 80038b4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80038b6:	003a      	movs	r2, r7
 80038b8:	4b06      	ldr	r3, [pc, #24]	; (80038d4 <MX_TIM3_Init+0xa4>)
 80038ba:	0011      	movs	r1, r2
 80038bc:	0018      	movs	r0, r3
 80038be:	f004 f8cb 	bl	8007a58 <HAL_TIMEx_MasterConfigSynchronization>
 80038c2:	1e03      	subs	r3, r0, #0
 80038c4:	d001      	beq.n	80038ca <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80038c6:	f000 fa5f 	bl	8003d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80038ca:	46c0      	nop			; (mov r8, r8)
 80038cc:	46bd      	mov	sp, r7
 80038ce:	b006      	add	sp, #24
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	46c0      	nop			; (mov r8, r8)
 80038d4:	20000330 	.word	0x20000330
 80038d8:	40000400 	.word	0x40000400

080038dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80038e0:	4b14      	ldr	r3, [pc, #80]	; (8003934 <MX_USART1_UART_Init+0x58>)
 80038e2:	4a15      	ldr	r2, [pc, #84]	; (8003938 <MX_USART1_UART_Init+0x5c>)
 80038e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80038e6:	4b13      	ldr	r3, [pc, #76]	; (8003934 <MX_USART1_UART_Init+0x58>)
 80038e8:	2296      	movs	r2, #150	; 0x96
 80038ea:	0192      	lsls	r2, r2, #6
 80038ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80038ee:	4b11      	ldr	r3, [pc, #68]	; (8003934 <MX_USART1_UART_Init+0x58>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80038f4:	4b0f      	ldr	r3, [pc, #60]	; (8003934 <MX_USART1_UART_Init+0x58>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80038fa:	4b0e      	ldr	r3, [pc, #56]	; (8003934 <MX_USART1_UART_Init+0x58>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003900:	4b0c      	ldr	r3, [pc, #48]	; (8003934 <MX_USART1_UART_Init+0x58>)
 8003902:	220c      	movs	r2, #12
 8003904:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003906:	4b0b      	ldr	r3, [pc, #44]	; (8003934 <MX_USART1_UART_Init+0x58>)
 8003908:	2200      	movs	r2, #0
 800390a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800390c:	4b09      	ldr	r3, [pc, #36]	; (8003934 <MX_USART1_UART_Init+0x58>)
 800390e:	2200      	movs	r2, #0
 8003910:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003912:	4b08      	ldr	r3, [pc, #32]	; (8003934 <MX_USART1_UART_Init+0x58>)
 8003914:	2200      	movs	r2, #0
 8003916:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003918:	4b06      	ldr	r3, [pc, #24]	; (8003934 <MX_USART1_UART_Init+0x58>)
 800391a:	2200      	movs	r2, #0
 800391c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800391e:	4b05      	ldr	r3, [pc, #20]	; (8003934 <MX_USART1_UART_Init+0x58>)
 8003920:	0018      	movs	r0, r3
 8003922:	f004 f901 	bl	8007b28 <HAL_UART_Init>
 8003926:	1e03      	subs	r3, r0, #0
 8003928:	d001      	beq.n	800392e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800392a:	f000 fa2d 	bl	8003d88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800392e:	46c0      	nop			; (mov r8, r8)
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	20000378 	.word	0x20000378
 8003938:	40013800 	.word	0x40013800

0800393c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003940:	4b14      	ldr	r3, [pc, #80]	; (8003994 <MX_USART2_UART_Init+0x58>)
 8003942:	4a15      	ldr	r2, [pc, #84]	; (8003998 <MX_USART2_UART_Init+0x5c>)
 8003944:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003946:	4b13      	ldr	r3, [pc, #76]	; (8003994 <MX_USART2_UART_Init+0x58>)
 8003948:	2296      	movs	r2, #150	; 0x96
 800394a:	0192      	lsls	r2, r2, #6
 800394c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800394e:	4b11      	ldr	r3, [pc, #68]	; (8003994 <MX_USART2_UART_Init+0x58>)
 8003950:	2200      	movs	r2, #0
 8003952:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003954:	4b0f      	ldr	r3, [pc, #60]	; (8003994 <MX_USART2_UART_Init+0x58>)
 8003956:	2200      	movs	r2, #0
 8003958:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800395a:	4b0e      	ldr	r3, [pc, #56]	; (8003994 <MX_USART2_UART_Init+0x58>)
 800395c:	2200      	movs	r2, #0
 800395e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003960:	4b0c      	ldr	r3, [pc, #48]	; (8003994 <MX_USART2_UART_Init+0x58>)
 8003962:	220c      	movs	r2, #12
 8003964:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003966:	4b0b      	ldr	r3, [pc, #44]	; (8003994 <MX_USART2_UART_Init+0x58>)
 8003968:	2200      	movs	r2, #0
 800396a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800396c:	4b09      	ldr	r3, [pc, #36]	; (8003994 <MX_USART2_UART_Init+0x58>)
 800396e:	2200      	movs	r2, #0
 8003970:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003972:	4b08      	ldr	r3, [pc, #32]	; (8003994 <MX_USART2_UART_Init+0x58>)
 8003974:	2200      	movs	r2, #0
 8003976:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003978:	4b06      	ldr	r3, [pc, #24]	; (8003994 <MX_USART2_UART_Init+0x58>)
 800397a:	2200      	movs	r2, #0
 800397c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800397e:	4b05      	ldr	r3, [pc, #20]	; (8003994 <MX_USART2_UART_Init+0x58>)
 8003980:	0018      	movs	r0, r3
 8003982:	f004 f8d1 	bl	8007b28 <HAL_UART_Init>
 8003986:	1e03      	subs	r3, r0, #0
 8003988:	d001      	beq.n	800398e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800398a:	f000 f9fd 	bl	8003d88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	200003fc 	.word	0x200003fc
 8003998:	40004400 	.word	0x40004400

0800399c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80039a0:	4b14      	ldr	r3, [pc, #80]	; (80039f4 <MX_USART3_UART_Init+0x58>)
 80039a2:	4a15      	ldr	r2, [pc, #84]	; (80039f8 <MX_USART3_UART_Init+0x5c>)
 80039a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80039a6:	4b13      	ldr	r3, [pc, #76]	; (80039f4 <MX_USART3_UART_Init+0x58>)
 80039a8:	2296      	movs	r2, #150	; 0x96
 80039aa:	0192      	lsls	r2, r2, #6
 80039ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80039ae:	4b11      	ldr	r3, [pc, #68]	; (80039f4 <MX_USART3_UART_Init+0x58>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80039b4:	4b0f      	ldr	r3, [pc, #60]	; (80039f4 <MX_USART3_UART_Init+0x58>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80039ba:	4b0e      	ldr	r3, [pc, #56]	; (80039f4 <MX_USART3_UART_Init+0x58>)
 80039bc:	2200      	movs	r2, #0
 80039be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80039c0:	4b0c      	ldr	r3, [pc, #48]	; (80039f4 <MX_USART3_UART_Init+0x58>)
 80039c2:	220c      	movs	r2, #12
 80039c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039c6:	4b0b      	ldr	r3, [pc, #44]	; (80039f4 <MX_USART3_UART_Init+0x58>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80039cc:	4b09      	ldr	r3, [pc, #36]	; (80039f4 <MX_USART3_UART_Init+0x58>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039d2:	4b08      	ldr	r3, [pc, #32]	; (80039f4 <MX_USART3_UART_Init+0x58>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80039d8:	4b06      	ldr	r3, [pc, #24]	; (80039f4 <MX_USART3_UART_Init+0x58>)
 80039da:	2200      	movs	r2, #0
 80039dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80039de:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <MX_USART3_UART_Init+0x58>)
 80039e0:	0018      	movs	r0, r3
 80039e2:	f004 f8a1 	bl	8007b28 <HAL_UART_Init>
 80039e6:	1e03      	subs	r3, r0, #0
 80039e8:	d001      	beq.n	80039ee <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80039ea:	f000 f9cd 	bl	8003d88 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80039ee:	46c0      	nop			; (mov r8, r8)
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	20000480 	.word	0x20000480
 80039f8:	40004800 	.word	0x40004800

080039fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80039fc:	b590      	push	{r4, r7, lr}
 80039fe:	b089      	sub	sp, #36	; 0x24
 8003a00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a02:	240c      	movs	r4, #12
 8003a04:	193b      	adds	r3, r7, r4
 8003a06:	0018      	movs	r0, r3
 8003a08:	2314      	movs	r3, #20
 8003a0a:	001a      	movs	r2, r3
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	f00a fdc0 	bl	800e592 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a12:	4b37      	ldr	r3, [pc, #220]	; (8003af0 <MX_GPIO_Init+0xf4>)
 8003a14:	695a      	ldr	r2, [r3, #20]
 8003a16:	4b36      	ldr	r3, [pc, #216]	; (8003af0 <MX_GPIO_Init+0xf4>)
 8003a18:	2180      	movs	r1, #128	; 0x80
 8003a1a:	0289      	lsls	r1, r1, #10
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	615a      	str	r2, [r3, #20]
 8003a20:	4b33      	ldr	r3, [pc, #204]	; (8003af0 <MX_GPIO_Init+0xf4>)
 8003a22:	695a      	ldr	r2, [r3, #20]
 8003a24:	2380      	movs	r3, #128	; 0x80
 8003a26:	029b      	lsls	r3, r3, #10
 8003a28:	4013      	ands	r3, r2
 8003a2a:	60bb      	str	r3, [r7, #8]
 8003a2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a2e:	4b30      	ldr	r3, [pc, #192]	; (8003af0 <MX_GPIO_Init+0xf4>)
 8003a30:	695a      	ldr	r2, [r3, #20]
 8003a32:	4b2f      	ldr	r3, [pc, #188]	; (8003af0 <MX_GPIO_Init+0xf4>)
 8003a34:	2180      	movs	r1, #128	; 0x80
 8003a36:	02c9      	lsls	r1, r1, #11
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	615a      	str	r2, [r3, #20]
 8003a3c:	4b2c      	ldr	r3, [pc, #176]	; (8003af0 <MX_GPIO_Init+0xf4>)
 8003a3e:	695a      	ldr	r2, [r3, #20]
 8003a40:	2380      	movs	r3, #128	; 0x80
 8003a42:	02db      	lsls	r3, r3, #11
 8003a44:	4013      	ands	r3, r2
 8003a46:	607b      	str	r3, [r7, #4]
 8003a48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SD_CS_Pin|LED4_Pin, GPIO_PIN_RESET);
 8003a4a:	2388      	movs	r3, #136	; 0x88
 8003a4c:	0059      	lsls	r1, r3, #1
 8003a4e:	2390      	movs	r3, #144	; 0x90
 8003a50:	05db      	lsls	r3, r3, #23
 8003a52:	2200      	movs	r2, #0
 8003a54:	0018      	movs	r0, r3
 8003a56:	f001 f845 	bl	8004ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|LED0_Pin|LED1_Pin|LED2_Pin
 8003a5a:	4926      	ldr	r1, [pc, #152]	; (8003af4 <MX_GPIO_Init+0xf8>)
 8003a5c:	4b26      	ldr	r3, [pc, #152]	; (8003af8 <MX_GPIO_Init+0xfc>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	0018      	movs	r0, r3
 8003a62:	f001 f83f 	bl	8004ae4 <HAL_GPIO_WritePin>
                          |LED3_Pin|GAS_VALVE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SD_CS_Pin LED4_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|LED4_Pin;
 8003a66:	193b      	adds	r3, r7, r4
 8003a68:	2288      	movs	r2, #136	; 0x88
 8003a6a:	0052      	lsls	r2, r2, #1
 8003a6c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a6e:	193b      	adds	r3, r7, r4
 8003a70:	2201      	movs	r2, #1
 8003a72:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a74:	193b      	adds	r3, r7, r4
 8003a76:	2200      	movs	r2, #0
 8003a78:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a7a:	193b      	adds	r3, r7, r4
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a80:	193a      	adds	r2, r7, r4
 8003a82:	2390      	movs	r3, #144	; 0x90
 8003a84:	05db      	lsls	r3, r3, #23
 8003a86:	0011      	movs	r1, r2
 8003a88:	0018      	movs	r0, r3
 8003a8a:	f000 febb 	bl	8004804 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003a8e:	0021      	movs	r1, r4
 8003a90:	187b      	adds	r3, r7, r1
 8003a92:	2201      	movs	r2, #1
 8003a94:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003a96:	187b      	adds	r3, r7, r1
 8003a98:	2284      	movs	r2, #132	; 0x84
 8003a9a:	0392      	lsls	r2, r2, #14
 8003a9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a9e:	187b      	adds	r3, r7, r1
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aa4:	000c      	movs	r4, r1
 8003aa6:	187b      	adds	r3, r7, r1
 8003aa8:	4a13      	ldr	r2, [pc, #76]	; (8003af8 <MX_GPIO_Init+0xfc>)
 8003aaa:	0019      	movs	r1, r3
 8003aac:	0010      	movs	r0, r2
 8003aae:	f000 fea9 	bl	8004804 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 LED0_Pin LED1_Pin LED2_Pin
                           LED3_Pin GAS_VALVE_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|LED0_Pin|LED1_Pin|LED2_Pin
 8003ab2:	0021      	movs	r1, r4
 8003ab4:	187b      	adds	r3, r7, r1
 8003ab6:	4a0f      	ldr	r2, [pc, #60]	; (8003af4 <MX_GPIO_Init+0xf8>)
 8003ab8:	601a      	str	r2, [r3, #0]
                          |LED3_Pin|GAS_VALVE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aba:	187b      	adds	r3, r7, r1
 8003abc:	2201      	movs	r2, #1
 8003abe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac0:	187b      	adds	r3, r7, r1
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ac6:	187b      	adds	r3, r7, r1
 8003ac8:	2200      	movs	r2, #0
 8003aca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003acc:	187b      	adds	r3, r7, r1
 8003ace:	4a0a      	ldr	r2, [pc, #40]	; (8003af8 <MX_GPIO_Init+0xfc>)
 8003ad0:	0019      	movs	r1, r3
 8003ad2:	0010      	movs	r0, r2
 8003ad4:	f000 fe96 	bl	8004804 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8003ad8:	2200      	movs	r2, #0
 8003ada:	2100      	movs	r1, #0
 8003adc:	2005      	movs	r0, #5
 8003ade:	f000 fde1 	bl	80046a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8003ae2:	2005      	movs	r0, #5
 8003ae4:	f000 fdf3 	bl	80046ce <HAL_NVIC_EnableIRQ>

}
 8003ae8:	46c0      	nop			; (mov r8, r8)
 8003aea:	46bd      	mov	sp, r7
 8003aec:	b009      	add	sp, #36	; 0x24
 8003aee:	bd90      	pop	{r4, r7, pc}
 8003af0:	40021000 	.word	0x40021000
 8003af4:	0000f204 	.word	0x0000f204
 8003af8:	48000400 	.word	0x48000400

08003afc <MY_SDCard_SetUp>:

/* USER CODE BEGIN 4 */

MYfilResult MY_SDCard_SetUp()
{
 8003afc:	b5b0      	push	{r4, r5, r7, lr}
 8003afe:	b08a      	sub	sp, #40	; 0x28
 8003b00:	af02      	add	r7, sp, #8
 8003b02:	6078      	str	r0, [r7, #4]
	MYfilResult SD_FR;

	SD_FR.mount = f_mount(&FS, "", 0);
 8003b04:	4948      	ldr	r1, [pc, #288]	; (8003c28 <MY_SDCard_SetUp+0x12c>)
 8003b06:	4b49      	ldr	r3, [pc, #292]	; (8003c2c <MY_SDCard_SetUp+0x130>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	f007 fca0 	bl	800b450 <f_mount>
 8003b10:	0003      	movs	r3, r0
 8003b12:	001a      	movs	r2, r3
 8003b14:	240c      	movs	r4, #12
 8003b16:	193b      	adds	r3, r7, r4
 8003b18:	701a      	strb	r2, [r3, #0]
	SD_FR.open = f_open(&fil, "IRBEX.txt", FA_OPEN_ALWAYS | FA_WRITE);
 8003b1a:	4945      	ldr	r1, [pc, #276]	; (8003c30 <MY_SDCard_SetUp+0x134>)
 8003b1c:	4b45      	ldr	r3, [pc, #276]	; (8003c34 <MY_SDCard_SetUp+0x138>)
 8003b1e:	2212      	movs	r2, #18
 8003b20:	0018      	movs	r0, r3
 8003b22:	f007 fce5 	bl	800b4f0 <f_open>
 8003b26:	0003      	movs	r3, r0
 8003b28:	001a      	movs	r2, r3
 8003b2a:	193b      	adds	r3, r7, r4
 8003b2c:	705a      	strb	r2, [r3, #1]
	if((SD_FR.mount == FR_OK) && (SD_FR.open == FR_OK))
 8003b2e:	193b      	adds	r3, r7, r4
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d16c      	bne.n	8003c12 <MY_SDCard_SetUp+0x116>
 8003b38:	193b      	adds	r3, r7, r4
 8003b3a:	785b      	ldrb	r3, [r3, #1]
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d167      	bne.n	8003c12 <MY_SDCard_SetUp+0x116>
	{
		SD_FR.freeSpace = f_getfree("", &SD_FR.freeCluster, &pFS);
 8003b42:	4a3d      	ldr	r2, [pc, #244]	; (8003c38 <MY_SDCard_SetUp+0x13c>)
 8003b44:	193b      	adds	r3, r7, r4
 8003b46:	3310      	adds	r3, #16
 8003b48:	0019      	movs	r1, r3
 8003b4a:	4b37      	ldr	r3, [pc, #220]	; (8003c28 <MY_SDCard_SetUp+0x12c>)
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	f008 fa55 	bl	800bffc <f_getfree>
 8003b52:	0003      	movs	r3, r0
 8003b54:	001a      	movs	r2, r3
 8003b56:	0020      	movs	r0, r4
 8003b58:	183b      	adds	r3, r7, r0
 8003b5a:	709a      	strb	r2, [r3, #2]
		if(SD_FR.freeSpace == FR_OK)
 8003b5c:	183b      	adds	r3, r7, r0
 8003b5e:	789b      	ldrb	r3, [r3, #2]
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d117      	bne.n	8003b96 <MY_SDCard_SetUp+0x9a>
		{
			SD_FR.mytotalSpace = (pFS -> n_fatent - 2) * (pFS -> csize);
 8003b66:	4b34      	ldr	r3, [pc, #208]	; (8003c38 <MY_SDCard_SetUp+0x13c>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a34      	ldr	r2, [pc, #208]	; (8003c3c <MY_SDCard_SetUp+0x140>)
 8003b6c:	589b      	ldr	r3, [r3, r2]
 8003b6e:	1e9a      	subs	r2, r3, #2
 8003b70:	4b31      	ldr	r3, [pc, #196]	; (8003c38 <MY_SDCard_SetUp+0x13c>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4932      	ldr	r1, [pc, #200]	; (8003c40 <MY_SDCard_SetUp+0x144>)
 8003b76:	5c5b      	ldrb	r3, [r3, r1]
 8003b78:	435a      	muls	r2, r3
 8003b7a:	183b      	adds	r3, r7, r0
 8003b7c:	609a      	str	r2, [r3, #8]
			SD_FR.myfreeSpace = SD_FR.freeCluster * (pFS -> csize);
 8003b7e:	183b      	adds	r3, r7, r0
 8003b80:	691a      	ldr	r2, [r3, #16]
 8003b82:	4b2d      	ldr	r3, [pc, #180]	; (8003c38 <MY_SDCard_SetUp+0x13c>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	492e      	ldr	r1, [pc, #184]	; (8003c40 <MY_SDCard_SetUp+0x144>)
 8003b88:	5c5b      	ldrb	r3, [r3, r1]
 8003b8a:	435a      	muls	r2, r3
 8003b8c:	183b      	adds	r3, r7, r0
 8003b8e:	60da      	str	r2, [r3, #12]

			SD_FR.statuss = 1;
 8003b90:	183b      	adds	r3, r7, r0
 8003b92:	2201      	movs	r2, #1
 8003b94:	711a      	strb	r2, [r3, #4]
		}

		if(SD_FR.statuss == 1)
 8003b96:	250c      	movs	r5, #12
 8003b98:	197b      	adds	r3, r7, r5
 8003b9a:	791b      	ldrb	r3, [r3, #4]
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d137      	bne.n	8003c12 <MY_SDCard_SetUp+0x116>
		{
			//Write a meta date of data logger text fil
			f_printf(&fil, "IRBEX DATA LOGGER.\n");
 8003ba2:	4a28      	ldr	r2, [pc, #160]	; (8003c44 <MY_SDCard_SetUp+0x148>)
 8003ba4:	4b23      	ldr	r3, [pc, #140]	; (8003c34 <MY_SDCard_SetUp+0x138>)
 8003ba6:	0011      	movs	r1, r2
 8003ba8:	0018      	movs	r0, r3
 8003baa:	f008 fb4d 	bl	800c248 <f_printf>
			HAL_RTC_GetDate(&hrtc, &systemRTCDate, RTC_FORMAT_BIN);
 8003bae:	4926      	ldr	r1, [pc, #152]	; (8003c48 <MY_SDCard_SetUp+0x14c>)
 8003bb0:	4b26      	ldr	r3, [pc, #152]	; (8003c4c <MY_SDCard_SetUp+0x150>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	0018      	movs	r0, r3
 8003bb6:	f002 fd5b 	bl	8006670 <HAL_RTC_GetDate>
			f_printf(&fil, "Date: %d.%d.%d\n", systemRTCDate.Date, systemRTCDate.Month, systemRTCDate.Year);
 8003bba:	4b23      	ldr	r3, [pc, #140]	; (8003c48 <MY_SDCard_SetUp+0x14c>)
 8003bbc:	789b      	ldrb	r3, [r3, #2]
 8003bbe:	001a      	movs	r2, r3
 8003bc0:	4b21      	ldr	r3, [pc, #132]	; (8003c48 <MY_SDCard_SetUp+0x14c>)
 8003bc2:	785b      	ldrb	r3, [r3, #1]
 8003bc4:	001c      	movs	r4, r3
 8003bc6:	4b20      	ldr	r3, [pc, #128]	; (8003c48 <MY_SDCard_SetUp+0x14c>)
 8003bc8:	78db      	ldrb	r3, [r3, #3]
 8003bca:	4921      	ldr	r1, [pc, #132]	; (8003c50 <MY_SDCard_SetUp+0x154>)
 8003bcc:	4819      	ldr	r0, [pc, #100]	; (8003c34 <MY_SDCard_SetUp+0x138>)
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	0023      	movs	r3, r4
 8003bd2:	f008 fb39 	bl	800c248 <f_printf>
			f_printf(&fil, "SD Card memory total space = %d & free space = %d\n", SD_FR.mytotalSpace, SD_FR.myfreeSpace);
 8003bd6:	197b      	adds	r3, r7, r5
 8003bd8:	689a      	ldr	r2, [r3, #8]
 8003bda:	197b      	adds	r3, r7, r5
 8003bdc:	68db      	ldr	r3, [r3, #12]
 8003bde:	491d      	ldr	r1, [pc, #116]	; (8003c54 <MY_SDCard_SetUp+0x158>)
 8003be0:	4814      	ldr	r0, [pc, #80]	; (8003c34 <MY_SDCard_SetUp+0x138>)
 8003be2:	f008 fb31 	bl	800c248 <f_printf>
			f_printf(&fil, "Hours\tMinutes\tSeconds\tInternal_Temp\tInternal_Pressure\t");
 8003be6:	4a1c      	ldr	r2, [pc, #112]	; (8003c58 <MY_SDCard_SetUp+0x15c>)
 8003be8:	4b12      	ldr	r3, [pc, #72]	; (8003c34 <MY_SDCard_SetUp+0x138>)
 8003bea:	0011      	movs	r1, r2
 8003bec:	0018      	movs	r0, r3
 8003bee:	f008 fb2b 	bl	800c248 <f_printf>
			SD_FR.statusSync = f_sync(&fil);
 8003bf2:	4b10      	ldr	r3, [pc, #64]	; (8003c34 <MY_SDCard_SetUp+0x138>)
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f008 f927 	bl	800be48 <f_sync>
 8003bfa:	0003      	movs	r3, r0
 8003bfc:	001a      	movs	r2, r3
 8003bfe:	197b      	adds	r3, r7, r5
 8003c00:	70da      	strb	r2, [r3, #3]
			SD_FR.statusSync = f_sync(&fil);
 8003c02:	4b0c      	ldr	r3, [pc, #48]	; (8003c34 <MY_SDCard_SetUp+0x138>)
 8003c04:	0018      	movs	r0, r3
 8003c06:	f008 f91f 	bl	800be48 <f_sync>
 8003c0a:	0003      	movs	r3, r0
 8003c0c:	001a      	movs	r2, r3
 8003c0e:	197b      	adds	r3, r7, r5
 8003c10:	70da      	strb	r2, [r3, #3]
		}
	}
	return SD_FR;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	220c      	movs	r2, #12
 8003c16:	18ba      	adds	r2, r7, r2
 8003c18:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003c1a:	c313      	stmia	r3!, {r0, r1, r4}
 8003c1c:	ca03      	ldmia	r2!, {r0, r1}
 8003c1e:	c303      	stmia	r3!, {r0, r1}
}
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	46bd      	mov	sp, r7
 8003c24:	b008      	add	sp, #32
 8003c26:	bdb0      	pop	{r4, r5, r7, pc}
 8003c28:	08012600 	.word	0x08012600
 8003c2c:	200005d0 	.word	0x200005d0
 8003c30:	08012604 	.word	0x08012604
 8003c34:	20001604 	.word	0x20001604
 8003c38:	20001600 	.word	0x20001600
 8003c3c:	00001014 	.word	0x00001014
 8003c40:	00001002 	.word	0x00001002
 8003c44:	08012610 	.word	0x08012610
 8003c48:	20002680 	.word	0x20002680
 8003c4c:	200002ac 	.word	0x200002ac
 8003c50:	08012624 	.word	0x08012624
 8003c54:	08012634 	.word	0x08012634
 8003c58:	08012668 	.word	0x08012668

08003c5c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
	if (htim == &htim3)
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	4b08      	ldr	r3, [pc, #32]	; (8003c88 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d108      	bne.n	8003c7e <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		tim3Flag = 1;
 8003c6c:	4b07      	ldr	r3, [pc, #28]	; (8003c8c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8003c6e:	2201      	movs	r2, #1
 8003c70:	701a      	strb	r2, [r3, #0]
		myCnt[0]++;
 8003c72:	4b07      	ldr	r3, [pc, #28]	; (8003c90 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003c74:	881b      	ldrh	r3, [r3, #0]
 8003c76:	3301      	adds	r3, #1
 8003c78:	b29a      	uxth	r2, r3
 8003c7a:	4b05      	ldr	r3, [pc, #20]	; (8003c90 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003c7c:	801a      	strh	r2, [r3, #0]
	}
}
 8003c7e:	46c0      	nop			; (mov r8, r8)
 8003c80:	46bd      	mov	sp, r7
 8003c82:	b002      	add	sp, #8
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	46c0      	nop			; (mov r8, r8)
 8003c88:	20000330 	.word	0x20000330
 8003c8c:	200026c0 	.word	0x200026c0
 8003c90:	200026c4 	.word	0x200026c4

08003c94 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
	if (huart == &huart1)
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	4b24      	ldr	r3, [pc, #144]	; (8003d30 <HAL_UART_RxCpltCallback+0x9c>)
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d112      	bne.n	8003cca <HAL_UART_RxCpltCallback+0x36>
	{
		myCnt[2]++;
 8003ca4:	4b23      	ldr	r3, [pc, #140]	; (8003d34 <HAL_UART_RxCpltCallback+0xa0>)
 8003ca6:	889b      	ldrh	r3, [r3, #4]
 8003ca8:	3301      	adds	r3, #1
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	4b21      	ldr	r3, [pc, #132]	; (8003d34 <HAL_UART_RxCpltCallback+0xa0>)
 8003cae:	809a      	strh	r2, [r3, #4]
		HAL_UART_Receive_IT(&huart1, Rx_command1, 1);
 8003cb0:	4921      	ldr	r1, [pc, #132]	; (8003d38 <HAL_UART_RxCpltCallback+0xa4>)
 8003cb2:	4b1f      	ldr	r3, [pc, #124]	; (8003d30 <HAL_UART_RxCpltCallback+0x9c>)
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	0018      	movs	r0, r3
 8003cb8:	f004 f80a 	bl	8007cd0 <HAL_UART_Receive_IT>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8003cbc:	2380      	movs	r3, #128	; 0x80
 8003cbe:	01db      	lsls	r3, r3, #7
 8003cc0:	4a1e      	ldr	r2, [pc, #120]	; (8003d3c <HAL_UART_RxCpltCallback+0xa8>)
 8003cc2:	0019      	movs	r1, r3
 8003cc4:	0010      	movs	r0, r2
 8003cc6:	f000 ff2a 	bl	8004b1e <HAL_GPIO_TogglePin>
	}
	if (huart == &huart3)
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	4b1c      	ldr	r3, [pc, #112]	; (8003d40 <HAL_UART_RxCpltCallback+0xac>)
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d129      	bne.n	8003d26 <HAL_UART_RxCpltCallback+0x92>
	{
		//myCnt[3]++;
		HAL_UART_Receive_IT(&huart3, Rx_command3, 1);
 8003cd2:	491c      	ldr	r1, [pc, #112]	; (8003d44 <HAL_UART_RxCpltCallback+0xb0>)
 8003cd4:	4b1a      	ldr	r3, [pc, #104]	; (8003d40 <HAL_UART_RxCpltCallback+0xac>)
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	0018      	movs	r0, r3
 8003cda:	f003 fff9 	bl	8007cd0 <HAL_UART_Receive_IT>
		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15);
		if(Rx_command3[0] == 49){
 8003cde:	4b19      	ldr	r3, [pc, #100]	; (8003d44 <HAL_UART_RxCpltCallback+0xb0>)
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	2b31      	cmp	r3, #49	; 0x31
 8003ce4:	d10e      	bne.n	8003d04 <HAL_UART_RxCpltCallback+0x70>
			myCnt[4]++;
 8003ce6:	4b13      	ldr	r3, [pc, #76]	; (8003d34 <HAL_UART_RxCpltCallback+0xa0>)
 8003ce8:	891b      	ldrh	r3, [r3, #8]
 8003cea:	3301      	adds	r3, #1
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	4b11      	ldr	r3, [pc, #68]	; (8003d34 <HAL_UART_RxCpltCallback+0xa0>)
 8003cf0:	811a      	strh	r2, [r3, #8]
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8003cf2:	2380      	movs	r3, #128	; 0x80
 8003cf4:	005a      	lsls	r2, r3, #1
 8003cf6:	2390      	movs	r3, #144	; 0x90
 8003cf8:	05db      	lsls	r3, r3, #23
 8003cfa:	0011      	movs	r1, r2
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f000 ff0e 	bl	8004b1e <HAL_GPIO_TogglePin>
					myCnt[4]++;
					HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15);
				}
	}

}
 8003d02:	e010      	b.n	8003d26 <HAL_UART_RxCpltCallback+0x92>
		else if(Rx_command3[0] == 50){
 8003d04:	4b0f      	ldr	r3, [pc, #60]	; (8003d44 <HAL_UART_RxCpltCallback+0xb0>)
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	2b32      	cmp	r3, #50	; 0x32
 8003d0a:	d10c      	bne.n	8003d26 <HAL_UART_RxCpltCallback+0x92>
					myCnt[4]++;
 8003d0c:	4b09      	ldr	r3, [pc, #36]	; (8003d34 <HAL_UART_RxCpltCallback+0xa0>)
 8003d0e:	891b      	ldrh	r3, [r3, #8]
 8003d10:	3301      	adds	r3, #1
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	4b07      	ldr	r3, [pc, #28]	; (8003d34 <HAL_UART_RxCpltCallback+0xa0>)
 8003d16:	811a      	strh	r2, [r3, #8]
					HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15);
 8003d18:	2380      	movs	r3, #128	; 0x80
 8003d1a:	021b      	lsls	r3, r3, #8
 8003d1c:	4a07      	ldr	r2, [pc, #28]	; (8003d3c <HAL_UART_RxCpltCallback+0xa8>)
 8003d1e:	0019      	movs	r1, r3
 8003d20:	0010      	movs	r0, r2
 8003d22:	f000 fefc 	bl	8004b1e <HAL_GPIO_TogglePin>
}
 8003d26:	46c0      	nop			; (mov r8, r8)
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	b002      	add	sp, #8
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	46c0      	nop			; (mov r8, r8)
 8003d30:	20000378 	.word	0x20000378
 8003d34:	200026c4 	.word	0x200026c4
 8003d38:	20002664 	.word	0x20002664
 8003d3c:	48000400 	.word	0x48000400
 8003d40:	20000480 	.word	0x20000480
 8003d44:	20002668 	.word	0x20002668

08003d48 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	0002      	movs	r2, r0
 8003d50:	1dbb      	adds	r3, r7, #6
 8003d52:	801a      	strh	r2, [r3, #0]
  if(GPIO_Pin == GPIO_PIN_0) {
 8003d54:	1dbb      	adds	r3, r7, #6
 8003d56:	881b      	ldrh	r3, [r3, #0]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d107      	bne.n	8003d6c <HAL_GPIO_EXTI_Callback+0x24>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15);
 8003d5c:	2380      	movs	r3, #128	; 0x80
 8003d5e:	021b      	lsls	r3, r3, #8
 8003d60:	4a08      	ldr	r2, [pc, #32]	; (8003d84 <HAL_GPIO_EXTI_Callback+0x3c>)
 8003d62:	0019      	movs	r1, r3
 8003d64:	0010      	movs	r0, r2
 8003d66:	f000 feda 	bl	8004b1e <HAL_GPIO_TogglePin>
  } else {
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
  }
}
 8003d6a:	e006      	b.n	8003d7a <HAL_GPIO_EXTI_Callback+0x32>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8003d6c:	2380      	movs	r3, #128	; 0x80
 8003d6e:	021b      	lsls	r3, r3, #8
 8003d70:	4804      	ldr	r0, [pc, #16]	; (8003d84 <HAL_GPIO_EXTI_Callback+0x3c>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	0019      	movs	r1, r3
 8003d76:	f000 feb5 	bl	8004ae4 <HAL_GPIO_WritePin>
}
 8003d7a:	46c0      	nop			; (mov r8, r8)
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b002      	add	sp, #8
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	46c0      	nop			; (mov r8, r8)
 8003d84:	48000400 	.word	0x48000400

08003d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003d8c:	b672      	cpsid	i
}
 8003d8e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003d90:	e7fe      	b.n	8003d90 <Error_Handler+0x8>
	...

08003d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d9a:	4b0f      	ldr	r3, [pc, #60]	; (8003dd8 <HAL_MspInit+0x44>)
 8003d9c:	699a      	ldr	r2, [r3, #24]
 8003d9e:	4b0e      	ldr	r3, [pc, #56]	; (8003dd8 <HAL_MspInit+0x44>)
 8003da0:	2101      	movs	r1, #1
 8003da2:	430a      	orrs	r2, r1
 8003da4:	619a      	str	r2, [r3, #24]
 8003da6:	4b0c      	ldr	r3, [pc, #48]	; (8003dd8 <HAL_MspInit+0x44>)
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	2201      	movs	r2, #1
 8003dac:	4013      	ands	r3, r2
 8003dae:	607b      	str	r3, [r7, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003db2:	4b09      	ldr	r3, [pc, #36]	; (8003dd8 <HAL_MspInit+0x44>)
 8003db4:	69da      	ldr	r2, [r3, #28]
 8003db6:	4b08      	ldr	r3, [pc, #32]	; (8003dd8 <HAL_MspInit+0x44>)
 8003db8:	2180      	movs	r1, #128	; 0x80
 8003dba:	0549      	lsls	r1, r1, #21
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	61da      	str	r2, [r3, #28]
 8003dc0:	4b05      	ldr	r3, [pc, #20]	; (8003dd8 <HAL_MspInit+0x44>)
 8003dc2:	69da      	ldr	r2, [r3, #28]
 8003dc4:	2380      	movs	r3, #128	; 0x80
 8003dc6:	055b      	lsls	r3, r3, #21
 8003dc8:	4013      	ands	r3, r2
 8003dca:	603b      	str	r3, [r7, #0]
 8003dcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003dce:	46c0      	nop			; (mov r8, r8)
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	b002      	add	sp, #8
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	46c0      	nop			; (mov r8, r8)
 8003dd8:	40021000 	.word	0x40021000

08003ddc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003ddc:	b590      	push	{r4, r7, lr}
 8003dde:	b08d      	sub	sp, #52	; 0x34
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003de4:	241c      	movs	r4, #28
 8003de6:	193b      	adds	r3, r7, r4
 8003de8:	0018      	movs	r0, r3
 8003dea:	2314      	movs	r3, #20
 8003dec:	001a      	movs	r2, r3
 8003dee:	2100      	movs	r1, #0
 8003df0:	f00a fbcf 	bl	800e592 <memset>
  if(hi2c->Instance==I2C1)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a39      	ldr	r2, [pc, #228]	; (8003ee0 <HAL_I2C_MspInit+0x104>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d133      	bne.n	8003e66 <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dfe:	4b39      	ldr	r3, [pc, #228]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003e00:	695a      	ldr	r2, [r3, #20]
 8003e02:	4b38      	ldr	r3, [pc, #224]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003e04:	2180      	movs	r1, #128	; 0x80
 8003e06:	02c9      	lsls	r1, r1, #11
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	615a      	str	r2, [r3, #20]
 8003e0c:	4b35      	ldr	r3, [pc, #212]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003e0e:	695a      	ldr	r2, [r3, #20]
 8003e10:	2380      	movs	r3, #128	; 0x80
 8003e12:	02db      	lsls	r3, r3, #11
 8003e14:	4013      	ands	r3, r2
 8003e16:	61bb      	str	r3, [r7, #24]
 8003e18:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003e1a:	193b      	adds	r3, r7, r4
 8003e1c:	22c0      	movs	r2, #192	; 0xc0
 8003e1e:	0052      	lsls	r2, r2, #1
 8003e20:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e22:	0021      	movs	r1, r4
 8003e24:	187b      	adds	r3, r7, r1
 8003e26:	2212      	movs	r2, #18
 8003e28:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e2a:	187b      	adds	r3, r7, r1
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e30:	187b      	adds	r3, r7, r1
 8003e32:	2203      	movs	r2, #3
 8003e34:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003e36:	187b      	adds	r3, r7, r1
 8003e38:	2201      	movs	r2, #1
 8003e3a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e3c:	187b      	adds	r3, r7, r1
 8003e3e:	4a2a      	ldr	r2, [pc, #168]	; (8003ee8 <HAL_I2C_MspInit+0x10c>)
 8003e40:	0019      	movs	r1, r3
 8003e42:	0010      	movs	r0, r2
 8003e44:	f000 fcde 	bl	8004804 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003e48:	4b26      	ldr	r3, [pc, #152]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003e4a:	69da      	ldr	r2, [r3, #28]
 8003e4c:	4b25      	ldr	r3, [pc, #148]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003e4e:	2180      	movs	r1, #128	; 0x80
 8003e50:	0389      	lsls	r1, r1, #14
 8003e52:	430a      	orrs	r2, r1
 8003e54:	61da      	str	r2, [r3, #28]
 8003e56:	4b23      	ldr	r3, [pc, #140]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003e58:	69da      	ldr	r2, [r3, #28]
 8003e5a:	2380      	movs	r3, #128	; 0x80
 8003e5c:	039b      	lsls	r3, r3, #14
 8003e5e:	4013      	ands	r3, r2
 8003e60:	617b      	str	r3, [r7, #20]
 8003e62:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003e64:	e038      	b.n	8003ed8 <HAL_I2C_MspInit+0xfc>
  else if(hi2c->Instance==I2C2)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a20      	ldr	r2, [pc, #128]	; (8003eec <HAL_I2C_MspInit+0x110>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d133      	bne.n	8003ed8 <HAL_I2C_MspInit+0xfc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e70:	4b1c      	ldr	r3, [pc, #112]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003e72:	695a      	ldr	r2, [r3, #20]
 8003e74:	4b1b      	ldr	r3, [pc, #108]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003e76:	2180      	movs	r1, #128	; 0x80
 8003e78:	0289      	lsls	r1, r1, #10
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	615a      	str	r2, [r3, #20]
 8003e7e:	4b19      	ldr	r3, [pc, #100]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003e80:	695a      	ldr	r2, [r3, #20]
 8003e82:	2380      	movs	r3, #128	; 0x80
 8003e84:	029b      	lsls	r3, r3, #10
 8003e86:	4013      	ands	r3, r2
 8003e88:	613b      	str	r3, [r7, #16]
 8003e8a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003e8c:	211c      	movs	r1, #28
 8003e8e:	187b      	adds	r3, r7, r1
 8003e90:	22c0      	movs	r2, #192	; 0xc0
 8003e92:	0152      	lsls	r2, r2, #5
 8003e94:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e96:	187b      	adds	r3, r7, r1
 8003e98:	2212      	movs	r2, #18
 8003e9a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e9c:	187b      	adds	r3, r7, r1
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ea2:	187b      	adds	r3, r7, r1
 8003ea4:	2203      	movs	r2, #3
 8003ea6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_I2C2;
 8003ea8:	187b      	adds	r3, r7, r1
 8003eaa:	2205      	movs	r2, #5
 8003eac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eae:	187a      	adds	r2, r7, r1
 8003eb0:	2390      	movs	r3, #144	; 0x90
 8003eb2:	05db      	lsls	r3, r3, #23
 8003eb4:	0011      	movs	r1, r2
 8003eb6:	0018      	movs	r0, r3
 8003eb8:	f000 fca4 	bl	8004804 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003ebc:	4b09      	ldr	r3, [pc, #36]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003ebe:	69da      	ldr	r2, [r3, #28]
 8003ec0:	4b08      	ldr	r3, [pc, #32]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003ec2:	2180      	movs	r1, #128	; 0x80
 8003ec4:	03c9      	lsls	r1, r1, #15
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	61da      	str	r2, [r3, #28]
 8003eca:	4b06      	ldr	r3, [pc, #24]	; (8003ee4 <HAL_I2C_MspInit+0x108>)
 8003ecc:	69da      	ldr	r2, [r3, #28]
 8003ece:	2380      	movs	r3, #128	; 0x80
 8003ed0:	03db      	lsls	r3, r3, #15
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	60fb      	str	r3, [r7, #12]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
}
 8003ed8:	46c0      	nop			; (mov r8, r8)
 8003eda:	46bd      	mov	sp, r7
 8003edc:	b00d      	add	sp, #52	; 0x34
 8003ede:	bd90      	pop	{r4, r7, pc}
 8003ee0:	40005400 	.word	0x40005400
 8003ee4:	40021000 	.word	0x40021000
 8003ee8:	48000400 	.word	0x48000400
 8003eec:	40005800 	.word	0x40005800

08003ef0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a06      	ldr	r2, [pc, #24]	; (8003f18 <HAL_RTC_MspInit+0x28>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d106      	bne.n	8003f10 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003f02:	4b06      	ldr	r3, [pc, #24]	; (8003f1c <HAL_RTC_MspInit+0x2c>)
 8003f04:	6a1a      	ldr	r2, [r3, #32]
 8003f06:	4b05      	ldr	r3, [pc, #20]	; (8003f1c <HAL_RTC_MspInit+0x2c>)
 8003f08:	2180      	movs	r1, #128	; 0x80
 8003f0a:	0209      	lsls	r1, r1, #8
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003f10:	46c0      	nop			; (mov r8, r8)
 8003f12:	46bd      	mov	sp, r7
 8003f14:	b002      	add	sp, #8
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	40002800 	.word	0x40002800
 8003f1c:	40021000 	.word	0x40021000

08003f20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003f20:	b590      	push	{r4, r7, lr}
 8003f22:	b08b      	sub	sp, #44	; 0x2c
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f28:	2414      	movs	r4, #20
 8003f2a:	193b      	adds	r3, r7, r4
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	2314      	movs	r3, #20
 8003f30:	001a      	movs	r2, r3
 8003f32:	2100      	movs	r1, #0
 8003f34:	f00a fb2d 	bl	800e592 <memset>
  if(hspi->Instance==SPI1)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a1c      	ldr	r2, [pc, #112]	; (8003fb0 <HAL_SPI_MspInit+0x90>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d132      	bne.n	8003fa8 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f42:	4b1c      	ldr	r3, [pc, #112]	; (8003fb4 <HAL_SPI_MspInit+0x94>)
 8003f44:	699a      	ldr	r2, [r3, #24]
 8003f46:	4b1b      	ldr	r3, [pc, #108]	; (8003fb4 <HAL_SPI_MspInit+0x94>)
 8003f48:	2180      	movs	r1, #128	; 0x80
 8003f4a:	0149      	lsls	r1, r1, #5
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	619a      	str	r2, [r3, #24]
 8003f50:	4b18      	ldr	r3, [pc, #96]	; (8003fb4 <HAL_SPI_MspInit+0x94>)
 8003f52:	699a      	ldr	r2, [r3, #24]
 8003f54:	2380      	movs	r3, #128	; 0x80
 8003f56:	015b      	lsls	r3, r3, #5
 8003f58:	4013      	ands	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]
 8003f5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f5e:	4b15      	ldr	r3, [pc, #84]	; (8003fb4 <HAL_SPI_MspInit+0x94>)
 8003f60:	695a      	ldr	r2, [r3, #20]
 8003f62:	4b14      	ldr	r3, [pc, #80]	; (8003fb4 <HAL_SPI_MspInit+0x94>)
 8003f64:	2180      	movs	r1, #128	; 0x80
 8003f66:	0289      	lsls	r1, r1, #10
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	615a      	str	r2, [r3, #20]
 8003f6c:	4b11      	ldr	r3, [pc, #68]	; (8003fb4 <HAL_SPI_MspInit+0x94>)
 8003f6e:	695a      	ldr	r2, [r3, #20]
 8003f70:	2380      	movs	r3, #128	; 0x80
 8003f72:	029b      	lsls	r3, r3, #10
 8003f74:	4013      	ands	r3, r2
 8003f76:	60fb      	str	r3, [r7, #12]
 8003f78:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003f7a:	0021      	movs	r1, r4
 8003f7c:	187b      	adds	r3, r7, r1
 8003f7e:	22e0      	movs	r2, #224	; 0xe0
 8003f80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f82:	187b      	adds	r3, r7, r1
 8003f84:	2202      	movs	r2, #2
 8003f86:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f88:	187b      	adds	r3, r7, r1
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f8e:	187b      	adds	r3, r7, r1
 8003f90:	2203      	movs	r2, #3
 8003f92:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003f94:	187b      	adds	r3, r7, r1
 8003f96:	2200      	movs	r2, #0
 8003f98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f9a:	187a      	adds	r2, r7, r1
 8003f9c:	2390      	movs	r3, #144	; 0x90
 8003f9e:	05db      	lsls	r3, r3, #23
 8003fa0:	0011      	movs	r1, r2
 8003fa2:	0018      	movs	r0, r3
 8003fa4:	f000 fc2e 	bl	8004804 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003fa8:	46c0      	nop			; (mov r8, r8)
 8003faa:	46bd      	mov	sp, r7
 8003fac:	b00b      	add	sp, #44	; 0x2c
 8003fae:	bd90      	pop	{r4, r7, pc}
 8003fb0:	40013000 	.word	0x40013000
 8003fb4:	40021000 	.word	0x40021000

08003fb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a0d      	ldr	r2, [pc, #52]	; (8003ffc <HAL_TIM_Base_MspInit+0x44>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d113      	bne.n	8003ff2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003fca:	4b0d      	ldr	r3, [pc, #52]	; (8004000 <HAL_TIM_Base_MspInit+0x48>)
 8003fcc:	69da      	ldr	r2, [r3, #28]
 8003fce:	4b0c      	ldr	r3, [pc, #48]	; (8004000 <HAL_TIM_Base_MspInit+0x48>)
 8003fd0:	2102      	movs	r1, #2
 8003fd2:	430a      	orrs	r2, r1
 8003fd4:	61da      	str	r2, [r3, #28]
 8003fd6:	4b0a      	ldr	r3, [pc, #40]	; (8004000 <HAL_TIM_Base_MspInit+0x48>)
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	2202      	movs	r2, #2
 8003fdc:	4013      	ands	r3, r2
 8003fde:	60fb      	str	r3, [r7, #12]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	2010      	movs	r0, #16
 8003fe8:	f000 fb5c 	bl	80046a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003fec:	2010      	movs	r0, #16
 8003fee:	f000 fb6e 	bl	80046ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003ff2:	46c0      	nop			; (mov r8, r8)
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	b004      	add	sp, #16
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	46c0      	nop			; (mov r8, r8)
 8003ffc:	40000400 	.word	0x40000400
 8004000:	40021000 	.word	0x40021000

08004004 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004004:	b590      	push	{r4, r7, lr}
 8004006:	b08f      	sub	sp, #60	; 0x3c
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800400c:	2424      	movs	r4, #36	; 0x24
 800400e:	193b      	adds	r3, r7, r4
 8004010:	0018      	movs	r0, r3
 8004012:	2314      	movs	r3, #20
 8004014:	001a      	movs	r2, r3
 8004016:	2100      	movs	r1, #0
 8004018:	f00a fabb 	bl	800e592 <memset>
  if(huart->Instance==USART1)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a62      	ldr	r2, [pc, #392]	; (80041ac <HAL_UART_MspInit+0x1a8>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d13c      	bne.n	80040a0 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004026:	4b62      	ldr	r3, [pc, #392]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 8004028:	699a      	ldr	r2, [r3, #24]
 800402a:	4b61      	ldr	r3, [pc, #388]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 800402c:	2180      	movs	r1, #128	; 0x80
 800402e:	01c9      	lsls	r1, r1, #7
 8004030:	430a      	orrs	r2, r1
 8004032:	619a      	str	r2, [r3, #24]
 8004034:	4b5e      	ldr	r3, [pc, #376]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 8004036:	699a      	ldr	r2, [r3, #24]
 8004038:	2380      	movs	r3, #128	; 0x80
 800403a:	01db      	lsls	r3, r3, #7
 800403c:	4013      	ands	r3, r2
 800403e:	623b      	str	r3, [r7, #32]
 8004040:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004042:	4b5b      	ldr	r3, [pc, #364]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 8004044:	695a      	ldr	r2, [r3, #20]
 8004046:	4b5a      	ldr	r3, [pc, #360]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 8004048:	2180      	movs	r1, #128	; 0x80
 800404a:	0289      	lsls	r1, r1, #10
 800404c:	430a      	orrs	r2, r1
 800404e:	615a      	str	r2, [r3, #20]
 8004050:	4b57      	ldr	r3, [pc, #348]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 8004052:	695a      	ldr	r2, [r3, #20]
 8004054:	2380      	movs	r3, #128	; 0x80
 8004056:	029b      	lsls	r3, r3, #10
 8004058:	4013      	ands	r3, r2
 800405a:	61fb      	str	r3, [r7, #28]
 800405c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800405e:	193b      	adds	r3, r7, r4
 8004060:	22c0      	movs	r2, #192	; 0xc0
 8004062:	00d2      	lsls	r2, r2, #3
 8004064:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004066:	0021      	movs	r1, r4
 8004068:	187b      	adds	r3, r7, r1
 800406a:	2202      	movs	r2, #2
 800406c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800406e:	187b      	adds	r3, r7, r1
 8004070:	2200      	movs	r2, #0
 8004072:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004074:	187b      	adds	r3, r7, r1
 8004076:	2203      	movs	r2, #3
 8004078:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800407a:	187b      	adds	r3, r7, r1
 800407c:	2201      	movs	r2, #1
 800407e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004080:	187a      	adds	r2, r7, r1
 8004082:	2390      	movs	r3, #144	; 0x90
 8004084:	05db      	lsls	r3, r3, #23
 8004086:	0011      	movs	r1, r2
 8004088:	0018      	movs	r0, r3
 800408a:	f000 fbbb 	bl	8004804 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800408e:	2200      	movs	r2, #0
 8004090:	2100      	movs	r1, #0
 8004092:	201b      	movs	r0, #27
 8004094:	f000 fb06 	bl	80046a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004098:	201b      	movs	r0, #27
 800409a:	f000 fb18 	bl	80046ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800409e:	e080      	b.n	80041a2 <HAL_UART_MspInit+0x19e>
  else if(huart->Instance==USART2)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a43      	ldr	r2, [pc, #268]	; (80041b4 <HAL_UART_MspInit+0x1b0>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d13b      	bne.n	8004122 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80040aa:	4b41      	ldr	r3, [pc, #260]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 80040ac:	69da      	ldr	r2, [r3, #28]
 80040ae:	4b40      	ldr	r3, [pc, #256]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 80040b0:	2180      	movs	r1, #128	; 0x80
 80040b2:	0289      	lsls	r1, r1, #10
 80040b4:	430a      	orrs	r2, r1
 80040b6:	61da      	str	r2, [r3, #28]
 80040b8:	4b3d      	ldr	r3, [pc, #244]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 80040ba:	69da      	ldr	r2, [r3, #28]
 80040bc:	2380      	movs	r3, #128	; 0x80
 80040be:	029b      	lsls	r3, r3, #10
 80040c0:	4013      	ands	r3, r2
 80040c2:	61bb      	str	r3, [r7, #24]
 80040c4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040c6:	4b3a      	ldr	r3, [pc, #232]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 80040c8:	695a      	ldr	r2, [r3, #20]
 80040ca:	4b39      	ldr	r3, [pc, #228]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 80040cc:	2180      	movs	r1, #128	; 0x80
 80040ce:	0289      	lsls	r1, r1, #10
 80040d0:	430a      	orrs	r2, r1
 80040d2:	615a      	str	r2, [r3, #20]
 80040d4:	4b36      	ldr	r3, [pc, #216]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 80040d6:	695a      	ldr	r2, [r3, #20]
 80040d8:	2380      	movs	r3, #128	; 0x80
 80040da:	029b      	lsls	r3, r3, #10
 80040dc:	4013      	ands	r3, r2
 80040de:	617b      	str	r3, [r7, #20]
 80040e0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80040e2:	2124      	movs	r1, #36	; 0x24
 80040e4:	187b      	adds	r3, r7, r1
 80040e6:	220c      	movs	r2, #12
 80040e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040ea:	187b      	adds	r3, r7, r1
 80040ec:	2202      	movs	r2, #2
 80040ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040f0:	187b      	adds	r3, r7, r1
 80040f2:	2200      	movs	r2, #0
 80040f4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040f6:	187b      	adds	r3, r7, r1
 80040f8:	2203      	movs	r2, #3
 80040fa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80040fc:	187b      	adds	r3, r7, r1
 80040fe:	2201      	movs	r2, #1
 8004100:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004102:	187a      	adds	r2, r7, r1
 8004104:	2390      	movs	r3, #144	; 0x90
 8004106:	05db      	lsls	r3, r3, #23
 8004108:	0011      	movs	r1, r2
 800410a:	0018      	movs	r0, r3
 800410c:	f000 fb7a 	bl	8004804 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004110:	2200      	movs	r2, #0
 8004112:	2100      	movs	r1, #0
 8004114:	201c      	movs	r0, #28
 8004116:	f000 fac5 	bl	80046a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800411a:	201c      	movs	r0, #28
 800411c:	f000 fad7 	bl	80046ce <HAL_NVIC_EnableIRQ>
}
 8004120:	e03f      	b.n	80041a2 <HAL_UART_MspInit+0x19e>
  else if(huart->Instance==USART3)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a24      	ldr	r2, [pc, #144]	; (80041b8 <HAL_UART_MspInit+0x1b4>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d13a      	bne.n	80041a2 <HAL_UART_MspInit+0x19e>
    __HAL_RCC_USART3_CLK_ENABLE();
 800412c:	4b20      	ldr	r3, [pc, #128]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 800412e:	69da      	ldr	r2, [r3, #28]
 8004130:	4b1f      	ldr	r3, [pc, #124]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 8004132:	2180      	movs	r1, #128	; 0x80
 8004134:	02c9      	lsls	r1, r1, #11
 8004136:	430a      	orrs	r2, r1
 8004138:	61da      	str	r2, [r3, #28]
 800413a:	4b1d      	ldr	r3, [pc, #116]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 800413c:	69da      	ldr	r2, [r3, #28]
 800413e:	2380      	movs	r3, #128	; 0x80
 8004140:	02db      	lsls	r3, r3, #11
 8004142:	4013      	ands	r3, r2
 8004144:	613b      	str	r3, [r7, #16]
 8004146:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004148:	4b19      	ldr	r3, [pc, #100]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 800414a:	695a      	ldr	r2, [r3, #20]
 800414c:	4b18      	ldr	r3, [pc, #96]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 800414e:	2180      	movs	r1, #128	; 0x80
 8004150:	02c9      	lsls	r1, r1, #11
 8004152:	430a      	orrs	r2, r1
 8004154:	615a      	str	r2, [r3, #20]
 8004156:	4b16      	ldr	r3, [pc, #88]	; (80041b0 <HAL_UART_MspInit+0x1ac>)
 8004158:	695a      	ldr	r2, [r3, #20]
 800415a:	2380      	movs	r3, #128	; 0x80
 800415c:	02db      	lsls	r3, r3, #11
 800415e:	4013      	ands	r3, r2
 8004160:	60fb      	str	r3, [r7, #12]
 8004162:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004164:	2124      	movs	r1, #36	; 0x24
 8004166:	187b      	adds	r3, r7, r1
 8004168:	22c0      	movs	r2, #192	; 0xc0
 800416a:	0112      	lsls	r2, r2, #4
 800416c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800416e:	187b      	adds	r3, r7, r1
 8004170:	2202      	movs	r2, #2
 8004172:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004174:	187b      	adds	r3, r7, r1
 8004176:	2200      	movs	r2, #0
 8004178:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800417a:	187b      	adds	r3, r7, r1
 800417c:	2203      	movs	r2, #3
 800417e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004180:	187b      	adds	r3, r7, r1
 8004182:	2204      	movs	r2, #4
 8004184:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004186:	187b      	adds	r3, r7, r1
 8004188:	4a0c      	ldr	r2, [pc, #48]	; (80041bc <HAL_UART_MspInit+0x1b8>)
 800418a:	0019      	movs	r1, r3
 800418c:	0010      	movs	r0, r2
 800418e:	f000 fb39 	bl	8004804 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_6_IRQn, 0, 0);
 8004192:	2200      	movs	r2, #0
 8004194:	2100      	movs	r1, #0
 8004196:	201d      	movs	r0, #29
 8004198:	f000 fa84 	bl	80046a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_6_IRQn);
 800419c:	201d      	movs	r0, #29
 800419e:	f000 fa96 	bl	80046ce <HAL_NVIC_EnableIRQ>
}
 80041a2:	46c0      	nop			; (mov r8, r8)
 80041a4:	46bd      	mov	sp, r7
 80041a6:	b00f      	add	sp, #60	; 0x3c
 80041a8:	bd90      	pop	{r4, r7, pc}
 80041aa:	46c0      	nop			; (mov r8, r8)
 80041ac:	40013800 	.word	0x40013800
 80041b0:	40021000 	.word	0x40021000
 80041b4:	40004400 	.word	0x40004400
 80041b8:	40004800 	.word	0x40004800
 80041bc:	48000400 	.word	0x48000400

080041c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80041c4:	e7fe      	b.n	80041c4 <NMI_Handler+0x4>

080041c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80041ca:	e7fe      	b.n	80041ca <HardFault_Handler+0x4>

080041cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80041d0:	46c0      	nop			; (mov r8, r8)
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}

080041d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80041d6:	b580      	push	{r7, lr}
 80041d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80041da:	46c0      	nop			; (mov r8, r8)
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041e4:	f000 f972 	bl	80044cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041e8:	46c0      	nop			; (mov r8, r8)
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80041f2:	2001      	movs	r0, #1
 80041f4:	f000 fcae 	bl	8004b54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80041f8:	46c0      	nop			; (mov r8, r8)
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
	...

08004200 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004204:	4b03      	ldr	r3, [pc, #12]	; (8004214 <TIM3_IRQHandler+0x14>)
 8004206:	0018      	movs	r0, r3
 8004208:	f003 f90c 	bl	8007424 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800420c:	46c0      	nop			; (mov r8, r8)
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	46c0      	nop			; (mov r8, r8)
 8004214:	20000330 	.word	0x20000330

08004218 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800421c:	4b03      	ldr	r3, [pc, #12]	; (800422c <USART1_IRQHandler+0x14>)
 800421e:	0018      	movs	r0, r3
 8004220:	f003 fdb8 	bl	8007d94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004224:	46c0      	nop			; (mov r8, r8)
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	46c0      	nop			; (mov r8, r8)
 800422c:	20000378 	.word	0x20000378

08004230 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004234:	4b03      	ldr	r3, [pc, #12]	; (8004244 <USART2_IRQHandler+0x14>)
 8004236:	0018      	movs	r0, r3
 8004238:	f003 fdac 	bl	8007d94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800423c:	46c0      	nop			; (mov r8, r8)
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	46c0      	nop			; (mov r8, r8)
 8004244:	200003fc 	.word	0x200003fc

08004248 <USART3_6_IRQHandler>:

/**
  * @brief This function handles USART3 to USART6 global interrupts.
  */
void USART3_6_IRQHandler(void)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_6_IRQn 0 */

  /* USER CODE END USART3_6_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800424c:	4b03      	ldr	r3, [pc, #12]	; (800425c <USART3_6_IRQHandler+0x14>)
 800424e:	0018      	movs	r0, r3
 8004250:	f003 fda0 	bl	8007d94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_6_IRQn 1 */

  /* USER CODE END USART3_6_IRQn 1 */
}
 8004254:	46c0      	nop			; (mov r8, r8)
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	46c0      	nop			; (mov r8, r8)
 800425c:	20000480 	.word	0x20000480

08004260 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
	return 1;
 8004264:	2301      	movs	r3, #1
}
 8004266:	0018      	movs	r0, r3
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <_kill>:

int _kill(int pid, int sig)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004276:	f00a f959 	bl	800e52c <__errno>
 800427a:	0003      	movs	r3, r0
 800427c:	2216      	movs	r2, #22
 800427e:	601a      	str	r2, [r3, #0]
	return -1;
 8004280:	2301      	movs	r3, #1
 8004282:	425b      	negs	r3, r3
}
 8004284:	0018      	movs	r0, r3
 8004286:	46bd      	mov	sp, r7
 8004288:	b002      	add	sp, #8
 800428a:	bd80      	pop	{r7, pc}

0800428c <_exit>:

void _exit (int status)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004294:	2301      	movs	r3, #1
 8004296:	425a      	negs	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	0011      	movs	r1, r2
 800429c:	0018      	movs	r0, r3
 800429e:	f7ff ffe5 	bl	800426c <_kill>
	while (1) {}		/* Make sure we hang here */
 80042a2:	e7fe      	b.n	80042a2 <_exit+0x16>

080042a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b086      	sub	sp, #24
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042b0:	2300      	movs	r3, #0
 80042b2:	617b      	str	r3, [r7, #20]
 80042b4:	e00a      	b.n	80042cc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80042b6:	e000      	b.n	80042ba <_read+0x16>
 80042b8:	bf00      	nop
 80042ba:	0001      	movs	r1, r0
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	1c5a      	adds	r2, r3, #1
 80042c0:	60ba      	str	r2, [r7, #8]
 80042c2:	b2ca      	uxtb	r2, r1
 80042c4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	3301      	adds	r3, #1
 80042ca:	617b      	str	r3, [r7, #20]
 80042cc:	697a      	ldr	r2, [r7, #20]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	dbf0      	blt.n	80042b6 <_read+0x12>
	}

return len;
 80042d4:	687b      	ldr	r3, [r7, #4]
}
 80042d6:	0018      	movs	r0, r3
 80042d8:	46bd      	mov	sp, r7
 80042da:	b006      	add	sp, #24
 80042dc:	bd80      	pop	{r7, pc}

080042de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b086      	sub	sp, #24
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	60f8      	str	r0, [r7, #12]
 80042e6:	60b9      	str	r1, [r7, #8]
 80042e8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042ea:	2300      	movs	r3, #0
 80042ec:	617b      	str	r3, [r7, #20]
 80042ee:	e009      	b.n	8004304 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	1c5a      	adds	r2, r3, #1
 80042f4:	60ba      	str	r2, [r7, #8]
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	0018      	movs	r0, r3
 80042fa:	e000      	b.n	80042fe <_write+0x20>
 80042fc:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	3301      	adds	r3, #1
 8004302:	617b      	str	r3, [r7, #20]
 8004304:	697a      	ldr	r2, [r7, #20]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	429a      	cmp	r2, r3
 800430a:	dbf1      	blt.n	80042f0 <_write+0x12>
	}
	return len;
 800430c:	687b      	ldr	r3, [r7, #4]
}
 800430e:	0018      	movs	r0, r3
 8004310:	46bd      	mov	sp, r7
 8004312:	b006      	add	sp, #24
 8004314:	bd80      	pop	{r7, pc}

08004316 <_close>:

int _close(int file)
{
 8004316:	b580      	push	{r7, lr}
 8004318:	b082      	sub	sp, #8
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
	return -1;
 800431e:	2301      	movs	r3, #1
 8004320:	425b      	negs	r3, r3
}
 8004322:	0018      	movs	r0, r3
 8004324:	46bd      	mov	sp, r7
 8004326:	b002      	add	sp, #8
 8004328:	bd80      	pop	{r7, pc}

0800432a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800432a:	b580      	push	{r7, lr}
 800432c:	b082      	sub	sp, #8
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
 8004332:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	2280      	movs	r2, #128	; 0x80
 8004338:	0192      	lsls	r2, r2, #6
 800433a:	605a      	str	r2, [r3, #4]
	return 0;
 800433c:	2300      	movs	r3, #0
}
 800433e:	0018      	movs	r0, r3
 8004340:	46bd      	mov	sp, r7
 8004342:	b002      	add	sp, #8
 8004344:	bd80      	pop	{r7, pc}

08004346 <_isatty>:

int _isatty(int file)
{
 8004346:	b580      	push	{r7, lr}
 8004348:	b082      	sub	sp, #8
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
	return 1;
 800434e:	2301      	movs	r3, #1
}
 8004350:	0018      	movs	r0, r3
 8004352:	46bd      	mov	sp, r7
 8004354:	b002      	add	sp, #8
 8004356:	bd80      	pop	{r7, pc}

08004358 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
	return 0;
 8004364:	2300      	movs	r3, #0
}
 8004366:	0018      	movs	r0, r3
 8004368:	46bd      	mov	sp, r7
 800436a:	b004      	add	sp, #16
 800436c:	bd80      	pop	{r7, pc}
	...

08004370 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b086      	sub	sp, #24
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004378:	4a14      	ldr	r2, [pc, #80]	; (80043cc <_sbrk+0x5c>)
 800437a:	4b15      	ldr	r3, [pc, #84]	; (80043d0 <_sbrk+0x60>)
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004384:	4b13      	ldr	r3, [pc, #76]	; (80043d4 <_sbrk+0x64>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d102      	bne.n	8004392 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800438c:	4b11      	ldr	r3, [pc, #68]	; (80043d4 <_sbrk+0x64>)
 800438e:	4a12      	ldr	r2, [pc, #72]	; (80043d8 <_sbrk+0x68>)
 8004390:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004392:	4b10      	ldr	r3, [pc, #64]	; (80043d4 <_sbrk+0x64>)
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	18d3      	adds	r3, r2, r3
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	429a      	cmp	r2, r3
 800439e:	d207      	bcs.n	80043b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80043a0:	f00a f8c4 	bl	800e52c <__errno>
 80043a4:	0003      	movs	r3, r0
 80043a6:	220c      	movs	r2, #12
 80043a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80043aa:	2301      	movs	r3, #1
 80043ac:	425b      	negs	r3, r3
 80043ae:	e009      	b.n	80043c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80043b0:	4b08      	ldr	r3, [pc, #32]	; (80043d4 <_sbrk+0x64>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80043b6:	4b07      	ldr	r3, [pc, #28]	; (80043d4 <_sbrk+0x64>)
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	18d2      	adds	r2, r2, r3
 80043be:	4b05      	ldr	r3, [pc, #20]	; (80043d4 <_sbrk+0x64>)
 80043c0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80043c2:	68fb      	ldr	r3, [r7, #12]
}
 80043c4:	0018      	movs	r0, r3
 80043c6:	46bd      	mov	sp, r7
 80043c8:	b006      	add	sp, #24
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	20008000 	.word	0x20008000
 80043d0:	00000400 	.word	0x00000400
 80043d4:	200026f8 	.word	0x200026f8
 80043d8:	20002778 	.word	0x20002778

080043dc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80043e0:	46c0      	nop			; (mov r8, r8)
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
	...

080043e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80043e8:	480d      	ldr	r0, [pc, #52]	; (8004420 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80043ea:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80043ec:	480d      	ldr	r0, [pc, #52]	; (8004424 <LoopForever+0x6>)
  ldr r1, =_edata
 80043ee:	490e      	ldr	r1, [pc, #56]	; (8004428 <LoopForever+0xa>)
  ldr r2, =_sidata
 80043f0:	4a0e      	ldr	r2, [pc, #56]	; (800442c <LoopForever+0xe>)
  movs r3, #0
 80043f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80043f4:	e002      	b.n	80043fc <LoopCopyDataInit>

080043f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80043f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80043f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80043fa:	3304      	adds	r3, #4

080043fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80043fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80043fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004400:	d3f9      	bcc.n	80043f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004402:	4a0b      	ldr	r2, [pc, #44]	; (8004430 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004404:	4c0b      	ldr	r4, [pc, #44]	; (8004434 <LoopForever+0x16>)
  movs r3, #0
 8004406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004408:	e001      	b.n	800440e <LoopFillZerobss>

0800440a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800440a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800440c:	3204      	adds	r2, #4

0800440e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800440e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004410:	d3fb      	bcc.n	800440a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004412:	f7ff ffe3 	bl	80043dc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8004416:	f00a f88f 	bl	800e538 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800441a:	f7fe fecb 	bl	80031b4 <main>

0800441e <LoopForever>:

LoopForever:
    b LoopForever
 800441e:	e7fe      	b.n	800441e <LoopForever>
  ldr   r0, =_estack
 8004420:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004424:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004428:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 800442c:	08012dc0 	.word	0x08012dc0
  ldr r2, =_sbss
 8004430:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8004434:	20002774 	.word	0x20002774

08004438 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004438:	e7fe      	b.n	8004438 <ADC1_IRQHandler>
	...

0800443c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004440:	4b07      	ldr	r3, [pc, #28]	; (8004460 <HAL_Init+0x24>)
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	4b06      	ldr	r3, [pc, #24]	; (8004460 <HAL_Init+0x24>)
 8004446:	2110      	movs	r1, #16
 8004448:	430a      	orrs	r2, r1
 800444a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800444c:	2003      	movs	r0, #3
 800444e:	f000 f809 	bl	8004464 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004452:	f7ff fc9f 	bl	8003d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004456:	2300      	movs	r3, #0
}
 8004458:	0018      	movs	r0, r3
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	46c0      	nop			; (mov r8, r8)
 8004460:	40022000 	.word	0x40022000

08004464 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004464:	b590      	push	{r4, r7, lr}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800446c:	4b14      	ldr	r3, [pc, #80]	; (80044c0 <HAL_InitTick+0x5c>)
 800446e:	681c      	ldr	r4, [r3, #0]
 8004470:	4b14      	ldr	r3, [pc, #80]	; (80044c4 <HAL_InitTick+0x60>)
 8004472:	781b      	ldrb	r3, [r3, #0]
 8004474:	0019      	movs	r1, r3
 8004476:	23fa      	movs	r3, #250	; 0xfa
 8004478:	0098      	lsls	r0, r3, #2
 800447a:	f7fb fe5f 	bl	800013c <__udivsi3>
 800447e:	0003      	movs	r3, r0
 8004480:	0019      	movs	r1, r3
 8004482:	0020      	movs	r0, r4
 8004484:	f7fb fe5a 	bl	800013c <__udivsi3>
 8004488:	0003      	movs	r3, r0
 800448a:	0018      	movs	r0, r3
 800448c:	f000 f92f 	bl	80046ee <HAL_SYSTICK_Config>
 8004490:	1e03      	subs	r3, r0, #0
 8004492:	d001      	beq.n	8004498 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e00f      	b.n	80044b8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b03      	cmp	r3, #3
 800449c:	d80b      	bhi.n	80044b6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800449e:	6879      	ldr	r1, [r7, #4]
 80044a0:	2301      	movs	r3, #1
 80044a2:	425b      	negs	r3, r3
 80044a4:	2200      	movs	r2, #0
 80044a6:	0018      	movs	r0, r3
 80044a8:	f000 f8fc 	bl	80046a4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80044ac:	4b06      	ldr	r3, [pc, #24]	; (80044c8 <HAL_InitTick+0x64>)
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80044b2:	2300      	movs	r3, #0
 80044b4:	e000      	b.n	80044b8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
}
 80044b8:	0018      	movs	r0, r3
 80044ba:	46bd      	mov	sp, r7
 80044bc:	b003      	add	sp, #12
 80044be:	bd90      	pop	{r4, r7, pc}
 80044c0:	20000000 	.word	0x20000000
 80044c4:	20000008 	.word	0x20000008
 80044c8:	20000004 	.word	0x20000004

080044cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80044d0:	4b05      	ldr	r3, [pc, #20]	; (80044e8 <HAL_IncTick+0x1c>)
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	001a      	movs	r2, r3
 80044d6:	4b05      	ldr	r3, [pc, #20]	; (80044ec <HAL_IncTick+0x20>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	18d2      	adds	r2, r2, r3
 80044dc:	4b03      	ldr	r3, [pc, #12]	; (80044ec <HAL_IncTick+0x20>)
 80044de:	601a      	str	r2, [r3, #0]
}
 80044e0:	46c0      	nop			; (mov r8, r8)
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	46c0      	nop			; (mov r8, r8)
 80044e8:	20000008 	.word	0x20000008
 80044ec:	200026fc 	.word	0x200026fc

080044f0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
  return uwTick;
 80044f4:	4b02      	ldr	r3, [pc, #8]	; (8004500 <HAL_GetTick+0x10>)
 80044f6:	681b      	ldr	r3, [r3, #0]
}
 80044f8:	0018      	movs	r0, r3
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	46c0      	nop			; (mov r8, r8)
 8004500:	200026fc 	.word	0x200026fc

08004504 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800450c:	f7ff fff0 	bl	80044f0 <HAL_GetTick>
 8004510:	0003      	movs	r3, r0
 8004512:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	3301      	adds	r3, #1
 800451c:	d005      	beq.n	800452a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800451e:	4b0a      	ldr	r3, [pc, #40]	; (8004548 <HAL_Delay+0x44>)
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	001a      	movs	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	189b      	adds	r3, r3, r2
 8004528:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800452a:	46c0      	nop			; (mov r8, r8)
 800452c:	f7ff ffe0 	bl	80044f0 <HAL_GetTick>
 8004530:	0002      	movs	r2, r0
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	429a      	cmp	r2, r3
 800453a:	d8f7      	bhi.n	800452c <HAL_Delay+0x28>
  {
  }
}
 800453c:	46c0      	nop			; (mov r8, r8)
 800453e:	46c0      	nop			; (mov r8, r8)
 8004540:	46bd      	mov	sp, r7
 8004542:	b004      	add	sp, #16
 8004544:	bd80      	pop	{r7, pc}
 8004546:	46c0      	nop			; (mov r8, r8)
 8004548:	20000008 	.word	0x20000008

0800454c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
 8004552:	0002      	movs	r2, r0
 8004554:	1dfb      	adds	r3, r7, #7
 8004556:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004558:	1dfb      	adds	r3, r7, #7
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	2b7f      	cmp	r3, #127	; 0x7f
 800455e:	d809      	bhi.n	8004574 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004560:	1dfb      	adds	r3, r7, #7
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	001a      	movs	r2, r3
 8004566:	231f      	movs	r3, #31
 8004568:	401a      	ands	r2, r3
 800456a:	4b04      	ldr	r3, [pc, #16]	; (800457c <__NVIC_EnableIRQ+0x30>)
 800456c:	2101      	movs	r1, #1
 800456e:	4091      	lsls	r1, r2
 8004570:	000a      	movs	r2, r1
 8004572:	601a      	str	r2, [r3, #0]
  }
}
 8004574:	46c0      	nop			; (mov r8, r8)
 8004576:	46bd      	mov	sp, r7
 8004578:	b002      	add	sp, #8
 800457a:	bd80      	pop	{r7, pc}
 800457c:	e000e100 	.word	0xe000e100

08004580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004580:	b590      	push	{r4, r7, lr}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	0002      	movs	r2, r0
 8004588:	6039      	str	r1, [r7, #0]
 800458a:	1dfb      	adds	r3, r7, #7
 800458c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800458e:	1dfb      	adds	r3, r7, #7
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	2b7f      	cmp	r3, #127	; 0x7f
 8004594:	d828      	bhi.n	80045e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004596:	4a2f      	ldr	r2, [pc, #188]	; (8004654 <__NVIC_SetPriority+0xd4>)
 8004598:	1dfb      	adds	r3, r7, #7
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	b25b      	sxtb	r3, r3
 800459e:	089b      	lsrs	r3, r3, #2
 80045a0:	33c0      	adds	r3, #192	; 0xc0
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	589b      	ldr	r3, [r3, r2]
 80045a6:	1dfa      	adds	r2, r7, #7
 80045a8:	7812      	ldrb	r2, [r2, #0]
 80045aa:	0011      	movs	r1, r2
 80045ac:	2203      	movs	r2, #3
 80045ae:	400a      	ands	r2, r1
 80045b0:	00d2      	lsls	r2, r2, #3
 80045b2:	21ff      	movs	r1, #255	; 0xff
 80045b4:	4091      	lsls	r1, r2
 80045b6:	000a      	movs	r2, r1
 80045b8:	43d2      	mvns	r2, r2
 80045ba:	401a      	ands	r2, r3
 80045bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	019b      	lsls	r3, r3, #6
 80045c2:	22ff      	movs	r2, #255	; 0xff
 80045c4:	401a      	ands	r2, r3
 80045c6:	1dfb      	adds	r3, r7, #7
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	0018      	movs	r0, r3
 80045cc:	2303      	movs	r3, #3
 80045ce:	4003      	ands	r3, r0
 80045d0:	00db      	lsls	r3, r3, #3
 80045d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045d4:	481f      	ldr	r0, [pc, #124]	; (8004654 <__NVIC_SetPriority+0xd4>)
 80045d6:	1dfb      	adds	r3, r7, #7
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	b25b      	sxtb	r3, r3
 80045dc:	089b      	lsrs	r3, r3, #2
 80045de:	430a      	orrs	r2, r1
 80045e0:	33c0      	adds	r3, #192	; 0xc0
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80045e6:	e031      	b.n	800464c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045e8:	4a1b      	ldr	r2, [pc, #108]	; (8004658 <__NVIC_SetPriority+0xd8>)
 80045ea:	1dfb      	adds	r3, r7, #7
 80045ec:	781b      	ldrb	r3, [r3, #0]
 80045ee:	0019      	movs	r1, r3
 80045f0:	230f      	movs	r3, #15
 80045f2:	400b      	ands	r3, r1
 80045f4:	3b08      	subs	r3, #8
 80045f6:	089b      	lsrs	r3, r3, #2
 80045f8:	3306      	adds	r3, #6
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	18d3      	adds	r3, r2, r3
 80045fe:	3304      	adds	r3, #4
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	1dfa      	adds	r2, r7, #7
 8004604:	7812      	ldrb	r2, [r2, #0]
 8004606:	0011      	movs	r1, r2
 8004608:	2203      	movs	r2, #3
 800460a:	400a      	ands	r2, r1
 800460c:	00d2      	lsls	r2, r2, #3
 800460e:	21ff      	movs	r1, #255	; 0xff
 8004610:	4091      	lsls	r1, r2
 8004612:	000a      	movs	r2, r1
 8004614:	43d2      	mvns	r2, r2
 8004616:	401a      	ands	r2, r3
 8004618:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	019b      	lsls	r3, r3, #6
 800461e:	22ff      	movs	r2, #255	; 0xff
 8004620:	401a      	ands	r2, r3
 8004622:	1dfb      	adds	r3, r7, #7
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	0018      	movs	r0, r3
 8004628:	2303      	movs	r3, #3
 800462a:	4003      	ands	r3, r0
 800462c:	00db      	lsls	r3, r3, #3
 800462e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004630:	4809      	ldr	r0, [pc, #36]	; (8004658 <__NVIC_SetPriority+0xd8>)
 8004632:	1dfb      	adds	r3, r7, #7
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	001c      	movs	r4, r3
 8004638:	230f      	movs	r3, #15
 800463a:	4023      	ands	r3, r4
 800463c:	3b08      	subs	r3, #8
 800463e:	089b      	lsrs	r3, r3, #2
 8004640:	430a      	orrs	r2, r1
 8004642:	3306      	adds	r3, #6
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	18c3      	adds	r3, r0, r3
 8004648:	3304      	adds	r3, #4
 800464a:	601a      	str	r2, [r3, #0]
}
 800464c:	46c0      	nop			; (mov r8, r8)
 800464e:	46bd      	mov	sp, r7
 8004650:	b003      	add	sp, #12
 8004652:	bd90      	pop	{r4, r7, pc}
 8004654:	e000e100 	.word	0xe000e100
 8004658:	e000ed00 	.word	0xe000ed00

0800465c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	1e5a      	subs	r2, r3, #1
 8004668:	2380      	movs	r3, #128	; 0x80
 800466a:	045b      	lsls	r3, r3, #17
 800466c:	429a      	cmp	r2, r3
 800466e:	d301      	bcc.n	8004674 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004670:	2301      	movs	r3, #1
 8004672:	e010      	b.n	8004696 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004674:	4b0a      	ldr	r3, [pc, #40]	; (80046a0 <SysTick_Config+0x44>)
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	3a01      	subs	r2, #1
 800467a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800467c:	2301      	movs	r3, #1
 800467e:	425b      	negs	r3, r3
 8004680:	2103      	movs	r1, #3
 8004682:	0018      	movs	r0, r3
 8004684:	f7ff ff7c 	bl	8004580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004688:	4b05      	ldr	r3, [pc, #20]	; (80046a0 <SysTick_Config+0x44>)
 800468a:	2200      	movs	r2, #0
 800468c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800468e:	4b04      	ldr	r3, [pc, #16]	; (80046a0 <SysTick_Config+0x44>)
 8004690:	2207      	movs	r2, #7
 8004692:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004694:	2300      	movs	r3, #0
}
 8004696:	0018      	movs	r0, r3
 8004698:	46bd      	mov	sp, r7
 800469a:	b002      	add	sp, #8
 800469c:	bd80      	pop	{r7, pc}
 800469e:	46c0      	nop			; (mov r8, r8)
 80046a0:	e000e010 	.word	0xe000e010

080046a4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	60b9      	str	r1, [r7, #8]
 80046ac:	607a      	str	r2, [r7, #4]
 80046ae:	210f      	movs	r1, #15
 80046b0:	187b      	adds	r3, r7, r1
 80046b2:	1c02      	adds	r2, r0, #0
 80046b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	187b      	adds	r3, r7, r1
 80046ba:	781b      	ldrb	r3, [r3, #0]
 80046bc:	b25b      	sxtb	r3, r3
 80046be:	0011      	movs	r1, r2
 80046c0:	0018      	movs	r0, r3
 80046c2:	f7ff ff5d 	bl	8004580 <__NVIC_SetPriority>
}
 80046c6:	46c0      	nop			; (mov r8, r8)
 80046c8:	46bd      	mov	sp, r7
 80046ca:	b004      	add	sp, #16
 80046cc:	bd80      	pop	{r7, pc}

080046ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b082      	sub	sp, #8
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	0002      	movs	r2, r0
 80046d6:	1dfb      	adds	r3, r7, #7
 80046d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046da:	1dfb      	adds	r3, r7, #7
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	b25b      	sxtb	r3, r3
 80046e0:	0018      	movs	r0, r3
 80046e2:	f7ff ff33 	bl	800454c <__NVIC_EnableIRQ>
}
 80046e6:	46c0      	nop			; (mov r8, r8)
 80046e8:	46bd      	mov	sp, r7
 80046ea:	b002      	add	sp, #8
 80046ec:	bd80      	pop	{r7, pc}

080046ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046ee:	b580      	push	{r7, lr}
 80046f0:	b082      	sub	sp, #8
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	0018      	movs	r0, r3
 80046fa:	f7ff ffaf 	bl	800465c <SysTick_Config>
 80046fe:	0003      	movs	r3, r0
}
 8004700:	0018      	movs	r0, r3
 8004702:	46bd      	mov	sp, r7
 8004704:	b002      	add	sp, #8
 8004706:	bd80      	pop	{r7, pc}

08004708 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b082      	sub	sp, #8
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2221      	movs	r2, #33	; 0x21
 8004714:	5c9b      	ldrb	r3, [r3, r2]
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b02      	cmp	r3, #2
 800471a:	d008      	beq.n	800472e <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2204      	movs	r2, #4
 8004720:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2220      	movs	r2, #32
 8004726:	2100      	movs	r1, #0
 8004728:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e020      	b.n	8004770 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	210e      	movs	r1, #14
 800473a:	438a      	bics	r2, r1
 800473c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2101      	movs	r1, #1
 800474a:	438a      	bics	r2, r1
 800474c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004756:	2101      	movs	r1, #1
 8004758:	4091      	lsls	r1, r2
 800475a:	000a      	movs	r2, r1
 800475c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2221      	movs	r2, #33	; 0x21
 8004762:	2101      	movs	r1, #1
 8004764:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2220      	movs	r2, #32
 800476a:	2100      	movs	r1, #0
 800476c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800476e:	2300      	movs	r3, #0
}
 8004770:	0018      	movs	r0, r3
 8004772:	46bd      	mov	sp, r7
 8004774:	b002      	add	sp, #8
 8004776:	bd80      	pop	{r7, pc}

08004778 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004780:	210f      	movs	r1, #15
 8004782:	187b      	adds	r3, r7, r1
 8004784:	2200      	movs	r2, #0
 8004786:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2221      	movs	r2, #33	; 0x21
 800478c:	5c9b      	ldrb	r3, [r3, r2]
 800478e:	b2db      	uxtb	r3, r3
 8004790:	2b02      	cmp	r3, #2
 8004792:	d006      	beq.n	80047a2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2204      	movs	r2, #4
 8004798:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800479a:	187b      	adds	r3, r7, r1
 800479c:	2201      	movs	r2, #1
 800479e:	701a      	strb	r2, [r3, #0]
 80047a0:	e028      	b.n	80047f4 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	210e      	movs	r1, #14
 80047ae:	438a      	bics	r2, r1
 80047b0:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2101      	movs	r1, #1
 80047be:	438a      	bics	r2, r1
 80047c0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ca:	2101      	movs	r1, #1
 80047cc:	4091      	lsls	r1, r2
 80047ce:	000a      	movs	r2, r1
 80047d0:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2221      	movs	r2, #33	; 0x21
 80047d6:	2101      	movs	r1, #1
 80047d8:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2220      	movs	r2, #32
 80047de:	2100      	movs	r1, #0
 80047e0:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d004      	beq.n	80047f4 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	0010      	movs	r0, r2
 80047f2:	4798      	blx	r3
    } 
  }
  return status;
 80047f4:	230f      	movs	r3, #15
 80047f6:	18fb      	adds	r3, r7, r3
 80047f8:	781b      	ldrb	r3, [r3, #0]
}
 80047fa:	0018      	movs	r0, r3
 80047fc:	46bd      	mov	sp, r7
 80047fe:	b004      	add	sp, #16
 8004800:	bd80      	pop	{r7, pc}
	...

08004804 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b086      	sub	sp, #24
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800480e:	2300      	movs	r3, #0
 8004810:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004812:	e14f      	b.n	8004ab4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2101      	movs	r1, #1
 800481a:	697a      	ldr	r2, [r7, #20]
 800481c:	4091      	lsls	r1, r2
 800481e:	000a      	movs	r2, r1
 8004820:	4013      	ands	r3, r2
 8004822:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d100      	bne.n	800482c <HAL_GPIO_Init+0x28>
 800482a:	e140      	b.n	8004aae <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	2203      	movs	r2, #3
 8004832:	4013      	ands	r3, r2
 8004834:	2b01      	cmp	r3, #1
 8004836:	d005      	beq.n	8004844 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	2203      	movs	r2, #3
 800483e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004840:	2b02      	cmp	r3, #2
 8004842:	d130      	bne.n	80048a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	2203      	movs	r2, #3
 8004850:	409a      	lsls	r2, r3
 8004852:	0013      	movs	r3, r2
 8004854:	43da      	mvns	r2, r3
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	4013      	ands	r3, r2
 800485a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	68da      	ldr	r2, [r3, #12]
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	005b      	lsls	r3, r3, #1
 8004864:	409a      	lsls	r2, r3
 8004866:	0013      	movs	r3, r2
 8004868:	693a      	ldr	r2, [r7, #16]
 800486a:	4313      	orrs	r3, r2
 800486c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800487a:	2201      	movs	r2, #1
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	409a      	lsls	r2, r3
 8004880:	0013      	movs	r3, r2
 8004882:	43da      	mvns	r2, r3
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	4013      	ands	r3, r2
 8004888:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	091b      	lsrs	r3, r3, #4
 8004890:	2201      	movs	r2, #1
 8004892:	401a      	ands	r2, r3
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	409a      	lsls	r2, r3
 8004898:	0013      	movs	r3, r2
 800489a:	693a      	ldr	r2, [r7, #16]
 800489c:	4313      	orrs	r3, r2
 800489e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2203      	movs	r2, #3
 80048ac:	4013      	ands	r3, r2
 80048ae:	2b03      	cmp	r3, #3
 80048b0:	d017      	beq.n	80048e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	005b      	lsls	r3, r3, #1
 80048bc:	2203      	movs	r2, #3
 80048be:	409a      	lsls	r2, r3
 80048c0:	0013      	movs	r3, r2
 80048c2:	43da      	mvns	r2, r3
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	4013      	ands	r3, r2
 80048c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	689a      	ldr	r2, [r3, #8]
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	005b      	lsls	r3, r3, #1
 80048d2:	409a      	lsls	r2, r3
 80048d4:	0013      	movs	r3, r2
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	4313      	orrs	r3, r2
 80048da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	693a      	ldr	r2, [r7, #16]
 80048e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	2203      	movs	r2, #3
 80048e8:	4013      	ands	r3, r2
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d123      	bne.n	8004936 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	08da      	lsrs	r2, r3, #3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	3208      	adds	r2, #8
 80048f6:	0092      	lsls	r2, r2, #2
 80048f8:	58d3      	ldr	r3, [r2, r3]
 80048fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	2207      	movs	r2, #7
 8004900:	4013      	ands	r3, r2
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	220f      	movs	r2, #15
 8004906:	409a      	lsls	r2, r3
 8004908:	0013      	movs	r3, r2
 800490a:	43da      	mvns	r2, r3
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	4013      	ands	r3, r2
 8004910:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	691a      	ldr	r2, [r3, #16]
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	2107      	movs	r1, #7
 800491a:	400b      	ands	r3, r1
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	409a      	lsls	r2, r3
 8004920:	0013      	movs	r3, r2
 8004922:	693a      	ldr	r2, [r7, #16]
 8004924:	4313      	orrs	r3, r2
 8004926:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	08da      	lsrs	r2, r3, #3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	3208      	adds	r2, #8
 8004930:	0092      	lsls	r2, r2, #2
 8004932:	6939      	ldr	r1, [r7, #16]
 8004934:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	005b      	lsls	r3, r3, #1
 8004940:	2203      	movs	r2, #3
 8004942:	409a      	lsls	r2, r3
 8004944:	0013      	movs	r3, r2
 8004946:	43da      	mvns	r2, r3
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	4013      	ands	r3, r2
 800494c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2203      	movs	r2, #3
 8004954:	401a      	ands	r2, r3
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	005b      	lsls	r3, r3, #1
 800495a:	409a      	lsls	r2, r3
 800495c:	0013      	movs	r3, r2
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	4313      	orrs	r3, r2
 8004962:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	693a      	ldr	r2, [r7, #16]
 8004968:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	685a      	ldr	r2, [r3, #4]
 800496e:	23c0      	movs	r3, #192	; 0xc0
 8004970:	029b      	lsls	r3, r3, #10
 8004972:	4013      	ands	r3, r2
 8004974:	d100      	bne.n	8004978 <HAL_GPIO_Init+0x174>
 8004976:	e09a      	b.n	8004aae <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004978:	4b54      	ldr	r3, [pc, #336]	; (8004acc <HAL_GPIO_Init+0x2c8>)
 800497a:	699a      	ldr	r2, [r3, #24]
 800497c:	4b53      	ldr	r3, [pc, #332]	; (8004acc <HAL_GPIO_Init+0x2c8>)
 800497e:	2101      	movs	r1, #1
 8004980:	430a      	orrs	r2, r1
 8004982:	619a      	str	r2, [r3, #24]
 8004984:	4b51      	ldr	r3, [pc, #324]	; (8004acc <HAL_GPIO_Init+0x2c8>)
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	2201      	movs	r2, #1
 800498a:	4013      	ands	r3, r2
 800498c:	60bb      	str	r3, [r7, #8]
 800498e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004990:	4a4f      	ldr	r2, [pc, #316]	; (8004ad0 <HAL_GPIO_Init+0x2cc>)
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	089b      	lsrs	r3, r3, #2
 8004996:	3302      	adds	r3, #2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	589b      	ldr	r3, [r3, r2]
 800499c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	2203      	movs	r2, #3
 80049a2:	4013      	ands	r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	220f      	movs	r2, #15
 80049a8:	409a      	lsls	r2, r3
 80049aa:	0013      	movs	r3, r2
 80049ac:	43da      	mvns	r2, r3
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	4013      	ands	r3, r2
 80049b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	2390      	movs	r3, #144	; 0x90
 80049b8:	05db      	lsls	r3, r3, #23
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d013      	beq.n	80049e6 <HAL_GPIO_Init+0x1e2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a44      	ldr	r2, [pc, #272]	; (8004ad4 <HAL_GPIO_Init+0x2d0>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d00d      	beq.n	80049e2 <HAL_GPIO_Init+0x1de>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a43      	ldr	r2, [pc, #268]	; (8004ad8 <HAL_GPIO_Init+0x2d4>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d007      	beq.n	80049de <HAL_GPIO_Init+0x1da>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a42      	ldr	r2, [pc, #264]	; (8004adc <HAL_GPIO_Init+0x2d8>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d101      	bne.n	80049da <HAL_GPIO_Init+0x1d6>
 80049d6:	2303      	movs	r3, #3
 80049d8:	e006      	b.n	80049e8 <HAL_GPIO_Init+0x1e4>
 80049da:	2305      	movs	r3, #5
 80049dc:	e004      	b.n	80049e8 <HAL_GPIO_Init+0x1e4>
 80049de:	2302      	movs	r3, #2
 80049e0:	e002      	b.n	80049e8 <HAL_GPIO_Init+0x1e4>
 80049e2:	2301      	movs	r3, #1
 80049e4:	e000      	b.n	80049e8 <HAL_GPIO_Init+0x1e4>
 80049e6:	2300      	movs	r3, #0
 80049e8:	697a      	ldr	r2, [r7, #20]
 80049ea:	2103      	movs	r1, #3
 80049ec:	400a      	ands	r2, r1
 80049ee:	0092      	lsls	r2, r2, #2
 80049f0:	4093      	lsls	r3, r2
 80049f2:	693a      	ldr	r2, [r7, #16]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80049f8:	4935      	ldr	r1, [pc, #212]	; (8004ad0 <HAL_GPIO_Init+0x2cc>)
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	089b      	lsrs	r3, r3, #2
 80049fe:	3302      	adds	r3, #2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a06:	4b36      	ldr	r3, [pc, #216]	; (8004ae0 <HAL_GPIO_Init+0x2dc>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	43da      	mvns	r2, r3
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	4013      	ands	r3, r2
 8004a14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	2380      	movs	r3, #128	; 0x80
 8004a1c:	025b      	lsls	r3, r3, #9
 8004a1e:	4013      	ands	r3, r2
 8004a20:	d003      	beq.n	8004a2a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8004a22:	693a      	ldr	r2, [r7, #16]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004a2a:	4b2d      	ldr	r3, [pc, #180]	; (8004ae0 <HAL_GPIO_Init+0x2dc>)
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004a30:	4b2b      	ldr	r3, [pc, #172]	; (8004ae0 <HAL_GPIO_Init+0x2dc>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	43da      	mvns	r2, r3
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	2380      	movs	r3, #128	; 0x80
 8004a46:	029b      	lsls	r3, r3, #10
 8004a48:	4013      	ands	r3, r2
 8004a4a:	d003      	beq.n	8004a54 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8004a4c:	693a      	ldr	r2, [r7, #16]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004a54:	4b22      	ldr	r3, [pc, #136]	; (8004ae0 <HAL_GPIO_Init+0x2dc>)
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a5a:	4b21      	ldr	r3, [pc, #132]	; (8004ae0 <HAL_GPIO_Init+0x2dc>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	43da      	mvns	r2, r3
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	4013      	ands	r3, r2
 8004a68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685a      	ldr	r2, [r3, #4]
 8004a6e:	2380      	movs	r3, #128	; 0x80
 8004a70:	035b      	lsls	r3, r3, #13
 8004a72:	4013      	ands	r3, r2
 8004a74:	d003      	beq.n	8004a7e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004a7e:	4b18      	ldr	r3, [pc, #96]	; (8004ae0 <HAL_GPIO_Init+0x2dc>)
 8004a80:	693a      	ldr	r2, [r7, #16]
 8004a82:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004a84:	4b16      	ldr	r3, [pc, #88]	; (8004ae0 <HAL_GPIO_Init+0x2dc>)
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	43da      	mvns	r2, r3
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	4013      	ands	r3, r2
 8004a92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685a      	ldr	r2, [r3, #4]
 8004a98:	2380      	movs	r3, #128	; 0x80
 8004a9a:	039b      	lsls	r3, r3, #14
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	d003      	beq.n	8004aa8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004aa8:	4b0d      	ldr	r3, [pc, #52]	; (8004ae0 <HAL_GPIO_Init+0x2dc>)
 8004aaa:	693a      	ldr	r2, [r7, #16]
 8004aac:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	40da      	lsrs	r2, r3
 8004abc:	1e13      	subs	r3, r2, #0
 8004abe:	d000      	beq.n	8004ac2 <HAL_GPIO_Init+0x2be>
 8004ac0:	e6a8      	b.n	8004814 <HAL_GPIO_Init+0x10>
  } 
}
 8004ac2:	46c0      	nop			; (mov r8, r8)
 8004ac4:	46c0      	nop			; (mov r8, r8)
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	b006      	add	sp, #24
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	40021000 	.word	0x40021000
 8004ad0:	40010000 	.word	0x40010000
 8004ad4:	48000400 	.word	0x48000400
 8004ad8:	48000800 	.word	0x48000800
 8004adc:	48000c00 	.word	0x48000c00
 8004ae0:	40010400 	.word	0x40010400

08004ae4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	0008      	movs	r0, r1
 8004aee:	0011      	movs	r1, r2
 8004af0:	1cbb      	adds	r3, r7, #2
 8004af2:	1c02      	adds	r2, r0, #0
 8004af4:	801a      	strh	r2, [r3, #0]
 8004af6:	1c7b      	adds	r3, r7, #1
 8004af8:	1c0a      	adds	r2, r1, #0
 8004afa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004afc:	1c7b      	adds	r3, r7, #1
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d004      	beq.n	8004b0e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b04:	1cbb      	adds	r3, r7, #2
 8004b06:	881a      	ldrh	r2, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b0c:	e003      	b.n	8004b16 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b0e:	1cbb      	adds	r3, r7, #2
 8004b10:	881a      	ldrh	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004b16:	46c0      	nop			; (mov r8, r8)
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	b002      	add	sp, #8
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b084      	sub	sp, #16
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
 8004b26:	000a      	movs	r2, r1
 8004b28:	1cbb      	adds	r3, r7, #2
 8004b2a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b32:	1cbb      	adds	r3, r7, #2
 8004b34:	881b      	ldrh	r3, [r3, #0]
 8004b36:	68fa      	ldr	r2, [r7, #12]
 8004b38:	4013      	ands	r3, r2
 8004b3a:	041a      	lsls	r2, r3, #16
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	43db      	mvns	r3, r3
 8004b40:	1cb9      	adds	r1, r7, #2
 8004b42:	8809      	ldrh	r1, [r1, #0]
 8004b44:	400b      	ands	r3, r1
 8004b46:	431a      	orrs	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	619a      	str	r2, [r3, #24]
}
 8004b4c:	46c0      	nop			; (mov r8, r8)
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	b004      	add	sp, #16
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	0002      	movs	r2, r0
 8004b5c:	1dbb      	adds	r3, r7, #6
 8004b5e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004b60:	4b09      	ldr	r3, [pc, #36]	; (8004b88 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	1dba      	adds	r2, r7, #6
 8004b66:	8812      	ldrh	r2, [r2, #0]
 8004b68:	4013      	ands	r3, r2
 8004b6a:	d008      	beq.n	8004b7e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b6c:	4b06      	ldr	r3, [pc, #24]	; (8004b88 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004b6e:	1dba      	adds	r2, r7, #6
 8004b70:	8812      	ldrh	r2, [r2, #0]
 8004b72:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b74:	1dbb      	adds	r3, r7, #6
 8004b76:	881b      	ldrh	r3, [r3, #0]
 8004b78:	0018      	movs	r0, r3
 8004b7a:	f7ff f8e5 	bl	8003d48 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	46bd      	mov	sp, r7
 8004b82:	b002      	add	sp, #8
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	46c0      	nop			; (mov r8, r8)
 8004b88:	40010400 	.word	0x40010400

08004b8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b082      	sub	sp, #8
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d101      	bne.n	8004b9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e082      	b.n	8004ca4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2241      	movs	r2, #65	; 0x41
 8004ba2:	5c9b      	ldrb	r3, [r3, r2]
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d107      	bne.n	8004bba <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2240      	movs	r2, #64	; 0x40
 8004bae:	2100      	movs	r1, #0
 8004bb0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	0018      	movs	r0, r3
 8004bb6:	f7ff f911 	bl	8003ddc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2241      	movs	r2, #65	; 0x41
 8004bbe:	2124      	movs	r1, #36	; 0x24
 8004bc0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2101      	movs	r1, #1
 8004bce:	438a      	bics	r2, r1
 8004bd0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4934      	ldr	r1, [pc, #208]	; (8004cac <HAL_I2C_Init+0x120>)
 8004bdc:	400a      	ands	r2, r1
 8004bde:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	689a      	ldr	r2, [r3, #8]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4931      	ldr	r1, [pc, #196]	; (8004cb0 <HAL_I2C_Init+0x124>)
 8004bec:	400a      	ands	r2, r1
 8004bee:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d108      	bne.n	8004c0a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	689a      	ldr	r2, [r3, #8]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2180      	movs	r1, #128	; 0x80
 8004c02:	0209      	lsls	r1, r1, #8
 8004c04:	430a      	orrs	r2, r1
 8004c06:	609a      	str	r2, [r3, #8]
 8004c08:	e007      	b.n	8004c1a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	689a      	ldr	r2, [r3, #8]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2184      	movs	r1, #132	; 0x84
 8004c14:	0209      	lsls	r1, r1, #8
 8004c16:	430a      	orrs	r2, r1
 8004c18:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d104      	bne.n	8004c2c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2280      	movs	r2, #128	; 0x80
 8004c28:	0112      	lsls	r2, r2, #4
 8004c2a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685a      	ldr	r2, [r3, #4]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	491f      	ldr	r1, [pc, #124]	; (8004cb4 <HAL_I2C_Init+0x128>)
 8004c38:	430a      	orrs	r2, r1
 8004c3a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68da      	ldr	r2, [r3, #12]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	491a      	ldr	r1, [pc, #104]	; (8004cb0 <HAL_I2C_Init+0x124>)
 8004c48:	400a      	ands	r2, r1
 8004c4a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	691a      	ldr	r2, [r3, #16]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	695b      	ldr	r3, [r3, #20]
 8004c54:	431a      	orrs	r2, r3
 8004c56:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	430a      	orrs	r2, r1
 8004c64:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69d9      	ldr	r1, [r3, #28]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a1a      	ldr	r2, [r3, #32]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	430a      	orrs	r2, r1
 8004c74:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2101      	movs	r1, #1
 8004c82:	430a      	orrs	r2, r1
 8004c84:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2241      	movs	r2, #65	; 0x41
 8004c90:	2120      	movs	r1, #32
 8004c92:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2242      	movs	r2, #66	; 0x42
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	0018      	movs	r0, r3
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	b002      	add	sp, #8
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	f0ffffff 	.word	0xf0ffffff
 8004cb0:	ffff7fff 	.word	0xffff7fff
 8004cb4:	02008000 	.word	0x02008000

08004cb8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cb8:	b590      	push	{r4, r7, lr}
 8004cba:	b089      	sub	sp, #36	; 0x24
 8004cbc:	af02      	add	r7, sp, #8
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	000c      	movs	r4, r1
 8004cc2:	0010      	movs	r0, r2
 8004cc4:	0019      	movs	r1, r3
 8004cc6:	230a      	movs	r3, #10
 8004cc8:	18fb      	adds	r3, r7, r3
 8004cca:	1c22      	adds	r2, r4, #0
 8004ccc:	801a      	strh	r2, [r3, #0]
 8004cce:	2308      	movs	r3, #8
 8004cd0:	18fb      	adds	r3, r7, r3
 8004cd2:	1c02      	adds	r2, r0, #0
 8004cd4:	801a      	strh	r2, [r3, #0]
 8004cd6:	1dbb      	adds	r3, r7, #6
 8004cd8:	1c0a      	adds	r2, r1, #0
 8004cda:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2241      	movs	r2, #65	; 0x41
 8004ce0:	5c9b      	ldrb	r3, [r3, r2]
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	2b20      	cmp	r3, #32
 8004ce6:	d000      	beq.n	8004cea <HAL_I2C_Mem_Write+0x32>
 8004ce8:	e10c      	b.n	8004f04 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d004      	beq.n	8004cfa <HAL_I2C_Mem_Write+0x42>
 8004cf0:	232c      	movs	r3, #44	; 0x2c
 8004cf2:	18fb      	adds	r3, r7, r3
 8004cf4:	881b      	ldrh	r3, [r3, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d105      	bne.n	8004d06 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2280      	movs	r2, #128	; 0x80
 8004cfe:	0092      	lsls	r2, r2, #2
 8004d00:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e0ff      	b.n	8004f06 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2240      	movs	r2, #64	; 0x40
 8004d0a:	5c9b      	ldrb	r3, [r3, r2]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d101      	bne.n	8004d14 <HAL_I2C_Mem_Write+0x5c>
 8004d10:	2302      	movs	r3, #2
 8004d12:	e0f8      	b.n	8004f06 <HAL_I2C_Mem_Write+0x24e>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2240      	movs	r2, #64	; 0x40
 8004d18:	2101      	movs	r1, #1
 8004d1a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d1c:	f7ff fbe8 	bl	80044f0 <HAL_GetTick>
 8004d20:	0003      	movs	r3, r0
 8004d22:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d24:	2380      	movs	r3, #128	; 0x80
 8004d26:	0219      	lsls	r1, r3, #8
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	2319      	movs	r3, #25
 8004d30:	2201      	movs	r2, #1
 8004d32:	f000 fb0b 	bl	800534c <I2C_WaitOnFlagUntilTimeout>
 8004d36:	1e03      	subs	r3, r0, #0
 8004d38:	d001      	beq.n	8004d3e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e0e3      	b.n	8004f06 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2241      	movs	r2, #65	; 0x41
 8004d42:	2121      	movs	r1, #33	; 0x21
 8004d44:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2242      	movs	r2, #66	; 0x42
 8004d4a:	2140      	movs	r1, #64	; 0x40
 8004d4c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2200      	movs	r2, #0
 8004d52:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d58:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	222c      	movs	r2, #44	; 0x2c
 8004d5e:	18ba      	adds	r2, r7, r2
 8004d60:	8812      	ldrh	r2, [r2, #0]
 8004d62:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2200      	movs	r2, #0
 8004d68:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d6a:	1dbb      	adds	r3, r7, #6
 8004d6c:	881c      	ldrh	r4, [r3, #0]
 8004d6e:	2308      	movs	r3, #8
 8004d70:	18fb      	adds	r3, r7, r3
 8004d72:	881a      	ldrh	r2, [r3, #0]
 8004d74:	230a      	movs	r3, #10
 8004d76:	18fb      	adds	r3, r7, r3
 8004d78:	8819      	ldrh	r1, [r3, #0]
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	9301      	str	r3, [sp, #4]
 8004d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d82:	9300      	str	r3, [sp, #0]
 8004d84:	0023      	movs	r3, r4
 8004d86:	f000 f9f9 	bl	800517c <I2C_RequestMemoryWrite>
 8004d8a:	1e03      	subs	r3, r0, #0
 8004d8c:	d005      	beq.n	8004d9a <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2240      	movs	r2, #64	; 0x40
 8004d92:	2100      	movs	r1, #0
 8004d94:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e0b5      	b.n	8004f06 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	2bff      	cmp	r3, #255	; 0xff
 8004da2:	d911      	bls.n	8004dc8 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	22ff      	movs	r2, #255	; 0xff
 8004da8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	2380      	movs	r3, #128	; 0x80
 8004db2:	045c      	lsls	r4, r3, #17
 8004db4:	230a      	movs	r3, #10
 8004db6:	18fb      	adds	r3, r7, r3
 8004db8:	8819      	ldrh	r1, [r3, #0]
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	9300      	str	r3, [sp, #0]
 8004dc0:	0023      	movs	r3, r4
 8004dc2:	f000 fbf7 	bl	80055b4 <I2C_TransferConfig>
 8004dc6:	e012      	b.n	8004dee <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dcc:	b29a      	uxth	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dd6:	b2da      	uxtb	r2, r3
 8004dd8:	2380      	movs	r3, #128	; 0x80
 8004dda:	049c      	lsls	r4, r3, #18
 8004ddc:	230a      	movs	r3, #10
 8004dde:	18fb      	adds	r3, r7, r3
 8004de0:	8819      	ldrh	r1, [r3, #0]
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	2300      	movs	r3, #0
 8004de6:	9300      	str	r3, [sp, #0]
 8004de8:	0023      	movs	r3, r4
 8004dea:	f000 fbe3 	bl	80055b4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	0018      	movs	r0, r3
 8004df6:	f000 fae8 	bl	80053ca <I2C_WaitOnTXISFlagUntilTimeout>
 8004dfa:	1e03      	subs	r3, r0, #0
 8004dfc:	d001      	beq.n	8004e02 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e081      	b.n	8004f06 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e06:	781a      	ldrb	r2, [r3, #0]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e12:	1c5a      	adds	r2, r3, #1
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d03a      	beq.n	8004eb2 <HAL_I2C_Mem_Write+0x1fa>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d136      	bne.n	8004eb2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e46:	68f8      	ldr	r0, [r7, #12]
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	9300      	str	r3, [sp, #0]
 8004e4c:	0013      	movs	r3, r2
 8004e4e:	2200      	movs	r2, #0
 8004e50:	2180      	movs	r1, #128	; 0x80
 8004e52:	f000 fa7b 	bl	800534c <I2C_WaitOnFlagUntilTimeout>
 8004e56:	1e03      	subs	r3, r0, #0
 8004e58:	d001      	beq.n	8004e5e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e053      	b.n	8004f06 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	2bff      	cmp	r3, #255	; 0xff
 8004e66:	d911      	bls.n	8004e8c <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	22ff      	movs	r2, #255	; 0xff
 8004e6c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e72:	b2da      	uxtb	r2, r3
 8004e74:	2380      	movs	r3, #128	; 0x80
 8004e76:	045c      	lsls	r4, r3, #17
 8004e78:	230a      	movs	r3, #10
 8004e7a:	18fb      	adds	r3, r7, r3
 8004e7c:	8819      	ldrh	r1, [r3, #0]
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	2300      	movs	r3, #0
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	0023      	movs	r3, r4
 8004e86:	f000 fb95 	bl	80055b4 <I2C_TransferConfig>
 8004e8a:	e012      	b.n	8004eb2 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e90:	b29a      	uxth	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e9a:	b2da      	uxtb	r2, r3
 8004e9c:	2380      	movs	r3, #128	; 0x80
 8004e9e:	049c      	lsls	r4, r3, #18
 8004ea0:	230a      	movs	r3, #10
 8004ea2:	18fb      	adds	r3, r7, r3
 8004ea4:	8819      	ldrh	r1, [r3, #0]
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	9300      	str	r3, [sp, #0]
 8004eac:	0023      	movs	r3, r4
 8004eae:	f000 fb81 	bl	80055b4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d198      	bne.n	8004dee <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ebc:	697a      	ldr	r2, [r7, #20]
 8004ebe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	0018      	movs	r0, r3
 8004ec4:	f000 fac0 	bl	8005448 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ec8:	1e03      	subs	r3, r0, #0
 8004eca:	d001      	beq.n	8004ed0 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e01a      	b.n	8004f06 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	490b      	ldr	r1, [pc, #44]	; (8004f10 <HAL_I2C_Mem_Write+0x258>)
 8004ee4:	400a      	ands	r2, r1
 8004ee6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2241      	movs	r2, #65	; 0x41
 8004eec:	2120      	movs	r1, #32
 8004eee:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2242      	movs	r2, #66	; 0x42
 8004ef4:	2100      	movs	r1, #0
 8004ef6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2240      	movs	r2, #64	; 0x40
 8004efc:	2100      	movs	r1, #0
 8004efe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004f00:	2300      	movs	r3, #0
 8004f02:	e000      	b.n	8004f06 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8004f04:	2302      	movs	r3, #2
  }
}
 8004f06:	0018      	movs	r0, r3
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	b007      	add	sp, #28
 8004f0c:	bd90      	pop	{r4, r7, pc}
 8004f0e:	46c0      	nop			; (mov r8, r8)
 8004f10:	fe00e800 	.word	0xfe00e800

08004f14 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f14:	b590      	push	{r4, r7, lr}
 8004f16:	b089      	sub	sp, #36	; 0x24
 8004f18:	af02      	add	r7, sp, #8
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	000c      	movs	r4, r1
 8004f1e:	0010      	movs	r0, r2
 8004f20:	0019      	movs	r1, r3
 8004f22:	230a      	movs	r3, #10
 8004f24:	18fb      	adds	r3, r7, r3
 8004f26:	1c22      	adds	r2, r4, #0
 8004f28:	801a      	strh	r2, [r3, #0]
 8004f2a:	2308      	movs	r3, #8
 8004f2c:	18fb      	adds	r3, r7, r3
 8004f2e:	1c02      	adds	r2, r0, #0
 8004f30:	801a      	strh	r2, [r3, #0]
 8004f32:	1dbb      	adds	r3, r7, #6
 8004f34:	1c0a      	adds	r2, r1, #0
 8004f36:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2241      	movs	r2, #65	; 0x41
 8004f3c:	5c9b      	ldrb	r3, [r3, r2]
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	2b20      	cmp	r3, #32
 8004f42:	d000      	beq.n	8004f46 <HAL_I2C_Mem_Read+0x32>
 8004f44:	e110      	b.n	8005168 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d004      	beq.n	8004f56 <HAL_I2C_Mem_Read+0x42>
 8004f4c:	232c      	movs	r3, #44	; 0x2c
 8004f4e:	18fb      	adds	r3, r7, r3
 8004f50:	881b      	ldrh	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d105      	bne.n	8004f62 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2280      	movs	r2, #128	; 0x80
 8004f5a:	0092      	lsls	r2, r2, #2
 8004f5c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e103      	b.n	800516a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2240      	movs	r2, #64	; 0x40
 8004f66:	5c9b      	ldrb	r3, [r3, r2]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d101      	bne.n	8004f70 <HAL_I2C_Mem_Read+0x5c>
 8004f6c:	2302      	movs	r3, #2
 8004f6e:	e0fc      	b.n	800516a <HAL_I2C_Mem_Read+0x256>
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2240      	movs	r2, #64	; 0x40
 8004f74:	2101      	movs	r1, #1
 8004f76:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f78:	f7ff faba 	bl	80044f0 <HAL_GetTick>
 8004f7c:	0003      	movs	r3, r0
 8004f7e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f80:	2380      	movs	r3, #128	; 0x80
 8004f82:	0219      	lsls	r1, r3, #8
 8004f84:	68f8      	ldr	r0, [r7, #12]
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	9300      	str	r3, [sp, #0]
 8004f8a:	2319      	movs	r3, #25
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f000 f9dd 	bl	800534c <I2C_WaitOnFlagUntilTimeout>
 8004f92:	1e03      	subs	r3, r0, #0
 8004f94:	d001      	beq.n	8004f9a <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e0e7      	b.n	800516a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2241      	movs	r2, #65	; 0x41
 8004f9e:	2122      	movs	r1, #34	; 0x22
 8004fa0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2242      	movs	r2, #66	; 0x42
 8004fa6:	2140      	movs	r1, #64	; 0x40
 8004fa8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fb4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	222c      	movs	r2, #44	; 0x2c
 8004fba:	18ba      	adds	r2, r7, r2
 8004fbc:	8812      	ldrh	r2, [r2, #0]
 8004fbe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fc6:	1dbb      	adds	r3, r7, #6
 8004fc8:	881c      	ldrh	r4, [r3, #0]
 8004fca:	2308      	movs	r3, #8
 8004fcc:	18fb      	adds	r3, r7, r3
 8004fce:	881a      	ldrh	r2, [r3, #0]
 8004fd0:	230a      	movs	r3, #10
 8004fd2:	18fb      	adds	r3, r7, r3
 8004fd4:	8819      	ldrh	r1, [r3, #0]
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	9301      	str	r3, [sp, #4]
 8004fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fde:	9300      	str	r3, [sp, #0]
 8004fe0:	0023      	movs	r3, r4
 8004fe2:	f000 f92f 	bl	8005244 <I2C_RequestMemoryRead>
 8004fe6:	1e03      	subs	r3, r0, #0
 8004fe8:	d005      	beq.n	8004ff6 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2240      	movs	r2, #64	; 0x40
 8004fee:	2100      	movs	r1, #0
 8004ff0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e0b9      	b.n	800516a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	2bff      	cmp	r3, #255	; 0xff
 8004ffe:	d911      	bls.n	8005024 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	22ff      	movs	r2, #255	; 0xff
 8005004:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800500a:	b2da      	uxtb	r2, r3
 800500c:	2380      	movs	r3, #128	; 0x80
 800500e:	045c      	lsls	r4, r3, #17
 8005010:	230a      	movs	r3, #10
 8005012:	18fb      	adds	r3, r7, r3
 8005014:	8819      	ldrh	r1, [r3, #0]
 8005016:	68f8      	ldr	r0, [r7, #12]
 8005018:	4b56      	ldr	r3, [pc, #344]	; (8005174 <HAL_I2C_Mem_Read+0x260>)
 800501a:	9300      	str	r3, [sp, #0]
 800501c:	0023      	movs	r3, r4
 800501e:	f000 fac9 	bl	80055b4 <I2C_TransferConfig>
 8005022:	e012      	b.n	800504a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005028:	b29a      	uxth	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005032:	b2da      	uxtb	r2, r3
 8005034:	2380      	movs	r3, #128	; 0x80
 8005036:	049c      	lsls	r4, r3, #18
 8005038:	230a      	movs	r3, #10
 800503a:	18fb      	adds	r3, r7, r3
 800503c:	8819      	ldrh	r1, [r3, #0]
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	4b4c      	ldr	r3, [pc, #304]	; (8005174 <HAL_I2C_Mem_Read+0x260>)
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	0023      	movs	r3, r4
 8005046:	f000 fab5 	bl	80055b4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800504a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800504c:	68f8      	ldr	r0, [r7, #12]
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	9300      	str	r3, [sp, #0]
 8005052:	0013      	movs	r3, r2
 8005054:	2200      	movs	r2, #0
 8005056:	2104      	movs	r1, #4
 8005058:	f000 f978 	bl	800534c <I2C_WaitOnFlagUntilTimeout>
 800505c:	1e03      	subs	r3, r0, #0
 800505e:	d001      	beq.n	8005064 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e082      	b.n	800516a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800506e:	b2d2      	uxtb	r2, r2
 8005070:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005076:	1c5a      	adds	r2, r3, #1
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005080:	3b01      	subs	r3, #1
 8005082:	b29a      	uxth	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800508c:	b29b      	uxth	r3, r3
 800508e:	3b01      	subs	r3, #1
 8005090:	b29a      	uxth	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800509a:	b29b      	uxth	r3, r3
 800509c:	2b00      	cmp	r3, #0
 800509e:	d03a      	beq.n	8005116 <HAL_I2C_Mem_Read+0x202>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d136      	bne.n	8005116 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80050a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	9300      	str	r3, [sp, #0]
 80050b0:	0013      	movs	r3, r2
 80050b2:	2200      	movs	r2, #0
 80050b4:	2180      	movs	r1, #128	; 0x80
 80050b6:	f000 f949 	bl	800534c <I2C_WaitOnFlagUntilTimeout>
 80050ba:	1e03      	subs	r3, r0, #0
 80050bc:	d001      	beq.n	80050c2 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e053      	b.n	800516a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	2bff      	cmp	r3, #255	; 0xff
 80050ca:	d911      	bls.n	80050f0 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	22ff      	movs	r2, #255	; 0xff
 80050d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d6:	b2da      	uxtb	r2, r3
 80050d8:	2380      	movs	r3, #128	; 0x80
 80050da:	045c      	lsls	r4, r3, #17
 80050dc:	230a      	movs	r3, #10
 80050de:	18fb      	adds	r3, r7, r3
 80050e0:	8819      	ldrh	r1, [r3, #0]
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	2300      	movs	r3, #0
 80050e6:	9300      	str	r3, [sp, #0]
 80050e8:	0023      	movs	r3, r4
 80050ea:	f000 fa63 	bl	80055b4 <I2C_TransferConfig>
 80050ee:	e012      	b.n	8005116 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050fe:	b2da      	uxtb	r2, r3
 8005100:	2380      	movs	r3, #128	; 0x80
 8005102:	049c      	lsls	r4, r3, #18
 8005104:	230a      	movs	r3, #10
 8005106:	18fb      	adds	r3, r7, r3
 8005108:	8819      	ldrh	r1, [r3, #0]
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	2300      	movs	r3, #0
 800510e:	9300      	str	r3, [sp, #0]
 8005110:	0023      	movs	r3, r4
 8005112:	f000 fa4f 	bl	80055b4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800511a:	b29b      	uxth	r3, r3
 800511c:	2b00      	cmp	r3, #0
 800511e:	d194      	bne.n	800504a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005120:	697a      	ldr	r2, [r7, #20]
 8005122:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	0018      	movs	r0, r3
 8005128:	f000 f98e 	bl	8005448 <I2C_WaitOnSTOPFlagUntilTimeout>
 800512c:	1e03      	subs	r3, r0, #0
 800512e:	d001      	beq.n	8005134 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e01a      	b.n	800516a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2220      	movs	r2, #32
 800513a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	685a      	ldr	r2, [r3, #4]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	490c      	ldr	r1, [pc, #48]	; (8005178 <HAL_I2C_Mem_Read+0x264>)
 8005148:	400a      	ands	r2, r1
 800514a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2241      	movs	r2, #65	; 0x41
 8005150:	2120      	movs	r1, #32
 8005152:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2242      	movs	r2, #66	; 0x42
 8005158:	2100      	movs	r1, #0
 800515a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2240      	movs	r2, #64	; 0x40
 8005160:	2100      	movs	r1, #0
 8005162:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005164:	2300      	movs	r3, #0
 8005166:	e000      	b.n	800516a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8005168:	2302      	movs	r3, #2
  }
}
 800516a:	0018      	movs	r0, r3
 800516c:	46bd      	mov	sp, r7
 800516e:	b007      	add	sp, #28
 8005170:	bd90      	pop	{r4, r7, pc}
 8005172:	46c0      	nop			; (mov r8, r8)
 8005174:	80002400 	.word	0x80002400
 8005178:	fe00e800 	.word	0xfe00e800

0800517c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800517c:	b5b0      	push	{r4, r5, r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af02      	add	r7, sp, #8
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	000c      	movs	r4, r1
 8005186:	0010      	movs	r0, r2
 8005188:	0019      	movs	r1, r3
 800518a:	250a      	movs	r5, #10
 800518c:	197b      	adds	r3, r7, r5
 800518e:	1c22      	adds	r2, r4, #0
 8005190:	801a      	strh	r2, [r3, #0]
 8005192:	2308      	movs	r3, #8
 8005194:	18fb      	adds	r3, r7, r3
 8005196:	1c02      	adds	r2, r0, #0
 8005198:	801a      	strh	r2, [r3, #0]
 800519a:	1dbb      	adds	r3, r7, #6
 800519c:	1c0a      	adds	r2, r1, #0
 800519e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80051a0:	1dbb      	adds	r3, r7, #6
 80051a2:	881b      	ldrh	r3, [r3, #0]
 80051a4:	b2da      	uxtb	r2, r3
 80051a6:	2380      	movs	r3, #128	; 0x80
 80051a8:	045c      	lsls	r4, r3, #17
 80051aa:	197b      	adds	r3, r7, r5
 80051ac:	8819      	ldrh	r1, [r3, #0]
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	4b23      	ldr	r3, [pc, #140]	; (8005240 <I2C_RequestMemoryWrite+0xc4>)
 80051b2:	9300      	str	r3, [sp, #0]
 80051b4:	0023      	movs	r3, r4
 80051b6:	f000 f9fd 	bl	80055b4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051bc:	6a39      	ldr	r1, [r7, #32]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	0018      	movs	r0, r3
 80051c2:	f000 f902 	bl	80053ca <I2C_WaitOnTXISFlagUntilTimeout>
 80051c6:	1e03      	subs	r3, r0, #0
 80051c8:	d001      	beq.n	80051ce <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e033      	b.n	8005236 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80051ce:	1dbb      	adds	r3, r7, #6
 80051d0:	881b      	ldrh	r3, [r3, #0]
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d107      	bne.n	80051e6 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80051d6:	2308      	movs	r3, #8
 80051d8:	18fb      	adds	r3, r7, r3
 80051da:	881b      	ldrh	r3, [r3, #0]
 80051dc:	b2da      	uxtb	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	629a      	str	r2, [r3, #40]	; 0x28
 80051e4:	e019      	b.n	800521a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80051e6:	2308      	movs	r3, #8
 80051e8:	18fb      	adds	r3, r7, r3
 80051ea:	881b      	ldrh	r3, [r3, #0]
 80051ec:	0a1b      	lsrs	r3, r3, #8
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	b2da      	uxtb	r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051fa:	6a39      	ldr	r1, [r7, #32]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	0018      	movs	r0, r3
 8005200:	f000 f8e3 	bl	80053ca <I2C_WaitOnTXISFlagUntilTimeout>
 8005204:	1e03      	subs	r3, r0, #0
 8005206:	d001      	beq.n	800520c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e014      	b.n	8005236 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800520c:	2308      	movs	r3, #8
 800520e:	18fb      	adds	r3, r7, r3
 8005210:	881b      	ldrh	r3, [r3, #0]
 8005212:	b2da      	uxtb	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800521a:	6a3a      	ldr	r2, [r7, #32]
 800521c:	68f8      	ldr	r0, [r7, #12]
 800521e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	0013      	movs	r3, r2
 8005224:	2200      	movs	r2, #0
 8005226:	2180      	movs	r1, #128	; 0x80
 8005228:	f000 f890 	bl	800534c <I2C_WaitOnFlagUntilTimeout>
 800522c:	1e03      	subs	r3, r0, #0
 800522e:	d001      	beq.n	8005234 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e000      	b.n	8005236 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	0018      	movs	r0, r3
 8005238:	46bd      	mov	sp, r7
 800523a:	b004      	add	sp, #16
 800523c:	bdb0      	pop	{r4, r5, r7, pc}
 800523e:	46c0      	nop			; (mov r8, r8)
 8005240:	80002000 	.word	0x80002000

08005244 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005244:	b5b0      	push	{r4, r5, r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af02      	add	r7, sp, #8
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	000c      	movs	r4, r1
 800524e:	0010      	movs	r0, r2
 8005250:	0019      	movs	r1, r3
 8005252:	250a      	movs	r5, #10
 8005254:	197b      	adds	r3, r7, r5
 8005256:	1c22      	adds	r2, r4, #0
 8005258:	801a      	strh	r2, [r3, #0]
 800525a:	2308      	movs	r3, #8
 800525c:	18fb      	adds	r3, r7, r3
 800525e:	1c02      	adds	r2, r0, #0
 8005260:	801a      	strh	r2, [r3, #0]
 8005262:	1dbb      	adds	r3, r7, #6
 8005264:	1c0a      	adds	r2, r1, #0
 8005266:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005268:	1dbb      	adds	r3, r7, #6
 800526a:	881b      	ldrh	r3, [r3, #0]
 800526c:	b2da      	uxtb	r2, r3
 800526e:	197b      	adds	r3, r7, r5
 8005270:	8819      	ldrh	r1, [r3, #0]
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	4b23      	ldr	r3, [pc, #140]	; (8005304 <I2C_RequestMemoryRead+0xc0>)
 8005276:	9300      	str	r3, [sp, #0]
 8005278:	2300      	movs	r3, #0
 800527a:	f000 f99b 	bl	80055b4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800527e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005280:	6a39      	ldr	r1, [r7, #32]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	0018      	movs	r0, r3
 8005286:	f000 f8a0 	bl	80053ca <I2C_WaitOnTXISFlagUntilTimeout>
 800528a:	1e03      	subs	r3, r0, #0
 800528c:	d001      	beq.n	8005292 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e033      	b.n	80052fa <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005292:	1dbb      	adds	r3, r7, #6
 8005294:	881b      	ldrh	r3, [r3, #0]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d107      	bne.n	80052aa <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800529a:	2308      	movs	r3, #8
 800529c:	18fb      	adds	r3, r7, r3
 800529e:	881b      	ldrh	r3, [r3, #0]
 80052a0:	b2da      	uxtb	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	629a      	str	r2, [r3, #40]	; 0x28
 80052a8:	e019      	b.n	80052de <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80052aa:	2308      	movs	r3, #8
 80052ac:	18fb      	adds	r3, r7, r3
 80052ae:	881b      	ldrh	r3, [r3, #0]
 80052b0:	0a1b      	lsrs	r3, r3, #8
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	b2da      	uxtb	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052be:	6a39      	ldr	r1, [r7, #32]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	0018      	movs	r0, r3
 80052c4:	f000 f881 	bl	80053ca <I2C_WaitOnTXISFlagUntilTimeout>
 80052c8:	1e03      	subs	r3, r0, #0
 80052ca:	d001      	beq.n	80052d0 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e014      	b.n	80052fa <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052d0:	2308      	movs	r3, #8
 80052d2:	18fb      	adds	r3, r7, r3
 80052d4:	881b      	ldrh	r3, [r3, #0]
 80052d6:	b2da      	uxtb	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80052de:	6a3a      	ldr	r2, [r7, #32]
 80052e0:	68f8      	ldr	r0, [r7, #12]
 80052e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	0013      	movs	r3, r2
 80052e8:	2200      	movs	r2, #0
 80052ea:	2140      	movs	r1, #64	; 0x40
 80052ec:	f000 f82e 	bl	800534c <I2C_WaitOnFlagUntilTimeout>
 80052f0:	1e03      	subs	r3, r0, #0
 80052f2:	d001      	beq.n	80052f8 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e000      	b.n	80052fa <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	0018      	movs	r0, r3
 80052fc:	46bd      	mov	sp, r7
 80052fe:	b004      	add	sp, #16
 8005300:	bdb0      	pop	{r4, r5, r7, pc}
 8005302:	46c0      	nop			; (mov r8, r8)
 8005304:	80002000 	.word	0x80002000

08005308 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	2202      	movs	r2, #2
 8005318:	4013      	ands	r3, r2
 800531a:	2b02      	cmp	r3, #2
 800531c:	d103      	bne.n	8005326 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2200      	movs	r2, #0
 8005324:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	2201      	movs	r2, #1
 800532e:	4013      	ands	r3, r2
 8005330:	2b01      	cmp	r3, #1
 8005332:	d007      	beq.n	8005344 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	699a      	ldr	r2, [r3, #24]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2101      	movs	r1, #1
 8005340:	430a      	orrs	r2, r1
 8005342:	619a      	str	r2, [r3, #24]
  }
}
 8005344:	46c0      	nop			; (mov r8, r8)
 8005346:	46bd      	mov	sp, r7
 8005348:	b002      	add	sp, #8
 800534a:	bd80      	pop	{r7, pc}

0800534c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	603b      	str	r3, [r7, #0]
 8005358:	1dfb      	adds	r3, r7, #7
 800535a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800535c:	e021      	b.n	80053a2 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	3301      	adds	r3, #1
 8005362:	d01e      	beq.n	80053a2 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005364:	f7ff f8c4 	bl	80044f0 <HAL_GetTick>
 8005368:	0002      	movs	r2, r0
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	429a      	cmp	r2, r3
 8005372:	d302      	bcc.n	800537a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d113      	bne.n	80053a2 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800537e:	2220      	movs	r2, #32
 8005380:	431a      	orrs	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2241      	movs	r2, #65	; 0x41
 800538a:	2120      	movs	r1, #32
 800538c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2242      	movs	r2, #66	; 0x42
 8005392:	2100      	movs	r1, #0
 8005394:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2240      	movs	r2, #64	; 0x40
 800539a:	2100      	movs	r1, #0
 800539c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e00f      	b.n	80053c2 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	699b      	ldr	r3, [r3, #24]
 80053a8:	68ba      	ldr	r2, [r7, #8]
 80053aa:	4013      	ands	r3, r2
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	425a      	negs	r2, r3
 80053b2:	4153      	adcs	r3, r2
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	001a      	movs	r2, r3
 80053b8:	1dfb      	adds	r3, r7, #7
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	429a      	cmp	r2, r3
 80053be:	d0ce      	beq.n	800535e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	0018      	movs	r0, r3
 80053c4:	46bd      	mov	sp, r7
 80053c6:	b004      	add	sp, #16
 80053c8:	bd80      	pop	{r7, pc}

080053ca <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b084      	sub	sp, #16
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	60f8      	str	r0, [r7, #12]
 80053d2:	60b9      	str	r1, [r7, #8]
 80053d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80053d6:	e02b      	b.n	8005430 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	68b9      	ldr	r1, [r7, #8]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	0018      	movs	r0, r3
 80053e0:	f000 f86e 	bl	80054c0 <I2C_IsAcknowledgeFailed>
 80053e4:	1e03      	subs	r3, r0, #0
 80053e6:	d001      	beq.n	80053ec <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e029      	b.n	8005440 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	3301      	adds	r3, #1
 80053f0:	d01e      	beq.n	8005430 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053f2:	f7ff f87d 	bl	80044f0 <HAL_GetTick>
 80053f6:	0002      	movs	r2, r0
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	68ba      	ldr	r2, [r7, #8]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d302      	bcc.n	8005408 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d113      	bne.n	8005430 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800540c:	2220      	movs	r2, #32
 800540e:	431a      	orrs	r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2241      	movs	r2, #65	; 0x41
 8005418:	2120      	movs	r1, #32
 800541a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2242      	movs	r2, #66	; 0x42
 8005420:	2100      	movs	r1, #0
 8005422:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2240      	movs	r2, #64	; 0x40
 8005428:	2100      	movs	r1, #0
 800542a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e007      	b.n	8005440 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	2202      	movs	r2, #2
 8005438:	4013      	ands	r3, r2
 800543a:	2b02      	cmp	r3, #2
 800543c:	d1cc      	bne.n	80053d8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800543e:	2300      	movs	r3, #0
}
 8005440:	0018      	movs	r0, r3
 8005442:	46bd      	mov	sp, r7
 8005444:	b004      	add	sp, #16
 8005446:	bd80      	pop	{r7, pc}

08005448 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005454:	e028      	b.n	80054a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	68b9      	ldr	r1, [r7, #8]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	0018      	movs	r0, r3
 800545e:	f000 f82f 	bl	80054c0 <I2C_IsAcknowledgeFailed>
 8005462:	1e03      	subs	r3, r0, #0
 8005464:	d001      	beq.n	800546a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e026      	b.n	80054b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800546a:	f7ff f841 	bl	80044f0 <HAL_GetTick>
 800546e:	0002      	movs	r2, r0
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	1ad3      	subs	r3, r2, r3
 8005474:	68ba      	ldr	r2, [r7, #8]
 8005476:	429a      	cmp	r2, r3
 8005478:	d302      	bcc.n	8005480 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d113      	bne.n	80054a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005484:	2220      	movs	r2, #32
 8005486:	431a      	orrs	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2241      	movs	r2, #65	; 0x41
 8005490:	2120      	movs	r1, #32
 8005492:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2242      	movs	r2, #66	; 0x42
 8005498:	2100      	movs	r1, #0
 800549a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2240      	movs	r2, #64	; 0x40
 80054a0:	2100      	movs	r1, #0
 80054a2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e007      	b.n	80054b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	2220      	movs	r2, #32
 80054b0:	4013      	ands	r3, r2
 80054b2:	2b20      	cmp	r3, #32
 80054b4:	d1cf      	bne.n	8005456 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80054b6:	2300      	movs	r3, #0
}
 80054b8:	0018      	movs	r0, r3
 80054ba:	46bd      	mov	sp, r7
 80054bc:	b004      	add	sp, #16
 80054be:	bd80      	pop	{r7, pc}

080054c0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b084      	sub	sp, #16
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	2210      	movs	r2, #16
 80054d4:	4013      	ands	r3, r2
 80054d6:	2b10      	cmp	r3, #16
 80054d8:	d164      	bne.n	80055a4 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685a      	ldr	r2, [r3, #4]
 80054e0:	2380      	movs	r3, #128	; 0x80
 80054e2:	049b      	lsls	r3, r3, #18
 80054e4:	401a      	ands	r2, r3
 80054e6:	2380      	movs	r3, #128	; 0x80
 80054e8:	049b      	lsls	r3, r3, #18
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d02b      	beq.n	8005546 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	685a      	ldr	r2, [r3, #4]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2180      	movs	r1, #128	; 0x80
 80054fa:	01c9      	lsls	r1, r1, #7
 80054fc:	430a      	orrs	r2, r1
 80054fe:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005500:	e021      	b.n	8005546 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	3301      	adds	r3, #1
 8005506:	d01e      	beq.n	8005546 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005508:	f7fe fff2 	bl	80044f0 <HAL_GetTick>
 800550c:	0002      	movs	r2, r0
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	429a      	cmp	r2, r3
 8005516:	d302      	bcc.n	800551e <I2C_IsAcknowledgeFailed+0x5e>
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d113      	bne.n	8005546 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005522:	2220      	movs	r2, #32
 8005524:	431a      	orrs	r2, r3
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2241      	movs	r2, #65	; 0x41
 800552e:	2120      	movs	r1, #32
 8005530:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2242      	movs	r2, #66	; 0x42
 8005536:	2100      	movs	r1, #0
 8005538:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2240      	movs	r2, #64	; 0x40
 800553e:	2100      	movs	r1, #0
 8005540:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e02f      	b.n	80055a6 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	2220      	movs	r2, #32
 800554e:	4013      	ands	r3, r2
 8005550:	2b20      	cmp	r3, #32
 8005552:	d1d6      	bne.n	8005502 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2210      	movs	r2, #16
 800555a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2220      	movs	r2, #32
 8005562:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	0018      	movs	r0, r3
 8005568:	f7ff fece 	bl	8005308 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	685a      	ldr	r2, [r3, #4]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	490e      	ldr	r1, [pc, #56]	; (80055b0 <I2C_IsAcknowledgeFailed+0xf0>)
 8005578:	400a      	ands	r2, r1
 800557a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005580:	2204      	movs	r2, #4
 8005582:	431a      	orrs	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2241      	movs	r2, #65	; 0x41
 800558c:	2120      	movs	r1, #32
 800558e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2242      	movs	r2, #66	; 0x42
 8005594:	2100      	movs	r1, #0
 8005596:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2240      	movs	r2, #64	; 0x40
 800559c:	2100      	movs	r1, #0
 800559e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e000      	b.n	80055a6 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	0018      	movs	r0, r3
 80055a8:	46bd      	mov	sp, r7
 80055aa:	b004      	add	sp, #16
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	46c0      	nop			; (mov r8, r8)
 80055b0:	fe00e800 	.word	0xfe00e800

080055b4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80055b4:	b590      	push	{r4, r7, lr}
 80055b6:	b085      	sub	sp, #20
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	0008      	movs	r0, r1
 80055be:	0011      	movs	r1, r2
 80055c0:	607b      	str	r3, [r7, #4]
 80055c2:	240a      	movs	r4, #10
 80055c4:	193b      	adds	r3, r7, r4
 80055c6:	1c02      	adds	r2, r0, #0
 80055c8:	801a      	strh	r2, [r3, #0]
 80055ca:	2009      	movs	r0, #9
 80055cc:	183b      	adds	r3, r7, r0
 80055ce:	1c0a      	adds	r2, r1, #0
 80055d0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	6a3a      	ldr	r2, [r7, #32]
 80055da:	0d51      	lsrs	r1, r2, #21
 80055dc:	2280      	movs	r2, #128	; 0x80
 80055de:	00d2      	lsls	r2, r2, #3
 80055e0:	400a      	ands	r2, r1
 80055e2:	490e      	ldr	r1, [pc, #56]	; (800561c <I2C_TransferConfig+0x68>)
 80055e4:	430a      	orrs	r2, r1
 80055e6:	43d2      	mvns	r2, r2
 80055e8:	401a      	ands	r2, r3
 80055ea:	0011      	movs	r1, r2
 80055ec:	193b      	adds	r3, r7, r4
 80055ee:	881b      	ldrh	r3, [r3, #0]
 80055f0:	059b      	lsls	r3, r3, #22
 80055f2:	0d9a      	lsrs	r2, r3, #22
 80055f4:	183b      	adds	r3, r7, r0
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	0418      	lsls	r0, r3, #16
 80055fa:	23ff      	movs	r3, #255	; 0xff
 80055fc:	041b      	lsls	r3, r3, #16
 80055fe:	4003      	ands	r3, r0
 8005600:	431a      	orrs	r2, r3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	431a      	orrs	r2, r3
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	431a      	orrs	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	430a      	orrs	r2, r1
 8005610:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8005612:	46c0      	nop			; (mov r8, r8)
 8005614:	46bd      	mov	sp, r7
 8005616:	b005      	add	sp, #20
 8005618:	bd90      	pop	{r4, r7, pc}
 800561a:	46c0      	nop			; (mov r8, r8)
 800561c:	03ff63ff 	.word	0x03ff63ff

08005620 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2241      	movs	r2, #65	; 0x41
 800562e:	5c9b      	ldrb	r3, [r3, r2]
 8005630:	b2db      	uxtb	r3, r3
 8005632:	2b20      	cmp	r3, #32
 8005634:	d138      	bne.n	80056a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2240      	movs	r2, #64	; 0x40
 800563a:	5c9b      	ldrb	r3, [r3, r2]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d101      	bne.n	8005644 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005640:	2302      	movs	r3, #2
 8005642:	e032      	b.n	80056aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2240      	movs	r2, #64	; 0x40
 8005648:	2101      	movs	r1, #1
 800564a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2241      	movs	r2, #65	; 0x41
 8005650:	2124      	movs	r1, #36	; 0x24
 8005652:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	2101      	movs	r1, #1
 8005660:	438a      	bics	r2, r1
 8005662:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4911      	ldr	r1, [pc, #68]	; (80056b4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005670:	400a      	ands	r2, r1
 8005672:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	6819      	ldr	r1, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	683a      	ldr	r2, [r7, #0]
 8005680:	430a      	orrs	r2, r1
 8005682:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2101      	movs	r1, #1
 8005690:	430a      	orrs	r2, r1
 8005692:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2241      	movs	r2, #65	; 0x41
 8005698:	2120      	movs	r1, #32
 800569a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2240      	movs	r2, #64	; 0x40
 80056a0:	2100      	movs	r1, #0
 80056a2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80056a4:	2300      	movs	r3, #0
 80056a6:	e000      	b.n	80056aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80056a8:	2302      	movs	r3, #2
  }
}
 80056aa:	0018      	movs	r0, r3
 80056ac:	46bd      	mov	sp, r7
 80056ae:	b002      	add	sp, #8
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	46c0      	nop			; (mov r8, r8)
 80056b4:	ffffefff 	.word	0xffffefff

080056b8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2241      	movs	r2, #65	; 0x41
 80056c6:	5c9b      	ldrb	r3, [r3, r2]
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	2b20      	cmp	r3, #32
 80056cc:	d139      	bne.n	8005742 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2240      	movs	r2, #64	; 0x40
 80056d2:	5c9b      	ldrb	r3, [r3, r2]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d101      	bne.n	80056dc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80056d8:	2302      	movs	r3, #2
 80056da:	e033      	b.n	8005744 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2240      	movs	r2, #64	; 0x40
 80056e0:	2101      	movs	r1, #1
 80056e2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2241      	movs	r2, #65	; 0x41
 80056e8:	2124      	movs	r1, #36	; 0x24
 80056ea:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2101      	movs	r1, #1
 80056f8:	438a      	bics	r2, r1
 80056fa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	4a11      	ldr	r2, [pc, #68]	; (800574c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005708:	4013      	ands	r3, r2
 800570a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	021b      	lsls	r3, r3, #8
 8005710:	68fa      	ldr	r2, [r7, #12]
 8005712:	4313      	orrs	r3, r2
 8005714:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2101      	movs	r1, #1
 800572a:	430a      	orrs	r2, r1
 800572c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2241      	movs	r2, #65	; 0x41
 8005732:	2120      	movs	r1, #32
 8005734:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2240      	movs	r2, #64	; 0x40
 800573a:	2100      	movs	r1, #0
 800573c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800573e:	2300      	movs	r3, #0
 8005740:	e000      	b.n	8005744 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005742:	2302      	movs	r3, #2
  }
}
 8005744:	0018      	movs	r0, r3
 8005746:	46bd      	mov	sp, r7
 8005748:	b004      	add	sp, #16
 800574a:	bd80      	pop	{r7, pc}
 800574c:	fffff0ff 	.word	0xfffff0ff

08005750 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b088      	sub	sp, #32
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d101      	bne.n	8005762 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e305      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2201      	movs	r2, #1
 8005768:	4013      	ands	r3, r2
 800576a:	d100      	bne.n	800576e <HAL_RCC_OscConfig+0x1e>
 800576c:	e08d      	b.n	800588a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800576e:	4bc5      	ldr	r3, [pc, #788]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	220c      	movs	r2, #12
 8005774:	4013      	ands	r3, r2
 8005776:	2b04      	cmp	r3, #4
 8005778:	d00e      	beq.n	8005798 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800577a:	4bc2      	ldr	r3, [pc, #776]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	220c      	movs	r2, #12
 8005780:	4013      	ands	r3, r2
 8005782:	2b08      	cmp	r3, #8
 8005784:	d116      	bne.n	80057b4 <HAL_RCC_OscConfig+0x64>
 8005786:	4bbf      	ldr	r3, [pc, #764]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	2380      	movs	r3, #128	; 0x80
 800578c:	025b      	lsls	r3, r3, #9
 800578e:	401a      	ands	r2, r3
 8005790:	2380      	movs	r3, #128	; 0x80
 8005792:	025b      	lsls	r3, r3, #9
 8005794:	429a      	cmp	r2, r3
 8005796:	d10d      	bne.n	80057b4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005798:	4bba      	ldr	r3, [pc, #744]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	2380      	movs	r3, #128	; 0x80
 800579e:	029b      	lsls	r3, r3, #10
 80057a0:	4013      	ands	r3, r2
 80057a2:	d100      	bne.n	80057a6 <HAL_RCC_OscConfig+0x56>
 80057a4:	e070      	b.n	8005888 <HAL_RCC_OscConfig+0x138>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d000      	beq.n	80057b0 <HAL_RCC_OscConfig+0x60>
 80057ae:	e06b      	b.n	8005888 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e2dc      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d107      	bne.n	80057cc <HAL_RCC_OscConfig+0x7c>
 80057bc:	4bb1      	ldr	r3, [pc, #708]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	4bb0      	ldr	r3, [pc, #704]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80057c2:	2180      	movs	r1, #128	; 0x80
 80057c4:	0249      	lsls	r1, r1, #9
 80057c6:	430a      	orrs	r2, r1
 80057c8:	601a      	str	r2, [r3, #0]
 80057ca:	e02f      	b.n	800582c <HAL_RCC_OscConfig+0xdc>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d10c      	bne.n	80057ee <HAL_RCC_OscConfig+0x9e>
 80057d4:	4bab      	ldr	r3, [pc, #684]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	4baa      	ldr	r3, [pc, #680]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80057da:	49ab      	ldr	r1, [pc, #684]	; (8005a88 <HAL_RCC_OscConfig+0x338>)
 80057dc:	400a      	ands	r2, r1
 80057de:	601a      	str	r2, [r3, #0]
 80057e0:	4ba8      	ldr	r3, [pc, #672]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	4ba7      	ldr	r3, [pc, #668]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80057e6:	49a9      	ldr	r1, [pc, #676]	; (8005a8c <HAL_RCC_OscConfig+0x33c>)
 80057e8:	400a      	ands	r2, r1
 80057ea:	601a      	str	r2, [r3, #0]
 80057ec:	e01e      	b.n	800582c <HAL_RCC_OscConfig+0xdc>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	2b05      	cmp	r3, #5
 80057f4:	d10e      	bne.n	8005814 <HAL_RCC_OscConfig+0xc4>
 80057f6:	4ba3      	ldr	r3, [pc, #652]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	4ba2      	ldr	r3, [pc, #648]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80057fc:	2180      	movs	r1, #128	; 0x80
 80057fe:	02c9      	lsls	r1, r1, #11
 8005800:	430a      	orrs	r2, r1
 8005802:	601a      	str	r2, [r3, #0]
 8005804:	4b9f      	ldr	r3, [pc, #636]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	4b9e      	ldr	r3, [pc, #632]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 800580a:	2180      	movs	r1, #128	; 0x80
 800580c:	0249      	lsls	r1, r1, #9
 800580e:	430a      	orrs	r2, r1
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	e00b      	b.n	800582c <HAL_RCC_OscConfig+0xdc>
 8005814:	4b9b      	ldr	r3, [pc, #620]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	4b9a      	ldr	r3, [pc, #616]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 800581a:	499b      	ldr	r1, [pc, #620]	; (8005a88 <HAL_RCC_OscConfig+0x338>)
 800581c:	400a      	ands	r2, r1
 800581e:	601a      	str	r2, [r3, #0]
 8005820:	4b98      	ldr	r3, [pc, #608]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	4b97      	ldr	r3, [pc, #604]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005826:	4999      	ldr	r1, [pc, #612]	; (8005a8c <HAL_RCC_OscConfig+0x33c>)
 8005828:	400a      	ands	r2, r1
 800582a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d014      	beq.n	800585e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005834:	f7fe fe5c 	bl	80044f0 <HAL_GetTick>
 8005838:	0003      	movs	r3, r0
 800583a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800583c:	e008      	b.n	8005850 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800583e:	f7fe fe57 	bl	80044f0 <HAL_GetTick>
 8005842:	0002      	movs	r2, r0
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	2b64      	cmp	r3, #100	; 0x64
 800584a:	d901      	bls.n	8005850 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800584c:	2303      	movs	r3, #3
 800584e:	e28e      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005850:	4b8c      	ldr	r3, [pc, #560]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	2380      	movs	r3, #128	; 0x80
 8005856:	029b      	lsls	r3, r3, #10
 8005858:	4013      	ands	r3, r2
 800585a:	d0f0      	beq.n	800583e <HAL_RCC_OscConfig+0xee>
 800585c:	e015      	b.n	800588a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800585e:	f7fe fe47 	bl	80044f0 <HAL_GetTick>
 8005862:	0003      	movs	r3, r0
 8005864:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005866:	e008      	b.n	800587a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005868:	f7fe fe42 	bl	80044f0 <HAL_GetTick>
 800586c:	0002      	movs	r2, r0
 800586e:	69bb      	ldr	r3, [r7, #24]
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	2b64      	cmp	r3, #100	; 0x64
 8005874:	d901      	bls.n	800587a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e279      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800587a:	4b82      	ldr	r3, [pc, #520]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	2380      	movs	r3, #128	; 0x80
 8005880:	029b      	lsls	r3, r3, #10
 8005882:	4013      	ands	r3, r2
 8005884:	d1f0      	bne.n	8005868 <HAL_RCC_OscConfig+0x118>
 8005886:	e000      	b.n	800588a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005888:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	2202      	movs	r2, #2
 8005890:	4013      	ands	r3, r2
 8005892:	d100      	bne.n	8005896 <HAL_RCC_OscConfig+0x146>
 8005894:	e06c      	b.n	8005970 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005896:	4b7b      	ldr	r3, [pc, #492]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	220c      	movs	r2, #12
 800589c:	4013      	ands	r3, r2
 800589e:	d00e      	beq.n	80058be <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80058a0:	4b78      	ldr	r3, [pc, #480]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	220c      	movs	r2, #12
 80058a6:	4013      	ands	r3, r2
 80058a8:	2b08      	cmp	r3, #8
 80058aa:	d11f      	bne.n	80058ec <HAL_RCC_OscConfig+0x19c>
 80058ac:	4b75      	ldr	r3, [pc, #468]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	2380      	movs	r3, #128	; 0x80
 80058b2:	025b      	lsls	r3, r3, #9
 80058b4:	401a      	ands	r2, r3
 80058b6:	2380      	movs	r3, #128	; 0x80
 80058b8:	021b      	lsls	r3, r3, #8
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d116      	bne.n	80058ec <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058be:	4b71      	ldr	r3, [pc, #452]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2202      	movs	r2, #2
 80058c4:	4013      	ands	r3, r2
 80058c6:	d005      	beq.n	80058d4 <HAL_RCC_OscConfig+0x184>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d001      	beq.n	80058d4 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e24c      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058d4:	4b6b      	ldr	r3, [pc, #428]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	22f8      	movs	r2, #248	; 0xf8
 80058da:	4393      	bics	r3, r2
 80058dc:	0019      	movs	r1, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	00da      	lsls	r2, r3, #3
 80058e4:	4b67      	ldr	r3, [pc, #412]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80058e6:	430a      	orrs	r2, r1
 80058e8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058ea:	e041      	b.n	8005970 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d024      	beq.n	800593e <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058f4:	4b63      	ldr	r3, [pc, #396]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	4b62      	ldr	r3, [pc, #392]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80058fa:	2101      	movs	r1, #1
 80058fc:	430a      	orrs	r2, r1
 80058fe:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005900:	f7fe fdf6 	bl	80044f0 <HAL_GetTick>
 8005904:	0003      	movs	r3, r0
 8005906:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005908:	e008      	b.n	800591c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800590a:	f7fe fdf1 	bl	80044f0 <HAL_GetTick>
 800590e:	0002      	movs	r2, r0
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	1ad3      	subs	r3, r2, r3
 8005914:	2b02      	cmp	r3, #2
 8005916:	d901      	bls.n	800591c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e228      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800591c:	4b59      	ldr	r3, [pc, #356]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2202      	movs	r2, #2
 8005922:	4013      	ands	r3, r2
 8005924:	d0f1      	beq.n	800590a <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005926:	4b57      	ldr	r3, [pc, #348]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	22f8      	movs	r2, #248	; 0xf8
 800592c:	4393      	bics	r3, r2
 800592e:	0019      	movs	r1, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	691b      	ldr	r3, [r3, #16]
 8005934:	00da      	lsls	r2, r3, #3
 8005936:	4b53      	ldr	r3, [pc, #332]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005938:	430a      	orrs	r2, r1
 800593a:	601a      	str	r2, [r3, #0]
 800593c:	e018      	b.n	8005970 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800593e:	4b51      	ldr	r3, [pc, #324]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	4b50      	ldr	r3, [pc, #320]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005944:	2101      	movs	r1, #1
 8005946:	438a      	bics	r2, r1
 8005948:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800594a:	f7fe fdd1 	bl	80044f0 <HAL_GetTick>
 800594e:	0003      	movs	r3, r0
 8005950:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005952:	e008      	b.n	8005966 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005954:	f7fe fdcc 	bl	80044f0 <HAL_GetTick>
 8005958:	0002      	movs	r2, r0
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	2b02      	cmp	r3, #2
 8005960:	d901      	bls.n	8005966 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e203      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005966:	4b47      	ldr	r3, [pc, #284]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	2202      	movs	r2, #2
 800596c:	4013      	ands	r3, r2
 800596e:	d1f1      	bne.n	8005954 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	2208      	movs	r2, #8
 8005976:	4013      	ands	r3, r2
 8005978:	d036      	beq.n	80059e8 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	69db      	ldr	r3, [r3, #28]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d019      	beq.n	80059b6 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005982:	4b40      	ldr	r3, [pc, #256]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005984:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005986:	4b3f      	ldr	r3, [pc, #252]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005988:	2101      	movs	r1, #1
 800598a:	430a      	orrs	r2, r1
 800598c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800598e:	f7fe fdaf 	bl	80044f0 <HAL_GetTick>
 8005992:	0003      	movs	r3, r0
 8005994:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005996:	e008      	b.n	80059aa <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005998:	f7fe fdaa 	bl	80044f0 <HAL_GetTick>
 800599c:	0002      	movs	r2, r0
 800599e:	69bb      	ldr	r3, [r7, #24]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	d901      	bls.n	80059aa <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e1e1      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059aa:	4b36      	ldr	r3, [pc, #216]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80059ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ae:	2202      	movs	r2, #2
 80059b0:	4013      	ands	r3, r2
 80059b2:	d0f1      	beq.n	8005998 <HAL_RCC_OscConfig+0x248>
 80059b4:	e018      	b.n	80059e8 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059b6:	4b33      	ldr	r3, [pc, #204]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80059b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059ba:	4b32      	ldr	r3, [pc, #200]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80059bc:	2101      	movs	r1, #1
 80059be:	438a      	bics	r2, r1
 80059c0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059c2:	f7fe fd95 	bl	80044f0 <HAL_GetTick>
 80059c6:	0003      	movs	r3, r0
 80059c8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059ca:	e008      	b.n	80059de <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059cc:	f7fe fd90 	bl	80044f0 <HAL_GetTick>
 80059d0:	0002      	movs	r2, r0
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e1c7      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059de:	4b29      	ldr	r3, [pc, #164]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80059e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e2:	2202      	movs	r2, #2
 80059e4:	4013      	ands	r3, r2
 80059e6:	d1f1      	bne.n	80059cc <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2204      	movs	r2, #4
 80059ee:	4013      	ands	r3, r2
 80059f0:	d100      	bne.n	80059f4 <HAL_RCC_OscConfig+0x2a4>
 80059f2:	e0b5      	b.n	8005b60 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059f4:	201f      	movs	r0, #31
 80059f6:	183b      	adds	r3, r7, r0
 80059f8:	2200      	movs	r2, #0
 80059fa:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059fc:	4b21      	ldr	r3, [pc, #132]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 80059fe:	69da      	ldr	r2, [r3, #28]
 8005a00:	2380      	movs	r3, #128	; 0x80
 8005a02:	055b      	lsls	r3, r3, #21
 8005a04:	4013      	ands	r3, r2
 8005a06:	d110      	bne.n	8005a2a <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a08:	4b1e      	ldr	r3, [pc, #120]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005a0a:	69da      	ldr	r2, [r3, #28]
 8005a0c:	4b1d      	ldr	r3, [pc, #116]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005a0e:	2180      	movs	r1, #128	; 0x80
 8005a10:	0549      	lsls	r1, r1, #21
 8005a12:	430a      	orrs	r2, r1
 8005a14:	61da      	str	r2, [r3, #28]
 8005a16:	4b1b      	ldr	r3, [pc, #108]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005a18:	69da      	ldr	r2, [r3, #28]
 8005a1a:	2380      	movs	r3, #128	; 0x80
 8005a1c:	055b      	lsls	r3, r3, #21
 8005a1e:	4013      	ands	r3, r2
 8005a20:	60fb      	str	r3, [r7, #12]
 8005a22:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005a24:	183b      	adds	r3, r7, r0
 8005a26:	2201      	movs	r2, #1
 8005a28:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a2a:	4b19      	ldr	r3, [pc, #100]	; (8005a90 <HAL_RCC_OscConfig+0x340>)
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	2380      	movs	r3, #128	; 0x80
 8005a30:	005b      	lsls	r3, r3, #1
 8005a32:	4013      	ands	r3, r2
 8005a34:	d11a      	bne.n	8005a6c <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a36:	4b16      	ldr	r3, [pc, #88]	; (8005a90 <HAL_RCC_OscConfig+0x340>)
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	4b15      	ldr	r3, [pc, #84]	; (8005a90 <HAL_RCC_OscConfig+0x340>)
 8005a3c:	2180      	movs	r1, #128	; 0x80
 8005a3e:	0049      	lsls	r1, r1, #1
 8005a40:	430a      	orrs	r2, r1
 8005a42:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a44:	f7fe fd54 	bl	80044f0 <HAL_GetTick>
 8005a48:	0003      	movs	r3, r0
 8005a4a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a4c:	e008      	b.n	8005a60 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a4e:	f7fe fd4f 	bl	80044f0 <HAL_GetTick>
 8005a52:	0002      	movs	r2, r0
 8005a54:	69bb      	ldr	r3, [r7, #24]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	2b64      	cmp	r3, #100	; 0x64
 8005a5a:	d901      	bls.n	8005a60 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e186      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a60:	4b0b      	ldr	r3, [pc, #44]	; (8005a90 <HAL_RCC_OscConfig+0x340>)
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	2380      	movs	r3, #128	; 0x80
 8005a66:	005b      	lsls	r3, r3, #1
 8005a68:	4013      	ands	r3, r2
 8005a6a:	d0f0      	beq.n	8005a4e <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d10f      	bne.n	8005a94 <HAL_RCC_OscConfig+0x344>
 8005a74:	4b03      	ldr	r3, [pc, #12]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005a76:	6a1a      	ldr	r2, [r3, #32]
 8005a78:	4b02      	ldr	r3, [pc, #8]	; (8005a84 <HAL_RCC_OscConfig+0x334>)
 8005a7a:	2101      	movs	r1, #1
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	621a      	str	r2, [r3, #32]
 8005a80:	e036      	b.n	8005af0 <HAL_RCC_OscConfig+0x3a0>
 8005a82:	46c0      	nop			; (mov r8, r8)
 8005a84:	40021000 	.word	0x40021000
 8005a88:	fffeffff 	.word	0xfffeffff
 8005a8c:	fffbffff 	.word	0xfffbffff
 8005a90:	40007000 	.word	0x40007000
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d10c      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x366>
 8005a9c:	4bb6      	ldr	r3, [pc, #728]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005a9e:	6a1a      	ldr	r2, [r3, #32]
 8005aa0:	4bb5      	ldr	r3, [pc, #724]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005aa2:	2101      	movs	r1, #1
 8005aa4:	438a      	bics	r2, r1
 8005aa6:	621a      	str	r2, [r3, #32]
 8005aa8:	4bb3      	ldr	r3, [pc, #716]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005aaa:	6a1a      	ldr	r2, [r3, #32]
 8005aac:	4bb2      	ldr	r3, [pc, #712]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005aae:	2104      	movs	r1, #4
 8005ab0:	438a      	bics	r2, r1
 8005ab2:	621a      	str	r2, [r3, #32]
 8005ab4:	e01c      	b.n	8005af0 <HAL_RCC_OscConfig+0x3a0>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	2b05      	cmp	r3, #5
 8005abc:	d10c      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x388>
 8005abe:	4bae      	ldr	r3, [pc, #696]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005ac0:	6a1a      	ldr	r2, [r3, #32]
 8005ac2:	4bad      	ldr	r3, [pc, #692]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005ac4:	2104      	movs	r1, #4
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	621a      	str	r2, [r3, #32]
 8005aca:	4bab      	ldr	r3, [pc, #684]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005acc:	6a1a      	ldr	r2, [r3, #32]
 8005ace:	4baa      	ldr	r3, [pc, #680]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005ad0:	2101      	movs	r1, #1
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	621a      	str	r2, [r3, #32]
 8005ad6:	e00b      	b.n	8005af0 <HAL_RCC_OscConfig+0x3a0>
 8005ad8:	4ba7      	ldr	r3, [pc, #668]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005ada:	6a1a      	ldr	r2, [r3, #32]
 8005adc:	4ba6      	ldr	r3, [pc, #664]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005ade:	2101      	movs	r1, #1
 8005ae0:	438a      	bics	r2, r1
 8005ae2:	621a      	str	r2, [r3, #32]
 8005ae4:	4ba4      	ldr	r3, [pc, #656]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005ae6:	6a1a      	ldr	r2, [r3, #32]
 8005ae8:	4ba3      	ldr	r3, [pc, #652]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005aea:	2104      	movs	r1, #4
 8005aec:	438a      	bics	r2, r1
 8005aee:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d014      	beq.n	8005b22 <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005af8:	f7fe fcfa 	bl	80044f0 <HAL_GetTick>
 8005afc:	0003      	movs	r3, r0
 8005afe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b00:	e009      	b.n	8005b16 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b02:	f7fe fcf5 	bl	80044f0 <HAL_GetTick>
 8005b06:	0002      	movs	r2, r0
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	4a9b      	ldr	r2, [pc, #620]	; (8005d7c <HAL_RCC_OscConfig+0x62c>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d901      	bls.n	8005b16 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e12b      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b16:	4b98      	ldr	r3, [pc, #608]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	d0f0      	beq.n	8005b02 <HAL_RCC_OscConfig+0x3b2>
 8005b20:	e013      	b.n	8005b4a <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b22:	f7fe fce5 	bl	80044f0 <HAL_GetTick>
 8005b26:	0003      	movs	r3, r0
 8005b28:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b2a:	e009      	b.n	8005b40 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b2c:	f7fe fce0 	bl	80044f0 <HAL_GetTick>
 8005b30:	0002      	movs	r2, r0
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	4a91      	ldr	r2, [pc, #580]	; (8005d7c <HAL_RCC_OscConfig+0x62c>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d901      	bls.n	8005b40 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e116      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b40:	4b8d      	ldr	r3, [pc, #564]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005b42:	6a1b      	ldr	r3, [r3, #32]
 8005b44:	2202      	movs	r2, #2
 8005b46:	4013      	ands	r3, r2
 8005b48:	d1f0      	bne.n	8005b2c <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005b4a:	231f      	movs	r3, #31
 8005b4c:	18fb      	adds	r3, r7, r3
 8005b4e:	781b      	ldrb	r3, [r3, #0]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d105      	bne.n	8005b60 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b54:	4b88      	ldr	r3, [pc, #544]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005b56:	69da      	ldr	r2, [r3, #28]
 8005b58:	4b87      	ldr	r3, [pc, #540]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005b5a:	4989      	ldr	r1, [pc, #548]	; (8005d80 <HAL_RCC_OscConfig+0x630>)
 8005b5c:	400a      	ands	r2, r1
 8005b5e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2210      	movs	r2, #16
 8005b66:	4013      	ands	r3, r2
 8005b68:	d063      	beq.n	8005c32 <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d12a      	bne.n	8005bc8 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005b72:	4b81      	ldr	r3, [pc, #516]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005b74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b76:	4b80      	ldr	r3, [pc, #512]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005b78:	2104      	movs	r1, #4
 8005b7a:	430a      	orrs	r2, r1
 8005b7c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8005b7e:	4b7e      	ldr	r3, [pc, #504]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005b80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b82:	4b7d      	ldr	r3, [pc, #500]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005b84:	2101      	movs	r1, #1
 8005b86:	430a      	orrs	r2, r1
 8005b88:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b8a:	f7fe fcb1 	bl	80044f0 <HAL_GetTick>
 8005b8e:	0003      	movs	r3, r0
 8005b90:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005b92:	e008      	b.n	8005ba6 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005b94:	f7fe fcac 	bl	80044f0 <HAL_GetTick>
 8005b98:	0002      	movs	r2, r0
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e0e3      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005ba6:	4b74      	ldr	r3, [pc, #464]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005ba8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005baa:	2202      	movs	r2, #2
 8005bac:	4013      	ands	r3, r2
 8005bae:	d0f1      	beq.n	8005b94 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005bb0:	4b71      	ldr	r3, [pc, #452]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005bb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bb4:	22f8      	movs	r2, #248	; 0xf8
 8005bb6:	4393      	bics	r3, r2
 8005bb8:	0019      	movs	r1, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	699b      	ldr	r3, [r3, #24]
 8005bbe:	00da      	lsls	r2, r3, #3
 8005bc0:	4b6d      	ldr	r3, [pc, #436]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005bc2:	430a      	orrs	r2, r1
 8005bc4:	635a      	str	r2, [r3, #52]	; 0x34
 8005bc6:	e034      	b.n	8005c32 <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	695b      	ldr	r3, [r3, #20]
 8005bcc:	3305      	adds	r3, #5
 8005bce:	d111      	bne.n	8005bf4 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005bd0:	4b69      	ldr	r3, [pc, #420]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005bd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bd4:	4b68      	ldr	r3, [pc, #416]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005bd6:	2104      	movs	r1, #4
 8005bd8:	438a      	bics	r2, r1
 8005bda:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005bdc:	4b66      	ldr	r3, [pc, #408]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005bde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005be0:	22f8      	movs	r2, #248	; 0xf8
 8005be2:	4393      	bics	r3, r2
 8005be4:	0019      	movs	r1, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	699b      	ldr	r3, [r3, #24]
 8005bea:	00da      	lsls	r2, r3, #3
 8005bec:	4b62      	ldr	r3, [pc, #392]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	635a      	str	r2, [r3, #52]	; 0x34
 8005bf2:	e01e      	b.n	8005c32 <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005bf4:	4b60      	ldr	r3, [pc, #384]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005bf6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bf8:	4b5f      	ldr	r3, [pc, #380]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005bfa:	2104      	movs	r1, #4
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005c00:	4b5d      	ldr	r3, [pc, #372]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005c02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c04:	4b5c      	ldr	r3, [pc, #368]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005c06:	2101      	movs	r1, #1
 8005c08:	438a      	bics	r2, r1
 8005c0a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c0c:	f7fe fc70 	bl	80044f0 <HAL_GetTick>
 8005c10:	0003      	movs	r3, r0
 8005c12:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005c14:	e008      	b.n	8005c28 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005c16:	f7fe fc6b 	bl	80044f0 <HAL_GetTick>
 8005c1a:	0002      	movs	r2, r0
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d901      	bls.n	8005c28 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8005c24:	2303      	movs	r3, #3
 8005c26:	e0a2      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005c28:	4b53      	ldr	r3, [pc, #332]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005c2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c2c:	2202      	movs	r2, #2
 8005c2e:	4013      	ands	r3, r2
 8005c30:	d1f1      	bne.n	8005c16 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d100      	bne.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
 8005c3a:	e097      	b.n	8005d6c <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c3c:	4b4e      	ldr	r3, [pc, #312]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	220c      	movs	r2, #12
 8005c42:	4013      	ands	r3, r2
 8005c44:	2b08      	cmp	r3, #8
 8005c46:	d100      	bne.n	8005c4a <HAL_RCC_OscConfig+0x4fa>
 8005c48:	e06b      	b.n	8005d22 <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a1b      	ldr	r3, [r3, #32]
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d14c      	bne.n	8005cec <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c52:	4b49      	ldr	r3, [pc, #292]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	4b48      	ldr	r3, [pc, #288]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005c58:	494a      	ldr	r1, [pc, #296]	; (8005d84 <HAL_RCC_OscConfig+0x634>)
 8005c5a:	400a      	ands	r2, r1
 8005c5c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c5e:	f7fe fc47 	bl	80044f0 <HAL_GetTick>
 8005c62:	0003      	movs	r3, r0
 8005c64:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c66:	e008      	b.n	8005c7a <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c68:	f7fe fc42 	bl	80044f0 <HAL_GetTick>
 8005c6c:	0002      	movs	r2, r0
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d901      	bls.n	8005c7a <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e079      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c7a:	4b3f      	ldr	r3, [pc, #252]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	2380      	movs	r3, #128	; 0x80
 8005c80:	049b      	lsls	r3, r3, #18
 8005c82:	4013      	ands	r3, r2
 8005c84:	d1f0      	bne.n	8005c68 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c86:	4b3c      	ldr	r3, [pc, #240]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c8a:	220f      	movs	r2, #15
 8005c8c:	4393      	bics	r3, r2
 8005c8e:	0019      	movs	r1, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c94:	4b38      	ldr	r3, [pc, #224]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005c96:	430a      	orrs	r2, r1
 8005c98:	62da      	str	r2, [r3, #44]	; 0x2c
 8005c9a:	4b37      	ldr	r3, [pc, #220]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	4a3a      	ldr	r2, [pc, #232]	; (8005d88 <HAL_RCC_OscConfig+0x638>)
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	0019      	movs	r1, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cac:	431a      	orrs	r2, r3
 8005cae:	4b32      	ldr	r3, [pc, #200]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005cb0:	430a      	orrs	r2, r1
 8005cb2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cb4:	4b30      	ldr	r3, [pc, #192]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	4b2f      	ldr	r3, [pc, #188]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005cba:	2180      	movs	r1, #128	; 0x80
 8005cbc:	0449      	lsls	r1, r1, #17
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc2:	f7fe fc15 	bl	80044f0 <HAL_GetTick>
 8005cc6:	0003      	movs	r3, r0
 8005cc8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005cca:	e008      	b.n	8005cde <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ccc:	f7fe fc10 	bl	80044f0 <HAL_GetTick>
 8005cd0:	0002      	movs	r2, r0
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d901      	bls.n	8005cde <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e047      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005cde:	4b26      	ldr	r3, [pc, #152]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	2380      	movs	r3, #128	; 0x80
 8005ce4:	049b      	lsls	r3, r3, #18
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	d0f0      	beq.n	8005ccc <HAL_RCC_OscConfig+0x57c>
 8005cea:	e03f      	b.n	8005d6c <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cec:	4b22      	ldr	r3, [pc, #136]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	4b21      	ldr	r3, [pc, #132]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005cf2:	4924      	ldr	r1, [pc, #144]	; (8005d84 <HAL_RCC_OscConfig+0x634>)
 8005cf4:	400a      	ands	r2, r1
 8005cf6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cf8:	f7fe fbfa 	bl	80044f0 <HAL_GetTick>
 8005cfc:	0003      	movs	r3, r0
 8005cfe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d00:	e008      	b.n	8005d14 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d02:	f7fe fbf5 	bl	80044f0 <HAL_GetTick>
 8005d06:	0002      	movs	r2, r0
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d901      	bls.n	8005d14 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8005d10:	2303      	movs	r3, #3
 8005d12:	e02c      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d14:	4b18      	ldr	r3, [pc, #96]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	2380      	movs	r3, #128	; 0x80
 8005d1a:	049b      	lsls	r3, r3, #18
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	d1f0      	bne.n	8005d02 <HAL_RCC_OscConfig+0x5b2>
 8005d20:	e024      	b.n	8005d6c <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d101      	bne.n	8005d2e <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e01f      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005d2e:	4b12      	ldr	r3, [pc, #72]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005d34:	4b10      	ldr	r3, [pc, #64]	; (8005d78 <HAL_RCC_OscConfig+0x628>)
 8005d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d38:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d3a:	697a      	ldr	r2, [r7, #20]
 8005d3c:	2380      	movs	r3, #128	; 0x80
 8005d3e:	025b      	lsls	r3, r3, #9
 8005d40:	401a      	ands	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d10e      	bne.n	8005d68 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	220f      	movs	r2, #15
 8005d4e:	401a      	ands	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d107      	bne.n	8005d68 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005d58:	697a      	ldr	r2, [r7, #20]
 8005d5a:	23f0      	movs	r3, #240	; 0xf0
 8005d5c:	039b      	lsls	r3, r3, #14
 8005d5e:	401a      	ands	r2, r3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d001      	beq.n	8005d6c <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e000      	b.n	8005d6e <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8005d6c:	2300      	movs	r3, #0
}
 8005d6e:	0018      	movs	r0, r3
 8005d70:	46bd      	mov	sp, r7
 8005d72:	b008      	add	sp, #32
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	46c0      	nop			; (mov r8, r8)
 8005d78:	40021000 	.word	0x40021000
 8005d7c:	00001388 	.word	0x00001388
 8005d80:	efffffff 	.word	0xefffffff
 8005d84:	feffffff 	.word	0xfeffffff
 8005d88:	ffc2ffff 	.word	0xffc2ffff

08005d8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d101      	bne.n	8005da0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e0b3      	b.n	8005f08 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005da0:	4b5b      	ldr	r3, [pc, #364]	; (8005f10 <HAL_RCC_ClockConfig+0x184>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2201      	movs	r2, #1
 8005da6:	4013      	ands	r3, r2
 8005da8:	683a      	ldr	r2, [r7, #0]
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d911      	bls.n	8005dd2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dae:	4b58      	ldr	r3, [pc, #352]	; (8005f10 <HAL_RCC_ClockConfig+0x184>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2201      	movs	r2, #1
 8005db4:	4393      	bics	r3, r2
 8005db6:	0019      	movs	r1, r3
 8005db8:	4b55      	ldr	r3, [pc, #340]	; (8005f10 <HAL_RCC_ClockConfig+0x184>)
 8005dba:	683a      	ldr	r2, [r7, #0]
 8005dbc:	430a      	orrs	r2, r1
 8005dbe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dc0:	4b53      	ldr	r3, [pc, #332]	; (8005f10 <HAL_RCC_ClockConfig+0x184>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	683a      	ldr	r2, [r7, #0]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d001      	beq.n	8005dd2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e09a      	b.n	8005f08 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2202      	movs	r2, #2
 8005dd8:	4013      	ands	r3, r2
 8005dda:	d015      	beq.n	8005e08 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2204      	movs	r2, #4
 8005de2:	4013      	ands	r3, r2
 8005de4:	d006      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005de6:	4b4b      	ldr	r3, [pc, #300]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005de8:	685a      	ldr	r2, [r3, #4]
 8005dea:	4b4a      	ldr	r3, [pc, #296]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005dec:	21e0      	movs	r1, #224	; 0xe0
 8005dee:	00c9      	lsls	r1, r1, #3
 8005df0:	430a      	orrs	r2, r1
 8005df2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005df4:	4b47      	ldr	r3, [pc, #284]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	22f0      	movs	r2, #240	; 0xf0
 8005dfa:	4393      	bics	r3, r2
 8005dfc:	0019      	movs	r1, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	689a      	ldr	r2, [r3, #8]
 8005e02:	4b44      	ldr	r3, [pc, #272]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005e04:	430a      	orrs	r2, r1
 8005e06:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	4013      	ands	r3, r2
 8005e10:	d040      	beq.n	8005e94 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d107      	bne.n	8005e2a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e1a:	4b3e      	ldr	r3, [pc, #248]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	2380      	movs	r3, #128	; 0x80
 8005e20:	029b      	lsls	r3, r3, #10
 8005e22:	4013      	ands	r3, r2
 8005e24:	d114      	bne.n	8005e50 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e06e      	b.n	8005f08 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d107      	bne.n	8005e42 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e32:	4b38      	ldr	r3, [pc, #224]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	2380      	movs	r3, #128	; 0x80
 8005e38:	049b      	lsls	r3, r3, #18
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	d108      	bne.n	8005e50 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e062      	b.n	8005f08 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e42:	4b34      	ldr	r3, [pc, #208]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	2202      	movs	r2, #2
 8005e48:	4013      	ands	r3, r2
 8005e4a:	d101      	bne.n	8005e50 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e05b      	b.n	8005f08 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e50:	4b30      	ldr	r3, [pc, #192]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	2203      	movs	r2, #3
 8005e56:	4393      	bics	r3, r2
 8005e58:	0019      	movs	r1, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	4b2d      	ldr	r3, [pc, #180]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005e60:	430a      	orrs	r2, r1
 8005e62:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e64:	f7fe fb44 	bl	80044f0 <HAL_GetTick>
 8005e68:	0003      	movs	r3, r0
 8005e6a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e6c:	e009      	b.n	8005e82 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e6e:	f7fe fb3f 	bl	80044f0 <HAL_GetTick>
 8005e72:	0002      	movs	r2, r0
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	4a27      	ldr	r2, [pc, #156]	; (8005f18 <HAL_RCC_ClockConfig+0x18c>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d901      	bls.n	8005e82 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e042      	b.n	8005f08 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e82:	4b24      	ldr	r3, [pc, #144]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	220c      	movs	r2, #12
 8005e88:	401a      	ands	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d1ec      	bne.n	8005e6e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e94:	4b1e      	ldr	r3, [pc, #120]	; (8005f10 <HAL_RCC_ClockConfig+0x184>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2201      	movs	r2, #1
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	683a      	ldr	r2, [r7, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d211      	bcs.n	8005ec6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ea2:	4b1b      	ldr	r3, [pc, #108]	; (8005f10 <HAL_RCC_ClockConfig+0x184>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	4393      	bics	r3, r2
 8005eaa:	0019      	movs	r1, r3
 8005eac:	4b18      	ldr	r3, [pc, #96]	; (8005f10 <HAL_RCC_ClockConfig+0x184>)
 8005eae:	683a      	ldr	r2, [r7, #0]
 8005eb0:	430a      	orrs	r2, r1
 8005eb2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eb4:	4b16      	ldr	r3, [pc, #88]	; (8005f10 <HAL_RCC_ClockConfig+0x184>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	4013      	ands	r3, r2
 8005ebc:	683a      	ldr	r2, [r7, #0]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d001      	beq.n	8005ec6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e020      	b.n	8005f08 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2204      	movs	r2, #4
 8005ecc:	4013      	ands	r3, r2
 8005ece:	d009      	beq.n	8005ee4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005ed0:	4b10      	ldr	r3, [pc, #64]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	4a11      	ldr	r2, [pc, #68]	; (8005f1c <HAL_RCC_ClockConfig+0x190>)
 8005ed6:	4013      	ands	r3, r2
 8005ed8:	0019      	movs	r1, r3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	68da      	ldr	r2, [r3, #12]
 8005ede:	4b0d      	ldr	r3, [pc, #52]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005ee0:	430a      	orrs	r2, r1
 8005ee2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005ee4:	f000 f820 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8005ee8:	0001      	movs	r1, r0
 8005eea:	4b0a      	ldr	r3, [pc, #40]	; (8005f14 <HAL_RCC_ClockConfig+0x188>)
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	091b      	lsrs	r3, r3, #4
 8005ef0:	220f      	movs	r2, #15
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	4a0a      	ldr	r2, [pc, #40]	; (8005f20 <HAL_RCC_ClockConfig+0x194>)
 8005ef6:	5cd3      	ldrb	r3, [r2, r3]
 8005ef8:	000a      	movs	r2, r1
 8005efa:	40da      	lsrs	r2, r3
 8005efc:	4b09      	ldr	r3, [pc, #36]	; (8005f24 <HAL_RCC_ClockConfig+0x198>)
 8005efe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005f00:	2003      	movs	r0, #3
 8005f02:	f7fe faaf 	bl	8004464 <HAL_InitTick>
  
  return HAL_OK;
 8005f06:	2300      	movs	r3, #0
}
 8005f08:	0018      	movs	r0, r3
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	b004      	add	sp, #16
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	40022000 	.word	0x40022000
 8005f14:	40021000 	.word	0x40021000
 8005f18:	00001388 	.word	0x00001388
 8005f1c:	fffff8ff 	.word	0xfffff8ff
 8005f20:	08012844 	.word	0x08012844
 8005f24:	20000000 	.word	0x20000000

08005f28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f28:	b590      	push	{r4, r7, lr}
 8005f2a:	b08f      	sub	sp, #60	; 0x3c
 8005f2c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8005f2e:	2314      	movs	r3, #20
 8005f30:	18fb      	adds	r3, r7, r3
 8005f32:	4a2a      	ldr	r2, [pc, #168]	; (8005fdc <HAL_RCC_GetSysClockFreq+0xb4>)
 8005f34:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005f36:	c313      	stmia	r3!, {r0, r1, r4}
 8005f38:	6812      	ldr	r2, [r2, #0]
 8005f3a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8005f3c:	1d3b      	adds	r3, r7, #4
 8005f3e:	4a28      	ldr	r2, [pc, #160]	; (8005fe0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f40:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005f42:	c313      	stmia	r3!, {r0, r1, r4}
 8005f44:	6812      	ldr	r2, [r2, #0]
 8005f46:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f50:	2300      	movs	r3, #0
 8005f52:	637b      	str	r3, [r7, #52]	; 0x34
 8005f54:	2300      	movs	r3, #0
 8005f56:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8005f5c:	4b21      	ldr	r3, [pc, #132]	; (8005fe4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f64:	220c      	movs	r2, #12
 8005f66:	4013      	ands	r3, r2
 8005f68:	2b04      	cmp	r3, #4
 8005f6a:	d002      	beq.n	8005f72 <HAL_RCC_GetSysClockFreq+0x4a>
 8005f6c:	2b08      	cmp	r3, #8
 8005f6e:	d003      	beq.n	8005f78 <HAL_RCC_GetSysClockFreq+0x50>
 8005f70:	e02c      	b.n	8005fcc <HAL_RCC_GetSysClockFreq+0xa4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005f72:	4b1d      	ldr	r3, [pc, #116]	; (8005fe8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005f74:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005f76:	e02c      	b.n	8005fd2 <HAL_RCC_GetSysClockFreq+0xaa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f7a:	0c9b      	lsrs	r3, r3, #18
 8005f7c:	220f      	movs	r2, #15
 8005f7e:	4013      	ands	r3, r2
 8005f80:	2214      	movs	r2, #20
 8005f82:	18ba      	adds	r2, r7, r2
 8005f84:	5cd3      	ldrb	r3, [r2, r3]
 8005f86:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005f88:	4b16      	ldr	r3, [pc, #88]	; (8005fe4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f8c:	220f      	movs	r2, #15
 8005f8e:	4013      	ands	r3, r2
 8005f90:	1d3a      	adds	r2, r7, #4
 8005f92:	5cd3      	ldrb	r3, [r2, r3]
 8005f94:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005f96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f98:	2380      	movs	r3, #128	; 0x80
 8005f9a:	025b      	lsls	r3, r3, #9
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	d009      	beq.n	8005fb4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005fa0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fa2:	4811      	ldr	r0, [pc, #68]	; (8005fe8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005fa4:	f7fa f8ca 	bl	800013c <__udivsi3>
 8005fa8:	0003      	movs	r3, r0
 8005faa:	001a      	movs	r2, r3
 8005fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fae:	4353      	muls	r3, r2
 8005fb0:	637b      	str	r3, [r7, #52]	; 0x34
 8005fb2:	e008      	b.n	8005fc6 <HAL_RCC_GetSysClockFreq+0x9e>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005fb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fb6:	480c      	ldr	r0, [pc, #48]	; (8005fe8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005fb8:	f7fa f8c0 	bl	800013c <__udivsi3>
 8005fbc:	0003      	movs	r3, r0
 8005fbe:	001a      	movs	r2, r3
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc2:	4353      	muls	r3, r2
 8005fc4:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8005fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fc8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005fca:	e002      	b.n	8005fd2 <HAL_RCC_GetSysClockFreq+0xaa>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005fcc:	4b06      	ldr	r3, [pc, #24]	; (8005fe8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005fce:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005fd0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005fd4:	0018      	movs	r0, r3
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	b00f      	add	sp, #60	; 0x3c
 8005fda:	bd90      	pop	{r4, r7, pc}
 8005fdc:	080126a0 	.word	0x080126a0
 8005fe0:	080126b0 	.word	0x080126b0
 8005fe4:	40021000 	.word	0x40021000
 8005fe8:	007a1200 	.word	0x007a1200

08005fec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ff0:	4b02      	ldr	r3, [pc, #8]	; (8005ffc <HAL_RCC_GetHCLKFreq+0x10>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
}
 8005ff4:	0018      	movs	r0, r3
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	46c0      	nop			; (mov r8, r8)
 8005ffc:	20000000 	.word	0x20000000

08006000 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006004:	f7ff fff2 	bl	8005fec <HAL_RCC_GetHCLKFreq>
 8006008:	0001      	movs	r1, r0
 800600a:	4b06      	ldr	r3, [pc, #24]	; (8006024 <HAL_RCC_GetPCLK1Freq+0x24>)
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	0a1b      	lsrs	r3, r3, #8
 8006010:	2207      	movs	r2, #7
 8006012:	4013      	ands	r3, r2
 8006014:	4a04      	ldr	r2, [pc, #16]	; (8006028 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006016:	5cd3      	ldrb	r3, [r2, r3]
 8006018:	40d9      	lsrs	r1, r3
 800601a:	000b      	movs	r3, r1
}    
 800601c:	0018      	movs	r0, r3
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	46c0      	nop			; (mov r8, r8)
 8006024:	40021000 	.word	0x40021000
 8006028:	08012854 	.word	0x08012854

0800602c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b086      	sub	sp, #24
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006034:	2300      	movs	r3, #0
 8006036:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8006038:	2300      	movs	r3, #0
 800603a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	2380      	movs	r3, #128	; 0x80
 8006042:	025b      	lsls	r3, r3, #9
 8006044:	4013      	ands	r3, r2
 8006046:	d100      	bne.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8006048:	e08e      	b.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800604a:	2017      	movs	r0, #23
 800604c:	183b      	adds	r3, r7, r0
 800604e:	2200      	movs	r2, #0
 8006050:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006052:	4b57      	ldr	r3, [pc, #348]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006054:	69da      	ldr	r2, [r3, #28]
 8006056:	2380      	movs	r3, #128	; 0x80
 8006058:	055b      	lsls	r3, r3, #21
 800605a:	4013      	ands	r3, r2
 800605c:	d110      	bne.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800605e:	4b54      	ldr	r3, [pc, #336]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006060:	69da      	ldr	r2, [r3, #28]
 8006062:	4b53      	ldr	r3, [pc, #332]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006064:	2180      	movs	r1, #128	; 0x80
 8006066:	0549      	lsls	r1, r1, #21
 8006068:	430a      	orrs	r2, r1
 800606a:	61da      	str	r2, [r3, #28]
 800606c:	4b50      	ldr	r3, [pc, #320]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800606e:	69da      	ldr	r2, [r3, #28]
 8006070:	2380      	movs	r3, #128	; 0x80
 8006072:	055b      	lsls	r3, r3, #21
 8006074:	4013      	ands	r3, r2
 8006076:	60bb      	str	r3, [r7, #8]
 8006078:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800607a:	183b      	adds	r3, r7, r0
 800607c:	2201      	movs	r2, #1
 800607e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006080:	4b4c      	ldr	r3, [pc, #304]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	2380      	movs	r3, #128	; 0x80
 8006086:	005b      	lsls	r3, r3, #1
 8006088:	4013      	ands	r3, r2
 800608a:	d11a      	bne.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800608c:	4b49      	ldr	r3, [pc, #292]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	4b48      	ldr	r3, [pc, #288]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8006092:	2180      	movs	r1, #128	; 0x80
 8006094:	0049      	lsls	r1, r1, #1
 8006096:	430a      	orrs	r2, r1
 8006098:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800609a:	f7fe fa29 	bl	80044f0 <HAL_GetTick>
 800609e:	0003      	movs	r3, r0
 80060a0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060a2:	e008      	b.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060a4:	f7fe fa24 	bl	80044f0 <HAL_GetTick>
 80060a8:	0002      	movs	r2, r0
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	2b64      	cmp	r3, #100	; 0x64
 80060b0:	d901      	bls.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e077      	b.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060b6:	4b3f      	ldr	r3, [pc, #252]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	2380      	movs	r3, #128	; 0x80
 80060bc:	005b      	lsls	r3, r3, #1
 80060be:	4013      	ands	r3, r2
 80060c0:	d0f0      	beq.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80060c2:	4b3b      	ldr	r3, [pc, #236]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80060c4:	6a1a      	ldr	r2, [r3, #32]
 80060c6:	23c0      	movs	r3, #192	; 0xc0
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	4013      	ands	r3, r2
 80060cc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d034      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	23c0      	movs	r3, #192	; 0xc0
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	4013      	ands	r3, r2
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d02c      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80060e4:	4b32      	ldr	r3, [pc, #200]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80060e6:	6a1b      	ldr	r3, [r3, #32]
 80060e8:	4a33      	ldr	r2, [pc, #204]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80060ea:	4013      	ands	r3, r2
 80060ec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80060ee:	4b30      	ldr	r3, [pc, #192]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80060f0:	6a1a      	ldr	r2, [r3, #32]
 80060f2:	4b2f      	ldr	r3, [pc, #188]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80060f4:	2180      	movs	r1, #128	; 0x80
 80060f6:	0249      	lsls	r1, r1, #9
 80060f8:	430a      	orrs	r2, r1
 80060fa:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80060fc:	4b2c      	ldr	r3, [pc, #176]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80060fe:	6a1a      	ldr	r2, [r3, #32]
 8006100:	4b2b      	ldr	r3, [pc, #172]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006102:	492e      	ldr	r1, [pc, #184]	; (80061bc <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006104:	400a      	ands	r2, r1
 8006106:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006108:	4b29      	ldr	r3, [pc, #164]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2201      	movs	r2, #1
 8006112:	4013      	ands	r3, r2
 8006114:	d013      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006116:	f7fe f9eb 	bl	80044f0 <HAL_GetTick>
 800611a:	0003      	movs	r3, r0
 800611c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800611e:	e009      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006120:	f7fe f9e6 	bl	80044f0 <HAL_GetTick>
 8006124:	0002      	movs	r2, r0
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	4a25      	ldr	r2, [pc, #148]	; (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d901      	bls.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e038      	b.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006134:	4b1e      	ldr	r3, [pc, #120]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006136:	6a1b      	ldr	r3, [r3, #32]
 8006138:	2202      	movs	r2, #2
 800613a:	4013      	ands	r3, r2
 800613c:	d0f0      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800613e:	4b1c      	ldr	r3, [pc, #112]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	4a1d      	ldr	r2, [pc, #116]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8006144:	4013      	ands	r3, r2
 8006146:	0019      	movs	r1, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	685a      	ldr	r2, [r3, #4]
 800614c:	4b18      	ldr	r3, [pc, #96]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800614e:	430a      	orrs	r2, r1
 8006150:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006152:	2317      	movs	r3, #23
 8006154:	18fb      	adds	r3, r7, r3
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	2b01      	cmp	r3, #1
 800615a:	d105      	bne.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800615c:	4b14      	ldr	r3, [pc, #80]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800615e:	69da      	ldr	r2, [r3, #28]
 8006160:	4b13      	ldr	r3, [pc, #76]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006162:	4918      	ldr	r1, [pc, #96]	; (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8006164:	400a      	ands	r2, r1
 8006166:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2201      	movs	r2, #1
 800616e:	4013      	ands	r3, r2
 8006170:	d009      	beq.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006172:	4b0f      	ldr	r3, [pc, #60]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006176:	2203      	movs	r2, #3
 8006178:	4393      	bics	r3, r2
 800617a:	0019      	movs	r1, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	689a      	ldr	r2, [r3, #8]
 8006180:	4b0b      	ldr	r3, [pc, #44]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006182:	430a      	orrs	r2, r1
 8006184:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2220      	movs	r2, #32
 800618c:	4013      	ands	r3, r2
 800618e:	d009      	beq.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006190:	4b07      	ldr	r3, [pc, #28]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006194:	2210      	movs	r2, #16
 8006196:	4393      	bics	r3, r2
 8006198:	0019      	movs	r1, r3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	68da      	ldr	r2, [r3, #12]
 800619e:	4b04      	ldr	r3, [pc, #16]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80061a0:	430a      	orrs	r2, r1
 80061a2:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	0018      	movs	r0, r3
 80061a8:	46bd      	mov	sp, r7
 80061aa:	b006      	add	sp, #24
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	46c0      	nop			; (mov r8, r8)
 80061b0:	40021000 	.word	0x40021000
 80061b4:	40007000 	.word	0x40007000
 80061b8:	fffffcff 	.word	0xfffffcff
 80061bc:	fffeffff 	.word	0xfffeffff
 80061c0:	00001388 	.word	0x00001388
 80061c4:	efffffff 	.word	0xefffffff

080061c8 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e081      	b.n	80062de <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	7f5b      	ldrb	r3, [r3, #29]
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d106      	bne.n	80061f2 <HAL_RTC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	0018      	movs	r0, r3
 80061ee:	f7fd fe7f 	bl	8003ef0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2202      	movs	r2, #2
 80061f6:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	22ca      	movs	r2, #202	; 0xca
 80061fe:	625a      	str	r2, [r3, #36]	; 0x24
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2253      	movs	r2, #83	; 0x53
 8006206:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	0018      	movs	r0, r3
 800620c:	f000 faa9 	bl	8006762 <RTC_EnterInitMode>
 8006210:	1e03      	subs	r3, r0, #0
 8006212:	d008      	beq.n	8006226 <HAL_RTC_Init+0x5e>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	22ff      	movs	r2, #255	; 0xff
 800621a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2204      	movs	r2, #4
 8006220:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e05b      	b.n	80062de <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	689a      	ldr	r2, [r3, #8]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	492d      	ldr	r1, [pc, #180]	; (80062e8 <HAL_RTC_Init+0x120>)
 8006232:	400a      	ands	r2, r1
 8006234:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	6899      	ldr	r1, [r3, #8]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	685a      	ldr	r2, [r3, #4]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	691b      	ldr	r3, [r3, #16]
 8006244:	431a      	orrs	r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	695b      	ldr	r3, [r3, #20]
 800624a:	431a      	orrs	r2, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	430a      	orrs	r2, r1
 8006252:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	68d2      	ldr	r2, [r2, #12]
 800625c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	6919      	ldr	r1, [r3, #16]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	041a      	lsls	r2, r3, #16
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	430a      	orrs	r2, r1
 8006270:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68da      	ldr	r2, [r3, #12]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2180      	movs	r1, #128	; 0x80
 800627e:	438a      	bics	r2, r1
 8006280:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	2220      	movs	r2, #32
 800628a:	4013      	ands	r3, r2
 800628c:	d10e      	bne.n	80062ac <HAL_RTC_Init+0xe4>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	0018      	movs	r0, r3
 8006292:	f000 fa3d 	bl	8006710 <HAL_RTC_WaitForSynchro>
 8006296:	1e03      	subs	r3, r0, #0
 8006298:	d008      	beq.n	80062ac <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	22ff      	movs	r2, #255	; 0xff
 80062a0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2204      	movs	r2, #4
 80062a6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e018      	b.n	80062de <HAL_RTC_Init+0x116>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	490d      	ldr	r1, [pc, #52]	; (80062ec <HAL_RTC_Init+0x124>)
 80062b8:	400a      	ands	r2, r1
 80062ba:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	699a      	ldr	r2, [r3, #24]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	430a      	orrs	r2, r1
 80062cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	22ff      	movs	r2, #255	; 0xff
 80062d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2201      	movs	r2, #1
 80062da:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80062dc:	2300      	movs	r3, #0
  }
}
 80062de:	0018      	movs	r0, r3
 80062e0:	46bd      	mov	sp, r7
 80062e2:	b002      	add	sp, #8
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	46c0      	nop			; (mov r8, r8)
 80062e8:	ff8fffbf 	.word	0xff8fffbf
 80062ec:	fffbffff 	.word	0xfffbffff

080062f0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80062f0:	b590      	push	{r4, r7, lr}
 80062f2:	b087      	sub	sp, #28
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80062fc:	2300      	movs	r3, #0
 80062fe:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	7f1b      	ldrb	r3, [r3, #28]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d101      	bne.n	800630c <HAL_RTC_SetTime+0x1c>
 8006308:	2302      	movs	r3, #2
 800630a:	e0a5      	b.n	8006458 <HAL_RTC_SetTime+0x168>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2201      	movs	r2, #1
 8006310:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2202      	movs	r2, #2
 8006316:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d125      	bne.n	800636a <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	2240      	movs	r2, #64	; 0x40
 8006326:	4013      	ands	r3, r2
 8006328:	d102      	bne.n	8006330 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	2200      	movs	r2, #0
 800632e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	781b      	ldrb	r3, [r3, #0]
 8006334:	0018      	movs	r0, r3
 8006336:	f000 fa40 	bl	80067ba <RTC_ByteToBcd2>
 800633a:	0003      	movs	r3, r0
 800633c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	785b      	ldrb	r3, [r3, #1]
 8006342:	0018      	movs	r0, r3
 8006344:	f000 fa39 	bl	80067ba <RTC_ByteToBcd2>
 8006348:	0003      	movs	r3, r0
 800634a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800634c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	789b      	ldrb	r3, [r3, #2]
 8006352:	0018      	movs	r0, r3
 8006354:	f000 fa31 	bl	80067ba <RTC_ByteToBcd2>
 8006358:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800635a:	0022      	movs	r2, r4
 800635c:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	78db      	ldrb	r3, [r3, #3]
 8006362:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006364:	4313      	orrs	r3, r2
 8006366:	617b      	str	r3, [r7, #20]
 8006368:	e017      	b.n	800639a <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	2240      	movs	r2, #64	; 0x40
 8006372:	4013      	ands	r3, r2
 8006374:	d102      	bne.n	800637c <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	2200      	movs	r2, #0
 800637a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	785b      	ldrb	r3, [r3, #1]
 8006386:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006388:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800638a:	68ba      	ldr	r2, [r7, #8]
 800638c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800638e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	78db      	ldrb	r3, [r3, #3]
 8006394:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006396:	4313      	orrs	r3, r2
 8006398:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	22ca      	movs	r2, #202	; 0xca
 80063a0:	625a      	str	r2, [r3, #36]	; 0x24
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2253      	movs	r2, #83	; 0x53
 80063a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	0018      	movs	r0, r3
 80063ae:	f000 f9d8 	bl	8006762 <RTC_EnterInitMode>
 80063b2:	1e03      	subs	r3, r0, #0
 80063b4:	d00b      	beq.n	80063ce <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	22ff      	movs	r2, #255	; 0xff
 80063bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2204      	movs	r2, #4
 80063c2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2200      	movs	r2, #0
 80063c8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e044      	b.n	8006458 <HAL_RTC_SetTime+0x168>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	697a      	ldr	r2, [r7, #20]
 80063d4:	4922      	ldr	r1, [pc, #136]	; (8006460 <HAL_RTC_SetTime+0x170>)
 80063d6:	400a      	ands	r2, r1
 80063d8:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	689a      	ldr	r2, [r3, #8]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	491f      	ldr	r1, [pc, #124]	; (8006464 <HAL_RTC_SetTime+0x174>)
 80063e6:	400a      	ands	r2, r1
 80063e8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	6899      	ldr	r1, [r3, #8]
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	68da      	ldr	r2, [r3, #12]
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	431a      	orrs	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	430a      	orrs	r2, r1
 8006400:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68da      	ldr	r2, [r3, #12]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2180      	movs	r1, #128	; 0x80
 800640e:	438a      	bics	r2, r1
 8006410:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	2220      	movs	r2, #32
 800641a:	4013      	ands	r3, r2
 800641c:	d111      	bne.n	8006442 <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	0018      	movs	r0, r3
 8006422:	f000 f975 	bl	8006710 <HAL_RTC_WaitForSynchro>
 8006426:	1e03      	subs	r3, r0, #0
 8006428:	d00b      	beq.n	8006442 <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	22ff      	movs	r2, #255	; 0xff
 8006430:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2204      	movs	r2, #4
 8006436:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2200      	movs	r2, #0
 800643c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e00a      	b.n	8006458 <HAL_RTC_SetTime+0x168>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	22ff      	movs	r2, #255	; 0xff
 8006448:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2201      	movs	r2, #1
 800644e:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2200      	movs	r2, #0
 8006454:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006456:	2300      	movs	r3, #0
  }
}
 8006458:	0018      	movs	r0, r3
 800645a:	46bd      	mov	sp, r7
 800645c:	b007      	add	sp, #28
 800645e:	bd90      	pop	{r4, r7, pc}
 8006460:	007f7f7f 	.word	0x007f7f7f
 8006464:	fffbffff 	.word	0xfffbffff

08006468 <HAL_RTC_GetTime>:
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read
  * to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b086      	sub	sp, #24
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8006474:	2300      	movs	r3, #0
 8006476:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	045b      	lsls	r3, r3, #17
 800648a:	0c5a      	lsrs	r2, r3, #17
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a22      	ldr	r2, [pc, #136]	; (8006520 <HAL_RTC_GetTime+0xb8>)
 8006498:	4013      	ands	r3, r2
 800649a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	0c1b      	lsrs	r3, r3, #16
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	223f      	movs	r2, #63	; 0x3f
 80064a4:	4013      	ands	r3, r2
 80064a6:	b2da      	uxtb	r2, r3
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	0a1b      	lsrs	r3, r3, #8
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	227f      	movs	r2, #127	; 0x7f
 80064b4:	4013      	ands	r3, r2
 80064b6:	b2da      	uxtb	r2, r3
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	227f      	movs	r2, #127	; 0x7f
 80064c2:	4013      	ands	r3, r2
 80064c4:	b2da      	uxtb	r2, r3
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	0c1b      	lsrs	r3, r3, #16
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	2240      	movs	r2, #64	; 0x40
 80064d2:	4013      	ands	r3, r2
 80064d4:	b2da      	uxtb	r2, r3
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d11a      	bne.n	8006516 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	0018      	movs	r0, r3
 80064e6:	f000 f989 	bl	80067fc <RTC_Bcd2ToByte>
 80064ea:	0003      	movs	r3, r0
 80064ec:	001a      	movs	r2, r3
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	785b      	ldrb	r3, [r3, #1]
 80064f6:	0018      	movs	r0, r3
 80064f8:	f000 f980 	bl	80067fc <RTC_Bcd2ToByte>
 80064fc:	0003      	movs	r3, r0
 80064fe:	001a      	movs	r2, r3
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	789b      	ldrb	r3, [r3, #2]
 8006508:	0018      	movs	r0, r3
 800650a:	f000 f977 	bl	80067fc <RTC_Bcd2ToByte>
 800650e:	0003      	movs	r3, r0
 8006510:	001a      	movs	r2, r3
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006516:	2300      	movs	r3, #0
}
 8006518:	0018      	movs	r0, r3
 800651a:	46bd      	mov	sp, r7
 800651c:	b006      	add	sp, #24
 800651e:	bd80      	pop	{r7, pc}
 8006520:	007f7f7f 	.word	0x007f7f7f

08006524 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006524:	b590      	push	{r4, r7, lr}
 8006526:	b087      	sub	sp, #28
 8006528:	af00      	add	r7, sp, #0
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006530:	2300      	movs	r3, #0
 8006532:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	7f1b      	ldrb	r3, [r3, #28]
 8006538:	2b01      	cmp	r3, #1
 800653a:	d101      	bne.n	8006540 <HAL_RTC_SetDate+0x1c>
 800653c:	2302      	movs	r3, #2
 800653e:	e091      	b.n	8006664 <HAL_RTC_SetDate+0x140>
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2201      	movs	r2, #1
 8006544:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2202      	movs	r2, #2
 800654a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d10e      	bne.n	8006570 <HAL_RTC_SetDate+0x4c>
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	785b      	ldrb	r3, [r3, #1]
 8006556:	001a      	movs	r2, r3
 8006558:	2310      	movs	r3, #16
 800655a:	4013      	ands	r3, r2
 800655c:	d008      	beq.n	8006570 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	785b      	ldrb	r3, [r3, #1]
 8006562:	2210      	movs	r2, #16
 8006564:	4393      	bics	r3, r2
 8006566:	b2db      	uxtb	r3, r3
 8006568:	330a      	adds	r3, #10
 800656a:	b2da      	uxtb	r2, r3
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d11c      	bne.n	80065b0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	78db      	ldrb	r3, [r3, #3]
 800657a:	0018      	movs	r0, r3
 800657c:	f000 f91d 	bl	80067ba <RTC_ByteToBcd2>
 8006580:	0003      	movs	r3, r0
 8006582:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	785b      	ldrb	r3, [r3, #1]
 8006588:	0018      	movs	r0, r3
 800658a:	f000 f916 	bl	80067ba <RTC_ByteToBcd2>
 800658e:	0003      	movs	r3, r0
 8006590:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006592:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	789b      	ldrb	r3, [r3, #2]
 8006598:	0018      	movs	r0, r3
 800659a:	f000 f90e 	bl	80067ba <RTC_ByteToBcd2>
 800659e:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80065a0:	0022      	movs	r2, r4
 80065a2:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	781b      	ldrb	r3, [r3, #0]
 80065a8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80065aa:	4313      	orrs	r3, r2
 80065ac:	617b      	str	r3, [r7, #20]
 80065ae:	e00e      	b.n	80065ce <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	78db      	ldrb	r3, [r3, #3]
 80065b4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	785b      	ldrb	r3, [r3, #1]
 80065ba:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80065bc:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80065be:	68ba      	ldr	r2, [r7, #8]
 80065c0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80065c2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80065ca:	4313      	orrs	r3, r2
 80065cc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	22ca      	movs	r2, #202	; 0xca
 80065d4:	625a      	str	r2, [r3, #36]	; 0x24
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2253      	movs	r2, #83	; 0x53
 80065dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	0018      	movs	r0, r3
 80065e2:	f000 f8be 	bl	8006762 <RTC_EnterInitMode>
 80065e6:	1e03      	subs	r3, r0, #0
 80065e8:	d00b      	beq.n	8006602 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	22ff      	movs	r2, #255	; 0xff
 80065f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2204      	movs	r2, #4
 80065f6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2200      	movs	r2, #0
 80065fc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e030      	b.n	8006664 <HAL_RTC_SetDate+0x140>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	4918      	ldr	r1, [pc, #96]	; (800666c <HAL_RTC_SetDate+0x148>)
 800660a:	400a      	ands	r2, r1
 800660c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68da      	ldr	r2, [r3, #12]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	2180      	movs	r1, #128	; 0x80
 800661a:	438a      	bics	r2, r1
 800661c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	2220      	movs	r2, #32
 8006626:	4013      	ands	r3, r2
 8006628:	d111      	bne.n	800664e <HAL_RTC_SetDate+0x12a>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	0018      	movs	r0, r3
 800662e:	f000 f86f 	bl	8006710 <HAL_RTC_WaitForSynchro>
 8006632:	1e03      	subs	r3, r0, #0
 8006634:	d00b      	beq.n	800664e <HAL_RTC_SetDate+0x12a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	22ff      	movs	r2, #255	; 0xff
 800663c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2204      	movs	r2, #4
 8006642:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e00a      	b.n	8006664 <HAL_RTC_SetDate+0x140>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	22ff      	movs	r2, #255	; 0xff
 8006654:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2201      	movs	r2, #1
 800665a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2200      	movs	r2, #0
 8006660:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006662:	2300      	movs	r3, #0
  }
}
 8006664:	0018      	movs	r0, r3
 8006666:	46bd      	mov	sp, r7
 8006668:	b007      	add	sp, #28
 800666a:	bd90      	pop	{r4, r7, pc}
 800666c:	00ffff3f 	.word	0x00ffff3f

08006670 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af00      	add	r7, sp, #0
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	60b9      	str	r1, [r7, #8]
 800667a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	4a21      	ldr	r2, [pc, #132]	; (800670c <HAL_RTC_GetDate+0x9c>)
 8006688:	4013      	ands	r3, r2
 800668a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	0c1b      	lsrs	r3, r3, #16
 8006690:	b2da      	uxtb	r2, r3
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	0a1b      	lsrs	r3, r3, #8
 800669a:	b2db      	uxtb	r3, r3
 800669c:	221f      	movs	r2, #31
 800669e:	4013      	ands	r3, r2
 80066a0:	b2da      	uxtb	r2, r3
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	223f      	movs	r2, #63	; 0x3f
 80066ac:	4013      	ands	r3, r2
 80066ae:	b2da      	uxtb	r2, r3
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	0b5b      	lsrs	r3, r3, #13
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	2207      	movs	r2, #7
 80066bc:	4013      	ands	r3, r2
 80066be:	b2da      	uxtb	r2, r3
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d11a      	bne.n	8006700 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	78db      	ldrb	r3, [r3, #3]
 80066ce:	0018      	movs	r0, r3
 80066d0:	f000 f894 	bl	80067fc <RTC_Bcd2ToByte>
 80066d4:	0003      	movs	r3, r0
 80066d6:	001a      	movs	r2, r3
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	785b      	ldrb	r3, [r3, #1]
 80066e0:	0018      	movs	r0, r3
 80066e2:	f000 f88b 	bl	80067fc <RTC_Bcd2ToByte>
 80066e6:	0003      	movs	r3, r0
 80066e8:	001a      	movs	r2, r3
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	789b      	ldrb	r3, [r3, #2]
 80066f2:	0018      	movs	r0, r3
 80066f4:	f000 f882 	bl	80067fc <RTC_Bcd2ToByte>
 80066f8:	0003      	movs	r3, r0
 80066fa:	001a      	movs	r2, r3
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	0018      	movs	r0, r3
 8006704:	46bd      	mov	sp, r7
 8006706:	b006      	add	sp, #24
 8006708:	bd80      	pop	{r7, pc}
 800670a:	46c0      	nop			; (mov r8, r8)
 800670c:	00ffff3f 	.word	0x00ffff3f

08006710 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006718:	2300      	movs	r3, #0
 800671a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68da      	ldr	r2, [r3, #12]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	21a0      	movs	r1, #160	; 0xa0
 8006728:	438a      	bics	r2, r1
 800672a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800672c:	f7fd fee0 	bl	80044f0 <HAL_GetTick>
 8006730:	0003      	movs	r3, r0
 8006732:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006734:	e00a      	b.n	800674c <HAL_RTC_WaitForSynchro+0x3c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006736:	f7fd fedb 	bl	80044f0 <HAL_GetTick>
 800673a:	0002      	movs	r2, r0
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	1ad2      	subs	r2, r2, r3
 8006740:	23fa      	movs	r3, #250	; 0xfa
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	429a      	cmp	r2, r3
 8006746:	d901      	bls.n	800674c <HAL_RTC_WaitForSynchro+0x3c>
    {
      return HAL_TIMEOUT;
 8006748:	2303      	movs	r3, #3
 800674a:	e006      	b.n	800675a <HAL_RTC_WaitForSynchro+0x4a>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68db      	ldr	r3, [r3, #12]
 8006752:	2220      	movs	r2, #32
 8006754:	4013      	ands	r3, r2
 8006756:	d0ee      	beq.n	8006736 <HAL_RTC_WaitForSynchro+0x26>
    }
  }

  return HAL_OK;
 8006758:	2300      	movs	r3, #0
}
 800675a:	0018      	movs	r0, r3
 800675c:	46bd      	mov	sp, r7
 800675e:	b004      	add	sp, #16
 8006760:	bd80      	pop	{r7, pc}

08006762 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b084      	sub	sp, #16
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800676a:	2300      	movs	r3, #0
 800676c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	2240      	movs	r2, #64	; 0x40
 8006776:	4013      	ands	r3, r2
 8006778:	d11a      	bne.n	80067b0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2201      	movs	r2, #1
 8006780:	4252      	negs	r2, r2
 8006782:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006784:	f7fd feb4 	bl	80044f0 <HAL_GetTick>
 8006788:	0003      	movs	r3, r0
 800678a:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800678c:	e00a      	b.n	80067a4 <RTC_EnterInitMode+0x42>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800678e:	f7fd feaf 	bl	80044f0 <HAL_GetTick>
 8006792:	0002      	movs	r2, r0
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	1ad2      	subs	r2, r2, r3
 8006798:	23fa      	movs	r3, #250	; 0xfa
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	429a      	cmp	r2, r3
 800679e:	d901      	bls.n	80067a4 <RTC_EnterInitMode+0x42>
      {
        return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e006      	b.n	80067b2 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	2240      	movs	r2, #64	; 0x40
 80067ac:	4013      	ands	r3, r2
 80067ae:	d0ee      	beq.n	800678e <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80067b0:	2300      	movs	r3, #0
}
 80067b2:	0018      	movs	r0, r3
 80067b4:	46bd      	mov	sp, r7
 80067b6:	b004      	add	sp, #16
 80067b8:	bd80      	pop	{r7, pc}

080067ba <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b084      	sub	sp, #16
 80067be:	af00      	add	r7, sp, #0
 80067c0:	0002      	movs	r2, r0
 80067c2:	1dfb      	adds	r3, r7, #7
 80067c4:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80067c6:	2300      	movs	r3, #0
 80067c8:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80067ca:	e007      	b.n	80067dc <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	3301      	adds	r3, #1
 80067d0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80067d2:	1dfb      	adds	r3, r7, #7
 80067d4:	1dfa      	adds	r2, r7, #7
 80067d6:	7812      	ldrb	r2, [r2, #0]
 80067d8:	3a0a      	subs	r2, #10
 80067da:	701a      	strb	r2, [r3, #0]
  while (Value >= 10U)
 80067dc:	1dfb      	adds	r3, r7, #7
 80067de:	781b      	ldrb	r3, [r3, #0]
 80067e0:	2b09      	cmp	r3, #9
 80067e2:	d8f3      	bhi.n	80067cc <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	011b      	lsls	r3, r3, #4
 80067ea:	b2da      	uxtb	r2, r3
 80067ec:	1dfb      	adds	r3, r7, #7
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	b2db      	uxtb	r3, r3
}
 80067f4:	0018      	movs	r0, r3
 80067f6:	46bd      	mov	sp, r7
 80067f8:	b004      	add	sp, #16
 80067fa:	bd80      	pop	{r7, pc}

080067fc <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	0002      	movs	r2, r0
 8006804:	1dfb      	adds	r3, r7, #7
 8006806:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0U;
 8006808:	2300      	movs	r3, #0
 800680a:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 800680c:	1dfb      	adds	r3, r7, #7
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	091b      	lsrs	r3, r3, #4
 8006812:	b2db      	uxtb	r3, r3
 8006814:	001a      	movs	r2, r3
 8006816:	0013      	movs	r3, r2
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	189b      	adds	r3, r3, r2
 800681c:	005b      	lsls	r3, r3, #1
 800681e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8006820:	1dfb      	adds	r3, r7, #7
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	220f      	movs	r2, #15
 8006826:	4013      	ands	r3, r2
 8006828:	b2da      	uxtb	r2, r3
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	b2db      	uxtb	r3, r3
 800682e:	18d3      	adds	r3, r2, r3
 8006830:	b2db      	uxtb	r3, r3
}
 8006832:	0018      	movs	r0, r3
 8006834:	46bd      	mov	sp, r7
 8006836:	b004      	add	sp, #16
 8006838:	bd80      	pop	{r7, pc}
	...

0800683c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e0a8      	b.n	80069a0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006852:	2b00      	cmp	r3, #0
 8006854:	d109      	bne.n	800686a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685a      	ldr	r2, [r3, #4]
 800685a:	2382      	movs	r3, #130	; 0x82
 800685c:	005b      	lsls	r3, r3, #1
 800685e:	429a      	cmp	r2, r3
 8006860:	d009      	beq.n	8006876 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	61da      	str	r2, [r3, #28]
 8006868:	e005      	b.n	8006876 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2200      	movs	r2, #0
 8006874:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	225d      	movs	r2, #93	; 0x5d
 8006880:	5c9b      	ldrb	r3, [r3, r2]
 8006882:	b2db      	uxtb	r3, r3
 8006884:	2b00      	cmp	r3, #0
 8006886:	d107      	bne.n	8006898 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	225c      	movs	r2, #92	; 0x5c
 800688c:	2100      	movs	r1, #0
 800688e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	0018      	movs	r0, r3
 8006894:	f7fd fb44 	bl	8003f20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	225d      	movs	r2, #93	; 0x5d
 800689c:	2102      	movs	r1, #2
 800689e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2140      	movs	r1, #64	; 0x40
 80068ac:	438a      	bics	r2, r1
 80068ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	68da      	ldr	r2, [r3, #12]
 80068b4:	23e0      	movs	r3, #224	; 0xe0
 80068b6:	00db      	lsls	r3, r3, #3
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d902      	bls.n	80068c2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80068bc:	2300      	movs	r3, #0
 80068be:	60fb      	str	r3, [r7, #12]
 80068c0:	e002      	b.n	80068c8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80068c2:	2380      	movs	r3, #128	; 0x80
 80068c4:	015b      	lsls	r3, r3, #5
 80068c6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	68da      	ldr	r2, [r3, #12]
 80068cc:	23f0      	movs	r3, #240	; 0xf0
 80068ce:	011b      	lsls	r3, r3, #4
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d008      	beq.n	80068e6 <HAL_SPI_Init+0xaa>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	68da      	ldr	r2, [r3, #12]
 80068d8:	23e0      	movs	r3, #224	; 0xe0
 80068da:	00db      	lsls	r3, r3, #3
 80068dc:	429a      	cmp	r2, r3
 80068de:	d002      	beq.n	80068e6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685a      	ldr	r2, [r3, #4]
 80068ea:	2382      	movs	r3, #130	; 0x82
 80068ec:	005b      	lsls	r3, r3, #1
 80068ee:	401a      	ands	r2, r3
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6899      	ldr	r1, [r3, #8]
 80068f4:	2384      	movs	r3, #132	; 0x84
 80068f6:	021b      	lsls	r3, r3, #8
 80068f8:	400b      	ands	r3, r1
 80068fa:	431a      	orrs	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	691b      	ldr	r3, [r3, #16]
 8006900:	2102      	movs	r1, #2
 8006902:	400b      	ands	r3, r1
 8006904:	431a      	orrs	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	695b      	ldr	r3, [r3, #20]
 800690a:	2101      	movs	r1, #1
 800690c:	400b      	ands	r3, r1
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6999      	ldr	r1, [r3, #24]
 8006914:	2380      	movs	r3, #128	; 0x80
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	400b      	ands	r3, r1
 800691a:	431a      	orrs	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	69db      	ldr	r3, [r3, #28]
 8006920:	2138      	movs	r1, #56	; 0x38
 8006922:	400b      	ands	r3, r1
 8006924:	431a      	orrs	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a1b      	ldr	r3, [r3, #32]
 800692a:	2180      	movs	r1, #128	; 0x80
 800692c:	400b      	ands	r3, r1
 800692e:	431a      	orrs	r2, r3
 8006930:	0011      	movs	r1, r2
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006936:	2380      	movs	r3, #128	; 0x80
 8006938:	019b      	lsls	r3, r3, #6
 800693a:	401a      	ands	r2, r3
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	430a      	orrs	r2, r1
 8006942:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	699b      	ldr	r3, [r3, #24]
 8006948:	0c1b      	lsrs	r3, r3, #16
 800694a:	2204      	movs	r2, #4
 800694c:	401a      	ands	r2, r3
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006952:	2110      	movs	r1, #16
 8006954:	400b      	ands	r3, r1
 8006956:	431a      	orrs	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800695c:	2108      	movs	r1, #8
 800695e:	400b      	ands	r3, r1
 8006960:	431a      	orrs	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	68d9      	ldr	r1, [r3, #12]
 8006966:	23f0      	movs	r3, #240	; 0xf0
 8006968:	011b      	lsls	r3, r3, #4
 800696a:	400b      	ands	r3, r1
 800696c:	431a      	orrs	r2, r3
 800696e:	0011      	movs	r1, r2
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	2380      	movs	r3, #128	; 0x80
 8006974:	015b      	lsls	r3, r3, #5
 8006976:	401a      	ands	r2, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	430a      	orrs	r2, r1
 800697e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	69da      	ldr	r2, [r3, #28]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4907      	ldr	r1, [pc, #28]	; (80069a8 <HAL_SPI_Init+0x16c>)
 800698c:	400a      	ands	r2, r1
 800698e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2200      	movs	r2, #0
 8006994:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	225d      	movs	r2, #93	; 0x5d
 800699a:	2101      	movs	r1, #1
 800699c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800699e:	2300      	movs	r3, #0
}
 80069a0:	0018      	movs	r0, r3
 80069a2:	46bd      	mov	sp, r7
 80069a4:	b004      	add	sp, #16
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	fffff7ff 	.word	0xfffff7ff

080069ac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b088      	sub	sp, #32
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	603b      	str	r3, [r7, #0]
 80069b8:	1dbb      	adds	r3, r7, #6
 80069ba:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80069bc:	231f      	movs	r3, #31
 80069be:	18fb      	adds	r3, r7, r3
 80069c0:	2200      	movs	r2, #0
 80069c2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	225c      	movs	r2, #92	; 0x5c
 80069c8:	5c9b      	ldrb	r3, [r3, r2]
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d101      	bne.n	80069d2 <HAL_SPI_Transmit+0x26>
 80069ce:	2302      	movs	r3, #2
 80069d0:	e140      	b.n	8006c54 <HAL_SPI_Transmit+0x2a8>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	225c      	movs	r2, #92	; 0x5c
 80069d6:	2101      	movs	r1, #1
 80069d8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069da:	f7fd fd89 	bl	80044f0 <HAL_GetTick>
 80069de:	0003      	movs	r3, r0
 80069e0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80069e2:	2316      	movs	r3, #22
 80069e4:	18fb      	adds	r3, r7, r3
 80069e6:	1dba      	adds	r2, r7, #6
 80069e8:	8812      	ldrh	r2, [r2, #0]
 80069ea:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	225d      	movs	r2, #93	; 0x5d
 80069f0:	5c9b      	ldrb	r3, [r3, r2]
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d004      	beq.n	8006a02 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80069f8:	231f      	movs	r3, #31
 80069fa:	18fb      	adds	r3, r7, r3
 80069fc:	2202      	movs	r2, #2
 80069fe:	701a      	strb	r2, [r3, #0]
    goto error;
 8006a00:	e11d      	b.n	8006c3e <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d003      	beq.n	8006a10 <HAL_SPI_Transmit+0x64>
 8006a08:	1dbb      	adds	r3, r7, #6
 8006a0a:	881b      	ldrh	r3, [r3, #0]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d104      	bne.n	8006a1a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8006a10:	231f      	movs	r3, #31
 8006a12:	18fb      	adds	r3, r7, r3
 8006a14:	2201      	movs	r2, #1
 8006a16:	701a      	strb	r2, [r3, #0]
    goto error;
 8006a18:	e111      	b.n	8006c3e <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	225d      	movs	r2, #93	; 0x5d
 8006a1e:	2103      	movs	r1, #3
 8006a20:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2200      	movs	r2, #0
 8006a26:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	68ba      	ldr	r2, [r7, #8]
 8006a2c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	1dba      	adds	r2, r7, #6
 8006a32:	8812      	ldrh	r2, [r2, #0]
 8006a34:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	1dba      	adds	r2, r7, #6
 8006a3a:	8812      	ldrh	r2, [r2, #0]
 8006a3c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2200      	movs	r2, #0
 8006a42:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2244      	movs	r2, #68	; 0x44
 8006a48:	2100      	movs	r1, #0
 8006a4a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2246      	movs	r2, #70	; 0x46
 8006a50:	2100      	movs	r1, #0
 8006a52:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	689a      	ldr	r2, [r3, #8]
 8006a64:	2380      	movs	r3, #128	; 0x80
 8006a66:	021b      	lsls	r3, r3, #8
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d110      	bne.n	8006a8e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2140      	movs	r1, #64	; 0x40
 8006a78:	438a      	bics	r2, r1
 8006a7a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2180      	movs	r1, #128	; 0x80
 8006a88:	01c9      	lsls	r1, r1, #7
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2240      	movs	r2, #64	; 0x40
 8006a96:	4013      	ands	r3, r2
 8006a98:	2b40      	cmp	r3, #64	; 0x40
 8006a9a:	d007      	beq.n	8006aac <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2140      	movs	r1, #64	; 0x40
 8006aa8:	430a      	orrs	r2, r1
 8006aaa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	68da      	ldr	r2, [r3, #12]
 8006ab0:	23e0      	movs	r3, #224	; 0xe0
 8006ab2:	00db      	lsls	r3, r3, #3
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d94e      	bls.n	8006b56 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d004      	beq.n	8006aca <HAL_SPI_Transmit+0x11e>
 8006ac0:	2316      	movs	r3, #22
 8006ac2:	18fb      	adds	r3, r7, r3
 8006ac4:	881b      	ldrh	r3, [r3, #0]
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d13f      	bne.n	8006b4a <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ace:	881a      	ldrh	r2, [r3, #0]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ada:	1c9a      	adds	r2, r3, #2
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006aee:	e02c      	b.n	8006b4a <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	2202      	movs	r2, #2
 8006af8:	4013      	ands	r3, r2
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d112      	bne.n	8006b24 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b02:	881a      	ldrh	r2, [r3, #0]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b0e:	1c9a      	adds	r2, r3, #2
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	b29a      	uxth	r2, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b22:	e012      	b.n	8006b4a <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b24:	f7fd fce4 	bl	80044f0 <HAL_GetTick>
 8006b28:	0002      	movs	r2, r0
 8006b2a:	69bb      	ldr	r3, [r7, #24]
 8006b2c:	1ad3      	subs	r3, r2, r3
 8006b2e:	683a      	ldr	r2, [r7, #0]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d802      	bhi.n	8006b3a <HAL_SPI_Transmit+0x18e>
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	3301      	adds	r3, #1
 8006b38:	d102      	bne.n	8006b40 <HAL_SPI_Transmit+0x194>
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d104      	bne.n	8006b4a <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8006b40:	231f      	movs	r3, #31
 8006b42:	18fb      	adds	r3, r7, r3
 8006b44:	2203      	movs	r2, #3
 8006b46:	701a      	strb	r2, [r3, #0]
          goto error;
 8006b48:	e079      	b.n	8006c3e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1cd      	bne.n	8006af0 <HAL_SPI_Transmit+0x144>
 8006b54:	e04f      	b.n	8006bf6 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d004      	beq.n	8006b68 <HAL_SPI_Transmit+0x1bc>
 8006b5e:	2316      	movs	r3, #22
 8006b60:	18fb      	adds	r3, r7, r3
 8006b62:	881b      	ldrh	r3, [r3, #0]
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d141      	bne.n	8006bec <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	330c      	adds	r3, #12
 8006b72:	7812      	ldrb	r2, [r2, #0]
 8006b74:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7a:	1c5a      	adds	r2, r3, #1
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	3b01      	subs	r3, #1
 8006b88:	b29a      	uxth	r2, r3
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8006b8e:	e02d      	b.n	8006bec <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	2202      	movs	r2, #2
 8006b98:	4013      	ands	r3, r2
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	d113      	bne.n	8006bc6 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	330c      	adds	r3, #12
 8006ba8:	7812      	ldrb	r2, [r2, #0]
 8006baa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb0:	1c5a      	adds	r2, r3, #1
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	3b01      	subs	r3, #1
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006bc4:	e012      	b.n	8006bec <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bc6:	f7fd fc93 	bl	80044f0 <HAL_GetTick>
 8006bca:	0002      	movs	r2, r0
 8006bcc:	69bb      	ldr	r3, [r7, #24]
 8006bce:	1ad3      	subs	r3, r2, r3
 8006bd0:	683a      	ldr	r2, [r7, #0]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d802      	bhi.n	8006bdc <HAL_SPI_Transmit+0x230>
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	3301      	adds	r3, #1
 8006bda:	d102      	bne.n	8006be2 <HAL_SPI_Transmit+0x236>
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d104      	bne.n	8006bec <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8006be2:	231f      	movs	r3, #31
 8006be4:	18fb      	adds	r3, r7, r3
 8006be6:	2203      	movs	r2, #3
 8006be8:	701a      	strb	r2, [r3, #0]
          goto error;
 8006bea:	e028      	b.n	8006c3e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d1cc      	bne.n	8006b90 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bf6:	69ba      	ldr	r2, [r7, #24]
 8006bf8:	6839      	ldr	r1, [r7, #0]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	0018      	movs	r0, r3
 8006bfe:	f000 fb2f 	bl	8007260 <SPI_EndRxTxTransaction>
 8006c02:	1e03      	subs	r3, r0, #0
 8006c04:	d002      	beq.n	8006c0c <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2220      	movs	r2, #32
 8006c0a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d10a      	bne.n	8006c2a <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c14:	2300      	movs	r3, #0
 8006c16:	613b      	str	r3, [r7, #16]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	613b      	str	r3, [r7, #16]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	613b      	str	r3, [r7, #16]
 8006c28:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d004      	beq.n	8006c3c <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8006c32:	231f      	movs	r3, #31
 8006c34:	18fb      	adds	r3, r7, r3
 8006c36:	2201      	movs	r2, #1
 8006c38:	701a      	strb	r2, [r3, #0]
 8006c3a:	e000      	b.n	8006c3e <HAL_SPI_Transmit+0x292>
  }

error:
 8006c3c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	225d      	movs	r2, #93	; 0x5d
 8006c42:	2101      	movs	r1, #1
 8006c44:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	225c      	movs	r2, #92	; 0x5c
 8006c4a:	2100      	movs	r1, #0
 8006c4c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006c4e:	231f      	movs	r3, #31
 8006c50:	18fb      	adds	r3, r7, r3
 8006c52:	781b      	ldrb	r3, [r3, #0]
}
 8006c54:	0018      	movs	r0, r3
 8006c56:	46bd      	mov	sp, r7
 8006c58:	b008      	add	sp, #32
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b08a      	sub	sp, #40	; 0x28
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
 8006c68:	001a      	movs	r2, r3
 8006c6a:	1cbb      	adds	r3, r7, #2
 8006c6c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006c72:	2323      	movs	r3, #35	; 0x23
 8006c74:	18fb      	adds	r3, r7, r3
 8006c76:	2200      	movs	r2, #0
 8006c78:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	225c      	movs	r2, #92	; 0x5c
 8006c7e:	5c9b      	ldrb	r3, [r3, r2]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d101      	bne.n	8006c88 <HAL_SPI_TransmitReceive+0x2c>
 8006c84:	2302      	movs	r3, #2
 8006c86:	e1b5      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x398>
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	225c      	movs	r2, #92	; 0x5c
 8006c8c:	2101      	movs	r1, #1
 8006c8e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c90:	f7fd fc2e 	bl	80044f0 <HAL_GetTick>
 8006c94:	0003      	movs	r3, r0
 8006c96:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006c98:	201b      	movs	r0, #27
 8006c9a:	183b      	adds	r3, r7, r0
 8006c9c:	68fa      	ldr	r2, [r7, #12]
 8006c9e:	215d      	movs	r1, #93	; 0x5d
 8006ca0:	5c52      	ldrb	r2, [r2, r1]
 8006ca2:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006caa:	2312      	movs	r3, #18
 8006cac:	18fb      	adds	r3, r7, r3
 8006cae:	1cba      	adds	r2, r7, #2
 8006cb0:	8812      	ldrh	r2, [r2, #0]
 8006cb2:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006cb4:	183b      	adds	r3, r7, r0
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d011      	beq.n	8006ce0 <HAL_SPI_TransmitReceive+0x84>
 8006cbc:	697a      	ldr	r2, [r7, #20]
 8006cbe:	2382      	movs	r3, #130	; 0x82
 8006cc0:	005b      	lsls	r3, r3, #1
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d107      	bne.n	8006cd6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d103      	bne.n	8006cd6 <HAL_SPI_TransmitReceive+0x7a>
 8006cce:	183b      	adds	r3, r7, r0
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	2b04      	cmp	r3, #4
 8006cd4:	d004      	beq.n	8006ce0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8006cd6:	2323      	movs	r3, #35	; 0x23
 8006cd8:	18fb      	adds	r3, r7, r3
 8006cda:	2202      	movs	r2, #2
 8006cdc:	701a      	strb	r2, [r3, #0]
    goto error;
 8006cde:	e17e      	b.n	8006fde <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d006      	beq.n	8006cf4 <HAL_SPI_TransmitReceive+0x98>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d003      	beq.n	8006cf4 <HAL_SPI_TransmitReceive+0x98>
 8006cec:	1cbb      	adds	r3, r7, #2
 8006cee:	881b      	ldrh	r3, [r3, #0]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d104      	bne.n	8006cfe <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8006cf4:	2323      	movs	r3, #35	; 0x23
 8006cf6:	18fb      	adds	r3, r7, r3
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	701a      	strb	r2, [r3, #0]
    goto error;
 8006cfc:	e16f      	b.n	8006fde <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	225d      	movs	r2, #93	; 0x5d
 8006d02:	5c9b      	ldrb	r3, [r3, r2]
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	2b04      	cmp	r3, #4
 8006d08:	d003      	beq.n	8006d12 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	225d      	movs	r2, #93	; 0x5d
 8006d0e:	2105      	movs	r1, #5
 8006d10:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2200      	movs	r2, #0
 8006d16:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	687a      	ldr	r2, [r7, #4]
 8006d1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	1cba      	adds	r2, r7, #2
 8006d22:	2146      	movs	r1, #70	; 0x46
 8006d24:	8812      	ldrh	r2, [r2, #0]
 8006d26:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	1cba      	adds	r2, r7, #2
 8006d2c:	2144      	movs	r1, #68	; 0x44
 8006d2e:	8812      	ldrh	r2, [r2, #0]
 8006d30:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	68ba      	ldr	r2, [r7, #8]
 8006d36:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	1cba      	adds	r2, r7, #2
 8006d3c:	8812      	ldrh	r2, [r2, #0]
 8006d3e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	1cba      	adds	r2, r7, #2
 8006d44:	8812      	ldrh	r2, [r2, #0]
 8006d46:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	68da      	ldr	r2, [r3, #12]
 8006d58:	23e0      	movs	r3, #224	; 0xe0
 8006d5a:	00db      	lsls	r3, r3, #3
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	d908      	bls.n	8006d72 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	685a      	ldr	r2, [r3, #4]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	49a4      	ldr	r1, [pc, #656]	; (8006ffc <HAL_SPI_TransmitReceive+0x3a0>)
 8006d6c:	400a      	ands	r2, r1
 8006d6e:	605a      	str	r2, [r3, #4]
 8006d70:	e008      	b.n	8006d84 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	685a      	ldr	r2, [r3, #4]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2180      	movs	r1, #128	; 0x80
 8006d7e:	0149      	lsls	r1, r1, #5
 8006d80:	430a      	orrs	r2, r1
 8006d82:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2240      	movs	r2, #64	; 0x40
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	2b40      	cmp	r3, #64	; 0x40
 8006d90:	d007      	beq.n	8006da2 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2140      	movs	r1, #64	; 0x40
 8006d9e:	430a      	orrs	r2, r1
 8006da0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	68da      	ldr	r2, [r3, #12]
 8006da6:	23e0      	movs	r3, #224	; 0xe0
 8006da8:	00db      	lsls	r3, r3, #3
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d800      	bhi.n	8006db0 <HAL_SPI_TransmitReceive+0x154>
 8006dae:	e07f      	b.n	8006eb0 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d005      	beq.n	8006dc4 <HAL_SPI_TransmitReceive+0x168>
 8006db8:	2312      	movs	r3, #18
 8006dba:	18fb      	adds	r3, r7, r3
 8006dbc:	881b      	ldrh	r3, [r3, #0]
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d000      	beq.n	8006dc4 <HAL_SPI_TransmitReceive+0x168>
 8006dc2:	e069      	b.n	8006e98 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc8:	881a      	ldrh	r2, [r3, #0]
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dd4:	1c9a      	adds	r2, r3, #2
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	3b01      	subs	r3, #1
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006de8:	e056      	b.n	8006e98 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	2202      	movs	r2, #2
 8006df2:	4013      	ands	r3, r2
 8006df4:	2b02      	cmp	r3, #2
 8006df6:	d11b      	bne.n	8006e30 <HAL_SPI_TransmitReceive+0x1d4>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d016      	beq.n	8006e30 <HAL_SPI_TransmitReceive+0x1d4>
 8006e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d113      	bne.n	8006e30 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e0c:	881a      	ldrh	r2, [r3, #0]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e18:	1c9a      	adds	r2, r3, #2
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	3b01      	subs	r3, #1
 8006e26:	b29a      	uxth	r2, r3
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	2201      	movs	r2, #1
 8006e38:	4013      	ands	r3, r2
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d11c      	bne.n	8006e78 <HAL_SPI_TransmitReceive+0x21c>
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2246      	movs	r2, #70	; 0x46
 8006e42:	5a9b      	ldrh	r3, [r3, r2]
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d016      	beq.n	8006e78 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68da      	ldr	r2, [r3, #12]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e54:	b292      	uxth	r2, r2
 8006e56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e5c:	1c9a      	adds	r2, r3, #2
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2246      	movs	r2, #70	; 0x46
 8006e66:	5a9b      	ldrh	r3, [r3, r2]
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	b299      	uxth	r1, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2246      	movs	r2, #70	; 0x46
 8006e72:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e74:	2301      	movs	r3, #1
 8006e76:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e78:	f7fd fb3a 	bl	80044f0 <HAL_GetTick>
 8006e7c:	0002      	movs	r2, r0
 8006e7e:	69fb      	ldr	r3, [r7, #28]
 8006e80:	1ad3      	subs	r3, r2, r3
 8006e82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d807      	bhi.n	8006e98 <HAL_SPI_TransmitReceive+0x23c>
 8006e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	d004      	beq.n	8006e98 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8006e8e:	2323      	movs	r3, #35	; 0x23
 8006e90:	18fb      	adds	r3, r7, r3
 8006e92:	2203      	movs	r2, #3
 8006e94:	701a      	strb	r2, [r3, #0]
        goto error;
 8006e96:	e0a2      	b.n	8006fde <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1a3      	bne.n	8006dea <HAL_SPI_TransmitReceive+0x18e>
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2246      	movs	r2, #70	; 0x46
 8006ea6:	5a9b      	ldrh	r3, [r3, r2]
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d19d      	bne.n	8006dea <HAL_SPI_TransmitReceive+0x18e>
 8006eae:	e085      	b.n	8006fbc <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d005      	beq.n	8006ec4 <HAL_SPI_TransmitReceive+0x268>
 8006eb8:	2312      	movs	r3, #18
 8006eba:	18fb      	adds	r3, r7, r3
 8006ebc:	881b      	ldrh	r3, [r3, #0]
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d000      	beq.n	8006ec4 <HAL_SPI_TransmitReceive+0x268>
 8006ec2:	e070      	b.n	8006fa6 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	330c      	adds	r3, #12
 8006ece:	7812      	ldrb	r2, [r2, #0]
 8006ed0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed6:	1c5a      	adds	r2, r3, #1
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	b29a      	uxth	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006eea:	e05c      	b.n	8006fa6 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	2202      	movs	r2, #2
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	2b02      	cmp	r3, #2
 8006ef8:	d11c      	bne.n	8006f34 <HAL_SPI_TransmitReceive+0x2d8>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d017      	beq.n	8006f34 <HAL_SPI_TransmitReceive+0x2d8>
 8006f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d114      	bne.n	8006f34 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	330c      	adds	r3, #12
 8006f14:	7812      	ldrb	r2, [r2, #0]
 8006f16:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f1c:	1c5a      	adds	r2, r3, #1
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	3b01      	subs	r3, #1
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f30:	2300      	movs	r3, #0
 8006f32:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	4013      	ands	r3, r2
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d11e      	bne.n	8006f80 <HAL_SPI_TransmitReceive+0x324>
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2246      	movs	r2, #70	; 0x46
 8006f46:	5a9b      	ldrh	r3, [r3, r2]
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d018      	beq.n	8006f80 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	330c      	adds	r3, #12
 8006f54:	001a      	movs	r2, r3
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f5a:	7812      	ldrb	r2, [r2, #0]
 8006f5c:	b2d2      	uxtb	r2, r2
 8006f5e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f64:	1c5a      	adds	r2, r3, #1
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2246      	movs	r2, #70	; 0x46
 8006f6e:	5a9b      	ldrh	r3, [r3, r2]
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	3b01      	subs	r3, #1
 8006f74:	b299      	uxth	r1, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2246      	movs	r2, #70	; 0x46
 8006f7a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006f80:	f7fd fab6 	bl	80044f0 <HAL_GetTick>
 8006f84:	0002      	movs	r2, r0
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d802      	bhi.n	8006f96 <HAL_SPI_TransmitReceive+0x33a>
 8006f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f92:	3301      	adds	r3, #1
 8006f94:	d102      	bne.n	8006f9c <HAL_SPI_TransmitReceive+0x340>
 8006f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d104      	bne.n	8006fa6 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8006f9c:	2323      	movs	r3, #35	; 0x23
 8006f9e:	18fb      	adds	r3, r7, r3
 8006fa0:	2203      	movs	r2, #3
 8006fa2:	701a      	strb	r2, [r3, #0]
        goto error;
 8006fa4:	e01b      	b.n	8006fde <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d19d      	bne.n	8006eec <HAL_SPI_TransmitReceive+0x290>
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2246      	movs	r2, #70	; 0x46
 8006fb4:	5a9b      	ldrh	r3, [r3, r2]
 8006fb6:	b29b      	uxth	r3, r3
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d197      	bne.n	8006eec <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fbc:	69fa      	ldr	r2, [r7, #28]
 8006fbe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	0018      	movs	r0, r3
 8006fc4:	f000 f94c 	bl	8007260 <SPI_EndRxTxTransaction>
 8006fc8:	1e03      	subs	r3, r0, #0
 8006fca:	d007      	beq.n	8006fdc <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8006fcc:	2323      	movs	r3, #35	; 0x23
 8006fce:	18fb      	adds	r3, r7, r3
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2220      	movs	r2, #32
 8006fd8:	661a      	str	r2, [r3, #96]	; 0x60
 8006fda:	e000      	b.n	8006fde <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8006fdc:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	225d      	movs	r2, #93	; 0x5d
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	225c      	movs	r2, #92	; 0x5c
 8006fea:	2100      	movs	r1, #0
 8006fec:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006fee:	2323      	movs	r3, #35	; 0x23
 8006ff0:	18fb      	adds	r3, r7, r3
 8006ff2:	781b      	ldrb	r3, [r3, #0]
}
 8006ff4:	0018      	movs	r0, r3
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	b00a      	add	sp, #40	; 0x28
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	ffffefff 	.word	0xffffefff

08007000 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b088      	sub	sp, #32
 8007004:	af00      	add	r7, sp, #0
 8007006:	60f8      	str	r0, [r7, #12]
 8007008:	60b9      	str	r1, [r7, #8]
 800700a:	603b      	str	r3, [r7, #0]
 800700c:	1dfb      	adds	r3, r7, #7
 800700e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007010:	f7fd fa6e 	bl	80044f0 <HAL_GetTick>
 8007014:	0002      	movs	r2, r0
 8007016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007018:	1a9b      	subs	r3, r3, r2
 800701a:	683a      	ldr	r2, [r7, #0]
 800701c:	18d3      	adds	r3, r2, r3
 800701e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007020:	f7fd fa66 	bl	80044f0 <HAL_GetTick>
 8007024:	0003      	movs	r3, r0
 8007026:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007028:	4b3a      	ldr	r3, [pc, #232]	; (8007114 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	015b      	lsls	r3, r3, #5
 800702e:	0d1b      	lsrs	r3, r3, #20
 8007030:	69fa      	ldr	r2, [r7, #28]
 8007032:	4353      	muls	r3, r2
 8007034:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007036:	e058      	b.n	80070ea <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	3301      	adds	r3, #1
 800703c:	d055      	beq.n	80070ea <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800703e:	f7fd fa57 	bl	80044f0 <HAL_GetTick>
 8007042:	0002      	movs	r2, r0
 8007044:	69bb      	ldr	r3, [r7, #24]
 8007046:	1ad3      	subs	r3, r2, r3
 8007048:	69fa      	ldr	r2, [r7, #28]
 800704a:	429a      	cmp	r2, r3
 800704c:	d902      	bls.n	8007054 <SPI_WaitFlagStateUntilTimeout+0x54>
 800704e:	69fb      	ldr	r3, [r7, #28]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d142      	bne.n	80070da <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	685a      	ldr	r2, [r3, #4]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	21e0      	movs	r1, #224	; 0xe0
 8007060:	438a      	bics	r2, r1
 8007062:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	685a      	ldr	r2, [r3, #4]
 8007068:	2382      	movs	r3, #130	; 0x82
 800706a:	005b      	lsls	r3, r3, #1
 800706c:	429a      	cmp	r2, r3
 800706e:	d113      	bne.n	8007098 <SPI_WaitFlagStateUntilTimeout+0x98>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	689a      	ldr	r2, [r3, #8]
 8007074:	2380      	movs	r3, #128	; 0x80
 8007076:	021b      	lsls	r3, r3, #8
 8007078:	429a      	cmp	r2, r3
 800707a:	d005      	beq.n	8007088 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	689a      	ldr	r2, [r3, #8]
 8007080:	2380      	movs	r3, #128	; 0x80
 8007082:	00db      	lsls	r3, r3, #3
 8007084:	429a      	cmp	r2, r3
 8007086:	d107      	bne.n	8007098 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2140      	movs	r1, #64	; 0x40
 8007094:	438a      	bics	r2, r1
 8007096:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800709c:	2380      	movs	r3, #128	; 0x80
 800709e:	019b      	lsls	r3, r3, #6
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d110      	bne.n	80070c6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	491a      	ldr	r1, [pc, #104]	; (8007118 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80070b0:	400a      	ands	r2, r1
 80070b2:	601a      	str	r2, [r3, #0]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2180      	movs	r1, #128	; 0x80
 80070c0:	0189      	lsls	r1, r1, #6
 80070c2:	430a      	orrs	r2, r1
 80070c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	225d      	movs	r2, #93	; 0x5d
 80070ca:	2101      	movs	r1, #1
 80070cc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	225c      	movs	r2, #92	; 0x5c
 80070d2:	2100      	movs	r1, #0
 80070d4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e017      	b.n	800710a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d101      	bne.n	80070e4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80070e0:	2300      	movs	r3, #0
 80070e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	3b01      	subs	r3, #1
 80070e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	68ba      	ldr	r2, [r7, #8]
 80070f2:	4013      	ands	r3, r2
 80070f4:	68ba      	ldr	r2, [r7, #8]
 80070f6:	1ad3      	subs	r3, r2, r3
 80070f8:	425a      	negs	r2, r3
 80070fa:	4153      	adcs	r3, r2
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	001a      	movs	r2, r3
 8007100:	1dfb      	adds	r3, r7, #7
 8007102:	781b      	ldrb	r3, [r3, #0]
 8007104:	429a      	cmp	r2, r3
 8007106:	d197      	bne.n	8007038 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	0018      	movs	r0, r3
 800710c:	46bd      	mov	sp, r7
 800710e:	b008      	add	sp, #32
 8007110:	bd80      	pop	{r7, pc}
 8007112:	46c0      	nop			; (mov r8, r8)
 8007114:	20000000 	.word	0x20000000
 8007118:	ffffdfff 	.word	0xffffdfff

0800711c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b08a      	sub	sp, #40	; 0x28
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	607a      	str	r2, [r7, #4]
 8007128:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800712a:	2317      	movs	r3, #23
 800712c:	18fb      	adds	r3, r7, r3
 800712e:	2200      	movs	r2, #0
 8007130:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007132:	f7fd f9dd 	bl	80044f0 <HAL_GetTick>
 8007136:	0002      	movs	r2, r0
 8007138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800713a:	1a9b      	subs	r3, r3, r2
 800713c:	683a      	ldr	r2, [r7, #0]
 800713e:	18d3      	adds	r3, r2, r3
 8007140:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8007142:	f7fd f9d5 	bl	80044f0 <HAL_GetTick>
 8007146:	0003      	movs	r3, r0
 8007148:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	330c      	adds	r3, #12
 8007150:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007152:	4b41      	ldr	r3, [pc, #260]	; (8007258 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	0013      	movs	r3, r2
 8007158:	009b      	lsls	r3, r3, #2
 800715a:	189b      	adds	r3, r3, r2
 800715c:	00da      	lsls	r2, r3, #3
 800715e:	1ad3      	subs	r3, r2, r3
 8007160:	0d1b      	lsrs	r3, r3, #20
 8007162:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007164:	4353      	muls	r3, r2
 8007166:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007168:	e068      	b.n	800723c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800716a:	68ba      	ldr	r2, [r7, #8]
 800716c:	23c0      	movs	r3, #192	; 0xc0
 800716e:	00db      	lsls	r3, r3, #3
 8007170:	429a      	cmp	r2, r3
 8007172:	d10a      	bne.n	800718a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d107      	bne.n	800718a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	781b      	ldrb	r3, [r3, #0]
 800717e:	b2da      	uxtb	r2, r3
 8007180:	2117      	movs	r1, #23
 8007182:	187b      	adds	r3, r7, r1
 8007184:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007186:	187b      	adds	r3, r7, r1
 8007188:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	3301      	adds	r3, #1
 800718e:	d055      	beq.n	800723c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007190:	f7fd f9ae 	bl	80044f0 <HAL_GetTick>
 8007194:	0002      	movs	r2, r0
 8007196:	6a3b      	ldr	r3, [r7, #32]
 8007198:	1ad3      	subs	r3, r2, r3
 800719a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800719c:	429a      	cmp	r2, r3
 800719e:	d902      	bls.n	80071a6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80071a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d142      	bne.n	800722c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	21e0      	movs	r1, #224	; 0xe0
 80071b2:	438a      	bics	r2, r1
 80071b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	685a      	ldr	r2, [r3, #4]
 80071ba:	2382      	movs	r3, #130	; 0x82
 80071bc:	005b      	lsls	r3, r3, #1
 80071be:	429a      	cmp	r2, r3
 80071c0:	d113      	bne.n	80071ea <SPI_WaitFifoStateUntilTimeout+0xce>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	689a      	ldr	r2, [r3, #8]
 80071c6:	2380      	movs	r3, #128	; 0x80
 80071c8:	021b      	lsls	r3, r3, #8
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d005      	beq.n	80071da <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	689a      	ldr	r2, [r3, #8]
 80071d2:	2380      	movs	r3, #128	; 0x80
 80071d4:	00db      	lsls	r3, r3, #3
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d107      	bne.n	80071ea <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2140      	movs	r1, #64	; 0x40
 80071e6:	438a      	bics	r2, r1
 80071e8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80071ee:	2380      	movs	r3, #128	; 0x80
 80071f0:	019b      	lsls	r3, r3, #6
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d110      	bne.n	8007218 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4916      	ldr	r1, [pc, #88]	; (800725c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8007202:	400a      	ands	r2, r1
 8007204:	601a      	str	r2, [r3, #0]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2180      	movs	r1, #128	; 0x80
 8007212:	0189      	lsls	r1, r1, #6
 8007214:	430a      	orrs	r2, r1
 8007216:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	225d      	movs	r2, #93	; 0x5d
 800721c:	2101      	movs	r1, #1
 800721e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	225c      	movs	r2, #92	; 0x5c
 8007224:	2100      	movs	r1, #0
 8007226:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007228:	2303      	movs	r3, #3
 800722a:	e010      	b.n	800724e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d101      	bne.n	8007236 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8007232:	2300      	movs	r3, #0
 8007234:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	3b01      	subs	r3, #1
 800723a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	68ba      	ldr	r2, [r7, #8]
 8007244:	4013      	ands	r3, r2
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	429a      	cmp	r2, r3
 800724a:	d18e      	bne.n	800716a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800724c:	2300      	movs	r3, #0
}
 800724e:	0018      	movs	r0, r3
 8007250:	46bd      	mov	sp, r7
 8007252:	b00a      	add	sp, #40	; 0x28
 8007254:	bd80      	pop	{r7, pc}
 8007256:	46c0      	nop			; (mov r8, r8)
 8007258:	20000000 	.word	0x20000000
 800725c:	ffffdfff 	.word	0xffffdfff

08007260 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b086      	sub	sp, #24
 8007264:	af02      	add	r7, sp, #8
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800726c:	68ba      	ldr	r2, [r7, #8]
 800726e:	23c0      	movs	r3, #192	; 0xc0
 8007270:	0159      	lsls	r1, r3, #5
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	9300      	str	r3, [sp, #0]
 8007278:	0013      	movs	r3, r2
 800727a:	2200      	movs	r2, #0
 800727c:	f7ff ff4e 	bl	800711c <SPI_WaitFifoStateUntilTimeout>
 8007280:	1e03      	subs	r3, r0, #0
 8007282:	d007      	beq.n	8007294 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007288:	2220      	movs	r2, #32
 800728a:	431a      	orrs	r2, r3
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007290:	2303      	movs	r3, #3
 8007292:	e027      	b.n	80072e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007294:	68ba      	ldr	r2, [r7, #8]
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	9300      	str	r3, [sp, #0]
 800729c:	0013      	movs	r3, r2
 800729e:	2200      	movs	r2, #0
 80072a0:	2180      	movs	r1, #128	; 0x80
 80072a2:	f7ff fead 	bl	8007000 <SPI_WaitFlagStateUntilTimeout>
 80072a6:	1e03      	subs	r3, r0, #0
 80072a8:	d007      	beq.n	80072ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072ae:	2220      	movs	r2, #32
 80072b0:	431a      	orrs	r2, r3
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80072b6:	2303      	movs	r3, #3
 80072b8:	e014      	b.n	80072e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072ba:	68ba      	ldr	r2, [r7, #8]
 80072bc:	23c0      	movs	r3, #192	; 0xc0
 80072be:	00d9      	lsls	r1, r3, #3
 80072c0:	68f8      	ldr	r0, [r7, #12]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	9300      	str	r3, [sp, #0]
 80072c6:	0013      	movs	r3, r2
 80072c8:	2200      	movs	r2, #0
 80072ca:	f7ff ff27 	bl	800711c <SPI_WaitFifoStateUntilTimeout>
 80072ce:	1e03      	subs	r3, r0, #0
 80072d0:	d007      	beq.n	80072e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072d6:	2220      	movs	r2, #32
 80072d8:	431a      	orrs	r2, r3
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80072de:	2303      	movs	r3, #3
 80072e0:	e000      	b.n	80072e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80072e2:	2300      	movs	r3, #0
}
 80072e4:	0018      	movs	r0, r3
 80072e6:	46bd      	mov	sp, r7
 80072e8:	b004      	add	sp, #16
 80072ea:	bd80      	pop	{r7, pc}

080072ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b082      	sub	sp, #8
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d101      	bne.n	80072fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e042      	b.n	8007384 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	223d      	movs	r2, #61	; 0x3d
 8007302:	5c9b      	ldrb	r3, [r3, r2]
 8007304:	b2db      	uxtb	r3, r3
 8007306:	2b00      	cmp	r3, #0
 8007308:	d107      	bne.n	800731a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	223c      	movs	r2, #60	; 0x3c
 800730e:	2100      	movs	r1, #0
 8007310:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	0018      	movs	r0, r3
 8007316:	f7fc fe4f 	bl	8003fb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	223d      	movs	r2, #61	; 0x3d
 800731e:	2102      	movs	r1, #2
 8007320:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	3304      	adds	r3, #4
 800732a:	0019      	movs	r1, r3
 800732c:	0010      	movs	r0, r2
 800732e:	f000 fa83 	bl	8007838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2246      	movs	r2, #70	; 0x46
 8007336:	2101      	movs	r1, #1
 8007338:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	223e      	movs	r2, #62	; 0x3e
 800733e:	2101      	movs	r1, #1
 8007340:	5499      	strb	r1, [r3, r2]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	223f      	movs	r2, #63	; 0x3f
 8007346:	2101      	movs	r1, #1
 8007348:	5499      	strb	r1, [r3, r2]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2240      	movs	r2, #64	; 0x40
 800734e:	2101      	movs	r1, #1
 8007350:	5499      	strb	r1, [r3, r2]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2241      	movs	r2, #65	; 0x41
 8007356:	2101      	movs	r1, #1
 8007358:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2242      	movs	r2, #66	; 0x42
 800735e:	2101      	movs	r1, #1
 8007360:	5499      	strb	r1, [r3, r2]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2243      	movs	r2, #67	; 0x43
 8007366:	2101      	movs	r1, #1
 8007368:	5499      	strb	r1, [r3, r2]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2244      	movs	r2, #68	; 0x44
 800736e:	2101      	movs	r1, #1
 8007370:	5499      	strb	r1, [r3, r2]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2245      	movs	r2, #69	; 0x45
 8007376:	2101      	movs	r1, #1
 8007378:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	223d      	movs	r2, #61	; 0x3d
 800737e:	2101      	movs	r1, #1
 8007380:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007382:	2300      	movs	r3, #0
}
 8007384:	0018      	movs	r0, r3
 8007386:	46bd      	mov	sp, r7
 8007388:	b002      	add	sp, #8
 800738a:	bd80      	pop	{r7, pc}

0800738c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	223d      	movs	r2, #61	; 0x3d
 8007398:	5c9b      	ldrb	r3, [r3, r2]
 800739a:	b2db      	uxtb	r3, r3
 800739c:	2b01      	cmp	r3, #1
 800739e:	d001      	beq.n	80073a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e035      	b.n	8007410 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	223d      	movs	r2, #61	; 0x3d
 80073a8:	2102      	movs	r1, #2
 80073aa:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68da      	ldr	r2, [r3, #12]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	2101      	movs	r1, #1
 80073b8:	430a      	orrs	r2, r1
 80073ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a15      	ldr	r2, [pc, #84]	; (8007418 <HAL_TIM_Base_Start_IT+0x8c>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d009      	beq.n	80073da <HAL_TIM_Base_Start_IT+0x4e>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a14      	ldr	r2, [pc, #80]	; (800741c <HAL_TIM_Base_Start_IT+0x90>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d004      	beq.n	80073da <HAL_TIM_Base_Start_IT+0x4e>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a12      	ldr	r2, [pc, #72]	; (8007420 <HAL_TIM_Base_Start_IT+0x94>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d111      	bne.n	80073fe <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	2207      	movs	r2, #7
 80073e2:	4013      	ands	r3, r2
 80073e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2b06      	cmp	r3, #6
 80073ea:	d010      	beq.n	800740e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2101      	movs	r1, #1
 80073f8:	430a      	orrs	r2, r1
 80073fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073fc:	e007      	b.n	800740e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2101      	movs	r1, #1
 800740a:	430a      	orrs	r2, r1
 800740c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800740e:	2300      	movs	r3, #0
}
 8007410:	0018      	movs	r0, r3
 8007412:	46bd      	mov	sp, r7
 8007414:	b004      	add	sp, #16
 8007416:	bd80      	pop	{r7, pc}
 8007418:	40012c00 	.word	0x40012c00
 800741c:	40000400 	.word	0x40000400
 8007420:	40014000 	.word	0x40014000

08007424 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b082      	sub	sp, #8
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	691b      	ldr	r3, [r3, #16]
 8007432:	2202      	movs	r2, #2
 8007434:	4013      	ands	r3, r2
 8007436:	2b02      	cmp	r3, #2
 8007438:	d124      	bne.n	8007484 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	2202      	movs	r2, #2
 8007442:	4013      	ands	r3, r2
 8007444:	2b02      	cmp	r3, #2
 8007446:	d11d      	bne.n	8007484 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2203      	movs	r2, #3
 800744e:	4252      	negs	r2, r2
 8007450:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2201      	movs	r2, #1
 8007456:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	699b      	ldr	r3, [r3, #24]
 800745e:	2203      	movs	r2, #3
 8007460:	4013      	ands	r3, r2
 8007462:	d004      	beq.n	800746e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	0018      	movs	r0, r3
 8007468:	f000 f9ce 	bl	8007808 <HAL_TIM_IC_CaptureCallback>
 800746c:	e007      	b.n	800747e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	0018      	movs	r0, r3
 8007472:	f000 f9c1 	bl	80077f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	0018      	movs	r0, r3
 800747a:	f000 f9cd 	bl	8007818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	691b      	ldr	r3, [r3, #16]
 800748a:	2204      	movs	r2, #4
 800748c:	4013      	ands	r3, r2
 800748e:	2b04      	cmp	r3, #4
 8007490:	d125      	bne.n	80074de <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68db      	ldr	r3, [r3, #12]
 8007498:	2204      	movs	r2, #4
 800749a:	4013      	ands	r3, r2
 800749c:	2b04      	cmp	r3, #4
 800749e:	d11e      	bne.n	80074de <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2205      	movs	r2, #5
 80074a6:	4252      	negs	r2, r2
 80074a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2202      	movs	r2, #2
 80074ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	699a      	ldr	r2, [r3, #24]
 80074b6:	23c0      	movs	r3, #192	; 0xc0
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	4013      	ands	r3, r2
 80074bc:	d004      	beq.n	80074c8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	0018      	movs	r0, r3
 80074c2:	f000 f9a1 	bl	8007808 <HAL_TIM_IC_CaptureCallback>
 80074c6:	e007      	b.n	80074d8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	0018      	movs	r0, r3
 80074cc:	f000 f994 	bl	80077f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	0018      	movs	r0, r3
 80074d4:	f000 f9a0 	bl	8007818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	691b      	ldr	r3, [r3, #16]
 80074e4:	2208      	movs	r2, #8
 80074e6:	4013      	ands	r3, r2
 80074e8:	2b08      	cmp	r3, #8
 80074ea:	d124      	bne.n	8007536 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	68db      	ldr	r3, [r3, #12]
 80074f2:	2208      	movs	r2, #8
 80074f4:	4013      	ands	r3, r2
 80074f6:	2b08      	cmp	r3, #8
 80074f8:	d11d      	bne.n	8007536 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	2209      	movs	r2, #9
 8007500:	4252      	negs	r2, r2
 8007502:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2204      	movs	r2, #4
 8007508:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	69db      	ldr	r3, [r3, #28]
 8007510:	2203      	movs	r2, #3
 8007512:	4013      	ands	r3, r2
 8007514:	d004      	beq.n	8007520 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	0018      	movs	r0, r3
 800751a:	f000 f975 	bl	8007808 <HAL_TIM_IC_CaptureCallback>
 800751e:	e007      	b.n	8007530 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	0018      	movs	r0, r3
 8007524:	f000 f968 	bl	80077f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	0018      	movs	r0, r3
 800752c:	f000 f974 	bl	8007818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2200      	movs	r2, #0
 8007534:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	691b      	ldr	r3, [r3, #16]
 800753c:	2210      	movs	r2, #16
 800753e:	4013      	ands	r3, r2
 8007540:	2b10      	cmp	r3, #16
 8007542:	d125      	bne.n	8007590 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	2210      	movs	r2, #16
 800754c:	4013      	ands	r3, r2
 800754e:	2b10      	cmp	r3, #16
 8007550:	d11e      	bne.n	8007590 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	2211      	movs	r2, #17
 8007558:	4252      	negs	r2, r2
 800755a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2208      	movs	r2, #8
 8007560:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	69da      	ldr	r2, [r3, #28]
 8007568:	23c0      	movs	r3, #192	; 0xc0
 800756a:	009b      	lsls	r3, r3, #2
 800756c:	4013      	ands	r3, r2
 800756e:	d004      	beq.n	800757a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	0018      	movs	r0, r3
 8007574:	f000 f948 	bl	8007808 <HAL_TIM_IC_CaptureCallback>
 8007578:	e007      	b.n	800758a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	0018      	movs	r0, r3
 800757e:	f000 f93b 	bl	80077f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	0018      	movs	r0, r3
 8007586:	f000 f947 	bl	8007818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	691b      	ldr	r3, [r3, #16]
 8007596:	2201      	movs	r2, #1
 8007598:	4013      	ands	r3, r2
 800759a:	2b01      	cmp	r3, #1
 800759c:	d10f      	bne.n	80075be <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	2201      	movs	r2, #1
 80075a6:	4013      	ands	r3, r2
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d108      	bne.n	80075be <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	2202      	movs	r2, #2
 80075b2:	4252      	negs	r2, r2
 80075b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	0018      	movs	r0, r3
 80075ba:	f7fc fb4f 	bl	8003c5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	691b      	ldr	r3, [r3, #16]
 80075c4:	2280      	movs	r2, #128	; 0x80
 80075c6:	4013      	ands	r3, r2
 80075c8:	2b80      	cmp	r3, #128	; 0x80
 80075ca:	d10f      	bne.n	80075ec <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	2280      	movs	r2, #128	; 0x80
 80075d4:	4013      	ands	r3, r2
 80075d6:	2b80      	cmp	r3, #128	; 0x80
 80075d8:	d108      	bne.n	80075ec <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	2281      	movs	r2, #129	; 0x81
 80075e0:	4252      	negs	r2, r2
 80075e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	0018      	movs	r0, r3
 80075e8:	f000 fa96 	bl	8007b18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	691b      	ldr	r3, [r3, #16]
 80075f2:	2240      	movs	r2, #64	; 0x40
 80075f4:	4013      	ands	r3, r2
 80075f6:	2b40      	cmp	r3, #64	; 0x40
 80075f8:	d10f      	bne.n	800761a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	2240      	movs	r2, #64	; 0x40
 8007602:	4013      	ands	r3, r2
 8007604:	2b40      	cmp	r3, #64	; 0x40
 8007606:	d108      	bne.n	800761a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2241      	movs	r2, #65	; 0x41
 800760e:	4252      	negs	r2, r2
 8007610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	0018      	movs	r0, r3
 8007616:	f000 f907 	bl	8007828 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	2220      	movs	r2, #32
 8007622:	4013      	ands	r3, r2
 8007624:	2b20      	cmp	r3, #32
 8007626:	d10f      	bne.n	8007648 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	68db      	ldr	r3, [r3, #12]
 800762e:	2220      	movs	r2, #32
 8007630:	4013      	ands	r3, r2
 8007632:	2b20      	cmp	r3, #32
 8007634:	d108      	bne.n	8007648 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	2221      	movs	r2, #33	; 0x21
 800763c:	4252      	negs	r2, r2
 800763e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	0018      	movs	r0, r3
 8007644:	f000 fa60 	bl	8007b08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007648:	46c0      	nop			; (mov r8, r8)
 800764a:	46bd      	mov	sp, r7
 800764c:	b002      	add	sp, #8
 800764e:	bd80      	pop	{r7, pc}

08007650 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800765a:	230f      	movs	r3, #15
 800765c:	18fb      	adds	r3, r7, r3
 800765e:	2200      	movs	r2, #0
 8007660:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	223c      	movs	r2, #60	; 0x3c
 8007666:	5c9b      	ldrb	r3, [r3, r2]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d101      	bne.n	8007670 <HAL_TIM_ConfigClockSource+0x20>
 800766c:	2302      	movs	r3, #2
 800766e:	e0bc      	b.n	80077ea <HAL_TIM_ConfigClockSource+0x19a>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	223c      	movs	r2, #60	; 0x3c
 8007674:	2101      	movs	r1, #1
 8007676:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	223d      	movs	r2, #61	; 0x3d
 800767c:	2102      	movs	r1, #2
 800767e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	2277      	movs	r2, #119	; 0x77
 800768c:	4393      	bics	r3, r2
 800768e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	4a58      	ldr	r2, [pc, #352]	; (80077f4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8007694:	4013      	ands	r3, r2
 8007696:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2280      	movs	r2, #128	; 0x80
 80076a6:	0192      	lsls	r2, r2, #6
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d040      	beq.n	800772e <HAL_TIM_ConfigClockSource+0xde>
 80076ac:	2280      	movs	r2, #128	; 0x80
 80076ae:	0192      	lsls	r2, r2, #6
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d900      	bls.n	80076b6 <HAL_TIM_ConfigClockSource+0x66>
 80076b4:	e088      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
 80076b6:	2280      	movs	r2, #128	; 0x80
 80076b8:	0152      	lsls	r2, r2, #5
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d100      	bne.n	80076c0 <HAL_TIM_ConfigClockSource+0x70>
 80076be:	e088      	b.n	80077d2 <HAL_TIM_ConfigClockSource+0x182>
 80076c0:	2280      	movs	r2, #128	; 0x80
 80076c2:	0152      	lsls	r2, r2, #5
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d900      	bls.n	80076ca <HAL_TIM_ConfigClockSource+0x7a>
 80076c8:	e07e      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
 80076ca:	2b70      	cmp	r3, #112	; 0x70
 80076cc:	d018      	beq.n	8007700 <HAL_TIM_ConfigClockSource+0xb0>
 80076ce:	d900      	bls.n	80076d2 <HAL_TIM_ConfigClockSource+0x82>
 80076d0:	e07a      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
 80076d2:	2b60      	cmp	r3, #96	; 0x60
 80076d4:	d04f      	beq.n	8007776 <HAL_TIM_ConfigClockSource+0x126>
 80076d6:	d900      	bls.n	80076da <HAL_TIM_ConfigClockSource+0x8a>
 80076d8:	e076      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
 80076da:	2b50      	cmp	r3, #80	; 0x50
 80076dc:	d03b      	beq.n	8007756 <HAL_TIM_ConfigClockSource+0x106>
 80076de:	d900      	bls.n	80076e2 <HAL_TIM_ConfigClockSource+0x92>
 80076e0:	e072      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
 80076e2:	2b40      	cmp	r3, #64	; 0x40
 80076e4:	d057      	beq.n	8007796 <HAL_TIM_ConfigClockSource+0x146>
 80076e6:	d900      	bls.n	80076ea <HAL_TIM_ConfigClockSource+0x9a>
 80076e8:	e06e      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
 80076ea:	2b30      	cmp	r3, #48	; 0x30
 80076ec:	d063      	beq.n	80077b6 <HAL_TIM_ConfigClockSource+0x166>
 80076ee:	d86b      	bhi.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
 80076f0:	2b20      	cmp	r3, #32
 80076f2:	d060      	beq.n	80077b6 <HAL_TIM_ConfigClockSource+0x166>
 80076f4:	d868      	bhi.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d05d      	beq.n	80077b6 <HAL_TIM_ConfigClockSource+0x166>
 80076fa:	2b10      	cmp	r3, #16
 80076fc:	d05b      	beq.n	80077b6 <HAL_TIM_ConfigClockSource+0x166>
 80076fe:	e063      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6818      	ldr	r0, [r3, #0]
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	6899      	ldr	r1, [r3, #8]
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	685a      	ldr	r2, [r3, #4]
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	f000 f982 	bl	8007a18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	2277      	movs	r2, #119	; 0x77
 8007720:	4313      	orrs	r3, r2
 8007722:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68ba      	ldr	r2, [r7, #8]
 800772a:	609a      	str	r2, [r3, #8]
      break;
 800772c:	e052      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6818      	ldr	r0, [r3, #0]
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	6899      	ldr	r1, [r3, #8]
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	685a      	ldr	r2, [r3, #4]
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	f000 f96b 	bl	8007a18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	689a      	ldr	r2, [r3, #8]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	2180      	movs	r1, #128	; 0x80
 800774e:	01c9      	lsls	r1, r1, #7
 8007750:	430a      	orrs	r2, r1
 8007752:	609a      	str	r2, [r3, #8]
      break;
 8007754:	e03e      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6818      	ldr	r0, [r3, #0]
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	6859      	ldr	r1, [r3, #4]
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	68db      	ldr	r3, [r3, #12]
 8007762:	001a      	movs	r2, r3
 8007764:	f000 f8de 	bl	8007924 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2150      	movs	r1, #80	; 0x50
 800776e:	0018      	movs	r0, r3
 8007770:	f000 f938 	bl	80079e4 <TIM_ITRx_SetConfig>
      break;
 8007774:	e02e      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6818      	ldr	r0, [r3, #0]
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	6859      	ldr	r1, [r3, #4]
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	001a      	movs	r2, r3
 8007784:	f000 f8fc 	bl	8007980 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2160      	movs	r1, #96	; 0x60
 800778e:	0018      	movs	r0, r3
 8007790:	f000 f928 	bl	80079e4 <TIM_ITRx_SetConfig>
      break;
 8007794:	e01e      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6818      	ldr	r0, [r3, #0]
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	6859      	ldr	r1, [r3, #4]
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	001a      	movs	r2, r3
 80077a4:	f000 f8be 	bl	8007924 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	2140      	movs	r1, #64	; 0x40
 80077ae:	0018      	movs	r0, r3
 80077b0:	f000 f918 	bl	80079e4 <TIM_ITRx_SetConfig>
      break;
 80077b4:	e00e      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	0019      	movs	r1, r3
 80077c0:	0010      	movs	r0, r2
 80077c2:	f000 f90f 	bl	80079e4 <TIM_ITRx_SetConfig>
      break;
 80077c6:	e005      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80077c8:	230f      	movs	r3, #15
 80077ca:	18fb      	adds	r3, r7, r3
 80077cc:	2201      	movs	r2, #1
 80077ce:	701a      	strb	r2, [r3, #0]
      break;
 80077d0:	e000      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80077d2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	223d      	movs	r2, #61	; 0x3d
 80077d8:	2101      	movs	r1, #1
 80077da:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	223c      	movs	r2, #60	; 0x3c
 80077e0:	2100      	movs	r1, #0
 80077e2:	5499      	strb	r1, [r3, r2]

  return status;
 80077e4:	230f      	movs	r3, #15
 80077e6:	18fb      	adds	r3, r7, r3
 80077e8:	781b      	ldrb	r3, [r3, #0]
}
 80077ea:	0018      	movs	r0, r3
 80077ec:	46bd      	mov	sp, r7
 80077ee:	b004      	add	sp, #16
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	46c0      	nop			; (mov r8, r8)
 80077f4:	ffff00ff 	.word	0xffff00ff

080077f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007800:	46c0      	nop			; (mov r8, r8)
 8007802:	46bd      	mov	sp, r7
 8007804:	b002      	add	sp, #8
 8007806:	bd80      	pop	{r7, pc}

08007808 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007810:	46c0      	nop			; (mov r8, r8)
 8007812:	46bd      	mov	sp, r7
 8007814:	b002      	add	sp, #8
 8007816:	bd80      	pop	{r7, pc}

08007818 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b082      	sub	sp, #8
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007820:	46c0      	nop			; (mov r8, r8)
 8007822:	46bd      	mov	sp, r7
 8007824:	b002      	add	sp, #8
 8007826:	bd80      	pop	{r7, pc}

08007828 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b082      	sub	sp, #8
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007830:	46c0      	nop			; (mov r8, r8)
 8007832:	46bd      	mov	sp, r7
 8007834:	b002      	add	sp, #8
 8007836:	bd80      	pop	{r7, pc}

08007838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b084      	sub	sp, #16
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a2f      	ldr	r2, [pc, #188]	; (8007908 <TIM_Base_SetConfig+0xd0>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d003      	beq.n	8007858 <TIM_Base_SetConfig+0x20>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	4a2e      	ldr	r2, [pc, #184]	; (800790c <TIM_Base_SetConfig+0xd4>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d108      	bne.n	800786a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2270      	movs	r2, #112	; 0x70
 800785c:	4393      	bics	r3, r2
 800785e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	68fa      	ldr	r2, [r7, #12]
 8007866:	4313      	orrs	r3, r2
 8007868:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a26      	ldr	r2, [pc, #152]	; (8007908 <TIM_Base_SetConfig+0xd0>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d013      	beq.n	800789a <TIM_Base_SetConfig+0x62>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a25      	ldr	r2, [pc, #148]	; (800790c <TIM_Base_SetConfig+0xd4>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d00f      	beq.n	800789a <TIM_Base_SetConfig+0x62>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a24      	ldr	r2, [pc, #144]	; (8007910 <TIM_Base_SetConfig+0xd8>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d00b      	beq.n	800789a <TIM_Base_SetConfig+0x62>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a23      	ldr	r2, [pc, #140]	; (8007914 <TIM_Base_SetConfig+0xdc>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d007      	beq.n	800789a <TIM_Base_SetConfig+0x62>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a22      	ldr	r2, [pc, #136]	; (8007918 <TIM_Base_SetConfig+0xe0>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d003      	beq.n	800789a <TIM_Base_SetConfig+0x62>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	4a21      	ldr	r2, [pc, #132]	; (800791c <TIM_Base_SetConfig+0xe4>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d108      	bne.n	80078ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	4a20      	ldr	r2, [pc, #128]	; (8007920 <TIM_Base_SetConfig+0xe8>)
 800789e:	4013      	ands	r3, r2
 80078a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	68fa      	ldr	r2, [r7, #12]
 80078a8:	4313      	orrs	r3, r2
 80078aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2280      	movs	r2, #128	; 0x80
 80078b0:	4393      	bics	r3, r2
 80078b2:	001a      	movs	r2, r3
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	695b      	ldr	r3, [r3, #20]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	689a      	ldr	r2, [r3, #8]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a0c      	ldr	r2, [pc, #48]	; (8007908 <TIM_Base_SetConfig+0xd0>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d00b      	beq.n	80078f2 <TIM_Base_SetConfig+0xba>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a0d      	ldr	r2, [pc, #52]	; (8007914 <TIM_Base_SetConfig+0xdc>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d007      	beq.n	80078f2 <TIM_Base_SetConfig+0xba>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a0c      	ldr	r2, [pc, #48]	; (8007918 <TIM_Base_SetConfig+0xe0>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d003      	beq.n	80078f2 <TIM_Base_SetConfig+0xba>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a0b      	ldr	r2, [pc, #44]	; (800791c <TIM_Base_SetConfig+0xe4>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d103      	bne.n	80078fa <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	691a      	ldr	r2, [r3, #16]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2201      	movs	r2, #1
 80078fe:	615a      	str	r2, [r3, #20]
}
 8007900:	46c0      	nop			; (mov r8, r8)
 8007902:	46bd      	mov	sp, r7
 8007904:	b004      	add	sp, #16
 8007906:	bd80      	pop	{r7, pc}
 8007908:	40012c00 	.word	0x40012c00
 800790c:	40000400 	.word	0x40000400
 8007910:	40002000 	.word	0x40002000
 8007914:	40014000 	.word	0x40014000
 8007918:	40014400 	.word	0x40014400
 800791c:	40014800 	.word	0x40014800
 8007920:	fffffcff 	.word	0xfffffcff

08007924 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b086      	sub	sp, #24
 8007928:	af00      	add	r7, sp, #0
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	60b9      	str	r1, [r7, #8]
 800792e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	6a1b      	ldr	r3, [r3, #32]
 8007934:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	2201      	movs	r2, #1
 800793c:	4393      	bics	r3, r2
 800793e:	001a      	movs	r2, r3
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	699b      	ldr	r3, [r3, #24]
 8007948:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	22f0      	movs	r2, #240	; 0xf0
 800794e:	4393      	bics	r3, r2
 8007950:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	011b      	lsls	r3, r3, #4
 8007956:	693a      	ldr	r2, [r7, #16]
 8007958:	4313      	orrs	r3, r2
 800795a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	220a      	movs	r2, #10
 8007960:	4393      	bics	r3, r2
 8007962:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007964:	697a      	ldr	r2, [r7, #20]
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	4313      	orrs	r3, r2
 800796a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	693a      	ldr	r2, [r7, #16]
 8007970:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	697a      	ldr	r2, [r7, #20]
 8007976:	621a      	str	r2, [r3, #32]
}
 8007978:	46c0      	nop			; (mov r8, r8)
 800797a:	46bd      	mov	sp, r7
 800797c:	b006      	add	sp, #24
 800797e:	bd80      	pop	{r7, pc}

08007980 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b086      	sub	sp, #24
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	6a1b      	ldr	r3, [r3, #32]
 8007990:	2210      	movs	r2, #16
 8007992:	4393      	bics	r3, r2
 8007994:	001a      	movs	r2, r3
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	699b      	ldr	r3, [r3, #24]
 800799e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	6a1b      	ldr	r3, [r3, #32]
 80079a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	4a0d      	ldr	r2, [pc, #52]	; (80079e0 <TIM_TI2_ConfigInputStage+0x60>)
 80079aa:	4013      	ands	r3, r2
 80079ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	031b      	lsls	r3, r3, #12
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	22a0      	movs	r2, #160	; 0xa0
 80079bc:	4393      	bics	r3, r2
 80079be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	011b      	lsls	r3, r3, #4
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	697a      	ldr	r2, [r7, #20]
 80079ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	693a      	ldr	r2, [r7, #16]
 80079d4:	621a      	str	r2, [r3, #32]
}
 80079d6:	46c0      	nop			; (mov r8, r8)
 80079d8:	46bd      	mov	sp, r7
 80079da:	b006      	add	sp, #24
 80079dc:	bd80      	pop	{r7, pc}
 80079de:	46c0      	nop			; (mov r8, r8)
 80079e0:	ffff0fff 	.word	0xffff0fff

080079e4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b084      	sub	sp, #16
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2270      	movs	r2, #112	; 0x70
 80079f8:	4393      	bics	r3, r2
 80079fa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079fc:	683a      	ldr	r2, [r7, #0]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	4313      	orrs	r3, r2
 8007a02:	2207      	movs	r2, #7
 8007a04:	4313      	orrs	r3, r2
 8007a06:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	68fa      	ldr	r2, [r7, #12]
 8007a0c:	609a      	str	r2, [r3, #8]
}
 8007a0e:	46c0      	nop			; (mov r8, r8)
 8007a10:	46bd      	mov	sp, r7
 8007a12:	b004      	add	sp, #16
 8007a14:	bd80      	pop	{r7, pc}
	...

08007a18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b086      	sub	sp, #24
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	607a      	str	r2, [r7, #4]
 8007a24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	4a09      	ldr	r2, [pc, #36]	; (8007a54 <TIM_ETR_SetConfig+0x3c>)
 8007a30:	4013      	ands	r3, r2
 8007a32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	021a      	lsls	r2, r3, #8
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	431a      	orrs	r2, r3
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	697a      	ldr	r2, [r7, #20]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	697a      	ldr	r2, [r7, #20]
 8007a4a:	609a      	str	r2, [r3, #8]
}
 8007a4c:	46c0      	nop			; (mov r8, r8)
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	b006      	add	sp, #24
 8007a52:	bd80      	pop	{r7, pc}
 8007a54:	ffff00ff 	.word	0xffff00ff

08007a58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	223c      	movs	r2, #60	; 0x3c
 8007a66:	5c9b      	ldrb	r3, [r3, r2]
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d101      	bne.n	8007a70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a6c:	2302      	movs	r3, #2
 8007a6e:	e041      	b.n	8007af4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	223c      	movs	r2, #60	; 0x3c
 8007a74:	2101      	movs	r1, #1
 8007a76:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	223d      	movs	r2, #61	; 0x3d
 8007a7c:	2102      	movs	r1, #2
 8007a7e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2270      	movs	r2, #112	; 0x70
 8007a94:	4393      	bics	r3, r2
 8007a96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68fa      	ldr	r2, [r7, #12]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	68fa      	ldr	r2, [r7, #12]
 8007aa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a13      	ldr	r2, [pc, #76]	; (8007afc <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d009      	beq.n	8007ac8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a11      	ldr	r2, [pc, #68]	; (8007b00 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d004      	beq.n	8007ac8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a10      	ldr	r2, [pc, #64]	; (8007b04 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d10c      	bne.n	8007ae2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	2280      	movs	r2, #128	; 0x80
 8007acc:	4393      	bics	r3, r2
 8007ace:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	68ba      	ldr	r2, [r7, #8]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	68ba      	ldr	r2, [r7, #8]
 8007ae0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	223d      	movs	r2, #61	; 0x3d
 8007ae6:	2101      	movs	r1, #1
 8007ae8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	223c      	movs	r2, #60	; 0x3c
 8007aee:	2100      	movs	r1, #0
 8007af0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007af2:	2300      	movs	r3, #0
}
 8007af4:	0018      	movs	r0, r3
 8007af6:	46bd      	mov	sp, r7
 8007af8:	b004      	add	sp, #16
 8007afa:	bd80      	pop	{r7, pc}
 8007afc:	40012c00 	.word	0x40012c00
 8007b00:	40000400 	.word	0x40000400
 8007b04:	40014000 	.word	0x40014000

08007b08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b082      	sub	sp, #8
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b10:	46c0      	nop			; (mov r8, r8)
 8007b12:	46bd      	mov	sp, r7
 8007b14:	b002      	add	sp, #8
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b20:	46c0      	nop			; (mov r8, r8)
 8007b22:	46bd      	mov	sp, r7
 8007b24:	b002      	add	sp, #8
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b082      	sub	sp, #8
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d101      	bne.n	8007b3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b36:	2301      	movs	r3, #1
 8007b38:	e044      	b.n	8007bc4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d107      	bne.n	8007b52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2274      	movs	r2, #116	; 0x74
 8007b46:	2100      	movs	r1, #0
 8007b48:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	0018      	movs	r0, r3
 8007b4e:	f7fc fa59 	bl	8004004 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2224      	movs	r2, #36	; 0x24
 8007b56:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	2101      	movs	r1, #1
 8007b64:	438a      	bics	r2, r1
 8007b66:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	0018      	movs	r0, r3
 8007b6c:	f000 fbee 	bl	800834c <UART_SetConfig>
 8007b70:	0003      	movs	r3, r0
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d101      	bne.n	8007b7a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e024      	b.n	8007bc4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d003      	beq.n	8007b8a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	0018      	movs	r0, r3
 8007b86:	f000 fd51 	bl	800862c <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	685a      	ldr	r2, [r3, #4]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	490d      	ldr	r1, [pc, #52]	; (8007bcc <HAL_UART_Init+0xa4>)
 8007b96:	400a      	ands	r2, r1
 8007b98:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	689a      	ldr	r2, [r3, #8]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2108      	movs	r1, #8
 8007ba6:	438a      	bics	r2, r1
 8007ba8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2101      	movs	r1, #1
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	0018      	movs	r0, r3
 8007bbe:	f000 fde9 	bl	8008794 <UART_CheckIdleState>
 8007bc2:	0003      	movs	r3, r0
}
 8007bc4:	0018      	movs	r0, r3
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	b002      	add	sp, #8
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	fffff7ff 	.word	0xfffff7ff

08007bd0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b088      	sub	sp, #32
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	1dbb      	adds	r3, r7, #6
 8007bdc:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007be2:	2b20      	cmp	r3, #32
 8007be4:	d000      	beq.n	8007be8 <HAL_UART_Transmit_IT+0x18>
 8007be6:	e06a      	b.n	8007cbe <HAL_UART_Transmit_IT+0xee>
  {
    if ((pData == NULL) || (Size == 0U))
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d003      	beq.n	8007bf6 <HAL_UART_Transmit_IT+0x26>
 8007bee:	1dbb      	adds	r3, r7, #6
 8007bf0:	881b      	ldrh	r3, [r3, #0]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d101      	bne.n	8007bfa <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	e062      	b.n	8007cc0 <HAL_UART_Transmit_IT+0xf0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	689a      	ldr	r2, [r3, #8]
 8007bfe:	2380      	movs	r3, #128	; 0x80
 8007c00:	015b      	lsls	r3, r3, #5
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d109      	bne.n	8007c1a <HAL_UART_Transmit_IT+0x4a>
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d105      	bne.n	8007c1a <HAL_UART_Transmit_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	2201      	movs	r2, #1
 8007c12:	4013      	ands	r3, r2
 8007c14:	d001      	beq.n	8007c1a <HAL_UART_Transmit_IT+0x4a>
      {
        return  HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e052      	b.n	8007cc0 <HAL_UART_Transmit_IT+0xf0>
      }
    }

    __HAL_LOCK(huart);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2274      	movs	r2, #116	; 0x74
 8007c1e:	5c9b      	ldrb	r3, [r3, r2]
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d101      	bne.n	8007c28 <HAL_UART_Transmit_IT+0x58>
 8007c24:	2302      	movs	r3, #2
 8007c26:	e04b      	b.n	8007cc0 <HAL_UART_Transmit_IT+0xf0>
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2274      	movs	r2, #116	; 0x74
 8007c2c:	2101      	movs	r1, #1
 8007c2e:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr  = pData;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	68ba      	ldr	r2, [r7, #8]
 8007c34:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	1dba      	adds	r2, r7, #6
 8007c3a:	2150      	movs	r1, #80	; 0x50
 8007c3c:	8812      	ldrh	r2, [r2, #0]
 8007c3e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	1dba      	adds	r2, r7, #6
 8007c44:	2152      	movs	r1, #82	; 0x52
 8007c46:	8812      	ldrh	r2, [r2, #0]
 8007c48:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2280      	movs	r2, #128	; 0x80
 8007c54:	2100      	movs	r1, #0
 8007c56:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2221      	movs	r2, #33	; 0x21
 8007c5c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	689a      	ldr	r2, [r3, #8]
 8007c62:	2380      	movs	r3, #128	; 0x80
 8007c64:	015b      	lsls	r3, r3, #5
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d107      	bne.n	8007c7a <HAL_UART_Transmit_IT+0xaa>
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	691b      	ldr	r3, [r3, #16]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d103      	bne.n	8007c7a <HAL_UART_Transmit_IT+0xaa>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	4a14      	ldr	r2, [pc, #80]	; (8007cc8 <HAL_UART_Transmit_IT+0xf8>)
 8007c76:	669a      	str	r2, [r3, #104]	; 0x68
 8007c78:	e002      	b.n	8007c80 <HAL_UART_Transmit_IT+0xb0>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	4a13      	ldr	r2, [pc, #76]	; (8007ccc <HAL_UART_Transmit_IT+0xfc>)
 8007c7e:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2274      	movs	r2, #116	; 0x74
 8007c84:	2100      	movs	r1, #0
 8007c86:	5499      	strb	r1, [r3, r2]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c88:	f3ef 8310 	mrs	r3, PRIMASK
 8007c8c:	613b      	str	r3, [r7, #16]
  return(result);
 8007c8e:	693b      	ldr	r3, [r7, #16]

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007c90:	61fb      	str	r3, [r7, #28]
 8007c92:	2301      	movs	r3, #1
 8007c94:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	f383 8810 	msr	PRIMASK, r3
}
 8007c9c:	46c0      	nop			; (mov r8, r8)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2180      	movs	r1, #128	; 0x80
 8007caa:	430a      	orrs	r2, r1
 8007cac:	601a      	str	r2, [r3, #0]
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	f383 8810 	msr	PRIMASK, r3
}
 8007cb8:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	e000      	b.n	8007cc0 <HAL_UART_Transmit_IT+0xf0>
  }
  else
  {
    return HAL_BUSY;
 8007cbe:	2302      	movs	r3, #2
  }
}
 8007cc0:	0018      	movs	r0, r3
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	b008      	add	sp, #32
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	08008cb3 	.word	0x08008cb3
 8007ccc:	08008bff 	.word	0x08008bff

08007cd0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b088      	sub	sp, #32
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	1dbb      	adds	r3, r7, #6
 8007cdc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ce2:	2b20      	cmp	r3, #32
 8007ce4:	d150      	bne.n	8007d88 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d003      	beq.n	8007cf4 <HAL_UART_Receive_IT+0x24>
 8007cec:	1dbb      	adds	r3, r7, #6
 8007cee:	881b      	ldrh	r3, [r3, #0]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d101      	bne.n	8007cf8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e048      	b.n	8007d8a <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	689a      	ldr	r2, [r3, #8]
 8007cfc:	2380      	movs	r3, #128	; 0x80
 8007cfe:	015b      	lsls	r3, r3, #5
 8007d00:	429a      	cmp	r2, r3
 8007d02:	d109      	bne.n	8007d18 <HAL_UART_Receive_IT+0x48>
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	691b      	ldr	r3, [r3, #16]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d105      	bne.n	8007d18 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	4013      	ands	r3, r2
 8007d12:	d001      	beq.n	8007d18 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	e038      	b.n	8007d8a <HAL_UART_Receive_IT+0xba>
      }
    }

    __HAL_LOCK(huart);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2274      	movs	r2, #116	; 0x74
 8007d1c:	5c9b      	ldrb	r3, [r3, r2]
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d101      	bne.n	8007d26 <HAL_UART_Receive_IT+0x56>
 8007d22:	2302      	movs	r3, #2
 8007d24:	e031      	b.n	8007d8a <HAL_UART_Receive_IT+0xba>
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2274      	movs	r2, #116	; 0x74
 8007d2a:	2101      	movs	r1, #1
 8007d2c:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2200      	movs	r2, #0
 8007d32:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	685a      	ldr	r2, [r3, #4]
 8007d3a:	2380      	movs	r3, #128	; 0x80
 8007d3c:	041b      	lsls	r3, r3, #16
 8007d3e:	4013      	ands	r3, r2
 8007d40:	d019      	beq.n	8007d76 <HAL_UART_Receive_IT+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d42:	f3ef 8310 	mrs	r3, PRIMASK
 8007d46:	613b      	str	r3, [r7, #16]
  return(result);
 8007d48:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d4a:	61fb      	str	r3, [r7, #28]
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	f383 8810 	msr	PRIMASK, r3
}
 8007d56:	46c0      	nop			; (mov r8, r8)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	681a      	ldr	r2, [r3, #0]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	2180      	movs	r1, #128	; 0x80
 8007d64:	04c9      	lsls	r1, r1, #19
 8007d66:	430a      	orrs	r2, r1
 8007d68:	601a      	str	r2, [r3, #0]
 8007d6a:	69fb      	ldr	r3, [r7, #28]
 8007d6c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d6e:	69bb      	ldr	r3, [r7, #24]
 8007d70:	f383 8810 	msr	PRIMASK, r3
}
 8007d74:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007d76:	1dbb      	adds	r3, r7, #6
 8007d78:	881a      	ldrh	r2, [r3, #0]
 8007d7a:	68b9      	ldr	r1, [r7, #8]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	0018      	movs	r0, r3
 8007d80:	f000 fe14 	bl	80089ac <UART_Start_Receive_IT>
 8007d84:	0003      	movs	r3, r0
 8007d86:	e000      	b.n	8007d8a <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007d88:	2302      	movs	r3, #2
  }
}
 8007d8a:	0018      	movs	r0, r3
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	b008      	add	sp, #32
 8007d90:	bd80      	pop	{r7, pc}
	...

08007d94 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d94:	b590      	push	{r4, r7, lr}
 8007d96:	b0ab      	sub	sp, #172	; 0xac
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	69db      	ldr	r3, [r3, #28]
 8007da2:	22a4      	movs	r2, #164	; 0xa4
 8007da4:	18b9      	adds	r1, r7, r2
 8007da6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	20a0      	movs	r0, #160	; 0xa0
 8007db0:	1839      	adds	r1, r7, r0
 8007db2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	219c      	movs	r1, #156	; 0x9c
 8007dbc:	1879      	adds	r1, r7, r1
 8007dbe:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007dc0:	0011      	movs	r1, r2
 8007dc2:	18bb      	adds	r3, r7, r2
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a99      	ldr	r2, [pc, #612]	; (800802c <HAL_UART_IRQHandler+0x298>)
 8007dc8:	4013      	ands	r3, r2
 8007dca:	2298      	movs	r2, #152	; 0x98
 8007dcc:	18bc      	adds	r4, r7, r2
 8007dce:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8007dd0:	18bb      	adds	r3, r7, r2
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d114      	bne.n	8007e02 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007dd8:	187b      	adds	r3, r7, r1
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2220      	movs	r2, #32
 8007dde:	4013      	ands	r3, r2
 8007de0:	d00f      	beq.n	8007e02 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007de2:	183b      	adds	r3, r7, r0
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2220      	movs	r2, #32
 8007de8:	4013      	ands	r3, r2
 8007dea:	d00a      	beq.n	8007e02 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d100      	bne.n	8007df6 <HAL_UART_IRQHandler+0x62>
 8007df4:	e27e      	b.n	80082f4 <HAL_UART_IRQHandler+0x560>
      {
        huart->RxISR(huart);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	0010      	movs	r0, r2
 8007dfe:	4798      	blx	r3
      }
      return;
 8007e00:	e278      	b.n	80082f4 <HAL_UART_IRQHandler+0x560>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007e02:	2398      	movs	r3, #152	; 0x98
 8007e04:	18fb      	adds	r3, r7, r3
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d100      	bne.n	8007e0e <HAL_UART_IRQHandler+0x7a>
 8007e0c:	e114      	b.n	8008038 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007e0e:	239c      	movs	r3, #156	; 0x9c
 8007e10:	18fb      	adds	r3, r7, r3
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	2201      	movs	r2, #1
 8007e16:	4013      	ands	r3, r2
 8007e18:	d106      	bne.n	8007e28 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007e1a:	23a0      	movs	r3, #160	; 0xa0
 8007e1c:	18fb      	adds	r3, r7, r3
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a83      	ldr	r2, [pc, #524]	; (8008030 <HAL_UART_IRQHandler+0x29c>)
 8007e22:	4013      	ands	r3, r2
 8007e24:	d100      	bne.n	8007e28 <HAL_UART_IRQHandler+0x94>
 8007e26:	e107      	b.n	8008038 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007e28:	23a4      	movs	r3, #164	; 0xa4
 8007e2a:	18fb      	adds	r3, r7, r3
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	4013      	ands	r3, r2
 8007e32:	d012      	beq.n	8007e5a <HAL_UART_IRQHandler+0xc6>
 8007e34:	23a0      	movs	r3, #160	; 0xa0
 8007e36:	18fb      	adds	r3, r7, r3
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	2380      	movs	r3, #128	; 0x80
 8007e3c:	005b      	lsls	r3, r3, #1
 8007e3e:	4013      	ands	r3, r2
 8007e40:	d00b      	beq.n	8007e5a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2201      	movs	r2, #1
 8007e48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2280      	movs	r2, #128	; 0x80
 8007e4e:	589b      	ldr	r3, [r3, r2]
 8007e50:	2201      	movs	r2, #1
 8007e52:	431a      	orrs	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2180      	movs	r1, #128	; 0x80
 8007e58:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e5a:	23a4      	movs	r3, #164	; 0xa4
 8007e5c:	18fb      	adds	r3, r7, r3
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2202      	movs	r2, #2
 8007e62:	4013      	ands	r3, r2
 8007e64:	d011      	beq.n	8007e8a <HAL_UART_IRQHandler+0xf6>
 8007e66:	239c      	movs	r3, #156	; 0x9c
 8007e68:	18fb      	adds	r3, r7, r3
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	4013      	ands	r3, r2
 8007e70:	d00b      	beq.n	8007e8a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2202      	movs	r2, #2
 8007e78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2280      	movs	r2, #128	; 0x80
 8007e7e:	589b      	ldr	r3, [r3, r2]
 8007e80:	2204      	movs	r2, #4
 8007e82:	431a      	orrs	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2180      	movs	r1, #128	; 0x80
 8007e88:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e8a:	23a4      	movs	r3, #164	; 0xa4
 8007e8c:	18fb      	adds	r3, r7, r3
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2204      	movs	r2, #4
 8007e92:	4013      	ands	r3, r2
 8007e94:	d011      	beq.n	8007eba <HAL_UART_IRQHandler+0x126>
 8007e96:	239c      	movs	r3, #156	; 0x9c
 8007e98:	18fb      	adds	r3, r7, r3
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	d00b      	beq.n	8007eba <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	2204      	movs	r2, #4
 8007ea8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2280      	movs	r2, #128	; 0x80
 8007eae:	589b      	ldr	r3, [r3, r2]
 8007eb0:	2202      	movs	r2, #2
 8007eb2:	431a      	orrs	r2, r3
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2180      	movs	r1, #128	; 0x80
 8007eb8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007eba:	23a4      	movs	r3, #164	; 0xa4
 8007ebc:	18fb      	adds	r3, r7, r3
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2208      	movs	r2, #8
 8007ec2:	4013      	ands	r3, r2
 8007ec4:	d017      	beq.n	8007ef6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007ec6:	23a0      	movs	r3, #160	; 0xa0
 8007ec8:	18fb      	adds	r3, r7, r3
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	2220      	movs	r2, #32
 8007ece:	4013      	ands	r3, r2
 8007ed0:	d105      	bne.n	8007ede <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007ed2:	239c      	movs	r3, #156	; 0x9c
 8007ed4:	18fb      	adds	r3, r7, r3
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2201      	movs	r2, #1
 8007eda:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007edc:	d00b      	beq.n	8007ef6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2208      	movs	r2, #8
 8007ee4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2280      	movs	r2, #128	; 0x80
 8007eea:	589b      	ldr	r3, [r3, r2]
 8007eec:	2208      	movs	r2, #8
 8007eee:	431a      	orrs	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2180      	movs	r1, #128	; 0x80
 8007ef4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007ef6:	23a4      	movs	r3, #164	; 0xa4
 8007ef8:	18fb      	adds	r3, r7, r3
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	2380      	movs	r3, #128	; 0x80
 8007efe:	011b      	lsls	r3, r3, #4
 8007f00:	4013      	ands	r3, r2
 8007f02:	d013      	beq.n	8007f2c <HAL_UART_IRQHandler+0x198>
 8007f04:	23a0      	movs	r3, #160	; 0xa0
 8007f06:	18fb      	adds	r3, r7, r3
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	2380      	movs	r3, #128	; 0x80
 8007f0c:	04db      	lsls	r3, r3, #19
 8007f0e:	4013      	ands	r3, r2
 8007f10:	d00c      	beq.n	8007f2c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2280      	movs	r2, #128	; 0x80
 8007f18:	0112      	lsls	r2, r2, #4
 8007f1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2280      	movs	r2, #128	; 0x80
 8007f20:	589b      	ldr	r3, [r3, r2]
 8007f22:	2220      	movs	r2, #32
 8007f24:	431a      	orrs	r2, r3
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2180      	movs	r1, #128	; 0x80
 8007f2a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2280      	movs	r2, #128	; 0x80
 8007f30:	589b      	ldr	r3, [r3, r2]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d100      	bne.n	8007f38 <HAL_UART_IRQHandler+0x1a4>
 8007f36:	e1df      	b.n	80082f8 <HAL_UART_IRQHandler+0x564>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007f38:	23a4      	movs	r3, #164	; 0xa4
 8007f3a:	18fb      	adds	r3, r7, r3
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2220      	movs	r2, #32
 8007f40:	4013      	ands	r3, r2
 8007f42:	d00e      	beq.n	8007f62 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007f44:	23a0      	movs	r3, #160	; 0xa0
 8007f46:	18fb      	adds	r3, r7, r3
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	4013      	ands	r3, r2
 8007f4e:	d008      	beq.n	8007f62 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d004      	beq.n	8007f62 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	0010      	movs	r0, r2
 8007f60:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2280      	movs	r2, #128	; 0x80
 8007f66:	589b      	ldr	r3, [r3, r2]
 8007f68:	2194      	movs	r1, #148	; 0x94
 8007f6a:	187a      	adds	r2, r7, r1
 8007f6c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	2240      	movs	r2, #64	; 0x40
 8007f76:	4013      	ands	r3, r2
 8007f78:	2b40      	cmp	r3, #64	; 0x40
 8007f7a:	d004      	beq.n	8007f86 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007f7c:	187b      	adds	r3, r7, r1
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2228      	movs	r2, #40	; 0x28
 8007f82:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f84:	d047      	beq.n	8008016 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	0018      	movs	r0, r3
 8007f8a:	f000 fdbf 	bl	8008b0c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	2240      	movs	r2, #64	; 0x40
 8007f96:	4013      	ands	r3, r2
 8007f98:	2b40      	cmp	r3, #64	; 0x40
 8007f9a:	d137      	bne.n	800800c <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f9c:	f3ef 8310 	mrs	r3, PRIMASK
 8007fa0:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8007fa2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fa4:	2090      	movs	r0, #144	; 0x90
 8007fa6:	183a      	adds	r2, r7, r0
 8007fa8:	6013      	str	r3, [r2, #0]
 8007faa:	2301      	movs	r3, #1
 8007fac:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007fb0:	f383 8810 	msr	PRIMASK, r3
}
 8007fb4:	46c0      	nop			; (mov r8, r8)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	689a      	ldr	r2, [r3, #8]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2140      	movs	r1, #64	; 0x40
 8007fc2:	438a      	bics	r2, r1
 8007fc4:	609a      	str	r2, [r3, #8]
 8007fc6:	183b      	adds	r3, r7, r0
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fcc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007fce:	f383 8810 	msr	PRIMASK, r3
}
 8007fd2:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d012      	beq.n	8008002 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fe0:	4a14      	ldr	r2, [pc, #80]	; (8008034 <HAL_UART_IRQHandler+0x2a0>)
 8007fe2:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fe8:	0018      	movs	r0, r3
 8007fea:	f7fc fbc5 	bl	8004778 <HAL_DMA_Abort_IT>
 8007fee:	1e03      	subs	r3, r0, #0
 8007ff0:	d01a      	beq.n	8008028 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ff6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ffc:	0018      	movs	r0, r3
 8007ffe:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008000:	e012      	b.n	8008028 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	0018      	movs	r0, r3
 8008006:	f000 f98d 	bl	8008324 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800800a:	e00d      	b.n	8008028 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	0018      	movs	r0, r3
 8008010:	f000 f988 	bl	8008324 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008014:	e008      	b.n	8008028 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	0018      	movs	r0, r3
 800801a:	f000 f983 	bl	8008324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2280      	movs	r2, #128	; 0x80
 8008022:	2100      	movs	r1, #0
 8008024:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8008026:	e167      	b.n	80082f8 <HAL_UART_IRQHandler+0x564>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008028:	46c0      	nop			; (mov r8, r8)
    return;
 800802a:	e165      	b.n	80082f8 <HAL_UART_IRQHandler+0x564>
 800802c:	0000080f 	.word	0x0000080f
 8008030:	04000120 	.word	0x04000120
 8008034:	08008bd1 	.word	0x08008bd1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800803c:	2b01      	cmp	r3, #1
 800803e:	d000      	beq.n	8008042 <HAL_UART_IRQHandler+0x2ae>
 8008040:	e131      	b.n	80082a6 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008042:	23a4      	movs	r3, #164	; 0xa4
 8008044:	18fb      	adds	r3, r7, r3
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2210      	movs	r2, #16
 800804a:	4013      	ands	r3, r2
 800804c:	d100      	bne.n	8008050 <HAL_UART_IRQHandler+0x2bc>
 800804e:	e12a      	b.n	80082a6 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008050:	23a0      	movs	r3, #160	; 0xa0
 8008052:	18fb      	adds	r3, r7, r3
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2210      	movs	r2, #16
 8008058:	4013      	ands	r3, r2
 800805a:	d100      	bne.n	800805e <HAL_UART_IRQHandler+0x2ca>
 800805c:	e123      	b.n	80082a6 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	2210      	movs	r2, #16
 8008064:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	2240      	movs	r2, #64	; 0x40
 800806e:	4013      	ands	r3, r2
 8008070:	2b40      	cmp	r3, #64	; 0x40
 8008072:	d000      	beq.n	8008076 <HAL_UART_IRQHandler+0x2e2>
 8008074:	e09b      	b.n	80081ae <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	685a      	ldr	r2, [r3, #4]
 800807e:	217e      	movs	r1, #126	; 0x7e
 8008080:	187b      	adds	r3, r7, r1
 8008082:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8008084:	187b      	adds	r3, r7, r1
 8008086:	881b      	ldrh	r3, [r3, #0]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d100      	bne.n	800808e <HAL_UART_IRQHandler+0x2fa>
 800808c:	e136      	b.n	80082fc <HAL_UART_IRQHandler+0x568>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2258      	movs	r2, #88	; 0x58
 8008092:	5a9b      	ldrh	r3, [r3, r2]
 8008094:	187a      	adds	r2, r7, r1
 8008096:	8812      	ldrh	r2, [r2, #0]
 8008098:	429a      	cmp	r2, r3
 800809a:	d300      	bcc.n	800809e <HAL_UART_IRQHandler+0x30a>
 800809c:	e12e      	b.n	80082fc <HAL_UART_IRQHandler+0x568>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	187a      	adds	r2, r7, r1
 80080a2:	215a      	movs	r1, #90	; 0x5a
 80080a4:	8812      	ldrh	r2, [r2, #0]
 80080a6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080ac:	699b      	ldr	r3, [r3, #24]
 80080ae:	2b20      	cmp	r3, #32
 80080b0:	d06e      	beq.n	8008190 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080b2:	f3ef 8310 	mrs	r3, PRIMASK
 80080b6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80080b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080ba:	67bb      	str	r3, [r7, #120]	; 0x78
 80080bc:	2301      	movs	r3, #1
 80080be:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080c2:	f383 8810 	msr	PRIMASK, r3
}
 80080c6:	46c0      	nop			; (mov r8, r8)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681a      	ldr	r2, [r3, #0]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	498e      	ldr	r1, [pc, #568]	; (800830c <HAL_UART_IRQHandler+0x578>)
 80080d4:	400a      	ands	r2, r1
 80080d6:	601a      	str	r2, [r3, #0]
 80080d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080da:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080de:	f383 8810 	msr	PRIMASK, r3
}
 80080e2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080e4:	f3ef 8310 	mrs	r3, PRIMASK
 80080e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80080ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080ec:	677b      	str	r3, [r7, #116]	; 0x74
 80080ee:	2301      	movs	r3, #1
 80080f0:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080f4:	f383 8810 	msr	PRIMASK, r3
}
 80080f8:	46c0      	nop			; (mov r8, r8)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	689a      	ldr	r2, [r3, #8]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2101      	movs	r1, #1
 8008106:	438a      	bics	r2, r1
 8008108:	609a      	str	r2, [r3, #8]
 800810a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800810c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800810e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008110:	f383 8810 	msr	PRIMASK, r3
}
 8008114:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008116:	f3ef 8310 	mrs	r3, PRIMASK
 800811a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800811c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800811e:	673b      	str	r3, [r7, #112]	; 0x70
 8008120:	2301      	movs	r3, #1
 8008122:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008124:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008126:	f383 8810 	msr	PRIMASK, r3
}
 800812a:	46c0      	nop			; (mov r8, r8)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	689a      	ldr	r2, [r3, #8]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	2140      	movs	r1, #64	; 0x40
 8008138:	438a      	bics	r2, r1
 800813a:	609a      	str	r2, [r3, #8]
 800813c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800813e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008140:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008142:	f383 8810 	msr	PRIMASK, r3
}
 8008146:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2220      	movs	r2, #32
 800814c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2200      	movs	r2, #0
 8008152:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008154:	f3ef 8310 	mrs	r3, PRIMASK
 8008158:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800815a:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800815c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800815e:	2301      	movs	r3, #1
 8008160:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008162:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008164:	f383 8810 	msr	PRIMASK, r3
}
 8008168:	46c0      	nop			; (mov r8, r8)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	2110      	movs	r1, #16
 8008176:	438a      	bics	r2, r1
 8008178:	601a      	str	r2, [r3, #0]
 800817a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800817c:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800817e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008180:	f383 8810 	msr	PRIMASK, r3
}
 8008184:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800818a:	0018      	movs	r0, r3
 800818c:	f7fc fabc 	bl	8004708 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2258      	movs	r2, #88	; 0x58
 8008194:	5a9a      	ldrh	r2, [r3, r2]
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	215a      	movs	r1, #90	; 0x5a
 800819a:	5a5b      	ldrh	r3, [r3, r1]
 800819c:	b29b      	uxth	r3, r3
 800819e:	1ad3      	subs	r3, r2, r3
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	0011      	movs	r1, r2
 80081a6:	0018      	movs	r0, r3
 80081a8:	f000 f8c4 	bl	8008334 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80081ac:	e0a6      	b.n	80082fc <HAL_UART_IRQHandler+0x568>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2258      	movs	r2, #88	; 0x58
 80081b2:	5a99      	ldrh	r1, [r3, r2]
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	225a      	movs	r2, #90	; 0x5a
 80081b8:	5a9b      	ldrh	r3, [r3, r2]
 80081ba:	b29a      	uxth	r2, r3
 80081bc:	208e      	movs	r0, #142	; 0x8e
 80081be:	183b      	adds	r3, r7, r0
 80081c0:	1a8a      	subs	r2, r1, r2
 80081c2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	225a      	movs	r2, #90	; 0x5a
 80081c8:	5a9b      	ldrh	r3, [r3, r2]
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d100      	bne.n	80081d2 <HAL_UART_IRQHandler+0x43e>
 80081d0:	e096      	b.n	8008300 <HAL_UART_IRQHandler+0x56c>
          && (nb_rx_data > 0U))
 80081d2:	183b      	adds	r3, r7, r0
 80081d4:	881b      	ldrh	r3, [r3, #0]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d100      	bne.n	80081dc <HAL_UART_IRQHandler+0x448>
 80081da:	e091      	b.n	8008300 <HAL_UART_IRQHandler+0x56c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081dc:	f3ef 8310 	mrs	r3, PRIMASK
 80081e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80081e2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081e4:	2488      	movs	r4, #136	; 0x88
 80081e6:	193a      	adds	r2, r7, r4
 80081e8:	6013      	str	r3, [r2, #0]
 80081ea:	2301      	movs	r3, #1
 80081ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	f383 8810 	msr	PRIMASK, r3
}
 80081f4:	46c0      	nop			; (mov r8, r8)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4943      	ldr	r1, [pc, #268]	; (8008310 <HAL_UART_IRQHandler+0x57c>)
 8008202:	400a      	ands	r2, r1
 8008204:	601a      	str	r2, [r3, #0]
 8008206:	193b      	adds	r3, r7, r4
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	f383 8810 	msr	PRIMASK, r3
}
 8008212:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008214:	f3ef 8310 	mrs	r3, PRIMASK
 8008218:	61bb      	str	r3, [r7, #24]
  return(result);
 800821a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800821c:	2484      	movs	r4, #132	; 0x84
 800821e:	193a      	adds	r2, r7, r4
 8008220:	6013      	str	r3, [r2, #0]
 8008222:	2301      	movs	r3, #1
 8008224:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	f383 8810 	msr	PRIMASK, r3
}
 800822c:	46c0      	nop			; (mov r8, r8)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	689a      	ldr	r2, [r3, #8]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	2101      	movs	r1, #1
 800823a:	438a      	bics	r2, r1
 800823c:	609a      	str	r2, [r3, #8]
 800823e:	193b      	adds	r3, r7, r4
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008244:	6a3b      	ldr	r3, [r7, #32]
 8008246:	f383 8810 	msr	PRIMASK, r3
}
 800824a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2220      	movs	r2, #32
 8008250:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2200      	movs	r2, #0
 8008256:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800825e:	f3ef 8310 	mrs	r3, PRIMASK
 8008262:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008264:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008266:	2480      	movs	r4, #128	; 0x80
 8008268:	193a      	adds	r2, r7, r4
 800826a:	6013      	str	r3, [r2, #0]
 800826c:	2301      	movs	r3, #1
 800826e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008272:	f383 8810 	msr	PRIMASK, r3
}
 8008276:	46c0      	nop			; (mov r8, r8)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	2110      	movs	r1, #16
 8008284:	438a      	bics	r2, r1
 8008286:	601a      	str	r2, [r3, #0]
 8008288:	193b      	adds	r3, r7, r4
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800828e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008290:	f383 8810 	msr	PRIMASK, r3
}
 8008294:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008296:	183b      	adds	r3, r7, r0
 8008298:	881a      	ldrh	r2, [r3, #0]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	0011      	movs	r1, r2
 800829e:	0018      	movs	r0, r3
 80082a0:	f000 f848 	bl	8008334 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80082a4:	e02c      	b.n	8008300 <HAL_UART_IRQHandler+0x56c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80082a6:	23a4      	movs	r3, #164	; 0xa4
 80082a8:	18fb      	adds	r3, r7, r3
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	2280      	movs	r2, #128	; 0x80
 80082ae:	4013      	ands	r3, r2
 80082b0:	d00f      	beq.n	80082d2 <HAL_UART_IRQHandler+0x53e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80082b2:	23a0      	movs	r3, #160	; 0xa0
 80082b4:	18fb      	adds	r3, r7, r3
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2280      	movs	r2, #128	; 0x80
 80082ba:	4013      	ands	r3, r2
 80082bc:	d009      	beq.n	80082d2 <HAL_UART_IRQHandler+0x53e>
  {
    if (huart->TxISR != NULL)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d01e      	beq.n	8008304 <HAL_UART_IRQHandler+0x570>
    {
      huart->TxISR(huart);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	0010      	movs	r0, r2
 80082ce:	4798      	blx	r3
    }
    return;
 80082d0:	e018      	b.n	8008304 <HAL_UART_IRQHandler+0x570>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80082d2:	23a4      	movs	r3, #164	; 0xa4
 80082d4:	18fb      	adds	r3, r7, r3
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2240      	movs	r2, #64	; 0x40
 80082da:	4013      	ands	r3, r2
 80082dc:	d013      	beq.n	8008306 <HAL_UART_IRQHandler+0x572>
 80082de:	23a0      	movs	r3, #160	; 0xa0
 80082e0:	18fb      	adds	r3, r7, r3
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2240      	movs	r2, #64	; 0x40
 80082e6:	4013      	ands	r3, r2
 80082e8:	d00d      	beq.n	8008306 <HAL_UART_IRQHandler+0x572>
  {
    UART_EndTransmit_IT(huart);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	0018      	movs	r0, r3
 80082ee:	f000 fd3e 	bl	8008d6e <UART_EndTransmit_IT>
    return;
 80082f2:	e008      	b.n	8008306 <HAL_UART_IRQHandler+0x572>
      return;
 80082f4:	46c0      	nop			; (mov r8, r8)
 80082f6:	e006      	b.n	8008306 <HAL_UART_IRQHandler+0x572>
    return;
 80082f8:	46c0      	nop			; (mov r8, r8)
 80082fa:	e004      	b.n	8008306 <HAL_UART_IRQHandler+0x572>
      return;
 80082fc:	46c0      	nop			; (mov r8, r8)
 80082fe:	e002      	b.n	8008306 <HAL_UART_IRQHandler+0x572>
      return;
 8008300:	46c0      	nop			; (mov r8, r8)
 8008302:	e000      	b.n	8008306 <HAL_UART_IRQHandler+0x572>
    return;
 8008304:	46c0      	nop			; (mov r8, r8)
  }

}
 8008306:	46bd      	mov	sp, r7
 8008308:	b02b      	add	sp, #172	; 0xac
 800830a:	bd90      	pop	{r4, r7, pc}
 800830c:	fffffeff 	.word	0xfffffeff
 8008310:	fffffedf 	.word	0xfffffedf

08008314 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b082      	sub	sp, #8
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800831c:	46c0      	nop			; (mov r8, r8)
 800831e:	46bd      	mov	sp, r7
 8008320:	b002      	add	sp, #8
 8008322:	bd80      	pop	{r7, pc}

08008324 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b082      	sub	sp, #8
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800832c:	46c0      	nop			; (mov r8, r8)
 800832e:	46bd      	mov	sp, r7
 8008330:	b002      	add	sp, #8
 8008332:	bd80      	pop	{r7, pc}

08008334 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b082      	sub	sp, #8
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
 800833c:	000a      	movs	r2, r1
 800833e:	1cbb      	adds	r3, r7, #2
 8008340:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008342:	46c0      	nop			; (mov r8, r8)
 8008344:	46bd      	mov	sp, r7
 8008346:	b002      	add	sp, #8
 8008348:	bd80      	pop	{r7, pc}
	...

0800834c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b088      	sub	sp, #32
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008354:	231e      	movs	r3, #30
 8008356:	18fb      	adds	r3, r7, r3
 8008358:	2200      	movs	r2, #0
 800835a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	689a      	ldr	r2, [r3, #8]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	691b      	ldr	r3, [r3, #16]
 8008364:	431a      	orrs	r2, r3
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	695b      	ldr	r3, [r3, #20]
 800836a:	431a      	orrs	r2, r3
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	69db      	ldr	r3, [r3, #28]
 8008370:	4313      	orrs	r3, r2
 8008372:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4aa1      	ldr	r2, [pc, #644]	; (8008600 <UART_SetConfig+0x2b4>)
 800837c:	4013      	ands	r3, r2
 800837e:	0019      	movs	r1, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	697a      	ldr	r2, [r7, #20]
 8008386:	430a      	orrs	r2, r1
 8008388:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	4a9c      	ldr	r2, [pc, #624]	; (8008604 <UART_SetConfig+0x2b8>)
 8008392:	4013      	ands	r3, r2
 8008394:	0019      	movs	r1, r3
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	68da      	ldr	r2, [r3, #12]
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	430a      	orrs	r2, r1
 80083a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	699b      	ldr	r3, [r3, #24]
 80083a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6a1b      	ldr	r3, [r3, #32]
 80083ac:	697a      	ldr	r2, [r7, #20]
 80083ae:	4313      	orrs	r3, r2
 80083b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	4a93      	ldr	r2, [pc, #588]	; (8008608 <UART_SetConfig+0x2bc>)
 80083ba:	4013      	ands	r3, r2
 80083bc:	0019      	movs	r1, r3
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	697a      	ldr	r2, [r7, #20]
 80083c4:	430a      	orrs	r2, r1
 80083c6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a8f      	ldr	r2, [pc, #572]	; (800860c <UART_SetConfig+0x2c0>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d127      	bne.n	8008422 <UART_SetConfig+0xd6>
 80083d2:	4b8f      	ldr	r3, [pc, #572]	; (8008610 <UART_SetConfig+0x2c4>)
 80083d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083d6:	2203      	movs	r2, #3
 80083d8:	4013      	ands	r3, r2
 80083da:	2b03      	cmp	r3, #3
 80083dc:	d00d      	beq.n	80083fa <UART_SetConfig+0xae>
 80083de:	d81b      	bhi.n	8008418 <UART_SetConfig+0xcc>
 80083e0:	2b02      	cmp	r3, #2
 80083e2:	d014      	beq.n	800840e <UART_SetConfig+0xc2>
 80083e4:	d818      	bhi.n	8008418 <UART_SetConfig+0xcc>
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d002      	beq.n	80083f0 <UART_SetConfig+0xa4>
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d00a      	beq.n	8008404 <UART_SetConfig+0xb8>
 80083ee:	e013      	b.n	8008418 <UART_SetConfig+0xcc>
 80083f0:	231f      	movs	r3, #31
 80083f2:	18fb      	adds	r3, r7, r3
 80083f4:	2200      	movs	r2, #0
 80083f6:	701a      	strb	r2, [r3, #0]
 80083f8:	e049      	b.n	800848e <UART_SetConfig+0x142>
 80083fa:	231f      	movs	r3, #31
 80083fc:	18fb      	adds	r3, r7, r3
 80083fe:	2202      	movs	r2, #2
 8008400:	701a      	strb	r2, [r3, #0]
 8008402:	e044      	b.n	800848e <UART_SetConfig+0x142>
 8008404:	231f      	movs	r3, #31
 8008406:	18fb      	adds	r3, r7, r3
 8008408:	2204      	movs	r2, #4
 800840a:	701a      	strb	r2, [r3, #0]
 800840c:	e03f      	b.n	800848e <UART_SetConfig+0x142>
 800840e:	231f      	movs	r3, #31
 8008410:	18fb      	adds	r3, r7, r3
 8008412:	2208      	movs	r2, #8
 8008414:	701a      	strb	r2, [r3, #0]
 8008416:	e03a      	b.n	800848e <UART_SetConfig+0x142>
 8008418:	231f      	movs	r3, #31
 800841a:	18fb      	adds	r3, r7, r3
 800841c:	2210      	movs	r2, #16
 800841e:	701a      	strb	r2, [r3, #0]
 8008420:	e035      	b.n	800848e <UART_SetConfig+0x142>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	4a7b      	ldr	r2, [pc, #492]	; (8008614 <UART_SetConfig+0x2c8>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d104      	bne.n	8008436 <UART_SetConfig+0xea>
 800842c:	231f      	movs	r3, #31
 800842e:	18fb      	adds	r3, r7, r3
 8008430:	2200      	movs	r2, #0
 8008432:	701a      	strb	r2, [r3, #0]
 8008434:	e02b      	b.n	800848e <UART_SetConfig+0x142>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4a77      	ldr	r2, [pc, #476]	; (8008618 <UART_SetConfig+0x2cc>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d104      	bne.n	800844a <UART_SetConfig+0xfe>
 8008440:	231f      	movs	r3, #31
 8008442:	18fb      	adds	r3, r7, r3
 8008444:	2200      	movs	r2, #0
 8008446:	701a      	strb	r2, [r3, #0]
 8008448:	e021      	b.n	800848e <UART_SetConfig+0x142>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a73      	ldr	r2, [pc, #460]	; (800861c <UART_SetConfig+0x2d0>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d104      	bne.n	800845e <UART_SetConfig+0x112>
 8008454:	231f      	movs	r3, #31
 8008456:	18fb      	adds	r3, r7, r3
 8008458:	2200      	movs	r2, #0
 800845a:	701a      	strb	r2, [r3, #0]
 800845c:	e017      	b.n	800848e <UART_SetConfig+0x142>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a6f      	ldr	r2, [pc, #444]	; (8008620 <UART_SetConfig+0x2d4>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d104      	bne.n	8008472 <UART_SetConfig+0x126>
 8008468:	231f      	movs	r3, #31
 800846a:	18fb      	adds	r3, r7, r3
 800846c:	2200      	movs	r2, #0
 800846e:	701a      	strb	r2, [r3, #0]
 8008470:	e00d      	b.n	800848e <UART_SetConfig+0x142>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a6b      	ldr	r2, [pc, #428]	; (8008624 <UART_SetConfig+0x2d8>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d104      	bne.n	8008486 <UART_SetConfig+0x13a>
 800847c:	231f      	movs	r3, #31
 800847e:	18fb      	adds	r3, r7, r3
 8008480:	2200      	movs	r2, #0
 8008482:	701a      	strb	r2, [r3, #0]
 8008484:	e003      	b.n	800848e <UART_SetConfig+0x142>
 8008486:	231f      	movs	r3, #31
 8008488:	18fb      	adds	r3, r7, r3
 800848a:	2210      	movs	r2, #16
 800848c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	69da      	ldr	r2, [r3, #28]
 8008492:	2380      	movs	r3, #128	; 0x80
 8008494:	021b      	lsls	r3, r3, #8
 8008496:	429a      	cmp	r2, r3
 8008498:	d15d      	bne.n	8008556 <UART_SetConfig+0x20a>
  {
    switch (clocksource)
 800849a:	231f      	movs	r3, #31
 800849c:	18fb      	adds	r3, r7, r3
 800849e:	781b      	ldrb	r3, [r3, #0]
 80084a0:	2b08      	cmp	r3, #8
 80084a2:	d015      	beq.n	80084d0 <UART_SetConfig+0x184>
 80084a4:	dc18      	bgt.n	80084d8 <UART_SetConfig+0x18c>
 80084a6:	2b04      	cmp	r3, #4
 80084a8:	d00d      	beq.n	80084c6 <UART_SetConfig+0x17a>
 80084aa:	dc15      	bgt.n	80084d8 <UART_SetConfig+0x18c>
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d002      	beq.n	80084b6 <UART_SetConfig+0x16a>
 80084b0:	2b02      	cmp	r3, #2
 80084b2:	d005      	beq.n	80084c0 <UART_SetConfig+0x174>
 80084b4:	e010      	b.n	80084d8 <UART_SetConfig+0x18c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084b6:	f7fd fda3 	bl	8006000 <HAL_RCC_GetPCLK1Freq>
 80084ba:	0003      	movs	r3, r0
 80084bc:	61bb      	str	r3, [r7, #24]
        break;
 80084be:	e012      	b.n	80084e6 <UART_SetConfig+0x19a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084c0:	4b59      	ldr	r3, [pc, #356]	; (8008628 <UART_SetConfig+0x2dc>)
 80084c2:	61bb      	str	r3, [r7, #24]
        break;
 80084c4:	e00f      	b.n	80084e6 <UART_SetConfig+0x19a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084c6:	f7fd fd2f 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 80084ca:	0003      	movs	r3, r0
 80084cc:	61bb      	str	r3, [r7, #24]
        break;
 80084ce:	e00a      	b.n	80084e6 <UART_SetConfig+0x19a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084d0:	2380      	movs	r3, #128	; 0x80
 80084d2:	021b      	lsls	r3, r3, #8
 80084d4:	61bb      	str	r3, [r7, #24]
        break;
 80084d6:	e006      	b.n	80084e6 <UART_SetConfig+0x19a>
      default:
        pclk = 0U;
 80084d8:	2300      	movs	r3, #0
 80084da:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80084dc:	231e      	movs	r3, #30
 80084de:	18fb      	adds	r3, r7, r3
 80084e0:	2201      	movs	r2, #1
 80084e2:	701a      	strb	r2, [r3, #0]
        break;
 80084e4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80084e6:	69bb      	ldr	r3, [r7, #24]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d100      	bne.n	80084ee <UART_SetConfig+0x1a2>
 80084ec:	e07b      	b.n	80085e6 <UART_SetConfig+0x29a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80084ee:	69bb      	ldr	r3, [r7, #24]
 80084f0:	005a      	lsls	r2, r3, #1
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	085b      	lsrs	r3, r3, #1
 80084f8:	18d2      	adds	r2, r2, r3
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	0019      	movs	r1, r3
 8008500:	0010      	movs	r0, r2
 8008502:	f7f7 fe1b 	bl	800013c <__udivsi3>
 8008506:	0003      	movs	r3, r0
 8008508:	b29b      	uxth	r3, r3
 800850a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	2b0f      	cmp	r3, #15
 8008510:	d91c      	bls.n	800854c <UART_SetConfig+0x200>
 8008512:	693a      	ldr	r2, [r7, #16]
 8008514:	2380      	movs	r3, #128	; 0x80
 8008516:	025b      	lsls	r3, r3, #9
 8008518:	429a      	cmp	r2, r3
 800851a:	d217      	bcs.n	800854c <UART_SetConfig+0x200>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	b29a      	uxth	r2, r3
 8008520:	200e      	movs	r0, #14
 8008522:	183b      	adds	r3, r7, r0
 8008524:	210f      	movs	r1, #15
 8008526:	438a      	bics	r2, r1
 8008528:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	085b      	lsrs	r3, r3, #1
 800852e:	b29b      	uxth	r3, r3
 8008530:	2207      	movs	r2, #7
 8008532:	4013      	ands	r3, r2
 8008534:	b299      	uxth	r1, r3
 8008536:	183b      	adds	r3, r7, r0
 8008538:	183a      	adds	r2, r7, r0
 800853a:	8812      	ldrh	r2, [r2, #0]
 800853c:	430a      	orrs	r2, r1
 800853e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	183a      	adds	r2, r7, r0
 8008546:	8812      	ldrh	r2, [r2, #0]
 8008548:	60da      	str	r2, [r3, #12]
 800854a:	e04c      	b.n	80085e6 <UART_SetConfig+0x29a>
      }
      else
      {
        ret = HAL_ERROR;
 800854c:	231e      	movs	r3, #30
 800854e:	18fb      	adds	r3, r7, r3
 8008550:	2201      	movs	r2, #1
 8008552:	701a      	strb	r2, [r3, #0]
 8008554:	e047      	b.n	80085e6 <UART_SetConfig+0x29a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008556:	231f      	movs	r3, #31
 8008558:	18fb      	adds	r3, r7, r3
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	2b08      	cmp	r3, #8
 800855e:	d015      	beq.n	800858c <UART_SetConfig+0x240>
 8008560:	dc18      	bgt.n	8008594 <UART_SetConfig+0x248>
 8008562:	2b04      	cmp	r3, #4
 8008564:	d00d      	beq.n	8008582 <UART_SetConfig+0x236>
 8008566:	dc15      	bgt.n	8008594 <UART_SetConfig+0x248>
 8008568:	2b00      	cmp	r3, #0
 800856a:	d002      	beq.n	8008572 <UART_SetConfig+0x226>
 800856c:	2b02      	cmp	r3, #2
 800856e:	d005      	beq.n	800857c <UART_SetConfig+0x230>
 8008570:	e010      	b.n	8008594 <UART_SetConfig+0x248>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008572:	f7fd fd45 	bl	8006000 <HAL_RCC_GetPCLK1Freq>
 8008576:	0003      	movs	r3, r0
 8008578:	61bb      	str	r3, [r7, #24]
        break;
 800857a:	e012      	b.n	80085a2 <UART_SetConfig+0x256>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800857c:	4b2a      	ldr	r3, [pc, #168]	; (8008628 <UART_SetConfig+0x2dc>)
 800857e:	61bb      	str	r3, [r7, #24]
        break;
 8008580:	e00f      	b.n	80085a2 <UART_SetConfig+0x256>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008582:	f7fd fcd1 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8008586:	0003      	movs	r3, r0
 8008588:	61bb      	str	r3, [r7, #24]
        break;
 800858a:	e00a      	b.n	80085a2 <UART_SetConfig+0x256>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800858c:	2380      	movs	r3, #128	; 0x80
 800858e:	021b      	lsls	r3, r3, #8
 8008590:	61bb      	str	r3, [r7, #24]
        break;
 8008592:	e006      	b.n	80085a2 <UART_SetConfig+0x256>
      default:
        pclk = 0U;
 8008594:	2300      	movs	r3, #0
 8008596:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008598:	231e      	movs	r3, #30
 800859a:	18fb      	adds	r3, r7, r3
 800859c:	2201      	movs	r2, #1
 800859e:	701a      	strb	r2, [r3, #0]
        break;
 80085a0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80085a2:	69bb      	ldr	r3, [r7, #24]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d01e      	beq.n	80085e6 <UART_SetConfig+0x29a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	085a      	lsrs	r2, r3, #1
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	18d2      	adds	r2, r2, r3
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	0019      	movs	r1, r3
 80085b8:	0010      	movs	r0, r2
 80085ba:	f7f7 fdbf 	bl	800013c <__udivsi3>
 80085be:	0003      	movs	r3, r0
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	2b0f      	cmp	r3, #15
 80085c8:	d909      	bls.n	80085de <UART_SetConfig+0x292>
 80085ca:	693a      	ldr	r2, [r7, #16]
 80085cc:	2380      	movs	r3, #128	; 0x80
 80085ce:	025b      	lsls	r3, r3, #9
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d204      	bcs.n	80085de <UART_SetConfig+0x292>
      {
        huart->Instance->BRR = usartdiv;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	693a      	ldr	r2, [r7, #16]
 80085da:	60da      	str	r2, [r3, #12]
 80085dc:	e003      	b.n	80085e6 <UART_SetConfig+0x29a>
      }
      else
      {
        ret = HAL_ERROR;
 80085de:	231e      	movs	r3, #30
 80085e0:	18fb      	adds	r3, r7, r3
 80085e2:	2201      	movs	r2, #1
 80085e4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80085f2:	231e      	movs	r3, #30
 80085f4:	18fb      	adds	r3, r7, r3
 80085f6:	781b      	ldrb	r3, [r3, #0]
}
 80085f8:	0018      	movs	r0, r3
 80085fa:	46bd      	mov	sp, r7
 80085fc:	b008      	add	sp, #32
 80085fe:	bd80      	pop	{r7, pc}
 8008600:	efff69f3 	.word	0xefff69f3
 8008604:	ffffcfff 	.word	0xffffcfff
 8008608:	fffff4ff 	.word	0xfffff4ff
 800860c:	40013800 	.word	0x40013800
 8008610:	40021000 	.word	0x40021000
 8008614:	40004400 	.word	0x40004400
 8008618:	40004800 	.word	0x40004800
 800861c:	40004c00 	.word	0x40004c00
 8008620:	40005000 	.word	0x40005000
 8008624:	40011400 	.word	0x40011400
 8008628:	007a1200 	.word	0x007a1200

0800862c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b082      	sub	sp, #8
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008638:	2201      	movs	r2, #1
 800863a:	4013      	ands	r3, r2
 800863c:	d00b      	beq.n	8008656 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	4a4a      	ldr	r2, [pc, #296]	; (8008770 <UART_AdvFeatureConfig+0x144>)
 8008646:	4013      	ands	r3, r2
 8008648:	0019      	movs	r1, r3
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	430a      	orrs	r2, r1
 8008654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800865a:	2202      	movs	r2, #2
 800865c:	4013      	ands	r3, r2
 800865e:	d00b      	beq.n	8008678 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	4a43      	ldr	r2, [pc, #268]	; (8008774 <UART_AdvFeatureConfig+0x148>)
 8008668:	4013      	ands	r3, r2
 800866a:	0019      	movs	r1, r3
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	430a      	orrs	r2, r1
 8008676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800867c:	2204      	movs	r2, #4
 800867e:	4013      	ands	r3, r2
 8008680:	d00b      	beq.n	800869a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	4a3b      	ldr	r2, [pc, #236]	; (8008778 <UART_AdvFeatureConfig+0x14c>)
 800868a:	4013      	ands	r3, r2
 800868c:	0019      	movs	r1, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	430a      	orrs	r2, r1
 8008698:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869e:	2208      	movs	r2, #8
 80086a0:	4013      	ands	r3, r2
 80086a2:	d00b      	beq.n	80086bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	4a34      	ldr	r2, [pc, #208]	; (800877c <UART_AdvFeatureConfig+0x150>)
 80086ac:	4013      	ands	r3, r2
 80086ae:	0019      	movs	r1, r3
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	430a      	orrs	r2, r1
 80086ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086c0:	2210      	movs	r2, #16
 80086c2:	4013      	ands	r3, r2
 80086c4:	d00b      	beq.n	80086de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	689b      	ldr	r3, [r3, #8]
 80086cc:	4a2c      	ldr	r2, [pc, #176]	; (8008780 <UART_AdvFeatureConfig+0x154>)
 80086ce:	4013      	ands	r3, r2
 80086d0:	0019      	movs	r1, r3
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	430a      	orrs	r2, r1
 80086dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e2:	2220      	movs	r2, #32
 80086e4:	4013      	ands	r3, r2
 80086e6:	d00b      	beq.n	8008700 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	4a25      	ldr	r2, [pc, #148]	; (8008784 <UART_AdvFeatureConfig+0x158>)
 80086f0:	4013      	ands	r3, r2
 80086f2:	0019      	movs	r1, r3
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	430a      	orrs	r2, r1
 80086fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008704:	2240      	movs	r2, #64	; 0x40
 8008706:	4013      	ands	r3, r2
 8008708:	d01d      	beq.n	8008746 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	4a1d      	ldr	r2, [pc, #116]	; (8008788 <UART_AdvFeatureConfig+0x15c>)
 8008712:	4013      	ands	r3, r2
 8008714:	0019      	movs	r1, r3
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	430a      	orrs	r2, r1
 8008720:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008726:	2380      	movs	r3, #128	; 0x80
 8008728:	035b      	lsls	r3, r3, #13
 800872a:	429a      	cmp	r2, r3
 800872c:	d10b      	bne.n	8008746 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	4a15      	ldr	r2, [pc, #84]	; (800878c <UART_AdvFeatureConfig+0x160>)
 8008736:	4013      	ands	r3, r2
 8008738:	0019      	movs	r1, r3
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	430a      	orrs	r2, r1
 8008744:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800874a:	2280      	movs	r2, #128	; 0x80
 800874c:	4013      	ands	r3, r2
 800874e:	d00b      	beq.n	8008768 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	4a0e      	ldr	r2, [pc, #56]	; (8008790 <UART_AdvFeatureConfig+0x164>)
 8008758:	4013      	ands	r3, r2
 800875a:	0019      	movs	r1, r3
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	430a      	orrs	r2, r1
 8008766:	605a      	str	r2, [r3, #4]
  }
}
 8008768:	46c0      	nop			; (mov r8, r8)
 800876a:	46bd      	mov	sp, r7
 800876c:	b002      	add	sp, #8
 800876e:	bd80      	pop	{r7, pc}
 8008770:	fffdffff 	.word	0xfffdffff
 8008774:	fffeffff 	.word	0xfffeffff
 8008778:	fffbffff 	.word	0xfffbffff
 800877c:	ffff7fff 	.word	0xffff7fff
 8008780:	ffffefff 	.word	0xffffefff
 8008784:	ffffdfff 	.word	0xffffdfff
 8008788:	ffefffff 	.word	0xffefffff
 800878c:	ff9fffff 	.word	0xff9fffff
 8008790:	fff7ffff 	.word	0xfff7ffff

08008794 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b086      	sub	sp, #24
 8008798:	af02      	add	r7, sp, #8
 800879a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2280      	movs	r2, #128	; 0x80
 80087a0:	2100      	movs	r1, #0
 80087a2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80087a4:	f7fb fea4 	bl	80044f0 <HAL_GetTick>
 80087a8:	0003      	movs	r3, r0
 80087aa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	2208      	movs	r2, #8
 80087b4:	4013      	ands	r3, r2
 80087b6:	2b08      	cmp	r3, #8
 80087b8:	d10c      	bne.n	80087d4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2280      	movs	r2, #128	; 0x80
 80087be:	0391      	lsls	r1, r2, #14
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	4a17      	ldr	r2, [pc, #92]	; (8008820 <UART_CheckIdleState+0x8c>)
 80087c4:	9200      	str	r2, [sp, #0]
 80087c6:	2200      	movs	r2, #0
 80087c8:	f000 f82c 	bl	8008824 <UART_WaitOnFlagUntilTimeout>
 80087cc:	1e03      	subs	r3, r0, #0
 80087ce:	d001      	beq.n	80087d4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087d0:	2303      	movs	r3, #3
 80087d2:	e021      	b.n	8008818 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2204      	movs	r2, #4
 80087dc:	4013      	ands	r3, r2
 80087de:	2b04      	cmp	r3, #4
 80087e0:	d10c      	bne.n	80087fc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2280      	movs	r2, #128	; 0x80
 80087e6:	03d1      	lsls	r1, r2, #15
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	4a0d      	ldr	r2, [pc, #52]	; (8008820 <UART_CheckIdleState+0x8c>)
 80087ec:	9200      	str	r2, [sp, #0]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f000 f818 	bl	8008824 <UART_WaitOnFlagUntilTimeout>
 80087f4:	1e03      	subs	r3, r0, #0
 80087f6:	d001      	beq.n	80087fc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087f8:	2303      	movs	r3, #3
 80087fa:	e00d      	b.n	8008818 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2220      	movs	r2, #32
 8008800:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2220      	movs	r2, #32
 8008806:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2200      	movs	r2, #0
 800880c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2274      	movs	r2, #116	; 0x74
 8008812:	2100      	movs	r1, #0
 8008814:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008816:	2300      	movs	r3, #0
}
 8008818:	0018      	movs	r0, r3
 800881a:	46bd      	mov	sp, r7
 800881c:	b004      	add	sp, #16
 800881e:	bd80      	pop	{r7, pc}
 8008820:	01ffffff 	.word	0x01ffffff

08008824 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b094      	sub	sp, #80	; 0x50
 8008828:	af00      	add	r7, sp, #0
 800882a:	60f8      	str	r0, [r7, #12]
 800882c:	60b9      	str	r1, [r7, #8]
 800882e:	603b      	str	r3, [r7, #0]
 8008830:	1dfb      	adds	r3, r7, #7
 8008832:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008834:	e0a3      	b.n	800897e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008836:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008838:	3301      	adds	r3, #1
 800883a:	d100      	bne.n	800883e <UART_WaitOnFlagUntilTimeout+0x1a>
 800883c:	e09f      	b.n	800897e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800883e:	f7fb fe57 	bl	80044f0 <HAL_GetTick>
 8008842:	0002      	movs	r2, r0
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	1ad3      	subs	r3, r2, r3
 8008848:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800884a:	429a      	cmp	r2, r3
 800884c:	d302      	bcc.n	8008854 <UART_WaitOnFlagUntilTimeout+0x30>
 800884e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008850:	2b00      	cmp	r3, #0
 8008852:	d13d      	bne.n	80088d0 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008854:	f3ef 8310 	mrs	r3, PRIMASK
 8008858:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800885a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800885c:	647b      	str	r3, [r7, #68]	; 0x44
 800885e:	2301      	movs	r3, #1
 8008860:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008864:	f383 8810 	msr	PRIMASK, r3
}
 8008868:	46c0      	nop			; (mov r8, r8)
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681a      	ldr	r2, [r3, #0]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	494c      	ldr	r1, [pc, #304]	; (80089a8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8008876:	400a      	ands	r2, r1
 8008878:	601a      	str	r2, [r3, #0]
 800887a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800887c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800887e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008880:	f383 8810 	msr	PRIMASK, r3
}
 8008884:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008886:	f3ef 8310 	mrs	r3, PRIMASK
 800888a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800888c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800888e:	643b      	str	r3, [r7, #64]	; 0x40
 8008890:	2301      	movs	r3, #1
 8008892:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008896:	f383 8810 	msr	PRIMASK, r3
}
 800889a:	46c0      	nop			; (mov r8, r8)
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	689a      	ldr	r2, [r3, #8]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	2101      	movs	r1, #1
 80088a8:	438a      	bics	r2, r1
 80088aa:	609a      	str	r2, [r3, #8]
 80088ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088b2:	f383 8810 	msr	PRIMASK, r3
}
 80088b6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2220      	movs	r2, #32
 80088bc:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	2220      	movs	r2, #32
 80088c2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2274      	movs	r2, #116	; 0x74
 80088c8:	2100      	movs	r1, #0
 80088ca:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80088cc:	2303      	movs	r3, #3
 80088ce:	e067      	b.n	80089a0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	2204      	movs	r2, #4
 80088d8:	4013      	ands	r3, r2
 80088da:	d050      	beq.n	800897e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	69da      	ldr	r2, [r3, #28]
 80088e2:	2380      	movs	r3, #128	; 0x80
 80088e4:	011b      	lsls	r3, r3, #4
 80088e6:	401a      	ands	r2, r3
 80088e8:	2380      	movs	r3, #128	; 0x80
 80088ea:	011b      	lsls	r3, r3, #4
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d146      	bne.n	800897e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	2280      	movs	r2, #128	; 0x80
 80088f6:	0112      	lsls	r2, r2, #4
 80088f8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088fa:	f3ef 8310 	mrs	r3, PRIMASK
 80088fe:	613b      	str	r3, [r7, #16]
  return(result);
 8008900:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008902:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008904:	2301      	movs	r3, #1
 8008906:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	f383 8810 	msr	PRIMASK, r3
}
 800890e:	46c0      	nop			; (mov r8, r8)
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	681a      	ldr	r2, [r3, #0]
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4923      	ldr	r1, [pc, #140]	; (80089a8 <UART_WaitOnFlagUntilTimeout+0x184>)
 800891c:	400a      	ands	r2, r1
 800891e:	601a      	str	r2, [r3, #0]
 8008920:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008922:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008924:	69bb      	ldr	r3, [r7, #24]
 8008926:	f383 8810 	msr	PRIMASK, r3
}
 800892a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800892c:	f3ef 8310 	mrs	r3, PRIMASK
 8008930:	61fb      	str	r3, [r7, #28]
  return(result);
 8008932:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008934:	64bb      	str	r3, [r7, #72]	; 0x48
 8008936:	2301      	movs	r3, #1
 8008938:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800893a:	6a3b      	ldr	r3, [r7, #32]
 800893c:	f383 8810 	msr	PRIMASK, r3
}
 8008940:	46c0      	nop			; (mov r8, r8)
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	689a      	ldr	r2, [r3, #8]
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	2101      	movs	r1, #1
 800894e:	438a      	bics	r2, r1
 8008950:	609a      	str	r2, [r3, #8]
 8008952:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008954:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008958:	f383 8810 	msr	PRIMASK, r3
}
 800895c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2220      	movs	r2, #32
 8008962:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2220      	movs	r2, #32
 8008968:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2280      	movs	r2, #128	; 0x80
 800896e:	2120      	movs	r1, #32
 8008970:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2274      	movs	r2, #116	; 0x74
 8008976:	2100      	movs	r1, #0
 8008978:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800897a:	2303      	movs	r3, #3
 800897c:	e010      	b.n	80089a0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	69db      	ldr	r3, [r3, #28]
 8008984:	68ba      	ldr	r2, [r7, #8]
 8008986:	4013      	ands	r3, r2
 8008988:	68ba      	ldr	r2, [r7, #8]
 800898a:	1ad3      	subs	r3, r2, r3
 800898c:	425a      	negs	r2, r3
 800898e:	4153      	adcs	r3, r2
 8008990:	b2db      	uxtb	r3, r3
 8008992:	001a      	movs	r2, r3
 8008994:	1dfb      	adds	r3, r7, #7
 8008996:	781b      	ldrb	r3, [r3, #0]
 8008998:	429a      	cmp	r2, r3
 800899a:	d100      	bne.n	800899e <UART_WaitOnFlagUntilTimeout+0x17a>
 800899c:	e74b      	b.n	8008836 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	0018      	movs	r0, r3
 80089a2:	46bd      	mov	sp, r7
 80089a4:	b014      	add	sp, #80	; 0x50
 80089a6:	bd80      	pop	{r7, pc}
 80089a8:	fffffe5f 	.word	0xfffffe5f

080089ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b08c      	sub	sp, #48	; 0x30
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	60f8      	str	r0, [r7, #12]
 80089b4:	60b9      	str	r1, [r7, #8]
 80089b6:	1dbb      	adds	r3, r7, #6
 80089b8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	68ba      	ldr	r2, [r7, #8]
 80089be:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	1dba      	adds	r2, r7, #6
 80089c4:	2158      	movs	r1, #88	; 0x58
 80089c6:	8812      	ldrh	r2, [r2, #0]
 80089c8:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	1dba      	adds	r2, r7, #6
 80089ce:	215a      	movs	r1, #90	; 0x5a
 80089d0:	8812      	ldrh	r2, [r2, #0]
 80089d2:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2200      	movs	r2, #0
 80089d8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	689a      	ldr	r2, [r3, #8]
 80089de:	2380      	movs	r3, #128	; 0x80
 80089e0:	015b      	lsls	r3, r3, #5
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d10d      	bne.n	8008a02 <UART_Start_Receive_IT+0x56>
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d104      	bne.n	80089f8 <UART_Start_Receive_IT+0x4c>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	225c      	movs	r2, #92	; 0x5c
 80089f2:	4943      	ldr	r1, [pc, #268]	; (8008b00 <UART_Start_Receive_IT+0x154>)
 80089f4:	5299      	strh	r1, [r3, r2]
 80089f6:	e02e      	b.n	8008a56 <UART_Start_Receive_IT+0xaa>
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	225c      	movs	r2, #92	; 0x5c
 80089fc:	21ff      	movs	r1, #255	; 0xff
 80089fe:	5299      	strh	r1, [r3, r2]
 8008a00:	e029      	b.n	8008a56 <UART_Start_Receive_IT+0xaa>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	689b      	ldr	r3, [r3, #8]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d10d      	bne.n	8008a26 <UART_Start_Receive_IT+0x7a>
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	691b      	ldr	r3, [r3, #16]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d104      	bne.n	8008a1c <UART_Start_Receive_IT+0x70>
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	225c      	movs	r2, #92	; 0x5c
 8008a16:	21ff      	movs	r1, #255	; 0xff
 8008a18:	5299      	strh	r1, [r3, r2]
 8008a1a:	e01c      	b.n	8008a56 <UART_Start_Receive_IT+0xaa>
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	225c      	movs	r2, #92	; 0x5c
 8008a20:	217f      	movs	r1, #127	; 0x7f
 8008a22:	5299      	strh	r1, [r3, r2]
 8008a24:	e017      	b.n	8008a56 <UART_Start_Receive_IT+0xaa>
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	689a      	ldr	r2, [r3, #8]
 8008a2a:	2380      	movs	r3, #128	; 0x80
 8008a2c:	055b      	lsls	r3, r3, #21
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	d10d      	bne.n	8008a4e <UART_Start_Receive_IT+0xa2>
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d104      	bne.n	8008a44 <UART_Start_Receive_IT+0x98>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	225c      	movs	r2, #92	; 0x5c
 8008a3e:	217f      	movs	r1, #127	; 0x7f
 8008a40:	5299      	strh	r1, [r3, r2]
 8008a42:	e008      	b.n	8008a56 <UART_Start_Receive_IT+0xaa>
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	225c      	movs	r2, #92	; 0x5c
 8008a48:	213f      	movs	r1, #63	; 0x3f
 8008a4a:	5299      	strh	r1, [r3, r2]
 8008a4c:	e003      	b.n	8008a56 <UART_Start_Receive_IT+0xaa>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	225c      	movs	r2, #92	; 0x5c
 8008a52:	2100      	movs	r1, #0
 8008a54:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2280      	movs	r2, #128	; 0x80
 8008a5a:	2100      	movs	r1, #0
 8008a5c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2222      	movs	r2, #34	; 0x22
 8008a62:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a64:	f3ef 8310 	mrs	r3, PRIMASK
 8008a68:	61fb      	str	r3, [r7, #28]
  return(result);
 8008a6a:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a6e:	2301      	movs	r3, #1
 8008a70:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a72:	6a3b      	ldr	r3, [r7, #32]
 8008a74:	f383 8810 	msr	PRIMASK, r3
}
 8008a78:	46c0      	nop			; (mov r8, r8)
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	689a      	ldr	r2, [r3, #8]
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2101      	movs	r1, #1
 8008a86:	430a      	orrs	r2, r1
 8008a88:	609a      	str	r2, [r3, #8]
 8008a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a8c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a90:	f383 8810 	msr	PRIMASK, r3
}
 8008a94:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	689a      	ldr	r2, [r3, #8]
 8008a9a:	2380      	movs	r3, #128	; 0x80
 8008a9c:	015b      	lsls	r3, r3, #5
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d107      	bne.n	8008ab2 <UART_Start_Receive_IT+0x106>
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	691b      	ldr	r3, [r3, #16]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d103      	bne.n	8008ab2 <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	4a15      	ldr	r2, [pc, #84]	; (8008b04 <UART_Start_Receive_IT+0x158>)
 8008aae:	665a      	str	r2, [r3, #100]	; 0x64
 8008ab0:	e002      	b.n	8008ab8 <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	4a14      	ldr	r2, [pc, #80]	; (8008b08 <UART_Start_Receive_IT+0x15c>)
 8008ab6:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2274      	movs	r2, #116	; 0x74
 8008abc:	2100      	movs	r1, #0
 8008abe:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ac0:	f3ef 8310 	mrs	r3, PRIMASK
 8008ac4:	613b      	str	r3, [r7, #16]
  return(result);
 8008ac6:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008ac8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008aca:	2301      	movs	r3, #1
 8008acc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	f383 8810 	msr	PRIMASK, r3
}
 8008ad4:	46c0      	nop			; (mov r8, r8)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	681a      	ldr	r2, [r3, #0]
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2190      	movs	r1, #144	; 0x90
 8008ae2:	0049      	lsls	r1, r1, #1
 8008ae4:	430a      	orrs	r2, r1
 8008ae6:	601a      	str	r2, [r3, #0]
 8008ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008aec:	69bb      	ldr	r3, [r7, #24]
 8008aee:	f383 8810 	msr	PRIMASK, r3
}
 8008af2:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 8008af4:	2300      	movs	r3, #0
}
 8008af6:	0018      	movs	r0, r3
 8008af8:	46bd      	mov	sp, r7
 8008afa:	b00c      	add	sp, #48	; 0x30
 8008afc:	bd80      	pop	{r7, pc}
 8008afe:	46c0      	nop			; (mov r8, r8)
 8008b00:	000001ff 	.word	0x000001ff
 8008b04:	08008f2d 	.word	0x08008f2d
 8008b08:	08008dc5 	.word	0x08008dc5

08008b0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b08e      	sub	sp, #56	; 0x38
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b14:	f3ef 8310 	mrs	r3, PRIMASK
 8008b18:	617b      	str	r3, [r7, #20]
  return(result);
 8008b1a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b1c:	637b      	str	r3, [r7, #52]	; 0x34
 8008b1e:	2301      	movs	r3, #1
 8008b20:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b22:	69bb      	ldr	r3, [r7, #24]
 8008b24:	f383 8810 	msr	PRIMASK, r3
}
 8008b28:	46c0      	nop			; (mov r8, r8)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	681a      	ldr	r2, [r3, #0]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4925      	ldr	r1, [pc, #148]	; (8008bcc <UART_EndRxTransfer+0xc0>)
 8008b36:	400a      	ands	r2, r1
 8008b38:	601a      	str	r2, [r3, #0]
 8008b3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	f383 8810 	msr	PRIMASK, r3
}
 8008b44:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b46:	f3ef 8310 	mrs	r3, PRIMASK
 8008b4a:	623b      	str	r3, [r7, #32]
  return(result);
 8008b4c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b4e:	633b      	str	r3, [r7, #48]	; 0x30
 8008b50:	2301      	movs	r3, #1
 8008b52:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b56:	f383 8810 	msr	PRIMASK, r3
}
 8008b5a:	46c0      	nop			; (mov r8, r8)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	689a      	ldr	r2, [r3, #8]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2101      	movs	r1, #1
 8008b68:	438a      	bics	r2, r1
 8008b6a:	609a      	str	r2, [r3, #8]
 8008b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b6e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b72:	f383 8810 	msr	PRIMASK, r3
}
 8008b76:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b7c:	2b01      	cmp	r3, #1
 8008b7e:	d118      	bne.n	8008bb2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b80:	f3ef 8310 	mrs	r3, PRIMASK
 8008b84:	60bb      	str	r3, [r7, #8]
  return(result);
 8008b86:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f383 8810 	msr	PRIMASK, r3
}
 8008b94:	46c0      	nop			; (mov r8, r8)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	2110      	movs	r1, #16
 8008ba2:	438a      	bics	r2, r1
 8008ba4:	601a      	str	r2, [r3, #0]
 8008ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ba8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	f383 8810 	msr	PRIMASK, r3
}
 8008bb0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2220      	movs	r2, #32
 8008bb6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008bc4:	46c0      	nop			; (mov r8, r8)
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	b00e      	add	sp, #56	; 0x38
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	fffffedf 	.word	0xfffffedf

08008bd0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b084      	sub	sp, #16
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bdc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	225a      	movs	r2, #90	; 0x5a
 8008be2:	2100      	movs	r1, #0
 8008be4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2252      	movs	r2, #82	; 0x52
 8008bea:	2100      	movs	r1, #0
 8008bec:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	0018      	movs	r0, r3
 8008bf2:	f7ff fb97 	bl	8008324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008bf6:	46c0      	nop			; (mov r8, r8)
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	b004      	add	sp, #16
 8008bfc:	bd80      	pop	{r7, pc}

08008bfe <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008bfe:	b580      	push	{r7, lr}
 8008c00:	b08a      	sub	sp, #40	; 0x28
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008c0a:	2b21      	cmp	r3, #33	; 0x21
 8008c0c:	d14d      	bne.n	8008caa <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2252      	movs	r2, #82	; 0x52
 8008c12:	5a9b      	ldrh	r3, [r3, r2]
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d132      	bne.n	8008c80 <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c1a:	f3ef 8310 	mrs	r3, PRIMASK
 8008c1e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c20:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008c22:	627b      	str	r3, [r7, #36]	; 0x24
 8008c24:	2301      	movs	r3, #1
 8008c26:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f383 8810 	msr	PRIMASK, r3
}
 8008c2e:	46c0      	nop			; (mov r8, r8)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	2180      	movs	r1, #128	; 0x80
 8008c3c:	438a      	bics	r2, r1
 8008c3e:	601a      	str	r2, [r3, #0]
 8008c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	f383 8810 	msr	PRIMASK, r3
}
 8008c4a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c4c:	f3ef 8310 	mrs	r3, PRIMASK
 8008c50:	617b      	str	r3, [r7, #20]
  return(result);
 8008c52:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c54:	623b      	str	r3, [r7, #32]
 8008c56:	2301      	movs	r3, #1
 8008c58:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	f383 8810 	msr	PRIMASK, r3
}
 8008c60:	46c0      	nop			; (mov r8, r8)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	2140      	movs	r1, #64	; 0x40
 8008c6e:	430a      	orrs	r2, r1
 8008c70:	601a      	str	r2, [r3, #0]
 8008c72:	6a3b      	ldr	r3, [r7, #32]
 8008c74:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c76:	69fb      	ldr	r3, [r7, #28]
 8008c78:	f383 8810 	msr	PRIMASK, r3
}
 8008c7c:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008c7e:	e014      	b.n	8008caa <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c84:	781a      	ldrb	r2, [r3, #0]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	b292      	uxth	r2, r2
 8008c8c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c92:	1c5a      	adds	r2, r3, #1
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2252      	movs	r2, #82	; 0x52
 8008c9c:	5a9b      	ldrh	r3, [r3, r2]
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	3b01      	subs	r3, #1
 8008ca2:	b299      	uxth	r1, r3
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2252      	movs	r2, #82	; 0x52
 8008ca8:	5299      	strh	r1, [r3, r2]
}
 8008caa:	46c0      	nop			; (mov r8, r8)
 8008cac:	46bd      	mov	sp, r7
 8008cae:	b00a      	add	sp, #40	; 0x28
 8008cb0:	bd80      	pop	{r7, pc}

08008cb2 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008cb2:	b580      	push	{r7, lr}
 8008cb4:	b08c      	sub	sp, #48	; 0x30
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008cbe:	2b21      	cmp	r3, #33	; 0x21
 8008cc0:	d151      	bne.n	8008d66 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2252      	movs	r2, #82	; 0x52
 8008cc6:	5a9b      	ldrh	r3, [r3, r2]
 8008cc8:	b29b      	uxth	r3, r3
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d132      	bne.n	8008d34 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cce:	f3ef 8310 	mrs	r3, PRIMASK
 8008cd2:	60fb      	str	r3, [r7, #12]
  return(result);
 8008cd4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008cd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8008cd8:	2301      	movs	r3, #1
 8008cda:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	f383 8810 	msr	PRIMASK, r3
}
 8008ce2:	46c0      	nop			; (mov r8, r8)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	2180      	movs	r1, #128	; 0x80
 8008cf0:	438a      	bics	r2, r1
 8008cf2:	601a      	str	r2, [r3, #0]
 8008cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cf6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	f383 8810 	msr	PRIMASK, r3
}
 8008cfe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d00:	f3ef 8310 	mrs	r3, PRIMASK
 8008d04:	61bb      	str	r3, [r7, #24]
  return(result);
 8008d06:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d08:	627b      	str	r3, [r7, #36]	; 0x24
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	f383 8810 	msr	PRIMASK, r3
}
 8008d14:	46c0      	nop			; (mov r8, r8)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	681a      	ldr	r2, [r3, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	2140      	movs	r1, #64	; 0x40
 8008d22:	430a      	orrs	r2, r1
 8008d24:	601a      	str	r2, [r3, #0]
 8008d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d28:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d2a:	6a3b      	ldr	r3, [r7, #32]
 8008d2c:	f383 8810 	msr	PRIMASK, r3
}
 8008d30:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008d32:	e018      	b.n	8008d66 <UART_TxISR_16BIT+0xb4>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d38:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d3c:	881a      	ldrh	r2, [r3, #0]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	05d2      	lsls	r2, r2, #23
 8008d44:	0dd2      	lsrs	r2, r2, #23
 8008d46:	b292      	uxth	r2, r2
 8008d48:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d4e:	1c9a      	adds	r2, r3, #2
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2252      	movs	r2, #82	; 0x52
 8008d58:	5a9b      	ldrh	r3, [r3, r2]
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	3b01      	subs	r3, #1
 8008d5e:	b299      	uxth	r1, r3
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2252      	movs	r2, #82	; 0x52
 8008d64:	5299      	strh	r1, [r3, r2]
}
 8008d66:	46c0      	nop			; (mov r8, r8)
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	b00c      	add	sp, #48	; 0x30
 8008d6c:	bd80      	pop	{r7, pc}

08008d6e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b086      	sub	sp, #24
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d76:	f3ef 8310 	mrs	r3, PRIMASK
 8008d7a:	60bb      	str	r3, [r7, #8]
  return(result);
 8008d7c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d7e:	617b      	str	r3, [r7, #20]
 8008d80:	2301      	movs	r3, #1
 8008d82:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f383 8810 	msr	PRIMASK, r3
}
 8008d8a:	46c0      	nop			; (mov r8, r8)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	2140      	movs	r1, #64	; 0x40
 8008d98:	438a      	bics	r2, r1
 8008d9a:	601a      	str	r2, [r3, #0]
 8008d9c:	697b      	ldr	r3, [r7, #20]
 8008d9e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	f383 8810 	msr	PRIMASK, r3
}
 8008da6:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2220      	movs	r2, #32
 8008dac:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	0018      	movs	r0, r3
 8008db8:	f7ff faac 	bl	8008314 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dbc:	46c0      	nop			; (mov r8, r8)
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	b006      	add	sp, #24
 8008dc2:	bd80      	pop	{r7, pc}

08008dc4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b090      	sub	sp, #64	; 0x40
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008dcc:	203e      	movs	r0, #62	; 0x3e
 8008dce:	183b      	adds	r3, r7, r0
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	215c      	movs	r1, #92	; 0x5c
 8008dd4:	5a52      	ldrh	r2, [r2, r1]
 8008dd6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ddc:	2b22      	cmp	r3, #34	; 0x22
 8008dde:	d000      	beq.n	8008de2 <UART_RxISR_8BIT+0x1e>
 8008de0:	e095      	b.n	8008f0e <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	213c      	movs	r1, #60	; 0x3c
 8008de8:	187b      	adds	r3, r7, r1
 8008dea:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8008dec:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008dee:	187b      	adds	r3, r7, r1
 8008df0:	881b      	ldrh	r3, [r3, #0]
 8008df2:	b2da      	uxtb	r2, r3
 8008df4:	183b      	adds	r3, r7, r0
 8008df6:	881b      	ldrh	r3, [r3, #0]
 8008df8:	b2d9      	uxtb	r1, r3
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dfe:	400a      	ands	r2, r1
 8008e00:	b2d2      	uxtb	r2, r2
 8008e02:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e08:	1c5a      	adds	r2, r3, #1
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	225a      	movs	r2, #90	; 0x5a
 8008e12:	5a9b      	ldrh	r3, [r3, r2]
 8008e14:	b29b      	uxth	r3, r3
 8008e16:	3b01      	subs	r3, #1
 8008e18:	b299      	uxth	r1, r3
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	225a      	movs	r2, #90	; 0x5a
 8008e1e:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	225a      	movs	r2, #90	; 0x5a
 8008e24:	5a9b      	ldrh	r3, [r3, r2]
 8008e26:	b29b      	uxth	r3, r3
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d178      	bne.n	8008f1e <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e2c:	f3ef 8310 	mrs	r3, PRIMASK
 8008e30:	61bb      	str	r3, [r7, #24]
  return(result);
 8008e32:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e34:	63bb      	str	r3, [r7, #56]	; 0x38
 8008e36:	2301      	movs	r3, #1
 8008e38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	f383 8810 	msr	PRIMASK, r3
}
 8008e40:	46c0      	nop			; (mov r8, r8)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	681a      	ldr	r2, [r3, #0]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4936      	ldr	r1, [pc, #216]	; (8008f28 <UART_RxISR_8BIT+0x164>)
 8008e4e:	400a      	ands	r2, r1
 8008e50:	601a      	str	r2, [r3, #0]
 8008e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e54:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e56:	6a3b      	ldr	r3, [r7, #32]
 8008e58:	f383 8810 	msr	PRIMASK, r3
}
 8008e5c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e5e:	f3ef 8310 	mrs	r3, PRIMASK
 8008e62:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e66:	637b      	str	r3, [r7, #52]	; 0x34
 8008e68:	2301      	movs	r3, #1
 8008e6a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e6e:	f383 8810 	msr	PRIMASK, r3
}
 8008e72:	46c0      	nop			; (mov r8, r8)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	689a      	ldr	r2, [r3, #8]
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	2101      	movs	r1, #1
 8008e80:	438a      	bics	r2, r1
 8008e82:	609a      	str	r2, [r3, #8]
 8008e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e8a:	f383 8810 	msr	PRIMASK, r3
}
 8008e8e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2220      	movs	r2, #32
 8008e94:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d12f      	bne.n	8008f04 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008eaa:	f3ef 8310 	mrs	r3, PRIMASK
 8008eae:	60fb      	str	r3, [r7, #12]
  return(result);
 8008eb0:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008eb2:	633b      	str	r3, [r7, #48]	; 0x30
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	f383 8810 	msr	PRIMASK, r3
}
 8008ebe:	46c0      	nop			; (mov r8, r8)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	2110      	movs	r1, #16
 8008ecc:	438a      	bics	r2, r1
 8008ece:	601a      	str	r2, [r3, #0]
 8008ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	f383 8810 	msr	PRIMASK, r3
}
 8008eda:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	69db      	ldr	r3, [r3, #28]
 8008ee2:	2210      	movs	r2, #16
 8008ee4:	4013      	ands	r3, r2
 8008ee6:	2b10      	cmp	r3, #16
 8008ee8:	d103      	bne.n	8008ef2 <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	2210      	movs	r2, #16
 8008ef0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2258      	movs	r2, #88	; 0x58
 8008ef6:	5a9a      	ldrh	r2, [r3, r2]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	0011      	movs	r1, r2
 8008efc:	0018      	movs	r0, r3
 8008efe:	f7ff fa19 	bl	8008334 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f02:	e00c      	b.n	8008f1e <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	0018      	movs	r0, r3
 8008f08:	f7fa fec4 	bl	8003c94 <HAL_UART_RxCpltCallback>
}
 8008f0c:	e007      	b.n	8008f1e <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	699a      	ldr	r2, [r3, #24]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	2108      	movs	r1, #8
 8008f1a:	430a      	orrs	r2, r1
 8008f1c:	619a      	str	r2, [r3, #24]
}
 8008f1e:	46c0      	nop			; (mov r8, r8)
 8008f20:	46bd      	mov	sp, r7
 8008f22:	b010      	add	sp, #64	; 0x40
 8008f24:	bd80      	pop	{r7, pc}
 8008f26:	46c0      	nop			; (mov r8, r8)
 8008f28:	fffffedf 	.word	0xfffffedf

08008f2c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b090      	sub	sp, #64	; 0x40
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008f34:	203e      	movs	r0, #62	; 0x3e
 8008f36:	183b      	adds	r3, r7, r0
 8008f38:	687a      	ldr	r2, [r7, #4]
 8008f3a:	215c      	movs	r1, #92	; 0x5c
 8008f3c:	5a52      	ldrh	r2, [r2, r1]
 8008f3e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f44:	2b22      	cmp	r3, #34	; 0x22
 8008f46:	d000      	beq.n	8008f4a <UART_RxISR_16BIT+0x1e>
 8008f48:	e095      	b.n	8009076 <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681a      	ldr	r2, [r3, #0]
 8008f4e:	213c      	movs	r1, #60	; 0x3c
 8008f50:	187b      	adds	r3, r7, r1
 8008f52:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8008f54:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f5a:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8008f5c:	187b      	adds	r3, r7, r1
 8008f5e:	183a      	adds	r2, r7, r0
 8008f60:	881b      	ldrh	r3, [r3, #0]
 8008f62:	8812      	ldrh	r2, [r2, #0]
 8008f64:	4013      	ands	r3, r2
 8008f66:	b29a      	uxth	r2, r3
 8008f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f6a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f70:	1c9a      	adds	r2, r3, #2
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	225a      	movs	r2, #90	; 0x5a
 8008f7a:	5a9b      	ldrh	r3, [r3, r2]
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	3b01      	subs	r3, #1
 8008f80:	b299      	uxth	r1, r3
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	225a      	movs	r2, #90	; 0x5a
 8008f86:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	225a      	movs	r2, #90	; 0x5a
 8008f8c:	5a9b      	ldrh	r3, [r3, r2]
 8008f8e:	b29b      	uxth	r3, r3
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d178      	bne.n	8009086 <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f94:	f3ef 8310 	mrs	r3, PRIMASK
 8008f98:	617b      	str	r3, [r7, #20]
  return(result);
 8008f9a:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f9c:	637b      	str	r3, [r7, #52]	; 0x34
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fa2:	69bb      	ldr	r3, [r7, #24]
 8008fa4:	f383 8810 	msr	PRIMASK, r3
}
 8008fa8:	46c0      	nop			; (mov r8, r8)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4936      	ldr	r1, [pc, #216]	; (8009090 <UART_RxISR_16BIT+0x164>)
 8008fb6:	400a      	ands	r2, r1
 8008fb8:	601a      	str	r2, [r3, #0]
 8008fba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fbc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fbe:	69fb      	ldr	r3, [r7, #28]
 8008fc0:	f383 8810 	msr	PRIMASK, r3
}
 8008fc4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fc6:	f3ef 8310 	mrs	r3, PRIMASK
 8008fca:	623b      	str	r3, [r7, #32]
  return(result);
 8008fcc:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fce:	633b      	str	r3, [r7, #48]	; 0x30
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd6:	f383 8810 	msr	PRIMASK, r3
}
 8008fda:	46c0      	nop			; (mov r8, r8)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	689a      	ldr	r2, [r3, #8]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2101      	movs	r1, #1
 8008fe8:	438a      	bics	r2, r1
 8008fea:	609a      	str	r2, [r3, #8]
 8008fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fee:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff2:	f383 8810 	msr	PRIMASK, r3
}
 8008ff6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2220      	movs	r2, #32
 8008ffc:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009008:	2b01      	cmp	r3, #1
 800900a:	d12f      	bne.n	800906c <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009012:	f3ef 8310 	mrs	r3, PRIMASK
 8009016:	60bb      	str	r3, [r7, #8]
  return(result);
 8009018:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800901a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800901c:	2301      	movs	r3, #1
 800901e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f383 8810 	msr	PRIMASK, r3
}
 8009026:	46c0      	nop			; (mov r8, r8)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	681a      	ldr	r2, [r3, #0]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	2110      	movs	r1, #16
 8009034:	438a      	bics	r2, r1
 8009036:	601a      	str	r2, [r3, #0]
 8009038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800903a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800903c:	693b      	ldr	r3, [r7, #16]
 800903e:	f383 8810 	msr	PRIMASK, r3
}
 8009042:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	69db      	ldr	r3, [r3, #28]
 800904a:	2210      	movs	r2, #16
 800904c:	4013      	ands	r3, r2
 800904e:	2b10      	cmp	r3, #16
 8009050:	d103      	bne.n	800905a <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	2210      	movs	r2, #16
 8009058:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2258      	movs	r2, #88	; 0x58
 800905e:	5a9a      	ldrh	r2, [r3, r2]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	0011      	movs	r1, r2
 8009064:	0018      	movs	r0, r3
 8009066:	f7ff f965 	bl	8008334 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800906a:	e00c      	b.n	8009086 <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	0018      	movs	r0, r3
 8009070:	f7fa fe10 	bl	8003c94 <HAL_UART_RxCpltCallback>
}
 8009074:	e007      	b.n	8009086 <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	699a      	ldr	r2, [r3, #24]
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	2108      	movs	r1, #8
 8009082:	430a      	orrs	r2, r1
 8009084:	619a      	str	r2, [r3, #24]
}
 8009086:	46c0      	nop			; (mov r8, r8)
 8009088:	46bd      	mov	sp, r7
 800908a:	b010      	add	sp, #64	; 0x40
 800908c:	bd80      	pop	{r7, pc}
 800908e:	46c0      	nop			; (mov r8, r8)
 8009090:	fffffedf 	.word	0xfffffedf

08009094 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009098:	4a06      	ldr	r2, [pc, #24]	; (80090b4 <MX_FATFS_Init+0x20>)
 800909a:	4b07      	ldr	r3, [pc, #28]	; (80090b8 <MX_FATFS_Init+0x24>)
 800909c:	0011      	movs	r1, r2
 800909e:	0018      	movs	r0, r3
 80090a0:	f003 fb56 	bl	800c750 <FATFS_LinkDriver>
 80090a4:	0003      	movs	r3, r0
 80090a6:	001a      	movs	r2, r3
 80090a8:	4b04      	ldr	r3, [pc, #16]	; (80090bc <MX_FATFS_Init+0x28>)
 80090aa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80090ac:	46c0      	nop			; (mov r8, r8)
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	46c0      	nop			; (mov r8, r8)
 80090b4:	20002704 	.word	0x20002704
 80090b8:	2000000c 	.word	0x2000000c
 80090bc:	20002700 	.word	0x20002700

080090c0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80090c4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80090c6:	0018      	movs	r0, r3
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b082      	sub	sp, #8
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	0002      	movs	r2, r0
 80090d4:	1dfb      	adds	r3, r7, #7
 80090d6:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_initialize (pdrv);
 80090d8:	1dfb      	adds	r3, r7, #7
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	0018      	movs	r0, r3
 80090de:	f004 fec5 	bl	800de6c <SD_disk_initialize>
 80090e2:	0003      	movs	r3, r0
  /* USER CODE END INIT */
}
 80090e4:	0018      	movs	r0, r3
 80090e6:	46bd      	mov	sp, r7
 80090e8:	b002      	add	sp, #8
 80090ea:	bd80      	pop	{r7, pc}

080090ec <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b082      	sub	sp, #8
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	0002      	movs	r2, r0
 80090f4:	1dfb      	adds	r3, r7, #7
 80090f6:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_status (pdrv);
 80090f8:	1dfb      	adds	r3, r7, #7
 80090fa:	781b      	ldrb	r3, [r3, #0]
 80090fc:	0018      	movs	r0, r3
 80090fe:	f004 ffd1 	bl	800e0a4 <SD_disk_status>
 8009102:	0003      	movs	r3, r0
  /* USER CODE END STATUS */
}
 8009104:	0018      	movs	r0, r3
 8009106:	46bd      	mov	sp, r7
 8009108:	b002      	add	sp, #8
 800910a:	bd80      	pop	{r7, pc}

0800910c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800910c:	b5b0      	push	{r4, r5, r7, lr}
 800910e:	b084      	sub	sp, #16
 8009110:	af00      	add	r7, sp, #0
 8009112:	60b9      	str	r1, [r7, #8]
 8009114:	607a      	str	r2, [r7, #4]
 8009116:	603b      	str	r3, [r7, #0]
 8009118:	250f      	movs	r5, #15
 800911a:	197b      	adds	r3, r7, r5
 800911c:	1c02      	adds	r2, r0, #0
 800911e:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 8009120:	683c      	ldr	r4, [r7, #0]
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	68b9      	ldr	r1, [r7, #8]
 8009126:	197b      	adds	r3, r7, r5
 8009128:	7818      	ldrb	r0, [r3, #0]
 800912a:	0023      	movs	r3, r4
 800912c:	f004 ffd0 	bl	800e0d0 <SD_disk_read>
 8009130:	0003      	movs	r3, r0
  /* USER CODE END READ */
}
 8009132:	0018      	movs	r0, r3
 8009134:	46bd      	mov	sp, r7
 8009136:	b004      	add	sp, #16
 8009138:	bdb0      	pop	{r4, r5, r7, pc}

0800913a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800913a:	b5b0      	push	{r4, r5, r7, lr}
 800913c:	b084      	sub	sp, #16
 800913e:	af00      	add	r7, sp, #0
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
 8009144:	603b      	str	r3, [r7, #0]
 8009146:	250f      	movs	r5, #15
 8009148:	197b      	adds	r3, r7, r5
 800914a:	1c02      	adds	r2, r0, #0
 800914c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 800914e:	683c      	ldr	r4, [r7, #0]
 8009150:	687a      	ldr	r2, [r7, #4]
 8009152:	68b9      	ldr	r1, [r7, #8]
 8009154:	197b      	adds	r3, r7, r5
 8009156:	7818      	ldrb	r0, [r3, #0]
 8009158:	0023      	movs	r3, r4
 800915a:	f005 f829 	bl	800e1b0 <SD_disk_write>
 800915e:	0003      	movs	r3, r0
  /* USER CODE END WRITE */
}
 8009160:	0018      	movs	r0, r3
 8009162:	46bd      	mov	sp, r7
 8009164:	b004      	add	sp, #16
 8009166:	bdb0      	pop	{r4, r5, r7, pc}

08009168 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b082      	sub	sp, #8
 800916c:	af00      	add	r7, sp, #0
 800916e:	603a      	str	r2, [r7, #0]
 8009170:	1dfb      	adds	r3, r7, #7
 8009172:	1c02      	adds	r2, r0, #0
 8009174:	701a      	strb	r2, [r3, #0]
 8009176:	1dbb      	adds	r3, r7, #6
 8009178:	1c0a      	adds	r2, r1, #0
 800917a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return SD_disk_ioctl (pdrv, cmd, buff);
 800917c:	683a      	ldr	r2, [r7, #0]
 800917e:	1dbb      	adds	r3, r7, #6
 8009180:	7819      	ldrb	r1, [r3, #0]
 8009182:	1dfb      	adds	r3, r7, #7
 8009184:	781b      	ldrb	r3, [r3, #0]
 8009186:	0018      	movs	r0, r3
 8009188:	f005 f89a 	bl	800e2c0 <SD_disk_ioctl>
 800918c:	0003      	movs	r3, r0
  /* USER CODE END IOCTL */
}
 800918e:	0018      	movs	r0, r3
 8009190:	46bd      	mov	sp, r7
 8009192:	b002      	add	sp, #8
 8009194:	bd80      	pop	{r7, pc}
	...

08009198 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8009198:	b5b0      	push	{r4, r5, r7, lr}
 800919a:	b084      	sub	sp, #16
 800919c:	af00      	add	r7, sp, #0
 800919e:	0002      	movs	r2, r0
 80091a0:	1dfb      	adds	r3, r7, #7
 80091a2:	701a      	strb	r2, [r3, #0]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80091a4:	1dfb      	adds	r3, r7, #7
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	4a0b      	ldr	r2, [pc, #44]	; (80091d8 <disk_status+0x40>)
 80091aa:	009b      	lsls	r3, r3, #2
 80091ac:	18d3      	adds	r3, r2, r3
 80091ae:	3304      	adds	r3, #4
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	1dfa      	adds	r2, r7, #7
 80091b6:	7812      	ldrb	r2, [r2, #0]
 80091b8:	4907      	ldr	r1, [pc, #28]	; (80091d8 <disk_status+0x40>)
 80091ba:	188a      	adds	r2, r1, r2
 80091bc:	7a12      	ldrb	r2, [r2, #8]
 80091be:	250f      	movs	r5, #15
 80091c0:	197c      	adds	r4, r7, r5
 80091c2:	0010      	movs	r0, r2
 80091c4:	4798      	blx	r3
 80091c6:	0003      	movs	r3, r0
 80091c8:	7023      	strb	r3, [r4, #0]
  return stat;
 80091ca:	197b      	adds	r3, r7, r5
 80091cc:	781b      	ldrb	r3, [r3, #0]
}
 80091ce:	0018      	movs	r0, r3
 80091d0:	46bd      	mov	sp, r7
 80091d2:	b004      	add	sp, #16
 80091d4:	bdb0      	pop	{r4, r5, r7, pc}
 80091d6:	46c0      	nop			; (mov r8, r8)
 80091d8:	20002728 	.word	0x20002728

080091dc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80091dc:	b590      	push	{r4, r7, lr}
 80091de:	b085      	sub	sp, #20
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	0002      	movs	r2, r0
 80091e4:	1dfb      	adds	r3, r7, #7
 80091e6:	701a      	strb	r2, [r3, #0]
  DSTATUS stat = RES_OK;
 80091e8:	200f      	movs	r0, #15
 80091ea:	183b      	adds	r3, r7, r0
 80091ec:	2200      	movs	r2, #0
 80091ee:	701a      	strb	r2, [r3, #0]
  
  if(disk.is_initialized[pdrv] == 0)
 80091f0:	1dfb      	adds	r3, r7, #7
 80091f2:	781b      	ldrb	r3, [r3, #0]
 80091f4:	4a10      	ldr	r2, [pc, #64]	; (8009238 <disk_initialize+0x5c>)
 80091f6:	5cd3      	ldrb	r3, [r2, r3]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d116      	bne.n	800922a <disk_initialize+0x4e>
  { 
    disk.is_initialized[pdrv] = 1;
 80091fc:	1dfb      	adds	r3, r7, #7
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	4a0d      	ldr	r2, [pc, #52]	; (8009238 <disk_initialize+0x5c>)
 8009202:	2101      	movs	r1, #1
 8009204:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009206:	1dfb      	adds	r3, r7, #7
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	4a0b      	ldr	r2, [pc, #44]	; (8009238 <disk_initialize+0x5c>)
 800920c:	009b      	lsls	r3, r3, #2
 800920e:	18d3      	adds	r3, r2, r3
 8009210:	3304      	adds	r3, #4
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	1dfa      	adds	r2, r7, #7
 8009218:	7812      	ldrb	r2, [r2, #0]
 800921a:	4907      	ldr	r1, [pc, #28]	; (8009238 <disk_initialize+0x5c>)
 800921c:	188a      	adds	r2, r1, r2
 800921e:	7a12      	ldrb	r2, [r2, #8]
 8009220:	183c      	adds	r4, r7, r0
 8009222:	0010      	movs	r0, r2
 8009224:	4798      	blx	r3
 8009226:	0003      	movs	r3, r0
 8009228:	7023      	strb	r3, [r4, #0]
  }
  return stat;
 800922a:	230f      	movs	r3, #15
 800922c:	18fb      	adds	r3, r7, r3
 800922e:	781b      	ldrb	r3, [r3, #0]
}
 8009230:	0018      	movs	r0, r3
 8009232:	46bd      	mov	sp, r7
 8009234:	b005      	add	sp, #20
 8009236:	bd90      	pop	{r4, r7, pc}
 8009238:	20002728 	.word	0x20002728

0800923c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800923c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800923e:	b087      	sub	sp, #28
 8009240:	af00      	add	r7, sp, #0
 8009242:	60b9      	str	r1, [r7, #8]
 8009244:	607a      	str	r2, [r7, #4]
 8009246:	603b      	str	r3, [r7, #0]
 8009248:	210f      	movs	r1, #15
 800924a:	187b      	adds	r3, r7, r1
 800924c:	1c02      	adds	r2, r0, #0
 800924e:	701a      	strb	r2, [r3, #0]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009250:	187b      	adds	r3, r7, r1
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	4a0c      	ldr	r2, [pc, #48]	; (8009288 <disk_read+0x4c>)
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	18d3      	adds	r3, r2, r3
 800925a:	3304      	adds	r3, #4
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	689d      	ldr	r5, [r3, #8]
 8009260:	187b      	adds	r3, r7, r1
 8009262:	781b      	ldrb	r3, [r3, #0]
 8009264:	4a08      	ldr	r2, [pc, #32]	; (8009288 <disk_read+0x4c>)
 8009266:	18d3      	adds	r3, r2, r3
 8009268:	7a18      	ldrb	r0, [r3, #8]
 800926a:	2617      	movs	r6, #23
 800926c:	19bc      	adds	r4, r7, r6
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	68b9      	ldr	r1, [r7, #8]
 8009274:	47a8      	blx	r5
 8009276:	0003      	movs	r3, r0
 8009278:	7023      	strb	r3, [r4, #0]
  return res;
 800927a:	19bb      	adds	r3, r7, r6
 800927c:	781b      	ldrb	r3, [r3, #0]
}
 800927e:	0018      	movs	r0, r3
 8009280:	46bd      	mov	sp, r7
 8009282:	b007      	add	sp, #28
 8009284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009286:	46c0      	nop			; (mov r8, r8)
 8009288:	20002728 	.word	0x20002728

0800928c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800928c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800928e:	b087      	sub	sp, #28
 8009290:	af00      	add	r7, sp, #0
 8009292:	60b9      	str	r1, [r7, #8]
 8009294:	607a      	str	r2, [r7, #4]
 8009296:	603b      	str	r3, [r7, #0]
 8009298:	210f      	movs	r1, #15
 800929a:	187b      	adds	r3, r7, r1
 800929c:	1c02      	adds	r2, r0, #0
 800929e:	701a      	strb	r2, [r3, #0]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80092a0:	187b      	adds	r3, r7, r1
 80092a2:	781b      	ldrb	r3, [r3, #0]
 80092a4:	4a0c      	ldr	r2, [pc, #48]	; (80092d8 <disk_write+0x4c>)
 80092a6:	009b      	lsls	r3, r3, #2
 80092a8:	18d3      	adds	r3, r2, r3
 80092aa:	3304      	adds	r3, #4
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	68dd      	ldr	r5, [r3, #12]
 80092b0:	187b      	adds	r3, r7, r1
 80092b2:	781b      	ldrb	r3, [r3, #0]
 80092b4:	4a08      	ldr	r2, [pc, #32]	; (80092d8 <disk_write+0x4c>)
 80092b6:	18d3      	adds	r3, r2, r3
 80092b8:	7a18      	ldrb	r0, [r3, #8]
 80092ba:	2617      	movs	r6, #23
 80092bc:	19bc      	adds	r4, r7, r6
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	68b9      	ldr	r1, [r7, #8]
 80092c4:	47a8      	blx	r5
 80092c6:	0003      	movs	r3, r0
 80092c8:	7023      	strb	r3, [r4, #0]
  return res;
 80092ca:	19bb      	adds	r3, r7, r6
 80092cc:	781b      	ldrb	r3, [r3, #0]
}
 80092ce:	0018      	movs	r0, r3
 80092d0:	46bd      	mov	sp, r7
 80092d2:	b007      	add	sp, #28
 80092d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092d6:	46c0      	nop			; (mov r8, r8)
 80092d8:	20002728 	.word	0x20002728

080092dc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80092dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092de:	b085      	sub	sp, #20
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	603a      	str	r2, [r7, #0]
 80092e4:	1dfb      	adds	r3, r7, #7
 80092e6:	1c02      	adds	r2, r0, #0
 80092e8:	701a      	strb	r2, [r3, #0]
 80092ea:	1dbb      	adds	r3, r7, #6
 80092ec:	1c0a      	adds	r2, r1, #0
 80092ee:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80092f0:	1dfb      	adds	r3, r7, #7
 80092f2:	781b      	ldrb	r3, [r3, #0]
 80092f4:	4a0c      	ldr	r2, [pc, #48]	; (8009328 <disk_ioctl+0x4c>)
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	18d3      	adds	r3, r2, r3
 80092fa:	3304      	adds	r3, #4
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	691b      	ldr	r3, [r3, #16]
 8009300:	1dfa      	adds	r2, r7, #7
 8009302:	7812      	ldrb	r2, [r2, #0]
 8009304:	4908      	ldr	r1, [pc, #32]	; (8009328 <disk_ioctl+0x4c>)
 8009306:	188a      	adds	r2, r1, r2
 8009308:	7a10      	ldrb	r0, [r2, #8]
 800930a:	260f      	movs	r6, #15
 800930c:	19bc      	adds	r4, r7, r6
 800930e:	683d      	ldr	r5, [r7, #0]
 8009310:	1dba      	adds	r2, r7, #6
 8009312:	7811      	ldrb	r1, [r2, #0]
 8009314:	002a      	movs	r2, r5
 8009316:	4798      	blx	r3
 8009318:	0003      	movs	r3, r0
 800931a:	7023      	strb	r3, [r4, #0]
  return res;
 800931c:	19bb      	adds	r3, r7, r6
 800931e:	781b      	ldrb	r3, [r3, #0]
}
 8009320:	0018      	movs	r0, r3
 8009322:	46bd      	mov	sp, r7
 8009324:	b005      	add	sp, #20
 8009326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009328:	20002728 	.word	0x20002728

0800932c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800932c:	b580      	push	{r7, lr}
 800932e:	b086      	sub	sp, #24
 8009330:	af00      	add	r7, sp, #0
 8009332:	60f8      	str	r0, [r7, #12]
 8009334:	60b9      	str	r1, [r7, #8]
 8009336:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8009340:	e007      	b.n	8009352 <mem_cpy+0x26>
		*d++ = *s++;
 8009342:	693a      	ldr	r2, [r7, #16]
 8009344:	1c53      	adds	r3, r2, #1
 8009346:	613b      	str	r3, [r7, #16]
 8009348:	697b      	ldr	r3, [r7, #20]
 800934a:	1c59      	adds	r1, r3, #1
 800934c:	6179      	str	r1, [r7, #20]
 800934e:	7812      	ldrb	r2, [r2, #0]
 8009350:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	1e5a      	subs	r2, r3, #1
 8009356:	607a      	str	r2, [r7, #4]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d1f2      	bne.n	8009342 <mem_cpy+0x16>
}
 800935c:	46c0      	nop			; (mov r8, r8)
 800935e:	46c0      	nop			; (mov r8, r8)
 8009360:	46bd      	mov	sp, r7
 8009362:	b006      	add	sp, #24
 8009364:	bd80      	pop	{r7, pc}

08009366 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009366:	b580      	push	{r7, lr}
 8009368:	b086      	sub	sp, #24
 800936a:	af00      	add	r7, sp, #0
 800936c:	60f8      	str	r0, [r7, #12]
 800936e:	60b9      	str	r1, [r7, #8]
 8009370:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8009376:	e005      	b.n	8009384 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	1c5a      	adds	r2, r3, #1
 800937c:	617a      	str	r2, [r7, #20]
 800937e:	68ba      	ldr	r2, [r7, #8]
 8009380:	b2d2      	uxtb	r2, r2
 8009382:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	1e5a      	subs	r2, r3, #1
 8009388:	607a      	str	r2, [r7, #4]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d1f4      	bne.n	8009378 <mem_set+0x12>
}
 800938e:	46c0      	nop			; (mov r8, r8)
 8009390:	46c0      	nop			; (mov r8, r8)
 8009392:	46bd      	mov	sp, r7
 8009394:	b006      	add	sp, #24
 8009396:	bd80      	pop	{r7, pc}

08009398 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8009398:	b580      	push	{r7, lr}
 800939a:	b088      	sub	sp, #32
 800939c:	af00      	add	r7, sp, #0
 800939e:	60f8      	str	r0, [r7, #12]
 80093a0:	60b9      	str	r1, [r7, #8]
 80093a2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	61fb      	str	r3, [r7, #28]
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80093ac:	2300      	movs	r3, #0
 80093ae:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80093b0:	46c0      	nop			; (mov r8, r8)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	1e5a      	subs	r2, r3, #1
 80093b6:	607a      	str	r2, [r7, #4]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d00d      	beq.n	80093d8 <mem_cmp+0x40>
 80093bc:	69fb      	ldr	r3, [r7, #28]
 80093be:	1c5a      	adds	r2, r3, #1
 80093c0:	61fa      	str	r2, [r7, #28]
 80093c2:	781b      	ldrb	r3, [r3, #0]
 80093c4:	0019      	movs	r1, r3
 80093c6:	69bb      	ldr	r3, [r7, #24]
 80093c8:	1c5a      	adds	r2, r3, #1
 80093ca:	61ba      	str	r2, [r7, #24]
 80093cc:	781b      	ldrb	r3, [r3, #0]
 80093ce:	1acb      	subs	r3, r1, r3
 80093d0:	617b      	str	r3, [r7, #20]
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d0ec      	beq.n	80093b2 <mem_cmp+0x1a>
	return r;
 80093d8:	697b      	ldr	r3, [r7, #20]
}
 80093da:	0018      	movs	r0, r3
 80093dc:	46bd      	mov	sp, r7
 80093de:	b008      	add	sp, #32
 80093e0:	bd80      	pop	{r7, pc}

080093e2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80093e2:	b580      	push	{r7, lr}
 80093e4:	b082      	sub	sp, #8
 80093e6:	af00      	add	r7, sp, #0
 80093e8:	6078      	str	r0, [r7, #4]
 80093ea:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80093ec:	e002      	b.n	80093f4 <chk_chr+0x12>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	3301      	adds	r3, #1
 80093f2:	607b      	str	r3, [r7, #4]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	781b      	ldrb	r3, [r3, #0]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d005      	beq.n	8009408 <chk_chr+0x26>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	781b      	ldrb	r3, [r3, #0]
 8009400:	001a      	movs	r2, r3
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	4293      	cmp	r3, r2
 8009406:	d1f2      	bne.n	80093ee <chk_chr+0xc>
	return *str;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	781b      	ldrb	r3, [r3, #0]
}
 800940c:	0018      	movs	r0, r3
 800940e:	46bd      	mov	sp, r7
 8009410:	b002      	add	sp, #8
 8009412:	bd80      	pop	{r7, pc}

08009414 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b084      	sub	sp, #16
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800941e:	2300      	movs	r3, #0
 8009420:	60bb      	str	r3, [r7, #8]
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	60fb      	str	r3, [r7, #12]
 8009426:	e037      	b.n	8009498 <chk_lock+0x84>
		if (Files[i].fs) {	/* Existing entry */
 8009428:	492f      	ldr	r1, [pc, #188]	; (80094e8 <chk_lock+0xd4>)
 800942a:	68fa      	ldr	r2, [r7, #12]
 800942c:	0013      	movs	r3, r2
 800942e:	005b      	lsls	r3, r3, #1
 8009430:	189b      	adds	r3, r3, r2
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	585b      	ldr	r3, [r3, r1]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d029      	beq.n	800948e <chk_lock+0x7a>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800943a:	492b      	ldr	r1, [pc, #172]	; (80094e8 <chk_lock+0xd4>)
 800943c:	68fa      	ldr	r2, [r7, #12]
 800943e:	0013      	movs	r3, r2
 8009440:	005b      	lsls	r3, r3, #1
 8009442:	189b      	adds	r3, r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	585a      	ldr	r2, [r3, r1]
 8009448:	6879      	ldr	r1, [r7, #4]
 800944a:	2380      	movs	r3, #128	; 0x80
 800944c:	015b      	lsls	r3, r3, #5
 800944e:	58cb      	ldr	r3, [r1, r3]
 8009450:	429a      	cmp	r2, r3
 8009452:	d11e      	bne.n	8009492 <chk_lock+0x7e>
				Files[i].clu == dp->sclust &&
 8009454:	4924      	ldr	r1, [pc, #144]	; (80094e8 <chk_lock+0xd4>)
 8009456:	68fa      	ldr	r2, [r7, #12]
 8009458:	0013      	movs	r3, r2
 800945a:	005b      	lsls	r3, r3, #1
 800945c:	189b      	adds	r3, r3, r2
 800945e:	009b      	lsls	r3, r3, #2
 8009460:	18cb      	adds	r3, r1, r3
 8009462:	3304      	adds	r3, #4
 8009464:	681a      	ldr	r2, [r3, #0]
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	4920      	ldr	r1, [pc, #128]	; (80094ec <chk_lock+0xd8>)
 800946a:	585b      	ldr	r3, [r3, r1]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800946c:	429a      	cmp	r2, r3
 800946e:	d110      	bne.n	8009492 <chk_lock+0x7e>
				Files[i].idx == dp->index) break;
 8009470:	491d      	ldr	r1, [pc, #116]	; (80094e8 <chk_lock+0xd4>)
 8009472:	68fa      	ldr	r2, [r7, #12]
 8009474:	0013      	movs	r3, r2
 8009476:	005b      	lsls	r3, r3, #1
 8009478:	189b      	adds	r3, r3, r2
 800947a:	009b      	lsls	r3, r3, #2
 800947c:	18cb      	adds	r3, r1, r3
 800947e:	3308      	adds	r3, #8
 8009480:	881a      	ldrh	r2, [r3, #0]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	491a      	ldr	r1, [pc, #104]	; (80094f0 <chk_lock+0xdc>)
 8009486:	5a5b      	ldrh	r3, [r3, r1]
				Files[i].clu == dp->sclust &&
 8009488:	429a      	cmp	r2, r3
 800948a:	d102      	bne.n	8009492 <chk_lock+0x7e>
				Files[i].idx == dp->index) break;
 800948c:	e007      	b.n	800949e <chk_lock+0x8a>
		} else {			/* Blank entry */
			be = 1;
 800948e:	2301      	movs	r3, #1
 8009490:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	3301      	adds	r3, #1
 8009496:	60fb      	str	r3, [r7, #12]
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	2b01      	cmp	r3, #1
 800949c:	d9c4      	bls.n	8009428 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2b02      	cmp	r3, #2
 80094a2:	d109      	bne.n	80094b8 <chk_lock+0xa4>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d102      	bne.n	80094b0 <chk_lock+0x9c>
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	2b02      	cmp	r3, #2
 80094ae:	d101      	bne.n	80094b4 <chk_lock+0xa0>
 80094b0:	2300      	movs	r3, #0
 80094b2:	e014      	b.n	80094de <chk_lock+0xca>
 80094b4:	2312      	movs	r3, #18
 80094b6:	e012      	b.n	80094de <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d10c      	bne.n	80094d8 <chk_lock+0xc4>
 80094be:	490a      	ldr	r1, [pc, #40]	; (80094e8 <chk_lock+0xd4>)
 80094c0:	68fa      	ldr	r2, [r7, #12]
 80094c2:	0013      	movs	r3, r2
 80094c4:	005b      	lsls	r3, r3, #1
 80094c6:	189b      	adds	r3, r3, r2
 80094c8:	009b      	lsls	r3, r3, #2
 80094ca:	18cb      	adds	r3, r1, r3
 80094cc:	330a      	adds	r3, #10
 80094ce:	881a      	ldrh	r2, [r3, #0]
 80094d0:	2380      	movs	r3, #128	; 0x80
 80094d2:	005b      	lsls	r3, r3, #1
 80094d4:	429a      	cmp	r2, r3
 80094d6:	d101      	bne.n	80094dc <chk_lock+0xc8>
 80094d8:	2310      	movs	r3, #16
 80094da:	e000      	b.n	80094de <chk_lock+0xca>
 80094dc:	2300      	movs	r3, #0
}
 80094de:	0018      	movs	r0, r3
 80094e0:	46bd      	mov	sp, r7
 80094e2:	b004      	add	sp, #16
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	46c0      	nop			; (mov r8, r8)
 80094e8:	20002710 	.word	0x20002710
 80094ec:	00001008 	.word	0x00001008
 80094f0:	00001006 	.word	0x00001006

080094f4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b082      	sub	sp, #8
 80094f8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80094fa:	2300      	movs	r3, #0
 80094fc:	607b      	str	r3, [r7, #4]
 80094fe:	e002      	b.n	8009506 <enq_lock+0x12>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	3301      	adds	r3, #1
 8009504:	607b      	str	r3, [r7, #4]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2b01      	cmp	r3, #1
 800950a:	d808      	bhi.n	800951e <enq_lock+0x2a>
 800950c:	4908      	ldr	r1, [pc, #32]	; (8009530 <enq_lock+0x3c>)
 800950e:	687a      	ldr	r2, [r7, #4]
 8009510:	0013      	movs	r3, r2
 8009512:	005b      	lsls	r3, r3, #1
 8009514:	189b      	adds	r3, r3, r2
 8009516:	009b      	lsls	r3, r3, #2
 8009518:	585b      	ldr	r3, [r3, r1]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d1f0      	bne.n	8009500 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	3b02      	subs	r3, #2
 8009522:	1e5a      	subs	r2, r3, #1
 8009524:	4193      	sbcs	r3, r2
 8009526:	b2db      	uxtb	r3, r3
}
 8009528:	0018      	movs	r0, r3
 800952a:	46bd      	mov	sp, r7
 800952c:	b002      	add	sp, #8
 800952e:	bd80      	pop	{r7, pc}
 8009530:	20002710 	.word	0x20002710

08009534 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800953e:	2300      	movs	r3, #0
 8009540:	60fb      	str	r3, [r7, #12]
 8009542:	e02b      	b.n	800959c <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 8009544:	4954      	ldr	r1, [pc, #336]	; (8009698 <inc_lock+0x164>)
 8009546:	68fa      	ldr	r2, [r7, #12]
 8009548:	0013      	movs	r3, r2
 800954a:	005b      	lsls	r3, r3, #1
 800954c:	189b      	adds	r3, r3, r2
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	585a      	ldr	r2, [r3, r1]
 8009552:	6879      	ldr	r1, [r7, #4]
 8009554:	2380      	movs	r3, #128	; 0x80
 8009556:	015b      	lsls	r3, r3, #5
 8009558:	58cb      	ldr	r3, [r1, r3]
 800955a:	429a      	cmp	r2, r3
 800955c:	d11b      	bne.n	8009596 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 800955e:	494e      	ldr	r1, [pc, #312]	; (8009698 <inc_lock+0x164>)
 8009560:	68fa      	ldr	r2, [r7, #12]
 8009562:	0013      	movs	r3, r2
 8009564:	005b      	lsls	r3, r3, #1
 8009566:	189b      	adds	r3, r3, r2
 8009568:	009b      	lsls	r3, r3, #2
 800956a:	18cb      	adds	r3, r1, r3
 800956c:	3304      	adds	r3, #4
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	494a      	ldr	r1, [pc, #296]	; (800969c <inc_lock+0x168>)
 8009574:	585b      	ldr	r3, [r3, r1]
		if (Files[i].fs == dp->fs &&
 8009576:	429a      	cmp	r2, r3
 8009578:	d10d      	bne.n	8009596 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800957a:	4947      	ldr	r1, [pc, #284]	; (8009698 <inc_lock+0x164>)
 800957c:	68fa      	ldr	r2, [r7, #12]
 800957e:	0013      	movs	r3, r2
 8009580:	005b      	lsls	r3, r3, #1
 8009582:	189b      	adds	r3, r3, r2
 8009584:	009b      	lsls	r3, r3, #2
 8009586:	18cb      	adds	r3, r1, r3
 8009588:	3308      	adds	r3, #8
 800958a:	881a      	ldrh	r2, [r3, #0]
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	4944      	ldr	r1, [pc, #272]	; (80096a0 <inc_lock+0x16c>)
 8009590:	5a5b      	ldrh	r3, [r3, r1]
			Files[i].clu == dp->sclust &&
 8009592:	429a      	cmp	r2, r3
 8009594:	d006      	beq.n	80095a4 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	3301      	adds	r3, #1
 800959a:	60fb      	str	r3, [r7, #12]
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d9d0      	bls.n	8009544 <inc_lock+0x10>
 80095a2:	e000      	b.n	80095a6 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 80095a4:	46c0      	nop			; (mov r8, r8)
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2b02      	cmp	r3, #2
 80095aa:	d144      	bne.n	8009636 <inc_lock+0x102>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80095ac:	2300      	movs	r3, #0
 80095ae:	60fb      	str	r3, [r7, #12]
 80095b0:	e002      	b.n	80095b8 <inc_lock+0x84>
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	3301      	adds	r3, #1
 80095b6:	60fb      	str	r3, [r7, #12]
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d808      	bhi.n	80095d0 <inc_lock+0x9c>
 80095be:	4936      	ldr	r1, [pc, #216]	; (8009698 <inc_lock+0x164>)
 80095c0:	68fa      	ldr	r2, [r7, #12]
 80095c2:	0013      	movs	r3, r2
 80095c4:	005b      	lsls	r3, r3, #1
 80095c6:	189b      	adds	r3, r3, r2
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	585b      	ldr	r3, [r3, r1]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d1f0      	bne.n	80095b2 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2b02      	cmp	r3, #2
 80095d4:	d101      	bne.n	80095da <inc_lock+0xa6>
 80095d6:	2300      	movs	r3, #0
 80095d8:	e059      	b.n	800968e <inc_lock+0x15a>
		Files[i].fs = dp->fs;
 80095da:	687a      	ldr	r2, [r7, #4]
 80095dc:	2380      	movs	r3, #128	; 0x80
 80095de:	015b      	lsls	r3, r3, #5
 80095e0:	58d0      	ldr	r0, [r2, r3]
 80095e2:	492d      	ldr	r1, [pc, #180]	; (8009698 <inc_lock+0x164>)
 80095e4:	68fa      	ldr	r2, [r7, #12]
 80095e6:	0013      	movs	r3, r2
 80095e8:	005b      	lsls	r3, r3, #1
 80095ea:	189b      	adds	r3, r3, r2
 80095ec:	009b      	lsls	r3, r3, #2
 80095ee:	5058      	str	r0, [r3, r1]
		Files[i].clu = dp->sclust;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	4a2a      	ldr	r2, [pc, #168]	; (800969c <inc_lock+0x168>)
 80095f4:	5899      	ldr	r1, [r3, r2]
 80095f6:	4828      	ldr	r0, [pc, #160]	; (8009698 <inc_lock+0x164>)
 80095f8:	68fa      	ldr	r2, [r7, #12]
 80095fa:	0013      	movs	r3, r2
 80095fc:	005b      	lsls	r3, r3, #1
 80095fe:	189b      	adds	r3, r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	18c3      	adds	r3, r0, r3
 8009604:	3304      	adds	r3, #4
 8009606:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	4a25      	ldr	r2, [pc, #148]	; (80096a0 <inc_lock+0x16c>)
 800960c:	5a98      	ldrh	r0, [r3, r2]
 800960e:	4922      	ldr	r1, [pc, #136]	; (8009698 <inc_lock+0x164>)
 8009610:	68fa      	ldr	r2, [r7, #12]
 8009612:	0013      	movs	r3, r2
 8009614:	005b      	lsls	r3, r3, #1
 8009616:	189b      	adds	r3, r3, r2
 8009618:	009b      	lsls	r3, r3, #2
 800961a:	18cb      	adds	r3, r1, r3
 800961c:	3308      	adds	r3, #8
 800961e:	1c02      	adds	r2, r0, #0
 8009620:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8009622:	491d      	ldr	r1, [pc, #116]	; (8009698 <inc_lock+0x164>)
 8009624:	68fa      	ldr	r2, [r7, #12]
 8009626:	0013      	movs	r3, r2
 8009628:	005b      	lsls	r3, r3, #1
 800962a:	189b      	adds	r3, r3, r2
 800962c:	009b      	lsls	r3, r3, #2
 800962e:	18cb      	adds	r3, r1, r3
 8009630:	330a      	adds	r3, #10
 8009632:	2200      	movs	r2, #0
 8009634:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d00c      	beq.n	8009656 <inc_lock+0x122>
 800963c:	4916      	ldr	r1, [pc, #88]	; (8009698 <inc_lock+0x164>)
 800963e:	68fa      	ldr	r2, [r7, #12]
 8009640:	0013      	movs	r3, r2
 8009642:	005b      	lsls	r3, r3, #1
 8009644:	189b      	adds	r3, r3, r2
 8009646:	009b      	lsls	r3, r3, #2
 8009648:	18cb      	adds	r3, r1, r3
 800964a:	330a      	adds	r3, #10
 800964c:	881b      	ldrh	r3, [r3, #0]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d001      	beq.n	8009656 <inc_lock+0x122>
 8009652:	2300      	movs	r3, #0
 8009654:	e01b      	b.n	800968e <inc_lock+0x15a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d10b      	bne.n	8009674 <inc_lock+0x140>
 800965c:	490e      	ldr	r1, [pc, #56]	; (8009698 <inc_lock+0x164>)
 800965e:	68fa      	ldr	r2, [r7, #12]
 8009660:	0013      	movs	r3, r2
 8009662:	005b      	lsls	r3, r3, #1
 8009664:	189b      	adds	r3, r3, r2
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	18cb      	adds	r3, r1, r3
 800966a:	330a      	adds	r3, #10
 800966c:	881b      	ldrh	r3, [r3, #0]
 800966e:	3301      	adds	r3, #1
 8009670:	b29a      	uxth	r2, r3
 8009672:	e001      	b.n	8009678 <inc_lock+0x144>
 8009674:	2380      	movs	r3, #128	; 0x80
 8009676:	005a      	lsls	r2, r3, #1
 8009678:	4807      	ldr	r0, [pc, #28]	; (8009698 <inc_lock+0x164>)
 800967a:	68f9      	ldr	r1, [r7, #12]
 800967c:	000b      	movs	r3, r1
 800967e:	005b      	lsls	r3, r3, #1
 8009680:	185b      	adds	r3, r3, r1
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	18c3      	adds	r3, r0, r3
 8009686:	330a      	adds	r3, #10
 8009688:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	3301      	adds	r3, #1
}
 800968e:	0018      	movs	r0, r3
 8009690:	46bd      	mov	sp, r7
 8009692:	b004      	add	sp, #16
 8009694:	bd80      	pop	{r7, pc}
 8009696:	46c0      	nop			; (mov r8, r8)
 8009698:	20002710 	.word	0x20002710
 800969c:	00001008 	.word	0x00001008
 80096a0:	00001006 	.word	0x00001006

080096a4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80096ac:	2300      	movs	r3, #0
 80096ae:	60fb      	str	r3, [r7, #12]
 80096b0:	e014      	b.n	80096dc <clear_lock+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80096b2:	490e      	ldr	r1, [pc, #56]	; (80096ec <clear_lock+0x48>)
 80096b4:	68fa      	ldr	r2, [r7, #12]
 80096b6:	0013      	movs	r3, r2
 80096b8:	005b      	lsls	r3, r3, #1
 80096ba:	189b      	adds	r3, r3, r2
 80096bc:	009b      	lsls	r3, r3, #2
 80096be:	585b      	ldr	r3, [r3, r1]
 80096c0:	687a      	ldr	r2, [r7, #4]
 80096c2:	429a      	cmp	r2, r3
 80096c4:	d107      	bne.n	80096d6 <clear_lock+0x32>
 80096c6:	4909      	ldr	r1, [pc, #36]	; (80096ec <clear_lock+0x48>)
 80096c8:	68fa      	ldr	r2, [r7, #12]
 80096ca:	0013      	movs	r3, r2
 80096cc:	005b      	lsls	r3, r3, #1
 80096ce:	189b      	adds	r3, r3, r2
 80096d0:	009b      	lsls	r3, r3, #2
 80096d2:	2200      	movs	r2, #0
 80096d4:	505a      	str	r2, [r3, r1]
	for (i = 0; i < _FS_LOCK; i++) {
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	3301      	adds	r3, #1
 80096da:	60fb      	str	r3, [r7, #12]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2b01      	cmp	r3, #1
 80096e0:	d9e7      	bls.n	80096b2 <clear_lock+0xe>
	}
}
 80096e2:	46c0      	nop			; (mov r8, r8)
 80096e4:	46c0      	nop			; (mov r8, r8)
 80096e6:	46bd      	mov	sp, r7
 80096e8:	b004      	add	sp, #16
 80096ea:	bd80      	pop	{r7, pc}
 80096ec:	20002710 	.word	0x20002710

080096f0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 80096f0:	b590      	push	{r4, r7, lr}
 80096f2:	b087      	sub	sp, #28
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80096f8:	240f      	movs	r4, #15
 80096fa:	193b      	adds	r3, r7, r4
 80096fc:	2200      	movs	r2, #0
 80096fe:	701a      	strb	r2, [r3, #0]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	4a22      	ldr	r2, [pc, #136]	; (800978c <sync_window+0x9c>)
 8009704:	5c9b      	ldrb	r3, [r3, r2]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d039      	beq.n	800977e <sync_window+0x8e>
		wsect = fs->winsect;	/* Current sector number */
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	4a20      	ldr	r2, [pc, #128]	; (8009790 <sync_window+0xa0>)
 800970e:	589b      	ldr	r3, [r3, r2]
 8009710:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	4a1f      	ldr	r2, [pc, #124]	; (8009794 <sync_window+0xa4>)
 8009716:	5c98      	ldrb	r0, [r3, r2]
 8009718:	6879      	ldr	r1, [r7, #4]
 800971a:	697a      	ldr	r2, [r7, #20]
 800971c:	2301      	movs	r3, #1
 800971e:	f7ff fdb5 	bl	800928c <disk_write>
 8009722:	1e03      	subs	r3, r0, #0
 8009724:	d003      	beq.n	800972e <sync_window+0x3e>
			res = FR_DISK_ERR;
 8009726:	193b      	adds	r3, r7, r4
 8009728:	2201      	movs	r2, #1
 800972a:	701a      	strb	r2, [r3, #0]
 800972c:	e027      	b.n	800977e <sync_window+0x8e>
		} else {
			fs->wflag = 0;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	4a16      	ldr	r2, [pc, #88]	; (800978c <sync_window+0x9c>)
 8009732:	2100      	movs	r1, #0
 8009734:	5499      	strb	r1, [r3, r2]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009736:	687a      	ldr	r2, [r7, #4]
 8009738:	2381      	movs	r3, #129	; 0x81
 800973a:	015b      	lsls	r3, r3, #5
 800973c:	58d3      	ldr	r3, [r2, r3]
 800973e:	697a      	ldr	r2, [r7, #20]
 8009740:	1ad2      	subs	r2, r2, r3
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	4914      	ldr	r1, [pc, #80]	; (8009798 <sync_window+0xa8>)
 8009746:	585b      	ldr	r3, [r3, r1]
 8009748:	429a      	cmp	r2, r3
 800974a:	d218      	bcs.n	800977e <sync_window+0x8e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	4a13      	ldr	r2, [pc, #76]	; (800979c <sync_window+0xac>)
 8009750:	5c9b      	ldrb	r3, [r3, r2]
 8009752:	613b      	str	r3, [r7, #16]
 8009754:	e010      	b.n	8009778 <sync_window+0x88>
					wsect += fs->fsize;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	4a0f      	ldr	r2, [pc, #60]	; (8009798 <sync_window+0xa8>)
 800975a:	589b      	ldr	r3, [r3, r2]
 800975c:	697a      	ldr	r2, [r7, #20]
 800975e:	18d3      	adds	r3, r2, r3
 8009760:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	4a0b      	ldr	r2, [pc, #44]	; (8009794 <sync_window+0xa4>)
 8009766:	5c98      	ldrb	r0, [r3, r2]
 8009768:	6879      	ldr	r1, [r7, #4]
 800976a:	697a      	ldr	r2, [r7, #20]
 800976c:	2301      	movs	r3, #1
 800976e:	f7ff fd8d 	bl	800928c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009772:	693b      	ldr	r3, [r7, #16]
 8009774:	3b01      	subs	r3, #1
 8009776:	613b      	str	r3, [r7, #16]
 8009778:	693b      	ldr	r3, [r7, #16]
 800977a:	2b01      	cmp	r3, #1
 800977c:	d8eb      	bhi.n	8009756 <sync_window+0x66>
				}
			}
		}
	}
	return res;
 800977e:	230f      	movs	r3, #15
 8009780:	18fb      	adds	r3, r7, r3
 8009782:	781b      	ldrb	r3, [r3, #0]
}
 8009784:	0018      	movs	r0, r3
 8009786:	46bd      	mov	sp, r7
 8009788:	b007      	add	sp, #28
 800978a:	bd90      	pop	{r4, r7, pc}
 800978c:	00001004 	.word	0x00001004
 8009790:	0000102c 	.word	0x0000102c
 8009794:	00001001 	.word	0x00001001
 8009798:	00001018 	.word	0x00001018
 800979c:	00001003 	.word	0x00001003

080097a0 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 80097a0:	b5b0      	push	{r4, r5, r7, lr}
 80097a2:	b084      	sub	sp, #16
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80097aa:	250f      	movs	r5, #15
 80097ac:	197b      	adds	r3, r7, r5
 80097ae:	2200      	movs	r2, #0
 80097b0:	701a      	strb	r2, [r3, #0]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	4a15      	ldr	r2, [pc, #84]	; (800980c <move_window+0x6c>)
 80097b6:	589b      	ldr	r3, [r3, r2]
 80097b8:	683a      	ldr	r2, [r7, #0]
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d01f      	beq.n	80097fe <move_window+0x5e>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80097be:	197c      	adds	r4, r7, r5
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	0018      	movs	r0, r3
 80097c4:	f7ff ff94 	bl	80096f0 <sync_window>
 80097c8:	0003      	movs	r3, r0
 80097ca:	7023      	strb	r3, [r4, #0]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80097cc:	002c      	movs	r4, r5
 80097ce:	193b      	adds	r3, r7, r4
 80097d0:	781b      	ldrb	r3, [r3, #0]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d113      	bne.n	80097fe <move_window+0x5e>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	4a0d      	ldr	r2, [pc, #52]	; (8009810 <move_window+0x70>)
 80097da:	5c98      	ldrb	r0, [r3, r2]
 80097dc:	6879      	ldr	r1, [r7, #4]
 80097de:	683a      	ldr	r2, [r7, #0]
 80097e0:	2301      	movs	r3, #1
 80097e2:	f7ff fd2b 	bl	800923c <disk_read>
 80097e6:	1e03      	subs	r3, r0, #0
 80097e8:	d005      	beq.n	80097f6 <move_window+0x56>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80097ea:	2301      	movs	r3, #1
 80097ec:	425b      	negs	r3, r3
 80097ee:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80097f0:	193b      	adds	r3, r7, r4
 80097f2:	2201      	movs	r2, #1
 80097f4:	701a      	strb	r2, [r3, #0]
			}
			fs->winsect = sector;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	4904      	ldr	r1, [pc, #16]	; (800980c <move_window+0x6c>)
 80097fa:	683a      	ldr	r2, [r7, #0]
 80097fc:	505a      	str	r2, [r3, r1]
		}
	}
	return res;
 80097fe:	230f      	movs	r3, #15
 8009800:	18fb      	adds	r3, r7, r3
 8009802:	781b      	ldrb	r3, [r3, #0]
}
 8009804:	0018      	movs	r0, r3
 8009806:	46bd      	mov	sp, r7
 8009808:	b004      	add	sp, #16
 800980a:	bdb0      	pop	{r4, r5, r7, pc}
 800980c:	0000102c 	.word	0x0000102c
 8009810:	00001001 	.word	0x00001001

08009814 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8009814:	b5b0      	push	{r4, r5, r7, lr}
 8009816:	b084      	sub	sp, #16
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800981c:	250f      	movs	r5, #15
 800981e:	197c      	adds	r4, r7, r5
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	0018      	movs	r0, r3
 8009824:	f7ff ff64 	bl	80096f0 <sync_window>
 8009828:	0003      	movs	r3, r0
 800982a:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800982c:	197b      	adds	r3, r7, r5
 800982e:	781b      	ldrb	r3, [r3, #0]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d000      	beq.n	8009836 <sync_fs+0x22>
 8009834:	e0aa      	b.n	800998c <sync_fs+0x178>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009836:	687a      	ldr	r2, [r7, #4]
 8009838:	2380      	movs	r3, #128	; 0x80
 800983a:	015b      	lsls	r3, r3, #5
 800983c:	5cd3      	ldrb	r3, [r2, r3]
 800983e:	2b03      	cmp	r3, #3
 8009840:	d000      	beq.n	8009844 <sync_fs+0x30>
 8009842:	e095      	b.n	8009970 <sync_fs+0x15c>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	4a55      	ldr	r2, [pc, #340]	; (800999c <sync_fs+0x188>)
 8009848:	5c9b      	ldrb	r3, [r3, r2]
 800984a:	2b01      	cmp	r3, #1
 800984c:	d000      	beq.n	8009850 <sync_fs+0x3c>
 800984e:	e08f      	b.n	8009970 <sync_fs+0x15c>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a52      	ldr	r2, [pc, #328]	; (80099a0 <sync_fs+0x18c>)
 8009856:	5a9b      	ldrh	r3, [r3, r2]
 8009858:	001a      	movs	r2, r3
 800985a:	2100      	movs	r1, #0
 800985c:	f7ff fd83 	bl	8009366 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8009860:	687a      	ldr	r2, [r7, #4]
 8009862:	23ff      	movs	r3, #255	; 0xff
 8009864:	005b      	lsls	r3, r3, #1
 8009866:	2155      	movs	r1, #85	; 0x55
 8009868:	54d1      	strb	r1, [r2, r3]
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	4a4d      	ldr	r2, [pc, #308]	; (80099a4 <sync_fs+0x190>)
 800986e:	21aa      	movs	r1, #170	; 0xaa
 8009870:	5499      	strb	r1, [r3, r2]
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2252      	movs	r2, #82	; 0x52
 8009876:	701a      	strb	r2, [r3, #0]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2252      	movs	r2, #82	; 0x52
 800987c:	705a      	strb	r2, [r3, #1]
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2261      	movs	r2, #97	; 0x61
 8009882:	709a      	strb	r2, [r3, #2]
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2241      	movs	r2, #65	; 0x41
 8009888:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800988a:	687a      	ldr	r2, [r7, #4]
 800988c:	23f2      	movs	r3, #242	; 0xf2
 800988e:	005b      	lsls	r3, r3, #1
 8009890:	2172      	movs	r1, #114	; 0x72
 8009892:	54d1      	strb	r1, [r2, r3]
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	23e6      	movs	r3, #230	; 0xe6
 8009898:	33ff      	adds	r3, #255	; 0xff
 800989a:	2172      	movs	r1, #114	; 0x72
 800989c:	54d1      	strb	r1, [r2, r3]
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	23f3      	movs	r3, #243	; 0xf3
 80098a2:	005b      	lsls	r3, r3, #1
 80098a4:	2141      	movs	r1, #65	; 0x41
 80098a6:	54d1      	strb	r1, [r2, r3]
 80098a8:	687a      	ldr	r2, [r7, #4]
 80098aa:	23e8      	movs	r3, #232	; 0xe8
 80098ac:	33ff      	adds	r3, #255	; 0xff
 80098ae:	2161      	movs	r1, #97	; 0x61
 80098b0:	54d1      	strb	r1, [r2, r3]
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	4a3c      	ldr	r2, [pc, #240]	; (80099a8 <sync_fs+0x194>)
 80098b6:	589b      	ldr	r3, [r3, r2]
 80098b8:	b2d9      	uxtb	r1, r3
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	23f4      	movs	r3, #244	; 0xf4
 80098be:	005b      	lsls	r3, r3, #1
 80098c0:	54d1      	strb	r1, [r2, r3]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	4a38      	ldr	r2, [pc, #224]	; (80099a8 <sync_fs+0x194>)
 80098c6:	589b      	ldr	r3, [r3, r2]
 80098c8:	b29b      	uxth	r3, r3
 80098ca:	0a1b      	lsrs	r3, r3, #8
 80098cc:	b29b      	uxth	r3, r3
 80098ce:	b2d9      	uxtb	r1, r3
 80098d0:	687a      	ldr	r2, [r7, #4]
 80098d2:	23ea      	movs	r3, #234	; 0xea
 80098d4:	33ff      	adds	r3, #255	; 0xff
 80098d6:	54d1      	strb	r1, [r2, r3]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a33      	ldr	r2, [pc, #204]	; (80099a8 <sync_fs+0x194>)
 80098dc:	589b      	ldr	r3, [r3, r2]
 80098de:	0c1b      	lsrs	r3, r3, #16
 80098e0:	b2d9      	uxtb	r1, r3
 80098e2:	687a      	ldr	r2, [r7, #4]
 80098e4:	23f5      	movs	r3, #245	; 0xf5
 80098e6:	005b      	lsls	r3, r3, #1
 80098e8:	54d1      	strb	r1, [r2, r3]
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	4a2e      	ldr	r2, [pc, #184]	; (80099a8 <sync_fs+0x194>)
 80098ee:	589b      	ldr	r3, [r3, r2]
 80098f0:	0e1b      	lsrs	r3, r3, #24
 80098f2:	b2d9      	uxtb	r1, r3
 80098f4:	687a      	ldr	r2, [r7, #4]
 80098f6:	23ec      	movs	r3, #236	; 0xec
 80098f8:	33ff      	adds	r3, #255	; 0xff
 80098fa:	54d1      	strb	r1, [r2, r3]
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	4a2b      	ldr	r2, [pc, #172]	; (80099ac <sync_fs+0x198>)
 8009900:	589b      	ldr	r3, [r3, r2]
 8009902:	b2d9      	uxtb	r1, r3
 8009904:	687a      	ldr	r2, [r7, #4]
 8009906:	23f6      	movs	r3, #246	; 0xf6
 8009908:	005b      	lsls	r3, r3, #1
 800990a:	54d1      	strb	r1, [r2, r3]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	4a27      	ldr	r2, [pc, #156]	; (80099ac <sync_fs+0x198>)
 8009910:	589b      	ldr	r3, [r3, r2]
 8009912:	b29b      	uxth	r3, r3
 8009914:	0a1b      	lsrs	r3, r3, #8
 8009916:	b29b      	uxth	r3, r3
 8009918:	b2d9      	uxtb	r1, r3
 800991a:	687a      	ldr	r2, [r7, #4]
 800991c:	23ee      	movs	r3, #238	; 0xee
 800991e:	33ff      	adds	r3, #255	; 0xff
 8009920:	54d1      	strb	r1, [r2, r3]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	4a21      	ldr	r2, [pc, #132]	; (80099ac <sync_fs+0x198>)
 8009926:	589b      	ldr	r3, [r3, r2]
 8009928:	0c1b      	lsrs	r3, r3, #16
 800992a:	b2d9      	uxtb	r1, r3
 800992c:	687a      	ldr	r2, [r7, #4]
 800992e:	23f7      	movs	r3, #247	; 0xf7
 8009930:	005b      	lsls	r3, r3, #1
 8009932:	54d1      	strb	r1, [r2, r3]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	4a1d      	ldr	r2, [pc, #116]	; (80099ac <sync_fs+0x198>)
 8009938:	589b      	ldr	r3, [r3, r2]
 800993a:	0e1b      	lsrs	r3, r3, #24
 800993c:	b2d9      	uxtb	r1, r3
 800993e:	687a      	ldr	r2, [r7, #4]
 8009940:	23f0      	movs	r3, #240	; 0xf0
 8009942:	33ff      	adds	r3, #255	; 0xff
 8009944:	54d1      	strb	r1, [r2, r3]
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	4a19      	ldr	r2, [pc, #100]	; (80099b0 <sync_fs+0x19c>)
 800994a:	589b      	ldr	r3, [r3, r2]
 800994c:	1c5a      	adds	r2, r3, #1
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4918      	ldr	r1, [pc, #96]	; (80099b4 <sync_fs+0x1a0>)
 8009952:	505a      	str	r2, [r3, r1]
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	4a18      	ldr	r2, [pc, #96]	; (80099b8 <sync_fs+0x1a4>)
 8009958:	5c98      	ldrb	r0, [r3, r2]
 800995a:	6879      	ldr	r1, [r7, #4]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	4a15      	ldr	r2, [pc, #84]	; (80099b4 <sync_fs+0x1a0>)
 8009960:	589a      	ldr	r2, [r3, r2]
 8009962:	2301      	movs	r3, #1
 8009964:	f7ff fc92 	bl	800928c <disk_write>
			fs->fsi_flag = 0;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	4a0c      	ldr	r2, [pc, #48]	; (800999c <sync_fs+0x188>)
 800996c:	2100      	movs	r1, #0
 800996e:	5499      	strb	r1, [r3, r2]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4a11      	ldr	r2, [pc, #68]	; (80099b8 <sync_fs+0x1a4>)
 8009974:	5c9b      	ldrb	r3, [r3, r2]
 8009976:	2200      	movs	r2, #0
 8009978:	2100      	movs	r1, #0
 800997a:	0018      	movs	r0, r3
 800997c:	f7ff fcae 	bl	80092dc <disk_ioctl>
 8009980:	1e03      	subs	r3, r0, #0
 8009982:	d003      	beq.n	800998c <sync_fs+0x178>
			res = FR_DISK_ERR;
 8009984:	230f      	movs	r3, #15
 8009986:	18fb      	adds	r3, r7, r3
 8009988:	2201      	movs	r2, #1
 800998a:	701a      	strb	r2, [r3, #0]
	}

	return res;
 800998c:	230f      	movs	r3, #15
 800998e:	18fb      	adds	r3, r7, r3
 8009990:	781b      	ldrb	r3, [r3, #0]
}
 8009992:	0018      	movs	r0, r3
 8009994:	46bd      	mov	sp, r7
 8009996:	b004      	add	sp, #16
 8009998:	bdb0      	pop	{r4, r5, r7, pc}
 800999a:	46c0      	nop			; (mov r8, r8)
 800999c:	00001005 	.word	0x00001005
 80099a0:	0000100a 	.word	0x0000100a
 80099a4:	000001ff 	.word	0x000001ff
 80099a8:	00001010 	.word	0x00001010
 80099ac:	0000100c 	.word	0x0000100c
 80099b0:	0000101c 	.word	0x0000101c
 80099b4:	0000102c 	.word	0x0000102c
 80099b8:	00001001 	.word	0x00001001

080099bc <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b082      	sub	sp, #8
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	3b02      	subs	r3, #2
 80099ca:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	4a0b      	ldr	r2, [pc, #44]	; (80099fc <clust2sect+0x40>)
 80099d0:	589b      	ldr	r3, [r3, r2]
 80099d2:	3b02      	subs	r3, #2
 80099d4:	683a      	ldr	r2, [r7, #0]
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d301      	bcc.n	80099de <clust2sect+0x22>
 80099da:	2300      	movs	r3, #0
 80099dc:	e009      	b.n	80099f2 <clust2sect+0x36>
	return clst * fs->csize + fs->database;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	4a07      	ldr	r2, [pc, #28]	; (8009a00 <clust2sect+0x44>)
 80099e2:	5c9b      	ldrb	r3, [r3, r2]
 80099e4:	001a      	movs	r2, r3
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	435a      	muls	r2, r3
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	4905      	ldr	r1, [pc, #20]	; (8009a04 <clust2sect+0x48>)
 80099ee:	585b      	ldr	r3, [r3, r1]
 80099f0:	18d3      	adds	r3, r2, r3
}
 80099f2:	0018      	movs	r0, r3
 80099f4:	46bd      	mov	sp, r7
 80099f6:	b002      	add	sp, #8
 80099f8:	bd80      	pop	{r7, pc}
 80099fa:	46c0      	nop			; (mov r8, r8)
 80099fc:	00001014 	.word	0x00001014
 8009a00:	00001002 	.word	0x00001002
 8009a04:	00001028 	.word	0x00001028

08009a08 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8009a08:	b590      	push	{r4, r7, lr}
 8009a0a:	b087      	sub	sp, #28
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
 8009a10:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d905      	bls.n	8009a24 <get_fat+0x1c>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	4a78      	ldr	r2, [pc, #480]	; (8009bfc <get_fat+0x1f4>)
 8009a1c:	589b      	ldr	r3, [r3, r2]
 8009a1e:	683a      	ldr	r2, [r7, #0]
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d302      	bcc.n	8009a2a <get_fat+0x22>
		val = 1;	/* Internal error */
 8009a24:	2301      	movs	r3, #1
 8009a26:	617b      	str	r3, [r7, #20]
 8009a28:	e0e2      	b.n	8009bf0 <get_fat+0x1e8>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	425b      	negs	r3, r3
 8009a2e:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009a30:	687a      	ldr	r2, [r7, #4]
 8009a32:	2380      	movs	r3, #128	; 0x80
 8009a34:	015b      	lsls	r3, r3, #5
 8009a36:	5cd3      	ldrb	r3, [r2, r3]
 8009a38:	2b03      	cmp	r3, #3
 8009a3a:	d100      	bne.n	8009a3e <get_fat+0x36>
 8009a3c:	e095      	b.n	8009b6a <get_fat+0x162>
 8009a3e:	dd00      	ble.n	8009a42 <get_fat+0x3a>
 8009a40:	e0cc      	b.n	8009bdc <get_fat+0x1d4>
 8009a42:	2b01      	cmp	r3, #1
 8009a44:	d002      	beq.n	8009a4c <get_fat+0x44>
 8009a46:	2b02      	cmp	r3, #2
 8009a48:	d05e      	beq.n	8009b08 <get_fat+0x100>
 8009a4a:	e0c7      	b.n	8009bdc <get_fat+0x1d4>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	60fb      	str	r3, [r7, #12]
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	085b      	lsrs	r3, r3, #1
 8009a54:	68fa      	ldr	r2, [r7, #12]
 8009a56:	18d3      	adds	r3, r2, r3
 8009a58:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009a5a:	687a      	ldr	r2, [r7, #4]
 8009a5c:	2381      	movs	r3, #129	; 0x81
 8009a5e:	015b      	lsls	r3, r3, #5
 8009a60:	58d4      	ldr	r4, [r2, r3]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	4a66      	ldr	r2, [pc, #408]	; (8009c00 <get_fat+0x1f8>)
 8009a66:	5a9b      	ldrh	r3, [r3, r2]
 8009a68:	0019      	movs	r1, r3
 8009a6a:	68f8      	ldr	r0, [r7, #12]
 8009a6c:	f7f6 fb66 	bl	800013c <__udivsi3>
 8009a70:	0003      	movs	r3, r0
 8009a72:	18e2      	adds	r2, r4, r3
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	0011      	movs	r1, r2
 8009a78:	0018      	movs	r0, r3
 8009a7a:	f7ff fe91 	bl	80097a0 <move_window>
 8009a7e:	1e03      	subs	r3, r0, #0
 8009a80:	d000      	beq.n	8009a84 <get_fat+0x7c>
 8009a82:	e0ae      	b.n	8009be2 <get_fat+0x1da>
			wc = fs->win.d8[bc++ % SS(fs)];
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	1c5a      	adds	r2, r3, #1
 8009a88:	60fa      	str	r2, [r7, #12]
 8009a8a:	687a      	ldr	r2, [r7, #4]
 8009a8c:	495c      	ldr	r1, [pc, #368]	; (8009c00 <get_fat+0x1f8>)
 8009a8e:	5a52      	ldrh	r2, [r2, r1]
 8009a90:	0011      	movs	r1, r2
 8009a92:	0018      	movs	r0, r3
 8009a94:	f7f6 fbd8 	bl	8000248 <__aeabi_uidivmod>
 8009a98:	000b      	movs	r3, r1
 8009a9a:	001a      	movs	r2, r3
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	5c9b      	ldrb	r3, [r3, r2]
 8009aa0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009aa2:	687a      	ldr	r2, [r7, #4]
 8009aa4:	2381      	movs	r3, #129	; 0x81
 8009aa6:	015b      	lsls	r3, r3, #5
 8009aa8:	58d4      	ldr	r4, [r2, r3]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	4a54      	ldr	r2, [pc, #336]	; (8009c00 <get_fat+0x1f8>)
 8009aae:	5a9b      	ldrh	r3, [r3, r2]
 8009ab0:	0019      	movs	r1, r3
 8009ab2:	68f8      	ldr	r0, [r7, #12]
 8009ab4:	f7f6 fb42 	bl	800013c <__udivsi3>
 8009ab8:	0003      	movs	r3, r0
 8009aba:	18e2      	adds	r2, r4, r3
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	0011      	movs	r1, r2
 8009ac0:	0018      	movs	r0, r3
 8009ac2:	f7ff fe6d 	bl	80097a0 <move_window>
 8009ac6:	1e03      	subs	r3, r0, #0
 8009ac8:	d000      	beq.n	8009acc <get_fat+0xc4>
 8009aca:	e08c      	b.n	8009be6 <get_fat+0x1de>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	4a4c      	ldr	r2, [pc, #304]	; (8009c00 <get_fat+0x1f8>)
 8009ad0:	5a9b      	ldrh	r3, [r3, r2]
 8009ad2:	001a      	movs	r2, r3
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	0011      	movs	r1, r2
 8009ad8:	0018      	movs	r0, r3
 8009ada:	f7f6 fbb5 	bl	8000248 <__aeabi_uidivmod>
 8009ade:	000b      	movs	r3, r1
 8009ae0:	001a      	movs	r2, r3
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	5c9b      	ldrb	r3, [r3, r2]
 8009ae6:	021b      	lsls	r3, r3, #8
 8009ae8:	001a      	movs	r2, r3
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	4313      	orrs	r3, r2
 8009aee:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	2201      	movs	r2, #1
 8009af4:	4013      	ands	r3, r2
 8009af6:	d002      	beq.n	8009afe <get_fat+0xf6>
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	091b      	lsrs	r3, r3, #4
 8009afc:	e002      	b.n	8009b04 <get_fat+0xfc>
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	051b      	lsls	r3, r3, #20
 8009b02:	0d1b      	lsrs	r3, r3, #20
 8009b04:	617b      	str	r3, [r7, #20]
			break;
 8009b06:	e073      	b.n	8009bf0 <get_fat+0x1e8>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009b08:	687a      	ldr	r2, [r7, #4]
 8009b0a:	2381      	movs	r3, #129	; 0x81
 8009b0c:	015b      	lsls	r3, r3, #5
 8009b0e:	58d4      	ldr	r4, [r2, r3]
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	4a3b      	ldr	r2, [pc, #236]	; (8009c00 <get_fat+0x1f8>)
 8009b14:	5a9b      	ldrh	r3, [r3, r2]
 8009b16:	085b      	lsrs	r3, r3, #1
 8009b18:	b29b      	uxth	r3, r3
 8009b1a:	0019      	movs	r1, r3
 8009b1c:	6838      	ldr	r0, [r7, #0]
 8009b1e:	f7f6 fb0d 	bl	800013c <__udivsi3>
 8009b22:	0003      	movs	r3, r0
 8009b24:	18e2      	adds	r2, r4, r3
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	0011      	movs	r1, r2
 8009b2a:	0018      	movs	r0, r3
 8009b2c:	f7ff fe38 	bl	80097a0 <move_window>
 8009b30:	1e03      	subs	r3, r0, #0
 8009b32:	d15a      	bne.n	8009bea <get_fat+0x1e2>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	005a      	lsls	r2, r3, #1
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	4931      	ldr	r1, [pc, #196]	; (8009c00 <get_fat+0x1f8>)
 8009b3c:	5a5b      	ldrh	r3, [r3, r1]
 8009b3e:	0019      	movs	r1, r3
 8009b40:	0010      	movs	r0, r2
 8009b42:	f7f6 fb81 	bl	8000248 <__aeabi_uidivmod>
 8009b46:	000b      	movs	r3, r1
 8009b48:	001a      	movs	r2, r3
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	189b      	adds	r3, r3, r2
 8009b4e:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	3301      	adds	r3, #1
 8009b54:	781b      	ldrb	r3, [r3, #0]
 8009b56:	021b      	lsls	r3, r3, #8
 8009b58:	b21a      	sxth	r2, r3
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	781b      	ldrb	r3, [r3, #0]
 8009b5e:	b21b      	sxth	r3, r3
 8009b60:	4313      	orrs	r3, r2
 8009b62:	b21b      	sxth	r3, r3
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	617b      	str	r3, [r7, #20]
			break;
 8009b68:	e042      	b.n	8009bf0 <get_fat+0x1e8>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009b6a:	687a      	ldr	r2, [r7, #4]
 8009b6c:	2381      	movs	r3, #129	; 0x81
 8009b6e:	015b      	lsls	r3, r3, #5
 8009b70:	58d4      	ldr	r4, [r2, r3]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	4a22      	ldr	r2, [pc, #136]	; (8009c00 <get_fat+0x1f8>)
 8009b76:	5a9b      	ldrh	r3, [r3, r2]
 8009b78:	089b      	lsrs	r3, r3, #2
 8009b7a:	b29b      	uxth	r3, r3
 8009b7c:	0019      	movs	r1, r3
 8009b7e:	6838      	ldr	r0, [r7, #0]
 8009b80:	f7f6 fadc 	bl	800013c <__udivsi3>
 8009b84:	0003      	movs	r3, r0
 8009b86:	18e2      	adds	r2, r4, r3
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	0011      	movs	r1, r2
 8009b8c:	0018      	movs	r0, r3
 8009b8e:	f7ff fe07 	bl	80097a0 <move_window>
 8009b92:	1e03      	subs	r3, r0, #0
 8009b94:	d12b      	bne.n	8009bee <get_fat+0x1e6>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	009a      	lsls	r2, r3, #2
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	4918      	ldr	r1, [pc, #96]	; (8009c00 <get_fat+0x1f8>)
 8009b9e:	5a5b      	ldrh	r3, [r3, r1]
 8009ba0:	0019      	movs	r1, r3
 8009ba2:	0010      	movs	r0, r2
 8009ba4:	f7f6 fb50 	bl	8000248 <__aeabi_uidivmod>
 8009ba8:	000b      	movs	r3, r1
 8009baa:	001a      	movs	r2, r3
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	189b      	adds	r3, r3, r2
 8009bb0:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8009bb2:	693b      	ldr	r3, [r7, #16]
 8009bb4:	3303      	adds	r3, #3
 8009bb6:	781b      	ldrb	r3, [r3, #0]
 8009bb8:	061a      	lsls	r2, r3, #24
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	3302      	adds	r3, #2
 8009bbe:	781b      	ldrb	r3, [r3, #0]
 8009bc0:	041b      	lsls	r3, r3, #16
 8009bc2:	4313      	orrs	r3, r2
 8009bc4:	693a      	ldr	r2, [r7, #16]
 8009bc6:	3201      	adds	r2, #1
 8009bc8:	7812      	ldrb	r2, [r2, #0]
 8009bca:	0212      	lsls	r2, r2, #8
 8009bcc:	4313      	orrs	r3, r2
 8009bce:	693a      	ldr	r2, [r7, #16]
 8009bd0:	7812      	ldrb	r2, [r2, #0]
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	011b      	lsls	r3, r3, #4
 8009bd6:	091b      	lsrs	r3, r3, #4
 8009bd8:	617b      	str	r3, [r7, #20]
			break;
 8009bda:	e009      	b.n	8009bf0 <get_fat+0x1e8>

		default:
			val = 1;	/* Internal error */
 8009bdc:	2301      	movs	r3, #1
 8009bde:	617b      	str	r3, [r7, #20]
 8009be0:	e006      	b.n	8009bf0 <get_fat+0x1e8>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009be2:	46c0      	nop			; (mov r8, r8)
 8009be4:	e004      	b.n	8009bf0 <get_fat+0x1e8>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009be6:	46c0      	nop			; (mov r8, r8)
 8009be8:	e002      	b.n	8009bf0 <get_fat+0x1e8>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009bea:	46c0      	nop			; (mov r8, r8)
 8009bec:	e000      	b.n	8009bf0 <get_fat+0x1e8>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009bee:	46c0      	nop			; (mov r8, r8)
		}
	}

	return val;
 8009bf0:	697b      	ldr	r3, [r7, #20]
}
 8009bf2:	0018      	movs	r0, r3
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	b007      	add	sp, #28
 8009bf8:	bd90      	pop	{r4, r7, pc}
 8009bfa:	46c0      	nop			; (mov r8, r8)
 8009bfc:	00001014 	.word	0x00001014
 8009c00:	0000100a 	.word	0x0000100a

08009c04 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8009c04:	b5b0      	push	{r4, r5, r7, lr}
 8009c06:	b088      	sub	sp, #32
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	60f8      	str	r0, [r7, #12]
 8009c0c:	60b9      	str	r1, [r7, #8]
 8009c0e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	2b01      	cmp	r3, #1
 8009c14:	d905      	bls.n	8009c22 <put_fat+0x1e>
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	4aab      	ldr	r2, [pc, #684]	; (8009ec8 <put_fat+0x2c4>)
 8009c1a:	589b      	ldr	r3, [r3, r2]
 8009c1c:	68ba      	ldr	r2, [r7, #8]
 8009c1e:	429a      	cmp	r2, r3
 8009c20:	d304      	bcc.n	8009c2c <put_fat+0x28>
		res = FR_INT_ERR;
 8009c22:	231f      	movs	r3, #31
 8009c24:	18fb      	adds	r3, r7, r3
 8009c26:	2202      	movs	r2, #2
 8009c28:	701a      	strb	r2, [r3, #0]
 8009c2a:	e145      	b.n	8009eb8 <put_fat+0x2b4>

	} else {
		switch (fs->fs_type) {
 8009c2c:	68fa      	ldr	r2, [r7, #12]
 8009c2e:	2380      	movs	r3, #128	; 0x80
 8009c30:	015b      	lsls	r3, r3, #5
 8009c32:	5cd3      	ldrb	r3, [r2, r3]
 8009c34:	2b03      	cmp	r3, #3
 8009c36:	d100      	bne.n	8009c3a <put_fat+0x36>
 8009c38:	e0d5      	b.n	8009de6 <put_fat+0x1e2>
 8009c3a:	dd00      	ble.n	8009c3e <put_fat+0x3a>
 8009c3c:	e130      	b.n	8009ea0 <put_fat+0x29c>
 8009c3e:	2b01      	cmp	r3, #1
 8009c40:	d003      	beq.n	8009c4a <put_fat+0x46>
 8009c42:	2b02      	cmp	r3, #2
 8009c44:	d100      	bne.n	8009c48 <put_fat+0x44>
 8009c46:	e092      	b.n	8009d6e <put_fat+0x16a>
 8009c48:	e12a      	b.n	8009ea0 <put_fat+0x29c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	617b      	str	r3, [r7, #20]
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	085b      	lsrs	r3, r3, #1
 8009c52:	697a      	ldr	r2, [r7, #20]
 8009c54:	18d3      	adds	r3, r2, r3
 8009c56:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009c58:	68fa      	ldr	r2, [r7, #12]
 8009c5a:	2381      	movs	r3, #129	; 0x81
 8009c5c:	015b      	lsls	r3, r3, #5
 8009c5e:	58d4      	ldr	r4, [r2, r3]
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	4a9a      	ldr	r2, [pc, #616]	; (8009ecc <put_fat+0x2c8>)
 8009c64:	5a9b      	ldrh	r3, [r3, r2]
 8009c66:	0019      	movs	r1, r3
 8009c68:	6978      	ldr	r0, [r7, #20]
 8009c6a:	f7f6 fa67 	bl	800013c <__udivsi3>
 8009c6e:	0003      	movs	r3, r0
 8009c70:	18e2      	adds	r2, r4, r3
 8009c72:	251f      	movs	r5, #31
 8009c74:	197c      	adds	r4, r7, r5
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	0011      	movs	r1, r2
 8009c7a:	0018      	movs	r0, r3
 8009c7c:	f7ff fd90 	bl	80097a0 <move_window>
 8009c80:	0003      	movs	r3, r0
 8009c82:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8009c84:	197b      	adds	r3, r7, r5
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d000      	beq.n	8009c8e <put_fat+0x8a>
 8009c8c:	e10d      	b.n	8009eaa <put_fat+0x2a6>
			p = &fs->win.d8[bc++ % SS(fs)];
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	1c5a      	adds	r2, r3, #1
 8009c92:	617a      	str	r2, [r7, #20]
 8009c94:	68fa      	ldr	r2, [r7, #12]
 8009c96:	498d      	ldr	r1, [pc, #564]	; (8009ecc <put_fat+0x2c8>)
 8009c98:	5a52      	ldrh	r2, [r2, r1]
 8009c9a:	0011      	movs	r1, r2
 8009c9c:	0018      	movs	r0, r3
 8009c9e:	f7f6 fad3 	bl	8000248 <__aeabi_uidivmod>
 8009ca2:	000b      	movs	r3, r1
 8009ca4:	001a      	movs	r2, r3
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	189b      	adds	r3, r3, r2
 8009caa:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	2201      	movs	r2, #1
 8009cb0:	4013      	ands	r3, r2
 8009cb2:	d00d      	beq.n	8009cd0 <put_fat+0xcc>
 8009cb4:	69bb      	ldr	r3, [r7, #24]
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	b25b      	sxtb	r3, r3
 8009cba:	220f      	movs	r2, #15
 8009cbc:	4013      	ands	r3, r2
 8009cbe:	b25a      	sxtb	r2, r3
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	b2db      	uxtb	r3, r3
 8009cc4:	011b      	lsls	r3, r3, #4
 8009cc6:	b25b      	sxtb	r3, r3
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	b25b      	sxtb	r3, r3
 8009ccc:	b2db      	uxtb	r3, r3
 8009cce:	e001      	b.n	8009cd4 <put_fat+0xd0>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	b2db      	uxtb	r3, r3
 8009cd4:	69ba      	ldr	r2, [r7, #24]
 8009cd6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	4a7d      	ldr	r2, [pc, #500]	; (8009ed0 <put_fat+0x2cc>)
 8009cdc:	2101      	movs	r1, #1
 8009cde:	5499      	strb	r1, [r3, r2]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009ce0:	68fa      	ldr	r2, [r7, #12]
 8009ce2:	2381      	movs	r3, #129	; 0x81
 8009ce4:	015b      	lsls	r3, r3, #5
 8009ce6:	58d4      	ldr	r4, [r2, r3]
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	4a78      	ldr	r2, [pc, #480]	; (8009ecc <put_fat+0x2c8>)
 8009cec:	5a9b      	ldrh	r3, [r3, r2]
 8009cee:	0019      	movs	r1, r3
 8009cf0:	6978      	ldr	r0, [r7, #20]
 8009cf2:	f7f6 fa23 	bl	800013c <__udivsi3>
 8009cf6:	0003      	movs	r3, r0
 8009cf8:	18e2      	adds	r2, r4, r3
 8009cfa:	251f      	movs	r5, #31
 8009cfc:	197c      	adds	r4, r7, r5
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	0011      	movs	r1, r2
 8009d02:	0018      	movs	r0, r3
 8009d04:	f7ff fd4c 	bl	80097a0 <move_window>
 8009d08:	0003      	movs	r3, r0
 8009d0a:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8009d0c:	197b      	adds	r3, r7, r5
 8009d0e:	781b      	ldrb	r3, [r3, #0]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d000      	beq.n	8009d16 <put_fat+0x112>
 8009d14:	e0cb      	b.n	8009eae <put_fat+0x2aa>
			p = &fs->win.d8[bc % SS(fs)];
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	4a6c      	ldr	r2, [pc, #432]	; (8009ecc <put_fat+0x2c8>)
 8009d1a:	5a9b      	ldrh	r3, [r3, r2]
 8009d1c:	001a      	movs	r2, r3
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	0011      	movs	r1, r2
 8009d22:	0018      	movs	r0, r3
 8009d24:	f7f6 fa90 	bl	8000248 <__aeabi_uidivmod>
 8009d28:	000b      	movs	r3, r1
 8009d2a:	001a      	movs	r2, r3
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	189b      	adds	r3, r3, r2
 8009d30:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8009d32:	68bb      	ldr	r3, [r7, #8]
 8009d34:	2201      	movs	r2, #1
 8009d36:	4013      	ands	r3, r2
 8009d38:	d003      	beq.n	8009d42 <put_fat+0x13e>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	091b      	lsrs	r3, r3, #4
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	e00e      	b.n	8009d60 <put_fat+0x15c>
 8009d42:	69bb      	ldr	r3, [r7, #24]
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	b25b      	sxtb	r3, r3
 8009d48:	220f      	movs	r2, #15
 8009d4a:	4393      	bics	r3, r2
 8009d4c:	b25a      	sxtb	r2, r3
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	0a1b      	lsrs	r3, r3, #8
 8009d52:	b25b      	sxtb	r3, r3
 8009d54:	210f      	movs	r1, #15
 8009d56:	400b      	ands	r3, r1
 8009d58:	b25b      	sxtb	r3, r3
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	b25b      	sxtb	r3, r3
 8009d5e:	b2db      	uxtb	r3, r3
 8009d60:	69ba      	ldr	r2, [r7, #24]
 8009d62:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	4a5a      	ldr	r2, [pc, #360]	; (8009ed0 <put_fat+0x2cc>)
 8009d68:	2101      	movs	r1, #1
 8009d6a:	5499      	strb	r1, [r3, r2]
			break;
 8009d6c:	e0a4      	b.n	8009eb8 <put_fat+0x2b4>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009d6e:	68fa      	ldr	r2, [r7, #12]
 8009d70:	2381      	movs	r3, #129	; 0x81
 8009d72:	015b      	lsls	r3, r3, #5
 8009d74:	58d4      	ldr	r4, [r2, r3]
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	4a54      	ldr	r2, [pc, #336]	; (8009ecc <put_fat+0x2c8>)
 8009d7a:	5a9b      	ldrh	r3, [r3, r2]
 8009d7c:	085b      	lsrs	r3, r3, #1
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	0019      	movs	r1, r3
 8009d82:	68b8      	ldr	r0, [r7, #8]
 8009d84:	f7f6 f9da 	bl	800013c <__udivsi3>
 8009d88:	0003      	movs	r3, r0
 8009d8a:	18e2      	adds	r2, r4, r3
 8009d8c:	251f      	movs	r5, #31
 8009d8e:	197c      	adds	r4, r7, r5
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	0011      	movs	r1, r2
 8009d94:	0018      	movs	r0, r3
 8009d96:	f7ff fd03 	bl	80097a0 <move_window>
 8009d9a:	0003      	movs	r3, r0
 8009d9c:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8009d9e:	197b      	adds	r3, r7, r5
 8009da0:	781b      	ldrb	r3, [r3, #0]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d000      	beq.n	8009da8 <put_fat+0x1a4>
 8009da6:	e084      	b.n	8009eb2 <put_fat+0x2ae>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	005a      	lsls	r2, r3, #1
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	4947      	ldr	r1, [pc, #284]	; (8009ecc <put_fat+0x2c8>)
 8009db0:	5a5b      	ldrh	r3, [r3, r1]
 8009db2:	0019      	movs	r1, r3
 8009db4:	0010      	movs	r0, r2
 8009db6:	f7f6 fa47 	bl	8000248 <__aeabi_uidivmod>
 8009dba:	000b      	movs	r3, r1
 8009dbc:	001a      	movs	r2, r3
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	189b      	adds	r3, r3, r2
 8009dc2:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	b2da      	uxtb	r2, r3
 8009dc8:	69bb      	ldr	r3, [r7, #24]
 8009dca:	701a      	strb	r2, [r3, #0]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	b29b      	uxth	r3, r3
 8009dd0:	0a1b      	lsrs	r3, r3, #8
 8009dd2:	b29a      	uxth	r2, r3
 8009dd4:	69bb      	ldr	r3, [r7, #24]
 8009dd6:	3301      	adds	r3, #1
 8009dd8:	b2d2      	uxtb	r2, r2
 8009dda:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	4a3c      	ldr	r2, [pc, #240]	; (8009ed0 <put_fat+0x2cc>)
 8009de0:	2101      	movs	r1, #1
 8009de2:	5499      	strb	r1, [r3, r2]
			break;
 8009de4:	e068      	b.n	8009eb8 <put_fat+0x2b4>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009de6:	68fa      	ldr	r2, [r7, #12]
 8009de8:	2381      	movs	r3, #129	; 0x81
 8009dea:	015b      	lsls	r3, r3, #5
 8009dec:	58d4      	ldr	r4, [r2, r3]
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	4a36      	ldr	r2, [pc, #216]	; (8009ecc <put_fat+0x2c8>)
 8009df2:	5a9b      	ldrh	r3, [r3, r2]
 8009df4:	089b      	lsrs	r3, r3, #2
 8009df6:	b29b      	uxth	r3, r3
 8009df8:	0019      	movs	r1, r3
 8009dfa:	68b8      	ldr	r0, [r7, #8]
 8009dfc:	f7f6 f99e 	bl	800013c <__udivsi3>
 8009e00:	0003      	movs	r3, r0
 8009e02:	18e2      	adds	r2, r4, r3
 8009e04:	251f      	movs	r5, #31
 8009e06:	197c      	adds	r4, r7, r5
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	0011      	movs	r1, r2
 8009e0c:	0018      	movs	r0, r3
 8009e0e:	f7ff fcc7 	bl	80097a0 <move_window>
 8009e12:	0003      	movs	r3, r0
 8009e14:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8009e16:	197b      	adds	r3, r7, r5
 8009e18:	781b      	ldrb	r3, [r3, #0]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d14b      	bne.n	8009eb6 <put_fat+0x2b2>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	009a      	lsls	r2, r3, #2
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	4929      	ldr	r1, [pc, #164]	; (8009ecc <put_fat+0x2c8>)
 8009e26:	5a5b      	ldrh	r3, [r3, r1]
 8009e28:	0019      	movs	r1, r3
 8009e2a:	0010      	movs	r0, r2
 8009e2c:	f7f6 fa0c 	bl	8000248 <__aeabi_uidivmod>
 8009e30:	000b      	movs	r3, r1
 8009e32:	001a      	movs	r2, r3
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	189b      	adds	r3, r3, r2
 8009e38:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8009e3a:	69bb      	ldr	r3, [r7, #24]
 8009e3c:	3303      	adds	r3, #3
 8009e3e:	781b      	ldrb	r3, [r3, #0]
 8009e40:	061a      	lsls	r2, r3, #24
 8009e42:	69bb      	ldr	r3, [r7, #24]
 8009e44:	3302      	adds	r3, #2
 8009e46:	781b      	ldrb	r3, [r3, #0]
 8009e48:	041b      	lsls	r3, r3, #16
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	69ba      	ldr	r2, [r7, #24]
 8009e4e:	3201      	adds	r2, #1
 8009e50:	7812      	ldrb	r2, [r2, #0]
 8009e52:	0212      	lsls	r2, r2, #8
 8009e54:	4313      	orrs	r3, r2
 8009e56:	69ba      	ldr	r2, [r7, #24]
 8009e58:	7812      	ldrb	r2, [r2, #0]
 8009e5a:	4313      	orrs	r3, r2
 8009e5c:	0f1b      	lsrs	r3, r3, #28
 8009e5e:	071b      	lsls	r3, r3, #28
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	4313      	orrs	r3, r2
 8009e64:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	b2da      	uxtb	r2, r3
 8009e6a:	69bb      	ldr	r3, [r7, #24]
 8009e6c:	701a      	strb	r2, [r3, #0]
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	b29b      	uxth	r3, r3
 8009e72:	0a1b      	lsrs	r3, r3, #8
 8009e74:	b29a      	uxth	r2, r3
 8009e76:	69bb      	ldr	r3, [r7, #24]
 8009e78:	3301      	adds	r3, #1
 8009e7a:	b2d2      	uxtb	r2, r2
 8009e7c:	701a      	strb	r2, [r3, #0]
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	0c1a      	lsrs	r2, r3, #16
 8009e82:	69bb      	ldr	r3, [r7, #24]
 8009e84:	3302      	adds	r3, #2
 8009e86:	b2d2      	uxtb	r2, r2
 8009e88:	701a      	strb	r2, [r3, #0]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	0e1a      	lsrs	r2, r3, #24
 8009e8e:	69bb      	ldr	r3, [r7, #24]
 8009e90:	3303      	adds	r3, #3
 8009e92:	b2d2      	uxtb	r2, r2
 8009e94:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	4a0d      	ldr	r2, [pc, #52]	; (8009ed0 <put_fat+0x2cc>)
 8009e9a:	2101      	movs	r1, #1
 8009e9c:	5499      	strb	r1, [r3, r2]
			break;
 8009e9e:	e00b      	b.n	8009eb8 <put_fat+0x2b4>

		default :
			res = FR_INT_ERR;
 8009ea0:	231f      	movs	r3, #31
 8009ea2:	18fb      	adds	r3, r7, r3
 8009ea4:	2202      	movs	r2, #2
 8009ea6:	701a      	strb	r2, [r3, #0]
 8009ea8:	e006      	b.n	8009eb8 <put_fat+0x2b4>
			if (res != FR_OK) break;
 8009eaa:	46c0      	nop			; (mov r8, r8)
 8009eac:	e004      	b.n	8009eb8 <put_fat+0x2b4>
			if (res != FR_OK) break;
 8009eae:	46c0      	nop			; (mov r8, r8)
 8009eb0:	e002      	b.n	8009eb8 <put_fat+0x2b4>
			if (res != FR_OK) break;
 8009eb2:	46c0      	nop			; (mov r8, r8)
 8009eb4:	e000      	b.n	8009eb8 <put_fat+0x2b4>
			if (res != FR_OK) break;
 8009eb6:	46c0      	nop			; (mov r8, r8)
		}
	}

	return res;
 8009eb8:	231f      	movs	r3, #31
 8009eba:	18fb      	adds	r3, r7, r3
 8009ebc:	781b      	ldrb	r3, [r3, #0]
}
 8009ebe:	0018      	movs	r0, r3
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	b008      	add	sp, #32
 8009ec4:	bdb0      	pop	{r4, r5, r7, pc}
 8009ec6:	46c0      	nop			; (mov r8, r8)
 8009ec8:	00001014 	.word	0x00001014
 8009ecc:	0000100a 	.word	0x0000100a
 8009ed0:	00001004 	.word	0x00001004

08009ed4 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8009ed4:	b5b0      	push	{r4, r5, r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d905      	bls.n	8009ef0 <remove_chain+0x1c>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	4a30      	ldr	r2, [pc, #192]	; (8009fa8 <remove_chain+0xd4>)
 8009ee8:	589b      	ldr	r3, [r3, r2]
 8009eea:	683a      	ldr	r2, [r7, #0]
 8009eec:	429a      	cmp	r2, r3
 8009eee:	d304      	bcc.n	8009efa <remove_chain+0x26>
		res = FR_INT_ERR;
 8009ef0:	230f      	movs	r3, #15
 8009ef2:	18fb      	adds	r3, r7, r3
 8009ef4:	2202      	movs	r2, #2
 8009ef6:	701a      	strb	r2, [r3, #0]
 8009ef8:	e04e      	b.n	8009f98 <remove_chain+0xc4>

	} else {
		res = FR_OK;
 8009efa:	230f      	movs	r3, #15
 8009efc:	18fb      	adds	r3, r7, r3
 8009efe:	2200      	movs	r2, #0
 8009f00:	701a      	strb	r2, [r3, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8009f02:	e03f      	b.n	8009f84 <remove_chain+0xb0>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8009f04:	683a      	ldr	r2, [r7, #0]
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	0011      	movs	r1, r2
 8009f0a:	0018      	movs	r0, r3
 8009f0c:	f7ff fd7c 	bl	8009a08 <get_fat>
 8009f10:	0003      	movs	r3, r0
 8009f12:	60bb      	str	r3, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d03b      	beq.n	8009f92 <remove_chain+0xbe>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	2b01      	cmp	r3, #1
 8009f1e:	d104      	bne.n	8009f2a <remove_chain+0x56>
 8009f20:	230f      	movs	r3, #15
 8009f22:	18fb      	adds	r3, r7, r3
 8009f24:	2202      	movs	r2, #2
 8009f26:	701a      	strb	r2, [r3, #0]
 8009f28:	e036      	b.n	8009f98 <remove_chain+0xc4>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	d104      	bne.n	8009f3a <remove_chain+0x66>
 8009f30:	230f      	movs	r3, #15
 8009f32:	18fb      	adds	r3, r7, r3
 8009f34:	2201      	movs	r2, #1
 8009f36:	701a      	strb	r2, [r3, #0]
 8009f38:	e02e      	b.n	8009f98 <remove_chain+0xc4>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8009f3a:	250f      	movs	r5, #15
 8009f3c:	197c      	adds	r4, r7, r5
 8009f3e:	6839      	ldr	r1, [r7, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2200      	movs	r2, #0
 8009f44:	0018      	movs	r0, r3
 8009f46:	f7ff fe5d 	bl	8009c04 <put_fat>
 8009f4a:	0003      	movs	r3, r0
 8009f4c:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8009f4e:	197b      	adds	r3, r7, r5
 8009f50:	781b      	ldrb	r3, [r3, #0]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d11f      	bne.n	8009f96 <remove_chain+0xc2>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4a14      	ldr	r2, [pc, #80]	; (8009fac <remove_chain+0xd8>)
 8009f5a:	589b      	ldr	r3, [r3, r2]
 8009f5c:	3301      	adds	r3, #1
 8009f5e:	d00f      	beq.n	8009f80 <remove_chain+0xac>
				fs->free_clust++;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	4a12      	ldr	r2, [pc, #72]	; (8009fac <remove_chain+0xd8>)
 8009f64:	589b      	ldr	r3, [r3, r2]
 8009f66:	1c5a      	adds	r2, r3, #1
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	4910      	ldr	r1, [pc, #64]	; (8009fac <remove_chain+0xd8>)
 8009f6c:	505a      	str	r2, [r3, r1]
				fs->fsi_flag |= 1;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	4a0f      	ldr	r2, [pc, #60]	; (8009fb0 <remove_chain+0xdc>)
 8009f72:	5c9b      	ldrb	r3, [r3, r2]
 8009f74:	2201      	movs	r2, #1
 8009f76:	4313      	orrs	r3, r2
 8009f78:	b2d9      	uxtb	r1, r3
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	4a0c      	ldr	r2, [pc, #48]	; (8009fb0 <remove_chain+0xdc>)
 8009f7e:	5499      	strb	r1, [r3, r2]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	4a08      	ldr	r2, [pc, #32]	; (8009fa8 <remove_chain+0xd4>)
 8009f88:	589b      	ldr	r3, [r3, r2]
 8009f8a:	683a      	ldr	r2, [r7, #0]
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	d3b9      	bcc.n	8009f04 <remove_chain+0x30>
 8009f90:	e002      	b.n	8009f98 <remove_chain+0xc4>
			if (nxt == 0) break;				/* Empty cluster? */
 8009f92:	46c0      	nop			; (mov r8, r8)
 8009f94:	e000      	b.n	8009f98 <remove_chain+0xc4>
			if (res != FR_OK) break;
 8009f96:	46c0      	nop			; (mov r8, r8)
		}
	}

	return res;
 8009f98:	230f      	movs	r3, #15
 8009f9a:	18fb      	adds	r3, r7, r3
 8009f9c:	781b      	ldrb	r3, [r3, #0]
}
 8009f9e:	0018      	movs	r0, r3
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	b004      	add	sp, #16
 8009fa4:	bdb0      	pop	{r4, r5, r7, pc}
 8009fa6:	46c0      	nop			; (mov r8, r8)
 8009fa8:	00001014 	.word	0x00001014
 8009fac:	00001010 	.word	0x00001010
 8009fb0:	00001005 	.word	0x00001005

08009fb4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8009fb4:	b5b0      	push	{r4, r5, r7, lr}
 8009fb6:	b086      	sub	sp, #24
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
 8009fbc:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d10f      	bne.n	8009fe4 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	4a50      	ldr	r2, [pc, #320]	; (800a108 <create_chain+0x154>)
 8009fc8:	589b      	ldr	r3, [r3, r2]
 8009fca:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8009fcc:	693b      	ldr	r3, [r7, #16]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d005      	beq.n	8009fde <create_chain+0x2a>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	4a4d      	ldr	r2, [pc, #308]	; (800a10c <create_chain+0x158>)
 8009fd6:	589b      	ldr	r3, [r3, r2]
 8009fd8:	693a      	ldr	r2, [r7, #16]
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d31e      	bcc.n	800a01c <create_chain+0x68>
 8009fde:	2301      	movs	r3, #1
 8009fe0:	613b      	str	r3, [r7, #16]
 8009fe2:	e01b      	b.n	800a01c <create_chain+0x68>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8009fe4:	683a      	ldr	r2, [r7, #0]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	0011      	movs	r1, r2
 8009fea:	0018      	movs	r0, r3
 8009fec:	f7ff fd0c 	bl	8009a08 <get_fat>
 8009ff0:	0003      	movs	r3, r0
 8009ff2:	60bb      	str	r3, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d801      	bhi.n	8009ffe <create_chain+0x4a>
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	e07f      	b.n	800a0fe <create_chain+0x14a>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	3301      	adds	r3, #1
 800a002:	d101      	bne.n	800a008 <create_chain+0x54>
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	e07a      	b.n	800a0fe <create_chain+0x14a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	4a40      	ldr	r2, [pc, #256]	; (800a10c <create_chain+0x158>)
 800a00c:	589b      	ldr	r3, [r3, r2]
 800a00e:	68ba      	ldr	r2, [r7, #8]
 800a010:	429a      	cmp	r2, r3
 800a012:	d201      	bcs.n	800a018 <create_chain+0x64>
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	e072      	b.n	800a0fe <create_chain+0x14a>
		scl = clst;
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800a01c:	693b      	ldr	r3, [r7, #16]
 800a01e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800a020:	697b      	ldr	r3, [r7, #20]
 800a022:	3301      	adds	r3, #1
 800a024:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	4a38      	ldr	r2, [pc, #224]	; (800a10c <create_chain+0x158>)
 800a02a:	589b      	ldr	r3, [r3, r2]
 800a02c:	697a      	ldr	r2, [r7, #20]
 800a02e:	429a      	cmp	r2, r3
 800a030:	d307      	bcc.n	800a042 <create_chain+0x8e>
			ncl = 2;
 800a032:	2302      	movs	r3, #2
 800a034:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800a036:	697a      	ldr	r2, [r7, #20]
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d901      	bls.n	800a042 <create_chain+0x8e>
 800a03e:	2300      	movs	r3, #0
 800a040:	e05d      	b.n	800a0fe <create_chain+0x14a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800a042:	697a      	ldr	r2, [r7, #20]
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	0011      	movs	r1, r2
 800a048:	0018      	movs	r0, r3
 800a04a:	f7ff fcdd 	bl	8009a08 <get_fat>
 800a04e:	0003      	movs	r3, r0
 800a050:	60bb      	str	r3, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800a052:	68bb      	ldr	r3, [r7, #8]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d00d      	beq.n	800a074 <create_chain+0xc0>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	3301      	adds	r3, #1
 800a05c:	d002      	beq.n	800a064 <create_chain+0xb0>
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	2b01      	cmp	r3, #1
 800a062:	d101      	bne.n	800a068 <create_chain+0xb4>
			return cs;
 800a064:	68bb      	ldr	r3, [r7, #8]
 800a066:	e04a      	b.n	800a0fe <create_chain+0x14a>
		if (ncl == scl) return 0;		/* No free cluster */
 800a068:	697a      	ldr	r2, [r7, #20]
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d1d7      	bne.n	800a020 <create_chain+0x6c>
 800a070:	2300      	movs	r3, #0
 800a072:	e044      	b.n	800a0fe <create_chain+0x14a>
		if (cs == 0) break;				/* Found a free cluster */
 800a074:	46c0      	nop			; (mov r8, r8)
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800a076:	250f      	movs	r5, #15
 800a078:	197c      	adds	r4, r7, r5
 800a07a:	4a25      	ldr	r2, [pc, #148]	; (800a110 <create_chain+0x15c>)
 800a07c:	6979      	ldr	r1, [r7, #20]
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	0018      	movs	r0, r3
 800a082:	f7ff fdbf 	bl	8009c04 <put_fat>
 800a086:	0003      	movs	r3, r0
 800a088:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK && clst != 0) {
 800a08a:	197b      	adds	r3, r7, r5
 800a08c:	781b      	ldrb	r3, [r3, #0]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d10b      	bne.n	800a0aa <create_chain+0xf6>
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d008      	beq.n	800a0aa <create_chain+0xf6>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800a098:	197c      	adds	r4, r7, r5
 800a09a:	697a      	ldr	r2, [r7, #20]
 800a09c:	6839      	ldr	r1, [r7, #0]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	0018      	movs	r0, r3
 800a0a2:	f7ff fdaf 	bl	8009c04 <put_fat>
 800a0a6:	0003      	movs	r3, r0
 800a0a8:	7023      	strb	r3, [r4, #0]
	}
	if (res == FR_OK) {
 800a0aa:	230f      	movs	r3, #15
 800a0ac:	18fb      	adds	r3, r7, r3
 800a0ae:	781b      	ldrb	r3, [r3, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d119      	bne.n	800a0e8 <create_chain+0x134>
		fs->last_clust = ncl;			/* Update FSINFO */
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	4914      	ldr	r1, [pc, #80]	; (800a108 <create_chain+0x154>)
 800a0b8:	697a      	ldr	r2, [r7, #20]
 800a0ba:	505a      	str	r2, [r3, r1]
		if (fs->free_clust != 0xFFFFFFFF) {
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	4a15      	ldr	r2, [pc, #84]	; (800a114 <create_chain+0x160>)
 800a0c0:	589b      	ldr	r3, [r3, r2]
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	d01a      	beq.n	800a0fc <create_chain+0x148>
			fs->free_clust--;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	4a12      	ldr	r2, [pc, #72]	; (800a114 <create_chain+0x160>)
 800a0ca:	589b      	ldr	r3, [r3, r2]
 800a0cc:	1e5a      	subs	r2, r3, #1
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	4910      	ldr	r1, [pc, #64]	; (800a114 <create_chain+0x160>)
 800a0d2:	505a      	str	r2, [r3, r1]
			fs->fsi_flag |= 1;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	4a10      	ldr	r2, [pc, #64]	; (800a118 <create_chain+0x164>)
 800a0d8:	5c9b      	ldrb	r3, [r3, r2]
 800a0da:	2201      	movs	r2, #1
 800a0dc:	4313      	orrs	r3, r2
 800a0de:	b2d9      	uxtb	r1, r3
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	4a0d      	ldr	r2, [pc, #52]	; (800a118 <create_chain+0x164>)
 800a0e4:	5499      	strb	r1, [r3, r2]
 800a0e6:	e009      	b.n	800a0fc <create_chain+0x148>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800a0e8:	230f      	movs	r3, #15
 800a0ea:	18fb      	adds	r3, r7, r3
 800a0ec:	781b      	ldrb	r3, [r3, #0]
 800a0ee:	2b01      	cmp	r3, #1
 800a0f0:	d102      	bne.n	800a0f8 <create_chain+0x144>
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	425b      	negs	r3, r3
 800a0f6:	e000      	b.n	800a0fa <create_chain+0x146>
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800a0fc:	697b      	ldr	r3, [r7, #20]
}
 800a0fe:	0018      	movs	r0, r3
 800a100:	46bd      	mov	sp, r7
 800a102:	b006      	add	sp, #24
 800a104:	bdb0      	pop	{r4, r5, r7, pc}
 800a106:	46c0      	nop			; (mov r8, r8)
 800a108:	0000100c 	.word	0x0000100c
 800a10c:	00001014 	.word	0x00001014
 800a110:	0fffffff 	.word	0x0fffffff
 800a114:	00001010 	.word	0x00001010
 800a118:	00001005 	.word	0x00001005

0800a11c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b086      	sub	sp, #24
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
 800a124:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	4a1c      	ldr	r2, [pc, #112]	; (800a19c <clmt_clust+0x80>)
 800a12a:	589b      	ldr	r3, [r3, r2]
 800a12c:	3304      	adds	r3, #4
 800a12e:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800a130:	687a      	ldr	r2, [r7, #4]
 800a132:	2380      	movs	r3, #128	; 0x80
 800a134:	015b      	lsls	r3, r3, #5
 800a136:	58d3      	ldr	r3, [r2, r3]
 800a138:	4a19      	ldr	r2, [pc, #100]	; (800a1a0 <clmt_clust+0x84>)
 800a13a:	5a9b      	ldrh	r3, [r3, r2]
 800a13c:	0019      	movs	r1, r3
 800a13e:	6838      	ldr	r0, [r7, #0]
 800a140:	f7f5 fffc 	bl	800013c <__udivsi3>
 800a144:	0003      	movs	r3, r0
 800a146:	0018      	movs	r0, r3
 800a148:	687a      	ldr	r2, [r7, #4]
 800a14a:	2380      	movs	r3, #128	; 0x80
 800a14c:	015b      	lsls	r3, r3, #5
 800a14e:	58d3      	ldr	r3, [r2, r3]
 800a150:	4a14      	ldr	r2, [pc, #80]	; (800a1a4 <clmt_clust+0x88>)
 800a152:	5c9b      	ldrb	r3, [r3, r2]
 800a154:	0019      	movs	r1, r3
 800a156:	f7f5 fff1 	bl	800013c <__udivsi3>
 800a15a:	0003      	movs	r3, r0
 800a15c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a15e:	693b      	ldr	r3, [r7, #16]
 800a160:	1d1a      	adds	r2, r3, #4
 800a162:	613a      	str	r2, [r7, #16]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d101      	bne.n	800a172 <clmt_clust+0x56>
 800a16e:	2300      	movs	r3, #0
 800a170:	e010      	b.n	800a194 <clmt_clust+0x78>
		if (cl < ncl) break;	/* In this fragment? */
 800a172:	697a      	ldr	r2, [r7, #20]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	429a      	cmp	r2, r3
 800a178:	d307      	bcc.n	800a18a <clmt_clust+0x6e>
		cl -= ncl; tbl++;		/* Next fragment */
 800a17a:	697a      	ldr	r2, [r7, #20]
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	1ad3      	subs	r3, r2, r3
 800a180:	617b      	str	r3, [r7, #20]
 800a182:	693b      	ldr	r3, [r7, #16]
 800a184:	3304      	adds	r3, #4
 800a186:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a188:	e7e9      	b.n	800a15e <clmt_clust+0x42>
		if (cl < ncl) break;	/* In this fragment? */
 800a18a:	46c0      	nop			; (mov r8, r8)
	}
	return cl + *tbl;	/* Return the cluster number */
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	681a      	ldr	r2, [r3, #0]
 800a190:	697b      	ldr	r3, [r7, #20]
 800a192:	18d3      	adds	r3, r2, r3
}
 800a194:	0018      	movs	r0, r3
 800a196:	46bd      	mov	sp, r7
 800a198:	b006      	add	sp, #24
 800a19a:	bd80      	pop	{r7, pc}
 800a19c:	00001024 	.word	0x00001024
 800a1a0:	0000100a 	.word	0x0000100a
 800a1a4:	00001002 	.word	0x00001002

0800a1a8 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800a1a8:	b590      	push	{r4, r7, lr}
 800a1aa:	b087      	sub	sp, #28
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
 800a1b0:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	b299      	uxth	r1, r3
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	4a5d      	ldr	r2, [pc, #372]	; (800a330 <dir_sdi+0x188>)
 800a1ba:	5299      	strh	r1, [r3, r2]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	4a5d      	ldr	r2, [pc, #372]	; (800a334 <dir_sdi+0x18c>)
 800a1c0:	589b      	ldr	r3, [r3, r2]
 800a1c2:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800a1c4:	697b      	ldr	r3, [r7, #20]
 800a1c6:	2b01      	cmp	r3, #1
 800a1c8:	d008      	beq.n	800a1dc <dir_sdi+0x34>
 800a1ca:	687a      	ldr	r2, [r7, #4]
 800a1cc:	2380      	movs	r3, #128	; 0x80
 800a1ce:	015b      	lsls	r3, r3, #5
 800a1d0:	58d3      	ldr	r3, [r2, r3]
 800a1d2:	4a59      	ldr	r2, [pc, #356]	; (800a338 <dir_sdi+0x190>)
 800a1d4:	589b      	ldr	r3, [r3, r2]
 800a1d6:	697a      	ldr	r2, [r7, #20]
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d301      	bcc.n	800a1e0 <dir_sdi+0x38>
		return FR_INT_ERR;
 800a1dc:	2302      	movs	r3, #2
 800a1de:	e0a2      	b.n	800a326 <dir_sdi+0x17e>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800a1e0:	697b      	ldr	r3, [r7, #20]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d10f      	bne.n	800a206 <dir_sdi+0x5e>
 800a1e6:	687a      	ldr	r2, [r7, #4]
 800a1e8:	2380      	movs	r3, #128	; 0x80
 800a1ea:	015b      	lsls	r3, r3, #5
 800a1ec:	58d2      	ldr	r2, [r2, r3]
 800a1ee:	2380      	movs	r3, #128	; 0x80
 800a1f0:	015b      	lsls	r3, r3, #5
 800a1f2:	5cd3      	ldrb	r3, [r2, r3]
 800a1f4:	2b03      	cmp	r3, #3
 800a1f6:	d106      	bne.n	800a206 <dir_sdi+0x5e>
		clst = dp->fs->dirbase;
 800a1f8:	687a      	ldr	r2, [r7, #4]
 800a1fa:	2380      	movs	r3, #128	; 0x80
 800a1fc:	015b      	lsls	r3, r3, #5
 800a1fe:	58d3      	ldr	r3, [r2, r3]
 800a200:	4a4e      	ldr	r2, [pc, #312]	; (800a33c <dir_sdi+0x194>)
 800a202:	589b      	ldr	r3, [r3, r2]
 800a204:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d113      	bne.n	800a234 <dir_sdi+0x8c>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800a20c:	687a      	ldr	r2, [r7, #4]
 800a20e:	2380      	movs	r3, #128	; 0x80
 800a210:	015b      	lsls	r3, r3, #5
 800a212:	58d3      	ldr	r3, [r2, r3]
 800a214:	4a47      	ldr	r2, [pc, #284]	; (800a334 <dir_sdi+0x18c>)
 800a216:	5a9b      	ldrh	r3, [r3, r2]
 800a218:	001a      	movs	r2, r3
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d301      	bcc.n	800a224 <dir_sdi+0x7c>
			return FR_INT_ERR;
 800a220:	2302      	movs	r3, #2
 800a222:	e080      	b.n	800a326 <dir_sdi+0x17e>
		sect = dp->fs->dirbase;
 800a224:	687a      	ldr	r2, [r7, #4]
 800a226:	2380      	movs	r3, #128	; 0x80
 800a228:	015b      	lsls	r3, r3, #5
 800a22a:	58d3      	ldr	r3, [r2, r3]
 800a22c:	4a43      	ldr	r2, [pc, #268]	; (800a33c <dir_sdi+0x194>)
 800a22e:	589b      	ldr	r3, [r3, r2]
 800a230:	613b      	str	r3, [r7, #16]
 800a232:	e042      	b.n	800a2ba <dir_sdi+0x112>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800a234:	687a      	ldr	r2, [r7, #4]
 800a236:	2380      	movs	r3, #128	; 0x80
 800a238:	015b      	lsls	r3, r3, #5
 800a23a:	58d3      	ldr	r3, [r2, r3]
 800a23c:	4a40      	ldr	r2, [pc, #256]	; (800a340 <dir_sdi+0x198>)
 800a23e:	5a9b      	ldrh	r3, [r3, r2]
 800a240:	095b      	lsrs	r3, r3, #5
 800a242:	b29b      	uxth	r3, r3
 800a244:	0019      	movs	r1, r3
 800a246:	687a      	ldr	r2, [r7, #4]
 800a248:	2380      	movs	r3, #128	; 0x80
 800a24a:	015b      	lsls	r3, r3, #5
 800a24c:	58d3      	ldr	r3, [r2, r3]
 800a24e:	4a3d      	ldr	r2, [pc, #244]	; (800a344 <dir_sdi+0x19c>)
 800a250:	5c9b      	ldrb	r3, [r3, r2]
 800a252:	434b      	muls	r3, r1
 800a254:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800a256:	e021      	b.n	800a29c <dir_sdi+0xf4>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	2380      	movs	r3, #128	; 0x80
 800a25c:	015b      	lsls	r3, r3, #5
 800a25e:	58d3      	ldr	r3, [r2, r3]
 800a260:	697a      	ldr	r2, [r7, #20]
 800a262:	0011      	movs	r1, r2
 800a264:	0018      	movs	r0, r3
 800a266:	f7ff fbcf 	bl	8009a08 <get_fat>
 800a26a:	0003      	movs	r3, r0
 800a26c:	617b      	str	r3, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	3301      	adds	r3, #1
 800a272:	d101      	bne.n	800a278 <dir_sdi+0xd0>
 800a274:	2301      	movs	r3, #1
 800a276:	e056      	b.n	800a326 <dir_sdi+0x17e>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	2b01      	cmp	r3, #1
 800a27c:	d908      	bls.n	800a290 <dir_sdi+0xe8>
 800a27e:	687a      	ldr	r2, [r7, #4]
 800a280:	2380      	movs	r3, #128	; 0x80
 800a282:	015b      	lsls	r3, r3, #5
 800a284:	58d3      	ldr	r3, [r2, r3]
 800a286:	4a2c      	ldr	r2, [pc, #176]	; (800a338 <dir_sdi+0x190>)
 800a288:	589b      	ldr	r3, [r3, r2]
 800a28a:	697a      	ldr	r2, [r7, #20]
 800a28c:	429a      	cmp	r2, r3
 800a28e:	d301      	bcc.n	800a294 <dir_sdi+0xec>
				return FR_INT_ERR;
 800a290:	2302      	movs	r3, #2
 800a292:	e048      	b.n	800a326 <dir_sdi+0x17e>
			idx -= ic;
 800a294:	683a      	ldr	r2, [r7, #0]
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	1ad3      	subs	r3, r2, r3
 800a29a:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800a29c:	683a      	ldr	r2, [r7, #0]
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d2d9      	bcs.n	800a258 <dir_sdi+0xb0>
		}
		sect = clust2sect(dp->fs, clst);
 800a2a4:	687a      	ldr	r2, [r7, #4]
 800a2a6:	2380      	movs	r3, #128	; 0x80
 800a2a8:	015b      	lsls	r3, r3, #5
 800a2aa:	58d3      	ldr	r3, [r2, r3]
 800a2ac:	697a      	ldr	r2, [r7, #20]
 800a2ae:	0011      	movs	r1, r2
 800a2b0:	0018      	movs	r0, r3
 800a2b2:	f7ff fb83 	bl	80099bc <clust2sect>
 800a2b6:	0003      	movs	r3, r0
 800a2b8:	613b      	str	r3, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	4922      	ldr	r1, [pc, #136]	; (800a348 <dir_sdi+0x1a0>)
 800a2be:	697a      	ldr	r2, [r7, #20]
 800a2c0:	505a      	str	r2, [r3, r1]
	if (!sect) return FR_INT_ERR;
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d101      	bne.n	800a2cc <dir_sdi+0x124>
 800a2c8:	2302      	movs	r3, #2
 800a2ca:	e02c      	b.n	800a326 <dir_sdi+0x17e>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800a2cc:	687a      	ldr	r2, [r7, #4]
 800a2ce:	2380      	movs	r3, #128	; 0x80
 800a2d0:	015b      	lsls	r3, r3, #5
 800a2d2:	58d3      	ldr	r3, [r2, r3]
 800a2d4:	4a1a      	ldr	r2, [pc, #104]	; (800a340 <dir_sdi+0x198>)
 800a2d6:	5a9b      	ldrh	r3, [r3, r2]
 800a2d8:	095b      	lsrs	r3, r3, #5
 800a2da:	b29b      	uxth	r3, r3
 800a2dc:	0019      	movs	r1, r3
 800a2de:	6838      	ldr	r0, [r7, #0]
 800a2e0:	f7f5 ff2c 	bl	800013c <__udivsi3>
 800a2e4:	0003      	movs	r3, r0
 800a2e6:	001a      	movs	r2, r3
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	18d2      	adds	r2, r2, r3
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	4917      	ldr	r1, [pc, #92]	; (800a34c <dir_sdi+0x1a4>)
 800a2f0:	505a      	str	r2, [r3, r1]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800a2f2:	687a      	ldr	r2, [r7, #4]
 800a2f4:	2380      	movs	r3, #128	; 0x80
 800a2f6:	015b      	lsls	r3, r3, #5
 800a2f8:	58d3      	ldr	r3, [r2, r3]
 800a2fa:	001c      	movs	r4, r3
 800a2fc:	687a      	ldr	r2, [r7, #4]
 800a2fe:	2380      	movs	r3, #128	; 0x80
 800a300:	015b      	lsls	r3, r3, #5
 800a302:	58d3      	ldr	r3, [r2, r3]
 800a304:	4a0e      	ldr	r2, [pc, #56]	; (800a340 <dir_sdi+0x198>)
 800a306:	5a9b      	ldrh	r3, [r3, r2]
 800a308:	095b      	lsrs	r3, r3, #5
 800a30a:	b29b      	uxth	r3, r3
 800a30c:	001a      	movs	r2, r3
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	0011      	movs	r1, r2
 800a312:	0018      	movs	r0, r3
 800a314:	f7f5 ff98 	bl	8000248 <__aeabi_uidivmod>
 800a318:	000b      	movs	r3, r1
 800a31a:	015b      	lsls	r3, r3, #5
 800a31c:	18e2      	adds	r2, r4, r3
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4905      	ldr	r1, [pc, #20]	; (800a338 <dir_sdi+0x190>)
 800a322:	505a      	str	r2, [r3, r1]

	return FR_OK;
 800a324:	2300      	movs	r3, #0
}
 800a326:	0018      	movs	r0, r3
 800a328:	46bd      	mov	sp, r7
 800a32a:	b007      	add	sp, #28
 800a32c:	bd90      	pop	{r4, r7, pc}
 800a32e:	46c0      	nop			; (mov r8, r8)
 800a330:	00001006 	.word	0x00001006
 800a334:	00001008 	.word	0x00001008
 800a338:	00001014 	.word	0x00001014
 800a33c:	00001024 	.word	0x00001024
 800a340:	0000100a 	.word	0x0000100a
 800a344:	00001002 	.word	0x00001002
 800a348:	0000100c 	.word	0x0000100c
 800a34c:	00001010 	.word	0x00001010

0800a350 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a350:	b590      	push	{r4, r7, lr}
 800a352:	b087      	sub	sp, #28
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	4a94      	ldr	r2, [pc, #592]	; (800a5b0 <dir_next+0x260>)
 800a35e:	5a9b      	ldrh	r3, [r3, r2]
 800a360:	3301      	adds	r3, #1
 800a362:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	041b      	lsls	r3, r3, #16
 800a368:	0c1b      	lsrs	r3, r3, #16
 800a36a:	d004      	beq.n	800a376 <dir_next+0x26>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	4a91      	ldr	r2, [pc, #580]	; (800a5b4 <dir_next+0x264>)
 800a370:	589b      	ldr	r3, [r3, r2]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d101      	bne.n	800a37a <dir_next+0x2a>
		return FR_NO_FILE;
 800a376:	2304      	movs	r3, #4
 800a378:	e115      	b.n	800a5a6 <dir_next+0x256>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800a37a:	687a      	ldr	r2, [r7, #4]
 800a37c:	2380      	movs	r3, #128	; 0x80
 800a37e:	015b      	lsls	r3, r3, #5
 800a380:	58d3      	ldr	r3, [r2, r3]
 800a382:	4a8d      	ldr	r2, [pc, #564]	; (800a5b8 <dir_next+0x268>)
 800a384:	5a9b      	ldrh	r3, [r3, r2]
 800a386:	095b      	lsrs	r3, r3, #5
 800a388:	b29b      	uxth	r3, r3
 800a38a:	001a      	movs	r2, r3
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	0011      	movs	r1, r2
 800a390:	0018      	movs	r0, r3
 800a392:	f7f5 ff59 	bl	8000248 <__aeabi_uidivmod>
 800a396:	1e0b      	subs	r3, r1, #0
 800a398:	d000      	beq.n	800a39c <dir_next+0x4c>
 800a39a:	e0e5      	b.n	800a568 <dir_next+0x218>
		dp->sect++;					/* Next sector */
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	4a85      	ldr	r2, [pc, #532]	; (800a5b4 <dir_next+0x264>)
 800a3a0:	589b      	ldr	r3, [r3, r2]
 800a3a2:	1c5a      	adds	r2, r3, #1
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	4983      	ldr	r1, [pc, #524]	; (800a5b4 <dir_next+0x264>)
 800a3a8:	505a      	str	r2, [r3, r1]

		if (!dp->clust) {		/* Static table */
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4a83      	ldr	r2, [pc, #524]	; (800a5bc <dir_next+0x26c>)
 800a3ae:	589b      	ldr	r3, [r3, r2]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d10c      	bne.n	800a3ce <dir_next+0x7e>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800a3b4:	687a      	ldr	r2, [r7, #4]
 800a3b6:	2380      	movs	r3, #128	; 0x80
 800a3b8:	015b      	lsls	r3, r3, #5
 800a3ba:	58d3      	ldr	r3, [r2, r3]
 800a3bc:	4a80      	ldr	r2, [pc, #512]	; (800a5c0 <dir_next+0x270>)
 800a3be:	5a9b      	ldrh	r3, [r3, r2]
 800a3c0:	001a      	movs	r2, r3
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d200      	bcs.n	800a3ca <dir_next+0x7a>
 800a3c8:	e0ce      	b.n	800a568 <dir_next+0x218>
				return FR_NO_FILE;
 800a3ca:	2304      	movs	r3, #4
 800a3cc:	e0eb      	b.n	800a5a6 <dir_next+0x256>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	2380      	movs	r3, #128	; 0x80
 800a3d2:	015b      	lsls	r3, r3, #5
 800a3d4:	58d3      	ldr	r3, [r2, r3]
 800a3d6:	4a78      	ldr	r2, [pc, #480]	; (800a5b8 <dir_next+0x268>)
 800a3d8:	5a9b      	ldrh	r3, [r3, r2]
 800a3da:	095b      	lsrs	r3, r3, #5
 800a3dc:	b29b      	uxth	r3, r3
 800a3de:	0019      	movs	r1, r3
 800a3e0:	68f8      	ldr	r0, [r7, #12]
 800a3e2:	f7f5 feab 	bl	800013c <__udivsi3>
 800a3e6:	0003      	movs	r3, r0
 800a3e8:	0019      	movs	r1, r3
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	2380      	movs	r3, #128	; 0x80
 800a3ee:	015b      	lsls	r3, r3, #5
 800a3f0:	58d3      	ldr	r3, [r2, r3]
 800a3f2:	4a74      	ldr	r2, [pc, #464]	; (800a5c4 <dir_next+0x274>)
 800a3f4:	5c9b      	ldrb	r3, [r3, r2]
 800a3f6:	3b01      	subs	r3, #1
 800a3f8:	400b      	ands	r3, r1
 800a3fa:	d000      	beq.n	800a3fe <dir_next+0xae>
 800a3fc:	e0b4      	b.n	800a568 <dir_next+0x218>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800a3fe:	687a      	ldr	r2, [r7, #4]
 800a400:	2380      	movs	r3, #128	; 0x80
 800a402:	015b      	lsls	r3, r3, #5
 800a404:	58d2      	ldr	r2, [r2, r3]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	496c      	ldr	r1, [pc, #432]	; (800a5bc <dir_next+0x26c>)
 800a40a:	585b      	ldr	r3, [r3, r1]
 800a40c:	0019      	movs	r1, r3
 800a40e:	0010      	movs	r0, r2
 800a410:	f7ff fafa 	bl	8009a08 <get_fat>
 800a414:	0003      	movs	r3, r0
 800a416:	617b      	str	r3, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	2b01      	cmp	r3, #1
 800a41c:	d801      	bhi.n	800a422 <dir_next+0xd2>
 800a41e:	2302      	movs	r3, #2
 800a420:	e0c1      	b.n	800a5a6 <dir_next+0x256>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	3301      	adds	r3, #1
 800a426:	d101      	bne.n	800a42c <dir_next+0xdc>
 800a428:	2301      	movs	r3, #1
 800a42a:	e0bc      	b.n	800a5a6 <dir_next+0x256>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800a42c:	687a      	ldr	r2, [r7, #4]
 800a42e:	2380      	movs	r3, #128	; 0x80
 800a430:	015b      	lsls	r3, r3, #5
 800a432:	58d3      	ldr	r3, [r2, r3]
 800a434:	4a64      	ldr	r2, [pc, #400]	; (800a5c8 <dir_next+0x278>)
 800a436:	589b      	ldr	r3, [r3, r2]
 800a438:	697a      	ldr	r2, [r7, #20]
 800a43a:	429a      	cmp	r2, r3
 800a43c:	d200      	bcs.n	800a440 <dir_next+0xf0>
 800a43e:	e082      	b.n	800a546 <dir_next+0x1f6>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d101      	bne.n	800a44a <dir_next+0xfa>
 800a446:	2304      	movs	r3, #4
 800a448:	e0ad      	b.n	800a5a6 <dir_next+0x256>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800a44a:	687a      	ldr	r2, [r7, #4]
 800a44c:	2380      	movs	r3, #128	; 0x80
 800a44e:	015b      	lsls	r3, r3, #5
 800a450:	58d2      	ldr	r2, [r2, r3]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	4959      	ldr	r1, [pc, #356]	; (800a5bc <dir_next+0x26c>)
 800a456:	585b      	ldr	r3, [r3, r1]
 800a458:	0019      	movs	r1, r3
 800a45a:	0010      	movs	r0, r2
 800a45c:	f7ff fdaa 	bl	8009fb4 <create_chain>
 800a460:	0003      	movs	r3, r0
 800a462:	617b      	str	r3, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d101      	bne.n	800a46e <dir_next+0x11e>
 800a46a:	2307      	movs	r3, #7
 800a46c:	e09b      	b.n	800a5a6 <dir_next+0x256>
					if (clst == 1) return FR_INT_ERR;
 800a46e:	697b      	ldr	r3, [r7, #20]
 800a470:	2b01      	cmp	r3, #1
 800a472:	d101      	bne.n	800a478 <dir_next+0x128>
 800a474:	2302      	movs	r3, #2
 800a476:	e096      	b.n	800a5a6 <dir_next+0x256>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	3301      	adds	r3, #1
 800a47c:	d101      	bne.n	800a482 <dir_next+0x132>
 800a47e:	2301      	movs	r3, #1
 800a480:	e091      	b.n	800a5a6 <dir_next+0x256>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800a482:	687a      	ldr	r2, [r7, #4]
 800a484:	2380      	movs	r3, #128	; 0x80
 800a486:	015b      	lsls	r3, r3, #5
 800a488:	58d3      	ldr	r3, [r2, r3]
 800a48a:	0018      	movs	r0, r3
 800a48c:	f7ff f930 	bl	80096f0 <sync_window>
 800a490:	1e03      	subs	r3, r0, #0
 800a492:	d001      	beq.n	800a498 <dir_next+0x148>
 800a494:	2301      	movs	r3, #1
 800a496:	e086      	b.n	800a5a6 <dir_next+0x256>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800a498:	687a      	ldr	r2, [r7, #4]
 800a49a:	2380      	movs	r3, #128	; 0x80
 800a49c:	015b      	lsls	r3, r3, #5
 800a49e:	58d3      	ldr	r3, [r2, r3]
 800a4a0:	0018      	movs	r0, r3
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	2380      	movs	r3, #128	; 0x80
 800a4a6:	015b      	lsls	r3, r3, #5
 800a4a8:	58d3      	ldr	r3, [r2, r3]
 800a4aa:	4a43      	ldr	r2, [pc, #268]	; (800a5b8 <dir_next+0x268>)
 800a4ac:	5a9b      	ldrh	r3, [r3, r2]
 800a4ae:	001a      	movs	r2, r3
 800a4b0:	2100      	movs	r1, #0
 800a4b2:	f7fe ff58 	bl	8009366 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800a4b6:	687a      	ldr	r2, [r7, #4]
 800a4b8:	2380      	movs	r3, #128	; 0x80
 800a4ba:	015b      	lsls	r3, r3, #5
 800a4bc:	58d0      	ldr	r0, [r2, r3]
 800a4be:	687a      	ldr	r2, [r7, #4]
 800a4c0:	2380      	movs	r3, #128	; 0x80
 800a4c2:	015b      	lsls	r3, r3, #5
 800a4c4:	58d4      	ldr	r4, [r2, r3]
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	0019      	movs	r1, r3
 800a4ca:	f7ff fa77 	bl	80099bc <clust2sect>
 800a4ce:	0003      	movs	r3, r0
 800a4d0:	4a3e      	ldr	r2, [pc, #248]	; (800a5cc <dir_next+0x27c>)
 800a4d2:	50a3      	str	r3, [r4, r2]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	613b      	str	r3, [r7, #16]
 800a4d8:	e01d      	b.n	800a516 <dir_next+0x1c6>
						dp->fs->wflag = 1;
 800a4da:	687a      	ldr	r2, [r7, #4]
 800a4dc:	2380      	movs	r3, #128	; 0x80
 800a4de:	015b      	lsls	r3, r3, #5
 800a4e0:	58d3      	ldr	r3, [r2, r3]
 800a4e2:	4a3b      	ldr	r2, [pc, #236]	; (800a5d0 <dir_next+0x280>)
 800a4e4:	2101      	movs	r1, #1
 800a4e6:	5499      	strb	r1, [r3, r2]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800a4e8:	687a      	ldr	r2, [r7, #4]
 800a4ea:	2380      	movs	r3, #128	; 0x80
 800a4ec:	015b      	lsls	r3, r3, #5
 800a4ee:	58d3      	ldr	r3, [r2, r3]
 800a4f0:	0018      	movs	r0, r3
 800a4f2:	f7ff f8fd 	bl	80096f0 <sync_window>
 800a4f6:	1e03      	subs	r3, r0, #0
 800a4f8:	d001      	beq.n	800a4fe <dir_next+0x1ae>
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	e053      	b.n	800a5a6 <dir_next+0x256>
						dp->fs->winsect++;
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	2380      	movs	r3, #128	; 0x80
 800a502:	015b      	lsls	r3, r3, #5
 800a504:	58d3      	ldr	r3, [r2, r3]
 800a506:	4a31      	ldr	r2, [pc, #196]	; (800a5cc <dir_next+0x27c>)
 800a508:	589a      	ldr	r2, [r3, r2]
 800a50a:	3201      	adds	r2, #1
 800a50c:	492f      	ldr	r1, [pc, #188]	; (800a5cc <dir_next+0x27c>)
 800a50e:	505a      	str	r2, [r3, r1]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	3301      	adds	r3, #1
 800a514:	613b      	str	r3, [r7, #16]
 800a516:	687a      	ldr	r2, [r7, #4]
 800a518:	2380      	movs	r3, #128	; 0x80
 800a51a:	015b      	lsls	r3, r3, #5
 800a51c:	58d3      	ldr	r3, [r2, r3]
 800a51e:	4a29      	ldr	r2, [pc, #164]	; (800a5c4 <dir_next+0x274>)
 800a520:	5c9b      	ldrb	r3, [r3, r2]
 800a522:	001a      	movs	r2, r3
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	4293      	cmp	r3, r2
 800a528:	d3d7      	bcc.n	800a4da <dir_next+0x18a>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800a52a:	687a      	ldr	r2, [r7, #4]
 800a52c:	2380      	movs	r3, #128	; 0x80
 800a52e:	015b      	lsls	r3, r3, #5
 800a530:	58d3      	ldr	r3, [r2, r3]
 800a532:	4a26      	ldr	r2, [pc, #152]	; (800a5cc <dir_next+0x27c>)
 800a534:	5899      	ldr	r1, [r3, r2]
 800a536:	687a      	ldr	r2, [r7, #4]
 800a538:	2380      	movs	r3, #128	; 0x80
 800a53a:	015b      	lsls	r3, r3, #5
 800a53c:	58d3      	ldr	r3, [r2, r3]
 800a53e:	693a      	ldr	r2, [r7, #16]
 800a540:	1a8a      	subs	r2, r1, r2
 800a542:	4922      	ldr	r1, [pc, #136]	; (800a5cc <dir_next+0x27c>)
 800a544:	505a      	str	r2, [r3, r1]
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	491c      	ldr	r1, [pc, #112]	; (800a5bc <dir_next+0x26c>)
 800a54a:	697a      	ldr	r2, [r7, #20]
 800a54c:	505a      	str	r2, [r3, r1]
				dp->sect = clust2sect(dp->fs, clst);
 800a54e:	687a      	ldr	r2, [r7, #4]
 800a550:	2380      	movs	r3, #128	; 0x80
 800a552:	015b      	lsls	r3, r3, #5
 800a554:	58d3      	ldr	r3, [r2, r3]
 800a556:	697a      	ldr	r2, [r7, #20]
 800a558:	0011      	movs	r1, r2
 800a55a:	0018      	movs	r0, r3
 800a55c:	f7ff fa2e 	bl	80099bc <clust2sect>
 800a560:	0002      	movs	r2, r0
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	4913      	ldr	r1, [pc, #76]	; (800a5b4 <dir_next+0x264>)
 800a566:	505a      	str	r2, [r3, r1]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	b299      	uxth	r1, r3
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	4a10      	ldr	r2, [pc, #64]	; (800a5b0 <dir_next+0x260>)
 800a570:	5299      	strh	r1, [r3, r2]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800a572:	687a      	ldr	r2, [r7, #4]
 800a574:	2380      	movs	r3, #128	; 0x80
 800a576:	015b      	lsls	r3, r3, #5
 800a578:	58d3      	ldr	r3, [r2, r3]
 800a57a:	001c      	movs	r4, r3
 800a57c:	687a      	ldr	r2, [r7, #4]
 800a57e:	2380      	movs	r3, #128	; 0x80
 800a580:	015b      	lsls	r3, r3, #5
 800a582:	58d3      	ldr	r3, [r2, r3]
 800a584:	4a0c      	ldr	r2, [pc, #48]	; (800a5b8 <dir_next+0x268>)
 800a586:	5a9b      	ldrh	r3, [r3, r2]
 800a588:	095b      	lsrs	r3, r3, #5
 800a58a:	b29b      	uxth	r3, r3
 800a58c:	001a      	movs	r2, r3
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	0011      	movs	r1, r2
 800a592:	0018      	movs	r0, r3
 800a594:	f7f5 fe58 	bl	8000248 <__aeabi_uidivmod>
 800a598:	000b      	movs	r3, r1
 800a59a:	015b      	lsls	r3, r3, #5
 800a59c:	18e2      	adds	r2, r4, r3
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	4909      	ldr	r1, [pc, #36]	; (800a5c8 <dir_next+0x278>)
 800a5a2:	505a      	str	r2, [r3, r1]

	return FR_OK;
 800a5a4:	2300      	movs	r3, #0
}
 800a5a6:	0018      	movs	r0, r3
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	b007      	add	sp, #28
 800a5ac:	bd90      	pop	{r4, r7, pc}
 800a5ae:	46c0      	nop			; (mov r8, r8)
 800a5b0:	00001006 	.word	0x00001006
 800a5b4:	00001010 	.word	0x00001010
 800a5b8:	0000100a 	.word	0x0000100a
 800a5bc:	0000100c 	.word	0x0000100c
 800a5c0:	00001008 	.word	0x00001008
 800a5c4:	00001002 	.word	0x00001002
 800a5c8:	00001014 	.word	0x00001014
 800a5cc:	0000102c 	.word	0x0000102c
 800a5d0:	00001004 	.word	0x00001004

0800a5d4 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800a5d4:	b5b0      	push	{r4, r5, r7, lr}
 800a5d6:	b084      	sub	sp, #16
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800a5de:	250f      	movs	r5, #15
 800a5e0:	197c      	adds	r4, r7, r5
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2100      	movs	r1, #0
 800a5e6:	0018      	movs	r0, r3
 800a5e8:	f7ff fdde 	bl	800a1a8 <dir_sdi>
 800a5ec:	0003      	movs	r3, r0
 800a5ee:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800a5f0:	197b      	adds	r3, r7, r5
 800a5f2:	781b      	ldrb	r3, [r3, #0]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d139      	bne.n	800a66c <dir_alloc+0x98>
		n = 0;
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	2380      	movs	r3, #128	; 0x80
 800a600:	015b      	lsls	r3, r3, #5
 800a602:	58d2      	ldr	r2, [r2, r3]
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	4921      	ldr	r1, [pc, #132]	; (800a68c <dir_alloc+0xb8>)
 800a608:	585b      	ldr	r3, [r3, r1]
 800a60a:	250f      	movs	r5, #15
 800a60c:	197c      	adds	r4, r7, r5
 800a60e:	0019      	movs	r1, r3
 800a610:	0010      	movs	r0, r2
 800a612:	f7ff f8c5 	bl	80097a0 <move_window>
 800a616:	0003      	movs	r3, r0
 800a618:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800a61a:	197b      	adds	r3, r7, r5
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d123      	bne.n	800a66a <dir_alloc+0x96>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	4a1a      	ldr	r2, [pc, #104]	; (800a690 <dir_alloc+0xbc>)
 800a626:	589b      	ldr	r3, [r3, r2]
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	2be5      	cmp	r3, #229	; 0xe5
 800a62c:	d005      	beq.n	800a63a <dir_alloc+0x66>
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	4a17      	ldr	r2, [pc, #92]	; (800a690 <dir_alloc+0xbc>)
 800a632:	589b      	ldr	r3, [r3, r2]
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d107      	bne.n	800a64a <dir_alloc+0x76>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	3301      	adds	r3, #1
 800a63e:	60bb      	str	r3, [r7, #8]
 800a640:	68ba      	ldr	r2, [r7, #8]
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	429a      	cmp	r2, r3
 800a646:	d102      	bne.n	800a64e <dir_alloc+0x7a>
 800a648:	e010      	b.n	800a66c <dir_alloc+0x98>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a64a:	2300      	movs	r3, #0
 800a64c:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800a64e:	250f      	movs	r5, #15
 800a650:	197c      	adds	r4, r7, r5
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2101      	movs	r1, #1
 800a656:	0018      	movs	r0, r3
 800a658:	f7ff fe7a 	bl	800a350 <dir_next>
 800a65c:	0003      	movs	r3, r0
 800a65e:	7023      	strb	r3, [r4, #0]
		} while (res == FR_OK);
 800a660:	197b      	adds	r3, r7, r5
 800a662:	781b      	ldrb	r3, [r3, #0]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d0c9      	beq.n	800a5fc <dir_alloc+0x28>
 800a668:	e000      	b.n	800a66c <dir_alloc+0x98>
			if (res != FR_OK) break;
 800a66a:	46c0      	nop			; (mov r8, r8)
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a66c:	220f      	movs	r2, #15
 800a66e:	18bb      	adds	r3, r7, r2
 800a670:	781b      	ldrb	r3, [r3, #0]
 800a672:	2b04      	cmp	r3, #4
 800a674:	d102      	bne.n	800a67c <dir_alloc+0xa8>
 800a676:	18bb      	adds	r3, r7, r2
 800a678:	2207      	movs	r2, #7
 800a67a:	701a      	strb	r2, [r3, #0]
	return res;
 800a67c:	230f      	movs	r3, #15
 800a67e:	18fb      	adds	r3, r7, r3
 800a680:	781b      	ldrb	r3, [r3, #0]
}
 800a682:	0018      	movs	r0, r3
 800a684:	46bd      	mov	sp, r7
 800a686:	b004      	add	sp, #16
 800a688:	bdb0      	pop	{r4, r5, r7, pc}
 800a68a:	46c0      	nop			; (mov r8, r8)
 800a68c:	00001010 	.word	0x00001010
 800a690:	00001014 	.word	0x00001014

0800a694 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b084      	sub	sp, #16
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
 800a69c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	331b      	adds	r3, #27
 800a6a2:	781b      	ldrb	r3, [r3, #0]
 800a6a4:	021b      	lsls	r3, r3, #8
 800a6a6:	b21a      	sxth	r2, r3
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	331a      	adds	r3, #26
 800a6ac:	781b      	ldrb	r3, [r3, #0]
 800a6ae:	b21b      	sxth	r3, r3
 800a6b0:	4313      	orrs	r3, r2
 800a6b2:	b21b      	sxth	r3, r3
 800a6b4:	b29b      	uxth	r3, r3
 800a6b6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800a6b8:	687a      	ldr	r2, [r7, #4]
 800a6ba:	2380      	movs	r3, #128	; 0x80
 800a6bc:	015b      	lsls	r3, r3, #5
 800a6be:	5cd3      	ldrb	r3, [r2, r3]
 800a6c0:	2b03      	cmp	r3, #3
 800a6c2:	d10f      	bne.n	800a6e4 <ld_clust+0x50>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	3315      	adds	r3, #21
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	021b      	lsls	r3, r3, #8
 800a6cc:	b21a      	sxth	r2, r3
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	3314      	adds	r3, #20
 800a6d2:	781b      	ldrb	r3, [r3, #0]
 800a6d4:	b21b      	sxth	r3, r3
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	b21b      	sxth	r3, r3
 800a6da:	b29b      	uxth	r3, r3
 800a6dc:	041b      	lsls	r3, r3, #16
 800a6de:	68fa      	ldr	r2, [r7, #12]
 800a6e0:	4313      	orrs	r3, r2
 800a6e2:	60fb      	str	r3, [r7, #12]

	return cl;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
}
 800a6e6:	0018      	movs	r0, r3
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	b004      	add	sp, #16
 800a6ec:	bd80      	pop	{r7, pc}

0800a6ee <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800a6ee:	b580      	push	{r7, lr}
 800a6f0:	b082      	sub	sp, #8
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	6078      	str	r0, [r7, #4]
 800a6f6:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	331a      	adds	r3, #26
 800a6fc:	683a      	ldr	r2, [r7, #0]
 800a6fe:	b2d2      	uxtb	r2, r2
 800a700:	701a      	strb	r2, [r3, #0]
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	b29b      	uxth	r3, r3
 800a706:	0a1b      	lsrs	r3, r3, #8
 800a708:	b29a      	uxth	r2, r3
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	331b      	adds	r3, #27
 800a70e:	b2d2      	uxtb	r2, r2
 800a710:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	0c1a      	lsrs	r2, r3, #16
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	3314      	adds	r3, #20
 800a71a:	b2d2      	uxtb	r2, r2
 800a71c:	701a      	strb	r2, [r3, #0]
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	0c1b      	lsrs	r3, r3, #16
 800a722:	b29b      	uxth	r3, r3
 800a724:	0a1b      	lsrs	r3, r3, #8
 800a726:	b29a      	uxth	r2, r3
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	3315      	adds	r3, #21
 800a72c:	b2d2      	uxtb	r2, r2
 800a72e:	701a      	strb	r2, [r3, #0]
}
 800a730:	46c0      	nop			; (mov r8, r8)
 800a732:	46bd      	mov	sp, r7
 800a734:	b002      	add	sp, #8
 800a736:	bd80      	pop	{r7, pc}

0800a738 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800a738:	b5b0      	push	{r4, r5, r7, lr}
 800a73a:	b086      	sub	sp, #24
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a740:	2517      	movs	r5, #23
 800a742:	197c      	adds	r4, r7, r5
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2100      	movs	r1, #0
 800a748:	0018      	movs	r0, r3
 800a74a:	f7ff fd2d 	bl	800a1a8 <dir_sdi>
 800a74e:	0003      	movs	r3, r0
 800a750:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK) return res;
 800a752:	197b      	adds	r3, r7, r5
 800a754:	781b      	ldrb	r3, [r3, #0]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d002      	beq.n	800a760 <dir_find+0x28>
 800a75a:	197b      	adds	r3, r7, r5
 800a75c:	781b      	ldrb	r3, [r3, #0]
 800a75e:	e049      	b.n	800a7f4 <dir_find+0xbc>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800a760:	687a      	ldr	r2, [r7, #4]
 800a762:	2380      	movs	r3, #128	; 0x80
 800a764:	015b      	lsls	r3, r3, #5
 800a766:	58d2      	ldr	r2, [r2, r3]
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	4924      	ldr	r1, [pc, #144]	; (800a7fc <dir_find+0xc4>)
 800a76c:	585b      	ldr	r3, [r3, r1]
 800a76e:	2517      	movs	r5, #23
 800a770:	197c      	adds	r4, r7, r5
 800a772:	0019      	movs	r1, r3
 800a774:	0010      	movs	r0, r2
 800a776:	f7ff f813 	bl	80097a0 <move_window>
 800a77a:	0003      	movs	r3, r0
 800a77c:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) break;
 800a77e:	0029      	movs	r1, r5
 800a780:	187b      	adds	r3, r7, r1
 800a782:	781b      	ldrb	r3, [r3, #0]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d12f      	bne.n	800a7e8 <dir_find+0xb0>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	4a1d      	ldr	r2, [pc, #116]	; (800a800 <dir_find+0xc8>)
 800a78c:	589b      	ldr	r3, [r3, r2]
 800a78e:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800a790:	200f      	movs	r0, #15
 800a792:	183b      	adds	r3, r7, r0
 800a794:	693a      	ldr	r2, [r7, #16]
 800a796:	7812      	ldrb	r2, [r2, #0]
 800a798:	701a      	strb	r2, [r3, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a79a:	183b      	adds	r3, r7, r0
 800a79c:	781b      	ldrb	r3, [r3, #0]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d103      	bne.n	800a7aa <dir_find+0x72>
 800a7a2:	187b      	adds	r3, r7, r1
 800a7a4:	2204      	movs	r2, #4
 800a7a6:	701a      	strb	r2, [r3, #0]
 800a7a8:	e021      	b.n	800a7ee <dir_find+0xb6>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	330b      	adds	r3, #11
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	001a      	movs	r2, r3
 800a7b2:	2308      	movs	r3, #8
 800a7b4:	4013      	ands	r3, r2
 800a7b6:	d109      	bne.n	800a7cc <dir_find+0x94>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	4a12      	ldr	r2, [pc, #72]	; (800a804 <dir_find+0xcc>)
 800a7bc:	5899      	ldr	r1, [r3, r2]
 800a7be:	693b      	ldr	r3, [r7, #16]
 800a7c0:	220b      	movs	r2, #11
 800a7c2:	0018      	movs	r0, r3
 800a7c4:	f7fe fde8 	bl	8009398 <mem_cmp>
 800a7c8:	1e03      	subs	r3, r0, #0
 800a7ca:	d00f      	beq.n	800a7ec <dir_find+0xb4>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800a7cc:	2517      	movs	r5, #23
 800a7ce:	197c      	adds	r4, r7, r5
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2100      	movs	r1, #0
 800a7d4:	0018      	movs	r0, r3
 800a7d6:	f7ff fdbb 	bl	800a350 <dir_next>
 800a7da:	0003      	movs	r3, r0
 800a7dc:	7023      	strb	r3, [r4, #0]
	} while (res == FR_OK);
 800a7de:	197b      	adds	r3, r7, r5
 800a7e0:	781b      	ldrb	r3, [r3, #0]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d0bc      	beq.n	800a760 <dir_find+0x28>
 800a7e6:	e002      	b.n	800a7ee <dir_find+0xb6>
		if (res != FR_OK) break;
 800a7e8:	46c0      	nop			; (mov r8, r8)
 800a7ea:	e000      	b.n	800a7ee <dir_find+0xb6>
			break;
 800a7ec:	46c0      	nop			; (mov r8, r8)

	return res;
 800a7ee:	2317      	movs	r3, #23
 800a7f0:	18fb      	adds	r3, r7, r3
 800a7f2:	781b      	ldrb	r3, [r3, #0]
}
 800a7f4:	0018      	movs	r0, r3
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	b006      	add	sp, #24
 800a7fa:	bdb0      	pop	{r4, r5, r7, pc}
 800a7fc:	00001010 	.word	0x00001010
 800a800:	00001014 	.word	0x00001014
 800a804:	00001018 	.word	0x00001018

0800a808 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800a808:	b5b0      	push	{r4, r5, r7, lr}
 800a80a:	b084      	sub	sp, #16
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800a810:	250f      	movs	r5, #15
 800a812:	197c      	adds	r4, r7, r5
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2101      	movs	r1, #1
 800a818:	0018      	movs	r0, r3
 800a81a:	f7ff fedb 	bl	800a5d4 <dir_alloc>
 800a81e:	0003      	movs	r3, r0
 800a820:	7023      	strb	r3, [r4, #0]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800a822:	0028      	movs	r0, r5
 800a824:	183b      	adds	r3, r7, r0
 800a826:	781b      	ldrb	r3, [r3, #0]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d12b      	bne.n	800a884 <dir_register+0x7c>
		res = move_window(dp->fs, dp->sect);
 800a82c:	687a      	ldr	r2, [r7, #4]
 800a82e:	2380      	movs	r3, #128	; 0x80
 800a830:	015b      	lsls	r3, r3, #5
 800a832:	58d2      	ldr	r2, [r2, r3]
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	4917      	ldr	r1, [pc, #92]	; (800a894 <dir_register+0x8c>)
 800a838:	585b      	ldr	r3, [r3, r1]
 800a83a:	0005      	movs	r5, r0
 800a83c:	183c      	adds	r4, r7, r0
 800a83e:	0019      	movs	r1, r3
 800a840:	0010      	movs	r0, r2
 800a842:	f7fe ffad 	bl	80097a0 <move_window>
 800a846:	0003      	movs	r3, r0
 800a848:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 800a84a:	197b      	adds	r3, r7, r5
 800a84c:	781b      	ldrb	r3, [r3, #0]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d118      	bne.n	800a884 <dir_register+0x7c>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	4a10      	ldr	r2, [pc, #64]	; (800a898 <dir_register+0x90>)
 800a856:	589b      	ldr	r3, [r3, r2]
 800a858:	2220      	movs	r2, #32
 800a85a:	2100      	movs	r1, #0
 800a85c:	0018      	movs	r0, r3
 800a85e:	f7fe fd82 	bl	8009366 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	4a0c      	ldr	r2, [pc, #48]	; (800a898 <dir_register+0x90>)
 800a866:	5898      	ldr	r0, [r3, r2]
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	4a0c      	ldr	r2, [pc, #48]	; (800a89c <dir_register+0x94>)
 800a86c:	589b      	ldr	r3, [r3, r2]
 800a86e:	220b      	movs	r2, #11
 800a870:	0019      	movs	r1, r3
 800a872:	f7fe fd5b 	bl	800932c <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 800a876:	687a      	ldr	r2, [r7, #4]
 800a878:	2380      	movs	r3, #128	; 0x80
 800a87a:	015b      	lsls	r3, r3, #5
 800a87c:	58d3      	ldr	r3, [r2, r3]
 800a87e:	4a08      	ldr	r2, [pc, #32]	; (800a8a0 <dir_register+0x98>)
 800a880:	2101      	movs	r1, #1
 800a882:	5499      	strb	r1, [r3, r2]
		}
	}

	return res;
 800a884:	230f      	movs	r3, #15
 800a886:	18fb      	adds	r3, r7, r3
 800a888:	781b      	ldrb	r3, [r3, #0]
}
 800a88a:	0018      	movs	r0, r3
 800a88c:	46bd      	mov	sp, r7
 800a88e:	b004      	add	sp, #16
 800a890:	bdb0      	pop	{r4, r5, r7, pc}
 800a892:	46c0      	nop			; (mov r8, r8)
 800a894:	00001010 	.word	0x00001010
 800a898:	00001014 	.word	0x00001014
 800a89c:	00001018 	.word	0x00001018
 800a8a0:	00001004 	.word	0x00001004

0800a8a4 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b088      	sub	sp, #32
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
 800a8ac:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	60fb      	str	r3, [r7, #12]
 800a8b4:	e002      	b.n	800a8bc <create_name+0x18>
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	3301      	adds	r3, #1
 800a8ba:	60fb      	str	r3, [r7, #12]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	781b      	ldrb	r3, [r3, #0]
 800a8c0:	2b2f      	cmp	r3, #47	; 0x2f
 800a8c2:	d0f8      	beq.n	800a8b6 <create_name+0x12>
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	781b      	ldrb	r3, [r3, #0]
 800a8c8:	2b5c      	cmp	r3, #92	; 0x5c
 800a8ca:	d0f4      	beq.n	800a8b6 <create_name+0x12>
	sfn = dp->fn;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	4a73      	ldr	r2, [pc, #460]	; (800aa9c <create_name+0x1f8>)
 800a8d0:	589b      	ldr	r3, [r3, r2]
 800a8d2:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	220b      	movs	r2, #11
 800a8d8:	2120      	movs	r1, #32
 800a8da:	0018      	movs	r0, r3
 800a8dc:	f7fe fd43 	bl	8009366 <mem_set>
	si = i = b = 0; ni = 8;
 800a8e0:	231f      	movs	r3, #31
 800a8e2:	18fb      	adds	r3, r7, r3
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	701a      	strb	r2, [r3, #0]
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	613b      	str	r3, [r7, #16]
 800a8ec:	693b      	ldr	r3, [r7, #16]
 800a8ee:	617b      	str	r3, [r7, #20]
 800a8f0:	2308      	movs	r3, #8
 800a8f2:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	1c5a      	adds	r2, r3, #1
 800a8f8:	617a      	str	r2, [r7, #20]
 800a8fa:	68fa      	ldr	r2, [r7, #12]
 800a8fc:	18d2      	adds	r2, r2, r3
 800a8fe:	211e      	movs	r1, #30
 800a900:	187b      	adds	r3, r7, r1
 800a902:	7812      	ldrb	r2, [r2, #0]
 800a904:	701a      	strb	r2, [r3, #0]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 800a906:	000a      	movs	r2, r1
 800a908:	18bb      	adds	r3, r7, r2
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	2b20      	cmp	r3, #32
 800a90e:	d800      	bhi.n	800a912 <create_name+0x6e>
 800a910:	e077      	b.n	800aa02 <create_name+0x15e>
 800a912:	18bb      	adds	r3, r7, r2
 800a914:	781b      	ldrb	r3, [r3, #0]
 800a916:	2b2f      	cmp	r3, #47	; 0x2f
 800a918:	d100      	bne.n	800a91c <create_name+0x78>
 800a91a:	e072      	b.n	800aa02 <create_name+0x15e>
 800a91c:	18bb      	adds	r3, r7, r2
 800a91e:	781b      	ldrb	r3, [r3, #0]
 800a920:	2b5c      	cmp	r3, #92	; 0x5c
 800a922:	d100      	bne.n	800a926 <create_name+0x82>
 800a924:	e06d      	b.n	800aa02 <create_name+0x15e>
		if (c == '.' || i >= ni) {
 800a926:	18bb      	adds	r3, r7, r2
 800a928:	781b      	ldrb	r3, [r3, #0]
 800a92a:	2b2e      	cmp	r3, #46	; 0x2e
 800a92c:	d003      	beq.n	800a936 <create_name+0x92>
 800a92e:	693a      	ldr	r2, [r7, #16]
 800a930:	69bb      	ldr	r3, [r7, #24]
 800a932:	429a      	cmp	r2, r3
 800a934:	d314      	bcc.n	800a960 <create_name+0xbc>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 800a936:	69bb      	ldr	r3, [r7, #24]
 800a938:	2b08      	cmp	r3, #8
 800a93a:	d104      	bne.n	800a946 <create_name+0xa2>
 800a93c:	231e      	movs	r3, #30
 800a93e:	18fb      	adds	r3, r7, r3
 800a940:	781b      	ldrb	r3, [r3, #0]
 800a942:	2b2e      	cmp	r3, #46	; 0x2e
 800a944:	d001      	beq.n	800a94a <create_name+0xa6>
 800a946:	2306      	movs	r3, #6
 800a948:	e0a3      	b.n	800aa92 <create_name+0x1ee>
			i = 8; ni = 11;
 800a94a:	2308      	movs	r3, #8
 800a94c:	613b      	str	r3, [r7, #16]
 800a94e:	230b      	movs	r3, #11
 800a950:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 800a952:	221f      	movs	r2, #31
 800a954:	18bb      	adds	r3, r7, r2
 800a956:	18ba      	adds	r2, r7, r2
 800a958:	7812      	ldrb	r2, [r2, #0]
 800a95a:	0092      	lsls	r2, r2, #2
 800a95c:	701a      	strb	r2, [r3, #0]
 800a95e:	e04f      	b.n	800aa00 <create_name+0x15c>
		}
		if (c >= 0x80) {				/* Extended character? */
 800a960:	201e      	movs	r0, #30
 800a962:	183b      	adds	r3, r7, r0
 800a964:	781b      	ldrb	r3, [r3, #0]
 800a966:	b25b      	sxtb	r3, r3
 800a968:	2b00      	cmp	r3, #0
 800a96a:	da0e      	bge.n	800a98a <create_name+0xe6>
			b |= 3;						/* Eliminate NT flag */
 800a96c:	221f      	movs	r2, #31
 800a96e:	18bb      	adds	r3, r7, r2
 800a970:	18ba      	adds	r2, r7, r2
 800a972:	7812      	ldrb	r2, [r2, #0]
 800a974:	2103      	movs	r1, #3
 800a976:	430a      	orrs	r2, r1
 800a978:	701a      	strb	r2, [r3, #0]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800a97a:	183b      	adds	r3, r7, r0
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	3b80      	subs	r3, #128	; 0x80
 800a980:	001a      	movs	r2, r3
 800a982:	183b      	adds	r3, r7, r0
 800a984:	4946      	ldr	r1, [pc, #280]	; (800aaa0 <create_name+0x1fc>)
 800a986:	5c8a      	ldrb	r2, [r1, r2]
 800a988:	701a      	strb	r2, [r3, #0]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 800a98a:	231e      	movs	r3, #30
 800a98c:	18fb      	adds	r3, r7, r3
 800a98e:	781a      	ldrb	r2, [r3, #0]
 800a990:	4b44      	ldr	r3, [pc, #272]	; (800aaa4 <create_name+0x200>)
 800a992:	0011      	movs	r1, r2
 800a994:	0018      	movs	r0, r3
 800a996:	f7fe fd24 	bl	80093e2 <chk_chr>
 800a99a:	1e03      	subs	r3, r0, #0
 800a99c:	d001      	beq.n	800a9a2 <create_name+0xfe>
				return FR_INVALID_NAME;
 800a99e:	2306      	movs	r3, #6
 800a9a0:	e077      	b.n	800aa92 <create_name+0x1ee>
			if (IsUpper(c)) {			/* ASCII large capital? */
 800a9a2:	221e      	movs	r2, #30
 800a9a4:	18bb      	adds	r3, r7, r2
 800a9a6:	781b      	ldrb	r3, [r3, #0]
 800a9a8:	2b40      	cmp	r3, #64	; 0x40
 800a9aa:	d90b      	bls.n	800a9c4 <create_name+0x120>
 800a9ac:	18bb      	adds	r3, r7, r2
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	2b5a      	cmp	r3, #90	; 0x5a
 800a9b2:	d807      	bhi.n	800a9c4 <create_name+0x120>
				b |= 2;
 800a9b4:	221f      	movs	r2, #31
 800a9b6:	18bb      	adds	r3, r7, r2
 800a9b8:	18ba      	adds	r2, r7, r2
 800a9ba:	7812      	ldrb	r2, [r2, #0]
 800a9bc:	2102      	movs	r1, #2
 800a9be:	430a      	orrs	r2, r1
 800a9c0:	701a      	strb	r2, [r3, #0]
 800a9c2:	e014      	b.n	800a9ee <create_name+0x14a>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 800a9c4:	201e      	movs	r0, #30
 800a9c6:	183b      	adds	r3, r7, r0
 800a9c8:	781b      	ldrb	r3, [r3, #0]
 800a9ca:	2b60      	cmp	r3, #96	; 0x60
 800a9cc:	d90f      	bls.n	800a9ee <create_name+0x14a>
 800a9ce:	183b      	adds	r3, r7, r0
 800a9d0:	781b      	ldrb	r3, [r3, #0]
 800a9d2:	2b7a      	cmp	r3, #122	; 0x7a
 800a9d4:	d80b      	bhi.n	800a9ee <create_name+0x14a>
					b |= 1; c -= 0x20;
 800a9d6:	221f      	movs	r2, #31
 800a9d8:	18bb      	adds	r3, r7, r2
 800a9da:	18ba      	adds	r2, r7, r2
 800a9dc:	7812      	ldrb	r2, [r2, #0]
 800a9de:	2101      	movs	r1, #1
 800a9e0:	430a      	orrs	r2, r1
 800a9e2:	701a      	strb	r2, [r3, #0]
 800a9e4:	183b      	adds	r3, r7, r0
 800a9e6:	183a      	adds	r2, r7, r0
 800a9e8:	7812      	ldrb	r2, [r2, #0]
 800a9ea:	3a20      	subs	r2, #32
 800a9ec:	701a      	strb	r2, [r3, #0]
				}
			}
			sfn[i++] = c;
 800a9ee:	693b      	ldr	r3, [r7, #16]
 800a9f0:	1c5a      	adds	r2, r3, #1
 800a9f2:	613a      	str	r2, [r7, #16]
 800a9f4:	68ba      	ldr	r2, [r7, #8]
 800a9f6:	18d3      	adds	r3, r2, r3
 800a9f8:	221e      	movs	r2, #30
 800a9fa:	18ba      	adds	r2, r7, r2
 800a9fc:	7812      	ldrb	r2, [r2, #0]
 800a9fe:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800aa00:	e778      	b.n	800a8f4 <create_name+0x50>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800aa02:	68fa      	ldr	r2, [r7, #12]
 800aa04:	697b      	ldr	r3, [r7, #20]
 800aa06:	18d2      	adds	r2, r2, r3
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800aa0c:	231e      	movs	r3, #30
 800aa0e:	18fb      	adds	r3, r7, r3
 800aa10:	781b      	ldrb	r3, [r3, #0]
 800aa12:	2b20      	cmp	r3, #32
 800aa14:	d801      	bhi.n	800aa1a <create_name+0x176>
 800aa16:	2204      	movs	r2, #4
 800aa18:	e000      	b.n	800aa1c <create_name+0x178>
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	231e      	movs	r3, #30
 800aa1e:	18fb      	adds	r3, r7, r3
 800aa20:	701a      	strb	r2, [r3, #0]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d101      	bne.n	800aa2c <create_name+0x188>
 800aa28:	2306      	movs	r3, #6
 800aa2a:	e032      	b.n	800aa92 <create_name+0x1ee>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	781b      	ldrb	r3, [r3, #0]
 800aa30:	2be5      	cmp	r3, #229	; 0xe5
 800aa32:	d102      	bne.n	800aa3a <create_name+0x196>
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	2205      	movs	r2, #5
 800aa38:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800aa3a:	69bb      	ldr	r3, [r7, #24]
 800aa3c:	2b08      	cmp	r3, #8
 800aa3e:	d105      	bne.n	800aa4c <create_name+0x1a8>
 800aa40:	221f      	movs	r2, #31
 800aa42:	18bb      	adds	r3, r7, r2
 800aa44:	18ba      	adds	r2, r7, r2
 800aa46:	7812      	ldrb	r2, [r2, #0]
 800aa48:	0092      	lsls	r2, r2, #2
 800aa4a:	701a      	strb	r2, [r3, #0]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800aa4c:	231f      	movs	r3, #31
 800aa4e:	18fb      	adds	r3, r7, r3
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	2203      	movs	r2, #3
 800aa54:	4013      	ands	r3, r2
 800aa56:	2b01      	cmp	r3, #1
 800aa58:	d106      	bne.n	800aa68 <create_name+0x1c4>
 800aa5a:	221e      	movs	r2, #30
 800aa5c:	18bb      	adds	r3, r7, r2
 800aa5e:	18ba      	adds	r2, r7, r2
 800aa60:	7812      	ldrb	r2, [r2, #0]
 800aa62:	2110      	movs	r1, #16
 800aa64:	430a      	orrs	r2, r1
 800aa66:	701a      	strb	r2, [r3, #0]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 800aa68:	231f      	movs	r3, #31
 800aa6a:	18fb      	adds	r3, r7, r3
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	220c      	movs	r2, #12
 800aa70:	4013      	ands	r3, r2
 800aa72:	2b04      	cmp	r3, #4
 800aa74:	d106      	bne.n	800aa84 <create_name+0x1e0>
 800aa76:	221e      	movs	r2, #30
 800aa78:	18bb      	adds	r3, r7, r2
 800aa7a:	18ba      	adds	r2, r7, r2
 800aa7c:	7812      	ldrb	r2, [r2, #0]
 800aa7e:	2108      	movs	r1, #8
 800aa80:	430a      	orrs	r2, r1
 800aa82:	701a      	strb	r2, [r3, #0]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	330b      	adds	r3, #11
 800aa88:	221e      	movs	r2, #30
 800aa8a:	18ba      	adds	r2, r7, r2
 800aa8c:	7812      	ldrb	r2, [r2, #0]
 800aa8e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800aa90:	2300      	movs	r3, #0
#endif
}
 800aa92:	0018      	movs	r0, r3
 800aa94:	46bd      	mov	sp, r7
 800aa96:	b008      	add	sp, #32
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	46c0      	nop			; (mov r8, r8)
 800aa9c:	00001018 	.word	0x00001018
 800aaa0:	0801285c 	.word	0x0801285c
 800aaa4:	080126c0 	.word	0x080126c0

0800aaa8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800aaa8:	b5b0      	push	{r4, r5, r7, lr}
 800aaaa:	b084      	sub	sp, #16
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
 800aab0:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	781b      	ldrb	r3, [r3, #0]
 800aab6:	2b2f      	cmp	r3, #47	; 0x2f
 800aab8:	d003      	beq.n	800aac2 <follow_path+0x1a>
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	781b      	ldrb	r3, [r3, #0]
 800aabe:	2b5c      	cmp	r3, #92	; 0x5c
 800aac0:	d102      	bne.n	800aac8 <follow_path+0x20>
		path++;
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	3301      	adds	r3, #1
 800aac6:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	4a39      	ldr	r2, [pc, #228]	; (800abb0 <follow_path+0x108>)
 800aacc:	2100      	movs	r1, #0
 800aace:	5099      	str	r1, [r3, r2]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	781b      	ldrb	r3, [r3, #0]
 800aad4:	2b1f      	cmp	r3, #31
 800aad6:	d80d      	bhi.n	800aaf4 <follow_path+0x4c>
		res = dir_sdi(dp, 0);
 800aad8:	230f      	movs	r3, #15
 800aada:	18fc      	adds	r4, r7, r3
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2100      	movs	r1, #0
 800aae0:	0018      	movs	r0, r3
 800aae2:	f7ff fb61 	bl	800a1a8 <dir_sdi>
 800aae6:	0003      	movs	r3, r0
 800aae8:	7023      	strb	r3, [r4, #0]
		dp->dir = 0;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	4a31      	ldr	r2, [pc, #196]	; (800abb4 <follow_path+0x10c>)
 800aaee:	2100      	movs	r1, #0
 800aaf0:	5099      	str	r1, [r3, r2]
 800aaf2:	e055      	b.n	800aba0 <follow_path+0xf8>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800aaf4:	250f      	movs	r5, #15
 800aaf6:	197c      	adds	r4, r7, r5
 800aaf8:	003a      	movs	r2, r7
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	0011      	movs	r1, r2
 800aafe:	0018      	movs	r0, r3
 800ab00:	f7ff fed0 	bl	800a8a4 <create_name>
 800ab04:	0003      	movs	r3, r0
 800ab06:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800ab08:	197b      	adds	r3, r7, r5
 800ab0a:	781b      	ldrb	r3, [r3, #0]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d142      	bne.n	800ab96 <follow_path+0xee>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800ab10:	197c      	adds	r4, r7, r5
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	0018      	movs	r0, r3
 800ab16:	f7ff fe0f 	bl	800a738 <dir_find>
 800ab1a:	0003      	movs	r3, r0
 800ab1c:	7023      	strb	r3, [r4, #0]
			ns = dp->fn[NSFLAG];
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	4a25      	ldr	r2, [pc, #148]	; (800abb8 <follow_path+0x110>)
 800ab22:	589a      	ldr	r2, [r3, r2]
 800ab24:	210e      	movs	r1, #14
 800ab26:	187b      	adds	r3, r7, r1
 800ab28:	7ad2      	ldrb	r2, [r2, #11]
 800ab2a:	701a      	strb	r2, [r3, #0]
			if (res != FR_OK) {				/* Failed to find the object */
 800ab2c:	197b      	adds	r3, r7, r5
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d00c      	beq.n	800ab4e <follow_path+0xa6>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ab34:	197b      	adds	r3, r7, r5
 800ab36:	781b      	ldrb	r3, [r3, #0]
 800ab38:	2b04      	cmp	r3, #4
 800ab3a:	d12e      	bne.n	800ab9a <follow_path+0xf2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ab3c:	187b      	adds	r3, r7, r1
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	2204      	movs	r2, #4
 800ab42:	4013      	ands	r3, r2
 800ab44:	d129      	bne.n	800ab9a <follow_path+0xf2>
 800ab46:	197b      	adds	r3, r7, r5
 800ab48:	2205      	movs	r2, #5
 800ab4a:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
 800ab4c:	e025      	b.n	800ab9a <follow_path+0xf2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ab4e:	230e      	movs	r3, #14
 800ab50:	18fb      	adds	r3, r7, r3
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	2204      	movs	r2, #4
 800ab56:	4013      	ands	r3, r2
 800ab58:	d121      	bne.n	800ab9e <follow_path+0xf6>
			dir = dp->dir;						/* Follow the sub-directory */
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4a15      	ldr	r2, [pc, #84]	; (800abb4 <follow_path+0x10c>)
 800ab5e:	589b      	ldr	r3, [r3, r2]
 800ab60:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	330b      	adds	r3, #11
 800ab66:	781b      	ldrb	r3, [r3, #0]
 800ab68:	001a      	movs	r2, r3
 800ab6a:	2310      	movs	r3, #16
 800ab6c:	4013      	ands	r3, r2
 800ab6e:	d104      	bne.n	800ab7a <follow_path+0xd2>
				res = FR_NO_PATH; break;
 800ab70:	230f      	movs	r3, #15
 800ab72:	18fb      	adds	r3, r7, r3
 800ab74:	2205      	movs	r2, #5
 800ab76:	701a      	strb	r2, [r3, #0]
 800ab78:	e012      	b.n	800aba0 <follow_path+0xf8>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800ab7a:	687a      	ldr	r2, [r7, #4]
 800ab7c:	2380      	movs	r3, #128	; 0x80
 800ab7e:	015b      	lsls	r3, r3, #5
 800ab80:	58d3      	ldr	r3, [r2, r3]
 800ab82:	68ba      	ldr	r2, [r7, #8]
 800ab84:	0011      	movs	r1, r2
 800ab86:	0018      	movs	r0, r3
 800ab88:	f7ff fd84 	bl	800a694 <ld_clust>
 800ab8c:	0002      	movs	r2, r0
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	4907      	ldr	r1, [pc, #28]	; (800abb0 <follow_path+0x108>)
 800ab92:	505a      	str	r2, [r3, r1]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ab94:	e7ae      	b.n	800aaf4 <follow_path+0x4c>
			if (res != FR_OK) break;
 800ab96:	46c0      	nop			; (mov r8, r8)
 800ab98:	e002      	b.n	800aba0 <follow_path+0xf8>
				break;
 800ab9a:	46c0      	nop			; (mov r8, r8)
 800ab9c:	e000      	b.n	800aba0 <follow_path+0xf8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ab9e:	46c0      	nop			; (mov r8, r8)
		}
	}

	return res;
 800aba0:	230f      	movs	r3, #15
 800aba2:	18fb      	adds	r3, r7, r3
 800aba4:	781b      	ldrb	r3, [r3, #0]
}
 800aba6:	0018      	movs	r0, r3
 800aba8:	46bd      	mov	sp, r7
 800abaa:	b004      	add	sp, #16
 800abac:	bdb0      	pop	{r4, r5, r7, pc}
 800abae:	46c0      	nop			; (mov r8, r8)
 800abb0:	00001008 	.word	0x00001008
 800abb4:	00001014 	.word	0x00001014
 800abb8:	00001018 	.word	0x00001018

0800abbc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b086      	sub	sp, #24
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800abc4:	2301      	movs	r3, #1
 800abc6:	425b      	negs	r3, r3
 800abc8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d031      	beq.n	800ac36 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	617b      	str	r3, [r7, #20]
 800abd8:	e002      	b.n	800abe0 <get_ldnumber+0x24>
 800abda:	697b      	ldr	r3, [r7, #20]
 800abdc:	3301      	adds	r3, #1
 800abde:	617b      	str	r3, [r7, #20]
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	781b      	ldrb	r3, [r3, #0]
 800abe4:	2b20      	cmp	r3, #32
 800abe6:	d903      	bls.n	800abf0 <get_ldnumber+0x34>
 800abe8:	697b      	ldr	r3, [r7, #20]
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	2b3a      	cmp	r3, #58	; 0x3a
 800abee:	d1f4      	bne.n	800abda <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800abf0:	697b      	ldr	r3, [r7, #20]
 800abf2:	781b      	ldrb	r3, [r3, #0]
 800abf4:	2b3a      	cmp	r3, #58	; 0x3a
 800abf6:	d11c      	bne.n	800ac32 <get_ldnumber+0x76>
			tp = *path;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	1c5a      	adds	r2, r3, #1
 800ac02:	60fa      	str	r2, [r7, #12]
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	3b30      	subs	r3, #48	; 0x30
 800ac08:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	2b09      	cmp	r3, #9
 800ac0e:	d80e      	bhi.n	800ac2e <get_ldnumber+0x72>
 800ac10:	68fa      	ldr	r2, [r7, #12]
 800ac12:	697b      	ldr	r3, [r7, #20]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d10a      	bne.n	800ac2e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d107      	bne.n	800ac2e <get_ldnumber+0x72>
					vol = (int)i;
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ac22:	697b      	ldr	r3, [r7, #20]
 800ac24:	3301      	adds	r3, #1
 800ac26:	617b      	str	r3, [r7, #20]
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	697a      	ldr	r2, [r7, #20]
 800ac2c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	e002      	b.n	800ac38 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ac32:	2300      	movs	r3, #0
 800ac34:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ac36:	693b      	ldr	r3, [r7, #16]
}
 800ac38:	0018      	movs	r0, r3
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	b006      	add	sp, #24
 800ac3e:	bd80      	pop	{r7, pc}

0800ac40 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b082      	sub	sp, #8
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
 800ac48:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	4a30      	ldr	r2, [pc, #192]	; (800ad10 <check_fs+0xd0>)
 800ac4e:	2100      	movs	r1, #0
 800ac50:	5499      	strb	r1, [r3, r2]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	492f      	ldr	r1, [pc, #188]	; (800ad14 <check_fs+0xd4>)
 800ac56:	2201      	movs	r2, #1
 800ac58:	4252      	negs	r2, r2
 800ac5a:	505a      	str	r2, [r3, r1]
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800ac5c:	683a      	ldr	r2, [r7, #0]
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	0011      	movs	r1, r2
 800ac62:	0018      	movs	r0, r3
 800ac64:	f7fe fd9c 	bl	80097a0 <move_window>
 800ac68:	1e03      	subs	r3, r0, #0
 800ac6a:	d001      	beq.n	800ac70 <check_fs+0x30>
		return 3;
 800ac6c:	2303      	movs	r3, #3
 800ac6e:	e04b      	b.n	800ad08 <check_fs+0xc8>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	33ff      	adds	r3, #255	; 0xff
 800ac74:	33ff      	adds	r3, #255	; 0xff
 800ac76:	3301      	adds	r3, #1
 800ac78:	781b      	ldrb	r3, [r3, #0]
 800ac7a:	021b      	lsls	r3, r3, #8
 800ac7c:	b21a      	sxth	r2, r3
 800ac7e:	6879      	ldr	r1, [r7, #4]
 800ac80:	23ff      	movs	r3, #255	; 0xff
 800ac82:	005b      	lsls	r3, r3, #1
 800ac84:	5ccb      	ldrb	r3, [r1, r3]
 800ac86:	b21b      	sxth	r3, r3
 800ac88:	4313      	orrs	r3, r2
 800ac8a:	b21b      	sxth	r3, r3
 800ac8c:	4a22      	ldr	r2, [pc, #136]	; (800ad18 <check_fs+0xd8>)
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d001      	beq.n	800ac96 <check_fs+0x56>
		return 2;
 800ac92:	2302      	movs	r3, #2
 800ac94:	e038      	b.n	800ad08 <check_fs+0xc8>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	3336      	adds	r3, #54	; 0x36
 800ac9a:	3303      	adds	r3, #3
 800ac9c:	781b      	ldrb	r3, [r3, #0]
 800ac9e:	061a      	lsls	r2, r3, #24
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	3336      	adds	r3, #54	; 0x36
 800aca4:	3302      	adds	r3, #2
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	041b      	lsls	r3, r3, #16
 800acaa:	4313      	orrs	r3, r2
 800acac:	687a      	ldr	r2, [r7, #4]
 800acae:	3236      	adds	r2, #54	; 0x36
 800acb0:	3201      	adds	r2, #1
 800acb2:	7812      	ldrb	r2, [r2, #0]
 800acb4:	0212      	lsls	r2, r2, #8
 800acb6:	4313      	orrs	r3, r2
 800acb8:	687a      	ldr	r2, [r7, #4]
 800acba:	2136      	movs	r1, #54	; 0x36
 800acbc:	5c52      	ldrb	r2, [r2, r1]
 800acbe:	4313      	orrs	r3, r2
 800acc0:	021b      	lsls	r3, r3, #8
 800acc2:	0a1b      	lsrs	r3, r3, #8
 800acc4:	4a15      	ldr	r2, [pc, #84]	; (800ad1c <check_fs+0xdc>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d101      	bne.n	800acce <check_fs+0x8e>
		return 0;
 800acca:	2300      	movs	r3, #0
 800accc:	e01c      	b.n	800ad08 <check_fs+0xc8>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	3352      	adds	r3, #82	; 0x52
 800acd2:	3303      	adds	r3, #3
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	061a      	lsls	r2, r3, #24
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	3352      	adds	r3, #82	; 0x52
 800acdc:	3302      	adds	r3, #2
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	041b      	lsls	r3, r3, #16
 800ace2:	4313      	orrs	r3, r2
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	3252      	adds	r2, #82	; 0x52
 800ace8:	3201      	adds	r2, #1
 800acea:	7812      	ldrb	r2, [r2, #0]
 800acec:	0212      	lsls	r2, r2, #8
 800acee:	4313      	orrs	r3, r2
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	2152      	movs	r1, #82	; 0x52
 800acf4:	5c52      	ldrb	r2, [r2, r1]
 800acf6:	4313      	orrs	r3, r2
 800acf8:	021b      	lsls	r3, r3, #8
 800acfa:	0a1b      	lsrs	r3, r3, #8
 800acfc:	4a07      	ldr	r2, [pc, #28]	; (800ad1c <check_fs+0xdc>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d101      	bne.n	800ad06 <check_fs+0xc6>
		return 0;
 800ad02:	2300      	movs	r3, #0
 800ad04:	e000      	b.n	800ad08 <check_fs+0xc8>

	return 1;
 800ad06:	2301      	movs	r3, #1
}
 800ad08:	0018      	movs	r0, r3
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	b002      	add	sp, #8
 800ad0e:	bd80      	pop	{r7, pc}
 800ad10:	00001004 	.word	0x00001004
 800ad14:	0000102c 	.word	0x0000102c
 800ad18:	ffffaa55 	.word	0xffffaa55
 800ad1c:	00544146 	.word	0x00544146

0800ad20 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 800ad20:	b5b0      	push	{r4, r5, r7, lr}
 800ad22:	b096      	sub	sp, #88	; 0x58
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	60f8      	str	r0, [r7, #12]
 800ad28:	60b9      	str	r1, [r7, #8]
 800ad2a:	1dfb      	adds	r3, r7, #7
 800ad2c:	701a      	strb	r2, [r3, #0]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	2200      	movs	r2, #0
 800ad32:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ad34:	68bb      	ldr	r3, [r7, #8]
 800ad36:	0018      	movs	r0, r3
 800ad38:	f7ff ff40 	bl	800abbc <get_ldnumber>
 800ad3c:	0003      	movs	r3, r0
 800ad3e:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ad40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	da01      	bge.n	800ad4a <find_volume+0x2a>
 800ad46:	230b      	movs	r3, #11
 800ad48:	e31a      	b.n	800b380 <find_volume+0x660>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ad4a:	4bcf      	ldr	r3, [pc, #828]	; (800b088 <find_volume+0x368>)
 800ad4c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ad4e:	0092      	lsls	r2, r2, #2
 800ad50:	58d3      	ldr	r3, [r2, r3]
 800ad52:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800ad54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d101      	bne.n	800ad5e <find_volume+0x3e>
 800ad5a:	230c      	movs	r3, #12
 800ad5c:	e310      	b.n	800b380 <find_volume+0x660>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ad62:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 800ad64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ad66:	2380      	movs	r3, #128	; 0x80
 800ad68:	015b      	lsls	r3, r3, #5
 800ad6a:	5cd3      	ldrb	r3, [r2, r3]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d01c      	beq.n	800adaa <find_volume+0x8a>
		stat = disk_status(fs->drv);
 800ad70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad72:	4ac6      	ldr	r2, [pc, #792]	; (800b08c <find_volume+0x36c>)
 800ad74:	5c9b      	ldrb	r3, [r3, r2]
 800ad76:	2537      	movs	r5, #55	; 0x37
 800ad78:	197c      	adds	r4, r7, r5
 800ad7a:	0018      	movs	r0, r3
 800ad7c:	f7fe fa0c 	bl	8009198 <disk_status>
 800ad80:	0003      	movs	r3, r0
 800ad82:	7023      	strb	r3, [r4, #0]
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ad84:	0029      	movs	r1, r5
 800ad86:	187b      	adds	r3, r7, r1
 800ad88:	781b      	ldrb	r3, [r3, #0]
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	4013      	ands	r3, r2
 800ad8e:	d10c      	bne.n	800adaa <find_volume+0x8a>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 800ad90:	1dfb      	adds	r3, r7, #7
 800ad92:	781b      	ldrb	r3, [r3, #0]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d006      	beq.n	800ada6 <find_volume+0x86>
 800ad98:	187b      	adds	r3, r7, r1
 800ad9a:	781b      	ldrb	r3, [r3, #0]
 800ad9c:	2204      	movs	r2, #4
 800ad9e:	4013      	ands	r3, r2
 800ada0:	d001      	beq.n	800ada6 <find_volume+0x86>
				return FR_WRITE_PROTECTED;
 800ada2:	230a      	movs	r3, #10
 800ada4:	e2ec      	b.n	800b380 <find_volume+0x660>
			return FR_OK;				/* The file system object is valid */
 800ada6:	2300      	movs	r3, #0
 800ada8:	e2ea      	b.n	800b380 <find_volume+0x660>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800adaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800adac:	2380      	movs	r3, #128	; 0x80
 800adae:	015b      	lsls	r3, r3, #5
 800adb0:	2100      	movs	r1, #0
 800adb2:	54d1      	strb	r1, [r2, r3]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800adb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800adb6:	b2d9      	uxtb	r1, r3
 800adb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adba:	4ab4      	ldr	r2, [pc, #720]	; (800b08c <find_volume+0x36c>)
 800adbc:	5499      	strb	r1, [r3, r2]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800adbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adc0:	4ab2      	ldr	r2, [pc, #712]	; (800b08c <find_volume+0x36c>)
 800adc2:	5c9b      	ldrb	r3, [r3, r2]
 800adc4:	2537      	movs	r5, #55	; 0x37
 800adc6:	197c      	adds	r4, r7, r5
 800adc8:	0018      	movs	r0, r3
 800adca:	f7fe fa07 	bl	80091dc <disk_initialize>
 800adce:	0003      	movs	r3, r0
 800add0:	7023      	strb	r3, [r4, #0]
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800add2:	197b      	adds	r3, r7, r5
 800add4:	781b      	ldrb	r3, [r3, #0]
 800add6:	2201      	movs	r2, #1
 800add8:	4013      	ands	r3, r2
 800adda:	d001      	beq.n	800ade0 <find_volume+0xc0>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800addc:	2303      	movs	r3, #3
 800adde:	e2cf      	b.n	800b380 <find_volume+0x660>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800ade0:	1dfb      	adds	r3, r7, #7
 800ade2:	781b      	ldrb	r3, [r3, #0]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d007      	beq.n	800adf8 <find_volume+0xd8>
 800ade8:	2337      	movs	r3, #55	; 0x37
 800adea:	18fb      	adds	r3, r7, r3
 800adec:	781b      	ldrb	r3, [r3, #0]
 800adee:	2204      	movs	r2, #4
 800adf0:	4013      	ands	r3, r2
 800adf2:	d001      	beq.n	800adf8 <find_volume+0xd8>
		return FR_WRITE_PROTECTED;
 800adf4:	230a      	movs	r3, #10
 800adf6:	e2c3      	b.n	800b380 <find_volume+0x660>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 800adf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adfa:	4aa4      	ldr	r2, [pc, #656]	; (800b08c <find_volume+0x36c>)
 800adfc:	5c98      	ldrb	r0, [r3, r2]
 800adfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae00:	4aa3      	ldr	r2, [pc, #652]	; (800b090 <find_volume+0x370>)
 800ae02:	4694      	mov	ip, r2
 800ae04:	4463      	add	r3, ip
 800ae06:	001a      	movs	r2, r3
 800ae08:	2102      	movs	r1, #2
 800ae0a:	f7fe fa67 	bl	80092dc <disk_ioctl>
 800ae0e:	1e03      	subs	r3, r0, #0
 800ae10:	d10d      	bne.n	800ae2e <find_volume+0x10e>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 800ae12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae14:	4a9e      	ldr	r2, [pc, #632]	; (800b090 <find_volume+0x370>)
 800ae16:	5a9a      	ldrh	r2, [r3, r2]
 800ae18:	2380      	movs	r3, #128	; 0x80
 800ae1a:	009b      	lsls	r3, r3, #2
 800ae1c:	429a      	cmp	r2, r3
 800ae1e:	d306      	bcc.n	800ae2e <find_volume+0x10e>
 800ae20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae22:	4a9b      	ldr	r2, [pc, #620]	; (800b090 <find_volume+0x370>)
 800ae24:	5a9a      	ldrh	r2, [r3, r2]
 800ae26:	2380      	movs	r3, #128	; 0x80
 800ae28:	015b      	lsls	r3, r3, #5
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d901      	bls.n	800ae32 <find_volume+0x112>
 800ae2e:	2301      	movs	r3, #1
 800ae30:	e2a6      	b.n	800b380 <find_volume+0x660>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 800ae32:	2300      	movs	r3, #0
 800ae34:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 800ae36:	2557      	movs	r5, #87	; 0x57
 800ae38:	197c      	adds	r4, r7, r5
 800ae3a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ae3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae3e:	0011      	movs	r1, r2
 800ae40:	0018      	movs	r0, r3
 800ae42:	f7ff fefd 	bl	800ac40 <check_fs>
 800ae46:	0003      	movs	r3, r0
 800ae48:	7023      	strb	r3, [r4, #0]
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800ae4a:	197b      	adds	r3, r7, r5
 800ae4c:	781b      	ldrb	r3, [r3, #0]
 800ae4e:	2b01      	cmp	r3, #1
 800ae50:	d155      	bne.n	800aefe <find_volume+0x1de>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800ae52:	2300      	movs	r3, #0
 800ae54:	643b      	str	r3, [r7, #64]	; 0x40
 800ae56:	e027      	b.n	800aea8 <find_volume+0x188>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 800ae58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ae5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae5c:	011b      	lsls	r3, r3, #4
 800ae5e:	33bf      	adds	r3, #191	; 0xbf
 800ae60:	33ff      	adds	r3, #255	; 0xff
 800ae62:	18d3      	adds	r3, r2, r3
 800ae64:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 800ae66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae68:	3304      	adds	r3, #4
 800ae6a:	781b      	ldrb	r3, [r3, #0]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d012      	beq.n	800ae96 <find_volume+0x176>
 800ae70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae72:	330b      	adds	r3, #11
 800ae74:	781b      	ldrb	r3, [r3, #0]
 800ae76:	061a      	lsls	r2, r3, #24
 800ae78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae7a:	330a      	adds	r3, #10
 800ae7c:	781b      	ldrb	r3, [r3, #0]
 800ae7e:	041b      	lsls	r3, r3, #16
 800ae80:	4313      	orrs	r3, r2
 800ae82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae84:	3209      	adds	r2, #9
 800ae86:	7812      	ldrb	r2, [r2, #0]
 800ae88:	0212      	lsls	r2, r2, #8
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae8e:	3208      	adds	r2, #8
 800ae90:	7812      	ldrb	r2, [r2, #0]
 800ae92:	4313      	orrs	r3, r2
 800ae94:	e000      	b.n	800ae98 <find_volume+0x178>
 800ae96:	2300      	movs	r3, #0
 800ae98:	2214      	movs	r2, #20
 800ae9a:	18ba      	adds	r2, r7, r2
 800ae9c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ae9e:	0089      	lsls	r1, r1, #2
 800aea0:	508b      	str	r3, [r1, r2]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800aea2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aea4:	3301      	adds	r3, #1
 800aea6:	643b      	str	r3, [r7, #64]	; 0x40
 800aea8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aeaa:	2b03      	cmp	r3, #3
 800aeac:	d9d4      	bls.n	800ae58 <find_volume+0x138>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 800aeae:	2300      	movs	r3, #0
 800aeb0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800aeb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d002      	beq.n	800aebe <find_volume+0x19e>
 800aeb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aeba:	3b01      	subs	r3, #1
 800aebc:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 800aebe:	2314      	movs	r3, #20
 800aec0:	18fb      	adds	r3, r7, r3
 800aec2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aec4:	0092      	lsls	r2, r2, #2
 800aec6:	58d3      	ldr	r3, [r2, r3]
 800aec8:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800aeca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d008      	beq.n	800aee2 <find_volume+0x1c2>
 800aed0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800aed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aed4:	0011      	movs	r1, r2
 800aed6:	0018      	movs	r0, r3
 800aed8:	f7ff feb2 	bl	800ac40 <check_fs>
 800aedc:	0003      	movs	r3, r0
 800aede:	001a      	movs	r2, r3
 800aee0:	e000      	b.n	800aee4 <find_volume+0x1c4>
 800aee2:	2202      	movs	r2, #2
 800aee4:	2157      	movs	r1, #87	; 0x57
 800aee6:	187b      	adds	r3, r7, r1
 800aee8:	701a      	strb	r2, [r3, #0]
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800aeea:	187b      	adds	r3, r7, r1
 800aeec:	781b      	ldrb	r3, [r3, #0]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d005      	beq.n	800aefe <find_volume+0x1de>
 800aef2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aef4:	3301      	adds	r3, #1
 800aef6:	643b      	str	r3, [r7, #64]	; 0x40
 800aef8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aefa:	2b03      	cmp	r3, #3
 800aefc:	d9df      	bls.n	800aebe <find_volume+0x19e>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800aefe:	2357      	movs	r3, #87	; 0x57
 800af00:	18fb      	adds	r3, r7, r3
 800af02:	781b      	ldrb	r3, [r3, #0]
 800af04:	2b03      	cmp	r3, #3
 800af06:	d101      	bne.n	800af0c <find_volume+0x1ec>
 800af08:	2301      	movs	r3, #1
 800af0a:	e239      	b.n	800b380 <find_volume+0x660>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800af0c:	2357      	movs	r3, #87	; 0x57
 800af0e:	18fb      	adds	r3, r7, r3
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d001      	beq.n	800af1a <find_volume+0x1fa>
 800af16:	230d      	movs	r3, #13
 800af18:	e232      	b.n	800b380 <find_volume+0x660>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800af1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af1c:	7b1b      	ldrb	r3, [r3, #12]
 800af1e:	021b      	lsls	r3, r3, #8
 800af20:	b21a      	sxth	r2, r3
 800af22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af24:	7adb      	ldrb	r3, [r3, #11]
 800af26:	b21b      	sxth	r3, r3
 800af28:	4313      	orrs	r3, r2
 800af2a:	b21a      	sxth	r2, r3
 800af2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af2e:	4958      	ldr	r1, [pc, #352]	; (800b090 <find_volume+0x370>)
 800af30:	5a5b      	ldrh	r3, [r3, r1]
 800af32:	b21b      	sxth	r3, r3
 800af34:	429a      	cmp	r2, r3
 800af36:	d001      	beq.n	800af3c <find_volume+0x21c>
		return FR_NO_FILESYSTEM;
 800af38:	230d      	movs	r3, #13
 800af3a:	e221      	b.n	800b380 <find_volume+0x660>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800af3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af3e:	7ddb      	ldrb	r3, [r3, #23]
 800af40:	021b      	lsls	r3, r3, #8
 800af42:	b21a      	sxth	r2, r3
 800af44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af46:	7d9b      	ldrb	r3, [r3, #22]
 800af48:	b21b      	sxth	r3, r3
 800af4a:	4313      	orrs	r3, r2
 800af4c:	b21b      	sxth	r3, r3
 800af4e:	b29b      	uxth	r3, r3
 800af50:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 800af52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af54:	2b00      	cmp	r3, #0
 800af56:	d112      	bne.n	800af7e <find_volume+0x25e>
 800af58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af5a:	2227      	movs	r2, #39	; 0x27
 800af5c:	5c9b      	ldrb	r3, [r3, r2]
 800af5e:	061a      	lsls	r2, r3, #24
 800af60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af62:	2126      	movs	r1, #38	; 0x26
 800af64:	5c5b      	ldrb	r3, [r3, r1]
 800af66:	041b      	lsls	r3, r3, #16
 800af68:	4313      	orrs	r3, r2
 800af6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800af6c:	2125      	movs	r1, #37	; 0x25
 800af6e:	5c52      	ldrb	r2, [r2, r1]
 800af70:	0212      	lsls	r2, r2, #8
 800af72:	4313      	orrs	r3, r2
 800af74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800af76:	2124      	movs	r1, #36	; 0x24
 800af78:	5c52      	ldrb	r2, [r2, r1]
 800af7a:	4313      	orrs	r3, r2
 800af7c:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800af7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af80:	4944      	ldr	r1, [pc, #272]	; (800b094 <find_volume+0x374>)
 800af82:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800af84:	505a      	str	r2, [r3, r1]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 800af86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af88:	7c19      	ldrb	r1, [r3, #16]
 800af8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af8c:	4a42      	ldr	r2, [pc, #264]	; (800b098 <find_volume+0x378>)
 800af8e:	5499      	strb	r1, [r3, r2]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800af90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af92:	4a41      	ldr	r2, [pc, #260]	; (800b098 <find_volume+0x378>)
 800af94:	5c9b      	ldrb	r3, [r3, r2]
 800af96:	2b01      	cmp	r3, #1
 800af98:	d006      	beq.n	800afa8 <find_volume+0x288>
 800af9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af9c:	4a3e      	ldr	r2, [pc, #248]	; (800b098 <find_volume+0x378>)
 800af9e:	5c9b      	ldrb	r3, [r3, r2]
 800afa0:	2b02      	cmp	r3, #2
 800afa2:	d001      	beq.n	800afa8 <find_volume+0x288>
		return FR_NO_FILESYSTEM;
 800afa4:	230d      	movs	r3, #13
 800afa6:	e1eb      	b.n	800b380 <find_volume+0x660>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800afa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afaa:	4a3b      	ldr	r2, [pc, #236]	; (800b098 <find_volume+0x378>)
 800afac:	5c9b      	ldrb	r3, [r3, r2]
 800afae:	001a      	movs	r2, r3
 800afb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800afb2:	4353      	muls	r3, r2
 800afb4:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 800afb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afb8:	7b59      	ldrb	r1, [r3, #13]
 800afba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afbc:	4a37      	ldr	r2, [pc, #220]	; (800b09c <find_volume+0x37c>)
 800afbe:	5499      	strb	r1, [r3, r2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800afc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afc2:	4a36      	ldr	r2, [pc, #216]	; (800b09c <find_volume+0x37c>)
 800afc4:	5c9b      	ldrb	r3, [r3, r2]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d009      	beq.n	800afde <find_volume+0x2be>
 800afca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afcc:	4a33      	ldr	r2, [pc, #204]	; (800b09c <find_volume+0x37c>)
 800afce:	5c9b      	ldrb	r3, [r3, r2]
 800afd0:	0019      	movs	r1, r3
 800afd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afd4:	4a31      	ldr	r2, [pc, #196]	; (800b09c <find_volume+0x37c>)
 800afd6:	5c9b      	ldrb	r3, [r3, r2]
 800afd8:	3b01      	subs	r3, #1
 800afda:	400b      	ands	r3, r1
 800afdc:	d001      	beq.n	800afe2 <find_volume+0x2c2>
		return FR_NO_FILESYSTEM;
 800afde:	230d      	movs	r3, #13
 800afe0:	e1ce      	b.n	800b380 <find_volume+0x660>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 800afe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afe4:	7c9b      	ldrb	r3, [r3, #18]
 800afe6:	021b      	lsls	r3, r3, #8
 800afe8:	b21a      	sxth	r2, r3
 800afea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afec:	7c5b      	ldrb	r3, [r3, #17]
 800afee:	b21b      	sxth	r3, r3
 800aff0:	4313      	orrs	r3, r2
 800aff2:	b21b      	sxth	r3, r3
 800aff4:	b299      	uxth	r1, r3
 800aff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aff8:	4a29      	ldr	r2, [pc, #164]	; (800b0a0 <find_volume+0x380>)
 800affa:	5299      	strh	r1, [r3, r2]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800affc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800affe:	4a28      	ldr	r2, [pc, #160]	; (800b0a0 <find_volume+0x380>)
 800b000:	5a9a      	ldrh	r2, [r3, r2]
 800b002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b004:	4922      	ldr	r1, [pc, #136]	; (800b090 <find_volume+0x370>)
 800b006:	5a5b      	ldrh	r3, [r3, r1]
 800b008:	095b      	lsrs	r3, r3, #5
 800b00a:	b29b      	uxth	r3, r3
 800b00c:	0019      	movs	r1, r3
 800b00e:	0010      	movs	r0, r2
 800b010:	f7f5 f91a 	bl	8000248 <__aeabi_uidivmod>
 800b014:	000b      	movs	r3, r1
 800b016:	b29b      	uxth	r3, r3
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d001      	beq.n	800b020 <find_volume+0x300>
		return FR_NO_FILESYSTEM;
 800b01c:	230d      	movs	r3, #13
 800b01e:	e1af      	b.n	800b380 <find_volume+0x660>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 800b020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b022:	7d1b      	ldrb	r3, [r3, #20]
 800b024:	021b      	lsls	r3, r3, #8
 800b026:	b21a      	sxth	r2, r3
 800b028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b02a:	7cdb      	ldrb	r3, [r3, #19]
 800b02c:	b21b      	sxth	r3, r3
 800b02e:	4313      	orrs	r3, r2
 800b030:	b21b      	sxth	r3, r3
 800b032:	b29b      	uxth	r3, r3
 800b034:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800b036:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d112      	bne.n	800b062 <find_volume+0x342>
 800b03c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b03e:	2223      	movs	r2, #35	; 0x23
 800b040:	5c9b      	ldrb	r3, [r3, r2]
 800b042:	061a      	lsls	r2, r3, #24
 800b044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b046:	2122      	movs	r1, #34	; 0x22
 800b048:	5c5b      	ldrb	r3, [r3, r1]
 800b04a:	041b      	lsls	r3, r3, #16
 800b04c:	4313      	orrs	r3, r2
 800b04e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b050:	2121      	movs	r1, #33	; 0x21
 800b052:	5c52      	ldrb	r2, [r2, r1]
 800b054:	0212      	lsls	r2, r2, #8
 800b056:	4313      	orrs	r3, r2
 800b058:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b05a:	2120      	movs	r1, #32
 800b05c:	5c52      	ldrb	r2, [r2, r1]
 800b05e:	4313      	orrs	r3, r2
 800b060:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800b062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b064:	7bdb      	ldrb	r3, [r3, #15]
 800b066:	021b      	lsls	r3, r3, #8
 800b068:	b21a      	sxth	r2, r3
 800b06a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b06c:	7b9b      	ldrb	r3, [r3, #14]
 800b06e:	b21b      	sxth	r3, r3
 800b070:	4313      	orrs	r3, r2
 800b072:	b21a      	sxth	r2, r3
 800b074:	212e      	movs	r1, #46	; 0x2e
 800b076:	187b      	adds	r3, r7, r1
 800b078:	801a      	strh	r2, [r3, #0]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800b07a:	187b      	adds	r3, r7, r1
 800b07c:	881b      	ldrh	r3, [r3, #0]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d110      	bne.n	800b0a4 <find_volume+0x384>
 800b082:	230d      	movs	r3, #13
 800b084:	e17c      	b.n	800b380 <find_volume+0x660>
 800b086:	46c0      	nop			; (mov r8, r8)
 800b088:	20002708 	.word	0x20002708
 800b08c:	00001001 	.word	0x00001001
 800b090:	0000100a 	.word	0x0000100a
 800b094:	00001018 	.word	0x00001018
 800b098:	00001003 	.word	0x00001003
 800b09c:	00001002 	.word	0x00001002
 800b0a0:	00001008 	.word	0x00001008

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800b0a4:	232e      	movs	r3, #46	; 0x2e
 800b0a6:	18fb      	adds	r3, r7, r3
 800b0a8:	881a      	ldrh	r2, [r3, #0]
 800b0aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b0ac:	18d4      	adds	r4, r2, r3
 800b0ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0b0:	4ab5      	ldr	r2, [pc, #724]	; (800b388 <find_volume+0x668>)
 800b0b2:	5a9a      	ldrh	r2, [r3, r2]
 800b0b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0b6:	49b5      	ldr	r1, [pc, #724]	; (800b38c <find_volume+0x66c>)
 800b0b8:	5a5b      	ldrh	r3, [r3, r1]
 800b0ba:	095b      	lsrs	r3, r3, #5
 800b0bc:	b29b      	uxth	r3, r3
 800b0be:	0019      	movs	r1, r3
 800b0c0:	0010      	movs	r0, r2
 800b0c2:	f7f5 f83b 	bl	800013c <__udivsi3>
 800b0c6:	0003      	movs	r3, r0
 800b0c8:	b29b      	uxth	r3, r3
 800b0ca:	18e3      	adds	r3, r4, r3
 800b0cc:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b0ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b0d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0d2:	429a      	cmp	r2, r3
 800b0d4:	d201      	bcs.n	800b0da <find_volume+0x3ba>
 800b0d6:	230d      	movs	r3, #13
 800b0d8:	e152      	b.n	800b380 <find_volume+0x660>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800b0da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b0dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0de:	1ad2      	subs	r2, r2, r3
 800b0e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0e2:	49ab      	ldr	r1, [pc, #684]	; (800b390 <find_volume+0x670>)
 800b0e4:	5c5b      	ldrb	r3, [r3, r1]
 800b0e6:	0019      	movs	r1, r3
 800b0e8:	0010      	movs	r0, r2
 800b0ea:	f7f5 f827 	bl	800013c <__udivsi3>
 800b0ee:	0003      	movs	r3, r0
 800b0f0:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800b0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d101      	bne.n	800b0fc <find_volume+0x3dc>
 800b0f8:	230d      	movs	r3, #13
 800b0fa:	e141      	b.n	800b380 <find_volume+0x660>
	fmt = FS_FAT12;
 800b0fc:	2157      	movs	r1, #87	; 0x57
 800b0fe:	187b      	adds	r3, r7, r1
 800b100:	2201      	movs	r2, #1
 800b102:	701a      	strb	r2, [r3, #0]
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800b104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b106:	4aa3      	ldr	r2, [pc, #652]	; (800b394 <find_volume+0x674>)
 800b108:	4293      	cmp	r3, r2
 800b10a:	d902      	bls.n	800b112 <find_volume+0x3f2>
 800b10c:	187b      	adds	r3, r7, r1
 800b10e:	2202      	movs	r2, #2
 800b110:	701a      	strb	r2, [r3, #0]
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800b112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b114:	4aa0      	ldr	r2, [pc, #640]	; (800b398 <find_volume+0x678>)
 800b116:	4293      	cmp	r3, r2
 800b118:	d903      	bls.n	800b122 <find_volume+0x402>
 800b11a:	2357      	movs	r3, #87	; 0x57
 800b11c:	18fb      	adds	r3, r7, r3
 800b11e:	2203      	movs	r2, #3
 800b120:	701a      	strb	r2, [r3, #0]

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800b122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b124:	1c9a      	adds	r2, r3, #2
 800b126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b128:	499c      	ldr	r1, [pc, #624]	; (800b39c <find_volume+0x67c>)
 800b12a:	505a      	str	r2, [r3, r1]
	fs->volbase = bsect;								/* Volume start sector */
 800b12c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b12e:	499c      	ldr	r1, [pc, #624]	; (800b3a0 <find_volume+0x680>)
 800b130:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b132:	505a      	str	r2, [r3, r1]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800b134:	232e      	movs	r3, #46	; 0x2e
 800b136:	18fb      	adds	r3, r7, r3
 800b138:	881a      	ldrh	r2, [r3, #0]
 800b13a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b13c:	18d1      	adds	r1, r2, r3
 800b13e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b140:	2381      	movs	r3, #129	; 0x81
 800b142:	015b      	lsls	r3, r3, #5
 800b144:	50d1      	str	r1, [r2, r3]
	fs->database = bsect + sysect;						/* Data start sector */
 800b146:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b14a:	18d2      	adds	r2, r2, r3
 800b14c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b14e:	4995      	ldr	r1, [pc, #596]	; (800b3a4 <find_volume+0x684>)
 800b150:	505a      	str	r2, [r3, r1]
	if (fmt == FS_FAT32) {
 800b152:	2357      	movs	r3, #87	; 0x57
 800b154:	18fb      	adds	r3, r7, r3
 800b156:	781b      	ldrb	r3, [r3, #0]
 800b158:	2b03      	cmp	r3, #3
 800b15a:	d121      	bne.n	800b1a0 <find_volume+0x480>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800b15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b15e:	4a8a      	ldr	r2, [pc, #552]	; (800b388 <find_volume+0x668>)
 800b160:	5a9b      	ldrh	r3, [r3, r2]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d001      	beq.n	800b16a <find_volume+0x44a>
 800b166:	230d      	movs	r3, #13
 800b168:	e10a      	b.n	800b380 <find_volume+0x660>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800b16a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b16c:	222f      	movs	r2, #47	; 0x2f
 800b16e:	5c9b      	ldrb	r3, [r3, r2]
 800b170:	061a      	lsls	r2, r3, #24
 800b172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b174:	212e      	movs	r1, #46	; 0x2e
 800b176:	5c5b      	ldrb	r3, [r3, r1]
 800b178:	041b      	lsls	r3, r3, #16
 800b17a:	4313      	orrs	r3, r2
 800b17c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b17e:	212d      	movs	r1, #45	; 0x2d
 800b180:	5c52      	ldrb	r2, [r2, r1]
 800b182:	0212      	lsls	r2, r2, #8
 800b184:	4313      	orrs	r3, r2
 800b186:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b188:	212c      	movs	r1, #44	; 0x2c
 800b18a:	5c52      	ldrb	r2, [r2, r1]
 800b18c:	431a      	orrs	r2, r3
 800b18e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b190:	4985      	ldr	r1, [pc, #532]	; (800b3a8 <find_volume+0x688>)
 800b192:	505a      	str	r2, [r3, r1]
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 800b194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b196:	4a81      	ldr	r2, [pc, #516]	; (800b39c <find_volume+0x67c>)
 800b198:	589b      	ldr	r3, [r3, r2]
 800b19a:	009b      	lsls	r3, r3, #2
 800b19c:	647b      	str	r3, [r7, #68]	; 0x44
 800b19e:	e027      	b.n	800b1f0 <find_volume+0x4d0>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800b1a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1a2:	4a79      	ldr	r2, [pc, #484]	; (800b388 <find_volume+0x668>)
 800b1a4:	5a9b      	ldrh	r3, [r3, r2]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d101      	bne.n	800b1ae <find_volume+0x48e>
 800b1aa:	230d      	movs	r3, #13
 800b1ac:	e0e8      	b.n	800b380 <find_volume+0x660>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800b1ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b1b0:	2381      	movs	r3, #129	; 0x81
 800b1b2:	015b      	lsls	r3, r3, #5
 800b1b4:	58d2      	ldr	r2, [r2, r3]
 800b1b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1b8:	18d2      	adds	r2, r2, r3
 800b1ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1bc:	497a      	ldr	r1, [pc, #488]	; (800b3a8 <find_volume+0x688>)
 800b1be:	505a      	str	r2, [r3, r1]
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b1c0:	2357      	movs	r3, #87	; 0x57
 800b1c2:	18fb      	adds	r3, r7, r3
 800b1c4:	781b      	ldrb	r3, [r3, #0]
 800b1c6:	2b02      	cmp	r3, #2
 800b1c8:	d104      	bne.n	800b1d4 <find_volume+0x4b4>
 800b1ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1cc:	4a73      	ldr	r2, [pc, #460]	; (800b39c <find_volume+0x67c>)
 800b1ce:	589b      	ldr	r3, [r3, r2]
 800b1d0:	005b      	lsls	r3, r3, #1
 800b1d2:	e00c      	b.n	800b1ee <find_volume+0x4ce>
 800b1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1d6:	4a71      	ldr	r2, [pc, #452]	; (800b39c <find_volume+0x67c>)
 800b1d8:	589a      	ldr	r2, [r3, r2]
 800b1da:	0013      	movs	r3, r2
 800b1dc:	005b      	lsls	r3, r3, #1
 800b1de:	189b      	adds	r3, r3, r2
 800b1e0:	085a      	lsrs	r2, r3, #1
 800b1e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1e4:	496d      	ldr	r1, [pc, #436]	; (800b39c <find_volume+0x67c>)
 800b1e6:	585b      	ldr	r3, [r3, r1]
 800b1e8:	2101      	movs	r1, #1
 800b1ea:	400b      	ands	r3, r1
 800b1ec:	18d3      	adds	r3, r2, r3
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800b1ee:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 800b1f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1f2:	4a6e      	ldr	r2, [pc, #440]	; (800b3ac <find_volume+0x68c>)
 800b1f4:	589c      	ldr	r4, [r3, r2]
 800b1f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1f8:	4a64      	ldr	r2, [pc, #400]	; (800b38c <find_volume+0x66c>)
 800b1fa:	5a9b      	ldrh	r3, [r3, r2]
 800b1fc:	001a      	movs	r2, r3
 800b1fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b200:	18d3      	adds	r3, r2, r3
 800b202:	1e5a      	subs	r2, r3, #1
 800b204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b206:	4961      	ldr	r1, [pc, #388]	; (800b38c <find_volume+0x66c>)
 800b208:	5a5b      	ldrh	r3, [r3, r1]
 800b20a:	0019      	movs	r1, r3
 800b20c:	0010      	movs	r0, r2
 800b20e:	f7f4 ff95 	bl	800013c <__udivsi3>
 800b212:	0003      	movs	r3, r0
 800b214:	429c      	cmp	r4, r3
 800b216:	d201      	bcs.n	800b21c <find_volume+0x4fc>
		return FR_NO_FILESYSTEM;
 800b218:	230d      	movs	r3, #13
 800b21a:	e0b1      	b.n	800b380 <find_volume+0x660>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800b21c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b21e:	4964      	ldr	r1, [pc, #400]	; (800b3b0 <find_volume+0x690>)
 800b220:	2201      	movs	r2, #1
 800b222:	4252      	negs	r2, r2
 800b224:	505a      	str	r2, [r3, r1]
 800b226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b228:	4a61      	ldr	r2, [pc, #388]	; (800b3b0 <find_volume+0x690>)
 800b22a:	589a      	ldr	r2, [r3, r2]
 800b22c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b22e:	4961      	ldr	r1, [pc, #388]	; (800b3b4 <find_volume+0x694>)
 800b230:	505a      	str	r2, [r3, r1]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 800b232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b234:	4a60      	ldr	r2, [pc, #384]	; (800b3b8 <find_volume+0x698>)
 800b236:	2180      	movs	r1, #128	; 0x80
 800b238:	5499      	strb	r1, [r3, r2]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 800b23a:	2357      	movs	r3, #87	; 0x57
 800b23c:	18fb      	adds	r3, r7, r3
 800b23e:	781b      	ldrb	r3, [r3, #0]
 800b240:	2b03      	cmp	r3, #3
 800b242:	d000      	beq.n	800b246 <find_volume+0x526>
 800b244:	e085      	b.n	800b352 <find_volume+0x632>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800b246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b248:	2231      	movs	r2, #49	; 0x31
 800b24a:	5c9b      	ldrb	r3, [r3, r2]
 800b24c:	021b      	lsls	r3, r3, #8
 800b24e:	b21a      	sxth	r2, r3
 800b250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b252:	2130      	movs	r1, #48	; 0x30
 800b254:	5c5b      	ldrb	r3, [r3, r1]
 800b256:	b21b      	sxth	r3, r3
 800b258:	4313      	orrs	r3, r2
 800b25a:	b21b      	sxth	r3, r3
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d000      	beq.n	800b262 <find_volume+0x542>
 800b260:	e077      	b.n	800b352 <find_volume+0x632>
		&& move_window(fs, bsect + 1) == FR_OK)
 800b262:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b264:	1c5a      	adds	r2, r3, #1
 800b266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b268:	0011      	movs	r1, r2
 800b26a:	0018      	movs	r0, r3
 800b26c:	f7fe fa98 	bl	80097a0 <move_window>
 800b270:	1e03      	subs	r3, r0, #0
 800b272:	d16e      	bne.n	800b352 <find_volume+0x632>
	{
		fs->fsi_flag = 0;
 800b274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b276:	4a50      	ldr	r2, [pc, #320]	; (800b3b8 <find_volume+0x698>)
 800b278:	2100      	movs	r1, #0
 800b27a:	5499      	strb	r1, [r3, r2]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b27c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b27e:	4a4f      	ldr	r2, [pc, #316]	; (800b3bc <find_volume+0x69c>)
 800b280:	5c9b      	ldrb	r3, [r3, r2]
 800b282:	021b      	lsls	r3, r3, #8
 800b284:	b21a      	sxth	r2, r3
 800b286:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b288:	23ff      	movs	r3, #255	; 0xff
 800b28a:	005b      	lsls	r3, r3, #1
 800b28c:	5ccb      	ldrb	r3, [r1, r3]
 800b28e:	b21b      	sxth	r3, r3
 800b290:	4313      	orrs	r3, r2
 800b292:	b21b      	sxth	r3, r3
 800b294:	4a4a      	ldr	r2, [pc, #296]	; (800b3c0 <find_volume+0x6a0>)
 800b296:	4293      	cmp	r3, r2
 800b298:	d15b      	bne.n	800b352 <find_volume+0x632>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800b29a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b29c:	78db      	ldrb	r3, [r3, #3]
 800b29e:	061a      	lsls	r2, r3, #24
 800b2a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2a2:	789b      	ldrb	r3, [r3, #2]
 800b2a4:	041b      	lsls	r3, r3, #16
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b2aa:	7852      	ldrb	r2, [r2, #1]
 800b2ac:	0212      	lsls	r2, r2, #8
 800b2ae:	4313      	orrs	r3, r2
 800b2b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b2b2:	7812      	ldrb	r2, [r2, #0]
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	4a43      	ldr	r2, [pc, #268]	; (800b3c4 <find_volume+0x6a4>)
 800b2b8:	4293      	cmp	r3, r2
 800b2ba:	d14a      	bne.n	800b352 <find_volume+0x632>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800b2bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b2be:	23e8      	movs	r3, #232	; 0xe8
 800b2c0:	33ff      	adds	r3, #255	; 0xff
 800b2c2:	5cd3      	ldrb	r3, [r2, r3]
 800b2c4:	061a      	lsls	r2, r3, #24
 800b2c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b2c8:	23f3      	movs	r3, #243	; 0xf3
 800b2ca:	005b      	lsls	r3, r3, #1
 800b2cc:	5ccb      	ldrb	r3, [r1, r3]
 800b2ce:	041b      	lsls	r3, r3, #16
 800b2d0:	4313      	orrs	r3, r2
 800b2d2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b2d4:	22e6      	movs	r2, #230	; 0xe6
 800b2d6:	32ff      	adds	r2, #255	; 0xff
 800b2d8:	5c8a      	ldrb	r2, [r1, r2]
 800b2da:	0212      	lsls	r2, r2, #8
 800b2dc:	4313      	orrs	r3, r2
 800b2de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b2e0:	22f2      	movs	r2, #242	; 0xf2
 800b2e2:	0052      	lsls	r2, r2, #1
 800b2e4:	5c8a      	ldrb	r2, [r1, r2]
 800b2e6:	4313      	orrs	r3, r2
 800b2e8:	4a37      	ldr	r2, [pc, #220]	; (800b3c8 <find_volume+0x6a8>)
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	d131      	bne.n	800b352 <find_volume+0x632>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 800b2ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b2f0:	23ec      	movs	r3, #236	; 0xec
 800b2f2:	33ff      	adds	r3, #255	; 0xff
 800b2f4:	5cd3      	ldrb	r3, [r2, r3]
 800b2f6:	061a      	lsls	r2, r3, #24
 800b2f8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b2fa:	23f5      	movs	r3, #245	; 0xf5
 800b2fc:	005b      	lsls	r3, r3, #1
 800b2fe:	5ccb      	ldrb	r3, [r1, r3]
 800b300:	041b      	lsls	r3, r3, #16
 800b302:	4313      	orrs	r3, r2
 800b304:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b306:	22ea      	movs	r2, #234	; 0xea
 800b308:	32ff      	adds	r2, #255	; 0xff
 800b30a:	5c8a      	ldrb	r2, [r1, r2]
 800b30c:	0212      	lsls	r2, r2, #8
 800b30e:	4313      	orrs	r3, r2
 800b310:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b312:	22f4      	movs	r2, #244	; 0xf4
 800b314:	0052      	lsls	r2, r2, #1
 800b316:	5c8a      	ldrb	r2, [r1, r2]
 800b318:	431a      	orrs	r2, r3
 800b31a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b31c:	4924      	ldr	r1, [pc, #144]	; (800b3b0 <find_volume+0x690>)
 800b31e:	505a      	str	r2, [r3, r1]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800b320:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b322:	23f0      	movs	r3, #240	; 0xf0
 800b324:	33ff      	adds	r3, #255	; 0xff
 800b326:	5cd3      	ldrb	r3, [r2, r3]
 800b328:	061a      	lsls	r2, r3, #24
 800b32a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b32c:	23f7      	movs	r3, #247	; 0xf7
 800b32e:	005b      	lsls	r3, r3, #1
 800b330:	5ccb      	ldrb	r3, [r1, r3]
 800b332:	041b      	lsls	r3, r3, #16
 800b334:	4313      	orrs	r3, r2
 800b336:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b338:	22ee      	movs	r2, #238	; 0xee
 800b33a:	32ff      	adds	r2, #255	; 0xff
 800b33c:	5c8a      	ldrb	r2, [r1, r2]
 800b33e:	0212      	lsls	r2, r2, #8
 800b340:	4313      	orrs	r3, r2
 800b342:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b344:	22f6      	movs	r2, #246	; 0xf6
 800b346:	0052      	lsls	r2, r2, #1
 800b348:	5c8a      	ldrb	r2, [r1, r2]
 800b34a:	431a      	orrs	r2, r3
 800b34c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b34e:	4919      	ldr	r1, [pc, #100]	; (800b3b4 <find_volume+0x694>)
 800b350:	505a      	str	r2, [r3, r1]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 800b352:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b354:	2357      	movs	r3, #87	; 0x57
 800b356:	18f9      	adds	r1, r7, r3
 800b358:	2380      	movs	r3, #128	; 0x80
 800b35a:	015b      	lsls	r3, r3, #5
 800b35c:	7809      	ldrb	r1, [r1, #0]
 800b35e:	54d1      	strb	r1, [r2, r3]
	fs->id = ++Fsid;	/* File system mount ID */
 800b360:	4b1a      	ldr	r3, [pc, #104]	; (800b3cc <find_volume+0x6ac>)
 800b362:	881b      	ldrh	r3, [r3, #0]
 800b364:	3301      	adds	r3, #1
 800b366:	b29a      	uxth	r2, r3
 800b368:	4b18      	ldr	r3, [pc, #96]	; (800b3cc <find_volume+0x6ac>)
 800b36a:	801a      	strh	r2, [r3, #0]
 800b36c:	4b17      	ldr	r3, [pc, #92]	; (800b3cc <find_volume+0x6ac>)
 800b36e:	8819      	ldrh	r1, [r3, #0]
 800b370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b372:	4a17      	ldr	r2, [pc, #92]	; (800b3d0 <find_volume+0x6b0>)
 800b374:	5299      	strh	r1, [r3, r2]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 800b376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b378:	0018      	movs	r0, r3
 800b37a:	f7fe f993 	bl	80096a4 <clear_lock>
#endif

	return FR_OK;
 800b37e:	2300      	movs	r3, #0
}
 800b380:	0018      	movs	r0, r3
 800b382:	46bd      	mov	sp, r7
 800b384:	b016      	add	sp, #88	; 0x58
 800b386:	bdb0      	pop	{r4, r5, r7, pc}
 800b388:	00001008 	.word	0x00001008
 800b38c:	0000100a 	.word	0x0000100a
 800b390:	00001002 	.word	0x00001002
 800b394:	00000ff5 	.word	0x00000ff5
 800b398:	0000fff5 	.word	0x0000fff5
 800b39c:	00001014 	.word	0x00001014
 800b3a0:	0000101c 	.word	0x0000101c
 800b3a4:	00001028 	.word	0x00001028
 800b3a8:	00001024 	.word	0x00001024
 800b3ac:	00001018 	.word	0x00001018
 800b3b0:	00001010 	.word	0x00001010
 800b3b4:	0000100c 	.word	0x0000100c
 800b3b8:	00001005 	.word	0x00001005
 800b3bc:	000001ff 	.word	0x000001ff
 800b3c0:	ffffaa55 	.word	0xffffaa55
 800b3c4:	41615252 	.word	0x41615252
 800b3c8:	61417272 	.word	0x61417272
 800b3cc:	2000270c 	.word	0x2000270c
 800b3d0:	00001006 	.word	0x00001006

0800b3d4 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b084      	sub	sp, #16
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d027      	beq.n	800b436 <validate+0x62>
 800b3e6:	68fa      	ldr	r2, [r7, #12]
 800b3e8:	2380      	movs	r3, #128	; 0x80
 800b3ea:	015b      	lsls	r3, r3, #5
 800b3ec:	58d3      	ldr	r3, [r2, r3]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d021      	beq.n	800b436 <validate+0x62>
 800b3f2:	68fa      	ldr	r2, [r7, #12]
 800b3f4:	2380      	movs	r3, #128	; 0x80
 800b3f6:	015b      	lsls	r3, r3, #5
 800b3f8:	58d2      	ldr	r2, [r2, r3]
 800b3fa:	2380      	movs	r3, #128	; 0x80
 800b3fc:	015b      	lsls	r3, r3, #5
 800b3fe:	5cd3      	ldrb	r3, [r2, r3]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d018      	beq.n	800b436 <validate+0x62>
 800b404:	68fa      	ldr	r2, [r7, #12]
 800b406:	2380      	movs	r3, #128	; 0x80
 800b408:	015b      	lsls	r3, r3, #5
 800b40a:	58d3      	ldr	r3, [r2, r3]
 800b40c:	4a0d      	ldr	r2, [pc, #52]	; (800b444 <validate+0x70>)
 800b40e:	5a9a      	ldrh	r2, [r3, r2]
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	490d      	ldr	r1, [pc, #52]	; (800b448 <validate+0x74>)
 800b414:	5a5b      	ldrh	r3, [r3, r1]
 800b416:	429a      	cmp	r2, r3
 800b418:	d10d      	bne.n	800b436 <validate+0x62>
 800b41a:	68fa      	ldr	r2, [r7, #12]
 800b41c:	2380      	movs	r3, #128	; 0x80
 800b41e:	015b      	lsls	r3, r3, #5
 800b420:	58d3      	ldr	r3, [r2, r3]
 800b422:	4a0a      	ldr	r2, [pc, #40]	; (800b44c <validate+0x78>)
 800b424:	5c9b      	ldrb	r3, [r3, r2]
 800b426:	0018      	movs	r0, r3
 800b428:	f7fd feb6 	bl	8009198 <disk_status>
 800b42c:	0003      	movs	r3, r0
 800b42e:	001a      	movs	r2, r3
 800b430:	2301      	movs	r3, #1
 800b432:	4013      	ands	r3, r2
 800b434:	d001      	beq.n	800b43a <validate+0x66>
		return FR_INVALID_OBJECT;
 800b436:	2309      	movs	r3, #9
 800b438:	e000      	b.n	800b43c <validate+0x68>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 800b43a:	2300      	movs	r3, #0
}
 800b43c:	0018      	movs	r0, r3
 800b43e:	46bd      	mov	sp, r7
 800b440:	b004      	add	sp, #16
 800b442:	bd80      	pop	{r7, pc}
 800b444:	00001006 	.word	0x00001006
 800b448:	00001004 	.word	0x00001004
 800b44c:	00001001 	.word	0x00001001

0800b450 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b450:	b5b0      	push	{r4, r5, r7, lr}
 800b452:	b088      	sub	sp, #32
 800b454:	af00      	add	r7, sp, #0
 800b456:	60f8      	str	r0, [r7, #12]
 800b458:	60b9      	str	r1, [r7, #8]
 800b45a:	1dfb      	adds	r3, r7, #7
 800b45c:	701a      	strb	r2, [r3, #0]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800b462:	2310      	movs	r3, #16
 800b464:	18fb      	adds	r3, r7, r3
 800b466:	0018      	movs	r0, r3
 800b468:	f7ff fba8 	bl	800abbc <get_ldnumber>
 800b46c:	0003      	movs	r3, r0
 800b46e:	61fb      	str	r3, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b470:	69fb      	ldr	r3, [r7, #28]
 800b472:	2b00      	cmp	r3, #0
 800b474:	da01      	bge.n	800b47a <f_mount+0x2a>
 800b476:	230b      	movs	r3, #11
 800b478:	e034      	b.n	800b4e4 <f_mount+0x94>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b47a:	4b1c      	ldr	r3, [pc, #112]	; (800b4ec <f_mount+0x9c>)
 800b47c:	69fa      	ldr	r2, [r7, #28]
 800b47e:	0092      	lsls	r2, r2, #2
 800b480:	58d3      	ldr	r3, [r2, r3]
 800b482:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b484:	69bb      	ldr	r3, [r7, #24]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d008      	beq.n	800b49c <f_mount+0x4c>
#if _FS_LOCK
		clear_lock(cfs);
 800b48a:	69bb      	ldr	r3, [r7, #24]
 800b48c:	0018      	movs	r0, r3
 800b48e:	f7fe f909 	bl	80096a4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b492:	69ba      	ldr	r2, [r7, #24]
 800b494:	2380      	movs	r3, #128	; 0x80
 800b496:	015b      	lsls	r3, r3, #5
 800b498:	2100      	movs	r1, #0
 800b49a:	54d1      	strb	r1, [r2, r3]
	}

	if (fs) {
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d004      	beq.n	800b4ac <f_mount+0x5c>
		fs->fs_type = 0;				/* Clear new fs object */
 800b4a2:	68fa      	ldr	r2, [r7, #12]
 800b4a4:	2380      	movs	r3, #128	; 0x80
 800b4a6:	015b      	lsls	r3, r3, #5
 800b4a8:	2100      	movs	r1, #0
 800b4aa:	54d1      	strb	r1, [r2, r3]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b4ac:	68f9      	ldr	r1, [r7, #12]
 800b4ae:	4b0f      	ldr	r3, [pc, #60]	; (800b4ec <f_mount+0x9c>)
 800b4b0:	69fa      	ldr	r2, [r7, #28]
 800b4b2:	0092      	lsls	r2, r2, #2
 800b4b4:	50d1      	str	r1, [r2, r3]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d003      	beq.n	800b4c4 <f_mount+0x74>
 800b4bc:	1dfb      	adds	r3, r7, #7
 800b4be:	781b      	ldrb	r3, [r3, #0]
 800b4c0:	2b01      	cmp	r3, #1
 800b4c2:	d001      	beq.n	800b4c8 <f_mount+0x78>
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	e00d      	b.n	800b4e4 <f_mount+0x94>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800b4c8:	2517      	movs	r5, #23
 800b4ca:	197c      	adds	r4, r7, r5
 800b4cc:	2308      	movs	r3, #8
 800b4ce:	18f9      	adds	r1, r7, r3
 800b4d0:	230c      	movs	r3, #12
 800b4d2:	18fb      	adds	r3, r7, r3
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	0018      	movs	r0, r3
 800b4d8:	f7ff fc22 	bl	800ad20 <find_volume>
 800b4dc:	0003      	movs	r3, r0
 800b4de:	7023      	strb	r3, [r4, #0]
	LEAVE_FF(fs, res);
 800b4e0:	197b      	adds	r3, r7, r5
 800b4e2:	781b      	ldrb	r3, [r3, #0]
}
 800b4e4:	0018      	movs	r0, r3
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	b008      	add	sp, #32
 800b4ea:	bdb0      	pop	{r4, r5, r7, pc}
 800b4ec:	20002708 	.word	0x20002708

0800b4f0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b4f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4f2:	4cc5      	ldr	r4, [pc, #788]	; (800b808 <f_open+0x318>)
 800b4f4:	44a5      	add	sp, r4
 800b4f6:	af00      	add	r7, sp, #0
 800b4f8:	60f8      	str	r0, [r7, #12]
 800b4fa:	60b9      	str	r1, [r7, #8]
 800b4fc:	4bc3      	ldr	r3, [pc, #780]	; (800b80c <f_open+0x31c>)
 800b4fe:	49c4      	ldr	r1, [pc, #784]	; (800b810 <f_open+0x320>)
 800b500:	185b      	adds	r3, r3, r1
 800b502:	19db      	adds	r3, r3, r7
 800b504:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d101      	bne.n	800b510 <f_open+0x20>
 800b50c:	2309      	movs	r3, #9
 800b50e:	e24d      	b.n	800b9ac <f_open+0x4bc>
	fp->fs = 0;			/* Clear file object */
 800b510:	68fa      	ldr	r2, [r7, #12]
 800b512:	2380      	movs	r3, #128	; 0x80
 800b514:	015b      	lsls	r3, r3, #5
 800b516:	2100      	movs	r1, #0
 800b518:	50d1      	str	r1, [r2, r3]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800b51a:	4bbc      	ldr	r3, [pc, #752]	; (800b80c <f_open+0x31c>)
 800b51c:	4dbc      	ldr	r5, [pc, #752]	; (800b810 <f_open+0x320>)
 800b51e:	195b      	adds	r3, r3, r5
 800b520:	19db      	adds	r3, r3, r7
 800b522:	4aba      	ldr	r2, [pc, #744]	; (800b80c <f_open+0x31c>)
 800b524:	1952      	adds	r2, r2, r5
 800b526:	19d2      	adds	r2, r2, r7
 800b528:	7812      	ldrb	r2, [r2, #0]
 800b52a:	211f      	movs	r1, #31
 800b52c:	400a      	ands	r2, r1
 800b52e:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800b530:	4bb6      	ldr	r3, [pc, #728]	; (800b80c <f_open+0x31c>)
 800b532:	195b      	adds	r3, r3, r5
 800b534:	19db      	adds	r3, r3, r7
 800b536:	781b      	ldrb	r3, [r3, #0]
 800b538:	2201      	movs	r2, #1
 800b53a:	4393      	bics	r3, r2
 800b53c:	b2da      	uxtb	r2, r3
 800b53e:	4eb5      	ldr	r6, [pc, #724]	; (800b814 <f_open+0x324>)
 800b540:	19bc      	adds	r4, r7, r6
 800b542:	2308      	movs	r3, #8
 800b544:	18f9      	adds	r1, r7, r3
 800b546:	2320      	movs	r3, #32
 800b548:	18fb      	adds	r3, r7, r3
 800b54a:	2080      	movs	r0, #128	; 0x80
 800b54c:	0140      	lsls	r0, r0, #5
 800b54e:	4684      	mov	ip, r0
 800b550:	4463      	add	r3, ip
 800b552:	0018      	movs	r0, r3
 800b554:	f7ff fbe4 	bl	800ad20 <find_volume>
 800b558:	0003      	movs	r3, r0
 800b55a:	7023      	strb	r3, [r4, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 800b55c:	19bb      	adds	r3, r7, r6
 800b55e:	781b      	ldrb	r3, [r3, #0]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d000      	beq.n	800b566 <f_open+0x76>
 800b564:	e21f      	b.n	800b9a6 <f_open+0x4b6>
		INIT_BUF(dj);
 800b566:	4bac      	ldr	r3, [pc, #688]	; (800b818 <f_open+0x328>)
 800b568:	195a      	adds	r2, r3, r5
 800b56a:	19d3      	adds	r3, r2, r7
 800b56c:	49ab      	ldr	r1, [pc, #684]	; (800b81c <f_open+0x32c>)
 800b56e:	2214      	movs	r2, #20
 800b570:	18ba      	adds	r2, r7, r2
 800b572:	505a      	str	r2, [r3, r1]
		res = follow_path(&dj, path);	/* Follow the file path */
 800b574:	68ba      	ldr	r2, [r7, #8]
 800b576:	19bc      	adds	r4, r7, r6
 800b578:	2320      	movs	r3, #32
 800b57a:	18fb      	adds	r3, r7, r3
 800b57c:	0011      	movs	r1, r2
 800b57e:	0018      	movs	r0, r3
 800b580:	f7ff fa92 	bl	800aaa8 <follow_path>
 800b584:	0003      	movs	r3, r0
 800b586:	7023      	strb	r3, [r4, #0]
		dir = dj.dir;
 800b588:	4ba3      	ldr	r3, [pc, #652]	; (800b818 <f_open+0x328>)
 800b58a:	195b      	adds	r3, r3, r5
 800b58c:	19db      	adds	r3, r3, r7
 800b58e:	4aa4      	ldr	r2, [pc, #656]	; (800b820 <f_open+0x330>)
 800b590:	589b      	ldr	r3, [r3, r2]
 800b592:	4aa4      	ldr	r2, [pc, #656]	; (800b824 <f_open+0x334>)
 800b594:	18b9      	adds	r1, r7, r2
 800b596:	600b      	str	r3, [r1, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800b598:	19bb      	adds	r3, r7, r6
 800b59a:	781b      	ldrb	r3, [r3, #0]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d11c      	bne.n	800b5da <f_open+0xea>
			if (!dir)	/* Default directory itself */
 800b5a0:	18bb      	adds	r3, r7, r2
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d103      	bne.n	800b5b0 <f_open+0xc0>
				res = FR_INVALID_NAME;
 800b5a8:	19bb      	adds	r3, r7, r6
 800b5aa:	2206      	movs	r2, #6
 800b5ac:	701a      	strb	r2, [r3, #0]
 800b5ae:	e014      	b.n	800b5da <f_open+0xea>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b5b0:	4b96      	ldr	r3, [pc, #600]	; (800b80c <f_open+0x31c>)
 800b5b2:	4a97      	ldr	r2, [pc, #604]	; (800b810 <f_open+0x320>)
 800b5b4:	189b      	adds	r3, r3, r2
 800b5b6:	19db      	adds	r3, r3, r7
 800b5b8:	781b      	ldrb	r3, [r3, #0]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	4393      	bics	r3, r2
 800b5be:	1e5a      	subs	r2, r3, #1
 800b5c0:	4193      	sbcs	r3, r2
 800b5c2:	b2db      	uxtb	r3, r3
 800b5c4:	001a      	movs	r2, r3
 800b5c6:	4b93      	ldr	r3, [pc, #588]	; (800b814 <f_open+0x324>)
 800b5c8:	18fc      	adds	r4, r7, r3
 800b5ca:	2320      	movs	r3, #32
 800b5cc:	18fb      	adds	r3, r7, r3
 800b5ce:	0011      	movs	r1, r2
 800b5d0:	0018      	movs	r0, r3
 800b5d2:	f7fd ff1f 	bl	8009414 <chk_lock>
 800b5d6:	0003      	movs	r3, r0
 800b5d8:	7023      	strb	r3, [r4, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b5da:	4b8c      	ldr	r3, [pc, #560]	; (800b80c <f_open+0x31c>)
 800b5dc:	4a8c      	ldr	r2, [pc, #560]	; (800b810 <f_open+0x320>)
 800b5de:	189b      	adds	r3, r3, r2
 800b5e0:	19db      	adds	r3, r3, r7
 800b5e2:	781b      	ldrb	r3, [r3, #0]
 800b5e4:	221c      	movs	r2, #28
 800b5e6:	4013      	ands	r3, r2
 800b5e8:	d100      	bne.n	800b5ec <f_open+0xfc>
 800b5ea:	e0fb      	b.n	800b7e4 <f_open+0x2f4>
			if (res != FR_OK) {					/* No file, create new */
 800b5ec:	4a89      	ldr	r2, [pc, #548]	; (800b814 <f_open+0x324>)
 800b5ee:	18bb      	adds	r3, r7, r2
 800b5f0:	781b      	ldrb	r3, [r3, #0]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d027      	beq.n	800b646 <f_open+0x156>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800b5f6:	18bb      	adds	r3, r7, r2
 800b5f8:	781b      	ldrb	r3, [r3, #0]
 800b5fa:	2b04      	cmp	r3, #4
 800b5fc:	d10f      	bne.n	800b61e <f_open+0x12e>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800b5fe:	f7fd ff79 	bl	80094f4 <enq_lock>
 800b602:	1e03      	subs	r3, r0, #0
 800b604:	d007      	beq.n	800b616 <f_open+0x126>
 800b606:	2320      	movs	r3, #32
 800b608:	18fb      	adds	r3, r7, r3
 800b60a:	0018      	movs	r0, r3
 800b60c:	f7ff f8fc 	bl	800a808 <dir_register>
 800b610:	0003      	movs	r3, r0
 800b612:	001a      	movs	r2, r3
 800b614:	e000      	b.n	800b618 <f_open+0x128>
 800b616:	2212      	movs	r2, #18
 800b618:	4b7e      	ldr	r3, [pc, #504]	; (800b814 <f_open+0x324>)
 800b61a:	18fb      	adds	r3, r7, r3
 800b61c:	701a      	strb	r2, [r3, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b61e:	4b7b      	ldr	r3, [pc, #492]	; (800b80c <f_open+0x31c>)
 800b620:	487b      	ldr	r0, [pc, #492]	; (800b810 <f_open+0x320>)
 800b622:	181b      	adds	r3, r3, r0
 800b624:	19db      	adds	r3, r3, r7
 800b626:	4a79      	ldr	r2, [pc, #484]	; (800b80c <f_open+0x31c>)
 800b628:	1812      	adds	r2, r2, r0
 800b62a:	19d2      	adds	r2, r2, r7
 800b62c:	7812      	ldrb	r2, [r2, #0]
 800b62e:	2108      	movs	r1, #8
 800b630:	430a      	orrs	r2, r1
 800b632:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 800b634:	4b78      	ldr	r3, [pc, #480]	; (800b818 <f_open+0x328>)
 800b636:	181b      	adds	r3, r3, r0
 800b638:	19db      	adds	r3, r3, r7
 800b63a:	4a79      	ldr	r2, [pc, #484]	; (800b820 <f_open+0x330>)
 800b63c:	589b      	ldr	r3, [r3, r2]
 800b63e:	4a79      	ldr	r2, [pc, #484]	; (800b824 <f_open+0x334>)
 800b640:	18ba      	adds	r2, r7, r2
 800b642:	6013      	str	r3, [r2, #0]
 800b644:	e019      	b.n	800b67a <f_open+0x18a>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800b646:	4b77      	ldr	r3, [pc, #476]	; (800b824 <f_open+0x334>)
 800b648:	18fb      	adds	r3, r7, r3
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	330b      	adds	r3, #11
 800b64e:	781b      	ldrb	r3, [r3, #0]
 800b650:	001a      	movs	r2, r3
 800b652:	2311      	movs	r3, #17
 800b654:	4013      	ands	r3, r2
 800b656:	d004      	beq.n	800b662 <f_open+0x172>
					res = FR_DENIED;
 800b658:	4b6e      	ldr	r3, [pc, #440]	; (800b814 <f_open+0x324>)
 800b65a:	18fb      	adds	r3, r7, r3
 800b65c:	2207      	movs	r2, #7
 800b65e:	701a      	strb	r2, [r3, #0]
 800b660:	e00b      	b.n	800b67a <f_open+0x18a>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800b662:	4b6a      	ldr	r3, [pc, #424]	; (800b80c <f_open+0x31c>)
 800b664:	4a6a      	ldr	r2, [pc, #424]	; (800b810 <f_open+0x320>)
 800b666:	189b      	adds	r3, r3, r2
 800b668:	19db      	adds	r3, r3, r7
 800b66a:	781b      	ldrb	r3, [r3, #0]
 800b66c:	2204      	movs	r2, #4
 800b66e:	4013      	ands	r3, r2
 800b670:	d003      	beq.n	800b67a <f_open+0x18a>
						res = FR_EXIST;
 800b672:	4b68      	ldr	r3, [pc, #416]	; (800b814 <f_open+0x324>)
 800b674:	18fb      	adds	r3, r7, r3
 800b676:	2208      	movs	r2, #8
 800b678:	701a      	strb	r2, [r3, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800b67a:	4866      	ldr	r0, [pc, #408]	; (800b814 <f_open+0x324>)
 800b67c:	183b      	adds	r3, r7, r0
 800b67e:	781b      	ldrb	r3, [r3, #0]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d000      	beq.n	800b686 <f_open+0x196>
 800b684:	e0ed      	b.n	800b862 <f_open+0x372>
 800b686:	4b61      	ldr	r3, [pc, #388]	; (800b80c <f_open+0x31c>)
 800b688:	4c61      	ldr	r4, [pc, #388]	; (800b810 <f_open+0x320>)
 800b68a:	191b      	adds	r3, r3, r4
 800b68c:	19db      	adds	r3, r3, r7
 800b68e:	781b      	ldrb	r3, [r3, #0]
 800b690:	2208      	movs	r2, #8
 800b692:	4013      	ands	r3, r2
 800b694:	d100      	bne.n	800b698 <f_open+0x1a8>
 800b696:	e0e4      	b.n	800b862 <f_open+0x372>
				dw = GET_FATTIME();				/* Created time */
 800b698:	f7fd fd12 	bl	80090c0 <get_fattime>
 800b69c:	0003      	movs	r3, r0
 800b69e:	4e62      	ldr	r6, [pc, #392]	; (800b828 <f_open+0x338>)
 800b6a0:	19ba      	adds	r2, r7, r6
 800b6a2:	6013      	str	r3, [r2, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 800b6a4:	495f      	ldr	r1, [pc, #380]	; (800b824 <f_open+0x334>)
 800b6a6:	187b      	adds	r3, r7, r1
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	330e      	adds	r3, #14
 800b6ac:	19ba      	adds	r2, r7, r6
 800b6ae:	6812      	ldr	r2, [r2, #0]
 800b6b0:	b2d2      	uxtb	r2, r2
 800b6b2:	701a      	strb	r2, [r3, #0]
 800b6b4:	19bb      	adds	r3, r7, r6
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	b29b      	uxth	r3, r3
 800b6ba:	0a1b      	lsrs	r3, r3, #8
 800b6bc:	b29a      	uxth	r2, r3
 800b6be:	187b      	adds	r3, r7, r1
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	330f      	adds	r3, #15
 800b6c4:	b2d2      	uxtb	r2, r2
 800b6c6:	701a      	strb	r2, [r3, #0]
 800b6c8:	19bb      	adds	r3, r7, r6
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	0c1a      	lsrs	r2, r3, #16
 800b6ce:	187b      	adds	r3, r7, r1
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	3310      	adds	r3, #16
 800b6d4:	b2d2      	uxtb	r2, r2
 800b6d6:	701a      	strb	r2, [r3, #0]
 800b6d8:	19bb      	adds	r3, r7, r6
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	0e1a      	lsrs	r2, r3, #24
 800b6de:	187b      	adds	r3, r7, r1
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	3311      	adds	r3, #17
 800b6e4:	b2d2      	uxtb	r2, r2
 800b6e6:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800b6e8:	187b      	adds	r3, r7, r1
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	330b      	adds	r3, #11
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800b6f2:	187b      	adds	r3, r7, r1
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	331c      	adds	r3, #28
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	701a      	strb	r2, [r3, #0]
 800b6fc:	187b      	adds	r3, r7, r1
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	331d      	adds	r3, #29
 800b702:	2200      	movs	r2, #0
 800b704:	701a      	strb	r2, [r3, #0]
 800b706:	187b      	adds	r3, r7, r1
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	331e      	adds	r3, #30
 800b70c:	2200      	movs	r2, #0
 800b70e:	701a      	strb	r2, [r3, #0]
 800b710:	187b      	adds	r3, r7, r1
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	331f      	adds	r3, #31
 800b716:	2200      	movs	r2, #0
 800b718:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800b71a:	4b3f      	ldr	r3, [pc, #252]	; (800b818 <f_open+0x328>)
 800b71c:	0025      	movs	r5, r4
 800b71e:	191b      	adds	r3, r3, r4
 800b720:	19da      	adds	r2, r3, r7
 800b722:	2380      	movs	r3, #128	; 0x80
 800b724:	015b      	lsls	r3, r3, #5
 800b726:	58d3      	ldr	r3, [r2, r3]
 800b728:	000c      	movs	r4, r1
 800b72a:	187a      	adds	r2, r7, r1
 800b72c:	6812      	ldr	r2, [r2, #0]
 800b72e:	0011      	movs	r1, r2
 800b730:	0018      	movs	r0, r3
 800b732:	f7fe ffaf 	bl	800a694 <ld_clust>
 800b736:	0003      	movs	r3, r0
 800b738:	2182      	movs	r1, #130	; 0x82
 800b73a:	0149      	lsls	r1, r1, #5
 800b73c:	187a      	adds	r2, r7, r1
 800b73e:	6013      	str	r3, [r2, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 800b740:	193b      	adds	r3, r7, r4
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	2100      	movs	r1, #0
 800b746:	0018      	movs	r0, r3
 800b748:	f7fe ffd1 	bl	800a6ee <st_clust>
				dj.fs->wflag = 1;
 800b74c:	4b32      	ldr	r3, [pc, #200]	; (800b818 <f_open+0x328>)
 800b74e:	195b      	adds	r3, r3, r5
 800b750:	19da      	adds	r2, r3, r7
 800b752:	2380      	movs	r3, #128	; 0x80
 800b754:	015b      	lsls	r3, r3, #5
 800b756:	58d3      	ldr	r3, [r2, r3]
 800b758:	4a34      	ldr	r2, [pc, #208]	; (800b82c <f_open+0x33c>)
 800b75a:	2101      	movs	r1, #1
 800b75c:	5499      	strb	r1, [r3, r2]
				if (cl) {						/* Remove the cluster chain if exist */
 800b75e:	2182      	movs	r1, #130	; 0x82
 800b760:	0149      	lsls	r1, r1, #5
 800b762:	187b      	adds	r3, r7, r1
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d100      	bne.n	800b76c <f_open+0x27c>
 800b76a:	e07a      	b.n	800b862 <f_open+0x372>
					dw = dj.fs->winsect;
 800b76c:	4b2a      	ldr	r3, [pc, #168]	; (800b818 <f_open+0x328>)
 800b76e:	195b      	adds	r3, r3, r5
 800b770:	19da      	adds	r2, r3, r7
 800b772:	2380      	movs	r3, #128	; 0x80
 800b774:	015b      	lsls	r3, r3, #5
 800b776:	58d3      	ldr	r3, [r2, r3]
 800b778:	4a2d      	ldr	r2, [pc, #180]	; (800b830 <f_open+0x340>)
 800b77a:	589b      	ldr	r3, [r3, r2]
 800b77c:	19ba      	adds	r2, r7, r6
 800b77e:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 800b780:	4b25      	ldr	r3, [pc, #148]	; (800b818 <f_open+0x328>)
 800b782:	195b      	adds	r3, r3, r5
 800b784:	19da      	adds	r2, r3, r7
 800b786:	2380      	movs	r3, #128	; 0x80
 800b788:	015b      	lsls	r3, r3, #5
 800b78a:	58d3      	ldr	r3, [r2, r3]
 800b78c:	4821      	ldr	r0, [pc, #132]	; (800b814 <f_open+0x324>)
 800b78e:	183c      	adds	r4, r7, r0
 800b790:	187a      	adds	r2, r7, r1
 800b792:	6812      	ldr	r2, [r2, #0]
 800b794:	0011      	movs	r1, r2
 800b796:	0018      	movs	r0, r3
 800b798:	f7fe fb9c 	bl	8009ed4 <remove_chain>
 800b79c:	0003      	movs	r3, r0
 800b79e:	7023      	strb	r3, [r4, #0]
					if (res == FR_OK) {
 800b7a0:	481c      	ldr	r0, [pc, #112]	; (800b814 <f_open+0x324>)
 800b7a2:	183b      	adds	r3, r7, r0
 800b7a4:	781b      	ldrb	r3, [r3, #0]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d15b      	bne.n	800b862 <f_open+0x372>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800b7aa:	4b1b      	ldr	r3, [pc, #108]	; (800b818 <f_open+0x328>)
 800b7ac:	195b      	adds	r3, r3, r5
 800b7ae:	19da      	adds	r2, r3, r7
 800b7b0:	2380      	movs	r3, #128	; 0x80
 800b7b2:	015b      	lsls	r3, r3, #5
 800b7b4:	58d3      	ldr	r3, [r2, r3]
 800b7b6:	2182      	movs	r1, #130	; 0x82
 800b7b8:	0149      	lsls	r1, r1, #5
 800b7ba:	187a      	adds	r2, r7, r1
 800b7bc:	6812      	ldr	r2, [r2, #0]
 800b7be:	3a01      	subs	r2, #1
 800b7c0:	491c      	ldr	r1, [pc, #112]	; (800b834 <f_open+0x344>)
 800b7c2:	505a      	str	r2, [r3, r1]
						res = move_window(dj.fs, dw);
 800b7c4:	4b14      	ldr	r3, [pc, #80]	; (800b818 <f_open+0x328>)
 800b7c6:	195b      	adds	r3, r3, r5
 800b7c8:	19da      	adds	r2, r3, r7
 800b7ca:	2380      	movs	r3, #128	; 0x80
 800b7cc:	015b      	lsls	r3, r3, #5
 800b7ce:	58d3      	ldr	r3, [r2, r3]
 800b7d0:	183c      	adds	r4, r7, r0
 800b7d2:	19ba      	adds	r2, r7, r6
 800b7d4:	6812      	ldr	r2, [r2, #0]
 800b7d6:	0011      	movs	r1, r2
 800b7d8:	0018      	movs	r0, r3
 800b7da:	f7fd ffe1 	bl	80097a0 <move_window>
 800b7de:	0003      	movs	r3, r0
 800b7e0:	7023      	strb	r3, [r4, #0]
 800b7e2:	e03e      	b.n	800b862 <f_open+0x372>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 800b7e4:	490b      	ldr	r1, [pc, #44]	; (800b814 <f_open+0x324>)
 800b7e6:	187b      	adds	r3, r7, r1
 800b7e8:	781b      	ldrb	r3, [r3, #0]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d139      	bne.n	800b862 <f_open+0x372>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 800b7ee:	4b0d      	ldr	r3, [pc, #52]	; (800b824 <f_open+0x334>)
 800b7f0:	18fb      	adds	r3, r7, r3
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	330b      	adds	r3, #11
 800b7f6:	781b      	ldrb	r3, [r3, #0]
 800b7f8:	001a      	movs	r2, r3
 800b7fa:	2310      	movs	r3, #16
 800b7fc:	4013      	ands	r3, r2
 800b7fe:	d01b      	beq.n	800b838 <f_open+0x348>
					res = FR_NO_FILE;
 800b800:	187b      	adds	r3, r7, r1
 800b802:	2204      	movs	r2, #4
 800b804:	701a      	strb	r2, [r3, #0]
 800b806:	e02c      	b.n	800b862 <f_open+0x372>
 800b808:	ffffefac 	.word	0xffffefac
 800b80c:	ffffefb7 	.word	0xffffefb7
 800b810:	00001050 	.word	0x00001050
 800b814:	0000104f 	.word	0x0000104f
 800b818:	ffffefd0 	.word	0xffffefd0
 800b81c:	00001018 	.word	0x00001018
 800b820:	00001014 	.word	0x00001014
 800b824:	00001048 	.word	0x00001048
 800b828:	00001044 	.word	0x00001044
 800b82c:	00001004 	.word	0x00001004
 800b830:	0000102c 	.word	0x0000102c
 800b834:	0000100c 	.word	0x0000100c
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800b838:	4b5f      	ldr	r3, [pc, #380]	; (800b9b8 <f_open+0x4c8>)
 800b83a:	4a60      	ldr	r2, [pc, #384]	; (800b9bc <f_open+0x4cc>)
 800b83c:	189b      	adds	r3, r3, r2
 800b83e:	19db      	adds	r3, r3, r7
 800b840:	781b      	ldrb	r3, [r3, #0]
 800b842:	2202      	movs	r2, #2
 800b844:	4013      	ands	r3, r2
 800b846:	d00c      	beq.n	800b862 <f_open+0x372>
 800b848:	4b5d      	ldr	r3, [pc, #372]	; (800b9c0 <f_open+0x4d0>)
 800b84a:	18fb      	adds	r3, r7, r3
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	330b      	adds	r3, #11
 800b850:	781b      	ldrb	r3, [r3, #0]
 800b852:	001a      	movs	r2, r3
 800b854:	2301      	movs	r3, #1
 800b856:	4013      	ands	r3, r2
 800b858:	d003      	beq.n	800b862 <f_open+0x372>
						res = FR_DENIED;
 800b85a:	4b5a      	ldr	r3, [pc, #360]	; (800b9c4 <f_open+0x4d4>)
 800b85c:	18fb      	adds	r3, r7, r3
 800b85e:	2207      	movs	r2, #7
 800b860:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		if (res == FR_OK) {
 800b862:	4b58      	ldr	r3, [pc, #352]	; (800b9c4 <f_open+0x4d4>)
 800b864:	18fb      	adds	r3, r7, r3
 800b866:	781b      	ldrb	r3, [r3, #0]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d141      	bne.n	800b8f0 <f_open+0x400>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800b86c:	4b52      	ldr	r3, [pc, #328]	; (800b9b8 <f_open+0x4c8>)
 800b86e:	4953      	ldr	r1, [pc, #332]	; (800b9bc <f_open+0x4cc>)
 800b870:	185b      	adds	r3, r3, r1
 800b872:	19db      	adds	r3, r3, r7
 800b874:	781b      	ldrb	r3, [r3, #0]
 800b876:	2208      	movs	r2, #8
 800b878:	4013      	ands	r3, r2
 800b87a:	d009      	beq.n	800b890 <f_open+0x3a0>
				mode |= FA__WRITTEN;
 800b87c:	4b4e      	ldr	r3, [pc, #312]	; (800b9b8 <f_open+0x4c8>)
 800b87e:	185b      	adds	r3, r3, r1
 800b880:	19db      	adds	r3, r3, r7
 800b882:	4a4d      	ldr	r2, [pc, #308]	; (800b9b8 <f_open+0x4c8>)
 800b884:	1852      	adds	r2, r2, r1
 800b886:	19d2      	adds	r2, r2, r7
 800b888:	7812      	ldrb	r2, [r2, #0]
 800b88a:	2120      	movs	r1, #32
 800b88c:	430a      	orrs	r2, r1
 800b88e:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800b890:	4b4d      	ldr	r3, [pc, #308]	; (800b9c8 <f_open+0x4d8>)
 800b892:	484a      	ldr	r0, [pc, #296]	; (800b9bc <f_open+0x4cc>)
 800b894:	181b      	adds	r3, r3, r0
 800b896:	19da      	adds	r2, r3, r7
 800b898:	2380      	movs	r3, #128	; 0x80
 800b89a:	015b      	lsls	r3, r3, #5
 800b89c:	58d3      	ldr	r3, [r2, r3]
 800b89e:	4a4b      	ldr	r2, [pc, #300]	; (800b9cc <f_open+0x4dc>)
 800b8a0:	589a      	ldr	r2, [r3, r2]
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	494a      	ldr	r1, [pc, #296]	; (800b9d0 <f_open+0x4e0>)
 800b8a6:	505a      	str	r2, [r3, r1]
			fp->dir_ptr = dir;
 800b8a8:	68fa      	ldr	r2, [r7, #12]
 800b8aa:	2381      	movs	r3, #129	; 0x81
 800b8ac:	015b      	lsls	r3, r3, #5
 800b8ae:	4944      	ldr	r1, [pc, #272]	; (800b9c0 <f_open+0x4d0>)
 800b8b0:	1879      	adds	r1, r7, r1
 800b8b2:	6809      	ldr	r1, [r1, #0]
 800b8b4:	50d1      	str	r1, [r2, r3]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b8b6:	4b40      	ldr	r3, [pc, #256]	; (800b9b8 <f_open+0x4c8>)
 800b8b8:	181b      	adds	r3, r3, r0
 800b8ba:	19db      	adds	r3, r3, r7
 800b8bc:	781b      	ldrb	r3, [r3, #0]
 800b8be:	2201      	movs	r2, #1
 800b8c0:	4393      	bics	r3, r2
 800b8c2:	1e5a      	subs	r2, r3, #1
 800b8c4:	4193      	sbcs	r3, r2
 800b8c6:	b2db      	uxtb	r3, r3
 800b8c8:	001a      	movs	r2, r3
 800b8ca:	2320      	movs	r3, #32
 800b8cc:	18fb      	adds	r3, r7, r3
 800b8ce:	0011      	movs	r1, r2
 800b8d0:	0018      	movs	r0, r3
 800b8d2:	f7fd fe2f 	bl	8009534 <inc_lock>
 800b8d6:	0002      	movs	r2, r0
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	493e      	ldr	r1, [pc, #248]	; (800b9d4 <f_open+0x4e4>)
 800b8dc:	505a      	str	r2, [r3, r1]
			if (!fp->lockid) res = FR_INT_ERR;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	4a3c      	ldr	r2, [pc, #240]	; (800b9d4 <f_open+0x4e4>)
 800b8e2:	589b      	ldr	r3, [r3, r2]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d103      	bne.n	800b8f0 <f_open+0x400>
 800b8e8:	4b36      	ldr	r3, [pc, #216]	; (800b9c4 <f_open+0x4d4>)
 800b8ea:	18fb      	adds	r3, r7, r3
 800b8ec:	2202      	movs	r2, #2
 800b8ee:	701a      	strb	r2, [r3, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800b8f0:	4b34      	ldr	r3, [pc, #208]	; (800b9c4 <f_open+0x4d4>)
 800b8f2:	18fb      	adds	r3, r7, r3
 800b8f4:	781b      	ldrb	r3, [r3, #0]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d155      	bne.n	800b9a6 <f_open+0x4b6>
			fp->flag = mode;					/* File access mode */
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	4a2e      	ldr	r2, [pc, #184]	; (800b9b8 <f_open+0x4c8>)
 800b8fe:	4d2f      	ldr	r5, [pc, #188]	; (800b9bc <f_open+0x4cc>)
 800b900:	1952      	adds	r2, r2, r5
 800b902:	19d2      	adds	r2, r2, r7
 800b904:	4934      	ldr	r1, [pc, #208]	; (800b9d8 <f_open+0x4e8>)
 800b906:	7812      	ldrb	r2, [r2, #0]
 800b908:	545a      	strb	r2, [r3, r1]
			fp->err = 0;						/* Clear error flag */
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	4a33      	ldr	r2, [pc, #204]	; (800b9dc <f_open+0x4ec>)
 800b90e:	2100      	movs	r1, #0
 800b910:	5499      	strb	r1, [r3, r2]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800b912:	4b2d      	ldr	r3, [pc, #180]	; (800b9c8 <f_open+0x4d8>)
 800b914:	195b      	adds	r3, r3, r5
 800b916:	19da      	adds	r2, r3, r7
 800b918:	2380      	movs	r3, #128	; 0x80
 800b91a:	015b      	lsls	r3, r3, #5
 800b91c:	58d3      	ldr	r3, [r2, r3]
 800b91e:	4c28      	ldr	r4, [pc, #160]	; (800b9c0 <f_open+0x4d0>)
 800b920:	193a      	adds	r2, r7, r4
 800b922:	6812      	ldr	r2, [r2, #0]
 800b924:	0011      	movs	r1, r2
 800b926:	0018      	movs	r0, r3
 800b928:	f7fe feb4 	bl	800a694 <ld_clust>
 800b92c:	0002      	movs	r2, r0
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	492b      	ldr	r1, [pc, #172]	; (800b9e0 <f_open+0x4f0>)
 800b932:	505a      	str	r2, [r3, r1]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800b934:	0021      	movs	r1, r4
 800b936:	187b      	adds	r3, r7, r1
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	331f      	adds	r3, #31
 800b93c:	781b      	ldrb	r3, [r3, #0]
 800b93e:	061a      	lsls	r2, r3, #24
 800b940:	187b      	adds	r3, r7, r1
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	331e      	adds	r3, #30
 800b946:	781b      	ldrb	r3, [r3, #0]
 800b948:	041b      	lsls	r3, r3, #16
 800b94a:	4313      	orrs	r3, r2
 800b94c:	187a      	adds	r2, r7, r1
 800b94e:	6812      	ldr	r2, [r2, #0]
 800b950:	321d      	adds	r2, #29
 800b952:	7812      	ldrb	r2, [r2, #0]
 800b954:	0212      	lsls	r2, r2, #8
 800b956:	4313      	orrs	r3, r2
 800b958:	187a      	adds	r2, r7, r1
 800b95a:	6812      	ldr	r2, [r2, #0]
 800b95c:	321c      	adds	r2, #28
 800b95e:	7812      	ldrb	r2, [r2, #0]
 800b960:	431a      	orrs	r2, r3
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	491f      	ldr	r1, [pc, #124]	; (800b9e4 <f_open+0x4f4>)
 800b966:	505a      	str	r2, [r3, r1]
			fp->fptr = 0;						/* File pointer */
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	4a1f      	ldr	r2, [pc, #124]	; (800b9e8 <f_open+0x4f8>)
 800b96c:	2100      	movs	r1, #0
 800b96e:	5099      	str	r1, [r3, r2]
			fp->dsect = 0;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	4a1e      	ldr	r2, [pc, #120]	; (800b9ec <f_open+0x4fc>)
 800b974:	2100      	movs	r1, #0
 800b976:	5099      	str	r1, [r3, r2]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	4a1d      	ldr	r2, [pc, #116]	; (800b9f0 <f_open+0x500>)
 800b97c:	2100      	movs	r1, #0
 800b97e:	5099      	str	r1, [r3, r2]
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800b980:	4b11      	ldr	r3, [pc, #68]	; (800b9c8 <f_open+0x4d8>)
 800b982:	195b      	adds	r3, r3, r5
 800b984:	19da      	adds	r2, r3, r7
 800b986:	2380      	movs	r3, #128	; 0x80
 800b988:	015b      	lsls	r3, r3, #5
 800b98a:	58d1      	ldr	r1, [r2, r3]
 800b98c:	68fa      	ldr	r2, [r7, #12]
 800b98e:	2380      	movs	r3, #128	; 0x80
 800b990:	015b      	lsls	r3, r3, #5
 800b992:	50d1      	str	r1, [r2, r3]
			fp->id = fp->fs->id;
 800b994:	68fa      	ldr	r2, [r7, #12]
 800b996:	2380      	movs	r3, #128	; 0x80
 800b998:	015b      	lsls	r3, r3, #5
 800b99a:	58d3      	ldr	r3, [r2, r3]
 800b99c:	4a0e      	ldr	r2, [pc, #56]	; (800b9d8 <f_open+0x4e8>)
 800b99e:	5a99      	ldrh	r1, [r3, r2]
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	4a14      	ldr	r2, [pc, #80]	; (800b9f4 <f_open+0x504>)
 800b9a4:	5299      	strh	r1, [r3, r2]
		}
	}

	LEAVE_FF(dj.fs, res);
 800b9a6:	4b07      	ldr	r3, [pc, #28]	; (800b9c4 <f_open+0x4d4>)
 800b9a8:	18fb      	adds	r3, r7, r3
 800b9aa:	781b      	ldrb	r3, [r3, #0]
}
 800b9ac:	0018      	movs	r0, r3
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	4b11      	ldr	r3, [pc, #68]	; (800b9f8 <f_open+0x508>)
 800b9b2:	449d      	add	sp, r3
 800b9b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9b6:	46c0      	nop			; (mov r8, r8)
 800b9b8:	ffffefb7 	.word	0xffffefb7
 800b9bc:	00001050 	.word	0x00001050
 800b9c0:	00001048 	.word	0x00001048
 800b9c4:	0000104f 	.word	0x0000104f
 800b9c8:	ffffefd0 	.word	0xffffefd0
 800b9cc:	0000102c 	.word	0x0000102c
 800b9d0:	0000101c 	.word	0x0000101c
 800b9d4:	00001028 	.word	0x00001028
 800b9d8:	00001006 	.word	0x00001006
 800b9dc:	00001007 	.word	0x00001007
 800b9e0:	00001010 	.word	0x00001010
 800b9e4:	0000100c 	.word	0x0000100c
 800b9e8:	00001008 	.word	0x00001008
 800b9ec:	00001018 	.word	0x00001018
 800b9f0:	00001024 	.word	0x00001024
 800b9f4:	00001004 	.word	0x00001004
 800b9f8:	00001054 	.word	0x00001054

0800b9fc <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800b9fc:	b5b0      	push	{r4, r5, r7, lr}
 800b9fe:	b08a      	sub	sp, #40	; 0x28
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	60f8      	str	r0, [r7, #12]
 800ba04:	60b9      	str	r1, [r7, #8]
 800ba06:	607a      	str	r2, [r7, #4]
 800ba08:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	2200      	movs	r2, #0
 800ba12:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 800ba14:	2517      	movs	r5, #23
 800ba16:	197c      	adds	r4, r7, r5
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	0018      	movs	r0, r3
 800ba1c:	f7ff fcda 	bl	800b3d4 <validate>
 800ba20:	0003      	movs	r3, r0
 800ba22:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800ba24:	197b      	adds	r3, r7, r5
 800ba26:	781b      	ldrb	r3, [r3, #0]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d002      	beq.n	800ba32 <f_write+0x36>
 800ba2c:	197b      	adds	r3, r7, r5
 800ba2e:	781b      	ldrb	r3, [r3, #0]
 800ba30:	e1fc      	b.n	800be2c <f_write+0x430>
	if (fp->err)							/* Check error */
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	4ab9      	ldr	r2, [pc, #740]	; (800bd1c <f_write+0x320>)
 800ba36:	5c9b      	ldrb	r3, [r3, r2]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d003      	beq.n	800ba44 <f_write+0x48>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	4ab7      	ldr	r2, [pc, #732]	; (800bd1c <f_write+0x320>)
 800ba40:	5c9b      	ldrb	r3, [r3, r2]
 800ba42:	e1f3      	b.n	800be2c <f_write+0x430>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	4ab6      	ldr	r2, [pc, #728]	; (800bd20 <f_write+0x324>)
 800ba48:	5c9b      	ldrb	r3, [r3, r2]
 800ba4a:	001a      	movs	r2, r3
 800ba4c:	2302      	movs	r3, #2
 800ba4e:	4013      	ands	r3, r2
 800ba50:	d101      	bne.n	800ba56 <f_write+0x5a>
		LEAVE_FF(fp->fs, FR_DENIED);
 800ba52:	2307      	movs	r3, #7
 800ba54:	e1ea      	b.n	800be2c <f_write+0x430>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	4ab2      	ldr	r2, [pc, #712]	; (800bd24 <f_write+0x328>)
 800ba5a:	589a      	ldr	r2, [r3, r2]
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	18d2      	adds	r2, r2, r3
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	49b0      	ldr	r1, [pc, #704]	; (800bd24 <f_write+0x328>)
 800ba64:	585b      	ldr	r3, [r3, r1]
 800ba66:	429a      	cmp	r2, r3
 800ba68:	d300      	bcc.n	800ba6c <f_write+0x70>
 800ba6a:	e1c1      	b.n	800bdf0 <f_write+0x3f4>
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800ba70:	e1be      	b.n	800bdf0 <f_write+0x3f4>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	4aab      	ldr	r2, [pc, #684]	; (800bd24 <f_write+0x328>)
 800ba76:	5898      	ldr	r0, [r3, r2]
 800ba78:	68fa      	ldr	r2, [r7, #12]
 800ba7a:	2380      	movs	r3, #128	; 0x80
 800ba7c:	015b      	lsls	r3, r3, #5
 800ba7e:	58d3      	ldr	r3, [r2, r3]
 800ba80:	4aa9      	ldr	r2, [pc, #676]	; (800bd28 <f_write+0x32c>)
 800ba82:	5a9b      	ldrh	r3, [r3, r2]
 800ba84:	0019      	movs	r1, r3
 800ba86:	f7f4 fbdf 	bl	8000248 <__aeabi_uidivmod>
 800ba8a:	1e0b      	subs	r3, r1, #0
 800ba8c:	d000      	beq.n	800ba90 <f_write+0x94>
 800ba8e:	e15f      	b.n	800bd50 <f_write+0x354>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	4aa4      	ldr	r2, [pc, #656]	; (800bd24 <f_write+0x328>)
 800ba94:	5898      	ldr	r0, [r3, r2]
 800ba96:	68fa      	ldr	r2, [r7, #12]
 800ba98:	2380      	movs	r3, #128	; 0x80
 800ba9a:	015b      	lsls	r3, r3, #5
 800ba9c:	58d3      	ldr	r3, [r2, r3]
 800ba9e:	4aa2      	ldr	r2, [pc, #648]	; (800bd28 <f_write+0x32c>)
 800baa0:	5a9b      	ldrh	r3, [r3, r2]
 800baa2:	0019      	movs	r1, r3
 800baa4:	f7f4 fb4a 	bl	800013c <__udivsi3>
 800baa8:	0003      	movs	r3, r0
 800baaa:	b2da      	uxtb	r2, r3
 800baac:	68f9      	ldr	r1, [r7, #12]
 800baae:	2380      	movs	r3, #128	; 0x80
 800bab0:	015b      	lsls	r3, r3, #5
 800bab2:	58cb      	ldr	r3, [r1, r3]
 800bab4:	499d      	ldr	r1, [pc, #628]	; (800bd2c <f_write+0x330>)
 800bab6:	5c5b      	ldrb	r3, [r3, r1]
 800bab8:	3b01      	subs	r3, #1
 800baba:	b2d9      	uxtb	r1, r3
 800babc:	2016      	movs	r0, #22
 800babe:	183b      	adds	r3, r7, r0
 800bac0:	400a      	ands	r2, r1
 800bac2:	701a      	strb	r2, [r3, #0]
			if (!csect) {					/* On the cluster boundary? */
 800bac4:	183b      	adds	r3, r7, r0
 800bac6:	781b      	ldrb	r3, [r3, #0]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d156      	bne.n	800bb7a <f_write+0x17e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	4a95      	ldr	r2, [pc, #596]	; (800bd24 <f_write+0x328>)
 800bad0:	589b      	ldr	r3, [r3, r2]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d111      	bne.n	800bafa <f_write+0xfe>
					clst = fp->sclust;		/* Follow from the origin */
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	4a95      	ldr	r2, [pc, #596]	; (800bd30 <f_write+0x334>)
 800bada:	589b      	ldr	r3, [r3, r2]
 800badc:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800bade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d127      	bne.n	800bb34 <f_write+0x138>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800bae4:	68fa      	ldr	r2, [r7, #12]
 800bae6:	2380      	movs	r3, #128	; 0x80
 800bae8:	015b      	lsls	r3, r3, #5
 800baea:	58d3      	ldr	r3, [r2, r3]
 800baec:	2100      	movs	r1, #0
 800baee:	0018      	movs	r0, r3
 800baf0:	f7fe fa60 	bl	8009fb4 <create_chain>
 800baf4:	0003      	movs	r3, r0
 800baf6:	627b      	str	r3, [r7, #36]	; 0x24
 800baf8:	e01c      	b.n	800bb34 <f_write+0x138>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	4a8d      	ldr	r2, [pc, #564]	; (800bd34 <f_write+0x338>)
 800bafe:	589b      	ldr	r3, [r3, r2]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d00a      	beq.n	800bb1a <f_write+0x11e>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	4a87      	ldr	r2, [pc, #540]	; (800bd24 <f_write+0x328>)
 800bb08:	589a      	ldr	r2, [r3, r2]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	0011      	movs	r1, r2
 800bb0e:	0018      	movs	r0, r3
 800bb10:	f7fe fb04 	bl	800a11c <clmt_clust>
 800bb14:	0003      	movs	r3, r0
 800bb16:	627b      	str	r3, [r7, #36]	; 0x24
 800bb18:	e00c      	b.n	800bb34 <f_write+0x138>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800bb1a:	68fa      	ldr	r2, [r7, #12]
 800bb1c:	2380      	movs	r3, #128	; 0x80
 800bb1e:	015b      	lsls	r3, r3, #5
 800bb20:	58d2      	ldr	r2, [r2, r3]
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	4984      	ldr	r1, [pc, #528]	; (800bd38 <f_write+0x33c>)
 800bb26:	585b      	ldr	r3, [r3, r1]
 800bb28:	0019      	movs	r1, r3
 800bb2a:	0010      	movs	r0, r2
 800bb2c:	f7fe fa42 	bl	8009fb4 <create_chain>
 800bb30:	0003      	movs	r3, r0
 800bb32:	627b      	str	r3, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800bb34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d100      	bne.n	800bb3c <f_write+0x140>
 800bb3a:	e15e      	b.n	800bdfa <f_write+0x3fe>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800bb3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb3e:	2b01      	cmp	r3, #1
 800bb40:	d105      	bne.n	800bb4e <f_write+0x152>
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	4a75      	ldr	r2, [pc, #468]	; (800bd1c <f_write+0x320>)
 800bb46:	2102      	movs	r1, #2
 800bb48:	5499      	strb	r1, [r3, r2]
 800bb4a:	2302      	movs	r3, #2
 800bb4c:	e16e      	b.n	800be2c <f_write+0x430>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800bb4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb50:	3301      	adds	r3, #1
 800bb52:	d105      	bne.n	800bb60 <f_write+0x164>
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	4a71      	ldr	r2, [pc, #452]	; (800bd1c <f_write+0x320>)
 800bb58:	2101      	movs	r1, #1
 800bb5a:	5499      	strb	r1, [r3, r2]
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	e165      	b.n	800be2c <f_write+0x430>
				fp->clust = clst;			/* Update current cluster */
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	4975      	ldr	r1, [pc, #468]	; (800bd38 <f_write+0x33c>)
 800bb64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb66:	505a      	str	r2, [r3, r1]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	4a71      	ldr	r2, [pc, #452]	; (800bd30 <f_write+0x334>)
 800bb6c:	589b      	ldr	r3, [r3, r2]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d103      	bne.n	800bb7a <f_write+0x17e>
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	496e      	ldr	r1, [pc, #440]	; (800bd30 <f_write+0x334>)
 800bb76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb78:	505a      	str	r2, [r3, r1]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	4a68      	ldr	r2, [pc, #416]	; (800bd20 <f_write+0x324>)
 800bb7e:	5c9b      	ldrb	r3, [r3, r2]
 800bb80:	001a      	movs	r2, r3
 800bb82:	2340      	movs	r3, #64	; 0x40
 800bb84:	4013      	ands	r3, r2
 800bb86:	d01d      	beq.n	800bbc4 <f_write+0x1c8>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800bb88:	68fa      	ldr	r2, [r7, #12]
 800bb8a:	2380      	movs	r3, #128	; 0x80
 800bb8c:	015b      	lsls	r3, r3, #5
 800bb8e:	58d3      	ldr	r3, [r2, r3]
 800bb90:	4a6a      	ldr	r2, [pc, #424]	; (800bd3c <f_write+0x340>)
 800bb92:	5c98      	ldrb	r0, [r3, r2]
 800bb94:	68f9      	ldr	r1, [r7, #12]
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	4a69      	ldr	r2, [pc, #420]	; (800bd40 <f_write+0x344>)
 800bb9a:	589a      	ldr	r2, [r3, r2]
 800bb9c:	2301      	movs	r3, #1
 800bb9e:	f7fd fb75 	bl	800928c <disk_write>
 800bba2:	1e03      	subs	r3, r0, #0
 800bba4:	d005      	beq.n	800bbb2 <f_write+0x1b6>
					ABORT(fp->fs, FR_DISK_ERR);
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	4a5c      	ldr	r2, [pc, #368]	; (800bd1c <f_write+0x320>)
 800bbaa:	2101      	movs	r1, #1
 800bbac:	5499      	strb	r1, [r3, r2]
 800bbae:	2301      	movs	r3, #1
 800bbb0:	e13c      	b.n	800be2c <f_write+0x430>
				fp->flag &= ~FA__DIRTY;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	4a5a      	ldr	r2, [pc, #360]	; (800bd20 <f_write+0x324>)
 800bbb6:	5c9b      	ldrb	r3, [r3, r2]
 800bbb8:	2240      	movs	r2, #64	; 0x40
 800bbba:	4393      	bics	r3, r2
 800bbbc:	b2d9      	uxtb	r1, r3
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	4a57      	ldr	r2, [pc, #348]	; (800bd20 <f_write+0x324>)
 800bbc2:	5499      	strb	r1, [r3, r2]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800bbc4:	68fa      	ldr	r2, [r7, #12]
 800bbc6:	2380      	movs	r3, #128	; 0x80
 800bbc8:	015b      	lsls	r3, r3, #5
 800bbca:	58d2      	ldr	r2, [r2, r3]
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	495a      	ldr	r1, [pc, #360]	; (800bd38 <f_write+0x33c>)
 800bbd0:	585b      	ldr	r3, [r3, r1]
 800bbd2:	0019      	movs	r1, r3
 800bbd4:	0010      	movs	r0, r2
 800bbd6:	f7fd fef1 	bl	80099bc <clust2sect>
 800bbda:	0003      	movs	r3, r0
 800bbdc:	613b      	str	r3, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d105      	bne.n	800bbf0 <f_write+0x1f4>
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	4a4d      	ldr	r2, [pc, #308]	; (800bd1c <f_write+0x320>)
 800bbe8:	2102      	movs	r1, #2
 800bbea:	5499      	strb	r1, [r3, r2]
 800bbec:	2302      	movs	r3, #2
 800bbee:	e11d      	b.n	800be2c <f_write+0x430>
			sect += csect;
 800bbf0:	2416      	movs	r4, #22
 800bbf2:	193b      	adds	r3, r7, r4
 800bbf4:	781b      	ldrb	r3, [r3, #0]
 800bbf6:	693a      	ldr	r2, [r7, #16]
 800bbf8:	18d3      	adds	r3, r2, r3
 800bbfa:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800bbfc:	68fa      	ldr	r2, [r7, #12]
 800bbfe:	2380      	movs	r3, #128	; 0x80
 800bc00:	015b      	lsls	r3, r3, #5
 800bc02:	58d3      	ldr	r3, [r2, r3]
 800bc04:	4a48      	ldr	r2, [pc, #288]	; (800bd28 <f_write+0x32c>)
 800bc06:	5a9b      	ldrh	r3, [r3, r2]
 800bc08:	0019      	movs	r1, r3
 800bc0a:	6878      	ldr	r0, [r7, #4]
 800bc0c:	f7f4 fa96 	bl	800013c <__udivsi3>
 800bc10:	0003      	movs	r3, r0
 800bc12:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800bc14:	69fb      	ldr	r3, [r7, #28]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d05e      	beq.n	800bcd8 <f_write+0x2dc>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800bc1a:	0020      	movs	r0, r4
 800bc1c:	183b      	adds	r3, r7, r0
 800bc1e:	781a      	ldrb	r2, [r3, #0]
 800bc20:	69fb      	ldr	r3, [r7, #28]
 800bc22:	18d3      	adds	r3, r2, r3
 800bc24:	68f9      	ldr	r1, [r7, #12]
 800bc26:	2280      	movs	r2, #128	; 0x80
 800bc28:	0152      	lsls	r2, r2, #5
 800bc2a:	588a      	ldr	r2, [r1, r2]
 800bc2c:	493f      	ldr	r1, [pc, #252]	; (800bd2c <f_write+0x330>)
 800bc2e:	5c52      	ldrb	r2, [r2, r1]
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d90a      	bls.n	800bc4a <f_write+0x24e>
					cc = fp->fs->csize - csect;
 800bc34:	68fa      	ldr	r2, [r7, #12]
 800bc36:	2380      	movs	r3, #128	; 0x80
 800bc38:	015b      	lsls	r3, r3, #5
 800bc3a:	58d3      	ldr	r3, [r2, r3]
 800bc3c:	4a3b      	ldr	r2, [pc, #236]	; (800bd2c <f_write+0x330>)
 800bc3e:	5c9b      	ldrb	r3, [r3, r2]
 800bc40:	001a      	movs	r2, r3
 800bc42:	183b      	adds	r3, r7, r0
 800bc44:	781b      	ldrb	r3, [r3, #0]
 800bc46:	1ad3      	subs	r3, r2, r3
 800bc48:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800bc4a:	68fa      	ldr	r2, [r7, #12]
 800bc4c:	2380      	movs	r3, #128	; 0x80
 800bc4e:	015b      	lsls	r3, r3, #5
 800bc50:	58d3      	ldr	r3, [r2, r3]
 800bc52:	4a3a      	ldr	r2, [pc, #232]	; (800bd3c <f_write+0x340>)
 800bc54:	5c98      	ldrb	r0, [r3, r2]
 800bc56:	69fb      	ldr	r3, [r7, #28]
 800bc58:	693a      	ldr	r2, [r7, #16]
 800bc5a:	69b9      	ldr	r1, [r7, #24]
 800bc5c:	f7fd fb16 	bl	800928c <disk_write>
 800bc60:	1e03      	subs	r3, r0, #0
 800bc62:	d005      	beq.n	800bc70 <f_write+0x274>
					ABORT(fp->fs, FR_DISK_ERR);
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	4a2d      	ldr	r2, [pc, #180]	; (800bd1c <f_write+0x320>)
 800bc68:	2101      	movs	r1, #1
 800bc6a:	5499      	strb	r1, [r3, r2]
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	e0dd      	b.n	800be2c <f_write+0x430>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	4a33      	ldr	r2, [pc, #204]	; (800bd40 <f_write+0x344>)
 800bc74:	589a      	ldr	r2, [r3, r2]
 800bc76:	693b      	ldr	r3, [r7, #16]
 800bc78:	1ad3      	subs	r3, r2, r3
 800bc7a:	69fa      	ldr	r2, [r7, #28]
 800bc7c:	429a      	cmp	r2, r3
 800bc7e:	d920      	bls.n	800bcc2 <f_write+0x2c6>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800bc80:	68f8      	ldr	r0, [r7, #12]
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	4a2e      	ldr	r2, [pc, #184]	; (800bd40 <f_write+0x344>)
 800bc86:	589a      	ldr	r2, [r3, r2]
 800bc88:	693b      	ldr	r3, [r7, #16]
 800bc8a:	1ad3      	subs	r3, r2, r3
 800bc8c:	68f9      	ldr	r1, [r7, #12]
 800bc8e:	2280      	movs	r2, #128	; 0x80
 800bc90:	0152      	lsls	r2, r2, #5
 800bc92:	588a      	ldr	r2, [r1, r2]
 800bc94:	4924      	ldr	r1, [pc, #144]	; (800bd28 <f_write+0x32c>)
 800bc96:	5a52      	ldrh	r2, [r2, r1]
 800bc98:	4353      	muls	r3, r2
 800bc9a:	69ba      	ldr	r2, [r7, #24]
 800bc9c:	18d1      	adds	r1, r2, r3
 800bc9e:	68fa      	ldr	r2, [r7, #12]
 800bca0:	2380      	movs	r3, #128	; 0x80
 800bca2:	015b      	lsls	r3, r3, #5
 800bca4:	58d3      	ldr	r3, [r2, r3]
 800bca6:	4a20      	ldr	r2, [pc, #128]	; (800bd28 <f_write+0x32c>)
 800bca8:	5a9b      	ldrh	r3, [r3, r2]
 800bcaa:	001a      	movs	r2, r3
 800bcac:	f7fd fb3e 	bl	800932c <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	4a1b      	ldr	r2, [pc, #108]	; (800bd20 <f_write+0x324>)
 800bcb4:	5c9b      	ldrb	r3, [r3, r2]
 800bcb6:	2240      	movs	r2, #64	; 0x40
 800bcb8:	4393      	bics	r3, r2
 800bcba:	b2d9      	uxtb	r1, r3
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	4a18      	ldr	r2, [pc, #96]	; (800bd20 <f_write+0x324>)
 800bcc0:	5499      	strb	r1, [r3, r2]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800bcc2:	68fa      	ldr	r2, [r7, #12]
 800bcc4:	2380      	movs	r3, #128	; 0x80
 800bcc6:	015b      	lsls	r3, r3, #5
 800bcc8:	58d3      	ldr	r3, [r2, r3]
 800bcca:	4a17      	ldr	r2, [pc, #92]	; (800bd28 <f_write+0x32c>)
 800bccc:	5a9b      	ldrh	r3, [r3, r2]
 800bcce:	001a      	movs	r2, r3
 800bcd0:	69fb      	ldr	r3, [r7, #28]
 800bcd2:	4353      	muls	r3, r2
 800bcd4:	623b      	str	r3, [r7, #32]
				continue;
 800bcd6:	e075      	b.n	800bdc4 <f_write+0x3c8>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	4a19      	ldr	r2, [pc, #100]	; (800bd40 <f_write+0x344>)
 800bcdc:	589b      	ldr	r3, [r3, r2]
 800bcde:	693a      	ldr	r2, [r7, #16]
 800bce0:	429a      	cmp	r2, r3
 800bce2:	d031      	beq.n	800bd48 <f_write+0x34c>
				if (fp->fptr < fp->fsize &&
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	4a0f      	ldr	r2, [pc, #60]	; (800bd24 <f_write+0x328>)
 800bce8:	589a      	ldr	r2, [r3, r2]
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	4915      	ldr	r1, [pc, #84]	; (800bd44 <f_write+0x348>)
 800bcee:	585b      	ldr	r3, [r3, r1]
 800bcf0:	429a      	cmp	r2, r3
 800bcf2:	d229      	bcs.n	800bd48 <f_write+0x34c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800bcf4:	68fa      	ldr	r2, [r7, #12]
 800bcf6:	2380      	movs	r3, #128	; 0x80
 800bcf8:	015b      	lsls	r3, r3, #5
 800bcfa:	58d3      	ldr	r3, [r2, r3]
 800bcfc:	4a0f      	ldr	r2, [pc, #60]	; (800bd3c <f_write+0x340>)
 800bcfe:	5c98      	ldrb	r0, [r3, r2]
 800bd00:	68f9      	ldr	r1, [r7, #12]
 800bd02:	693a      	ldr	r2, [r7, #16]
 800bd04:	2301      	movs	r3, #1
 800bd06:	f7fd fa99 	bl	800923c <disk_read>
 800bd0a:	1e03      	subs	r3, r0, #0
				if (fp->fptr < fp->fsize &&
 800bd0c:	d01c      	beq.n	800bd48 <f_write+0x34c>
						ABORT(fp->fs, FR_DISK_ERR);
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	4a02      	ldr	r2, [pc, #8]	; (800bd1c <f_write+0x320>)
 800bd12:	2101      	movs	r1, #1
 800bd14:	5499      	strb	r1, [r3, r2]
 800bd16:	2301      	movs	r3, #1
 800bd18:	e088      	b.n	800be2c <f_write+0x430>
 800bd1a:	46c0      	nop			; (mov r8, r8)
 800bd1c:	00001007 	.word	0x00001007
 800bd20:	00001006 	.word	0x00001006
 800bd24:	00001008 	.word	0x00001008
 800bd28:	0000100a 	.word	0x0000100a
 800bd2c:	00001002 	.word	0x00001002
 800bd30:	00001010 	.word	0x00001010
 800bd34:	00001024 	.word	0x00001024
 800bd38:	00001014 	.word	0x00001014
 800bd3c:	00001001 	.word	0x00001001
 800bd40:	00001018 	.word	0x00001018
 800bd44:	0000100c 	.word	0x0000100c
			}
#endif
			fp->dsect = sect;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	493a      	ldr	r1, [pc, #232]	; (800be34 <f_write+0x438>)
 800bd4c:	693a      	ldr	r2, [r7, #16]
 800bd4e:	505a      	str	r2, [r3, r1]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800bd50:	68fa      	ldr	r2, [r7, #12]
 800bd52:	2380      	movs	r3, #128	; 0x80
 800bd54:	015b      	lsls	r3, r3, #5
 800bd56:	58d3      	ldr	r3, [r2, r3]
 800bd58:	4a37      	ldr	r2, [pc, #220]	; (800be38 <f_write+0x43c>)
 800bd5a:	5a9b      	ldrh	r3, [r3, r2]
 800bd5c:	001c      	movs	r4, r3
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	4a36      	ldr	r2, [pc, #216]	; (800be3c <f_write+0x440>)
 800bd62:	5898      	ldr	r0, [r3, r2]
 800bd64:	68fa      	ldr	r2, [r7, #12]
 800bd66:	2380      	movs	r3, #128	; 0x80
 800bd68:	015b      	lsls	r3, r3, #5
 800bd6a:	58d3      	ldr	r3, [r2, r3]
 800bd6c:	4a32      	ldr	r2, [pc, #200]	; (800be38 <f_write+0x43c>)
 800bd6e:	5a9b      	ldrh	r3, [r3, r2]
 800bd70:	0019      	movs	r1, r3
 800bd72:	f7f4 fa69 	bl	8000248 <__aeabi_uidivmod>
 800bd76:	000b      	movs	r3, r1
 800bd78:	1ae3      	subs	r3, r4, r3
 800bd7a:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800bd7c:	6a3a      	ldr	r2, [r7, #32]
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	429a      	cmp	r2, r3
 800bd82:	d901      	bls.n	800bd88 <f_write+0x38c>
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	4a2c      	ldr	r2, [pc, #176]	; (800be3c <f_write+0x440>)
 800bd8c:	5898      	ldr	r0, [r3, r2]
 800bd8e:	68fa      	ldr	r2, [r7, #12]
 800bd90:	2380      	movs	r3, #128	; 0x80
 800bd92:	015b      	lsls	r3, r3, #5
 800bd94:	58d3      	ldr	r3, [r2, r3]
 800bd96:	4a28      	ldr	r2, [pc, #160]	; (800be38 <f_write+0x43c>)
 800bd98:	5a9b      	ldrh	r3, [r3, r2]
 800bd9a:	0019      	movs	r1, r3
 800bd9c:	f7f4 fa54 	bl	8000248 <__aeabi_uidivmod>
 800bda0:	000b      	movs	r3, r1
 800bda2:	001a      	movs	r2, r3
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	189b      	adds	r3, r3, r2
 800bda8:	6a3a      	ldr	r2, [r7, #32]
 800bdaa:	69b9      	ldr	r1, [r7, #24]
 800bdac:	0018      	movs	r0, r3
 800bdae:	f7fd fabd 	bl	800932c <mem_cpy>
		fp->flag |= FA__DIRTY;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	4a22      	ldr	r2, [pc, #136]	; (800be40 <f_write+0x444>)
 800bdb6:	5c9b      	ldrb	r3, [r3, r2]
 800bdb8:	2240      	movs	r2, #64	; 0x40
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	b2d9      	uxtb	r1, r3
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	4a1f      	ldr	r2, [pc, #124]	; (800be40 <f_write+0x444>)
 800bdc2:	5499      	strb	r1, [r3, r2]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800bdc4:	69ba      	ldr	r2, [r7, #24]
 800bdc6:	6a3b      	ldr	r3, [r7, #32]
 800bdc8:	18d3      	adds	r3, r2, r3
 800bdca:	61bb      	str	r3, [r7, #24]
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	4a1b      	ldr	r2, [pc, #108]	; (800be3c <f_write+0x440>)
 800bdd0:	589a      	ldr	r2, [r3, r2]
 800bdd2:	6a3b      	ldr	r3, [r7, #32]
 800bdd4:	18d2      	adds	r2, r2, r3
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	4918      	ldr	r1, [pc, #96]	; (800be3c <f_write+0x440>)
 800bdda:	505a      	str	r2, [r3, r1]
 800bddc:	683b      	ldr	r3, [r7, #0]
 800bdde:	681a      	ldr	r2, [r3, #0]
 800bde0:	6a3b      	ldr	r3, [r7, #32]
 800bde2:	18d2      	adds	r2, r2, r3
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	601a      	str	r2, [r3, #0]
 800bde8:	687a      	ldr	r2, [r7, #4]
 800bdea:	6a3b      	ldr	r3, [r7, #32]
 800bdec:	1ad3      	subs	r3, r2, r3
 800bdee:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d000      	beq.n	800bdf8 <f_write+0x3fc>
 800bdf6:	e63c      	b.n	800ba72 <f_write+0x76>
 800bdf8:	e000      	b.n	800bdfc <f_write+0x400>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800bdfa:	46c0      	nop			; (mov r8, r8)
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	4a0f      	ldr	r2, [pc, #60]	; (800be3c <f_write+0x440>)
 800be00:	589a      	ldr	r2, [r3, r2]
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	490f      	ldr	r1, [pc, #60]	; (800be44 <f_write+0x448>)
 800be06:	585b      	ldr	r3, [r3, r1]
 800be08:	429a      	cmp	r2, r3
 800be0a:	d905      	bls.n	800be18 <f_write+0x41c>
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	4a0b      	ldr	r2, [pc, #44]	; (800be3c <f_write+0x440>)
 800be10:	589a      	ldr	r2, [r3, r2]
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	490b      	ldr	r1, [pc, #44]	; (800be44 <f_write+0x448>)
 800be16:	505a      	str	r2, [r3, r1]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	4a09      	ldr	r2, [pc, #36]	; (800be40 <f_write+0x444>)
 800be1c:	5c9b      	ldrb	r3, [r3, r2]
 800be1e:	2220      	movs	r2, #32
 800be20:	4313      	orrs	r3, r2
 800be22:	b2d9      	uxtb	r1, r3
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	4a06      	ldr	r2, [pc, #24]	; (800be40 <f_write+0x444>)
 800be28:	5499      	strb	r1, [r3, r2]

	LEAVE_FF(fp->fs, FR_OK);
 800be2a:	2300      	movs	r3, #0
}
 800be2c:	0018      	movs	r0, r3
 800be2e:	46bd      	mov	sp, r7
 800be30:	b00a      	add	sp, #40	; 0x28
 800be32:	bdb0      	pop	{r4, r5, r7, pc}
 800be34:	00001018 	.word	0x00001018
 800be38:	0000100a 	.word	0x0000100a
 800be3c:	00001008 	.word	0x00001008
 800be40:	00001006 	.word	0x00001006
 800be44:	0000100c 	.word	0x0000100c

0800be48 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800be48:	b5b0      	push	{r4, r5, r7, lr}
 800be4a:	b086      	sub	sp, #24
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800be50:	2517      	movs	r5, #23
 800be52:	197c      	adds	r4, r7, r5
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	0018      	movs	r0, r3
 800be58:	f7ff fabc 	bl	800b3d4 <validate>
 800be5c:	0003      	movs	r3, r0
 800be5e:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800be60:	197b      	adds	r3, r7, r5
 800be62:	781b      	ldrb	r3, [r3, #0]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d000      	beq.n	800be6a <f_sync+0x22>
 800be68:	e0b2      	b.n	800bfd0 <f_sync+0x188>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	4a5c      	ldr	r2, [pc, #368]	; (800bfe0 <f_sync+0x198>)
 800be6e:	5c9b      	ldrb	r3, [r3, r2]
 800be70:	001a      	movs	r2, r3
 800be72:	2320      	movs	r3, #32
 800be74:	4013      	ands	r3, r2
 800be76:	d100      	bne.n	800be7a <f_sync+0x32>
 800be78:	e0aa      	b.n	800bfd0 <f_sync+0x188>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	4a58      	ldr	r2, [pc, #352]	; (800bfe0 <f_sync+0x198>)
 800be7e:	5c9b      	ldrb	r3, [r3, r2]
 800be80:	001a      	movs	r2, r3
 800be82:	2340      	movs	r3, #64	; 0x40
 800be84:	4013      	ands	r3, r2
 800be86:	d019      	beq.n	800bebc <f_sync+0x74>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800be88:	687a      	ldr	r2, [r7, #4]
 800be8a:	2380      	movs	r3, #128	; 0x80
 800be8c:	015b      	lsls	r3, r3, #5
 800be8e:	58d3      	ldr	r3, [r2, r3]
 800be90:	4a54      	ldr	r2, [pc, #336]	; (800bfe4 <f_sync+0x19c>)
 800be92:	5c98      	ldrb	r0, [r3, r2]
 800be94:	6879      	ldr	r1, [r7, #4]
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	4a53      	ldr	r2, [pc, #332]	; (800bfe8 <f_sync+0x1a0>)
 800be9a:	589a      	ldr	r2, [r3, r2]
 800be9c:	2301      	movs	r3, #1
 800be9e:	f7fd f9f5 	bl	800928c <disk_write>
 800bea2:	1e03      	subs	r3, r0, #0
 800bea4:	d001      	beq.n	800beaa <f_sync+0x62>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800bea6:	2301      	movs	r3, #1
 800bea8:	e095      	b.n	800bfd6 <f_sync+0x18e>
				fp->flag &= ~FA__DIRTY;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	4a4c      	ldr	r2, [pc, #304]	; (800bfe0 <f_sync+0x198>)
 800beae:	5c9b      	ldrb	r3, [r3, r2]
 800beb0:	2240      	movs	r2, #64	; 0x40
 800beb2:	4393      	bics	r3, r2
 800beb4:	b2d9      	uxtb	r1, r3
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	4a49      	ldr	r2, [pc, #292]	; (800bfe0 <f_sync+0x198>)
 800beba:	5499      	strb	r1, [r3, r2]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800bebc:	687a      	ldr	r2, [r7, #4]
 800bebe:	2380      	movs	r3, #128	; 0x80
 800bec0:	015b      	lsls	r3, r3, #5
 800bec2:	58d2      	ldr	r2, [r2, r3]
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	4949      	ldr	r1, [pc, #292]	; (800bfec <f_sync+0x1a4>)
 800bec8:	585b      	ldr	r3, [r3, r1]
 800beca:	2517      	movs	r5, #23
 800becc:	197c      	adds	r4, r7, r5
 800bece:	0019      	movs	r1, r3
 800bed0:	0010      	movs	r0, r2
 800bed2:	f7fd fc65 	bl	80097a0 <move_window>
 800bed6:	0003      	movs	r3, r0
 800bed8:	7023      	strb	r3, [r4, #0]
			if (res == FR_OK) {
 800beda:	002c      	movs	r4, r5
 800bedc:	193b      	adds	r3, r7, r4
 800bede:	781b      	ldrb	r3, [r3, #0]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d175      	bne.n	800bfd0 <f_sync+0x188>
				dir = fp->dir_ptr;
 800bee4:	687a      	ldr	r2, [r7, #4]
 800bee6:	2381      	movs	r3, #129	; 0x81
 800bee8:	015b      	lsls	r3, r3, #5
 800beea:	58d3      	ldr	r3, [r2, r3]
 800beec:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800beee:	693b      	ldr	r3, [r7, #16]
 800bef0:	330b      	adds	r3, #11
 800bef2:	781a      	ldrb	r2, [r3, #0]
 800bef4:	693b      	ldr	r3, [r7, #16]
 800bef6:	330b      	adds	r3, #11
 800bef8:	2120      	movs	r1, #32
 800befa:	430a      	orrs	r2, r1
 800befc:	b2d2      	uxtb	r2, r2
 800befe:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	4a3b      	ldr	r2, [pc, #236]	; (800bff0 <f_sync+0x1a8>)
 800bf04:	589a      	ldr	r2, [r3, r2]
 800bf06:	693b      	ldr	r3, [r7, #16]
 800bf08:	331c      	adds	r3, #28
 800bf0a:	b2d2      	uxtb	r2, r2
 800bf0c:	701a      	strb	r2, [r3, #0]
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	4a37      	ldr	r2, [pc, #220]	; (800bff0 <f_sync+0x1a8>)
 800bf12:	589b      	ldr	r3, [r3, r2]
 800bf14:	b29b      	uxth	r3, r3
 800bf16:	0a1b      	lsrs	r3, r3, #8
 800bf18:	b29a      	uxth	r2, r3
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	331d      	adds	r3, #29
 800bf1e:	b2d2      	uxtb	r2, r2
 800bf20:	701a      	strb	r2, [r3, #0]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	4a32      	ldr	r2, [pc, #200]	; (800bff0 <f_sync+0x1a8>)
 800bf26:	589b      	ldr	r3, [r3, r2]
 800bf28:	0c1a      	lsrs	r2, r3, #16
 800bf2a:	693b      	ldr	r3, [r7, #16]
 800bf2c:	331e      	adds	r3, #30
 800bf2e:	b2d2      	uxtb	r2, r2
 800bf30:	701a      	strb	r2, [r3, #0]
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	4a2e      	ldr	r2, [pc, #184]	; (800bff0 <f_sync+0x1a8>)
 800bf36:	589b      	ldr	r3, [r3, r2]
 800bf38:	0e1a      	lsrs	r2, r3, #24
 800bf3a:	693b      	ldr	r3, [r7, #16]
 800bf3c:	331f      	adds	r3, #31
 800bf3e:	b2d2      	uxtb	r2, r2
 800bf40:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	4a2b      	ldr	r2, [pc, #172]	; (800bff4 <f_sync+0x1ac>)
 800bf46:	589a      	ldr	r2, [r3, r2]
 800bf48:	693b      	ldr	r3, [r7, #16]
 800bf4a:	0011      	movs	r1, r2
 800bf4c:	0018      	movs	r0, r3
 800bf4e:	f7fe fbce 	bl	800a6ee <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800bf52:	f7fd f8b5 	bl	80090c0 <get_fattime>
 800bf56:	0003      	movs	r3, r0
 800bf58:	60fb      	str	r3, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	3316      	adds	r3, #22
 800bf5e:	68fa      	ldr	r2, [r7, #12]
 800bf60:	b2d2      	uxtb	r2, r2
 800bf62:	701a      	strb	r2, [r3, #0]
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	b29b      	uxth	r3, r3
 800bf68:	0a1b      	lsrs	r3, r3, #8
 800bf6a:	b29a      	uxth	r2, r3
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	3317      	adds	r3, #23
 800bf70:	b2d2      	uxtb	r2, r2
 800bf72:	701a      	strb	r2, [r3, #0]
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	0c1a      	lsrs	r2, r3, #16
 800bf78:	693b      	ldr	r3, [r7, #16]
 800bf7a:	3318      	adds	r3, #24
 800bf7c:	b2d2      	uxtb	r2, r2
 800bf7e:	701a      	strb	r2, [r3, #0]
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	0e1a      	lsrs	r2, r3, #24
 800bf84:	693b      	ldr	r3, [r7, #16]
 800bf86:	3319      	adds	r3, #25
 800bf88:	b2d2      	uxtb	r2, r2
 800bf8a:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800bf8c:	693b      	ldr	r3, [r7, #16]
 800bf8e:	3312      	adds	r3, #18
 800bf90:	2200      	movs	r2, #0
 800bf92:	701a      	strb	r2, [r3, #0]
 800bf94:	693b      	ldr	r3, [r7, #16]
 800bf96:	3313      	adds	r3, #19
 800bf98:	2200      	movs	r2, #0
 800bf9a:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	4a10      	ldr	r2, [pc, #64]	; (800bfe0 <f_sync+0x198>)
 800bfa0:	5c9b      	ldrb	r3, [r3, r2]
 800bfa2:	2220      	movs	r2, #32
 800bfa4:	4393      	bics	r3, r2
 800bfa6:	b2d9      	uxtb	r1, r3
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	4a0d      	ldr	r2, [pc, #52]	; (800bfe0 <f_sync+0x198>)
 800bfac:	5499      	strb	r1, [r3, r2]
				fp->fs->wflag = 1;
 800bfae:	687a      	ldr	r2, [r7, #4]
 800bfb0:	2380      	movs	r3, #128	; 0x80
 800bfb2:	015b      	lsls	r3, r3, #5
 800bfb4:	58d3      	ldr	r3, [r2, r3]
 800bfb6:	4a10      	ldr	r2, [pc, #64]	; (800bff8 <f_sync+0x1b0>)
 800bfb8:	2101      	movs	r1, #1
 800bfba:	5499      	strb	r1, [r3, r2]
				res = sync_fs(fp->fs);
 800bfbc:	687a      	ldr	r2, [r7, #4]
 800bfbe:	2380      	movs	r3, #128	; 0x80
 800bfc0:	015b      	lsls	r3, r3, #5
 800bfc2:	58d3      	ldr	r3, [r2, r3]
 800bfc4:	193c      	adds	r4, r7, r4
 800bfc6:	0018      	movs	r0, r3
 800bfc8:	f7fd fc24 	bl	8009814 <sync_fs>
 800bfcc:	0003      	movs	r3, r0
 800bfce:	7023      	strb	r3, [r4, #0]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800bfd0:	2317      	movs	r3, #23
 800bfd2:	18fb      	adds	r3, r7, r3
 800bfd4:	781b      	ldrb	r3, [r3, #0]
}
 800bfd6:	0018      	movs	r0, r3
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	b006      	add	sp, #24
 800bfdc:	bdb0      	pop	{r4, r5, r7, pc}
 800bfde:	46c0      	nop			; (mov r8, r8)
 800bfe0:	00001006 	.word	0x00001006
 800bfe4:	00001001 	.word	0x00001001
 800bfe8:	00001018 	.word	0x00001018
 800bfec:	0000101c 	.word	0x0000101c
 800bff0:	0000100c 	.word	0x0000100c
 800bff4:	00001010 	.word	0x00001010
 800bff8:	00001004 	.word	0x00001004

0800bffc <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800bffc:	b5b0      	push	{r4, r5, r7, lr}
 800bffe:	b08e      	sub	sp, #56	; 0x38
 800c000:	af00      	add	r7, sp, #0
 800c002:	60f8      	str	r0, [r7, #12]
 800c004:	60b9      	str	r1, [r7, #8]
 800c006:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 800c008:	2537      	movs	r5, #55	; 0x37
 800c00a:	197c      	adds	r4, r7, r5
 800c00c:	230c      	movs	r3, #12
 800c00e:	18f9      	adds	r1, r7, r3
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2200      	movs	r2, #0
 800c014:	0018      	movs	r0, r3
 800c016:	f7fe fe83 	bl	800ad20 <find_volume>
 800c01a:	0003      	movs	r3, r0
 800c01c:	7023      	strb	r3, [r4, #0]
	fs = *fatfs;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 800c024:	197b      	adds	r3, r7, r5
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d000      	beq.n	800c02e <f_getfree+0x32>
 800c02c:	e0bb      	b.n	800c1a6 <f_getfree+0x1aa>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 800c02e:	69fb      	ldr	r3, [r7, #28]
 800c030:	4a60      	ldr	r2, [pc, #384]	; (800c1b4 <f_getfree+0x1b8>)
 800c032:	589a      	ldr	r2, [r3, r2]
 800c034:	69fb      	ldr	r3, [r7, #28]
 800c036:	4960      	ldr	r1, [pc, #384]	; (800c1b8 <f_getfree+0x1bc>)
 800c038:	585b      	ldr	r3, [r3, r1]
 800c03a:	3b02      	subs	r3, #2
 800c03c:	429a      	cmp	r2, r3
 800c03e:	d805      	bhi.n	800c04c <f_getfree+0x50>
			*nclst = fs->free_clust;
 800c040:	69fb      	ldr	r3, [r7, #28]
 800c042:	4a5c      	ldr	r2, [pc, #368]	; (800c1b4 <f_getfree+0x1b8>)
 800c044:	589a      	ldr	r2, [r3, r2]
 800c046:	68bb      	ldr	r3, [r7, #8]
 800c048:	601a      	str	r2, [r3, #0]
 800c04a:	e0ac      	b.n	800c1a6 <f_getfree+0x1aa>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 800c04c:	201b      	movs	r0, #27
 800c04e:	183b      	adds	r3, r7, r0
 800c050:	69f9      	ldr	r1, [r7, #28]
 800c052:	2280      	movs	r2, #128	; 0x80
 800c054:	0152      	lsls	r2, r2, #5
 800c056:	5c8a      	ldrb	r2, [r1, r2]
 800c058:	701a      	strb	r2, [r3, #0]
			n = 0;
 800c05a:	2300      	movs	r3, #0
 800c05c:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 800c05e:	183b      	adds	r3, r7, r0
 800c060:	781b      	ldrb	r3, [r3, #0]
 800c062:	2b01      	cmp	r3, #1
 800c064:	d129      	bne.n	800c0ba <f_getfree+0xbe>
				clst = 2;
 800c066:	2302      	movs	r3, #2
 800c068:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 800c06a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c06c:	69fb      	ldr	r3, [r7, #28]
 800c06e:	0011      	movs	r1, r2
 800c070:	0018      	movs	r0, r3
 800c072:	f7fd fcc9 	bl	8009a08 <get_fat>
 800c076:	0003      	movs	r3, r0
 800c078:	617b      	str	r3, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	3301      	adds	r3, #1
 800c07e:	d104      	bne.n	800c08a <f_getfree+0x8e>
 800c080:	2337      	movs	r3, #55	; 0x37
 800c082:	18fb      	adds	r3, r7, r3
 800c084:	2201      	movs	r2, #1
 800c086:	701a      	strb	r2, [r3, #0]
 800c088:	e07d      	b.n	800c186 <f_getfree+0x18a>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800c08a:	697b      	ldr	r3, [r7, #20]
 800c08c:	2b01      	cmp	r3, #1
 800c08e:	d104      	bne.n	800c09a <f_getfree+0x9e>
 800c090:	2337      	movs	r3, #55	; 0x37
 800c092:	18fb      	adds	r3, r7, r3
 800c094:	2202      	movs	r2, #2
 800c096:	701a      	strb	r2, [r3, #0]
 800c098:	e075      	b.n	800c186 <f_getfree+0x18a>
					if (stat == 0) n++;
 800c09a:	697b      	ldr	r3, [r7, #20]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d102      	bne.n	800c0a6 <f_getfree+0xaa>
 800c0a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0a2:	3301      	adds	r3, #1
 800c0a4:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 800c0a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0a8:	3301      	adds	r3, #1
 800c0aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c0ac:	69fb      	ldr	r3, [r7, #28]
 800c0ae:	4a42      	ldr	r2, [pc, #264]	; (800c1b8 <f_getfree+0x1bc>)
 800c0b0:	589b      	ldr	r3, [r3, r2]
 800c0b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c0b4:	429a      	cmp	r2, r3
 800c0b6:	d3d8      	bcc.n	800c06a <f_getfree+0x6e>
 800c0b8:	e065      	b.n	800c186 <f_getfree+0x18a>
			} else {
				clst = fs->n_fatent;
 800c0ba:	69fb      	ldr	r3, [r7, #28]
 800c0bc:	4a3e      	ldr	r2, [pc, #248]	; (800c1b8 <f_getfree+0x1bc>)
 800c0be:	589b      	ldr	r3, [r3, r2]
 800c0c0:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 800c0c2:	69fa      	ldr	r2, [r7, #28]
 800c0c4:	2381      	movs	r3, #129	; 0x81
 800c0c6:	015b      	lsls	r3, r3, #5
 800c0c8:	58d3      	ldr	r3, [r2, r3]
 800c0ca:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	627b      	str	r3, [r7, #36]	; 0x24
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 800c0d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d115      	bne.n	800c106 <f_getfree+0x10a>
						res = move_window(fs, sect++);
 800c0da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0dc:	1c5a      	adds	r2, r3, #1
 800c0de:	62ba      	str	r2, [r7, #40]	; 0x28
 800c0e0:	2537      	movs	r5, #55	; 0x37
 800c0e2:	197c      	adds	r4, r7, r5
 800c0e4:	69fa      	ldr	r2, [r7, #28]
 800c0e6:	0019      	movs	r1, r3
 800c0e8:	0010      	movs	r0, r2
 800c0ea:	f7fd fb59 	bl	80097a0 <move_window>
 800c0ee:	0003      	movs	r3, r0
 800c0f0:	7023      	strb	r3, [r4, #0]
						if (res != FR_OK) break;
 800c0f2:	197b      	adds	r3, r7, r5
 800c0f4:	781b      	ldrb	r3, [r3, #0]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d144      	bne.n	800c184 <f_getfree+0x188>
						p = fs->win.d8;
 800c0fa:	69fb      	ldr	r3, [r7, #28]
 800c0fc:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 800c0fe:	69fb      	ldr	r3, [r7, #28]
 800c100:	4a2e      	ldr	r2, [pc, #184]	; (800c1bc <f_getfree+0x1c0>)
 800c102:	5a9b      	ldrh	r3, [r3, r2]
 800c104:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 800c106:	231b      	movs	r3, #27
 800c108:	18fb      	adds	r3, r7, r3
 800c10a:	781b      	ldrb	r3, [r3, #0]
 800c10c:	2b02      	cmp	r3, #2
 800c10e:	d115      	bne.n	800c13c <f_getfree+0x140>
						if (LD_WORD(p) == 0) n++;
 800c110:	6a3b      	ldr	r3, [r7, #32]
 800c112:	3301      	adds	r3, #1
 800c114:	781b      	ldrb	r3, [r3, #0]
 800c116:	021b      	lsls	r3, r3, #8
 800c118:	b21a      	sxth	r2, r3
 800c11a:	6a3b      	ldr	r3, [r7, #32]
 800c11c:	781b      	ldrb	r3, [r3, #0]
 800c11e:	b21b      	sxth	r3, r3
 800c120:	4313      	orrs	r3, r2
 800c122:	b21b      	sxth	r3, r3
 800c124:	2b00      	cmp	r3, #0
 800c126:	d102      	bne.n	800c12e <f_getfree+0x132>
 800c128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c12a:	3301      	adds	r3, #1
 800c12c:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 800c12e:	6a3b      	ldr	r3, [r7, #32]
 800c130:	3302      	adds	r3, #2
 800c132:	623b      	str	r3, [r7, #32]
 800c134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c136:	3b02      	subs	r3, #2
 800c138:	627b      	str	r3, [r7, #36]	; 0x24
 800c13a:	e01c      	b.n	800c176 <f_getfree+0x17a>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 800c13c:	6a3b      	ldr	r3, [r7, #32]
 800c13e:	3303      	adds	r3, #3
 800c140:	781b      	ldrb	r3, [r3, #0]
 800c142:	061a      	lsls	r2, r3, #24
 800c144:	6a3b      	ldr	r3, [r7, #32]
 800c146:	3302      	adds	r3, #2
 800c148:	781b      	ldrb	r3, [r3, #0]
 800c14a:	041b      	lsls	r3, r3, #16
 800c14c:	4313      	orrs	r3, r2
 800c14e:	6a3a      	ldr	r2, [r7, #32]
 800c150:	3201      	adds	r2, #1
 800c152:	7812      	ldrb	r2, [r2, #0]
 800c154:	0212      	lsls	r2, r2, #8
 800c156:	4313      	orrs	r3, r2
 800c158:	6a3a      	ldr	r2, [r7, #32]
 800c15a:	7812      	ldrb	r2, [r2, #0]
 800c15c:	4313      	orrs	r3, r2
 800c15e:	011b      	lsls	r3, r3, #4
 800c160:	091b      	lsrs	r3, r3, #4
 800c162:	d102      	bne.n	800c16a <f_getfree+0x16e>
 800c164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c166:	3301      	adds	r3, #1
 800c168:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 800c16a:	6a3b      	ldr	r3, [r7, #32]
 800c16c:	3304      	adds	r3, #4
 800c16e:	623b      	str	r3, [r7, #32]
 800c170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c172:	3b04      	subs	r3, #4
 800c174:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 800c176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c178:	3b01      	subs	r3, #1
 800c17a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c17c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d1a8      	bne.n	800c0d4 <f_getfree+0xd8>
 800c182:	e000      	b.n	800c186 <f_getfree+0x18a>
						if (res != FR_OK) break;
 800c184:	46c0      	nop			; (mov r8, r8)
			}
			fs->free_clust = n;
 800c186:	69fb      	ldr	r3, [r7, #28]
 800c188:	490a      	ldr	r1, [pc, #40]	; (800c1b4 <f_getfree+0x1b8>)
 800c18a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c18c:	505a      	str	r2, [r3, r1]
			fs->fsi_flag |= 1;
 800c18e:	69fb      	ldr	r3, [r7, #28]
 800c190:	4a0b      	ldr	r2, [pc, #44]	; (800c1c0 <f_getfree+0x1c4>)
 800c192:	5c9b      	ldrb	r3, [r3, r2]
 800c194:	2201      	movs	r2, #1
 800c196:	4313      	orrs	r3, r2
 800c198:	b2d9      	uxtb	r1, r3
 800c19a:	69fb      	ldr	r3, [r7, #28]
 800c19c:	4a08      	ldr	r2, [pc, #32]	; (800c1c0 <f_getfree+0x1c4>)
 800c19e:	5499      	strb	r1, [r3, r2]
			*nclst = n;
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1a4:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 800c1a6:	2337      	movs	r3, #55	; 0x37
 800c1a8:	18fb      	adds	r3, r7, r3
 800c1aa:	781b      	ldrb	r3, [r3, #0]
}
 800c1ac:	0018      	movs	r0, r3
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	b00e      	add	sp, #56	; 0x38
 800c1b2:	bdb0      	pop	{r4, r5, r7, pc}
 800c1b4:	00001010 	.word	0x00001010
 800c1b8:	00001014 	.word	0x00001014
 800c1bc:	0000100a 	.word	0x0000100a
 800c1c0:	00001005 	.word	0x00001005

0800c1c4 <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b084      	sub	sp, #16
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	000a      	movs	r2, r1
 800c1ce:	1cfb      	adds	r3, r7, #3
 800c1d0:	701a      	strb	r2, [r3, #0]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 800c1d2:	1cfb      	adds	r3, r7, #3
 800c1d4:	781b      	ldrb	r3, [r3, #0]
 800c1d6:	2b0a      	cmp	r3, #10
 800c1d8:	d104      	bne.n	800c1e4 <putc_bfd+0x20>
		putc_bfd(pb, '\r');
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	210d      	movs	r1, #13
 800c1de:	0018      	movs	r0, r3
 800c1e0:	f7ff fff0 	bl	800c1c4 <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	685b      	ldr	r3, [r3, #4]
 800c1e8:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	db26      	blt.n	800c23e <putc_bfd+0x7a>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	1c5a      	adds	r2, r3, #1
 800c1f4:	60fa      	str	r2, [r7, #12]
 800c1f6:	687a      	ldr	r2, [r7, #4]
 800c1f8:	18d3      	adds	r3, r2, r3
 800c1fa:	1cfa      	adds	r2, r7, #3
 800c1fc:	7812      	ldrb	r2, [r2, #0]
 800c1fe:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	2b3c      	cmp	r3, #60	; 0x3c
 800c204:	dd12      	ble.n	800c22c <putc_bfd+0x68>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	6818      	ldr	r0, [r3, #0]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	330c      	adds	r3, #12
 800c20e:	0019      	movs	r1, r3
 800c210:	68fa      	ldr	r2, [r7, #12]
 800c212:	2308      	movs	r3, #8
 800c214:	18fb      	adds	r3, r7, r3
 800c216:	f7ff fbf1 	bl	800b9fc <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800c21a:	68ba      	ldr	r2, [r7, #8]
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	429a      	cmp	r2, r3
 800c220:	d101      	bne.n	800c226 <putc_bfd+0x62>
 800c222:	2300      	movs	r3, #0
 800c224:	e001      	b.n	800c22a <putc_bfd+0x66>
 800c226:	2301      	movs	r3, #1
 800c228:	425b      	negs	r3, r3
 800c22a:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	68fa      	ldr	r2, [r7, #12]
 800c230:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	689b      	ldr	r3, [r3, #8]
 800c236:	1c5a      	adds	r2, r3, #1
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	609a      	str	r2, [r3, #8]
 800c23c:	e000      	b.n	800c240 <putc_bfd+0x7c>
	if (i < 0) return;
 800c23e:	46c0      	nop			; (mov r8, r8)
}
 800c240:	46bd      	mov	sp, r7
 800c242:	b004      	add	sp, #16
 800c244:	bd80      	pop	{r7, pc}
	...

0800c248 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800c248:	b40e      	push	{r1, r2, r3}
 800c24a:	b5b0      	push	{r4, r5, r7, lr}
 800c24c:	b0a3      	sub	sp, #140	; 0x8c
 800c24e:	af00      	add	r7, sp, #0
 800c250:	6078      	str	r0, [r7, #4]
	DWORD v;
	TCHAR c, d, s[16], *p;
	putbuff pb;


	pb.fp = fp;				/* Initialize output buffer */
 800c252:	2108      	movs	r1, #8
 800c254:	187b      	adds	r3, r7, r1
 800c256:	687a      	ldr	r2, [r7, #4]
 800c258:	601a      	str	r2, [r3, #0]
	pb.nchr = pb.idx = 0;
 800c25a:	187b      	adds	r3, r7, r1
 800c25c:	2200      	movs	r2, #0
 800c25e:	605a      	str	r2, [r3, #4]
 800c260:	187b      	adds	r3, r7, r1
 800c262:	685a      	ldr	r2, [r3, #4]
 800c264:	187b      	adds	r3, r7, r1
 800c266:	609a      	str	r2, [r3, #8]

	va_start(arp, fmt);
 800c268:	2398      	movs	r3, #152	; 0x98
 800c26a:	2208      	movs	r2, #8
 800c26c:	189b      	adds	r3, r3, r2
 800c26e:	19db      	adds	r3, r3, r7
 800c270:	66bb      	str	r3, [r7, #104]	; 0x68

	for (;;) {
		c = *fmt++;
 800c272:	2194      	movs	r1, #148	; 0x94
 800c274:	2008      	movs	r0, #8
 800c276:	180b      	adds	r3, r1, r0
 800c278:	19db      	adds	r3, r3, r7
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	1c5a      	adds	r2, r3, #1
 800c27e:	1809      	adds	r1, r1, r0
 800c280:	19c9      	adds	r1, r1, r7
 800c282:	600a      	str	r2, [r1, #0]
 800c284:	2173      	movs	r1, #115	; 0x73
 800c286:	187a      	adds	r2, r7, r1
 800c288:	781b      	ldrb	r3, [r3, #0]
 800c28a:	7013      	strb	r3, [r2, #0]
		if (c == 0) break;			/* End of string */
 800c28c:	000a      	movs	r2, r1
 800c28e:	18bb      	adds	r3, r7, r2
 800c290:	781b      	ldrb	r3, [r3, #0]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d100      	bne.n	800c298 <f_printf+0x50>
 800c296:	e1dc      	b.n	800c652 <f_printf+0x40a>
		if (c != '%') {				/* Non escape character */
 800c298:	18bb      	adds	r3, r7, r2
 800c29a:	781b      	ldrb	r3, [r3, #0]
 800c29c:	2b25      	cmp	r3, #37	; 0x25
 800c29e:	d008      	beq.n	800c2b2 <f_printf+0x6a>
			putc_bfd(&pb, c);
 800c2a0:	18bb      	adds	r3, r7, r2
 800c2a2:	781a      	ldrb	r2, [r3, #0]
 800c2a4:	0003      	movs	r3, r0
 800c2a6:	18fb      	adds	r3, r7, r3
 800c2a8:	0011      	movs	r1, r2
 800c2aa:	0018      	movs	r0, r3
 800c2ac:	f7ff ff8a 	bl	800c1c4 <putc_bfd>
			continue;
 800c2b0:	e1ce      	b.n	800c650 <f_printf+0x408>
		}
		w = f = 0;
 800c2b2:	2487      	movs	r4, #135	; 0x87
 800c2b4:	193b      	adds	r3, r7, r4
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	701a      	strb	r2, [r3, #0]
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	67bb      	str	r3, [r7, #120]	; 0x78
		c = *fmt++;
 800c2be:	2194      	movs	r1, #148	; 0x94
 800c2c0:	2508      	movs	r5, #8
 800c2c2:	194b      	adds	r3, r1, r5
 800c2c4:	19db      	adds	r3, r3, r7
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	1c5a      	adds	r2, r3, #1
 800c2ca:	1948      	adds	r0, r1, r5
 800c2cc:	19c0      	adds	r0, r0, r7
 800c2ce:	6002      	str	r2, [r0, #0]
 800c2d0:	2073      	movs	r0, #115	; 0x73
 800c2d2:	183a      	adds	r2, r7, r0
 800c2d4:	781b      	ldrb	r3, [r3, #0]
 800c2d6:	7013      	strb	r3, [r2, #0]
		if (c == '0') {				/* Flag: '0' padding */
 800c2d8:	183b      	adds	r3, r7, r0
 800c2da:	781b      	ldrb	r3, [r3, #0]
 800c2dc:	2b30      	cmp	r3, #48	; 0x30
 800c2de:	d10d      	bne.n	800c2fc <f_printf+0xb4>
			f = 1; c = *fmt++;
 800c2e0:	193b      	adds	r3, r7, r4
 800c2e2:	2201      	movs	r2, #1
 800c2e4:	701a      	strb	r2, [r3, #0]
 800c2e6:	194b      	adds	r3, r1, r5
 800c2e8:	19db      	adds	r3, r3, r7
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	1c5a      	adds	r2, r3, #1
 800c2ee:	1949      	adds	r1, r1, r5
 800c2f0:	19c9      	adds	r1, r1, r7
 800c2f2:	600a      	str	r2, [r1, #0]
 800c2f4:	183a      	adds	r2, r7, r0
 800c2f6:	781b      	ldrb	r3, [r3, #0]
 800c2f8:	7013      	strb	r3, [r2, #0]
 800c2fa:	e02d      	b.n	800c358 <f_printf+0x110>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800c2fc:	2173      	movs	r1, #115	; 0x73
 800c2fe:	187b      	adds	r3, r7, r1
 800c300:	781b      	ldrb	r3, [r3, #0]
 800c302:	2b2d      	cmp	r3, #45	; 0x2d
 800c304:	d128      	bne.n	800c358 <f_printf+0x110>
				f = 2; c = *fmt++;
 800c306:	2387      	movs	r3, #135	; 0x87
 800c308:	18fb      	adds	r3, r7, r3
 800c30a:	2202      	movs	r2, #2
 800c30c:	701a      	strb	r2, [r3, #0]
 800c30e:	2094      	movs	r0, #148	; 0x94
 800c310:	2408      	movs	r4, #8
 800c312:	1903      	adds	r3, r0, r4
 800c314:	19db      	adds	r3, r3, r7
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	1c5a      	adds	r2, r3, #1
 800c31a:	1900      	adds	r0, r0, r4
 800c31c:	19c0      	adds	r0, r0, r7
 800c31e:	6002      	str	r2, [r0, #0]
 800c320:	187a      	adds	r2, r7, r1
 800c322:	781b      	ldrb	r3, [r3, #0]
 800c324:	7013      	strb	r3, [r2, #0]
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800c326:	e017      	b.n	800c358 <f_printf+0x110>
			w = w * 10 + c - '0';
 800c328:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c32a:	0013      	movs	r3, r2
 800c32c:	009b      	lsls	r3, r3, #2
 800c32e:	189b      	adds	r3, r3, r2
 800c330:	005b      	lsls	r3, r3, #1
 800c332:	001a      	movs	r2, r3
 800c334:	2173      	movs	r1, #115	; 0x73
 800c336:	187b      	adds	r3, r7, r1
 800c338:	781b      	ldrb	r3, [r3, #0]
 800c33a:	18d3      	adds	r3, r2, r3
 800c33c:	3b30      	subs	r3, #48	; 0x30
 800c33e:	67bb      	str	r3, [r7, #120]	; 0x78
			c = *fmt++;
 800c340:	2094      	movs	r0, #148	; 0x94
 800c342:	2408      	movs	r4, #8
 800c344:	1903      	adds	r3, r0, r4
 800c346:	19db      	adds	r3, r3, r7
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	1c5a      	adds	r2, r3, #1
 800c34c:	1900      	adds	r0, r0, r4
 800c34e:	19c0      	adds	r0, r0, r7
 800c350:	6002      	str	r2, [r0, #0]
 800c352:	187a      	adds	r2, r7, r1
 800c354:	781b      	ldrb	r3, [r3, #0]
 800c356:	7013      	strb	r3, [r2, #0]
		while (IsDigit(c)) {		/* Precision */
 800c358:	2273      	movs	r2, #115	; 0x73
 800c35a:	18bb      	adds	r3, r7, r2
 800c35c:	781b      	ldrb	r3, [r3, #0]
 800c35e:	2b2f      	cmp	r3, #47	; 0x2f
 800c360:	d903      	bls.n	800c36a <f_printf+0x122>
 800c362:	18bb      	adds	r3, r7, r2
 800c364:	781b      	ldrb	r3, [r3, #0]
 800c366:	2b39      	cmp	r3, #57	; 0x39
 800c368:	d9de      	bls.n	800c328 <f_printf+0xe0>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800c36a:	2273      	movs	r2, #115	; 0x73
 800c36c:	18bb      	adds	r3, r7, r2
 800c36e:	781b      	ldrb	r3, [r3, #0]
 800c370:	2b6c      	cmp	r3, #108	; 0x6c
 800c372:	d003      	beq.n	800c37c <f_printf+0x134>
 800c374:	18bb      	adds	r3, r7, r2
 800c376:	781b      	ldrb	r3, [r3, #0]
 800c378:	2b4c      	cmp	r3, #76	; 0x4c
 800c37a:	d113      	bne.n	800c3a4 <f_printf+0x15c>
			f |= 4; c = *fmt++;
 800c37c:	2287      	movs	r2, #135	; 0x87
 800c37e:	18bb      	adds	r3, r7, r2
 800c380:	18ba      	adds	r2, r7, r2
 800c382:	7812      	ldrb	r2, [r2, #0]
 800c384:	2104      	movs	r1, #4
 800c386:	430a      	orrs	r2, r1
 800c388:	701a      	strb	r2, [r3, #0]
 800c38a:	2194      	movs	r1, #148	; 0x94
 800c38c:	2008      	movs	r0, #8
 800c38e:	180b      	adds	r3, r1, r0
 800c390:	19db      	adds	r3, r3, r7
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	1c5a      	adds	r2, r3, #1
 800c396:	1809      	adds	r1, r1, r0
 800c398:	19c9      	adds	r1, r1, r7
 800c39a:	600a      	str	r2, [r1, #0]
 800c39c:	2273      	movs	r2, #115	; 0x73
 800c39e:	18ba      	adds	r2, r7, r2
 800c3a0:	781b      	ldrb	r3, [r3, #0]
 800c3a2:	7013      	strb	r3, [r2, #0]
		}
		if (!c) break;
 800c3a4:	2273      	movs	r2, #115	; 0x73
 800c3a6:	18bb      	adds	r3, r7, r2
 800c3a8:	781b      	ldrb	r3, [r3, #0]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d100      	bne.n	800c3b0 <f_printf+0x168>
 800c3ae:	e152      	b.n	800c656 <f_printf+0x40e>
		d = c;
 800c3b0:	2172      	movs	r1, #114	; 0x72
 800c3b2:	187b      	adds	r3, r7, r1
 800c3b4:	18ba      	adds	r2, r7, r2
 800c3b6:	7812      	ldrb	r2, [r2, #0]
 800c3b8:	701a      	strb	r2, [r3, #0]
		if (IsLower(d)) d -= 0x20;
 800c3ba:	187b      	adds	r3, r7, r1
 800c3bc:	781b      	ldrb	r3, [r3, #0]
 800c3be:	2b60      	cmp	r3, #96	; 0x60
 800c3c0:	d908      	bls.n	800c3d4 <f_printf+0x18c>
 800c3c2:	187b      	adds	r3, r7, r1
 800c3c4:	781b      	ldrb	r3, [r3, #0]
 800c3c6:	2b7a      	cmp	r3, #122	; 0x7a
 800c3c8:	d804      	bhi.n	800c3d4 <f_printf+0x18c>
 800c3ca:	187b      	adds	r3, r7, r1
 800c3cc:	187a      	adds	r2, r7, r1
 800c3ce:	7812      	ldrb	r2, [r2, #0]
 800c3d0:	3a20      	subs	r2, #32
 800c3d2:	701a      	strb	r2, [r3, #0]
		switch (d) {				/* Type is... */
 800c3d4:	2372      	movs	r3, #114	; 0x72
 800c3d6:	18fb      	adds	r3, r7, r3
 800c3d8:	781b      	ldrb	r3, [r3, #0]
 800c3da:	3b42      	subs	r3, #66	; 0x42
 800c3dc:	2b16      	cmp	r3, #22
 800c3de:	d865      	bhi.n	800c4ac <f_printf+0x264>
 800c3e0:	009a      	lsls	r2, r3, #2
 800c3e2:	4bb0      	ldr	r3, [pc, #704]	; (800c6a4 <f_printf+0x45c>)
 800c3e4:	18d3      	adds	r3, r2, r3
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	469f      	mov	pc, r3
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800c3ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c3ec:	1d1a      	adds	r2, r3, #4
 800c3ee:	66ba      	str	r2, [r7, #104]	; 0x68
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	66fb      	str	r3, [r7, #108]	; 0x6c
			for (j = 0; p[j]; j++) ;
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c3f8:	e002      	b.n	800c400 <f_printf+0x1b8>
 800c3fa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c3fc:	3301      	adds	r3, #1
 800c3fe:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c400:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c402:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c404:	18d3      	adds	r3, r2, r3
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d1f6      	bne.n	800c3fa <f_printf+0x1b2>
			if (!(f & 2)) {
 800c40c:	2387      	movs	r3, #135	; 0x87
 800c40e:	18fb      	adds	r3, r7, r3
 800c410:	781b      	ldrb	r3, [r3, #0]
 800c412:	2202      	movs	r2, #2
 800c414:	4013      	ands	r3, r2
 800c416:	d117      	bne.n	800c448 <f_printf+0x200>
				while (j++ < w) putc_bfd(&pb, ' ');
 800c418:	e005      	b.n	800c426 <f_printf+0x1de>
 800c41a:	2308      	movs	r3, #8
 800c41c:	18fb      	adds	r3, r7, r3
 800c41e:	2120      	movs	r1, #32
 800c420:	0018      	movs	r0, r3
 800c422:	f7ff fecf 	bl	800c1c4 <putc_bfd>
 800c426:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c428:	1c5a      	adds	r2, r3, #1
 800c42a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800c42c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c42e:	429a      	cmp	r2, r3
 800c430:	d8f3      	bhi.n	800c41a <f_printf+0x1d2>
			}
			while (*p) putc_bfd(&pb, *p++);
 800c432:	e009      	b.n	800c448 <f_printf+0x200>
 800c434:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c436:	1c5a      	adds	r2, r3, #1
 800c438:	66fa      	str	r2, [r7, #108]	; 0x6c
 800c43a:	781a      	ldrb	r2, [r3, #0]
 800c43c:	2308      	movs	r3, #8
 800c43e:	18fb      	adds	r3, r7, r3
 800c440:	0011      	movs	r1, r2
 800c442:	0018      	movs	r0, r3
 800c444:	f7ff febe 	bl	800c1c4 <putc_bfd>
 800c448:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c44a:	781b      	ldrb	r3, [r3, #0]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d1f1      	bne.n	800c434 <f_printf+0x1ec>
			while (j++ < w) putc_bfd(&pb, ' ');
 800c450:	e005      	b.n	800c45e <f_printf+0x216>
 800c452:	2308      	movs	r3, #8
 800c454:	18fb      	adds	r3, r7, r3
 800c456:	2120      	movs	r1, #32
 800c458:	0018      	movs	r0, r3
 800c45a:	f7ff feb3 	bl	800c1c4 <putc_bfd>
 800c45e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c460:	1c5a      	adds	r2, r3, #1
 800c462:	67fa      	str	r2, [r7, #124]	; 0x7c
 800c464:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c466:	429a      	cmp	r2, r3
 800c468:	d8f3      	bhi.n	800c452 <f_printf+0x20a>
			continue;
 800c46a:	e0f1      	b.n	800c650 <f_printf+0x408>
		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800c46c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c46e:	1d1a      	adds	r2, r3, #4
 800c470:	66ba      	str	r2, [r7, #104]	; 0x68
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	b2da      	uxtb	r2, r3
 800c476:	2308      	movs	r3, #8
 800c478:	18fb      	adds	r3, r7, r3
 800c47a:	0011      	movs	r1, r2
 800c47c:	0018      	movs	r0, r3
 800c47e:	f7ff fea1 	bl	800c1c4 <putc_bfd>
 800c482:	e0e5      	b.n	800c650 <f_printf+0x408>
		case 'B' :					/* Binary */
			r = 2; break;
 800c484:	2386      	movs	r3, #134	; 0x86
 800c486:	18fb      	adds	r3, r7, r3
 800c488:	2202      	movs	r2, #2
 800c48a:	701a      	strb	r2, [r3, #0]
 800c48c:	e018      	b.n	800c4c0 <f_printf+0x278>
		case 'O' :					/* Octal */
			r = 8; break;
 800c48e:	2386      	movs	r3, #134	; 0x86
 800c490:	18fb      	adds	r3, r7, r3
 800c492:	2208      	movs	r2, #8
 800c494:	701a      	strb	r2, [r3, #0]
 800c496:	e013      	b.n	800c4c0 <f_printf+0x278>
		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800c498:	2386      	movs	r3, #134	; 0x86
 800c49a:	18fb      	adds	r3, r7, r3
 800c49c:	220a      	movs	r2, #10
 800c49e:	701a      	strb	r2, [r3, #0]
 800c4a0:	e00e      	b.n	800c4c0 <f_printf+0x278>
		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800c4a2:	2386      	movs	r3, #134	; 0x86
 800c4a4:	18fb      	adds	r3, r7, r3
 800c4a6:	2210      	movs	r2, #16
 800c4a8:	701a      	strb	r2, [r3, #0]
 800c4aa:	e009      	b.n	800c4c0 <f_printf+0x278>
		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800c4ac:	2373      	movs	r3, #115	; 0x73
 800c4ae:	18fb      	adds	r3, r7, r3
 800c4b0:	781a      	ldrb	r2, [r3, #0]
 800c4b2:	2308      	movs	r3, #8
 800c4b4:	18fb      	adds	r3, r7, r3
 800c4b6:	0011      	movs	r1, r2
 800c4b8:	0018      	movs	r0, r3
 800c4ba:	f7ff fe83 	bl	800c1c4 <putc_bfd>
 800c4be:	e0c7      	b.n	800c650 <f_printf+0x408>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800c4c0:	2387      	movs	r3, #135	; 0x87
 800c4c2:	18fb      	adds	r3, r7, r3
 800c4c4:	781b      	ldrb	r3, [r3, #0]
 800c4c6:	2204      	movs	r2, #4
 800c4c8:	4013      	ands	r3, r2
 800c4ca:	d004      	beq.n	800c4d6 <f_printf+0x28e>
 800c4cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c4ce:	1d1a      	adds	r2, r3, #4
 800c4d0:	66ba      	str	r2, [r7, #104]	; 0x68
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	e00d      	b.n	800c4f2 <f_printf+0x2aa>
 800c4d6:	2372      	movs	r3, #114	; 0x72
 800c4d8:	18fb      	adds	r3, r7, r3
 800c4da:	781b      	ldrb	r3, [r3, #0]
 800c4dc:	2b44      	cmp	r3, #68	; 0x44
 800c4de:	d104      	bne.n	800c4ea <f_printf+0x2a2>
 800c4e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c4e2:	1d1a      	adds	r2, r3, #4
 800c4e4:	66ba      	str	r2, [r7, #104]	; 0x68
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	e003      	b.n	800c4f2 <f_printf+0x2aa>
 800c4ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c4ec:	1d1a      	adds	r2, r3, #4
 800c4ee:	66ba      	str	r2, [r7, #104]	; 0x68
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	677b      	str	r3, [r7, #116]	; 0x74
		if (d == 'D' && (v & 0x80000000)) {
 800c4f4:	2372      	movs	r3, #114	; 0x72
 800c4f6:	18fb      	adds	r3, r7, r3
 800c4f8:	781b      	ldrb	r3, [r3, #0]
 800c4fa:	2b44      	cmp	r3, #68	; 0x44
 800c4fc:	d10c      	bne.n	800c518 <f_printf+0x2d0>
 800c4fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c500:	2b00      	cmp	r3, #0
 800c502:	da09      	bge.n	800c518 <f_printf+0x2d0>
			v = 0 - v;
 800c504:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c506:	425b      	negs	r3, r3
 800c508:	677b      	str	r3, [r7, #116]	; 0x74
			f |= 8;
 800c50a:	2287      	movs	r2, #135	; 0x87
 800c50c:	18bb      	adds	r3, r7, r2
 800c50e:	18ba      	adds	r2, r7, r2
 800c510:	7812      	ldrb	r2, [r2, #0]
 800c512:	2108      	movs	r1, #8
 800c514:	430a      	orrs	r2, r1
 800c516:	701a      	strb	r2, [r3, #0]
		}
		i = 0;
 800c518:	2300      	movs	r3, #0
 800c51a:	2280      	movs	r2, #128	; 0x80
 800c51c:	18ba      	adds	r2, r7, r2
 800c51e:	6013      	str	r3, [r2, #0]
		do {
			d = (TCHAR)(v % r); v /= r;
 800c520:	2486      	movs	r4, #134	; 0x86
 800c522:	193b      	adds	r3, r7, r4
 800c524:	781a      	ldrb	r2, [r3, #0]
 800c526:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c528:	0011      	movs	r1, r2
 800c52a:	0018      	movs	r0, r3
 800c52c:	f7f3 fe8c 	bl	8000248 <__aeabi_uidivmod>
 800c530:	000b      	movs	r3, r1
 800c532:	001a      	movs	r2, r3
 800c534:	2572      	movs	r5, #114	; 0x72
 800c536:	197b      	adds	r3, r7, r5
 800c538:	701a      	strb	r2, [r3, #0]
 800c53a:	193b      	adds	r3, r7, r4
 800c53c:	781b      	ldrb	r3, [r3, #0]
 800c53e:	0019      	movs	r1, r3
 800c540:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c542:	f7f3 fdfb 	bl	800013c <__udivsi3>
 800c546:	0003      	movs	r3, r0
 800c548:	677b      	str	r3, [r7, #116]	; 0x74
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800c54a:	197b      	adds	r3, r7, r5
 800c54c:	781b      	ldrb	r3, [r3, #0]
 800c54e:	2b09      	cmp	r3, #9
 800c550:	d90d      	bls.n	800c56e <f_printf+0x326>
 800c552:	2373      	movs	r3, #115	; 0x73
 800c554:	18fb      	adds	r3, r7, r3
 800c556:	781b      	ldrb	r3, [r3, #0]
 800c558:	2b78      	cmp	r3, #120	; 0x78
 800c55a:	d101      	bne.n	800c560 <f_printf+0x318>
 800c55c:	2327      	movs	r3, #39	; 0x27
 800c55e:	e000      	b.n	800c562 <f_printf+0x31a>
 800c560:	2307      	movs	r3, #7
 800c562:	2172      	movs	r1, #114	; 0x72
 800c564:	187a      	adds	r2, r7, r1
 800c566:	1879      	adds	r1, r7, r1
 800c568:	7809      	ldrb	r1, [r1, #0]
 800c56a:	185b      	adds	r3, r3, r1
 800c56c:	7013      	strb	r3, [r2, #0]
			s[i++] = d + '0';
 800c56e:	2080      	movs	r0, #128	; 0x80
 800c570:	183b      	adds	r3, r7, r0
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	1c5a      	adds	r2, r3, #1
 800c576:	1839      	adds	r1, r7, r0
 800c578:	600a      	str	r2, [r1, #0]
 800c57a:	2272      	movs	r2, #114	; 0x72
 800c57c:	18ba      	adds	r2, r7, r2
 800c57e:	7812      	ldrb	r2, [r2, #0]
 800c580:	3230      	adds	r2, #48	; 0x30
 800c582:	b2d1      	uxtb	r1, r2
 800c584:	2254      	movs	r2, #84	; 0x54
 800c586:	18ba      	adds	r2, r7, r2
 800c588:	54d1      	strb	r1, [r2, r3]
		} while (v && i < sizeof s / sizeof s[0]);
 800c58a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d003      	beq.n	800c598 <f_printf+0x350>
 800c590:	183b      	adds	r3, r7, r0
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	2b0f      	cmp	r3, #15
 800c596:	d9c3      	bls.n	800c520 <f_printf+0x2d8>
		if (f & 8) s[i++] = '-';
 800c598:	2387      	movs	r3, #135	; 0x87
 800c59a:	18fb      	adds	r3, r7, r3
 800c59c:	781b      	ldrb	r3, [r3, #0]
 800c59e:	2208      	movs	r2, #8
 800c5a0:	4013      	ands	r3, r2
 800c5a2:	d009      	beq.n	800c5b8 <f_printf+0x370>
 800c5a4:	2180      	movs	r1, #128	; 0x80
 800c5a6:	187b      	adds	r3, r7, r1
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	1c5a      	adds	r2, r3, #1
 800c5ac:	1879      	adds	r1, r7, r1
 800c5ae:	600a      	str	r2, [r1, #0]
 800c5b0:	2254      	movs	r2, #84	; 0x54
 800c5b2:	18ba      	adds	r2, r7, r2
 800c5b4:	212d      	movs	r1, #45	; 0x2d
 800c5b6:	54d1      	strb	r1, [r2, r3]
		j = i; d = (f & 1) ? '0' : ' ';
 800c5b8:	2380      	movs	r3, #128	; 0x80
 800c5ba:	18fb      	adds	r3, r7, r3
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c5c0:	2387      	movs	r3, #135	; 0x87
 800c5c2:	18fb      	adds	r3, r7, r3
 800c5c4:	781b      	ldrb	r3, [r3, #0]
 800c5c6:	2201      	movs	r2, #1
 800c5c8:	4013      	ands	r3, r2
 800c5ca:	d001      	beq.n	800c5d0 <f_printf+0x388>
 800c5cc:	2230      	movs	r2, #48	; 0x30
 800c5ce:	e000      	b.n	800c5d2 <f_printf+0x38a>
 800c5d0:	2220      	movs	r2, #32
 800c5d2:	2372      	movs	r3, #114	; 0x72
 800c5d4:	18fb      	adds	r3, r7, r3
 800c5d6:	701a      	strb	r2, [r3, #0]
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800c5d8:	e008      	b.n	800c5ec <f_printf+0x3a4>
 800c5da:	2372      	movs	r3, #114	; 0x72
 800c5dc:	18fb      	adds	r3, r7, r3
 800c5de:	781a      	ldrb	r2, [r3, #0]
 800c5e0:	2308      	movs	r3, #8
 800c5e2:	18fb      	adds	r3, r7, r3
 800c5e4:	0011      	movs	r1, r2
 800c5e6:	0018      	movs	r0, r3
 800c5e8:	f7ff fdec 	bl	800c1c4 <putc_bfd>
 800c5ec:	2387      	movs	r3, #135	; 0x87
 800c5ee:	18fb      	adds	r3, r7, r3
 800c5f0:	781b      	ldrb	r3, [r3, #0]
 800c5f2:	2202      	movs	r2, #2
 800c5f4:	4013      	ands	r3, r2
 800c5f6:	d105      	bne.n	800c604 <f_printf+0x3bc>
 800c5f8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c5fa:	1c5a      	adds	r2, r3, #1
 800c5fc:	67fa      	str	r2, [r7, #124]	; 0x7c
 800c5fe:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c600:	429a      	cmp	r2, r3
 800c602:	d8ea      	bhi.n	800c5da <f_printf+0x392>
		do putc_bfd(&pb, s[--i]); while (i);
 800c604:	2480      	movs	r4, #128	; 0x80
 800c606:	193b      	adds	r3, r7, r4
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	3b01      	subs	r3, #1
 800c60c:	193a      	adds	r2, r7, r4
 800c60e:	6013      	str	r3, [r2, #0]
 800c610:	2354      	movs	r3, #84	; 0x54
 800c612:	18fa      	adds	r2, r7, r3
 800c614:	193b      	adds	r3, r7, r4
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	18d3      	adds	r3, r2, r3
 800c61a:	781a      	ldrb	r2, [r3, #0]
 800c61c:	2308      	movs	r3, #8
 800c61e:	18fb      	adds	r3, r7, r3
 800c620:	0011      	movs	r1, r2
 800c622:	0018      	movs	r0, r3
 800c624:	f7ff fdce 	bl	800c1c4 <putc_bfd>
 800c628:	193b      	adds	r3, r7, r4
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d1e9      	bne.n	800c604 <f_printf+0x3bc>
		while (j++ < w) putc_bfd(&pb, d);
 800c630:	e008      	b.n	800c644 <f_printf+0x3fc>
 800c632:	2372      	movs	r3, #114	; 0x72
 800c634:	18fb      	adds	r3, r7, r3
 800c636:	781a      	ldrb	r2, [r3, #0]
 800c638:	2308      	movs	r3, #8
 800c63a:	18fb      	adds	r3, r7, r3
 800c63c:	0011      	movs	r1, r2
 800c63e:	0018      	movs	r0, r3
 800c640:	f7ff fdc0 	bl	800c1c4 <putc_bfd>
 800c644:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c646:	1c5a      	adds	r2, r3, #1
 800c648:	67fa      	str	r2, [r7, #124]	; 0x7c
 800c64a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c64c:	429a      	cmp	r2, r3
 800c64e:	d8f0      	bhi.n	800c632 <f_printf+0x3ea>
		c = *fmt++;
 800c650:	e60f      	b.n	800c272 <f_printf+0x2a>
		if (c == 0) break;			/* End of string */
 800c652:	46c0      	nop			; (mov r8, r8)
 800c654:	e000      	b.n	800c658 <f_printf+0x410>
		if (!c) break;
 800c656:	46c0      	nop			; (mov r8, r8)
	}

	va_end(arp);

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 800c658:	2508      	movs	r5, #8
 800c65a:	197b      	adds	r3, r7, r5
 800c65c:	685b      	ldr	r3, [r3, #4]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	db17      	blt.n	800c692 <f_printf+0x44a>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 800c662:	197b      	adds	r3, r7, r5
 800c664:	6818      	ldr	r0, [r3, #0]
 800c666:	197b      	adds	r3, r7, r5
 800c668:	685b      	ldr	r3, [r3, #4]
 800c66a:	001c      	movs	r4, r3
 800c66c:	2364      	movs	r3, #100	; 0x64
 800c66e:	18fa      	adds	r2, r7, r3
 800c670:	197b      	adds	r3, r7, r5
 800c672:	330c      	adds	r3, #12
 800c674:	0019      	movs	r1, r3
 800c676:	0013      	movs	r3, r2
 800c678:	0022      	movs	r2, r4
 800c67a:	f7ff f9bf 	bl	800b9fc <f_write>
 800c67e:	1e03      	subs	r3, r0, #0
 800c680:	d107      	bne.n	800c692 <f_printf+0x44a>
		&& (UINT)pb.idx == nw) return pb.nchr;
 800c682:	197b      	adds	r3, r7, r5
 800c684:	685b      	ldr	r3, [r3, #4]
 800c686:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c688:	4293      	cmp	r3, r2
 800c68a:	d102      	bne.n	800c692 <f_printf+0x44a>
 800c68c:	197b      	adds	r3, r7, r5
 800c68e:	689b      	ldr	r3, [r3, #8]
 800c690:	e001      	b.n	800c696 <f_printf+0x44e>
	return EOF;
 800c692:	2301      	movs	r3, #1
 800c694:	425b      	negs	r3, r3
}
 800c696:	0018      	movs	r0, r3
 800c698:	46bd      	mov	sp, r7
 800c69a:	b023      	add	sp, #140	; 0x8c
 800c69c:	bcb0      	pop	{r4, r5, r7}
 800c69e:	bc08      	pop	{r3}
 800c6a0:	b003      	add	sp, #12
 800c6a2:	4718      	bx	r3
 800c6a4:	080128dc 	.word	0x080128dc

0800c6a8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c6a8:	b590      	push	{r4, r7, lr}
 800c6aa:	b087      	sub	sp, #28
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	60f8      	str	r0, [r7, #12]
 800c6b0:	60b9      	str	r1, [r7, #8]
 800c6b2:	1dfb      	adds	r3, r7, #7
 800c6b4:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 800c6b6:	2417      	movs	r4, #23
 800c6b8:	193b      	adds	r3, r7, r4
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 800c6be:	2016      	movs	r0, #22
 800c6c0:	183b      	adds	r3, r7, r0
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	701a      	strb	r2, [r3, #0]
  
  if(disk.nbr <= _VOLUMES)
 800c6c6:	4b21      	ldr	r3, [pc, #132]	; (800c74c <FATFS_LinkDriverEx+0xa4>)
 800c6c8:	7a5b      	ldrb	r3, [r3, #9]
 800c6ca:	b2db      	uxtb	r3, r3
 800c6cc:	2b01      	cmp	r3, #1
 800c6ce:	d836      	bhi.n	800c73e <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c6d0:	4b1e      	ldr	r3, [pc, #120]	; (800c74c <FATFS_LinkDriverEx+0xa4>)
 800c6d2:	7a5b      	ldrb	r3, [r3, #9]
 800c6d4:	b2db      	uxtb	r3, r3
 800c6d6:	001a      	movs	r2, r3
 800c6d8:	4b1c      	ldr	r3, [pc, #112]	; (800c74c <FATFS_LinkDriverEx+0xa4>)
 800c6da:	2100      	movs	r1, #0
 800c6dc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800c6de:	4b1b      	ldr	r3, [pc, #108]	; (800c74c <FATFS_LinkDriverEx+0xa4>)
 800c6e0:	7a5b      	ldrb	r3, [r3, #9]
 800c6e2:	b2db      	uxtb	r3, r3
 800c6e4:	4a19      	ldr	r2, [pc, #100]	; (800c74c <FATFS_LinkDriverEx+0xa4>)
 800c6e6:	009b      	lsls	r3, r3, #2
 800c6e8:	18d3      	adds	r3, r2, r3
 800c6ea:	3304      	adds	r3, #4
 800c6ec:	68fa      	ldr	r2, [r7, #12]
 800c6ee:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;  
 800c6f0:	4b16      	ldr	r3, [pc, #88]	; (800c74c <FATFS_LinkDriverEx+0xa4>)
 800c6f2:	7a5b      	ldrb	r3, [r3, #9]
 800c6f4:	b2db      	uxtb	r3, r3
 800c6f6:	001a      	movs	r2, r3
 800c6f8:	4b14      	ldr	r3, [pc, #80]	; (800c74c <FATFS_LinkDriverEx+0xa4>)
 800c6fa:	189b      	adds	r3, r3, r2
 800c6fc:	1dfa      	adds	r2, r7, #7
 800c6fe:	7812      	ldrb	r2, [r2, #0]
 800c700:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c702:	4b12      	ldr	r3, [pc, #72]	; (800c74c <FATFS_LinkDriverEx+0xa4>)
 800c704:	7a5b      	ldrb	r3, [r3, #9]
 800c706:	b2db      	uxtb	r3, r3
 800c708:	1c5a      	adds	r2, r3, #1
 800c70a:	b2d1      	uxtb	r1, r2
 800c70c:	4a0f      	ldr	r2, [pc, #60]	; (800c74c <FATFS_LinkDriverEx+0xa4>)
 800c70e:	7251      	strb	r1, [r2, #9]
 800c710:	183a      	adds	r2, r7, r0
 800c712:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 800c714:	183b      	adds	r3, r7, r0
 800c716:	781b      	ldrb	r3, [r3, #0]
 800c718:	3330      	adds	r3, #48	; 0x30
 800c71a:	b2da      	uxtb	r2, r3
 800c71c:	68bb      	ldr	r3, [r7, #8]
 800c71e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	3301      	adds	r3, #1
 800c724:	223a      	movs	r2, #58	; 0x3a
 800c726:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	3302      	adds	r3, #2
 800c72c:	222f      	movs	r2, #47	; 0x2f
 800c72e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c730:	68bb      	ldr	r3, [r7, #8]
 800c732:	3303      	adds	r3, #3
 800c734:	2200      	movs	r2, #0
 800c736:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c738:	193b      	adds	r3, r7, r4
 800c73a:	2200      	movs	r2, #0
 800c73c:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 800c73e:	2317      	movs	r3, #23
 800c740:	18fb      	adds	r3, r7, r3
 800c742:	781b      	ldrb	r3, [r3, #0]
}
 800c744:	0018      	movs	r0, r3
 800c746:	46bd      	mov	sp, r7
 800c748:	b007      	add	sp, #28
 800c74a:	bd90      	pop	{r4, r7, pc}
 800c74c:	20002728 	.word	0x20002728

0800c750 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b082      	sub	sp, #8
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
 800c758:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c75a:	6839      	ldr	r1, [r7, #0]
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2200      	movs	r2, #0
 800c760:	0018      	movs	r0, r3
 800c762:	f7ff ffa1 	bl	800c6a8 <FATFS_LinkDriverEx>
 800c766:	0003      	movs	r3, r0
}
 800c768:	0018      	movs	r0, r3
 800c76a:	46bd      	mov	sp, r7
 800c76c:	b002      	add	sp, #8
 800c76e:	bd80      	pop	{r7, pc}

0800c770 <BME280_Init>:
struct BME280_temperature_data_struct Temperature_Data;
struct BME280_humidity_data_struct Humidity_Data;


HAL_StatusTypeDef BME280_Init(I2C_HandleTypeDef handle, uint16_t Timeout)
{
 800c770:	b084      	sub	sp, #16
 800c772:	b5b0      	push	{r4, r5, r7, lr}
 800c774:	b086      	sub	sp, #24
 800c776:	af04      	add	r7, sp, #16
 800c778:	2518      	movs	r5, #24
 800c77a:	197c      	adds	r4, r7, r5
 800c77c:	6020      	str	r0, [r4, #0]
 800c77e:	6061      	str	r1, [r4, #4]
 800c780:	60a2      	str	r2, [r4, #8]
 800c782:	60e3      	str	r3, [r4, #12]
	HAL_StatusTypeDef status;
	uint8_t data;

	// RESET
	data = 0xB6;
 800c784:	1dbb      	adds	r3, r7, #6
 800c786:	22b6      	movs	r2, #182	; 0xb6
 800c788:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Write(&handle, BME280_address, BME280_reset, 1, &data, 1, Timeout);
 800c78a:	234c      	movs	r3, #76	; 0x4c
 800c78c:	195b      	adds	r3, r3, r5
 800c78e:	19db      	adds	r3, r3, r7
 800c790:	881b      	ldrh	r3, [r3, #0]
 800c792:	1dfc      	adds	r4, r7, #7
 800c794:	1978      	adds	r0, r7, r5
 800c796:	9302      	str	r3, [sp, #8]
 800c798:	2301      	movs	r3, #1
 800c79a:	9301      	str	r3, [sp, #4]
 800c79c:	1dbb      	adds	r3, r7, #6
 800c79e:	9300      	str	r3, [sp, #0]
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	22e0      	movs	r2, #224	; 0xe0
 800c7a4:	21ec      	movs	r1, #236	; 0xec
 800c7a6:	f7f8 fa87 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800c7aa:	0003      	movs	r3, r0
 800c7ac:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK)
 800c7ae:	1dfb      	adds	r3, r7, #7
 800c7b0:	781b      	ldrb	r3, [r3, #0]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d002      	beq.n	800c7bc <BME280_Init+0x4c>
		return status;
 800c7b6:	1dfb      	adds	r3, r7, #7
 800c7b8:	781b      	ldrb	r3, [r3, #0]
 800c7ba:	e051      	b.n	800c860 <BME280_Init+0xf0>

	// Config data
	data = 0b10000000;
 800c7bc:	1dbb      	adds	r3, r7, #6
 800c7be:	2280      	movs	r2, #128	; 0x80
 800c7c0:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Write(&handle, BME280_address, BME280_config, 1, &data, 1, Timeout);
 800c7c2:	234c      	movs	r3, #76	; 0x4c
 800c7c4:	2218      	movs	r2, #24
 800c7c6:	189b      	adds	r3, r3, r2
 800c7c8:	19db      	adds	r3, r3, r7
 800c7ca:	881b      	ldrh	r3, [r3, #0]
 800c7cc:	1dfc      	adds	r4, r7, #7
 800c7ce:	18b8      	adds	r0, r7, r2
 800c7d0:	9302      	str	r3, [sp, #8]
 800c7d2:	2301      	movs	r3, #1
 800c7d4:	9301      	str	r3, [sp, #4]
 800c7d6:	1dbb      	adds	r3, r7, #6
 800c7d8:	9300      	str	r3, [sp, #0]
 800c7da:	2301      	movs	r3, #1
 800c7dc:	22f5      	movs	r2, #245	; 0xf5
 800c7de:	21ec      	movs	r1, #236	; 0xec
 800c7e0:	f7f8 fa6a 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800c7e4:	0003      	movs	r3, r0
 800c7e6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK)
 800c7e8:	1dfb      	adds	r3, r7, #7
 800c7ea:	781b      	ldrb	r3, [r3, #0]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d002      	beq.n	800c7f6 <BME280_Init+0x86>
		return status;
 800c7f0:	1dfb      	adds	r3, r7, #7
 800c7f2:	781b      	ldrb	r3, [r3, #0]
 800c7f4:	e034      	b.n	800c860 <BME280_Init+0xf0>

	// Humidity measure settings
	data = 0b00000011;
 800c7f6:	1dbb      	adds	r3, r7, #6
 800c7f8:	2203      	movs	r2, #3
 800c7fa:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Write(&handle, BME280_address, BME280_ctrl_hum, 1, &data, 1, Timeout);
 800c7fc:	234c      	movs	r3, #76	; 0x4c
 800c7fe:	2218      	movs	r2, #24
 800c800:	189b      	adds	r3, r3, r2
 800c802:	19db      	adds	r3, r3, r7
 800c804:	881b      	ldrh	r3, [r3, #0]
 800c806:	1dfc      	adds	r4, r7, #7
 800c808:	18b8      	adds	r0, r7, r2
 800c80a:	9302      	str	r3, [sp, #8]
 800c80c:	2301      	movs	r3, #1
 800c80e:	9301      	str	r3, [sp, #4]
 800c810:	1dbb      	adds	r3, r7, #6
 800c812:	9300      	str	r3, [sp, #0]
 800c814:	2301      	movs	r3, #1
 800c816:	22f2      	movs	r2, #242	; 0xf2
 800c818:	21ec      	movs	r1, #236	; 0xec
 800c81a:	f7f8 fa4d 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800c81e:	0003      	movs	r3, r0
 800c820:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK)
 800c822:	1dfb      	adds	r3, r7, #7
 800c824:	781b      	ldrb	r3, [r3, #0]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d002      	beq.n	800c830 <BME280_Init+0xc0>
		return status;
 800c82a:	1dfb      	adds	r3, r7, #7
 800c82c:	781b      	ldrb	r3, [r3, #0]
 800c82e:	e017      	b.n	800c860 <BME280_Init+0xf0>

	// Temperature/Pressure measure settings
	data = 0b10001111;
 800c830:	1dbb      	adds	r3, r7, #6
 800c832:	228f      	movs	r2, #143	; 0x8f
 800c834:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Write(&handle, BME280_address, BME280_ctrl_meas, 1, &data, 1, Timeout);
 800c836:	234c      	movs	r3, #76	; 0x4c
 800c838:	2218      	movs	r2, #24
 800c83a:	189b      	adds	r3, r3, r2
 800c83c:	19db      	adds	r3, r3, r7
 800c83e:	881b      	ldrh	r3, [r3, #0]
 800c840:	1dfc      	adds	r4, r7, #7
 800c842:	18b8      	adds	r0, r7, r2
 800c844:	9302      	str	r3, [sp, #8]
 800c846:	2301      	movs	r3, #1
 800c848:	9301      	str	r3, [sp, #4]
 800c84a:	1dbb      	adds	r3, r7, #6
 800c84c:	9300      	str	r3, [sp, #0]
 800c84e:	2301      	movs	r3, #1
 800c850:	22f4      	movs	r2, #244	; 0xf4
 800c852:	21ec      	movs	r1, #236	; 0xec
 800c854:	f7f8 fa30 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800c858:	0003      	movs	r3, r0
 800c85a:	7023      	strb	r3, [r4, #0]
	return status;
 800c85c:	1dfb      	adds	r3, r7, #7
 800c85e:	781b      	ldrb	r3, [r3, #0]
}
 800c860:	0018      	movs	r0, r3
 800c862:	46bd      	mov	sp, r7
 800c864:	b002      	add	sp, #8
 800c866:	bcb0      	pop	{r4, r5, r7}
 800c868:	bc08      	pop	{r3}
 800c86a:	b004      	add	sp, #16
 800c86c:	4718      	bx	r3

0800c86e <BME280_Get_ID>:


HAL_StatusTypeDef BME280_Get_ID(I2C_HandleTypeDef handle, uint8_t *ptr_ID, uint16_t Timeout)
{
 800c86e:	b084      	sub	sp, #16
 800c870:	b5b0      	push	{r4, r5, r7, lr}
 800c872:	b084      	sub	sp, #16
 800c874:	af04      	add	r7, sp, #16
 800c876:	2510      	movs	r5, #16
 800c878:	197c      	adds	r4, r7, r5
 800c87a:	6020      	str	r0, [r4, #0]
 800c87c:	6061      	str	r1, [r4, #4]
 800c87e:	60a2      	str	r2, [r4, #8]
 800c880:	60e3      	str	r3, [r4, #12]
	return HAL_I2C_Mem_Read(&handle, BME280_address, BME280_ID, 1, ptr_ID, 1, Timeout);
 800c882:	2350      	movs	r3, #80	; 0x50
 800c884:	002a      	movs	r2, r5
 800c886:	189b      	adds	r3, r3, r2
 800c888:	19db      	adds	r3, r3, r7
 800c88a:	881b      	ldrh	r3, [r3, #0]
 800c88c:	18b8      	adds	r0, r7, r2
 800c88e:	9302      	str	r3, [sp, #8]
 800c890:	2301      	movs	r3, #1
 800c892:	9301      	str	r3, [sp, #4]
 800c894:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c896:	9300      	str	r3, [sp, #0]
 800c898:	2301      	movs	r3, #1
 800c89a:	22d0      	movs	r2, #208	; 0xd0
 800c89c:	21ec      	movs	r1, #236	; 0xec
 800c89e:	f7f8 fb39 	bl	8004f14 <HAL_I2C_Mem_Read>
 800c8a2:	0003      	movs	r3, r0
}
 800c8a4:	0018      	movs	r0, r3
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bcb0      	pop	{r4, r5, r7}
 800c8aa:	bc08      	pop	{r3}
 800c8ac:	b004      	add	sp, #16
 800c8ae:	4718      	bx	r3

0800c8b0 <BME280_Calib_Read>:


HAL_StatusTypeDef BME280_Calib_Read(I2C_HandleTypeDef handle, BME280_Calib_Data_struct *Calib_data, uint16_t Timeout)
{
 800c8b0:	b084      	sub	sp, #16
 800c8b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8b4:	b091      	sub	sp, #68	; 0x44
 800c8b6:	af04      	add	r7, sp, #16
 800c8b8:	2540      	movs	r5, #64	; 0x40
 800c8ba:	2408      	movs	r4, #8
 800c8bc:	192e      	adds	r6, r5, r4
 800c8be:	19f4      	adds	r4, r6, r7
 800c8c0:	6020      	str	r0, [r4, #0]
 800c8c2:	6061      	str	r1, [r4, #4]
 800c8c4:	60a2      	str	r2, [r4, #8]
 800c8c6:	60e3      	str	r3, [r4, #12]
	HAL_StatusTypeDef status;
	uint8_t calib0[26];
	uint8_t calib1[16];

	status = HAL_I2C_Mem_Read(&handle, BME280_address, BME280_calib1, 1, calib0, 26, Timeout);
 800c8c8:	2350      	movs	r3, #80	; 0x50
 800c8ca:	195b      	adds	r3, r3, r5
 800c8cc:	2108      	movs	r1, #8
 800c8ce:	468c      	mov	ip, r1
 800c8d0:	44bc      	add	ip, r7
 800c8d2:	4463      	add	r3, ip
 800c8d4:	881b      	ldrh	r3, [r3, #0]
 800c8d6:	262f      	movs	r6, #47	; 0x2f
 800c8d8:	19bc      	adds	r4, r7, r6
 800c8da:	2208      	movs	r2, #8
 800c8dc:	18a9      	adds	r1, r5, r2
 800c8de:	19c8      	adds	r0, r1, r7
 800c8e0:	9302      	str	r3, [sp, #8]
 800c8e2:	231a      	movs	r3, #26
 800c8e4:	9301      	str	r3, [sp, #4]
 800c8e6:	2314      	movs	r3, #20
 800c8e8:	18fb      	adds	r3, r7, r3
 800c8ea:	9300      	str	r3, [sp, #0]
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	2288      	movs	r2, #136	; 0x88
 800c8f0:	21ec      	movs	r1, #236	; 0xec
 800c8f2:	f7f8 fb0f 	bl	8004f14 <HAL_I2C_Mem_Read>
 800c8f6:	0003      	movs	r3, r0
 800c8f8:	7023      	strb	r3, [r4, #0]
	status = HAL_I2C_Mem_Read(&handle, BME280_address, BME280_calib2, 1, calib1, 16, Timeout);
 800c8fa:	2350      	movs	r3, #80	; 0x50
 800c8fc:	195b      	adds	r3, r3, r5
 800c8fe:	2108      	movs	r1, #8
 800c900:	468c      	mov	ip, r1
 800c902:	44bc      	add	ip, r7
 800c904:	4463      	add	r3, ip
 800c906:	881b      	ldrh	r3, [r3, #0]
 800c908:	19bc      	adds	r4, r7, r6
 800c90a:	2208      	movs	r2, #8
 800c90c:	18aa      	adds	r2, r5, r2
 800c90e:	19d0      	adds	r0, r2, r7
 800c910:	9302      	str	r3, [sp, #8]
 800c912:	2310      	movs	r3, #16
 800c914:	9301      	str	r3, [sp, #4]
 800c916:	1d3b      	adds	r3, r7, #4
 800c918:	9300      	str	r3, [sp, #0]
 800c91a:	2301      	movs	r3, #1
 800c91c:	22e1      	movs	r2, #225	; 0xe1
 800c91e:	21ec      	movs	r1, #236	; 0xec
 800c920:	f7f8 faf8 	bl	8004f14 <HAL_I2C_Mem_Read>
 800c924:	0003      	movs	r3, r0
 800c926:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK)
 800c928:	19bb      	adds	r3, r7, r6
 800c92a:	781b      	ldrb	r3, [r3, #0]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d002      	beq.n	800c936 <BME280_Calib_Read+0x86>
		return status;
 800c930:	19bb      	adds	r3, r7, r6
 800c932:	781b      	ldrb	r3, [r3, #0]
 800c934:	e193      	b.n	800cc5e <BME280_Calib_Read+0x3ae>

	Calib_data->dig_T1 = calib0[0];
 800c936:	2014      	movs	r0, #20
 800c938:	183b      	adds	r3, r7, r0
 800c93a:	781b      	ldrb	r3, [r3, #0]
 800c93c:	b29a      	uxth	r2, r3
 800c93e:	218c      	movs	r1, #140	; 0x8c
 800c940:	2408      	movs	r4, #8
 800c942:	190b      	adds	r3, r1, r4
 800c944:	19db      	adds	r3, r3, r7
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	801a      	strh	r2, [r3, #0]
	Calib_data->dig_T1 += calib0[1] << 8;
 800c94a:	190b      	adds	r3, r1, r4
 800c94c:	19db      	adds	r3, r3, r7
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	881a      	ldrh	r2, [r3, #0]
 800c952:	183b      	adds	r3, r7, r0
 800c954:	785b      	ldrb	r3, [r3, #1]
 800c956:	b29b      	uxth	r3, r3
 800c958:	021b      	lsls	r3, r3, #8
 800c95a:	b29b      	uxth	r3, r3
 800c95c:	18d3      	adds	r3, r2, r3
 800c95e:	b29a      	uxth	r2, r3
 800c960:	190b      	adds	r3, r1, r4
 800c962:	19db      	adds	r3, r3, r7
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	801a      	strh	r2, [r3, #0]

	Calib_data->dig_T2 = calib0[2];
 800c968:	183b      	adds	r3, r7, r0
 800c96a:	789b      	ldrb	r3, [r3, #2]
 800c96c:	b21a      	sxth	r2, r3
 800c96e:	190b      	adds	r3, r1, r4
 800c970:	19db      	adds	r3, r3, r7
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	805a      	strh	r2, [r3, #2]
	Calib_data->dig_T2 += calib0[3] << 8;
 800c976:	190b      	adds	r3, r1, r4
 800c978:	19db      	adds	r3, r3, r7
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	2202      	movs	r2, #2
 800c97e:	5e9b      	ldrsh	r3, [r3, r2]
 800c980:	b29a      	uxth	r2, r3
 800c982:	183b      	adds	r3, r7, r0
 800c984:	78db      	ldrb	r3, [r3, #3]
 800c986:	b29b      	uxth	r3, r3
 800c988:	021b      	lsls	r3, r3, #8
 800c98a:	b29b      	uxth	r3, r3
 800c98c:	18d3      	adds	r3, r2, r3
 800c98e:	b29b      	uxth	r3, r3
 800c990:	b21a      	sxth	r2, r3
 800c992:	190b      	adds	r3, r1, r4
 800c994:	19db      	adds	r3, r3, r7
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	805a      	strh	r2, [r3, #2]

	Calib_data->dig_T3 = calib0[4];
 800c99a:	183b      	adds	r3, r7, r0
 800c99c:	791b      	ldrb	r3, [r3, #4]
 800c99e:	b21a      	sxth	r2, r3
 800c9a0:	190b      	adds	r3, r1, r4
 800c9a2:	19db      	adds	r3, r3, r7
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	809a      	strh	r2, [r3, #4]
	Calib_data->dig_T3 += calib0[5] << 8;
 800c9a8:	190b      	adds	r3, r1, r4
 800c9aa:	19db      	adds	r3, r3, r7
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	2204      	movs	r2, #4
 800c9b0:	5e9b      	ldrsh	r3, [r3, r2]
 800c9b2:	b29a      	uxth	r2, r3
 800c9b4:	183b      	adds	r3, r7, r0
 800c9b6:	795b      	ldrb	r3, [r3, #5]
 800c9b8:	b29b      	uxth	r3, r3
 800c9ba:	021b      	lsls	r3, r3, #8
 800c9bc:	b29b      	uxth	r3, r3
 800c9be:	18d3      	adds	r3, r2, r3
 800c9c0:	b29b      	uxth	r3, r3
 800c9c2:	b21a      	sxth	r2, r3
 800c9c4:	190b      	adds	r3, r1, r4
 800c9c6:	19db      	adds	r3, r3, r7
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	809a      	strh	r2, [r3, #4]

	Calib_data->dig_P1 = calib0[6];
 800c9cc:	183b      	adds	r3, r7, r0
 800c9ce:	799b      	ldrb	r3, [r3, #6]
 800c9d0:	b29a      	uxth	r2, r3
 800c9d2:	190b      	adds	r3, r1, r4
 800c9d4:	19db      	adds	r3, r3, r7
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	80da      	strh	r2, [r3, #6]
	Calib_data->dig_P1 += calib0[7] << 8;
 800c9da:	190b      	adds	r3, r1, r4
 800c9dc:	19db      	adds	r3, r3, r7
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	88da      	ldrh	r2, [r3, #6]
 800c9e2:	183b      	adds	r3, r7, r0
 800c9e4:	79db      	ldrb	r3, [r3, #7]
 800c9e6:	b29b      	uxth	r3, r3
 800c9e8:	021b      	lsls	r3, r3, #8
 800c9ea:	b29b      	uxth	r3, r3
 800c9ec:	18d3      	adds	r3, r2, r3
 800c9ee:	b29a      	uxth	r2, r3
 800c9f0:	190b      	adds	r3, r1, r4
 800c9f2:	19db      	adds	r3, r3, r7
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	80da      	strh	r2, [r3, #6]

	Calib_data->dig_P2 = calib0[8];
 800c9f8:	183b      	adds	r3, r7, r0
 800c9fa:	7a1b      	ldrb	r3, [r3, #8]
 800c9fc:	b21a      	sxth	r2, r3
 800c9fe:	190b      	adds	r3, r1, r4
 800ca00:	19db      	adds	r3, r3, r7
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	811a      	strh	r2, [r3, #8]
	Calib_data->dig_P2 += calib0[9] << 8;
 800ca06:	190b      	adds	r3, r1, r4
 800ca08:	19db      	adds	r3, r3, r7
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	2208      	movs	r2, #8
 800ca0e:	5e9b      	ldrsh	r3, [r3, r2]
 800ca10:	b29a      	uxth	r2, r3
 800ca12:	183b      	adds	r3, r7, r0
 800ca14:	7a5b      	ldrb	r3, [r3, #9]
 800ca16:	b29b      	uxth	r3, r3
 800ca18:	021b      	lsls	r3, r3, #8
 800ca1a:	b29b      	uxth	r3, r3
 800ca1c:	18d3      	adds	r3, r2, r3
 800ca1e:	b29b      	uxth	r3, r3
 800ca20:	b21a      	sxth	r2, r3
 800ca22:	190b      	adds	r3, r1, r4
 800ca24:	19db      	adds	r3, r3, r7
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	811a      	strh	r2, [r3, #8]

	Calib_data->dig_P3 = calib0[10];
 800ca2a:	183b      	adds	r3, r7, r0
 800ca2c:	7a9b      	ldrb	r3, [r3, #10]
 800ca2e:	b21a      	sxth	r2, r3
 800ca30:	190b      	adds	r3, r1, r4
 800ca32:	19db      	adds	r3, r3, r7
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	815a      	strh	r2, [r3, #10]
	Calib_data->dig_P3 += calib0[11] << 8;
 800ca38:	190b      	adds	r3, r1, r4
 800ca3a:	19db      	adds	r3, r3, r7
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	220a      	movs	r2, #10
 800ca40:	5e9b      	ldrsh	r3, [r3, r2]
 800ca42:	b29a      	uxth	r2, r3
 800ca44:	183b      	adds	r3, r7, r0
 800ca46:	7adb      	ldrb	r3, [r3, #11]
 800ca48:	b29b      	uxth	r3, r3
 800ca4a:	021b      	lsls	r3, r3, #8
 800ca4c:	b29b      	uxth	r3, r3
 800ca4e:	18d3      	adds	r3, r2, r3
 800ca50:	b29b      	uxth	r3, r3
 800ca52:	b21a      	sxth	r2, r3
 800ca54:	190b      	adds	r3, r1, r4
 800ca56:	19db      	adds	r3, r3, r7
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	815a      	strh	r2, [r3, #10]

	Calib_data->dig_P4 = calib0[12];
 800ca5c:	183b      	adds	r3, r7, r0
 800ca5e:	7b1b      	ldrb	r3, [r3, #12]
 800ca60:	b21a      	sxth	r2, r3
 800ca62:	190b      	adds	r3, r1, r4
 800ca64:	19db      	adds	r3, r3, r7
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	819a      	strh	r2, [r3, #12]
	Calib_data->dig_P4 += calib0[13] << 8;
 800ca6a:	190b      	adds	r3, r1, r4
 800ca6c:	19db      	adds	r3, r3, r7
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	220c      	movs	r2, #12
 800ca72:	5e9b      	ldrsh	r3, [r3, r2]
 800ca74:	b29a      	uxth	r2, r3
 800ca76:	183b      	adds	r3, r7, r0
 800ca78:	7b5b      	ldrb	r3, [r3, #13]
 800ca7a:	b29b      	uxth	r3, r3
 800ca7c:	021b      	lsls	r3, r3, #8
 800ca7e:	b29b      	uxth	r3, r3
 800ca80:	18d3      	adds	r3, r2, r3
 800ca82:	b29b      	uxth	r3, r3
 800ca84:	b21a      	sxth	r2, r3
 800ca86:	190b      	adds	r3, r1, r4
 800ca88:	19db      	adds	r3, r3, r7
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	819a      	strh	r2, [r3, #12]

	Calib_data->dig_P5 = calib0[14];
 800ca8e:	183b      	adds	r3, r7, r0
 800ca90:	7b9b      	ldrb	r3, [r3, #14]
 800ca92:	b21a      	sxth	r2, r3
 800ca94:	190b      	adds	r3, r1, r4
 800ca96:	19db      	adds	r3, r3, r7
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	81da      	strh	r2, [r3, #14]
	Calib_data->dig_P5 += calib0[15] << 8;
 800ca9c:	190b      	adds	r3, r1, r4
 800ca9e:	19db      	adds	r3, r3, r7
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	220e      	movs	r2, #14
 800caa4:	5e9b      	ldrsh	r3, [r3, r2]
 800caa6:	b29a      	uxth	r2, r3
 800caa8:	183b      	adds	r3, r7, r0
 800caaa:	7bdb      	ldrb	r3, [r3, #15]
 800caac:	b29b      	uxth	r3, r3
 800caae:	021b      	lsls	r3, r3, #8
 800cab0:	b29b      	uxth	r3, r3
 800cab2:	18d3      	adds	r3, r2, r3
 800cab4:	b29b      	uxth	r3, r3
 800cab6:	b21a      	sxth	r2, r3
 800cab8:	190b      	adds	r3, r1, r4
 800caba:	19db      	adds	r3, r3, r7
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	81da      	strh	r2, [r3, #14]

	Calib_data->dig_P6 = calib0[16];
 800cac0:	183b      	adds	r3, r7, r0
 800cac2:	7c1b      	ldrb	r3, [r3, #16]
 800cac4:	b21a      	sxth	r2, r3
 800cac6:	190b      	adds	r3, r1, r4
 800cac8:	19db      	adds	r3, r3, r7
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	821a      	strh	r2, [r3, #16]
	Calib_data->dig_P6 += calib0[17] << 8;
 800cace:	190b      	adds	r3, r1, r4
 800cad0:	19db      	adds	r3, r3, r7
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	2210      	movs	r2, #16
 800cad6:	5e9b      	ldrsh	r3, [r3, r2]
 800cad8:	b29a      	uxth	r2, r3
 800cada:	183b      	adds	r3, r7, r0
 800cadc:	7c5b      	ldrb	r3, [r3, #17]
 800cade:	b29b      	uxth	r3, r3
 800cae0:	021b      	lsls	r3, r3, #8
 800cae2:	b29b      	uxth	r3, r3
 800cae4:	18d3      	adds	r3, r2, r3
 800cae6:	b29b      	uxth	r3, r3
 800cae8:	b21a      	sxth	r2, r3
 800caea:	190b      	adds	r3, r1, r4
 800caec:	19db      	adds	r3, r3, r7
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	821a      	strh	r2, [r3, #16]

	Calib_data->dig_P7 = calib0[18];
 800caf2:	183b      	adds	r3, r7, r0
 800caf4:	7c9b      	ldrb	r3, [r3, #18]
 800caf6:	b21a      	sxth	r2, r3
 800caf8:	190b      	adds	r3, r1, r4
 800cafa:	19db      	adds	r3, r3, r7
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	825a      	strh	r2, [r3, #18]
	Calib_data->dig_P7 += calib0[19] << 8;
 800cb00:	190b      	adds	r3, r1, r4
 800cb02:	19db      	adds	r3, r3, r7
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	2212      	movs	r2, #18
 800cb08:	5e9b      	ldrsh	r3, [r3, r2]
 800cb0a:	b29a      	uxth	r2, r3
 800cb0c:	183b      	adds	r3, r7, r0
 800cb0e:	7cdb      	ldrb	r3, [r3, #19]
 800cb10:	b29b      	uxth	r3, r3
 800cb12:	021b      	lsls	r3, r3, #8
 800cb14:	b29b      	uxth	r3, r3
 800cb16:	18d3      	adds	r3, r2, r3
 800cb18:	b29b      	uxth	r3, r3
 800cb1a:	b21a      	sxth	r2, r3
 800cb1c:	190b      	adds	r3, r1, r4
 800cb1e:	19db      	adds	r3, r3, r7
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	825a      	strh	r2, [r3, #18]

	Calib_data->dig_P8 = calib0[20];
 800cb24:	183b      	adds	r3, r7, r0
 800cb26:	7d1b      	ldrb	r3, [r3, #20]
 800cb28:	b21a      	sxth	r2, r3
 800cb2a:	190b      	adds	r3, r1, r4
 800cb2c:	19db      	adds	r3, r3, r7
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	829a      	strh	r2, [r3, #20]
	Calib_data->dig_P8 += calib0[21] << 8;
 800cb32:	190b      	adds	r3, r1, r4
 800cb34:	19db      	adds	r3, r3, r7
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	2214      	movs	r2, #20
 800cb3a:	5e9b      	ldrsh	r3, [r3, r2]
 800cb3c:	b29a      	uxth	r2, r3
 800cb3e:	183b      	adds	r3, r7, r0
 800cb40:	7d5b      	ldrb	r3, [r3, #21]
 800cb42:	b29b      	uxth	r3, r3
 800cb44:	021b      	lsls	r3, r3, #8
 800cb46:	b29b      	uxth	r3, r3
 800cb48:	18d3      	adds	r3, r2, r3
 800cb4a:	b29b      	uxth	r3, r3
 800cb4c:	b21a      	sxth	r2, r3
 800cb4e:	190b      	adds	r3, r1, r4
 800cb50:	19db      	adds	r3, r3, r7
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	829a      	strh	r2, [r3, #20]

	Calib_data->dig_P9 = calib0[22];
 800cb56:	183b      	adds	r3, r7, r0
 800cb58:	7d9b      	ldrb	r3, [r3, #22]
 800cb5a:	b21a      	sxth	r2, r3
 800cb5c:	190b      	adds	r3, r1, r4
 800cb5e:	19db      	adds	r3, r3, r7
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	82da      	strh	r2, [r3, #22]
	Calib_data->dig_P9 += calib0[23] << 8;
 800cb64:	190b      	adds	r3, r1, r4
 800cb66:	19db      	adds	r3, r3, r7
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	2216      	movs	r2, #22
 800cb6c:	5e9b      	ldrsh	r3, [r3, r2]
 800cb6e:	b29a      	uxth	r2, r3
 800cb70:	183b      	adds	r3, r7, r0
 800cb72:	7ddb      	ldrb	r3, [r3, #23]
 800cb74:	b29b      	uxth	r3, r3
 800cb76:	021b      	lsls	r3, r3, #8
 800cb78:	b29b      	uxth	r3, r3
 800cb7a:	18d3      	adds	r3, r2, r3
 800cb7c:	b29b      	uxth	r3, r3
 800cb7e:	b21a      	sxth	r2, r3
 800cb80:	190b      	adds	r3, r1, r4
 800cb82:	19db      	adds	r3, r3, r7
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	82da      	strh	r2, [r3, #22]

	Calib_data->dig_H1 = calib0[25];
 800cb88:	183b      	adds	r3, r7, r0
 800cb8a:	7e5a      	ldrb	r2, [r3, #25]
 800cb8c:	0020      	movs	r0, r4
 800cb8e:	190b      	adds	r3, r1, r4
 800cb90:	19db      	adds	r3, r3, r7
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	761a      	strb	r2, [r3, #24]

	Calib_data->dig_H2 = calib1[0];
 800cb96:	1d3b      	adds	r3, r7, #4
 800cb98:	781b      	ldrb	r3, [r3, #0]
 800cb9a:	b21a      	sxth	r2, r3
 800cb9c:	180b      	adds	r3, r1, r0
 800cb9e:	19db      	adds	r3, r3, r7
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	835a      	strh	r2, [r3, #26]
	Calib_data->dig_H2 += calib1[1] << 8;
 800cba4:	180b      	adds	r3, r1, r0
 800cba6:	19db      	adds	r3, r3, r7
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	221a      	movs	r2, #26
 800cbac:	5e9b      	ldrsh	r3, [r3, r2]
 800cbae:	b29a      	uxth	r2, r3
 800cbb0:	1d3b      	adds	r3, r7, #4
 800cbb2:	785b      	ldrb	r3, [r3, #1]
 800cbb4:	b29b      	uxth	r3, r3
 800cbb6:	021b      	lsls	r3, r3, #8
 800cbb8:	b29b      	uxth	r3, r3
 800cbba:	18d3      	adds	r3, r2, r3
 800cbbc:	b29b      	uxth	r3, r3
 800cbbe:	b21a      	sxth	r2, r3
 800cbc0:	180b      	adds	r3, r1, r0
 800cbc2:	19db      	adds	r3, r3, r7
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	835a      	strh	r2, [r3, #26]

	Calib_data->dig_H3 = calib1[2];
 800cbc8:	1d3b      	adds	r3, r7, #4
 800cbca:	789a      	ldrb	r2, [r3, #2]
 800cbcc:	180b      	adds	r3, r1, r0
 800cbce:	19db      	adds	r3, r3, r7
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	771a      	strb	r2, [r3, #28]

	Calib_data->dig_H4 = calib1[3] << 4;
 800cbd4:	1d3b      	adds	r3, r7, #4
 800cbd6:	78db      	ldrb	r3, [r3, #3]
 800cbd8:	011b      	lsls	r3, r3, #4
 800cbda:	b21a      	sxth	r2, r3
 800cbdc:	0004      	movs	r4, r0
 800cbde:	190b      	adds	r3, r1, r4
 800cbe0:	19db      	adds	r3, r3, r7
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	83da      	strh	r2, [r3, #30]
	Calib_data->dig_H4 += calib1[4] & 0b00001111;
 800cbe6:	0008      	movs	r0, r1
 800cbe8:	190b      	adds	r3, r1, r4
 800cbea:	19db      	adds	r3, r3, r7
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	221e      	movs	r2, #30
 800cbf0:	5e9b      	ldrsh	r3, [r3, r2]
 800cbf2:	b29a      	uxth	r2, r3
 800cbf4:	1d3b      	adds	r3, r7, #4
 800cbf6:	791b      	ldrb	r3, [r3, #4]
 800cbf8:	b29b      	uxth	r3, r3
 800cbfa:	210f      	movs	r1, #15
 800cbfc:	400b      	ands	r3, r1
 800cbfe:	b29b      	uxth	r3, r3
 800cc00:	18d3      	adds	r3, r2, r3
 800cc02:	b29b      	uxth	r3, r3
 800cc04:	b21a      	sxth	r2, r3
 800cc06:	1903      	adds	r3, r0, r4
 800cc08:	19db      	adds	r3, r3, r7
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	83da      	strh	r2, [r3, #30]

	Calib_data->dig_H5 = calib1[4] >> 4;
 800cc0e:	1d3b      	adds	r3, r7, #4
 800cc10:	791b      	ldrb	r3, [r3, #4]
 800cc12:	091b      	lsrs	r3, r3, #4
 800cc14:	b2db      	uxtb	r3, r3
 800cc16:	b21a      	sxth	r2, r3
 800cc18:	1903      	adds	r3, r0, r4
 800cc1a:	19db      	adds	r3, r3, r7
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	841a      	strh	r2, [r3, #32]
	Calib_data->dig_H5 += calib1[5] << 4;
 800cc20:	0001      	movs	r1, r0
 800cc22:	1903      	adds	r3, r0, r4
 800cc24:	19db      	adds	r3, r3, r7
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	2220      	movs	r2, #32
 800cc2a:	5e9b      	ldrsh	r3, [r3, r2]
 800cc2c:	b29a      	uxth	r2, r3
 800cc2e:	1d3b      	adds	r3, r7, #4
 800cc30:	795b      	ldrb	r3, [r3, #5]
 800cc32:	b29b      	uxth	r3, r3
 800cc34:	011b      	lsls	r3, r3, #4
 800cc36:	b29b      	uxth	r3, r3
 800cc38:	18d3      	adds	r3, r2, r3
 800cc3a:	b29b      	uxth	r3, r3
 800cc3c:	b21a      	sxth	r2, r3
 800cc3e:	0008      	movs	r0, r1
 800cc40:	190b      	adds	r3, r1, r4
 800cc42:	19db      	adds	r3, r3, r7
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	841a      	strh	r2, [r3, #32]

	Calib_data->dig_H6 = calib1[6];
 800cc48:	1d3b      	adds	r3, r7, #4
 800cc4a:	799b      	ldrb	r3, [r3, #6]
 800cc4c:	b259      	sxtb	r1, r3
 800cc4e:	1903      	adds	r3, r0, r4
 800cc50:	19db      	adds	r3, r3, r7
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	2222      	movs	r2, #34	; 0x22
 800cc56:	5499      	strb	r1, [r3, r2]

	return status;
 800cc58:	232f      	movs	r3, #47	; 0x2f
 800cc5a:	18fb      	adds	r3, r7, r3
 800cc5c:	781b      	ldrb	r3, [r3, #0]
}
 800cc5e:	0018      	movs	r0, r3
 800cc60:	46bd      	mov	sp, r7
 800cc62:	b00d      	add	sp, #52	; 0x34
 800cc64:	bcf0      	pop	{r4, r5, r6, r7}
 800cc66:	bc08      	pop	{r3}
 800cc68:	b004      	add	sp, #16
 800cc6a:	4718      	bx	r3

0800cc6c <BME280_Get_All>:


HAL_StatusTypeDef BME280_Get_All(I2C_HandleTypeDef handle, uint16_t Timeout){
 800cc6c:	b084      	sub	sp, #16
 800cc6e:	b5b0      	push	{r4, r5, r7, lr}
 800cc70:	b088      	sub	sp, #32
 800cc72:	af04      	add	r7, sp, #16
 800cc74:	2520      	movs	r5, #32
 800cc76:	197c      	adds	r4, r7, r5
 800cc78:	6020      	str	r0, [r4, #0]
 800cc7a:	6061      	str	r1, [r4, #4]
 800cc7c:	60a2      	str	r2, [r4, #8]
 800cc7e:	60e3      	str	r3, [r4, #12]
	HAL_StatusTypeDef status;
	uint8_t measure[8];

	status = HAL_I2C_Mem_Read(&handle, BME280_address, BME280_press, 1, measure, 8, Timeout);
 800cc80:	234c      	movs	r3, #76	; 0x4c
 800cc82:	002a      	movs	r2, r5
 800cc84:	189b      	adds	r3, r3, r2
 800cc86:	19db      	adds	r3, r3, r7
 800cc88:	881b      	ldrh	r3, [r3, #0]
 800cc8a:	250f      	movs	r5, #15
 800cc8c:	197c      	adds	r4, r7, r5
 800cc8e:	18b8      	adds	r0, r7, r2
 800cc90:	9302      	str	r3, [sp, #8]
 800cc92:	2308      	movs	r3, #8
 800cc94:	9301      	str	r3, [sp, #4]
 800cc96:	1d3b      	adds	r3, r7, #4
 800cc98:	9300      	str	r3, [sp, #0]
 800cc9a:	2301      	movs	r3, #1
 800cc9c:	22f7      	movs	r2, #247	; 0xf7
 800cc9e:	21ec      	movs	r1, #236	; 0xec
 800cca0:	f7f8 f938 	bl	8004f14 <HAL_I2C_Mem_Read>
 800cca4:	0003      	movs	r3, r0
 800cca6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK)
 800cca8:	197b      	adds	r3, r7, r5
 800ccaa:	781b      	ldrb	r3, [r3, #0]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d002      	beq.n	800ccb6 <BME280_Get_All+0x4a>
		return status;
 800ccb0:	197b      	adds	r3, r7, r5
 800ccb2:	781b      	ldrb	r3, [r3, #0]
 800ccb4:	e046      	b.n	800cd44 <BME280_Get_All+0xd8>

	Pressure_Data.press_msb = measure[0];
 800ccb6:	1d3b      	adds	r3, r7, #4
 800ccb8:	781a      	ldrb	r2, [r3, #0]
 800ccba:	4b26      	ldr	r3, [pc, #152]	; (800cd54 <BME280_Get_All+0xe8>)
 800ccbc:	701a      	strb	r2, [r3, #0]
	Pressure_Data.press_lsb = measure[1];
 800ccbe:	1d3b      	adds	r3, r7, #4
 800ccc0:	785a      	ldrb	r2, [r3, #1]
 800ccc2:	4b24      	ldr	r3, [pc, #144]	; (800cd54 <BME280_Get_All+0xe8>)
 800ccc4:	705a      	strb	r2, [r3, #1]
	Pressure_Data.press_xlsb = measure[2];
 800ccc6:	1d3b      	adds	r3, r7, #4
 800ccc8:	789a      	ldrb	r2, [r3, #2]
 800ccca:	4b22      	ldr	r3, [pc, #136]	; (800cd54 <BME280_Get_All+0xe8>)
 800cccc:	709a      	strb	r2, [r3, #2]

	Temperature_Data.temp_msb = measure[3];
 800ccce:	1d3b      	adds	r3, r7, #4
 800ccd0:	78da      	ldrb	r2, [r3, #3]
 800ccd2:	4b21      	ldr	r3, [pc, #132]	; (800cd58 <BME280_Get_All+0xec>)
 800ccd4:	701a      	strb	r2, [r3, #0]
	Temperature_Data.temp_lsb = measure[4];
 800ccd6:	1d3b      	adds	r3, r7, #4
 800ccd8:	791a      	ldrb	r2, [r3, #4]
 800ccda:	4b1f      	ldr	r3, [pc, #124]	; (800cd58 <BME280_Get_All+0xec>)
 800ccdc:	705a      	strb	r2, [r3, #1]
	Temperature_Data.temp_xlsb = measure[5];
 800ccde:	1d3b      	adds	r3, r7, #4
 800cce0:	795a      	ldrb	r2, [r3, #5]
 800cce2:	4b1d      	ldr	r3, [pc, #116]	; (800cd58 <BME280_Get_All+0xec>)
 800cce4:	709a      	strb	r2, [r3, #2]

	Humidity_Data.hum_msb = measure[6];
 800cce6:	1d3b      	adds	r3, r7, #4
 800cce8:	799a      	ldrb	r2, [r3, #6]
 800ccea:	4b1c      	ldr	r3, [pc, #112]	; (800cd5c <BME280_Get_All+0xf0>)
 800ccec:	701a      	strb	r2, [r3, #0]
	Humidity_Data.hum_lsb = measure[7];
 800ccee:	1d3b      	adds	r3, r7, #4
 800ccf0:	79da      	ldrb	r2, [r3, #7]
 800ccf2:	4b1a      	ldr	r3, [pc, #104]	; (800cd5c <BME280_Get_All+0xf0>)
 800ccf4:	705a      	strb	r2, [r3, #1]

	Temperature_Data.ADC_T = ((uint32_t)Temperature_Data.temp_msb << 12) | ((uint32_t)Temperature_Data.temp_lsb << 4) | ((uint32_t)Temperature_Data.temp_xlsb >> 4);
 800ccf6:	4b18      	ldr	r3, [pc, #96]	; (800cd58 <BME280_Get_All+0xec>)
 800ccf8:	781b      	ldrb	r3, [r3, #0]
 800ccfa:	031a      	lsls	r2, r3, #12
 800ccfc:	4b16      	ldr	r3, [pc, #88]	; (800cd58 <BME280_Get_All+0xec>)
 800ccfe:	785b      	ldrb	r3, [r3, #1]
 800cd00:	011b      	lsls	r3, r3, #4
 800cd02:	4313      	orrs	r3, r2
 800cd04:	4a14      	ldr	r2, [pc, #80]	; (800cd58 <BME280_Get_All+0xec>)
 800cd06:	7892      	ldrb	r2, [r2, #2]
 800cd08:	0912      	lsrs	r2, r2, #4
 800cd0a:	b2d2      	uxtb	r2, r2
 800cd0c:	431a      	orrs	r2, r3
 800cd0e:	4b12      	ldr	r3, [pc, #72]	; (800cd58 <BME280_Get_All+0xec>)
 800cd10:	605a      	str	r2, [r3, #4]
	Pressure_Data.ADC_P = ((uint32_t)Pressure_Data.press_msb << 12) | ((uint32_t)Pressure_Data.press_lsb << 4) | ((uint32_t)Pressure_Data.press_xlsb >> 4);
 800cd12:	4b10      	ldr	r3, [pc, #64]	; (800cd54 <BME280_Get_All+0xe8>)
 800cd14:	781b      	ldrb	r3, [r3, #0]
 800cd16:	031a      	lsls	r2, r3, #12
 800cd18:	4b0e      	ldr	r3, [pc, #56]	; (800cd54 <BME280_Get_All+0xe8>)
 800cd1a:	785b      	ldrb	r3, [r3, #1]
 800cd1c:	011b      	lsls	r3, r3, #4
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	4a0c      	ldr	r2, [pc, #48]	; (800cd54 <BME280_Get_All+0xe8>)
 800cd22:	7892      	ldrb	r2, [r2, #2]
 800cd24:	0912      	lsrs	r2, r2, #4
 800cd26:	b2d2      	uxtb	r2, r2
 800cd28:	431a      	orrs	r2, r3
 800cd2a:	4b0a      	ldr	r3, [pc, #40]	; (800cd54 <BME280_Get_All+0xe8>)
 800cd2c:	605a      	str	r2, [r3, #4]
	Humidity_Data.ADC_H = ((uint32_t)Humidity_Data.hum_msb << 8) | ((uint32_t)Humidity_Data.hum_lsb);
 800cd2e:	4b0b      	ldr	r3, [pc, #44]	; (800cd5c <BME280_Get_All+0xf0>)
 800cd30:	781b      	ldrb	r3, [r3, #0]
 800cd32:	021b      	lsls	r3, r3, #8
 800cd34:	4a09      	ldr	r2, [pc, #36]	; (800cd5c <BME280_Get_All+0xf0>)
 800cd36:	7852      	ldrb	r2, [r2, #1]
 800cd38:	431a      	orrs	r2, r3
 800cd3a:	4b08      	ldr	r3, [pc, #32]	; (800cd5c <BME280_Get_All+0xf0>)
 800cd3c:	605a      	str	r2, [r3, #4]
	return status;
 800cd3e:	230f      	movs	r3, #15
 800cd40:	18fb      	adds	r3, r7, r3
 800cd42:	781b      	ldrb	r3, [r3, #0]
}
 800cd44:	0018      	movs	r0, r3
 800cd46:	46bd      	mov	sp, r7
 800cd48:	b004      	add	sp, #16
 800cd4a:	bcb0      	pop	{r4, r5, r7}
 800cd4c:	bc08      	pop	{r3}
 800cd4e:	b004      	add	sp, #16
 800cd50:	4718      	bx	r3
 800cd52:	46c0      	nop			; (mov r8, r8)
 800cd54:	20002738 	.word	0x20002738
 800cd58:	20002740 	.word	0x20002740
 800cd5c:	20002748 	.word	0x20002748

0800cd60 <BME280_T_Double>:
	return status;
}


double BME280_T_Double (BME280_Calib_Data_struct *Calib_data)
{
 800cd60:	b5b0      	push	{r4, r5, r7, lr}
 800cd62:	b08a      	sub	sp, #40	; 0x28
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	60f8      	str	r0, [r7, #12]
//	BME280_Temperature(handle);
	double var1, var2, t;

	var1 = (((double) Temperature_Data.ADC_T)/16384.0 - ((double) Calib_data->dig_T1)/1024.0) * ((double) Calib_data->dig_T2);
 800cd68:	4b57      	ldr	r3, [pc, #348]	; (800cec8 <BME280_T_Double+0x168>)
 800cd6a:	685b      	ldr	r3, [r3, #4]
 800cd6c:	0018      	movs	r0, r3
 800cd6e:	f7f6 f81b 	bl	8002da8 <__aeabi_ui2d>
 800cd72:	2200      	movs	r2, #0
 800cd74:	4b55      	ldr	r3, [pc, #340]	; (800cecc <BME280_T_Double+0x16c>)
 800cd76:	f7f4 fd93 	bl	80018a0 <__aeabi_ddiv>
 800cd7a:	0002      	movs	r2, r0
 800cd7c:	000b      	movs	r3, r1
 800cd7e:	0014      	movs	r4, r2
 800cd80:	001d      	movs	r5, r3
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	881b      	ldrh	r3, [r3, #0]
 800cd86:	0018      	movs	r0, r3
 800cd88:	f7f6 f80e 	bl	8002da8 <__aeabi_ui2d>
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	4b50      	ldr	r3, [pc, #320]	; (800ced0 <BME280_T_Double+0x170>)
 800cd90:	f7f4 fd86 	bl	80018a0 <__aeabi_ddiv>
 800cd94:	0002      	movs	r2, r0
 800cd96:	000b      	movs	r3, r1
 800cd98:	0020      	movs	r0, r4
 800cd9a:	0029      	movs	r1, r5
 800cd9c:	f7f5 fbee 	bl	800257c <__aeabi_dsub>
 800cda0:	0002      	movs	r2, r0
 800cda2:	000b      	movs	r3, r1
 800cda4:	0014      	movs	r4, r2
 800cda6:	001d      	movs	r5, r3
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	2202      	movs	r2, #2
 800cdac:	5e9b      	ldrsh	r3, [r3, r2]
 800cdae:	0018      	movs	r0, r3
 800cdb0:	f7f5 ffca 	bl	8002d48 <__aeabi_i2d>
 800cdb4:	0002      	movs	r2, r0
 800cdb6:	000b      	movs	r3, r1
 800cdb8:	0020      	movs	r0, r4
 800cdba:	0029      	movs	r1, r5
 800cdbc:	f7f5 f972 	bl	80020a4 <__aeabi_dmul>
 800cdc0:	0002      	movs	r2, r0
 800cdc2:	000b      	movs	r3, r1
 800cdc4:	623a      	str	r2, [r7, #32]
 800cdc6:	627b      	str	r3, [r7, #36]	; 0x24
	var2 = ((((double) Temperature_Data.ADC_T)/131072.0 - ((double) Calib_data->dig_T1)/8192.0) * (((double) Temperature_Data.ADC_T)/131072.0 - ((double) Calib_data->dig_T1)/8192.0)) * ((double) Calib_data->dig_T3);
 800cdc8:	4b3f      	ldr	r3, [pc, #252]	; (800cec8 <BME280_T_Double+0x168>)
 800cdca:	685b      	ldr	r3, [r3, #4]
 800cdcc:	0018      	movs	r0, r3
 800cdce:	f7f5 ffeb 	bl	8002da8 <__aeabi_ui2d>
 800cdd2:	2200      	movs	r2, #0
 800cdd4:	2382      	movs	r3, #130	; 0x82
 800cdd6:	05db      	lsls	r3, r3, #23
 800cdd8:	f7f4 fd62 	bl	80018a0 <__aeabi_ddiv>
 800cddc:	0002      	movs	r2, r0
 800cdde:	000b      	movs	r3, r1
 800cde0:	0014      	movs	r4, r2
 800cde2:	001d      	movs	r5, r3
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	881b      	ldrh	r3, [r3, #0]
 800cde8:	0018      	movs	r0, r3
 800cdea:	f7f5 ffdd 	bl	8002da8 <__aeabi_ui2d>
 800cdee:	2200      	movs	r2, #0
 800cdf0:	4b38      	ldr	r3, [pc, #224]	; (800ced4 <BME280_T_Double+0x174>)
 800cdf2:	f7f4 fd55 	bl	80018a0 <__aeabi_ddiv>
 800cdf6:	0002      	movs	r2, r0
 800cdf8:	000b      	movs	r3, r1
 800cdfa:	0020      	movs	r0, r4
 800cdfc:	0029      	movs	r1, r5
 800cdfe:	f7f5 fbbd 	bl	800257c <__aeabi_dsub>
 800ce02:	0002      	movs	r2, r0
 800ce04:	000b      	movs	r3, r1
 800ce06:	0014      	movs	r4, r2
 800ce08:	001d      	movs	r5, r3
 800ce0a:	4b2f      	ldr	r3, [pc, #188]	; (800cec8 <BME280_T_Double+0x168>)
 800ce0c:	685b      	ldr	r3, [r3, #4]
 800ce0e:	0018      	movs	r0, r3
 800ce10:	f7f5 ffca 	bl	8002da8 <__aeabi_ui2d>
 800ce14:	2200      	movs	r2, #0
 800ce16:	2382      	movs	r3, #130	; 0x82
 800ce18:	05db      	lsls	r3, r3, #23
 800ce1a:	f7f4 fd41 	bl	80018a0 <__aeabi_ddiv>
 800ce1e:	0002      	movs	r2, r0
 800ce20:	000b      	movs	r3, r1
 800ce22:	603a      	str	r2, [r7, #0]
 800ce24:	607b      	str	r3, [r7, #4]
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	881b      	ldrh	r3, [r3, #0]
 800ce2a:	0018      	movs	r0, r3
 800ce2c:	f7f5 ffbc 	bl	8002da8 <__aeabi_ui2d>
 800ce30:	2200      	movs	r2, #0
 800ce32:	4b28      	ldr	r3, [pc, #160]	; (800ced4 <BME280_T_Double+0x174>)
 800ce34:	f7f4 fd34 	bl	80018a0 <__aeabi_ddiv>
 800ce38:	0002      	movs	r2, r0
 800ce3a:	000b      	movs	r3, r1
 800ce3c:	6838      	ldr	r0, [r7, #0]
 800ce3e:	6879      	ldr	r1, [r7, #4]
 800ce40:	f7f5 fb9c 	bl	800257c <__aeabi_dsub>
 800ce44:	0002      	movs	r2, r0
 800ce46:	000b      	movs	r3, r1
 800ce48:	0020      	movs	r0, r4
 800ce4a:	0029      	movs	r1, r5
 800ce4c:	f7f5 f92a 	bl	80020a4 <__aeabi_dmul>
 800ce50:	0002      	movs	r2, r0
 800ce52:	000b      	movs	r3, r1
 800ce54:	0014      	movs	r4, r2
 800ce56:	001d      	movs	r5, r3
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	2204      	movs	r2, #4
 800ce5c:	5e9b      	ldrsh	r3, [r3, r2]
 800ce5e:	0018      	movs	r0, r3
 800ce60:	f7f5 ff72 	bl	8002d48 <__aeabi_i2d>
 800ce64:	0002      	movs	r2, r0
 800ce66:	000b      	movs	r3, r1
 800ce68:	0020      	movs	r0, r4
 800ce6a:	0029      	movs	r1, r5
 800ce6c:	f7f5 f91a 	bl	80020a4 <__aeabi_dmul>
 800ce70:	0002      	movs	r2, r0
 800ce72:	000b      	movs	r3, r1
 800ce74:	61ba      	str	r2, [r7, #24]
 800ce76:	61fb      	str	r3, [r7, #28]

	t_fine =  (var1 + var2);
 800ce78:	69ba      	ldr	r2, [r7, #24]
 800ce7a:	69fb      	ldr	r3, [r7, #28]
 800ce7c:	6a38      	ldr	r0, [r7, #32]
 800ce7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ce80:	f7f4 f9d2 	bl	8001228 <__aeabi_dadd>
 800ce84:	0002      	movs	r2, r0
 800ce86:	000b      	movs	r3, r1
 800ce88:	0010      	movs	r0, r2
 800ce8a:	0019      	movs	r1, r3
 800ce8c:	f7f5 ff26 	bl	8002cdc <__aeabi_d2iz>
 800ce90:	0002      	movs	r2, r0
 800ce92:	4b11      	ldr	r3, [pc, #68]	; (800ced8 <BME280_T_Double+0x178>)
 800ce94:	601a      	str	r2, [r3, #0]
	t = (var1 + var2)/5120.0;
 800ce96:	69ba      	ldr	r2, [r7, #24]
 800ce98:	69fb      	ldr	r3, [r7, #28]
 800ce9a:	6a38      	ldr	r0, [r7, #32]
 800ce9c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ce9e:	f7f4 f9c3 	bl	8001228 <__aeabi_dadd>
 800cea2:	0002      	movs	r2, r0
 800cea4:	000b      	movs	r3, r1
 800cea6:	0010      	movs	r0, r2
 800cea8:	0019      	movs	r1, r3
 800ceaa:	2200      	movs	r2, #0
 800ceac:	4b0b      	ldr	r3, [pc, #44]	; (800cedc <BME280_T_Double+0x17c>)
 800ceae:	f7f4 fcf7 	bl	80018a0 <__aeabi_ddiv>
 800ceb2:	0002      	movs	r2, r0
 800ceb4:	000b      	movs	r3, r1
 800ceb6:	613a      	str	r2, [r7, #16]
 800ceb8:	617b      	str	r3, [r7, #20]

	return t;
 800ceba:	693a      	ldr	r2, [r7, #16]
 800cebc:	697b      	ldr	r3, [r7, #20]
}
 800cebe:	0010      	movs	r0, r2
 800cec0:	0019      	movs	r1, r3
 800cec2:	46bd      	mov	sp, r7
 800cec4:	b00a      	add	sp, #40	; 0x28
 800cec6:	bdb0      	pop	{r4, r5, r7, pc}
 800cec8:	20002740 	.word	0x20002740
 800cecc:	40d00000 	.word	0x40d00000
 800ced0:	40900000 	.word	0x40900000
 800ced4:	40c00000 	.word	0x40c00000
 800ced8:	20002734 	.word	0x20002734
 800cedc:	40b40000 	.word	0x40b40000

0800cee0 <BME280_P_Double>:

double BME280_P_Double(BME280_Calib_Data_struct *Calib_data)
{
 800cee0:	b5b0      	push	{r4, r5, r7, lr}
 800cee2:	b088      	sub	sp, #32
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	6078      	str	r0, [r7, #4]
//	BME280_Pressure(handle);
	double var1, var2, p;

	var1 = ((double)t_fine/2.0) - 64000.0;
 800cee8:	4bba      	ldr	r3, [pc, #744]	; (800d1d4 <BME280_P_Double+0x2f4>)
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	0018      	movs	r0, r3
 800ceee:	f7f5 ff2b 	bl	8002d48 <__aeabi_i2d>
 800cef2:	2200      	movs	r2, #0
 800cef4:	2380      	movs	r3, #128	; 0x80
 800cef6:	05db      	lsls	r3, r3, #23
 800cef8:	f7f4 fcd2 	bl	80018a0 <__aeabi_ddiv>
 800cefc:	0002      	movs	r2, r0
 800cefe:	000b      	movs	r3, r1
 800cf00:	0010      	movs	r0, r2
 800cf02:	0019      	movs	r1, r3
 800cf04:	2200      	movs	r2, #0
 800cf06:	4bb4      	ldr	r3, [pc, #720]	; (800d1d8 <BME280_P_Double+0x2f8>)
 800cf08:	f7f5 fb38 	bl	800257c <__aeabi_dsub>
 800cf0c:	0002      	movs	r2, r0
 800cf0e:	000b      	movs	r3, r1
 800cf10:	61ba      	str	r2, [r7, #24]
 800cf12:	61fb      	str	r3, [r7, #28]
	var2 = var1 * var1 * ((double) Calib_data->dig_P6) / 32768.0;
 800cf14:	69ba      	ldr	r2, [r7, #24]
 800cf16:	69fb      	ldr	r3, [r7, #28]
 800cf18:	69b8      	ldr	r0, [r7, #24]
 800cf1a:	69f9      	ldr	r1, [r7, #28]
 800cf1c:	f7f5 f8c2 	bl	80020a4 <__aeabi_dmul>
 800cf20:	0002      	movs	r2, r0
 800cf22:	000b      	movs	r3, r1
 800cf24:	0014      	movs	r4, r2
 800cf26:	001d      	movs	r5, r3
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2210      	movs	r2, #16
 800cf2c:	5e9b      	ldrsh	r3, [r3, r2]
 800cf2e:	0018      	movs	r0, r3
 800cf30:	f7f5 ff0a 	bl	8002d48 <__aeabi_i2d>
 800cf34:	0002      	movs	r2, r0
 800cf36:	000b      	movs	r3, r1
 800cf38:	0020      	movs	r0, r4
 800cf3a:	0029      	movs	r1, r5
 800cf3c:	f7f5 f8b2 	bl	80020a4 <__aeabi_dmul>
 800cf40:	0002      	movs	r2, r0
 800cf42:	000b      	movs	r3, r1
 800cf44:	0010      	movs	r0, r2
 800cf46:	0019      	movs	r1, r3
 800cf48:	2200      	movs	r2, #0
 800cf4a:	4ba4      	ldr	r3, [pc, #656]	; (800d1dc <BME280_P_Double+0x2fc>)
 800cf4c:	f7f4 fca8 	bl	80018a0 <__aeabi_ddiv>
 800cf50:	0002      	movs	r2, r0
 800cf52:	000b      	movs	r3, r1
 800cf54:	613a      	str	r2, [r7, #16]
 800cf56:	617b      	str	r3, [r7, #20]
	var2 = var2 + var1 + ((double) Calib_data->dig_P5) * 2.0;
 800cf58:	69ba      	ldr	r2, [r7, #24]
 800cf5a:	69fb      	ldr	r3, [r7, #28]
 800cf5c:	6938      	ldr	r0, [r7, #16]
 800cf5e:	6979      	ldr	r1, [r7, #20]
 800cf60:	f7f4 f962 	bl	8001228 <__aeabi_dadd>
 800cf64:	0002      	movs	r2, r0
 800cf66:	000b      	movs	r3, r1
 800cf68:	0014      	movs	r4, r2
 800cf6a:	001d      	movs	r5, r3
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	220e      	movs	r2, #14
 800cf70:	5e9b      	ldrsh	r3, [r3, r2]
 800cf72:	0018      	movs	r0, r3
 800cf74:	f7f5 fee8 	bl	8002d48 <__aeabi_i2d>
 800cf78:	0002      	movs	r2, r0
 800cf7a:	000b      	movs	r3, r1
 800cf7c:	f7f4 f954 	bl	8001228 <__aeabi_dadd>
 800cf80:	0002      	movs	r2, r0
 800cf82:	000b      	movs	r3, r1
 800cf84:	0020      	movs	r0, r4
 800cf86:	0029      	movs	r1, r5
 800cf88:	f7f4 f94e 	bl	8001228 <__aeabi_dadd>
 800cf8c:	0002      	movs	r2, r0
 800cf8e:	000b      	movs	r3, r1
 800cf90:	613a      	str	r2, [r7, #16]
 800cf92:	617b      	str	r3, [r7, #20]
	var2 = (var2/4.0) + (((double) Calib_data->dig_P4) * 65536.0);
 800cf94:	2200      	movs	r2, #0
 800cf96:	4b92      	ldr	r3, [pc, #584]	; (800d1e0 <BME280_P_Double+0x300>)
 800cf98:	6938      	ldr	r0, [r7, #16]
 800cf9a:	6979      	ldr	r1, [r7, #20]
 800cf9c:	f7f4 fc80 	bl	80018a0 <__aeabi_ddiv>
 800cfa0:	0002      	movs	r2, r0
 800cfa2:	000b      	movs	r3, r1
 800cfa4:	0014      	movs	r4, r2
 800cfa6:	001d      	movs	r5, r3
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	220c      	movs	r2, #12
 800cfac:	5e9b      	ldrsh	r3, [r3, r2]
 800cfae:	0018      	movs	r0, r3
 800cfb0:	f7f5 feca 	bl	8002d48 <__aeabi_i2d>
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	4b8b      	ldr	r3, [pc, #556]	; (800d1e4 <BME280_P_Double+0x304>)
 800cfb8:	f7f5 f874 	bl	80020a4 <__aeabi_dmul>
 800cfbc:	0002      	movs	r2, r0
 800cfbe:	000b      	movs	r3, r1
 800cfc0:	0020      	movs	r0, r4
 800cfc2:	0029      	movs	r1, r5
 800cfc4:	f7f4 f930 	bl	8001228 <__aeabi_dadd>
 800cfc8:	0002      	movs	r2, r0
 800cfca:	000b      	movs	r3, r1
 800cfcc:	613a      	str	r2, [r7, #16]
 800cfce:	617b      	str	r3, [r7, #20]
	var1 = (((double) Calib_data->dig_P3) * var1 * var1 / 524288.0 + ((double) Calib_data->dig_P2) * var1) / 524288.0;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	220a      	movs	r2, #10
 800cfd4:	5e9b      	ldrsh	r3, [r3, r2]
 800cfd6:	0018      	movs	r0, r3
 800cfd8:	f7f5 feb6 	bl	8002d48 <__aeabi_i2d>
 800cfdc:	69ba      	ldr	r2, [r7, #24]
 800cfde:	69fb      	ldr	r3, [r7, #28]
 800cfe0:	f7f5 f860 	bl	80020a4 <__aeabi_dmul>
 800cfe4:	0002      	movs	r2, r0
 800cfe6:	000b      	movs	r3, r1
 800cfe8:	0010      	movs	r0, r2
 800cfea:	0019      	movs	r1, r3
 800cfec:	69ba      	ldr	r2, [r7, #24]
 800cfee:	69fb      	ldr	r3, [r7, #28]
 800cff0:	f7f5 f858 	bl	80020a4 <__aeabi_dmul>
 800cff4:	0002      	movs	r2, r0
 800cff6:	000b      	movs	r3, r1
 800cff8:	0010      	movs	r0, r2
 800cffa:	0019      	movs	r1, r3
 800cffc:	2200      	movs	r2, #0
 800cffe:	4b7a      	ldr	r3, [pc, #488]	; (800d1e8 <BME280_P_Double+0x308>)
 800d000:	f7f4 fc4e 	bl	80018a0 <__aeabi_ddiv>
 800d004:	0002      	movs	r2, r0
 800d006:	000b      	movs	r3, r1
 800d008:	0014      	movs	r4, r2
 800d00a:	001d      	movs	r5, r3
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2208      	movs	r2, #8
 800d010:	5e9b      	ldrsh	r3, [r3, r2]
 800d012:	0018      	movs	r0, r3
 800d014:	f7f5 fe98 	bl	8002d48 <__aeabi_i2d>
 800d018:	69ba      	ldr	r2, [r7, #24]
 800d01a:	69fb      	ldr	r3, [r7, #28]
 800d01c:	f7f5 f842 	bl	80020a4 <__aeabi_dmul>
 800d020:	0002      	movs	r2, r0
 800d022:	000b      	movs	r3, r1
 800d024:	0020      	movs	r0, r4
 800d026:	0029      	movs	r1, r5
 800d028:	f7f4 f8fe 	bl	8001228 <__aeabi_dadd>
 800d02c:	0002      	movs	r2, r0
 800d02e:	000b      	movs	r3, r1
 800d030:	0010      	movs	r0, r2
 800d032:	0019      	movs	r1, r3
 800d034:	2200      	movs	r2, #0
 800d036:	4b6c      	ldr	r3, [pc, #432]	; (800d1e8 <BME280_P_Double+0x308>)
 800d038:	f7f4 fc32 	bl	80018a0 <__aeabi_ddiv>
 800d03c:	0002      	movs	r2, r0
 800d03e:	000b      	movs	r3, r1
 800d040:	61ba      	str	r2, [r7, #24]
 800d042:	61fb      	str	r3, [r7, #28]
	var1 = (1.0 + var1 / 32768.0)*((double) Calib_data->dig_P1);
 800d044:	2200      	movs	r2, #0
 800d046:	4b65      	ldr	r3, [pc, #404]	; (800d1dc <BME280_P_Double+0x2fc>)
 800d048:	69b8      	ldr	r0, [r7, #24]
 800d04a:	69f9      	ldr	r1, [r7, #28]
 800d04c:	f7f4 fc28 	bl	80018a0 <__aeabi_ddiv>
 800d050:	0002      	movs	r2, r0
 800d052:	000b      	movs	r3, r1
 800d054:	0010      	movs	r0, r2
 800d056:	0019      	movs	r1, r3
 800d058:	2200      	movs	r2, #0
 800d05a:	4b64      	ldr	r3, [pc, #400]	; (800d1ec <BME280_P_Double+0x30c>)
 800d05c:	f7f4 f8e4 	bl	8001228 <__aeabi_dadd>
 800d060:	0002      	movs	r2, r0
 800d062:	000b      	movs	r3, r1
 800d064:	0014      	movs	r4, r2
 800d066:	001d      	movs	r5, r3
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	88db      	ldrh	r3, [r3, #6]
 800d06c:	0018      	movs	r0, r3
 800d06e:	f7f5 fe9b 	bl	8002da8 <__aeabi_ui2d>
 800d072:	0002      	movs	r2, r0
 800d074:	000b      	movs	r3, r1
 800d076:	0020      	movs	r0, r4
 800d078:	0029      	movs	r1, r5
 800d07a:	f7f5 f813 	bl	80020a4 <__aeabi_dmul>
 800d07e:	0002      	movs	r2, r0
 800d080:	000b      	movs	r3, r1
 800d082:	61ba      	str	r2, [r7, #24]
 800d084:	61fb      	str	r3, [r7, #28]

	if (var1 == 0.0)
 800d086:	2200      	movs	r2, #0
 800d088:	2300      	movs	r3, #0
 800d08a:	69b8      	ldr	r0, [r7, #24]
 800d08c:	69f9      	ldr	r1, [r7, #28]
 800d08e:	f7f3 f9db 	bl	8000448 <__aeabi_dcmpeq>
 800d092:	1e03      	subs	r3, r0, #0
 800d094:	d002      	beq.n	800d09c <BME280_P_Double+0x1bc>
	{
		return 0; // avoid exception caused by division by zero
 800d096:	2200      	movs	r2, #0
 800d098:	2300      	movs	r3, #0
 800d09a:	e096      	b.n	800d1ca <BME280_P_Double+0x2ea>
	}

	p = 1048576.0 - (double) Pressure_Data.ADC_P;
 800d09c:	4b54      	ldr	r3, [pc, #336]	; (800d1f0 <BME280_P_Double+0x310>)
 800d09e:	685b      	ldr	r3, [r3, #4]
 800d0a0:	0018      	movs	r0, r3
 800d0a2:	f7f5 fe81 	bl	8002da8 <__aeabi_ui2d>
 800d0a6:	0002      	movs	r2, r0
 800d0a8:	000b      	movs	r3, r1
 800d0aa:	2000      	movs	r0, #0
 800d0ac:	4951      	ldr	r1, [pc, #324]	; (800d1f4 <BME280_P_Double+0x314>)
 800d0ae:	f7f5 fa65 	bl	800257c <__aeabi_dsub>
 800d0b2:	0002      	movs	r2, r0
 800d0b4:	000b      	movs	r3, r1
 800d0b6:	60ba      	str	r2, [r7, #8]
 800d0b8:	60fb      	str	r3, [r7, #12]
	p = (p - (var2 / 4096.0)) * 6250.0 / var1;
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	4b4e      	ldr	r3, [pc, #312]	; (800d1f8 <BME280_P_Double+0x318>)
 800d0be:	6938      	ldr	r0, [r7, #16]
 800d0c0:	6979      	ldr	r1, [r7, #20]
 800d0c2:	f7f4 fbed 	bl	80018a0 <__aeabi_ddiv>
 800d0c6:	0002      	movs	r2, r0
 800d0c8:	000b      	movs	r3, r1
 800d0ca:	68b8      	ldr	r0, [r7, #8]
 800d0cc:	68f9      	ldr	r1, [r7, #12]
 800d0ce:	f7f5 fa55 	bl	800257c <__aeabi_dsub>
 800d0d2:	0002      	movs	r2, r0
 800d0d4:	000b      	movs	r3, r1
 800d0d6:	0010      	movs	r0, r2
 800d0d8:	0019      	movs	r1, r3
 800d0da:	2200      	movs	r2, #0
 800d0dc:	4b47      	ldr	r3, [pc, #284]	; (800d1fc <BME280_P_Double+0x31c>)
 800d0de:	f7f4 ffe1 	bl	80020a4 <__aeabi_dmul>
 800d0e2:	0002      	movs	r2, r0
 800d0e4:	000b      	movs	r3, r1
 800d0e6:	0010      	movs	r0, r2
 800d0e8:	0019      	movs	r1, r3
 800d0ea:	69ba      	ldr	r2, [r7, #24]
 800d0ec:	69fb      	ldr	r3, [r7, #28]
 800d0ee:	f7f4 fbd7 	bl	80018a0 <__aeabi_ddiv>
 800d0f2:	0002      	movs	r2, r0
 800d0f4:	000b      	movs	r3, r1
 800d0f6:	60ba      	str	r2, [r7, #8]
 800d0f8:	60fb      	str	r3, [r7, #12]

	var1 = ((double) Calib_data->dig_P9) * p* p / 2147483648.0;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	2216      	movs	r2, #22
 800d0fe:	5e9b      	ldrsh	r3, [r3, r2]
 800d100:	0018      	movs	r0, r3
 800d102:	f7f5 fe21 	bl	8002d48 <__aeabi_i2d>
 800d106:	68ba      	ldr	r2, [r7, #8]
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	f7f4 ffcb 	bl	80020a4 <__aeabi_dmul>
 800d10e:	0002      	movs	r2, r0
 800d110:	000b      	movs	r3, r1
 800d112:	0010      	movs	r0, r2
 800d114:	0019      	movs	r1, r3
 800d116:	68ba      	ldr	r2, [r7, #8]
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	f7f4 ffc3 	bl	80020a4 <__aeabi_dmul>
 800d11e:	0002      	movs	r2, r0
 800d120:	000b      	movs	r3, r1
 800d122:	0010      	movs	r0, r2
 800d124:	0019      	movs	r1, r3
 800d126:	2200      	movs	r2, #0
 800d128:	4b35      	ldr	r3, [pc, #212]	; (800d200 <BME280_P_Double+0x320>)
 800d12a:	f7f4 fbb9 	bl	80018a0 <__aeabi_ddiv>
 800d12e:	0002      	movs	r2, r0
 800d130:	000b      	movs	r3, r1
 800d132:	61ba      	str	r2, [r7, #24]
 800d134:	61fb      	str	r3, [r7, #28]
	var2 = p * ((double) Calib_data->dig_P8) / 32768.0;
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	2214      	movs	r2, #20
 800d13a:	5e9b      	ldrsh	r3, [r3, r2]
 800d13c:	0018      	movs	r0, r3
 800d13e:	f7f5 fe03 	bl	8002d48 <__aeabi_i2d>
 800d142:	68ba      	ldr	r2, [r7, #8]
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	f7f4 ffad 	bl	80020a4 <__aeabi_dmul>
 800d14a:	0002      	movs	r2, r0
 800d14c:	000b      	movs	r3, r1
 800d14e:	0010      	movs	r0, r2
 800d150:	0019      	movs	r1, r3
 800d152:	2200      	movs	r2, #0
 800d154:	4b21      	ldr	r3, [pc, #132]	; (800d1dc <BME280_P_Double+0x2fc>)
 800d156:	f7f4 fba3 	bl	80018a0 <__aeabi_ddiv>
 800d15a:	0002      	movs	r2, r0
 800d15c:	000b      	movs	r3, r1
 800d15e:	613a      	str	r2, [r7, #16]
 800d160:	617b      	str	r3, [r7, #20]

	p = p + (var1 + var2 + ((double) Calib_data->dig_P7)) / 16.0;
 800d162:	693a      	ldr	r2, [r7, #16]
 800d164:	697b      	ldr	r3, [r7, #20]
 800d166:	69b8      	ldr	r0, [r7, #24]
 800d168:	69f9      	ldr	r1, [r7, #28]
 800d16a:	f7f4 f85d 	bl	8001228 <__aeabi_dadd>
 800d16e:	0002      	movs	r2, r0
 800d170:	000b      	movs	r3, r1
 800d172:	0014      	movs	r4, r2
 800d174:	001d      	movs	r5, r3
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	2212      	movs	r2, #18
 800d17a:	5e9b      	ldrsh	r3, [r3, r2]
 800d17c:	0018      	movs	r0, r3
 800d17e:	f7f5 fde3 	bl	8002d48 <__aeabi_i2d>
 800d182:	0002      	movs	r2, r0
 800d184:	000b      	movs	r3, r1
 800d186:	0020      	movs	r0, r4
 800d188:	0029      	movs	r1, r5
 800d18a:	f7f4 f84d 	bl	8001228 <__aeabi_dadd>
 800d18e:	0002      	movs	r2, r0
 800d190:	000b      	movs	r3, r1
 800d192:	0010      	movs	r0, r2
 800d194:	0019      	movs	r1, r3
 800d196:	2200      	movs	r2, #0
 800d198:	4b1a      	ldr	r3, [pc, #104]	; (800d204 <BME280_P_Double+0x324>)
 800d19a:	f7f4 fb81 	bl	80018a0 <__aeabi_ddiv>
 800d19e:	0002      	movs	r2, r0
 800d1a0:	000b      	movs	r3, r1
 800d1a2:	68b8      	ldr	r0, [r7, #8]
 800d1a4:	68f9      	ldr	r1, [r7, #12]
 800d1a6:	f7f4 f83f 	bl	8001228 <__aeabi_dadd>
 800d1aa:	0002      	movs	r2, r0
 800d1ac:	000b      	movs	r3, r1
 800d1ae:	60ba      	str	r2, [r7, #8]
 800d1b0:	60fb      	str	r3, [r7, #12]
	p = (p/1000);
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	4b14      	ldr	r3, [pc, #80]	; (800d208 <BME280_P_Double+0x328>)
 800d1b6:	68b8      	ldr	r0, [r7, #8]
 800d1b8:	68f9      	ldr	r1, [r7, #12]
 800d1ba:	f7f4 fb71 	bl	80018a0 <__aeabi_ddiv>
 800d1be:	0002      	movs	r2, r0
 800d1c0:	000b      	movs	r3, r1
 800d1c2:	60ba      	str	r2, [r7, #8]
 800d1c4:	60fb      	str	r3, [r7, #12]

	return p;
 800d1c6:	68ba      	ldr	r2, [r7, #8]
 800d1c8:	68fb      	ldr	r3, [r7, #12]
}
 800d1ca:	0010      	movs	r0, r2
 800d1cc:	0019      	movs	r1, r3
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	b008      	add	sp, #32
 800d1d2:	bdb0      	pop	{r4, r5, r7, pc}
 800d1d4:	20002734 	.word	0x20002734
 800d1d8:	40ef4000 	.word	0x40ef4000
 800d1dc:	40e00000 	.word	0x40e00000
 800d1e0:	40100000 	.word	0x40100000
 800d1e4:	40f00000 	.word	0x40f00000
 800d1e8:	41200000 	.word	0x41200000
 800d1ec:	3ff00000 	.word	0x3ff00000
 800d1f0:	20002738 	.word	0x20002738
 800d1f4:	41300000 	.word	0x41300000
 800d1f8:	40b00000 	.word	0x40b00000
 800d1fc:	40b86a00 	.word	0x40b86a00
 800d200:	41e00000 	.word	0x41e00000
 800d204:	40300000 	.word	0x40300000
 800d208:	408f4000 	.word	0x408f4000

0800d20c <BME280_H_Double>:

double BME280_H_Double(BME280_Calib_Data_struct *Calib_data)
{
 800d20c:	b5b0      	push	{r4, r5, r7, lr}
 800d20e:	b088      	sub	sp, #32
 800d210:	af00      	add	r7, sp, #0
 800d212:	6178      	str	r0, [r7, #20]
//	BME280_Humidity(handle);
	long double var_H;

	var_H = (((double) t_fine) - 76800.0);
 800d214:	4b6f      	ldr	r3, [pc, #444]	; (800d3d4 <BME280_H_Double+0x1c8>)
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	0018      	movs	r0, r3
 800d21a:	f7f5 fd95 	bl	8002d48 <__aeabi_i2d>
 800d21e:	2200      	movs	r2, #0
 800d220:	4b6d      	ldr	r3, [pc, #436]	; (800d3d8 <BME280_H_Double+0x1cc>)
 800d222:	f7f5 f9ab 	bl	800257c <__aeabi_dsub>
 800d226:	0002      	movs	r2, r0
 800d228:	000b      	movs	r3, r1
 800d22a:	61ba      	str	r2, [r7, #24]
 800d22c:	61fb      	str	r3, [r7, #28]
	var_H = (((double) Humidity_Data.ADC_H) - (((double)Calib_data->dig_H4)*64.0 + ((double)Calib_data->dig_H5)/16384.0*var_H)) *
 800d22e:	4b6b      	ldr	r3, [pc, #428]	; (800d3dc <BME280_H_Double+0x1d0>)
 800d230:	685b      	ldr	r3, [r3, #4]
 800d232:	0018      	movs	r0, r3
 800d234:	f7f5 fdb8 	bl	8002da8 <__aeabi_ui2d>
 800d238:	0004      	movs	r4, r0
 800d23a:	000d      	movs	r5, r1
 800d23c:	697b      	ldr	r3, [r7, #20]
 800d23e:	221e      	movs	r2, #30
 800d240:	5e9b      	ldrsh	r3, [r3, r2]
 800d242:	0018      	movs	r0, r3
 800d244:	f7f5 fd80 	bl	8002d48 <__aeabi_i2d>
 800d248:	2200      	movs	r2, #0
 800d24a:	4b65      	ldr	r3, [pc, #404]	; (800d3e0 <BME280_H_Double+0x1d4>)
 800d24c:	f7f4 ff2a 	bl	80020a4 <__aeabi_dmul>
 800d250:	0002      	movs	r2, r0
 800d252:	000b      	movs	r3, r1
 800d254:	60ba      	str	r2, [r7, #8]
 800d256:	60fb      	str	r3, [r7, #12]
 800d258:	697b      	ldr	r3, [r7, #20]
 800d25a:	2120      	movs	r1, #32
 800d25c:	5e5b      	ldrsh	r3, [r3, r1]
 800d25e:	0018      	movs	r0, r3
 800d260:	f7f5 fd72 	bl	8002d48 <__aeabi_i2d>
 800d264:	2200      	movs	r2, #0
 800d266:	4b5f      	ldr	r3, [pc, #380]	; (800d3e4 <BME280_H_Double+0x1d8>)
 800d268:	f7f4 fb1a 	bl	80018a0 <__aeabi_ddiv>
 800d26c:	0002      	movs	r2, r0
 800d26e:	000b      	movs	r3, r1
 800d270:	0010      	movs	r0, r2
 800d272:	0019      	movs	r1, r3
 800d274:	69ba      	ldr	r2, [r7, #24]
 800d276:	69fb      	ldr	r3, [r7, #28]
 800d278:	f7f4 ff14 	bl	80020a4 <__aeabi_dmul>
 800d27c:	0002      	movs	r2, r0
 800d27e:	000b      	movs	r3, r1
 800d280:	68b8      	ldr	r0, [r7, #8]
 800d282:	68f9      	ldr	r1, [r7, #12]
 800d284:	f7f3 ffd0 	bl	8001228 <__aeabi_dadd>
 800d288:	0002      	movs	r2, r0
 800d28a:	000b      	movs	r3, r1
 800d28c:	0020      	movs	r0, r4
 800d28e:	0029      	movs	r1, r5
 800d290:	f7f5 f974 	bl	800257c <__aeabi_dsub>
 800d294:	0002      	movs	r2, r0
 800d296:	000b      	movs	r3, r1
 800d298:	0014      	movs	r4, r2
 800d29a:	001d      	movs	r5, r3
			(((double) Calib_data->dig_H2)/65536.0 * (1.0 + ((double) Calib_data->dig_H6) / 67108864.0*var_H * (1.0 + ((double) Calib_data->dig_H3)/67108864.0*var_H)));
 800d29c:	697b      	ldr	r3, [r7, #20]
 800d29e:	221a      	movs	r2, #26
 800d2a0:	5e9b      	ldrsh	r3, [r3, r2]
 800d2a2:	0018      	movs	r0, r3
 800d2a4:	f7f5 fd50 	bl	8002d48 <__aeabi_i2d>
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	4b4f      	ldr	r3, [pc, #316]	; (800d3e8 <BME280_H_Double+0x1dc>)
 800d2ac:	f7f4 faf8 	bl	80018a0 <__aeabi_ddiv>
 800d2b0:	0002      	movs	r2, r0
 800d2b2:	000b      	movs	r3, r1
 800d2b4:	60ba      	str	r2, [r7, #8]
 800d2b6:	60fb      	str	r3, [r7, #12]
 800d2b8:	697b      	ldr	r3, [r7, #20]
 800d2ba:	2222      	movs	r2, #34	; 0x22
 800d2bc:	569b      	ldrsb	r3, [r3, r2]
 800d2be:	0018      	movs	r0, r3
 800d2c0:	f7f5 fd42 	bl	8002d48 <__aeabi_i2d>
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	4b49      	ldr	r3, [pc, #292]	; (800d3ec <BME280_H_Double+0x1e0>)
 800d2c8:	f7f4 faea 	bl	80018a0 <__aeabi_ddiv>
 800d2cc:	0002      	movs	r2, r0
 800d2ce:	000b      	movs	r3, r1
 800d2d0:	0010      	movs	r0, r2
 800d2d2:	0019      	movs	r1, r3
 800d2d4:	69ba      	ldr	r2, [r7, #24]
 800d2d6:	69fb      	ldr	r3, [r7, #28]
 800d2d8:	f7f4 fee4 	bl	80020a4 <__aeabi_dmul>
 800d2dc:	0002      	movs	r2, r0
 800d2de:	000b      	movs	r3, r1
 800d2e0:	603a      	str	r2, [r7, #0]
 800d2e2:	607b      	str	r3, [r7, #4]
 800d2e4:	697b      	ldr	r3, [r7, #20]
 800d2e6:	7f1b      	ldrb	r3, [r3, #28]
 800d2e8:	0018      	movs	r0, r3
 800d2ea:	f7f5 fd5d 	bl	8002da8 <__aeabi_ui2d>
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	4b3e      	ldr	r3, [pc, #248]	; (800d3ec <BME280_H_Double+0x1e0>)
 800d2f2:	f7f4 fad5 	bl	80018a0 <__aeabi_ddiv>
 800d2f6:	0002      	movs	r2, r0
 800d2f8:	000b      	movs	r3, r1
 800d2fa:	0010      	movs	r0, r2
 800d2fc:	0019      	movs	r1, r3
 800d2fe:	69ba      	ldr	r2, [r7, #24]
 800d300:	69fb      	ldr	r3, [r7, #28]
 800d302:	f7f4 fecf 	bl	80020a4 <__aeabi_dmul>
 800d306:	0002      	movs	r2, r0
 800d308:	000b      	movs	r3, r1
 800d30a:	0010      	movs	r0, r2
 800d30c:	0019      	movs	r1, r3
 800d30e:	2200      	movs	r2, #0
 800d310:	4b37      	ldr	r3, [pc, #220]	; (800d3f0 <BME280_H_Double+0x1e4>)
 800d312:	f7f3 ff89 	bl	8001228 <__aeabi_dadd>
 800d316:	0002      	movs	r2, r0
 800d318:	000b      	movs	r3, r1
 800d31a:	6838      	ldr	r0, [r7, #0]
 800d31c:	6879      	ldr	r1, [r7, #4]
 800d31e:	f7f4 fec1 	bl	80020a4 <__aeabi_dmul>
 800d322:	0002      	movs	r2, r0
 800d324:	000b      	movs	r3, r1
 800d326:	0010      	movs	r0, r2
 800d328:	0019      	movs	r1, r3
 800d32a:	2200      	movs	r2, #0
 800d32c:	4b30      	ldr	r3, [pc, #192]	; (800d3f0 <BME280_H_Double+0x1e4>)
 800d32e:	f7f3 ff7b 	bl	8001228 <__aeabi_dadd>
 800d332:	0002      	movs	r2, r0
 800d334:	000b      	movs	r3, r1
 800d336:	68b8      	ldr	r0, [r7, #8]
 800d338:	68f9      	ldr	r1, [r7, #12]
 800d33a:	f7f4 feb3 	bl	80020a4 <__aeabi_dmul>
 800d33e:	0002      	movs	r2, r0
 800d340:	000b      	movs	r3, r1
	var_H = (((double) Humidity_Data.ADC_H) - (((double)Calib_data->dig_H4)*64.0 + ((double)Calib_data->dig_H5)/16384.0*var_H)) *
 800d342:	0020      	movs	r0, r4
 800d344:	0029      	movs	r1, r5
 800d346:	f7f4 fead 	bl	80020a4 <__aeabi_dmul>
 800d34a:	0002      	movs	r2, r0
 800d34c:	000b      	movs	r3, r1
 800d34e:	61ba      	str	r2, [r7, #24]
 800d350:	61fb      	str	r3, [r7, #28]
	var_H *= (1.0 - ((double)Calib_data->dig_H1)*var_H/524288.0);
 800d352:	697b      	ldr	r3, [r7, #20]
 800d354:	7e1b      	ldrb	r3, [r3, #24]
 800d356:	0018      	movs	r0, r3
 800d358:	f7f5 fd26 	bl	8002da8 <__aeabi_ui2d>
 800d35c:	69ba      	ldr	r2, [r7, #24]
 800d35e:	69fb      	ldr	r3, [r7, #28]
 800d360:	f7f4 fea0 	bl	80020a4 <__aeabi_dmul>
 800d364:	0002      	movs	r2, r0
 800d366:	000b      	movs	r3, r1
 800d368:	0010      	movs	r0, r2
 800d36a:	0019      	movs	r1, r3
 800d36c:	2200      	movs	r2, #0
 800d36e:	4b21      	ldr	r3, [pc, #132]	; (800d3f4 <BME280_H_Double+0x1e8>)
 800d370:	f7f4 fa96 	bl	80018a0 <__aeabi_ddiv>
 800d374:	0002      	movs	r2, r0
 800d376:	000b      	movs	r3, r1
 800d378:	2000      	movs	r0, #0
 800d37a:	491d      	ldr	r1, [pc, #116]	; (800d3f0 <BME280_H_Double+0x1e4>)
 800d37c:	f7f5 f8fe 	bl	800257c <__aeabi_dsub>
 800d380:	0002      	movs	r2, r0
 800d382:	000b      	movs	r3, r1
 800d384:	69b8      	ldr	r0, [r7, #24]
 800d386:	69f9      	ldr	r1, [r7, #28]
 800d388:	f7f4 fe8c 	bl	80020a4 <__aeabi_dmul>
 800d38c:	0002      	movs	r2, r0
 800d38e:	000b      	movs	r3, r1
 800d390:	61ba      	str	r2, [r7, #24]
 800d392:	61fb      	str	r3, [r7, #28]

	if (var_H > 100.0){
 800d394:	2200      	movs	r2, #0
 800d396:	4b18      	ldr	r3, [pc, #96]	; (800d3f8 <BME280_H_Double+0x1ec>)
 800d398:	69b8      	ldr	r0, [r7, #24]
 800d39a:	69f9      	ldr	r1, [r7, #28]
 800d39c:	f7f3 f86e 	bl	800047c <__aeabi_dcmpgt>
 800d3a0:	1e03      	subs	r3, r0, #0
 800d3a2:	d004      	beq.n	800d3ae <BME280_H_Double+0x1a2>
		var_H = 100.0;
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	4b14      	ldr	r3, [pc, #80]	; (800d3f8 <BME280_H_Double+0x1ec>)
 800d3a8:	61ba      	str	r2, [r7, #24]
 800d3aa:	61fb      	str	r3, [r7, #28]
 800d3ac:	e00b      	b.n	800d3c6 <BME280_H_Double+0x1ba>
	}
	else if (var_H < 0.0){
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	69b8      	ldr	r0, [r7, #24]
 800d3b4:	69f9      	ldr	r1, [r7, #28]
 800d3b6:	f7f3 f84d 	bl	8000454 <__aeabi_dcmplt>
 800d3ba:	1e03      	subs	r3, r0, #0
 800d3bc:	d003      	beq.n	800d3c6 <BME280_H_Double+0x1ba>
		var_H = 0.0;
 800d3be:	2200      	movs	r2, #0
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	61ba      	str	r2, [r7, #24]
 800d3c4:	61fb      	str	r3, [r7, #28]
	}

	return var_H;
 800d3c6:	69ba      	ldr	r2, [r7, #24]
 800d3c8:	69fb      	ldr	r3, [r7, #28]
}
 800d3ca:	0010      	movs	r0, r2
 800d3cc:	0019      	movs	r1, r3
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	b008      	add	sp, #32
 800d3d2:	bdb0      	pop	{r4, r5, r7, pc}
 800d3d4:	20002734 	.word	0x20002734
 800d3d8:	40f2c000 	.word	0x40f2c000
 800d3dc:	20002748 	.word	0x20002748
 800d3e0:	40500000 	.word	0x40500000
 800d3e4:	40d00000 	.word	0x40d00000
 800d3e8:	40f00000 	.word	0x40f00000
 800d3ec:	41900000 	.word	0x41900000
 800d3f0:	3ff00000 	.word	0x3ff00000
 800d3f4:	41200000 	.word	0x41200000
 800d3f8:	40590000 	.word	0x40590000

0800d3fc <BME280_Altitude_Double>:


double BME280_Altitude_Double(double Pressure, double Pressure_ref)
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b086      	sub	sp, #24
 800d400:	af00      	add	r7, sp, #0
 800d402:	60b8      	str	r0, [r7, #8]
 800d404:	60f9      	str	r1, [r7, #12]
 800d406:	603a      	str	r2, [r7, #0]
 800d408:	607b      	str	r3, [r7, #4]
	long double var1;
	var1 = pow(Pressure/Pressure_ref, 1/5.255);
 800d40a:	683a      	ldr	r2, [r7, #0]
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	68b8      	ldr	r0, [r7, #8]
 800d410:	68f9      	ldr	r1, [r7, #12]
 800d412:	f7f4 fa45 	bl	80018a0 <__aeabi_ddiv>
 800d416:	0002      	movs	r2, r0
 800d418:	000b      	movs	r3, r1
 800d41a:	0010      	movs	r0, r2
 800d41c:	0019      	movs	r1, r3
 800d41e:	4a0e      	ldr	r2, [pc, #56]	; (800d458 <BME280_Altitude_Double+0x5c>)
 800d420:	4b0e      	ldr	r3, [pc, #56]	; (800d45c <BME280_Altitude_Double+0x60>)
 800d422:	f004 f85d 	bl	80114e0 <pow>
 800d426:	0002      	movs	r2, r0
 800d428:	000b      	movs	r3, r1
 800d42a:	613a      	str	r2, [r7, #16]
 800d42c:	617b      	str	r3, [r7, #20]
	return 44330*(1-var1);
 800d42e:	693a      	ldr	r2, [r7, #16]
 800d430:	697b      	ldr	r3, [r7, #20]
 800d432:	2000      	movs	r0, #0
 800d434:	490a      	ldr	r1, [pc, #40]	; (800d460 <BME280_Altitude_Double+0x64>)
 800d436:	f7f5 f8a1 	bl	800257c <__aeabi_dsub>
 800d43a:	0002      	movs	r2, r0
 800d43c:	000b      	movs	r3, r1
 800d43e:	0010      	movs	r0, r2
 800d440:	0019      	movs	r1, r3
 800d442:	2200      	movs	r2, #0
 800d444:	4b07      	ldr	r3, [pc, #28]	; (800d464 <BME280_Altitude_Double+0x68>)
 800d446:	f7f4 fe2d 	bl	80020a4 <__aeabi_dmul>
 800d44a:	0002      	movs	r2, r0
 800d44c:	000b      	movs	r3, r1
}
 800d44e:	0010      	movs	r0, r2
 800d450:	0019      	movs	r1, r3
 800d452:	46bd      	mov	sp, r7
 800d454:	b006      	add	sp, #24
 800d456:	bd80      	pop	{r7, pc}
 800d458:	ccd9456c 	.word	0xccd9456c
 800d45c:	3fc85b95 	.word	0x3fc85b95
 800d460:	3ff00000 	.word	0x3ff00000
 800d464:	40e5a540 	.word	0x40e5a540

0800d468 <MPU6050_Init>:
int16_t Temperature_raw;



HAL_StatusTypeDef MPU6050_Init(I2C_HandleTypeDef handle, uint16_t Timeout)
{
 800d468:	b084      	sub	sp, #16
 800d46a:	b5b0      	push	{r4, r5, r7, lr}
 800d46c:	b086      	sub	sp, #24
 800d46e:	af04      	add	r7, sp, #16
 800d470:	2518      	movs	r5, #24
 800d472:	197c      	adds	r4, r7, r5
 800d474:	6020      	str	r0, [r4, #0]
 800d476:	6061      	str	r1, [r4, #4]
 800d478:	60a2      	str	r2, [r4, #8]
 800d47a:	60e3      	str	r3, [r4, #12]
	HAL_StatusTypeDef status;
	uint8_t data;

	// Config register complete reset (everything to 0, except sleep enable and ID)
	data = 0x80;
 800d47c:	1dbb      	adds	r3, r7, #6
 800d47e:	2280      	movs	r2, #128	; 0x80
 800d480:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Write(&handle, MPU6050_Address, MPU6050_PWR_MGMT_1, 1, &data, 1, Timeout);
 800d482:	234c      	movs	r3, #76	; 0x4c
 800d484:	195b      	adds	r3, r3, r5
 800d486:	19db      	adds	r3, r3, r7
 800d488:	881b      	ldrh	r3, [r3, #0]
 800d48a:	1dfc      	adds	r4, r7, #7
 800d48c:	1978      	adds	r0, r7, r5
 800d48e:	9302      	str	r3, [sp, #8]
 800d490:	2301      	movs	r3, #1
 800d492:	9301      	str	r3, [sp, #4]
 800d494:	1dbb      	adds	r3, r7, #6
 800d496:	9300      	str	r3, [sp, #0]
 800d498:	2301      	movs	r3, #1
 800d49a:	226b      	movs	r2, #107	; 0x6b
 800d49c:	21d0      	movs	r1, #208	; 0xd0
 800d49e:	f7f7 fc0b 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800d4a2:	0003      	movs	r3, r0
 800d4a4:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK)
 800d4a6:	1dfb      	adds	r3, r7, #7
 800d4a8:	781b      	ldrb	r3, [r3, #0]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d002      	beq.n	800d4b4 <MPU6050_Init+0x4c>
		return status;
 800d4ae:	1dfb      	adds	r3, r7, #7
 800d4b0:	781b      	ldrb	r3, [r3, #0]
 800d4b2:	e091      	b.n	800d5d8 <MPU6050_Init+0x170>
	HAL_Delay(100);
 800d4b4:	2064      	movs	r0, #100	; 0x64
 800d4b6:	f7f7 f825 	bl	8004504 <HAL_Delay>

	// Signal path and sensor reg reset
	data = 0x01;
 800d4ba:	1dbb      	adds	r3, r7, #6
 800d4bc:	2201      	movs	r2, #1
 800d4be:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Write(&handle, MPU6050_Address, MPU6050_USER_CTRL, 1, &data, 1, Timeout);
 800d4c0:	234c      	movs	r3, #76	; 0x4c
 800d4c2:	2218      	movs	r2, #24
 800d4c4:	189b      	adds	r3, r3, r2
 800d4c6:	19db      	adds	r3, r3, r7
 800d4c8:	881b      	ldrh	r3, [r3, #0]
 800d4ca:	1dfc      	adds	r4, r7, #7
 800d4cc:	18b8      	adds	r0, r7, r2
 800d4ce:	9302      	str	r3, [sp, #8]
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	9301      	str	r3, [sp, #4]
 800d4d4:	1dbb      	adds	r3, r7, #6
 800d4d6:	9300      	str	r3, [sp, #0]
 800d4d8:	2301      	movs	r3, #1
 800d4da:	226a      	movs	r2, #106	; 0x6a
 800d4dc:	21d0      	movs	r1, #208	; 0xd0
 800d4de:	f7f7 fbeb 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800d4e2:	0003      	movs	r3, r0
 800d4e4:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK)
 800d4e6:	1dfb      	adds	r3, r7, #7
 800d4e8:	781b      	ldrb	r3, [r3, #0]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d002      	beq.n	800d4f4 <MPU6050_Init+0x8c>
		return status;
 800d4ee:	1dfb      	adds	r3, r7, #7
 800d4f0:	781b      	ldrb	r3, [r3, #0]
 800d4f2:	e071      	b.n	800d5d8 <MPU6050_Init+0x170>
	HAL_Delay(100);
 800d4f4:	2064      	movs	r0, #100	; 0x64
 800d4f6:	f7f7 f805 	bl	8004504 <HAL_Delay>

	// Wake-up and change clock source to gyro_X reference
	data = 0x01;
 800d4fa:	1dbb      	adds	r3, r7, #6
 800d4fc:	2201      	movs	r2, #1
 800d4fe:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Write(&handle, MPU6050_Address, MPU6050_PWR_MGMT_1, 1, &data, 1, Timeout);
 800d500:	234c      	movs	r3, #76	; 0x4c
 800d502:	2218      	movs	r2, #24
 800d504:	189b      	adds	r3, r3, r2
 800d506:	19db      	adds	r3, r3, r7
 800d508:	881b      	ldrh	r3, [r3, #0]
 800d50a:	1dfc      	adds	r4, r7, #7
 800d50c:	18b8      	adds	r0, r7, r2
 800d50e:	9302      	str	r3, [sp, #8]
 800d510:	2301      	movs	r3, #1
 800d512:	9301      	str	r3, [sp, #4]
 800d514:	1dbb      	adds	r3, r7, #6
 800d516:	9300      	str	r3, [sp, #0]
 800d518:	2301      	movs	r3, #1
 800d51a:	226b      	movs	r2, #107	; 0x6b
 800d51c:	21d0      	movs	r1, #208	; 0xd0
 800d51e:	f7f7 fbcb 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800d522:	0003      	movs	r3, r0
 800d524:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK)
 800d526:	1dfb      	adds	r3, r7, #7
 800d528:	781b      	ldrb	r3, [r3, #0]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d002      	beq.n	800d534 <MPU6050_Init+0xcc>
		return status;
 800d52e:	1dfb      	adds	r3, r7, #7
 800d530:	781b      	ldrb	r3, [r3, #0]
 800d532:	e051      	b.n	800d5d8 <MPU6050_Init+0x170>

	// Set accelerometer range to  4g
	data = 0x08;
 800d534:	1dbb      	adds	r3, r7, #6
 800d536:	2208      	movs	r2, #8
 800d538:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Write(&handle, MPU6050_Address, MPU6050_ACCEL_CONFIG, 1, &data, 1, Timeout);
 800d53a:	234c      	movs	r3, #76	; 0x4c
 800d53c:	2218      	movs	r2, #24
 800d53e:	189b      	adds	r3, r3, r2
 800d540:	19db      	adds	r3, r3, r7
 800d542:	881b      	ldrh	r3, [r3, #0]
 800d544:	1dfc      	adds	r4, r7, #7
 800d546:	18b8      	adds	r0, r7, r2
 800d548:	9302      	str	r3, [sp, #8]
 800d54a:	2301      	movs	r3, #1
 800d54c:	9301      	str	r3, [sp, #4]
 800d54e:	1dbb      	adds	r3, r7, #6
 800d550:	9300      	str	r3, [sp, #0]
 800d552:	2301      	movs	r3, #1
 800d554:	221c      	movs	r2, #28
 800d556:	21d0      	movs	r1, #208	; 0xd0
 800d558:	f7f7 fbae 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800d55c:	0003      	movs	r3, r0
 800d55e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK)
 800d560:	1dfb      	adds	r3, r7, #7
 800d562:	781b      	ldrb	r3, [r3, #0]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d002      	beq.n	800d56e <MPU6050_Init+0x106>
		return status;
 800d568:	1dfb      	adds	r3, r7, #7
 800d56a:	781b      	ldrb	r3, [r3, #0]
 800d56c:	e034      	b.n	800d5d8 <MPU6050_Init+0x170>

	// Set gyroscope range to  500/s
	data = 0x08;
 800d56e:	1dbb      	adds	r3, r7, #6
 800d570:	2208      	movs	r2, #8
 800d572:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Write(&handle, MPU6050_Address, MPU6050_GYRO_CONFIG, 1, &data, 1, Timeout);
 800d574:	234c      	movs	r3, #76	; 0x4c
 800d576:	2218      	movs	r2, #24
 800d578:	189b      	adds	r3, r3, r2
 800d57a:	19db      	adds	r3, r3, r7
 800d57c:	881b      	ldrh	r3, [r3, #0]
 800d57e:	1dfc      	adds	r4, r7, #7
 800d580:	18b8      	adds	r0, r7, r2
 800d582:	9302      	str	r3, [sp, #8]
 800d584:	2301      	movs	r3, #1
 800d586:	9301      	str	r3, [sp, #4]
 800d588:	1dbb      	adds	r3, r7, #6
 800d58a:	9300      	str	r3, [sp, #0]
 800d58c:	2301      	movs	r3, #1
 800d58e:	221b      	movs	r2, #27
 800d590:	21d0      	movs	r1, #208	; 0xd0
 800d592:	f7f7 fb91 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800d596:	0003      	movs	r3, r0
 800d598:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK)
 800d59a:	1dfb      	adds	r3, r7, #7
 800d59c:	781b      	ldrb	r3, [r3, #0]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d002      	beq.n	800d5a8 <MPU6050_Init+0x140>
		return status;
 800d5a2:	1dfb      	adds	r3, r7, #7
 800d5a4:	781b      	ldrb	r3, [r3, #0]
 800d5a6:	e017      	b.n	800d5d8 <MPU6050_Init+0x170>

	// Set sample rate to 8kHz/(1+19)=400Hz
	data = 0x13;
 800d5a8:	1dbb      	adds	r3, r7, #6
 800d5aa:	2213      	movs	r2, #19
 800d5ac:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Write(&handle, MPU6050_Address, MPU6050_SMPLRT_DIV, 1, &data, 1, Timeout);
 800d5ae:	234c      	movs	r3, #76	; 0x4c
 800d5b0:	2218      	movs	r2, #24
 800d5b2:	189b      	adds	r3, r3, r2
 800d5b4:	19db      	adds	r3, r3, r7
 800d5b6:	881b      	ldrh	r3, [r3, #0]
 800d5b8:	1dfc      	adds	r4, r7, #7
 800d5ba:	18b8      	adds	r0, r7, r2
 800d5bc:	9302      	str	r3, [sp, #8]
 800d5be:	2301      	movs	r3, #1
 800d5c0:	9301      	str	r3, [sp, #4]
 800d5c2:	1dbb      	adds	r3, r7, #6
 800d5c4:	9300      	str	r3, [sp, #0]
 800d5c6:	2301      	movs	r3, #1
 800d5c8:	2219      	movs	r2, #25
 800d5ca:	21d0      	movs	r1, #208	; 0xd0
 800d5cc:	f7f7 fb74 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800d5d0:	0003      	movs	r3, r0
 800d5d2:	7023      	strb	r3, [r4, #0]
	return status;
 800d5d4:	1dfb      	adds	r3, r7, #7
 800d5d6:	781b      	ldrb	r3, [r3, #0]
}
 800d5d8:	0018      	movs	r0, r3
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	b002      	add	sp, #8
 800d5de:	bcb0      	pop	{r4, r5, r7}
 800d5e0:	bc08      	pop	{r3}
 800d5e2:	b004      	add	sp, #16
 800d5e4:	4718      	bx	r3

0800d5e6 <MPU6050_read_ID>:



HAL_StatusTypeDef MPU6050_read_ID(I2C_HandleTypeDef handle, uint8_t *ptr_ID, uint16_t Timeout)
{
 800d5e6:	b084      	sub	sp, #16
 800d5e8:	b5b0      	push	{r4, r5, r7, lr}
 800d5ea:	b084      	sub	sp, #16
 800d5ec:	af04      	add	r7, sp, #16
 800d5ee:	2510      	movs	r5, #16
 800d5f0:	197c      	adds	r4, r7, r5
 800d5f2:	6020      	str	r0, [r4, #0]
 800d5f4:	6061      	str	r1, [r4, #4]
 800d5f6:	60a2      	str	r2, [r4, #8]
 800d5f8:	60e3      	str	r3, [r4, #12]
	return HAL_I2C_Mem_Read(&handle, MPU6050_Address, MPU6050_WHO_AM_I, 1, ptr_ID, 1, Timeout);
 800d5fa:	2350      	movs	r3, #80	; 0x50
 800d5fc:	002a      	movs	r2, r5
 800d5fe:	189b      	adds	r3, r3, r2
 800d600:	19db      	adds	r3, r3, r7
 800d602:	881b      	ldrh	r3, [r3, #0]
 800d604:	18b8      	adds	r0, r7, r2
 800d606:	9302      	str	r3, [sp, #8]
 800d608:	2301      	movs	r3, #1
 800d60a:	9301      	str	r3, [sp, #4]
 800d60c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d60e:	9300      	str	r3, [sp, #0]
 800d610:	2301      	movs	r3, #1
 800d612:	2275      	movs	r2, #117	; 0x75
 800d614:	21d0      	movs	r1, #208	; 0xd0
 800d616:	f7f7 fc7d 	bl	8004f14 <HAL_I2C_Mem_Read>
 800d61a:	0003      	movs	r3, r0
}
 800d61c:	0018      	movs	r0, r3
 800d61e:	46bd      	mov	sp, r7
 800d620:	bcb0      	pop	{r4, r5, r7}
 800d622:	bc08      	pop	{r3}
 800d624:	b004      	add	sp, #16
 800d626:	4718      	bx	r3

0800d628 <MPU6050_read_All>:



HAL_StatusTypeDef MPU6050_read_All(I2C_HandleTypeDef handle, uint16_t Timeout)
{
 800d628:	b084      	sub	sp, #16
 800d62a:	b5b0      	push	{r4, r5, r7, lr}
 800d62c:	b088      	sub	sp, #32
 800d62e:	af04      	add	r7, sp, #16
 800d630:	2520      	movs	r5, #32
 800d632:	197c      	adds	r4, r7, r5
 800d634:	6020      	str	r0, [r4, #0]
 800d636:	6061      	str	r1, [r4, #4]
 800d638:	60a2      	str	r2, [r4, #8]
 800d63a:	60e3      	str	r3, [r4, #12]
	HAL_StatusTypeDef status;
	uint8_t data[14];

	status = HAL_I2C_Mem_Read(&handle, MPU6050_Address, MPU6050_ACCEL_XOUT_H, 1, data, 14, Timeout);
 800d63c:	234c      	movs	r3, #76	; 0x4c
 800d63e:	002a      	movs	r2, r5
 800d640:	189b      	adds	r3, r3, r2
 800d642:	19db      	adds	r3, r3, r7
 800d644:	881b      	ldrh	r3, [r3, #0]
 800d646:	250f      	movs	r5, #15
 800d648:	197c      	adds	r4, r7, r5
 800d64a:	18b8      	adds	r0, r7, r2
 800d64c:	9302      	str	r3, [sp, #8]
 800d64e:	230e      	movs	r3, #14
 800d650:	9301      	str	r3, [sp, #4]
 800d652:	003b      	movs	r3, r7
 800d654:	9300      	str	r3, [sp, #0]
 800d656:	2301      	movs	r3, #1
 800d658:	223b      	movs	r2, #59	; 0x3b
 800d65a:	21d0      	movs	r1, #208	; 0xd0
 800d65c:	f7f7 fc5a 	bl	8004f14 <HAL_I2C_Mem_Read>
 800d660:	0003      	movs	r3, r0
 800d662:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK)
 800d664:	197b      	adds	r3, r7, r5
 800d666:	781b      	ldrb	r3, [r3, #0]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d002      	beq.n	800d672 <MPU6050_read_All+0x4a>
		return status;
 800d66c:	197b      	adds	r3, r7, r5
 800d66e:	781b      	ldrb	r3, [r3, #0]
 800d670:	e04f      	b.n	800d712 <MPU6050_read_All+0xea>

	MPU6050_Accel_raw.xdata = data[0] << 8 | data[1];
 800d672:	003b      	movs	r3, r7
 800d674:	781b      	ldrb	r3, [r3, #0]
 800d676:	021b      	lsls	r3, r3, #8
 800d678:	b21a      	sxth	r2, r3
 800d67a:	003b      	movs	r3, r7
 800d67c:	785b      	ldrb	r3, [r3, #1]
 800d67e:	b21b      	sxth	r3, r3
 800d680:	4313      	orrs	r3, r2
 800d682:	b21a      	sxth	r2, r3
 800d684:	4b26      	ldr	r3, [pc, #152]	; (800d720 <MPU6050_read_All+0xf8>)
 800d686:	801a      	strh	r2, [r3, #0]
	MPU6050_Accel_raw.ydata = data[2] << 8 | data[3];
 800d688:	003b      	movs	r3, r7
 800d68a:	789b      	ldrb	r3, [r3, #2]
 800d68c:	021b      	lsls	r3, r3, #8
 800d68e:	b21a      	sxth	r2, r3
 800d690:	003b      	movs	r3, r7
 800d692:	78db      	ldrb	r3, [r3, #3]
 800d694:	b21b      	sxth	r3, r3
 800d696:	4313      	orrs	r3, r2
 800d698:	b21a      	sxth	r2, r3
 800d69a:	4b21      	ldr	r3, [pc, #132]	; (800d720 <MPU6050_read_All+0xf8>)
 800d69c:	805a      	strh	r2, [r3, #2]
	MPU6050_Accel_raw.zdata = data[4] << 8 | data[5];
 800d69e:	003b      	movs	r3, r7
 800d6a0:	791b      	ldrb	r3, [r3, #4]
 800d6a2:	021b      	lsls	r3, r3, #8
 800d6a4:	b21a      	sxth	r2, r3
 800d6a6:	003b      	movs	r3, r7
 800d6a8:	795b      	ldrb	r3, [r3, #5]
 800d6aa:	b21b      	sxth	r3, r3
 800d6ac:	4313      	orrs	r3, r2
 800d6ae:	b21a      	sxth	r2, r3
 800d6b0:	4b1b      	ldr	r3, [pc, #108]	; (800d720 <MPU6050_read_All+0xf8>)
 800d6b2:	809a      	strh	r2, [r3, #4]

	Temperature_raw = data[6] << 8 | data[7];
 800d6b4:	003b      	movs	r3, r7
 800d6b6:	799b      	ldrb	r3, [r3, #6]
 800d6b8:	021b      	lsls	r3, r3, #8
 800d6ba:	b21a      	sxth	r2, r3
 800d6bc:	003b      	movs	r3, r7
 800d6be:	79db      	ldrb	r3, [r3, #7]
 800d6c0:	b21b      	sxth	r3, r3
 800d6c2:	4313      	orrs	r3, r2
 800d6c4:	b21a      	sxth	r2, r3
 800d6c6:	4b17      	ldr	r3, [pc, #92]	; (800d724 <MPU6050_read_All+0xfc>)
 800d6c8:	801a      	strh	r2, [r3, #0]

	MPU6050_Gyro_raw.xdata = data[8] << 8 | data[9];
 800d6ca:	003b      	movs	r3, r7
 800d6cc:	7a1b      	ldrb	r3, [r3, #8]
 800d6ce:	021b      	lsls	r3, r3, #8
 800d6d0:	b21a      	sxth	r2, r3
 800d6d2:	003b      	movs	r3, r7
 800d6d4:	7a5b      	ldrb	r3, [r3, #9]
 800d6d6:	b21b      	sxth	r3, r3
 800d6d8:	4313      	orrs	r3, r2
 800d6da:	b21a      	sxth	r2, r3
 800d6dc:	4b12      	ldr	r3, [pc, #72]	; (800d728 <MPU6050_read_All+0x100>)
 800d6de:	801a      	strh	r2, [r3, #0]
	MPU6050_Gyro_raw.ydata = data[10] << 8 | data[11];
 800d6e0:	003b      	movs	r3, r7
 800d6e2:	7a9b      	ldrb	r3, [r3, #10]
 800d6e4:	021b      	lsls	r3, r3, #8
 800d6e6:	b21a      	sxth	r2, r3
 800d6e8:	003b      	movs	r3, r7
 800d6ea:	7adb      	ldrb	r3, [r3, #11]
 800d6ec:	b21b      	sxth	r3, r3
 800d6ee:	4313      	orrs	r3, r2
 800d6f0:	b21a      	sxth	r2, r3
 800d6f2:	4b0d      	ldr	r3, [pc, #52]	; (800d728 <MPU6050_read_All+0x100>)
 800d6f4:	805a      	strh	r2, [r3, #2]
	MPU6050_Gyro_raw.zdata = data[12] << 8 | data[13];
 800d6f6:	003b      	movs	r3, r7
 800d6f8:	7b1b      	ldrb	r3, [r3, #12]
 800d6fa:	021b      	lsls	r3, r3, #8
 800d6fc:	b21a      	sxth	r2, r3
 800d6fe:	003b      	movs	r3, r7
 800d700:	7b5b      	ldrb	r3, [r3, #13]
 800d702:	b21b      	sxth	r3, r3
 800d704:	4313      	orrs	r3, r2
 800d706:	b21a      	sxth	r2, r3
 800d708:	4b07      	ldr	r3, [pc, #28]	; (800d728 <MPU6050_read_All+0x100>)
 800d70a:	809a      	strh	r2, [r3, #4]

	return status;
 800d70c:	230f      	movs	r3, #15
 800d70e:	18fb      	adds	r3, r7, r3
 800d710:	781b      	ldrb	r3, [r3, #0]
}
 800d712:	0018      	movs	r0, r3
 800d714:	46bd      	mov	sp, r7
 800d716:	b004      	add	sp, #16
 800d718:	bcb0      	pop	{r4, r5, r7}
 800d71a:	bc08      	pop	{r3}
 800d71c:	b004      	add	sp, #16
 800d71e:	4718      	bx	r3
 800d720:	20002750 	.word	0x20002750
 800d724:	2000275e 	.word	0x2000275e
 800d728:	20002758 	.word	0x20002758

0800d72c <MPU6050_Accel_double>:
}



void MPU6050_Accel_double(MPU6050_struct *pMPU6050)
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b082      	sub	sp, #8
 800d730:	af00      	add	r7, sp, #0
 800d732:	6078      	str	r0, [r7, #4]
	pMPU6050->Accel_X = (double)MPU6050_Accel_raw.xdata / 8192.0;
 800d734:	4b18      	ldr	r3, [pc, #96]	; (800d798 <MPU6050_Accel_double+0x6c>)
 800d736:	2200      	movs	r2, #0
 800d738:	5e9b      	ldrsh	r3, [r3, r2]
 800d73a:	0018      	movs	r0, r3
 800d73c:	f7f5 fb04 	bl	8002d48 <__aeabi_i2d>
 800d740:	2200      	movs	r2, #0
 800d742:	4b16      	ldr	r3, [pc, #88]	; (800d79c <MPU6050_Accel_double+0x70>)
 800d744:	f7f4 f8ac 	bl	80018a0 <__aeabi_ddiv>
 800d748:	0002      	movs	r2, r0
 800d74a:	000b      	movs	r3, r1
 800d74c:	6879      	ldr	r1, [r7, #4]
 800d74e:	608a      	str	r2, [r1, #8]
 800d750:	60cb      	str	r3, [r1, #12]
	pMPU6050->Accel_Y = (double)MPU6050_Accel_raw.ydata / 8192.0;
 800d752:	4b11      	ldr	r3, [pc, #68]	; (800d798 <MPU6050_Accel_double+0x6c>)
 800d754:	2202      	movs	r2, #2
 800d756:	5e9b      	ldrsh	r3, [r3, r2]
 800d758:	0018      	movs	r0, r3
 800d75a:	f7f5 faf5 	bl	8002d48 <__aeabi_i2d>
 800d75e:	2200      	movs	r2, #0
 800d760:	4b0e      	ldr	r3, [pc, #56]	; (800d79c <MPU6050_Accel_double+0x70>)
 800d762:	f7f4 f89d 	bl	80018a0 <__aeabi_ddiv>
 800d766:	0002      	movs	r2, r0
 800d768:	000b      	movs	r3, r1
 800d76a:	6879      	ldr	r1, [r7, #4]
 800d76c:	610a      	str	r2, [r1, #16]
 800d76e:	614b      	str	r3, [r1, #20]
	pMPU6050->Accel_Z = (double)MPU6050_Accel_raw.zdata / 8192.0;
 800d770:	4b09      	ldr	r3, [pc, #36]	; (800d798 <MPU6050_Accel_double+0x6c>)
 800d772:	2204      	movs	r2, #4
 800d774:	5e9b      	ldrsh	r3, [r3, r2]
 800d776:	0018      	movs	r0, r3
 800d778:	f7f5 fae6 	bl	8002d48 <__aeabi_i2d>
 800d77c:	2200      	movs	r2, #0
 800d77e:	4b07      	ldr	r3, [pc, #28]	; (800d79c <MPU6050_Accel_double+0x70>)
 800d780:	f7f4 f88e 	bl	80018a0 <__aeabi_ddiv>
 800d784:	0002      	movs	r2, r0
 800d786:	000b      	movs	r3, r1
 800d788:	6879      	ldr	r1, [r7, #4]
 800d78a:	618a      	str	r2, [r1, #24]
 800d78c:	61cb      	str	r3, [r1, #28]
}
 800d78e:	46c0      	nop			; (mov r8, r8)
 800d790:	46bd      	mov	sp, r7
 800d792:	b002      	add	sp, #8
 800d794:	bd80      	pop	{r7, pc}
 800d796:	46c0      	nop			; (mov r8, r8)
 800d798:	20002750 	.word	0x20002750
 800d79c:	40c00000 	.word	0x40c00000

0800d7a0 <MPU6050_Temp_double>:

void MPU6050_Temp_double(MPU6050_struct *pMPU6050)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b082      	sub	sp, #8
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]
	pMPU6050->Temperature = (double)Temperature_raw / 340 + 36.53;
 800d7a8:	4b0d      	ldr	r3, [pc, #52]	; (800d7e0 <MPU6050_Temp_double+0x40>)
 800d7aa:	2200      	movs	r2, #0
 800d7ac:	5e9b      	ldrsh	r3, [r3, r2]
 800d7ae:	0018      	movs	r0, r3
 800d7b0:	f7f5 faca 	bl	8002d48 <__aeabi_i2d>
 800d7b4:	2200      	movs	r2, #0
 800d7b6:	4b0b      	ldr	r3, [pc, #44]	; (800d7e4 <MPU6050_Temp_double+0x44>)
 800d7b8:	f7f4 f872 	bl	80018a0 <__aeabi_ddiv>
 800d7bc:	0002      	movs	r2, r0
 800d7be:	000b      	movs	r3, r1
 800d7c0:	0010      	movs	r0, r2
 800d7c2:	0019      	movs	r1, r3
 800d7c4:	4a08      	ldr	r2, [pc, #32]	; (800d7e8 <MPU6050_Temp_double+0x48>)
 800d7c6:	4b09      	ldr	r3, [pc, #36]	; (800d7ec <MPU6050_Temp_double+0x4c>)
 800d7c8:	f7f3 fd2e 	bl	8001228 <__aeabi_dadd>
 800d7cc:	0002      	movs	r2, r0
 800d7ce:	000b      	movs	r3, r1
 800d7d0:	6879      	ldr	r1, [r7, #4]
 800d7d2:	638a      	str	r2, [r1, #56]	; 0x38
 800d7d4:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 800d7d6:	46c0      	nop			; (mov r8, r8)
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	b002      	add	sp, #8
 800d7dc:	bd80      	pop	{r7, pc}
 800d7de:	46c0      	nop			; (mov r8, r8)
 800d7e0:	2000275e 	.word	0x2000275e
 800d7e4:	40754000 	.word	0x40754000
 800d7e8:	0a3d70a4 	.word	0x0a3d70a4
 800d7ec:	404243d7 	.word	0x404243d7

0800d7f0 <MPU6050_Gyro_double>:

void MPU6050_Gyro_double(MPU6050_struct *pMPU6050)
{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b082      	sub	sp, #8
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
	pMPU6050->Gyro_X = (double)MPU6050_Gyro_raw.xdata / 65.5;
 800d7f8:	4b18      	ldr	r3, [pc, #96]	; (800d85c <MPU6050_Gyro_double+0x6c>)
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	5e9b      	ldrsh	r3, [r3, r2]
 800d7fe:	0018      	movs	r0, r3
 800d800:	f7f5 faa2 	bl	8002d48 <__aeabi_i2d>
 800d804:	2200      	movs	r2, #0
 800d806:	4b16      	ldr	r3, [pc, #88]	; (800d860 <MPU6050_Gyro_double+0x70>)
 800d808:	f7f4 f84a 	bl	80018a0 <__aeabi_ddiv>
 800d80c:	0002      	movs	r2, r0
 800d80e:	000b      	movs	r3, r1
 800d810:	6879      	ldr	r1, [r7, #4]
 800d812:	620a      	str	r2, [r1, #32]
 800d814:	624b      	str	r3, [r1, #36]	; 0x24
	pMPU6050->Gyro_Y = (double)MPU6050_Gyro_raw.ydata / 65.5;
 800d816:	4b11      	ldr	r3, [pc, #68]	; (800d85c <MPU6050_Gyro_double+0x6c>)
 800d818:	2202      	movs	r2, #2
 800d81a:	5e9b      	ldrsh	r3, [r3, r2]
 800d81c:	0018      	movs	r0, r3
 800d81e:	f7f5 fa93 	bl	8002d48 <__aeabi_i2d>
 800d822:	2200      	movs	r2, #0
 800d824:	4b0e      	ldr	r3, [pc, #56]	; (800d860 <MPU6050_Gyro_double+0x70>)
 800d826:	f7f4 f83b 	bl	80018a0 <__aeabi_ddiv>
 800d82a:	0002      	movs	r2, r0
 800d82c:	000b      	movs	r3, r1
 800d82e:	6879      	ldr	r1, [r7, #4]
 800d830:	628a      	str	r2, [r1, #40]	; 0x28
 800d832:	62cb      	str	r3, [r1, #44]	; 0x2c
	pMPU6050->Gyro_Z = (double)MPU6050_Gyro_raw.zdata / 65.5;
 800d834:	4b09      	ldr	r3, [pc, #36]	; (800d85c <MPU6050_Gyro_double+0x6c>)
 800d836:	2204      	movs	r2, #4
 800d838:	5e9b      	ldrsh	r3, [r3, r2]
 800d83a:	0018      	movs	r0, r3
 800d83c:	f7f5 fa84 	bl	8002d48 <__aeabi_i2d>
 800d840:	2200      	movs	r2, #0
 800d842:	4b07      	ldr	r3, [pc, #28]	; (800d860 <MPU6050_Gyro_double+0x70>)
 800d844:	f7f4 f82c 	bl	80018a0 <__aeabi_ddiv>
 800d848:	0002      	movs	r2, r0
 800d84a:	000b      	movs	r3, r1
 800d84c:	6879      	ldr	r1, [r7, #4]
 800d84e:	630a      	str	r2, [r1, #48]	; 0x30
 800d850:	634b      	str	r3, [r1, #52]	; 0x34
}
 800d852:	46c0      	nop			; (mov r8, r8)
 800d854:	46bd      	mov	sp, r7
 800d856:	b002      	add	sp, #8
 800d858:	bd80      	pop	{r7, pc}
 800d85a:	46c0      	nop			; (mov r8, r8)
 800d85c:	20002758 	.word	0x20002758
 800d860:	40506000 	.word	0x40506000

0800d864 <QMC_init>:
#include"QMC5883_lib.h"
#include "math.h"

//###############################################################################################################
uint8_t QMC_init(QMC_t *qmc,I2C_HandleTypeDef *i2c,uint8_t Output_Data_Rate)
{
 800d864:	b580      	push	{r7, lr}
 800d866:	b08a      	sub	sp, #40	; 0x28
 800d868:	af04      	add	r7, sp, #16
 800d86a:	60f8      	str	r0, [r7, #12]
 800d86c:	60b9      	str	r1, [r7, #8]
 800d86e:	1dfb      	adds	r3, r7, #7
 800d870:	701a      	strb	r2, [r3, #0]
	uint8_t array[2];
	qmc->i2c=i2c;
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	68ba      	ldr	r2, [r7, #8]
 800d876:	601a      	str	r2, [r3, #0]
	qmc->Control_Register=0x11;
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	2211      	movs	r2, #17
 800d87c:	711a      	strb	r2, [r3, #4]
	array[0]=1;
 800d87e:	2114      	movs	r1, #20
 800d880:	187b      	adds	r3, r7, r1
 800d882:	2201      	movs	r2, #1
 800d884:	701a      	strb	r2, [r3, #0]
	array[1]=qmc->Control_Register;
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	791a      	ldrb	r2, [r3, #4]
 800d88a:	187b      	adds	r3, r7, r1
 800d88c:	705a      	strb	r2, [r3, #1]

	if(Output_Data_Rate==200)qmc->Control_Register|=0b00001100;
 800d88e:	1dfb      	adds	r3, r7, #7
 800d890:	781b      	ldrb	r3, [r3, #0]
 800d892:	2bc8      	cmp	r3, #200	; 0xc8
 800d894:	d107      	bne.n	800d8a6 <QMC_init+0x42>
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	791b      	ldrb	r3, [r3, #4]
 800d89a:	220c      	movs	r2, #12
 800d89c:	4313      	orrs	r3, r2
 800d89e:	b2da      	uxtb	r2, r3
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	711a      	strb	r2, [r3, #4]
 800d8a4:	e027      	b.n	800d8f6 <QMC_init+0x92>
	else if(Output_Data_Rate==100)qmc->Control_Register|=0b00001000;
 800d8a6:	1dfb      	adds	r3, r7, #7
 800d8a8:	781b      	ldrb	r3, [r3, #0]
 800d8aa:	2b64      	cmp	r3, #100	; 0x64
 800d8ac:	d107      	bne.n	800d8be <QMC_init+0x5a>
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	791b      	ldrb	r3, [r3, #4]
 800d8b2:	2208      	movs	r2, #8
 800d8b4:	4313      	orrs	r3, r2
 800d8b6:	b2da      	uxtb	r2, r3
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	711a      	strb	r2, [r3, #4]
 800d8bc:	e01b      	b.n	800d8f6 <QMC_init+0x92>
	else if(Output_Data_Rate==50)qmc->Control_Register|=0b00000100;
 800d8be:	1dfb      	adds	r3, r7, #7
 800d8c0:	781b      	ldrb	r3, [r3, #0]
 800d8c2:	2b32      	cmp	r3, #50	; 0x32
 800d8c4:	d107      	bne.n	800d8d6 <QMC_init+0x72>
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	791b      	ldrb	r3, [r3, #4]
 800d8ca:	2204      	movs	r2, #4
 800d8cc:	4313      	orrs	r3, r2
 800d8ce:	b2da      	uxtb	r2, r3
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	711a      	strb	r2, [r3, #4]
 800d8d4:	e00f      	b.n	800d8f6 <QMC_init+0x92>
	else if(Output_Data_Rate==10)qmc->Control_Register|=0b00000000;
 800d8d6:	1dfb      	adds	r3, r7, #7
 800d8d8:	781b      	ldrb	r3, [r3, #0]
 800d8da:	2b0a      	cmp	r3, #10
 800d8dc:	d104      	bne.n	800d8e8 <QMC_init+0x84>
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	791a      	ldrb	r2, [r3, #4]
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	711a      	strb	r2, [r3, #4]
 800d8e6:	e006      	b.n	800d8f6 <QMC_init+0x92>
	else qmc->Control_Register|=0b00001100;
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	791b      	ldrb	r3, [r3, #4]
 800d8ec:	220c      	movs	r2, #12
 800d8ee:	4313      	orrs	r3, r2
 800d8f0:	b2da      	uxtb	r2, r3
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	711a      	strb	r2, [r3, #4]

	if(HAL_I2C_Mem_Write(qmc->i2c, 0x1A, 0x0B, 1, &array[0], 1, 100)!=HAL_OK)return 1;
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	6818      	ldr	r0, [r3, #0]
 800d8fa:	2364      	movs	r3, #100	; 0x64
 800d8fc:	9302      	str	r3, [sp, #8]
 800d8fe:	2301      	movs	r3, #1
 800d900:	9301      	str	r3, [sp, #4]
 800d902:	2314      	movs	r3, #20
 800d904:	18fb      	adds	r3, r7, r3
 800d906:	9300      	str	r3, [sp, #0]
 800d908:	2301      	movs	r3, #1
 800d90a:	220b      	movs	r2, #11
 800d90c:	211a      	movs	r1, #26
 800d90e:	f7f7 f9d3 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800d912:	1e03      	subs	r3, r0, #0
 800d914:	d001      	beq.n	800d91a <QMC_init+0xb6>
 800d916:	2301      	movs	r3, #1
 800d918:	e013      	b.n	800d942 <QMC_init+0xde>
	if(HAL_I2C_Mem_Write(qmc->i2c, 0x1A, 0x09, 1, &array[1], 1, 100)!=HAL_OK)return 1;
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	6818      	ldr	r0, [r3, #0]
 800d91e:	2364      	movs	r3, #100	; 0x64
 800d920:	9302      	str	r3, [sp, #8]
 800d922:	2301      	movs	r3, #1
 800d924:	9301      	str	r3, [sp, #4]
 800d926:	2314      	movs	r3, #20
 800d928:	18fb      	adds	r3, r7, r3
 800d92a:	3301      	adds	r3, #1
 800d92c:	9300      	str	r3, [sp, #0]
 800d92e:	2301      	movs	r3, #1
 800d930:	2209      	movs	r2, #9
 800d932:	211a      	movs	r1, #26
 800d934:	f7f7 f9c0 	bl	8004cb8 <HAL_I2C_Mem_Write>
 800d938:	1e03      	subs	r3, r0, #0
 800d93a:	d001      	beq.n	800d940 <QMC_init+0xdc>
 800d93c:	2301      	movs	r3, #1
 800d93e:	e000      	b.n	800d942 <QMC_init+0xde>

	return 0;
 800d940:	2300      	movs	r3, #0
}
 800d942:	0018      	movs	r0, r3
 800d944:	46bd      	mov	sp, r7
 800d946:	b006      	add	sp, #24
 800d948:	bd80      	pop	{r7, pc}
	...

0800d94c <QMC_read>:

uint8_t QMC_read(QMC_t *qmc)
{
 800d94c:	b590      	push	{r4, r7, lr}
 800d94e:	b087      	sub	sp, #28
 800d950:	af04      	add	r7, sp, #16
 800d952:	6078      	str	r0, [r7, #4]
	  qmc->datas[0]=0;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	2200      	movs	r2, #0
 800d958:	715a      	strb	r2, [r3, #5]
	  HAL_I2C_Mem_Read(qmc->i2c, 0x1A, 0x06, 1, qmc->datas, 1, 100);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	6818      	ldr	r0, [r3, #0]
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	3305      	adds	r3, #5
 800d962:	2264      	movs	r2, #100	; 0x64
 800d964:	9202      	str	r2, [sp, #8]
 800d966:	2201      	movs	r2, #1
 800d968:	9201      	str	r2, [sp, #4]
 800d96a:	9300      	str	r3, [sp, #0]
 800d96c:	2301      	movs	r3, #1
 800d96e:	2206      	movs	r2, #6
 800d970:	211a      	movs	r1, #26
 800d972:	f7f7 facf 	bl	8004f14 <HAL_I2C_Mem_Read>

	  if((qmc->datas[0]&0x01)==1)
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	795b      	ldrb	r3, [r3, #5]
 800d97a:	001a      	movs	r2, r3
 800d97c:	2301      	movs	r3, #1
 800d97e:	4013      	ands	r3, r2
 800d980:	d071      	beq.n	800da66 <QMC_read+0x11a>
	  {
		  HAL_I2C_Mem_Read(qmc->i2c, 0x1A, 0x00, 1, qmc->datas, 6, 100);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	6818      	ldr	r0, [r3, #0]
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	3305      	adds	r3, #5
 800d98a:	2264      	movs	r2, #100	; 0x64
 800d98c:	9202      	str	r2, [sp, #8]
 800d98e:	2206      	movs	r2, #6
 800d990:	9201      	str	r2, [sp, #4]
 800d992:	9300      	str	r3, [sp, #0]
 800d994:	2301      	movs	r3, #1
 800d996:	2200      	movs	r2, #0
 800d998:	211a      	movs	r1, #26
 800d99a:	f7f7 fabb 	bl	8004f14 <HAL_I2C_Mem_Read>
		  qmc->Xaxis= (qmc->datas[1]<<8) | qmc->datas[0];
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	799b      	ldrb	r3, [r3, #6]
 800d9a2:	021b      	lsls	r3, r3, #8
 800d9a4:	b21a      	sxth	r2, r3
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	795b      	ldrb	r3, [r3, #5]
 800d9aa:	b21b      	sxth	r3, r3
 800d9ac:	4313      	orrs	r3, r2
 800d9ae:	b21a      	sxth	r2, r3
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	819a      	strh	r2, [r3, #12]
		  qmc->Yaxis= (qmc->datas[3]<<8) | qmc->datas[2];
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	7a1b      	ldrb	r3, [r3, #8]
 800d9b8:	021b      	lsls	r3, r3, #8
 800d9ba:	b21a      	sxth	r2, r3
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	79db      	ldrb	r3, [r3, #7]
 800d9c0:	b21b      	sxth	r3, r3
 800d9c2:	4313      	orrs	r3, r2
 800d9c4:	b21a      	sxth	r2, r3
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	81da      	strh	r2, [r3, #14]
		  qmc->Zaxis= (qmc->datas[5]<<8) | qmc->datas[4];
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	7a9b      	ldrb	r3, [r3, #10]
 800d9ce:	021b      	lsls	r3, r3, #8
 800d9d0:	b21a      	sxth	r2, r3
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	7a5b      	ldrb	r3, [r3, #9]
 800d9d6:	b21b      	sxth	r3, r3
 800d9d8:	4313      	orrs	r3, r2
 800d9da:	b21a      	sxth	r2, r3
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	821a      	strh	r2, [r3, #16]

		  qmc->compas=atan2f(qmc->Yaxis,qmc->Xaxis)*180.00/M_PI;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	220e      	movs	r2, #14
 800d9e4:	5e9b      	ldrsh	r3, [r3, r2]
 800d9e6:	0018      	movs	r0, r3
 800d9e8:	f7f3 fbd0 	bl	800118c <__aeabi_i2f>
 800d9ec:	1c04      	adds	r4, r0, #0
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	220c      	movs	r2, #12
 800d9f2:	5e9b      	ldrsh	r3, [r3, r2]
 800d9f4:	0018      	movs	r0, r3
 800d9f6:	f7f3 fbc9 	bl	800118c <__aeabi_i2f>
 800d9fa:	1c03      	adds	r3, r0, #0
 800d9fc:	1c19      	adds	r1, r3, #0
 800d9fe:	1c20      	adds	r0, r4, #0
 800da00:	f003 fddc 	bl	80115bc <atan2f>
 800da04:	1c03      	adds	r3, r0, #0
 800da06:	1c18      	adds	r0, r3, #0
 800da08:	f7f5 f9f4 	bl	8002df4 <__aeabi_f2d>
 800da0c:	2200      	movs	r2, #0
 800da0e:	4b19      	ldr	r3, [pc, #100]	; (800da74 <QMC_read+0x128>)
 800da10:	f7f4 fb48 	bl	80020a4 <__aeabi_dmul>
 800da14:	0002      	movs	r2, r0
 800da16:	000b      	movs	r3, r1
 800da18:	0010      	movs	r0, r2
 800da1a:	0019      	movs	r1, r3
 800da1c:	4a16      	ldr	r2, [pc, #88]	; (800da78 <QMC_read+0x12c>)
 800da1e:	4b17      	ldr	r3, [pc, #92]	; (800da7c <QMC_read+0x130>)
 800da20:	f7f3 ff3e 	bl	80018a0 <__aeabi_ddiv>
 800da24:	0002      	movs	r2, r0
 800da26:	000b      	movs	r3, r1
 800da28:	0010      	movs	r0, r2
 800da2a:	0019      	movs	r1, r3
 800da2c:	f7f5 fa2a 	bl	8002e84 <__aeabi_d2f>
 800da30:	1c02      	adds	r2, r0, #0
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	619a      	str	r2, [r3, #24]

		  if(qmc->compas>0)
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	699b      	ldr	r3, [r3, #24]
 800da3a:	2100      	movs	r1, #0
 800da3c:	1c18      	adds	r0, r3, #0
 800da3e:	f7f2 fd57 	bl	80004f0 <__aeabi_fcmpgt>
 800da42:	1e03      	subs	r3, r0, #0
 800da44:	d004      	beq.n	800da50 <QMC_read+0x104>
		  {
			  qmc->heading= qmc->compas;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	699a      	ldr	r2, [r3, #24]
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	615a      	str	r2, [r3, #20]
 800da4e:	e00c      	b.n	800da6a <QMC_read+0x11e>
		  }
		  else
		  {
			  qmc->heading=360+qmc->compas;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	699b      	ldr	r3, [r3, #24]
 800da54:	490a      	ldr	r1, [pc, #40]	; (800da80 <QMC_read+0x134>)
 800da56:	1c18      	adds	r0, r3, #0
 800da58:	f7f2 fd5e 	bl	8000518 <__aeabi_fadd>
 800da5c:	1c03      	adds	r3, r0, #0
 800da5e:	1c1a      	adds	r2, r3, #0
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	615a      	str	r2, [r3, #20]
 800da64:	e001      	b.n	800da6a <QMC_read+0x11e>
		  }
	  }
	  else
	  {
		  return 1;
 800da66:	2301      	movs	r3, #1
 800da68:	e000      	b.n	800da6c <QMC_read+0x120>
	  }
return 0;
 800da6a:	2300      	movs	r3, #0
}
 800da6c:	0018      	movs	r0, r3
 800da6e:	46bd      	mov	sp, r7
 800da70:	b003      	add	sp, #12
 800da72:	bd90      	pop	{r4, r7, pc}
 800da74:	40668000 	.word	0x40668000
 800da78:	54442d18 	.word	0x54442d18
 800da7c:	400921fb 	.word	0x400921fb
 800da80:	43b40000 	.word	0x43b40000

0800da84 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 800da84:	b580      	push	{r7, lr}
 800da86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 800da88:	2390      	movs	r3, #144	; 0x90
 800da8a:	05db      	lsls	r3, r3, #23
 800da8c:	2200      	movs	r2, #0
 800da8e:	2110      	movs	r1, #16
 800da90:	0018      	movs	r0, r3
 800da92:	f7f7 f827 	bl	8004ae4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800da96:	2001      	movs	r0, #1
 800da98:	f7f6 fd34 	bl	8004504 <HAL_Delay>
}
 800da9c:	46c0      	nop			; (mov r8, r8)
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bd80      	pop	{r7, pc}

0800daa2 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 800daa2:	b580      	push	{r7, lr}
 800daa4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 800daa6:	2390      	movs	r3, #144	; 0x90
 800daa8:	05db      	lsls	r3, r3, #23
 800daaa:	2201      	movs	r2, #1
 800daac:	2110      	movs	r1, #16
 800daae:	0018      	movs	r0, r3
 800dab0:	f7f7 f818 	bl	8004ae4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800dab4:	2001      	movs	r0, #1
 800dab6:	f7f6 fd25 	bl	8004504 <HAL_Delay>
}
 800daba:	46c0      	nop			; (mov r8, r8)
 800dabc:	46bd      	mov	sp, r7
 800dabe:	bd80      	pop	{r7, pc}

0800dac0 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b082      	sub	sp, #8
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	0002      	movs	r2, r0
 800dac8:	1dfb      	adds	r3, r7, #7
 800daca:	701a      	strb	r2, [r3, #0]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800dacc:	46c0      	nop			; (mov r8, r8)
 800dace:	4b08      	ldr	r3, [pc, #32]	; (800daf0 <SPI_TxByte+0x30>)
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	689b      	ldr	r3, [r3, #8]
 800dad4:	2202      	movs	r2, #2
 800dad6:	4013      	ands	r3, r2
 800dad8:	2b02      	cmp	r3, #2
 800dada:	d1f8      	bne.n	800dace <SPI_TxByte+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 800dadc:	1df9      	adds	r1, r7, #7
 800dade:	4804      	ldr	r0, [pc, #16]	; (800daf0 <SPI_TxByte+0x30>)
 800dae0:	2364      	movs	r3, #100	; 0x64
 800dae2:	2201      	movs	r2, #1
 800dae4:	f7f8 ff62 	bl	80069ac <HAL_SPI_Transmit>
}
 800dae8:	46c0      	nop			; (mov r8, r8)
 800daea:	46bd      	mov	sp, r7
 800daec:	b002      	add	sp, #8
 800daee:	bd80      	pop	{r7, pc}
 800daf0:	200002cc 	.word	0x200002cc

0800daf4 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b082      	sub	sp, #8
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	6078      	str	r0, [r7, #4]
 800dafc:	000a      	movs	r2, r1
 800dafe:	1cbb      	adds	r3, r7, #2
 800db00:	801a      	strh	r2, [r3, #0]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800db02:	46c0      	nop			; (mov r8, r8)
 800db04:	4b08      	ldr	r3, [pc, #32]	; (800db28 <SPI_TxBuffer+0x34>)
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	689b      	ldr	r3, [r3, #8]
 800db0a:	2202      	movs	r2, #2
 800db0c:	4013      	ands	r3, r2
 800db0e:	2b02      	cmp	r3, #2
 800db10:	d1f8      	bne.n	800db04 <SPI_TxBuffer+0x10>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 800db12:	1cbb      	adds	r3, r7, #2
 800db14:	881a      	ldrh	r2, [r3, #0]
 800db16:	6879      	ldr	r1, [r7, #4]
 800db18:	4803      	ldr	r0, [pc, #12]	; (800db28 <SPI_TxBuffer+0x34>)
 800db1a:	2364      	movs	r3, #100	; 0x64
 800db1c:	f7f8 ff46 	bl	80069ac <HAL_SPI_Transmit>
}
 800db20:	46c0      	nop			; (mov r8, r8)
 800db22:	46bd      	mov	sp, r7
 800db24:	b002      	add	sp, #8
 800db26:	bd80      	pop	{r7, pc}
 800db28:	200002cc 	.word	0x200002cc

0800db2c <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 800db2c:	b580      	push	{r7, lr}
 800db2e:	b084      	sub	sp, #16
 800db30:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800db32:	1dfb      	adds	r3, r7, #7
 800db34:	22ff      	movs	r2, #255	; 0xff
 800db36:	701a      	strb	r2, [r3, #0]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800db38:	46c0      	nop			; (mov r8, r8)
 800db3a:	4b0a      	ldr	r3, [pc, #40]	; (800db64 <SPI_RxByte+0x38>)
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	689b      	ldr	r3, [r3, #8]
 800db40:	2202      	movs	r2, #2
 800db42:	4013      	ands	r3, r2
 800db44:	2b02      	cmp	r3, #2
 800db46:	d1f8      	bne.n	800db3a <SPI_RxByte+0xe>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800db48:	1dba      	adds	r2, r7, #6
 800db4a:	1df9      	adds	r1, r7, #7
 800db4c:	4805      	ldr	r0, [pc, #20]	; (800db64 <SPI_RxByte+0x38>)
 800db4e:	2364      	movs	r3, #100	; 0x64
 800db50:	9300      	str	r3, [sp, #0]
 800db52:	2301      	movs	r3, #1
 800db54:	f7f9 f882 	bl	8006c5c <HAL_SPI_TransmitReceive>

	return data;
 800db58:	1dbb      	adds	r3, r7, #6
 800db5a:	781b      	ldrb	r3, [r3, #0]
}
 800db5c:	0018      	movs	r0, r3
 800db5e:	46bd      	mov	sp, r7
 800db60:	b002      	add	sp, #8
 800db62:	bd80      	pop	{r7, pc}
 800db64:	200002cc 	.word	0x200002cc

0800db68 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b082      	sub	sp, #8
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 800db70:	f7ff ffdc 	bl	800db2c <SPI_RxByte>
 800db74:	0003      	movs	r3, r0
 800db76:	001a      	movs	r2, r3
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	701a      	strb	r2, [r3, #0]
}
 800db7c:	46c0      	nop			; (mov r8, r8)
 800db7e:	46bd      	mov	sp, r7
 800db80:	b002      	add	sp, #8
 800db82:	bd80      	pop	{r7, pc}

0800db84 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800db84:	b590      	push	{r4, r7, lr}
 800db86:	b083      	sub	sp, #12
 800db88:	af00      	add	r7, sp, #0
	uint8_t res;
	uint32_t tickstart;

	tickstart = HAL_GetTick();
 800db8a:	f7f6 fcb1 	bl	80044f0 <HAL_GetTick>
 800db8e:	0003      	movs	r3, r0
 800db90:	607b      	str	r3, [r7, #4]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 800db92:	1cfc      	adds	r4, r7, #3
 800db94:	f7ff ffca 	bl	800db2c <SPI_RxByte>
 800db98:	0003      	movs	r3, r0
 800db9a:	7023      	strb	r3, [r4, #0]
	} while ((res != 0xFF) && ((HAL_GetTick() - tickstart) < SD_ReadyWait_TIMEOUT));
 800db9c:	1cfb      	adds	r3, r7, #3
 800db9e:	781b      	ldrb	r3, [r3, #0]
 800dba0:	2bff      	cmp	r3, #255	; 0xff
 800dba2:	d008      	beq.n	800dbb6 <SD_ReadyWait+0x32>
 800dba4:	f7f6 fca4 	bl	80044f0 <HAL_GetTick>
 800dba8:	0002      	movs	r2, r0
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	1ad2      	subs	r2, r2, r3
 800dbae:	23fa      	movs	r3, #250	; 0xfa
 800dbb0:	005b      	lsls	r3, r3, #1
 800dbb2:	429a      	cmp	r2, r3
 800dbb4:	d3ed      	bcc.n	800db92 <SD_ReadyWait+0xe>

	return res;
 800dbb6:	1cfb      	adds	r3, r7, #3
 800dbb8:	781b      	ldrb	r3, [r3, #0]
}
 800dbba:	0018      	movs	r0, r3
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	b003      	add	sp, #12
 800dbc0:	bd90      	pop	{r4, r7, pc}
	...

0800dbc4 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 800dbc4:	b580      	push	{r7, lr}
 800dbc6:	b084      	sub	sp, #16
 800dbc8:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 800dbca:	4b20      	ldr	r3, [pc, #128]	; (800dc4c <SD_PowerOn+0x88>)
 800dbcc:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 800dbce:	f7ff ff68 	bl	800daa2 <DESELECT>
	for(int i = 0; i < 10; i++)
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	60bb      	str	r3, [r7, #8]
 800dbd6:	e005      	b.n	800dbe4 <SD_PowerOn+0x20>
	{
		SPI_TxByte(0xFF);
 800dbd8:	20ff      	movs	r0, #255	; 0xff
 800dbda:	f7ff ff71 	bl	800dac0 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 800dbde:	68bb      	ldr	r3, [r7, #8]
 800dbe0:	3301      	adds	r3, #1
 800dbe2:	60bb      	str	r3, [r7, #8]
 800dbe4:	68bb      	ldr	r3, [r7, #8]
 800dbe6:	2b09      	cmp	r3, #9
 800dbe8:	ddf6      	ble.n	800dbd8 <SD_PowerOn+0x14>
	}

	/* slave select */
	SELECT();
 800dbea:	f7ff ff4b 	bl	800da84 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 800dbee:	003b      	movs	r3, r7
 800dbf0:	2240      	movs	r2, #64	; 0x40
 800dbf2:	701a      	strb	r2, [r3, #0]
	args[1] = 0;
 800dbf4:	003b      	movs	r3, r7
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	705a      	strb	r2, [r3, #1]
	args[2] = 0;
 800dbfa:	003b      	movs	r3, r7
 800dbfc:	2200      	movs	r2, #0
 800dbfe:	709a      	strb	r2, [r3, #2]
	args[3] = 0;
 800dc00:	003b      	movs	r3, r7
 800dc02:	2200      	movs	r2, #0
 800dc04:	70da      	strb	r2, [r3, #3]
	args[4] = 0;
 800dc06:	003b      	movs	r3, r7
 800dc08:	2200      	movs	r2, #0
 800dc0a:	711a      	strb	r2, [r3, #4]
	args[5] = 0x95;		/* CRC */
 800dc0c:	003b      	movs	r3, r7
 800dc0e:	2295      	movs	r2, #149	; 0x95
 800dc10:	715a      	strb	r2, [r3, #5]

	SPI_TxBuffer(args, sizeof(args));
 800dc12:	003b      	movs	r3, r7
 800dc14:	2106      	movs	r1, #6
 800dc16:	0018      	movs	r0, r3
 800dc18:	f7ff ff6c 	bl	800daf4 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800dc1c:	e002      	b.n	800dc24 <SD_PowerOn+0x60>
	{
		cnt--;
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	3b01      	subs	r3, #1
 800dc22:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 800dc24:	f7ff ff82 	bl	800db2c <SPI_RxByte>
 800dc28:	0003      	movs	r3, r0
 800dc2a:	2b01      	cmp	r3, #1
 800dc2c:	d002      	beq.n	800dc34 <SD_PowerOn+0x70>
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d1f4      	bne.n	800dc1e <SD_PowerOn+0x5a>
	}

	DESELECT();
 800dc34:	f7ff ff35 	bl	800daa2 <DESELECT>
	SPI_TxByte(0XFF);
 800dc38:	20ff      	movs	r0, #255	; 0xff
 800dc3a:	f7ff ff41 	bl	800dac0 <SPI_TxByte>

	PowerFlag = 1;
 800dc3e:	4b04      	ldr	r3, [pc, #16]	; (800dc50 <SD_PowerOn+0x8c>)
 800dc40:	2201      	movs	r2, #1
 800dc42:	701a      	strb	r2, [r3, #0]
}
 800dc44:	46c0      	nop			; (mov r8, r8)
 800dc46:	46bd      	mov	sp, r7
 800dc48:	b004      	add	sp, #16
 800dc4a:	bd80      	pop	{r7, pc}
 800dc4c:	00001fff 	.word	0x00001fff
 800dc50:	20002761 	.word	0x20002761

0800dc54 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 800dc58:	4b02      	ldr	r3, [pc, #8]	; (800dc64 <SD_PowerOff+0x10>)
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	701a      	strb	r2, [r3, #0]
}
 800dc5e:	46c0      	nop			; (mov r8, r8)
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd80      	pop	{r7, pc}
 800dc64:	20002761 	.word	0x20002761

0800dc68 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800dc6c:	4b02      	ldr	r3, [pc, #8]	; (800dc78 <SD_CheckPower+0x10>)
 800dc6e:	781b      	ldrb	r3, [r3, #0]
}
 800dc70:	0018      	movs	r0, r3
 800dc72:	46bd      	mov	sp, r7
 800dc74:	bd80      	pop	{r7, pc}
 800dc76:	46c0      	nop			; (mov r8, r8)
 800dc78:	20002761 	.word	0x20002761

0800dc7c <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 800dc7c:	b5b0      	push	{r4, r5, r7, lr}
 800dc7e:	b084      	sub	sp, #16
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
 800dc84:	6039      	str	r1, [r7, #0]
	uint8_t token;
	uint32_t tickstart;

	tickstart = HAL_GetTick();
 800dc86:	f7f6 fc33 	bl	80044f0 <HAL_GetTick>
 800dc8a:	0003      	movs	r3, r0
 800dc8c:	60fb      	str	r3, [r7, #12]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 800dc8e:	250b      	movs	r5, #11
 800dc90:	197c      	adds	r4, r7, r5
 800dc92:	f7ff ff4b 	bl	800db2c <SPI_RxByte>
 800dc96:	0003      	movs	r3, r0
 800dc98:	7023      	strb	r3, [r4, #0]
	} while((token == 0xFF) && ((HAL_GetTick() - tickstart) < SD_RxDataBlock_TIMEOUT));
 800dc9a:	197b      	adds	r3, r7, r5
 800dc9c:	781b      	ldrb	r3, [r3, #0]
 800dc9e:	2bff      	cmp	r3, #255	; 0xff
 800dca0:	d106      	bne.n	800dcb0 <SD_RxDataBlock+0x34>
 800dca2:	f7f6 fc25 	bl	80044f0 <HAL_GetTick>
 800dca6:	0002      	movs	r2, r0
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	1ad3      	subs	r3, r2, r3
 800dcac:	2bc7      	cmp	r3, #199	; 0xc7
 800dcae:	d9ee      	bls.n	800dc8e <SD_RxDataBlock+0x12>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800dcb0:	230b      	movs	r3, #11
 800dcb2:	18fb      	adds	r3, r7, r3
 800dcb4:	781b      	ldrb	r3, [r3, #0]
 800dcb6:	2bfe      	cmp	r3, #254	; 0xfe
 800dcb8:	d001      	beq.n	800dcbe <SD_RxDataBlock+0x42>
 800dcba:	2300      	movs	r3, #0
 800dcbc:	e00f      	b.n	800dcde <SD_RxDataBlock+0x62>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	1c5a      	adds	r2, r3, #1
 800dcc2:	607a      	str	r2, [r7, #4]
 800dcc4:	0018      	movs	r0, r3
 800dcc6:	f7ff ff4f 	bl	800db68 <SPI_RxBytePtr>
	} while(len--);
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	1e5a      	subs	r2, r3, #1
 800dcce:	603a      	str	r2, [r7, #0]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d1f4      	bne.n	800dcbe <SD_RxDataBlock+0x42>

	/* discard CRC */
	SPI_RxByte();
 800dcd4:	f7ff ff2a 	bl	800db2c <SPI_RxByte>
	SPI_RxByte();
 800dcd8:	f7ff ff28 	bl	800db2c <SPI_RxByte>

	return TRUE;
 800dcdc:	2301      	movs	r3, #1
}
 800dcde:	0018      	movs	r0, r3
 800dce0:	46bd      	mov	sp, r7
 800dce2:	b004      	add	sp, #16
 800dce4:	bdb0      	pop	{r4, r5, r7, pc}

0800dce6 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800dce6:	b5b0      	push	{r4, r5, r7, lr}
 800dce8:	b084      	sub	sp, #16
 800dcea:	af00      	add	r7, sp, #0
 800dcec:	6078      	str	r0, [r7, #4]
 800dcee:	000a      	movs	r2, r1
 800dcf0:	1cfb      	adds	r3, r7, #3
 800dcf2:	701a      	strb	r2, [r3, #0]
	uint8_t resp = 0;
 800dcf4:	230f      	movs	r3, #15
 800dcf6:	18fb      	adds	r3, r7, r3
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0;
 800dcfc:	230e      	movs	r3, #14
 800dcfe:	18fb      	adds	r3, r7, r3
 800dd00:	2200      	movs	r2, #0
 800dd02:	701a      	strb	r2, [r3, #0]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 800dd04:	f7ff ff3e 	bl	800db84 <SD_ReadyWait>
 800dd08:	0003      	movs	r3, r0
 800dd0a:	2bff      	cmp	r3, #255	; 0xff
 800dd0c:	d001      	beq.n	800dd12 <SD_TxDataBlock+0x2c>
 800dd0e:	2300      	movs	r3, #0
 800dd10:	e03c      	b.n	800dd8c <SD_TxDataBlock+0xa6>

	/* transmit token */
	SPI_TxByte(token);
 800dd12:	1cfb      	adds	r3, r7, #3
 800dd14:	781b      	ldrb	r3, [r3, #0]
 800dd16:	0018      	movs	r0, r3
 800dd18:	f7ff fed2 	bl	800dac0 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 800dd1c:	1cfb      	adds	r3, r7, #3
 800dd1e:	781b      	ldrb	r3, [r3, #0]
 800dd20:	2bfd      	cmp	r3, #253	; 0xfd
 800dd22:	d029      	beq.n	800dd78 <SD_TxDataBlock+0x92>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 800dd24:	2380      	movs	r3, #128	; 0x80
 800dd26:	009a      	lsls	r2, r3, #2
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	0011      	movs	r1, r2
 800dd2c:	0018      	movs	r0, r3
 800dd2e:	f7ff fee1 	bl	800daf4 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 800dd32:	f7ff fefb 	bl	800db2c <SPI_RxByte>
		SPI_RxByte();
 800dd36:	f7ff fef9 	bl	800db2c <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800dd3a:	e011      	b.n	800dd60 <SD_TxDataBlock+0x7a>
		{
			resp = SPI_RxByte();
 800dd3c:	250f      	movs	r5, #15
 800dd3e:	197c      	adds	r4, r7, r5
 800dd40:	f7ff fef4 	bl	800db2c <SPI_RxByte>
 800dd44:	0003      	movs	r3, r0
 800dd46:	7023      	strb	r3, [r4, #0]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 800dd48:	197b      	adds	r3, r7, r5
 800dd4a:	781b      	ldrb	r3, [r3, #0]
 800dd4c:	221f      	movs	r2, #31
 800dd4e:	4013      	ands	r3, r2
 800dd50:	2b05      	cmp	r3, #5
 800dd52:	d00b      	beq.n	800dd6c <SD_TxDataBlock+0x86>
			i++;
 800dd54:	210e      	movs	r1, #14
 800dd56:	187b      	adds	r3, r7, r1
 800dd58:	781a      	ldrb	r2, [r3, #0]
 800dd5a:	187b      	adds	r3, r7, r1
 800dd5c:	3201      	adds	r2, #1
 800dd5e:	701a      	strb	r2, [r3, #0]
		while (i <= 64)
 800dd60:	230e      	movs	r3, #14
 800dd62:	18fb      	adds	r3, r7, r3
 800dd64:	781b      	ldrb	r3, [r3, #0]
 800dd66:	2b40      	cmp	r3, #64	; 0x40
 800dd68:	d9e8      	bls.n	800dd3c <SD_TxDataBlock+0x56>
 800dd6a:	e000      	b.n	800dd6e <SD_TxDataBlock+0x88>
			if ((resp & 0x1F) == 0x05) break;
 800dd6c:	46c0      	nop			; (mov r8, r8)
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 800dd6e:	46c0      	nop			; (mov r8, r8)
 800dd70:	f7ff fedc 	bl	800db2c <SPI_RxByte>
 800dd74:	1e03      	subs	r3, r0, #0
 800dd76:	d0fb      	beq.n	800dd70 <SD_TxDataBlock+0x8a>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800dd78:	230f      	movs	r3, #15
 800dd7a:	18fb      	adds	r3, r7, r3
 800dd7c:	781b      	ldrb	r3, [r3, #0]
 800dd7e:	221f      	movs	r2, #31
 800dd80:	4013      	ands	r3, r2
 800dd82:	2b05      	cmp	r3, #5
 800dd84:	d101      	bne.n	800dd8a <SD_TxDataBlock+0xa4>
 800dd86:	2301      	movs	r3, #1
 800dd88:	e000      	b.n	800dd8c <SD_TxDataBlock+0xa6>

	return FALSE;
 800dd8a:	2300      	movs	r3, #0
}
 800dd8c:	0018      	movs	r0, r3
 800dd8e:	46bd      	mov	sp, r7
 800dd90:	b004      	add	sp, #16
 800dd92:	bdb0      	pop	{r4, r5, r7, pc}

0800dd94 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800dd94:	b5b0      	push	{r4, r5, r7, lr}
 800dd96:	b084      	sub	sp, #16
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	0002      	movs	r2, r0
 800dd9c:	6039      	str	r1, [r7, #0]
 800dd9e:	1dfb      	adds	r3, r7, #7
 800dda0:	701a      	strb	r2, [r3, #0]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800dda2:	f7ff feef 	bl	800db84 <SD_ReadyWait>
 800dda6:	0003      	movs	r3, r0
 800dda8:	2bff      	cmp	r3, #255	; 0xff
 800ddaa:	d001      	beq.n	800ddb0 <SD_SendCmd+0x1c>
 800ddac:	23ff      	movs	r3, #255	; 0xff
 800ddae:	e059      	b.n	800de64 <SD_SendCmd+0xd0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 800ddb0:	1dfb      	adds	r3, r7, #7
 800ddb2:	781b      	ldrb	r3, [r3, #0]
 800ddb4:	0018      	movs	r0, r3
 800ddb6:	f7ff fe83 	bl	800dac0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 800ddba:	683b      	ldr	r3, [r7, #0]
 800ddbc:	0e1b      	lsrs	r3, r3, #24
 800ddbe:	b2db      	uxtb	r3, r3
 800ddc0:	0018      	movs	r0, r3
 800ddc2:	f7ff fe7d 	bl	800dac0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	0c1b      	lsrs	r3, r3, #16
 800ddca:	b2db      	uxtb	r3, r3
 800ddcc:	0018      	movs	r0, r3
 800ddce:	f7ff fe77 	bl	800dac0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	0a1b      	lsrs	r3, r3, #8
 800ddd6:	b2db      	uxtb	r3, r3
 800ddd8:	0018      	movs	r0, r3
 800ddda:	f7ff fe71 	bl	800dac0 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	b2db      	uxtb	r3, r3
 800dde2:	0018      	movs	r0, r3
 800dde4:	f7ff fe6c 	bl	800dac0 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 800dde8:	1dfb      	adds	r3, r7, #7
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	2b40      	cmp	r3, #64	; 0x40
 800ddee:	d104      	bne.n	800ddfa <SD_SendCmd+0x66>
 800ddf0:	230f      	movs	r3, #15
 800ddf2:	18fb      	adds	r3, r7, r3
 800ddf4:	2295      	movs	r2, #149	; 0x95
 800ddf6:	701a      	strb	r2, [r3, #0]
 800ddf8:	e00c      	b.n	800de14 <SD_SendCmd+0x80>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 800ddfa:	1dfb      	adds	r3, r7, #7
 800ddfc:	781b      	ldrb	r3, [r3, #0]
 800ddfe:	2b48      	cmp	r3, #72	; 0x48
 800de00:	d104      	bne.n	800de0c <SD_SendCmd+0x78>
 800de02:	230f      	movs	r3, #15
 800de04:	18fb      	adds	r3, r7, r3
 800de06:	2287      	movs	r2, #135	; 0x87
 800de08:	701a      	strb	r2, [r3, #0]
 800de0a:	e003      	b.n	800de14 <SD_SendCmd+0x80>
	else crc = 1;
 800de0c:	230f      	movs	r3, #15
 800de0e:	18fb      	adds	r3, r7, r3
 800de10:	2201      	movs	r2, #1
 800de12:	701a      	strb	r2, [r3, #0]

	/* transmit CRC */
	SPI_TxByte(crc);
 800de14:	230f      	movs	r3, #15
 800de16:	18fb      	adds	r3, r7, r3
 800de18:	781b      	ldrb	r3, [r3, #0]
 800de1a:	0018      	movs	r0, r3
 800de1c:	f7ff fe50 	bl	800dac0 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 800de20:	1dfb      	adds	r3, r7, #7
 800de22:	781b      	ldrb	r3, [r3, #0]
 800de24:	2b4c      	cmp	r3, #76	; 0x4c
 800de26:	d101      	bne.n	800de2c <SD_SendCmd+0x98>
 800de28:	f7ff fe80 	bl	800db2c <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 800de2c:	230e      	movs	r3, #14
 800de2e:	18fb      	adds	r3, r7, r3
 800de30:	220a      	movs	r2, #10
 800de32:	701a      	strb	r2, [r3, #0]
	do {
		res = SPI_RxByte();
 800de34:	250d      	movs	r5, #13
 800de36:	197c      	adds	r4, r7, r5
 800de38:	f7ff fe78 	bl	800db2c <SPI_RxByte>
 800de3c:	0003      	movs	r3, r0
 800de3e:	7023      	strb	r3, [r4, #0]
	} while ((res & 0x80) && --n);
 800de40:	197b      	adds	r3, r7, r5
 800de42:	781b      	ldrb	r3, [r3, #0]
 800de44:	b25b      	sxtb	r3, r3
 800de46:	2b00      	cmp	r3, #0
 800de48:	da09      	bge.n	800de5e <SD_SendCmd+0xca>
 800de4a:	210e      	movs	r1, #14
 800de4c:	187b      	adds	r3, r7, r1
 800de4e:	187a      	adds	r2, r7, r1
 800de50:	7812      	ldrb	r2, [r2, #0]
 800de52:	3a01      	subs	r2, #1
 800de54:	701a      	strb	r2, [r3, #0]
 800de56:	187b      	adds	r3, r7, r1
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d1ea      	bne.n	800de34 <SD_SendCmd+0xa0>

	return res;
 800de5e:	230d      	movs	r3, #13
 800de60:	18fb      	adds	r3, r7, r3
 800de62:	781b      	ldrb	r3, [r3, #0]
}
 800de64:	0018      	movs	r0, r3
 800de66:	46bd      	mov	sp, r7
 800de68:	b004      	add	sp, #16
 800de6a:	bdb0      	pop	{r4, r5, r7, pc}

0800de6c <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 800de6c:	b5b0      	push	{r4, r5, r7, lr}
 800de6e:	b086      	sub	sp, #24
 800de70:	af00      	add	r7, sp, #0
 800de72:	0002      	movs	r2, r0
 800de74:	1dfb      	adds	r3, r7, #7
 800de76:	701a      	strb	r2, [r3, #0]
	uint8_t n, type, ocr[4];
	uint32_t tickstart;


	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800de78:	1dfb      	adds	r3, r7, #7
 800de7a:	781b      	ldrb	r3, [r3, #0]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d001      	beq.n	800de84 <SD_disk_initialize+0x18>
 800de80:	2301      	movs	r3, #1
 800de82:	e106      	b.n	800e092 <SD_disk_initialize+0x226>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 800de84:	4b85      	ldr	r3, [pc, #532]	; (800e09c <SD_disk_initialize+0x230>)
 800de86:	781b      	ldrb	r3, [r3, #0]
 800de88:	b2db      	uxtb	r3, r3
 800de8a:	001a      	movs	r2, r3
 800de8c:	2302      	movs	r3, #2
 800de8e:	4013      	ands	r3, r2
 800de90:	d003      	beq.n	800de9a <SD_disk_initialize+0x2e>
 800de92:	4b82      	ldr	r3, [pc, #520]	; (800e09c <SD_disk_initialize+0x230>)
 800de94:	781b      	ldrb	r3, [r3, #0]
 800de96:	b2db      	uxtb	r3, r3
 800de98:	e0fb      	b.n	800e092 <SD_disk_initialize+0x226>

	/* power on */
	SD_PowerOn();
 800de9a:	f7ff fe93 	bl	800dbc4 <SD_PowerOn>

	/* slave select */
	SELECT();
 800de9e:	f7ff fdf1 	bl	800da84 <SELECT>

	/* check disk type */
	type = 0;
 800dea2:	2316      	movs	r3, #22
 800dea4:	18fb      	adds	r3, r7, r3
 800dea6:	2200      	movs	r2, #0
 800dea8:	701a      	strb	r2, [r3, #0]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800deaa:	2100      	movs	r1, #0
 800deac:	2040      	movs	r0, #64	; 0x40
 800deae:	f7ff ff71 	bl	800dd94 <SD_SendCmd>
 800deb2:	0003      	movs	r3, r0
 800deb4:	2b01      	cmp	r3, #1
 800deb6:	d000      	beq.n	800deba <SD_disk_initialize+0x4e>
 800deb8:	e0d0      	b.n	800e05c <SD_disk_initialize+0x1f0>
	{
		tickstart = HAL_GetTick();
 800deba:	f7f6 fb19 	bl	80044f0 <HAL_GetTick>
 800debe:	0003      	movs	r3, r0
 800dec0:	613b      	str	r3, [r7, #16]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800dec2:	23d5      	movs	r3, #213	; 0xd5
 800dec4:	005b      	lsls	r3, r3, #1
 800dec6:	0019      	movs	r1, r3
 800dec8:	2048      	movs	r0, #72	; 0x48
 800deca:	f7ff ff63 	bl	800dd94 <SD_SendCmd>
 800dece:	0003      	movs	r3, r0
 800ded0:	2b01      	cmp	r3, #1
 800ded2:	d000      	beq.n	800ded6 <SD_disk_initialize+0x6a>
 800ded4:	e075      	b.n	800dfc2 <SD_disk_initialize+0x156>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800ded6:	2317      	movs	r3, #23
 800ded8:	18fb      	adds	r3, r7, r3
 800deda:	2200      	movs	r2, #0
 800dedc:	701a      	strb	r2, [r3, #0]
 800dede:	e00e      	b.n	800defe <SD_disk_initialize+0x92>
			{
				ocr[n] = SPI_RxByte();
 800dee0:	2517      	movs	r5, #23
 800dee2:	197b      	adds	r3, r7, r5
 800dee4:	781c      	ldrb	r4, [r3, #0]
 800dee6:	f7ff fe21 	bl	800db2c <SPI_RxByte>
 800deea:	0003      	movs	r3, r0
 800deec:	001a      	movs	r2, r3
 800deee:	230c      	movs	r3, #12
 800def0:	18fb      	adds	r3, r7, r3
 800def2:	551a      	strb	r2, [r3, r4]
			for (n = 0; n < 4; n++)
 800def4:	197b      	adds	r3, r7, r5
 800def6:	781a      	ldrb	r2, [r3, #0]
 800def8:	197b      	adds	r3, r7, r5
 800defa:	3201      	adds	r2, #1
 800defc:	701a      	strb	r2, [r3, #0]
 800defe:	2317      	movs	r3, #23
 800df00:	18fb      	adds	r3, r7, r3
 800df02:	781b      	ldrb	r3, [r3, #0]
 800df04:	2b03      	cmp	r3, #3
 800df06:	d9eb      	bls.n	800dee0 <SD_disk_initialize+0x74>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 800df08:	220c      	movs	r2, #12
 800df0a:	18bb      	adds	r3, r7, r2
 800df0c:	789b      	ldrb	r3, [r3, #2]
 800df0e:	2b01      	cmp	r3, #1
 800df10:	d000      	beq.n	800df14 <SD_disk_initialize+0xa8>
 800df12:	e0a3      	b.n	800e05c <SD_disk_initialize+0x1f0>
 800df14:	18bb      	adds	r3, r7, r2
 800df16:	78db      	ldrb	r3, [r3, #3]
 800df18:	2baa      	cmp	r3, #170	; 0xaa
 800df1a:	d000      	beq.n	800df1e <SD_disk_initialize+0xb2>
 800df1c:	e09e      	b.n	800e05c <SD_disk_initialize+0x1f0>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800df1e:	2100      	movs	r1, #0
 800df20:	2077      	movs	r0, #119	; 0x77
 800df22:	f7ff ff37 	bl	800dd94 <SD_SendCmd>
 800df26:	0003      	movs	r3, r0
 800df28:	2b01      	cmp	r3, #1
 800df2a:	d807      	bhi.n	800df3c <SD_disk_initialize+0xd0>
 800df2c:	2380      	movs	r3, #128	; 0x80
 800df2e:	05db      	lsls	r3, r3, #23
 800df30:	0019      	movs	r1, r3
 800df32:	2069      	movs	r0, #105	; 0x69
 800df34:	f7ff ff2e 	bl	800dd94 <SD_SendCmd>
 800df38:	1e03      	subs	r3, r0, #0
 800df3a:	d009      	beq.n	800df50 <SD_disk_initialize+0xe4>
				} while ((HAL_GetTick() - tickstart) < SD_disk_init_TIMEOUT);
 800df3c:	f7f6 fad8 	bl	80044f0 <HAL_GetTick>
 800df40:	0002      	movs	r2, r0
 800df42:	693b      	ldr	r3, [r7, #16]
 800df44:	1ad2      	subs	r2, r2, r3
 800df46:	23fa      	movs	r3, #250	; 0xfa
 800df48:	009b      	lsls	r3, r3, #2
 800df4a:	429a      	cmp	r2, r3
 800df4c:	d3e7      	bcc.n	800df1e <SD_disk_initialize+0xb2>
 800df4e:	e000      	b.n	800df52 <SD_disk_initialize+0xe6>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800df50:	46c0      	nop			; (mov r8, r8)

				/* READ_OCR */
				if (((HAL_GetTick() - tickstart) < SD_disk_init_TIMEOUT) && SD_SendCmd(CMD58, 0) == 0)
 800df52:	f7f6 facd 	bl	80044f0 <HAL_GetTick>
 800df56:	0002      	movs	r2, r0
 800df58:	693b      	ldr	r3, [r7, #16]
 800df5a:	1ad2      	subs	r2, r2, r3
 800df5c:	23fa      	movs	r3, #250	; 0xfa
 800df5e:	009b      	lsls	r3, r3, #2
 800df60:	429a      	cmp	r2, r3
 800df62:	d300      	bcc.n	800df66 <SD_disk_initialize+0xfa>
 800df64:	e07a      	b.n	800e05c <SD_disk_initialize+0x1f0>
 800df66:	2100      	movs	r1, #0
 800df68:	207a      	movs	r0, #122	; 0x7a
 800df6a:	f7ff ff13 	bl	800dd94 <SD_SendCmd>
 800df6e:	1e03      	subs	r3, r0, #0
 800df70:	d000      	beq.n	800df74 <SD_disk_initialize+0x108>
 800df72:	e073      	b.n	800e05c <SD_disk_initialize+0x1f0>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 800df74:	2317      	movs	r3, #23
 800df76:	18fb      	adds	r3, r7, r3
 800df78:	2200      	movs	r2, #0
 800df7a:	701a      	strb	r2, [r3, #0]
 800df7c:	e00e      	b.n	800df9c <SD_disk_initialize+0x130>
					{
						ocr[n] = SPI_RxByte();
 800df7e:	2517      	movs	r5, #23
 800df80:	197b      	adds	r3, r7, r5
 800df82:	781c      	ldrb	r4, [r3, #0]
 800df84:	f7ff fdd2 	bl	800db2c <SPI_RxByte>
 800df88:	0003      	movs	r3, r0
 800df8a:	001a      	movs	r2, r3
 800df8c:	230c      	movs	r3, #12
 800df8e:	18fb      	adds	r3, r7, r3
 800df90:	551a      	strb	r2, [r3, r4]
					for (n = 0; n < 4; n++)
 800df92:	197b      	adds	r3, r7, r5
 800df94:	781a      	ldrb	r2, [r3, #0]
 800df96:	197b      	adds	r3, r7, r5
 800df98:	3201      	adds	r2, #1
 800df9a:	701a      	strb	r2, [r3, #0]
 800df9c:	2317      	movs	r3, #23
 800df9e:	18fb      	adds	r3, r7, r3
 800dfa0:	781b      	ldrb	r3, [r3, #0]
 800dfa2:	2b03      	cmp	r3, #3
 800dfa4:	d9eb      	bls.n	800df7e <SD_disk_initialize+0x112>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 800dfa6:	230c      	movs	r3, #12
 800dfa8:	18fb      	adds	r3, r7, r3
 800dfaa:	781b      	ldrb	r3, [r3, #0]
 800dfac:	001a      	movs	r2, r3
 800dfae:	2340      	movs	r3, #64	; 0x40
 800dfb0:	4013      	ands	r3, r2
 800dfb2:	d001      	beq.n	800dfb8 <SD_disk_initialize+0x14c>
 800dfb4:	220c      	movs	r2, #12
 800dfb6:	e000      	b.n	800dfba <SD_disk_initialize+0x14e>
 800dfb8:	2204      	movs	r2, #4
 800dfba:	2316      	movs	r3, #22
 800dfbc:	18fb      	adds	r3, r7, r3
 800dfbe:	701a      	strb	r2, [r3, #0]
 800dfc0:	e04c      	b.n	800e05c <SD_disk_initialize+0x1f0>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 800dfc2:	2100      	movs	r1, #0
 800dfc4:	2077      	movs	r0, #119	; 0x77
 800dfc6:	f7ff fee5 	bl	800dd94 <SD_SendCmd>
 800dfca:	0003      	movs	r3, r0
 800dfcc:	2b01      	cmp	r3, #1
 800dfce:	d808      	bhi.n	800dfe2 <SD_disk_initialize+0x176>
 800dfd0:	2100      	movs	r1, #0
 800dfd2:	2069      	movs	r0, #105	; 0x69
 800dfd4:	f7ff fede 	bl	800dd94 <SD_SendCmd>
 800dfd8:	0003      	movs	r3, r0
 800dfda:	2b01      	cmp	r3, #1
 800dfdc:	d801      	bhi.n	800dfe2 <SD_disk_initialize+0x176>
 800dfde:	2202      	movs	r2, #2
 800dfe0:	e000      	b.n	800dfe4 <SD_disk_initialize+0x178>
 800dfe2:	2201      	movs	r2, #1
 800dfe4:	2316      	movs	r3, #22
 800dfe6:	18fb      	adds	r3, r7, r3
 800dfe8:	701a      	strb	r2, [r3, #0]

			do
			{
				if (type == CT_SD1)
 800dfea:	2316      	movs	r3, #22
 800dfec:	18fb      	adds	r3, r7, r3
 800dfee:	781b      	ldrb	r3, [r3, #0]
 800dff0:	2b02      	cmp	r3, #2
 800dff2:	d10d      	bne.n	800e010 <SD_disk_initialize+0x1a4>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 800dff4:	2100      	movs	r1, #0
 800dff6:	2077      	movs	r0, #119	; 0x77
 800dff8:	f7ff fecc 	bl	800dd94 <SD_SendCmd>
 800dffc:	0003      	movs	r3, r0
 800dffe:	2b01      	cmp	r3, #1
 800e000:	d80c      	bhi.n	800e01c <SD_disk_initialize+0x1b0>
 800e002:	2100      	movs	r1, #0
 800e004:	2069      	movs	r0, #105	; 0x69
 800e006:	f7ff fec5 	bl	800dd94 <SD_SendCmd>
 800e00a:	1e03      	subs	r3, r0, #0
 800e00c:	d106      	bne.n	800e01c <SD_disk_initialize+0x1b0>
 800e00e:	e010      	b.n	800e032 <SD_disk_initialize+0x1c6>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800e010:	2100      	movs	r1, #0
 800e012:	2041      	movs	r0, #65	; 0x41
 800e014:	f7ff febe 	bl	800dd94 <SD_SendCmd>
 800e018:	1e03      	subs	r3, r0, #0
 800e01a:	d009      	beq.n	800e030 <SD_disk_initialize+0x1c4>
				}

			} while ((HAL_GetTick() - tickstart) < SD_disk_init_TIMEOUT);
 800e01c:	f7f6 fa68 	bl	80044f0 <HAL_GetTick>
 800e020:	0002      	movs	r2, r0
 800e022:	693b      	ldr	r3, [r7, #16]
 800e024:	1ad2      	subs	r2, r2, r3
 800e026:	23fa      	movs	r3, #250	; 0xfa
 800e028:	009b      	lsls	r3, r3, #2
 800e02a:	429a      	cmp	r2, r3
 800e02c:	d3dd      	bcc.n	800dfea <SD_disk_initialize+0x17e>
 800e02e:	e000      	b.n	800e032 <SD_disk_initialize+0x1c6>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800e030:	46c0      	nop			; (mov r8, r8)

			/* SET_BLOCKLEN */
			if (((HAL_GetTick() - tickstart) >= SD_disk_init_TIMEOUT) || SD_SendCmd(CMD16, 512) != 0) type = 0;
 800e032:	f7f6 fa5d 	bl	80044f0 <HAL_GetTick>
 800e036:	0002      	movs	r2, r0
 800e038:	693b      	ldr	r3, [r7, #16]
 800e03a:	1ad2      	subs	r2, r2, r3
 800e03c:	23fa      	movs	r3, #250	; 0xfa
 800e03e:	009b      	lsls	r3, r3, #2
 800e040:	429a      	cmp	r2, r3
 800e042:	d207      	bcs.n	800e054 <SD_disk_initialize+0x1e8>
 800e044:	2380      	movs	r3, #128	; 0x80
 800e046:	009b      	lsls	r3, r3, #2
 800e048:	0019      	movs	r1, r3
 800e04a:	2050      	movs	r0, #80	; 0x50
 800e04c:	f7ff fea2 	bl	800dd94 <SD_SendCmd>
 800e050:	1e03      	subs	r3, r0, #0
 800e052:	d003      	beq.n	800e05c <SD_disk_initialize+0x1f0>
 800e054:	2316      	movs	r3, #22
 800e056:	18fb      	adds	r3, r7, r3
 800e058:	2200      	movs	r2, #0
 800e05a:	701a      	strb	r2, [r3, #0]
		}
	}

	CardType = type;
 800e05c:	4b10      	ldr	r3, [pc, #64]	; (800e0a0 <SD_disk_initialize+0x234>)
 800e05e:	2416      	movs	r4, #22
 800e060:	193a      	adds	r2, r7, r4
 800e062:	7812      	ldrb	r2, [r2, #0]
 800e064:	701a      	strb	r2, [r3, #0]

	/* Idle */
	DESELECT();
 800e066:	f7ff fd1c 	bl	800daa2 <DESELECT>
	SPI_RxByte();
 800e06a:	f7ff fd5f 	bl	800db2c <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 800e06e:	193b      	adds	r3, r7, r4
 800e070:	781b      	ldrb	r3, [r3, #0]
 800e072:	2b00      	cmp	r3, #0
 800e074:	d008      	beq.n	800e088 <SD_disk_initialize+0x21c>
	{
		Stat &= ~STA_NOINIT;
 800e076:	4b09      	ldr	r3, [pc, #36]	; (800e09c <SD_disk_initialize+0x230>)
 800e078:	781b      	ldrb	r3, [r3, #0]
 800e07a:	b2db      	uxtb	r3, r3
 800e07c:	2201      	movs	r2, #1
 800e07e:	4393      	bics	r3, r2
 800e080:	b2da      	uxtb	r2, r3
 800e082:	4b06      	ldr	r3, [pc, #24]	; (800e09c <SD_disk_initialize+0x230>)
 800e084:	701a      	strb	r2, [r3, #0]
 800e086:	e001      	b.n	800e08c <SD_disk_initialize+0x220>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 800e088:	f7ff fde4 	bl	800dc54 <SD_PowerOff>
	}

	return Stat;
 800e08c:	4b03      	ldr	r3, [pc, #12]	; (800e09c <SD_disk_initialize+0x230>)
 800e08e:	781b      	ldrb	r3, [r3, #0]
 800e090:	b2db      	uxtb	r3, r3
}
 800e092:	0018      	movs	r0, r3
 800e094:	46bd      	mov	sp, r7
 800e096:	b006      	add	sp, #24
 800e098:	bdb0      	pop	{r4, r5, r7, pc}
 800e09a:	46c0      	nop			; (mov r8, r8)
 800e09c:	20000020 	.word	0x20000020
 800e0a0:	20002760 	.word	0x20002760

0800e0a4 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b082      	sub	sp, #8
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	0002      	movs	r2, r0
 800e0ac:	1dfb      	adds	r3, r7, #7
 800e0ae:	701a      	strb	r2, [r3, #0]
	if (drv) return STA_NOINIT;
 800e0b0:	1dfb      	adds	r3, r7, #7
 800e0b2:	781b      	ldrb	r3, [r3, #0]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d001      	beq.n	800e0bc <SD_disk_status+0x18>
 800e0b8:	2301      	movs	r3, #1
 800e0ba:	e002      	b.n	800e0c2 <SD_disk_status+0x1e>
	return Stat;
 800e0bc:	4b03      	ldr	r3, [pc, #12]	; (800e0cc <SD_disk_status+0x28>)
 800e0be:	781b      	ldrb	r3, [r3, #0]
 800e0c0:	b2db      	uxtb	r3, r3
}
 800e0c2:	0018      	movs	r0, r3
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	b002      	add	sp, #8
 800e0c8:	bd80      	pop	{r7, pc}
 800e0ca:	46c0      	nop			; (mov r8, r8)
 800e0cc:	20000020 	.word	0x20000020

0800e0d0 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b084      	sub	sp, #16
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	60b9      	str	r1, [r7, #8]
 800e0d8:	607a      	str	r2, [r7, #4]
 800e0da:	603b      	str	r3, [r7, #0]
 800e0dc:	210f      	movs	r1, #15
 800e0de:	187b      	adds	r3, r7, r1
 800e0e0:	1c02      	adds	r2, r0, #0
 800e0e2:	701a      	strb	r2, [r3, #0]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 800e0e4:	187b      	adds	r3, r7, r1
 800e0e6:	781b      	ldrb	r3, [r3, #0]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d102      	bne.n	800e0f2 <SD_disk_read+0x22>
 800e0ec:	683b      	ldr	r3, [r7, #0]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d101      	bne.n	800e0f6 <SD_disk_read+0x26>
 800e0f2:	2304      	movs	r3, #4
 800e0f4:	e053      	b.n	800e19e <SD_disk_read+0xce>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800e0f6:	4b2c      	ldr	r3, [pc, #176]	; (800e1a8 <SD_disk_read+0xd8>)
 800e0f8:	781b      	ldrb	r3, [r3, #0]
 800e0fa:	b2db      	uxtb	r3, r3
 800e0fc:	001a      	movs	r2, r3
 800e0fe:	2301      	movs	r3, #1
 800e100:	4013      	ands	r3, r2
 800e102:	d001      	beq.n	800e108 <SD_disk_read+0x38>
 800e104:	2303      	movs	r3, #3
 800e106:	e04a      	b.n	800e19e <SD_disk_read+0xce>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800e108:	4b28      	ldr	r3, [pc, #160]	; (800e1ac <SD_disk_read+0xdc>)
 800e10a:	781b      	ldrb	r3, [r3, #0]
 800e10c:	001a      	movs	r2, r3
 800e10e:	2304      	movs	r3, #4
 800e110:	4013      	ands	r3, r2
 800e112:	d102      	bne.n	800e11a <SD_disk_read+0x4a>
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	025b      	lsls	r3, r3, #9
 800e118:	607b      	str	r3, [r7, #4]

	SELECT();
 800e11a:	f7ff fcb3 	bl	800da84 <SELECT>

	if (count == 1)
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	2b01      	cmp	r3, #1
 800e122:	d112      	bne.n	800e14a <SD_disk_read+0x7a>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	0019      	movs	r1, r3
 800e128:	2051      	movs	r0, #81	; 0x51
 800e12a:	f7ff fe33 	bl	800dd94 <SD_SendCmd>
 800e12e:	1e03      	subs	r3, r0, #0
 800e130:	d12d      	bne.n	800e18e <SD_disk_read+0xbe>
 800e132:	2380      	movs	r3, #128	; 0x80
 800e134:	009a      	lsls	r2, r3, #2
 800e136:	68bb      	ldr	r3, [r7, #8]
 800e138:	0011      	movs	r1, r2
 800e13a:	0018      	movs	r0, r3
 800e13c:	f7ff fd9e 	bl	800dc7c <SD_RxDataBlock>
 800e140:	1e03      	subs	r3, r0, #0
 800e142:	d024      	beq.n	800e18e <SD_disk_read+0xbe>
 800e144:	2300      	movs	r3, #0
 800e146:	603b      	str	r3, [r7, #0]
 800e148:	e021      	b.n	800e18e <SD_disk_read+0xbe>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	0019      	movs	r1, r3
 800e14e:	2052      	movs	r0, #82	; 0x52
 800e150:	f7ff fe20 	bl	800dd94 <SD_SendCmd>
 800e154:	1e03      	subs	r3, r0, #0
 800e156:	d11a      	bne.n	800e18e <SD_disk_read+0xbe>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 800e158:	2380      	movs	r3, #128	; 0x80
 800e15a:	009a      	lsls	r2, r3, #2
 800e15c:	68bb      	ldr	r3, [r7, #8]
 800e15e:	0011      	movs	r1, r2
 800e160:	0018      	movs	r0, r3
 800e162:	f7ff fd8b 	bl	800dc7c <SD_RxDataBlock>
 800e166:	1e03      	subs	r3, r0, #0
 800e168:	d00c      	beq.n	800e184 <SD_disk_read+0xb4>
				buff += 512;
 800e16a:	68bb      	ldr	r3, [r7, #8]
 800e16c:	2280      	movs	r2, #128	; 0x80
 800e16e:	0092      	lsls	r2, r2, #2
 800e170:	4694      	mov	ip, r2
 800e172:	4463      	add	r3, ip
 800e174:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	3b01      	subs	r3, #1
 800e17a:	603b      	str	r3, [r7, #0]
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d1ea      	bne.n	800e158 <SD_disk_read+0x88>
 800e182:	e000      	b.n	800e186 <SD_disk_read+0xb6>
				if (!SD_RxDataBlock(buff, 512)) break;
 800e184:	46c0      	nop			; (mov r8, r8)

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 800e186:	2100      	movs	r1, #0
 800e188:	204c      	movs	r0, #76	; 0x4c
 800e18a:	f7ff fe03 	bl	800dd94 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 800e18e:	f7ff fc88 	bl	800daa2 <DESELECT>
	SPI_RxByte();
 800e192:	f7ff fccb 	bl	800db2c <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	1e5a      	subs	r2, r3, #1
 800e19a:	4193      	sbcs	r3, r2
 800e19c:	b2db      	uxtb	r3, r3
}
 800e19e:	0018      	movs	r0, r3
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	b004      	add	sp, #16
 800e1a4:	bd80      	pop	{r7, pc}
 800e1a6:	46c0      	nop			; (mov r8, r8)
 800e1a8:	20000020 	.word	0x20000020
 800e1ac:	20002760 	.word	0x20002760

0800e1b0 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b084      	sub	sp, #16
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	60b9      	str	r1, [r7, #8]
 800e1b8:	607a      	str	r2, [r7, #4]
 800e1ba:	603b      	str	r3, [r7, #0]
 800e1bc:	210f      	movs	r1, #15
 800e1be:	187b      	adds	r3, r7, r1
 800e1c0:	1c02      	adds	r2, r0, #0
 800e1c2:	701a      	strb	r2, [r3, #0]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 800e1c4:	187b      	adds	r3, r7, r1
 800e1c6:	781b      	ldrb	r3, [r3, #0]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d102      	bne.n	800e1d2 <SD_disk_write+0x22>
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d101      	bne.n	800e1d6 <SD_disk_write+0x26>
 800e1d2:	2304      	movs	r3, #4
 800e1d4:	e06b      	b.n	800e2ae <SD_disk_write+0xfe>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800e1d6:	4b38      	ldr	r3, [pc, #224]	; (800e2b8 <SD_disk_write+0x108>)
 800e1d8:	781b      	ldrb	r3, [r3, #0]
 800e1da:	b2db      	uxtb	r3, r3
 800e1dc:	001a      	movs	r2, r3
 800e1de:	2301      	movs	r3, #1
 800e1e0:	4013      	ands	r3, r2
 800e1e2:	d001      	beq.n	800e1e8 <SD_disk_write+0x38>
 800e1e4:	2303      	movs	r3, #3
 800e1e6:	e062      	b.n	800e2ae <SD_disk_write+0xfe>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 800e1e8:	4b33      	ldr	r3, [pc, #204]	; (800e2b8 <SD_disk_write+0x108>)
 800e1ea:	781b      	ldrb	r3, [r3, #0]
 800e1ec:	b2db      	uxtb	r3, r3
 800e1ee:	001a      	movs	r2, r3
 800e1f0:	2304      	movs	r3, #4
 800e1f2:	4013      	ands	r3, r2
 800e1f4:	d001      	beq.n	800e1fa <SD_disk_write+0x4a>
 800e1f6:	2302      	movs	r3, #2
 800e1f8:	e059      	b.n	800e2ae <SD_disk_write+0xfe>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800e1fa:	4b30      	ldr	r3, [pc, #192]	; (800e2bc <SD_disk_write+0x10c>)
 800e1fc:	781b      	ldrb	r3, [r3, #0]
 800e1fe:	001a      	movs	r2, r3
 800e200:	2304      	movs	r3, #4
 800e202:	4013      	ands	r3, r2
 800e204:	d102      	bne.n	800e20c <SD_disk_write+0x5c>
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	025b      	lsls	r3, r3, #9
 800e20a:	607b      	str	r3, [r7, #4]

	SELECT();
 800e20c:	f7ff fc3a 	bl	800da84 <SELECT>

	if (count == 1)
 800e210:	683b      	ldr	r3, [r7, #0]
 800e212:	2b01      	cmp	r3, #1
 800e214:	d110      	bne.n	800e238 <SD_disk_write+0x88>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	0019      	movs	r1, r3
 800e21a:	2058      	movs	r0, #88	; 0x58
 800e21c:	f7ff fdba 	bl	800dd94 <SD_SendCmd>
 800e220:	1e03      	subs	r3, r0, #0
 800e222:	d13c      	bne.n	800e29e <SD_disk_write+0xee>
 800e224:	68bb      	ldr	r3, [r7, #8]
 800e226:	21fe      	movs	r1, #254	; 0xfe
 800e228:	0018      	movs	r0, r3
 800e22a:	f7ff fd5c 	bl	800dce6 <SD_TxDataBlock>
 800e22e:	1e03      	subs	r3, r0, #0
 800e230:	d035      	beq.n	800e29e <SD_disk_write+0xee>
			count = 0;
 800e232:	2300      	movs	r3, #0
 800e234:	603b      	str	r3, [r7, #0]
 800e236:	e032      	b.n	800e29e <SD_disk_write+0xee>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 800e238:	4b20      	ldr	r3, [pc, #128]	; (800e2bc <SD_disk_write+0x10c>)
 800e23a:	781b      	ldrb	r3, [r3, #0]
 800e23c:	001a      	movs	r2, r3
 800e23e:	2302      	movs	r3, #2
 800e240:	4013      	ands	r3, r2
 800e242:	d008      	beq.n	800e256 <SD_disk_write+0xa6>
		{
			SD_SendCmd(CMD55, 0);
 800e244:	2100      	movs	r1, #0
 800e246:	2077      	movs	r0, #119	; 0x77
 800e248:	f7ff fda4 	bl	800dd94 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	0019      	movs	r1, r3
 800e250:	2057      	movs	r0, #87	; 0x57
 800e252:	f7ff fd9f 	bl	800dd94 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	0019      	movs	r1, r3
 800e25a:	2059      	movs	r0, #89	; 0x59
 800e25c:	f7ff fd9a 	bl	800dd94 <SD_SendCmd>
 800e260:	1e03      	subs	r3, r0, #0
 800e262:	d11c      	bne.n	800e29e <SD_disk_write+0xee>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 800e264:	68bb      	ldr	r3, [r7, #8]
 800e266:	21fc      	movs	r1, #252	; 0xfc
 800e268:	0018      	movs	r0, r3
 800e26a:	f7ff fd3c 	bl	800dce6 <SD_TxDataBlock>
 800e26e:	1e03      	subs	r3, r0, #0
 800e270:	d00c      	beq.n	800e28c <SD_disk_write+0xdc>
				buff += 512;
 800e272:	68bb      	ldr	r3, [r7, #8]
 800e274:	2280      	movs	r2, #128	; 0x80
 800e276:	0092      	lsls	r2, r2, #2
 800e278:	4694      	mov	ip, r2
 800e27a:	4463      	add	r3, ip
 800e27c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800e27e:	683b      	ldr	r3, [r7, #0]
 800e280:	3b01      	subs	r3, #1
 800e282:	603b      	str	r3, [r7, #0]
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d1ec      	bne.n	800e264 <SD_disk_write+0xb4>
 800e28a:	e000      	b.n	800e28e <SD_disk_write+0xde>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 800e28c:	46c0      	nop			; (mov r8, r8)

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 800e28e:	21fd      	movs	r1, #253	; 0xfd
 800e290:	2000      	movs	r0, #0
 800e292:	f7ff fd28 	bl	800dce6 <SD_TxDataBlock>
 800e296:	1e03      	subs	r3, r0, #0
 800e298:	d101      	bne.n	800e29e <SD_disk_write+0xee>
			{
				count = 1;
 800e29a:	2301      	movs	r3, #1
 800e29c:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 800e29e:	f7ff fc00 	bl	800daa2 <DESELECT>
	SPI_RxByte();
 800e2a2:	f7ff fc43 	bl	800db2c <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800e2a6:	683b      	ldr	r3, [r7, #0]
 800e2a8:	1e5a      	subs	r2, r3, #1
 800e2aa:	4193      	sbcs	r3, r2
 800e2ac:	b2db      	uxtb	r3, r3
}
 800e2ae:	0018      	movs	r0, r3
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	b004      	add	sp, #16
 800e2b4:	bd80      	pop	{r7, pc}
 800e2b6:	46c0      	nop			; (mov r8, r8)
 800e2b8:	20000020 	.word	0x20000020
 800e2bc:	20002760 	.word	0x20002760

0800e2c0 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 800e2c0:	b590      	push	{r4, r7, lr}
 800e2c2:	b08b      	sub	sp, #44	; 0x2c
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	603a      	str	r2, [r7, #0]
 800e2c8:	1dfb      	adds	r3, r7, #7
 800e2ca:	1c02      	adds	r2, r0, #0
 800e2cc:	701a      	strb	r2, [r3, #0]
 800e2ce:	1dbb      	adds	r3, r7, #6
 800e2d0:	1c0a      	adds	r2, r1, #0
 800e2d2:	701a      	strb	r2, [r3, #0]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 800e2d4:	683b      	ldr	r3, [r7, #0]
 800e2d6:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 800e2d8:	1dfb      	adds	r3, r7, #7
 800e2da:	781b      	ldrb	r3, [r3, #0]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d001      	beq.n	800e2e4 <SD_disk_ioctl+0x24>
 800e2e0:	2304      	movs	r3, #4
 800e2e2:	e11b      	b.n	800e51c <SD_disk_ioctl+0x25c>
	res = RES_ERROR;
 800e2e4:	2327      	movs	r3, #39	; 0x27
 800e2e6:	18fb      	adds	r3, r7, r3
 800e2e8:	2201      	movs	r2, #1
 800e2ea:	701a      	strb	r2, [r3, #0]

	if (ctrl == CTRL_POWER)
 800e2ec:	1dbb      	adds	r3, r7, #6
 800e2ee:	781b      	ldrb	r3, [r3, #0]
 800e2f0:	2b05      	cmp	r3, #5
 800e2f2:	d127      	bne.n	800e344 <SD_disk_ioctl+0x84>
	{
		switch (*ptr)
 800e2f4:	6a3b      	ldr	r3, [r7, #32]
 800e2f6:	781b      	ldrb	r3, [r3, #0]
 800e2f8:	2b02      	cmp	r3, #2
 800e2fa:	d013      	beq.n	800e324 <SD_disk_ioctl+0x64>
 800e2fc:	dc1d      	bgt.n	800e33a <SD_disk_ioctl+0x7a>
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d002      	beq.n	800e308 <SD_disk_ioctl+0x48>
 800e302:	2b01      	cmp	r3, #1
 800e304:	d007      	beq.n	800e316 <SD_disk_ioctl+0x56>
 800e306:	e018      	b.n	800e33a <SD_disk_ioctl+0x7a>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 800e308:	f7ff fca4 	bl	800dc54 <SD_PowerOff>
			res = RES_OK;
 800e30c:	2327      	movs	r3, #39	; 0x27
 800e30e:	18fb      	adds	r3, r7, r3
 800e310:	2200      	movs	r2, #0
 800e312:	701a      	strb	r2, [r3, #0]
			break;
 800e314:	e0ff      	b.n	800e516 <SD_disk_ioctl+0x256>
		case 1:
			SD_PowerOn();		/* Power On */
 800e316:	f7ff fc55 	bl	800dbc4 <SD_PowerOn>
			res = RES_OK;
 800e31a:	2327      	movs	r3, #39	; 0x27
 800e31c:	18fb      	adds	r3, r7, r3
 800e31e:	2200      	movs	r2, #0
 800e320:	701a      	strb	r2, [r3, #0]
			break;
 800e322:	e0f8      	b.n	800e516 <SD_disk_ioctl+0x256>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 800e324:	6a3b      	ldr	r3, [r7, #32]
 800e326:	1c5c      	adds	r4, r3, #1
 800e328:	f7ff fc9e 	bl	800dc68 <SD_CheckPower>
 800e32c:	0003      	movs	r3, r0
 800e32e:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 800e330:	2327      	movs	r3, #39	; 0x27
 800e332:	18fb      	adds	r3, r7, r3
 800e334:	2200      	movs	r2, #0
 800e336:	701a      	strb	r2, [r3, #0]
			break;
 800e338:	e0ed      	b.n	800e516 <SD_disk_ioctl+0x256>
		default:
			res = RES_PARERR;
 800e33a:	2327      	movs	r3, #39	; 0x27
 800e33c:	18fb      	adds	r3, r7, r3
 800e33e:	2204      	movs	r2, #4
 800e340:	701a      	strb	r2, [r3, #0]
 800e342:	e0e8      	b.n	800e516 <SD_disk_ioctl+0x256>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 800e344:	4b77      	ldr	r3, [pc, #476]	; (800e524 <SD_disk_ioctl+0x264>)
 800e346:	781b      	ldrb	r3, [r3, #0]
 800e348:	b2db      	uxtb	r3, r3
 800e34a:	001a      	movs	r2, r3
 800e34c:	2301      	movs	r3, #1
 800e34e:	4013      	ands	r3, r2
 800e350:	d001      	beq.n	800e356 <SD_disk_ioctl+0x96>
 800e352:	2303      	movs	r3, #3
 800e354:	e0e2      	b.n	800e51c <SD_disk_ioctl+0x25c>

		SELECT();
 800e356:	f7ff fb95 	bl	800da84 <SELECT>

		switch (ctrl)
 800e35a:	1dbb      	adds	r3, r7, #6
 800e35c:	781b      	ldrb	r3, [r3, #0]
 800e35e:	2b0d      	cmp	r3, #13
 800e360:	d900      	bls.n	800e364 <SD_disk_ioctl+0xa4>
 800e362:	e0c8      	b.n	800e4f6 <SD_disk_ioctl+0x236>
 800e364:	009a      	lsls	r2, r3, #2
 800e366:	4b70      	ldr	r3, [pc, #448]	; (800e528 <SD_disk_ioctl+0x268>)
 800e368:	18d3      	adds	r3, r2, r3
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	469f      	mov	pc, r3
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 800e36e:	2100      	movs	r1, #0
 800e370:	2049      	movs	r0, #73	; 0x49
 800e372:	f7ff fd0f 	bl	800dd94 <SD_SendCmd>
 800e376:	1e03      	subs	r3, r0, #0
 800e378:	d000      	beq.n	800e37c <SD_disk_ioctl+0xbc>
 800e37a:	e0c1      	b.n	800e500 <SD_disk_ioctl+0x240>
 800e37c:	240c      	movs	r4, #12
 800e37e:	193b      	adds	r3, r7, r4
 800e380:	2110      	movs	r1, #16
 800e382:	0018      	movs	r0, r3
 800e384:	f7ff fc7a 	bl	800dc7c <SD_RxDataBlock>
 800e388:	1e03      	subs	r3, r0, #0
 800e38a:	d100      	bne.n	800e38e <SD_disk_ioctl+0xce>
 800e38c:	e0b8      	b.n	800e500 <SD_disk_ioctl+0x240>
			{
				if ((csd[0] >> 6) == 1)
 800e38e:	0022      	movs	r2, r4
 800e390:	18bb      	adds	r3, r7, r2
 800e392:	781b      	ldrb	r3, [r3, #0]
 800e394:	099b      	lsrs	r3, r3, #6
 800e396:	b2db      	uxtb	r3, r3
 800e398:	2b01      	cmp	r3, #1
 800e39a:	d114      	bne.n	800e3c6 <SD_disk_ioctl+0x106>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800e39c:	0011      	movs	r1, r2
 800e39e:	18bb      	adds	r3, r7, r2
 800e3a0:	7a5b      	ldrb	r3, [r3, #9]
 800e3a2:	b29a      	uxth	r2, r3
 800e3a4:	187b      	adds	r3, r7, r1
 800e3a6:	7a1b      	ldrb	r3, [r3, #8]
 800e3a8:	b29b      	uxth	r3, r3
 800e3aa:	021b      	lsls	r3, r3, #8
 800e3ac:	b29b      	uxth	r3, r3
 800e3ae:	18d3      	adds	r3, r2, r3
 800e3b0:	b29a      	uxth	r2, r3
 800e3b2:	211e      	movs	r1, #30
 800e3b4:	187b      	adds	r3, r7, r1
 800e3b6:	3201      	adds	r2, #1
 800e3b8:	801a      	strh	r2, [r3, #0]
					*(DWORD*) buff = (DWORD) csize << 10;
 800e3ba:	187b      	adds	r3, r7, r1
 800e3bc:	881b      	ldrh	r3, [r3, #0]
 800e3be:	029a      	lsls	r2, r3, #10
 800e3c0:	683b      	ldr	r3, [r7, #0]
 800e3c2:	601a      	str	r2, [r3, #0]
 800e3c4:	e03a      	b.n	800e43c <SD_disk_ioctl+0x17c>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800e3c6:	200c      	movs	r0, #12
 800e3c8:	183b      	adds	r3, r7, r0
 800e3ca:	795b      	ldrb	r3, [r3, #5]
 800e3cc:	220f      	movs	r2, #15
 800e3ce:	4013      	ands	r3, r2
 800e3d0:	b2da      	uxtb	r2, r3
 800e3d2:	183b      	adds	r3, r7, r0
 800e3d4:	7a9b      	ldrb	r3, [r3, #10]
 800e3d6:	09db      	lsrs	r3, r3, #7
 800e3d8:	b2db      	uxtb	r3, r3
 800e3da:	18d3      	adds	r3, r2, r3
 800e3dc:	b2da      	uxtb	r2, r3
 800e3de:	183b      	adds	r3, r7, r0
 800e3e0:	7a5b      	ldrb	r3, [r3, #9]
 800e3e2:	005b      	lsls	r3, r3, #1
 800e3e4:	b2db      	uxtb	r3, r3
 800e3e6:	2106      	movs	r1, #6
 800e3e8:	400b      	ands	r3, r1
 800e3ea:	b2db      	uxtb	r3, r3
 800e3ec:	18d3      	adds	r3, r2, r3
 800e3ee:	b2da      	uxtb	r2, r3
 800e3f0:	2426      	movs	r4, #38	; 0x26
 800e3f2:	193b      	adds	r3, r7, r4
 800e3f4:	3202      	adds	r2, #2
 800e3f6:	701a      	strb	r2, [r3, #0]
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 800e3f8:	183b      	adds	r3, r7, r0
 800e3fa:	7a1b      	ldrb	r3, [r3, #8]
 800e3fc:	099b      	lsrs	r3, r3, #6
 800e3fe:	b2db      	uxtb	r3, r3
 800e400:	b29a      	uxth	r2, r3
 800e402:	183b      	adds	r3, r7, r0
 800e404:	79db      	ldrb	r3, [r3, #7]
 800e406:	b29b      	uxth	r3, r3
 800e408:	009b      	lsls	r3, r3, #2
 800e40a:	b29b      	uxth	r3, r3
 800e40c:	18d3      	adds	r3, r2, r3
 800e40e:	b29a      	uxth	r2, r3
 800e410:	183b      	adds	r3, r7, r0
 800e412:	799b      	ldrb	r3, [r3, #6]
 800e414:	029b      	lsls	r3, r3, #10
 800e416:	b299      	uxth	r1, r3
 800e418:	23c0      	movs	r3, #192	; 0xc0
 800e41a:	011b      	lsls	r3, r3, #4
 800e41c:	400b      	ands	r3, r1
 800e41e:	b29b      	uxth	r3, r3
 800e420:	18d3      	adds	r3, r2, r3
 800e422:	b29a      	uxth	r2, r3
 800e424:	211e      	movs	r1, #30
 800e426:	187b      	adds	r3, r7, r1
 800e428:	3201      	adds	r2, #1
 800e42a:	801a      	strh	r2, [r3, #0]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 800e42c:	187b      	adds	r3, r7, r1
 800e42e:	881a      	ldrh	r2, [r3, #0]
 800e430:	193b      	adds	r3, r7, r4
 800e432:	781b      	ldrb	r3, [r3, #0]
 800e434:	3b09      	subs	r3, #9
 800e436:	409a      	lsls	r2, r3
 800e438:	683b      	ldr	r3, [r7, #0]
 800e43a:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800e43c:	2327      	movs	r3, #39	; 0x27
 800e43e:	18fb      	adds	r3, r7, r3
 800e440:	2200      	movs	r2, #0
 800e442:	701a      	strb	r2, [r3, #0]
			}
			break;
 800e444:	e05c      	b.n	800e500 <SD_disk_ioctl+0x240>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	2280      	movs	r2, #128	; 0x80
 800e44a:	0092      	lsls	r2, r2, #2
 800e44c:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800e44e:	2327      	movs	r3, #39	; 0x27
 800e450:	18fb      	adds	r3, r7, r3
 800e452:	2200      	movs	r2, #0
 800e454:	701a      	strb	r2, [r3, #0]
			break;
 800e456:	e05a      	b.n	800e50e <SD_disk_ioctl+0x24e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 800e458:	f7ff fb94 	bl	800db84 <SD_ReadyWait>
 800e45c:	0003      	movs	r3, r0
 800e45e:	2bff      	cmp	r3, #255	; 0xff
 800e460:	d150      	bne.n	800e504 <SD_disk_ioctl+0x244>
 800e462:	2327      	movs	r3, #39	; 0x27
 800e464:	18fb      	adds	r3, r7, r3
 800e466:	2200      	movs	r2, #0
 800e468:	701a      	strb	r2, [r3, #0]
			break;
 800e46a:	e04b      	b.n	800e504 <SD_disk_ioctl+0x244>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 800e46c:	2100      	movs	r1, #0
 800e46e:	2049      	movs	r0, #73	; 0x49
 800e470:	f7ff fc90 	bl	800dd94 <SD_SendCmd>
 800e474:	1e03      	subs	r3, r0, #0
 800e476:	d147      	bne.n	800e508 <SD_disk_ioctl+0x248>
 800e478:	6a3b      	ldr	r3, [r7, #32]
 800e47a:	2110      	movs	r1, #16
 800e47c:	0018      	movs	r0, r3
 800e47e:	f7ff fbfd 	bl	800dc7c <SD_RxDataBlock>
 800e482:	1e03      	subs	r3, r0, #0
 800e484:	d040      	beq.n	800e508 <SD_disk_ioctl+0x248>
 800e486:	2327      	movs	r3, #39	; 0x27
 800e488:	18fb      	adds	r3, r7, r3
 800e48a:	2200      	movs	r2, #0
 800e48c:	701a      	strb	r2, [r3, #0]
			break;
 800e48e:	e03b      	b.n	800e508 <SD_disk_ioctl+0x248>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 800e490:	2100      	movs	r1, #0
 800e492:	204a      	movs	r0, #74	; 0x4a
 800e494:	f7ff fc7e 	bl	800dd94 <SD_SendCmd>
 800e498:	1e03      	subs	r3, r0, #0
 800e49a:	d137      	bne.n	800e50c <SD_disk_ioctl+0x24c>
 800e49c:	6a3b      	ldr	r3, [r7, #32]
 800e49e:	2110      	movs	r1, #16
 800e4a0:	0018      	movs	r0, r3
 800e4a2:	f7ff fbeb 	bl	800dc7c <SD_RxDataBlock>
 800e4a6:	1e03      	subs	r3, r0, #0
 800e4a8:	d030      	beq.n	800e50c <SD_disk_ioctl+0x24c>
 800e4aa:	2327      	movs	r3, #39	; 0x27
 800e4ac:	18fb      	adds	r3, r7, r3
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	701a      	strb	r2, [r3, #0]
			break;
 800e4b2:	e02b      	b.n	800e50c <SD_disk_ioctl+0x24c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 800e4b4:	2100      	movs	r1, #0
 800e4b6:	207a      	movs	r0, #122	; 0x7a
 800e4b8:	f7ff fc6c 	bl	800dd94 <SD_SendCmd>
 800e4bc:	1e03      	subs	r3, r0, #0
 800e4be:	d11a      	bne.n	800e4f6 <SD_disk_ioctl+0x236>
			{
				for (n = 0; n < 4; n++)
 800e4c0:	2326      	movs	r3, #38	; 0x26
 800e4c2:	18fb      	adds	r3, r7, r3
 800e4c4:	2200      	movs	r2, #0
 800e4c6:	701a      	strb	r2, [r3, #0]
 800e4c8:	e00c      	b.n	800e4e4 <SD_disk_ioctl+0x224>
				{
					*ptr++ = SPI_RxByte();
 800e4ca:	6a3c      	ldr	r4, [r7, #32]
 800e4cc:	1c63      	adds	r3, r4, #1
 800e4ce:	623b      	str	r3, [r7, #32]
 800e4d0:	f7ff fb2c 	bl	800db2c <SPI_RxByte>
 800e4d4:	0003      	movs	r3, r0
 800e4d6:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 800e4d8:	2126      	movs	r1, #38	; 0x26
 800e4da:	187b      	adds	r3, r7, r1
 800e4dc:	781a      	ldrb	r2, [r3, #0]
 800e4de:	187b      	adds	r3, r7, r1
 800e4e0:	3201      	adds	r2, #1
 800e4e2:	701a      	strb	r2, [r3, #0]
 800e4e4:	2326      	movs	r3, #38	; 0x26
 800e4e6:	18fb      	adds	r3, r7, r3
 800e4e8:	781b      	ldrb	r3, [r3, #0]
 800e4ea:	2b03      	cmp	r3, #3
 800e4ec:	d9ed      	bls.n	800e4ca <SD_disk_ioctl+0x20a>
				}
				res = RES_OK;
 800e4ee:	2327      	movs	r3, #39	; 0x27
 800e4f0:	18fb      	adds	r3, r7, r3
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	701a      	strb	r2, [r3, #0]
			}
		default:
			res = RES_PARERR;
 800e4f6:	2327      	movs	r3, #39	; 0x27
 800e4f8:	18fb      	adds	r3, r7, r3
 800e4fa:	2204      	movs	r2, #4
 800e4fc:	701a      	strb	r2, [r3, #0]
 800e4fe:	e006      	b.n	800e50e <SD_disk_ioctl+0x24e>
			break;
 800e500:	46c0      	nop			; (mov r8, r8)
 800e502:	e004      	b.n	800e50e <SD_disk_ioctl+0x24e>
			break;
 800e504:	46c0      	nop			; (mov r8, r8)
 800e506:	e002      	b.n	800e50e <SD_disk_ioctl+0x24e>
			break;
 800e508:	46c0      	nop			; (mov r8, r8)
 800e50a:	e000      	b.n	800e50e <SD_disk_ioctl+0x24e>
			break;
 800e50c:	46c0      	nop			; (mov r8, r8)
		}

		DESELECT();
 800e50e:	f7ff fac8 	bl	800daa2 <DESELECT>
		SPI_RxByte();
 800e512:	f7ff fb0b 	bl	800db2c <SPI_RxByte>
	}

	return res;
 800e516:	2327      	movs	r3, #39	; 0x27
 800e518:	18fb      	adds	r3, r7, r3
 800e51a:	781b      	ldrb	r3, [r3, #0]
}
 800e51c:	0018      	movs	r0, r3
 800e51e:	46bd      	mov	sp, r7
 800e520:	b00b      	add	sp, #44	; 0x2c
 800e522:	bd90      	pop	{r4, r7, pc}
 800e524:	20000020 	.word	0x20000020
 800e528:	08012938 	.word	0x08012938

0800e52c <__errno>:
 800e52c:	4b01      	ldr	r3, [pc, #4]	; (800e534 <__errno+0x8>)
 800e52e:	6818      	ldr	r0, [r3, #0]
 800e530:	4770      	bx	lr
 800e532:	46c0      	nop			; (mov r8, r8)
 800e534:	20000024 	.word	0x20000024

0800e538 <__libc_init_array>:
 800e538:	b570      	push	{r4, r5, r6, lr}
 800e53a:	2600      	movs	r6, #0
 800e53c:	4d0c      	ldr	r5, [pc, #48]	; (800e570 <__libc_init_array+0x38>)
 800e53e:	4c0d      	ldr	r4, [pc, #52]	; (800e574 <__libc_init_array+0x3c>)
 800e540:	1b64      	subs	r4, r4, r5
 800e542:	10a4      	asrs	r4, r4, #2
 800e544:	42a6      	cmp	r6, r4
 800e546:	d109      	bne.n	800e55c <__libc_init_array+0x24>
 800e548:	2600      	movs	r6, #0
 800e54a:	f004 f83b 	bl	80125c4 <_init>
 800e54e:	4d0a      	ldr	r5, [pc, #40]	; (800e578 <__libc_init_array+0x40>)
 800e550:	4c0a      	ldr	r4, [pc, #40]	; (800e57c <__libc_init_array+0x44>)
 800e552:	1b64      	subs	r4, r4, r5
 800e554:	10a4      	asrs	r4, r4, #2
 800e556:	42a6      	cmp	r6, r4
 800e558:	d105      	bne.n	800e566 <__libc_init_array+0x2e>
 800e55a:	bd70      	pop	{r4, r5, r6, pc}
 800e55c:	00b3      	lsls	r3, r6, #2
 800e55e:	58eb      	ldr	r3, [r5, r3]
 800e560:	4798      	blx	r3
 800e562:	3601      	adds	r6, #1
 800e564:	e7ee      	b.n	800e544 <__libc_init_array+0xc>
 800e566:	00b3      	lsls	r3, r6, #2
 800e568:	58eb      	ldr	r3, [r5, r3]
 800e56a:	4798      	blx	r3
 800e56c:	3601      	adds	r6, #1
 800e56e:	e7f2      	b.n	800e556 <__libc_init_array+0x1e>
 800e570:	08012db8 	.word	0x08012db8
 800e574:	08012db8 	.word	0x08012db8
 800e578:	08012db8 	.word	0x08012db8
 800e57c:	08012dbc 	.word	0x08012dbc

0800e580 <memcpy>:
 800e580:	2300      	movs	r3, #0
 800e582:	b510      	push	{r4, lr}
 800e584:	429a      	cmp	r2, r3
 800e586:	d100      	bne.n	800e58a <memcpy+0xa>
 800e588:	bd10      	pop	{r4, pc}
 800e58a:	5ccc      	ldrb	r4, [r1, r3]
 800e58c:	54c4      	strb	r4, [r0, r3]
 800e58e:	3301      	adds	r3, #1
 800e590:	e7f8      	b.n	800e584 <memcpy+0x4>

0800e592 <memset>:
 800e592:	0003      	movs	r3, r0
 800e594:	1882      	adds	r2, r0, r2
 800e596:	4293      	cmp	r3, r2
 800e598:	d100      	bne.n	800e59c <memset+0xa>
 800e59a:	4770      	bx	lr
 800e59c:	7019      	strb	r1, [r3, #0]
 800e59e:	3301      	adds	r3, #1
 800e5a0:	e7f9      	b.n	800e596 <memset+0x4>

0800e5a2 <__cvt>:
 800e5a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e5a4:	001e      	movs	r6, r3
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	0014      	movs	r4, r2
 800e5aa:	b08b      	sub	sp, #44	; 0x2c
 800e5ac:	429e      	cmp	r6, r3
 800e5ae:	da04      	bge.n	800e5ba <__cvt+0x18>
 800e5b0:	2180      	movs	r1, #128	; 0x80
 800e5b2:	0609      	lsls	r1, r1, #24
 800e5b4:	1873      	adds	r3, r6, r1
 800e5b6:	001e      	movs	r6, r3
 800e5b8:	232d      	movs	r3, #45	; 0x2d
 800e5ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e5bc:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800e5be:	7013      	strb	r3, [r2, #0]
 800e5c0:	2320      	movs	r3, #32
 800e5c2:	2203      	movs	r2, #3
 800e5c4:	439f      	bics	r7, r3
 800e5c6:	2f46      	cmp	r7, #70	; 0x46
 800e5c8:	d007      	beq.n	800e5da <__cvt+0x38>
 800e5ca:	003b      	movs	r3, r7
 800e5cc:	3b45      	subs	r3, #69	; 0x45
 800e5ce:	4259      	negs	r1, r3
 800e5d0:	414b      	adcs	r3, r1
 800e5d2:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e5d4:	3a01      	subs	r2, #1
 800e5d6:	18cb      	adds	r3, r1, r3
 800e5d8:	9310      	str	r3, [sp, #64]	; 0x40
 800e5da:	ab09      	add	r3, sp, #36	; 0x24
 800e5dc:	9304      	str	r3, [sp, #16]
 800e5de:	ab08      	add	r3, sp, #32
 800e5e0:	9303      	str	r3, [sp, #12]
 800e5e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e5e4:	9200      	str	r2, [sp, #0]
 800e5e6:	9302      	str	r3, [sp, #8]
 800e5e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e5ea:	0022      	movs	r2, r4
 800e5ec:	9301      	str	r3, [sp, #4]
 800e5ee:	0033      	movs	r3, r6
 800e5f0:	f000 fcfe 	bl	800eff0 <_dtoa_r>
 800e5f4:	0005      	movs	r5, r0
 800e5f6:	2f47      	cmp	r7, #71	; 0x47
 800e5f8:	d102      	bne.n	800e600 <__cvt+0x5e>
 800e5fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e5fc:	07db      	lsls	r3, r3, #31
 800e5fe:	d528      	bpl.n	800e652 <__cvt+0xb0>
 800e600:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e602:	18eb      	adds	r3, r5, r3
 800e604:	9307      	str	r3, [sp, #28]
 800e606:	2f46      	cmp	r7, #70	; 0x46
 800e608:	d114      	bne.n	800e634 <__cvt+0x92>
 800e60a:	782b      	ldrb	r3, [r5, #0]
 800e60c:	2b30      	cmp	r3, #48	; 0x30
 800e60e:	d10c      	bne.n	800e62a <__cvt+0x88>
 800e610:	2200      	movs	r2, #0
 800e612:	2300      	movs	r3, #0
 800e614:	0020      	movs	r0, r4
 800e616:	0031      	movs	r1, r6
 800e618:	f7f1 ff16 	bl	8000448 <__aeabi_dcmpeq>
 800e61c:	2800      	cmp	r0, #0
 800e61e:	d104      	bne.n	800e62a <__cvt+0x88>
 800e620:	2301      	movs	r3, #1
 800e622:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e624:	1a9b      	subs	r3, r3, r2
 800e626:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e628:	6013      	str	r3, [r2, #0]
 800e62a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e62c:	9a07      	ldr	r2, [sp, #28]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	18d3      	adds	r3, r2, r3
 800e632:	9307      	str	r3, [sp, #28]
 800e634:	2200      	movs	r2, #0
 800e636:	2300      	movs	r3, #0
 800e638:	0020      	movs	r0, r4
 800e63a:	0031      	movs	r1, r6
 800e63c:	f7f1 ff04 	bl	8000448 <__aeabi_dcmpeq>
 800e640:	2800      	cmp	r0, #0
 800e642:	d001      	beq.n	800e648 <__cvt+0xa6>
 800e644:	9b07      	ldr	r3, [sp, #28]
 800e646:	9309      	str	r3, [sp, #36]	; 0x24
 800e648:	2230      	movs	r2, #48	; 0x30
 800e64a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e64c:	9907      	ldr	r1, [sp, #28]
 800e64e:	428b      	cmp	r3, r1
 800e650:	d306      	bcc.n	800e660 <__cvt+0xbe>
 800e652:	0028      	movs	r0, r5
 800e654:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e656:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e658:	1b5b      	subs	r3, r3, r5
 800e65a:	6013      	str	r3, [r2, #0]
 800e65c:	b00b      	add	sp, #44	; 0x2c
 800e65e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e660:	1c59      	adds	r1, r3, #1
 800e662:	9109      	str	r1, [sp, #36]	; 0x24
 800e664:	701a      	strb	r2, [r3, #0]
 800e666:	e7f0      	b.n	800e64a <__cvt+0xa8>

0800e668 <__exponent>:
 800e668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e66a:	1c83      	adds	r3, r0, #2
 800e66c:	b087      	sub	sp, #28
 800e66e:	9303      	str	r3, [sp, #12]
 800e670:	0005      	movs	r5, r0
 800e672:	000c      	movs	r4, r1
 800e674:	232b      	movs	r3, #43	; 0x2b
 800e676:	7002      	strb	r2, [r0, #0]
 800e678:	2900      	cmp	r1, #0
 800e67a:	da01      	bge.n	800e680 <__exponent+0x18>
 800e67c:	424c      	negs	r4, r1
 800e67e:	3302      	adds	r3, #2
 800e680:	706b      	strb	r3, [r5, #1]
 800e682:	2c09      	cmp	r4, #9
 800e684:	dd31      	ble.n	800e6ea <__exponent+0x82>
 800e686:	270a      	movs	r7, #10
 800e688:	ab04      	add	r3, sp, #16
 800e68a:	1dde      	adds	r6, r3, #7
 800e68c:	0020      	movs	r0, r4
 800e68e:	0039      	movs	r1, r7
 800e690:	9601      	str	r6, [sp, #4]
 800e692:	f7f1 fec3 	bl	800041c <__aeabi_idivmod>
 800e696:	3e01      	subs	r6, #1
 800e698:	3130      	adds	r1, #48	; 0x30
 800e69a:	0020      	movs	r0, r4
 800e69c:	7031      	strb	r1, [r6, #0]
 800e69e:	0039      	movs	r1, r7
 800e6a0:	9402      	str	r4, [sp, #8]
 800e6a2:	f7f1 fdd5 	bl	8000250 <__divsi3>
 800e6a6:	9b02      	ldr	r3, [sp, #8]
 800e6a8:	0004      	movs	r4, r0
 800e6aa:	2b63      	cmp	r3, #99	; 0x63
 800e6ac:	dcee      	bgt.n	800e68c <__exponent+0x24>
 800e6ae:	9b01      	ldr	r3, [sp, #4]
 800e6b0:	3430      	adds	r4, #48	; 0x30
 800e6b2:	1e9a      	subs	r2, r3, #2
 800e6b4:	0013      	movs	r3, r2
 800e6b6:	9903      	ldr	r1, [sp, #12]
 800e6b8:	7014      	strb	r4, [r2, #0]
 800e6ba:	a804      	add	r0, sp, #16
 800e6bc:	3007      	adds	r0, #7
 800e6be:	4298      	cmp	r0, r3
 800e6c0:	d80e      	bhi.n	800e6e0 <__exponent+0x78>
 800e6c2:	ab04      	add	r3, sp, #16
 800e6c4:	3307      	adds	r3, #7
 800e6c6:	2000      	movs	r0, #0
 800e6c8:	429a      	cmp	r2, r3
 800e6ca:	d804      	bhi.n	800e6d6 <__exponent+0x6e>
 800e6cc:	ab04      	add	r3, sp, #16
 800e6ce:	3009      	adds	r0, #9
 800e6d0:	18c0      	adds	r0, r0, r3
 800e6d2:	9b01      	ldr	r3, [sp, #4]
 800e6d4:	1ac0      	subs	r0, r0, r3
 800e6d6:	9b03      	ldr	r3, [sp, #12]
 800e6d8:	1818      	adds	r0, r3, r0
 800e6da:	1b40      	subs	r0, r0, r5
 800e6dc:	b007      	add	sp, #28
 800e6de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6e0:	7818      	ldrb	r0, [r3, #0]
 800e6e2:	3301      	adds	r3, #1
 800e6e4:	7008      	strb	r0, [r1, #0]
 800e6e6:	3101      	adds	r1, #1
 800e6e8:	e7e7      	b.n	800e6ba <__exponent+0x52>
 800e6ea:	2330      	movs	r3, #48	; 0x30
 800e6ec:	18e4      	adds	r4, r4, r3
 800e6ee:	70ab      	strb	r3, [r5, #2]
 800e6f0:	1d28      	adds	r0, r5, #4
 800e6f2:	70ec      	strb	r4, [r5, #3]
 800e6f4:	e7f1      	b.n	800e6da <__exponent+0x72>
	...

0800e6f8 <_printf_float>:
 800e6f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e6fa:	b095      	sub	sp, #84	; 0x54
 800e6fc:	000c      	movs	r4, r1
 800e6fe:	9209      	str	r2, [sp, #36]	; 0x24
 800e700:	001e      	movs	r6, r3
 800e702:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800e704:	0007      	movs	r7, r0
 800e706:	f001 fa8d 	bl	800fc24 <_localeconv_r>
 800e70a:	6803      	ldr	r3, [r0, #0]
 800e70c:	0018      	movs	r0, r3
 800e70e:	930c      	str	r3, [sp, #48]	; 0x30
 800e710:	f7f1 fcf8 	bl	8000104 <strlen>
 800e714:	2300      	movs	r3, #0
 800e716:	9312      	str	r3, [sp, #72]	; 0x48
 800e718:	7e23      	ldrb	r3, [r4, #24]
 800e71a:	2207      	movs	r2, #7
 800e71c:	930a      	str	r3, [sp, #40]	; 0x28
 800e71e:	6823      	ldr	r3, [r4, #0]
 800e720:	900e      	str	r0, [sp, #56]	; 0x38
 800e722:	930d      	str	r3, [sp, #52]	; 0x34
 800e724:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e726:	682b      	ldr	r3, [r5, #0]
 800e728:	05c9      	lsls	r1, r1, #23
 800e72a:	d547      	bpl.n	800e7bc <_printf_float+0xc4>
 800e72c:	189b      	adds	r3, r3, r2
 800e72e:	4393      	bics	r3, r2
 800e730:	001a      	movs	r2, r3
 800e732:	3208      	adds	r2, #8
 800e734:	602a      	str	r2, [r5, #0]
 800e736:	681a      	ldr	r2, [r3, #0]
 800e738:	685b      	ldr	r3, [r3, #4]
 800e73a:	64a2      	str	r2, [r4, #72]	; 0x48
 800e73c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800e73e:	2201      	movs	r2, #1
 800e740:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800e742:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800e744:	930b      	str	r3, [sp, #44]	; 0x2c
 800e746:	006b      	lsls	r3, r5, #1
 800e748:	085b      	lsrs	r3, r3, #1
 800e74a:	930f      	str	r3, [sp, #60]	; 0x3c
 800e74c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e74e:	4ba7      	ldr	r3, [pc, #668]	; (800e9ec <_printf_float+0x2f4>)
 800e750:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e752:	4252      	negs	r2, r2
 800e754:	f7f4 faa4 	bl	8002ca0 <__aeabi_dcmpun>
 800e758:	2800      	cmp	r0, #0
 800e75a:	d131      	bne.n	800e7c0 <_printf_float+0xc8>
 800e75c:	2201      	movs	r2, #1
 800e75e:	4ba3      	ldr	r3, [pc, #652]	; (800e9ec <_printf_float+0x2f4>)
 800e760:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e762:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e764:	4252      	negs	r2, r2
 800e766:	f7f1 fe7f 	bl	8000468 <__aeabi_dcmple>
 800e76a:	2800      	cmp	r0, #0
 800e76c:	d128      	bne.n	800e7c0 <_printf_float+0xc8>
 800e76e:	2200      	movs	r2, #0
 800e770:	2300      	movs	r3, #0
 800e772:	0029      	movs	r1, r5
 800e774:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e776:	f7f1 fe6d 	bl	8000454 <__aeabi_dcmplt>
 800e77a:	2800      	cmp	r0, #0
 800e77c:	d003      	beq.n	800e786 <_printf_float+0x8e>
 800e77e:	0023      	movs	r3, r4
 800e780:	222d      	movs	r2, #45	; 0x2d
 800e782:	3343      	adds	r3, #67	; 0x43
 800e784:	701a      	strb	r2, [r3, #0]
 800e786:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e788:	4d99      	ldr	r5, [pc, #612]	; (800e9f0 <_printf_float+0x2f8>)
 800e78a:	2b47      	cmp	r3, #71	; 0x47
 800e78c:	d900      	bls.n	800e790 <_printf_float+0x98>
 800e78e:	4d99      	ldr	r5, [pc, #612]	; (800e9f4 <_printf_float+0x2fc>)
 800e790:	2303      	movs	r3, #3
 800e792:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e794:	6123      	str	r3, [r4, #16]
 800e796:	3301      	adds	r3, #1
 800e798:	439a      	bics	r2, r3
 800e79a:	2300      	movs	r3, #0
 800e79c:	6022      	str	r2, [r4, #0]
 800e79e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e7a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e7a2:	0021      	movs	r1, r4
 800e7a4:	0038      	movs	r0, r7
 800e7a6:	9600      	str	r6, [sp, #0]
 800e7a8:	aa13      	add	r2, sp, #76	; 0x4c
 800e7aa:	f000 f9e7 	bl	800eb7c <_printf_common>
 800e7ae:	1c43      	adds	r3, r0, #1
 800e7b0:	d000      	beq.n	800e7b4 <_printf_float+0xbc>
 800e7b2:	e0a2      	b.n	800e8fa <_printf_float+0x202>
 800e7b4:	2001      	movs	r0, #1
 800e7b6:	4240      	negs	r0, r0
 800e7b8:	b015      	add	sp, #84	; 0x54
 800e7ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7bc:	3307      	adds	r3, #7
 800e7be:	e7b6      	b.n	800e72e <_printf_float+0x36>
 800e7c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e7c2:	002b      	movs	r3, r5
 800e7c4:	0010      	movs	r0, r2
 800e7c6:	0029      	movs	r1, r5
 800e7c8:	f7f4 fa6a 	bl	8002ca0 <__aeabi_dcmpun>
 800e7cc:	2800      	cmp	r0, #0
 800e7ce:	d00b      	beq.n	800e7e8 <_printf_float+0xf0>
 800e7d0:	2d00      	cmp	r5, #0
 800e7d2:	da03      	bge.n	800e7dc <_printf_float+0xe4>
 800e7d4:	0023      	movs	r3, r4
 800e7d6:	222d      	movs	r2, #45	; 0x2d
 800e7d8:	3343      	adds	r3, #67	; 0x43
 800e7da:	701a      	strb	r2, [r3, #0]
 800e7dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7de:	4d86      	ldr	r5, [pc, #536]	; (800e9f8 <_printf_float+0x300>)
 800e7e0:	2b47      	cmp	r3, #71	; 0x47
 800e7e2:	d9d5      	bls.n	800e790 <_printf_float+0x98>
 800e7e4:	4d85      	ldr	r5, [pc, #532]	; (800e9fc <_printf_float+0x304>)
 800e7e6:	e7d3      	b.n	800e790 <_printf_float+0x98>
 800e7e8:	2220      	movs	r2, #32
 800e7ea:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e7ec:	6863      	ldr	r3, [r4, #4]
 800e7ee:	4391      	bics	r1, r2
 800e7f0:	910f      	str	r1, [sp, #60]	; 0x3c
 800e7f2:	1c5a      	adds	r2, r3, #1
 800e7f4:	d149      	bne.n	800e88a <_printf_float+0x192>
 800e7f6:	3307      	adds	r3, #7
 800e7f8:	6063      	str	r3, [r4, #4]
 800e7fa:	2380      	movs	r3, #128	; 0x80
 800e7fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e7fe:	00db      	lsls	r3, r3, #3
 800e800:	4313      	orrs	r3, r2
 800e802:	2200      	movs	r2, #0
 800e804:	9206      	str	r2, [sp, #24]
 800e806:	aa12      	add	r2, sp, #72	; 0x48
 800e808:	9205      	str	r2, [sp, #20]
 800e80a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e80c:	a908      	add	r1, sp, #32
 800e80e:	9204      	str	r2, [sp, #16]
 800e810:	aa11      	add	r2, sp, #68	; 0x44
 800e812:	9203      	str	r2, [sp, #12]
 800e814:	2223      	movs	r2, #35	; 0x23
 800e816:	6023      	str	r3, [r4, #0]
 800e818:	9301      	str	r3, [sp, #4]
 800e81a:	6863      	ldr	r3, [r4, #4]
 800e81c:	1852      	adds	r2, r2, r1
 800e81e:	9202      	str	r2, [sp, #8]
 800e820:	9300      	str	r3, [sp, #0]
 800e822:	0038      	movs	r0, r7
 800e824:	002b      	movs	r3, r5
 800e826:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e828:	f7ff febb 	bl	800e5a2 <__cvt>
 800e82c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e82e:	0005      	movs	r5, r0
 800e830:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e832:	2b47      	cmp	r3, #71	; 0x47
 800e834:	d108      	bne.n	800e848 <_printf_float+0x150>
 800e836:	1ccb      	adds	r3, r1, #3
 800e838:	db02      	blt.n	800e840 <_printf_float+0x148>
 800e83a:	6863      	ldr	r3, [r4, #4]
 800e83c:	4299      	cmp	r1, r3
 800e83e:	dd48      	ble.n	800e8d2 <_printf_float+0x1da>
 800e840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e842:	3b02      	subs	r3, #2
 800e844:	b2db      	uxtb	r3, r3
 800e846:	930a      	str	r3, [sp, #40]	; 0x28
 800e848:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e84a:	2b65      	cmp	r3, #101	; 0x65
 800e84c:	d824      	bhi.n	800e898 <_printf_float+0x1a0>
 800e84e:	0020      	movs	r0, r4
 800e850:	001a      	movs	r2, r3
 800e852:	3901      	subs	r1, #1
 800e854:	3050      	adds	r0, #80	; 0x50
 800e856:	9111      	str	r1, [sp, #68]	; 0x44
 800e858:	f7ff ff06 	bl	800e668 <__exponent>
 800e85c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e85e:	900b      	str	r0, [sp, #44]	; 0x2c
 800e860:	1813      	adds	r3, r2, r0
 800e862:	6123      	str	r3, [r4, #16]
 800e864:	2a01      	cmp	r2, #1
 800e866:	dc02      	bgt.n	800e86e <_printf_float+0x176>
 800e868:	6822      	ldr	r2, [r4, #0]
 800e86a:	07d2      	lsls	r2, r2, #31
 800e86c:	d501      	bpl.n	800e872 <_printf_float+0x17a>
 800e86e:	3301      	adds	r3, #1
 800e870:	6123      	str	r3, [r4, #16]
 800e872:	2323      	movs	r3, #35	; 0x23
 800e874:	aa08      	add	r2, sp, #32
 800e876:	189b      	adds	r3, r3, r2
 800e878:	781b      	ldrb	r3, [r3, #0]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d100      	bne.n	800e880 <_printf_float+0x188>
 800e87e:	e78f      	b.n	800e7a0 <_printf_float+0xa8>
 800e880:	0023      	movs	r3, r4
 800e882:	222d      	movs	r2, #45	; 0x2d
 800e884:	3343      	adds	r3, #67	; 0x43
 800e886:	701a      	strb	r2, [r3, #0]
 800e888:	e78a      	b.n	800e7a0 <_printf_float+0xa8>
 800e88a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e88c:	2a47      	cmp	r2, #71	; 0x47
 800e88e:	d1b4      	bne.n	800e7fa <_printf_float+0x102>
 800e890:	2b00      	cmp	r3, #0
 800e892:	d1b2      	bne.n	800e7fa <_printf_float+0x102>
 800e894:	3301      	adds	r3, #1
 800e896:	e7af      	b.n	800e7f8 <_printf_float+0x100>
 800e898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e89a:	2b66      	cmp	r3, #102	; 0x66
 800e89c:	d11b      	bne.n	800e8d6 <_printf_float+0x1de>
 800e89e:	6863      	ldr	r3, [r4, #4]
 800e8a0:	2900      	cmp	r1, #0
 800e8a2:	dd0d      	ble.n	800e8c0 <_printf_float+0x1c8>
 800e8a4:	6121      	str	r1, [r4, #16]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d102      	bne.n	800e8b0 <_printf_float+0x1b8>
 800e8aa:	6822      	ldr	r2, [r4, #0]
 800e8ac:	07d2      	lsls	r2, r2, #31
 800e8ae:	d502      	bpl.n	800e8b6 <_printf_float+0x1be>
 800e8b0:	3301      	adds	r3, #1
 800e8b2:	1859      	adds	r1, r3, r1
 800e8b4:	6121      	str	r1, [r4, #16]
 800e8b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e8b8:	65a3      	str	r3, [r4, #88]	; 0x58
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	930b      	str	r3, [sp, #44]	; 0x2c
 800e8be:	e7d8      	b.n	800e872 <_printf_float+0x17a>
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d103      	bne.n	800e8cc <_printf_float+0x1d4>
 800e8c4:	2201      	movs	r2, #1
 800e8c6:	6821      	ldr	r1, [r4, #0]
 800e8c8:	4211      	tst	r1, r2
 800e8ca:	d000      	beq.n	800e8ce <_printf_float+0x1d6>
 800e8cc:	1c9a      	adds	r2, r3, #2
 800e8ce:	6122      	str	r2, [r4, #16]
 800e8d0:	e7f1      	b.n	800e8b6 <_printf_float+0x1be>
 800e8d2:	2367      	movs	r3, #103	; 0x67
 800e8d4:	930a      	str	r3, [sp, #40]	; 0x28
 800e8d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e8d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e8da:	4293      	cmp	r3, r2
 800e8dc:	db06      	blt.n	800e8ec <_printf_float+0x1f4>
 800e8de:	6822      	ldr	r2, [r4, #0]
 800e8e0:	6123      	str	r3, [r4, #16]
 800e8e2:	07d2      	lsls	r2, r2, #31
 800e8e4:	d5e7      	bpl.n	800e8b6 <_printf_float+0x1be>
 800e8e6:	3301      	adds	r3, #1
 800e8e8:	6123      	str	r3, [r4, #16]
 800e8ea:	e7e4      	b.n	800e8b6 <_printf_float+0x1be>
 800e8ec:	2101      	movs	r1, #1
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	dc01      	bgt.n	800e8f6 <_printf_float+0x1fe>
 800e8f2:	1849      	adds	r1, r1, r1
 800e8f4:	1ac9      	subs	r1, r1, r3
 800e8f6:	1852      	adds	r2, r2, r1
 800e8f8:	e7e9      	b.n	800e8ce <_printf_float+0x1d6>
 800e8fa:	6822      	ldr	r2, [r4, #0]
 800e8fc:	0553      	lsls	r3, r2, #21
 800e8fe:	d407      	bmi.n	800e910 <_printf_float+0x218>
 800e900:	6923      	ldr	r3, [r4, #16]
 800e902:	002a      	movs	r2, r5
 800e904:	0038      	movs	r0, r7
 800e906:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e908:	47b0      	blx	r6
 800e90a:	1c43      	adds	r3, r0, #1
 800e90c:	d128      	bne.n	800e960 <_printf_float+0x268>
 800e90e:	e751      	b.n	800e7b4 <_printf_float+0xbc>
 800e910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e912:	2b65      	cmp	r3, #101	; 0x65
 800e914:	d800      	bhi.n	800e918 <_printf_float+0x220>
 800e916:	e0e1      	b.n	800eadc <_printf_float+0x3e4>
 800e918:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800e91a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800e91c:	2200      	movs	r2, #0
 800e91e:	2300      	movs	r3, #0
 800e920:	f7f1 fd92 	bl	8000448 <__aeabi_dcmpeq>
 800e924:	2800      	cmp	r0, #0
 800e926:	d031      	beq.n	800e98c <_printf_float+0x294>
 800e928:	2301      	movs	r3, #1
 800e92a:	0038      	movs	r0, r7
 800e92c:	4a34      	ldr	r2, [pc, #208]	; (800ea00 <_printf_float+0x308>)
 800e92e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e930:	47b0      	blx	r6
 800e932:	1c43      	adds	r3, r0, #1
 800e934:	d100      	bne.n	800e938 <_printf_float+0x240>
 800e936:	e73d      	b.n	800e7b4 <_printf_float+0xbc>
 800e938:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e93a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e93c:	4293      	cmp	r3, r2
 800e93e:	db02      	blt.n	800e946 <_printf_float+0x24e>
 800e940:	6823      	ldr	r3, [r4, #0]
 800e942:	07db      	lsls	r3, r3, #31
 800e944:	d50c      	bpl.n	800e960 <_printf_float+0x268>
 800e946:	0038      	movs	r0, r7
 800e948:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e94a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e94c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e94e:	47b0      	blx	r6
 800e950:	2500      	movs	r5, #0
 800e952:	1c43      	adds	r3, r0, #1
 800e954:	d100      	bne.n	800e958 <_printf_float+0x260>
 800e956:	e72d      	b.n	800e7b4 <_printf_float+0xbc>
 800e958:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e95a:	3b01      	subs	r3, #1
 800e95c:	42ab      	cmp	r3, r5
 800e95e:	dc0a      	bgt.n	800e976 <_printf_float+0x27e>
 800e960:	6823      	ldr	r3, [r4, #0]
 800e962:	079b      	lsls	r3, r3, #30
 800e964:	d500      	bpl.n	800e968 <_printf_float+0x270>
 800e966:	e106      	b.n	800eb76 <_printf_float+0x47e>
 800e968:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e96a:	68e0      	ldr	r0, [r4, #12]
 800e96c:	4298      	cmp	r0, r3
 800e96e:	db00      	blt.n	800e972 <_printf_float+0x27a>
 800e970:	e722      	b.n	800e7b8 <_printf_float+0xc0>
 800e972:	0018      	movs	r0, r3
 800e974:	e720      	b.n	800e7b8 <_printf_float+0xc0>
 800e976:	0022      	movs	r2, r4
 800e978:	2301      	movs	r3, #1
 800e97a:	0038      	movs	r0, r7
 800e97c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e97e:	321a      	adds	r2, #26
 800e980:	47b0      	blx	r6
 800e982:	1c43      	adds	r3, r0, #1
 800e984:	d100      	bne.n	800e988 <_printf_float+0x290>
 800e986:	e715      	b.n	800e7b4 <_printf_float+0xbc>
 800e988:	3501      	adds	r5, #1
 800e98a:	e7e5      	b.n	800e958 <_printf_float+0x260>
 800e98c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e98e:	2b00      	cmp	r3, #0
 800e990:	dc38      	bgt.n	800ea04 <_printf_float+0x30c>
 800e992:	2301      	movs	r3, #1
 800e994:	0038      	movs	r0, r7
 800e996:	4a1a      	ldr	r2, [pc, #104]	; (800ea00 <_printf_float+0x308>)
 800e998:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e99a:	47b0      	blx	r6
 800e99c:	1c43      	adds	r3, r0, #1
 800e99e:	d100      	bne.n	800e9a2 <_printf_float+0x2aa>
 800e9a0:	e708      	b.n	800e7b4 <_printf_float+0xbc>
 800e9a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e9a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e9a6:	4313      	orrs	r3, r2
 800e9a8:	d102      	bne.n	800e9b0 <_printf_float+0x2b8>
 800e9aa:	6823      	ldr	r3, [r4, #0]
 800e9ac:	07db      	lsls	r3, r3, #31
 800e9ae:	d5d7      	bpl.n	800e960 <_printf_float+0x268>
 800e9b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e9b2:	0038      	movs	r0, r7
 800e9b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e9b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e9b8:	47b0      	blx	r6
 800e9ba:	1c43      	adds	r3, r0, #1
 800e9bc:	d100      	bne.n	800e9c0 <_printf_float+0x2c8>
 800e9be:	e6f9      	b.n	800e7b4 <_printf_float+0xbc>
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	930a      	str	r3, [sp, #40]	; 0x28
 800e9c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e9c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e9c8:	425b      	negs	r3, r3
 800e9ca:	4293      	cmp	r3, r2
 800e9cc:	dc01      	bgt.n	800e9d2 <_printf_float+0x2da>
 800e9ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e9d0:	e797      	b.n	800e902 <_printf_float+0x20a>
 800e9d2:	0022      	movs	r2, r4
 800e9d4:	2301      	movs	r3, #1
 800e9d6:	0038      	movs	r0, r7
 800e9d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e9da:	321a      	adds	r2, #26
 800e9dc:	47b0      	blx	r6
 800e9de:	1c43      	adds	r3, r0, #1
 800e9e0:	d100      	bne.n	800e9e4 <_printf_float+0x2ec>
 800e9e2:	e6e7      	b.n	800e7b4 <_printf_float+0xbc>
 800e9e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9e6:	3301      	adds	r3, #1
 800e9e8:	e7eb      	b.n	800e9c2 <_printf_float+0x2ca>
 800e9ea:	46c0      	nop			; (mov r8, r8)
 800e9ec:	7fefffff 	.word	0x7fefffff
 800e9f0:	08012974 	.word	0x08012974
 800e9f4:	08012978 	.word	0x08012978
 800e9f8:	0801297c 	.word	0x0801297c
 800e9fc:	08012980 	.word	0x08012980
 800ea00:	08012984 	.word	0x08012984
 800ea04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ea06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ea08:	920a      	str	r2, [sp, #40]	; 0x28
 800ea0a:	429a      	cmp	r2, r3
 800ea0c:	dd00      	ble.n	800ea10 <_printf_float+0x318>
 800ea0e:	930a      	str	r3, [sp, #40]	; 0x28
 800ea10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	dc3c      	bgt.n	800ea90 <_printf_float+0x398>
 800ea16:	2300      	movs	r3, #0
 800ea18:	930d      	str	r3, [sp, #52]	; 0x34
 800ea1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea1c:	43db      	mvns	r3, r3
 800ea1e:	17db      	asrs	r3, r3, #31
 800ea20:	930f      	str	r3, [sp, #60]	; 0x3c
 800ea22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ea24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ea26:	930b      	str	r3, [sp, #44]	; 0x2c
 800ea28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea2a:	4013      	ands	r3, r2
 800ea2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ea2e:	1ad3      	subs	r3, r2, r3
 800ea30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ea32:	4293      	cmp	r3, r2
 800ea34:	dc34      	bgt.n	800eaa0 <_printf_float+0x3a8>
 800ea36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ea38:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ea3a:	4293      	cmp	r3, r2
 800ea3c:	db3d      	blt.n	800eaba <_printf_float+0x3c2>
 800ea3e:	6823      	ldr	r3, [r4, #0]
 800ea40:	07db      	lsls	r3, r3, #31
 800ea42:	d43a      	bmi.n	800eaba <_printf_float+0x3c2>
 800ea44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ea46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea48:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ea4a:	1ad3      	subs	r3, r2, r3
 800ea4c:	1a52      	subs	r2, r2, r1
 800ea4e:	920a      	str	r2, [sp, #40]	; 0x28
 800ea50:	429a      	cmp	r2, r3
 800ea52:	dd00      	ble.n	800ea56 <_printf_float+0x35e>
 800ea54:	930a      	str	r3, [sp, #40]	; 0x28
 800ea56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	dc36      	bgt.n	800eaca <_printf_float+0x3d2>
 800ea5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea5e:	2500      	movs	r5, #0
 800ea60:	43db      	mvns	r3, r3
 800ea62:	17db      	asrs	r3, r3, #31
 800ea64:	930b      	str	r3, [sp, #44]	; 0x2c
 800ea66:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ea68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ea6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea6c:	1a9b      	subs	r3, r3, r2
 800ea6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea70:	400a      	ands	r2, r1
 800ea72:	1a9b      	subs	r3, r3, r2
 800ea74:	42ab      	cmp	r3, r5
 800ea76:	dc00      	bgt.n	800ea7a <_printf_float+0x382>
 800ea78:	e772      	b.n	800e960 <_printf_float+0x268>
 800ea7a:	0022      	movs	r2, r4
 800ea7c:	2301      	movs	r3, #1
 800ea7e:	0038      	movs	r0, r7
 800ea80:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ea82:	321a      	adds	r2, #26
 800ea84:	47b0      	blx	r6
 800ea86:	1c43      	adds	r3, r0, #1
 800ea88:	d100      	bne.n	800ea8c <_printf_float+0x394>
 800ea8a:	e693      	b.n	800e7b4 <_printf_float+0xbc>
 800ea8c:	3501      	adds	r5, #1
 800ea8e:	e7ea      	b.n	800ea66 <_printf_float+0x36e>
 800ea90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea92:	002a      	movs	r2, r5
 800ea94:	0038      	movs	r0, r7
 800ea96:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ea98:	47b0      	blx	r6
 800ea9a:	1c43      	adds	r3, r0, #1
 800ea9c:	d1bb      	bne.n	800ea16 <_printf_float+0x31e>
 800ea9e:	e689      	b.n	800e7b4 <_printf_float+0xbc>
 800eaa0:	0022      	movs	r2, r4
 800eaa2:	2301      	movs	r3, #1
 800eaa4:	0038      	movs	r0, r7
 800eaa6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eaa8:	321a      	adds	r2, #26
 800eaaa:	47b0      	blx	r6
 800eaac:	1c43      	adds	r3, r0, #1
 800eaae:	d100      	bne.n	800eab2 <_printf_float+0x3ba>
 800eab0:	e680      	b.n	800e7b4 <_printf_float+0xbc>
 800eab2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eab4:	3301      	adds	r3, #1
 800eab6:	930d      	str	r3, [sp, #52]	; 0x34
 800eab8:	e7b3      	b.n	800ea22 <_printf_float+0x32a>
 800eaba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eabc:	0038      	movs	r0, r7
 800eabe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eac0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eac2:	47b0      	blx	r6
 800eac4:	1c43      	adds	r3, r0, #1
 800eac6:	d1bd      	bne.n	800ea44 <_printf_float+0x34c>
 800eac8:	e674      	b.n	800e7b4 <_printf_float+0xbc>
 800eaca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eacc:	0038      	movs	r0, r7
 800eace:	18ea      	adds	r2, r5, r3
 800ead0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ead2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ead4:	47b0      	blx	r6
 800ead6:	1c43      	adds	r3, r0, #1
 800ead8:	d1c0      	bne.n	800ea5c <_printf_float+0x364>
 800eada:	e66b      	b.n	800e7b4 <_printf_float+0xbc>
 800eadc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eade:	2b01      	cmp	r3, #1
 800eae0:	dc02      	bgt.n	800eae8 <_printf_float+0x3f0>
 800eae2:	2301      	movs	r3, #1
 800eae4:	421a      	tst	r2, r3
 800eae6:	d034      	beq.n	800eb52 <_printf_float+0x45a>
 800eae8:	2301      	movs	r3, #1
 800eaea:	002a      	movs	r2, r5
 800eaec:	0038      	movs	r0, r7
 800eaee:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eaf0:	47b0      	blx	r6
 800eaf2:	1c43      	adds	r3, r0, #1
 800eaf4:	d100      	bne.n	800eaf8 <_printf_float+0x400>
 800eaf6:	e65d      	b.n	800e7b4 <_printf_float+0xbc>
 800eaf8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eafa:	0038      	movs	r0, r7
 800eafc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eafe:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eb00:	47b0      	blx	r6
 800eb02:	1c43      	adds	r3, r0, #1
 800eb04:	d100      	bne.n	800eb08 <_printf_float+0x410>
 800eb06:	e655      	b.n	800e7b4 <_printf_float+0xbc>
 800eb08:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800eb0a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800eb0c:	2200      	movs	r2, #0
 800eb0e:	2300      	movs	r3, #0
 800eb10:	f7f1 fc9a 	bl	8000448 <__aeabi_dcmpeq>
 800eb14:	2800      	cmp	r0, #0
 800eb16:	d11a      	bne.n	800eb4e <_printf_float+0x456>
 800eb18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eb1a:	1c6a      	adds	r2, r5, #1
 800eb1c:	3b01      	subs	r3, #1
 800eb1e:	0038      	movs	r0, r7
 800eb20:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eb22:	47b0      	blx	r6
 800eb24:	1c43      	adds	r3, r0, #1
 800eb26:	d10e      	bne.n	800eb46 <_printf_float+0x44e>
 800eb28:	e644      	b.n	800e7b4 <_printf_float+0xbc>
 800eb2a:	0022      	movs	r2, r4
 800eb2c:	2301      	movs	r3, #1
 800eb2e:	0038      	movs	r0, r7
 800eb30:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eb32:	321a      	adds	r2, #26
 800eb34:	47b0      	blx	r6
 800eb36:	1c43      	adds	r3, r0, #1
 800eb38:	d100      	bne.n	800eb3c <_printf_float+0x444>
 800eb3a:	e63b      	b.n	800e7b4 <_printf_float+0xbc>
 800eb3c:	3501      	adds	r5, #1
 800eb3e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eb40:	3b01      	subs	r3, #1
 800eb42:	42ab      	cmp	r3, r5
 800eb44:	dcf1      	bgt.n	800eb2a <_printf_float+0x432>
 800eb46:	0022      	movs	r2, r4
 800eb48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb4a:	3250      	adds	r2, #80	; 0x50
 800eb4c:	e6da      	b.n	800e904 <_printf_float+0x20c>
 800eb4e:	2500      	movs	r5, #0
 800eb50:	e7f5      	b.n	800eb3e <_printf_float+0x446>
 800eb52:	002a      	movs	r2, r5
 800eb54:	e7e3      	b.n	800eb1e <_printf_float+0x426>
 800eb56:	0022      	movs	r2, r4
 800eb58:	2301      	movs	r3, #1
 800eb5a:	0038      	movs	r0, r7
 800eb5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eb5e:	3219      	adds	r2, #25
 800eb60:	47b0      	blx	r6
 800eb62:	1c43      	adds	r3, r0, #1
 800eb64:	d100      	bne.n	800eb68 <_printf_float+0x470>
 800eb66:	e625      	b.n	800e7b4 <_printf_float+0xbc>
 800eb68:	3501      	adds	r5, #1
 800eb6a:	68e3      	ldr	r3, [r4, #12]
 800eb6c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800eb6e:	1a9b      	subs	r3, r3, r2
 800eb70:	42ab      	cmp	r3, r5
 800eb72:	dcf0      	bgt.n	800eb56 <_printf_float+0x45e>
 800eb74:	e6f8      	b.n	800e968 <_printf_float+0x270>
 800eb76:	2500      	movs	r5, #0
 800eb78:	e7f7      	b.n	800eb6a <_printf_float+0x472>
 800eb7a:	46c0      	nop			; (mov r8, r8)

0800eb7c <_printf_common>:
 800eb7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb7e:	0015      	movs	r5, r2
 800eb80:	9301      	str	r3, [sp, #4]
 800eb82:	688a      	ldr	r2, [r1, #8]
 800eb84:	690b      	ldr	r3, [r1, #16]
 800eb86:	000c      	movs	r4, r1
 800eb88:	9000      	str	r0, [sp, #0]
 800eb8a:	4293      	cmp	r3, r2
 800eb8c:	da00      	bge.n	800eb90 <_printf_common+0x14>
 800eb8e:	0013      	movs	r3, r2
 800eb90:	0022      	movs	r2, r4
 800eb92:	602b      	str	r3, [r5, #0]
 800eb94:	3243      	adds	r2, #67	; 0x43
 800eb96:	7812      	ldrb	r2, [r2, #0]
 800eb98:	2a00      	cmp	r2, #0
 800eb9a:	d001      	beq.n	800eba0 <_printf_common+0x24>
 800eb9c:	3301      	adds	r3, #1
 800eb9e:	602b      	str	r3, [r5, #0]
 800eba0:	6823      	ldr	r3, [r4, #0]
 800eba2:	069b      	lsls	r3, r3, #26
 800eba4:	d502      	bpl.n	800ebac <_printf_common+0x30>
 800eba6:	682b      	ldr	r3, [r5, #0]
 800eba8:	3302      	adds	r3, #2
 800ebaa:	602b      	str	r3, [r5, #0]
 800ebac:	6822      	ldr	r2, [r4, #0]
 800ebae:	2306      	movs	r3, #6
 800ebb0:	0017      	movs	r7, r2
 800ebb2:	401f      	ands	r7, r3
 800ebb4:	421a      	tst	r2, r3
 800ebb6:	d027      	beq.n	800ec08 <_printf_common+0x8c>
 800ebb8:	0023      	movs	r3, r4
 800ebba:	3343      	adds	r3, #67	; 0x43
 800ebbc:	781b      	ldrb	r3, [r3, #0]
 800ebbe:	1e5a      	subs	r2, r3, #1
 800ebc0:	4193      	sbcs	r3, r2
 800ebc2:	6822      	ldr	r2, [r4, #0]
 800ebc4:	0692      	lsls	r2, r2, #26
 800ebc6:	d430      	bmi.n	800ec2a <_printf_common+0xae>
 800ebc8:	0022      	movs	r2, r4
 800ebca:	9901      	ldr	r1, [sp, #4]
 800ebcc:	9800      	ldr	r0, [sp, #0]
 800ebce:	9e08      	ldr	r6, [sp, #32]
 800ebd0:	3243      	adds	r2, #67	; 0x43
 800ebd2:	47b0      	blx	r6
 800ebd4:	1c43      	adds	r3, r0, #1
 800ebd6:	d025      	beq.n	800ec24 <_printf_common+0xa8>
 800ebd8:	2306      	movs	r3, #6
 800ebda:	6820      	ldr	r0, [r4, #0]
 800ebdc:	682a      	ldr	r2, [r5, #0]
 800ebde:	68e1      	ldr	r1, [r4, #12]
 800ebe0:	2500      	movs	r5, #0
 800ebe2:	4003      	ands	r3, r0
 800ebe4:	2b04      	cmp	r3, #4
 800ebe6:	d103      	bne.n	800ebf0 <_printf_common+0x74>
 800ebe8:	1a8d      	subs	r5, r1, r2
 800ebea:	43eb      	mvns	r3, r5
 800ebec:	17db      	asrs	r3, r3, #31
 800ebee:	401d      	ands	r5, r3
 800ebf0:	68a3      	ldr	r3, [r4, #8]
 800ebf2:	6922      	ldr	r2, [r4, #16]
 800ebf4:	4293      	cmp	r3, r2
 800ebf6:	dd01      	ble.n	800ebfc <_printf_common+0x80>
 800ebf8:	1a9b      	subs	r3, r3, r2
 800ebfa:	18ed      	adds	r5, r5, r3
 800ebfc:	2700      	movs	r7, #0
 800ebfe:	42bd      	cmp	r5, r7
 800ec00:	d120      	bne.n	800ec44 <_printf_common+0xc8>
 800ec02:	2000      	movs	r0, #0
 800ec04:	e010      	b.n	800ec28 <_printf_common+0xac>
 800ec06:	3701      	adds	r7, #1
 800ec08:	68e3      	ldr	r3, [r4, #12]
 800ec0a:	682a      	ldr	r2, [r5, #0]
 800ec0c:	1a9b      	subs	r3, r3, r2
 800ec0e:	42bb      	cmp	r3, r7
 800ec10:	ddd2      	ble.n	800ebb8 <_printf_common+0x3c>
 800ec12:	0022      	movs	r2, r4
 800ec14:	2301      	movs	r3, #1
 800ec16:	9901      	ldr	r1, [sp, #4]
 800ec18:	9800      	ldr	r0, [sp, #0]
 800ec1a:	9e08      	ldr	r6, [sp, #32]
 800ec1c:	3219      	adds	r2, #25
 800ec1e:	47b0      	blx	r6
 800ec20:	1c43      	adds	r3, r0, #1
 800ec22:	d1f0      	bne.n	800ec06 <_printf_common+0x8a>
 800ec24:	2001      	movs	r0, #1
 800ec26:	4240      	negs	r0, r0
 800ec28:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ec2a:	2030      	movs	r0, #48	; 0x30
 800ec2c:	18e1      	adds	r1, r4, r3
 800ec2e:	3143      	adds	r1, #67	; 0x43
 800ec30:	7008      	strb	r0, [r1, #0]
 800ec32:	0021      	movs	r1, r4
 800ec34:	1c5a      	adds	r2, r3, #1
 800ec36:	3145      	adds	r1, #69	; 0x45
 800ec38:	7809      	ldrb	r1, [r1, #0]
 800ec3a:	18a2      	adds	r2, r4, r2
 800ec3c:	3243      	adds	r2, #67	; 0x43
 800ec3e:	3302      	adds	r3, #2
 800ec40:	7011      	strb	r1, [r2, #0]
 800ec42:	e7c1      	b.n	800ebc8 <_printf_common+0x4c>
 800ec44:	0022      	movs	r2, r4
 800ec46:	2301      	movs	r3, #1
 800ec48:	9901      	ldr	r1, [sp, #4]
 800ec4a:	9800      	ldr	r0, [sp, #0]
 800ec4c:	9e08      	ldr	r6, [sp, #32]
 800ec4e:	321a      	adds	r2, #26
 800ec50:	47b0      	blx	r6
 800ec52:	1c43      	adds	r3, r0, #1
 800ec54:	d0e6      	beq.n	800ec24 <_printf_common+0xa8>
 800ec56:	3701      	adds	r7, #1
 800ec58:	e7d1      	b.n	800ebfe <_printf_common+0x82>
	...

0800ec5c <_printf_i>:
 800ec5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec5e:	b08b      	sub	sp, #44	; 0x2c
 800ec60:	9206      	str	r2, [sp, #24]
 800ec62:	000a      	movs	r2, r1
 800ec64:	3243      	adds	r2, #67	; 0x43
 800ec66:	9307      	str	r3, [sp, #28]
 800ec68:	9005      	str	r0, [sp, #20]
 800ec6a:	9204      	str	r2, [sp, #16]
 800ec6c:	7e0a      	ldrb	r2, [r1, #24]
 800ec6e:	000c      	movs	r4, r1
 800ec70:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ec72:	2a78      	cmp	r2, #120	; 0x78
 800ec74:	d807      	bhi.n	800ec86 <_printf_i+0x2a>
 800ec76:	2a62      	cmp	r2, #98	; 0x62
 800ec78:	d809      	bhi.n	800ec8e <_printf_i+0x32>
 800ec7a:	2a00      	cmp	r2, #0
 800ec7c:	d100      	bne.n	800ec80 <_printf_i+0x24>
 800ec7e:	e0c1      	b.n	800ee04 <_printf_i+0x1a8>
 800ec80:	2a58      	cmp	r2, #88	; 0x58
 800ec82:	d100      	bne.n	800ec86 <_printf_i+0x2a>
 800ec84:	e08c      	b.n	800eda0 <_printf_i+0x144>
 800ec86:	0026      	movs	r6, r4
 800ec88:	3642      	adds	r6, #66	; 0x42
 800ec8a:	7032      	strb	r2, [r6, #0]
 800ec8c:	e022      	b.n	800ecd4 <_printf_i+0x78>
 800ec8e:	0010      	movs	r0, r2
 800ec90:	3863      	subs	r0, #99	; 0x63
 800ec92:	2815      	cmp	r0, #21
 800ec94:	d8f7      	bhi.n	800ec86 <_printf_i+0x2a>
 800ec96:	f7f1 fa47 	bl	8000128 <__gnu_thumb1_case_shi>
 800ec9a:	0016      	.short	0x0016
 800ec9c:	fff6001f 	.word	0xfff6001f
 800eca0:	fff6fff6 	.word	0xfff6fff6
 800eca4:	001ffff6 	.word	0x001ffff6
 800eca8:	fff6fff6 	.word	0xfff6fff6
 800ecac:	fff6fff6 	.word	0xfff6fff6
 800ecb0:	003600a8 	.word	0x003600a8
 800ecb4:	fff6009a 	.word	0xfff6009a
 800ecb8:	00b9fff6 	.word	0x00b9fff6
 800ecbc:	0036fff6 	.word	0x0036fff6
 800ecc0:	fff6fff6 	.word	0xfff6fff6
 800ecc4:	009e      	.short	0x009e
 800ecc6:	0026      	movs	r6, r4
 800ecc8:	681a      	ldr	r2, [r3, #0]
 800ecca:	3642      	adds	r6, #66	; 0x42
 800eccc:	1d11      	adds	r1, r2, #4
 800ecce:	6019      	str	r1, [r3, #0]
 800ecd0:	6813      	ldr	r3, [r2, #0]
 800ecd2:	7033      	strb	r3, [r6, #0]
 800ecd4:	2301      	movs	r3, #1
 800ecd6:	e0a7      	b.n	800ee28 <_printf_i+0x1cc>
 800ecd8:	6808      	ldr	r0, [r1, #0]
 800ecda:	6819      	ldr	r1, [r3, #0]
 800ecdc:	1d0a      	adds	r2, r1, #4
 800ecde:	0605      	lsls	r5, r0, #24
 800ece0:	d50b      	bpl.n	800ecfa <_printf_i+0x9e>
 800ece2:	680d      	ldr	r5, [r1, #0]
 800ece4:	601a      	str	r2, [r3, #0]
 800ece6:	2d00      	cmp	r5, #0
 800ece8:	da03      	bge.n	800ecf2 <_printf_i+0x96>
 800ecea:	232d      	movs	r3, #45	; 0x2d
 800ecec:	9a04      	ldr	r2, [sp, #16]
 800ecee:	426d      	negs	r5, r5
 800ecf0:	7013      	strb	r3, [r2, #0]
 800ecf2:	4b61      	ldr	r3, [pc, #388]	; (800ee78 <_printf_i+0x21c>)
 800ecf4:	270a      	movs	r7, #10
 800ecf6:	9303      	str	r3, [sp, #12]
 800ecf8:	e01b      	b.n	800ed32 <_printf_i+0xd6>
 800ecfa:	680d      	ldr	r5, [r1, #0]
 800ecfc:	601a      	str	r2, [r3, #0]
 800ecfe:	0641      	lsls	r1, r0, #25
 800ed00:	d5f1      	bpl.n	800ece6 <_printf_i+0x8a>
 800ed02:	b22d      	sxth	r5, r5
 800ed04:	e7ef      	b.n	800ece6 <_printf_i+0x8a>
 800ed06:	680d      	ldr	r5, [r1, #0]
 800ed08:	6819      	ldr	r1, [r3, #0]
 800ed0a:	1d08      	adds	r0, r1, #4
 800ed0c:	6018      	str	r0, [r3, #0]
 800ed0e:	062e      	lsls	r6, r5, #24
 800ed10:	d501      	bpl.n	800ed16 <_printf_i+0xba>
 800ed12:	680d      	ldr	r5, [r1, #0]
 800ed14:	e003      	b.n	800ed1e <_printf_i+0xc2>
 800ed16:	066d      	lsls	r5, r5, #25
 800ed18:	d5fb      	bpl.n	800ed12 <_printf_i+0xb6>
 800ed1a:	680d      	ldr	r5, [r1, #0]
 800ed1c:	b2ad      	uxth	r5, r5
 800ed1e:	4b56      	ldr	r3, [pc, #344]	; (800ee78 <_printf_i+0x21c>)
 800ed20:	2708      	movs	r7, #8
 800ed22:	9303      	str	r3, [sp, #12]
 800ed24:	2a6f      	cmp	r2, #111	; 0x6f
 800ed26:	d000      	beq.n	800ed2a <_printf_i+0xce>
 800ed28:	3702      	adds	r7, #2
 800ed2a:	0023      	movs	r3, r4
 800ed2c:	2200      	movs	r2, #0
 800ed2e:	3343      	adds	r3, #67	; 0x43
 800ed30:	701a      	strb	r2, [r3, #0]
 800ed32:	6863      	ldr	r3, [r4, #4]
 800ed34:	60a3      	str	r3, [r4, #8]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	db03      	blt.n	800ed42 <_printf_i+0xe6>
 800ed3a:	2204      	movs	r2, #4
 800ed3c:	6821      	ldr	r1, [r4, #0]
 800ed3e:	4391      	bics	r1, r2
 800ed40:	6021      	str	r1, [r4, #0]
 800ed42:	2d00      	cmp	r5, #0
 800ed44:	d102      	bne.n	800ed4c <_printf_i+0xf0>
 800ed46:	9e04      	ldr	r6, [sp, #16]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d00c      	beq.n	800ed66 <_printf_i+0x10a>
 800ed4c:	9e04      	ldr	r6, [sp, #16]
 800ed4e:	0028      	movs	r0, r5
 800ed50:	0039      	movs	r1, r7
 800ed52:	f7f1 fa79 	bl	8000248 <__aeabi_uidivmod>
 800ed56:	9b03      	ldr	r3, [sp, #12]
 800ed58:	3e01      	subs	r6, #1
 800ed5a:	5c5b      	ldrb	r3, [r3, r1]
 800ed5c:	7033      	strb	r3, [r6, #0]
 800ed5e:	002b      	movs	r3, r5
 800ed60:	0005      	movs	r5, r0
 800ed62:	429f      	cmp	r7, r3
 800ed64:	d9f3      	bls.n	800ed4e <_printf_i+0xf2>
 800ed66:	2f08      	cmp	r7, #8
 800ed68:	d109      	bne.n	800ed7e <_printf_i+0x122>
 800ed6a:	6823      	ldr	r3, [r4, #0]
 800ed6c:	07db      	lsls	r3, r3, #31
 800ed6e:	d506      	bpl.n	800ed7e <_printf_i+0x122>
 800ed70:	6863      	ldr	r3, [r4, #4]
 800ed72:	6922      	ldr	r2, [r4, #16]
 800ed74:	4293      	cmp	r3, r2
 800ed76:	dc02      	bgt.n	800ed7e <_printf_i+0x122>
 800ed78:	2330      	movs	r3, #48	; 0x30
 800ed7a:	3e01      	subs	r6, #1
 800ed7c:	7033      	strb	r3, [r6, #0]
 800ed7e:	9b04      	ldr	r3, [sp, #16]
 800ed80:	1b9b      	subs	r3, r3, r6
 800ed82:	6123      	str	r3, [r4, #16]
 800ed84:	9b07      	ldr	r3, [sp, #28]
 800ed86:	0021      	movs	r1, r4
 800ed88:	9300      	str	r3, [sp, #0]
 800ed8a:	9805      	ldr	r0, [sp, #20]
 800ed8c:	9b06      	ldr	r3, [sp, #24]
 800ed8e:	aa09      	add	r2, sp, #36	; 0x24
 800ed90:	f7ff fef4 	bl	800eb7c <_printf_common>
 800ed94:	1c43      	adds	r3, r0, #1
 800ed96:	d14c      	bne.n	800ee32 <_printf_i+0x1d6>
 800ed98:	2001      	movs	r0, #1
 800ed9a:	4240      	negs	r0, r0
 800ed9c:	b00b      	add	sp, #44	; 0x2c
 800ed9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eda0:	3145      	adds	r1, #69	; 0x45
 800eda2:	700a      	strb	r2, [r1, #0]
 800eda4:	4a34      	ldr	r2, [pc, #208]	; (800ee78 <_printf_i+0x21c>)
 800eda6:	9203      	str	r2, [sp, #12]
 800eda8:	681a      	ldr	r2, [r3, #0]
 800edaa:	6821      	ldr	r1, [r4, #0]
 800edac:	ca20      	ldmia	r2!, {r5}
 800edae:	601a      	str	r2, [r3, #0]
 800edb0:	0608      	lsls	r0, r1, #24
 800edb2:	d516      	bpl.n	800ede2 <_printf_i+0x186>
 800edb4:	07cb      	lsls	r3, r1, #31
 800edb6:	d502      	bpl.n	800edbe <_printf_i+0x162>
 800edb8:	2320      	movs	r3, #32
 800edba:	4319      	orrs	r1, r3
 800edbc:	6021      	str	r1, [r4, #0]
 800edbe:	2710      	movs	r7, #16
 800edc0:	2d00      	cmp	r5, #0
 800edc2:	d1b2      	bne.n	800ed2a <_printf_i+0xce>
 800edc4:	2320      	movs	r3, #32
 800edc6:	6822      	ldr	r2, [r4, #0]
 800edc8:	439a      	bics	r2, r3
 800edca:	6022      	str	r2, [r4, #0]
 800edcc:	e7ad      	b.n	800ed2a <_printf_i+0xce>
 800edce:	2220      	movs	r2, #32
 800edd0:	6809      	ldr	r1, [r1, #0]
 800edd2:	430a      	orrs	r2, r1
 800edd4:	6022      	str	r2, [r4, #0]
 800edd6:	0022      	movs	r2, r4
 800edd8:	2178      	movs	r1, #120	; 0x78
 800edda:	3245      	adds	r2, #69	; 0x45
 800eddc:	7011      	strb	r1, [r2, #0]
 800edde:	4a27      	ldr	r2, [pc, #156]	; (800ee7c <_printf_i+0x220>)
 800ede0:	e7e1      	b.n	800eda6 <_printf_i+0x14a>
 800ede2:	0648      	lsls	r0, r1, #25
 800ede4:	d5e6      	bpl.n	800edb4 <_printf_i+0x158>
 800ede6:	b2ad      	uxth	r5, r5
 800ede8:	e7e4      	b.n	800edb4 <_printf_i+0x158>
 800edea:	681a      	ldr	r2, [r3, #0]
 800edec:	680d      	ldr	r5, [r1, #0]
 800edee:	1d10      	adds	r0, r2, #4
 800edf0:	6949      	ldr	r1, [r1, #20]
 800edf2:	6018      	str	r0, [r3, #0]
 800edf4:	6813      	ldr	r3, [r2, #0]
 800edf6:	062e      	lsls	r6, r5, #24
 800edf8:	d501      	bpl.n	800edfe <_printf_i+0x1a2>
 800edfa:	6019      	str	r1, [r3, #0]
 800edfc:	e002      	b.n	800ee04 <_printf_i+0x1a8>
 800edfe:	066d      	lsls	r5, r5, #25
 800ee00:	d5fb      	bpl.n	800edfa <_printf_i+0x19e>
 800ee02:	8019      	strh	r1, [r3, #0]
 800ee04:	2300      	movs	r3, #0
 800ee06:	9e04      	ldr	r6, [sp, #16]
 800ee08:	6123      	str	r3, [r4, #16]
 800ee0a:	e7bb      	b.n	800ed84 <_printf_i+0x128>
 800ee0c:	681a      	ldr	r2, [r3, #0]
 800ee0e:	1d11      	adds	r1, r2, #4
 800ee10:	6019      	str	r1, [r3, #0]
 800ee12:	6816      	ldr	r6, [r2, #0]
 800ee14:	2100      	movs	r1, #0
 800ee16:	0030      	movs	r0, r6
 800ee18:	6862      	ldr	r2, [r4, #4]
 800ee1a:	f000 ff11 	bl	800fc40 <memchr>
 800ee1e:	2800      	cmp	r0, #0
 800ee20:	d001      	beq.n	800ee26 <_printf_i+0x1ca>
 800ee22:	1b80      	subs	r0, r0, r6
 800ee24:	6060      	str	r0, [r4, #4]
 800ee26:	6863      	ldr	r3, [r4, #4]
 800ee28:	6123      	str	r3, [r4, #16]
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	9a04      	ldr	r2, [sp, #16]
 800ee2e:	7013      	strb	r3, [r2, #0]
 800ee30:	e7a8      	b.n	800ed84 <_printf_i+0x128>
 800ee32:	6923      	ldr	r3, [r4, #16]
 800ee34:	0032      	movs	r2, r6
 800ee36:	9906      	ldr	r1, [sp, #24]
 800ee38:	9805      	ldr	r0, [sp, #20]
 800ee3a:	9d07      	ldr	r5, [sp, #28]
 800ee3c:	47a8      	blx	r5
 800ee3e:	1c43      	adds	r3, r0, #1
 800ee40:	d0aa      	beq.n	800ed98 <_printf_i+0x13c>
 800ee42:	6823      	ldr	r3, [r4, #0]
 800ee44:	079b      	lsls	r3, r3, #30
 800ee46:	d415      	bmi.n	800ee74 <_printf_i+0x218>
 800ee48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee4a:	68e0      	ldr	r0, [r4, #12]
 800ee4c:	4298      	cmp	r0, r3
 800ee4e:	daa5      	bge.n	800ed9c <_printf_i+0x140>
 800ee50:	0018      	movs	r0, r3
 800ee52:	e7a3      	b.n	800ed9c <_printf_i+0x140>
 800ee54:	0022      	movs	r2, r4
 800ee56:	2301      	movs	r3, #1
 800ee58:	9906      	ldr	r1, [sp, #24]
 800ee5a:	9805      	ldr	r0, [sp, #20]
 800ee5c:	9e07      	ldr	r6, [sp, #28]
 800ee5e:	3219      	adds	r2, #25
 800ee60:	47b0      	blx	r6
 800ee62:	1c43      	adds	r3, r0, #1
 800ee64:	d098      	beq.n	800ed98 <_printf_i+0x13c>
 800ee66:	3501      	adds	r5, #1
 800ee68:	68e3      	ldr	r3, [r4, #12]
 800ee6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee6c:	1a9b      	subs	r3, r3, r2
 800ee6e:	42ab      	cmp	r3, r5
 800ee70:	dcf0      	bgt.n	800ee54 <_printf_i+0x1f8>
 800ee72:	e7e9      	b.n	800ee48 <_printf_i+0x1ec>
 800ee74:	2500      	movs	r5, #0
 800ee76:	e7f7      	b.n	800ee68 <_printf_i+0x20c>
 800ee78:	08012986 	.word	0x08012986
 800ee7c:	08012997 	.word	0x08012997

0800ee80 <siprintf>:
 800ee80:	b40e      	push	{r1, r2, r3}
 800ee82:	b500      	push	{lr}
 800ee84:	490b      	ldr	r1, [pc, #44]	; (800eeb4 <siprintf+0x34>)
 800ee86:	b09c      	sub	sp, #112	; 0x70
 800ee88:	ab1d      	add	r3, sp, #116	; 0x74
 800ee8a:	9002      	str	r0, [sp, #8]
 800ee8c:	9006      	str	r0, [sp, #24]
 800ee8e:	9107      	str	r1, [sp, #28]
 800ee90:	9104      	str	r1, [sp, #16]
 800ee92:	4809      	ldr	r0, [pc, #36]	; (800eeb8 <siprintf+0x38>)
 800ee94:	4909      	ldr	r1, [pc, #36]	; (800eebc <siprintf+0x3c>)
 800ee96:	cb04      	ldmia	r3!, {r2}
 800ee98:	9105      	str	r1, [sp, #20]
 800ee9a:	6800      	ldr	r0, [r0, #0]
 800ee9c:	a902      	add	r1, sp, #8
 800ee9e:	9301      	str	r3, [sp, #4]
 800eea0:	f001 fbe6 	bl	8010670 <_svfiprintf_r>
 800eea4:	2300      	movs	r3, #0
 800eea6:	9a02      	ldr	r2, [sp, #8]
 800eea8:	7013      	strb	r3, [r2, #0]
 800eeaa:	b01c      	add	sp, #112	; 0x70
 800eeac:	bc08      	pop	{r3}
 800eeae:	b003      	add	sp, #12
 800eeb0:	4718      	bx	r3
 800eeb2:	46c0      	nop			; (mov r8, r8)
 800eeb4:	7fffffff 	.word	0x7fffffff
 800eeb8:	20000024 	.word	0x20000024
 800eebc:	ffff0208 	.word	0xffff0208

0800eec0 <strcat>:
 800eec0:	0002      	movs	r2, r0
 800eec2:	b510      	push	{r4, lr}
 800eec4:	7813      	ldrb	r3, [r2, #0]
 800eec6:	0014      	movs	r4, r2
 800eec8:	3201      	adds	r2, #1
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d1fa      	bne.n	800eec4 <strcat+0x4>
 800eece:	5cca      	ldrb	r2, [r1, r3]
 800eed0:	54e2      	strb	r2, [r4, r3]
 800eed2:	3301      	adds	r3, #1
 800eed4:	2a00      	cmp	r2, #0
 800eed6:	d1fa      	bne.n	800eece <strcat+0xe>
 800eed8:	bd10      	pop	{r4, pc}

0800eeda <quorem>:
 800eeda:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eedc:	0006      	movs	r6, r0
 800eede:	690b      	ldr	r3, [r1, #16]
 800eee0:	6932      	ldr	r2, [r6, #16]
 800eee2:	b087      	sub	sp, #28
 800eee4:	2000      	movs	r0, #0
 800eee6:	9103      	str	r1, [sp, #12]
 800eee8:	429a      	cmp	r2, r3
 800eeea:	db65      	blt.n	800efb8 <quorem+0xde>
 800eeec:	3b01      	subs	r3, #1
 800eeee:	009c      	lsls	r4, r3, #2
 800eef0:	9300      	str	r3, [sp, #0]
 800eef2:	000b      	movs	r3, r1
 800eef4:	3314      	adds	r3, #20
 800eef6:	9305      	str	r3, [sp, #20]
 800eef8:	191b      	adds	r3, r3, r4
 800eefa:	9304      	str	r3, [sp, #16]
 800eefc:	0033      	movs	r3, r6
 800eefe:	3314      	adds	r3, #20
 800ef00:	9302      	str	r3, [sp, #8]
 800ef02:	191c      	adds	r4, r3, r4
 800ef04:	9b04      	ldr	r3, [sp, #16]
 800ef06:	6827      	ldr	r7, [r4, #0]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	0038      	movs	r0, r7
 800ef0c:	1c5d      	adds	r5, r3, #1
 800ef0e:	0029      	movs	r1, r5
 800ef10:	9301      	str	r3, [sp, #4]
 800ef12:	f7f1 f913 	bl	800013c <__udivsi3>
 800ef16:	9001      	str	r0, [sp, #4]
 800ef18:	42af      	cmp	r7, r5
 800ef1a:	d324      	bcc.n	800ef66 <quorem+0x8c>
 800ef1c:	2500      	movs	r5, #0
 800ef1e:	46ac      	mov	ip, r5
 800ef20:	9802      	ldr	r0, [sp, #8]
 800ef22:	9f05      	ldr	r7, [sp, #20]
 800ef24:	cf08      	ldmia	r7!, {r3}
 800ef26:	9a01      	ldr	r2, [sp, #4]
 800ef28:	b299      	uxth	r1, r3
 800ef2a:	4351      	muls	r1, r2
 800ef2c:	0c1b      	lsrs	r3, r3, #16
 800ef2e:	4353      	muls	r3, r2
 800ef30:	1949      	adds	r1, r1, r5
 800ef32:	0c0a      	lsrs	r2, r1, #16
 800ef34:	189b      	adds	r3, r3, r2
 800ef36:	6802      	ldr	r2, [r0, #0]
 800ef38:	b289      	uxth	r1, r1
 800ef3a:	b292      	uxth	r2, r2
 800ef3c:	4462      	add	r2, ip
 800ef3e:	1a52      	subs	r2, r2, r1
 800ef40:	6801      	ldr	r1, [r0, #0]
 800ef42:	0c1d      	lsrs	r5, r3, #16
 800ef44:	0c09      	lsrs	r1, r1, #16
 800ef46:	b29b      	uxth	r3, r3
 800ef48:	1acb      	subs	r3, r1, r3
 800ef4a:	1411      	asrs	r1, r2, #16
 800ef4c:	185b      	adds	r3, r3, r1
 800ef4e:	1419      	asrs	r1, r3, #16
 800ef50:	b292      	uxth	r2, r2
 800ef52:	041b      	lsls	r3, r3, #16
 800ef54:	431a      	orrs	r2, r3
 800ef56:	9b04      	ldr	r3, [sp, #16]
 800ef58:	468c      	mov	ip, r1
 800ef5a:	c004      	stmia	r0!, {r2}
 800ef5c:	42bb      	cmp	r3, r7
 800ef5e:	d2e1      	bcs.n	800ef24 <quorem+0x4a>
 800ef60:	6823      	ldr	r3, [r4, #0]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d030      	beq.n	800efc8 <quorem+0xee>
 800ef66:	0030      	movs	r0, r6
 800ef68:	9903      	ldr	r1, [sp, #12]
 800ef6a:	f001 f8f9 	bl	8010160 <__mcmp>
 800ef6e:	2800      	cmp	r0, #0
 800ef70:	db21      	blt.n	800efb6 <quorem+0xdc>
 800ef72:	0030      	movs	r0, r6
 800ef74:	2400      	movs	r4, #0
 800ef76:	9b01      	ldr	r3, [sp, #4]
 800ef78:	9903      	ldr	r1, [sp, #12]
 800ef7a:	3301      	adds	r3, #1
 800ef7c:	9301      	str	r3, [sp, #4]
 800ef7e:	3014      	adds	r0, #20
 800ef80:	3114      	adds	r1, #20
 800ef82:	6803      	ldr	r3, [r0, #0]
 800ef84:	c920      	ldmia	r1!, {r5}
 800ef86:	b29a      	uxth	r2, r3
 800ef88:	1914      	adds	r4, r2, r4
 800ef8a:	b2aa      	uxth	r2, r5
 800ef8c:	1aa2      	subs	r2, r4, r2
 800ef8e:	0c1b      	lsrs	r3, r3, #16
 800ef90:	0c2d      	lsrs	r5, r5, #16
 800ef92:	1414      	asrs	r4, r2, #16
 800ef94:	1b5b      	subs	r3, r3, r5
 800ef96:	191b      	adds	r3, r3, r4
 800ef98:	141c      	asrs	r4, r3, #16
 800ef9a:	b292      	uxth	r2, r2
 800ef9c:	041b      	lsls	r3, r3, #16
 800ef9e:	4313      	orrs	r3, r2
 800efa0:	c008      	stmia	r0!, {r3}
 800efa2:	9b04      	ldr	r3, [sp, #16]
 800efa4:	428b      	cmp	r3, r1
 800efa6:	d2ec      	bcs.n	800ef82 <quorem+0xa8>
 800efa8:	9b00      	ldr	r3, [sp, #0]
 800efaa:	9a02      	ldr	r2, [sp, #8]
 800efac:	009b      	lsls	r3, r3, #2
 800efae:	18d3      	adds	r3, r2, r3
 800efb0:	681a      	ldr	r2, [r3, #0]
 800efb2:	2a00      	cmp	r2, #0
 800efb4:	d015      	beq.n	800efe2 <quorem+0x108>
 800efb6:	9801      	ldr	r0, [sp, #4]
 800efb8:	b007      	add	sp, #28
 800efba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efbc:	6823      	ldr	r3, [r4, #0]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d106      	bne.n	800efd0 <quorem+0xf6>
 800efc2:	9b00      	ldr	r3, [sp, #0]
 800efc4:	3b01      	subs	r3, #1
 800efc6:	9300      	str	r3, [sp, #0]
 800efc8:	9b02      	ldr	r3, [sp, #8]
 800efca:	3c04      	subs	r4, #4
 800efcc:	42a3      	cmp	r3, r4
 800efce:	d3f5      	bcc.n	800efbc <quorem+0xe2>
 800efd0:	9b00      	ldr	r3, [sp, #0]
 800efd2:	6133      	str	r3, [r6, #16]
 800efd4:	e7c7      	b.n	800ef66 <quorem+0x8c>
 800efd6:	681a      	ldr	r2, [r3, #0]
 800efd8:	2a00      	cmp	r2, #0
 800efda:	d106      	bne.n	800efea <quorem+0x110>
 800efdc:	9a00      	ldr	r2, [sp, #0]
 800efde:	3a01      	subs	r2, #1
 800efe0:	9200      	str	r2, [sp, #0]
 800efe2:	9a02      	ldr	r2, [sp, #8]
 800efe4:	3b04      	subs	r3, #4
 800efe6:	429a      	cmp	r2, r3
 800efe8:	d3f5      	bcc.n	800efd6 <quorem+0xfc>
 800efea:	9b00      	ldr	r3, [sp, #0]
 800efec:	6133      	str	r3, [r6, #16]
 800efee:	e7e2      	b.n	800efb6 <quorem+0xdc>

0800eff0 <_dtoa_r>:
 800eff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eff2:	b09d      	sub	sp, #116	; 0x74
 800eff4:	9202      	str	r2, [sp, #8]
 800eff6:	9303      	str	r3, [sp, #12]
 800eff8:	9b02      	ldr	r3, [sp, #8]
 800effa:	9c03      	ldr	r4, [sp, #12]
 800effc:	9308      	str	r3, [sp, #32]
 800effe:	9409      	str	r4, [sp, #36]	; 0x24
 800f000:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f002:	0007      	movs	r7, r0
 800f004:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800f006:	2c00      	cmp	r4, #0
 800f008:	d10e      	bne.n	800f028 <_dtoa_r+0x38>
 800f00a:	2010      	movs	r0, #16
 800f00c:	f000 fe0e 	bl	800fc2c <malloc>
 800f010:	1e02      	subs	r2, r0, #0
 800f012:	6278      	str	r0, [r7, #36]	; 0x24
 800f014:	d104      	bne.n	800f020 <_dtoa_r+0x30>
 800f016:	21ea      	movs	r1, #234	; 0xea
 800f018:	4bc7      	ldr	r3, [pc, #796]	; (800f338 <_dtoa_r+0x348>)
 800f01a:	48c8      	ldr	r0, [pc, #800]	; (800f33c <_dtoa_r+0x34c>)
 800f01c:	f001 fc3a 	bl	8010894 <__assert_func>
 800f020:	6044      	str	r4, [r0, #4]
 800f022:	6084      	str	r4, [r0, #8]
 800f024:	6004      	str	r4, [r0, #0]
 800f026:	60c4      	str	r4, [r0, #12]
 800f028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f02a:	6819      	ldr	r1, [r3, #0]
 800f02c:	2900      	cmp	r1, #0
 800f02e:	d00a      	beq.n	800f046 <_dtoa_r+0x56>
 800f030:	685a      	ldr	r2, [r3, #4]
 800f032:	2301      	movs	r3, #1
 800f034:	4093      	lsls	r3, r2
 800f036:	604a      	str	r2, [r1, #4]
 800f038:	608b      	str	r3, [r1, #8]
 800f03a:	0038      	movs	r0, r7
 800f03c:	f000 fe50 	bl	800fce0 <_Bfree>
 800f040:	2200      	movs	r2, #0
 800f042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f044:	601a      	str	r2, [r3, #0]
 800f046:	9b03      	ldr	r3, [sp, #12]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	da20      	bge.n	800f08e <_dtoa_r+0x9e>
 800f04c:	2301      	movs	r3, #1
 800f04e:	602b      	str	r3, [r5, #0]
 800f050:	9b03      	ldr	r3, [sp, #12]
 800f052:	005b      	lsls	r3, r3, #1
 800f054:	085b      	lsrs	r3, r3, #1
 800f056:	9309      	str	r3, [sp, #36]	; 0x24
 800f058:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f05a:	4bb9      	ldr	r3, [pc, #740]	; (800f340 <_dtoa_r+0x350>)
 800f05c:	4ab8      	ldr	r2, [pc, #736]	; (800f340 <_dtoa_r+0x350>)
 800f05e:	402b      	ands	r3, r5
 800f060:	4293      	cmp	r3, r2
 800f062:	d117      	bne.n	800f094 <_dtoa_r+0xa4>
 800f064:	4bb7      	ldr	r3, [pc, #732]	; (800f344 <_dtoa_r+0x354>)
 800f066:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f068:	0328      	lsls	r0, r5, #12
 800f06a:	6013      	str	r3, [r2, #0]
 800f06c:	9b02      	ldr	r3, [sp, #8]
 800f06e:	0b00      	lsrs	r0, r0, #12
 800f070:	4318      	orrs	r0, r3
 800f072:	d101      	bne.n	800f078 <_dtoa_r+0x88>
 800f074:	f000 fdbf 	bl	800fbf6 <_dtoa_r+0xc06>
 800f078:	48b3      	ldr	r0, [pc, #716]	; (800f348 <_dtoa_r+0x358>)
 800f07a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f07c:	9006      	str	r0, [sp, #24]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d002      	beq.n	800f088 <_dtoa_r+0x98>
 800f082:	4bb2      	ldr	r3, [pc, #712]	; (800f34c <_dtoa_r+0x35c>)
 800f084:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800f086:	6013      	str	r3, [r2, #0]
 800f088:	9806      	ldr	r0, [sp, #24]
 800f08a:	b01d      	add	sp, #116	; 0x74
 800f08c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f08e:	2300      	movs	r3, #0
 800f090:	602b      	str	r3, [r5, #0]
 800f092:	e7e1      	b.n	800f058 <_dtoa_r+0x68>
 800f094:	9b08      	ldr	r3, [sp, #32]
 800f096:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800f098:	9312      	str	r3, [sp, #72]	; 0x48
 800f09a:	9413      	str	r4, [sp, #76]	; 0x4c
 800f09c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f09e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f0a0:	2200      	movs	r2, #0
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	f7f1 f9d0 	bl	8000448 <__aeabi_dcmpeq>
 800f0a8:	1e04      	subs	r4, r0, #0
 800f0aa:	d009      	beq.n	800f0c0 <_dtoa_r+0xd0>
 800f0ac:	2301      	movs	r3, #1
 800f0ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f0b0:	6013      	str	r3, [r2, #0]
 800f0b2:	4ba7      	ldr	r3, [pc, #668]	; (800f350 <_dtoa_r+0x360>)
 800f0b4:	9306      	str	r3, [sp, #24]
 800f0b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d0e5      	beq.n	800f088 <_dtoa_r+0x98>
 800f0bc:	4ba5      	ldr	r3, [pc, #660]	; (800f354 <_dtoa_r+0x364>)
 800f0be:	e7e1      	b.n	800f084 <_dtoa_r+0x94>
 800f0c0:	ab1a      	add	r3, sp, #104	; 0x68
 800f0c2:	9301      	str	r3, [sp, #4]
 800f0c4:	ab1b      	add	r3, sp, #108	; 0x6c
 800f0c6:	9300      	str	r3, [sp, #0]
 800f0c8:	0038      	movs	r0, r7
 800f0ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f0cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f0ce:	f001 f8fb 	bl	80102c8 <__d2b>
 800f0d2:	006e      	lsls	r6, r5, #1
 800f0d4:	9005      	str	r0, [sp, #20]
 800f0d6:	0d76      	lsrs	r6, r6, #21
 800f0d8:	d100      	bne.n	800f0dc <_dtoa_r+0xec>
 800f0da:	e07c      	b.n	800f1d6 <_dtoa_r+0x1e6>
 800f0dc:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f0de:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f0e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f0e2:	4a9d      	ldr	r2, [pc, #628]	; (800f358 <_dtoa_r+0x368>)
 800f0e4:	031b      	lsls	r3, r3, #12
 800f0e6:	0b1b      	lsrs	r3, r3, #12
 800f0e8:	431a      	orrs	r2, r3
 800f0ea:	0011      	movs	r1, r2
 800f0ec:	4b9b      	ldr	r3, [pc, #620]	; (800f35c <_dtoa_r+0x36c>)
 800f0ee:	9418      	str	r4, [sp, #96]	; 0x60
 800f0f0:	18f6      	adds	r6, r6, r3
 800f0f2:	2200      	movs	r2, #0
 800f0f4:	4b9a      	ldr	r3, [pc, #616]	; (800f360 <_dtoa_r+0x370>)
 800f0f6:	f7f3 fa41 	bl	800257c <__aeabi_dsub>
 800f0fa:	4a9a      	ldr	r2, [pc, #616]	; (800f364 <_dtoa_r+0x374>)
 800f0fc:	4b9a      	ldr	r3, [pc, #616]	; (800f368 <_dtoa_r+0x378>)
 800f0fe:	f7f2 ffd1 	bl	80020a4 <__aeabi_dmul>
 800f102:	4a9a      	ldr	r2, [pc, #616]	; (800f36c <_dtoa_r+0x37c>)
 800f104:	4b9a      	ldr	r3, [pc, #616]	; (800f370 <_dtoa_r+0x380>)
 800f106:	f7f2 f88f 	bl	8001228 <__aeabi_dadd>
 800f10a:	0004      	movs	r4, r0
 800f10c:	0030      	movs	r0, r6
 800f10e:	000d      	movs	r5, r1
 800f110:	f7f3 fe1a 	bl	8002d48 <__aeabi_i2d>
 800f114:	4a97      	ldr	r2, [pc, #604]	; (800f374 <_dtoa_r+0x384>)
 800f116:	4b98      	ldr	r3, [pc, #608]	; (800f378 <_dtoa_r+0x388>)
 800f118:	f7f2 ffc4 	bl	80020a4 <__aeabi_dmul>
 800f11c:	0002      	movs	r2, r0
 800f11e:	000b      	movs	r3, r1
 800f120:	0020      	movs	r0, r4
 800f122:	0029      	movs	r1, r5
 800f124:	f7f2 f880 	bl	8001228 <__aeabi_dadd>
 800f128:	0004      	movs	r4, r0
 800f12a:	000d      	movs	r5, r1
 800f12c:	f7f3 fdd6 	bl	8002cdc <__aeabi_d2iz>
 800f130:	2200      	movs	r2, #0
 800f132:	9002      	str	r0, [sp, #8]
 800f134:	2300      	movs	r3, #0
 800f136:	0020      	movs	r0, r4
 800f138:	0029      	movs	r1, r5
 800f13a:	f7f1 f98b 	bl	8000454 <__aeabi_dcmplt>
 800f13e:	2800      	cmp	r0, #0
 800f140:	d00b      	beq.n	800f15a <_dtoa_r+0x16a>
 800f142:	9802      	ldr	r0, [sp, #8]
 800f144:	f7f3 fe00 	bl	8002d48 <__aeabi_i2d>
 800f148:	002b      	movs	r3, r5
 800f14a:	0022      	movs	r2, r4
 800f14c:	f7f1 f97c 	bl	8000448 <__aeabi_dcmpeq>
 800f150:	4243      	negs	r3, r0
 800f152:	4158      	adcs	r0, r3
 800f154:	9b02      	ldr	r3, [sp, #8]
 800f156:	1a1b      	subs	r3, r3, r0
 800f158:	9302      	str	r3, [sp, #8]
 800f15a:	2301      	movs	r3, #1
 800f15c:	9316      	str	r3, [sp, #88]	; 0x58
 800f15e:	9b02      	ldr	r3, [sp, #8]
 800f160:	2b16      	cmp	r3, #22
 800f162:	d80f      	bhi.n	800f184 <_dtoa_r+0x194>
 800f164:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f166:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f168:	00da      	lsls	r2, r3, #3
 800f16a:	4b84      	ldr	r3, [pc, #528]	; (800f37c <_dtoa_r+0x38c>)
 800f16c:	189b      	adds	r3, r3, r2
 800f16e:	681a      	ldr	r2, [r3, #0]
 800f170:	685b      	ldr	r3, [r3, #4]
 800f172:	f7f1 f96f 	bl	8000454 <__aeabi_dcmplt>
 800f176:	2800      	cmp	r0, #0
 800f178:	d049      	beq.n	800f20e <_dtoa_r+0x21e>
 800f17a:	9b02      	ldr	r3, [sp, #8]
 800f17c:	3b01      	subs	r3, #1
 800f17e:	9302      	str	r3, [sp, #8]
 800f180:	2300      	movs	r3, #0
 800f182:	9316      	str	r3, [sp, #88]	; 0x58
 800f184:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800f186:	1b9e      	subs	r6, r3, r6
 800f188:	2300      	movs	r3, #0
 800f18a:	930a      	str	r3, [sp, #40]	; 0x28
 800f18c:	0033      	movs	r3, r6
 800f18e:	3b01      	subs	r3, #1
 800f190:	930d      	str	r3, [sp, #52]	; 0x34
 800f192:	d504      	bpl.n	800f19e <_dtoa_r+0x1ae>
 800f194:	2301      	movs	r3, #1
 800f196:	1b9b      	subs	r3, r3, r6
 800f198:	930a      	str	r3, [sp, #40]	; 0x28
 800f19a:	2300      	movs	r3, #0
 800f19c:	930d      	str	r3, [sp, #52]	; 0x34
 800f19e:	9b02      	ldr	r3, [sp, #8]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	db36      	blt.n	800f212 <_dtoa_r+0x222>
 800f1a4:	9a02      	ldr	r2, [sp, #8]
 800f1a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f1a8:	4694      	mov	ip, r2
 800f1aa:	4463      	add	r3, ip
 800f1ac:	930d      	str	r3, [sp, #52]	; 0x34
 800f1ae:	2300      	movs	r3, #0
 800f1b0:	9215      	str	r2, [sp, #84]	; 0x54
 800f1b2:	930e      	str	r3, [sp, #56]	; 0x38
 800f1b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f1b6:	2401      	movs	r4, #1
 800f1b8:	2b09      	cmp	r3, #9
 800f1ba:	d864      	bhi.n	800f286 <_dtoa_r+0x296>
 800f1bc:	2b05      	cmp	r3, #5
 800f1be:	dd02      	ble.n	800f1c6 <_dtoa_r+0x1d6>
 800f1c0:	2400      	movs	r4, #0
 800f1c2:	3b04      	subs	r3, #4
 800f1c4:	9322      	str	r3, [sp, #136]	; 0x88
 800f1c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f1c8:	1e98      	subs	r0, r3, #2
 800f1ca:	2803      	cmp	r0, #3
 800f1cc:	d864      	bhi.n	800f298 <_dtoa_r+0x2a8>
 800f1ce:	f7f0 ffa1 	bl	8000114 <__gnu_thumb1_case_uqi>
 800f1d2:	3829      	.short	0x3829
 800f1d4:	5836      	.short	0x5836
 800f1d6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800f1d8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800f1da:	189e      	adds	r6, r3, r2
 800f1dc:	4b68      	ldr	r3, [pc, #416]	; (800f380 <_dtoa_r+0x390>)
 800f1de:	18f2      	adds	r2, r6, r3
 800f1e0:	2a20      	cmp	r2, #32
 800f1e2:	dd0f      	ble.n	800f204 <_dtoa_r+0x214>
 800f1e4:	2340      	movs	r3, #64	; 0x40
 800f1e6:	1a9b      	subs	r3, r3, r2
 800f1e8:	409d      	lsls	r5, r3
 800f1ea:	4b66      	ldr	r3, [pc, #408]	; (800f384 <_dtoa_r+0x394>)
 800f1ec:	9802      	ldr	r0, [sp, #8]
 800f1ee:	18f3      	adds	r3, r6, r3
 800f1f0:	40d8      	lsrs	r0, r3
 800f1f2:	4328      	orrs	r0, r5
 800f1f4:	f7f3 fdd8 	bl	8002da8 <__aeabi_ui2d>
 800f1f8:	2301      	movs	r3, #1
 800f1fa:	4c63      	ldr	r4, [pc, #396]	; (800f388 <_dtoa_r+0x398>)
 800f1fc:	3e01      	subs	r6, #1
 800f1fe:	1909      	adds	r1, r1, r4
 800f200:	9318      	str	r3, [sp, #96]	; 0x60
 800f202:	e776      	b.n	800f0f2 <_dtoa_r+0x102>
 800f204:	2320      	movs	r3, #32
 800f206:	9802      	ldr	r0, [sp, #8]
 800f208:	1a9b      	subs	r3, r3, r2
 800f20a:	4098      	lsls	r0, r3
 800f20c:	e7f2      	b.n	800f1f4 <_dtoa_r+0x204>
 800f20e:	9016      	str	r0, [sp, #88]	; 0x58
 800f210:	e7b8      	b.n	800f184 <_dtoa_r+0x194>
 800f212:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f214:	9a02      	ldr	r2, [sp, #8]
 800f216:	1a9b      	subs	r3, r3, r2
 800f218:	930a      	str	r3, [sp, #40]	; 0x28
 800f21a:	4253      	negs	r3, r2
 800f21c:	930e      	str	r3, [sp, #56]	; 0x38
 800f21e:	2300      	movs	r3, #0
 800f220:	9315      	str	r3, [sp, #84]	; 0x54
 800f222:	e7c7      	b.n	800f1b4 <_dtoa_r+0x1c4>
 800f224:	2300      	movs	r3, #0
 800f226:	930f      	str	r3, [sp, #60]	; 0x3c
 800f228:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f22a:	930c      	str	r3, [sp, #48]	; 0x30
 800f22c:	9307      	str	r3, [sp, #28]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	dc13      	bgt.n	800f25a <_dtoa_r+0x26a>
 800f232:	2301      	movs	r3, #1
 800f234:	001a      	movs	r2, r3
 800f236:	930c      	str	r3, [sp, #48]	; 0x30
 800f238:	9307      	str	r3, [sp, #28]
 800f23a:	9223      	str	r2, [sp, #140]	; 0x8c
 800f23c:	e00d      	b.n	800f25a <_dtoa_r+0x26a>
 800f23e:	2301      	movs	r3, #1
 800f240:	e7f1      	b.n	800f226 <_dtoa_r+0x236>
 800f242:	2300      	movs	r3, #0
 800f244:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800f246:	930f      	str	r3, [sp, #60]	; 0x3c
 800f248:	4694      	mov	ip, r2
 800f24a:	9b02      	ldr	r3, [sp, #8]
 800f24c:	4463      	add	r3, ip
 800f24e:	930c      	str	r3, [sp, #48]	; 0x30
 800f250:	3301      	adds	r3, #1
 800f252:	9307      	str	r3, [sp, #28]
 800f254:	2b00      	cmp	r3, #0
 800f256:	dc00      	bgt.n	800f25a <_dtoa_r+0x26a>
 800f258:	2301      	movs	r3, #1
 800f25a:	2200      	movs	r2, #0
 800f25c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f25e:	6042      	str	r2, [r0, #4]
 800f260:	3204      	adds	r2, #4
 800f262:	0015      	movs	r5, r2
 800f264:	3514      	adds	r5, #20
 800f266:	6841      	ldr	r1, [r0, #4]
 800f268:	429d      	cmp	r5, r3
 800f26a:	d919      	bls.n	800f2a0 <_dtoa_r+0x2b0>
 800f26c:	0038      	movs	r0, r7
 800f26e:	f000 fcf3 	bl	800fc58 <_Balloc>
 800f272:	9006      	str	r0, [sp, #24]
 800f274:	2800      	cmp	r0, #0
 800f276:	d117      	bne.n	800f2a8 <_dtoa_r+0x2b8>
 800f278:	21d5      	movs	r1, #213	; 0xd5
 800f27a:	0002      	movs	r2, r0
 800f27c:	4b43      	ldr	r3, [pc, #268]	; (800f38c <_dtoa_r+0x39c>)
 800f27e:	0049      	lsls	r1, r1, #1
 800f280:	e6cb      	b.n	800f01a <_dtoa_r+0x2a>
 800f282:	2301      	movs	r3, #1
 800f284:	e7de      	b.n	800f244 <_dtoa_r+0x254>
 800f286:	2300      	movs	r3, #0
 800f288:	940f      	str	r4, [sp, #60]	; 0x3c
 800f28a:	9322      	str	r3, [sp, #136]	; 0x88
 800f28c:	3b01      	subs	r3, #1
 800f28e:	930c      	str	r3, [sp, #48]	; 0x30
 800f290:	9307      	str	r3, [sp, #28]
 800f292:	2200      	movs	r2, #0
 800f294:	3313      	adds	r3, #19
 800f296:	e7d0      	b.n	800f23a <_dtoa_r+0x24a>
 800f298:	2301      	movs	r3, #1
 800f29a:	930f      	str	r3, [sp, #60]	; 0x3c
 800f29c:	3b02      	subs	r3, #2
 800f29e:	e7f6      	b.n	800f28e <_dtoa_r+0x29e>
 800f2a0:	3101      	adds	r1, #1
 800f2a2:	6041      	str	r1, [r0, #4]
 800f2a4:	0052      	lsls	r2, r2, #1
 800f2a6:	e7dc      	b.n	800f262 <_dtoa_r+0x272>
 800f2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2aa:	9a06      	ldr	r2, [sp, #24]
 800f2ac:	601a      	str	r2, [r3, #0]
 800f2ae:	9b07      	ldr	r3, [sp, #28]
 800f2b0:	2b0e      	cmp	r3, #14
 800f2b2:	d900      	bls.n	800f2b6 <_dtoa_r+0x2c6>
 800f2b4:	e0eb      	b.n	800f48e <_dtoa_r+0x49e>
 800f2b6:	2c00      	cmp	r4, #0
 800f2b8:	d100      	bne.n	800f2bc <_dtoa_r+0x2cc>
 800f2ba:	e0e8      	b.n	800f48e <_dtoa_r+0x49e>
 800f2bc:	9b02      	ldr	r3, [sp, #8]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	dd68      	ble.n	800f394 <_dtoa_r+0x3a4>
 800f2c2:	001a      	movs	r2, r3
 800f2c4:	210f      	movs	r1, #15
 800f2c6:	4b2d      	ldr	r3, [pc, #180]	; (800f37c <_dtoa_r+0x38c>)
 800f2c8:	400a      	ands	r2, r1
 800f2ca:	00d2      	lsls	r2, r2, #3
 800f2cc:	189b      	adds	r3, r3, r2
 800f2ce:	681d      	ldr	r5, [r3, #0]
 800f2d0:	685e      	ldr	r6, [r3, #4]
 800f2d2:	9b02      	ldr	r3, [sp, #8]
 800f2d4:	111c      	asrs	r4, r3, #4
 800f2d6:	2302      	movs	r3, #2
 800f2d8:	9310      	str	r3, [sp, #64]	; 0x40
 800f2da:	9b02      	ldr	r3, [sp, #8]
 800f2dc:	05db      	lsls	r3, r3, #23
 800f2de:	d50b      	bpl.n	800f2f8 <_dtoa_r+0x308>
 800f2e0:	4b2b      	ldr	r3, [pc, #172]	; (800f390 <_dtoa_r+0x3a0>)
 800f2e2:	400c      	ands	r4, r1
 800f2e4:	6a1a      	ldr	r2, [r3, #32]
 800f2e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f2e8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f2ea:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f2ec:	f7f2 fad8 	bl	80018a0 <__aeabi_ddiv>
 800f2f0:	2303      	movs	r3, #3
 800f2f2:	9008      	str	r0, [sp, #32]
 800f2f4:	9109      	str	r1, [sp, #36]	; 0x24
 800f2f6:	9310      	str	r3, [sp, #64]	; 0x40
 800f2f8:	4b25      	ldr	r3, [pc, #148]	; (800f390 <_dtoa_r+0x3a0>)
 800f2fa:	9314      	str	r3, [sp, #80]	; 0x50
 800f2fc:	2c00      	cmp	r4, #0
 800f2fe:	d108      	bne.n	800f312 <_dtoa_r+0x322>
 800f300:	9808      	ldr	r0, [sp, #32]
 800f302:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f304:	002a      	movs	r2, r5
 800f306:	0033      	movs	r3, r6
 800f308:	f7f2 faca 	bl	80018a0 <__aeabi_ddiv>
 800f30c:	9008      	str	r0, [sp, #32]
 800f30e:	9109      	str	r1, [sp, #36]	; 0x24
 800f310:	e05c      	b.n	800f3cc <_dtoa_r+0x3dc>
 800f312:	2301      	movs	r3, #1
 800f314:	421c      	tst	r4, r3
 800f316:	d00b      	beq.n	800f330 <_dtoa_r+0x340>
 800f318:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f31a:	0028      	movs	r0, r5
 800f31c:	3301      	adds	r3, #1
 800f31e:	9310      	str	r3, [sp, #64]	; 0x40
 800f320:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f322:	0031      	movs	r1, r6
 800f324:	681a      	ldr	r2, [r3, #0]
 800f326:	685b      	ldr	r3, [r3, #4]
 800f328:	f7f2 febc 	bl	80020a4 <__aeabi_dmul>
 800f32c:	0005      	movs	r5, r0
 800f32e:	000e      	movs	r6, r1
 800f330:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f332:	1064      	asrs	r4, r4, #1
 800f334:	3308      	adds	r3, #8
 800f336:	e7e0      	b.n	800f2fa <_dtoa_r+0x30a>
 800f338:	080129b5 	.word	0x080129b5
 800f33c:	080129cc 	.word	0x080129cc
 800f340:	7ff00000 	.word	0x7ff00000
 800f344:	0000270f 	.word	0x0000270f
 800f348:	080129b1 	.word	0x080129b1
 800f34c:	080129b4 	.word	0x080129b4
 800f350:	08012984 	.word	0x08012984
 800f354:	08012985 	.word	0x08012985
 800f358:	3ff00000 	.word	0x3ff00000
 800f35c:	fffffc01 	.word	0xfffffc01
 800f360:	3ff80000 	.word	0x3ff80000
 800f364:	636f4361 	.word	0x636f4361
 800f368:	3fd287a7 	.word	0x3fd287a7
 800f36c:	8b60c8b3 	.word	0x8b60c8b3
 800f370:	3fc68a28 	.word	0x3fc68a28
 800f374:	509f79fb 	.word	0x509f79fb
 800f378:	3fd34413 	.word	0x3fd34413
 800f37c:	08012ac0 	.word	0x08012ac0
 800f380:	00000432 	.word	0x00000432
 800f384:	00000412 	.word	0x00000412
 800f388:	fe100000 	.word	0xfe100000
 800f38c:	08012a27 	.word	0x08012a27
 800f390:	08012a98 	.word	0x08012a98
 800f394:	2302      	movs	r3, #2
 800f396:	9310      	str	r3, [sp, #64]	; 0x40
 800f398:	9b02      	ldr	r3, [sp, #8]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d016      	beq.n	800f3cc <_dtoa_r+0x3dc>
 800f39e:	9812      	ldr	r0, [sp, #72]	; 0x48
 800f3a0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f3a2:	425c      	negs	r4, r3
 800f3a4:	230f      	movs	r3, #15
 800f3a6:	4ab6      	ldr	r2, [pc, #728]	; (800f680 <_dtoa_r+0x690>)
 800f3a8:	4023      	ands	r3, r4
 800f3aa:	00db      	lsls	r3, r3, #3
 800f3ac:	18d3      	adds	r3, r2, r3
 800f3ae:	681a      	ldr	r2, [r3, #0]
 800f3b0:	685b      	ldr	r3, [r3, #4]
 800f3b2:	f7f2 fe77 	bl	80020a4 <__aeabi_dmul>
 800f3b6:	2601      	movs	r6, #1
 800f3b8:	2300      	movs	r3, #0
 800f3ba:	9008      	str	r0, [sp, #32]
 800f3bc:	9109      	str	r1, [sp, #36]	; 0x24
 800f3be:	4db1      	ldr	r5, [pc, #708]	; (800f684 <_dtoa_r+0x694>)
 800f3c0:	1124      	asrs	r4, r4, #4
 800f3c2:	2c00      	cmp	r4, #0
 800f3c4:	d000      	beq.n	800f3c8 <_dtoa_r+0x3d8>
 800f3c6:	e094      	b.n	800f4f2 <_dtoa_r+0x502>
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d19f      	bne.n	800f30c <_dtoa_r+0x31c>
 800f3cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d100      	bne.n	800f3d4 <_dtoa_r+0x3e4>
 800f3d2:	e09b      	b.n	800f50c <_dtoa_r+0x51c>
 800f3d4:	9c08      	ldr	r4, [sp, #32]
 800f3d6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f3d8:	2200      	movs	r2, #0
 800f3da:	0020      	movs	r0, r4
 800f3dc:	0029      	movs	r1, r5
 800f3de:	4baa      	ldr	r3, [pc, #680]	; (800f688 <_dtoa_r+0x698>)
 800f3e0:	f7f1 f838 	bl	8000454 <__aeabi_dcmplt>
 800f3e4:	2800      	cmp	r0, #0
 800f3e6:	d100      	bne.n	800f3ea <_dtoa_r+0x3fa>
 800f3e8:	e090      	b.n	800f50c <_dtoa_r+0x51c>
 800f3ea:	9b07      	ldr	r3, [sp, #28]
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d100      	bne.n	800f3f2 <_dtoa_r+0x402>
 800f3f0:	e08c      	b.n	800f50c <_dtoa_r+0x51c>
 800f3f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	dd46      	ble.n	800f486 <_dtoa_r+0x496>
 800f3f8:	9b02      	ldr	r3, [sp, #8]
 800f3fa:	2200      	movs	r2, #0
 800f3fc:	0020      	movs	r0, r4
 800f3fe:	0029      	movs	r1, r5
 800f400:	1e5e      	subs	r6, r3, #1
 800f402:	4ba2      	ldr	r3, [pc, #648]	; (800f68c <_dtoa_r+0x69c>)
 800f404:	f7f2 fe4e 	bl	80020a4 <__aeabi_dmul>
 800f408:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f40a:	9008      	str	r0, [sp, #32]
 800f40c:	9109      	str	r1, [sp, #36]	; 0x24
 800f40e:	3301      	adds	r3, #1
 800f410:	9310      	str	r3, [sp, #64]	; 0x40
 800f412:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f414:	9810      	ldr	r0, [sp, #64]	; 0x40
 800f416:	9c08      	ldr	r4, [sp, #32]
 800f418:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f41a:	9314      	str	r3, [sp, #80]	; 0x50
 800f41c:	f7f3 fc94 	bl	8002d48 <__aeabi_i2d>
 800f420:	0022      	movs	r2, r4
 800f422:	002b      	movs	r3, r5
 800f424:	f7f2 fe3e 	bl	80020a4 <__aeabi_dmul>
 800f428:	2200      	movs	r2, #0
 800f42a:	4b99      	ldr	r3, [pc, #612]	; (800f690 <_dtoa_r+0x6a0>)
 800f42c:	f7f1 fefc 	bl	8001228 <__aeabi_dadd>
 800f430:	9010      	str	r0, [sp, #64]	; 0x40
 800f432:	9111      	str	r1, [sp, #68]	; 0x44
 800f434:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f436:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f438:	9208      	str	r2, [sp, #32]
 800f43a:	9309      	str	r3, [sp, #36]	; 0x24
 800f43c:	4a95      	ldr	r2, [pc, #596]	; (800f694 <_dtoa_r+0x6a4>)
 800f43e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f440:	4694      	mov	ip, r2
 800f442:	4463      	add	r3, ip
 800f444:	9317      	str	r3, [sp, #92]	; 0x5c
 800f446:	9309      	str	r3, [sp, #36]	; 0x24
 800f448:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d161      	bne.n	800f512 <_dtoa_r+0x522>
 800f44e:	2200      	movs	r2, #0
 800f450:	0020      	movs	r0, r4
 800f452:	0029      	movs	r1, r5
 800f454:	4b90      	ldr	r3, [pc, #576]	; (800f698 <_dtoa_r+0x6a8>)
 800f456:	f7f3 f891 	bl	800257c <__aeabi_dsub>
 800f45a:	9a08      	ldr	r2, [sp, #32]
 800f45c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f45e:	0004      	movs	r4, r0
 800f460:	000d      	movs	r5, r1
 800f462:	f7f1 f80b 	bl	800047c <__aeabi_dcmpgt>
 800f466:	2800      	cmp	r0, #0
 800f468:	d000      	beq.n	800f46c <_dtoa_r+0x47c>
 800f46a:	e2af      	b.n	800f9cc <_dtoa_r+0x9dc>
 800f46c:	488b      	ldr	r0, [pc, #556]	; (800f69c <_dtoa_r+0x6ac>)
 800f46e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f470:	4684      	mov	ip, r0
 800f472:	4461      	add	r1, ip
 800f474:	000b      	movs	r3, r1
 800f476:	0020      	movs	r0, r4
 800f478:	0029      	movs	r1, r5
 800f47a:	9a08      	ldr	r2, [sp, #32]
 800f47c:	f7f0 ffea 	bl	8000454 <__aeabi_dcmplt>
 800f480:	2800      	cmp	r0, #0
 800f482:	d000      	beq.n	800f486 <_dtoa_r+0x496>
 800f484:	e29f      	b.n	800f9c6 <_dtoa_r+0x9d6>
 800f486:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f488:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800f48a:	9308      	str	r3, [sp, #32]
 800f48c:	9409      	str	r4, [sp, #36]	; 0x24
 800f48e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f490:	2b00      	cmp	r3, #0
 800f492:	da00      	bge.n	800f496 <_dtoa_r+0x4a6>
 800f494:	e172      	b.n	800f77c <_dtoa_r+0x78c>
 800f496:	9a02      	ldr	r2, [sp, #8]
 800f498:	2a0e      	cmp	r2, #14
 800f49a:	dd00      	ble.n	800f49e <_dtoa_r+0x4ae>
 800f49c:	e16e      	b.n	800f77c <_dtoa_r+0x78c>
 800f49e:	4b78      	ldr	r3, [pc, #480]	; (800f680 <_dtoa_r+0x690>)
 800f4a0:	00d2      	lsls	r2, r2, #3
 800f4a2:	189b      	adds	r3, r3, r2
 800f4a4:	685c      	ldr	r4, [r3, #4]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	930a      	str	r3, [sp, #40]	; 0x28
 800f4aa:	940b      	str	r4, [sp, #44]	; 0x2c
 800f4ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	db00      	blt.n	800f4b4 <_dtoa_r+0x4c4>
 800f4b2:	e0f7      	b.n	800f6a4 <_dtoa_r+0x6b4>
 800f4b4:	9b07      	ldr	r3, [sp, #28]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	dd00      	ble.n	800f4bc <_dtoa_r+0x4cc>
 800f4ba:	e0f3      	b.n	800f6a4 <_dtoa_r+0x6b4>
 800f4bc:	d000      	beq.n	800f4c0 <_dtoa_r+0x4d0>
 800f4be:	e282      	b.n	800f9c6 <_dtoa_r+0x9d6>
 800f4c0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f4c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f4c4:	2200      	movs	r2, #0
 800f4c6:	4b74      	ldr	r3, [pc, #464]	; (800f698 <_dtoa_r+0x6a8>)
 800f4c8:	f7f2 fdec 	bl	80020a4 <__aeabi_dmul>
 800f4cc:	9a08      	ldr	r2, [sp, #32]
 800f4ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4d0:	f7f0 ffde 	bl	8000490 <__aeabi_dcmpge>
 800f4d4:	9e07      	ldr	r6, [sp, #28]
 800f4d6:	0035      	movs	r5, r6
 800f4d8:	2800      	cmp	r0, #0
 800f4da:	d000      	beq.n	800f4de <_dtoa_r+0x4ee>
 800f4dc:	e259      	b.n	800f992 <_dtoa_r+0x9a2>
 800f4de:	9b06      	ldr	r3, [sp, #24]
 800f4e0:	9a06      	ldr	r2, [sp, #24]
 800f4e2:	3301      	adds	r3, #1
 800f4e4:	9308      	str	r3, [sp, #32]
 800f4e6:	2331      	movs	r3, #49	; 0x31
 800f4e8:	7013      	strb	r3, [r2, #0]
 800f4ea:	9b02      	ldr	r3, [sp, #8]
 800f4ec:	3301      	adds	r3, #1
 800f4ee:	9302      	str	r3, [sp, #8]
 800f4f0:	e254      	b.n	800f99c <_dtoa_r+0x9ac>
 800f4f2:	4234      	tst	r4, r6
 800f4f4:	d007      	beq.n	800f506 <_dtoa_r+0x516>
 800f4f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f4f8:	3301      	adds	r3, #1
 800f4fa:	9310      	str	r3, [sp, #64]	; 0x40
 800f4fc:	682a      	ldr	r2, [r5, #0]
 800f4fe:	686b      	ldr	r3, [r5, #4]
 800f500:	f7f2 fdd0 	bl	80020a4 <__aeabi_dmul>
 800f504:	0033      	movs	r3, r6
 800f506:	1064      	asrs	r4, r4, #1
 800f508:	3508      	adds	r5, #8
 800f50a:	e75a      	b.n	800f3c2 <_dtoa_r+0x3d2>
 800f50c:	9e02      	ldr	r6, [sp, #8]
 800f50e:	9b07      	ldr	r3, [sp, #28]
 800f510:	e780      	b.n	800f414 <_dtoa_r+0x424>
 800f512:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f514:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f516:	1e5a      	subs	r2, r3, #1
 800f518:	4b59      	ldr	r3, [pc, #356]	; (800f680 <_dtoa_r+0x690>)
 800f51a:	00d2      	lsls	r2, r2, #3
 800f51c:	189b      	adds	r3, r3, r2
 800f51e:	681a      	ldr	r2, [r3, #0]
 800f520:	685b      	ldr	r3, [r3, #4]
 800f522:	2900      	cmp	r1, #0
 800f524:	d051      	beq.n	800f5ca <_dtoa_r+0x5da>
 800f526:	2000      	movs	r0, #0
 800f528:	495d      	ldr	r1, [pc, #372]	; (800f6a0 <_dtoa_r+0x6b0>)
 800f52a:	f7f2 f9b9 	bl	80018a0 <__aeabi_ddiv>
 800f52e:	9a08      	ldr	r2, [sp, #32]
 800f530:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f532:	f7f3 f823 	bl	800257c <__aeabi_dsub>
 800f536:	9a06      	ldr	r2, [sp, #24]
 800f538:	9b06      	ldr	r3, [sp, #24]
 800f53a:	4694      	mov	ip, r2
 800f53c:	9317      	str	r3, [sp, #92]	; 0x5c
 800f53e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f540:	9010      	str	r0, [sp, #64]	; 0x40
 800f542:	9111      	str	r1, [sp, #68]	; 0x44
 800f544:	4463      	add	r3, ip
 800f546:	9319      	str	r3, [sp, #100]	; 0x64
 800f548:	0029      	movs	r1, r5
 800f54a:	0020      	movs	r0, r4
 800f54c:	f7f3 fbc6 	bl	8002cdc <__aeabi_d2iz>
 800f550:	9014      	str	r0, [sp, #80]	; 0x50
 800f552:	f7f3 fbf9 	bl	8002d48 <__aeabi_i2d>
 800f556:	0002      	movs	r2, r0
 800f558:	000b      	movs	r3, r1
 800f55a:	0020      	movs	r0, r4
 800f55c:	0029      	movs	r1, r5
 800f55e:	f7f3 f80d 	bl	800257c <__aeabi_dsub>
 800f562:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f564:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f566:	3301      	adds	r3, #1
 800f568:	9308      	str	r3, [sp, #32]
 800f56a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f56c:	0004      	movs	r4, r0
 800f56e:	3330      	adds	r3, #48	; 0x30
 800f570:	7013      	strb	r3, [r2, #0]
 800f572:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f574:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f576:	000d      	movs	r5, r1
 800f578:	f7f0 ff6c 	bl	8000454 <__aeabi_dcmplt>
 800f57c:	2800      	cmp	r0, #0
 800f57e:	d175      	bne.n	800f66c <_dtoa_r+0x67c>
 800f580:	0022      	movs	r2, r4
 800f582:	002b      	movs	r3, r5
 800f584:	2000      	movs	r0, #0
 800f586:	4940      	ldr	r1, [pc, #256]	; (800f688 <_dtoa_r+0x698>)
 800f588:	f7f2 fff8 	bl	800257c <__aeabi_dsub>
 800f58c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f58e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f590:	f7f0 ff60 	bl	8000454 <__aeabi_dcmplt>
 800f594:	2800      	cmp	r0, #0
 800f596:	d000      	beq.n	800f59a <_dtoa_r+0x5aa>
 800f598:	e0d2      	b.n	800f740 <_dtoa_r+0x750>
 800f59a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f59c:	9a08      	ldr	r2, [sp, #32]
 800f59e:	4293      	cmp	r3, r2
 800f5a0:	d100      	bne.n	800f5a4 <_dtoa_r+0x5b4>
 800f5a2:	e770      	b.n	800f486 <_dtoa_r+0x496>
 800f5a4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800f5a6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f5a8:	2200      	movs	r2, #0
 800f5aa:	4b38      	ldr	r3, [pc, #224]	; (800f68c <_dtoa_r+0x69c>)
 800f5ac:	f7f2 fd7a 	bl	80020a4 <__aeabi_dmul>
 800f5b0:	4b36      	ldr	r3, [pc, #216]	; (800f68c <_dtoa_r+0x69c>)
 800f5b2:	9010      	str	r0, [sp, #64]	; 0x40
 800f5b4:	9111      	str	r1, [sp, #68]	; 0x44
 800f5b6:	2200      	movs	r2, #0
 800f5b8:	0020      	movs	r0, r4
 800f5ba:	0029      	movs	r1, r5
 800f5bc:	f7f2 fd72 	bl	80020a4 <__aeabi_dmul>
 800f5c0:	9b08      	ldr	r3, [sp, #32]
 800f5c2:	0004      	movs	r4, r0
 800f5c4:	000d      	movs	r5, r1
 800f5c6:	9317      	str	r3, [sp, #92]	; 0x5c
 800f5c8:	e7be      	b.n	800f548 <_dtoa_r+0x558>
 800f5ca:	9808      	ldr	r0, [sp, #32]
 800f5cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f5ce:	f7f2 fd69 	bl	80020a4 <__aeabi_dmul>
 800f5d2:	9a06      	ldr	r2, [sp, #24]
 800f5d4:	9b06      	ldr	r3, [sp, #24]
 800f5d6:	4694      	mov	ip, r2
 800f5d8:	9308      	str	r3, [sp, #32]
 800f5da:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f5dc:	9010      	str	r0, [sp, #64]	; 0x40
 800f5de:	9111      	str	r1, [sp, #68]	; 0x44
 800f5e0:	4463      	add	r3, ip
 800f5e2:	9319      	str	r3, [sp, #100]	; 0x64
 800f5e4:	0029      	movs	r1, r5
 800f5e6:	0020      	movs	r0, r4
 800f5e8:	f7f3 fb78 	bl	8002cdc <__aeabi_d2iz>
 800f5ec:	9017      	str	r0, [sp, #92]	; 0x5c
 800f5ee:	f7f3 fbab 	bl	8002d48 <__aeabi_i2d>
 800f5f2:	0002      	movs	r2, r0
 800f5f4:	000b      	movs	r3, r1
 800f5f6:	0020      	movs	r0, r4
 800f5f8:	0029      	movs	r1, r5
 800f5fa:	f7f2 ffbf 	bl	800257c <__aeabi_dsub>
 800f5fe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f600:	9a08      	ldr	r2, [sp, #32]
 800f602:	3330      	adds	r3, #48	; 0x30
 800f604:	7013      	strb	r3, [r2, #0]
 800f606:	0013      	movs	r3, r2
 800f608:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f60a:	3301      	adds	r3, #1
 800f60c:	0004      	movs	r4, r0
 800f60e:	000d      	movs	r5, r1
 800f610:	9308      	str	r3, [sp, #32]
 800f612:	4293      	cmp	r3, r2
 800f614:	d12c      	bne.n	800f670 <_dtoa_r+0x680>
 800f616:	9810      	ldr	r0, [sp, #64]	; 0x40
 800f618:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f61a:	9a06      	ldr	r2, [sp, #24]
 800f61c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f61e:	4694      	mov	ip, r2
 800f620:	4463      	add	r3, ip
 800f622:	2200      	movs	r2, #0
 800f624:	9308      	str	r3, [sp, #32]
 800f626:	4b1e      	ldr	r3, [pc, #120]	; (800f6a0 <_dtoa_r+0x6b0>)
 800f628:	f7f1 fdfe 	bl	8001228 <__aeabi_dadd>
 800f62c:	0002      	movs	r2, r0
 800f62e:	000b      	movs	r3, r1
 800f630:	0020      	movs	r0, r4
 800f632:	0029      	movs	r1, r5
 800f634:	f7f0 ff22 	bl	800047c <__aeabi_dcmpgt>
 800f638:	2800      	cmp	r0, #0
 800f63a:	d000      	beq.n	800f63e <_dtoa_r+0x64e>
 800f63c:	e080      	b.n	800f740 <_dtoa_r+0x750>
 800f63e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f640:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f642:	2000      	movs	r0, #0
 800f644:	4916      	ldr	r1, [pc, #88]	; (800f6a0 <_dtoa_r+0x6b0>)
 800f646:	f7f2 ff99 	bl	800257c <__aeabi_dsub>
 800f64a:	0002      	movs	r2, r0
 800f64c:	000b      	movs	r3, r1
 800f64e:	0020      	movs	r0, r4
 800f650:	0029      	movs	r1, r5
 800f652:	f7f0 feff 	bl	8000454 <__aeabi_dcmplt>
 800f656:	2800      	cmp	r0, #0
 800f658:	d100      	bne.n	800f65c <_dtoa_r+0x66c>
 800f65a:	e714      	b.n	800f486 <_dtoa_r+0x496>
 800f65c:	9b08      	ldr	r3, [sp, #32]
 800f65e:	001a      	movs	r2, r3
 800f660:	3a01      	subs	r2, #1
 800f662:	9208      	str	r2, [sp, #32]
 800f664:	7812      	ldrb	r2, [r2, #0]
 800f666:	2a30      	cmp	r2, #48	; 0x30
 800f668:	d0f8      	beq.n	800f65c <_dtoa_r+0x66c>
 800f66a:	9308      	str	r3, [sp, #32]
 800f66c:	9602      	str	r6, [sp, #8]
 800f66e:	e055      	b.n	800f71c <_dtoa_r+0x72c>
 800f670:	2200      	movs	r2, #0
 800f672:	4b06      	ldr	r3, [pc, #24]	; (800f68c <_dtoa_r+0x69c>)
 800f674:	f7f2 fd16 	bl	80020a4 <__aeabi_dmul>
 800f678:	0004      	movs	r4, r0
 800f67a:	000d      	movs	r5, r1
 800f67c:	e7b2      	b.n	800f5e4 <_dtoa_r+0x5f4>
 800f67e:	46c0      	nop			; (mov r8, r8)
 800f680:	08012ac0 	.word	0x08012ac0
 800f684:	08012a98 	.word	0x08012a98
 800f688:	3ff00000 	.word	0x3ff00000
 800f68c:	40240000 	.word	0x40240000
 800f690:	401c0000 	.word	0x401c0000
 800f694:	fcc00000 	.word	0xfcc00000
 800f698:	40140000 	.word	0x40140000
 800f69c:	7cc00000 	.word	0x7cc00000
 800f6a0:	3fe00000 	.word	0x3fe00000
 800f6a4:	9b07      	ldr	r3, [sp, #28]
 800f6a6:	9e06      	ldr	r6, [sp, #24]
 800f6a8:	3b01      	subs	r3, #1
 800f6aa:	199b      	adds	r3, r3, r6
 800f6ac:	930c      	str	r3, [sp, #48]	; 0x30
 800f6ae:	9c08      	ldr	r4, [sp, #32]
 800f6b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f6b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f6b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f6b6:	0020      	movs	r0, r4
 800f6b8:	0029      	movs	r1, r5
 800f6ba:	f7f2 f8f1 	bl	80018a0 <__aeabi_ddiv>
 800f6be:	f7f3 fb0d 	bl	8002cdc <__aeabi_d2iz>
 800f6c2:	9007      	str	r0, [sp, #28]
 800f6c4:	f7f3 fb40 	bl	8002d48 <__aeabi_i2d>
 800f6c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f6ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f6cc:	f7f2 fcea 	bl	80020a4 <__aeabi_dmul>
 800f6d0:	0002      	movs	r2, r0
 800f6d2:	000b      	movs	r3, r1
 800f6d4:	0020      	movs	r0, r4
 800f6d6:	0029      	movs	r1, r5
 800f6d8:	f7f2 ff50 	bl	800257c <__aeabi_dsub>
 800f6dc:	0033      	movs	r3, r6
 800f6de:	9a07      	ldr	r2, [sp, #28]
 800f6e0:	3601      	adds	r6, #1
 800f6e2:	3230      	adds	r2, #48	; 0x30
 800f6e4:	701a      	strb	r2, [r3, #0]
 800f6e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f6e8:	9608      	str	r6, [sp, #32]
 800f6ea:	429a      	cmp	r2, r3
 800f6ec:	d139      	bne.n	800f762 <_dtoa_r+0x772>
 800f6ee:	0002      	movs	r2, r0
 800f6f0:	000b      	movs	r3, r1
 800f6f2:	f7f1 fd99 	bl	8001228 <__aeabi_dadd>
 800f6f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f6f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f6fa:	0004      	movs	r4, r0
 800f6fc:	000d      	movs	r5, r1
 800f6fe:	f7f0 febd 	bl	800047c <__aeabi_dcmpgt>
 800f702:	2800      	cmp	r0, #0
 800f704:	d11b      	bne.n	800f73e <_dtoa_r+0x74e>
 800f706:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f708:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f70a:	0020      	movs	r0, r4
 800f70c:	0029      	movs	r1, r5
 800f70e:	f7f0 fe9b 	bl	8000448 <__aeabi_dcmpeq>
 800f712:	2800      	cmp	r0, #0
 800f714:	d002      	beq.n	800f71c <_dtoa_r+0x72c>
 800f716:	9b07      	ldr	r3, [sp, #28]
 800f718:	07db      	lsls	r3, r3, #31
 800f71a:	d410      	bmi.n	800f73e <_dtoa_r+0x74e>
 800f71c:	0038      	movs	r0, r7
 800f71e:	9905      	ldr	r1, [sp, #20]
 800f720:	f000 fade 	bl	800fce0 <_Bfree>
 800f724:	2300      	movs	r3, #0
 800f726:	9a08      	ldr	r2, [sp, #32]
 800f728:	9802      	ldr	r0, [sp, #8]
 800f72a:	7013      	strb	r3, [r2, #0]
 800f72c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800f72e:	3001      	adds	r0, #1
 800f730:	6018      	str	r0, [r3, #0]
 800f732:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f734:	2b00      	cmp	r3, #0
 800f736:	d100      	bne.n	800f73a <_dtoa_r+0x74a>
 800f738:	e4a6      	b.n	800f088 <_dtoa_r+0x98>
 800f73a:	601a      	str	r2, [r3, #0]
 800f73c:	e4a4      	b.n	800f088 <_dtoa_r+0x98>
 800f73e:	9e02      	ldr	r6, [sp, #8]
 800f740:	9b08      	ldr	r3, [sp, #32]
 800f742:	9308      	str	r3, [sp, #32]
 800f744:	3b01      	subs	r3, #1
 800f746:	781a      	ldrb	r2, [r3, #0]
 800f748:	2a39      	cmp	r2, #57	; 0x39
 800f74a:	d106      	bne.n	800f75a <_dtoa_r+0x76a>
 800f74c:	9a06      	ldr	r2, [sp, #24]
 800f74e:	429a      	cmp	r2, r3
 800f750:	d1f7      	bne.n	800f742 <_dtoa_r+0x752>
 800f752:	2230      	movs	r2, #48	; 0x30
 800f754:	9906      	ldr	r1, [sp, #24]
 800f756:	3601      	adds	r6, #1
 800f758:	700a      	strb	r2, [r1, #0]
 800f75a:	781a      	ldrb	r2, [r3, #0]
 800f75c:	3201      	adds	r2, #1
 800f75e:	701a      	strb	r2, [r3, #0]
 800f760:	e784      	b.n	800f66c <_dtoa_r+0x67c>
 800f762:	2200      	movs	r2, #0
 800f764:	4baa      	ldr	r3, [pc, #680]	; (800fa10 <_dtoa_r+0xa20>)
 800f766:	f7f2 fc9d 	bl	80020a4 <__aeabi_dmul>
 800f76a:	2200      	movs	r2, #0
 800f76c:	2300      	movs	r3, #0
 800f76e:	0004      	movs	r4, r0
 800f770:	000d      	movs	r5, r1
 800f772:	f7f0 fe69 	bl	8000448 <__aeabi_dcmpeq>
 800f776:	2800      	cmp	r0, #0
 800f778:	d09b      	beq.n	800f6b2 <_dtoa_r+0x6c2>
 800f77a:	e7cf      	b.n	800f71c <_dtoa_r+0x72c>
 800f77c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f77e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800f780:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f782:	2d00      	cmp	r5, #0
 800f784:	d012      	beq.n	800f7ac <_dtoa_r+0x7bc>
 800f786:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f788:	2a01      	cmp	r2, #1
 800f78a:	dc66      	bgt.n	800f85a <_dtoa_r+0x86a>
 800f78c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f78e:	2a00      	cmp	r2, #0
 800f790:	d05d      	beq.n	800f84e <_dtoa_r+0x85e>
 800f792:	4aa0      	ldr	r2, [pc, #640]	; (800fa14 <_dtoa_r+0xa24>)
 800f794:	189b      	adds	r3, r3, r2
 800f796:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f798:	2101      	movs	r1, #1
 800f79a:	18d2      	adds	r2, r2, r3
 800f79c:	920a      	str	r2, [sp, #40]	; 0x28
 800f79e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f7a0:	0038      	movs	r0, r7
 800f7a2:	18d3      	adds	r3, r2, r3
 800f7a4:	930d      	str	r3, [sp, #52]	; 0x34
 800f7a6:	f000 fb4b 	bl	800fe40 <__i2b>
 800f7aa:	0005      	movs	r5, r0
 800f7ac:	2c00      	cmp	r4, #0
 800f7ae:	dd0e      	ble.n	800f7ce <_dtoa_r+0x7de>
 800f7b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	dd0b      	ble.n	800f7ce <_dtoa_r+0x7de>
 800f7b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f7b8:	0023      	movs	r3, r4
 800f7ba:	4294      	cmp	r4, r2
 800f7bc:	dd00      	ble.n	800f7c0 <_dtoa_r+0x7d0>
 800f7be:	0013      	movs	r3, r2
 800f7c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f7c2:	1ae4      	subs	r4, r4, r3
 800f7c4:	1ad2      	subs	r2, r2, r3
 800f7c6:	920a      	str	r2, [sp, #40]	; 0x28
 800f7c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f7ca:	1ad3      	subs	r3, r2, r3
 800f7cc:	930d      	str	r3, [sp, #52]	; 0x34
 800f7ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d01f      	beq.n	800f814 <_dtoa_r+0x824>
 800f7d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d054      	beq.n	800f884 <_dtoa_r+0x894>
 800f7da:	2e00      	cmp	r6, #0
 800f7dc:	dd11      	ble.n	800f802 <_dtoa_r+0x812>
 800f7de:	0029      	movs	r1, r5
 800f7e0:	0032      	movs	r2, r6
 800f7e2:	0038      	movs	r0, r7
 800f7e4:	f000 fbf2 	bl	800ffcc <__pow5mult>
 800f7e8:	9a05      	ldr	r2, [sp, #20]
 800f7ea:	0001      	movs	r1, r0
 800f7ec:	0005      	movs	r5, r0
 800f7ee:	0038      	movs	r0, r7
 800f7f0:	f000 fb3c 	bl	800fe6c <__multiply>
 800f7f4:	9905      	ldr	r1, [sp, #20]
 800f7f6:	9014      	str	r0, [sp, #80]	; 0x50
 800f7f8:	0038      	movs	r0, r7
 800f7fa:	f000 fa71 	bl	800fce0 <_Bfree>
 800f7fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f800:	9305      	str	r3, [sp, #20]
 800f802:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f804:	1b9a      	subs	r2, r3, r6
 800f806:	42b3      	cmp	r3, r6
 800f808:	d004      	beq.n	800f814 <_dtoa_r+0x824>
 800f80a:	0038      	movs	r0, r7
 800f80c:	9905      	ldr	r1, [sp, #20]
 800f80e:	f000 fbdd 	bl	800ffcc <__pow5mult>
 800f812:	9005      	str	r0, [sp, #20]
 800f814:	2101      	movs	r1, #1
 800f816:	0038      	movs	r0, r7
 800f818:	f000 fb12 	bl	800fe40 <__i2b>
 800f81c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f81e:	0006      	movs	r6, r0
 800f820:	2b00      	cmp	r3, #0
 800f822:	dd31      	ble.n	800f888 <_dtoa_r+0x898>
 800f824:	001a      	movs	r2, r3
 800f826:	0001      	movs	r1, r0
 800f828:	0038      	movs	r0, r7
 800f82a:	f000 fbcf 	bl	800ffcc <__pow5mult>
 800f82e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f830:	0006      	movs	r6, r0
 800f832:	2b01      	cmp	r3, #1
 800f834:	dd2d      	ble.n	800f892 <_dtoa_r+0x8a2>
 800f836:	2300      	movs	r3, #0
 800f838:	930e      	str	r3, [sp, #56]	; 0x38
 800f83a:	6933      	ldr	r3, [r6, #16]
 800f83c:	3303      	adds	r3, #3
 800f83e:	009b      	lsls	r3, r3, #2
 800f840:	18f3      	adds	r3, r6, r3
 800f842:	6858      	ldr	r0, [r3, #4]
 800f844:	f000 fab4 	bl	800fdb0 <__hi0bits>
 800f848:	2320      	movs	r3, #32
 800f84a:	1a18      	subs	r0, r3, r0
 800f84c:	e039      	b.n	800f8c2 <_dtoa_r+0x8d2>
 800f84e:	2336      	movs	r3, #54	; 0x36
 800f850:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f852:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800f854:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f856:	1a9b      	subs	r3, r3, r2
 800f858:	e79d      	b.n	800f796 <_dtoa_r+0x7a6>
 800f85a:	9b07      	ldr	r3, [sp, #28]
 800f85c:	1e5e      	subs	r6, r3, #1
 800f85e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f860:	42b3      	cmp	r3, r6
 800f862:	db07      	blt.n	800f874 <_dtoa_r+0x884>
 800f864:	1b9e      	subs	r6, r3, r6
 800f866:	9b07      	ldr	r3, [sp, #28]
 800f868:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	da93      	bge.n	800f796 <_dtoa_r+0x7a6>
 800f86e:	1ae4      	subs	r4, r4, r3
 800f870:	2300      	movs	r3, #0
 800f872:	e790      	b.n	800f796 <_dtoa_r+0x7a6>
 800f874:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f876:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f878:	1af3      	subs	r3, r6, r3
 800f87a:	18d3      	adds	r3, r2, r3
 800f87c:	960e      	str	r6, [sp, #56]	; 0x38
 800f87e:	9315      	str	r3, [sp, #84]	; 0x54
 800f880:	2600      	movs	r6, #0
 800f882:	e7f0      	b.n	800f866 <_dtoa_r+0x876>
 800f884:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f886:	e7c0      	b.n	800f80a <_dtoa_r+0x81a>
 800f888:	2300      	movs	r3, #0
 800f88a:	930e      	str	r3, [sp, #56]	; 0x38
 800f88c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f88e:	2b01      	cmp	r3, #1
 800f890:	dc13      	bgt.n	800f8ba <_dtoa_r+0x8ca>
 800f892:	2300      	movs	r3, #0
 800f894:	930e      	str	r3, [sp, #56]	; 0x38
 800f896:	9b08      	ldr	r3, [sp, #32]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d10e      	bne.n	800f8ba <_dtoa_r+0x8ca>
 800f89c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f89e:	031b      	lsls	r3, r3, #12
 800f8a0:	d10b      	bne.n	800f8ba <_dtoa_r+0x8ca>
 800f8a2:	4b5d      	ldr	r3, [pc, #372]	; (800fa18 <_dtoa_r+0xa28>)
 800f8a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f8a6:	4213      	tst	r3, r2
 800f8a8:	d007      	beq.n	800f8ba <_dtoa_r+0x8ca>
 800f8aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8ac:	3301      	adds	r3, #1
 800f8ae:	930a      	str	r3, [sp, #40]	; 0x28
 800f8b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f8b2:	3301      	adds	r3, #1
 800f8b4:	930d      	str	r3, [sp, #52]	; 0x34
 800f8b6:	2301      	movs	r3, #1
 800f8b8:	930e      	str	r3, [sp, #56]	; 0x38
 800f8ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f8bc:	2001      	movs	r0, #1
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d1bb      	bne.n	800f83a <_dtoa_r+0x84a>
 800f8c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f8c4:	221f      	movs	r2, #31
 800f8c6:	1818      	adds	r0, r3, r0
 800f8c8:	0003      	movs	r3, r0
 800f8ca:	4013      	ands	r3, r2
 800f8cc:	4210      	tst	r0, r2
 800f8ce:	d046      	beq.n	800f95e <_dtoa_r+0x96e>
 800f8d0:	3201      	adds	r2, #1
 800f8d2:	1ad2      	subs	r2, r2, r3
 800f8d4:	2a04      	cmp	r2, #4
 800f8d6:	dd3f      	ble.n	800f958 <_dtoa_r+0x968>
 800f8d8:	221c      	movs	r2, #28
 800f8da:	1ad3      	subs	r3, r2, r3
 800f8dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f8de:	18e4      	adds	r4, r4, r3
 800f8e0:	18d2      	adds	r2, r2, r3
 800f8e2:	920a      	str	r2, [sp, #40]	; 0x28
 800f8e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f8e6:	18d3      	adds	r3, r2, r3
 800f8e8:	930d      	str	r3, [sp, #52]	; 0x34
 800f8ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	dd05      	ble.n	800f8fc <_dtoa_r+0x90c>
 800f8f0:	001a      	movs	r2, r3
 800f8f2:	0038      	movs	r0, r7
 800f8f4:	9905      	ldr	r1, [sp, #20]
 800f8f6:	f000 fbc5 	bl	8010084 <__lshift>
 800f8fa:	9005      	str	r0, [sp, #20]
 800f8fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	dd05      	ble.n	800f90e <_dtoa_r+0x91e>
 800f902:	0031      	movs	r1, r6
 800f904:	001a      	movs	r2, r3
 800f906:	0038      	movs	r0, r7
 800f908:	f000 fbbc 	bl	8010084 <__lshift>
 800f90c:	0006      	movs	r6, r0
 800f90e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f910:	2b00      	cmp	r3, #0
 800f912:	d026      	beq.n	800f962 <_dtoa_r+0x972>
 800f914:	0031      	movs	r1, r6
 800f916:	9805      	ldr	r0, [sp, #20]
 800f918:	f000 fc22 	bl	8010160 <__mcmp>
 800f91c:	2800      	cmp	r0, #0
 800f91e:	da20      	bge.n	800f962 <_dtoa_r+0x972>
 800f920:	9b02      	ldr	r3, [sp, #8]
 800f922:	220a      	movs	r2, #10
 800f924:	3b01      	subs	r3, #1
 800f926:	9302      	str	r3, [sp, #8]
 800f928:	0038      	movs	r0, r7
 800f92a:	2300      	movs	r3, #0
 800f92c:	9905      	ldr	r1, [sp, #20]
 800f92e:	f000 f9fb 	bl	800fd28 <__multadd>
 800f932:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f934:	9005      	str	r0, [sp, #20]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d100      	bne.n	800f93c <_dtoa_r+0x94c>
 800f93a:	e166      	b.n	800fc0a <_dtoa_r+0xc1a>
 800f93c:	2300      	movs	r3, #0
 800f93e:	0029      	movs	r1, r5
 800f940:	220a      	movs	r2, #10
 800f942:	0038      	movs	r0, r7
 800f944:	f000 f9f0 	bl	800fd28 <__multadd>
 800f948:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f94a:	0005      	movs	r5, r0
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	dc47      	bgt.n	800f9e0 <_dtoa_r+0x9f0>
 800f950:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f952:	2b02      	cmp	r3, #2
 800f954:	dc0d      	bgt.n	800f972 <_dtoa_r+0x982>
 800f956:	e043      	b.n	800f9e0 <_dtoa_r+0x9f0>
 800f958:	2a04      	cmp	r2, #4
 800f95a:	d0c6      	beq.n	800f8ea <_dtoa_r+0x8fa>
 800f95c:	0013      	movs	r3, r2
 800f95e:	331c      	adds	r3, #28
 800f960:	e7bc      	b.n	800f8dc <_dtoa_r+0x8ec>
 800f962:	9b07      	ldr	r3, [sp, #28]
 800f964:	2b00      	cmp	r3, #0
 800f966:	dc35      	bgt.n	800f9d4 <_dtoa_r+0x9e4>
 800f968:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f96a:	2b02      	cmp	r3, #2
 800f96c:	dd32      	ble.n	800f9d4 <_dtoa_r+0x9e4>
 800f96e:	9b07      	ldr	r3, [sp, #28]
 800f970:	930c      	str	r3, [sp, #48]	; 0x30
 800f972:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f974:	2b00      	cmp	r3, #0
 800f976:	d10c      	bne.n	800f992 <_dtoa_r+0x9a2>
 800f978:	0031      	movs	r1, r6
 800f97a:	2205      	movs	r2, #5
 800f97c:	0038      	movs	r0, r7
 800f97e:	f000 f9d3 	bl	800fd28 <__multadd>
 800f982:	0006      	movs	r6, r0
 800f984:	0001      	movs	r1, r0
 800f986:	9805      	ldr	r0, [sp, #20]
 800f988:	f000 fbea 	bl	8010160 <__mcmp>
 800f98c:	2800      	cmp	r0, #0
 800f98e:	dd00      	ble.n	800f992 <_dtoa_r+0x9a2>
 800f990:	e5a5      	b.n	800f4de <_dtoa_r+0x4ee>
 800f992:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f994:	43db      	mvns	r3, r3
 800f996:	9302      	str	r3, [sp, #8]
 800f998:	9b06      	ldr	r3, [sp, #24]
 800f99a:	9308      	str	r3, [sp, #32]
 800f99c:	2400      	movs	r4, #0
 800f99e:	0031      	movs	r1, r6
 800f9a0:	0038      	movs	r0, r7
 800f9a2:	f000 f99d 	bl	800fce0 <_Bfree>
 800f9a6:	2d00      	cmp	r5, #0
 800f9a8:	d100      	bne.n	800f9ac <_dtoa_r+0x9bc>
 800f9aa:	e6b7      	b.n	800f71c <_dtoa_r+0x72c>
 800f9ac:	2c00      	cmp	r4, #0
 800f9ae:	d005      	beq.n	800f9bc <_dtoa_r+0x9cc>
 800f9b0:	42ac      	cmp	r4, r5
 800f9b2:	d003      	beq.n	800f9bc <_dtoa_r+0x9cc>
 800f9b4:	0021      	movs	r1, r4
 800f9b6:	0038      	movs	r0, r7
 800f9b8:	f000 f992 	bl	800fce0 <_Bfree>
 800f9bc:	0029      	movs	r1, r5
 800f9be:	0038      	movs	r0, r7
 800f9c0:	f000 f98e 	bl	800fce0 <_Bfree>
 800f9c4:	e6aa      	b.n	800f71c <_dtoa_r+0x72c>
 800f9c6:	2600      	movs	r6, #0
 800f9c8:	0035      	movs	r5, r6
 800f9ca:	e7e2      	b.n	800f992 <_dtoa_r+0x9a2>
 800f9cc:	9602      	str	r6, [sp, #8]
 800f9ce:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800f9d0:	0035      	movs	r5, r6
 800f9d2:	e584      	b.n	800f4de <_dtoa_r+0x4ee>
 800f9d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d100      	bne.n	800f9dc <_dtoa_r+0x9ec>
 800f9da:	e0ce      	b.n	800fb7a <_dtoa_r+0xb8a>
 800f9dc:	9b07      	ldr	r3, [sp, #28]
 800f9de:	930c      	str	r3, [sp, #48]	; 0x30
 800f9e0:	2c00      	cmp	r4, #0
 800f9e2:	dd05      	ble.n	800f9f0 <_dtoa_r+0xa00>
 800f9e4:	0029      	movs	r1, r5
 800f9e6:	0022      	movs	r2, r4
 800f9e8:	0038      	movs	r0, r7
 800f9ea:	f000 fb4b 	bl	8010084 <__lshift>
 800f9ee:	0005      	movs	r5, r0
 800f9f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f9f2:	0028      	movs	r0, r5
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d022      	beq.n	800fa3e <_dtoa_r+0xa4e>
 800f9f8:	0038      	movs	r0, r7
 800f9fa:	6869      	ldr	r1, [r5, #4]
 800f9fc:	f000 f92c 	bl	800fc58 <_Balloc>
 800fa00:	1e04      	subs	r4, r0, #0
 800fa02:	d10f      	bne.n	800fa24 <_dtoa_r+0xa34>
 800fa04:	0002      	movs	r2, r0
 800fa06:	4b05      	ldr	r3, [pc, #20]	; (800fa1c <_dtoa_r+0xa2c>)
 800fa08:	4905      	ldr	r1, [pc, #20]	; (800fa20 <_dtoa_r+0xa30>)
 800fa0a:	f7ff fb06 	bl	800f01a <_dtoa_r+0x2a>
 800fa0e:	46c0      	nop			; (mov r8, r8)
 800fa10:	40240000 	.word	0x40240000
 800fa14:	00000433 	.word	0x00000433
 800fa18:	7ff00000 	.word	0x7ff00000
 800fa1c:	08012a27 	.word	0x08012a27
 800fa20:	000002ea 	.word	0x000002ea
 800fa24:	0029      	movs	r1, r5
 800fa26:	692b      	ldr	r3, [r5, #16]
 800fa28:	310c      	adds	r1, #12
 800fa2a:	1c9a      	adds	r2, r3, #2
 800fa2c:	0092      	lsls	r2, r2, #2
 800fa2e:	300c      	adds	r0, #12
 800fa30:	f7fe fda6 	bl	800e580 <memcpy>
 800fa34:	2201      	movs	r2, #1
 800fa36:	0021      	movs	r1, r4
 800fa38:	0038      	movs	r0, r7
 800fa3a:	f000 fb23 	bl	8010084 <__lshift>
 800fa3e:	9b06      	ldr	r3, [sp, #24]
 800fa40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fa42:	930a      	str	r3, [sp, #40]	; 0x28
 800fa44:	3b01      	subs	r3, #1
 800fa46:	189b      	adds	r3, r3, r2
 800fa48:	2201      	movs	r2, #1
 800fa4a:	002c      	movs	r4, r5
 800fa4c:	0005      	movs	r5, r0
 800fa4e:	9314      	str	r3, [sp, #80]	; 0x50
 800fa50:	9b08      	ldr	r3, [sp, #32]
 800fa52:	4013      	ands	r3, r2
 800fa54:	930f      	str	r3, [sp, #60]	; 0x3c
 800fa56:	0031      	movs	r1, r6
 800fa58:	9805      	ldr	r0, [sp, #20]
 800fa5a:	f7ff fa3e 	bl	800eeda <quorem>
 800fa5e:	0003      	movs	r3, r0
 800fa60:	0021      	movs	r1, r4
 800fa62:	3330      	adds	r3, #48	; 0x30
 800fa64:	900d      	str	r0, [sp, #52]	; 0x34
 800fa66:	9805      	ldr	r0, [sp, #20]
 800fa68:	9307      	str	r3, [sp, #28]
 800fa6a:	f000 fb79 	bl	8010160 <__mcmp>
 800fa6e:	002a      	movs	r2, r5
 800fa70:	900e      	str	r0, [sp, #56]	; 0x38
 800fa72:	0031      	movs	r1, r6
 800fa74:	0038      	movs	r0, r7
 800fa76:	f000 fb8f 	bl	8010198 <__mdiff>
 800fa7a:	68c3      	ldr	r3, [r0, #12]
 800fa7c:	9008      	str	r0, [sp, #32]
 800fa7e:	9310      	str	r3, [sp, #64]	; 0x40
 800fa80:	2301      	movs	r3, #1
 800fa82:	930c      	str	r3, [sp, #48]	; 0x30
 800fa84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d104      	bne.n	800fa94 <_dtoa_r+0xaa4>
 800fa8a:	0001      	movs	r1, r0
 800fa8c:	9805      	ldr	r0, [sp, #20]
 800fa8e:	f000 fb67 	bl	8010160 <__mcmp>
 800fa92:	900c      	str	r0, [sp, #48]	; 0x30
 800fa94:	0038      	movs	r0, r7
 800fa96:	9908      	ldr	r1, [sp, #32]
 800fa98:	f000 f922 	bl	800fce0 <_Bfree>
 800fa9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800faa0:	3301      	adds	r3, #1
 800faa2:	9308      	str	r3, [sp, #32]
 800faa4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800faa6:	4313      	orrs	r3, r2
 800faa8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800faaa:	4313      	orrs	r3, r2
 800faac:	d10c      	bne.n	800fac8 <_dtoa_r+0xad8>
 800faae:	9b07      	ldr	r3, [sp, #28]
 800fab0:	2b39      	cmp	r3, #57	; 0x39
 800fab2:	d026      	beq.n	800fb02 <_dtoa_r+0xb12>
 800fab4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	dd02      	ble.n	800fac0 <_dtoa_r+0xad0>
 800faba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fabc:	3331      	adds	r3, #49	; 0x31
 800fabe:	9307      	str	r3, [sp, #28]
 800fac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fac2:	9a07      	ldr	r2, [sp, #28]
 800fac4:	701a      	strb	r2, [r3, #0]
 800fac6:	e76a      	b.n	800f99e <_dtoa_r+0x9ae>
 800fac8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800faca:	2b00      	cmp	r3, #0
 800facc:	db04      	blt.n	800fad8 <_dtoa_r+0xae8>
 800face:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800fad0:	4313      	orrs	r3, r2
 800fad2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fad4:	4313      	orrs	r3, r2
 800fad6:	d11f      	bne.n	800fb18 <_dtoa_r+0xb28>
 800fad8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fada:	2b00      	cmp	r3, #0
 800fadc:	ddf0      	ble.n	800fac0 <_dtoa_r+0xad0>
 800fade:	9905      	ldr	r1, [sp, #20]
 800fae0:	2201      	movs	r2, #1
 800fae2:	0038      	movs	r0, r7
 800fae4:	f000 face 	bl	8010084 <__lshift>
 800fae8:	0031      	movs	r1, r6
 800faea:	9005      	str	r0, [sp, #20]
 800faec:	f000 fb38 	bl	8010160 <__mcmp>
 800faf0:	2800      	cmp	r0, #0
 800faf2:	dc03      	bgt.n	800fafc <_dtoa_r+0xb0c>
 800faf4:	d1e4      	bne.n	800fac0 <_dtoa_r+0xad0>
 800faf6:	9b07      	ldr	r3, [sp, #28]
 800faf8:	07db      	lsls	r3, r3, #31
 800fafa:	d5e1      	bpl.n	800fac0 <_dtoa_r+0xad0>
 800fafc:	9b07      	ldr	r3, [sp, #28]
 800fafe:	2b39      	cmp	r3, #57	; 0x39
 800fb00:	d1db      	bne.n	800faba <_dtoa_r+0xaca>
 800fb02:	2339      	movs	r3, #57	; 0x39
 800fb04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fb06:	7013      	strb	r3, [r2, #0]
 800fb08:	9b08      	ldr	r3, [sp, #32]
 800fb0a:	9308      	str	r3, [sp, #32]
 800fb0c:	3b01      	subs	r3, #1
 800fb0e:	781a      	ldrb	r2, [r3, #0]
 800fb10:	2a39      	cmp	r2, #57	; 0x39
 800fb12:	d068      	beq.n	800fbe6 <_dtoa_r+0xbf6>
 800fb14:	3201      	adds	r2, #1
 800fb16:	e7d5      	b.n	800fac4 <_dtoa_r+0xad4>
 800fb18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	dd07      	ble.n	800fb2e <_dtoa_r+0xb3e>
 800fb1e:	9b07      	ldr	r3, [sp, #28]
 800fb20:	2b39      	cmp	r3, #57	; 0x39
 800fb22:	d0ee      	beq.n	800fb02 <_dtoa_r+0xb12>
 800fb24:	9b07      	ldr	r3, [sp, #28]
 800fb26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fb28:	3301      	adds	r3, #1
 800fb2a:	7013      	strb	r3, [r2, #0]
 800fb2c:	e737      	b.n	800f99e <_dtoa_r+0x9ae>
 800fb2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb30:	9a07      	ldr	r2, [sp, #28]
 800fb32:	701a      	strb	r2, [r3, #0]
 800fb34:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fb36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fb38:	4293      	cmp	r3, r2
 800fb3a:	d03e      	beq.n	800fbba <_dtoa_r+0xbca>
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	220a      	movs	r2, #10
 800fb40:	9905      	ldr	r1, [sp, #20]
 800fb42:	0038      	movs	r0, r7
 800fb44:	f000 f8f0 	bl	800fd28 <__multadd>
 800fb48:	2300      	movs	r3, #0
 800fb4a:	9005      	str	r0, [sp, #20]
 800fb4c:	220a      	movs	r2, #10
 800fb4e:	0021      	movs	r1, r4
 800fb50:	0038      	movs	r0, r7
 800fb52:	42ac      	cmp	r4, r5
 800fb54:	d106      	bne.n	800fb64 <_dtoa_r+0xb74>
 800fb56:	f000 f8e7 	bl	800fd28 <__multadd>
 800fb5a:	0004      	movs	r4, r0
 800fb5c:	0005      	movs	r5, r0
 800fb5e:	9b08      	ldr	r3, [sp, #32]
 800fb60:	930a      	str	r3, [sp, #40]	; 0x28
 800fb62:	e778      	b.n	800fa56 <_dtoa_r+0xa66>
 800fb64:	f000 f8e0 	bl	800fd28 <__multadd>
 800fb68:	0029      	movs	r1, r5
 800fb6a:	0004      	movs	r4, r0
 800fb6c:	2300      	movs	r3, #0
 800fb6e:	220a      	movs	r2, #10
 800fb70:	0038      	movs	r0, r7
 800fb72:	f000 f8d9 	bl	800fd28 <__multadd>
 800fb76:	0005      	movs	r5, r0
 800fb78:	e7f1      	b.n	800fb5e <_dtoa_r+0xb6e>
 800fb7a:	9b07      	ldr	r3, [sp, #28]
 800fb7c:	930c      	str	r3, [sp, #48]	; 0x30
 800fb7e:	2400      	movs	r4, #0
 800fb80:	0031      	movs	r1, r6
 800fb82:	9805      	ldr	r0, [sp, #20]
 800fb84:	f7ff f9a9 	bl	800eeda <quorem>
 800fb88:	9b06      	ldr	r3, [sp, #24]
 800fb8a:	3030      	adds	r0, #48	; 0x30
 800fb8c:	5518      	strb	r0, [r3, r4]
 800fb8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fb90:	3401      	adds	r4, #1
 800fb92:	9007      	str	r0, [sp, #28]
 800fb94:	42a3      	cmp	r3, r4
 800fb96:	dd07      	ble.n	800fba8 <_dtoa_r+0xbb8>
 800fb98:	2300      	movs	r3, #0
 800fb9a:	220a      	movs	r2, #10
 800fb9c:	0038      	movs	r0, r7
 800fb9e:	9905      	ldr	r1, [sp, #20]
 800fba0:	f000 f8c2 	bl	800fd28 <__multadd>
 800fba4:	9005      	str	r0, [sp, #20]
 800fba6:	e7eb      	b.n	800fb80 <_dtoa_r+0xb90>
 800fba8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fbaa:	2001      	movs	r0, #1
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	dd00      	ble.n	800fbb2 <_dtoa_r+0xbc2>
 800fbb0:	0018      	movs	r0, r3
 800fbb2:	2400      	movs	r4, #0
 800fbb4:	9b06      	ldr	r3, [sp, #24]
 800fbb6:	181b      	adds	r3, r3, r0
 800fbb8:	9308      	str	r3, [sp, #32]
 800fbba:	9905      	ldr	r1, [sp, #20]
 800fbbc:	2201      	movs	r2, #1
 800fbbe:	0038      	movs	r0, r7
 800fbc0:	f000 fa60 	bl	8010084 <__lshift>
 800fbc4:	0031      	movs	r1, r6
 800fbc6:	9005      	str	r0, [sp, #20]
 800fbc8:	f000 faca 	bl	8010160 <__mcmp>
 800fbcc:	2800      	cmp	r0, #0
 800fbce:	dc9b      	bgt.n	800fb08 <_dtoa_r+0xb18>
 800fbd0:	d102      	bne.n	800fbd8 <_dtoa_r+0xbe8>
 800fbd2:	9b07      	ldr	r3, [sp, #28]
 800fbd4:	07db      	lsls	r3, r3, #31
 800fbd6:	d497      	bmi.n	800fb08 <_dtoa_r+0xb18>
 800fbd8:	9b08      	ldr	r3, [sp, #32]
 800fbda:	9308      	str	r3, [sp, #32]
 800fbdc:	3b01      	subs	r3, #1
 800fbde:	781a      	ldrb	r2, [r3, #0]
 800fbe0:	2a30      	cmp	r2, #48	; 0x30
 800fbe2:	d0fa      	beq.n	800fbda <_dtoa_r+0xbea>
 800fbe4:	e6db      	b.n	800f99e <_dtoa_r+0x9ae>
 800fbe6:	9a06      	ldr	r2, [sp, #24]
 800fbe8:	429a      	cmp	r2, r3
 800fbea:	d18e      	bne.n	800fb0a <_dtoa_r+0xb1a>
 800fbec:	9b02      	ldr	r3, [sp, #8]
 800fbee:	3301      	adds	r3, #1
 800fbf0:	9302      	str	r3, [sp, #8]
 800fbf2:	2331      	movs	r3, #49	; 0x31
 800fbf4:	e799      	b.n	800fb2a <_dtoa_r+0xb3a>
 800fbf6:	4b09      	ldr	r3, [pc, #36]	; (800fc1c <_dtoa_r+0xc2c>)
 800fbf8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fbfa:	9306      	str	r3, [sp, #24]
 800fbfc:	4b08      	ldr	r3, [pc, #32]	; (800fc20 <_dtoa_r+0xc30>)
 800fbfe:	2a00      	cmp	r2, #0
 800fc00:	d001      	beq.n	800fc06 <_dtoa_r+0xc16>
 800fc02:	f7ff fa3f 	bl	800f084 <_dtoa_r+0x94>
 800fc06:	f7ff fa3f 	bl	800f088 <_dtoa_r+0x98>
 800fc0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	dcb6      	bgt.n	800fb7e <_dtoa_r+0xb8e>
 800fc10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fc12:	2b02      	cmp	r3, #2
 800fc14:	dd00      	ble.n	800fc18 <_dtoa_r+0xc28>
 800fc16:	e6ac      	b.n	800f972 <_dtoa_r+0x982>
 800fc18:	e7b1      	b.n	800fb7e <_dtoa_r+0xb8e>
 800fc1a:	46c0      	nop			; (mov r8, r8)
 800fc1c:	080129a8 	.word	0x080129a8
 800fc20:	080129b0 	.word	0x080129b0

0800fc24 <_localeconv_r>:
 800fc24:	4800      	ldr	r0, [pc, #0]	; (800fc28 <_localeconv_r+0x4>)
 800fc26:	4770      	bx	lr
 800fc28:	20000178 	.word	0x20000178

0800fc2c <malloc>:
 800fc2c:	b510      	push	{r4, lr}
 800fc2e:	4b03      	ldr	r3, [pc, #12]	; (800fc3c <malloc+0x10>)
 800fc30:	0001      	movs	r1, r0
 800fc32:	6818      	ldr	r0, [r3, #0]
 800fc34:	f000 fc44 	bl	80104c0 <_malloc_r>
 800fc38:	bd10      	pop	{r4, pc}
 800fc3a:	46c0      	nop			; (mov r8, r8)
 800fc3c:	20000024 	.word	0x20000024

0800fc40 <memchr>:
 800fc40:	b2c9      	uxtb	r1, r1
 800fc42:	1882      	adds	r2, r0, r2
 800fc44:	4290      	cmp	r0, r2
 800fc46:	d101      	bne.n	800fc4c <memchr+0xc>
 800fc48:	2000      	movs	r0, #0
 800fc4a:	4770      	bx	lr
 800fc4c:	7803      	ldrb	r3, [r0, #0]
 800fc4e:	428b      	cmp	r3, r1
 800fc50:	d0fb      	beq.n	800fc4a <memchr+0xa>
 800fc52:	3001      	adds	r0, #1
 800fc54:	e7f6      	b.n	800fc44 <memchr+0x4>
	...

0800fc58 <_Balloc>:
 800fc58:	b570      	push	{r4, r5, r6, lr}
 800fc5a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fc5c:	0006      	movs	r6, r0
 800fc5e:	000c      	movs	r4, r1
 800fc60:	2d00      	cmp	r5, #0
 800fc62:	d10e      	bne.n	800fc82 <_Balloc+0x2a>
 800fc64:	2010      	movs	r0, #16
 800fc66:	f7ff ffe1 	bl	800fc2c <malloc>
 800fc6a:	1e02      	subs	r2, r0, #0
 800fc6c:	6270      	str	r0, [r6, #36]	; 0x24
 800fc6e:	d104      	bne.n	800fc7a <_Balloc+0x22>
 800fc70:	2166      	movs	r1, #102	; 0x66
 800fc72:	4b19      	ldr	r3, [pc, #100]	; (800fcd8 <_Balloc+0x80>)
 800fc74:	4819      	ldr	r0, [pc, #100]	; (800fcdc <_Balloc+0x84>)
 800fc76:	f000 fe0d 	bl	8010894 <__assert_func>
 800fc7a:	6045      	str	r5, [r0, #4]
 800fc7c:	6085      	str	r5, [r0, #8]
 800fc7e:	6005      	str	r5, [r0, #0]
 800fc80:	60c5      	str	r5, [r0, #12]
 800fc82:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800fc84:	68eb      	ldr	r3, [r5, #12]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d013      	beq.n	800fcb2 <_Balloc+0x5a>
 800fc8a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800fc8c:	00a2      	lsls	r2, r4, #2
 800fc8e:	68db      	ldr	r3, [r3, #12]
 800fc90:	189b      	adds	r3, r3, r2
 800fc92:	6818      	ldr	r0, [r3, #0]
 800fc94:	2800      	cmp	r0, #0
 800fc96:	d118      	bne.n	800fcca <_Balloc+0x72>
 800fc98:	2101      	movs	r1, #1
 800fc9a:	000d      	movs	r5, r1
 800fc9c:	40a5      	lsls	r5, r4
 800fc9e:	1d6a      	adds	r2, r5, #5
 800fca0:	0030      	movs	r0, r6
 800fca2:	0092      	lsls	r2, r2, #2
 800fca4:	f000 fb74 	bl	8010390 <_calloc_r>
 800fca8:	2800      	cmp	r0, #0
 800fcaa:	d00c      	beq.n	800fcc6 <_Balloc+0x6e>
 800fcac:	6044      	str	r4, [r0, #4]
 800fcae:	6085      	str	r5, [r0, #8]
 800fcb0:	e00d      	b.n	800fcce <_Balloc+0x76>
 800fcb2:	2221      	movs	r2, #33	; 0x21
 800fcb4:	2104      	movs	r1, #4
 800fcb6:	0030      	movs	r0, r6
 800fcb8:	f000 fb6a 	bl	8010390 <_calloc_r>
 800fcbc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800fcbe:	60e8      	str	r0, [r5, #12]
 800fcc0:	68db      	ldr	r3, [r3, #12]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d1e1      	bne.n	800fc8a <_Balloc+0x32>
 800fcc6:	2000      	movs	r0, #0
 800fcc8:	bd70      	pop	{r4, r5, r6, pc}
 800fcca:	6802      	ldr	r2, [r0, #0]
 800fccc:	601a      	str	r2, [r3, #0]
 800fcce:	2300      	movs	r3, #0
 800fcd0:	6103      	str	r3, [r0, #16]
 800fcd2:	60c3      	str	r3, [r0, #12]
 800fcd4:	e7f8      	b.n	800fcc8 <_Balloc+0x70>
 800fcd6:	46c0      	nop			; (mov r8, r8)
 800fcd8:	080129b5 	.word	0x080129b5
 800fcdc:	08012a38 	.word	0x08012a38

0800fce0 <_Bfree>:
 800fce0:	b570      	push	{r4, r5, r6, lr}
 800fce2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fce4:	0005      	movs	r5, r0
 800fce6:	000c      	movs	r4, r1
 800fce8:	2e00      	cmp	r6, #0
 800fcea:	d10e      	bne.n	800fd0a <_Bfree+0x2a>
 800fcec:	2010      	movs	r0, #16
 800fcee:	f7ff ff9d 	bl	800fc2c <malloc>
 800fcf2:	1e02      	subs	r2, r0, #0
 800fcf4:	6268      	str	r0, [r5, #36]	; 0x24
 800fcf6:	d104      	bne.n	800fd02 <_Bfree+0x22>
 800fcf8:	218a      	movs	r1, #138	; 0x8a
 800fcfa:	4b09      	ldr	r3, [pc, #36]	; (800fd20 <_Bfree+0x40>)
 800fcfc:	4809      	ldr	r0, [pc, #36]	; (800fd24 <_Bfree+0x44>)
 800fcfe:	f000 fdc9 	bl	8010894 <__assert_func>
 800fd02:	6046      	str	r6, [r0, #4]
 800fd04:	6086      	str	r6, [r0, #8]
 800fd06:	6006      	str	r6, [r0, #0]
 800fd08:	60c6      	str	r6, [r0, #12]
 800fd0a:	2c00      	cmp	r4, #0
 800fd0c:	d007      	beq.n	800fd1e <_Bfree+0x3e>
 800fd0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fd10:	6862      	ldr	r2, [r4, #4]
 800fd12:	68db      	ldr	r3, [r3, #12]
 800fd14:	0092      	lsls	r2, r2, #2
 800fd16:	189b      	adds	r3, r3, r2
 800fd18:	681a      	ldr	r2, [r3, #0]
 800fd1a:	6022      	str	r2, [r4, #0]
 800fd1c:	601c      	str	r4, [r3, #0]
 800fd1e:	bd70      	pop	{r4, r5, r6, pc}
 800fd20:	080129b5 	.word	0x080129b5
 800fd24:	08012a38 	.word	0x08012a38

0800fd28 <__multadd>:
 800fd28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fd2a:	000e      	movs	r6, r1
 800fd2c:	9001      	str	r0, [sp, #4]
 800fd2e:	000c      	movs	r4, r1
 800fd30:	001d      	movs	r5, r3
 800fd32:	2000      	movs	r0, #0
 800fd34:	690f      	ldr	r7, [r1, #16]
 800fd36:	3614      	adds	r6, #20
 800fd38:	6833      	ldr	r3, [r6, #0]
 800fd3a:	3001      	adds	r0, #1
 800fd3c:	b299      	uxth	r1, r3
 800fd3e:	4351      	muls	r1, r2
 800fd40:	0c1b      	lsrs	r3, r3, #16
 800fd42:	4353      	muls	r3, r2
 800fd44:	1949      	adds	r1, r1, r5
 800fd46:	0c0d      	lsrs	r5, r1, #16
 800fd48:	195b      	adds	r3, r3, r5
 800fd4a:	0c1d      	lsrs	r5, r3, #16
 800fd4c:	b289      	uxth	r1, r1
 800fd4e:	041b      	lsls	r3, r3, #16
 800fd50:	185b      	adds	r3, r3, r1
 800fd52:	c608      	stmia	r6!, {r3}
 800fd54:	4287      	cmp	r7, r0
 800fd56:	dcef      	bgt.n	800fd38 <__multadd+0x10>
 800fd58:	2d00      	cmp	r5, #0
 800fd5a:	d022      	beq.n	800fda2 <__multadd+0x7a>
 800fd5c:	68a3      	ldr	r3, [r4, #8]
 800fd5e:	42bb      	cmp	r3, r7
 800fd60:	dc19      	bgt.n	800fd96 <__multadd+0x6e>
 800fd62:	6863      	ldr	r3, [r4, #4]
 800fd64:	9801      	ldr	r0, [sp, #4]
 800fd66:	1c59      	adds	r1, r3, #1
 800fd68:	f7ff ff76 	bl	800fc58 <_Balloc>
 800fd6c:	1e06      	subs	r6, r0, #0
 800fd6e:	d105      	bne.n	800fd7c <__multadd+0x54>
 800fd70:	0002      	movs	r2, r0
 800fd72:	21b5      	movs	r1, #181	; 0xb5
 800fd74:	4b0c      	ldr	r3, [pc, #48]	; (800fda8 <__multadd+0x80>)
 800fd76:	480d      	ldr	r0, [pc, #52]	; (800fdac <__multadd+0x84>)
 800fd78:	f000 fd8c 	bl	8010894 <__assert_func>
 800fd7c:	0021      	movs	r1, r4
 800fd7e:	6923      	ldr	r3, [r4, #16]
 800fd80:	310c      	adds	r1, #12
 800fd82:	1c9a      	adds	r2, r3, #2
 800fd84:	0092      	lsls	r2, r2, #2
 800fd86:	300c      	adds	r0, #12
 800fd88:	f7fe fbfa 	bl	800e580 <memcpy>
 800fd8c:	0021      	movs	r1, r4
 800fd8e:	9801      	ldr	r0, [sp, #4]
 800fd90:	f7ff ffa6 	bl	800fce0 <_Bfree>
 800fd94:	0034      	movs	r4, r6
 800fd96:	1d3b      	adds	r3, r7, #4
 800fd98:	009b      	lsls	r3, r3, #2
 800fd9a:	18e3      	adds	r3, r4, r3
 800fd9c:	605d      	str	r5, [r3, #4]
 800fd9e:	1c7b      	adds	r3, r7, #1
 800fda0:	6123      	str	r3, [r4, #16]
 800fda2:	0020      	movs	r0, r4
 800fda4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fda6:	46c0      	nop			; (mov r8, r8)
 800fda8:	08012a27 	.word	0x08012a27
 800fdac:	08012a38 	.word	0x08012a38

0800fdb0 <__hi0bits>:
 800fdb0:	0003      	movs	r3, r0
 800fdb2:	0c02      	lsrs	r2, r0, #16
 800fdb4:	2000      	movs	r0, #0
 800fdb6:	4282      	cmp	r2, r0
 800fdb8:	d101      	bne.n	800fdbe <__hi0bits+0xe>
 800fdba:	041b      	lsls	r3, r3, #16
 800fdbc:	3010      	adds	r0, #16
 800fdbe:	0e1a      	lsrs	r2, r3, #24
 800fdc0:	d101      	bne.n	800fdc6 <__hi0bits+0x16>
 800fdc2:	3008      	adds	r0, #8
 800fdc4:	021b      	lsls	r3, r3, #8
 800fdc6:	0f1a      	lsrs	r2, r3, #28
 800fdc8:	d101      	bne.n	800fdce <__hi0bits+0x1e>
 800fdca:	3004      	adds	r0, #4
 800fdcc:	011b      	lsls	r3, r3, #4
 800fdce:	0f9a      	lsrs	r2, r3, #30
 800fdd0:	d101      	bne.n	800fdd6 <__hi0bits+0x26>
 800fdd2:	3002      	adds	r0, #2
 800fdd4:	009b      	lsls	r3, r3, #2
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	db03      	blt.n	800fde2 <__hi0bits+0x32>
 800fdda:	3001      	adds	r0, #1
 800fddc:	005b      	lsls	r3, r3, #1
 800fdde:	d400      	bmi.n	800fde2 <__hi0bits+0x32>
 800fde0:	2020      	movs	r0, #32
 800fde2:	4770      	bx	lr

0800fde4 <__lo0bits>:
 800fde4:	6803      	ldr	r3, [r0, #0]
 800fde6:	0002      	movs	r2, r0
 800fde8:	2107      	movs	r1, #7
 800fdea:	0018      	movs	r0, r3
 800fdec:	4008      	ands	r0, r1
 800fdee:	420b      	tst	r3, r1
 800fdf0:	d00d      	beq.n	800fe0e <__lo0bits+0x2a>
 800fdf2:	3906      	subs	r1, #6
 800fdf4:	2000      	movs	r0, #0
 800fdf6:	420b      	tst	r3, r1
 800fdf8:	d105      	bne.n	800fe06 <__lo0bits+0x22>
 800fdfa:	3002      	adds	r0, #2
 800fdfc:	4203      	tst	r3, r0
 800fdfe:	d003      	beq.n	800fe08 <__lo0bits+0x24>
 800fe00:	40cb      	lsrs	r3, r1
 800fe02:	0008      	movs	r0, r1
 800fe04:	6013      	str	r3, [r2, #0]
 800fe06:	4770      	bx	lr
 800fe08:	089b      	lsrs	r3, r3, #2
 800fe0a:	6013      	str	r3, [r2, #0]
 800fe0c:	e7fb      	b.n	800fe06 <__lo0bits+0x22>
 800fe0e:	b299      	uxth	r1, r3
 800fe10:	2900      	cmp	r1, #0
 800fe12:	d101      	bne.n	800fe18 <__lo0bits+0x34>
 800fe14:	2010      	movs	r0, #16
 800fe16:	0c1b      	lsrs	r3, r3, #16
 800fe18:	b2d9      	uxtb	r1, r3
 800fe1a:	2900      	cmp	r1, #0
 800fe1c:	d101      	bne.n	800fe22 <__lo0bits+0x3e>
 800fe1e:	3008      	adds	r0, #8
 800fe20:	0a1b      	lsrs	r3, r3, #8
 800fe22:	0719      	lsls	r1, r3, #28
 800fe24:	d101      	bne.n	800fe2a <__lo0bits+0x46>
 800fe26:	3004      	adds	r0, #4
 800fe28:	091b      	lsrs	r3, r3, #4
 800fe2a:	0799      	lsls	r1, r3, #30
 800fe2c:	d101      	bne.n	800fe32 <__lo0bits+0x4e>
 800fe2e:	3002      	adds	r0, #2
 800fe30:	089b      	lsrs	r3, r3, #2
 800fe32:	07d9      	lsls	r1, r3, #31
 800fe34:	d4e9      	bmi.n	800fe0a <__lo0bits+0x26>
 800fe36:	3001      	adds	r0, #1
 800fe38:	085b      	lsrs	r3, r3, #1
 800fe3a:	d1e6      	bne.n	800fe0a <__lo0bits+0x26>
 800fe3c:	2020      	movs	r0, #32
 800fe3e:	e7e2      	b.n	800fe06 <__lo0bits+0x22>

0800fe40 <__i2b>:
 800fe40:	b510      	push	{r4, lr}
 800fe42:	000c      	movs	r4, r1
 800fe44:	2101      	movs	r1, #1
 800fe46:	f7ff ff07 	bl	800fc58 <_Balloc>
 800fe4a:	2800      	cmp	r0, #0
 800fe4c:	d106      	bne.n	800fe5c <__i2b+0x1c>
 800fe4e:	21a0      	movs	r1, #160	; 0xa0
 800fe50:	0002      	movs	r2, r0
 800fe52:	4b04      	ldr	r3, [pc, #16]	; (800fe64 <__i2b+0x24>)
 800fe54:	4804      	ldr	r0, [pc, #16]	; (800fe68 <__i2b+0x28>)
 800fe56:	0049      	lsls	r1, r1, #1
 800fe58:	f000 fd1c 	bl	8010894 <__assert_func>
 800fe5c:	2301      	movs	r3, #1
 800fe5e:	6144      	str	r4, [r0, #20]
 800fe60:	6103      	str	r3, [r0, #16]
 800fe62:	bd10      	pop	{r4, pc}
 800fe64:	08012a27 	.word	0x08012a27
 800fe68:	08012a38 	.word	0x08012a38

0800fe6c <__multiply>:
 800fe6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fe6e:	690b      	ldr	r3, [r1, #16]
 800fe70:	0014      	movs	r4, r2
 800fe72:	6912      	ldr	r2, [r2, #16]
 800fe74:	000d      	movs	r5, r1
 800fe76:	b089      	sub	sp, #36	; 0x24
 800fe78:	4293      	cmp	r3, r2
 800fe7a:	da01      	bge.n	800fe80 <__multiply+0x14>
 800fe7c:	0025      	movs	r5, r4
 800fe7e:	000c      	movs	r4, r1
 800fe80:	692f      	ldr	r7, [r5, #16]
 800fe82:	6926      	ldr	r6, [r4, #16]
 800fe84:	6869      	ldr	r1, [r5, #4]
 800fe86:	19bb      	adds	r3, r7, r6
 800fe88:	9302      	str	r3, [sp, #8]
 800fe8a:	68ab      	ldr	r3, [r5, #8]
 800fe8c:	19ba      	adds	r2, r7, r6
 800fe8e:	4293      	cmp	r3, r2
 800fe90:	da00      	bge.n	800fe94 <__multiply+0x28>
 800fe92:	3101      	adds	r1, #1
 800fe94:	f7ff fee0 	bl	800fc58 <_Balloc>
 800fe98:	9001      	str	r0, [sp, #4]
 800fe9a:	2800      	cmp	r0, #0
 800fe9c:	d106      	bne.n	800feac <__multiply+0x40>
 800fe9e:	215e      	movs	r1, #94	; 0x5e
 800fea0:	0002      	movs	r2, r0
 800fea2:	4b48      	ldr	r3, [pc, #288]	; (800ffc4 <__multiply+0x158>)
 800fea4:	4848      	ldr	r0, [pc, #288]	; (800ffc8 <__multiply+0x15c>)
 800fea6:	31ff      	adds	r1, #255	; 0xff
 800fea8:	f000 fcf4 	bl	8010894 <__assert_func>
 800feac:	9b01      	ldr	r3, [sp, #4]
 800feae:	2200      	movs	r2, #0
 800feb0:	3314      	adds	r3, #20
 800feb2:	469c      	mov	ip, r3
 800feb4:	19bb      	adds	r3, r7, r6
 800feb6:	009b      	lsls	r3, r3, #2
 800feb8:	4463      	add	r3, ip
 800feba:	9303      	str	r3, [sp, #12]
 800febc:	4663      	mov	r3, ip
 800febe:	9903      	ldr	r1, [sp, #12]
 800fec0:	428b      	cmp	r3, r1
 800fec2:	d32c      	bcc.n	800ff1e <__multiply+0xb2>
 800fec4:	002b      	movs	r3, r5
 800fec6:	0022      	movs	r2, r4
 800fec8:	3314      	adds	r3, #20
 800feca:	00bf      	lsls	r7, r7, #2
 800fecc:	3214      	adds	r2, #20
 800fece:	9306      	str	r3, [sp, #24]
 800fed0:	00b6      	lsls	r6, r6, #2
 800fed2:	19db      	adds	r3, r3, r7
 800fed4:	9304      	str	r3, [sp, #16]
 800fed6:	1993      	adds	r3, r2, r6
 800fed8:	9307      	str	r3, [sp, #28]
 800feda:	2304      	movs	r3, #4
 800fedc:	9305      	str	r3, [sp, #20]
 800fede:	002b      	movs	r3, r5
 800fee0:	9904      	ldr	r1, [sp, #16]
 800fee2:	3315      	adds	r3, #21
 800fee4:	9200      	str	r2, [sp, #0]
 800fee6:	4299      	cmp	r1, r3
 800fee8:	d305      	bcc.n	800fef6 <__multiply+0x8a>
 800feea:	1b4b      	subs	r3, r1, r5
 800feec:	3b15      	subs	r3, #21
 800feee:	089b      	lsrs	r3, r3, #2
 800fef0:	3301      	adds	r3, #1
 800fef2:	009b      	lsls	r3, r3, #2
 800fef4:	9305      	str	r3, [sp, #20]
 800fef6:	9b07      	ldr	r3, [sp, #28]
 800fef8:	9a00      	ldr	r2, [sp, #0]
 800fefa:	429a      	cmp	r2, r3
 800fefc:	d311      	bcc.n	800ff22 <__multiply+0xb6>
 800fefe:	9b02      	ldr	r3, [sp, #8]
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	dd06      	ble.n	800ff12 <__multiply+0xa6>
 800ff04:	9b03      	ldr	r3, [sp, #12]
 800ff06:	3b04      	subs	r3, #4
 800ff08:	9303      	str	r3, [sp, #12]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	9300      	str	r3, [sp, #0]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d053      	beq.n	800ffba <__multiply+0x14e>
 800ff12:	9b01      	ldr	r3, [sp, #4]
 800ff14:	9a02      	ldr	r2, [sp, #8]
 800ff16:	0018      	movs	r0, r3
 800ff18:	611a      	str	r2, [r3, #16]
 800ff1a:	b009      	add	sp, #36	; 0x24
 800ff1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ff1e:	c304      	stmia	r3!, {r2}
 800ff20:	e7cd      	b.n	800febe <__multiply+0x52>
 800ff22:	9b00      	ldr	r3, [sp, #0]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	b298      	uxth	r0, r3
 800ff28:	2800      	cmp	r0, #0
 800ff2a:	d01b      	beq.n	800ff64 <__multiply+0xf8>
 800ff2c:	4667      	mov	r7, ip
 800ff2e:	2400      	movs	r4, #0
 800ff30:	9e06      	ldr	r6, [sp, #24]
 800ff32:	ce02      	ldmia	r6!, {r1}
 800ff34:	683a      	ldr	r2, [r7, #0]
 800ff36:	b28b      	uxth	r3, r1
 800ff38:	4343      	muls	r3, r0
 800ff3a:	b292      	uxth	r2, r2
 800ff3c:	189b      	adds	r3, r3, r2
 800ff3e:	191b      	adds	r3, r3, r4
 800ff40:	0c0c      	lsrs	r4, r1, #16
 800ff42:	4344      	muls	r4, r0
 800ff44:	683a      	ldr	r2, [r7, #0]
 800ff46:	0c11      	lsrs	r1, r2, #16
 800ff48:	1861      	adds	r1, r4, r1
 800ff4a:	0c1c      	lsrs	r4, r3, #16
 800ff4c:	1909      	adds	r1, r1, r4
 800ff4e:	0c0c      	lsrs	r4, r1, #16
 800ff50:	b29b      	uxth	r3, r3
 800ff52:	0409      	lsls	r1, r1, #16
 800ff54:	430b      	orrs	r3, r1
 800ff56:	c708      	stmia	r7!, {r3}
 800ff58:	9b04      	ldr	r3, [sp, #16]
 800ff5a:	42b3      	cmp	r3, r6
 800ff5c:	d8e9      	bhi.n	800ff32 <__multiply+0xc6>
 800ff5e:	4663      	mov	r3, ip
 800ff60:	9a05      	ldr	r2, [sp, #20]
 800ff62:	509c      	str	r4, [r3, r2]
 800ff64:	9b00      	ldr	r3, [sp, #0]
 800ff66:	681b      	ldr	r3, [r3, #0]
 800ff68:	0c1e      	lsrs	r6, r3, #16
 800ff6a:	d020      	beq.n	800ffae <__multiply+0x142>
 800ff6c:	4663      	mov	r3, ip
 800ff6e:	002c      	movs	r4, r5
 800ff70:	4660      	mov	r0, ip
 800ff72:	2700      	movs	r7, #0
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	3414      	adds	r4, #20
 800ff78:	6822      	ldr	r2, [r4, #0]
 800ff7a:	b29b      	uxth	r3, r3
 800ff7c:	b291      	uxth	r1, r2
 800ff7e:	4371      	muls	r1, r6
 800ff80:	6802      	ldr	r2, [r0, #0]
 800ff82:	0c12      	lsrs	r2, r2, #16
 800ff84:	1889      	adds	r1, r1, r2
 800ff86:	19cf      	adds	r7, r1, r7
 800ff88:	0439      	lsls	r1, r7, #16
 800ff8a:	430b      	orrs	r3, r1
 800ff8c:	6003      	str	r3, [r0, #0]
 800ff8e:	cc02      	ldmia	r4!, {r1}
 800ff90:	6843      	ldr	r3, [r0, #4]
 800ff92:	0c09      	lsrs	r1, r1, #16
 800ff94:	4371      	muls	r1, r6
 800ff96:	b29b      	uxth	r3, r3
 800ff98:	0c3f      	lsrs	r7, r7, #16
 800ff9a:	18cb      	adds	r3, r1, r3
 800ff9c:	9a04      	ldr	r2, [sp, #16]
 800ff9e:	19db      	adds	r3, r3, r7
 800ffa0:	0c1f      	lsrs	r7, r3, #16
 800ffa2:	3004      	adds	r0, #4
 800ffa4:	42a2      	cmp	r2, r4
 800ffa6:	d8e7      	bhi.n	800ff78 <__multiply+0x10c>
 800ffa8:	4662      	mov	r2, ip
 800ffaa:	9905      	ldr	r1, [sp, #20]
 800ffac:	5053      	str	r3, [r2, r1]
 800ffae:	9b00      	ldr	r3, [sp, #0]
 800ffb0:	3304      	adds	r3, #4
 800ffb2:	9300      	str	r3, [sp, #0]
 800ffb4:	2304      	movs	r3, #4
 800ffb6:	449c      	add	ip, r3
 800ffb8:	e79d      	b.n	800fef6 <__multiply+0x8a>
 800ffba:	9b02      	ldr	r3, [sp, #8]
 800ffbc:	3b01      	subs	r3, #1
 800ffbe:	9302      	str	r3, [sp, #8]
 800ffc0:	e79d      	b.n	800fefe <__multiply+0x92>
 800ffc2:	46c0      	nop			; (mov r8, r8)
 800ffc4:	08012a27 	.word	0x08012a27
 800ffc8:	08012a38 	.word	0x08012a38

0800ffcc <__pow5mult>:
 800ffcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ffce:	2303      	movs	r3, #3
 800ffd0:	0015      	movs	r5, r2
 800ffd2:	0007      	movs	r7, r0
 800ffd4:	000e      	movs	r6, r1
 800ffd6:	401a      	ands	r2, r3
 800ffd8:	421d      	tst	r5, r3
 800ffda:	d008      	beq.n	800ffee <__pow5mult+0x22>
 800ffdc:	4925      	ldr	r1, [pc, #148]	; (8010074 <__pow5mult+0xa8>)
 800ffde:	3a01      	subs	r2, #1
 800ffe0:	0092      	lsls	r2, r2, #2
 800ffe2:	5852      	ldr	r2, [r2, r1]
 800ffe4:	2300      	movs	r3, #0
 800ffe6:	0031      	movs	r1, r6
 800ffe8:	f7ff fe9e 	bl	800fd28 <__multadd>
 800ffec:	0006      	movs	r6, r0
 800ffee:	10ad      	asrs	r5, r5, #2
 800fff0:	d03d      	beq.n	801006e <__pow5mult+0xa2>
 800fff2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800fff4:	2c00      	cmp	r4, #0
 800fff6:	d10f      	bne.n	8010018 <__pow5mult+0x4c>
 800fff8:	2010      	movs	r0, #16
 800fffa:	f7ff fe17 	bl	800fc2c <malloc>
 800fffe:	1e02      	subs	r2, r0, #0
 8010000:	6278      	str	r0, [r7, #36]	; 0x24
 8010002:	d105      	bne.n	8010010 <__pow5mult+0x44>
 8010004:	21d7      	movs	r1, #215	; 0xd7
 8010006:	4b1c      	ldr	r3, [pc, #112]	; (8010078 <__pow5mult+0xac>)
 8010008:	481c      	ldr	r0, [pc, #112]	; (801007c <__pow5mult+0xb0>)
 801000a:	0049      	lsls	r1, r1, #1
 801000c:	f000 fc42 	bl	8010894 <__assert_func>
 8010010:	6044      	str	r4, [r0, #4]
 8010012:	6084      	str	r4, [r0, #8]
 8010014:	6004      	str	r4, [r0, #0]
 8010016:	60c4      	str	r4, [r0, #12]
 8010018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801001a:	689c      	ldr	r4, [r3, #8]
 801001c:	9301      	str	r3, [sp, #4]
 801001e:	2c00      	cmp	r4, #0
 8010020:	d108      	bne.n	8010034 <__pow5mult+0x68>
 8010022:	0038      	movs	r0, r7
 8010024:	4916      	ldr	r1, [pc, #88]	; (8010080 <__pow5mult+0xb4>)
 8010026:	f7ff ff0b 	bl	800fe40 <__i2b>
 801002a:	9b01      	ldr	r3, [sp, #4]
 801002c:	0004      	movs	r4, r0
 801002e:	6098      	str	r0, [r3, #8]
 8010030:	2300      	movs	r3, #0
 8010032:	6003      	str	r3, [r0, #0]
 8010034:	2301      	movs	r3, #1
 8010036:	421d      	tst	r5, r3
 8010038:	d00a      	beq.n	8010050 <__pow5mult+0x84>
 801003a:	0031      	movs	r1, r6
 801003c:	0022      	movs	r2, r4
 801003e:	0038      	movs	r0, r7
 8010040:	f7ff ff14 	bl	800fe6c <__multiply>
 8010044:	0031      	movs	r1, r6
 8010046:	9001      	str	r0, [sp, #4]
 8010048:	0038      	movs	r0, r7
 801004a:	f7ff fe49 	bl	800fce0 <_Bfree>
 801004e:	9e01      	ldr	r6, [sp, #4]
 8010050:	106d      	asrs	r5, r5, #1
 8010052:	d00c      	beq.n	801006e <__pow5mult+0xa2>
 8010054:	6820      	ldr	r0, [r4, #0]
 8010056:	2800      	cmp	r0, #0
 8010058:	d107      	bne.n	801006a <__pow5mult+0x9e>
 801005a:	0022      	movs	r2, r4
 801005c:	0021      	movs	r1, r4
 801005e:	0038      	movs	r0, r7
 8010060:	f7ff ff04 	bl	800fe6c <__multiply>
 8010064:	2300      	movs	r3, #0
 8010066:	6020      	str	r0, [r4, #0]
 8010068:	6003      	str	r3, [r0, #0]
 801006a:	0004      	movs	r4, r0
 801006c:	e7e2      	b.n	8010034 <__pow5mult+0x68>
 801006e:	0030      	movs	r0, r6
 8010070:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010072:	46c0      	nop			; (mov r8, r8)
 8010074:	08012b88 	.word	0x08012b88
 8010078:	080129b5 	.word	0x080129b5
 801007c:	08012a38 	.word	0x08012a38
 8010080:	00000271 	.word	0x00000271

08010084 <__lshift>:
 8010084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010086:	000c      	movs	r4, r1
 8010088:	0017      	movs	r7, r2
 801008a:	6923      	ldr	r3, [r4, #16]
 801008c:	1155      	asrs	r5, r2, #5
 801008e:	b087      	sub	sp, #28
 8010090:	18eb      	adds	r3, r5, r3
 8010092:	9302      	str	r3, [sp, #8]
 8010094:	3301      	adds	r3, #1
 8010096:	9301      	str	r3, [sp, #4]
 8010098:	6849      	ldr	r1, [r1, #4]
 801009a:	68a3      	ldr	r3, [r4, #8]
 801009c:	9004      	str	r0, [sp, #16]
 801009e:	9a01      	ldr	r2, [sp, #4]
 80100a0:	4293      	cmp	r3, r2
 80100a2:	db10      	blt.n	80100c6 <__lshift+0x42>
 80100a4:	9804      	ldr	r0, [sp, #16]
 80100a6:	f7ff fdd7 	bl	800fc58 <_Balloc>
 80100aa:	2300      	movs	r3, #0
 80100ac:	0002      	movs	r2, r0
 80100ae:	0006      	movs	r6, r0
 80100b0:	0019      	movs	r1, r3
 80100b2:	3214      	adds	r2, #20
 80100b4:	4298      	cmp	r0, r3
 80100b6:	d10c      	bne.n	80100d2 <__lshift+0x4e>
 80100b8:	21da      	movs	r1, #218	; 0xda
 80100ba:	0002      	movs	r2, r0
 80100bc:	4b26      	ldr	r3, [pc, #152]	; (8010158 <__lshift+0xd4>)
 80100be:	4827      	ldr	r0, [pc, #156]	; (801015c <__lshift+0xd8>)
 80100c0:	31ff      	adds	r1, #255	; 0xff
 80100c2:	f000 fbe7 	bl	8010894 <__assert_func>
 80100c6:	3101      	adds	r1, #1
 80100c8:	005b      	lsls	r3, r3, #1
 80100ca:	e7e8      	b.n	801009e <__lshift+0x1a>
 80100cc:	0098      	lsls	r0, r3, #2
 80100ce:	5011      	str	r1, [r2, r0]
 80100d0:	3301      	adds	r3, #1
 80100d2:	42ab      	cmp	r3, r5
 80100d4:	dbfa      	blt.n	80100cc <__lshift+0x48>
 80100d6:	43eb      	mvns	r3, r5
 80100d8:	17db      	asrs	r3, r3, #31
 80100da:	401d      	ands	r5, r3
 80100dc:	211f      	movs	r1, #31
 80100de:	0023      	movs	r3, r4
 80100e0:	0038      	movs	r0, r7
 80100e2:	00ad      	lsls	r5, r5, #2
 80100e4:	1955      	adds	r5, r2, r5
 80100e6:	6922      	ldr	r2, [r4, #16]
 80100e8:	3314      	adds	r3, #20
 80100ea:	0092      	lsls	r2, r2, #2
 80100ec:	4008      	ands	r0, r1
 80100ee:	4684      	mov	ip, r0
 80100f0:	189a      	adds	r2, r3, r2
 80100f2:	420f      	tst	r7, r1
 80100f4:	d02a      	beq.n	801014c <__lshift+0xc8>
 80100f6:	3101      	adds	r1, #1
 80100f8:	1a09      	subs	r1, r1, r0
 80100fa:	9105      	str	r1, [sp, #20]
 80100fc:	2100      	movs	r1, #0
 80100fe:	9503      	str	r5, [sp, #12]
 8010100:	4667      	mov	r7, ip
 8010102:	6818      	ldr	r0, [r3, #0]
 8010104:	40b8      	lsls	r0, r7
 8010106:	4301      	orrs	r1, r0
 8010108:	9803      	ldr	r0, [sp, #12]
 801010a:	c002      	stmia	r0!, {r1}
 801010c:	cb02      	ldmia	r3!, {r1}
 801010e:	9003      	str	r0, [sp, #12]
 8010110:	9805      	ldr	r0, [sp, #20]
 8010112:	40c1      	lsrs	r1, r0
 8010114:	429a      	cmp	r2, r3
 8010116:	d8f3      	bhi.n	8010100 <__lshift+0x7c>
 8010118:	0020      	movs	r0, r4
 801011a:	3015      	adds	r0, #21
 801011c:	2304      	movs	r3, #4
 801011e:	4282      	cmp	r2, r0
 8010120:	d304      	bcc.n	801012c <__lshift+0xa8>
 8010122:	1b13      	subs	r3, r2, r4
 8010124:	3b15      	subs	r3, #21
 8010126:	089b      	lsrs	r3, r3, #2
 8010128:	3301      	adds	r3, #1
 801012a:	009b      	lsls	r3, r3, #2
 801012c:	50e9      	str	r1, [r5, r3]
 801012e:	2900      	cmp	r1, #0
 8010130:	d002      	beq.n	8010138 <__lshift+0xb4>
 8010132:	9b02      	ldr	r3, [sp, #8]
 8010134:	3302      	adds	r3, #2
 8010136:	9301      	str	r3, [sp, #4]
 8010138:	9b01      	ldr	r3, [sp, #4]
 801013a:	9804      	ldr	r0, [sp, #16]
 801013c:	3b01      	subs	r3, #1
 801013e:	0021      	movs	r1, r4
 8010140:	6133      	str	r3, [r6, #16]
 8010142:	f7ff fdcd 	bl	800fce0 <_Bfree>
 8010146:	0030      	movs	r0, r6
 8010148:	b007      	add	sp, #28
 801014a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801014c:	cb02      	ldmia	r3!, {r1}
 801014e:	c502      	stmia	r5!, {r1}
 8010150:	429a      	cmp	r2, r3
 8010152:	d8fb      	bhi.n	801014c <__lshift+0xc8>
 8010154:	e7f0      	b.n	8010138 <__lshift+0xb4>
 8010156:	46c0      	nop			; (mov r8, r8)
 8010158:	08012a27 	.word	0x08012a27
 801015c:	08012a38 	.word	0x08012a38

08010160 <__mcmp>:
 8010160:	6902      	ldr	r2, [r0, #16]
 8010162:	690b      	ldr	r3, [r1, #16]
 8010164:	b530      	push	{r4, r5, lr}
 8010166:	0004      	movs	r4, r0
 8010168:	1ad0      	subs	r0, r2, r3
 801016a:	429a      	cmp	r2, r3
 801016c:	d10d      	bne.n	801018a <__mcmp+0x2a>
 801016e:	009b      	lsls	r3, r3, #2
 8010170:	3414      	adds	r4, #20
 8010172:	3114      	adds	r1, #20
 8010174:	18e2      	adds	r2, r4, r3
 8010176:	18c9      	adds	r1, r1, r3
 8010178:	3a04      	subs	r2, #4
 801017a:	3904      	subs	r1, #4
 801017c:	6815      	ldr	r5, [r2, #0]
 801017e:	680b      	ldr	r3, [r1, #0]
 8010180:	429d      	cmp	r5, r3
 8010182:	d003      	beq.n	801018c <__mcmp+0x2c>
 8010184:	2001      	movs	r0, #1
 8010186:	429d      	cmp	r5, r3
 8010188:	d303      	bcc.n	8010192 <__mcmp+0x32>
 801018a:	bd30      	pop	{r4, r5, pc}
 801018c:	4294      	cmp	r4, r2
 801018e:	d3f3      	bcc.n	8010178 <__mcmp+0x18>
 8010190:	e7fb      	b.n	801018a <__mcmp+0x2a>
 8010192:	4240      	negs	r0, r0
 8010194:	e7f9      	b.n	801018a <__mcmp+0x2a>
	...

08010198 <__mdiff>:
 8010198:	b5f0      	push	{r4, r5, r6, r7, lr}
 801019a:	000e      	movs	r6, r1
 801019c:	0007      	movs	r7, r0
 801019e:	0011      	movs	r1, r2
 80101a0:	0030      	movs	r0, r6
 80101a2:	b087      	sub	sp, #28
 80101a4:	0014      	movs	r4, r2
 80101a6:	f7ff ffdb 	bl	8010160 <__mcmp>
 80101aa:	1e05      	subs	r5, r0, #0
 80101ac:	d110      	bne.n	80101d0 <__mdiff+0x38>
 80101ae:	0001      	movs	r1, r0
 80101b0:	0038      	movs	r0, r7
 80101b2:	f7ff fd51 	bl	800fc58 <_Balloc>
 80101b6:	1e02      	subs	r2, r0, #0
 80101b8:	d104      	bne.n	80101c4 <__mdiff+0x2c>
 80101ba:	4b40      	ldr	r3, [pc, #256]	; (80102bc <__mdiff+0x124>)
 80101bc:	4940      	ldr	r1, [pc, #256]	; (80102c0 <__mdiff+0x128>)
 80101be:	4841      	ldr	r0, [pc, #260]	; (80102c4 <__mdiff+0x12c>)
 80101c0:	f000 fb68 	bl	8010894 <__assert_func>
 80101c4:	2301      	movs	r3, #1
 80101c6:	6145      	str	r5, [r0, #20]
 80101c8:	6103      	str	r3, [r0, #16]
 80101ca:	0010      	movs	r0, r2
 80101cc:	b007      	add	sp, #28
 80101ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80101d0:	2301      	movs	r3, #1
 80101d2:	9301      	str	r3, [sp, #4]
 80101d4:	2800      	cmp	r0, #0
 80101d6:	db04      	blt.n	80101e2 <__mdiff+0x4a>
 80101d8:	0023      	movs	r3, r4
 80101da:	0034      	movs	r4, r6
 80101dc:	001e      	movs	r6, r3
 80101de:	2300      	movs	r3, #0
 80101e0:	9301      	str	r3, [sp, #4]
 80101e2:	0038      	movs	r0, r7
 80101e4:	6861      	ldr	r1, [r4, #4]
 80101e6:	f7ff fd37 	bl	800fc58 <_Balloc>
 80101ea:	1e02      	subs	r2, r0, #0
 80101ec:	d103      	bne.n	80101f6 <__mdiff+0x5e>
 80101ee:	2190      	movs	r1, #144	; 0x90
 80101f0:	4b32      	ldr	r3, [pc, #200]	; (80102bc <__mdiff+0x124>)
 80101f2:	0089      	lsls	r1, r1, #2
 80101f4:	e7e3      	b.n	80101be <__mdiff+0x26>
 80101f6:	9b01      	ldr	r3, [sp, #4]
 80101f8:	2700      	movs	r7, #0
 80101fa:	60c3      	str	r3, [r0, #12]
 80101fc:	6920      	ldr	r0, [r4, #16]
 80101fe:	3414      	adds	r4, #20
 8010200:	9401      	str	r4, [sp, #4]
 8010202:	9b01      	ldr	r3, [sp, #4]
 8010204:	0084      	lsls	r4, r0, #2
 8010206:	191b      	adds	r3, r3, r4
 8010208:	0034      	movs	r4, r6
 801020a:	9302      	str	r3, [sp, #8]
 801020c:	6933      	ldr	r3, [r6, #16]
 801020e:	3414      	adds	r4, #20
 8010210:	0099      	lsls	r1, r3, #2
 8010212:	1863      	adds	r3, r4, r1
 8010214:	9303      	str	r3, [sp, #12]
 8010216:	0013      	movs	r3, r2
 8010218:	3314      	adds	r3, #20
 801021a:	469c      	mov	ip, r3
 801021c:	9305      	str	r3, [sp, #20]
 801021e:	9b01      	ldr	r3, [sp, #4]
 8010220:	9304      	str	r3, [sp, #16]
 8010222:	9b04      	ldr	r3, [sp, #16]
 8010224:	cc02      	ldmia	r4!, {r1}
 8010226:	cb20      	ldmia	r3!, {r5}
 8010228:	9304      	str	r3, [sp, #16]
 801022a:	b2ab      	uxth	r3, r5
 801022c:	19df      	adds	r7, r3, r7
 801022e:	b28b      	uxth	r3, r1
 8010230:	1afb      	subs	r3, r7, r3
 8010232:	0c09      	lsrs	r1, r1, #16
 8010234:	0c2d      	lsrs	r5, r5, #16
 8010236:	1a6d      	subs	r5, r5, r1
 8010238:	1419      	asrs	r1, r3, #16
 801023a:	186d      	adds	r5, r5, r1
 801023c:	4661      	mov	r1, ip
 801023e:	142f      	asrs	r7, r5, #16
 8010240:	b29b      	uxth	r3, r3
 8010242:	042d      	lsls	r5, r5, #16
 8010244:	432b      	orrs	r3, r5
 8010246:	c108      	stmia	r1!, {r3}
 8010248:	9b03      	ldr	r3, [sp, #12]
 801024a:	468c      	mov	ip, r1
 801024c:	42a3      	cmp	r3, r4
 801024e:	d8e8      	bhi.n	8010222 <__mdiff+0x8a>
 8010250:	0031      	movs	r1, r6
 8010252:	9c03      	ldr	r4, [sp, #12]
 8010254:	3115      	adds	r1, #21
 8010256:	2304      	movs	r3, #4
 8010258:	428c      	cmp	r4, r1
 801025a:	d304      	bcc.n	8010266 <__mdiff+0xce>
 801025c:	1ba3      	subs	r3, r4, r6
 801025e:	3b15      	subs	r3, #21
 8010260:	089b      	lsrs	r3, r3, #2
 8010262:	3301      	adds	r3, #1
 8010264:	009b      	lsls	r3, r3, #2
 8010266:	9901      	ldr	r1, [sp, #4]
 8010268:	18cc      	adds	r4, r1, r3
 801026a:	9905      	ldr	r1, [sp, #20]
 801026c:	0026      	movs	r6, r4
 801026e:	18cb      	adds	r3, r1, r3
 8010270:	469c      	mov	ip, r3
 8010272:	9902      	ldr	r1, [sp, #8]
 8010274:	428e      	cmp	r6, r1
 8010276:	d310      	bcc.n	801029a <__mdiff+0x102>
 8010278:	9e02      	ldr	r6, [sp, #8]
 801027a:	1ee1      	subs	r1, r4, #3
 801027c:	2500      	movs	r5, #0
 801027e:	428e      	cmp	r6, r1
 8010280:	d304      	bcc.n	801028c <__mdiff+0xf4>
 8010282:	0031      	movs	r1, r6
 8010284:	3103      	adds	r1, #3
 8010286:	1b0c      	subs	r4, r1, r4
 8010288:	08a4      	lsrs	r4, r4, #2
 801028a:	00a5      	lsls	r5, r4, #2
 801028c:	195b      	adds	r3, r3, r5
 801028e:	3b04      	subs	r3, #4
 8010290:	6819      	ldr	r1, [r3, #0]
 8010292:	2900      	cmp	r1, #0
 8010294:	d00f      	beq.n	80102b6 <__mdiff+0x11e>
 8010296:	6110      	str	r0, [r2, #16]
 8010298:	e797      	b.n	80101ca <__mdiff+0x32>
 801029a:	ce02      	ldmia	r6!, {r1}
 801029c:	b28d      	uxth	r5, r1
 801029e:	19ed      	adds	r5, r5, r7
 80102a0:	0c0f      	lsrs	r7, r1, #16
 80102a2:	1429      	asrs	r1, r5, #16
 80102a4:	1879      	adds	r1, r7, r1
 80102a6:	140f      	asrs	r7, r1, #16
 80102a8:	b2ad      	uxth	r5, r5
 80102aa:	0409      	lsls	r1, r1, #16
 80102ac:	430d      	orrs	r5, r1
 80102ae:	4661      	mov	r1, ip
 80102b0:	c120      	stmia	r1!, {r5}
 80102b2:	468c      	mov	ip, r1
 80102b4:	e7dd      	b.n	8010272 <__mdiff+0xda>
 80102b6:	3801      	subs	r0, #1
 80102b8:	e7e9      	b.n	801028e <__mdiff+0xf6>
 80102ba:	46c0      	nop			; (mov r8, r8)
 80102bc:	08012a27 	.word	0x08012a27
 80102c0:	00000232 	.word	0x00000232
 80102c4:	08012a38 	.word	0x08012a38

080102c8 <__d2b>:
 80102c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80102ca:	2101      	movs	r1, #1
 80102cc:	0014      	movs	r4, r2
 80102ce:	001e      	movs	r6, r3
 80102d0:	9f08      	ldr	r7, [sp, #32]
 80102d2:	f7ff fcc1 	bl	800fc58 <_Balloc>
 80102d6:	1e05      	subs	r5, r0, #0
 80102d8:	d105      	bne.n	80102e6 <__d2b+0x1e>
 80102da:	0002      	movs	r2, r0
 80102dc:	4b26      	ldr	r3, [pc, #152]	; (8010378 <__d2b+0xb0>)
 80102de:	4927      	ldr	r1, [pc, #156]	; (801037c <__d2b+0xb4>)
 80102e0:	4827      	ldr	r0, [pc, #156]	; (8010380 <__d2b+0xb8>)
 80102e2:	f000 fad7 	bl	8010894 <__assert_func>
 80102e6:	0333      	lsls	r3, r6, #12
 80102e8:	0076      	lsls	r6, r6, #1
 80102ea:	0b1b      	lsrs	r3, r3, #12
 80102ec:	0d76      	lsrs	r6, r6, #21
 80102ee:	d124      	bne.n	801033a <__d2b+0x72>
 80102f0:	9301      	str	r3, [sp, #4]
 80102f2:	2c00      	cmp	r4, #0
 80102f4:	d027      	beq.n	8010346 <__d2b+0x7e>
 80102f6:	4668      	mov	r0, sp
 80102f8:	9400      	str	r4, [sp, #0]
 80102fa:	f7ff fd73 	bl	800fde4 <__lo0bits>
 80102fe:	9c00      	ldr	r4, [sp, #0]
 8010300:	2800      	cmp	r0, #0
 8010302:	d01e      	beq.n	8010342 <__d2b+0x7a>
 8010304:	9b01      	ldr	r3, [sp, #4]
 8010306:	2120      	movs	r1, #32
 8010308:	001a      	movs	r2, r3
 801030a:	1a09      	subs	r1, r1, r0
 801030c:	408a      	lsls	r2, r1
 801030e:	40c3      	lsrs	r3, r0
 8010310:	4322      	orrs	r2, r4
 8010312:	616a      	str	r2, [r5, #20]
 8010314:	9301      	str	r3, [sp, #4]
 8010316:	9c01      	ldr	r4, [sp, #4]
 8010318:	61ac      	str	r4, [r5, #24]
 801031a:	1e63      	subs	r3, r4, #1
 801031c:	419c      	sbcs	r4, r3
 801031e:	3401      	adds	r4, #1
 8010320:	612c      	str	r4, [r5, #16]
 8010322:	2e00      	cmp	r6, #0
 8010324:	d018      	beq.n	8010358 <__d2b+0x90>
 8010326:	4b17      	ldr	r3, [pc, #92]	; (8010384 <__d2b+0xbc>)
 8010328:	18f6      	adds	r6, r6, r3
 801032a:	2335      	movs	r3, #53	; 0x35
 801032c:	1836      	adds	r6, r6, r0
 801032e:	1a18      	subs	r0, r3, r0
 8010330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010332:	603e      	str	r6, [r7, #0]
 8010334:	6018      	str	r0, [r3, #0]
 8010336:	0028      	movs	r0, r5
 8010338:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801033a:	2280      	movs	r2, #128	; 0x80
 801033c:	0352      	lsls	r2, r2, #13
 801033e:	4313      	orrs	r3, r2
 8010340:	e7d6      	b.n	80102f0 <__d2b+0x28>
 8010342:	616c      	str	r4, [r5, #20]
 8010344:	e7e7      	b.n	8010316 <__d2b+0x4e>
 8010346:	a801      	add	r0, sp, #4
 8010348:	f7ff fd4c 	bl	800fde4 <__lo0bits>
 801034c:	2401      	movs	r4, #1
 801034e:	9b01      	ldr	r3, [sp, #4]
 8010350:	612c      	str	r4, [r5, #16]
 8010352:	616b      	str	r3, [r5, #20]
 8010354:	3020      	adds	r0, #32
 8010356:	e7e4      	b.n	8010322 <__d2b+0x5a>
 8010358:	4b0b      	ldr	r3, [pc, #44]	; (8010388 <__d2b+0xc0>)
 801035a:	18c0      	adds	r0, r0, r3
 801035c:	4b0b      	ldr	r3, [pc, #44]	; (801038c <__d2b+0xc4>)
 801035e:	6038      	str	r0, [r7, #0]
 8010360:	18e3      	adds	r3, r4, r3
 8010362:	009b      	lsls	r3, r3, #2
 8010364:	18eb      	adds	r3, r5, r3
 8010366:	6958      	ldr	r0, [r3, #20]
 8010368:	f7ff fd22 	bl	800fdb0 <__hi0bits>
 801036c:	0164      	lsls	r4, r4, #5
 801036e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010370:	1a24      	subs	r4, r4, r0
 8010372:	601c      	str	r4, [r3, #0]
 8010374:	e7df      	b.n	8010336 <__d2b+0x6e>
 8010376:	46c0      	nop			; (mov r8, r8)
 8010378:	08012a27 	.word	0x08012a27
 801037c:	0000030a 	.word	0x0000030a
 8010380:	08012a38 	.word	0x08012a38
 8010384:	fffffbcd 	.word	0xfffffbcd
 8010388:	fffffbce 	.word	0xfffffbce
 801038c:	3fffffff 	.word	0x3fffffff

08010390 <_calloc_r>:
 8010390:	b570      	push	{r4, r5, r6, lr}
 8010392:	0c13      	lsrs	r3, r2, #16
 8010394:	0c0d      	lsrs	r5, r1, #16
 8010396:	d11e      	bne.n	80103d6 <_calloc_r+0x46>
 8010398:	2b00      	cmp	r3, #0
 801039a:	d10c      	bne.n	80103b6 <_calloc_r+0x26>
 801039c:	b289      	uxth	r1, r1
 801039e:	b294      	uxth	r4, r2
 80103a0:	434c      	muls	r4, r1
 80103a2:	0021      	movs	r1, r4
 80103a4:	f000 f88c 	bl	80104c0 <_malloc_r>
 80103a8:	1e05      	subs	r5, r0, #0
 80103aa:	d01b      	beq.n	80103e4 <_calloc_r+0x54>
 80103ac:	0022      	movs	r2, r4
 80103ae:	2100      	movs	r1, #0
 80103b0:	f7fe f8ef 	bl	800e592 <memset>
 80103b4:	e016      	b.n	80103e4 <_calloc_r+0x54>
 80103b6:	1c1d      	adds	r5, r3, #0
 80103b8:	1c0b      	adds	r3, r1, #0
 80103ba:	b292      	uxth	r2, r2
 80103bc:	b289      	uxth	r1, r1
 80103be:	b29c      	uxth	r4, r3
 80103c0:	4351      	muls	r1, r2
 80103c2:	b2ab      	uxth	r3, r5
 80103c4:	4363      	muls	r3, r4
 80103c6:	0c0c      	lsrs	r4, r1, #16
 80103c8:	191c      	adds	r4, r3, r4
 80103ca:	0c22      	lsrs	r2, r4, #16
 80103cc:	d107      	bne.n	80103de <_calloc_r+0x4e>
 80103ce:	0424      	lsls	r4, r4, #16
 80103d0:	b289      	uxth	r1, r1
 80103d2:	430c      	orrs	r4, r1
 80103d4:	e7e5      	b.n	80103a2 <_calloc_r+0x12>
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d101      	bne.n	80103de <_calloc_r+0x4e>
 80103da:	1c13      	adds	r3, r2, #0
 80103dc:	e7ed      	b.n	80103ba <_calloc_r+0x2a>
 80103de:	230c      	movs	r3, #12
 80103e0:	2500      	movs	r5, #0
 80103e2:	6003      	str	r3, [r0, #0]
 80103e4:	0028      	movs	r0, r5
 80103e6:	bd70      	pop	{r4, r5, r6, pc}

080103e8 <_free_r>:
 80103e8:	b570      	push	{r4, r5, r6, lr}
 80103ea:	0005      	movs	r5, r0
 80103ec:	2900      	cmp	r1, #0
 80103ee:	d010      	beq.n	8010412 <_free_r+0x2a>
 80103f0:	1f0c      	subs	r4, r1, #4
 80103f2:	6823      	ldr	r3, [r4, #0]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	da00      	bge.n	80103fa <_free_r+0x12>
 80103f8:	18e4      	adds	r4, r4, r3
 80103fa:	0028      	movs	r0, r5
 80103fc:	f000 fa9e 	bl	801093c <__malloc_lock>
 8010400:	4a1d      	ldr	r2, [pc, #116]	; (8010478 <_free_r+0x90>)
 8010402:	6813      	ldr	r3, [r2, #0]
 8010404:	2b00      	cmp	r3, #0
 8010406:	d105      	bne.n	8010414 <_free_r+0x2c>
 8010408:	6063      	str	r3, [r4, #4]
 801040a:	6014      	str	r4, [r2, #0]
 801040c:	0028      	movs	r0, r5
 801040e:	f000 fa9d 	bl	801094c <__malloc_unlock>
 8010412:	bd70      	pop	{r4, r5, r6, pc}
 8010414:	42a3      	cmp	r3, r4
 8010416:	d908      	bls.n	801042a <_free_r+0x42>
 8010418:	6821      	ldr	r1, [r4, #0]
 801041a:	1860      	adds	r0, r4, r1
 801041c:	4283      	cmp	r3, r0
 801041e:	d1f3      	bne.n	8010408 <_free_r+0x20>
 8010420:	6818      	ldr	r0, [r3, #0]
 8010422:	685b      	ldr	r3, [r3, #4]
 8010424:	1841      	adds	r1, r0, r1
 8010426:	6021      	str	r1, [r4, #0]
 8010428:	e7ee      	b.n	8010408 <_free_r+0x20>
 801042a:	001a      	movs	r2, r3
 801042c:	685b      	ldr	r3, [r3, #4]
 801042e:	2b00      	cmp	r3, #0
 8010430:	d001      	beq.n	8010436 <_free_r+0x4e>
 8010432:	42a3      	cmp	r3, r4
 8010434:	d9f9      	bls.n	801042a <_free_r+0x42>
 8010436:	6811      	ldr	r1, [r2, #0]
 8010438:	1850      	adds	r0, r2, r1
 801043a:	42a0      	cmp	r0, r4
 801043c:	d10b      	bne.n	8010456 <_free_r+0x6e>
 801043e:	6820      	ldr	r0, [r4, #0]
 8010440:	1809      	adds	r1, r1, r0
 8010442:	1850      	adds	r0, r2, r1
 8010444:	6011      	str	r1, [r2, #0]
 8010446:	4283      	cmp	r3, r0
 8010448:	d1e0      	bne.n	801040c <_free_r+0x24>
 801044a:	6818      	ldr	r0, [r3, #0]
 801044c:	685b      	ldr	r3, [r3, #4]
 801044e:	1841      	adds	r1, r0, r1
 8010450:	6011      	str	r1, [r2, #0]
 8010452:	6053      	str	r3, [r2, #4]
 8010454:	e7da      	b.n	801040c <_free_r+0x24>
 8010456:	42a0      	cmp	r0, r4
 8010458:	d902      	bls.n	8010460 <_free_r+0x78>
 801045a:	230c      	movs	r3, #12
 801045c:	602b      	str	r3, [r5, #0]
 801045e:	e7d5      	b.n	801040c <_free_r+0x24>
 8010460:	6821      	ldr	r1, [r4, #0]
 8010462:	1860      	adds	r0, r4, r1
 8010464:	4283      	cmp	r3, r0
 8010466:	d103      	bne.n	8010470 <_free_r+0x88>
 8010468:	6818      	ldr	r0, [r3, #0]
 801046a:	685b      	ldr	r3, [r3, #4]
 801046c:	1841      	adds	r1, r0, r1
 801046e:	6021      	str	r1, [r4, #0]
 8010470:	6063      	str	r3, [r4, #4]
 8010472:	6054      	str	r4, [r2, #4]
 8010474:	e7ca      	b.n	801040c <_free_r+0x24>
 8010476:	46c0      	nop			; (mov r8, r8)
 8010478:	20002764 	.word	0x20002764

0801047c <sbrk_aligned>:
 801047c:	b570      	push	{r4, r5, r6, lr}
 801047e:	4e0f      	ldr	r6, [pc, #60]	; (80104bc <sbrk_aligned+0x40>)
 8010480:	000d      	movs	r5, r1
 8010482:	6831      	ldr	r1, [r6, #0]
 8010484:	0004      	movs	r4, r0
 8010486:	2900      	cmp	r1, #0
 8010488:	d102      	bne.n	8010490 <sbrk_aligned+0x14>
 801048a:	f000 f9f1 	bl	8010870 <_sbrk_r>
 801048e:	6030      	str	r0, [r6, #0]
 8010490:	0029      	movs	r1, r5
 8010492:	0020      	movs	r0, r4
 8010494:	f000 f9ec 	bl	8010870 <_sbrk_r>
 8010498:	1c43      	adds	r3, r0, #1
 801049a:	d00a      	beq.n	80104b2 <sbrk_aligned+0x36>
 801049c:	2303      	movs	r3, #3
 801049e:	1cc5      	adds	r5, r0, #3
 80104a0:	439d      	bics	r5, r3
 80104a2:	42a8      	cmp	r0, r5
 80104a4:	d007      	beq.n	80104b6 <sbrk_aligned+0x3a>
 80104a6:	1a29      	subs	r1, r5, r0
 80104a8:	0020      	movs	r0, r4
 80104aa:	f000 f9e1 	bl	8010870 <_sbrk_r>
 80104ae:	1c43      	adds	r3, r0, #1
 80104b0:	d101      	bne.n	80104b6 <sbrk_aligned+0x3a>
 80104b2:	2501      	movs	r5, #1
 80104b4:	426d      	negs	r5, r5
 80104b6:	0028      	movs	r0, r5
 80104b8:	bd70      	pop	{r4, r5, r6, pc}
 80104ba:	46c0      	nop			; (mov r8, r8)
 80104bc:	20002768 	.word	0x20002768

080104c0 <_malloc_r>:
 80104c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80104c2:	2203      	movs	r2, #3
 80104c4:	1ccb      	adds	r3, r1, #3
 80104c6:	4393      	bics	r3, r2
 80104c8:	3308      	adds	r3, #8
 80104ca:	0006      	movs	r6, r0
 80104cc:	001f      	movs	r7, r3
 80104ce:	2b0c      	cmp	r3, #12
 80104d0:	d232      	bcs.n	8010538 <_malloc_r+0x78>
 80104d2:	270c      	movs	r7, #12
 80104d4:	42b9      	cmp	r1, r7
 80104d6:	d831      	bhi.n	801053c <_malloc_r+0x7c>
 80104d8:	0030      	movs	r0, r6
 80104da:	f000 fa2f 	bl	801093c <__malloc_lock>
 80104de:	4d32      	ldr	r5, [pc, #200]	; (80105a8 <_malloc_r+0xe8>)
 80104e0:	682b      	ldr	r3, [r5, #0]
 80104e2:	001c      	movs	r4, r3
 80104e4:	2c00      	cmp	r4, #0
 80104e6:	d12e      	bne.n	8010546 <_malloc_r+0x86>
 80104e8:	0039      	movs	r1, r7
 80104ea:	0030      	movs	r0, r6
 80104ec:	f7ff ffc6 	bl	801047c <sbrk_aligned>
 80104f0:	0004      	movs	r4, r0
 80104f2:	1c43      	adds	r3, r0, #1
 80104f4:	d11e      	bne.n	8010534 <_malloc_r+0x74>
 80104f6:	682c      	ldr	r4, [r5, #0]
 80104f8:	0025      	movs	r5, r4
 80104fa:	2d00      	cmp	r5, #0
 80104fc:	d14a      	bne.n	8010594 <_malloc_r+0xd4>
 80104fe:	6823      	ldr	r3, [r4, #0]
 8010500:	0029      	movs	r1, r5
 8010502:	18e3      	adds	r3, r4, r3
 8010504:	0030      	movs	r0, r6
 8010506:	9301      	str	r3, [sp, #4]
 8010508:	f000 f9b2 	bl	8010870 <_sbrk_r>
 801050c:	9b01      	ldr	r3, [sp, #4]
 801050e:	4283      	cmp	r3, r0
 8010510:	d143      	bne.n	801059a <_malloc_r+0xda>
 8010512:	6823      	ldr	r3, [r4, #0]
 8010514:	3703      	adds	r7, #3
 8010516:	1aff      	subs	r7, r7, r3
 8010518:	2303      	movs	r3, #3
 801051a:	439f      	bics	r7, r3
 801051c:	3708      	adds	r7, #8
 801051e:	2f0c      	cmp	r7, #12
 8010520:	d200      	bcs.n	8010524 <_malloc_r+0x64>
 8010522:	270c      	movs	r7, #12
 8010524:	0039      	movs	r1, r7
 8010526:	0030      	movs	r0, r6
 8010528:	f7ff ffa8 	bl	801047c <sbrk_aligned>
 801052c:	1c43      	adds	r3, r0, #1
 801052e:	d034      	beq.n	801059a <_malloc_r+0xda>
 8010530:	6823      	ldr	r3, [r4, #0]
 8010532:	19df      	adds	r7, r3, r7
 8010534:	6027      	str	r7, [r4, #0]
 8010536:	e013      	b.n	8010560 <_malloc_r+0xa0>
 8010538:	2b00      	cmp	r3, #0
 801053a:	dacb      	bge.n	80104d4 <_malloc_r+0x14>
 801053c:	230c      	movs	r3, #12
 801053e:	2500      	movs	r5, #0
 8010540:	6033      	str	r3, [r6, #0]
 8010542:	0028      	movs	r0, r5
 8010544:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010546:	6822      	ldr	r2, [r4, #0]
 8010548:	1bd1      	subs	r1, r2, r7
 801054a:	d420      	bmi.n	801058e <_malloc_r+0xce>
 801054c:	290b      	cmp	r1, #11
 801054e:	d917      	bls.n	8010580 <_malloc_r+0xc0>
 8010550:	19e2      	adds	r2, r4, r7
 8010552:	6027      	str	r7, [r4, #0]
 8010554:	42a3      	cmp	r3, r4
 8010556:	d111      	bne.n	801057c <_malloc_r+0xbc>
 8010558:	602a      	str	r2, [r5, #0]
 801055a:	6863      	ldr	r3, [r4, #4]
 801055c:	6011      	str	r1, [r2, #0]
 801055e:	6053      	str	r3, [r2, #4]
 8010560:	0030      	movs	r0, r6
 8010562:	0025      	movs	r5, r4
 8010564:	f000 f9f2 	bl	801094c <__malloc_unlock>
 8010568:	2207      	movs	r2, #7
 801056a:	350b      	adds	r5, #11
 801056c:	1d23      	adds	r3, r4, #4
 801056e:	4395      	bics	r5, r2
 8010570:	1aea      	subs	r2, r5, r3
 8010572:	429d      	cmp	r5, r3
 8010574:	d0e5      	beq.n	8010542 <_malloc_r+0x82>
 8010576:	1b5b      	subs	r3, r3, r5
 8010578:	50a3      	str	r3, [r4, r2]
 801057a:	e7e2      	b.n	8010542 <_malloc_r+0x82>
 801057c:	605a      	str	r2, [r3, #4]
 801057e:	e7ec      	b.n	801055a <_malloc_r+0x9a>
 8010580:	6862      	ldr	r2, [r4, #4]
 8010582:	42a3      	cmp	r3, r4
 8010584:	d101      	bne.n	801058a <_malloc_r+0xca>
 8010586:	602a      	str	r2, [r5, #0]
 8010588:	e7ea      	b.n	8010560 <_malloc_r+0xa0>
 801058a:	605a      	str	r2, [r3, #4]
 801058c:	e7e8      	b.n	8010560 <_malloc_r+0xa0>
 801058e:	0023      	movs	r3, r4
 8010590:	6864      	ldr	r4, [r4, #4]
 8010592:	e7a7      	b.n	80104e4 <_malloc_r+0x24>
 8010594:	002c      	movs	r4, r5
 8010596:	686d      	ldr	r5, [r5, #4]
 8010598:	e7af      	b.n	80104fa <_malloc_r+0x3a>
 801059a:	230c      	movs	r3, #12
 801059c:	0030      	movs	r0, r6
 801059e:	6033      	str	r3, [r6, #0]
 80105a0:	f000 f9d4 	bl	801094c <__malloc_unlock>
 80105a4:	e7cd      	b.n	8010542 <_malloc_r+0x82>
 80105a6:	46c0      	nop			; (mov r8, r8)
 80105a8:	20002764 	.word	0x20002764

080105ac <__ssputs_r>:
 80105ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80105ae:	688e      	ldr	r6, [r1, #8]
 80105b0:	b085      	sub	sp, #20
 80105b2:	0007      	movs	r7, r0
 80105b4:	000c      	movs	r4, r1
 80105b6:	9203      	str	r2, [sp, #12]
 80105b8:	9301      	str	r3, [sp, #4]
 80105ba:	429e      	cmp	r6, r3
 80105bc:	d83c      	bhi.n	8010638 <__ssputs_r+0x8c>
 80105be:	2390      	movs	r3, #144	; 0x90
 80105c0:	898a      	ldrh	r2, [r1, #12]
 80105c2:	00db      	lsls	r3, r3, #3
 80105c4:	421a      	tst	r2, r3
 80105c6:	d034      	beq.n	8010632 <__ssputs_r+0x86>
 80105c8:	6909      	ldr	r1, [r1, #16]
 80105ca:	6823      	ldr	r3, [r4, #0]
 80105cc:	6960      	ldr	r0, [r4, #20]
 80105ce:	1a5b      	subs	r3, r3, r1
 80105d0:	9302      	str	r3, [sp, #8]
 80105d2:	2303      	movs	r3, #3
 80105d4:	4343      	muls	r3, r0
 80105d6:	0fdd      	lsrs	r5, r3, #31
 80105d8:	18ed      	adds	r5, r5, r3
 80105da:	9b01      	ldr	r3, [sp, #4]
 80105dc:	9802      	ldr	r0, [sp, #8]
 80105de:	3301      	adds	r3, #1
 80105e0:	181b      	adds	r3, r3, r0
 80105e2:	106d      	asrs	r5, r5, #1
 80105e4:	42ab      	cmp	r3, r5
 80105e6:	d900      	bls.n	80105ea <__ssputs_r+0x3e>
 80105e8:	001d      	movs	r5, r3
 80105ea:	0553      	lsls	r3, r2, #21
 80105ec:	d532      	bpl.n	8010654 <__ssputs_r+0xa8>
 80105ee:	0029      	movs	r1, r5
 80105f0:	0038      	movs	r0, r7
 80105f2:	f7ff ff65 	bl	80104c0 <_malloc_r>
 80105f6:	1e06      	subs	r6, r0, #0
 80105f8:	d109      	bne.n	801060e <__ssputs_r+0x62>
 80105fa:	230c      	movs	r3, #12
 80105fc:	603b      	str	r3, [r7, #0]
 80105fe:	2340      	movs	r3, #64	; 0x40
 8010600:	2001      	movs	r0, #1
 8010602:	89a2      	ldrh	r2, [r4, #12]
 8010604:	4240      	negs	r0, r0
 8010606:	4313      	orrs	r3, r2
 8010608:	81a3      	strh	r3, [r4, #12]
 801060a:	b005      	add	sp, #20
 801060c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801060e:	9a02      	ldr	r2, [sp, #8]
 8010610:	6921      	ldr	r1, [r4, #16]
 8010612:	f7fd ffb5 	bl	800e580 <memcpy>
 8010616:	89a3      	ldrh	r3, [r4, #12]
 8010618:	4a14      	ldr	r2, [pc, #80]	; (801066c <__ssputs_r+0xc0>)
 801061a:	401a      	ands	r2, r3
 801061c:	2380      	movs	r3, #128	; 0x80
 801061e:	4313      	orrs	r3, r2
 8010620:	81a3      	strh	r3, [r4, #12]
 8010622:	9b02      	ldr	r3, [sp, #8]
 8010624:	6126      	str	r6, [r4, #16]
 8010626:	18f6      	adds	r6, r6, r3
 8010628:	6026      	str	r6, [r4, #0]
 801062a:	6165      	str	r5, [r4, #20]
 801062c:	9e01      	ldr	r6, [sp, #4]
 801062e:	1aed      	subs	r5, r5, r3
 8010630:	60a5      	str	r5, [r4, #8]
 8010632:	9b01      	ldr	r3, [sp, #4]
 8010634:	429e      	cmp	r6, r3
 8010636:	d900      	bls.n	801063a <__ssputs_r+0x8e>
 8010638:	9e01      	ldr	r6, [sp, #4]
 801063a:	0032      	movs	r2, r6
 801063c:	9903      	ldr	r1, [sp, #12]
 801063e:	6820      	ldr	r0, [r4, #0]
 8010640:	f000 f968 	bl	8010914 <memmove>
 8010644:	68a3      	ldr	r3, [r4, #8]
 8010646:	2000      	movs	r0, #0
 8010648:	1b9b      	subs	r3, r3, r6
 801064a:	60a3      	str	r3, [r4, #8]
 801064c:	6823      	ldr	r3, [r4, #0]
 801064e:	199e      	adds	r6, r3, r6
 8010650:	6026      	str	r6, [r4, #0]
 8010652:	e7da      	b.n	801060a <__ssputs_r+0x5e>
 8010654:	002a      	movs	r2, r5
 8010656:	0038      	movs	r0, r7
 8010658:	f000 f980 	bl	801095c <_realloc_r>
 801065c:	1e06      	subs	r6, r0, #0
 801065e:	d1e0      	bne.n	8010622 <__ssputs_r+0x76>
 8010660:	0038      	movs	r0, r7
 8010662:	6921      	ldr	r1, [r4, #16]
 8010664:	f7ff fec0 	bl	80103e8 <_free_r>
 8010668:	e7c7      	b.n	80105fa <__ssputs_r+0x4e>
 801066a:	46c0      	nop			; (mov r8, r8)
 801066c:	fffffb7f 	.word	0xfffffb7f

08010670 <_svfiprintf_r>:
 8010670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010672:	b0a1      	sub	sp, #132	; 0x84
 8010674:	9003      	str	r0, [sp, #12]
 8010676:	001d      	movs	r5, r3
 8010678:	898b      	ldrh	r3, [r1, #12]
 801067a:	000f      	movs	r7, r1
 801067c:	0016      	movs	r6, r2
 801067e:	061b      	lsls	r3, r3, #24
 8010680:	d511      	bpl.n	80106a6 <_svfiprintf_r+0x36>
 8010682:	690b      	ldr	r3, [r1, #16]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d10e      	bne.n	80106a6 <_svfiprintf_r+0x36>
 8010688:	2140      	movs	r1, #64	; 0x40
 801068a:	f7ff ff19 	bl	80104c0 <_malloc_r>
 801068e:	6038      	str	r0, [r7, #0]
 8010690:	6138      	str	r0, [r7, #16]
 8010692:	2800      	cmp	r0, #0
 8010694:	d105      	bne.n	80106a2 <_svfiprintf_r+0x32>
 8010696:	230c      	movs	r3, #12
 8010698:	9a03      	ldr	r2, [sp, #12]
 801069a:	3801      	subs	r0, #1
 801069c:	6013      	str	r3, [r2, #0]
 801069e:	b021      	add	sp, #132	; 0x84
 80106a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106a2:	2340      	movs	r3, #64	; 0x40
 80106a4:	617b      	str	r3, [r7, #20]
 80106a6:	2300      	movs	r3, #0
 80106a8:	ac08      	add	r4, sp, #32
 80106aa:	6163      	str	r3, [r4, #20]
 80106ac:	3320      	adds	r3, #32
 80106ae:	7663      	strb	r3, [r4, #25]
 80106b0:	3310      	adds	r3, #16
 80106b2:	76a3      	strb	r3, [r4, #26]
 80106b4:	9507      	str	r5, [sp, #28]
 80106b6:	0035      	movs	r5, r6
 80106b8:	782b      	ldrb	r3, [r5, #0]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d001      	beq.n	80106c2 <_svfiprintf_r+0x52>
 80106be:	2b25      	cmp	r3, #37	; 0x25
 80106c0:	d147      	bne.n	8010752 <_svfiprintf_r+0xe2>
 80106c2:	1bab      	subs	r3, r5, r6
 80106c4:	9305      	str	r3, [sp, #20]
 80106c6:	42b5      	cmp	r5, r6
 80106c8:	d00c      	beq.n	80106e4 <_svfiprintf_r+0x74>
 80106ca:	0032      	movs	r2, r6
 80106cc:	0039      	movs	r1, r7
 80106ce:	9803      	ldr	r0, [sp, #12]
 80106d0:	f7ff ff6c 	bl	80105ac <__ssputs_r>
 80106d4:	1c43      	adds	r3, r0, #1
 80106d6:	d100      	bne.n	80106da <_svfiprintf_r+0x6a>
 80106d8:	e0ae      	b.n	8010838 <_svfiprintf_r+0x1c8>
 80106da:	6962      	ldr	r2, [r4, #20]
 80106dc:	9b05      	ldr	r3, [sp, #20]
 80106de:	4694      	mov	ip, r2
 80106e0:	4463      	add	r3, ip
 80106e2:	6163      	str	r3, [r4, #20]
 80106e4:	782b      	ldrb	r3, [r5, #0]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d100      	bne.n	80106ec <_svfiprintf_r+0x7c>
 80106ea:	e0a5      	b.n	8010838 <_svfiprintf_r+0x1c8>
 80106ec:	2201      	movs	r2, #1
 80106ee:	2300      	movs	r3, #0
 80106f0:	4252      	negs	r2, r2
 80106f2:	6062      	str	r2, [r4, #4]
 80106f4:	a904      	add	r1, sp, #16
 80106f6:	3254      	adds	r2, #84	; 0x54
 80106f8:	1852      	adds	r2, r2, r1
 80106fa:	1c6e      	adds	r6, r5, #1
 80106fc:	6023      	str	r3, [r4, #0]
 80106fe:	60e3      	str	r3, [r4, #12]
 8010700:	60a3      	str	r3, [r4, #8]
 8010702:	7013      	strb	r3, [r2, #0]
 8010704:	65a3      	str	r3, [r4, #88]	; 0x58
 8010706:	2205      	movs	r2, #5
 8010708:	7831      	ldrb	r1, [r6, #0]
 801070a:	4854      	ldr	r0, [pc, #336]	; (801085c <_svfiprintf_r+0x1ec>)
 801070c:	f7ff fa98 	bl	800fc40 <memchr>
 8010710:	1c75      	adds	r5, r6, #1
 8010712:	2800      	cmp	r0, #0
 8010714:	d11f      	bne.n	8010756 <_svfiprintf_r+0xe6>
 8010716:	6822      	ldr	r2, [r4, #0]
 8010718:	06d3      	lsls	r3, r2, #27
 801071a:	d504      	bpl.n	8010726 <_svfiprintf_r+0xb6>
 801071c:	2353      	movs	r3, #83	; 0x53
 801071e:	a904      	add	r1, sp, #16
 8010720:	185b      	adds	r3, r3, r1
 8010722:	2120      	movs	r1, #32
 8010724:	7019      	strb	r1, [r3, #0]
 8010726:	0713      	lsls	r3, r2, #28
 8010728:	d504      	bpl.n	8010734 <_svfiprintf_r+0xc4>
 801072a:	2353      	movs	r3, #83	; 0x53
 801072c:	a904      	add	r1, sp, #16
 801072e:	185b      	adds	r3, r3, r1
 8010730:	212b      	movs	r1, #43	; 0x2b
 8010732:	7019      	strb	r1, [r3, #0]
 8010734:	7833      	ldrb	r3, [r6, #0]
 8010736:	2b2a      	cmp	r3, #42	; 0x2a
 8010738:	d016      	beq.n	8010768 <_svfiprintf_r+0xf8>
 801073a:	0035      	movs	r5, r6
 801073c:	2100      	movs	r1, #0
 801073e:	200a      	movs	r0, #10
 8010740:	68e3      	ldr	r3, [r4, #12]
 8010742:	782a      	ldrb	r2, [r5, #0]
 8010744:	1c6e      	adds	r6, r5, #1
 8010746:	3a30      	subs	r2, #48	; 0x30
 8010748:	2a09      	cmp	r2, #9
 801074a:	d94e      	bls.n	80107ea <_svfiprintf_r+0x17a>
 801074c:	2900      	cmp	r1, #0
 801074e:	d111      	bne.n	8010774 <_svfiprintf_r+0x104>
 8010750:	e017      	b.n	8010782 <_svfiprintf_r+0x112>
 8010752:	3501      	adds	r5, #1
 8010754:	e7b0      	b.n	80106b8 <_svfiprintf_r+0x48>
 8010756:	4b41      	ldr	r3, [pc, #260]	; (801085c <_svfiprintf_r+0x1ec>)
 8010758:	6822      	ldr	r2, [r4, #0]
 801075a:	1ac0      	subs	r0, r0, r3
 801075c:	2301      	movs	r3, #1
 801075e:	4083      	lsls	r3, r0
 8010760:	4313      	orrs	r3, r2
 8010762:	002e      	movs	r6, r5
 8010764:	6023      	str	r3, [r4, #0]
 8010766:	e7ce      	b.n	8010706 <_svfiprintf_r+0x96>
 8010768:	9b07      	ldr	r3, [sp, #28]
 801076a:	1d19      	adds	r1, r3, #4
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	9107      	str	r1, [sp, #28]
 8010770:	2b00      	cmp	r3, #0
 8010772:	db01      	blt.n	8010778 <_svfiprintf_r+0x108>
 8010774:	930b      	str	r3, [sp, #44]	; 0x2c
 8010776:	e004      	b.n	8010782 <_svfiprintf_r+0x112>
 8010778:	425b      	negs	r3, r3
 801077a:	60e3      	str	r3, [r4, #12]
 801077c:	2302      	movs	r3, #2
 801077e:	4313      	orrs	r3, r2
 8010780:	6023      	str	r3, [r4, #0]
 8010782:	782b      	ldrb	r3, [r5, #0]
 8010784:	2b2e      	cmp	r3, #46	; 0x2e
 8010786:	d10a      	bne.n	801079e <_svfiprintf_r+0x12e>
 8010788:	786b      	ldrb	r3, [r5, #1]
 801078a:	2b2a      	cmp	r3, #42	; 0x2a
 801078c:	d135      	bne.n	80107fa <_svfiprintf_r+0x18a>
 801078e:	9b07      	ldr	r3, [sp, #28]
 8010790:	3502      	adds	r5, #2
 8010792:	1d1a      	adds	r2, r3, #4
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	9207      	str	r2, [sp, #28]
 8010798:	2b00      	cmp	r3, #0
 801079a:	db2b      	blt.n	80107f4 <_svfiprintf_r+0x184>
 801079c:	9309      	str	r3, [sp, #36]	; 0x24
 801079e:	4e30      	ldr	r6, [pc, #192]	; (8010860 <_svfiprintf_r+0x1f0>)
 80107a0:	2203      	movs	r2, #3
 80107a2:	0030      	movs	r0, r6
 80107a4:	7829      	ldrb	r1, [r5, #0]
 80107a6:	f7ff fa4b 	bl	800fc40 <memchr>
 80107aa:	2800      	cmp	r0, #0
 80107ac:	d006      	beq.n	80107bc <_svfiprintf_r+0x14c>
 80107ae:	2340      	movs	r3, #64	; 0x40
 80107b0:	1b80      	subs	r0, r0, r6
 80107b2:	4083      	lsls	r3, r0
 80107b4:	6822      	ldr	r2, [r4, #0]
 80107b6:	3501      	adds	r5, #1
 80107b8:	4313      	orrs	r3, r2
 80107ba:	6023      	str	r3, [r4, #0]
 80107bc:	7829      	ldrb	r1, [r5, #0]
 80107be:	2206      	movs	r2, #6
 80107c0:	4828      	ldr	r0, [pc, #160]	; (8010864 <_svfiprintf_r+0x1f4>)
 80107c2:	1c6e      	adds	r6, r5, #1
 80107c4:	7621      	strb	r1, [r4, #24]
 80107c6:	f7ff fa3b 	bl	800fc40 <memchr>
 80107ca:	2800      	cmp	r0, #0
 80107cc:	d03c      	beq.n	8010848 <_svfiprintf_r+0x1d8>
 80107ce:	4b26      	ldr	r3, [pc, #152]	; (8010868 <_svfiprintf_r+0x1f8>)
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d125      	bne.n	8010820 <_svfiprintf_r+0x1b0>
 80107d4:	2207      	movs	r2, #7
 80107d6:	9b07      	ldr	r3, [sp, #28]
 80107d8:	3307      	adds	r3, #7
 80107da:	4393      	bics	r3, r2
 80107dc:	3308      	adds	r3, #8
 80107de:	9307      	str	r3, [sp, #28]
 80107e0:	6963      	ldr	r3, [r4, #20]
 80107e2:	9a04      	ldr	r2, [sp, #16]
 80107e4:	189b      	adds	r3, r3, r2
 80107e6:	6163      	str	r3, [r4, #20]
 80107e8:	e765      	b.n	80106b6 <_svfiprintf_r+0x46>
 80107ea:	4343      	muls	r3, r0
 80107ec:	0035      	movs	r5, r6
 80107ee:	2101      	movs	r1, #1
 80107f0:	189b      	adds	r3, r3, r2
 80107f2:	e7a6      	b.n	8010742 <_svfiprintf_r+0xd2>
 80107f4:	2301      	movs	r3, #1
 80107f6:	425b      	negs	r3, r3
 80107f8:	e7d0      	b.n	801079c <_svfiprintf_r+0x12c>
 80107fa:	2300      	movs	r3, #0
 80107fc:	200a      	movs	r0, #10
 80107fe:	001a      	movs	r2, r3
 8010800:	3501      	adds	r5, #1
 8010802:	6063      	str	r3, [r4, #4]
 8010804:	7829      	ldrb	r1, [r5, #0]
 8010806:	1c6e      	adds	r6, r5, #1
 8010808:	3930      	subs	r1, #48	; 0x30
 801080a:	2909      	cmp	r1, #9
 801080c:	d903      	bls.n	8010816 <_svfiprintf_r+0x1a6>
 801080e:	2b00      	cmp	r3, #0
 8010810:	d0c5      	beq.n	801079e <_svfiprintf_r+0x12e>
 8010812:	9209      	str	r2, [sp, #36]	; 0x24
 8010814:	e7c3      	b.n	801079e <_svfiprintf_r+0x12e>
 8010816:	4342      	muls	r2, r0
 8010818:	0035      	movs	r5, r6
 801081a:	2301      	movs	r3, #1
 801081c:	1852      	adds	r2, r2, r1
 801081e:	e7f1      	b.n	8010804 <_svfiprintf_r+0x194>
 8010820:	ab07      	add	r3, sp, #28
 8010822:	9300      	str	r3, [sp, #0]
 8010824:	003a      	movs	r2, r7
 8010826:	0021      	movs	r1, r4
 8010828:	4b10      	ldr	r3, [pc, #64]	; (801086c <_svfiprintf_r+0x1fc>)
 801082a:	9803      	ldr	r0, [sp, #12]
 801082c:	f7fd ff64 	bl	800e6f8 <_printf_float>
 8010830:	9004      	str	r0, [sp, #16]
 8010832:	9b04      	ldr	r3, [sp, #16]
 8010834:	3301      	adds	r3, #1
 8010836:	d1d3      	bne.n	80107e0 <_svfiprintf_r+0x170>
 8010838:	89bb      	ldrh	r3, [r7, #12]
 801083a:	980d      	ldr	r0, [sp, #52]	; 0x34
 801083c:	065b      	lsls	r3, r3, #25
 801083e:	d400      	bmi.n	8010842 <_svfiprintf_r+0x1d2>
 8010840:	e72d      	b.n	801069e <_svfiprintf_r+0x2e>
 8010842:	2001      	movs	r0, #1
 8010844:	4240      	negs	r0, r0
 8010846:	e72a      	b.n	801069e <_svfiprintf_r+0x2e>
 8010848:	ab07      	add	r3, sp, #28
 801084a:	9300      	str	r3, [sp, #0]
 801084c:	003a      	movs	r2, r7
 801084e:	0021      	movs	r1, r4
 8010850:	4b06      	ldr	r3, [pc, #24]	; (801086c <_svfiprintf_r+0x1fc>)
 8010852:	9803      	ldr	r0, [sp, #12]
 8010854:	f7fe fa02 	bl	800ec5c <_printf_i>
 8010858:	e7ea      	b.n	8010830 <_svfiprintf_r+0x1c0>
 801085a:	46c0      	nop			; (mov r8, r8)
 801085c:	08012b94 	.word	0x08012b94
 8010860:	08012b9a 	.word	0x08012b9a
 8010864:	08012b9e 	.word	0x08012b9e
 8010868:	0800e6f9 	.word	0x0800e6f9
 801086c:	080105ad 	.word	0x080105ad

08010870 <_sbrk_r>:
 8010870:	2300      	movs	r3, #0
 8010872:	b570      	push	{r4, r5, r6, lr}
 8010874:	4d06      	ldr	r5, [pc, #24]	; (8010890 <_sbrk_r+0x20>)
 8010876:	0004      	movs	r4, r0
 8010878:	0008      	movs	r0, r1
 801087a:	602b      	str	r3, [r5, #0]
 801087c:	f7f3 fd78 	bl	8004370 <_sbrk>
 8010880:	1c43      	adds	r3, r0, #1
 8010882:	d103      	bne.n	801088c <_sbrk_r+0x1c>
 8010884:	682b      	ldr	r3, [r5, #0]
 8010886:	2b00      	cmp	r3, #0
 8010888:	d000      	beq.n	801088c <_sbrk_r+0x1c>
 801088a:	6023      	str	r3, [r4, #0]
 801088c:	bd70      	pop	{r4, r5, r6, pc}
 801088e:	46c0      	nop			; (mov r8, r8)
 8010890:	2000276c 	.word	0x2000276c

08010894 <__assert_func>:
 8010894:	b530      	push	{r4, r5, lr}
 8010896:	0014      	movs	r4, r2
 8010898:	001a      	movs	r2, r3
 801089a:	4b09      	ldr	r3, [pc, #36]	; (80108c0 <__assert_func+0x2c>)
 801089c:	0005      	movs	r5, r0
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	b085      	sub	sp, #20
 80108a2:	68d8      	ldr	r0, [r3, #12]
 80108a4:	4b07      	ldr	r3, [pc, #28]	; (80108c4 <__assert_func+0x30>)
 80108a6:	2c00      	cmp	r4, #0
 80108a8:	d101      	bne.n	80108ae <__assert_func+0x1a>
 80108aa:	4b07      	ldr	r3, [pc, #28]	; (80108c8 <__assert_func+0x34>)
 80108ac:	001c      	movs	r4, r3
 80108ae:	9301      	str	r3, [sp, #4]
 80108b0:	9100      	str	r1, [sp, #0]
 80108b2:	002b      	movs	r3, r5
 80108b4:	4905      	ldr	r1, [pc, #20]	; (80108cc <__assert_func+0x38>)
 80108b6:	9402      	str	r4, [sp, #8]
 80108b8:	f000 f80a 	bl	80108d0 <fiprintf>
 80108bc:	f000 faba 	bl	8010e34 <abort>
 80108c0:	20000024 	.word	0x20000024
 80108c4:	08012ba5 	.word	0x08012ba5
 80108c8:	08012be0 	.word	0x08012be0
 80108cc:	08012bb2 	.word	0x08012bb2

080108d0 <fiprintf>:
 80108d0:	b40e      	push	{r1, r2, r3}
 80108d2:	b503      	push	{r0, r1, lr}
 80108d4:	0001      	movs	r1, r0
 80108d6:	ab03      	add	r3, sp, #12
 80108d8:	4804      	ldr	r0, [pc, #16]	; (80108ec <fiprintf+0x1c>)
 80108da:	cb04      	ldmia	r3!, {r2}
 80108dc:	6800      	ldr	r0, [r0, #0]
 80108de:	9301      	str	r3, [sp, #4]
 80108e0:	f000 f892 	bl	8010a08 <_vfiprintf_r>
 80108e4:	b002      	add	sp, #8
 80108e6:	bc08      	pop	{r3}
 80108e8:	b003      	add	sp, #12
 80108ea:	4718      	bx	r3
 80108ec:	20000024 	.word	0x20000024

080108f0 <__ascii_mbtowc>:
 80108f0:	b082      	sub	sp, #8
 80108f2:	2900      	cmp	r1, #0
 80108f4:	d100      	bne.n	80108f8 <__ascii_mbtowc+0x8>
 80108f6:	a901      	add	r1, sp, #4
 80108f8:	1e10      	subs	r0, r2, #0
 80108fa:	d006      	beq.n	801090a <__ascii_mbtowc+0x1a>
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d006      	beq.n	801090e <__ascii_mbtowc+0x1e>
 8010900:	7813      	ldrb	r3, [r2, #0]
 8010902:	600b      	str	r3, [r1, #0]
 8010904:	7810      	ldrb	r0, [r2, #0]
 8010906:	1e43      	subs	r3, r0, #1
 8010908:	4198      	sbcs	r0, r3
 801090a:	b002      	add	sp, #8
 801090c:	4770      	bx	lr
 801090e:	2002      	movs	r0, #2
 8010910:	4240      	negs	r0, r0
 8010912:	e7fa      	b.n	801090a <__ascii_mbtowc+0x1a>

08010914 <memmove>:
 8010914:	b510      	push	{r4, lr}
 8010916:	4288      	cmp	r0, r1
 8010918:	d902      	bls.n	8010920 <memmove+0xc>
 801091a:	188b      	adds	r3, r1, r2
 801091c:	4298      	cmp	r0, r3
 801091e:	d303      	bcc.n	8010928 <memmove+0x14>
 8010920:	2300      	movs	r3, #0
 8010922:	e007      	b.n	8010934 <memmove+0x20>
 8010924:	5c8b      	ldrb	r3, [r1, r2]
 8010926:	5483      	strb	r3, [r0, r2]
 8010928:	3a01      	subs	r2, #1
 801092a:	d2fb      	bcs.n	8010924 <memmove+0x10>
 801092c:	bd10      	pop	{r4, pc}
 801092e:	5ccc      	ldrb	r4, [r1, r3]
 8010930:	54c4      	strb	r4, [r0, r3]
 8010932:	3301      	adds	r3, #1
 8010934:	429a      	cmp	r2, r3
 8010936:	d1fa      	bne.n	801092e <memmove+0x1a>
 8010938:	e7f8      	b.n	801092c <memmove+0x18>
	...

0801093c <__malloc_lock>:
 801093c:	b510      	push	{r4, lr}
 801093e:	4802      	ldr	r0, [pc, #8]	; (8010948 <__malloc_lock+0xc>)
 8010940:	f000 fc4f 	bl	80111e2 <__retarget_lock_acquire_recursive>
 8010944:	bd10      	pop	{r4, pc}
 8010946:	46c0      	nop			; (mov r8, r8)
 8010948:	20002770 	.word	0x20002770

0801094c <__malloc_unlock>:
 801094c:	b510      	push	{r4, lr}
 801094e:	4802      	ldr	r0, [pc, #8]	; (8010958 <__malloc_unlock+0xc>)
 8010950:	f000 fc48 	bl	80111e4 <__retarget_lock_release_recursive>
 8010954:	bd10      	pop	{r4, pc}
 8010956:	46c0      	nop			; (mov r8, r8)
 8010958:	20002770 	.word	0x20002770

0801095c <_realloc_r>:
 801095c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801095e:	0007      	movs	r7, r0
 8010960:	000e      	movs	r6, r1
 8010962:	0014      	movs	r4, r2
 8010964:	2900      	cmp	r1, #0
 8010966:	d105      	bne.n	8010974 <_realloc_r+0x18>
 8010968:	0011      	movs	r1, r2
 801096a:	f7ff fda9 	bl	80104c0 <_malloc_r>
 801096e:	0005      	movs	r5, r0
 8010970:	0028      	movs	r0, r5
 8010972:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010974:	2a00      	cmp	r2, #0
 8010976:	d103      	bne.n	8010980 <_realloc_r+0x24>
 8010978:	f7ff fd36 	bl	80103e8 <_free_r>
 801097c:	0025      	movs	r5, r4
 801097e:	e7f7      	b.n	8010970 <_realloc_r+0x14>
 8010980:	f000 fc9e 	bl	80112c0 <_malloc_usable_size_r>
 8010984:	9001      	str	r0, [sp, #4]
 8010986:	4284      	cmp	r4, r0
 8010988:	d803      	bhi.n	8010992 <_realloc_r+0x36>
 801098a:	0035      	movs	r5, r6
 801098c:	0843      	lsrs	r3, r0, #1
 801098e:	42a3      	cmp	r3, r4
 8010990:	d3ee      	bcc.n	8010970 <_realloc_r+0x14>
 8010992:	0021      	movs	r1, r4
 8010994:	0038      	movs	r0, r7
 8010996:	f7ff fd93 	bl	80104c0 <_malloc_r>
 801099a:	1e05      	subs	r5, r0, #0
 801099c:	d0e8      	beq.n	8010970 <_realloc_r+0x14>
 801099e:	9b01      	ldr	r3, [sp, #4]
 80109a0:	0022      	movs	r2, r4
 80109a2:	429c      	cmp	r4, r3
 80109a4:	d900      	bls.n	80109a8 <_realloc_r+0x4c>
 80109a6:	001a      	movs	r2, r3
 80109a8:	0031      	movs	r1, r6
 80109aa:	0028      	movs	r0, r5
 80109ac:	f7fd fde8 	bl	800e580 <memcpy>
 80109b0:	0031      	movs	r1, r6
 80109b2:	0038      	movs	r0, r7
 80109b4:	f7ff fd18 	bl	80103e8 <_free_r>
 80109b8:	e7da      	b.n	8010970 <_realloc_r+0x14>

080109ba <__sfputc_r>:
 80109ba:	6893      	ldr	r3, [r2, #8]
 80109bc:	b510      	push	{r4, lr}
 80109be:	3b01      	subs	r3, #1
 80109c0:	6093      	str	r3, [r2, #8]
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	da04      	bge.n	80109d0 <__sfputc_r+0x16>
 80109c6:	6994      	ldr	r4, [r2, #24]
 80109c8:	42a3      	cmp	r3, r4
 80109ca:	db07      	blt.n	80109dc <__sfputc_r+0x22>
 80109cc:	290a      	cmp	r1, #10
 80109ce:	d005      	beq.n	80109dc <__sfputc_r+0x22>
 80109d0:	6813      	ldr	r3, [r2, #0]
 80109d2:	1c58      	adds	r0, r3, #1
 80109d4:	6010      	str	r0, [r2, #0]
 80109d6:	7019      	strb	r1, [r3, #0]
 80109d8:	0008      	movs	r0, r1
 80109da:	bd10      	pop	{r4, pc}
 80109dc:	f000 f94e 	bl	8010c7c <__swbuf_r>
 80109e0:	0001      	movs	r1, r0
 80109e2:	e7f9      	b.n	80109d8 <__sfputc_r+0x1e>

080109e4 <__sfputs_r>:
 80109e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109e6:	0006      	movs	r6, r0
 80109e8:	000f      	movs	r7, r1
 80109ea:	0014      	movs	r4, r2
 80109ec:	18d5      	adds	r5, r2, r3
 80109ee:	42ac      	cmp	r4, r5
 80109f0:	d101      	bne.n	80109f6 <__sfputs_r+0x12>
 80109f2:	2000      	movs	r0, #0
 80109f4:	e007      	b.n	8010a06 <__sfputs_r+0x22>
 80109f6:	7821      	ldrb	r1, [r4, #0]
 80109f8:	003a      	movs	r2, r7
 80109fa:	0030      	movs	r0, r6
 80109fc:	f7ff ffdd 	bl	80109ba <__sfputc_r>
 8010a00:	3401      	adds	r4, #1
 8010a02:	1c43      	adds	r3, r0, #1
 8010a04:	d1f3      	bne.n	80109ee <__sfputs_r+0xa>
 8010a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010a08 <_vfiprintf_r>:
 8010a08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010a0a:	b0a1      	sub	sp, #132	; 0x84
 8010a0c:	0006      	movs	r6, r0
 8010a0e:	000c      	movs	r4, r1
 8010a10:	001f      	movs	r7, r3
 8010a12:	9203      	str	r2, [sp, #12]
 8010a14:	2800      	cmp	r0, #0
 8010a16:	d004      	beq.n	8010a22 <_vfiprintf_r+0x1a>
 8010a18:	6983      	ldr	r3, [r0, #24]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d101      	bne.n	8010a22 <_vfiprintf_r+0x1a>
 8010a1e:	f000 fb3f 	bl	80110a0 <__sinit>
 8010a22:	4b8e      	ldr	r3, [pc, #568]	; (8010c5c <_vfiprintf_r+0x254>)
 8010a24:	429c      	cmp	r4, r3
 8010a26:	d11c      	bne.n	8010a62 <_vfiprintf_r+0x5a>
 8010a28:	6874      	ldr	r4, [r6, #4]
 8010a2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010a2c:	07db      	lsls	r3, r3, #31
 8010a2e:	d405      	bmi.n	8010a3c <_vfiprintf_r+0x34>
 8010a30:	89a3      	ldrh	r3, [r4, #12]
 8010a32:	059b      	lsls	r3, r3, #22
 8010a34:	d402      	bmi.n	8010a3c <_vfiprintf_r+0x34>
 8010a36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010a38:	f000 fbd3 	bl	80111e2 <__retarget_lock_acquire_recursive>
 8010a3c:	89a3      	ldrh	r3, [r4, #12]
 8010a3e:	071b      	lsls	r3, r3, #28
 8010a40:	d502      	bpl.n	8010a48 <_vfiprintf_r+0x40>
 8010a42:	6923      	ldr	r3, [r4, #16]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d11d      	bne.n	8010a84 <_vfiprintf_r+0x7c>
 8010a48:	0021      	movs	r1, r4
 8010a4a:	0030      	movs	r0, r6
 8010a4c:	f000 f97a 	bl	8010d44 <__swsetup_r>
 8010a50:	2800      	cmp	r0, #0
 8010a52:	d017      	beq.n	8010a84 <_vfiprintf_r+0x7c>
 8010a54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010a56:	07db      	lsls	r3, r3, #31
 8010a58:	d50d      	bpl.n	8010a76 <_vfiprintf_r+0x6e>
 8010a5a:	2001      	movs	r0, #1
 8010a5c:	4240      	negs	r0, r0
 8010a5e:	b021      	add	sp, #132	; 0x84
 8010a60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a62:	4b7f      	ldr	r3, [pc, #508]	; (8010c60 <_vfiprintf_r+0x258>)
 8010a64:	429c      	cmp	r4, r3
 8010a66:	d101      	bne.n	8010a6c <_vfiprintf_r+0x64>
 8010a68:	68b4      	ldr	r4, [r6, #8]
 8010a6a:	e7de      	b.n	8010a2a <_vfiprintf_r+0x22>
 8010a6c:	4b7d      	ldr	r3, [pc, #500]	; (8010c64 <_vfiprintf_r+0x25c>)
 8010a6e:	429c      	cmp	r4, r3
 8010a70:	d1db      	bne.n	8010a2a <_vfiprintf_r+0x22>
 8010a72:	68f4      	ldr	r4, [r6, #12]
 8010a74:	e7d9      	b.n	8010a2a <_vfiprintf_r+0x22>
 8010a76:	89a3      	ldrh	r3, [r4, #12]
 8010a78:	059b      	lsls	r3, r3, #22
 8010a7a:	d4ee      	bmi.n	8010a5a <_vfiprintf_r+0x52>
 8010a7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010a7e:	f000 fbb1 	bl	80111e4 <__retarget_lock_release_recursive>
 8010a82:	e7ea      	b.n	8010a5a <_vfiprintf_r+0x52>
 8010a84:	2300      	movs	r3, #0
 8010a86:	ad08      	add	r5, sp, #32
 8010a88:	616b      	str	r3, [r5, #20]
 8010a8a:	3320      	adds	r3, #32
 8010a8c:	766b      	strb	r3, [r5, #25]
 8010a8e:	3310      	adds	r3, #16
 8010a90:	76ab      	strb	r3, [r5, #26]
 8010a92:	9707      	str	r7, [sp, #28]
 8010a94:	9f03      	ldr	r7, [sp, #12]
 8010a96:	783b      	ldrb	r3, [r7, #0]
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d001      	beq.n	8010aa0 <_vfiprintf_r+0x98>
 8010a9c:	2b25      	cmp	r3, #37	; 0x25
 8010a9e:	d14e      	bne.n	8010b3e <_vfiprintf_r+0x136>
 8010aa0:	9b03      	ldr	r3, [sp, #12]
 8010aa2:	1afb      	subs	r3, r7, r3
 8010aa4:	9305      	str	r3, [sp, #20]
 8010aa6:	9b03      	ldr	r3, [sp, #12]
 8010aa8:	429f      	cmp	r7, r3
 8010aaa:	d00d      	beq.n	8010ac8 <_vfiprintf_r+0xc0>
 8010aac:	9b05      	ldr	r3, [sp, #20]
 8010aae:	0021      	movs	r1, r4
 8010ab0:	0030      	movs	r0, r6
 8010ab2:	9a03      	ldr	r2, [sp, #12]
 8010ab4:	f7ff ff96 	bl	80109e4 <__sfputs_r>
 8010ab8:	1c43      	adds	r3, r0, #1
 8010aba:	d100      	bne.n	8010abe <_vfiprintf_r+0xb6>
 8010abc:	e0b5      	b.n	8010c2a <_vfiprintf_r+0x222>
 8010abe:	696a      	ldr	r2, [r5, #20]
 8010ac0:	9b05      	ldr	r3, [sp, #20]
 8010ac2:	4694      	mov	ip, r2
 8010ac4:	4463      	add	r3, ip
 8010ac6:	616b      	str	r3, [r5, #20]
 8010ac8:	783b      	ldrb	r3, [r7, #0]
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d100      	bne.n	8010ad0 <_vfiprintf_r+0xc8>
 8010ace:	e0ac      	b.n	8010c2a <_vfiprintf_r+0x222>
 8010ad0:	2201      	movs	r2, #1
 8010ad2:	1c7b      	adds	r3, r7, #1
 8010ad4:	9303      	str	r3, [sp, #12]
 8010ad6:	2300      	movs	r3, #0
 8010ad8:	4252      	negs	r2, r2
 8010ada:	606a      	str	r2, [r5, #4]
 8010adc:	a904      	add	r1, sp, #16
 8010ade:	3254      	adds	r2, #84	; 0x54
 8010ae0:	1852      	adds	r2, r2, r1
 8010ae2:	602b      	str	r3, [r5, #0]
 8010ae4:	60eb      	str	r3, [r5, #12]
 8010ae6:	60ab      	str	r3, [r5, #8]
 8010ae8:	7013      	strb	r3, [r2, #0]
 8010aea:	65ab      	str	r3, [r5, #88]	; 0x58
 8010aec:	9b03      	ldr	r3, [sp, #12]
 8010aee:	2205      	movs	r2, #5
 8010af0:	7819      	ldrb	r1, [r3, #0]
 8010af2:	485d      	ldr	r0, [pc, #372]	; (8010c68 <_vfiprintf_r+0x260>)
 8010af4:	f7ff f8a4 	bl	800fc40 <memchr>
 8010af8:	9b03      	ldr	r3, [sp, #12]
 8010afa:	1c5f      	adds	r7, r3, #1
 8010afc:	2800      	cmp	r0, #0
 8010afe:	d120      	bne.n	8010b42 <_vfiprintf_r+0x13a>
 8010b00:	682a      	ldr	r2, [r5, #0]
 8010b02:	06d3      	lsls	r3, r2, #27
 8010b04:	d504      	bpl.n	8010b10 <_vfiprintf_r+0x108>
 8010b06:	2353      	movs	r3, #83	; 0x53
 8010b08:	a904      	add	r1, sp, #16
 8010b0a:	185b      	adds	r3, r3, r1
 8010b0c:	2120      	movs	r1, #32
 8010b0e:	7019      	strb	r1, [r3, #0]
 8010b10:	0713      	lsls	r3, r2, #28
 8010b12:	d504      	bpl.n	8010b1e <_vfiprintf_r+0x116>
 8010b14:	2353      	movs	r3, #83	; 0x53
 8010b16:	a904      	add	r1, sp, #16
 8010b18:	185b      	adds	r3, r3, r1
 8010b1a:	212b      	movs	r1, #43	; 0x2b
 8010b1c:	7019      	strb	r1, [r3, #0]
 8010b1e:	9b03      	ldr	r3, [sp, #12]
 8010b20:	781b      	ldrb	r3, [r3, #0]
 8010b22:	2b2a      	cmp	r3, #42	; 0x2a
 8010b24:	d016      	beq.n	8010b54 <_vfiprintf_r+0x14c>
 8010b26:	2100      	movs	r1, #0
 8010b28:	68eb      	ldr	r3, [r5, #12]
 8010b2a:	9f03      	ldr	r7, [sp, #12]
 8010b2c:	783a      	ldrb	r2, [r7, #0]
 8010b2e:	1c78      	adds	r0, r7, #1
 8010b30:	3a30      	subs	r2, #48	; 0x30
 8010b32:	4684      	mov	ip, r0
 8010b34:	2a09      	cmp	r2, #9
 8010b36:	d94f      	bls.n	8010bd8 <_vfiprintf_r+0x1d0>
 8010b38:	2900      	cmp	r1, #0
 8010b3a:	d111      	bne.n	8010b60 <_vfiprintf_r+0x158>
 8010b3c:	e017      	b.n	8010b6e <_vfiprintf_r+0x166>
 8010b3e:	3701      	adds	r7, #1
 8010b40:	e7a9      	b.n	8010a96 <_vfiprintf_r+0x8e>
 8010b42:	4b49      	ldr	r3, [pc, #292]	; (8010c68 <_vfiprintf_r+0x260>)
 8010b44:	682a      	ldr	r2, [r5, #0]
 8010b46:	1ac0      	subs	r0, r0, r3
 8010b48:	2301      	movs	r3, #1
 8010b4a:	4083      	lsls	r3, r0
 8010b4c:	4313      	orrs	r3, r2
 8010b4e:	602b      	str	r3, [r5, #0]
 8010b50:	9703      	str	r7, [sp, #12]
 8010b52:	e7cb      	b.n	8010aec <_vfiprintf_r+0xe4>
 8010b54:	9b07      	ldr	r3, [sp, #28]
 8010b56:	1d19      	adds	r1, r3, #4
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	9107      	str	r1, [sp, #28]
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	db01      	blt.n	8010b64 <_vfiprintf_r+0x15c>
 8010b60:	930b      	str	r3, [sp, #44]	; 0x2c
 8010b62:	e004      	b.n	8010b6e <_vfiprintf_r+0x166>
 8010b64:	425b      	negs	r3, r3
 8010b66:	60eb      	str	r3, [r5, #12]
 8010b68:	2302      	movs	r3, #2
 8010b6a:	4313      	orrs	r3, r2
 8010b6c:	602b      	str	r3, [r5, #0]
 8010b6e:	783b      	ldrb	r3, [r7, #0]
 8010b70:	2b2e      	cmp	r3, #46	; 0x2e
 8010b72:	d10a      	bne.n	8010b8a <_vfiprintf_r+0x182>
 8010b74:	787b      	ldrb	r3, [r7, #1]
 8010b76:	2b2a      	cmp	r3, #42	; 0x2a
 8010b78:	d137      	bne.n	8010bea <_vfiprintf_r+0x1e2>
 8010b7a:	9b07      	ldr	r3, [sp, #28]
 8010b7c:	3702      	adds	r7, #2
 8010b7e:	1d1a      	adds	r2, r3, #4
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	9207      	str	r2, [sp, #28]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	db2d      	blt.n	8010be4 <_vfiprintf_r+0x1dc>
 8010b88:	9309      	str	r3, [sp, #36]	; 0x24
 8010b8a:	2203      	movs	r2, #3
 8010b8c:	7839      	ldrb	r1, [r7, #0]
 8010b8e:	4837      	ldr	r0, [pc, #220]	; (8010c6c <_vfiprintf_r+0x264>)
 8010b90:	f7ff f856 	bl	800fc40 <memchr>
 8010b94:	2800      	cmp	r0, #0
 8010b96:	d007      	beq.n	8010ba8 <_vfiprintf_r+0x1a0>
 8010b98:	4b34      	ldr	r3, [pc, #208]	; (8010c6c <_vfiprintf_r+0x264>)
 8010b9a:	682a      	ldr	r2, [r5, #0]
 8010b9c:	1ac0      	subs	r0, r0, r3
 8010b9e:	2340      	movs	r3, #64	; 0x40
 8010ba0:	4083      	lsls	r3, r0
 8010ba2:	4313      	orrs	r3, r2
 8010ba4:	3701      	adds	r7, #1
 8010ba6:	602b      	str	r3, [r5, #0]
 8010ba8:	7839      	ldrb	r1, [r7, #0]
 8010baa:	1c7b      	adds	r3, r7, #1
 8010bac:	2206      	movs	r2, #6
 8010bae:	4830      	ldr	r0, [pc, #192]	; (8010c70 <_vfiprintf_r+0x268>)
 8010bb0:	9303      	str	r3, [sp, #12]
 8010bb2:	7629      	strb	r1, [r5, #24]
 8010bb4:	f7ff f844 	bl	800fc40 <memchr>
 8010bb8:	2800      	cmp	r0, #0
 8010bba:	d045      	beq.n	8010c48 <_vfiprintf_r+0x240>
 8010bbc:	4b2d      	ldr	r3, [pc, #180]	; (8010c74 <_vfiprintf_r+0x26c>)
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d127      	bne.n	8010c12 <_vfiprintf_r+0x20a>
 8010bc2:	2207      	movs	r2, #7
 8010bc4:	9b07      	ldr	r3, [sp, #28]
 8010bc6:	3307      	adds	r3, #7
 8010bc8:	4393      	bics	r3, r2
 8010bca:	3308      	adds	r3, #8
 8010bcc:	9307      	str	r3, [sp, #28]
 8010bce:	696b      	ldr	r3, [r5, #20]
 8010bd0:	9a04      	ldr	r2, [sp, #16]
 8010bd2:	189b      	adds	r3, r3, r2
 8010bd4:	616b      	str	r3, [r5, #20]
 8010bd6:	e75d      	b.n	8010a94 <_vfiprintf_r+0x8c>
 8010bd8:	210a      	movs	r1, #10
 8010bda:	434b      	muls	r3, r1
 8010bdc:	4667      	mov	r7, ip
 8010bde:	189b      	adds	r3, r3, r2
 8010be0:	3909      	subs	r1, #9
 8010be2:	e7a3      	b.n	8010b2c <_vfiprintf_r+0x124>
 8010be4:	2301      	movs	r3, #1
 8010be6:	425b      	negs	r3, r3
 8010be8:	e7ce      	b.n	8010b88 <_vfiprintf_r+0x180>
 8010bea:	2300      	movs	r3, #0
 8010bec:	001a      	movs	r2, r3
 8010bee:	3701      	adds	r7, #1
 8010bf0:	606b      	str	r3, [r5, #4]
 8010bf2:	7839      	ldrb	r1, [r7, #0]
 8010bf4:	1c78      	adds	r0, r7, #1
 8010bf6:	3930      	subs	r1, #48	; 0x30
 8010bf8:	4684      	mov	ip, r0
 8010bfa:	2909      	cmp	r1, #9
 8010bfc:	d903      	bls.n	8010c06 <_vfiprintf_r+0x1fe>
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d0c3      	beq.n	8010b8a <_vfiprintf_r+0x182>
 8010c02:	9209      	str	r2, [sp, #36]	; 0x24
 8010c04:	e7c1      	b.n	8010b8a <_vfiprintf_r+0x182>
 8010c06:	230a      	movs	r3, #10
 8010c08:	435a      	muls	r2, r3
 8010c0a:	4667      	mov	r7, ip
 8010c0c:	1852      	adds	r2, r2, r1
 8010c0e:	3b09      	subs	r3, #9
 8010c10:	e7ef      	b.n	8010bf2 <_vfiprintf_r+0x1ea>
 8010c12:	ab07      	add	r3, sp, #28
 8010c14:	9300      	str	r3, [sp, #0]
 8010c16:	0022      	movs	r2, r4
 8010c18:	0029      	movs	r1, r5
 8010c1a:	0030      	movs	r0, r6
 8010c1c:	4b16      	ldr	r3, [pc, #88]	; (8010c78 <_vfiprintf_r+0x270>)
 8010c1e:	f7fd fd6b 	bl	800e6f8 <_printf_float>
 8010c22:	9004      	str	r0, [sp, #16]
 8010c24:	9b04      	ldr	r3, [sp, #16]
 8010c26:	3301      	adds	r3, #1
 8010c28:	d1d1      	bne.n	8010bce <_vfiprintf_r+0x1c6>
 8010c2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010c2c:	07db      	lsls	r3, r3, #31
 8010c2e:	d405      	bmi.n	8010c3c <_vfiprintf_r+0x234>
 8010c30:	89a3      	ldrh	r3, [r4, #12]
 8010c32:	059b      	lsls	r3, r3, #22
 8010c34:	d402      	bmi.n	8010c3c <_vfiprintf_r+0x234>
 8010c36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010c38:	f000 fad4 	bl	80111e4 <__retarget_lock_release_recursive>
 8010c3c:	89a3      	ldrh	r3, [r4, #12]
 8010c3e:	065b      	lsls	r3, r3, #25
 8010c40:	d500      	bpl.n	8010c44 <_vfiprintf_r+0x23c>
 8010c42:	e70a      	b.n	8010a5a <_vfiprintf_r+0x52>
 8010c44:	980d      	ldr	r0, [sp, #52]	; 0x34
 8010c46:	e70a      	b.n	8010a5e <_vfiprintf_r+0x56>
 8010c48:	ab07      	add	r3, sp, #28
 8010c4a:	9300      	str	r3, [sp, #0]
 8010c4c:	0022      	movs	r2, r4
 8010c4e:	0029      	movs	r1, r5
 8010c50:	0030      	movs	r0, r6
 8010c52:	4b09      	ldr	r3, [pc, #36]	; (8010c78 <_vfiprintf_r+0x270>)
 8010c54:	f7fe f802 	bl	800ec5c <_printf_i>
 8010c58:	e7e3      	b.n	8010c22 <_vfiprintf_r+0x21a>
 8010c5a:	46c0      	nop			; (mov r8, r8)
 8010c5c:	08012d0c 	.word	0x08012d0c
 8010c60:	08012d2c 	.word	0x08012d2c
 8010c64:	08012cec 	.word	0x08012cec
 8010c68:	08012b94 	.word	0x08012b94
 8010c6c:	08012b9a 	.word	0x08012b9a
 8010c70:	08012b9e 	.word	0x08012b9e
 8010c74:	0800e6f9 	.word	0x0800e6f9
 8010c78:	080109e5 	.word	0x080109e5

08010c7c <__swbuf_r>:
 8010c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c7e:	0005      	movs	r5, r0
 8010c80:	000e      	movs	r6, r1
 8010c82:	0014      	movs	r4, r2
 8010c84:	2800      	cmp	r0, #0
 8010c86:	d004      	beq.n	8010c92 <__swbuf_r+0x16>
 8010c88:	6983      	ldr	r3, [r0, #24]
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d101      	bne.n	8010c92 <__swbuf_r+0x16>
 8010c8e:	f000 fa07 	bl	80110a0 <__sinit>
 8010c92:	4b22      	ldr	r3, [pc, #136]	; (8010d1c <__swbuf_r+0xa0>)
 8010c94:	429c      	cmp	r4, r3
 8010c96:	d12e      	bne.n	8010cf6 <__swbuf_r+0x7a>
 8010c98:	686c      	ldr	r4, [r5, #4]
 8010c9a:	69a3      	ldr	r3, [r4, #24]
 8010c9c:	60a3      	str	r3, [r4, #8]
 8010c9e:	89a3      	ldrh	r3, [r4, #12]
 8010ca0:	071b      	lsls	r3, r3, #28
 8010ca2:	d532      	bpl.n	8010d0a <__swbuf_r+0x8e>
 8010ca4:	6923      	ldr	r3, [r4, #16]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d02f      	beq.n	8010d0a <__swbuf_r+0x8e>
 8010caa:	6823      	ldr	r3, [r4, #0]
 8010cac:	6922      	ldr	r2, [r4, #16]
 8010cae:	b2f7      	uxtb	r7, r6
 8010cb0:	1a98      	subs	r0, r3, r2
 8010cb2:	6963      	ldr	r3, [r4, #20]
 8010cb4:	b2f6      	uxtb	r6, r6
 8010cb6:	4283      	cmp	r3, r0
 8010cb8:	dc05      	bgt.n	8010cc6 <__swbuf_r+0x4a>
 8010cba:	0021      	movs	r1, r4
 8010cbc:	0028      	movs	r0, r5
 8010cbe:	f000 f94d 	bl	8010f5c <_fflush_r>
 8010cc2:	2800      	cmp	r0, #0
 8010cc4:	d127      	bne.n	8010d16 <__swbuf_r+0x9a>
 8010cc6:	68a3      	ldr	r3, [r4, #8]
 8010cc8:	3001      	adds	r0, #1
 8010cca:	3b01      	subs	r3, #1
 8010ccc:	60a3      	str	r3, [r4, #8]
 8010cce:	6823      	ldr	r3, [r4, #0]
 8010cd0:	1c5a      	adds	r2, r3, #1
 8010cd2:	6022      	str	r2, [r4, #0]
 8010cd4:	701f      	strb	r7, [r3, #0]
 8010cd6:	6963      	ldr	r3, [r4, #20]
 8010cd8:	4283      	cmp	r3, r0
 8010cda:	d004      	beq.n	8010ce6 <__swbuf_r+0x6a>
 8010cdc:	89a3      	ldrh	r3, [r4, #12]
 8010cde:	07db      	lsls	r3, r3, #31
 8010ce0:	d507      	bpl.n	8010cf2 <__swbuf_r+0x76>
 8010ce2:	2e0a      	cmp	r6, #10
 8010ce4:	d105      	bne.n	8010cf2 <__swbuf_r+0x76>
 8010ce6:	0021      	movs	r1, r4
 8010ce8:	0028      	movs	r0, r5
 8010cea:	f000 f937 	bl	8010f5c <_fflush_r>
 8010cee:	2800      	cmp	r0, #0
 8010cf0:	d111      	bne.n	8010d16 <__swbuf_r+0x9a>
 8010cf2:	0030      	movs	r0, r6
 8010cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010cf6:	4b0a      	ldr	r3, [pc, #40]	; (8010d20 <__swbuf_r+0xa4>)
 8010cf8:	429c      	cmp	r4, r3
 8010cfa:	d101      	bne.n	8010d00 <__swbuf_r+0x84>
 8010cfc:	68ac      	ldr	r4, [r5, #8]
 8010cfe:	e7cc      	b.n	8010c9a <__swbuf_r+0x1e>
 8010d00:	4b08      	ldr	r3, [pc, #32]	; (8010d24 <__swbuf_r+0xa8>)
 8010d02:	429c      	cmp	r4, r3
 8010d04:	d1c9      	bne.n	8010c9a <__swbuf_r+0x1e>
 8010d06:	68ec      	ldr	r4, [r5, #12]
 8010d08:	e7c7      	b.n	8010c9a <__swbuf_r+0x1e>
 8010d0a:	0021      	movs	r1, r4
 8010d0c:	0028      	movs	r0, r5
 8010d0e:	f000 f819 	bl	8010d44 <__swsetup_r>
 8010d12:	2800      	cmp	r0, #0
 8010d14:	d0c9      	beq.n	8010caa <__swbuf_r+0x2e>
 8010d16:	2601      	movs	r6, #1
 8010d18:	4276      	negs	r6, r6
 8010d1a:	e7ea      	b.n	8010cf2 <__swbuf_r+0x76>
 8010d1c:	08012d0c 	.word	0x08012d0c
 8010d20:	08012d2c 	.word	0x08012d2c
 8010d24:	08012cec 	.word	0x08012cec

08010d28 <__ascii_wctomb>:
 8010d28:	0003      	movs	r3, r0
 8010d2a:	1e08      	subs	r0, r1, #0
 8010d2c:	d005      	beq.n	8010d3a <__ascii_wctomb+0x12>
 8010d2e:	2aff      	cmp	r2, #255	; 0xff
 8010d30:	d904      	bls.n	8010d3c <__ascii_wctomb+0x14>
 8010d32:	228a      	movs	r2, #138	; 0x8a
 8010d34:	2001      	movs	r0, #1
 8010d36:	601a      	str	r2, [r3, #0]
 8010d38:	4240      	negs	r0, r0
 8010d3a:	4770      	bx	lr
 8010d3c:	2001      	movs	r0, #1
 8010d3e:	700a      	strb	r2, [r1, #0]
 8010d40:	e7fb      	b.n	8010d3a <__ascii_wctomb+0x12>
	...

08010d44 <__swsetup_r>:
 8010d44:	4b37      	ldr	r3, [pc, #220]	; (8010e24 <__swsetup_r+0xe0>)
 8010d46:	b570      	push	{r4, r5, r6, lr}
 8010d48:	681d      	ldr	r5, [r3, #0]
 8010d4a:	0006      	movs	r6, r0
 8010d4c:	000c      	movs	r4, r1
 8010d4e:	2d00      	cmp	r5, #0
 8010d50:	d005      	beq.n	8010d5e <__swsetup_r+0x1a>
 8010d52:	69ab      	ldr	r3, [r5, #24]
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d102      	bne.n	8010d5e <__swsetup_r+0x1a>
 8010d58:	0028      	movs	r0, r5
 8010d5a:	f000 f9a1 	bl	80110a0 <__sinit>
 8010d5e:	4b32      	ldr	r3, [pc, #200]	; (8010e28 <__swsetup_r+0xe4>)
 8010d60:	429c      	cmp	r4, r3
 8010d62:	d10f      	bne.n	8010d84 <__swsetup_r+0x40>
 8010d64:	686c      	ldr	r4, [r5, #4]
 8010d66:	230c      	movs	r3, #12
 8010d68:	5ee2      	ldrsh	r2, [r4, r3]
 8010d6a:	b293      	uxth	r3, r2
 8010d6c:	0711      	lsls	r1, r2, #28
 8010d6e:	d42d      	bmi.n	8010dcc <__swsetup_r+0x88>
 8010d70:	06d9      	lsls	r1, r3, #27
 8010d72:	d411      	bmi.n	8010d98 <__swsetup_r+0x54>
 8010d74:	2309      	movs	r3, #9
 8010d76:	2001      	movs	r0, #1
 8010d78:	6033      	str	r3, [r6, #0]
 8010d7a:	3337      	adds	r3, #55	; 0x37
 8010d7c:	4313      	orrs	r3, r2
 8010d7e:	81a3      	strh	r3, [r4, #12]
 8010d80:	4240      	negs	r0, r0
 8010d82:	bd70      	pop	{r4, r5, r6, pc}
 8010d84:	4b29      	ldr	r3, [pc, #164]	; (8010e2c <__swsetup_r+0xe8>)
 8010d86:	429c      	cmp	r4, r3
 8010d88:	d101      	bne.n	8010d8e <__swsetup_r+0x4a>
 8010d8a:	68ac      	ldr	r4, [r5, #8]
 8010d8c:	e7eb      	b.n	8010d66 <__swsetup_r+0x22>
 8010d8e:	4b28      	ldr	r3, [pc, #160]	; (8010e30 <__swsetup_r+0xec>)
 8010d90:	429c      	cmp	r4, r3
 8010d92:	d1e8      	bne.n	8010d66 <__swsetup_r+0x22>
 8010d94:	68ec      	ldr	r4, [r5, #12]
 8010d96:	e7e6      	b.n	8010d66 <__swsetup_r+0x22>
 8010d98:	075b      	lsls	r3, r3, #29
 8010d9a:	d513      	bpl.n	8010dc4 <__swsetup_r+0x80>
 8010d9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010d9e:	2900      	cmp	r1, #0
 8010da0:	d008      	beq.n	8010db4 <__swsetup_r+0x70>
 8010da2:	0023      	movs	r3, r4
 8010da4:	3344      	adds	r3, #68	; 0x44
 8010da6:	4299      	cmp	r1, r3
 8010da8:	d002      	beq.n	8010db0 <__swsetup_r+0x6c>
 8010daa:	0030      	movs	r0, r6
 8010dac:	f7ff fb1c 	bl	80103e8 <_free_r>
 8010db0:	2300      	movs	r3, #0
 8010db2:	6363      	str	r3, [r4, #52]	; 0x34
 8010db4:	2224      	movs	r2, #36	; 0x24
 8010db6:	89a3      	ldrh	r3, [r4, #12]
 8010db8:	4393      	bics	r3, r2
 8010dba:	81a3      	strh	r3, [r4, #12]
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	6063      	str	r3, [r4, #4]
 8010dc0:	6923      	ldr	r3, [r4, #16]
 8010dc2:	6023      	str	r3, [r4, #0]
 8010dc4:	2308      	movs	r3, #8
 8010dc6:	89a2      	ldrh	r2, [r4, #12]
 8010dc8:	4313      	orrs	r3, r2
 8010dca:	81a3      	strh	r3, [r4, #12]
 8010dcc:	6923      	ldr	r3, [r4, #16]
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d10b      	bne.n	8010dea <__swsetup_r+0xa6>
 8010dd2:	21a0      	movs	r1, #160	; 0xa0
 8010dd4:	2280      	movs	r2, #128	; 0x80
 8010dd6:	89a3      	ldrh	r3, [r4, #12]
 8010dd8:	0089      	lsls	r1, r1, #2
 8010dda:	0092      	lsls	r2, r2, #2
 8010ddc:	400b      	ands	r3, r1
 8010dde:	4293      	cmp	r3, r2
 8010de0:	d003      	beq.n	8010dea <__swsetup_r+0xa6>
 8010de2:	0021      	movs	r1, r4
 8010de4:	0030      	movs	r0, r6
 8010de6:	f000 fa27 	bl	8011238 <__smakebuf_r>
 8010dea:	220c      	movs	r2, #12
 8010dec:	5ea3      	ldrsh	r3, [r4, r2]
 8010dee:	2001      	movs	r0, #1
 8010df0:	001a      	movs	r2, r3
 8010df2:	b299      	uxth	r1, r3
 8010df4:	4002      	ands	r2, r0
 8010df6:	4203      	tst	r3, r0
 8010df8:	d00f      	beq.n	8010e1a <__swsetup_r+0xd6>
 8010dfa:	2200      	movs	r2, #0
 8010dfc:	60a2      	str	r2, [r4, #8]
 8010dfe:	6962      	ldr	r2, [r4, #20]
 8010e00:	4252      	negs	r2, r2
 8010e02:	61a2      	str	r2, [r4, #24]
 8010e04:	2000      	movs	r0, #0
 8010e06:	6922      	ldr	r2, [r4, #16]
 8010e08:	4282      	cmp	r2, r0
 8010e0a:	d1ba      	bne.n	8010d82 <__swsetup_r+0x3e>
 8010e0c:	060a      	lsls	r2, r1, #24
 8010e0e:	d5b8      	bpl.n	8010d82 <__swsetup_r+0x3e>
 8010e10:	2240      	movs	r2, #64	; 0x40
 8010e12:	4313      	orrs	r3, r2
 8010e14:	81a3      	strh	r3, [r4, #12]
 8010e16:	3801      	subs	r0, #1
 8010e18:	e7b3      	b.n	8010d82 <__swsetup_r+0x3e>
 8010e1a:	0788      	lsls	r0, r1, #30
 8010e1c:	d400      	bmi.n	8010e20 <__swsetup_r+0xdc>
 8010e1e:	6962      	ldr	r2, [r4, #20]
 8010e20:	60a2      	str	r2, [r4, #8]
 8010e22:	e7ef      	b.n	8010e04 <__swsetup_r+0xc0>
 8010e24:	20000024 	.word	0x20000024
 8010e28:	08012d0c 	.word	0x08012d0c
 8010e2c:	08012d2c 	.word	0x08012d2c
 8010e30:	08012cec 	.word	0x08012cec

08010e34 <abort>:
 8010e34:	2006      	movs	r0, #6
 8010e36:	b510      	push	{r4, lr}
 8010e38:	f000 fa74 	bl	8011324 <raise>
 8010e3c:	2001      	movs	r0, #1
 8010e3e:	f7f3 fa25 	bl	800428c <_exit>
	...

08010e44 <__sflush_r>:
 8010e44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010e46:	898b      	ldrh	r3, [r1, #12]
 8010e48:	0005      	movs	r5, r0
 8010e4a:	000c      	movs	r4, r1
 8010e4c:	071a      	lsls	r2, r3, #28
 8010e4e:	d45f      	bmi.n	8010f10 <__sflush_r+0xcc>
 8010e50:	684a      	ldr	r2, [r1, #4]
 8010e52:	2a00      	cmp	r2, #0
 8010e54:	dc04      	bgt.n	8010e60 <__sflush_r+0x1c>
 8010e56:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8010e58:	2a00      	cmp	r2, #0
 8010e5a:	dc01      	bgt.n	8010e60 <__sflush_r+0x1c>
 8010e5c:	2000      	movs	r0, #0
 8010e5e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010e60:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8010e62:	2f00      	cmp	r7, #0
 8010e64:	d0fa      	beq.n	8010e5c <__sflush_r+0x18>
 8010e66:	2200      	movs	r2, #0
 8010e68:	2180      	movs	r1, #128	; 0x80
 8010e6a:	682e      	ldr	r6, [r5, #0]
 8010e6c:	602a      	str	r2, [r5, #0]
 8010e6e:	001a      	movs	r2, r3
 8010e70:	0149      	lsls	r1, r1, #5
 8010e72:	400a      	ands	r2, r1
 8010e74:	420b      	tst	r3, r1
 8010e76:	d034      	beq.n	8010ee2 <__sflush_r+0x9e>
 8010e78:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010e7a:	89a3      	ldrh	r3, [r4, #12]
 8010e7c:	075b      	lsls	r3, r3, #29
 8010e7e:	d506      	bpl.n	8010e8e <__sflush_r+0x4a>
 8010e80:	6863      	ldr	r3, [r4, #4]
 8010e82:	1ac0      	subs	r0, r0, r3
 8010e84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d001      	beq.n	8010e8e <__sflush_r+0x4a>
 8010e8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010e8c:	1ac0      	subs	r0, r0, r3
 8010e8e:	0002      	movs	r2, r0
 8010e90:	6a21      	ldr	r1, [r4, #32]
 8010e92:	2300      	movs	r3, #0
 8010e94:	0028      	movs	r0, r5
 8010e96:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8010e98:	47b8      	blx	r7
 8010e9a:	89a1      	ldrh	r1, [r4, #12]
 8010e9c:	1c43      	adds	r3, r0, #1
 8010e9e:	d106      	bne.n	8010eae <__sflush_r+0x6a>
 8010ea0:	682b      	ldr	r3, [r5, #0]
 8010ea2:	2b1d      	cmp	r3, #29
 8010ea4:	d831      	bhi.n	8010f0a <__sflush_r+0xc6>
 8010ea6:	4a2c      	ldr	r2, [pc, #176]	; (8010f58 <__sflush_r+0x114>)
 8010ea8:	40da      	lsrs	r2, r3
 8010eaa:	07d3      	lsls	r3, r2, #31
 8010eac:	d52d      	bpl.n	8010f0a <__sflush_r+0xc6>
 8010eae:	2300      	movs	r3, #0
 8010eb0:	6063      	str	r3, [r4, #4]
 8010eb2:	6923      	ldr	r3, [r4, #16]
 8010eb4:	6023      	str	r3, [r4, #0]
 8010eb6:	04cb      	lsls	r3, r1, #19
 8010eb8:	d505      	bpl.n	8010ec6 <__sflush_r+0x82>
 8010eba:	1c43      	adds	r3, r0, #1
 8010ebc:	d102      	bne.n	8010ec4 <__sflush_r+0x80>
 8010ebe:	682b      	ldr	r3, [r5, #0]
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d100      	bne.n	8010ec6 <__sflush_r+0x82>
 8010ec4:	6560      	str	r0, [r4, #84]	; 0x54
 8010ec6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010ec8:	602e      	str	r6, [r5, #0]
 8010eca:	2900      	cmp	r1, #0
 8010ecc:	d0c6      	beq.n	8010e5c <__sflush_r+0x18>
 8010ece:	0023      	movs	r3, r4
 8010ed0:	3344      	adds	r3, #68	; 0x44
 8010ed2:	4299      	cmp	r1, r3
 8010ed4:	d002      	beq.n	8010edc <__sflush_r+0x98>
 8010ed6:	0028      	movs	r0, r5
 8010ed8:	f7ff fa86 	bl	80103e8 <_free_r>
 8010edc:	2000      	movs	r0, #0
 8010ede:	6360      	str	r0, [r4, #52]	; 0x34
 8010ee0:	e7bd      	b.n	8010e5e <__sflush_r+0x1a>
 8010ee2:	2301      	movs	r3, #1
 8010ee4:	0028      	movs	r0, r5
 8010ee6:	6a21      	ldr	r1, [r4, #32]
 8010ee8:	47b8      	blx	r7
 8010eea:	1c43      	adds	r3, r0, #1
 8010eec:	d1c5      	bne.n	8010e7a <__sflush_r+0x36>
 8010eee:	682b      	ldr	r3, [r5, #0]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d0c2      	beq.n	8010e7a <__sflush_r+0x36>
 8010ef4:	2b1d      	cmp	r3, #29
 8010ef6:	d001      	beq.n	8010efc <__sflush_r+0xb8>
 8010ef8:	2b16      	cmp	r3, #22
 8010efa:	d101      	bne.n	8010f00 <__sflush_r+0xbc>
 8010efc:	602e      	str	r6, [r5, #0]
 8010efe:	e7ad      	b.n	8010e5c <__sflush_r+0x18>
 8010f00:	2340      	movs	r3, #64	; 0x40
 8010f02:	89a2      	ldrh	r2, [r4, #12]
 8010f04:	4313      	orrs	r3, r2
 8010f06:	81a3      	strh	r3, [r4, #12]
 8010f08:	e7a9      	b.n	8010e5e <__sflush_r+0x1a>
 8010f0a:	2340      	movs	r3, #64	; 0x40
 8010f0c:	430b      	orrs	r3, r1
 8010f0e:	e7fa      	b.n	8010f06 <__sflush_r+0xc2>
 8010f10:	690f      	ldr	r7, [r1, #16]
 8010f12:	2f00      	cmp	r7, #0
 8010f14:	d0a2      	beq.n	8010e5c <__sflush_r+0x18>
 8010f16:	680a      	ldr	r2, [r1, #0]
 8010f18:	600f      	str	r7, [r1, #0]
 8010f1a:	1bd2      	subs	r2, r2, r7
 8010f1c:	9201      	str	r2, [sp, #4]
 8010f1e:	2200      	movs	r2, #0
 8010f20:	079b      	lsls	r3, r3, #30
 8010f22:	d100      	bne.n	8010f26 <__sflush_r+0xe2>
 8010f24:	694a      	ldr	r2, [r1, #20]
 8010f26:	60a2      	str	r2, [r4, #8]
 8010f28:	9b01      	ldr	r3, [sp, #4]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	dc00      	bgt.n	8010f30 <__sflush_r+0xec>
 8010f2e:	e795      	b.n	8010e5c <__sflush_r+0x18>
 8010f30:	003a      	movs	r2, r7
 8010f32:	0028      	movs	r0, r5
 8010f34:	9b01      	ldr	r3, [sp, #4]
 8010f36:	6a21      	ldr	r1, [r4, #32]
 8010f38:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010f3a:	47b0      	blx	r6
 8010f3c:	2800      	cmp	r0, #0
 8010f3e:	dc06      	bgt.n	8010f4e <__sflush_r+0x10a>
 8010f40:	2340      	movs	r3, #64	; 0x40
 8010f42:	2001      	movs	r0, #1
 8010f44:	89a2      	ldrh	r2, [r4, #12]
 8010f46:	4240      	negs	r0, r0
 8010f48:	4313      	orrs	r3, r2
 8010f4a:	81a3      	strh	r3, [r4, #12]
 8010f4c:	e787      	b.n	8010e5e <__sflush_r+0x1a>
 8010f4e:	9b01      	ldr	r3, [sp, #4]
 8010f50:	183f      	adds	r7, r7, r0
 8010f52:	1a1b      	subs	r3, r3, r0
 8010f54:	9301      	str	r3, [sp, #4]
 8010f56:	e7e7      	b.n	8010f28 <__sflush_r+0xe4>
 8010f58:	20400001 	.word	0x20400001

08010f5c <_fflush_r>:
 8010f5c:	690b      	ldr	r3, [r1, #16]
 8010f5e:	b570      	push	{r4, r5, r6, lr}
 8010f60:	0005      	movs	r5, r0
 8010f62:	000c      	movs	r4, r1
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	d102      	bne.n	8010f6e <_fflush_r+0x12>
 8010f68:	2500      	movs	r5, #0
 8010f6a:	0028      	movs	r0, r5
 8010f6c:	bd70      	pop	{r4, r5, r6, pc}
 8010f6e:	2800      	cmp	r0, #0
 8010f70:	d004      	beq.n	8010f7c <_fflush_r+0x20>
 8010f72:	6983      	ldr	r3, [r0, #24]
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d101      	bne.n	8010f7c <_fflush_r+0x20>
 8010f78:	f000 f892 	bl	80110a0 <__sinit>
 8010f7c:	4b14      	ldr	r3, [pc, #80]	; (8010fd0 <_fflush_r+0x74>)
 8010f7e:	429c      	cmp	r4, r3
 8010f80:	d11b      	bne.n	8010fba <_fflush_r+0x5e>
 8010f82:	686c      	ldr	r4, [r5, #4]
 8010f84:	220c      	movs	r2, #12
 8010f86:	5ea3      	ldrsh	r3, [r4, r2]
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d0ed      	beq.n	8010f68 <_fflush_r+0xc>
 8010f8c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010f8e:	07d2      	lsls	r2, r2, #31
 8010f90:	d404      	bmi.n	8010f9c <_fflush_r+0x40>
 8010f92:	059b      	lsls	r3, r3, #22
 8010f94:	d402      	bmi.n	8010f9c <_fflush_r+0x40>
 8010f96:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010f98:	f000 f923 	bl	80111e2 <__retarget_lock_acquire_recursive>
 8010f9c:	0028      	movs	r0, r5
 8010f9e:	0021      	movs	r1, r4
 8010fa0:	f7ff ff50 	bl	8010e44 <__sflush_r>
 8010fa4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010fa6:	0005      	movs	r5, r0
 8010fa8:	07db      	lsls	r3, r3, #31
 8010faa:	d4de      	bmi.n	8010f6a <_fflush_r+0xe>
 8010fac:	89a3      	ldrh	r3, [r4, #12]
 8010fae:	059b      	lsls	r3, r3, #22
 8010fb0:	d4db      	bmi.n	8010f6a <_fflush_r+0xe>
 8010fb2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010fb4:	f000 f916 	bl	80111e4 <__retarget_lock_release_recursive>
 8010fb8:	e7d7      	b.n	8010f6a <_fflush_r+0xe>
 8010fba:	4b06      	ldr	r3, [pc, #24]	; (8010fd4 <_fflush_r+0x78>)
 8010fbc:	429c      	cmp	r4, r3
 8010fbe:	d101      	bne.n	8010fc4 <_fflush_r+0x68>
 8010fc0:	68ac      	ldr	r4, [r5, #8]
 8010fc2:	e7df      	b.n	8010f84 <_fflush_r+0x28>
 8010fc4:	4b04      	ldr	r3, [pc, #16]	; (8010fd8 <_fflush_r+0x7c>)
 8010fc6:	429c      	cmp	r4, r3
 8010fc8:	d1dc      	bne.n	8010f84 <_fflush_r+0x28>
 8010fca:	68ec      	ldr	r4, [r5, #12]
 8010fcc:	e7da      	b.n	8010f84 <_fflush_r+0x28>
 8010fce:	46c0      	nop			; (mov r8, r8)
 8010fd0:	08012d0c 	.word	0x08012d0c
 8010fd4:	08012d2c 	.word	0x08012d2c
 8010fd8:	08012cec 	.word	0x08012cec

08010fdc <std>:
 8010fdc:	2300      	movs	r3, #0
 8010fde:	b510      	push	{r4, lr}
 8010fe0:	0004      	movs	r4, r0
 8010fe2:	6003      	str	r3, [r0, #0]
 8010fe4:	6043      	str	r3, [r0, #4]
 8010fe6:	6083      	str	r3, [r0, #8]
 8010fe8:	8181      	strh	r1, [r0, #12]
 8010fea:	6643      	str	r3, [r0, #100]	; 0x64
 8010fec:	0019      	movs	r1, r3
 8010fee:	81c2      	strh	r2, [r0, #14]
 8010ff0:	6103      	str	r3, [r0, #16]
 8010ff2:	6143      	str	r3, [r0, #20]
 8010ff4:	6183      	str	r3, [r0, #24]
 8010ff6:	2208      	movs	r2, #8
 8010ff8:	305c      	adds	r0, #92	; 0x5c
 8010ffa:	f7fd faca 	bl	800e592 <memset>
 8010ffe:	4b05      	ldr	r3, [pc, #20]	; (8011014 <std+0x38>)
 8011000:	6224      	str	r4, [r4, #32]
 8011002:	6263      	str	r3, [r4, #36]	; 0x24
 8011004:	4b04      	ldr	r3, [pc, #16]	; (8011018 <std+0x3c>)
 8011006:	62a3      	str	r3, [r4, #40]	; 0x28
 8011008:	4b04      	ldr	r3, [pc, #16]	; (801101c <std+0x40>)
 801100a:	62e3      	str	r3, [r4, #44]	; 0x2c
 801100c:	4b04      	ldr	r3, [pc, #16]	; (8011020 <std+0x44>)
 801100e:	6323      	str	r3, [r4, #48]	; 0x30
 8011010:	bd10      	pop	{r4, pc}
 8011012:	46c0      	nop			; (mov r8, r8)
 8011014:	08011365 	.word	0x08011365
 8011018:	0801138d 	.word	0x0801138d
 801101c:	080113c5 	.word	0x080113c5
 8011020:	080113f1 	.word	0x080113f1

08011024 <_cleanup_r>:
 8011024:	b510      	push	{r4, lr}
 8011026:	4902      	ldr	r1, [pc, #8]	; (8011030 <_cleanup_r+0xc>)
 8011028:	f000 f8ba 	bl	80111a0 <_fwalk_reent>
 801102c:	bd10      	pop	{r4, pc}
 801102e:	46c0      	nop			; (mov r8, r8)
 8011030:	08010f5d 	.word	0x08010f5d

08011034 <__sfmoreglue>:
 8011034:	b570      	push	{r4, r5, r6, lr}
 8011036:	2568      	movs	r5, #104	; 0x68
 8011038:	1e4a      	subs	r2, r1, #1
 801103a:	4355      	muls	r5, r2
 801103c:	000e      	movs	r6, r1
 801103e:	0029      	movs	r1, r5
 8011040:	3174      	adds	r1, #116	; 0x74
 8011042:	f7ff fa3d 	bl	80104c0 <_malloc_r>
 8011046:	1e04      	subs	r4, r0, #0
 8011048:	d008      	beq.n	801105c <__sfmoreglue+0x28>
 801104a:	2100      	movs	r1, #0
 801104c:	002a      	movs	r2, r5
 801104e:	6001      	str	r1, [r0, #0]
 8011050:	6046      	str	r6, [r0, #4]
 8011052:	300c      	adds	r0, #12
 8011054:	60a0      	str	r0, [r4, #8]
 8011056:	3268      	adds	r2, #104	; 0x68
 8011058:	f7fd fa9b 	bl	800e592 <memset>
 801105c:	0020      	movs	r0, r4
 801105e:	bd70      	pop	{r4, r5, r6, pc}

08011060 <__sfp_lock_acquire>:
 8011060:	b510      	push	{r4, lr}
 8011062:	4802      	ldr	r0, [pc, #8]	; (801106c <__sfp_lock_acquire+0xc>)
 8011064:	f000 f8bd 	bl	80111e2 <__retarget_lock_acquire_recursive>
 8011068:	bd10      	pop	{r4, pc}
 801106a:	46c0      	nop			; (mov r8, r8)
 801106c:	20002771 	.word	0x20002771

08011070 <__sfp_lock_release>:
 8011070:	b510      	push	{r4, lr}
 8011072:	4802      	ldr	r0, [pc, #8]	; (801107c <__sfp_lock_release+0xc>)
 8011074:	f000 f8b6 	bl	80111e4 <__retarget_lock_release_recursive>
 8011078:	bd10      	pop	{r4, pc}
 801107a:	46c0      	nop			; (mov r8, r8)
 801107c:	20002771 	.word	0x20002771

08011080 <__sinit_lock_acquire>:
 8011080:	b510      	push	{r4, lr}
 8011082:	4802      	ldr	r0, [pc, #8]	; (801108c <__sinit_lock_acquire+0xc>)
 8011084:	f000 f8ad 	bl	80111e2 <__retarget_lock_acquire_recursive>
 8011088:	bd10      	pop	{r4, pc}
 801108a:	46c0      	nop			; (mov r8, r8)
 801108c:	20002772 	.word	0x20002772

08011090 <__sinit_lock_release>:
 8011090:	b510      	push	{r4, lr}
 8011092:	4802      	ldr	r0, [pc, #8]	; (801109c <__sinit_lock_release+0xc>)
 8011094:	f000 f8a6 	bl	80111e4 <__retarget_lock_release_recursive>
 8011098:	bd10      	pop	{r4, pc}
 801109a:	46c0      	nop			; (mov r8, r8)
 801109c:	20002772 	.word	0x20002772

080110a0 <__sinit>:
 80110a0:	b513      	push	{r0, r1, r4, lr}
 80110a2:	0004      	movs	r4, r0
 80110a4:	f7ff ffec 	bl	8011080 <__sinit_lock_acquire>
 80110a8:	69a3      	ldr	r3, [r4, #24]
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d002      	beq.n	80110b4 <__sinit+0x14>
 80110ae:	f7ff ffef 	bl	8011090 <__sinit_lock_release>
 80110b2:	bd13      	pop	{r0, r1, r4, pc}
 80110b4:	64a3      	str	r3, [r4, #72]	; 0x48
 80110b6:	64e3      	str	r3, [r4, #76]	; 0x4c
 80110b8:	6523      	str	r3, [r4, #80]	; 0x50
 80110ba:	4b13      	ldr	r3, [pc, #76]	; (8011108 <__sinit+0x68>)
 80110bc:	4a13      	ldr	r2, [pc, #76]	; (801110c <__sinit+0x6c>)
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80110c2:	9301      	str	r3, [sp, #4]
 80110c4:	42a3      	cmp	r3, r4
 80110c6:	d101      	bne.n	80110cc <__sinit+0x2c>
 80110c8:	2301      	movs	r3, #1
 80110ca:	61a3      	str	r3, [r4, #24]
 80110cc:	0020      	movs	r0, r4
 80110ce:	f000 f81f 	bl	8011110 <__sfp>
 80110d2:	6060      	str	r0, [r4, #4]
 80110d4:	0020      	movs	r0, r4
 80110d6:	f000 f81b 	bl	8011110 <__sfp>
 80110da:	60a0      	str	r0, [r4, #8]
 80110dc:	0020      	movs	r0, r4
 80110de:	f000 f817 	bl	8011110 <__sfp>
 80110e2:	2200      	movs	r2, #0
 80110e4:	2104      	movs	r1, #4
 80110e6:	60e0      	str	r0, [r4, #12]
 80110e8:	6860      	ldr	r0, [r4, #4]
 80110ea:	f7ff ff77 	bl	8010fdc <std>
 80110ee:	2201      	movs	r2, #1
 80110f0:	2109      	movs	r1, #9
 80110f2:	68a0      	ldr	r0, [r4, #8]
 80110f4:	f7ff ff72 	bl	8010fdc <std>
 80110f8:	2202      	movs	r2, #2
 80110fa:	2112      	movs	r1, #18
 80110fc:	68e0      	ldr	r0, [r4, #12]
 80110fe:	f7ff ff6d 	bl	8010fdc <std>
 8011102:	2301      	movs	r3, #1
 8011104:	61a3      	str	r3, [r4, #24]
 8011106:	e7d2      	b.n	80110ae <__sinit+0xe>
 8011108:	08012970 	.word	0x08012970
 801110c:	08011025 	.word	0x08011025

08011110 <__sfp>:
 8011110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011112:	0007      	movs	r7, r0
 8011114:	f7ff ffa4 	bl	8011060 <__sfp_lock_acquire>
 8011118:	4b1f      	ldr	r3, [pc, #124]	; (8011198 <__sfp+0x88>)
 801111a:	681e      	ldr	r6, [r3, #0]
 801111c:	69b3      	ldr	r3, [r6, #24]
 801111e:	2b00      	cmp	r3, #0
 8011120:	d102      	bne.n	8011128 <__sfp+0x18>
 8011122:	0030      	movs	r0, r6
 8011124:	f7ff ffbc 	bl	80110a0 <__sinit>
 8011128:	3648      	adds	r6, #72	; 0x48
 801112a:	68b4      	ldr	r4, [r6, #8]
 801112c:	6873      	ldr	r3, [r6, #4]
 801112e:	3b01      	subs	r3, #1
 8011130:	d504      	bpl.n	801113c <__sfp+0x2c>
 8011132:	6833      	ldr	r3, [r6, #0]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d022      	beq.n	801117e <__sfp+0x6e>
 8011138:	6836      	ldr	r6, [r6, #0]
 801113a:	e7f6      	b.n	801112a <__sfp+0x1a>
 801113c:	220c      	movs	r2, #12
 801113e:	5ea5      	ldrsh	r5, [r4, r2]
 8011140:	2d00      	cmp	r5, #0
 8011142:	d11a      	bne.n	801117a <__sfp+0x6a>
 8011144:	0020      	movs	r0, r4
 8011146:	4b15      	ldr	r3, [pc, #84]	; (801119c <__sfp+0x8c>)
 8011148:	3058      	adds	r0, #88	; 0x58
 801114a:	60e3      	str	r3, [r4, #12]
 801114c:	6665      	str	r5, [r4, #100]	; 0x64
 801114e:	f000 f847 	bl	80111e0 <__retarget_lock_init_recursive>
 8011152:	f7ff ff8d 	bl	8011070 <__sfp_lock_release>
 8011156:	0020      	movs	r0, r4
 8011158:	2208      	movs	r2, #8
 801115a:	0029      	movs	r1, r5
 801115c:	6025      	str	r5, [r4, #0]
 801115e:	60a5      	str	r5, [r4, #8]
 8011160:	6065      	str	r5, [r4, #4]
 8011162:	6125      	str	r5, [r4, #16]
 8011164:	6165      	str	r5, [r4, #20]
 8011166:	61a5      	str	r5, [r4, #24]
 8011168:	305c      	adds	r0, #92	; 0x5c
 801116a:	f7fd fa12 	bl	800e592 <memset>
 801116e:	6365      	str	r5, [r4, #52]	; 0x34
 8011170:	63a5      	str	r5, [r4, #56]	; 0x38
 8011172:	64a5      	str	r5, [r4, #72]	; 0x48
 8011174:	64e5      	str	r5, [r4, #76]	; 0x4c
 8011176:	0020      	movs	r0, r4
 8011178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801117a:	3468      	adds	r4, #104	; 0x68
 801117c:	e7d7      	b.n	801112e <__sfp+0x1e>
 801117e:	2104      	movs	r1, #4
 8011180:	0038      	movs	r0, r7
 8011182:	f7ff ff57 	bl	8011034 <__sfmoreglue>
 8011186:	1e04      	subs	r4, r0, #0
 8011188:	6030      	str	r0, [r6, #0]
 801118a:	d1d5      	bne.n	8011138 <__sfp+0x28>
 801118c:	f7ff ff70 	bl	8011070 <__sfp_lock_release>
 8011190:	230c      	movs	r3, #12
 8011192:	603b      	str	r3, [r7, #0]
 8011194:	e7ef      	b.n	8011176 <__sfp+0x66>
 8011196:	46c0      	nop			; (mov r8, r8)
 8011198:	08012970 	.word	0x08012970
 801119c:	ffff0001 	.word	0xffff0001

080111a0 <_fwalk_reent>:
 80111a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80111a2:	0004      	movs	r4, r0
 80111a4:	0006      	movs	r6, r0
 80111a6:	2700      	movs	r7, #0
 80111a8:	9101      	str	r1, [sp, #4]
 80111aa:	3448      	adds	r4, #72	; 0x48
 80111ac:	6863      	ldr	r3, [r4, #4]
 80111ae:	68a5      	ldr	r5, [r4, #8]
 80111b0:	9300      	str	r3, [sp, #0]
 80111b2:	9b00      	ldr	r3, [sp, #0]
 80111b4:	3b01      	subs	r3, #1
 80111b6:	9300      	str	r3, [sp, #0]
 80111b8:	d504      	bpl.n	80111c4 <_fwalk_reent+0x24>
 80111ba:	6824      	ldr	r4, [r4, #0]
 80111bc:	2c00      	cmp	r4, #0
 80111be:	d1f5      	bne.n	80111ac <_fwalk_reent+0xc>
 80111c0:	0038      	movs	r0, r7
 80111c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80111c4:	89ab      	ldrh	r3, [r5, #12]
 80111c6:	2b01      	cmp	r3, #1
 80111c8:	d908      	bls.n	80111dc <_fwalk_reent+0x3c>
 80111ca:	220e      	movs	r2, #14
 80111cc:	5eab      	ldrsh	r3, [r5, r2]
 80111ce:	3301      	adds	r3, #1
 80111d0:	d004      	beq.n	80111dc <_fwalk_reent+0x3c>
 80111d2:	0029      	movs	r1, r5
 80111d4:	0030      	movs	r0, r6
 80111d6:	9b01      	ldr	r3, [sp, #4]
 80111d8:	4798      	blx	r3
 80111da:	4307      	orrs	r7, r0
 80111dc:	3568      	adds	r5, #104	; 0x68
 80111de:	e7e8      	b.n	80111b2 <_fwalk_reent+0x12>

080111e0 <__retarget_lock_init_recursive>:
 80111e0:	4770      	bx	lr

080111e2 <__retarget_lock_acquire_recursive>:
 80111e2:	4770      	bx	lr

080111e4 <__retarget_lock_release_recursive>:
 80111e4:	4770      	bx	lr
	...

080111e8 <__swhatbuf_r>:
 80111e8:	b570      	push	{r4, r5, r6, lr}
 80111ea:	000e      	movs	r6, r1
 80111ec:	001d      	movs	r5, r3
 80111ee:	230e      	movs	r3, #14
 80111f0:	5ec9      	ldrsh	r1, [r1, r3]
 80111f2:	0014      	movs	r4, r2
 80111f4:	b096      	sub	sp, #88	; 0x58
 80111f6:	2900      	cmp	r1, #0
 80111f8:	da08      	bge.n	801120c <__swhatbuf_r+0x24>
 80111fa:	220c      	movs	r2, #12
 80111fc:	5eb3      	ldrsh	r3, [r6, r2]
 80111fe:	2200      	movs	r2, #0
 8011200:	602a      	str	r2, [r5, #0]
 8011202:	061b      	lsls	r3, r3, #24
 8011204:	d411      	bmi.n	801122a <__swhatbuf_r+0x42>
 8011206:	2380      	movs	r3, #128	; 0x80
 8011208:	00db      	lsls	r3, r3, #3
 801120a:	e00f      	b.n	801122c <__swhatbuf_r+0x44>
 801120c:	466a      	mov	r2, sp
 801120e:	f000 f91b 	bl	8011448 <_fstat_r>
 8011212:	2800      	cmp	r0, #0
 8011214:	dbf1      	blt.n	80111fa <__swhatbuf_r+0x12>
 8011216:	23f0      	movs	r3, #240	; 0xf0
 8011218:	9901      	ldr	r1, [sp, #4]
 801121a:	021b      	lsls	r3, r3, #8
 801121c:	4019      	ands	r1, r3
 801121e:	4b05      	ldr	r3, [pc, #20]	; (8011234 <__swhatbuf_r+0x4c>)
 8011220:	18c9      	adds	r1, r1, r3
 8011222:	424b      	negs	r3, r1
 8011224:	4159      	adcs	r1, r3
 8011226:	6029      	str	r1, [r5, #0]
 8011228:	e7ed      	b.n	8011206 <__swhatbuf_r+0x1e>
 801122a:	2340      	movs	r3, #64	; 0x40
 801122c:	2000      	movs	r0, #0
 801122e:	6023      	str	r3, [r4, #0]
 8011230:	b016      	add	sp, #88	; 0x58
 8011232:	bd70      	pop	{r4, r5, r6, pc}
 8011234:	ffffe000 	.word	0xffffe000

08011238 <__smakebuf_r>:
 8011238:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801123a:	2602      	movs	r6, #2
 801123c:	898b      	ldrh	r3, [r1, #12]
 801123e:	0005      	movs	r5, r0
 8011240:	000c      	movs	r4, r1
 8011242:	4233      	tst	r3, r6
 8011244:	d006      	beq.n	8011254 <__smakebuf_r+0x1c>
 8011246:	0023      	movs	r3, r4
 8011248:	3347      	adds	r3, #71	; 0x47
 801124a:	6023      	str	r3, [r4, #0]
 801124c:	6123      	str	r3, [r4, #16]
 801124e:	2301      	movs	r3, #1
 8011250:	6163      	str	r3, [r4, #20]
 8011252:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8011254:	466a      	mov	r2, sp
 8011256:	ab01      	add	r3, sp, #4
 8011258:	f7ff ffc6 	bl	80111e8 <__swhatbuf_r>
 801125c:	9900      	ldr	r1, [sp, #0]
 801125e:	0007      	movs	r7, r0
 8011260:	0028      	movs	r0, r5
 8011262:	f7ff f92d 	bl	80104c0 <_malloc_r>
 8011266:	2800      	cmp	r0, #0
 8011268:	d108      	bne.n	801127c <__smakebuf_r+0x44>
 801126a:	220c      	movs	r2, #12
 801126c:	5ea3      	ldrsh	r3, [r4, r2]
 801126e:	059a      	lsls	r2, r3, #22
 8011270:	d4ef      	bmi.n	8011252 <__smakebuf_r+0x1a>
 8011272:	2203      	movs	r2, #3
 8011274:	4393      	bics	r3, r2
 8011276:	431e      	orrs	r6, r3
 8011278:	81a6      	strh	r6, [r4, #12]
 801127a:	e7e4      	b.n	8011246 <__smakebuf_r+0xe>
 801127c:	4b0f      	ldr	r3, [pc, #60]	; (80112bc <__smakebuf_r+0x84>)
 801127e:	62ab      	str	r3, [r5, #40]	; 0x28
 8011280:	2380      	movs	r3, #128	; 0x80
 8011282:	89a2      	ldrh	r2, [r4, #12]
 8011284:	6020      	str	r0, [r4, #0]
 8011286:	4313      	orrs	r3, r2
 8011288:	81a3      	strh	r3, [r4, #12]
 801128a:	9b00      	ldr	r3, [sp, #0]
 801128c:	6120      	str	r0, [r4, #16]
 801128e:	6163      	str	r3, [r4, #20]
 8011290:	9b01      	ldr	r3, [sp, #4]
 8011292:	2b00      	cmp	r3, #0
 8011294:	d00d      	beq.n	80112b2 <__smakebuf_r+0x7a>
 8011296:	0028      	movs	r0, r5
 8011298:	230e      	movs	r3, #14
 801129a:	5ee1      	ldrsh	r1, [r4, r3]
 801129c:	f000 f8e6 	bl	801146c <_isatty_r>
 80112a0:	2800      	cmp	r0, #0
 80112a2:	d006      	beq.n	80112b2 <__smakebuf_r+0x7a>
 80112a4:	2203      	movs	r2, #3
 80112a6:	89a3      	ldrh	r3, [r4, #12]
 80112a8:	4393      	bics	r3, r2
 80112aa:	001a      	movs	r2, r3
 80112ac:	2301      	movs	r3, #1
 80112ae:	4313      	orrs	r3, r2
 80112b0:	81a3      	strh	r3, [r4, #12]
 80112b2:	89a0      	ldrh	r0, [r4, #12]
 80112b4:	4307      	orrs	r7, r0
 80112b6:	81a7      	strh	r7, [r4, #12]
 80112b8:	e7cb      	b.n	8011252 <__smakebuf_r+0x1a>
 80112ba:	46c0      	nop			; (mov r8, r8)
 80112bc:	08011025 	.word	0x08011025

080112c0 <_malloc_usable_size_r>:
 80112c0:	1f0b      	subs	r3, r1, #4
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	1f18      	subs	r0, r3, #4
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	da01      	bge.n	80112ce <_malloc_usable_size_r+0xe>
 80112ca:	580b      	ldr	r3, [r1, r0]
 80112cc:	18c0      	adds	r0, r0, r3
 80112ce:	4770      	bx	lr

080112d0 <_raise_r>:
 80112d0:	b570      	push	{r4, r5, r6, lr}
 80112d2:	0004      	movs	r4, r0
 80112d4:	000d      	movs	r5, r1
 80112d6:	291f      	cmp	r1, #31
 80112d8:	d904      	bls.n	80112e4 <_raise_r+0x14>
 80112da:	2316      	movs	r3, #22
 80112dc:	6003      	str	r3, [r0, #0]
 80112de:	2001      	movs	r0, #1
 80112e0:	4240      	negs	r0, r0
 80112e2:	bd70      	pop	{r4, r5, r6, pc}
 80112e4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d004      	beq.n	80112f4 <_raise_r+0x24>
 80112ea:	008a      	lsls	r2, r1, #2
 80112ec:	189b      	adds	r3, r3, r2
 80112ee:	681a      	ldr	r2, [r3, #0]
 80112f0:	2a00      	cmp	r2, #0
 80112f2:	d108      	bne.n	8011306 <_raise_r+0x36>
 80112f4:	0020      	movs	r0, r4
 80112f6:	f000 f831 	bl	801135c <_getpid_r>
 80112fa:	002a      	movs	r2, r5
 80112fc:	0001      	movs	r1, r0
 80112fe:	0020      	movs	r0, r4
 8011300:	f000 f81a 	bl	8011338 <_kill_r>
 8011304:	e7ed      	b.n	80112e2 <_raise_r+0x12>
 8011306:	2000      	movs	r0, #0
 8011308:	2a01      	cmp	r2, #1
 801130a:	d0ea      	beq.n	80112e2 <_raise_r+0x12>
 801130c:	1c51      	adds	r1, r2, #1
 801130e:	d103      	bne.n	8011318 <_raise_r+0x48>
 8011310:	2316      	movs	r3, #22
 8011312:	3001      	adds	r0, #1
 8011314:	6023      	str	r3, [r4, #0]
 8011316:	e7e4      	b.n	80112e2 <_raise_r+0x12>
 8011318:	2400      	movs	r4, #0
 801131a:	0028      	movs	r0, r5
 801131c:	601c      	str	r4, [r3, #0]
 801131e:	4790      	blx	r2
 8011320:	0020      	movs	r0, r4
 8011322:	e7de      	b.n	80112e2 <_raise_r+0x12>

08011324 <raise>:
 8011324:	b510      	push	{r4, lr}
 8011326:	4b03      	ldr	r3, [pc, #12]	; (8011334 <raise+0x10>)
 8011328:	0001      	movs	r1, r0
 801132a:	6818      	ldr	r0, [r3, #0]
 801132c:	f7ff ffd0 	bl	80112d0 <_raise_r>
 8011330:	bd10      	pop	{r4, pc}
 8011332:	46c0      	nop			; (mov r8, r8)
 8011334:	20000024 	.word	0x20000024

08011338 <_kill_r>:
 8011338:	2300      	movs	r3, #0
 801133a:	b570      	push	{r4, r5, r6, lr}
 801133c:	4d06      	ldr	r5, [pc, #24]	; (8011358 <_kill_r+0x20>)
 801133e:	0004      	movs	r4, r0
 8011340:	0008      	movs	r0, r1
 8011342:	0011      	movs	r1, r2
 8011344:	602b      	str	r3, [r5, #0]
 8011346:	f7f2 ff91 	bl	800426c <_kill>
 801134a:	1c43      	adds	r3, r0, #1
 801134c:	d103      	bne.n	8011356 <_kill_r+0x1e>
 801134e:	682b      	ldr	r3, [r5, #0]
 8011350:	2b00      	cmp	r3, #0
 8011352:	d000      	beq.n	8011356 <_kill_r+0x1e>
 8011354:	6023      	str	r3, [r4, #0]
 8011356:	bd70      	pop	{r4, r5, r6, pc}
 8011358:	2000276c 	.word	0x2000276c

0801135c <_getpid_r>:
 801135c:	b510      	push	{r4, lr}
 801135e:	f7f2 ff7f 	bl	8004260 <_getpid>
 8011362:	bd10      	pop	{r4, pc}

08011364 <__sread>:
 8011364:	b570      	push	{r4, r5, r6, lr}
 8011366:	000c      	movs	r4, r1
 8011368:	250e      	movs	r5, #14
 801136a:	5f49      	ldrsh	r1, [r1, r5]
 801136c:	f000 f8a4 	bl	80114b8 <_read_r>
 8011370:	2800      	cmp	r0, #0
 8011372:	db03      	blt.n	801137c <__sread+0x18>
 8011374:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8011376:	181b      	adds	r3, r3, r0
 8011378:	6563      	str	r3, [r4, #84]	; 0x54
 801137a:	bd70      	pop	{r4, r5, r6, pc}
 801137c:	89a3      	ldrh	r3, [r4, #12]
 801137e:	4a02      	ldr	r2, [pc, #8]	; (8011388 <__sread+0x24>)
 8011380:	4013      	ands	r3, r2
 8011382:	81a3      	strh	r3, [r4, #12]
 8011384:	e7f9      	b.n	801137a <__sread+0x16>
 8011386:	46c0      	nop			; (mov r8, r8)
 8011388:	ffffefff 	.word	0xffffefff

0801138c <__swrite>:
 801138c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801138e:	001f      	movs	r7, r3
 8011390:	898b      	ldrh	r3, [r1, #12]
 8011392:	0005      	movs	r5, r0
 8011394:	000c      	movs	r4, r1
 8011396:	0016      	movs	r6, r2
 8011398:	05db      	lsls	r3, r3, #23
 801139a:	d505      	bpl.n	80113a8 <__swrite+0x1c>
 801139c:	230e      	movs	r3, #14
 801139e:	5ec9      	ldrsh	r1, [r1, r3]
 80113a0:	2200      	movs	r2, #0
 80113a2:	2302      	movs	r3, #2
 80113a4:	f000 f874 	bl	8011490 <_lseek_r>
 80113a8:	89a3      	ldrh	r3, [r4, #12]
 80113aa:	4a05      	ldr	r2, [pc, #20]	; (80113c0 <__swrite+0x34>)
 80113ac:	0028      	movs	r0, r5
 80113ae:	4013      	ands	r3, r2
 80113b0:	81a3      	strh	r3, [r4, #12]
 80113b2:	0032      	movs	r2, r6
 80113b4:	230e      	movs	r3, #14
 80113b6:	5ee1      	ldrsh	r1, [r4, r3]
 80113b8:	003b      	movs	r3, r7
 80113ba:	f000 f81f 	bl	80113fc <_write_r>
 80113be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80113c0:	ffffefff 	.word	0xffffefff

080113c4 <__sseek>:
 80113c4:	b570      	push	{r4, r5, r6, lr}
 80113c6:	000c      	movs	r4, r1
 80113c8:	250e      	movs	r5, #14
 80113ca:	5f49      	ldrsh	r1, [r1, r5]
 80113cc:	f000 f860 	bl	8011490 <_lseek_r>
 80113d0:	89a3      	ldrh	r3, [r4, #12]
 80113d2:	1c42      	adds	r2, r0, #1
 80113d4:	d103      	bne.n	80113de <__sseek+0x1a>
 80113d6:	4a05      	ldr	r2, [pc, #20]	; (80113ec <__sseek+0x28>)
 80113d8:	4013      	ands	r3, r2
 80113da:	81a3      	strh	r3, [r4, #12]
 80113dc:	bd70      	pop	{r4, r5, r6, pc}
 80113de:	2280      	movs	r2, #128	; 0x80
 80113e0:	0152      	lsls	r2, r2, #5
 80113e2:	4313      	orrs	r3, r2
 80113e4:	81a3      	strh	r3, [r4, #12]
 80113e6:	6560      	str	r0, [r4, #84]	; 0x54
 80113e8:	e7f8      	b.n	80113dc <__sseek+0x18>
 80113ea:	46c0      	nop			; (mov r8, r8)
 80113ec:	ffffefff 	.word	0xffffefff

080113f0 <__sclose>:
 80113f0:	b510      	push	{r4, lr}
 80113f2:	230e      	movs	r3, #14
 80113f4:	5ec9      	ldrsh	r1, [r1, r3]
 80113f6:	f000 f815 	bl	8011424 <_close_r>
 80113fa:	bd10      	pop	{r4, pc}

080113fc <_write_r>:
 80113fc:	b570      	push	{r4, r5, r6, lr}
 80113fe:	0004      	movs	r4, r0
 8011400:	0008      	movs	r0, r1
 8011402:	0011      	movs	r1, r2
 8011404:	001a      	movs	r2, r3
 8011406:	2300      	movs	r3, #0
 8011408:	4d05      	ldr	r5, [pc, #20]	; (8011420 <_write_r+0x24>)
 801140a:	602b      	str	r3, [r5, #0]
 801140c:	f7f2 ff67 	bl	80042de <_write>
 8011410:	1c43      	adds	r3, r0, #1
 8011412:	d103      	bne.n	801141c <_write_r+0x20>
 8011414:	682b      	ldr	r3, [r5, #0]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d000      	beq.n	801141c <_write_r+0x20>
 801141a:	6023      	str	r3, [r4, #0]
 801141c:	bd70      	pop	{r4, r5, r6, pc}
 801141e:	46c0      	nop			; (mov r8, r8)
 8011420:	2000276c 	.word	0x2000276c

08011424 <_close_r>:
 8011424:	2300      	movs	r3, #0
 8011426:	b570      	push	{r4, r5, r6, lr}
 8011428:	4d06      	ldr	r5, [pc, #24]	; (8011444 <_close_r+0x20>)
 801142a:	0004      	movs	r4, r0
 801142c:	0008      	movs	r0, r1
 801142e:	602b      	str	r3, [r5, #0]
 8011430:	f7f2 ff71 	bl	8004316 <_close>
 8011434:	1c43      	adds	r3, r0, #1
 8011436:	d103      	bne.n	8011440 <_close_r+0x1c>
 8011438:	682b      	ldr	r3, [r5, #0]
 801143a:	2b00      	cmp	r3, #0
 801143c:	d000      	beq.n	8011440 <_close_r+0x1c>
 801143e:	6023      	str	r3, [r4, #0]
 8011440:	bd70      	pop	{r4, r5, r6, pc}
 8011442:	46c0      	nop			; (mov r8, r8)
 8011444:	2000276c 	.word	0x2000276c

08011448 <_fstat_r>:
 8011448:	2300      	movs	r3, #0
 801144a:	b570      	push	{r4, r5, r6, lr}
 801144c:	4d06      	ldr	r5, [pc, #24]	; (8011468 <_fstat_r+0x20>)
 801144e:	0004      	movs	r4, r0
 8011450:	0008      	movs	r0, r1
 8011452:	0011      	movs	r1, r2
 8011454:	602b      	str	r3, [r5, #0]
 8011456:	f7f2 ff68 	bl	800432a <_fstat>
 801145a:	1c43      	adds	r3, r0, #1
 801145c:	d103      	bne.n	8011466 <_fstat_r+0x1e>
 801145e:	682b      	ldr	r3, [r5, #0]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d000      	beq.n	8011466 <_fstat_r+0x1e>
 8011464:	6023      	str	r3, [r4, #0]
 8011466:	bd70      	pop	{r4, r5, r6, pc}
 8011468:	2000276c 	.word	0x2000276c

0801146c <_isatty_r>:
 801146c:	2300      	movs	r3, #0
 801146e:	b570      	push	{r4, r5, r6, lr}
 8011470:	4d06      	ldr	r5, [pc, #24]	; (801148c <_isatty_r+0x20>)
 8011472:	0004      	movs	r4, r0
 8011474:	0008      	movs	r0, r1
 8011476:	602b      	str	r3, [r5, #0]
 8011478:	f7f2 ff65 	bl	8004346 <_isatty>
 801147c:	1c43      	adds	r3, r0, #1
 801147e:	d103      	bne.n	8011488 <_isatty_r+0x1c>
 8011480:	682b      	ldr	r3, [r5, #0]
 8011482:	2b00      	cmp	r3, #0
 8011484:	d000      	beq.n	8011488 <_isatty_r+0x1c>
 8011486:	6023      	str	r3, [r4, #0]
 8011488:	bd70      	pop	{r4, r5, r6, pc}
 801148a:	46c0      	nop			; (mov r8, r8)
 801148c:	2000276c 	.word	0x2000276c

08011490 <_lseek_r>:
 8011490:	b570      	push	{r4, r5, r6, lr}
 8011492:	0004      	movs	r4, r0
 8011494:	0008      	movs	r0, r1
 8011496:	0011      	movs	r1, r2
 8011498:	001a      	movs	r2, r3
 801149a:	2300      	movs	r3, #0
 801149c:	4d05      	ldr	r5, [pc, #20]	; (80114b4 <_lseek_r+0x24>)
 801149e:	602b      	str	r3, [r5, #0]
 80114a0:	f7f2 ff5a 	bl	8004358 <_lseek>
 80114a4:	1c43      	adds	r3, r0, #1
 80114a6:	d103      	bne.n	80114b0 <_lseek_r+0x20>
 80114a8:	682b      	ldr	r3, [r5, #0]
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d000      	beq.n	80114b0 <_lseek_r+0x20>
 80114ae:	6023      	str	r3, [r4, #0]
 80114b0:	bd70      	pop	{r4, r5, r6, pc}
 80114b2:	46c0      	nop			; (mov r8, r8)
 80114b4:	2000276c 	.word	0x2000276c

080114b8 <_read_r>:
 80114b8:	b570      	push	{r4, r5, r6, lr}
 80114ba:	0004      	movs	r4, r0
 80114bc:	0008      	movs	r0, r1
 80114be:	0011      	movs	r1, r2
 80114c0:	001a      	movs	r2, r3
 80114c2:	2300      	movs	r3, #0
 80114c4:	4d05      	ldr	r5, [pc, #20]	; (80114dc <_read_r+0x24>)
 80114c6:	602b      	str	r3, [r5, #0]
 80114c8:	f7f2 feec 	bl	80042a4 <_read>
 80114cc:	1c43      	adds	r3, r0, #1
 80114ce:	d103      	bne.n	80114d8 <_read_r+0x20>
 80114d0:	682b      	ldr	r3, [r5, #0]
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	d000      	beq.n	80114d8 <_read_r+0x20>
 80114d6:	6023      	str	r3, [r4, #0]
 80114d8:	bd70      	pop	{r4, r5, r6, pc}
 80114da:	46c0      	nop			; (mov r8, r8)
 80114dc:	2000276c 	.word	0x2000276c

080114e0 <pow>:
 80114e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80114e2:	0014      	movs	r4, r2
 80114e4:	001d      	movs	r5, r3
 80114e6:	9000      	str	r0, [sp, #0]
 80114e8:	9101      	str	r1, [sp, #4]
 80114ea:	f000 f86b 	bl	80115c4 <__ieee754_pow>
 80114ee:	0022      	movs	r2, r4
 80114f0:	0006      	movs	r6, r0
 80114f2:	000f      	movs	r7, r1
 80114f4:	002b      	movs	r3, r5
 80114f6:	0020      	movs	r0, r4
 80114f8:	0029      	movs	r1, r5
 80114fa:	f7f1 fbd1 	bl	8002ca0 <__aeabi_dcmpun>
 80114fe:	2800      	cmp	r0, #0
 8011500:	d13f      	bne.n	8011582 <pow+0xa2>
 8011502:	9800      	ldr	r0, [sp, #0]
 8011504:	9901      	ldr	r1, [sp, #4]
 8011506:	2200      	movs	r2, #0
 8011508:	2300      	movs	r3, #0
 801150a:	f7ee ff9d 	bl	8000448 <__aeabi_dcmpeq>
 801150e:	2800      	cmp	r0, #0
 8011510:	d019      	beq.n	8011546 <pow+0x66>
 8011512:	2200      	movs	r2, #0
 8011514:	2300      	movs	r3, #0
 8011516:	0020      	movs	r0, r4
 8011518:	0029      	movs	r1, r5
 801151a:	f7ee ff95 	bl	8000448 <__aeabi_dcmpeq>
 801151e:	2800      	cmp	r0, #0
 8011520:	d146      	bne.n	80115b0 <pow+0xd0>
 8011522:	0020      	movs	r0, r4
 8011524:	0029      	movs	r1, r5
 8011526:	f000 febd 	bl	80122a4 <finite>
 801152a:	2800      	cmp	r0, #0
 801152c:	d029      	beq.n	8011582 <pow+0xa2>
 801152e:	2200      	movs	r2, #0
 8011530:	2300      	movs	r3, #0
 8011532:	0020      	movs	r0, r4
 8011534:	0029      	movs	r1, r5
 8011536:	f7ee ff8d 	bl	8000454 <__aeabi_dcmplt>
 801153a:	2800      	cmp	r0, #0
 801153c:	d021      	beq.n	8011582 <pow+0xa2>
 801153e:	f7fc fff5 	bl	800e52c <__errno>
 8011542:	2322      	movs	r3, #34	; 0x22
 8011544:	e01c      	b.n	8011580 <pow+0xa0>
 8011546:	0030      	movs	r0, r6
 8011548:	0039      	movs	r1, r7
 801154a:	f000 feab 	bl	80122a4 <finite>
 801154e:	2800      	cmp	r0, #0
 8011550:	d11b      	bne.n	801158a <pow+0xaa>
 8011552:	9800      	ldr	r0, [sp, #0]
 8011554:	9901      	ldr	r1, [sp, #4]
 8011556:	f000 fea5 	bl	80122a4 <finite>
 801155a:	2800      	cmp	r0, #0
 801155c:	d015      	beq.n	801158a <pow+0xaa>
 801155e:	0020      	movs	r0, r4
 8011560:	0029      	movs	r1, r5
 8011562:	f000 fe9f 	bl	80122a4 <finite>
 8011566:	2800      	cmp	r0, #0
 8011568:	d00f      	beq.n	801158a <pow+0xaa>
 801156a:	0032      	movs	r2, r6
 801156c:	003b      	movs	r3, r7
 801156e:	0030      	movs	r0, r6
 8011570:	0039      	movs	r1, r7
 8011572:	f7f1 fb95 	bl	8002ca0 <__aeabi_dcmpun>
 8011576:	2800      	cmp	r0, #0
 8011578:	d0e1      	beq.n	801153e <pow+0x5e>
 801157a:	f7fc ffd7 	bl	800e52c <__errno>
 801157e:	2321      	movs	r3, #33	; 0x21
 8011580:	6003      	str	r3, [r0, #0]
 8011582:	0030      	movs	r0, r6
 8011584:	0039      	movs	r1, r7
 8011586:	b003      	add	sp, #12
 8011588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801158a:	2200      	movs	r2, #0
 801158c:	2300      	movs	r3, #0
 801158e:	0030      	movs	r0, r6
 8011590:	0039      	movs	r1, r7
 8011592:	f7ee ff59 	bl	8000448 <__aeabi_dcmpeq>
 8011596:	2800      	cmp	r0, #0
 8011598:	d0f3      	beq.n	8011582 <pow+0xa2>
 801159a:	9800      	ldr	r0, [sp, #0]
 801159c:	9901      	ldr	r1, [sp, #4]
 801159e:	f000 fe81 	bl	80122a4 <finite>
 80115a2:	2800      	cmp	r0, #0
 80115a4:	d0ed      	beq.n	8011582 <pow+0xa2>
 80115a6:	0020      	movs	r0, r4
 80115a8:	0029      	movs	r1, r5
 80115aa:	f000 fe7b 	bl	80122a4 <finite>
 80115ae:	e7c4      	b.n	801153a <pow+0x5a>
 80115b0:	2600      	movs	r6, #0
 80115b2:	4f01      	ldr	r7, [pc, #4]	; (80115b8 <pow+0xd8>)
 80115b4:	e7e5      	b.n	8011582 <pow+0xa2>
 80115b6:	46c0      	nop			; (mov r8, r8)
 80115b8:	3ff00000 	.word	0x3ff00000

080115bc <atan2f>:
 80115bc:	b510      	push	{r4, lr}
 80115be:	f000 fdc1 	bl	8012144 <__ieee754_atan2f>
 80115c2:	bd10      	pop	{r4, pc}

080115c4 <__ieee754_pow>:
 80115c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80115c6:	b095      	sub	sp, #84	; 0x54
 80115c8:	9202      	str	r2, [sp, #8]
 80115ca:	9303      	str	r3, [sp, #12]
 80115cc:	9b03      	ldr	r3, [sp, #12]
 80115ce:	9a03      	ldr	r2, [sp, #12]
 80115d0:	9304      	str	r3, [sp, #16]
 80115d2:	9b02      	ldr	r3, [sp, #8]
 80115d4:	0056      	lsls	r6, r2, #1
 80115d6:	001a      	movs	r2, r3
 80115d8:	0876      	lsrs	r6, r6, #1
 80115da:	0007      	movs	r7, r0
 80115dc:	000d      	movs	r5, r1
 80115de:	4332      	orrs	r2, r6
 80115e0:	d119      	bne.n	8011616 <__ieee754_pow+0x52>
 80115e2:	2180      	movs	r1, #128	; 0x80
 80115e4:	0309      	lsls	r1, r1, #12
 80115e6:	4069      	eors	r1, r5
 80115e8:	0002      	movs	r2, r0
 80115ea:	000b      	movs	r3, r1
 80115ec:	1892      	adds	r2, r2, r2
 80115ee:	415b      	adcs	r3, r3
 80115f0:	4989      	ldr	r1, [pc, #548]	; (8011818 <__ieee754_pow+0x254>)
 80115f2:	428b      	cmp	r3, r1
 80115f4:	d806      	bhi.n	8011604 <__ieee754_pow+0x40>
 80115f6:	d001      	beq.n	80115fc <__ieee754_pow+0x38>
 80115f8:	f000 fcb6 	bl	8011f68 <__ieee754_pow+0x9a4>
 80115fc:	2a00      	cmp	r2, #0
 80115fe:	d101      	bne.n	8011604 <__ieee754_pow+0x40>
 8011600:	f000 fcb2 	bl	8011f68 <__ieee754_pow+0x9a4>
 8011604:	9a02      	ldr	r2, [sp, #8]
 8011606:	9b03      	ldr	r3, [sp, #12]
 8011608:	0038      	movs	r0, r7
 801160a:	0029      	movs	r1, r5
 801160c:	f7ef fe0c 	bl	8001228 <__aeabi_dadd>
 8011610:	9000      	str	r0, [sp, #0]
 8011612:	9101      	str	r1, [sp, #4]
 8011614:	e0ad      	b.n	8011772 <__ieee754_pow+0x1ae>
 8011616:	4a81      	ldr	r2, [pc, #516]	; (801181c <__ieee754_pow+0x258>)
 8011618:	004c      	lsls	r4, r1, #1
 801161a:	9108      	str	r1, [sp, #32]
 801161c:	9000      	str	r0, [sp, #0]
 801161e:	0864      	lsrs	r4, r4, #1
 8011620:	4294      	cmp	r4, r2
 8011622:	dc08      	bgt.n	8011636 <__ieee754_pow+0x72>
 8011624:	d101      	bne.n	801162a <__ieee754_pow+0x66>
 8011626:	2800      	cmp	r0, #0
 8011628:	d1ec      	bne.n	8011604 <__ieee754_pow+0x40>
 801162a:	4a7c      	ldr	r2, [pc, #496]	; (801181c <__ieee754_pow+0x258>)
 801162c:	4296      	cmp	r6, r2
 801162e:	dc02      	bgt.n	8011636 <__ieee754_pow+0x72>
 8011630:	d10c      	bne.n	801164c <__ieee754_pow+0x88>
 8011632:	2b00      	cmp	r3, #0
 8011634:	d00a      	beq.n	801164c <__ieee754_pow+0x88>
 8011636:	4b7a      	ldr	r3, [pc, #488]	; (8011820 <__ieee754_pow+0x25c>)
 8011638:	18eb      	adds	r3, r5, r3
 801163a:	433b      	orrs	r3, r7
 801163c:	d1e2      	bne.n	8011604 <__ieee754_pow+0x40>
 801163e:	2180      	movs	r1, #128	; 0x80
 8011640:	9803      	ldr	r0, [sp, #12]
 8011642:	0309      	lsls	r1, r1, #12
 8011644:	4048      	eors	r0, r1
 8011646:	0003      	movs	r3, r0
 8011648:	9a02      	ldr	r2, [sp, #8]
 801164a:	e7cf      	b.n	80115ec <__ieee754_pow+0x28>
 801164c:	2200      	movs	r2, #0
 801164e:	9206      	str	r2, [sp, #24]
 8011650:	2d00      	cmp	r5, #0
 8011652:	da69      	bge.n	8011728 <__ieee754_pow+0x164>
 8011654:	4a73      	ldr	r2, [pc, #460]	; (8011824 <__ieee754_pow+0x260>)
 8011656:	4296      	cmp	r6, r2
 8011658:	dc64      	bgt.n	8011724 <__ieee754_pow+0x160>
 801165a:	4a73      	ldr	r2, [pc, #460]	; (8011828 <__ieee754_pow+0x264>)
 801165c:	4296      	cmp	r6, r2
 801165e:	dd11      	ble.n	8011684 <__ieee754_pow+0xc0>
 8011660:	4972      	ldr	r1, [pc, #456]	; (801182c <__ieee754_pow+0x268>)
 8011662:	1532      	asrs	r2, r6, #20
 8011664:	1852      	adds	r2, r2, r1
 8011666:	2a14      	cmp	r2, #20
 8011668:	dd3c      	ble.n	80116e4 <__ieee754_pow+0x120>
 801166a:	2134      	movs	r1, #52	; 0x34
 801166c:	1a8a      	subs	r2, r1, r2
 801166e:	9902      	ldr	r1, [sp, #8]
 8011670:	40d1      	lsrs	r1, r2
 8011672:	0008      	movs	r0, r1
 8011674:	4090      	lsls	r0, r2
 8011676:	4298      	cmp	r0, r3
 8011678:	d104      	bne.n	8011684 <__ieee754_pow+0xc0>
 801167a:	2201      	movs	r2, #1
 801167c:	4011      	ands	r1, r2
 801167e:	1892      	adds	r2, r2, r2
 8011680:	1a52      	subs	r2, r2, r1
 8011682:	9206      	str	r2, [sp, #24]
 8011684:	2b00      	cmp	r3, #0
 8011686:	d03c      	beq.n	8011702 <__ieee754_pow+0x13e>
 8011688:	0038      	movs	r0, r7
 801168a:	0029      	movs	r1, r5
 801168c:	f000 fe07 	bl	801229e <fabs>
 8011690:	9000      	str	r0, [sp, #0]
 8011692:	9101      	str	r1, [sp, #4]
 8011694:	2f00      	cmp	r7, #0
 8011696:	d000      	beq.n	801169a <__ieee754_pow+0xd6>
 8011698:	e094      	b.n	80117c4 <__ieee754_pow+0x200>
 801169a:	2c00      	cmp	r4, #0
 801169c:	d005      	beq.n	80116aa <__ieee754_pow+0xe6>
 801169e:	4a64      	ldr	r2, [pc, #400]	; (8011830 <__ieee754_pow+0x26c>)
 80116a0:	00ab      	lsls	r3, r5, #2
 80116a2:	089b      	lsrs	r3, r3, #2
 80116a4:	4293      	cmp	r3, r2
 80116a6:	d000      	beq.n	80116aa <__ieee754_pow+0xe6>
 80116a8:	e08c      	b.n	80117c4 <__ieee754_pow+0x200>
 80116aa:	9b04      	ldr	r3, [sp, #16]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	da07      	bge.n	80116c0 <__ieee754_pow+0xfc>
 80116b0:	9a00      	ldr	r2, [sp, #0]
 80116b2:	9b01      	ldr	r3, [sp, #4]
 80116b4:	2000      	movs	r0, #0
 80116b6:	495e      	ldr	r1, [pc, #376]	; (8011830 <__ieee754_pow+0x26c>)
 80116b8:	f7f0 f8f2 	bl	80018a0 <__aeabi_ddiv>
 80116bc:	9000      	str	r0, [sp, #0]
 80116be:	9101      	str	r1, [sp, #4]
 80116c0:	9b08      	ldr	r3, [sp, #32]
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	da55      	bge.n	8011772 <__ieee754_pow+0x1ae>
 80116c6:	4b56      	ldr	r3, [pc, #344]	; (8011820 <__ieee754_pow+0x25c>)
 80116c8:	18e4      	adds	r4, r4, r3
 80116ca:	9b06      	ldr	r3, [sp, #24]
 80116cc:	431c      	orrs	r4, r3
 80116ce:	d000      	beq.n	80116d2 <__ieee754_pow+0x10e>
 80116d0:	e06c      	b.n	80117ac <__ieee754_pow+0x1e8>
 80116d2:	9a00      	ldr	r2, [sp, #0]
 80116d4:	9b01      	ldr	r3, [sp, #4]
 80116d6:	0010      	movs	r0, r2
 80116d8:	0019      	movs	r1, r3
 80116da:	f7f0 ff4f 	bl	800257c <__aeabi_dsub>
 80116de:	0002      	movs	r2, r0
 80116e0:	000b      	movs	r3, r1
 80116e2:	e01c      	b.n	801171e <__ieee754_pow+0x15a>
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d1cf      	bne.n	8011688 <__ieee754_pow+0xc4>
 80116e8:	3314      	adds	r3, #20
 80116ea:	1a9a      	subs	r2, r3, r2
 80116ec:	0033      	movs	r3, r6
 80116ee:	4113      	asrs	r3, r2
 80116f0:	0019      	movs	r1, r3
 80116f2:	4091      	lsls	r1, r2
 80116f4:	42b1      	cmp	r1, r6
 80116f6:	d104      	bne.n	8011702 <__ieee754_pow+0x13e>
 80116f8:	2201      	movs	r2, #1
 80116fa:	4013      	ands	r3, r2
 80116fc:	1892      	adds	r2, r2, r2
 80116fe:	1ad3      	subs	r3, r2, r3
 8011700:	9306      	str	r3, [sp, #24]
 8011702:	4b4b      	ldr	r3, [pc, #300]	; (8011830 <__ieee754_pow+0x26c>)
 8011704:	429e      	cmp	r6, r3
 8011706:	d138      	bne.n	801177a <__ieee754_pow+0x1b6>
 8011708:	0038      	movs	r0, r7
 801170a:	0029      	movs	r1, r5
 801170c:	9b04      	ldr	r3, [sp, #16]
 801170e:	9000      	str	r0, [sp, #0]
 8011710:	9101      	str	r1, [sp, #4]
 8011712:	2b00      	cmp	r3, #0
 8011714:	da2d      	bge.n	8011772 <__ieee754_pow+0x1ae>
 8011716:	003a      	movs	r2, r7
 8011718:	002b      	movs	r3, r5
 801171a:	2000      	movs	r0, #0
 801171c:	4944      	ldr	r1, [pc, #272]	; (8011830 <__ieee754_pow+0x26c>)
 801171e:	f7f0 f8bf 	bl	80018a0 <__aeabi_ddiv>
 8011722:	e775      	b.n	8011610 <__ieee754_pow+0x4c>
 8011724:	2202      	movs	r2, #2
 8011726:	9206      	str	r2, [sp, #24]
 8011728:	2b00      	cmp	r3, #0
 801172a:	d1ad      	bne.n	8011688 <__ieee754_pow+0xc4>
 801172c:	4b3b      	ldr	r3, [pc, #236]	; (801181c <__ieee754_pow+0x258>)
 801172e:	429e      	cmp	r6, r3
 8011730:	d1e7      	bne.n	8011702 <__ieee754_pow+0x13e>
 8011732:	4b3b      	ldr	r3, [pc, #236]	; (8011820 <__ieee754_pow+0x25c>)
 8011734:	18e3      	adds	r3, r4, r3
 8011736:	431f      	orrs	r7, r3
 8011738:	d101      	bne.n	801173e <__ieee754_pow+0x17a>
 801173a:	f000 fc15 	bl	8011f68 <__ieee754_pow+0x9a4>
 801173e:	4b3a      	ldr	r3, [pc, #232]	; (8011828 <__ieee754_pow+0x264>)
 8011740:	429c      	cmp	r4, r3
 8011742:	dd09      	ble.n	8011758 <__ieee754_pow+0x194>
 8011744:	9b04      	ldr	r3, [sp, #16]
 8011746:	2b00      	cmp	r3, #0
 8011748:	da01      	bge.n	801174e <__ieee754_pow+0x18a>
 801174a:	f000 fc11 	bl	8011f70 <__ieee754_pow+0x9ac>
 801174e:	9b02      	ldr	r3, [sp, #8]
 8011750:	9c03      	ldr	r4, [sp, #12]
 8011752:	9300      	str	r3, [sp, #0]
 8011754:	9401      	str	r4, [sp, #4]
 8011756:	e00c      	b.n	8011772 <__ieee754_pow+0x1ae>
 8011758:	9b04      	ldr	r3, [sp, #16]
 801175a:	2b00      	cmp	r3, #0
 801175c:	db01      	blt.n	8011762 <__ieee754_pow+0x19e>
 801175e:	f000 fc07 	bl	8011f70 <__ieee754_pow+0x9ac>
 8011762:	2280      	movs	r2, #128	; 0x80
 8011764:	0612      	lsls	r2, r2, #24
 8011766:	4694      	mov	ip, r2
 8011768:	9b02      	ldr	r3, [sp, #8]
 801176a:	9300      	str	r3, [sp, #0]
 801176c:	9b03      	ldr	r3, [sp, #12]
 801176e:	4463      	add	r3, ip
 8011770:	9301      	str	r3, [sp, #4]
 8011772:	9800      	ldr	r0, [sp, #0]
 8011774:	9901      	ldr	r1, [sp, #4]
 8011776:	b015      	add	sp, #84	; 0x54
 8011778:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801177a:	2380      	movs	r3, #128	; 0x80
 801177c:	9a04      	ldr	r2, [sp, #16]
 801177e:	05db      	lsls	r3, r3, #23
 8011780:	429a      	cmp	r2, r3
 8011782:	d106      	bne.n	8011792 <__ieee754_pow+0x1ce>
 8011784:	003a      	movs	r2, r7
 8011786:	002b      	movs	r3, r5
 8011788:	0038      	movs	r0, r7
 801178a:	0029      	movs	r1, r5
 801178c:	f7f0 fc8a 	bl	80020a4 <__aeabi_dmul>
 8011790:	e73e      	b.n	8011610 <__ieee754_pow+0x4c>
 8011792:	4b28      	ldr	r3, [pc, #160]	; (8011834 <__ieee754_pow+0x270>)
 8011794:	9a04      	ldr	r2, [sp, #16]
 8011796:	429a      	cmp	r2, r3
 8011798:	d000      	beq.n	801179c <__ieee754_pow+0x1d8>
 801179a:	e775      	b.n	8011688 <__ieee754_pow+0xc4>
 801179c:	2d00      	cmp	r5, #0
 801179e:	da00      	bge.n	80117a2 <__ieee754_pow+0x1de>
 80117a0:	e772      	b.n	8011688 <__ieee754_pow+0xc4>
 80117a2:	0038      	movs	r0, r7
 80117a4:	0029      	movs	r1, r5
 80117a6:	f000 fc17 	bl	8011fd8 <__ieee754_sqrt>
 80117aa:	e731      	b.n	8011610 <__ieee754_pow+0x4c>
 80117ac:	9b06      	ldr	r3, [sp, #24]
 80117ae:	2b01      	cmp	r3, #1
 80117b0:	d1df      	bne.n	8011772 <__ieee754_pow+0x1ae>
 80117b2:	9800      	ldr	r0, [sp, #0]
 80117b4:	2180      	movs	r1, #128	; 0x80
 80117b6:	0002      	movs	r2, r0
 80117b8:	9801      	ldr	r0, [sp, #4]
 80117ba:	0609      	lsls	r1, r1, #24
 80117bc:	1843      	adds	r3, r0, r1
 80117be:	9200      	str	r2, [sp, #0]
 80117c0:	9301      	str	r3, [sp, #4]
 80117c2:	e7d6      	b.n	8011772 <__ieee754_pow+0x1ae>
 80117c4:	0feb      	lsrs	r3, r5, #31
 80117c6:	3b01      	subs	r3, #1
 80117c8:	930e      	str	r3, [sp, #56]	; 0x38
 80117ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80117cc:	9b06      	ldr	r3, [sp, #24]
 80117ce:	4313      	orrs	r3, r2
 80117d0:	d104      	bne.n	80117dc <__ieee754_pow+0x218>
 80117d2:	003a      	movs	r2, r7
 80117d4:	002b      	movs	r3, r5
 80117d6:	0038      	movs	r0, r7
 80117d8:	0029      	movs	r1, r5
 80117da:	e77e      	b.n	80116da <__ieee754_pow+0x116>
 80117dc:	4b16      	ldr	r3, [pc, #88]	; (8011838 <__ieee754_pow+0x274>)
 80117de:	429e      	cmp	r6, r3
 80117e0:	dc00      	bgt.n	80117e4 <__ieee754_pow+0x220>
 80117e2:	e0ef      	b.n	80119c4 <__ieee754_pow+0x400>
 80117e4:	4b15      	ldr	r3, [pc, #84]	; (801183c <__ieee754_pow+0x278>)
 80117e6:	429e      	cmp	r6, r3
 80117e8:	dd09      	ble.n	80117fe <__ieee754_pow+0x23a>
 80117ea:	4b0f      	ldr	r3, [pc, #60]	; (8011828 <__ieee754_pow+0x264>)
 80117ec:	429c      	cmp	r4, r3
 80117ee:	dc0c      	bgt.n	801180a <__ieee754_pow+0x246>
 80117f0:	9b04      	ldr	r3, [sp, #16]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	da0c      	bge.n	8011810 <__ieee754_pow+0x24c>
 80117f6:	2000      	movs	r0, #0
 80117f8:	f000 fd4a 	bl	8012290 <__math_oflow>
 80117fc:	e708      	b.n	8011610 <__ieee754_pow+0x4c>
 80117fe:	4b10      	ldr	r3, [pc, #64]	; (8011840 <__ieee754_pow+0x27c>)
 8011800:	429c      	cmp	r4, r3
 8011802:	ddf5      	ble.n	80117f0 <__ieee754_pow+0x22c>
 8011804:	4b0a      	ldr	r3, [pc, #40]	; (8011830 <__ieee754_pow+0x26c>)
 8011806:	429c      	cmp	r4, r3
 8011808:	dd1c      	ble.n	8011844 <__ieee754_pow+0x280>
 801180a:	9b04      	ldr	r3, [sp, #16]
 801180c:	2b00      	cmp	r3, #0
 801180e:	dcf2      	bgt.n	80117f6 <__ieee754_pow+0x232>
 8011810:	2000      	movs	r0, #0
 8011812:	f000 fd36 	bl	8012282 <__math_uflow>
 8011816:	e6fb      	b.n	8011610 <__ieee754_pow+0x4c>
 8011818:	fff00000 	.word	0xfff00000
 801181c:	7ff00000 	.word	0x7ff00000
 8011820:	c0100000 	.word	0xc0100000
 8011824:	433fffff 	.word	0x433fffff
 8011828:	3fefffff 	.word	0x3fefffff
 801182c:	fffffc01 	.word	0xfffffc01
 8011830:	3ff00000 	.word	0x3ff00000
 8011834:	3fe00000 	.word	0x3fe00000
 8011838:	41e00000 	.word	0x41e00000
 801183c:	43f00000 	.word	0x43f00000
 8011840:	3feffffe 	.word	0x3feffffe
 8011844:	2200      	movs	r2, #0
 8011846:	9800      	ldr	r0, [sp, #0]
 8011848:	9901      	ldr	r1, [sp, #4]
 801184a:	4b52      	ldr	r3, [pc, #328]	; (8011994 <__ieee754_pow+0x3d0>)
 801184c:	f7f0 fe96 	bl	800257c <__aeabi_dsub>
 8011850:	22c0      	movs	r2, #192	; 0xc0
 8011852:	4b51      	ldr	r3, [pc, #324]	; (8011998 <__ieee754_pow+0x3d4>)
 8011854:	05d2      	lsls	r2, r2, #23
 8011856:	0004      	movs	r4, r0
 8011858:	000d      	movs	r5, r1
 801185a:	f7f0 fc23 	bl	80020a4 <__aeabi_dmul>
 801185e:	4a4f      	ldr	r2, [pc, #316]	; (801199c <__ieee754_pow+0x3d8>)
 8011860:	9000      	str	r0, [sp, #0]
 8011862:	9101      	str	r1, [sp, #4]
 8011864:	4b4e      	ldr	r3, [pc, #312]	; (80119a0 <__ieee754_pow+0x3dc>)
 8011866:	0020      	movs	r0, r4
 8011868:	0029      	movs	r1, r5
 801186a:	f7f0 fc1b 	bl	80020a4 <__aeabi_dmul>
 801186e:	2200      	movs	r2, #0
 8011870:	9004      	str	r0, [sp, #16]
 8011872:	9105      	str	r1, [sp, #20]
 8011874:	4b4b      	ldr	r3, [pc, #300]	; (80119a4 <__ieee754_pow+0x3e0>)
 8011876:	0020      	movs	r0, r4
 8011878:	0029      	movs	r1, r5
 801187a:	f7f0 fc13 	bl	80020a4 <__aeabi_dmul>
 801187e:	0002      	movs	r2, r0
 8011880:	000b      	movs	r3, r1
 8011882:	4849      	ldr	r0, [pc, #292]	; (80119a8 <__ieee754_pow+0x3e4>)
 8011884:	4949      	ldr	r1, [pc, #292]	; (80119ac <__ieee754_pow+0x3e8>)
 8011886:	f7f0 fe79 	bl	800257c <__aeabi_dsub>
 801188a:	0022      	movs	r2, r4
 801188c:	002b      	movs	r3, r5
 801188e:	f7f0 fc09 	bl	80020a4 <__aeabi_dmul>
 8011892:	0002      	movs	r2, r0
 8011894:	000b      	movs	r3, r1
 8011896:	2000      	movs	r0, #0
 8011898:	4945      	ldr	r1, [pc, #276]	; (80119b0 <__ieee754_pow+0x3ec>)
 801189a:	f7f0 fe6f 	bl	800257c <__aeabi_dsub>
 801189e:	0022      	movs	r2, r4
 80118a0:	0006      	movs	r6, r0
 80118a2:	000f      	movs	r7, r1
 80118a4:	002b      	movs	r3, r5
 80118a6:	0020      	movs	r0, r4
 80118a8:	0029      	movs	r1, r5
 80118aa:	f7f0 fbfb 	bl	80020a4 <__aeabi_dmul>
 80118ae:	0002      	movs	r2, r0
 80118b0:	000b      	movs	r3, r1
 80118b2:	0030      	movs	r0, r6
 80118b4:	0039      	movs	r1, r7
 80118b6:	f7f0 fbf5 	bl	80020a4 <__aeabi_dmul>
 80118ba:	4a3e      	ldr	r2, [pc, #248]	; (80119b4 <__ieee754_pow+0x3f0>)
 80118bc:	4b36      	ldr	r3, [pc, #216]	; (8011998 <__ieee754_pow+0x3d4>)
 80118be:	f7f0 fbf1 	bl	80020a4 <__aeabi_dmul>
 80118c2:	0002      	movs	r2, r0
 80118c4:	000b      	movs	r3, r1
 80118c6:	9804      	ldr	r0, [sp, #16]
 80118c8:	9905      	ldr	r1, [sp, #20]
 80118ca:	f7f0 fe57 	bl	800257c <__aeabi_dsub>
 80118ce:	0002      	movs	r2, r0
 80118d0:	000b      	movs	r3, r1
 80118d2:	0004      	movs	r4, r0
 80118d4:	000d      	movs	r5, r1
 80118d6:	9800      	ldr	r0, [sp, #0]
 80118d8:	9901      	ldr	r1, [sp, #4]
 80118da:	f7ef fca5 	bl	8001228 <__aeabi_dadd>
 80118de:	9a00      	ldr	r2, [sp, #0]
 80118e0:	9b01      	ldr	r3, [sp, #4]
 80118e2:	2000      	movs	r0, #0
 80118e4:	000f      	movs	r7, r1
 80118e6:	0006      	movs	r6, r0
 80118e8:	f7f0 fe48 	bl	800257c <__aeabi_dsub>
 80118ec:	0002      	movs	r2, r0
 80118ee:	000b      	movs	r3, r1
 80118f0:	0020      	movs	r0, r4
 80118f2:	0029      	movs	r1, r5
 80118f4:	f7f0 fe42 	bl	800257c <__aeabi_dsub>
 80118f8:	9b06      	ldr	r3, [sp, #24]
 80118fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80118fc:	3b01      	subs	r3, #1
 80118fe:	9004      	str	r0, [sp, #16]
 8011900:	9105      	str	r1, [sp, #20]
 8011902:	4313      	orrs	r3, r2
 8011904:	d000      	beq.n	8011908 <__ieee754_pow+0x344>
 8011906:	e1db      	b.n	8011cc0 <__ieee754_pow+0x6fc>
 8011908:	2300      	movs	r3, #0
 801190a:	4c2b      	ldr	r4, [pc, #172]	; (80119b8 <__ieee754_pow+0x3f4>)
 801190c:	9300      	str	r3, [sp, #0]
 801190e:	9401      	str	r4, [sp, #4]
 8011910:	9c02      	ldr	r4, [sp, #8]
 8011912:	9d03      	ldr	r5, [sp, #12]
 8011914:	9802      	ldr	r0, [sp, #8]
 8011916:	9903      	ldr	r1, [sp, #12]
 8011918:	2400      	movs	r4, #0
 801191a:	002b      	movs	r3, r5
 801191c:	0022      	movs	r2, r4
 801191e:	f7f0 fe2d 	bl	800257c <__aeabi_dsub>
 8011922:	0032      	movs	r2, r6
 8011924:	003b      	movs	r3, r7
 8011926:	f7f0 fbbd 	bl	80020a4 <__aeabi_dmul>
 801192a:	9a02      	ldr	r2, [sp, #8]
 801192c:	9b03      	ldr	r3, [sp, #12]
 801192e:	9006      	str	r0, [sp, #24]
 8011930:	9107      	str	r1, [sp, #28]
 8011932:	9804      	ldr	r0, [sp, #16]
 8011934:	9905      	ldr	r1, [sp, #20]
 8011936:	f7f0 fbb5 	bl	80020a4 <__aeabi_dmul>
 801193a:	0002      	movs	r2, r0
 801193c:	000b      	movs	r3, r1
 801193e:	9806      	ldr	r0, [sp, #24]
 8011940:	9907      	ldr	r1, [sp, #28]
 8011942:	f7ef fc71 	bl	8001228 <__aeabi_dadd>
 8011946:	0022      	movs	r2, r4
 8011948:	002b      	movs	r3, r5
 801194a:	9004      	str	r0, [sp, #16]
 801194c:	9105      	str	r1, [sp, #20]
 801194e:	0030      	movs	r0, r6
 8011950:	0039      	movs	r1, r7
 8011952:	f7f0 fba7 	bl	80020a4 <__aeabi_dmul>
 8011956:	0006      	movs	r6, r0
 8011958:	000f      	movs	r7, r1
 801195a:	000b      	movs	r3, r1
 801195c:	0002      	movs	r2, r0
 801195e:	9804      	ldr	r0, [sp, #16]
 8011960:	9905      	ldr	r1, [sp, #20]
 8011962:	9606      	str	r6, [sp, #24]
 8011964:	9707      	str	r7, [sp, #28]
 8011966:	f7ef fc5f 	bl	8001228 <__aeabi_dadd>
 801196a:	4b14      	ldr	r3, [pc, #80]	; (80119bc <__ieee754_pow+0x3f8>)
 801196c:	0005      	movs	r5, r0
 801196e:	000c      	movs	r4, r1
 8011970:	9108      	str	r1, [sp, #32]
 8011972:	4299      	cmp	r1, r3
 8011974:	dc00      	bgt.n	8011978 <__ieee754_pow+0x3b4>
 8011976:	e2d6      	b.n	8011f26 <__ieee754_pow+0x962>
 8011978:	4b11      	ldr	r3, [pc, #68]	; (80119c0 <__ieee754_pow+0x3fc>)
 801197a:	18cb      	adds	r3, r1, r3
 801197c:	4303      	orrs	r3, r0
 801197e:	d100      	bne.n	8011982 <__ieee754_pow+0x3be>
 8011980:	e1d8      	b.n	8011d34 <__ieee754_pow+0x770>
 8011982:	9800      	ldr	r0, [sp, #0]
 8011984:	9901      	ldr	r1, [sp, #4]
 8011986:	2300      	movs	r3, #0
 8011988:	2200      	movs	r2, #0
 801198a:	f7ee fd63 	bl	8000454 <__aeabi_dcmplt>
 801198e:	1e43      	subs	r3, r0, #1
 8011990:	4198      	sbcs	r0, r3
 8011992:	e731      	b.n	80117f8 <__ieee754_pow+0x234>
 8011994:	3ff00000 	.word	0x3ff00000
 8011998:	3ff71547 	.word	0x3ff71547
 801199c:	f85ddf44 	.word	0xf85ddf44
 80119a0:	3e54ae0b 	.word	0x3e54ae0b
 80119a4:	3fd00000 	.word	0x3fd00000
 80119a8:	55555555 	.word	0x55555555
 80119ac:	3fd55555 	.word	0x3fd55555
 80119b0:	3fe00000 	.word	0x3fe00000
 80119b4:	652b82fe 	.word	0x652b82fe
 80119b8:	bff00000 	.word	0xbff00000
 80119bc:	408fffff 	.word	0x408fffff
 80119c0:	bf700000 	.word	0xbf700000
 80119c4:	4bc0      	ldr	r3, [pc, #768]	; (8011cc8 <__ieee754_pow+0x704>)
 80119c6:	2200      	movs	r2, #0
 80119c8:	422b      	tst	r3, r5
 80119ca:	d10a      	bne.n	80119e2 <__ieee754_pow+0x41e>
 80119cc:	9800      	ldr	r0, [sp, #0]
 80119ce:	9901      	ldr	r1, [sp, #4]
 80119d0:	2200      	movs	r2, #0
 80119d2:	4bbe      	ldr	r3, [pc, #760]	; (8011ccc <__ieee754_pow+0x708>)
 80119d4:	f7f0 fb66 	bl	80020a4 <__aeabi_dmul>
 80119d8:	2235      	movs	r2, #53	; 0x35
 80119da:	9000      	str	r0, [sp, #0]
 80119dc:	9101      	str	r1, [sp, #4]
 80119de:	9c01      	ldr	r4, [sp, #4]
 80119e0:	4252      	negs	r2, r2
 80119e2:	49bb      	ldr	r1, [pc, #748]	; (8011cd0 <__ieee754_pow+0x70c>)
 80119e4:	1523      	asrs	r3, r4, #20
 80119e6:	185b      	adds	r3, r3, r1
 80119e8:	189b      	adds	r3, r3, r2
 80119ea:	0324      	lsls	r4, r4, #12
 80119ec:	4db9      	ldr	r5, [pc, #740]	; (8011cd4 <__ieee754_pow+0x710>)
 80119ee:	930d      	str	r3, [sp, #52]	; 0x34
 80119f0:	4bb9      	ldr	r3, [pc, #740]	; (8011cd8 <__ieee754_pow+0x714>)
 80119f2:	0b22      	lsrs	r2, r4, #12
 80119f4:	4315      	orrs	r5, r2
 80119f6:	2400      	movs	r4, #0
 80119f8:	429a      	cmp	r2, r3
 80119fa:	dd09      	ble.n	8011a10 <__ieee754_pow+0x44c>
 80119fc:	4bb7      	ldr	r3, [pc, #732]	; (8011cdc <__ieee754_pow+0x718>)
 80119fe:	3401      	adds	r4, #1
 8011a00:	429a      	cmp	r2, r3
 8011a02:	dd05      	ble.n	8011a10 <__ieee754_pow+0x44c>
 8011a04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011a06:	191b      	adds	r3, r3, r4
 8011a08:	2400      	movs	r4, #0
 8011a0a:	930d      	str	r3, [sp, #52]	; 0x34
 8011a0c:	4bb4      	ldr	r3, [pc, #720]	; (8011ce0 <__ieee754_pow+0x71c>)
 8011a0e:	18ed      	adds	r5, r5, r3
 8011a10:	00e3      	lsls	r3, r4, #3
 8011a12:	930f      	str	r3, [sp, #60]	; 0x3c
 8011a14:	4bb3      	ldr	r3, [pc, #716]	; (8011ce4 <__ieee754_pow+0x720>)
 8011a16:	00e2      	lsls	r2, r4, #3
 8011a18:	189b      	adds	r3, r3, r2
 8011a1a:	9800      	ldr	r0, [sp, #0]
 8011a1c:	9901      	ldr	r1, [sp, #4]
 8011a1e:	681a      	ldr	r2, [r3, #0]
 8011a20:	685b      	ldr	r3, [r3, #4]
 8011a22:	0029      	movs	r1, r5
 8011a24:	0006      	movs	r6, r0
 8011a26:	920a      	str	r2, [sp, #40]	; 0x28
 8011a28:	930b      	str	r3, [sp, #44]	; 0x2c
 8011a2a:	f7f0 fda7 	bl	800257c <__aeabi_dsub>
 8011a2e:	0032      	movs	r2, r6
 8011a30:	002b      	movs	r3, r5
 8011a32:	9010      	str	r0, [sp, #64]	; 0x40
 8011a34:	9111      	str	r1, [sp, #68]	; 0x44
 8011a36:	980a      	ldr	r0, [sp, #40]	; 0x28
 8011a38:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011a3a:	f7ef fbf5 	bl	8001228 <__aeabi_dadd>
 8011a3e:	0002      	movs	r2, r0
 8011a40:	000b      	movs	r3, r1
 8011a42:	2000      	movs	r0, #0
 8011a44:	49a3      	ldr	r1, [pc, #652]	; (8011cd4 <__ieee754_pow+0x710>)
 8011a46:	f7ef ff2b 	bl	80018a0 <__aeabi_ddiv>
 8011a4a:	0002      	movs	r2, r0
 8011a4c:	000b      	movs	r3, r1
 8011a4e:	9012      	str	r0, [sp, #72]	; 0x48
 8011a50:	9113      	str	r1, [sp, #76]	; 0x4c
 8011a52:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011a54:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011a56:	f7f0 fb25 	bl	80020a4 <__aeabi_dmul>
 8011a5a:	9008      	str	r0, [sp, #32]
 8011a5c:	9109      	str	r1, [sp, #36]	; 0x24
 8011a5e:	9a08      	ldr	r2, [sp, #32]
 8011a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a62:	2180      	movs	r1, #128	; 0x80
 8011a64:	9204      	str	r2, [sp, #16]
 8011a66:	9305      	str	r3, [sp, #20]
 8011a68:	2300      	movs	r3, #0
 8011a6a:	002f      	movs	r7, r5
 8011a6c:	0589      	lsls	r1, r1, #22
 8011a6e:	106d      	asrs	r5, r5, #1
 8011a70:	430d      	orrs	r5, r1
 8011a72:	2180      	movs	r1, #128	; 0x80
 8011a74:	9304      	str	r3, [sp, #16]
 8011a76:	9a04      	ldr	r2, [sp, #16]
 8011a78:	9b05      	ldr	r3, [sp, #20]
 8011a7a:	9200      	str	r2, [sp, #0]
 8011a7c:	9301      	str	r3, [sp, #4]
 8011a7e:	2200      	movs	r2, #0
 8011a80:	0309      	lsls	r1, r1, #12
 8011a82:	186d      	adds	r5, r5, r1
 8011a84:	04a1      	lsls	r1, r4, #18
 8011a86:	186b      	adds	r3, r5, r1
 8011a88:	9800      	ldr	r0, [sp, #0]
 8011a8a:	9901      	ldr	r1, [sp, #4]
 8011a8c:	0014      	movs	r4, r2
 8011a8e:	001d      	movs	r5, r3
 8011a90:	f7f0 fb08 	bl	80020a4 <__aeabi_dmul>
 8011a94:	0002      	movs	r2, r0
 8011a96:	000b      	movs	r3, r1
 8011a98:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011a9a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011a9c:	f7f0 fd6e 	bl	800257c <__aeabi_dsub>
 8011aa0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011aa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011aa4:	9010      	str	r0, [sp, #64]	; 0x40
 8011aa6:	9111      	str	r1, [sp, #68]	; 0x44
 8011aa8:	0020      	movs	r0, r4
 8011aaa:	0029      	movs	r1, r5
 8011aac:	f7f0 fd66 	bl	800257c <__aeabi_dsub>
 8011ab0:	0002      	movs	r2, r0
 8011ab2:	000b      	movs	r3, r1
 8011ab4:	0030      	movs	r0, r6
 8011ab6:	0039      	movs	r1, r7
 8011ab8:	f7f0 fd60 	bl	800257c <__aeabi_dsub>
 8011abc:	9a00      	ldr	r2, [sp, #0]
 8011abe:	9b01      	ldr	r3, [sp, #4]
 8011ac0:	f7f0 faf0 	bl	80020a4 <__aeabi_dmul>
 8011ac4:	0002      	movs	r2, r0
 8011ac6:	000b      	movs	r3, r1
 8011ac8:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011aca:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011acc:	f7f0 fd56 	bl	800257c <__aeabi_dsub>
 8011ad0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011ad2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011ad4:	f7f0 fae6 	bl	80020a4 <__aeabi_dmul>
 8011ad8:	9a08      	ldr	r2, [sp, #32]
 8011ada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011adc:	900a      	str	r0, [sp, #40]	; 0x28
 8011ade:	910b      	str	r1, [sp, #44]	; 0x2c
 8011ae0:	0010      	movs	r0, r2
 8011ae2:	0019      	movs	r1, r3
 8011ae4:	f7f0 fade 	bl	80020a4 <__aeabi_dmul>
 8011ae8:	0006      	movs	r6, r0
 8011aea:	000f      	movs	r7, r1
 8011aec:	4a7e      	ldr	r2, [pc, #504]	; (8011ce8 <__ieee754_pow+0x724>)
 8011aee:	4b7f      	ldr	r3, [pc, #508]	; (8011cec <__ieee754_pow+0x728>)
 8011af0:	f7f0 fad8 	bl	80020a4 <__aeabi_dmul>
 8011af4:	4a7e      	ldr	r2, [pc, #504]	; (8011cf0 <__ieee754_pow+0x72c>)
 8011af6:	4b7f      	ldr	r3, [pc, #508]	; (8011cf4 <__ieee754_pow+0x730>)
 8011af8:	f7ef fb96 	bl	8001228 <__aeabi_dadd>
 8011afc:	0032      	movs	r2, r6
 8011afe:	003b      	movs	r3, r7
 8011b00:	f7f0 fad0 	bl	80020a4 <__aeabi_dmul>
 8011b04:	4a7c      	ldr	r2, [pc, #496]	; (8011cf8 <__ieee754_pow+0x734>)
 8011b06:	4b7d      	ldr	r3, [pc, #500]	; (8011cfc <__ieee754_pow+0x738>)
 8011b08:	f7ef fb8e 	bl	8001228 <__aeabi_dadd>
 8011b0c:	0032      	movs	r2, r6
 8011b0e:	003b      	movs	r3, r7
 8011b10:	f7f0 fac8 	bl	80020a4 <__aeabi_dmul>
 8011b14:	4a7a      	ldr	r2, [pc, #488]	; (8011d00 <__ieee754_pow+0x73c>)
 8011b16:	4b7b      	ldr	r3, [pc, #492]	; (8011d04 <__ieee754_pow+0x740>)
 8011b18:	f7ef fb86 	bl	8001228 <__aeabi_dadd>
 8011b1c:	0032      	movs	r2, r6
 8011b1e:	003b      	movs	r3, r7
 8011b20:	f7f0 fac0 	bl	80020a4 <__aeabi_dmul>
 8011b24:	4a78      	ldr	r2, [pc, #480]	; (8011d08 <__ieee754_pow+0x744>)
 8011b26:	4b79      	ldr	r3, [pc, #484]	; (8011d0c <__ieee754_pow+0x748>)
 8011b28:	f7ef fb7e 	bl	8001228 <__aeabi_dadd>
 8011b2c:	0032      	movs	r2, r6
 8011b2e:	003b      	movs	r3, r7
 8011b30:	f7f0 fab8 	bl	80020a4 <__aeabi_dmul>
 8011b34:	4a76      	ldr	r2, [pc, #472]	; (8011d10 <__ieee754_pow+0x74c>)
 8011b36:	4b77      	ldr	r3, [pc, #476]	; (8011d14 <__ieee754_pow+0x750>)
 8011b38:	f7ef fb76 	bl	8001228 <__aeabi_dadd>
 8011b3c:	0032      	movs	r2, r6
 8011b3e:	0004      	movs	r4, r0
 8011b40:	000d      	movs	r5, r1
 8011b42:	003b      	movs	r3, r7
 8011b44:	0030      	movs	r0, r6
 8011b46:	0039      	movs	r1, r7
 8011b48:	f7f0 faac 	bl	80020a4 <__aeabi_dmul>
 8011b4c:	0002      	movs	r2, r0
 8011b4e:	000b      	movs	r3, r1
 8011b50:	0020      	movs	r0, r4
 8011b52:	0029      	movs	r1, r5
 8011b54:	f7f0 faa6 	bl	80020a4 <__aeabi_dmul>
 8011b58:	9a00      	ldr	r2, [sp, #0]
 8011b5a:	9b01      	ldr	r3, [sp, #4]
 8011b5c:	0004      	movs	r4, r0
 8011b5e:	000d      	movs	r5, r1
 8011b60:	9808      	ldr	r0, [sp, #32]
 8011b62:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011b64:	f7ef fb60 	bl	8001228 <__aeabi_dadd>
 8011b68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011b6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011b6c:	f7f0 fa9a 	bl	80020a4 <__aeabi_dmul>
 8011b70:	0022      	movs	r2, r4
 8011b72:	002b      	movs	r3, r5
 8011b74:	f7ef fb58 	bl	8001228 <__aeabi_dadd>
 8011b78:	9a00      	ldr	r2, [sp, #0]
 8011b7a:	9b01      	ldr	r3, [sp, #4]
 8011b7c:	9010      	str	r0, [sp, #64]	; 0x40
 8011b7e:	9111      	str	r1, [sp, #68]	; 0x44
 8011b80:	0010      	movs	r0, r2
 8011b82:	0019      	movs	r1, r3
 8011b84:	f7f0 fa8e 	bl	80020a4 <__aeabi_dmul>
 8011b88:	2200      	movs	r2, #0
 8011b8a:	4b63      	ldr	r3, [pc, #396]	; (8011d18 <__ieee754_pow+0x754>)
 8011b8c:	0004      	movs	r4, r0
 8011b8e:	000d      	movs	r5, r1
 8011b90:	f7ef fb4a 	bl	8001228 <__aeabi_dadd>
 8011b94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011b96:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011b98:	f7ef fb46 	bl	8001228 <__aeabi_dadd>
 8011b9c:	2600      	movs	r6, #0
 8011b9e:	000f      	movs	r7, r1
 8011ba0:	0032      	movs	r2, r6
 8011ba2:	000b      	movs	r3, r1
 8011ba4:	9800      	ldr	r0, [sp, #0]
 8011ba6:	9901      	ldr	r1, [sp, #4]
 8011ba8:	f7f0 fa7c 	bl	80020a4 <__aeabi_dmul>
 8011bac:	2200      	movs	r2, #0
 8011bae:	9000      	str	r0, [sp, #0]
 8011bb0:	9101      	str	r1, [sp, #4]
 8011bb2:	4b59      	ldr	r3, [pc, #356]	; (8011d18 <__ieee754_pow+0x754>)
 8011bb4:	0030      	movs	r0, r6
 8011bb6:	0039      	movs	r1, r7
 8011bb8:	f7f0 fce0 	bl	800257c <__aeabi_dsub>
 8011bbc:	0022      	movs	r2, r4
 8011bbe:	002b      	movs	r3, r5
 8011bc0:	f7f0 fcdc 	bl	800257c <__aeabi_dsub>
 8011bc4:	0002      	movs	r2, r0
 8011bc6:	000b      	movs	r3, r1
 8011bc8:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011bca:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011bcc:	f7f0 fcd6 	bl	800257c <__aeabi_dsub>
 8011bd0:	9a08      	ldr	r2, [sp, #32]
 8011bd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011bd4:	f7f0 fa66 	bl	80020a4 <__aeabi_dmul>
 8011bd8:	0032      	movs	r2, r6
 8011bda:	0004      	movs	r4, r0
 8011bdc:	000d      	movs	r5, r1
 8011bde:	980a      	ldr	r0, [sp, #40]	; 0x28
 8011be0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011be2:	003b      	movs	r3, r7
 8011be4:	f7f0 fa5e 	bl	80020a4 <__aeabi_dmul>
 8011be8:	0002      	movs	r2, r0
 8011bea:	000b      	movs	r3, r1
 8011bec:	0020      	movs	r0, r4
 8011bee:	0029      	movs	r1, r5
 8011bf0:	f7ef fb1a 	bl	8001228 <__aeabi_dadd>
 8011bf4:	0004      	movs	r4, r0
 8011bf6:	000d      	movs	r5, r1
 8011bf8:	0002      	movs	r2, r0
 8011bfa:	000b      	movs	r3, r1
 8011bfc:	9800      	ldr	r0, [sp, #0]
 8011bfe:	9901      	ldr	r1, [sp, #4]
 8011c00:	f7ef fb12 	bl	8001228 <__aeabi_dadd>
 8011c04:	2600      	movs	r6, #0
 8011c06:	22e0      	movs	r2, #224	; 0xe0
 8011c08:	4b44      	ldr	r3, [pc, #272]	; (8011d1c <__ieee754_pow+0x758>)
 8011c0a:	0612      	lsls	r2, r2, #24
 8011c0c:	0030      	movs	r0, r6
 8011c0e:	000f      	movs	r7, r1
 8011c10:	f7f0 fa48 	bl	80020a4 <__aeabi_dmul>
 8011c14:	9008      	str	r0, [sp, #32]
 8011c16:	9109      	str	r1, [sp, #36]	; 0x24
 8011c18:	9a00      	ldr	r2, [sp, #0]
 8011c1a:	9b01      	ldr	r3, [sp, #4]
 8011c1c:	0039      	movs	r1, r7
 8011c1e:	0030      	movs	r0, r6
 8011c20:	f7f0 fcac 	bl	800257c <__aeabi_dsub>
 8011c24:	0002      	movs	r2, r0
 8011c26:	000b      	movs	r3, r1
 8011c28:	0020      	movs	r0, r4
 8011c2a:	0029      	movs	r1, r5
 8011c2c:	f7f0 fca6 	bl	800257c <__aeabi_dsub>
 8011c30:	4a3b      	ldr	r2, [pc, #236]	; (8011d20 <__ieee754_pow+0x75c>)
 8011c32:	4b3a      	ldr	r3, [pc, #232]	; (8011d1c <__ieee754_pow+0x758>)
 8011c34:	f7f0 fa36 	bl	80020a4 <__aeabi_dmul>
 8011c38:	4a3a      	ldr	r2, [pc, #232]	; (8011d24 <__ieee754_pow+0x760>)
 8011c3a:	0004      	movs	r4, r0
 8011c3c:	000d      	movs	r5, r1
 8011c3e:	4b3a      	ldr	r3, [pc, #232]	; (8011d28 <__ieee754_pow+0x764>)
 8011c40:	0039      	movs	r1, r7
 8011c42:	0030      	movs	r0, r6
 8011c44:	f7f0 fa2e 	bl	80020a4 <__aeabi_dmul>
 8011c48:	0002      	movs	r2, r0
 8011c4a:	000b      	movs	r3, r1
 8011c4c:	0020      	movs	r0, r4
 8011c4e:	0029      	movs	r1, r5
 8011c50:	f7ef faea 	bl	8001228 <__aeabi_dadd>
 8011c54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011c56:	4b35      	ldr	r3, [pc, #212]	; (8011d2c <__ieee754_pow+0x768>)
 8011c58:	189b      	adds	r3, r3, r2
 8011c5a:	681a      	ldr	r2, [r3, #0]
 8011c5c:	685b      	ldr	r3, [r3, #4]
 8011c5e:	f7ef fae3 	bl	8001228 <__aeabi_dadd>
 8011c62:	900a      	str	r0, [sp, #40]	; 0x28
 8011c64:	910b      	str	r1, [sp, #44]	; 0x2c
 8011c66:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011c68:	f7f1 f86e 	bl	8002d48 <__aeabi_i2d>
 8011c6c:	0004      	movs	r4, r0
 8011c6e:	000d      	movs	r5, r1
 8011c70:	9808      	ldr	r0, [sp, #32]
 8011c72:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011c74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011c76:	4b2e      	ldr	r3, [pc, #184]	; (8011d30 <__ieee754_pow+0x76c>)
 8011c78:	189b      	adds	r3, r3, r2
 8011c7a:	681a      	ldr	r2, [r3, #0]
 8011c7c:	685b      	ldr	r3, [r3, #4]
 8011c7e:	9200      	str	r2, [sp, #0]
 8011c80:	9301      	str	r3, [sp, #4]
 8011c82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011c84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011c86:	f7ef facf 	bl	8001228 <__aeabi_dadd>
 8011c8a:	9a00      	ldr	r2, [sp, #0]
 8011c8c:	9b01      	ldr	r3, [sp, #4]
 8011c8e:	f7ef facb 	bl	8001228 <__aeabi_dadd>
 8011c92:	0022      	movs	r2, r4
 8011c94:	002b      	movs	r3, r5
 8011c96:	f7ef fac7 	bl	8001228 <__aeabi_dadd>
 8011c9a:	0022      	movs	r2, r4
 8011c9c:	002b      	movs	r3, r5
 8011c9e:	0030      	movs	r0, r6
 8011ca0:	000f      	movs	r7, r1
 8011ca2:	f7f0 fc6b 	bl	800257c <__aeabi_dsub>
 8011ca6:	9a00      	ldr	r2, [sp, #0]
 8011ca8:	9b01      	ldr	r3, [sp, #4]
 8011caa:	f7f0 fc67 	bl	800257c <__aeabi_dsub>
 8011cae:	9a08      	ldr	r2, [sp, #32]
 8011cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cb2:	f7f0 fc63 	bl	800257c <__aeabi_dsub>
 8011cb6:	0002      	movs	r2, r0
 8011cb8:	000b      	movs	r3, r1
 8011cba:	980a      	ldr	r0, [sp, #40]	; 0x28
 8011cbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011cbe:	e619      	b.n	80118f4 <__ieee754_pow+0x330>
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	4c04      	ldr	r4, [pc, #16]	; (8011cd4 <__ieee754_pow+0x710>)
 8011cc4:	e622      	b.n	801190c <__ieee754_pow+0x348>
 8011cc6:	46c0      	nop			; (mov r8, r8)
 8011cc8:	7ff00000 	.word	0x7ff00000
 8011ccc:	43400000 	.word	0x43400000
 8011cd0:	fffffc01 	.word	0xfffffc01
 8011cd4:	3ff00000 	.word	0x3ff00000
 8011cd8:	0003988e 	.word	0x0003988e
 8011cdc:	000bb679 	.word	0x000bb679
 8011ce0:	fff00000 	.word	0xfff00000
 8011ce4:	08012d50 	.word	0x08012d50
 8011ce8:	4a454eef 	.word	0x4a454eef
 8011cec:	3fca7e28 	.word	0x3fca7e28
 8011cf0:	93c9db65 	.word	0x93c9db65
 8011cf4:	3fcd864a 	.word	0x3fcd864a
 8011cf8:	a91d4101 	.word	0xa91d4101
 8011cfc:	3fd17460 	.word	0x3fd17460
 8011d00:	518f264d 	.word	0x518f264d
 8011d04:	3fd55555 	.word	0x3fd55555
 8011d08:	db6fabff 	.word	0xdb6fabff
 8011d0c:	3fdb6db6 	.word	0x3fdb6db6
 8011d10:	33333303 	.word	0x33333303
 8011d14:	3fe33333 	.word	0x3fe33333
 8011d18:	40080000 	.word	0x40080000
 8011d1c:	3feec709 	.word	0x3feec709
 8011d20:	dc3a03fd 	.word	0xdc3a03fd
 8011d24:	145b01f5 	.word	0x145b01f5
 8011d28:	be3e2fe0 	.word	0xbe3e2fe0
 8011d2c:	08012d70 	.word	0x08012d70
 8011d30:	08012d60 	.word	0x08012d60
 8011d34:	4a90      	ldr	r2, [pc, #576]	; (8011f78 <__ieee754_pow+0x9b4>)
 8011d36:	4b91      	ldr	r3, [pc, #580]	; (8011f7c <__ieee754_pow+0x9b8>)
 8011d38:	9804      	ldr	r0, [sp, #16]
 8011d3a:	9905      	ldr	r1, [sp, #20]
 8011d3c:	f7ef fa74 	bl	8001228 <__aeabi_dadd>
 8011d40:	0032      	movs	r2, r6
 8011d42:	9002      	str	r0, [sp, #8]
 8011d44:	9103      	str	r1, [sp, #12]
 8011d46:	003b      	movs	r3, r7
 8011d48:	0028      	movs	r0, r5
 8011d4a:	0021      	movs	r1, r4
 8011d4c:	f7f0 fc16 	bl	800257c <__aeabi_dsub>
 8011d50:	0002      	movs	r2, r0
 8011d52:	000b      	movs	r3, r1
 8011d54:	9802      	ldr	r0, [sp, #8]
 8011d56:	9903      	ldr	r1, [sp, #12]
 8011d58:	f7ee fb90 	bl	800047c <__aeabi_dcmpgt>
 8011d5c:	2800      	cmp	r0, #0
 8011d5e:	d000      	beq.n	8011d62 <__ieee754_pow+0x79e>
 8011d60:	e60f      	b.n	8011982 <__ieee754_pow+0x3be>
 8011d62:	2100      	movs	r1, #0
 8011d64:	4a86      	ldr	r2, [pc, #536]	; (8011f80 <__ieee754_pow+0x9bc>)
 8011d66:	0063      	lsls	r3, r4, #1
 8011d68:	085b      	lsrs	r3, r3, #1
 8011d6a:	9102      	str	r1, [sp, #8]
 8011d6c:	4293      	cmp	r3, r2
 8011d6e:	dd25      	ble.n	8011dbc <__ieee754_pow+0x7f8>
 8011d70:	4a84      	ldr	r2, [pc, #528]	; (8011f84 <__ieee754_pow+0x9c0>)
 8011d72:	151b      	asrs	r3, r3, #20
 8011d74:	189b      	adds	r3, r3, r2
 8011d76:	2280      	movs	r2, #128	; 0x80
 8011d78:	0352      	lsls	r2, r2, #13
 8011d7a:	4694      	mov	ip, r2
 8011d7c:	411a      	asrs	r2, r3
 8011d7e:	1914      	adds	r4, r2, r4
 8011d80:	4b81      	ldr	r3, [pc, #516]	; (8011f88 <__ieee754_pow+0x9c4>)
 8011d82:	0060      	lsls	r0, r4, #1
 8011d84:	4d81      	ldr	r5, [pc, #516]	; (8011f8c <__ieee754_pow+0x9c8>)
 8011d86:	0d40      	lsrs	r0, r0, #21
 8011d88:	18c0      	adds	r0, r0, r3
 8011d8a:	4105      	asrs	r5, r0
 8011d8c:	0021      	movs	r1, r4
 8011d8e:	43a9      	bics	r1, r5
 8011d90:	000b      	movs	r3, r1
 8011d92:	4661      	mov	r1, ip
 8011d94:	0324      	lsls	r4, r4, #12
 8011d96:	0b24      	lsrs	r4, r4, #12
 8011d98:	4321      	orrs	r1, r4
 8011d9a:	2414      	movs	r4, #20
 8011d9c:	1a20      	subs	r0, r4, r0
 8011d9e:	4101      	asrs	r1, r0
 8011da0:	9102      	str	r1, [sp, #8]
 8011da2:	9908      	ldr	r1, [sp, #32]
 8011da4:	2200      	movs	r2, #0
 8011da6:	2900      	cmp	r1, #0
 8011da8:	da02      	bge.n	8011db0 <__ieee754_pow+0x7ec>
 8011daa:	9902      	ldr	r1, [sp, #8]
 8011dac:	4249      	negs	r1, r1
 8011dae:	9102      	str	r1, [sp, #8]
 8011db0:	0030      	movs	r0, r6
 8011db2:	0039      	movs	r1, r7
 8011db4:	f7f0 fbe2 	bl	800257c <__aeabi_dsub>
 8011db8:	9006      	str	r0, [sp, #24]
 8011dba:	9107      	str	r1, [sp, #28]
 8011dbc:	9a04      	ldr	r2, [sp, #16]
 8011dbe:	9b05      	ldr	r3, [sp, #20]
 8011dc0:	9806      	ldr	r0, [sp, #24]
 8011dc2:	9907      	ldr	r1, [sp, #28]
 8011dc4:	2600      	movs	r6, #0
 8011dc6:	f7ef fa2f 	bl	8001228 <__aeabi_dadd>
 8011dca:	2200      	movs	r2, #0
 8011dcc:	0030      	movs	r0, r6
 8011dce:	4b70      	ldr	r3, [pc, #448]	; (8011f90 <__ieee754_pow+0x9cc>)
 8011dd0:	000f      	movs	r7, r1
 8011dd2:	f7f0 f967 	bl	80020a4 <__aeabi_dmul>
 8011dd6:	9a06      	ldr	r2, [sp, #24]
 8011dd8:	9b07      	ldr	r3, [sp, #28]
 8011dda:	9008      	str	r0, [sp, #32]
 8011ddc:	9109      	str	r1, [sp, #36]	; 0x24
 8011dde:	0030      	movs	r0, r6
 8011de0:	0039      	movs	r1, r7
 8011de2:	f7f0 fbcb 	bl	800257c <__aeabi_dsub>
 8011de6:	0002      	movs	r2, r0
 8011de8:	000b      	movs	r3, r1
 8011dea:	9804      	ldr	r0, [sp, #16]
 8011dec:	9905      	ldr	r1, [sp, #20]
 8011dee:	f7f0 fbc5 	bl	800257c <__aeabi_dsub>
 8011df2:	4a68      	ldr	r2, [pc, #416]	; (8011f94 <__ieee754_pow+0x9d0>)
 8011df4:	4b68      	ldr	r3, [pc, #416]	; (8011f98 <__ieee754_pow+0x9d4>)
 8011df6:	f7f0 f955 	bl	80020a4 <__aeabi_dmul>
 8011dfa:	4a68      	ldr	r2, [pc, #416]	; (8011f9c <__ieee754_pow+0x9d8>)
 8011dfc:	0004      	movs	r4, r0
 8011dfe:	000d      	movs	r5, r1
 8011e00:	0030      	movs	r0, r6
 8011e02:	0039      	movs	r1, r7
 8011e04:	4b66      	ldr	r3, [pc, #408]	; (8011fa0 <__ieee754_pow+0x9dc>)
 8011e06:	f7f0 f94d 	bl	80020a4 <__aeabi_dmul>
 8011e0a:	0002      	movs	r2, r0
 8011e0c:	000b      	movs	r3, r1
 8011e0e:	0020      	movs	r0, r4
 8011e10:	0029      	movs	r1, r5
 8011e12:	f7ef fa09 	bl	8001228 <__aeabi_dadd>
 8011e16:	0004      	movs	r4, r0
 8011e18:	000d      	movs	r5, r1
 8011e1a:	0002      	movs	r2, r0
 8011e1c:	000b      	movs	r3, r1
 8011e1e:	9808      	ldr	r0, [sp, #32]
 8011e20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011e22:	f7ef fa01 	bl	8001228 <__aeabi_dadd>
 8011e26:	9a08      	ldr	r2, [sp, #32]
 8011e28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e2a:	0006      	movs	r6, r0
 8011e2c:	000f      	movs	r7, r1
 8011e2e:	f7f0 fba5 	bl	800257c <__aeabi_dsub>
 8011e32:	0002      	movs	r2, r0
 8011e34:	000b      	movs	r3, r1
 8011e36:	0020      	movs	r0, r4
 8011e38:	0029      	movs	r1, r5
 8011e3a:	f7f0 fb9f 	bl	800257c <__aeabi_dsub>
 8011e3e:	0032      	movs	r2, r6
 8011e40:	9004      	str	r0, [sp, #16]
 8011e42:	9105      	str	r1, [sp, #20]
 8011e44:	003b      	movs	r3, r7
 8011e46:	0030      	movs	r0, r6
 8011e48:	0039      	movs	r1, r7
 8011e4a:	f7f0 f92b 	bl	80020a4 <__aeabi_dmul>
 8011e4e:	0004      	movs	r4, r0
 8011e50:	000d      	movs	r5, r1
 8011e52:	4a54      	ldr	r2, [pc, #336]	; (8011fa4 <__ieee754_pow+0x9e0>)
 8011e54:	4b54      	ldr	r3, [pc, #336]	; (8011fa8 <__ieee754_pow+0x9e4>)
 8011e56:	f7f0 f925 	bl	80020a4 <__aeabi_dmul>
 8011e5a:	4a54      	ldr	r2, [pc, #336]	; (8011fac <__ieee754_pow+0x9e8>)
 8011e5c:	4b54      	ldr	r3, [pc, #336]	; (8011fb0 <__ieee754_pow+0x9ec>)
 8011e5e:	f7f0 fb8d 	bl	800257c <__aeabi_dsub>
 8011e62:	0022      	movs	r2, r4
 8011e64:	002b      	movs	r3, r5
 8011e66:	f7f0 f91d 	bl	80020a4 <__aeabi_dmul>
 8011e6a:	4a52      	ldr	r2, [pc, #328]	; (8011fb4 <__ieee754_pow+0x9f0>)
 8011e6c:	4b52      	ldr	r3, [pc, #328]	; (8011fb8 <__ieee754_pow+0x9f4>)
 8011e6e:	f7ef f9db 	bl	8001228 <__aeabi_dadd>
 8011e72:	0022      	movs	r2, r4
 8011e74:	002b      	movs	r3, r5
 8011e76:	f7f0 f915 	bl	80020a4 <__aeabi_dmul>
 8011e7a:	4a50      	ldr	r2, [pc, #320]	; (8011fbc <__ieee754_pow+0x9f8>)
 8011e7c:	4b50      	ldr	r3, [pc, #320]	; (8011fc0 <__ieee754_pow+0x9fc>)
 8011e7e:	f7f0 fb7d 	bl	800257c <__aeabi_dsub>
 8011e82:	0022      	movs	r2, r4
 8011e84:	002b      	movs	r3, r5
 8011e86:	f7f0 f90d 	bl	80020a4 <__aeabi_dmul>
 8011e8a:	4a4e      	ldr	r2, [pc, #312]	; (8011fc4 <__ieee754_pow+0xa00>)
 8011e8c:	4b4e      	ldr	r3, [pc, #312]	; (8011fc8 <__ieee754_pow+0xa04>)
 8011e8e:	f7ef f9cb 	bl	8001228 <__aeabi_dadd>
 8011e92:	0022      	movs	r2, r4
 8011e94:	002b      	movs	r3, r5
 8011e96:	f7f0 f905 	bl	80020a4 <__aeabi_dmul>
 8011e9a:	0002      	movs	r2, r0
 8011e9c:	000b      	movs	r3, r1
 8011e9e:	0030      	movs	r0, r6
 8011ea0:	0039      	movs	r1, r7
 8011ea2:	f7f0 fb6b 	bl	800257c <__aeabi_dsub>
 8011ea6:	0004      	movs	r4, r0
 8011ea8:	000d      	movs	r5, r1
 8011eaa:	0002      	movs	r2, r0
 8011eac:	000b      	movs	r3, r1
 8011eae:	0030      	movs	r0, r6
 8011eb0:	0039      	movs	r1, r7
 8011eb2:	f7f0 f8f7 	bl	80020a4 <__aeabi_dmul>
 8011eb6:	2380      	movs	r3, #128	; 0x80
 8011eb8:	9006      	str	r0, [sp, #24]
 8011eba:	9107      	str	r1, [sp, #28]
 8011ebc:	2200      	movs	r2, #0
 8011ebe:	0020      	movs	r0, r4
 8011ec0:	0029      	movs	r1, r5
 8011ec2:	05db      	lsls	r3, r3, #23
 8011ec4:	f7f0 fb5a 	bl	800257c <__aeabi_dsub>
 8011ec8:	0002      	movs	r2, r0
 8011eca:	000b      	movs	r3, r1
 8011ecc:	9806      	ldr	r0, [sp, #24]
 8011ece:	9907      	ldr	r1, [sp, #28]
 8011ed0:	f7ef fce6 	bl	80018a0 <__aeabi_ddiv>
 8011ed4:	9a04      	ldr	r2, [sp, #16]
 8011ed6:	9b05      	ldr	r3, [sp, #20]
 8011ed8:	0004      	movs	r4, r0
 8011eda:	000d      	movs	r5, r1
 8011edc:	0030      	movs	r0, r6
 8011ede:	0039      	movs	r1, r7
 8011ee0:	f7f0 f8e0 	bl	80020a4 <__aeabi_dmul>
 8011ee4:	9a04      	ldr	r2, [sp, #16]
 8011ee6:	9b05      	ldr	r3, [sp, #20]
 8011ee8:	f7ef f99e 	bl	8001228 <__aeabi_dadd>
 8011eec:	0002      	movs	r2, r0
 8011eee:	000b      	movs	r3, r1
 8011ef0:	0020      	movs	r0, r4
 8011ef2:	0029      	movs	r1, r5
 8011ef4:	f7f0 fb42 	bl	800257c <__aeabi_dsub>
 8011ef8:	0032      	movs	r2, r6
 8011efa:	003b      	movs	r3, r7
 8011efc:	f7f0 fb3e 	bl	800257c <__aeabi_dsub>
 8011f00:	0002      	movs	r2, r0
 8011f02:	000b      	movs	r3, r1
 8011f04:	2000      	movs	r0, #0
 8011f06:	4931      	ldr	r1, [pc, #196]	; (8011fcc <__ieee754_pow+0xa08>)
 8011f08:	f7f0 fb38 	bl	800257c <__aeabi_dsub>
 8011f0c:	9b02      	ldr	r3, [sp, #8]
 8011f0e:	051b      	lsls	r3, r3, #20
 8011f10:	185b      	adds	r3, r3, r1
 8011f12:	151a      	asrs	r2, r3, #20
 8011f14:	2a00      	cmp	r2, #0
 8011f16:	dc25      	bgt.n	8011f64 <__ieee754_pow+0x9a0>
 8011f18:	9a02      	ldr	r2, [sp, #8]
 8011f1a:	f000 f9cb 	bl	80122b4 <scalbn>
 8011f1e:	9a00      	ldr	r2, [sp, #0]
 8011f20:	9b01      	ldr	r3, [sp, #4]
 8011f22:	f7ff fc33 	bl	801178c <__ieee754_pow+0x1c8>
 8011f26:	4a2a      	ldr	r2, [pc, #168]	; (8011fd0 <__ieee754_pow+0xa0c>)
 8011f28:	004b      	lsls	r3, r1, #1
 8011f2a:	085b      	lsrs	r3, r3, #1
 8011f2c:	4293      	cmp	r3, r2
 8011f2e:	dc00      	bgt.n	8011f32 <__ieee754_pow+0x96e>
 8011f30:	e717      	b.n	8011d62 <__ieee754_pow+0x79e>
 8011f32:	4b28      	ldr	r3, [pc, #160]	; (8011fd4 <__ieee754_pow+0xa10>)
 8011f34:	18cb      	adds	r3, r1, r3
 8011f36:	4303      	orrs	r3, r0
 8011f38:	d008      	beq.n	8011f4c <__ieee754_pow+0x988>
 8011f3a:	9800      	ldr	r0, [sp, #0]
 8011f3c:	9901      	ldr	r1, [sp, #4]
 8011f3e:	2300      	movs	r3, #0
 8011f40:	2200      	movs	r2, #0
 8011f42:	f7ee fa87 	bl	8000454 <__aeabi_dcmplt>
 8011f46:	1e43      	subs	r3, r0, #1
 8011f48:	4198      	sbcs	r0, r3
 8011f4a:	e462      	b.n	8011812 <__ieee754_pow+0x24e>
 8011f4c:	0032      	movs	r2, r6
 8011f4e:	003b      	movs	r3, r7
 8011f50:	f7f0 fb14 	bl	800257c <__aeabi_dsub>
 8011f54:	9a04      	ldr	r2, [sp, #16]
 8011f56:	9b05      	ldr	r3, [sp, #20]
 8011f58:	f7ee fa9a 	bl	8000490 <__aeabi_dcmpge>
 8011f5c:	2800      	cmp	r0, #0
 8011f5e:	d100      	bne.n	8011f62 <__ieee754_pow+0x99e>
 8011f60:	e6ff      	b.n	8011d62 <__ieee754_pow+0x79e>
 8011f62:	e7ea      	b.n	8011f3a <__ieee754_pow+0x976>
 8011f64:	0019      	movs	r1, r3
 8011f66:	e7da      	b.n	8011f1e <__ieee754_pow+0x95a>
 8011f68:	2300      	movs	r3, #0
 8011f6a:	4c18      	ldr	r4, [pc, #96]	; (8011fcc <__ieee754_pow+0xa08>)
 8011f6c:	f7ff fbf1 	bl	8011752 <__ieee754_pow+0x18e>
 8011f70:	2300      	movs	r3, #0
 8011f72:	2400      	movs	r4, #0
 8011f74:	f7ff fbed 	bl	8011752 <__ieee754_pow+0x18e>
 8011f78:	652b82fe 	.word	0x652b82fe
 8011f7c:	3c971547 	.word	0x3c971547
 8011f80:	3fe00000 	.word	0x3fe00000
 8011f84:	fffffc02 	.word	0xfffffc02
 8011f88:	fffffc01 	.word	0xfffffc01
 8011f8c:	000fffff 	.word	0x000fffff
 8011f90:	3fe62e43 	.word	0x3fe62e43
 8011f94:	fefa39ef 	.word	0xfefa39ef
 8011f98:	3fe62e42 	.word	0x3fe62e42
 8011f9c:	0ca86c39 	.word	0x0ca86c39
 8011fa0:	be205c61 	.word	0xbe205c61
 8011fa4:	72bea4d0 	.word	0x72bea4d0
 8011fa8:	3e663769 	.word	0x3e663769
 8011fac:	c5d26bf1 	.word	0xc5d26bf1
 8011fb0:	3ebbbd41 	.word	0x3ebbbd41
 8011fb4:	af25de2c 	.word	0xaf25de2c
 8011fb8:	3f11566a 	.word	0x3f11566a
 8011fbc:	16bebd93 	.word	0x16bebd93
 8011fc0:	3f66c16c 	.word	0x3f66c16c
 8011fc4:	5555553e 	.word	0x5555553e
 8011fc8:	3fc55555 	.word	0x3fc55555
 8011fcc:	3ff00000 	.word	0x3ff00000
 8011fd0:	4090cbff 	.word	0x4090cbff
 8011fd4:	3f6f3400 	.word	0x3f6f3400

08011fd8 <__ieee754_sqrt>:
 8011fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011fda:	000b      	movs	r3, r1
 8011fdc:	000c      	movs	r4, r1
 8011fde:	4956      	ldr	r1, [pc, #344]	; (8012138 <__ieee754_sqrt+0x160>)
 8011fe0:	0005      	movs	r5, r0
 8011fe2:	0002      	movs	r2, r0
 8011fe4:	0008      	movs	r0, r1
 8011fe6:	b085      	sub	sp, #20
 8011fe8:	4020      	ands	r0, r4
 8011fea:	4288      	cmp	r0, r1
 8011fec:	d10f      	bne.n	801200e <__ieee754_sqrt+0x36>
 8011fee:	0028      	movs	r0, r5
 8011ff0:	0021      	movs	r1, r4
 8011ff2:	f7f0 f857 	bl	80020a4 <__aeabi_dmul>
 8011ff6:	0002      	movs	r2, r0
 8011ff8:	000b      	movs	r3, r1
 8011ffa:	0028      	movs	r0, r5
 8011ffc:	0021      	movs	r1, r4
 8011ffe:	f7ef f913 	bl	8001228 <__aeabi_dadd>
 8012002:	0005      	movs	r5, r0
 8012004:	000c      	movs	r4, r1
 8012006:	0028      	movs	r0, r5
 8012008:	0021      	movs	r1, r4
 801200a:	b005      	add	sp, #20
 801200c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801200e:	2c00      	cmp	r4, #0
 8012010:	dc10      	bgt.n	8012034 <__ieee754_sqrt+0x5c>
 8012012:	0061      	lsls	r1, r4, #1
 8012014:	0849      	lsrs	r1, r1, #1
 8012016:	4329      	orrs	r1, r5
 8012018:	d0f5      	beq.n	8012006 <__ieee754_sqrt+0x2e>
 801201a:	2100      	movs	r1, #0
 801201c:	428c      	cmp	r4, r1
 801201e:	d100      	bne.n	8012022 <__ieee754_sqrt+0x4a>
 8012020:	e080      	b.n	8012124 <__ieee754_sqrt+0x14c>
 8012022:	0028      	movs	r0, r5
 8012024:	0021      	movs	r1, r4
 8012026:	f7f0 faa9 	bl	800257c <__aeabi_dsub>
 801202a:	0002      	movs	r2, r0
 801202c:	000b      	movs	r3, r1
 801202e:	f7ef fc37 	bl	80018a0 <__aeabi_ddiv>
 8012032:	e7e6      	b.n	8012002 <__ieee754_sqrt+0x2a>
 8012034:	1521      	asrs	r1, r4, #20
 8012036:	d075      	beq.n	8012124 <__ieee754_sqrt+0x14c>
 8012038:	4840      	ldr	r0, [pc, #256]	; (801213c <__ieee754_sqrt+0x164>)
 801203a:	031b      	lsls	r3, r3, #12
 801203c:	180c      	adds	r4, r1, r0
 801203e:	2080      	movs	r0, #128	; 0x80
 8012040:	0b1b      	lsrs	r3, r3, #12
 8012042:	0340      	lsls	r0, r0, #13
 8012044:	4303      	orrs	r3, r0
 8012046:	07c9      	lsls	r1, r1, #31
 8012048:	d403      	bmi.n	8012052 <__ieee754_sqrt+0x7a>
 801204a:	0fd1      	lsrs	r1, r2, #31
 801204c:	005b      	lsls	r3, r3, #1
 801204e:	185b      	adds	r3, r3, r1
 8012050:	0052      	lsls	r2, r2, #1
 8012052:	1061      	asrs	r1, r4, #1
 8012054:	2400      	movs	r4, #0
 8012056:	9103      	str	r1, [sp, #12]
 8012058:	005b      	lsls	r3, r3, #1
 801205a:	0fd1      	lsrs	r1, r2, #31
 801205c:	185b      	adds	r3, r3, r1
 801205e:	2180      	movs	r1, #128	; 0x80
 8012060:	2516      	movs	r5, #22
 8012062:	0020      	movs	r0, r4
 8012064:	0052      	lsls	r2, r2, #1
 8012066:	0389      	lsls	r1, r1, #14
 8012068:	1846      	adds	r6, r0, r1
 801206a:	429e      	cmp	r6, r3
 801206c:	dc02      	bgt.n	8012074 <__ieee754_sqrt+0x9c>
 801206e:	1870      	adds	r0, r6, r1
 8012070:	1b9b      	subs	r3, r3, r6
 8012072:	1864      	adds	r4, r4, r1
 8012074:	0fd6      	lsrs	r6, r2, #31
 8012076:	005b      	lsls	r3, r3, #1
 8012078:	3d01      	subs	r5, #1
 801207a:	18f3      	adds	r3, r6, r3
 801207c:	0052      	lsls	r2, r2, #1
 801207e:	0849      	lsrs	r1, r1, #1
 8012080:	2d00      	cmp	r5, #0
 8012082:	d1f1      	bne.n	8012068 <__ieee754_sqrt+0x90>
 8012084:	2620      	movs	r6, #32
 8012086:	2780      	movs	r7, #128	; 0x80
 8012088:	0029      	movs	r1, r5
 801208a:	9601      	str	r6, [sp, #4]
 801208c:	063f      	lsls	r7, r7, #24
 801208e:	197e      	adds	r6, r7, r5
 8012090:	46b4      	mov	ip, r6
 8012092:	4283      	cmp	r3, r0
 8012094:	dc02      	bgt.n	801209c <__ieee754_sqrt+0xc4>
 8012096:	d114      	bne.n	80120c2 <__ieee754_sqrt+0xea>
 8012098:	4296      	cmp	r6, r2
 801209a:	d812      	bhi.n	80120c2 <__ieee754_sqrt+0xea>
 801209c:	4665      	mov	r5, ip
 801209e:	4666      	mov	r6, ip
 80120a0:	19ed      	adds	r5, r5, r7
 80120a2:	9002      	str	r0, [sp, #8]
 80120a4:	2e00      	cmp	r6, #0
 80120a6:	da03      	bge.n	80120b0 <__ieee754_sqrt+0xd8>
 80120a8:	43ee      	mvns	r6, r5
 80120aa:	0ff6      	lsrs	r6, r6, #31
 80120ac:	1986      	adds	r6, r0, r6
 80120ae:	9602      	str	r6, [sp, #8]
 80120b0:	1a1b      	subs	r3, r3, r0
 80120b2:	4562      	cmp	r2, ip
 80120b4:	4180      	sbcs	r0, r0
 80120b6:	4240      	negs	r0, r0
 80120b8:	1a1b      	subs	r3, r3, r0
 80120ba:	4660      	mov	r0, ip
 80120bc:	1a12      	subs	r2, r2, r0
 80120be:	9802      	ldr	r0, [sp, #8]
 80120c0:	19c9      	adds	r1, r1, r7
 80120c2:	0fd6      	lsrs	r6, r2, #31
 80120c4:	005b      	lsls	r3, r3, #1
 80120c6:	199b      	adds	r3, r3, r6
 80120c8:	9e01      	ldr	r6, [sp, #4]
 80120ca:	0052      	lsls	r2, r2, #1
 80120cc:	3e01      	subs	r6, #1
 80120ce:	087f      	lsrs	r7, r7, #1
 80120d0:	9601      	str	r6, [sp, #4]
 80120d2:	2e00      	cmp	r6, #0
 80120d4:	d1db      	bne.n	801208e <__ieee754_sqrt+0xb6>
 80120d6:	4313      	orrs	r3, r2
 80120d8:	d003      	beq.n	80120e2 <__ieee754_sqrt+0x10a>
 80120da:	1c4b      	adds	r3, r1, #1
 80120dc:	d127      	bne.n	801212e <__ieee754_sqrt+0x156>
 80120de:	0031      	movs	r1, r6
 80120e0:	3401      	adds	r4, #1
 80120e2:	4b17      	ldr	r3, [pc, #92]	; (8012140 <__ieee754_sqrt+0x168>)
 80120e4:	1060      	asrs	r0, r4, #1
 80120e6:	18c0      	adds	r0, r0, r3
 80120e8:	0849      	lsrs	r1, r1, #1
 80120ea:	07e3      	lsls	r3, r4, #31
 80120ec:	d502      	bpl.n	80120f4 <__ieee754_sqrt+0x11c>
 80120ee:	2380      	movs	r3, #128	; 0x80
 80120f0:	061b      	lsls	r3, r3, #24
 80120f2:	4319      	orrs	r1, r3
 80120f4:	9b03      	ldr	r3, [sp, #12]
 80120f6:	000d      	movs	r5, r1
 80120f8:	051c      	lsls	r4, r3, #20
 80120fa:	1823      	adds	r3, r4, r0
 80120fc:	001c      	movs	r4, r3
 80120fe:	e782      	b.n	8012006 <__ieee754_sqrt+0x2e>
 8012100:	0ad3      	lsrs	r3, r2, #11
 8012102:	3815      	subs	r0, #21
 8012104:	0552      	lsls	r2, r2, #21
 8012106:	2b00      	cmp	r3, #0
 8012108:	d0fa      	beq.n	8012100 <__ieee754_sqrt+0x128>
 801210a:	2480      	movs	r4, #128	; 0x80
 801210c:	0364      	lsls	r4, r4, #13
 801210e:	4223      	tst	r3, r4
 8012110:	d00a      	beq.n	8012128 <__ieee754_sqrt+0x150>
 8012112:	2420      	movs	r4, #32
 8012114:	0016      	movs	r6, r2
 8012116:	1a64      	subs	r4, r4, r1
 8012118:	40e6      	lsrs	r6, r4
 801211a:	1e4d      	subs	r5, r1, #1
 801211c:	408a      	lsls	r2, r1
 801211e:	4333      	orrs	r3, r6
 8012120:	1b41      	subs	r1, r0, r5
 8012122:	e789      	b.n	8012038 <__ieee754_sqrt+0x60>
 8012124:	2000      	movs	r0, #0
 8012126:	e7ee      	b.n	8012106 <__ieee754_sqrt+0x12e>
 8012128:	005b      	lsls	r3, r3, #1
 801212a:	3101      	adds	r1, #1
 801212c:	e7ef      	b.n	801210e <__ieee754_sqrt+0x136>
 801212e:	2301      	movs	r3, #1
 8012130:	3101      	adds	r1, #1
 8012132:	4399      	bics	r1, r3
 8012134:	e7d5      	b.n	80120e2 <__ieee754_sqrt+0x10a>
 8012136:	46c0      	nop			; (mov r8, r8)
 8012138:	7ff00000 	.word	0x7ff00000
 801213c:	fffffc01 	.word	0xfffffc01
 8012140:	3fe00000 	.word	0x3fe00000

08012144 <__ieee754_atan2f>:
 8012144:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012146:	25ff      	movs	r5, #255	; 0xff
 8012148:	004a      	lsls	r2, r1, #1
 801214a:	9101      	str	r1, [sp, #4]
 801214c:	0852      	lsrs	r2, r2, #1
 801214e:	05ed      	lsls	r5, r5, #23
 8012150:	42aa      	cmp	r2, r5
 8012152:	dc04      	bgt.n	801215e <__ieee754_atan2f+0x1a>
 8012154:	0043      	lsls	r3, r0, #1
 8012156:	0007      	movs	r7, r0
 8012158:	085b      	lsrs	r3, r3, #1
 801215a:	42ab      	cmp	r3, r5
 801215c:	dd02      	ble.n	8012164 <__ieee754_atan2f+0x20>
 801215e:	f7ee f9db 	bl	8000518 <__aeabi_fadd>
 8012162:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012164:	24fe      	movs	r4, #254	; 0xfe
 8012166:	05a4      	lsls	r4, r4, #22
 8012168:	42a1      	cmp	r1, r4
 801216a:	d102      	bne.n	8012172 <__ieee754_atan2f+0x2e>
 801216c:	f000 f916 	bl	801239c <atanf>
 8012170:	e7f7      	b.n	8012162 <__ieee754_atan2f+0x1e>
 8012172:	2602      	movs	r6, #2
 8012174:	178c      	asrs	r4, r1, #30
 8012176:	4034      	ands	r4, r6
 8012178:	0fc6      	lsrs	r6, r0, #31
 801217a:	4334      	orrs	r4, r6
 801217c:	2b00      	cmp	r3, #0
 801217e:	d105      	bne.n	801218c <__ieee754_atan2f+0x48>
 8012180:	2c02      	cmp	r4, #2
 8012182:	d045      	beq.n	8012210 <__ieee754_atan2f+0xcc>
 8012184:	2c03      	cmp	r4, #3
 8012186:	d1ec      	bne.n	8012162 <__ieee754_atan2f+0x1e>
 8012188:	4824      	ldr	r0, [pc, #144]	; (801221c <__ieee754_atan2f+0xd8>)
 801218a:	e7ea      	b.n	8012162 <__ieee754_atan2f+0x1e>
 801218c:	2a00      	cmp	r2, #0
 801218e:	d103      	bne.n	8012198 <__ieee754_atan2f+0x54>
 8012190:	2f00      	cmp	r7, #0
 8012192:	da41      	bge.n	8012218 <__ieee754_atan2f+0xd4>
 8012194:	4822      	ldr	r0, [pc, #136]	; (8012220 <__ieee754_atan2f+0xdc>)
 8012196:	e7e4      	b.n	8012162 <__ieee754_atan2f+0x1e>
 8012198:	42aa      	cmp	r2, r5
 801219a:	d10e      	bne.n	80121ba <__ieee754_atan2f+0x76>
 801219c:	3c01      	subs	r4, #1
 801219e:	4293      	cmp	r3, r2
 80121a0:	d105      	bne.n	80121ae <__ieee754_atan2f+0x6a>
 80121a2:	2c02      	cmp	r4, #2
 80121a4:	d836      	bhi.n	8012214 <__ieee754_atan2f+0xd0>
 80121a6:	4b1f      	ldr	r3, [pc, #124]	; (8012224 <__ieee754_atan2f+0xe0>)
 80121a8:	00a4      	lsls	r4, r4, #2
 80121aa:	58e0      	ldr	r0, [r4, r3]
 80121ac:	e7d9      	b.n	8012162 <__ieee754_atan2f+0x1e>
 80121ae:	2000      	movs	r0, #0
 80121b0:	2c02      	cmp	r4, #2
 80121b2:	d8d6      	bhi.n	8012162 <__ieee754_atan2f+0x1e>
 80121b4:	4b1c      	ldr	r3, [pc, #112]	; (8012228 <__ieee754_atan2f+0xe4>)
 80121b6:	00a4      	lsls	r4, r4, #2
 80121b8:	e7f7      	b.n	80121aa <__ieee754_atan2f+0x66>
 80121ba:	42ab      	cmp	r3, r5
 80121bc:	d0e8      	beq.n	8012190 <__ieee754_atan2f+0x4c>
 80121be:	1a9b      	subs	r3, r3, r2
 80121c0:	15db      	asrs	r3, r3, #23
 80121c2:	2b3c      	cmp	r3, #60	; 0x3c
 80121c4:	dc14      	bgt.n	80121f0 <__ieee754_atan2f+0xac>
 80121c6:	2900      	cmp	r1, #0
 80121c8:	da01      	bge.n	80121ce <__ieee754_atan2f+0x8a>
 80121ca:	333c      	adds	r3, #60	; 0x3c
 80121cc:	db12      	blt.n	80121f4 <__ieee754_atan2f+0xb0>
 80121ce:	f7ee fb41 	bl	8000854 <__aeabi_fdiv>
 80121d2:	f000 f9f3 	bl	80125bc <fabsf>
 80121d6:	f000 f8e1 	bl	801239c <atanf>
 80121da:	2c01      	cmp	r4, #1
 80121dc:	d00c      	beq.n	80121f8 <__ieee754_atan2f+0xb4>
 80121de:	2c02      	cmp	r4, #2
 80121e0:	d00e      	beq.n	8012200 <__ieee754_atan2f+0xbc>
 80121e2:	2c00      	cmp	r4, #0
 80121e4:	d0bd      	beq.n	8012162 <__ieee754_atan2f+0x1e>
 80121e6:	4911      	ldr	r1, [pc, #68]	; (801222c <__ieee754_atan2f+0xe8>)
 80121e8:	f7ee f996 	bl	8000518 <__aeabi_fadd>
 80121ec:	4910      	ldr	r1, [pc, #64]	; (8012230 <__ieee754_atan2f+0xec>)
 80121ee:	e00c      	b.n	801220a <__ieee754_atan2f+0xc6>
 80121f0:	4810      	ldr	r0, [pc, #64]	; (8012234 <__ieee754_atan2f+0xf0>)
 80121f2:	e7f2      	b.n	80121da <__ieee754_atan2f+0x96>
 80121f4:	2000      	movs	r0, #0
 80121f6:	e7f0      	b.n	80121da <__ieee754_atan2f+0x96>
 80121f8:	2380      	movs	r3, #128	; 0x80
 80121fa:	061b      	lsls	r3, r3, #24
 80121fc:	18c0      	adds	r0, r0, r3
 80121fe:	e7b0      	b.n	8012162 <__ieee754_atan2f+0x1e>
 8012200:	490a      	ldr	r1, [pc, #40]	; (801222c <__ieee754_atan2f+0xe8>)
 8012202:	f7ee f989 	bl	8000518 <__aeabi_fadd>
 8012206:	1c01      	adds	r1, r0, #0
 8012208:	4809      	ldr	r0, [pc, #36]	; (8012230 <__ieee754_atan2f+0xec>)
 801220a:	f7ee fe11 	bl	8000e30 <__aeabi_fsub>
 801220e:	e7a8      	b.n	8012162 <__ieee754_atan2f+0x1e>
 8012210:	4807      	ldr	r0, [pc, #28]	; (8012230 <__ieee754_atan2f+0xec>)
 8012212:	e7a6      	b.n	8012162 <__ieee754_atan2f+0x1e>
 8012214:	4808      	ldr	r0, [pc, #32]	; (8012238 <__ieee754_atan2f+0xf4>)
 8012216:	e7a4      	b.n	8012162 <__ieee754_atan2f+0x1e>
 8012218:	4806      	ldr	r0, [pc, #24]	; (8012234 <__ieee754_atan2f+0xf0>)
 801221a:	e7a2      	b.n	8012162 <__ieee754_atan2f+0x1e>
 801221c:	c0490fdb 	.word	0xc0490fdb
 8012220:	bfc90fdb 	.word	0xbfc90fdb
 8012224:	08012d80 	.word	0x08012d80
 8012228:	08012d8c 	.word	0x08012d8c
 801222c:	33bbbd2e 	.word	0x33bbbd2e
 8012230:	40490fdb 	.word	0x40490fdb
 8012234:	3fc90fdb 	.word	0x3fc90fdb
 8012238:	3f490fdb 	.word	0x3f490fdb

0801223c <with_errno>:
 801223c:	b570      	push	{r4, r5, r6, lr}
 801223e:	000d      	movs	r5, r1
 8012240:	0016      	movs	r6, r2
 8012242:	0004      	movs	r4, r0
 8012244:	f7fc f972 	bl	800e52c <__errno>
 8012248:	0029      	movs	r1, r5
 801224a:	6006      	str	r6, [r0, #0]
 801224c:	0020      	movs	r0, r4
 801224e:	bd70      	pop	{r4, r5, r6, pc}

08012250 <xflow>:
 8012250:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012252:	0015      	movs	r5, r2
 8012254:	001c      	movs	r4, r3
 8012256:	2800      	cmp	r0, #0
 8012258:	d010      	beq.n	801227c <xflow+0x2c>
 801225a:	2380      	movs	r3, #128	; 0x80
 801225c:	0010      	movs	r0, r2
 801225e:	061b      	lsls	r3, r3, #24
 8012260:	18e1      	adds	r1, r4, r3
 8012262:	9000      	str	r0, [sp, #0]
 8012264:	9101      	str	r1, [sp, #4]
 8012266:	9a00      	ldr	r2, [sp, #0]
 8012268:	9b01      	ldr	r3, [sp, #4]
 801226a:	0028      	movs	r0, r5
 801226c:	0021      	movs	r1, r4
 801226e:	f7ef ff19 	bl	80020a4 <__aeabi_dmul>
 8012272:	2222      	movs	r2, #34	; 0x22
 8012274:	f7ff ffe2 	bl	801223c <with_errno>
 8012278:	b003      	add	sp, #12
 801227a:	bd30      	pop	{r4, r5, pc}
 801227c:	0010      	movs	r0, r2
 801227e:	0019      	movs	r1, r3
 8012280:	e7ef      	b.n	8012262 <xflow+0x12>

08012282 <__math_uflow>:
 8012282:	2380      	movs	r3, #128	; 0x80
 8012284:	b510      	push	{r4, lr}
 8012286:	2200      	movs	r2, #0
 8012288:	055b      	lsls	r3, r3, #21
 801228a:	f7ff ffe1 	bl	8012250 <xflow>
 801228e:	bd10      	pop	{r4, pc}

08012290 <__math_oflow>:
 8012290:	23e0      	movs	r3, #224	; 0xe0
 8012292:	b510      	push	{r4, lr}
 8012294:	2200      	movs	r2, #0
 8012296:	05db      	lsls	r3, r3, #23
 8012298:	f7ff ffda 	bl	8012250 <xflow>
 801229c:	bd10      	pop	{r4, pc}

0801229e <fabs>:
 801229e:	004b      	lsls	r3, r1, #1
 80122a0:	0859      	lsrs	r1, r3, #1
 80122a2:	4770      	bx	lr

080122a4 <finite>:
 80122a4:	4b02      	ldr	r3, [pc, #8]	; (80122b0 <finite+0xc>)
 80122a6:	0048      	lsls	r0, r1, #1
 80122a8:	0840      	lsrs	r0, r0, #1
 80122aa:	18c0      	adds	r0, r0, r3
 80122ac:	0fc0      	lsrs	r0, r0, #31
 80122ae:	4770      	bx	lr
 80122b0:	80100000 	.word	0x80100000

080122b4 <scalbn>:
 80122b4:	004b      	lsls	r3, r1, #1
 80122b6:	b570      	push	{r4, r5, r6, lr}
 80122b8:	0d5b      	lsrs	r3, r3, #21
 80122ba:	0014      	movs	r4, r2
 80122bc:	000a      	movs	r2, r1
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d10d      	bne.n	80122de <scalbn+0x2a>
 80122c2:	004b      	lsls	r3, r1, #1
 80122c4:	085b      	lsrs	r3, r3, #1
 80122c6:	4303      	orrs	r3, r0
 80122c8:	d010      	beq.n	80122ec <scalbn+0x38>
 80122ca:	4b27      	ldr	r3, [pc, #156]	; (8012368 <scalbn+0xb4>)
 80122cc:	2200      	movs	r2, #0
 80122ce:	f7ef fee9 	bl	80020a4 <__aeabi_dmul>
 80122d2:	4b26      	ldr	r3, [pc, #152]	; (801236c <scalbn+0xb8>)
 80122d4:	429c      	cmp	r4, r3
 80122d6:	da0a      	bge.n	80122ee <scalbn+0x3a>
 80122d8:	4a25      	ldr	r2, [pc, #148]	; (8012370 <scalbn+0xbc>)
 80122da:	4b26      	ldr	r3, [pc, #152]	; (8012374 <scalbn+0xc0>)
 80122dc:	e019      	b.n	8012312 <scalbn+0x5e>
 80122de:	4d26      	ldr	r5, [pc, #152]	; (8012378 <scalbn+0xc4>)
 80122e0:	42ab      	cmp	r3, r5
 80122e2:	d108      	bne.n	80122f6 <scalbn+0x42>
 80122e4:	0002      	movs	r2, r0
 80122e6:	000b      	movs	r3, r1
 80122e8:	f7ee ff9e 	bl	8001228 <__aeabi_dadd>
 80122ec:	bd70      	pop	{r4, r5, r6, pc}
 80122ee:	000a      	movs	r2, r1
 80122f0:	004b      	lsls	r3, r1, #1
 80122f2:	0d5b      	lsrs	r3, r3, #21
 80122f4:	3b36      	subs	r3, #54	; 0x36
 80122f6:	4d21      	ldr	r5, [pc, #132]	; (801237c <scalbn+0xc8>)
 80122f8:	18e3      	adds	r3, r4, r3
 80122fa:	42ab      	cmp	r3, r5
 80122fc:	dd0c      	ble.n	8012318 <scalbn+0x64>
 80122fe:	4c20      	ldr	r4, [pc, #128]	; (8012380 <scalbn+0xcc>)
 8012300:	4d20      	ldr	r5, [pc, #128]	; (8012384 <scalbn+0xd0>)
 8012302:	2900      	cmp	r1, #0
 8012304:	da01      	bge.n	801230a <scalbn+0x56>
 8012306:	4c1e      	ldr	r4, [pc, #120]	; (8012380 <scalbn+0xcc>)
 8012308:	4d1f      	ldr	r5, [pc, #124]	; (8012388 <scalbn+0xd4>)
 801230a:	0020      	movs	r0, r4
 801230c:	0029      	movs	r1, r5
 801230e:	4a1c      	ldr	r2, [pc, #112]	; (8012380 <scalbn+0xcc>)
 8012310:	4b1c      	ldr	r3, [pc, #112]	; (8012384 <scalbn+0xd0>)
 8012312:	f7ef fec7 	bl	80020a4 <__aeabi_dmul>
 8012316:	e7e9      	b.n	80122ec <scalbn+0x38>
 8012318:	2b00      	cmp	r3, #0
 801231a:	dd05      	ble.n	8012328 <scalbn+0x74>
 801231c:	4c1b      	ldr	r4, [pc, #108]	; (801238c <scalbn+0xd8>)
 801231e:	051b      	lsls	r3, r3, #20
 8012320:	4022      	ands	r2, r4
 8012322:	431a      	orrs	r2, r3
 8012324:	0011      	movs	r1, r2
 8012326:	e7e1      	b.n	80122ec <scalbn+0x38>
 8012328:	001d      	movs	r5, r3
 801232a:	3535      	adds	r5, #53	; 0x35
 801232c:	da13      	bge.n	8012356 <scalbn+0xa2>
 801232e:	4a18      	ldr	r2, [pc, #96]	; (8012390 <scalbn+0xdc>)
 8012330:	0fcb      	lsrs	r3, r1, #31
 8012332:	4294      	cmp	r4, r2
 8012334:	dd08      	ble.n	8012348 <scalbn+0x94>
 8012336:	4812      	ldr	r0, [pc, #72]	; (8012380 <scalbn+0xcc>)
 8012338:	4912      	ldr	r1, [pc, #72]	; (8012384 <scalbn+0xd0>)
 801233a:	2b00      	cmp	r3, #0
 801233c:	d001      	beq.n	8012342 <scalbn+0x8e>
 801233e:	4810      	ldr	r0, [pc, #64]	; (8012380 <scalbn+0xcc>)
 8012340:	4911      	ldr	r1, [pc, #68]	; (8012388 <scalbn+0xd4>)
 8012342:	4a0f      	ldr	r2, [pc, #60]	; (8012380 <scalbn+0xcc>)
 8012344:	4b0f      	ldr	r3, [pc, #60]	; (8012384 <scalbn+0xd0>)
 8012346:	e7e4      	b.n	8012312 <scalbn+0x5e>
 8012348:	4809      	ldr	r0, [pc, #36]	; (8012370 <scalbn+0xbc>)
 801234a:	490a      	ldr	r1, [pc, #40]	; (8012374 <scalbn+0xc0>)
 801234c:	2b00      	cmp	r3, #0
 801234e:	d0c3      	beq.n	80122d8 <scalbn+0x24>
 8012350:	4807      	ldr	r0, [pc, #28]	; (8012370 <scalbn+0xbc>)
 8012352:	4910      	ldr	r1, [pc, #64]	; (8012394 <scalbn+0xe0>)
 8012354:	e7c0      	b.n	80122d8 <scalbn+0x24>
 8012356:	4c0d      	ldr	r4, [pc, #52]	; (801238c <scalbn+0xd8>)
 8012358:	3336      	adds	r3, #54	; 0x36
 801235a:	4022      	ands	r2, r4
 801235c:	051b      	lsls	r3, r3, #20
 801235e:	4313      	orrs	r3, r2
 8012360:	0019      	movs	r1, r3
 8012362:	2200      	movs	r2, #0
 8012364:	4b0c      	ldr	r3, [pc, #48]	; (8012398 <scalbn+0xe4>)
 8012366:	e7d4      	b.n	8012312 <scalbn+0x5e>
 8012368:	43500000 	.word	0x43500000
 801236c:	ffff3cb0 	.word	0xffff3cb0
 8012370:	c2f8f359 	.word	0xc2f8f359
 8012374:	01a56e1f 	.word	0x01a56e1f
 8012378:	000007ff 	.word	0x000007ff
 801237c:	000007fe 	.word	0x000007fe
 8012380:	8800759c 	.word	0x8800759c
 8012384:	7e37e43c 	.word	0x7e37e43c
 8012388:	fe37e43c 	.word	0xfe37e43c
 801238c:	800fffff 	.word	0x800fffff
 8012390:	0000c350 	.word	0x0000c350
 8012394:	81a56e1f 	.word	0x81a56e1f
 8012398:	3c900000 	.word	0x3c900000

0801239c <atanf>:
 801239c:	23a1      	movs	r3, #161	; 0xa1
 801239e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80123a0:	0045      	lsls	r5, r0, #1
 80123a2:	1c04      	adds	r4, r0, #0
 80123a4:	9001      	str	r0, [sp, #4]
 80123a6:	086d      	lsrs	r5, r5, #1
 80123a8:	05db      	lsls	r3, r3, #23
 80123aa:	429d      	cmp	r5, r3
 80123ac:	db0f      	blt.n	80123ce <atanf+0x32>
 80123ae:	23ff      	movs	r3, #255	; 0xff
 80123b0:	05db      	lsls	r3, r3, #23
 80123b2:	429d      	cmp	r5, r3
 80123b4:	dd04      	ble.n	80123c0 <atanf+0x24>
 80123b6:	1c01      	adds	r1, r0, #0
 80123b8:	f7ee f8ae 	bl	8000518 <__aeabi_fadd>
 80123bc:	1c04      	adds	r4, r0, #0
 80123be:	e004      	b.n	80123ca <atanf+0x2e>
 80123c0:	9b01      	ldr	r3, [sp, #4]
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	dd00      	ble.n	80123c8 <atanf+0x2c>
 80123c6:	e0cc      	b.n	8012562 <atanf+0x1c6>
 80123c8:	4c67      	ldr	r4, [pc, #412]	; (8012568 <atanf+0x1cc>)
 80123ca:	1c20      	adds	r0, r4, #0
 80123cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80123ce:	4b67      	ldr	r3, [pc, #412]	; (801256c <atanf+0x1d0>)
 80123d0:	429d      	cmp	r5, r3
 80123d2:	dc0f      	bgt.n	80123f4 <atanf+0x58>
 80123d4:	23c4      	movs	r3, #196	; 0xc4
 80123d6:	059b      	lsls	r3, r3, #22
 80123d8:	429d      	cmp	r5, r3
 80123da:	da08      	bge.n	80123ee <atanf+0x52>
 80123dc:	4964      	ldr	r1, [pc, #400]	; (8012570 <atanf+0x1d4>)
 80123de:	f7ee f89b 	bl	8000518 <__aeabi_fadd>
 80123e2:	21fe      	movs	r1, #254	; 0xfe
 80123e4:	0589      	lsls	r1, r1, #22
 80123e6:	f7ee f883 	bl	80004f0 <__aeabi_fcmpgt>
 80123ea:	2800      	cmp	r0, #0
 80123ec:	d1ed      	bne.n	80123ca <atanf+0x2e>
 80123ee:	2601      	movs	r6, #1
 80123f0:	4276      	negs	r6, r6
 80123f2:	e01b      	b.n	801242c <atanf+0x90>
 80123f4:	f000 f8e2 	bl	80125bc <fabsf>
 80123f8:	4b5e      	ldr	r3, [pc, #376]	; (8012574 <atanf+0x1d8>)
 80123fa:	1c04      	adds	r4, r0, #0
 80123fc:	429d      	cmp	r5, r3
 80123fe:	dc7b      	bgt.n	80124f8 <atanf+0x15c>
 8012400:	4b5d      	ldr	r3, [pc, #372]	; (8012578 <atanf+0x1dc>)
 8012402:	429d      	cmp	r5, r3
 8012404:	dc67      	bgt.n	80124d6 <atanf+0x13a>
 8012406:	1c01      	adds	r1, r0, #0
 8012408:	f7ee f886 	bl	8000518 <__aeabi_fadd>
 801240c:	21fe      	movs	r1, #254	; 0xfe
 801240e:	0589      	lsls	r1, r1, #22
 8012410:	f7ee fd0e 	bl	8000e30 <__aeabi_fsub>
 8012414:	2180      	movs	r1, #128	; 0x80
 8012416:	1c05      	adds	r5, r0, #0
 8012418:	05c9      	lsls	r1, r1, #23
 801241a:	1c20      	adds	r0, r4, #0
 801241c:	f7ee f87c 	bl	8000518 <__aeabi_fadd>
 8012420:	1c01      	adds	r1, r0, #0
 8012422:	1c28      	adds	r0, r5, #0
 8012424:	f7ee fa16 	bl	8000854 <__aeabi_fdiv>
 8012428:	2600      	movs	r6, #0
 801242a:	1c04      	adds	r4, r0, #0
 801242c:	1c21      	adds	r1, r4, #0
 801242e:	1c20      	adds	r0, r4, #0
 8012430:	f7ee fbd8 	bl	8000be4 <__aeabi_fmul>
 8012434:	1c01      	adds	r1, r0, #0
 8012436:	1c07      	adds	r7, r0, #0
 8012438:	f7ee fbd4 	bl	8000be4 <__aeabi_fmul>
 801243c:	494f      	ldr	r1, [pc, #316]	; (801257c <atanf+0x1e0>)
 801243e:	1c05      	adds	r5, r0, #0
 8012440:	f7ee fbd0 	bl	8000be4 <__aeabi_fmul>
 8012444:	494e      	ldr	r1, [pc, #312]	; (8012580 <atanf+0x1e4>)
 8012446:	f7ee f867 	bl	8000518 <__aeabi_fadd>
 801244a:	1c29      	adds	r1, r5, #0
 801244c:	f7ee fbca 	bl	8000be4 <__aeabi_fmul>
 8012450:	494c      	ldr	r1, [pc, #304]	; (8012584 <atanf+0x1e8>)
 8012452:	f7ee f861 	bl	8000518 <__aeabi_fadd>
 8012456:	1c29      	adds	r1, r5, #0
 8012458:	f7ee fbc4 	bl	8000be4 <__aeabi_fmul>
 801245c:	494a      	ldr	r1, [pc, #296]	; (8012588 <atanf+0x1ec>)
 801245e:	f7ee f85b 	bl	8000518 <__aeabi_fadd>
 8012462:	1c29      	adds	r1, r5, #0
 8012464:	f7ee fbbe 	bl	8000be4 <__aeabi_fmul>
 8012468:	4948      	ldr	r1, [pc, #288]	; (801258c <atanf+0x1f0>)
 801246a:	f7ee f855 	bl	8000518 <__aeabi_fadd>
 801246e:	1c29      	adds	r1, r5, #0
 8012470:	f7ee fbb8 	bl	8000be4 <__aeabi_fmul>
 8012474:	4946      	ldr	r1, [pc, #280]	; (8012590 <atanf+0x1f4>)
 8012476:	f7ee f84f 	bl	8000518 <__aeabi_fadd>
 801247a:	1c39      	adds	r1, r7, #0
 801247c:	f7ee fbb2 	bl	8000be4 <__aeabi_fmul>
 8012480:	4944      	ldr	r1, [pc, #272]	; (8012594 <atanf+0x1f8>)
 8012482:	1c07      	adds	r7, r0, #0
 8012484:	1c28      	adds	r0, r5, #0
 8012486:	f7ee fbad 	bl	8000be4 <__aeabi_fmul>
 801248a:	4943      	ldr	r1, [pc, #268]	; (8012598 <atanf+0x1fc>)
 801248c:	f7ee fcd0 	bl	8000e30 <__aeabi_fsub>
 8012490:	1c29      	adds	r1, r5, #0
 8012492:	f7ee fba7 	bl	8000be4 <__aeabi_fmul>
 8012496:	4941      	ldr	r1, [pc, #260]	; (801259c <atanf+0x200>)
 8012498:	f7ee fcca 	bl	8000e30 <__aeabi_fsub>
 801249c:	1c29      	adds	r1, r5, #0
 801249e:	f7ee fba1 	bl	8000be4 <__aeabi_fmul>
 80124a2:	493f      	ldr	r1, [pc, #252]	; (80125a0 <atanf+0x204>)
 80124a4:	f7ee fcc4 	bl	8000e30 <__aeabi_fsub>
 80124a8:	1c29      	adds	r1, r5, #0
 80124aa:	f7ee fb9b 	bl	8000be4 <__aeabi_fmul>
 80124ae:	493d      	ldr	r1, [pc, #244]	; (80125a4 <atanf+0x208>)
 80124b0:	f7ee fcbe 	bl	8000e30 <__aeabi_fsub>
 80124b4:	1c29      	adds	r1, r5, #0
 80124b6:	f7ee fb95 	bl	8000be4 <__aeabi_fmul>
 80124ba:	1c01      	adds	r1, r0, #0
 80124bc:	1c38      	adds	r0, r7, #0
 80124be:	f7ee f82b 	bl	8000518 <__aeabi_fadd>
 80124c2:	1c21      	adds	r1, r4, #0
 80124c4:	f7ee fb8e 	bl	8000be4 <__aeabi_fmul>
 80124c8:	1c73      	adds	r3, r6, #1
 80124ca:	d134      	bne.n	8012536 <atanf+0x19a>
 80124cc:	1c01      	adds	r1, r0, #0
 80124ce:	1c20      	adds	r0, r4, #0
 80124d0:	f7ee fcae 	bl	8000e30 <__aeabi_fsub>
 80124d4:	e772      	b.n	80123bc <atanf+0x20>
 80124d6:	21fe      	movs	r1, #254	; 0xfe
 80124d8:	0589      	lsls	r1, r1, #22
 80124da:	f7ee fca9 	bl	8000e30 <__aeabi_fsub>
 80124de:	21fe      	movs	r1, #254	; 0xfe
 80124e0:	1c05      	adds	r5, r0, #0
 80124e2:	0589      	lsls	r1, r1, #22
 80124e4:	1c20      	adds	r0, r4, #0
 80124e6:	f7ee f817 	bl	8000518 <__aeabi_fadd>
 80124ea:	1c01      	adds	r1, r0, #0
 80124ec:	1c28      	adds	r0, r5, #0
 80124ee:	f7ee f9b1 	bl	8000854 <__aeabi_fdiv>
 80124f2:	2601      	movs	r6, #1
 80124f4:	1c04      	adds	r4, r0, #0
 80124f6:	e799      	b.n	801242c <atanf+0x90>
 80124f8:	4b2b      	ldr	r3, [pc, #172]	; (80125a8 <atanf+0x20c>)
 80124fa:	429d      	cmp	r5, r3
 80124fc:	dc14      	bgt.n	8012528 <atanf+0x18c>
 80124fe:	21ff      	movs	r1, #255	; 0xff
 8012500:	0589      	lsls	r1, r1, #22
 8012502:	f7ee fc95 	bl	8000e30 <__aeabi_fsub>
 8012506:	21ff      	movs	r1, #255	; 0xff
 8012508:	1c05      	adds	r5, r0, #0
 801250a:	0589      	lsls	r1, r1, #22
 801250c:	1c20      	adds	r0, r4, #0
 801250e:	f7ee fb69 	bl	8000be4 <__aeabi_fmul>
 8012512:	21fe      	movs	r1, #254	; 0xfe
 8012514:	0589      	lsls	r1, r1, #22
 8012516:	f7ed ffff 	bl	8000518 <__aeabi_fadd>
 801251a:	1c01      	adds	r1, r0, #0
 801251c:	1c28      	adds	r0, r5, #0
 801251e:	f7ee f999 	bl	8000854 <__aeabi_fdiv>
 8012522:	2602      	movs	r6, #2
 8012524:	1c04      	adds	r4, r0, #0
 8012526:	e781      	b.n	801242c <atanf+0x90>
 8012528:	1c01      	adds	r1, r0, #0
 801252a:	4820      	ldr	r0, [pc, #128]	; (80125ac <atanf+0x210>)
 801252c:	f7ee f992 	bl	8000854 <__aeabi_fdiv>
 8012530:	2603      	movs	r6, #3
 8012532:	1c04      	adds	r4, r0, #0
 8012534:	e77a      	b.n	801242c <atanf+0x90>
 8012536:	4b1e      	ldr	r3, [pc, #120]	; (80125b0 <atanf+0x214>)
 8012538:	00b6      	lsls	r6, r6, #2
 801253a:	58f1      	ldr	r1, [r6, r3]
 801253c:	f7ee fc78 	bl	8000e30 <__aeabi_fsub>
 8012540:	1c21      	adds	r1, r4, #0
 8012542:	f7ee fc75 	bl	8000e30 <__aeabi_fsub>
 8012546:	4b1b      	ldr	r3, [pc, #108]	; (80125b4 <atanf+0x218>)
 8012548:	1c01      	adds	r1, r0, #0
 801254a:	58f0      	ldr	r0, [r6, r3]
 801254c:	f7ee fc70 	bl	8000e30 <__aeabi_fsub>
 8012550:	9b01      	ldr	r3, [sp, #4]
 8012552:	1c04      	adds	r4, r0, #0
 8012554:	2b00      	cmp	r3, #0
 8012556:	db00      	blt.n	801255a <atanf+0x1be>
 8012558:	e737      	b.n	80123ca <atanf+0x2e>
 801255a:	2380      	movs	r3, #128	; 0x80
 801255c:	061b      	lsls	r3, r3, #24
 801255e:	18c4      	adds	r4, r0, r3
 8012560:	e733      	b.n	80123ca <atanf+0x2e>
 8012562:	4c15      	ldr	r4, [pc, #84]	; (80125b8 <atanf+0x21c>)
 8012564:	e731      	b.n	80123ca <atanf+0x2e>
 8012566:	46c0      	nop			; (mov r8, r8)
 8012568:	bfc90fdb 	.word	0xbfc90fdb
 801256c:	3edfffff 	.word	0x3edfffff
 8012570:	7149f2ca 	.word	0x7149f2ca
 8012574:	3f97ffff 	.word	0x3f97ffff
 8012578:	3f2fffff 	.word	0x3f2fffff
 801257c:	3c8569d7 	.word	0x3c8569d7
 8012580:	3d4bda59 	.word	0x3d4bda59
 8012584:	3d886b35 	.word	0x3d886b35
 8012588:	3dba2e6e 	.word	0x3dba2e6e
 801258c:	3e124925 	.word	0x3e124925
 8012590:	3eaaaaab 	.word	0x3eaaaaab
 8012594:	bd15a221 	.word	0xbd15a221
 8012598:	3d6ef16b 	.word	0x3d6ef16b
 801259c:	3d9d8795 	.word	0x3d9d8795
 80125a0:	3de38e38 	.word	0x3de38e38
 80125a4:	3e4ccccd 	.word	0x3e4ccccd
 80125a8:	401bffff 	.word	0x401bffff
 80125ac:	bf800000 	.word	0xbf800000
 80125b0:	08012da8 	.word	0x08012da8
 80125b4:	08012d98 	.word	0x08012d98
 80125b8:	3fc90fdb 	.word	0x3fc90fdb

080125bc <fabsf>:
 80125bc:	0040      	lsls	r0, r0, #1
 80125be:	0840      	lsrs	r0, r0, #1
 80125c0:	4770      	bx	lr
	...

080125c4 <_init>:
 80125c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125c6:	46c0      	nop			; (mov r8, r8)
 80125c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80125ca:	bc08      	pop	{r3}
 80125cc:	469e      	mov	lr, r3
 80125ce:	4770      	bx	lr

080125d0 <_fini>:
 80125d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125d2:	46c0      	nop			; (mov r8, r8)
 80125d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80125d6:	bc08      	pop	{r3}
 80125d8:	469e      	mov	lr, r3
 80125da:	4770      	bx	lr
