Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/ISE Projects/UART-Supt/test_Rx_isim_beh.exe -prj C:/ISE Projects/UART-Supt/test_Rx_beh.prj work.test_Rx work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/ISE Projects/UART-Supt/Rx.v" into library work
Analyzing Verilog file "C:/ISE Projects/UART-Supt/test_Rx.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Rx
Compiling module test_Rx
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/ISE Projects/UART-Supt/test_Rx_isim_beh.exe
Fuse Memory Usage: 40884 KB
Fuse CPU Usage: 1733 ms
