
MCU_Assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005038  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08005144  08005144  00015144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051c8  080051c8  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  080051c8  080051c8  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080051c8  080051c8  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051c8  080051c8  000151c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080051cc  080051cc  000151cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  080051d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  200000a8  08005278  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  08005278  00020328  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001800b  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f65  00000000  00000000  000380dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da8  00000000  00000000  0003b048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c80  00000000  00000000  0003bdf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198dc  00000000  00000000  0003ca70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012638  00000000  00000000  0005634c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b4c6  00000000  00000000  00068984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f3e4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a54  00000000  00000000  000f3ea0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a8 	.word	0x200000a8
 8000128:	00000000 	.word	0x00000000
 800012c:	0800512c 	.word	0x0800512c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000ac 	.word	0x200000ac
 8000148:	0800512c 	.word	0x0800512c

0800014c <fsm_automatic_run>:
 *      Author: olkmphy
 */

#include "fsm_automatic.h"

void fsm_automatic_run(){
 800014c:	b580      	push	{r7, lr}
 800014e:	b08e      	sub	sp, #56	; 0x38
 8000150:	af00      	add	r7, sp, #0
	char str[50];
	switch(status){
 8000152:	4bb6      	ldr	r3, [pc, #728]	; (800042c <fsm_automatic_run+0x2e0>)
 8000154:	681b      	ldr	r3, [r3, #0]
 8000156:	3b01      	subs	r3, #1
 8000158:	2b17      	cmp	r3, #23
 800015a:	f200 81e9 	bhi.w	8000530 <fsm_automatic_run+0x3e4>
 800015e:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <fsm_automatic_run+0x18>)
 8000160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000164:	080001c5 	.word	0x080001c5
 8000168:	08000531 	.word	0x08000531
 800016c:	08000531 	.word	0x08000531
 8000170:	08000531 	.word	0x08000531
 8000174:	08000531 	.word	0x08000531
 8000178:	08000531 	.word	0x08000531
 800017c:	08000531 	.word	0x08000531
 8000180:	08000531 	.word	0x08000531
 8000184:	08000531 	.word	0x08000531
 8000188:	08000531 	.word	0x08000531
 800018c:	08000531 	.word	0x08000531
 8000190:	08000531 	.word	0x08000531
 8000194:	08000531 	.word	0x08000531
 8000198:	08000531 	.word	0x08000531
 800019c:	08000531 	.word	0x08000531
 80001a0:	08000531 	.word	0x08000531
 80001a4:	08000531 	.word	0x08000531
 80001a8:	08000531 	.word	0x08000531
 80001ac:	08000531 	.word	0x08000531
 80001b0:	08000531 	.word	0x08000531
 80001b4:	080001e1 	.word	0x080001e1
 80001b8:	0800029b 	.word	0x0800029b
 80001bc:	08000371 	.word	0x08000371
 80001c0:	0800045d 	.word	0x0800045d
	case INIT:
		//TODO
		status = RED_GREEN;
 80001c4:	4b99      	ldr	r3, [pc, #612]	; (800042c <fsm_automatic_run+0x2e0>)
 80001c6:	2215      	movs	r2, #21
 80001c8:	601a      	str	r2, [r3, #0]
		setTimer(0, durationGREEN);
 80001ca:	4b99      	ldr	r3, [pc, #612]	; (8000430 <fsm_automatic_run+0x2e4>)
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	4619      	mov	r1, r3
 80001d0:	2000      	movs	r0, #0
 80001d2:	f001 fb7b 	bl	80018cc <setTimer>
		setTimerSecond(1000);
 80001d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001da:	f001 fb5b 	bl	8001894 <setTimerSecond>
		break;
 80001de:	e1b0      	b.n	8000542 <fsm_automatic_run+0x3f6>
	case RED_GREEN:
		//TODO
		Traffic_setColor(1, OFF_LED);
 80001e0:	2105      	movs	r1, #5
 80001e2:	2001      	movs	r0, #1
 80001e4:	f000 fd68 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(2, OFF_LED);
 80001e8:	2105      	movs	r1, #5
 80001ea:	2002      	movs	r0, #2
 80001ec:	f000 fd64 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(1, AUTO_RED);
 80001f0:	2102      	movs	r1, #2
 80001f2:	2001      	movs	r0, #1
 80001f4:	f000 fd60 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(2, AUTO_GREEN);
 80001f8:	2103      	movs	r1, #3
 80001fa:	2002      	movs	r0, #2
 80001fc:	f000 fd5c 	bl	8000cb8 <Traffic_setColor>
		if (timerSecond == 1){
 8000200:	4b8c      	ldr	r3, [pc, #560]	; (8000434 <fsm_automatic_run+0x2e8>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	2b01      	cmp	r3, #1
 8000206:	d139      	bne.n	800027c <fsm_automatic_run+0x130>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
 8000208:	4b8b      	ldr	r3, [pc, #556]	; (8000438 <fsm_automatic_run+0x2ec>)
 800020a:	681a      	ldr	r2, [r3, #0]
 800020c:	1d3b      	adds	r3, r7, #4
 800020e:	498b      	ldr	r1, [pc, #556]	; (800043c <fsm_automatic_run+0x2f0>)
 8000210:	4618      	mov	r0, r3
 8000212:	f004 fb51 	bl	80048b8 <siprintf>
 8000216:	4603      	mov	r3, r0
 8000218:	b29a      	uxth	r2, r3
 800021a:	1d39      	adds	r1, r7, #4
 800021c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000220:	4887      	ldr	r0, [pc, #540]	; (8000440 <fsm_automatic_run+0x2f4>)
 8000222:	f003 fd43 	bl	8003cac <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
 8000226:	4b87      	ldr	r3, [pc, #540]	; (8000444 <fsm_automatic_run+0x2f8>)
 8000228:	681a      	ldr	r2, [r3, #0]
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	4986      	ldr	r1, [pc, #536]	; (8000448 <fsm_automatic_run+0x2fc>)
 800022e:	4618      	mov	r0, r3
 8000230:	f004 fb42 	bl	80048b8 <siprintf>
 8000234:	4603      	mov	r3, r0
 8000236:	b29a      	uxth	r2, r3
 8000238:	1d39      	adds	r1, r7, #4
 800023a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800023e:	4880      	ldr	r0, [pc, #512]	; (8000440 <fsm_automatic_run+0x2f4>)
 8000240:	f003 fd34 	bl	8003cac <HAL_UART_Transmit>
			setTimerSecond(1000);
 8000244:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000248:	f001 fb24 	bl	8001894 <setTimerSecond>
			timerTraffic1--;
 800024c:	4b7a      	ldr	r3, [pc, #488]	; (8000438 <fsm_automatic_run+0x2ec>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	3b01      	subs	r3, #1
 8000252:	4a79      	ldr	r2, [pc, #484]	; (8000438 <fsm_automatic_run+0x2ec>)
 8000254:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 8000256:	4b7b      	ldr	r3, [pc, #492]	; (8000444 <fsm_automatic_run+0x2f8>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	3b01      	subs	r3, #1
 800025c:	4a79      	ldr	r2, [pc, #484]	; (8000444 <fsm_automatic_run+0x2f8>)
 800025e:	6013      	str	r3, [r2, #0]
			if (timerTraffic2 <= 0) timerTraffic2 = durationYELLOW / 1000;
 8000260:	4b78      	ldr	r3, [pc, #480]	; (8000444 <fsm_automatic_run+0x2f8>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	2b00      	cmp	r3, #0
 8000266:	dc09      	bgt.n	800027c <fsm_automatic_run+0x130>
 8000268:	4b78      	ldr	r3, [pc, #480]	; (800044c <fsm_automatic_run+0x300>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	4a78      	ldr	r2, [pc, #480]	; (8000450 <fsm_automatic_run+0x304>)
 800026e:	fb82 1203 	smull	r1, r2, r2, r3
 8000272:	1192      	asrs	r2, r2, #6
 8000274:	17db      	asrs	r3, r3, #31
 8000276:	1ad3      	subs	r3, r2, r3
 8000278:	4a72      	ldr	r2, [pc, #456]	; (8000444 <fsm_automatic_run+0x2f8>)
 800027a:	6013      	str	r3, [r2, #0]
		}
		// State update
		if (timerFlag[0] == 1){
 800027c:	4b75      	ldr	r3, [pc, #468]	; (8000454 <fsm_automatic_run+0x308>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	2b01      	cmp	r3, #1
 8000282:	f040 8157 	bne.w	8000534 <fsm_automatic_run+0x3e8>
			setTimer(0, durationYELLOW);
 8000286:	4b71      	ldr	r3, [pc, #452]	; (800044c <fsm_automatic_run+0x300>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	4619      	mov	r1, r3
 800028c:	2000      	movs	r0, #0
 800028e:	f001 fb1d 	bl	80018cc <setTimer>
			status = RED_YELLOW;
 8000292:	4b66      	ldr	r3, [pc, #408]	; (800042c <fsm_automatic_run+0x2e0>)
 8000294:	2216      	movs	r2, #22
 8000296:	601a      	str	r2, [r3, #0]
		}
		break;
 8000298:	e14c      	b.n	8000534 <fsm_automatic_run+0x3e8>
	case RED_YELLOW:
		//TODO
		Traffic_setColor(1, OFF_LED);
 800029a:	2105      	movs	r1, #5
 800029c:	2001      	movs	r0, #1
 800029e:	f000 fd0b 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(2, OFF_LED);
 80002a2:	2105      	movs	r1, #5
 80002a4:	2002      	movs	r0, #2
 80002a6:	f000 fd07 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(1, AUTO_RED);
 80002aa:	2102      	movs	r1, #2
 80002ac:	2001      	movs	r0, #1
 80002ae:	f000 fd03 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(2, AUTO_YELLOW);
 80002b2:	2104      	movs	r1, #4
 80002b4:	2002      	movs	r0, #2
 80002b6:	f000 fcff 	bl	8000cb8 <Traffic_setColor>
		if (timerSecond == 1){
 80002ba:	4b5e      	ldr	r3, [pc, #376]	; (8000434 <fsm_automatic_run+0x2e8>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	2b01      	cmp	r3, #1
 80002c0:	d147      	bne.n	8000352 <fsm_automatic_run+0x206>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
 80002c2:	4b5d      	ldr	r3, [pc, #372]	; (8000438 <fsm_automatic_run+0x2ec>)
 80002c4:	681a      	ldr	r2, [r3, #0]
 80002c6:	1d3b      	adds	r3, r7, #4
 80002c8:	495c      	ldr	r1, [pc, #368]	; (800043c <fsm_automatic_run+0x2f0>)
 80002ca:	4618      	mov	r0, r3
 80002cc:	f004 faf4 	bl	80048b8 <siprintf>
 80002d0:	4603      	mov	r3, r0
 80002d2:	b29a      	uxth	r2, r3
 80002d4:	1d39      	adds	r1, r7, #4
 80002d6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80002da:	4859      	ldr	r0, [pc, #356]	; (8000440 <fsm_automatic_run+0x2f4>)
 80002dc:	f003 fce6 	bl	8003cac <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
 80002e0:	4b58      	ldr	r3, [pc, #352]	; (8000444 <fsm_automatic_run+0x2f8>)
 80002e2:	681a      	ldr	r2, [r3, #0]
 80002e4:	1d3b      	adds	r3, r7, #4
 80002e6:	4958      	ldr	r1, [pc, #352]	; (8000448 <fsm_automatic_run+0x2fc>)
 80002e8:	4618      	mov	r0, r3
 80002ea:	f004 fae5 	bl	80048b8 <siprintf>
 80002ee:	4603      	mov	r3, r0
 80002f0:	b29a      	uxth	r2, r3
 80002f2:	1d39      	adds	r1, r7, #4
 80002f4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80002f8:	4851      	ldr	r0, [pc, #324]	; (8000440 <fsm_automatic_run+0x2f4>)
 80002fa:	f003 fcd7 	bl	8003cac <HAL_UART_Transmit>
			setTimerSecond(1000);
 80002fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000302:	f001 fac7 	bl	8001894 <setTimerSecond>
			timerTraffic1--;
 8000306:	4b4c      	ldr	r3, [pc, #304]	; (8000438 <fsm_automatic_run+0x2ec>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	3b01      	subs	r3, #1
 800030c:	4a4a      	ldr	r2, [pc, #296]	; (8000438 <fsm_automatic_run+0x2ec>)
 800030e:	6013      	str	r3, [r2, #0]
			if (timerTraffic1 <= 0) timerTraffic1 = durationGREEN / 1000;
 8000310:	4b49      	ldr	r3, [pc, #292]	; (8000438 <fsm_automatic_run+0x2ec>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	2b00      	cmp	r3, #0
 8000316:	dc09      	bgt.n	800032c <fsm_automatic_run+0x1e0>
 8000318:	4b45      	ldr	r3, [pc, #276]	; (8000430 <fsm_automatic_run+0x2e4>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a4c      	ldr	r2, [pc, #304]	; (8000450 <fsm_automatic_run+0x304>)
 800031e:	fb82 1203 	smull	r1, r2, r2, r3
 8000322:	1192      	asrs	r2, r2, #6
 8000324:	17db      	asrs	r3, r3, #31
 8000326:	1ad3      	subs	r3, r2, r3
 8000328:	4a43      	ldr	r2, [pc, #268]	; (8000438 <fsm_automatic_run+0x2ec>)
 800032a:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 800032c:	4b45      	ldr	r3, [pc, #276]	; (8000444 <fsm_automatic_run+0x2f8>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	3b01      	subs	r3, #1
 8000332:	4a44      	ldr	r2, [pc, #272]	; (8000444 <fsm_automatic_run+0x2f8>)
 8000334:	6013      	str	r3, [r2, #0]
			if (timerTraffic2 <= 0) timerTraffic2 = durationRED / 1000;
 8000336:	4b43      	ldr	r3, [pc, #268]	; (8000444 <fsm_automatic_run+0x2f8>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	2b00      	cmp	r3, #0
 800033c:	dc09      	bgt.n	8000352 <fsm_automatic_run+0x206>
 800033e:	4b46      	ldr	r3, [pc, #280]	; (8000458 <fsm_automatic_run+0x30c>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	4a43      	ldr	r2, [pc, #268]	; (8000450 <fsm_automatic_run+0x304>)
 8000344:	fb82 1203 	smull	r1, r2, r2, r3
 8000348:	1192      	asrs	r2, r2, #6
 800034a:	17db      	asrs	r3, r3, #31
 800034c:	1ad3      	subs	r3, r2, r3
 800034e:	4a3d      	ldr	r2, [pc, #244]	; (8000444 <fsm_automatic_run+0x2f8>)
 8000350:	6013      	str	r3, [r2, #0]
		}
		// State update
		if(timerFlag[0] == 1){
 8000352:	4b40      	ldr	r3, [pc, #256]	; (8000454 <fsm_automatic_run+0x308>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	2b01      	cmp	r3, #1
 8000358:	f040 80ee 	bne.w	8000538 <fsm_automatic_run+0x3ec>
			setTimer(0, durationGREEN);
 800035c:	4b34      	ldr	r3, [pc, #208]	; (8000430 <fsm_automatic_run+0x2e4>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4619      	mov	r1, r3
 8000362:	2000      	movs	r0, #0
 8000364:	f001 fab2 	bl	80018cc <setTimer>
			status = GREEN_RED;
 8000368:	4b30      	ldr	r3, [pc, #192]	; (800042c <fsm_automatic_run+0x2e0>)
 800036a:	2217      	movs	r2, #23
 800036c:	601a      	str	r2, [r3, #0]
		}
		break;
 800036e:	e0e3      	b.n	8000538 <fsm_automatic_run+0x3ec>
	case GREEN_RED:
		Traffic_setColor(1, OFF_LED);
 8000370:	2105      	movs	r1, #5
 8000372:	2001      	movs	r0, #1
 8000374:	f000 fca0 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(2, OFF_LED);
 8000378:	2105      	movs	r1, #5
 800037a:	2002      	movs	r0, #2
 800037c:	f000 fc9c 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(1, AUTO_GREEN);
 8000380:	2103      	movs	r1, #3
 8000382:	2001      	movs	r0, #1
 8000384:	f000 fc98 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(2, AUTO_RED);
 8000388:	2102      	movs	r1, #2
 800038a:	2002      	movs	r0, #2
 800038c:	f000 fc94 	bl	8000cb8 <Traffic_setColor>
		if (timerSecond == 1){
 8000390:	4b28      	ldr	r3, [pc, #160]	; (8000434 <fsm_automatic_run+0x2e8>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	2b01      	cmp	r3, #1
 8000396:	d139      	bne.n	800040c <fsm_automatic_run+0x2c0>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
 8000398:	4b27      	ldr	r3, [pc, #156]	; (8000438 <fsm_automatic_run+0x2ec>)
 800039a:	681a      	ldr	r2, [r3, #0]
 800039c:	1d3b      	adds	r3, r7, #4
 800039e:	4927      	ldr	r1, [pc, #156]	; (800043c <fsm_automatic_run+0x2f0>)
 80003a0:	4618      	mov	r0, r3
 80003a2:	f004 fa89 	bl	80048b8 <siprintf>
 80003a6:	4603      	mov	r3, r0
 80003a8:	b29a      	uxth	r2, r3
 80003aa:	1d39      	adds	r1, r7, #4
 80003ac:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80003b0:	4823      	ldr	r0, [pc, #140]	; (8000440 <fsm_automatic_run+0x2f4>)
 80003b2:	f003 fc7b 	bl	8003cac <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
 80003b6:	4b23      	ldr	r3, [pc, #140]	; (8000444 <fsm_automatic_run+0x2f8>)
 80003b8:	681a      	ldr	r2, [r3, #0]
 80003ba:	1d3b      	adds	r3, r7, #4
 80003bc:	4922      	ldr	r1, [pc, #136]	; (8000448 <fsm_automatic_run+0x2fc>)
 80003be:	4618      	mov	r0, r3
 80003c0:	f004 fa7a 	bl	80048b8 <siprintf>
 80003c4:	4603      	mov	r3, r0
 80003c6:	b29a      	uxth	r2, r3
 80003c8:	1d39      	adds	r1, r7, #4
 80003ca:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80003ce:	481c      	ldr	r0, [pc, #112]	; (8000440 <fsm_automatic_run+0x2f4>)
 80003d0:	f003 fc6c 	bl	8003cac <HAL_UART_Transmit>
			setTimerSecond(1000);
 80003d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003d8:	f001 fa5c 	bl	8001894 <setTimerSecond>
			timerTraffic1--;
 80003dc:	4b16      	ldr	r3, [pc, #88]	; (8000438 <fsm_automatic_run+0x2ec>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	3b01      	subs	r3, #1
 80003e2:	4a15      	ldr	r2, [pc, #84]	; (8000438 <fsm_automatic_run+0x2ec>)
 80003e4:	6013      	str	r3, [r2, #0]
			if (timerTraffic1 <= 0) timerTraffic1 = durationYELLOW / 1000;
 80003e6:	4b14      	ldr	r3, [pc, #80]	; (8000438 <fsm_automatic_run+0x2ec>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	dc09      	bgt.n	8000402 <fsm_automatic_run+0x2b6>
 80003ee:	4b17      	ldr	r3, [pc, #92]	; (800044c <fsm_automatic_run+0x300>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	4a17      	ldr	r2, [pc, #92]	; (8000450 <fsm_automatic_run+0x304>)
 80003f4:	fb82 1203 	smull	r1, r2, r2, r3
 80003f8:	1192      	asrs	r2, r2, #6
 80003fa:	17db      	asrs	r3, r3, #31
 80003fc:	1ad3      	subs	r3, r2, r3
 80003fe:	4a0e      	ldr	r2, [pc, #56]	; (8000438 <fsm_automatic_run+0x2ec>)
 8000400:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 8000402:	4b10      	ldr	r3, [pc, #64]	; (8000444 <fsm_automatic_run+0x2f8>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	3b01      	subs	r3, #1
 8000408:	4a0e      	ldr	r2, [pc, #56]	; (8000444 <fsm_automatic_run+0x2f8>)
 800040a:	6013      	str	r3, [r2, #0]
		}
		// State update
		if(timerFlag[0] == 1){
 800040c:	4b11      	ldr	r3, [pc, #68]	; (8000454 <fsm_automatic_run+0x308>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	2b01      	cmp	r3, #1
 8000412:	f040 8093 	bne.w	800053c <fsm_automatic_run+0x3f0>
			setTimer(0, durationYELLOW);
 8000416:	4b0d      	ldr	r3, [pc, #52]	; (800044c <fsm_automatic_run+0x300>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4619      	mov	r1, r3
 800041c:	2000      	movs	r0, #0
 800041e:	f001 fa55 	bl	80018cc <setTimer>
			status = YELLOW_RED;
 8000422:	4b02      	ldr	r3, [pc, #8]	; (800042c <fsm_automatic_run+0x2e0>)
 8000424:	2218      	movs	r2, #24
 8000426:	601a      	str	r2, [r3, #0]
		}
		break;
 8000428:	e088      	b.n	800053c <fsm_automatic_run+0x3f0>
 800042a:	bf00      	nop
 800042c:	2000000c 	.word	0x2000000c
 8000430:	20000018 	.word	0x20000018
 8000434:	200001f4 	.word	0x200001f4
 8000438:	200000cc 	.word	0x200000cc
 800043c:	08005144 	.word	0x08005144
 8000440:	200002cc 	.word	0x200002cc
 8000444:	200000d0 	.word	0x200000d0
 8000448:	08005154 	.word	0x08005154
 800044c:	20000014 	.word	0x20000014
 8000450:	10624dd3 	.word	0x10624dd3
 8000454:	200001fc 	.word	0x200001fc
 8000458:	20000010 	.word	0x20000010
	case YELLOW_RED:
		Traffic_setColor(1, OFF_LED);
 800045c:	2105      	movs	r1, #5
 800045e:	2001      	movs	r0, #1
 8000460:	f000 fc2a 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(2, OFF_LED);
 8000464:	2105      	movs	r1, #5
 8000466:	2002      	movs	r0, #2
 8000468:	f000 fc26 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(1, AUTO_YELLOW);
 800046c:	2104      	movs	r1, #4
 800046e:	2001      	movs	r0, #1
 8000470:	f000 fc22 	bl	8000cb8 <Traffic_setColor>
		Traffic_setColor(2, AUTO_RED);
 8000474:	2102      	movs	r1, #2
 8000476:	2002      	movs	r0, #2
 8000478:	f000 fc1e 	bl	8000cb8 <Traffic_setColor>
		if (timerSecond == 1){
 800047c:	4b63      	ldr	r3, [pc, #396]	; (800060c <fsm_automatic_run+0x4c0>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	2b01      	cmp	r3, #1
 8000482:	d147      	bne.n	8000514 <fsm_automatic_run+0x3c8>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",timerTraffic1), 500);
 8000484:	4b62      	ldr	r3, [pc, #392]	; (8000610 <fsm_automatic_run+0x4c4>)
 8000486:	681a      	ldr	r2, [r3, #0]
 8000488:	1d3b      	adds	r3, r7, #4
 800048a:	4962      	ldr	r1, [pc, #392]	; (8000614 <fsm_automatic_run+0x4c8>)
 800048c:	4618      	mov	r0, r3
 800048e:	f004 fa13 	bl	80048b8 <siprintf>
 8000492:	4603      	mov	r3, r0
 8000494:	b29a      	uxth	r2, r3
 8000496:	1d39      	adds	r1, r7, #4
 8000498:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800049c:	485e      	ldr	r0, [pc, #376]	; (8000618 <fsm_automatic_run+0x4cc>)
 800049e:	f003 fc05 	bl	8003cac <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",timerTraffic2), 500);
 80004a2:	4b5e      	ldr	r3, [pc, #376]	; (800061c <fsm_automatic_run+0x4d0>)
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	495d      	ldr	r1, [pc, #372]	; (8000620 <fsm_automatic_run+0x4d4>)
 80004aa:	4618      	mov	r0, r3
 80004ac:	f004 fa04 	bl	80048b8 <siprintf>
 80004b0:	4603      	mov	r3, r0
 80004b2:	b29a      	uxth	r2, r3
 80004b4:	1d39      	adds	r1, r7, #4
 80004b6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80004ba:	4857      	ldr	r0, [pc, #348]	; (8000618 <fsm_automatic_run+0x4cc>)
 80004bc:	f003 fbf6 	bl	8003cac <HAL_UART_Transmit>
			setTimerSecond(1000);
 80004c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004c4:	f001 f9e6 	bl	8001894 <setTimerSecond>
			timerTraffic1--;
 80004c8:	4b51      	ldr	r3, [pc, #324]	; (8000610 <fsm_automatic_run+0x4c4>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	3b01      	subs	r3, #1
 80004ce:	4a50      	ldr	r2, [pc, #320]	; (8000610 <fsm_automatic_run+0x4c4>)
 80004d0:	6013      	str	r3, [r2, #0]
			if (timerTraffic1 <= 0) timerTraffic1 = durationRED / 1000;
 80004d2:	4b4f      	ldr	r3, [pc, #316]	; (8000610 <fsm_automatic_run+0x4c4>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	dc09      	bgt.n	80004ee <fsm_automatic_run+0x3a2>
 80004da:	4b52      	ldr	r3, [pc, #328]	; (8000624 <fsm_automatic_run+0x4d8>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	4a52      	ldr	r2, [pc, #328]	; (8000628 <fsm_automatic_run+0x4dc>)
 80004e0:	fb82 1203 	smull	r1, r2, r2, r3
 80004e4:	1192      	asrs	r2, r2, #6
 80004e6:	17db      	asrs	r3, r3, #31
 80004e8:	1ad3      	subs	r3, r2, r3
 80004ea:	4a49      	ldr	r2, [pc, #292]	; (8000610 <fsm_automatic_run+0x4c4>)
 80004ec:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 80004ee:	4b4b      	ldr	r3, [pc, #300]	; (800061c <fsm_automatic_run+0x4d0>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	3b01      	subs	r3, #1
 80004f4:	4a49      	ldr	r2, [pc, #292]	; (800061c <fsm_automatic_run+0x4d0>)
 80004f6:	6013      	str	r3, [r2, #0]
			if (timerTraffic2 <= 0) timerTraffic2 = durationGREEN / 1000;
 80004f8:	4b48      	ldr	r3, [pc, #288]	; (800061c <fsm_automatic_run+0x4d0>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	dc09      	bgt.n	8000514 <fsm_automatic_run+0x3c8>
 8000500:	4b4a      	ldr	r3, [pc, #296]	; (800062c <fsm_automatic_run+0x4e0>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a48      	ldr	r2, [pc, #288]	; (8000628 <fsm_automatic_run+0x4dc>)
 8000506:	fb82 1203 	smull	r1, r2, r2, r3
 800050a:	1192      	asrs	r2, r2, #6
 800050c:	17db      	asrs	r3, r3, #31
 800050e:	1ad3      	subs	r3, r2, r3
 8000510:	4a42      	ldr	r2, [pc, #264]	; (800061c <fsm_automatic_run+0x4d0>)
 8000512:	6013      	str	r3, [r2, #0]
		}
		// State update
		if (timerFlag[0] == 1){
 8000514:	4b46      	ldr	r3, [pc, #280]	; (8000630 <fsm_automatic_run+0x4e4>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2b01      	cmp	r3, #1
 800051a:	d111      	bne.n	8000540 <fsm_automatic_run+0x3f4>
			setTimer(0, durationGREEN);
 800051c:	4b43      	ldr	r3, [pc, #268]	; (800062c <fsm_automatic_run+0x4e0>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4619      	mov	r1, r3
 8000522:	2000      	movs	r0, #0
 8000524:	f001 f9d2 	bl	80018cc <setTimer>
			status = RED_GREEN;
 8000528:	4b42      	ldr	r3, [pc, #264]	; (8000634 <fsm_automatic_run+0x4e8>)
 800052a:	2215      	movs	r2, #21
 800052c:	601a      	str	r2, [r3, #0]
		}
		break;
 800052e:	e007      	b.n	8000540 <fsm_automatic_run+0x3f4>
	default:
		break;
 8000530:	bf00      	nop
 8000532:	e006      	b.n	8000542 <fsm_automatic_run+0x3f6>
		break;
 8000534:	bf00      	nop
 8000536:	e004      	b.n	8000542 <fsm_automatic_run+0x3f6>
		break;
 8000538:	bf00      	nop
 800053a:	e002      	b.n	8000542 <fsm_automatic_run+0x3f6>
		break;
 800053c:	bf00      	nop
 800053e:	e000      	b.n	8000542 <fsm_automatic_run+0x3f6>
		break;
 8000540:	bf00      	nop
	}
	// MODE BUTTON
	if(isButtonPressed(1) == 1){
 8000542:	2001      	movs	r0, #1
 8000544:	f000 fd5a 	bl	8000ffc <isButtonPressed>
 8000548:	4603      	mov	r3, r0
 800054a:	2b01      	cmp	r3, #1
 800054c:	d148      	bne.n	80005e0 <fsm_automatic_run+0x494>
		if(status == RED_GREEN || status == RED_YELLOW || status == GREEN_RED || status == YELLOW_RED){
 800054e:	4b39      	ldr	r3, [pc, #228]	; (8000634 <fsm_automatic_run+0x4e8>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	2b15      	cmp	r3, #21
 8000554:	d00b      	beq.n	800056e <fsm_automatic_run+0x422>
 8000556:	4b37      	ldr	r3, [pc, #220]	; (8000634 <fsm_automatic_run+0x4e8>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2b16      	cmp	r3, #22
 800055c:	d007      	beq.n	800056e <fsm_automatic_run+0x422>
 800055e:	4b35      	ldr	r3, [pc, #212]	; (8000634 <fsm_automatic_run+0x4e8>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	2b17      	cmp	r3, #23
 8000564:	d003      	beq.n	800056e <fsm_automatic_run+0x422>
 8000566:	4b33      	ldr	r3, [pc, #204]	; (8000634 <fsm_automatic_run+0x4e8>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	2b18      	cmp	r3, #24
 800056c:	d134      	bne.n	80005d8 <fsm_automatic_run+0x48c>
			status = MOD_RED;
 800056e:	4b31      	ldr	r3, [pc, #196]	; (8000634 <fsm_automatic_run+0x4e8>)
 8000570:	220b      	movs	r2, #11
 8000572:	601a      	str	r2, [r3, #0]
			setTimer(1, 10); // timer for blinky
 8000574:	210a      	movs	r1, #10
 8000576:	2001      	movs	r0, #1
 8000578:	f001 f9a8 	bl	80018cc <setTimer>
			Traffic_setColor(1, AUTO_RED);
 800057c:	2102      	movs	r1, #2
 800057e:	2001      	movs	r0, #1
 8000580:	f000 fb9a 	bl	8000cb8 <Traffic_setColor>
			Traffic_setColor(2, AUTO_RED);
 8000584:	2102      	movs	r1, #2
 8000586:	2002      	movs	r0, #2
 8000588:	f000 fb96 	bl	8000cb8 <Traffic_setColor>
			RED_sec = durationRED / 1000;
 800058c:	4b25      	ldr	r3, [pc, #148]	; (8000624 <fsm_automatic_run+0x4d8>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a25      	ldr	r2, [pc, #148]	; (8000628 <fsm_automatic_run+0x4dc>)
 8000592:	fb82 1203 	smull	r1, r2, r2, r3
 8000596:	1192      	asrs	r2, r2, #6
 8000598:	17db      	asrs	r3, r3, #31
 800059a:	1ad3      	subs	r3, r2, r3
 800059c:	4a26      	ldr	r2, [pc, #152]	; (8000638 <fsm_automatic_run+0x4ec>)
 800059e:	6013      	str	r3, [r2, #0]
			YELLOW_sec = durationYELLOW / 1000;
 80005a0:	4b26      	ldr	r3, [pc, #152]	; (800063c <fsm_automatic_run+0x4f0>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a20      	ldr	r2, [pc, #128]	; (8000628 <fsm_automatic_run+0x4dc>)
 80005a6:	fb82 1203 	smull	r1, r2, r2, r3
 80005aa:	1192      	asrs	r2, r2, #6
 80005ac:	17db      	asrs	r3, r3, #31
 80005ae:	1ad3      	subs	r3, r2, r3
 80005b0:	4a23      	ldr	r2, [pc, #140]	; (8000640 <fsm_automatic_run+0x4f4>)
 80005b2:	6013      	str	r3, [r2, #0]
			GREEN_sec = durationGREEN / 1000;
 80005b4:	4b1d      	ldr	r3, [pc, #116]	; (800062c <fsm_automatic_run+0x4e0>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a1b      	ldr	r2, [pc, #108]	; (8000628 <fsm_automatic_run+0x4dc>)
 80005ba:	fb82 1203 	smull	r1, r2, r2, r3
 80005be:	1192      	asrs	r2, r2, #6
 80005c0:	17db      	asrs	r3, r3, #31
 80005c2:	1ad3      	subs	r3, r2, r3
 80005c4:	4a1f      	ldr	r2, [pc, #124]	; (8000644 <fsm_automatic_run+0x4f8>)
 80005c6:	6013      	str	r3, [r2, #0]
			timerTraffic1 = RED_sec;
 80005c8:	4b1b      	ldr	r3, [pc, #108]	; (8000638 <fsm_automatic_run+0x4ec>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a10      	ldr	r2, [pc, #64]	; (8000610 <fsm_automatic_run+0x4c4>)
 80005ce:	6013      	str	r3, [r2, #0]
			timerTraffic2 = 2;
 80005d0:	4b12      	ldr	r3, [pc, #72]	; (800061c <fsm_automatic_run+0x4d0>)
 80005d2:	2202      	movs	r2, #2
 80005d4:	601a      	str	r2, [r3, #0]
		// Set timer for off pedestrian light...
		setTimer(2, 10000); // 10 secs
		setTimer(3, 10);
	}

}
 80005d6:	e015      	b.n	8000604 <fsm_automatic_run+0x4b8>
		else setBackButtonFlag(1);
 80005d8:	2001      	movs	r0, #1
 80005da:	f000 fd31 	bl	8001040 <setBackButtonFlag>
}
 80005de:	e011      	b.n	8000604 <fsm_automatic_run+0x4b8>
	else if(isButtonPressed(0) == 1){
 80005e0:	2000      	movs	r0, #0
 80005e2:	f000 fd0b 	bl	8000ffc <isButtonPressed>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	d10b      	bne.n	8000604 <fsm_automatic_run+0x4b8>
		pedestrianFlag = 1;
 80005ec:	4b16      	ldr	r3, [pc, #88]	; (8000648 <fsm_automatic_run+0x4fc>)
 80005ee:	2201      	movs	r2, #1
 80005f0:	601a      	str	r2, [r3, #0]
		setTimer(2, 10000); // 10 secs
 80005f2:	f242 7110 	movw	r1, #10000	; 0x2710
 80005f6:	2002      	movs	r0, #2
 80005f8:	f001 f968 	bl	80018cc <setTimer>
		setTimer(3, 10);
 80005fc:	210a      	movs	r1, #10
 80005fe:	2003      	movs	r0, #3
 8000600:	f001 f964 	bl	80018cc <setTimer>
}
 8000604:	bf00      	nop
 8000606:	3738      	adds	r7, #56	; 0x38
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	200001f4 	.word	0x200001f4
 8000610:	200000cc 	.word	0x200000cc
 8000614:	08005144 	.word	0x08005144
 8000618:	200002cc 	.word	0x200002cc
 800061c:	200000d0 	.word	0x200000d0
 8000620:	08005154 	.word	0x08005154
 8000624:	20000010 	.word	0x20000010
 8000628:	10624dd3 	.word	0x10624dd3
 800062c:	20000018 	.word	0x20000018
 8000630:	200001fc 	.word	0x200001fc
 8000634:	2000000c 	.word	0x2000000c
 8000638:	20000238 	.word	0x20000238
 800063c:	20000014 	.word	0x20000014
 8000640:	20000234 	.word	0x20000234
 8000644:	20000230 	.word	0x20000230
 8000648:	200000c4 	.word	0x200000c4

0800064c <fsm_manual_run>:
 *  Created on: Nov 29, 2023
 *      Author: olkmphy
 */
#include "fsm_manual.h"

void fsm_manual_run(){
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
	switch(status){
 8000652:	4ba4      	ldr	r3, [pc, #656]	; (80008e4 <fsm_manual_run+0x298>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2b0d      	cmp	r3, #13
 8000658:	f000 80be 	beq.w	80007d8 <fsm_manual_run+0x18c>
 800065c:	2b0d      	cmp	r3, #13
 800065e:	f300 8135 	bgt.w	80008cc <fsm_manual_run+0x280>
 8000662:	2b0b      	cmp	r3, #11
 8000664:	d002      	beq.n	800066c <fsm_manual_run+0x20>
 8000666:	2b0c      	cmp	r3, #12
 8000668:	d055      	beq.n	8000716 <fsm_manual_run+0xca>
				setTimerSecond(1000);
				led_index = 0;
			}
			break;
		default:
			break;
 800066a:	e12f      	b.n	80008cc <fsm_manual_run+0x280>
			if(timerFlag[1] == 1){
 800066c:	4b9e      	ldr	r3, [pc, #632]	; (80008e8 <fsm_manual_run+0x29c>)
 800066e:	685b      	ldr	r3, [r3, #4]
 8000670:	2b01      	cmp	r3, #1
 8000672:	d10b      	bne.n	800068c <fsm_manual_run+0x40>
				setTimer(1, 250); // blink every 0.25s
 8000674:	21fa      	movs	r1, #250	; 0xfa
 8000676:	2001      	movs	r0, #1
 8000678:	f001 f928 	bl	80018cc <setTimer>
				blinkLEDs(TRAFFIC_1, AUTO_RED);
 800067c:	2102      	movs	r1, #2
 800067e:	2007      	movs	r0, #7
 8000680:	f000 fa88 	bl	8000b94 <blinkLEDs>
				blinkLEDs(TRAFFIC_2, AUTO_RED);
 8000684:	2102      	movs	r1, #2
 8000686:	2008      	movs	r0, #8
 8000688:	f000 fa84 	bl	8000b94 <blinkLEDs>
			if(isButtonPressed(2) == 1){
 800068c:	2002      	movs	r0, #2
 800068e:	f000 fcb5 	bl	8000ffc <isButtonPressed>
 8000692:	4603      	mov	r3, r0
 8000694:	2b01      	cmp	r3, #1
 8000696:	d114      	bne.n	80006c2 <fsm_manual_run+0x76>
				RED_sec++;
 8000698:	4b94      	ldr	r3, [pc, #592]	; (80008ec <fsm_manual_run+0x2a0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	3301      	adds	r3, #1
 800069e:	4a93      	ldr	r2, [pc, #588]	; (80008ec <fsm_manual_run+0x2a0>)
 80006a0:	6013      	str	r3, [r2, #0]
				if(RED_sec >= 100) {
 80006a2:	4b92      	ldr	r3, [pc, #584]	; (80008ec <fsm_manual_run+0x2a0>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	2b63      	cmp	r3, #99	; 0x63
 80006a8:	dd06      	ble.n	80006b8 <fsm_manual_run+0x6c>
					RED_sec = 1;
 80006aa:	4b90      	ldr	r3, [pc, #576]	; (80008ec <fsm_manual_run+0x2a0>)
 80006ac:	2201      	movs	r2, #1
 80006ae:	601a      	str	r2, [r3, #0]
					timerTraffic1 = 1;
 80006b0:	4b8f      	ldr	r3, [pc, #572]	; (80008f0 <fsm_manual_run+0x2a4>)
 80006b2:	2201      	movs	r2, #1
 80006b4:	601a      	str	r2, [r3, #0]
 80006b6:	e004      	b.n	80006c2 <fsm_manual_run+0x76>
				else timerTraffic1++;
 80006b8:	4b8d      	ldr	r3, [pc, #564]	; (80008f0 <fsm_manual_run+0x2a4>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	3301      	adds	r3, #1
 80006be:	4a8c      	ldr	r2, [pc, #560]	; (80008f0 <fsm_manual_run+0x2a4>)
 80006c0:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(3) == 1) durationRED = RED_sec * 1000;
 80006c2:	2003      	movs	r0, #3
 80006c4:	f000 fc9a 	bl	8000ffc <isButtonPressed>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d107      	bne.n	80006de <fsm_manual_run+0x92>
 80006ce:	4b87      	ldr	r3, [pc, #540]	; (80008ec <fsm_manual_run+0x2a0>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006d6:	fb02 f303 	mul.w	r3, r2, r3
 80006da:	4a86      	ldr	r2, [pc, #536]	; (80008f4 <fsm_manual_run+0x2a8>)
 80006dc:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(1) == 1){
 80006de:	2001      	movs	r0, #1
 80006e0:	f000 fc8c 	bl	8000ffc <isButtonPressed>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	f040 80f2 	bne.w	80008d0 <fsm_manual_run+0x284>
				setTimer(1, 10);
 80006ec:	210a      	movs	r1, #10
 80006ee:	2001      	movs	r0, #1
 80006f0:	f001 f8ec 	bl	80018cc <setTimer>
				status = MOD_YELLOW;
 80006f4:	4b7b      	ldr	r3, [pc, #492]	; (80008e4 <fsm_manual_run+0x298>)
 80006f6:	220c      	movs	r2, #12
 80006f8:	601a      	str	r2, [r3, #0]
				timerTraffic1 = durationYELLOW / 1000;
 80006fa:	4b7f      	ldr	r3, [pc, #508]	; (80008f8 <fsm_manual_run+0x2ac>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a7f      	ldr	r2, [pc, #508]	; (80008fc <fsm_manual_run+0x2b0>)
 8000700:	fb82 1203 	smull	r1, r2, r2, r3
 8000704:	1192      	asrs	r2, r2, #6
 8000706:	17db      	asrs	r3, r3, #31
 8000708:	1ad3      	subs	r3, r2, r3
 800070a:	4a79      	ldr	r2, [pc, #484]	; (80008f0 <fsm_manual_run+0x2a4>)
 800070c:	6013      	str	r3, [r2, #0]
				timerTraffic2 = 3;
 800070e:	4b7c      	ldr	r3, [pc, #496]	; (8000900 <fsm_manual_run+0x2b4>)
 8000710:	2203      	movs	r2, #3
 8000712:	601a      	str	r2, [r3, #0]
			break;
 8000714:	e0dc      	b.n	80008d0 <fsm_manual_run+0x284>
			if(timerFlag[1] == 1){
 8000716:	4b74      	ldr	r3, [pc, #464]	; (80008e8 <fsm_manual_run+0x29c>)
 8000718:	685b      	ldr	r3, [r3, #4]
 800071a:	2b01      	cmp	r3, #1
 800071c:	d10b      	bne.n	8000736 <fsm_manual_run+0xea>
				setTimer(1, 250); // blink every 0.25s
 800071e:	21fa      	movs	r1, #250	; 0xfa
 8000720:	2001      	movs	r0, #1
 8000722:	f001 f8d3 	bl	80018cc <setTimer>
				blinkLEDs(TRAFFIC_1, AUTO_YELLOW);
 8000726:	2104      	movs	r1, #4
 8000728:	2007      	movs	r0, #7
 800072a:	f000 fa33 	bl	8000b94 <blinkLEDs>
				blinkLEDs(TRAFFIC_2, AUTO_YELLOW);
 800072e:	2104      	movs	r1, #4
 8000730:	2008      	movs	r0, #8
 8000732:	f000 fa2f 	bl	8000b94 <blinkLEDs>
			if(isButtonPressed(2) == 1){
 8000736:	2002      	movs	r0, #2
 8000738:	f000 fc60 	bl	8000ffc <isButtonPressed>
 800073c:	4603      	mov	r3, r0
 800073e:	2b01      	cmp	r3, #1
 8000740:	d114      	bne.n	800076c <fsm_manual_run+0x120>
				YELLOW_sec++;
 8000742:	4b70      	ldr	r3, [pc, #448]	; (8000904 <fsm_manual_run+0x2b8>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	3301      	adds	r3, #1
 8000748:	4a6e      	ldr	r2, [pc, #440]	; (8000904 <fsm_manual_run+0x2b8>)
 800074a:	6013      	str	r3, [r2, #0]
				if(YELLOW_sec >= 100) {
 800074c:	4b6d      	ldr	r3, [pc, #436]	; (8000904 <fsm_manual_run+0x2b8>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	2b63      	cmp	r3, #99	; 0x63
 8000752:	dd06      	ble.n	8000762 <fsm_manual_run+0x116>
					YELLOW_sec = 1;
 8000754:	4b6b      	ldr	r3, [pc, #428]	; (8000904 <fsm_manual_run+0x2b8>)
 8000756:	2201      	movs	r2, #1
 8000758:	601a      	str	r2, [r3, #0]
					timerTraffic1 = 1;
 800075a:	4b65      	ldr	r3, [pc, #404]	; (80008f0 <fsm_manual_run+0x2a4>)
 800075c:	2201      	movs	r2, #1
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	e004      	b.n	800076c <fsm_manual_run+0x120>
				else timerTraffic1++;
 8000762:	4b63      	ldr	r3, [pc, #396]	; (80008f0 <fsm_manual_run+0x2a4>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	3301      	adds	r3, #1
 8000768:	4a61      	ldr	r2, [pc, #388]	; (80008f0 <fsm_manual_run+0x2a4>)
 800076a:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(3) == 1){
 800076c:	2003      	movs	r0, #3
 800076e:	f000 fc45 	bl	8000ffc <isButtonPressed>
 8000772:	4603      	mov	r3, r0
 8000774:	2b01      	cmp	r3, #1
 8000776:	d113      	bne.n	80007a0 <fsm_manual_run+0x154>
				int prevDurationYELLOW = durationYELLOW;
 8000778:	4b5f      	ldr	r3, [pc, #380]	; (80008f8 <fsm_manual_run+0x2ac>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	607b      	str	r3, [r7, #4]
				durationYELLOW = YELLOW_sec * 1000;
 800077e:	4b61      	ldr	r3, [pc, #388]	; (8000904 <fsm_manual_run+0x2b8>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000786:	fb02 f303 	mul.w	r3, r2, r3
 800078a:	4a5b      	ldr	r2, [pc, #364]	; (80008f8 <fsm_manual_run+0x2ac>)
 800078c:	6013      	str	r3, [r2, #0]
				if(durationYELLOW > durationRED) durationYELLOW = prevDurationYELLOW; // Check the logic
 800078e:	4b5a      	ldr	r3, [pc, #360]	; (80008f8 <fsm_manual_run+0x2ac>)
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	4b58      	ldr	r3, [pc, #352]	; (80008f4 <fsm_manual_run+0x2a8>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	429a      	cmp	r2, r3
 8000798:	dd02      	ble.n	80007a0 <fsm_manual_run+0x154>
 800079a:	4a57      	ldr	r2, [pc, #348]	; (80008f8 <fsm_manual_run+0x2ac>)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(1) == 1){
 80007a0:	2001      	movs	r0, #1
 80007a2:	f000 fc2b 	bl	8000ffc <isButtonPressed>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	f040 8093 	bne.w	80008d4 <fsm_manual_run+0x288>
				setTimer(1, 10);
 80007ae:	210a      	movs	r1, #10
 80007b0:	2001      	movs	r0, #1
 80007b2:	f001 f88b 	bl	80018cc <setTimer>
				status = MOD_GREEN;
 80007b6:	4b4b      	ldr	r3, [pc, #300]	; (80008e4 <fsm_manual_run+0x298>)
 80007b8:	220d      	movs	r2, #13
 80007ba:	601a      	str	r2, [r3, #0]
				timerTraffic1 = durationGREEN / 1000;
 80007bc:	4b52      	ldr	r3, [pc, #328]	; (8000908 <fsm_manual_run+0x2bc>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a4e      	ldr	r2, [pc, #312]	; (80008fc <fsm_manual_run+0x2b0>)
 80007c2:	fb82 1203 	smull	r1, r2, r2, r3
 80007c6:	1192      	asrs	r2, r2, #6
 80007c8:	17db      	asrs	r3, r3, #31
 80007ca:	1ad3      	subs	r3, r2, r3
 80007cc:	4a48      	ldr	r2, [pc, #288]	; (80008f0 <fsm_manual_run+0x2a4>)
 80007ce:	6013      	str	r3, [r2, #0]
				timerTraffic2 = 4;
 80007d0:	4b4b      	ldr	r3, [pc, #300]	; (8000900 <fsm_manual_run+0x2b4>)
 80007d2:	2204      	movs	r2, #4
 80007d4:	601a      	str	r2, [r3, #0]
			break;
 80007d6:	e07d      	b.n	80008d4 <fsm_manual_run+0x288>
			if(timerFlag[1] == 1){
 80007d8:	4b43      	ldr	r3, [pc, #268]	; (80008e8 <fsm_manual_run+0x29c>)
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d10b      	bne.n	80007f8 <fsm_manual_run+0x1ac>
				setTimer(1, 250); // blink every 0.25s
 80007e0:	21fa      	movs	r1, #250	; 0xfa
 80007e2:	2001      	movs	r0, #1
 80007e4:	f001 f872 	bl	80018cc <setTimer>
				blinkLEDs(TRAFFIC_1, AUTO_GREEN);
 80007e8:	2103      	movs	r1, #3
 80007ea:	2007      	movs	r0, #7
 80007ec:	f000 f9d2 	bl	8000b94 <blinkLEDs>
				blinkLEDs(TRAFFIC_2, AUTO_GREEN);
 80007f0:	2103      	movs	r1, #3
 80007f2:	2008      	movs	r0, #8
 80007f4:	f000 f9ce 	bl	8000b94 <blinkLEDs>
			if(isButtonPressed(2) == 1){
 80007f8:	2002      	movs	r0, #2
 80007fa:	f000 fbff 	bl	8000ffc <isButtonPressed>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b01      	cmp	r3, #1
 8000802:	d114      	bne.n	800082e <fsm_manual_run+0x1e2>
				GREEN_sec++;
 8000804:	4b41      	ldr	r3, [pc, #260]	; (800090c <fsm_manual_run+0x2c0>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	3301      	adds	r3, #1
 800080a:	4a40      	ldr	r2, [pc, #256]	; (800090c <fsm_manual_run+0x2c0>)
 800080c:	6013      	str	r3, [r2, #0]
				if(GREEN_sec >= 100){
 800080e:	4b3f      	ldr	r3, [pc, #252]	; (800090c <fsm_manual_run+0x2c0>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2b63      	cmp	r3, #99	; 0x63
 8000814:	dd06      	ble.n	8000824 <fsm_manual_run+0x1d8>
					GREEN_sec = 1;
 8000816:	4b3d      	ldr	r3, [pc, #244]	; (800090c <fsm_manual_run+0x2c0>)
 8000818:	2201      	movs	r2, #1
 800081a:	601a      	str	r2, [r3, #0]
					timerTraffic1 = 1;
 800081c:	4b34      	ldr	r3, [pc, #208]	; (80008f0 <fsm_manual_run+0x2a4>)
 800081e:	2201      	movs	r2, #1
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	e004      	b.n	800082e <fsm_manual_run+0x1e2>
				else timerTraffic1++;
 8000824:	4b32      	ldr	r3, [pc, #200]	; (80008f0 <fsm_manual_run+0x2a4>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	3301      	adds	r3, #1
 800082a:	4a31      	ldr	r2, [pc, #196]	; (80008f0 <fsm_manual_run+0x2a4>)
 800082c:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(3) == 1){
 800082e:	2003      	movs	r0, #3
 8000830:	f000 fbe4 	bl	8000ffc <isButtonPressed>
 8000834:	4603      	mov	r3, r0
 8000836:	2b01      	cmp	r3, #1
 8000838:	d114      	bne.n	8000864 <fsm_manual_run+0x218>
				durationGREEN = GREEN_sec * 1000;
 800083a:	4b34      	ldr	r3, [pc, #208]	; (800090c <fsm_manual_run+0x2c0>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000842:	fb02 f303 	mul.w	r3, r2, r3
 8000846:	4a30      	ldr	r2, [pc, #192]	; (8000908 <fsm_manual_run+0x2bc>)
 8000848:	6013      	str	r3, [r2, #0]
				if(durationGREEN < durationRED) durationYELLOW = durationRED - durationGREEN;
 800084a:	4b2f      	ldr	r3, [pc, #188]	; (8000908 <fsm_manual_run+0x2bc>)
 800084c:	681a      	ldr	r2, [r3, #0]
 800084e:	4b29      	ldr	r3, [pc, #164]	; (80008f4 <fsm_manual_run+0x2a8>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	429a      	cmp	r2, r3
 8000854:	da06      	bge.n	8000864 <fsm_manual_run+0x218>
 8000856:	4b27      	ldr	r3, [pc, #156]	; (80008f4 <fsm_manual_run+0x2a8>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	4b2b      	ldr	r3, [pc, #172]	; (8000908 <fsm_manual_run+0x2bc>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	1ad3      	subs	r3, r2, r3
 8000860:	4a25      	ldr	r2, [pc, #148]	; (80008f8 <fsm_manual_run+0x2ac>)
 8000862:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(1) == 1){
 8000864:	2001      	movs	r0, #1
 8000866:	f000 fbc9 	bl	8000ffc <isButtonPressed>
 800086a:	4603      	mov	r3, r0
 800086c:	2b01      	cmp	r3, #1
 800086e:	d133      	bne.n	80008d8 <fsm_manual_run+0x28c>
				status = RED_GREEN;
 8000870:	4b1c      	ldr	r3, [pc, #112]	; (80008e4 <fsm_manual_run+0x298>)
 8000872:	2215      	movs	r2, #21
 8000874:	601a      	str	r2, [r3, #0]
				durationGREEN = durationRED - durationYELLOW;
 8000876:	4b1f      	ldr	r3, [pc, #124]	; (80008f4 <fsm_manual_run+0x2a8>)
 8000878:	681a      	ldr	r2, [r3, #0]
 800087a:	4b1f      	ldr	r3, [pc, #124]	; (80008f8 <fsm_manual_run+0x2ac>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	1ad3      	subs	r3, r2, r3
 8000880:	4a21      	ldr	r2, [pc, #132]	; (8000908 <fsm_manual_run+0x2bc>)
 8000882:	6013      	str	r3, [r2, #0]
				timerTraffic1 = durationRED / 1000;
 8000884:	4b1b      	ldr	r3, [pc, #108]	; (80008f4 <fsm_manual_run+0x2a8>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a1c      	ldr	r2, [pc, #112]	; (80008fc <fsm_manual_run+0x2b0>)
 800088a:	fb82 1203 	smull	r1, r2, r2, r3
 800088e:	1192      	asrs	r2, r2, #6
 8000890:	17db      	asrs	r3, r3, #31
 8000892:	1ad3      	subs	r3, r2, r3
 8000894:	4a16      	ldr	r2, [pc, #88]	; (80008f0 <fsm_manual_run+0x2a4>)
 8000896:	6013      	str	r3, [r2, #0]
				timerTraffic2 = durationGREEN / 1000;
 8000898:	4b1b      	ldr	r3, [pc, #108]	; (8000908 <fsm_manual_run+0x2bc>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a17      	ldr	r2, [pc, #92]	; (80008fc <fsm_manual_run+0x2b0>)
 800089e:	fb82 1203 	smull	r1, r2, r2, r3
 80008a2:	1192      	asrs	r2, r2, #6
 80008a4:	17db      	asrs	r3, r3, #31
 80008a6:	1ad3      	subs	r3, r2, r3
 80008a8:	4a15      	ldr	r2, [pc, #84]	; (8000900 <fsm_manual_run+0x2b4>)
 80008aa:	6013      	str	r3, [r2, #0]
				updateBuffer();
 80008ac:	f000 fad4 	bl	8000e58 <updateBuffer>
				setTimer(0, durationGREEN);
 80008b0:	4b15      	ldr	r3, [pc, #84]	; (8000908 <fsm_manual_run+0x2bc>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4619      	mov	r1, r3
 80008b6:	2000      	movs	r0, #0
 80008b8:	f001 f808 	bl	80018cc <setTimer>
				setTimerSecond(1000);
 80008bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008c0:	f000 ffe8 	bl	8001894 <setTimerSecond>
				led_index = 0;
 80008c4:	4b12      	ldr	r3, [pc, #72]	; (8000910 <fsm_manual_run+0x2c4>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
			break;
 80008ca:	e005      	b.n	80008d8 <fsm_manual_run+0x28c>
			break;
 80008cc:	bf00      	nop
 80008ce:	e004      	b.n	80008da <fsm_manual_run+0x28e>
			break;
 80008d0:	bf00      	nop
 80008d2:	e002      	b.n	80008da <fsm_manual_run+0x28e>
			break;
 80008d4:	bf00      	nop
 80008d6:	e000      	b.n	80008da <fsm_manual_run+0x28e>
			break;
 80008d8:	bf00      	nop
	}
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	2000000c 	.word	0x2000000c
 80008e8:	200001fc 	.word	0x200001fc
 80008ec:	20000238 	.word	0x20000238
 80008f0:	200000cc 	.word	0x200000cc
 80008f4:	20000010 	.word	0x20000010
 80008f8:	20000014 	.word	0x20000014
 80008fc:	10624dd3 	.word	0x10624dd3
 8000900:	200000d0 	.word	0x200000d0
 8000904:	20000234 	.word	0x20000234
 8000908:	20000018 	.word	0x20000018
 800090c:	20000230 	.word	0x20000230
 8000910:	200000d4 	.word	0x200000d4

08000914 <buzzerProcess>:
int flagBuzzer = 0;
int timerBuzzer = 500;
int timerMinus = 50;

// Function to handle the buzzer process
void buzzerProcess(int value) {
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
    buzzer_value = value;
 800091c:	4a04      	ldr	r2, [pc, #16]	; (8000930 <buzzerProcess+0x1c>)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	6013      	str	r3, [r2, #0]
    buzzer();
 8000922:	f001 f9cf 	bl	8001cc4 <buzzer>
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	200000e8 	.word	0x200000e8

08000934 <fsm_pedestrian_run>:

void fsm_pedestrian_run() {
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
    switch (pedestrianStatus) {
 800093a:	4b8c      	ldr	r3, [pc, #560]	; (8000b6c <fsm_pedestrian_run+0x238>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b03      	cmp	r3, #3
 8000940:	d039      	beq.n	80009b6 <fsm_pedestrian_run+0x82>
 8000942:	2b03      	cmp	r3, #3
 8000944:	f300 8107 	bgt.w	8000b56 <fsm_pedestrian_run+0x222>
 8000948:	2b01      	cmp	r3, #1
 800094a:	d003      	beq.n	8000954 <fsm_pedestrian_run+0x20>
 800094c:	2b02      	cmp	r3, #2
 800094e:	f000 80dd 	beq.w	8000b0c <fsm_pedestrian_run+0x1d8>
                pedestrianStatus = AUTO_GREEN;
            }
            break;

        default:
            break;
 8000952:	e100      	b.n	8000b56 <fsm_pedestrian_run+0x222>
            buzzerProcess(0);
 8000954:	2000      	movs	r0, #0
 8000956:	f7ff ffdd 	bl	8000914 <buzzerProcess>
            flagBuzzer = 0;
 800095a:	4b85      	ldr	r3, [pc, #532]	; (8000b70 <fsm_pedestrian_run+0x23c>)
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
            timerBuzzer = 500;
 8000960:	4b84      	ldr	r3, [pc, #528]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000962:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000966:	601a      	str	r2, [r3, #0]
            setTimer(3, 10);
 8000968:	210a      	movs	r1, #10
 800096a:	2003      	movs	r0, #3
 800096c:	f000 ffae 	bl	80018cc <setTimer>
            Pedestrian_setColor(OFF_LED);
 8000970:	2005      	movs	r0, #5
 8000972:	f000 fa35 	bl	8000de0 <Pedestrian_setColor>
            if (pedestrianFlag == 1) {
 8000976:	4b80      	ldr	r3, [pc, #512]	; (8000b78 <fsm_pedestrian_run+0x244>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	2b01      	cmp	r3, #1
 800097c:	f040 80ed 	bne.w	8000b5a <fsm_pedestrian_run+0x226>
                if (status == RED_GREEN || status == RED_YELLOW) {
 8000980:	4b7e      	ldr	r3, [pc, #504]	; (8000b7c <fsm_pedestrian_run+0x248>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b15      	cmp	r3, #21
 8000986:	d003      	beq.n	8000990 <fsm_pedestrian_run+0x5c>
 8000988:	4b7c      	ldr	r3, [pc, #496]	; (8000b7c <fsm_pedestrian_run+0x248>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2b16      	cmp	r3, #22
 800098e:	d103      	bne.n	8000998 <fsm_pedestrian_run+0x64>
                    pedestrianStatus = AUTO_GREEN;
 8000990:	4b76      	ldr	r3, [pc, #472]	; (8000b6c <fsm_pedestrian_run+0x238>)
 8000992:	2203      	movs	r2, #3
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	e00a      	b.n	80009ae <fsm_pedestrian_run+0x7a>
                } else if (status == YELLOW_RED || status == GREEN_RED) {
 8000998:	4b78      	ldr	r3, [pc, #480]	; (8000b7c <fsm_pedestrian_run+0x248>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b18      	cmp	r3, #24
 800099e:	d003      	beq.n	80009a8 <fsm_pedestrian_run+0x74>
 80009a0:	4b76      	ldr	r3, [pc, #472]	; (8000b7c <fsm_pedestrian_run+0x248>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2b17      	cmp	r3, #23
 80009a6:	d102      	bne.n	80009ae <fsm_pedestrian_run+0x7a>
                    pedestrianStatus = AUTO_RED;
 80009a8:	4b70      	ldr	r3, [pc, #448]	; (8000b6c <fsm_pedestrian_run+0x238>)
 80009aa:	2202      	movs	r2, #2
 80009ac:	601a      	str	r2, [r3, #0]
                pedestrianFlag = 0;  // Reset pedestrian flag
 80009ae:	4b72      	ldr	r3, [pc, #456]	; (8000b78 <fsm_pedestrian_run+0x244>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
            break;
 80009b4:	e0d1      	b.n	8000b5a <fsm_pedestrian_run+0x226>
            Pedestrian_setColor(AUTO_GREEN);
 80009b6:	2003      	movs	r0, #3
 80009b8:	f000 fa12 	bl	8000de0 <Pedestrian_setColor>
            if (timerFlag[2] == 1){
 80009bc:	4b70      	ldr	r3, [pc, #448]	; (8000b80 <fsm_pedestrian_run+0x24c>)
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d103      	bne.n	80009cc <fsm_pedestrian_run+0x98>
            	pedestrianStatus = INIT;
 80009c4:	4b69      	ldr	r3, [pc, #420]	; (8000b6c <fsm_pedestrian_run+0x238>)
 80009c6:	2201      	movs	r2, #1
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	e00a      	b.n	80009e2 <fsm_pedestrian_run+0xae>
            else if(status == YELLOW_RED || status == GREEN_RED) {
 80009cc:	4b6b      	ldr	r3, [pc, #428]	; (8000b7c <fsm_pedestrian_run+0x248>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b18      	cmp	r3, #24
 80009d2:	d003      	beq.n	80009dc <fsm_pedestrian_run+0xa8>
 80009d4:	4b69      	ldr	r3, [pc, #420]	; (8000b7c <fsm_pedestrian_run+0x248>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b17      	cmp	r3, #23
 80009da:	d102      	bne.n	80009e2 <fsm_pedestrian_run+0xae>
                pedestrianStatus = AUTO_RED;
 80009dc:	4b63      	ldr	r3, [pc, #396]	; (8000b6c <fsm_pedestrian_run+0x238>)
 80009de:	2202      	movs	r2, #2
 80009e0:	601a      	str	r2, [r3, #0]
            if (durationYELLOW < 5000) {
 80009e2:	4b68      	ldr	r3, [pc, #416]	; (8000b84 <fsm_pedestrian_run+0x250>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	f241 3287 	movw	r2, #4999	; 0x1387
 80009ea:	4293      	cmp	r3, r2
 80009ec:	dc58      	bgt.n	8000aa0 <fsm_pedestrian_run+0x16c>
                int needMore = 5 - (durationYELLOW / 1000);
 80009ee:	4b65      	ldr	r3, [pc, #404]	; (8000b84 <fsm_pedestrian_run+0x250>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4a65      	ldr	r2, [pc, #404]	; (8000b88 <fsm_pedestrian_run+0x254>)
 80009f4:	fb82 1203 	smull	r1, r2, r2, r3
 80009f8:	1192      	asrs	r2, r2, #6
 80009fa:	17db      	asrs	r3, r3, #31
 80009fc:	1a9b      	subs	r3, r3, r2
 80009fe:	3305      	adds	r3, #5
 8000a00:	607b      	str	r3, [r7, #4]
                if((timerTraffic2 <= needMore && status == RED_GREEN) || status == RED_YELLOW) flagBuzzer = 1;
 8000a02:	4b62      	ldr	r3, [pc, #392]	; (8000b8c <fsm_pedestrian_run+0x258>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	687a      	ldr	r2, [r7, #4]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	db03      	blt.n	8000a14 <fsm_pedestrian_run+0xe0>
 8000a0c:	4b5b      	ldr	r3, [pc, #364]	; (8000b7c <fsm_pedestrian_run+0x248>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	2b15      	cmp	r3, #21
 8000a12:	d003      	beq.n	8000a1c <fsm_pedestrian_run+0xe8>
 8000a14:	4b59      	ldr	r3, [pc, #356]	; (8000b7c <fsm_pedestrian_run+0x248>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	2b16      	cmp	r3, #22
 8000a1a:	d102      	bne.n	8000a22 <fsm_pedestrian_run+0xee>
 8000a1c:	4b54      	ldr	r3, [pc, #336]	; (8000b70 <fsm_pedestrian_run+0x23c>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	601a      	str	r2, [r3, #0]
                if(timerFlag[3] == 1){
 8000a22:	4b57      	ldr	r3, [pc, #348]	; (8000b80 <fsm_pedestrian_run+0x24c>)
 8000a24:	68db      	ldr	r3, [r3, #12]
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	d136      	bne.n	8000a98 <fsm_pedestrian_run+0x164>
                	timerBuzzer = timerBuzzer - timerMinus;
 8000a2a:	4b52      	ldr	r3, [pc, #328]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	4b58      	ldr	r3, [pc, #352]	; (8000b90 <fsm_pedestrian_run+0x25c>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	1ad3      	subs	r3, r2, r3
 8000a34:	4a4f      	ldr	r2, [pc, #316]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000a36:	6013      	str	r3, [r2, #0]
                	if(timerBuzzer <= 150)  timerBuzzer = 150;
 8000a38:	4b4e      	ldr	r3, [pc, #312]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	2b96      	cmp	r3, #150	; 0x96
 8000a3e:	dc02      	bgt.n	8000a46 <fsm_pedestrian_run+0x112>
 8000a40:	4b4c      	ldr	r3, [pc, #304]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000a42:	2296      	movs	r2, #150	; 0x96
 8000a44:	601a      	str	r2, [r3, #0]
                	if(status == RED_YELLOW && timerTraffic2 <= 2) timerBuzzer = 100;
 8000a46:	4b4d      	ldr	r3, [pc, #308]	; (8000b7c <fsm_pedestrian_run+0x248>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2b16      	cmp	r3, #22
 8000a4c:	d106      	bne.n	8000a5c <fsm_pedestrian_run+0x128>
 8000a4e:	4b4f      	ldr	r3, [pc, #316]	; (8000b8c <fsm_pedestrian_run+0x258>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	2b02      	cmp	r3, #2
 8000a54:	dc02      	bgt.n	8000a5c <fsm_pedestrian_run+0x128>
 8000a56:	4b47      	ldr	r3, [pc, #284]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000a58:	2264      	movs	r2, #100	; 0x64
 8000a5a:	601a      	str	r2, [r3, #0]
                	if(flagBuzzer) buzzerProcess(32 * (6 - (durationYELLOW / 1000) - timerTraffic2));
 8000a5c:	4b44      	ldr	r3, [pc, #272]	; (8000b70 <fsm_pedestrian_run+0x23c>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d00f      	beq.n	8000a84 <fsm_pedestrian_run+0x150>
 8000a64:	4b47      	ldr	r3, [pc, #284]	; (8000b84 <fsm_pedestrian_run+0x250>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a47      	ldr	r2, [pc, #284]	; (8000b88 <fsm_pedestrian_run+0x254>)
 8000a6a:	fb82 1203 	smull	r1, r2, r2, r3
 8000a6e:	1192      	asrs	r2, r2, #6
 8000a70:	17db      	asrs	r3, r3, #31
 8000a72:	1a9b      	subs	r3, r3, r2
 8000a74:	1d9a      	adds	r2, r3, #6
 8000a76:	4b45      	ldr	r3, [pc, #276]	; (8000b8c <fsm_pedestrian_run+0x258>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	1ad3      	subs	r3, r2, r3
 8000a7c:	015b      	lsls	r3, r3, #5
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff ff48 	bl	8000914 <buzzerProcess>
                	HAL_Delay(10);
 8000a84:	200a      	movs	r0, #10
 8000a86:	f001 f9b5 	bl	8001df4 <HAL_Delay>
                	setTimer(3, timerBuzzer);
 8000a8a:	4b3a      	ldr	r3, [pc, #232]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4619      	mov	r1, r3
 8000a90:	2003      	movs	r0, #3
 8000a92:	f000 ff1b 	bl	80018cc <setTimer>
            break;
 8000a96:	e062      	b.n	8000b5e <fsm_pedestrian_run+0x22a>
                else buzzerProcess(0);
 8000a98:	2000      	movs	r0, #0
 8000a9a:	f7ff ff3b 	bl	8000914 <buzzerProcess>
            break;
 8000a9e:	e05e      	b.n	8000b5e <fsm_pedestrian_run+0x22a>
            } else if (durationYELLOW >= 5000 && status == RED_YELLOW && timerTraffic2 <= 5) {
 8000aa0:	4b38      	ldr	r3, [pc, #224]	; (8000b84 <fsm_pedestrian_run+0x250>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f241 3287 	movw	r2, #4999	; 0x1387
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	dd58      	ble.n	8000b5e <fsm_pedestrian_run+0x22a>
 8000aac:	4b33      	ldr	r3, [pc, #204]	; (8000b7c <fsm_pedestrian_run+0x248>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b16      	cmp	r3, #22
 8000ab2:	d154      	bne.n	8000b5e <fsm_pedestrian_run+0x22a>
 8000ab4:	4b35      	ldr	r3, [pc, #212]	; (8000b8c <fsm_pedestrian_run+0x258>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2b05      	cmp	r3, #5
 8000aba:	dc50      	bgt.n	8000b5e <fsm_pedestrian_run+0x22a>
                if(timerFlag[3] == 1){
 8000abc:	4b30      	ldr	r3, [pc, #192]	; (8000b80 <fsm_pedestrian_run+0x24c>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d11f      	bne.n	8000b04 <fsm_pedestrian_run+0x1d0>
                	timerBuzzer = timerBuzzer - timerMinus;
 8000ac4:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b31      	ldr	r3, [pc, #196]	; (8000b90 <fsm_pedestrian_run+0x25c>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	4a29      	ldr	r2, [pc, #164]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000ad0:	6013      	str	r3, [r2, #0]
                	if(timerBuzzer <= 100) timerBuzzer = 100;
 8000ad2:	4b28      	ldr	r3, [pc, #160]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	2b64      	cmp	r3, #100	; 0x64
 8000ad8:	dc02      	bgt.n	8000ae0 <fsm_pedestrian_run+0x1ac>
 8000ada:	4b26      	ldr	r3, [pc, #152]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000adc:	2264      	movs	r2, #100	; 0x64
 8000ade:	601a      	str	r2, [r3, #0]
                	buzzerProcess(32 * (6 - timerTraffic2));
 8000ae0:	4b2a      	ldr	r3, [pc, #168]	; (8000b8c <fsm_pedestrian_run+0x258>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f1c3 0306 	rsb	r3, r3, #6
 8000ae8:	015b      	lsls	r3, r3, #5
 8000aea:	4618      	mov	r0, r3
 8000aec:	f7ff ff12 	bl	8000914 <buzzerProcess>
                	HAL_Delay(10);
 8000af0:	200a      	movs	r0, #10
 8000af2:	f001 f97f 	bl	8001df4 <HAL_Delay>
                	setTimer(3, timerBuzzer);
 8000af6:	4b1f      	ldr	r3, [pc, #124]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4619      	mov	r1, r3
 8000afc:	2003      	movs	r0, #3
 8000afe:	f000 fee5 	bl	80018cc <setTimer>
            break;
 8000b02:	e02c      	b.n	8000b5e <fsm_pedestrian_run+0x22a>
                else buzzerProcess(0);
 8000b04:	2000      	movs	r0, #0
 8000b06:	f7ff ff05 	bl	8000914 <buzzerProcess>
            break;
 8000b0a:	e028      	b.n	8000b5e <fsm_pedestrian_run+0x22a>
            buzzerProcess(0);
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	f7ff ff01 	bl	8000914 <buzzerProcess>
            flagBuzzer = 0;
 8000b12:	4b17      	ldr	r3, [pc, #92]	; (8000b70 <fsm_pedestrian_run+0x23c>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
            timerBuzzer = 500;
 8000b18:	4b16      	ldr	r3, [pc, #88]	; (8000b74 <fsm_pedestrian_run+0x240>)
 8000b1a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000b1e:	601a      	str	r2, [r3, #0]
            setTimer(3, 10);
 8000b20:	210a      	movs	r1, #10
 8000b22:	2003      	movs	r0, #3
 8000b24:	f000 fed2 	bl	80018cc <setTimer>
            Pedestrian_setColor(AUTO_RED);
 8000b28:	2002      	movs	r0, #2
 8000b2a:	f000 f959 	bl	8000de0 <Pedestrian_setColor>
            if (timerFlag[2] == 1 ){
 8000b2e:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <fsm_pedestrian_run+0x24c>)
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d103      	bne.n	8000b3e <fsm_pedestrian_run+0x20a>
            	pedestrianStatus = INIT;
 8000b36:	4b0d      	ldr	r3, [pc, #52]	; (8000b6c <fsm_pedestrian_run+0x238>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	601a      	str	r2, [r3, #0]
            break;
 8000b3c:	e011      	b.n	8000b62 <fsm_pedestrian_run+0x22e>
            else if(status == RED_GREEN || status == RED_YELLOW) {
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <fsm_pedestrian_run+0x248>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	2b15      	cmp	r3, #21
 8000b44:	d003      	beq.n	8000b4e <fsm_pedestrian_run+0x21a>
 8000b46:	4b0d      	ldr	r3, [pc, #52]	; (8000b7c <fsm_pedestrian_run+0x248>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	2b16      	cmp	r3, #22
 8000b4c:	d109      	bne.n	8000b62 <fsm_pedestrian_run+0x22e>
                pedestrianStatus = AUTO_GREEN;
 8000b4e:	4b07      	ldr	r3, [pc, #28]	; (8000b6c <fsm_pedestrian_run+0x238>)
 8000b50:	2203      	movs	r2, #3
 8000b52:	601a      	str	r2, [r3, #0]
            break;
 8000b54:	e005      	b.n	8000b62 <fsm_pedestrian_run+0x22e>
            break;
 8000b56:	bf00      	nop
 8000b58:	e004      	b.n	8000b64 <fsm_pedestrian_run+0x230>
            break;
 8000b5a:	bf00      	nop
 8000b5c:	e002      	b.n	8000b64 <fsm_pedestrian_run+0x230>
            break;
 8000b5e:	bf00      	nop
 8000b60:	e000      	b.n	8000b64 <fsm_pedestrian_run+0x230>
            break;
 8000b62:	bf00      	nop
    }
}
 8000b64:	bf00      	nop
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	20000000 	.word	0x20000000
 8000b70:	200000c8 	.word	0x200000c8
 8000b74:	20000004 	.word	0x20000004
 8000b78:	200000c4 	.word	0x200000c4
 8000b7c:	2000000c 	.word	0x2000000c
 8000b80:	200001fc 	.word	0x200001fc
 8000b84:	20000014 	.word	0x20000014
 8000b88:	10624dd3 	.word	0x10624dd3
 8000b8c:	200000d0 	.word	0x200000d0
 8000b90:	20000008 	.word	0x20000008

08000b94 <blinkLEDs>:
 */
#include "handle_leds.h"
int blinkFlag1 = 0;
int blinkFlag2 = 0;

void blinkLEDs(int traffic, int color){
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	6039      	str	r1, [r7, #0]
	// set flag for blinking
	if(traffic == TRAFFIC_1){
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2b07      	cmp	r3, #7
 8000ba2:	d13c      	bne.n	8000c1e <blinkLEDs+0x8a>
		blinkFlag1 = 1 - blinkFlag1;
 8000ba4:	4b42      	ldr	r3, [pc, #264]	; (8000cb0 <blinkLEDs+0x11c>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f1c3 0301 	rsb	r3, r3, #1
 8000bac:	4a40      	ldr	r2, [pc, #256]	; (8000cb0 <blinkLEDs+0x11c>)
 8000bae:	6013      	str	r3, [r2, #0]
		switch(color){
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	d017      	beq.n	8000be6 <blinkLEDs+0x52>
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	2b04      	cmp	r3, #4
 8000bba:	dc70      	bgt.n	8000c9e <blinkLEDs+0x10a>
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	2b02      	cmp	r3, #2
 8000bc0:	d003      	beq.n	8000bca <blinkLEDs+0x36>
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	2b03      	cmp	r3, #3
 8000bc6:	d01c      	beq.n	8000c02 <blinkLEDs+0x6e>
			case AUTO_GREEN:
				if(blinkFlag1) Traffic_setColor(1, AUTO_GREEN);
				else Traffic_setColor(1, OFF_LED);
				break;
			default:
				break;
 8000bc8:	e069      	b.n	8000c9e <blinkLEDs+0x10a>
				if(blinkFlag1) Traffic_setColor(1, AUTO_RED);
 8000bca:	4b39      	ldr	r3, [pc, #228]	; (8000cb0 <blinkLEDs+0x11c>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d004      	beq.n	8000bdc <blinkLEDs+0x48>
 8000bd2:	2102      	movs	r1, #2
 8000bd4:	2001      	movs	r0, #1
 8000bd6:	f000 f86f 	bl	8000cb8 <Traffic_setColor>
				break;
 8000bda:	e065      	b.n	8000ca8 <blinkLEDs+0x114>
				else Traffic_setColor(1, OFF_LED);
 8000bdc:	2105      	movs	r1, #5
 8000bde:	2001      	movs	r0, #1
 8000be0:	f000 f86a 	bl	8000cb8 <Traffic_setColor>
				break;
 8000be4:	e060      	b.n	8000ca8 <blinkLEDs+0x114>
				if(blinkFlag1) Traffic_setColor(1, AUTO_YELLOW);
 8000be6:	4b32      	ldr	r3, [pc, #200]	; (8000cb0 <blinkLEDs+0x11c>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d004      	beq.n	8000bf8 <blinkLEDs+0x64>
 8000bee:	2104      	movs	r1, #4
 8000bf0:	2001      	movs	r0, #1
 8000bf2:	f000 f861 	bl	8000cb8 <Traffic_setColor>
				break;
 8000bf6:	e057      	b.n	8000ca8 <blinkLEDs+0x114>
				else Traffic_setColor(1, OFF_LED);
 8000bf8:	2105      	movs	r1, #5
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	f000 f85c 	bl	8000cb8 <Traffic_setColor>
				break;
 8000c00:	e052      	b.n	8000ca8 <blinkLEDs+0x114>
				if(blinkFlag1) Traffic_setColor(1, AUTO_GREEN);
 8000c02:	4b2b      	ldr	r3, [pc, #172]	; (8000cb0 <blinkLEDs+0x11c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d004      	beq.n	8000c14 <blinkLEDs+0x80>
 8000c0a:	2103      	movs	r1, #3
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	f000 f853 	bl	8000cb8 <Traffic_setColor>
				break;
 8000c12:	e049      	b.n	8000ca8 <blinkLEDs+0x114>
				else Traffic_setColor(1, OFF_LED);
 8000c14:	2105      	movs	r1, #5
 8000c16:	2001      	movs	r0, #1
 8000c18:	f000 f84e 	bl	8000cb8 <Traffic_setColor>
				break;
 8000c1c:	e044      	b.n	8000ca8 <blinkLEDs+0x114>
		}
	}
	else if(traffic == TRAFFIC_2){
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2b08      	cmp	r3, #8
 8000c22:	d13e      	bne.n	8000ca2 <blinkLEDs+0x10e>
		blinkFlag2 = 1 - blinkFlag2;
 8000c24:	4b23      	ldr	r3, [pc, #140]	; (8000cb4 <blinkLEDs+0x120>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f1c3 0301 	rsb	r3, r3, #1
 8000c2c:	4a21      	ldr	r2, [pc, #132]	; (8000cb4 <blinkLEDs+0x120>)
 8000c2e:	6013      	str	r3, [r2, #0]
		switch(color){
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	2b04      	cmp	r3, #4
 8000c34:	d017      	beq.n	8000c66 <blinkLEDs+0xd2>
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	2b04      	cmp	r3, #4
 8000c3a:	dc34      	bgt.n	8000ca6 <blinkLEDs+0x112>
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	2b02      	cmp	r3, #2
 8000c40:	d003      	beq.n	8000c4a <blinkLEDs+0xb6>
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	2b03      	cmp	r3, #3
 8000c46:	d01c      	beq.n	8000c82 <blinkLEDs+0xee>
			case AUTO_GREEN:
				if(blinkFlag2) Traffic_setColor(2, AUTO_GREEN);
				else Traffic_setColor(2, OFF_LED);
				break;
			default:
				break;
 8000c48:	e02d      	b.n	8000ca6 <blinkLEDs+0x112>
				if(blinkFlag2) Traffic_setColor(2, AUTO_RED);
 8000c4a:	4b1a      	ldr	r3, [pc, #104]	; (8000cb4 <blinkLEDs+0x120>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d004      	beq.n	8000c5c <blinkLEDs+0xc8>
 8000c52:	2102      	movs	r1, #2
 8000c54:	2002      	movs	r0, #2
 8000c56:	f000 f82f 	bl	8000cb8 <Traffic_setColor>
				break;
 8000c5a:	e025      	b.n	8000ca8 <blinkLEDs+0x114>
				else Traffic_setColor(2, OFF_LED);
 8000c5c:	2105      	movs	r1, #5
 8000c5e:	2002      	movs	r0, #2
 8000c60:	f000 f82a 	bl	8000cb8 <Traffic_setColor>
				break;
 8000c64:	e020      	b.n	8000ca8 <blinkLEDs+0x114>
				if(blinkFlag2) Traffic_setColor(2, AUTO_YELLOW);
 8000c66:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <blinkLEDs+0x120>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d004      	beq.n	8000c78 <blinkLEDs+0xe4>
 8000c6e:	2104      	movs	r1, #4
 8000c70:	2002      	movs	r0, #2
 8000c72:	f000 f821 	bl	8000cb8 <Traffic_setColor>
				break;
 8000c76:	e017      	b.n	8000ca8 <blinkLEDs+0x114>
				else Traffic_setColor(2, OFF_LED);
 8000c78:	2105      	movs	r1, #5
 8000c7a:	2002      	movs	r0, #2
 8000c7c:	f000 f81c 	bl	8000cb8 <Traffic_setColor>
				break;
 8000c80:	e012      	b.n	8000ca8 <blinkLEDs+0x114>
				if(blinkFlag2) Traffic_setColor(2, AUTO_GREEN);
 8000c82:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <blinkLEDs+0x120>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d004      	beq.n	8000c94 <blinkLEDs+0x100>
 8000c8a:	2103      	movs	r1, #3
 8000c8c:	2002      	movs	r0, #2
 8000c8e:	f000 f813 	bl	8000cb8 <Traffic_setColor>
				break;
 8000c92:	e009      	b.n	8000ca8 <blinkLEDs+0x114>
				else Traffic_setColor(2, OFF_LED);
 8000c94:	2105      	movs	r1, #5
 8000c96:	2002      	movs	r0, #2
 8000c98:	f000 f80e 	bl	8000cb8 <Traffic_setColor>
				break;
 8000c9c:	e004      	b.n	8000ca8 <blinkLEDs+0x114>
				break;
 8000c9e:	bf00      	nop
 8000ca0:	e002      	b.n	8000ca8 <blinkLEDs+0x114>
		}
	}
 8000ca2:	bf00      	nop
 8000ca4:	e000      	b.n	8000ca8 <blinkLEDs+0x114>
				break;
 8000ca6:	bf00      	nop
}
 8000ca8:	bf00      	nop
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	200000ec 	.word	0x200000ec
 8000cb4:	200000f0 	.word	0x200000f0

08000cb8 <Traffic_setColor>:

void Traffic_setColor(int option, int color){
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	6039      	str	r1, [r7, #0]
	if(option == 1){
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d13f      	bne.n	8000d48 <Traffic_setColor+0x90>
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	3b02      	subs	r3, #2
 8000ccc:	2b03      	cmp	r3, #3
 8000cce:	d879      	bhi.n	8000dc4 <Traffic_setColor+0x10c>
 8000cd0:	a201      	add	r2, pc, #4	; (adr r2, 8000cd8 <Traffic_setColor+0x20>)
 8000cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cd6:	bf00      	nop
 8000cd8:	08000ce9 	.word	0x08000ce9
 8000cdc:	08000d19 	.word	0x08000d19
 8000ce0:	08000d01 	.word	0x08000d01
 8000ce4:	08000d31 	.word	0x08000d31
		switch(color){
			case AUTO_RED:
				HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000ce8:	2210      	movs	r2, #16
 8000cea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cee:	483a      	ldr	r0, [pc, #232]	; (8000dd8 <Traffic_setColor+0x120>)
 8000cf0:	f001 fbff 	bl	80024f2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2108      	movs	r1, #8
 8000cf8:	4838      	ldr	r0, [pc, #224]	; (8000ddc <Traffic_setColor+0x124>)
 8000cfa:	f001 fbfa 	bl	80024f2 <HAL_GPIO_WritePin>
				break;
 8000cfe:	e066      	b.n	8000dce <Traffic_setColor+0x116>
			case AUTO_YELLOW:
				HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000d00:	2210      	movs	r2, #16
 8000d02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d06:	4834      	ldr	r0, [pc, #208]	; (8000dd8 <Traffic_setColor+0x120>)
 8000d08:	f001 fbf3 	bl	80024f2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000d0c:	2210      	movs	r2, #16
 8000d0e:	2108      	movs	r1, #8
 8000d10:	4832      	ldr	r0, [pc, #200]	; (8000ddc <Traffic_setColor+0x124>)
 8000d12:	f001 fbee 	bl	80024f2 <HAL_GPIO_WritePin>
				break;
 8000d16:	e05a      	b.n	8000dce <Traffic_setColor+0x116>
			case AUTO_GREEN:
				HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d1e:	482e      	ldr	r0, [pc, #184]	; (8000dd8 <Traffic_setColor+0x120>)
 8000d20:	f001 fbe7 	bl	80024f2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000d24:	2210      	movs	r2, #16
 8000d26:	2108      	movs	r1, #8
 8000d28:	482c      	ldr	r0, [pc, #176]	; (8000ddc <Traffic_setColor+0x124>)
 8000d2a:	f001 fbe2 	bl	80024f2 <HAL_GPIO_WritePin>
				break;
 8000d2e:	e04e      	b.n	8000dce <Traffic_setColor+0x116>
			case OFF_LED:
				HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000d30:	2200      	movs	r2, #0
 8000d32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d36:	4828      	ldr	r0, [pc, #160]	; (8000dd8 <Traffic_setColor+0x120>)
 8000d38:	f001 fbdb 	bl	80024f2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2108      	movs	r1, #8
 8000d40:	4826      	ldr	r0, [pc, #152]	; (8000ddc <Traffic_setColor+0x124>)
 8000d42:	f001 fbd6 	bl	80024f2 <HAL_GPIO_WritePin>
				break;
 8000d46:	e042      	b.n	8000dce <Traffic_setColor+0x116>
			default:
				break;
		}
	}
	else if(option == 2){
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	d13c      	bne.n	8000dc8 <Traffic_setColor+0x110>
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	3b02      	subs	r3, #2
 8000d52:	2b03      	cmp	r3, #3
 8000d54:	d83a      	bhi.n	8000dcc <Traffic_setColor+0x114>
 8000d56:	a201      	add	r2, pc, #4	; (adr r2, 8000d5c <Traffic_setColor+0xa4>)
 8000d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d5c:	08000d6d 	.word	0x08000d6d
 8000d60:	08000d99 	.word	0x08000d99
 8000d64:	08000d83 	.word	0x08000d83
 8000d68:	08000daf 	.word	0x08000daf
		switch(color){
			case AUTO_RED:
				HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000d6c:	2210      	movs	r2, #16
 8000d6e:	2120      	movs	r1, #32
 8000d70:	481a      	ldr	r0, [pc, #104]	; (8000ddc <Traffic_setColor+0x124>)
 8000d72:	f001 fbbe 	bl	80024f2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000d76:	2200      	movs	r2, #0
 8000d78:	2110      	movs	r1, #16
 8000d7a:	4818      	ldr	r0, [pc, #96]	; (8000ddc <Traffic_setColor+0x124>)
 8000d7c:	f001 fbb9 	bl	80024f2 <HAL_GPIO_WritePin>
				break;
 8000d80:	e025      	b.n	8000dce <Traffic_setColor+0x116>
			case AUTO_YELLOW:
				HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000d82:	2210      	movs	r2, #16
 8000d84:	2120      	movs	r1, #32
 8000d86:	4815      	ldr	r0, [pc, #84]	; (8000ddc <Traffic_setColor+0x124>)
 8000d88:	f001 fbb3 	bl	80024f2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000d8c:	2210      	movs	r2, #16
 8000d8e:	2110      	movs	r1, #16
 8000d90:	4812      	ldr	r0, [pc, #72]	; (8000ddc <Traffic_setColor+0x124>)
 8000d92:	f001 fbae 	bl	80024f2 <HAL_GPIO_WritePin>
				break;
 8000d96:	e01a      	b.n	8000dce <Traffic_setColor+0x116>
			case AUTO_GREEN:
				HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	2120      	movs	r1, #32
 8000d9c:	480f      	ldr	r0, [pc, #60]	; (8000ddc <Traffic_setColor+0x124>)
 8000d9e:	f001 fba8 	bl	80024f2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000da2:	2210      	movs	r2, #16
 8000da4:	2110      	movs	r1, #16
 8000da6:	480d      	ldr	r0, [pc, #52]	; (8000ddc <Traffic_setColor+0x124>)
 8000da8:	f001 fba3 	bl	80024f2 <HAL_GPIO_WritePin>
				break;
 8000dac:	e00f      	b.n	8000dce <Traffic_setColor+0x116>
			case OFF_LED:
				HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2120      	movs	r1, #32
 8000db2:	480a      	ldr	r0, [pc, #40]	; (8000ddc <Traffic_setColor+0x124>)
 8000db4:	f001 fb9d 	bl	80024f2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	2110      	movs	r1, #16
 8000dbc:	4807      	ldr	r0, [pc, #28]	; (8000ddc <Traffic_setColor+0x124>)
 8000dbe:	f001 fb98 	bl	80024f2 <HAL_GPIO_WritePin>
				break;
 8000dc2:	e004      	b.n	8000dce <Traffic_setColor+0x116>
				break;
 8000dc4:	bf00      	nop
 8000dc6:	e002      	b.n	8000dce <Traffic_setColor+0x116>
			default:
				break;
		}
	}
 8000dc8:	bf00      	nop
 8000dca:	e000      	b.n	8000dce <Traffic_setColor+0x116>
				break;
 8000dcc:	bf00      	nop
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40010800 	.word	0x40010800
 8000ddc:	40010c00 	.word	0x40010c00

08000de0 <Pedestrian_setColor>:

void Pedestrian_setColor(int color){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
	if(color == AUTO_RED){
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	d10c      	bne.n	8000e08 <Pedestrian_setColor+0x28>
		// RED LED
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 8000dee:	2210      	movs	r2, #16
 8000df0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000df4:	4816      	ldr	r0, [pc, #88]	; (8000e50 <Pedestrian_setColor+0x70>)
 8000df6:	f001 fb7c 	bl	80024f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e00:	4814      	ldr	r0, [pc, #80]	; (8000e54 <Pedestrian_setColor+0x74>)
 8000e02:	f001 fb76 	bl	80024f2 <HAL_GPIO_WritePin>
	else if(color == OFF_LED){
		// OFF LED
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
	}
}
 8000e06:	e01e      	b.n	8000e46 <Pedestrian_setColor+0x66>
	else if(color == AUTO_GREEN){
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2b03      	cmp	r3, #3
 8000e0c:	d10c      	bne.n	8000e28 <Pedestrian_setColor+0x48>
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e14:	480e      	ldr	r0, [pc, #56]	; (8000e50 <Pedestrian_setColor+0x70>)
 8000e16:	f001 fb6c 	bl	80024f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8000e1a:	2210      	movs	r2, #16
 8000e1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e20:	480c      	ldr	r0, [pc, #48]	; (8000e54 <Pedestrian_setColor+0x74>)
 8000e22:	f001 fb66 	bl	80024f2 <HAL_GPIO_WritePin>
}
 8000e26:	e00e      	b.n	8000e46 <Pedestrian_setColor+0x66>
	else if(color == OFF_LED){
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b05      	cmp	r3, #5
 8000e2c:	d10b      	bne.n	8000e46 <Pedestrian_setColor+0x66>
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e34:	4806      	ldr	r0, [pc, #24]	; (8000e50 <Pedestrian_setColor+0x70>)
 8000e36:	f001 fb5c 	bl	80024f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e40:	4804      	ldr	r0, [pc, #16]	; (8000e54 <Pedestrian_setColor+0x74>)
 8000e42:	f001 fb56 	bl	80024f2 <HAL_GPIO_WritePin>
}
 8000e46:	bf00      	nop
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	40010c00 	.word	0x40010c00
 8000e54:	40010800 	.word	0x40010800

08000e58 <updateBuffer>:

void updateBuffer(){
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
	led_buffer[0] = timerTraffic1 / 10;
 8000e5c:	4b1a      	ldr	r3, [pc, #104]	; (8000ec8 <updateBuffer+0x70>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a1a      	ldr	r2, [pc, #104]	; (8000ecc <updateBuffer+0x74>)
 8000e62:	fb82 1203 	smull	r1, r2, r2, r3
 8000e66:	1092      	asrs	r2, r2, #2
 8000e68:	17db      	asrs	r3, r3, #31
 8000e6a:	1ad3      	subs	r3, r2, r3
 8000e6c:	4a18      	ldr	r2, [pc, #96]	; (8000ed0 <updateBuffer+0x78>)
 8000e6e:	6013      	str	r3, [r2, #0]
	led_buffer[1] = timerTraffic1 % 10;
 8000e70:	4b15      	ldr	r3, [pc, #84]	; (8000ec8 <updateBuffer+0x70>)
 8000e72:	6819      	ldr	r1, [r3, #0]
 8000e74:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <updateBuffer+0x74>)
 8000e76:	fb83 2301 	smull	r2, r3, r3, r1
 8000e7a:	109a      	asrs	r2, r3, #2
 8000e7c:	17cb      	asrs	r3, r1, #31
 8000e7e:	1ad2      	subs	r2, r2, r3
 8000e80:	4613      	mov	r3, r2
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	4413      	add	r3, r2
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	1aca      	subs	r2, r1, r3
 8000e8a:	4b11      	ldr	r3, [pc, #68]	; (8000ed0 <updateBuffer+0x78>)
 8000e8c:	605a      	str	r2, [r3, #4]
	led_buffer[2] = timerTraffic2 / 10;
 8000e8e:	4b11      	ldr	r3, [pc, #68]	; (8000ed4 <updateBuffer+0x7c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a0e      	ldr	r2, [pc, #56]	; (8000ecc <updateBuffer+0x74>)
 8000e94:	fb82 1203 	smull	r1, r2, r2, r3
 8000e98:	1092      	asrs	r2, r2, #2
 8000e9a:	17db      	asrs	r3, r3, #31
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	4a0c      	ldr	r2, [pc, #48]	; (8000ed0 <updateBuffer+0x78>)
 8000ea0:	6093      	str	r3, [r2, #8]
	led_buffer[3] = timerTraffic2 % 10;;
 8000ea2:	4b0c      	ldr	r3, [pc, #48]	; (8000ed4 <updateBuffer+0x7c>)
 8000ea4:	6819      	ldr	r1, [r3, #0]
 8000ea6:	4b09      	ldr	r3, [pc, #36]	; (8000ecc <updateBuffer+0x74>)
 8000ea8:	fb83 2301 	smull	r2, r3, r3, r1
 8000eac:	109a      	asrs	r2, r3, #2
 8000eae:	17cb      	asrs	r3, r1, #31
 8000eb0:	1ad2      	subs	r2, r2, r3
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	4413      	add	r3, r2
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	1aca      	subs	r2, r1, r3
 8000ebc:	4b04      	ldr	r3, [pc, #16]	; (8000ed0 <updateBuffer+0x78>)
 8000ebe:	60da      	str	r2, [r3, #12]
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bc80      	pop	{r7}
 8000ec6:	4770      	bx	lr
 8000ec8:	200000cc 	.word	0x200000cc
 8000ecc:	66666667 	.word	0x66666667
 8000ed0:	200000d8 	.word	0x200000d8
 8000ed4:	200000d0 	.word	0x200000d0

08000ed8 <button_reading>:
int buttonTimeOut[NO_OF_BUTTONS] = {0};

uint16_t pins[NO_OF_BUTTONS] = {A0_Pin, A1_Pin, A2_Pin, A3_Pin};
GPIO_TypeDef* ports[NO_OF_BUTTONS] = {A0_GPIO_Port, A1_GPIO_Port, A2_GPIO_Port, A3_GPIO_Port};

void button_reading(){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 8000ede:	2300      	movs	r3, #0
 8000ee0:	607b      	str	r3, [r7, #4]
 8000ee2:	e073      	b.n	8000fcc <button_reading+0xf4>
		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000ee4:	4a3d      	ldr	r2, [pc, #244]	; (8000fdc <button_reading+0x104>)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	7819      	ldrb	r1, [r3, #0]
 8000eec:	4a3c      	ldr	r2, [pc, #240]	; (8000fe0 <button_reading+0x108>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	460a      	mov	r2, r1
 8000ef4:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000ef6:	4a3b      	ldr	r2, [pc, #236]	; (8000fe4 <button_reading+0x10c>)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4413      	add	r3, r2
 8000efc:	7819      	ldrb	r1, [r3, #0]
 8000efe:	4a37      	ldr	r2, [pc, #220]	; (8000fdc <button_reading+0x104>)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4413      	add	r3, r2
 8000f04:	460a      	mov	r2, r1
 8000f06:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(ports[i], pins[i]);
 8000f08:	4a37      	ldr	r2, [pc, #220]	; (8000fe8 <button_reading+0x110>)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f10:	4936      	ldr	r1, [pc, #216]	; (8000fec <button_reading+0x114>)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4610      	mov	r0, r2
 8000f1c:	f001 fad2 	bl	80024c4 <HAL_GPIO_ReadPin>
 8000f20:	4603      	mov	r3, r0
 8000f22:	4619      	mov	r1, r3
 8000f24:	4a2f      	ldr	r2, [pc, #188]	; (8000fe4 <button_reading+0x10c>)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4413      	add	r3, r2
 8000f2a:	460a      	mov	r2, r1
 8000f2c:	701a      	strb	r2, [r3, #0]
		if((debounceButtonBuffer3[i] == debounceButtonBuffer2[i]) && (debounceButtonBuffer2[i] == debounceButtonBuffer1[i])){
 8000f2e:	4a2c      	ldr	r2, [pc, #176]	; (8000fe0 <button_reading+0x108>)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4413      	add	r3, r2
 8000f34:	781a      	ldrb	r2, [r3, #0]
 8000f36:	4929      	ldr	r1, [pc, #164]	; (8000fdc <button_reading+0x104>)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	440b      	add	r3, r1
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d141      	bne.n	8000fc6 <button_reading+0xee>
 8000f42:	4a26      	ldr	r2, [pc, #152]	; (8000fdc <button_reading+0x104>)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4413      	add	r3, r2
 8000f48:	781a      	ldrb	r2, [r3, #0]
 8000f4a:	4926      	ldr	r1, [pc, #152]	; (8000fe4 <button_reading+0x10c>)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	440b      	add	r3, r1
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d137      	bne.n	8000fc6 <button_reading+0xee>
			if(debounceButtonBuffer1[i] != buttonBuffer[i]){
 8000f56:	4a23      	ldr	r2, [pc, #140]	; (8000fe4 <button_reading+0x10c>)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	781a      	ldrb	r2, [r3, #0]
 8000f5e:	4924      	ldr	r1, [pc, #144]	; (8000ff0 <button_reading+0x118>)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	440b      	add	r3, r1
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	429a      	cmp	r2, r3
 8000f68:	d019      	beq.n	8000f9e <button_reading+0xc6>
				buttonBuffer[i] = debounceButtonBuffer1[i];
 8000f6a:	4a1e      	ldr	r2, [pc, #120]	; (8000fe4 <button_reading+0x10c>)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	4413      	add	r3, r2
 8000f70:	7819      	ldrb	r1, [r3, #0]
 8000f72:	4a1f      	ldr	r2, [pc, #124]	; (8000ff0 <button_reading+0x118>)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4413      	add	r3, r2
 8000f78:	460a      	mov	r2, r1
 8000f7a:	701a      	strb	r2, [r3, #0]
				if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000f7c:	4a1c      	ldr	r2, [pc, #112]	; (8000ff0 <button_reading+0x118>)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4413      	add	r3, r2
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d11e      	bne.n	8000fc6 <button_reading+0xee>
					buttonFlag[i] = 1;
 8000f88:	4a1a      	ldr	r2, [pc, #104]	; (8000ff4 <button_reading+0x11c>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					buttonTimeOut[i] = 100;
 8000f92:	4a19      	ldr	r2, [pc, #100]	; (8000ff8 <button_reading+0x120>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2164      	movs	r1, #100	; 0x64
 8000f98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000f9c:	e013      	b.n	8000fc6 <button_reading+0xee>
				}
			}
			else{
				buttonTimeOut[i]--;
 8000f9e:	4a16      	ldr	r2, [pc, #88]	; (8000ff8 <button_reading+0x120>)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa6:	1e5a      	subs	r2, r3, #1
 8000fa8:	4913      	ldr	r1, [pc, #76]	; (8000ff8 <button_reading+0x120>)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(buttonTimeOut[i] <= 0){
 8000fb0:	4a11      	ldr	r2, [pc, #68]	; (8000ff8 <button_reading+0x120>)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	dc04      	bgt.n	8000fc6 <button_reading+0xee>
					buttonBuffer[i] = BUTTON_IS_RELEASED;
 8000fbc:	4a0c      	ldr	r2, [pc, #48]	; (8000ff0 <button_reading+0x118>)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2b03      	cmp	r3, #3
 8000fd0:	dd88      	ble.n	8000ee4 <button_reading+0xc>
				}
			}
		}
	}
}
 8000fd2:	bf00      	nop
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	200000f8 	.word	0x200000f8
 8000fe0:	200000fc 	.word	0x200000fc
 8000fe4:	200000f4 	.word	0x200000f4
 8000fe8:	20000028 	.word	0x20000028
 8000fec:	20000020 	.word	0x20000020
 8000ff0:	2000001c 	.word	0x2000001c
 8000ff4:	20000100 	.word	0x20000100
 8000ff8:	20000110 	.word	0x20000110

08000ffc <isButtonPressed>:

int isButtonPressed(int button_index){
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
	if(button_index >= NO_OF_BUTTONS || button_index < 0) return 0;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2b03      	cmp	r3, #3
 8001008:	dc02      	bgt.n	8001010 <isButtonPressed+0x14>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b00      	cmp	r3, #0
 800100e:	da01      	bge.n	8001014 <isButtonPressed+0x18>
 8001010:	2300      	movs	r3, #0
 8001012:	e00d      	b.n	8001030 <isButtonPressed+0x34>
	if(buttonFlag[button_index] == 1){
 8001014:	4a09      	ldr	r2, [pc, #36]	; (800103c <isButtonPressed+0x40>)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d106      	bne.n	800102e <isButtonPressed+0x32>
		buttonFlag[button_index] = 0;
 8001020:	4a06      	ldr	r2, [pc, #24]	; (800103c <isButtonPressed+0x40>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2100      	movs	r1, #0
 8001026:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800102a:	2301      	movs	r3, #1
 800102c:	e000      	b.n	8001030 <isButtonPressed+0x34>
	}
	return 0;
 800102e:	2300      	movs	r3, #0
}
 8001030:	4618      	mov	r0, r3
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	bc80      	pop	{r7}
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	20000100 	.word	0x20000100

08001040 <setBackButtonFlag>:

void setBackButtonFlag(int index){
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
	buttonFlag[index] = 1;
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <setBackButtonFlag+0x1c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2101      	movs	r1, #1
 800104e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr
 800105c:	20000100 	.word	0x20000100

08001060 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001064:	f000 fe64 	bl	8001d30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001068:	f000 f860 	bl	800112c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800106c:	f000 f98c 	bl	8001388 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001070:	f000 f89e 	bl	80011b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001074:	f000 f8e8 	bl	8001248 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001078:	f000 f95c 	bl	8001334 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800107c:	4821      	ldr	r0, [pc, #132]	; (8001104 <main+0xa4>)
 800107e:	f001 feaf 	bl	8002de0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001082:	2100      	movs	r1, #0
 8001084:	4820      	ldr	r0, [pc, #128]	; (8001108 <main+0xa8>)
 8001086:	f001 ff55 	bl	8002f34 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(0, 10);
 800108a:	210a      	movs	r1, #10
 800108c:	2000      	movs	r0, #0
 800108e:	f000 fc1d 	bl	80018cc <setTimer>
  setTimer(1, 10);
 8001092:	210a      	movs	r1, #10
 8001094:	2001      	movs	r0, #1
 8001096:	f000 fc19 	bl	80018cc <setTimer>
  setTimer(2, 10);
 800109a:	210a      	movs	r1, #10
 800109c:	2002      	movs	r0, #2
 800109e:	f000 fc15 	bl	80018cc <setTimer>
  setTimer(3, 10);
 80010a2:	210a      	movs	r1, #10
 80010a4:	2003      	movs	r0, #3
 80010a6:	f000 fc11 	bl	80018cc <setTimer>
   SCH_Init();
 80010aa:	f000 f9eb 	bl	8001484 <SCH_Init>
   //blinkLEDs(TRAFFIC_1, AUTO_RED);
   SCH_Add_Task(timerRun, 0, 1);
 80010ae:	2201      	movs	r2, #1
 80010b0:	2100      	movs	r1, #0
 80010b2:	4816      	ldr	r0, [pc, #88]	; (800110c <main+0xac>)
 80010b4:	f000 fa4c 	bl	8001550 <SCH_Add_Task>
   SCH_Add_Task(timerRunSecond, 0, 1);
 80010b8:	2201      	movs	r2, #1
 80010ba:	2100      	movs	r1, #0
 80010bc:	4814      	ldr	r0, [pc, #80]	; (8001110 <main+0xb0>)
 80010be:	f000 fa47 	bl	8001550 <SCH_Add_Task>
   SCH_Add_Task(timerRun7SEG, 0, 1);
 80010c2:	2201      	movs	r2, #1
 80010c4:	2100      	movs	r1, #0
 80010c6:	4813      	ldr	r0, [pc, #76]	; (8001114 <main+0xb4>)
 80010c8:	f000 fa42 	bl	8001550 <SCH_Add_Task>
   SCH_Add_Task(button_reading, 0, 1);
 80010cc:	2201      	movs	r2, #1
 80010ce:	2100      	movs	r1, #0
 80010d0:	4811      	ldr	r0, [pc, #68]	; (8001118 <main+0xb8>)
 80010d2:	f000 fa3d 	bl	8001550 <SCH_Add_Task>
   //SCH_Add_Task(update7SEG, 1, 25);
   SCH_Add_Task(updateBuffer, 1,10);
 80010d6:	220a      	movs	r2, #10
 80010d8:	2101      	movs	r1, #1
 80010da:	4810      	ldr	r0, [pc, #64]	; (800111c <main+0xbc>)
 80010dc:	f000 fa38 	bl	8001550 <SCH_Add_Task>
   SCH_Add_Task(fsm_automatic_run, 0, 1);
 80010e0:	2201      	movs	r2, #1
 80010e2:	2100      	movs	r1, #0
 80010e4:	480e      	ldr	r0, [pc, #56]	; (8001120 <main+0xc0>)
 80010e6:	f000 fa33 	bl	8001550 <SCH_Add_Task>
   SCH_Add_Task(fsm_manual_run, 0, 1);
 80010ea:	2201      	movs	r2, #1
 80010ec:	2100      	movs	r1, #0
 80010ee:	480d      	ldr	r0, [pc, #52]	; (8001124 <main+0xc4>)
 80010f0:	f000 fa2e 	bl	8001550 <SCH_Add_Task>
   SCH_Add_Task(fsm_pedestrian_run, 0, 1);
 80010f4:	2201      	movs	r2, #1
 80010f6:	2100      	movs	r1, #0
 80010f8:	480b      	ldr	r0, [pc, #44]	; (8001128 <main+0xc8>)
 80010fa:	f000 fa29 	bl	8001550 <SCH_Add_Task>
   while (1)
   {
    /* USER CODE END WHILE */
	   SCH_Dispatch_Tasks();
 80010fe:	f000 fb91 	bl	8001824 <SCH_Dispatch_Tasks>
   {
 8001102:	e7fc      	b.n	80010fe <main+0x9e>
 8001104:	20000284 	.word	0x20000284
 8001108:	2000023c 	.word	0x2000023c
 800110c:	0800190d 	.word	0x0800190d
 8001110:	0800196d 	.word	0x0800196d
 8001114:	080019a1 	.word	0x080019a1
 8001118:	08000ed9 	.word	0x08000ed9
 800111c:	08000e59 	.word	0x08000e59
 8001120:	0800014d 	.word	0x0800014d
 8001124:	0800064d 	.word	0x0800064d
 8001128:	08000935 	.word	0x08000935

0800112c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b090      	sub	sp, #64	; 0x40
 8001130:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001132:	f107 0318 	add.w	r3, r7, #24
 8001136:	2228      	movs	r2, #40	; 0x28
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f003 fbb4 	bl	80048a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800114e:	2302      	movs	r3, #2
 8001150:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001152:	2301      	movs	r3, #1
 8001154:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001156:	2310      	movs	r3, #16
 8001158:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800115a:	2302      	movs	r3, #2
 800115c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800115e:	2300      	movs	r3, #0
 8001160:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001162:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001166:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001168:	f107 0318 	add.w	r3, r7, #24
 800116c:	4618      	mov	r0, r3
 800116e:	f001 f9d9 	bl	8002524 <HAL_RCC_OscConfig>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001178:	f000 f97e 	bl	8001478 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800117c:	230f      	movs	r3, #15
 800117e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001180:	2302      	movs	r3, #2
 8001182:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001188:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800118c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	2102      	movs	r1, #2
 8001196:	4618      	mov	r0, r3
 8001198:	f001 fc44 	bl	8002a24 <HAL_RCC_ClockConfig>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80011a2:	f000 f969 	bl	8001478 <Error_Handler>
  }
}
 80011a6:	bf00      	nop
 80011a8:	3740      	adds	r7, #64	; 0x40
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011b6:	f107 0308 	add.w	r3, r7, #8
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c4:	463b      	mov	r3, r7
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011cc:	4b1d      	ldr	r3, [pc, #116]	; (8001244 <MX_TIM2_Init+0x94>)
 80011ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6399;
 80011d4:	4b1b      	ldr	r3, [pc, #108]	; (8001244 <MX_TIM2_Init+0x94>)
 80011d6:	f641 02ff 	movw	r2, #6399	; 0x18ff
 80011da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011dc:	4b19      	ldr	r3, [pc, #100]	; (8001244 <MX_TIM2_Init+0x94>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80011e2:	4b18      	ldr	r3, [pc, #96]	; (8001244 <MX_TIM2_Init+0x94>)
 80011e4:	2263      	movs	r2, #99	; 0x63
 80011e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011e8:	4b16      	ldr	r3, [pc, #88]	; (8001244 <MX_TIM2_Init+0x94>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ee:	4b15      	ldr	r3, [pc, #84]	; (8001244 <MX_TIM2_Init+0x94>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011f4:	4813      	ldr	r0, [pc, #76]	; (8001244 <MX_TIM2_Init+0x94>)
 80011f6:	f001 fda3 	bl	8002d40 <HAL_TIM_Base_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001200:	f000 f93a 	bl	8001478 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001204:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001208:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800120a:	f107 0308 	add.w	r3, r7, #8
 800120e:	4619      	mov	r1, r3
 8001210:	480c      	ldr	r0, [pc, #48]	; (8001244 <MX_TIM2_Init+0x94>)
 8001212:	f002 f8fb 	bl	800340c <HAL_TIM_ConfigClockSource>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800121c:	f000 f92c 	bl	8001478 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001220:	2300      	movs	r3, #0
 8001222:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001224:	2300      	movs	r3, #0
 8001226:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001228:	463b      	mov	r3, r7
 800122a:	4619      	mov	r1, r3
 800122c:	4805      	ldr	r0, [pc, #20]	; (8001244 <MX_TIM2_Init+0x94>)
 800122e:	f002 fc7d 	bl	8003b2c <HAL_TIMEx_MasterConfigSynchronization>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001238:	f000 f91e 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800123c:	bf00      	nop
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000284 	.word	0x20000284

08001248 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08e      	sub	sp, #56	; 0x38
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800124e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800125c:	f107 0320 	add.w	r3, r7, #32
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001266:	1d3b      	adds	r3, r7, #4
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]
 8001274:	615a      	str	r2, [r3, #20]
 8001276:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001278:	4b2c      	ldr	r3, [pc, #176]	; (800132c <MX_TIM3_Init+0xe4>)
 800127a:	4a2d      	ldr	r2, [pc, #180]	; (8001330 <MX_TIM3_Init+0xe8>)
 800127c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 800127e:	4b2b      	ldr	r3, [pc, #172]	; (800132c <MX_TIM3_Init+0xe4>)
 8001280:	223f      	movs	r2, #63	; 0x3f
 8001282:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001284:	4b29      	ldr	r3, [pc, #164]	; (800132c <MX_TIM3_Init+0xe4>)
 8001286:	2200      	movs	r2, #0
 8001288:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800128a:	4b28      	ldr	r3, [pc, #160]	; (800132c <MX_TIM3_Init+0xe4>)
 800128c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001290:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001292:	4b26      	ldr	r3, [pc, #152]	; (800132c <MX_TIM3_Init+0xe4>)
 8001294:	2200      	movs	r2, #0
 8001296:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001298:	4b24      	ldr	r3, [pc, #144]	; (800132c <MX_TIM3_Init+0xe4>)
 800129a:	2200      	movs	r2, #0
 800129c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800129e:	4823      	ldr	r0, [pc, #140]	; (800132c <MX_TIM3_Init+0xe4>)
 80012a0:	f001 fd4e 	bl	8002d40 <HAL_TIM_Base_Init>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80012aa:	f000 f8e5 	bl	8001478 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012b8:	4619      	mov	r1, r3
 80012ba:	481c      	ldr	r0, [pc, #112]	; (800132c <MX_TIM3_Init+0xe4>)
 80012bc:	f002 f8a6 	bl	800340c <HAL_TIM_ConfigClockSource>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80012c6:	f000 f8d7 	bl	8001478 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012ca:	4818      	ldr	r0, [pc, #96]	; (800132c <MX_TIM3_Init+0xe4>)
 80012cc:	f001 fdda 	bl	8002e84 <HAL_TIM_PWM_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80012d6:	f000 f8cf 	bl	8001478 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012da:	2300      	movs	r3, #0
 80012dc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012de:	2300      	movs	r3, #0
 80012e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012e2:	f107 0320 	add.w	r3, r7, #32
 80012e6:	4619      	mov	r1, r3
 80012e8:	4810      	ldr	r0, [pc, #64]	; (800132c <MX_TIM3_Init+0xe4>)
 80012ea:	f002 fc1f 	bl	8003b2c <HAL_TIMEx_MasterConfigSynchronization>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80012f4:	f000 f8c0 	bl	8001478 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012f8:	2360      	movs	r3, #96	; 0x60
 80012fa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001300:	2300      	movs	r3, #0
 8001302:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001304:	2300      	movs	r3, #0
 8001306:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	2200      	movs	r2, #0
 800130c:	4619      	mov	r1, r3
 800130e:	4807      	ldr	r0, [pc, #28]	; (800132c <MX_TIM3_Init+0xe4>)
 8001310:	f001 ffba 	bl	8003288 <HAL_TIM_PWM_ConfigChannel>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800131a:	f000 f8ad 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800131e:	4803      	ldr	r0, [pc, #12]	; (800132c <MX_TIM3_Init+0xe4>)
 8001320:	f000 fbca 	bl	8001ab8 <HAL_TIM_MspPostInit>

}
 8001324:	bf00      	nop
 8001326:	3738      	adds	r7, #56	; 0x38
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	2000023c 	.word	0x2000023c
 8001330:	40000400 	.word	0x40000400

08001334 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001338:	4b11      	ldr	r3, [pc, #68]	; (8001380 <MX_USART2_UART_Init+0x4c>)
 800133a:	4a12      	ldr	r2, [pc, #72]	; (8001384 <MX_USART2_UART_Init+0x50>)
 800133c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800133e:	4b10      	ldr	r3, [pc, #64]	; (8001380 <MX_USART2_UART_Init+0x4c>)
 8001340:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001344:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001346:	4b0e      	ldr	r3, [pc, #56]	; (8001380 <MX_USART2_UART_Init+0x4c>)
 8001348:	2200      	movs	r2, #0
 800134a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800134c:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <MX_USART2_UART_Init+0x4c>)
 800134e:	2200      	movs	r2, #0
 8001350:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001352:	4b0b      	ldr	r3, [pc, #44]	; (8001380 <MX_USART2_UART_Init+0x4c>)
 8001354:	2200      	movs	r2, #0
 8001356:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001358:	4b09      	ldr	r3, [pc, #36]	; (8001380 <MX_USART2_UART_Init+0x4c>)
 800135a:	220c      	movs	r2, #12
 800135c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800135e:	4b08      	ldr	r3, [pc, #32]	; (8001380 <MX_USART2_UART_Init+0x4c>)
 8001360:	2200      	movs	r2, #0
 8001362:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001364:	4b06      	ldr	r3, [pc, #24]	; (8001380 <MX_USART2_UART_Init+0x4c>)
 8001366:	2200      	movs	r2, #0
 8001368:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800136a:	4805      	ldr	r0, [pc, #20]	; (8001380 <MX_USART2_UART_Init+0x4c>)
 800136c:	f002 fc4e 	bl	8003c0c <HAL_UART_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001376:	f000 f87f 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	200002cc 	.word	0x200002cc
 8001384:	40004400 	.word	0x40004400

08001388 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138e:	f107 0308 	add.w	r3, r7, #8
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800139c:	4b2e      	ldr	r3, [pc, #184]	; (8001458 <MX_GPIO_Init+0xd0>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	4a2d      	ldr	r2, [pc, #180]	; (8001458 <MX_GPIO_Init+0xd0>)
 80013a2:	f043 0304 	orr.w	r3, r3, #4
 80013a6:	6193      	str	r3, [r2, #24]
 80013a8:	4b2b      	ldr	r3, [pc, #172]	; (8001458 <MX_GPIO_Init+0xd0>)
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	f003 0304 	and.w	r3, r3, #4
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b4:	4b28      	ldr	r3, [pc, #160]	; (8001458 <MX_GPIO_Init+0xd0>)
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	4a27      	ldr	r2, [pc, #156]	; (8001458 <MX_GPIO_Init+0xd0>)
 80013ba:	f043 0308 	orr.w	r3, r3, #8
 80013be:	6193      	str	r3, [r2, #24]
 80013c0:	4b25      	ldr	r3, [pc, #148]	; (8001458 <MX_GPIO_Init+0xd0>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	f003 0308 	and.w	r3, r3, #8
 80013c8:	603b      	str	r3, [r7, #0]
 80013ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D3_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 80013cc:	2200      	movs	r2, #0
 80013ce:	f44f 6187 	mov.w	r1, #1080	; 0x438
 80013d2:	4822      	ldr	r0, [pc, #136]	; (800145c <MX_GPIO_Init+0xd4>)
 80013d4:	f001 f88d 	bl	80024f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_Pin|D2_Pin, GPIO_PIN_RESET);
 80013d8:	2200      	movs	r2, #0
 80013da:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80013de:	4820      	ldr	r0, [pc, #128]	; (8001460 <MX_GPIO_Init+0xd8>)
 80013e0:	f001 f887 	bl	80024f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin;
 80013e4:	2313      	movs	r3, #19
 80013e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013ec:	2301      	movs	r3, #1
 80013ee:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f0:	f107 0308 	add.w	r3, r7, #8
 80013f4:	4619      	mov	r1, r3
 80013f6:	481a      	ldr	r0, [pc, #104]	; (8001460 <MX_GPIO_Init+0xd8>)
 80013f8:	f000 fee0 	bl	80021bc <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_Pin */
  GPIO_InitStruct.Pin = A3_Pin;
 80013fc:	2301      	movs	r3, #1
 80013fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001400:	2300      	movs	r3, #0
 8001402:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001404:	2301      	movs	r3, #1
 8001406:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 8001408:	f107 0308 	add.w	r3, r7, #8
 800140c:	4619      	mov	r1, r3
 800140e:	4813      	ldr	r0, [pc, #76]	; (800145c <MX_GPIO_Init+0xd4>)
 8001410:	f000 fed4 	bl	80021bc <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D3_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D3_Pin|D5_Pin|D4_Pin;
 8001414:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8001418:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141a:	2301      	movs	r3, #1
 800141c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001422:	2302      	movs	r3, #2
 8001424:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001426:	f107 0308 	add.w	r3, r7, #8
 800142a:	4619      	mov	r1, r3
 800142c:	480b      	ldr	r0, [pc, #44]	; (800145c <MX_GPIO_Init+0xd4>)
 800142e:	f000 fec5 	bl	80021bc <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin;
 8001432:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001436:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001438:	2301      	movs	r3, #1
 800143a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001440:	2302      	movs	r3, #2
 8001442:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001444:	f107 0308 	add.w	r3, r7, #8
 8001448:	4619      	mov	r1, r3
 800144a:	4805      	ldr	r0, [pc, #20]	; (8001460 <MX_GPIO_Init+0xd8>)
 800144c:	f000 feb6 	bl	80021bc <HAL_GPIO_Init>

}
 8001450:	bf00      	nop
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40021000 	.word	0x40021000
 800145c:	40010c00 	.word	0x40010c00
 8001460:	40010800 	.word	0x40010800

08001464 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
//	timerRun();
//	timerRun7SEG();
//	timerRunSecond();
//	button_reading();
	SCH_Update();
 800146c:	f000 f850 	bl	8001510 <SCH_Update>
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800147c:	b672      	cpsid	i
}
 800147e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001480:	e7fe      	b.n	8001480 <Error_Handler+0x8>
	...

08001484 <SCH_Init>:


static uint32_t Get_New_Task_ID(void);


void SCH_Init(void){
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
    for (int i=0; i<SCH_MAX_TASKS; i++){
 800148a:	2300      	movs	r3, #0
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	e034      	b.n	80014fa <SCH_Init+0x76>
        SCH_tasks_Array[i].pTask = 0;
 8001490:	491e      	ldr	r1, [pc, #120]	; (800150c <SCH_Init+0x88>)
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	4613      	mov	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	4413      	add	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	440b      	add	r3, r1
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
        SCH_tasks_Array[i].Delay = 0;
 80014a2:	491a      	ldr	r1, [pc, #104]	; (800150c <SCH_Init+0x88>)
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	4613      	mov	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4413      	add	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	440b      	add	r3, r1
 80014b0:	3304      	adds	r3, #4
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
        SCH_tasks_Array[i].Period = 0;
 80014b6:	4915      	ldr	r1, [pc, #84]	; (800150c <SCH_Init+0x88>)
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	4613      	mov	r3, r2
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	4413      	add	r3, r2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	440b      	add	r3, r1
 80014c4:	3308      	adds	r3, #8
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
        SCH_tasks_Array[i].RunMe = 0;
 80014ca:	4910      	ldr	r1, [pc, #64]	; (800150c <SCH_Init+0x88>)
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	4613      	mov	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	440b      	add	r3, r1
 80014d8:	330c      	adds	r3, #12
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]

        SCH_tasks_Array[i].TaskID = -1;
 80014de:	490b      	ldr	r1, [pc, #44]	; (800150c <SCH_Init+0x88>)
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	4613      	mov	r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	4413      	add	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	440b      	add	r3, r1
 80014ec:	3310      	adds	r3, #16
 80014ee:	f04f 32ff 	mov.w	r2, #4294967295
 80014f2:	601a      	str	r2, [r3, #0]
    for (int i=0; i<SCH_MAX_TASKS; i++){
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	3301      	adds	r3, #1
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2b09      	cmp	r3, #9
 80014fe:	ddc7      	ble.n	8001490 <SCH_Init+0xc>
    }
}
 8001500:	bf00      	nop
 8001502:	bf00      	nop
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr
 800150c:	20000120 	.word	0x20000120

08001510 <SCH_Update>:

void SCH_Update(){
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
	if (SCH_tasks_Array[0].pTask && SCH_tasks_Array[0].RunMe == 0) {
 8001514:	4b0d      	ldr	r3, [pc, #52]	; (800154c <SCH_Update+0x3c>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d013      	beq.n	8001544 <SCH_Update+0x34>
 800151c:	4b0b      	ldr	r3, [pc, #44]	; (800154c <SCH_Update+0x3c>)
 800151e:	7b1b      	ldrb	r3, [r3, #12]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d10f      	bne.n	8001544 <SCH_Update+0x34>
		if(SCH_tasks_Array[0].Delay > 0){
 8001524:	4b09      	ldr	r3, [pc, #36]	; (800154c <SCH_Update+0x3c>)
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d004      	beq.n	8001536 <SCH_Update+0x26>
			SCH_tasks_Array[0].Delay = SCH_tasks_Array[0].Delay - 1;
 800152c:	4b07      	ldr	r3, [pc, #28]	; (800154c <SCH_Update+0x3c>)
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	3b01      	subs	r3, #1
 8001532:	4a06      	ldr	r2, [pc, #24]	; (800154c <SCH_Update+0x3c>)
 8001534:	6053      	str	r3, [r2, #4]
		}
		if (SCH_tasks_Array[0].Delay == 0) {
 8001536:	4b05      	ldr	r3, [pc, #20]	; (800154c <SCH_Update+0x3c>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d102      	bne.n	8001544 <SCH_Update+0x34>
			SCH_tasks_Array[0].RunMe = 1;
 800153e:	4b03      	ldr	r3, [pc, #12]	; (800154c <SCH_Update+0x3c>)
 8001540:	2201      	movs	r2, #1
 8001542:	731a      	strb	r2, [r3, #12]
		}
	}
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	bc80      	pop	{r7}
 800154a:	4770      	bx	lr
 800154c:	20000120 	.word	0x20000120

08001550 <SCH_Add_Task>:

void SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 8001550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001552:	b093      	sub	sp, #76	; 0x4c
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
    uint8_t newTaskIndex = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint32_t sumDelay = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	643b      	str	r3, [r7, #64]	; 0x40
    uint32_t newDelay = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	63bb      	str	r3, [r7, #56]	; 0x38

    // Iterate through the task array to find the appropriate position for the new task
    for (newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex++) {
 800156a:	2300      	movs	r3, #0
 800156c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001570:	e0d5      	b.n	800171e <SCH_Add_Task+0x1ce>
        // Calculate the cumulative delay of existing tasks
        sumDelay += SCH_tasks_Array[newTaskIndex].Delay;
 8001572:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001576:	496e      	ldr	r1, [pc, #440]	; (8001730 <SCH_Add_Task+0x1e0>)
 8001578:	4613      	mov	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4413      	add	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	440b      	add	r3, r1
 8001582:	3304      	adds	r3, #4
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001588:	4413      	add	r3, r2
 800158a:	643b      	str	r3, [r7, #64]	; 0x40

        // Check if the cumulative delay is greater than the specified initial delay (DELAY)
        if (sumDelay > DELAY) {
 800158c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	429a      	cmp	r2, r3
 8001592:	d979      	bls.n	8001688 <SCH_Add_Task+0x138>
            // Calculate the new delay for the current task
            newDelay = DELAY - (sumDelay - SCH_tasks_Array[newTaskIndex].Delay);
 8001594:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001598:	4965      	ldr	r1, [pc, #404]	; (8001730 <SCH_Add_Task+0x1e0>)
 800159a:	4613      	mov	r3, r2
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	4413      	add	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	440b      	add	r3, r1
 80015a4:	3304      	adds	r3, #4
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	68ba      	ldr	r2, [r7, #8]
 80015ae:	4413      	add	r3, r2
 80015b0:	63bb      	str	r3, [r7, #56]	; 0x38

            // Adjust the delay of the current task and shift existing tasks to make room
            SCH_tasks_Array[newTaskIndex].Delay = sumDelay - DELAY;
 80015b2:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80015b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	1ac9      	subs	r1, r1, r3
 80015bc:	485c      	ldr	r0, [pc, #368]	; (8001730 <SCH_Add_Task+0x1e0>)
 80015be:	4613      	mov	r3, r2
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	4413      	add	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4403      	add	r3, r0
 80015c8:	3304      	adds	r3, #4
 80015ca:	6019      	str	r1, [r3, #0]
            for (uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i--) {
 80015cc:	2309      	movs	r3, #9
 80015ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80015d2:	e01b      	b.n	800160c <SCH_Add_Task+0xbc>
                SCH_tasks_Array[i] = SCH_tasks_Array[i - 1];
 80015d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80015d8:	1e5a      	subs	r2, r3, #1
 80015da:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80015de:	4854      	ldr	r0, [pc, #336]	; (8001730 <SCH_Add_Task+0x1e0>)
 80015e0:	460b      	mov	r3, r1
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	440b      	add	r3, r1
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4418      	add	r0, r3
 80015ea:	4951      	ldr	r1, [pc, #324]	; (8001730 <SCH_Add_Task+0x1e0>)
 80015ec:	4613      	mov	r3, r2
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	4413      	add	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	440b      	add	r3, r1
 80015f6:	4604      	mov	r4, r0
 80015f8:	461d      	mov	r5, r3
 80015fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015fe:	682b      	ldr	r3, [r5, #0]
 8001600:	6023      	str	r3, [r4, #0]
            for (uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i--) {
 8001602:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001606:	3b01      	subs	r3, #1
 8001608:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800160c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001610:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001614:	429a      	cmp	r2, r3
 8001616:	d8dd      	bhi.n	80015d4 <SCH_Add_Task+0x84>
            }

            // Add the new task at the appropriate position in the array
            SCH_tasks_Array[newTaskIndex] = (sTask){
 8001618:	f897 4047 	ldrb.w	r4, [r7, #71]	; 0x47
                .pTask = pFunction,
                .Delay = newDelay,
                .Period = PERIOD,
                .RunMe = (newDelay == 0),  // Set RunMe flag based on newDelay
 800161c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800161e:	2b00      	cmp	r3, #0
 8001620:	bf0c      	ite	eq
 8001622:	2301      	moveq	r3, #1
 8001624:	2300      	movne	r3, #0
 8001626:	b2db      	uxtb	r3, r3
 8001628:	461d      	mov	r5, r3
                .TaskID = Get_New_Task_ID(),  // Assign a unique TaskID
 800162a:	f000 f923 	bl	8001874 <Get_New_Task_ID>
 800162e:	4601      	mov	r1, r0
            SCH_tasks_Array[newTaskIndex] = (sTask){
 8001630:	4a3f      	ldr	r2, [pc, #252]	; (8001730 <SCH_Add_Task+0x1e0>)
 8001632:	4623      	mov	r3, r4
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4423      	add	r3, r4
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4413      	add	r3, r2
 800163c:	68fa      	ldr	r2, [r7, #12]
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	4a3b      	ldr	r2, [pc, #236]	; (8001730 <SCH_Add_Task+0x1e0>)
 8001642:	4623      	mov	r3, r4
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	4423      	add	r3, r4
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4413      	add	r3, r2
 800164c:	3304      	adds	r3, #4
 800164e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	4a37      	ldr	r2, [pc, #220]	; (8001730 <SCH_Add_Task+0x1e0>)
 8001654:	4623      	mov	r3, r4
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	4423      	add	r3, r4
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	4413      	add	r3, r2
 800165e:	3308      	adds	r3, #8
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	4a32      	ldr	r2, [pc, #200]	; (8001730 <SCH_Add_Task+0x1e0>)
 8001666:	4623      	mov	r3, r4
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	4423      	add	r3, r4
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	4413      	add	r3, r2
 8001670:	330c      	adds	r3, #12
 8001672:	462a      	mov	r2, r5
 8001674:	701a      	strb	r2, [r3, #0]
 8001676:	4a2e      	ldr	r2, [pc, #184]	; (8001730 <SCH_Add_Task+0x1e0>)
 8001678:	4623      	mov	r3, r4
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	4423      	add	r3, r4
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	4413      	add	r3, r2
 8001682:	3310      	adds	r3, #16
 8001684:	6019      	str	r1, [r3, #0]
 8001686:	e04f      	b.n	8001728 <SCH_Add_Task+0x1d8>
            };

            return;
        } else {
            // If the current task slot is empty, add the new task to this slot
            if (SCH_tasks_Array[newTaskIndex].pTask == 0) {
 8001688:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800168c:	4928      	ldr	r1, [pc, #160]	; (8001730 <SCH_Add_Task+0x1e0>)
 800168e:	4613      	mov	r3, r2
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	4413      	add	r3, r2
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	440b      	add	r3, r1
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d13a      	bne.n	8001714 <SCH_Add_Task+0x1c4>
                SCH_tasks_Array[newTaskIndex] = (sTask){
 800169e:	f897 4047 	ldrb.w	r4, [r7, #71]	; 0x47
                    .pTask = pFunction,
                    .Delay = DELAY - sumDelay,
 80016a2:	68ba      	ldr	r2, [r7, #8]
 80016a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016a6:	1ad5      	subs	r5, r2, r3
                    .Period = PERIOD,
                    .RunMe = (DELAY - sumDelay == 0),  // Set RunMe flag based on remaining delay
 80016a8:	68ba      	ldr	r2, [r7, #8]
 80016aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016ac:	429a      	cmp	r2, r3
 80016ae:	bf0c      	ite	eq
 80016b0:	2301      	moveq	r3, #1
 80016b2:	2300      	movne	r3, #0
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	461e      	mov	r6, r3
                    .TaskID = Get_New_Task_ID(),  // Assign a unique TaskID
 80016b8:	f000 f8dc 	bl	8001874 <Get_New_Task_ID>
 80016bc:	4601      	mov	r1, r0
                SCH_tasks_Array[newTaskIndex] = (sTask){
 80016be:	4a1c      	ldr	r2, [pc, #112]	; (8001730 <SCH_Add_Task+0x1e0>)
 80016c0:	4623      	mov	r3, r4
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	4423      	add	r3, r4
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	4413      	add	r3, r2
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	4a18      	ldr	r2, [pc, #96]	; (8001730 <SCH_Add_Task+0x1e0>)
 80016d0:	4623      	mov	r3, r4
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	4423      	add	r3, r4
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	4413      	add	r3, r2
 80016da:	3304      	adds	r3, #4
 80016dc:	601d      	str	r5, [r3, #0]
 80016de:	4a14      	ldr	r2, [pc, #80]	; (8001730 <SCH_Add_Task+0x1e0>)
 80016e0:	4623      	mov	r3, r4
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	4423      	add	r3, r4
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	4413      	add	r3, r2
 80016ea:	3308      	adds	r3, #8
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	4a0f      	ldr	r2, [pc, #60]	; (8001730 <SCH_Add_Task+0x1e0>)
 80016f2:	4623      	mov	r3, r4
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4423      	add	r3, r4
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	4413      	add	r3, r2
 80016fc:	330c      	adds	r3, #12
 80016fe:	4632      	mov	r2, r6
 8001700:	701a      	strb	r2, [r3, #0]
 8001702:	4a0b      	ldr	r2, [pc, #44]	; (8001730 <SCH_Add_Task+0x1e0>)
 8001704:	4623      	mov	r3, r4
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	4423      	add	r3, r4
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	4413      	add	r3, r2
 800170e:	3310      	adds	r3, #16
 8001710:	6019      	str	r1, [r3, #0]
 8001712:	e009      	b.n	8001728 <SCH_Add_Task+0x1d8>
    for (newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex++) {
 8001714:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001718:	3301      	adds	r3, #1
 800171a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800171e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001722:	2b09      	cmp	r3, #9
 8001724:	f67f af25 	bls.w	8001572 <SCH_Add_Task+0x22>

                return;
            }
        }
    }
}
 8001728:	374c      	adds	r7, #76	; 0x4c
 800172a:	46bd      	mov	sp, r7
 800172c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800172e:	bf00      	nop
 8001730:	20000120 	.word	0x20000120

08001734 <SCH_Delete_Task>:



void SCH_Delete_Task(uint32_t taskID) {
 8001734:	b4b0      	push	{r4, r5, r7}
 8001736:	b089      	sub	sp, #36	; 0x24
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
    // Check if the provided task ID is NO_TASK_ID (invalid).
    if (taskID == NO_TASK_ID) return;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d068      	beq.n	8001814 <SCH_Delete_Task+0xe0>

    // Iterate through the task array to find the task with the specified TaskID
    for (uint8_t taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex++) {
 8001742:	2300      	movs	r3, #0
 8001744:	77fb      	strb	r3, [r7, #31]
 8001746:	e061      	b.n	800180c <SCH_Delete_Task+0xd8>
        if (SCH_tasks_Array[taskIndex].TaskID == taskID) {
 8001748:	7ffa      	ldrb	r2, [r7, #31]
 800174a:	4935      	ldr	r1, [pc, #212]	; (8001820 <SCH_Delete_Task+0xec>)
 800174c:	4613      	mov	r3, r2
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4413      	add	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	440b      	add	r3, r1
 8001756:	3310      	adds	r3, #16
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	429a      	cmp	r2, r3
 800175e:	d152      	bne.n	8001806 <SCH_Delete_Task+0xd2>
            // Task found, proceed with deletion

            // If the current task is not the last one and the next task is not empty,
            // adjust the delay of the next task to include the delay of the deleted task.
            if (taskIndex < SCH_MAX_TASKS - 1 && SCH_tasks_Array[taskIndex + 1].pTask != 0) {
 8001760:	7ffb      	ldrb	r3, [r7, #31]
 8001762:	2b08      	cmp	r3, #8
 8001764:	d828      	bhi.n	80017b8 <SCH_Delete_Task+0x84>
 8001766:	7ffb      	ldrb	r3, [r7, #31]
 8001768:	1c5a      	adds	r2, r3, #1
 800176a:	492d      	ldr	r1, [pc, #180]	; (8001820 <SCH_Delete_Task+0xec>)
 800176c:	4613      	mov	r3, r2
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	4413      	add	r3, r2
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	440b      	add	r3, r1
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d01d      	beq.n	80017b8 <SCH_Delete_Task+0x84>
                SCH_tasks_Array[taskIndex + 1].Delay += SCH_tasks_Array[taskIndex].Delay;
 800177c:	7ffb      	ldrb	r3, [r7, #31]
 800177e:	1c5a      	adds	r2, r3, #1
 8001780:	4927      	ldr	r1, [pc, #156]	; (8001820 <SCH_Delete_Task+0xec>)
 8001782:	4613      	mov	r3, r2
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	4413      	add	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	440b      	add	r3, r1
 800178c:	3304      	adds	r3, #4
 800178e:	6819      	ldr	r1, [r3, #0]
 8001790:	7ffa      	ldrb	r2, [r7, #31]
 8001792:	4823      	ldr	r0, [pc, #140]	; (8001820 <SCH_Delete_Task+0xec>)
 8001794:	4613      	mov	r3, r2
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	4413      	add	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	4403      	add	r3, r0
 800179e:	3304      	adds	r3, #4
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	7ffa      	ldrb	r2, [r7, #31]
 80017a4:	3201      	adds	r2, #1
 80017a6:	4419      	add	r1, r3
 80017a8:	481d      	ldr	r0, [pc, #116]	; (8001820 <SCH_Delete_Task+0xec>)
 80017aa:	4613      	mov	r3, r2
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	4413      	add	r3, r2
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	4403      	add	r3, r0
 80017b4:	3304      	adds	r3, #4
 80017b6:	6019      	str	r1, [r3, #0]
            }

            // Shift the remaining tasks to fill the gap created by the deleted task
            for (uint8_t j = taskIndex; j < SCH_MAX_TASKS - 1; j++) {
 80017b8:	7ffb      	ldrb	r3, [r7, #31]
 80017ba:	77bb      	strb	r3, [r7, #30]
 80017bc:	e017      	b.n	80017ee <SCH_Delete_Task+0xba>
                SCH_tasks_Array[j] = SCH_tasks_Array[j + 1];
 80017be:	7fbb      	ldrb	r3, [r7, #30]
 80017c0:	1c5a      	adds	r2, r3, #1
 80017c2:	7fb9      	ldrb	r1, [r7, #30]
 80017c4:	4816      	ldr	r0, [pc, #88]	; (8001820 <SCH_Delete_Task+0xec>)
 80017c6:	460b      	mov	r3, r1
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	440b      	add	r3, r1
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4418      	add	r0, r3
 80017d0:	4913      	ldr	r1, [pc, #76]	; (8001820 <SCH_Delete_Task+0xec>)
 80017d2:	4613      	mov	r3, r2
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	4413      	add	r3, r2
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	440b      	add	r3, r1
 80017dc:	4604      	mov	r4, r0
 80017de:	461d      	mov	r5, r3
 80017e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017e4:	682b      	ldr	r3, [r5, #0]
 80017e6:	6023      	str	r3, [r4, #0]
            for (uint8_t j = taskIndex; j < SCH_MAX_TASKS - 1; j++) {
 80017e8:	7fbb      	ldrb	r3, [r7, #30]
 80017ea:	3301      	adds	r3, #1
 80017ec:	77bb      	strb	r3, [r7, #30]
 80017ee:	7fbb      	ldrb	r3, [r7, #30]
 80017f0:	2b08      	cmp	r3, #8
 80017f2:	d9e4      	bls.n	80017be <SCH_Delete_Task+0x8a>
            }

            // Clear the last task slot to ensure no leftover data
            SCH_tasks_Array[SCH_MAX_TASKS - 1] = (sTask){0};
 80017f4:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <SCH_Delete_Task+0xec>)
 80017f6:	33b4      	adds	r3, #180	; 0xb4
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
 8001804:	e007      	b.n	8001816 <SCH_Delete_Task+0xe2>
    for (uint8_t taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex++) {
 8001806:	7ffb      	ldrb	r3, [r7, #31]
 8001808:	3301      	adds	r3, #1
 800180a:	77fb      	strb	r3, [r7, #31]
 800180c:	7ffb      	ldrb	r3, [r7, #31]
 800180e:	2b09      	cmp	r3, #9
 8001810:	d99a      	bls.n	8001748 <SCH_Delete_Task+0x14>

            return;
        }
    }

    return; // Task ID not found, exit the function
 8001812:	e000      	b.n	8001816 <SCH_Delete_Task+0xe2>
    if (taskID == NO_TASK_ID) return;
 8001814:	bf00      	nop
}
 8001816:	3724      	adds	r7, #36	; 0x24
 8001818:	46bd      	mov	sp, r7
 800181a:	bcb0      	pop	{r4, r5, r7}
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	20000120 	.word	0x20000120

08001824 <SCH_Dispatch_Tasks>:


void SCH_Dispatch_Tasks(){
 8001824:	b5b0      	push	{r4, r5, r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
	if(SCH_tasks_Array[0].RunMe > 0) {
 800182a:	4b11      	ldr	r3, [pc, #68]	; (8001870 <SCH_Dispatch_Tasks+0x4c>)
 800182c:	7b1b      	ldrb	r3, [r3, #12]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d019      	beq.n	8001866 <SCH_Dispatch_Tasks+0x42>
		(*SCH_tasks_Array[0].pTask)(); // Function pointer -> Run task
 8001832:	4b0f      	ldr	r3, [pc, #60]	; (8001870 <SCH_Dispatch_Tasks+0x4c>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4798      	blx	r3
		SCH_tasks_Array[0].RunMe = 0; // Set back RunMe flag
 8001838:	4b0d      	ldr	r3, [pc, #52]	; (8001870 <SCH_Dispatch_Tasks+0x4c>)
 800183a:	2200      	movs	r2, #0
 800183c:	731a      	strb	r2, [r3, #12]
		sTask temtask = SCH_tasks_Array[0];
 800183e:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <SCH_Dispatch_Tasks+0x4c>)
 8001840:	1d3c      	adds	r4, r7, #4
 8001842:	461d      	mov	r5, r3
 8001844:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001846:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001848:	682b      	ldr	r3, [r5, #0]
 800184a:	6023      	str	r3, [r4, #0]
		SCH_Delete_Task(temtask.TaskID);
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff ff70 	bl	8001734 <SCH_Delete_Task>
		if (temtask.Period != 0) {
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d005      	beq.n	8001866 <SCH_Dispatch_Tasks+0x42>
			SCH_Add_Task(temtask.pTask, temtask.Period, temtask.Period);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	68f9      	ldr	r1, [r7, #12]
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff fe75 	bl	8001550 <SCH_Add_Task>
		}
	}
}
 8001866:	bf00      	nop
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bdb0      	pop	{r4, r5, r7, pc}
 800186e:	bf00      	nop
 8001870:	20000120 	.word	0x20000120

08001874 <Get_New_Task_ID>:

static uint32_t Get_New_Task_ID() {
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
    return ++newTaskID;
 8001878:	4b05      	ldr	r3, [pc, #20]	; (8001890 <Get_New_Task_ID+0x1c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	3301      	adds	r3, #1
 800187e:	4a04      	ldr	r2, [pc, #16]	; (8001890 <Get_New_Task_ID+0x1c>)
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	4b03      	ldr	r3, [pc, #12]	; (8001890 <Get_New_Task_ID+0x1c>)
 8001884:	681b      	ldr	r3, [r3, #0]
}
 8001886:	4618      	mov	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	200001e8 	.word	0x200001e8

08001894 <setTimerSecond>:
void setTimer7SEG(int duration){
	counter7SEG = duration/PERIOD;
	timer7SEG = 0;
}

void setTimerSecond(int duration){
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
	counterSecond = duration/PERIOD;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4a08      	ldr	r2, [pc, #32]	; (80018c0 <setTimerSecond+0x2c>)
 80018a0:	fb82 1203 	smull	r1, r2, r2, r3
 80018a4:	1092      	asrs	r2, r2, #2
 80018a6:	17db      	asrs	r3, r3, #31
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	4a06      	ldr	r2, [pc, #24]	; (80018c4 <setTimerSecond+0x30>)
 80018ac:	6013      	str	r3, [r2, #0]
	timerSecond = 0;
 80018ae:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <setTimerSecond+0x34>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	66666667 	.word	0x66666667
 80018c4:	200001f8 	.word	0x200001f8
 80018c8:	200001f4 	.word	0x200001f4

080018cc <setTimer>:

void setTimer(int index, int duration){
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
	counter[index] = duration/PERIOD;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	4a09      	ldr	r2, [pc, #36]	; (8001900 <setTimer+0x34>)
 80018da:	fb82 1203 	smull	r1, r2, r2, r3
 80018de:	1092      	asrs	r2, r2, #2
 80018e0:	17db      	asrs	r3, r3, #31
 80018e2:	1ad2      	subs	r2, r2, r3
 80018e4:	4907      	ldr	r1, [pc, #28]	; (8001904 <setTimer+0x38>)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timerFlag[index] = 0;
 80018ec:	4a06      	ldr	r2, [pc, #24]	; (8001908 <setTimer+0x3c>)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2100      	movs	r1, #0
 80018f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80018f6:	bf00      	nop
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr
 8001900:	66666667 	.word	0x66666667
 8001904:	20000210 	.word	0x20000210
 8001908:	200001fc 	.word	0x200001fc

0800190c <timerRun>:

void timerRun(){
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_COUNTERS; i++){
 8001912:	2300      	movs	r3, #0
 8001914:	607b      	str	r3, [r7, #4]
 8001916:	e01c      	b.n	8001952 <timerRun+0x46>
		if (counter[i] > 0){
 8001918:	4a12      	ldr	r2, [pc, #72]	; (8001964 <timerRun+0x58>)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001920:	2b00      	cmp	r3, #0
 8001922:	dd13      	ble.n	800194c <timerRun+0x40>
			counter[i]--;
 8001924:	4a0f      	ldr	r2, [pc, #60]	; (8001964 <timerRun+0x58>)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800192c:	1e5a      	subs	r2, r3, #1
 800192e:	490d      	ldr	r1, [pc, #52]	; (8001964 <timerRun+0x58>)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (counter[i] <= 0){
 8001936:	4a0b      	ldr	r2, [pc, #44]	; (8001964 <timerRun+0x58>)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800193e:	2b00      	cmp	r3, #0
 8001940:	dc04      	bgt.n	800194c <timerRun+0x40>
				timerFlag[i] = 1;
 8001942:	4a09      	ldr	r2, [pc, #36]	; (8001968 <timerRun+0x5c>)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2101      	movs	r1, #1
 8001948:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NO_OF_COUNTERS; i++){
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3301      	adds	r3, #1
 8001950:	607b      	str	r3, [r7, #4]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2b04      	cmp	r3, #4
 8001956:	dddf      	ble.n	8001918 <timerRun+0xc>
			}
		}
	}
}
 8001958:	bf00      	nop
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr
 8001964:	20000210 	.word	0x20000210
 8001968:	200001fc 	.word	0x200001fc

0800196c <timerRunSecond>:

void timerRunSecond(){
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
	if (counterSecond > 0){
 8001970:	4b09      	ldr	r3, [pc, #36]	; (8001998 <timerRunSecond+0x2c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	dd0b      	ble.n	8001990 <timerRunSecond+0x24>
		counterSecond--;
 8001978:	4b07      	ldr	r3, [pc, #28]	; (8001998 <timerRunSecond+0x2c>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	3b01      	subs	r3, #1
 800197e:	4a06      	ldr	r2, [pc, #24]	; (8001998 <timerRunSecond+0x2c>)
 8001980:	6013      	str	r3, [r2, #0]
		if (counterSecond <= 0){
 8001982:	4b05      	ldr	r3, [pc, #20]	; (8001998 <timerRunSecond+0x2c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2b00      	cmp	r3, #0
 8001988:	dc02      	bgt.n	8001990 <timerRunSecond+0x24>
			timerSecond = 1;
 800198a:	4b04      	ldr	r3, [pc, #16]	; (800199c <timerRunSecond+0x30>)
 800198c:	2201      	movs	r2, #1
 800198e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	bc80      	pop	{r7}
 8001996:	4770      	bx	lr
 8001998:	200001f8 	.word	0x200001f8
 800199c:	200001f4 	.word	0x200001f4

080019a0 <timerRun7SEG>:

void timerRun7SEG(){
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
	if (counter7SEG > 0){
 80019a4:	4b09      	ldr	r3, [pc, #36]	; (80019cc <timerRun7SEG+0x2c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	dd0b      	ble.n	80019c4 <timerRun7SEG+0x24>
		counter7SEG--;
 80019ac:	4b07      	ldr	r3, [pc, #28]	; (80019cc <timerRun7SEG+0x2c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	3b01      	subs	r3, #1
 80019b2:	4a06      	ldr	r2, [pc, #24]	; (80019cc <timerRun7SEG+0x2c>)
 80019b4:	6013      	str	r3, [r2, #0]
		if (counter7SEG <= 0){
 80019b6:	4b05      	ldr	r3, [pc, #20]	; (80019cc <timerRun7SEG+0x2c>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	dc02      	bgt.n	80019c4 <timerRun7SEG+0x24>
			timer7SEG = 1;
 80019be:	4b04      	ldr	r3, [pc, #16]	; (80019d0 <timerRun7SEG+0x30>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	601a      	str	r2, [r3, #0]
		}
	}
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr
 80019cc:	200001f0 	.word	0x200001f0
 80019d0:	200001ec 	.word	0x200001ec

080019d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019da:	4b15      	ldr	r3, [pc, #84]	; (8001a30 <HAL_MspInit+0x5c>)
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	4a14      	ldr	r2, [pc, #80]	; (8001a30 <HAL_MspInit+0x5c>)
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	6193      	str	r3, [r2, #24]
 80019e6:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <HAL_MspInit+0x5c>)
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f2:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <HAL_MspInit+0x5c>)
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	4a0e      	ldr	r2, [pc, #56]	; (8001a30 <HAL_MspInit+0x5c>)
 80019f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019fc:	61d3      	str	r3, [r2, #28]
 80019fe:	4b0c      	ldr	r3, [pc, #48]	; (8001a30 <HAL_MspInit+0x5c>)
 8001a00:	69db      	ldr	r3, [r3, #28]
 8001a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a06:	607b      	str	r3, [r7, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a0a:	4b0a      	ldr	r3, [pc, #40]	; (8001a34 <HAL_MspInit+0x60>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	4a04      	ldr	r2, [pc, #16]	; (8001a34 <HAL_MspInit+0x60>)
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a26:	bf00      	nop
 8001a28:	3714      	adds	r7, #20
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bc80      	pop	{r7}
 8001a2e:	4770      	bx	lr
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40010000 	.word	0x40010000

08001a38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a48:	d114      	bne.n	8001a74 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a4a:	4b19      	ldr	r3, [pc, #100]	; (8001ab0 <HAL_TIM_Base_MspInit+0x78>)
 8001a4c:	69db      	ldr	r3, [r3, #28]
 8001a4e:	4a18      	ldr	r2, [pc, #96]	; (8001ab0 <HAL_TIM_Base_MspInit+0x78>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	61d3      	str	r3, [r2, #28]
 8001a56:	4b16      	ldr	r3, [pc, #88]	; (8001ab0 <HAL_TIM_Base_MspInit+0x78>)
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2100      	movs	r1, #0
 8001a66:	201c      	movs	r0, #28
 8001a68:	f000 fabf 	bl	8001fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a6c:	201c      	movs	r0, #28
 8001a6e:	f000 fad8 	bl	8002022 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001a72:	e018      	b.n	8001aa6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a0e      	ldr	r2, [pc, #56]	; (8001ab4 <HAL_TIM_Base_MspInit+0x7c>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d113      	bne.n	8001aa6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a7e:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <HAL_TIM_Base_MspInit+0x78>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	4a0b      	ldr	r2, [pc, #44]	; (8001ab0 <HAL_TIM_Base_MspInit+0x78>)
 8001a84:	f043 0302 	orr.w	r3, r3, #2
 8001a88:	61d3      	str	r3, [r2, #28]
 8001a8a:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <HAL_TIM_Base_MspInit+0x78>)
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	60bb      	str	r3, [r7, #8]
 8001a94:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a96:	2200      	movs	r2, #0
 8001a98:	2100      	movs	r1, #0
 8001a9a:	201d      	movs	r0, #29
 8001a9c:	f000 faa5 	bl	8001fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001aa0:	201d      	movs	r0, #29
 8001aa2:	f000 fabe 	bl	8002022 <HAL_NVIC_EnableIRQ>
}
 8001aa6:	bf00      	nop
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40000400 	.word	0x40000400

08001ab8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b088      	sub	sp, #32
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac0:	f107 0310 	add.w	r3, r7, #16
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a0f      	ldr	r2, [pc, #60]	; (8001b10 <HAL_TIM_MspPostInit+0x58>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d117      	bne.n	8001b08 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad8:	4b0e      	ldr	r3, [pc, #56]	; (8001b14 <HAL_TIM_MspPostInit+0x5c>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	4a0d      	ldr	r2, [pc, #52]	; (8001b14 <HAL_TIM_MspPostInit+0x5c>)
 8001ade:	f043 0304 	orr.w	r3, r3, #4
 8001ae2:	6193      	str	r3, [r2, #24]
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <HAL_TIM_MspPostInit+0x5c>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	f003 0304 	and.w	r3, r3, #4
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001af0:	2340      	movs	r3, #64	; 0x40
 8001af2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af4:	2302      	movs	r3, #2
 8001af6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af8:	2302      	movs	r3, #2
 8001afa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afc:	f107 0310 	add.w	r3, r7, #16
 8001b00:	4619      	mov	r1, r3
 8001b02:	4805      	ldr	r0, [pc, #20]	; (8001b18 <HAL_TIM_MspPostInit+0x60>)
 8001b04:	f000 fb5a 	bl	80021bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b08:	bf00      	nop
 8001b0a:	3720      	adds	r7, #32
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40000400 	.word	0x40000400
 8001b14:	40021000 	.word	0x40021000
 8001b18:	40010800 	.word	0x40010800

08001b1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 0310 	add.w	r3, r7, #16
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a1f      	ldr	r2, [pc, #124]	; (8001bb4 <HAL_UART_MspInit+0x98>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d137      	bne.n	8001bac <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b3c:	4b1e      	ldr	r3, [pc, #120]	; (8001bb8 <HAL_UART_MspInit+0x9c>)
 8001b3e:	69db      	ldr	r3, [r3, #28]
 8001b40:	4a1d      	ldr	r2, [pc, #116]	; (8001bb8 <HAL_UART_MspInit+0x9c>)
 8001b42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b46:	61d3      	str	r3, [r2, #28]
 8001b48:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <HAL_UART_MspInit+0x9c>)
 8001b4a:	69db      	ldr	r3, [r3, #28]
 8001b4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b54:	4b18      	ldr	r3, [pc, #96]	; (8001bb8 <HAL_UART_MspInit+0x9c>)
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	4a17      	ldr	r2, [pc, #92]	; (8001bb8 <HAL_UART_MspInit+0x9c>)
 8001b5a:	f043 0304 	orr.w	r3, r3, #4
 8001b5e:	6193      	str	r3, [r2, #24]
 8001b60:	4b15      	ldr	r3, [pc, #84]	; (8001bb8 <HAL_UART_MspInit+0x9c>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	60bb      	str	r3, [r7, #8]
 8001b6a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b6c:	2304      	movs	r3, #4
 8001b6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b70:	2302      	movs	r3, #2
 8001b72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b74:	2303      	movs	r3, #3
 8001b76:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b78:	f107 0310 	add.w	r3, r7, #16
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	480f      	ldr	r0, [pc, #60]	; (8001bbc <HAL_UART_MspInit+0xa0>)
 8001b80:	f000 fb1c 	bl	80021bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b84:	2308      	movs	r3, #8
 8001b86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b90:	f107 0310 	add.w	r3, r7, #16
 8001b94:	4619      	mov	r1, r3
 8001b96:	4809      	ldr	r0, [pc, #36]	; (8001bbc <HAL_UART_MspInit+0xa0>)
 8001b98:	f000 fb10 	bl	80021bc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	2026      	movs	r0, #38	; 0x26
 8001ba2:	f000 fa22 	bl	8001fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ba6:	2026      	movs	r0, #38	; 0x26
 8001ba8:	f000 fa3b 	bl	8002022 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bac:	bf00      	nop
 8001bae:	3720      	adds	r7, #32
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40004400 	.word	0x40004400
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	40010800 	.word	0x40010800

08001bc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bc4:	e7fe      	b.n	8001bc4 <NMI_Handler+0x4>

08001bc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bca:	e7fe      	b.n	8001bca <HardFault_Handler+0x4>

08001bcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bd0:	e7fe      	b.n	8001bd0 <MemManage_Handler+0x4>

08001bd2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bd6:	e7fe      	b.n	8001bd6 <BusFault_Handler+0x4>

08001bd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bdc:	e7fe      	b.n	8001bdc <UsageFault_Handler+0x4>

08001bde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bde:	b480      	push	{r7}
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr

08001bea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bea:	b480      	push	{r7}
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bc80      	pop	{r7}
 8001bf4:	4770      	bx	lr

08001bf6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bc80      	pop	{r7}
 8001c00:	4770      	bx	lr

08001c02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c06:	f000 f8d9 	bl	8001dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
	...

08001c10 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c14:	4802      	ldr	r0, [pc, #8]	; (8001c20 <TIM2_IRQHandler+0x10>)
 8001c16:	f001 fa2f 	bl	8003078 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20000284 	.word	0x20000284

08001c24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c28:	4802      	ldr	r0, [pc, #8]	; (8001c34 <TIM3_IRQHandler+0x10>)
 8001c2a:	f001 fa25 	bl	8003078 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	2000023c 	.word	0x2000023c

08001c38 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c3c:	4802      	ldr	r0, [pc, #8]	; (8001c48 <USART2_IRQHandler+0x10>)
 8001c3e:	f002 f8b9 	bl	8003db4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	200002cc 	.word	0x200002cc

08001c4c <_sbrk>:
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	4a14      	ldr	r2, [pc, #80]	; (8001ca8 <_sbrk+0x5c>)
 8001c56:	4b15      	ldr	r3, [pc, #84]	; (8001cac <_sbrk+0x60>)
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	4b13      	ldr	r3, [pc, #76]	; (8001cb0 <_sbrk+0x64>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d102      	bne.n	8001c6e <_sbrk+0x22>
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <_sbrk+0x64>)
 8001c6a:	4a12      	ldr	r2, [pc, #72]	; (8001cb4 <_sbrk+0x68>)
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <_sbrk+0x64>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d207      	bcs.n	8001c8c <_sbrk+0x40>
 8001c7c:	f002 fdea 	bl	8004854 <__errno>
 8001c80:	4603      	mov	r3, r0
 8001c82:	220c      	movs	r2, #12
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8a:	e009      	b.n	8001ca0 <_sbrk+0x54>
 8001c8c:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <_sbrk+0x64>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <_sbrk+0x64>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	4a05      	ldr	r2, [pc, #20]	; (8001cb0 <_sbrk+0x64>)
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3718      	adds	r7, #24
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20005000 	.word	0x20005000
 8001cac:	00000400 	.word	0x00000400
 8001cb0:	20000224 	.word	0x20000224
 8001cb4:	20000328 	.word	0x20000328

08001cb8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cbc:	bf00      	nop
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bc80      	pop	{r7}
 8001cc2:	4770      	bx	lr

08001cc4 <buzzer>:
 *  Created on: Nov 29, 2023
 *      Author: olkmphy
 */
#include "uart_buzzer.h"

void buzzer(){
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
	// Implement buzzer here...
	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, buzzer_value);
 8001cc8:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <buzzer+0x18>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	4b04      	ldr	r3, [pc, #16]	; (8001ce0 <buzzer+0x1c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001cd2:	bf00      	nop
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bc80      	pop	{r7}
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	200000e8 	.word	0x200000e8
 8001ce0:	2000023c 	.word	0x2000023c

08001ce4 <Reset_Handler>:
 8001ce4:	f7ff ffe8 	bl	8001cb8 <SystemInit>
 8001ce8:	480b      	ldr	r0, [pc, #44]	; (8001d18 <LoopFillZerobss+0xe>)
 8001cea:	490c      	ldr	r1, [pc, #48]	; (8001d1c <LoopFillZerobss+0x12>)
 8001cec:	4a0c      	ldr	r2, [pc, #48]	; (8001d20 <LoopFillZerobss+0x16>)
 8001cee:	2300      	movs	r3, #0
 8001cf0:	e002      	b.n	8001cf8 <LoopCopyDataInit>

08001cf2 <CopyDataInit>:
 8001cf2:	58d4      	ldr	r4, [r2, r3]
 8001cf4:	50c4      	str	r4, [r0, r3]
 8001cf6:	3304      	adds	r3, #4

08001cf8 <LoopCopyDataInit>:
 8001cf8:	18c4      	adds	r4, r0, r3
 8001cfa:	428c      	cmp	r4, r1
 8001cfc:	d3f9      	bcc.n	8001cf2 <CopyDataInit>
 8001cfe:	4a09      	ldr	r2, [pc, #36]	; (8001d24 <LoopFillZerobss+0x1a>)
 8001d00:	4c09      	ldr	r4, [pc, #36]	; (8001d28 <LoopFillZerobss+0x1e>)
 8001d02:	2300      	movs	r3, #0
 8001d04:	e001      	b.n	8001d0a <LoopFillZerobss>

08001d06 <FillZerobss>:
 8001d06:	6013      	str	r3, [r2, #0]
 8001d08:	3204      	adds	r2, #4

08001d0a <LoopFillZerobss>:
 8001d0a:	42a2      	cmp	r2, r4
 8001d0c:	d3fb      	bcc.n	8001d06 <FillZerobss>
 8001d0e:	f002 fda7 	bl	8004860 <__libc_init_array>
 8001d12:	f7ff f9a5 	bl	8001060 <main>
 8001d16:	4770      	bx	lr
 8001d18:	20000000 	.word	0x20000000
 8001d1c:	200000a8 	.word	0x200000a8
 8001d20:	080051d0 	.word	0x080051d0
 8001d24:	200000a8 	.word	0x200000a8
 8001d28:	20000328 	.word	0x20000328

08001d2c <ADC1_2_IRQHandler>:
 8001d2c:	e7fe      	b.n	8001d2c <ADC1_2_IRQHandler>
	...

08001d30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d34:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <HAL_Init+0x28>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a07      	ldr	r2, [pc, #28]	; (8001d58 <HAL_Init+0x28>)
 8001d3a:	f043 0310 	orr.w	r3, r3, #16
 8001d3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d40:	2003      	movs	r0, #3
 8001d42:	f000 f947 	bl	8001fd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d46:	200f      	movs	r0, #15
 8001d48:	f000 f808 	bl	8001d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d4c:	f7ff fe42 	bl	80019d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40022000 	.word	0x40022000

08001d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d64:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <HAL_InitTick+0x54>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <HAL_InitTick+0x58>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f000 f95f 	bl	800203e <HAL_SYSTICK_Config>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e00e      	b.n	8001da8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b0f      	cmp	r3, #15
 8001d8e:	d80a      	bhi.n	8001da6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d90:	2200      	movs	r2, #0
 8001d92:	6879      	ldr	r1, [r7, #4]
 8001d94:	f04f 30ff 	mov.w	r0, #4294967295
 8001d98:	f000 f927 	bl	8001fea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d9c:	4a06      	ldr	r2, [pc, #24]	; (8001db8 <HAL_InitTick+0x5c>)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
 8001da4:	e000      	b.n	8001da8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20000038 	.word	0x20000038
 8001db4:	20000040 	.word	0x20000040
 8001db8:	2000003c 	.word	0x2000003c

08001dbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dc0:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <HAL_IncTick+0x1c>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <HAL_IncTick+0x20>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4413      	add	r3, r2
 8001dcc:	4a03      	ldr	r2, [pc, #12]	; (8001ddc <HAL_IncTick+0x20>)
 8001dce:	6013      	str	r3, [r2, #0]
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr
 8001dd8:	20000040 	.word	0x20000040
 8001ddc:	20000314 	.word	0x20000314

08001de0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  return uwTick;
 8001de4:	4b02      	ldr	r3, [pc, #8]	; (8001df0 <HAL_GetTick+0x10>)
 8001de6:	681b      	ldr	r3, [r3, #0]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr
 8001df0:	20000314 	.word	0x20000314

08001df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dfc:	f7ff fff0 	bl	8001de0 <HAL_GetTick>
 8001e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e0c:	d005      	beq.n	8001e1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	; (8001e38 <HAL_Delay+0x44>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	461a      	mov	r2, r3
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	4413      	add	r3, r2
 8001e18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e1a:	bf00      	nop
 8001e1c:	f7ff ffe0 	bl	8001de0 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d8f7      	bhi.n	8001e1c <HAL_Delay+0x28>
  {
  }
}
 8001e2c:	bf00      	nop
 8001e2e:	bf00      	nop
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000040 	.word	0x20000040

08001e3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <__NVIC_SetPriorityGrouping+0x44>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e52:	68ba      	ldr	r2, [r7, #8]
 8001e54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e58:	4013      	ands	r3, r2
 8001e5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e6e:	4a04      	ldr	r2, [pc, #16]	; (8001e80 <__NVIC_SetPriorityGrouping+0x44>)
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	60d3      	str	r3, [r2, #12]
}
 8001e74:	bf00      	nop
 8001e76:	3714      	adds	r7, #20
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bc80      	pop	{r7}
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e88:	4b04      	ldr	r3, [pc, #16]	; (8001e9c <__NVIC_GetPriorityGrouping+0x18>)
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	0a1b      	lsrs	r3, r3, #8
 8001e8e:	f003 0307 	and.w	r3, r3, #7
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bc80      	pop	{r7}
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	db0b      	blt.n	8001eca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	f003 021f 	and.w	r2, r3, #31
 8001eb8:	4906      	ldr	r1, [pc, #24]	; (8001ed4 <__NVIC_EnableIRQ+0x34>)
 8001eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebe:	095b      	lsrs	r3, r3, #5
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr
 8001ed4:	e000e100 	.word	0xe000e100

08001ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	6039      	str	r1, [r7, #0]
 8001ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	db0a      	blt.n	8001f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	490c      	ldr	r1, [pc, #48]	; (8001f24 <__NVIC_SetPriority+0x4c>)
 8001ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef6:	0112      	lsls	r2, r2, #4
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	440b      	add	r3, r1
 8001efc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f00:	e00a      	b.n	8001f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	b2da      	uxtb	r2, r3
 8001f06:	4908      	ldr	r1, [pc, #32]	; (8001f28 <__NVIC_SetPriority+0x50>)
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	f003 030f 	and.w	r3, r3, #15
 8001f0e:	3b04      	subs	r3, #4
 8001f10:	0112      	lsls	r2, r2, #4
 8001f12:	b2d2      	uxtb	r2, r2
 8001f14:	440b      	add	r3, r1
 8001f16:	761a      	strb	r2, [r3, #24]
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bc80      	pop	{r7}
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	e000e100 	.word	0xe000e100
 8001f28:	e000ed00 	.word	0xe000ed00

08001f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b089      	sub	sp, #36	; 0x24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	f003 0307 	and.w	r3, r3, #7
 8001f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	f1c3 0307 	rsb	r3, r3, #7
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	bf28      	it	cs
 8001f4a:	2304      	movcs	r3, #4
 8001f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	3304      	adds	r3, #4
 8001f52:	2b06      	cmp	r3, #6
 8001f54:	d902      	bls.n	8001f5c <NVIC_EncodePriority+0x30>
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	3b03      	subs	r3, #3
 8001f5a:	e000      	b.n	8001f5e <NVIC_EncodePriority+0x32>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f60:	f04f 32ff 	mov.w	r2, #4294967295
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	43da      	mvns	r2, r3
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	401a      	ands	r2, r3
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f74:	f04f 31ff 	mov.w	r1, #4294967295
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7e:	43d9      	mvns	r1, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f84:	4313      	orrs	r3, r2
         );
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3724      	adds	r7, #36	; 0x24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bc80      	pop	{r7}
 8001f8e:	4770      	bx	lr

08001f90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fa0:	d301      	bcc.n	8001fa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e00f      	b.n	8001fc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fa6:	4a0a      	ldr	r2, [pc, #40]	; (8001fd0 <SysTick_Config+0x40>)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3b01      	subs	r3, #1
 8001fac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fae:	210f      	movs	r1, #15
 8001fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb4:	f7ff ff90 	bl	8001ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fb8:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <SysTick_Config+0x40>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fbe:	4b04      	ldr	r3, [pc, #16]	; (8001fd0 <SysTick_Config+0x40>)
 8001fc0:	2207      	movs	r2, #7
 8001fc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	e000e010 	.word	0xe000e010

08001fd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7ff ff2d 	bl	8001e3c <__NVIC_SetPriorityGrouping>
}
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b086      	sub	sp, #24
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
 8001ff6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ffc:	f7ff ff42 	bl	8001e84 <__NVIC_GetPriorityGrouping>
 8002000:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	68b9      	ldr	r1, [r7, #8]
 8002006:	6978      	ldr	r0, [r7, #20]
 8002008:	f7ff ff90 	bl	8001f2c <NVIC_EncodePriority>
 800200c:	4602      	mov	r2, r0
 800200e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002012:	4611      	mov	r1, r2
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff ff5f 	bl	8001ed8 <__NVIC_SetPriority>
}
 800201a:	bf00      	nop
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
 8002028:	4603      	mov	r3, r0
 800202a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800202c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff ff35 	bl	8001ea0 <__NVIC_EnableIRQ>
}
 8002036:	bf00      	nop
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b082      	sub	sp, #8
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff ffa2 	bl	8001f90 <SysTick_Config>
 800204c:	4603      	mov	r3, r0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002056:	b480      	push	{r7}
 8002058:	b085      	sub	sp, #20
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800205e:	2300      	movs	r3, #0
 8002060:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b02      	cmp	r3, #2
 800206c:	d008      	beq.n	8002080 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2204      	movs	r2, #4
 8002072:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e020      	b.n	80020c2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f022 020e 	bic.w	r2, r2, #14
 800208e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0201 	bic.w	r2, r2, #1
 800209e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a8:	2101      	movs	r1, #1
 80020aa:	fa01 f202 	lsl.w	r2, r1, r2
 80020ae:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bc80      	pop	{r7}
 80020ca:	4770      	bx	lr

080020cc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020d4:	2300      	movs	r3, #0
 80020d6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d005      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2204      	movs	r2, #4
 80020e8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	73fb      	strb	r3, [r7, #15]
 80020ee:	e051      	b.n	8002194 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 020e 	bic.w	r2, r2, #14
 80020fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f022 0201 	bic.w	r2, r2, #1
 800210e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a22      	ldr	r2, [pc, #136]	; (80021a0 <HAL_DMA_Abort_IT+0xd4>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d029      	beq.n	800216e <HAL_DMA_Abort_IT+0xa2>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a21      	ldr	r2, [pc, #132]	; (80021a4 <HAL_DMA_Abort_IT+0xd8>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d022      	beq.n	800216a <HAL_DMA_Abort_IT+0x9e>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a1f      	ldr	r2, [pc, #124]	; (80021a8 <HAL_DMA_Abort_IT+0xdc>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d01a      	beq.n	8002164 <HAL_DMA_Abort_IT+0x98>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a1e      	ldr	r2, [pc, #120]	; (80021ac <HAL_DMA_Abort_IT+0xe0>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d012      	beq.n	800215e <HAL_DMA_Abort_IT+0x92>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a1c      	ldr	r2, [pc, #112]	; (80021b0 <HAL_DMA_Abort_IT+0xe4>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d00a      	beq.n	8002158 <HAL_DMA_Abort_IT+0x8c>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a1b      	ldr	r2, [pc, #108]	; (80021b4 <HAL_DMA_Abort_IT+0xe8>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d102      	bne.n	8002152 <HAL_DMA_Abort_IT+0x86>
 800214c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002150:	e00e      	b.n	8002170 <HAL_DMA_Abort_IT+0xa4>
 8002152:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002156:	e00b      	b.n	8002170 <HAL_DMA_Abort_IT+0xa4>
 8002158:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800215c:	e008      	b.n	8002170 <HAL_DMA_Abort_IT+0xa4>
 800215e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002162:	e005      	b.n	8002170 <HAL_DMA_Abort_IT+0xa4>
 8002164:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002168:	e002      	b.n	8002170 <HAL_DMA_Abort_IT+0xa4>
 800216a:	2310      	movs	r3, #16
 800216c:	e000      	b.n	8002170 <HAL_DMA_Abort_IT+0xa4>
 800216e:	2301      	movs	r3, #1
 8002170:	4a11      	ldr	r2, [pc, #68]	; (80021b8 <HAL_DMA_Abort_IT+0xec>)
 8002172:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002188:	2b00      	cmp	r3, #0
 800218a:	d003      	beq.n	8002194 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	4798      	blx	r3
    } 
  }
  return status;
 8002194:	7bfb      	ldrb	r3, [r7, #15]
}
 8002196:	4618      	mov	r0, r3
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40020008 	.word	0x40020008
 80021a4:	4002001c 	.word	0x4002001c
 80021a8:	40020030 	.word	0x40020030
 80021ac:	40020044 	.word	0x40020044
 80021b0:	40020058 	.word	0x40020058
 80021b4:	4002006c 	.word	0x4002006c
 80021b8:	40020000 	.word	0x40020000

080021bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021bc:	b480      	push	{r7}
 80021be:	b08b      	sub	sp, #44	; 0x2c
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021c6:	2300      	movs	r3, #0
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80021ca:	2300      	movs	r3, #0
 80021cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021ce:	e169      	b.n	80024a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80021d0:	2201      	movs	r2, #1
 80021d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	69fa      	ldr	r2, [r7, #28]
 80021e0:	4013      	ands	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	f040 8158 	bne.w	800249e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	4a9a      	ldr	r2, [pc, #616]	; (800245c <HAL_GPIO_Init+0x2a0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d05e      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
 80021f8:	4a98      	ldr	r2, [pc, #608]	; (800245c <HAL_GPIO_Init+0x2a0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d875      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 80021fe:	4a98      	ldr	r2, [pc, #608]	; (8002460 <HAL_GPIO_Init+0x2a4>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d058      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
 8002204:	4a96      	ldr	r2, [pc, #600]	; (8002460 <HAL_GPIO_Init+0x2a4>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d86f      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 800220a:	4a96      	ldr	r2, [pc, #600]	; (8002464 <HAL_GPIO_Init+0x2a8>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d052      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
 8002210:	4a94      	ldr	r2, [pc, #592]	; (8002464 <HAL_GPIO_Init+0x2a8>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d869      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 8002216:	4a94      	ldr	r2, [pc, #592]	; (8002468 <HAL_GPIO_Init+0x2ac>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d04c      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
 800221c:	4a92      	ldr	r2, [pc, #584]	; (8002468 <HAL_GPIO_Init+0x2ac>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d863      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 8002222:	4a92      	ldr	r2, [pc, #584]	; (800246c <HAL_GPIO_Init+0x2b0>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d046      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
 8002228:	4a90      	ldr	r2, [pc, #576]	; (800246c <HAL_GPIO_Init+0x2b0>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d85d      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 800222e:	2b12      	cmp	r3, #18
 8002230:	d82a      	bhi.n	8002288 <HAL_GPIO_Init+0xcc>
 8002232:	2b12      	cmp	r3, #18
 8002234:	d859      	bhi.n	80022ea <HAL_GPIO_Init+0x12e>
 8002236:	a201      	add	r2, pc, #4	; (adr r2, 800223c <HAL_GPIO_Init+0x80>)
 8002238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800223c:	080022b7 	.word	0x080022b7
 8002240:	08002291 	.word	0x08002291
 8002244:	080022a3 	.word	0x080022a3
 8002248:	080022e5 	.word	0x080022e5
 800224c:	080022eb 	.word	0x080022eb
 8002250:	080022eb 	.word	0x080022eb
 8002254:	080022eb 	.word	0x080022eb
 8002258:	080022eb 	.word	0x080022eb
 800225c:	080022eb 	.word	0x080022eb
 8002260:	080022eb 	.word	0x080022eb
 8002264:	080022eb 	.word	0x080022eb
 8002268:	080022eb 	.word	0x080022eb
 800226c:	080022eb 	.word	0x080022eb
 8002270:	080022eb 	.word	0x080022eb
 8002274:	080022eb 	.word	0x080022eb
 8002278:	080022eb 	.word	0x080022eb
 800227c:	080022eb 	.word	0x080022eb
 8002280:	08002299 	.word	0x08002299
 8002284:	080022ad 	.word	0x080022ad
 8002288:	4a79      	ldr	r2, [pc, #484]	; (8002470 <HAL_GPIO_Init+0x2b4>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d013      	beq.n	80022b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800228e:	e02c      	b.n	80022ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	623b      	str	r3, [r7, #32]
          break;
 8002296:	e029      	b.n	80022ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	3304      	adds	r3, #4
 800229e:	623b      	str	r3, [r7, #32]
          break;
 80022a0:	e024      	b.n	80022ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	3308      	adds	r3, #8
 80022a8:	623b      	str	r3, [r7, #32]
          break;
 80022aa:	e01f      	b.n	80022ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	330c      	adds	r3, #12
 80022b2:	623b      	str	r3, [r7, #32]
          break;
 80022b4:	e01a      	b.n	80022ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d102      	bne.n	80022c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80022be:	2304      	movs	r3, #4
 80022c0:	623b      	str	r3, [r7, #32]
          break;
 80022c2:	e013      	b.n	80022ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d105      	bne.n	80022d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022cc:	2308      	movs	r3, #8
 80022ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69fa      	ldr	r2, [r7, #28]
 80022d4:	611a      	str	r2, [r3, #16]
          break;
 80022d6:	e009      	b.n	80022ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022d8:	2308      	movs	r3, #8
 80022da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	69fa      	ldr	r2, [r7, #28]
 80022e0:	615a      	str	r2, [r3, #20]
          break;
 80022e2:	e003      	b.n	80022ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80022e4:	2300      	movs	r3, #0
 80022e6:	623b      	str	r3, [r7, #32]
          break;
 80022e8:	e000      	b.n	80022ec <HAL_GPIO_Init+0x130>
          break;
 80022ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	2bff      	cmp	r3, #255	; 0xff
 80022f0:	d801      	bhi.n	80022f6 <HAL_GPIO_Init+0x13a>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	e001      	b.n	80022fa <HAL_GPIO_Init+0x13e>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	3304      	adds	r3, #4
 80022fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	2bff      	cmp	r3, #255	; 0xff
 8002300:	d802      	bhi.n	8002308 <HAL_GPIO_Init+0x14c>
 8002302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	e002      	b.n	800230e <HAL_GPIO_Init+0x152>
 8002308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230a:	3b08      	subs	r3, #8
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	210f      	movs	r1, #15
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	fa01 f303 	lsl.w	r3, r1, r3
 800231c:	43db      	mvns	r3, r3
 800231e:	401a      	ands	r2, r3
 8002320:	6a39      	ldr	r1, [r7, #32]
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	fa01 f303 	lsl.w	r3, r1, r3
 8002328:	431a      	orrs	r2, r3
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002336:	2b00      	cmp	r3, #0
 8002338:	f000 80b1 	beq.w	800249e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800233c:	4b4d      	ldr	r3, [pc, #308]	; (8002474 <HAL_GPIO_Init+0x2b8>)
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	4a4c      	ldr	r2, [pc, #304]	; (8002474 <HAL_GPIO_Init+0x2b8>)
 8002342:	f043 0301 	orr.w	r3, r3, #1
 8002346:	6193      	str	r3, [r2, #24]
 8002348:	4b4a      	ldr	r3, [pc, #296]	; (8002474 <HAL_GPIO_Init+0x2b8>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	60bb      	str	r3, [r7, #8]
 8002352:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002354:	4a48      	ldr	r2, [pc, #288]	; (8002478 <HAL_GPIO_Init+0x2bc>)
 8002356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002358:	089b      	lsrs	r3, r3, #2
 800235a:	3302      	adds	r3, #2
 800235c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002360:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002364:	f003 0303 	and.w	r3, r3, #3
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	220f      	movs	r2, #15
 800236c:	fa02 f303 	lsl.w	r3, r2, r3
 8002370:	43db      	mvns	r3, r3
 8002372:	68fa      	ldr	r2, [r7, #12]
 8002374:	4013      	ands	r3, r2
 8002376:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a40      	ldr	r2, [pc, #256]	; (800247c <HAL_GPIO_Init+0x2c0>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d013      	beq.n	80023a8 <HAL_GPIO_Init+0x1ec>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a3f      	ldr	r2, [pc, #252]	; (8002480 <HAL_GPIO_Init+0x2c4>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d00d      	beq.n	80023a4 <HAL_GPIO_Init+0x1e8>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a3e      	ldr	r2, [pc, #248]	; (8002484 <HAL_GPIO_Init+0x2c8>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d007      	beq.n	80023a0 <HAL_GPIO_Init+0x1e4>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a3d      	ldr	r2, [pc, #244]	; (8002488 <HAL_GPIO_Init+0x2cc>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d101      	bne.n	800239c <HAL_GPIO_Init+0x1e0>
 8002398:	2303      	movs	r3, #3
 800239a:	e006      	b.n	80023aa <HAL_GPIO_Init+0x1ee>
 800239c:	2304      	movs	r3, #4
 800239e:	e004      	b.n	80023aa <HAL_GPIO_Init+0x1ee>
 80023a0:	2302      	movs	r3, #2
 80023a2:	e002      	b.n	80023aa <HAL_GPIO_Init+0x1ee>
 80023a4:	2301      	movs	r3, #1
 80023a6:	e000      	b.n	80023aa <HAL_GPIO_Init+0x1ee>
 80023a8:	2300      	movs	r3, #0
 80023aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023ac:	f002 0203 	and.w	r2, r2, #3
 80023b0:	0092      	lsls	r2, r2, #2
 80023b2:	4093      	lsls	r3, r2
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80023ba:	492f      	ldr	r1, [pc, #188]	; (8002478 <HAL_GPIO_Init+0x2bc>)
 80023bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023be:	089b      	lsrs	r3, r3, #2
 80023c0:	3302      	adds	r3, #2
 80023c2:	68fa      	ldr	r2, [r7, #12]
 80023c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d006      	beq.n	80023e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80023d4:	4b2d      	ldr	r3, [pc, #180]	; (800248c <HAL_GPIO_Init+0x2d0>)
 80023d6:	689a      	ldr	r2, [r3, #8]
 80023d8:	492c      	ldr	r1, [pc, #176]	; (800248c <HAL_GPIO_Init+0x2d0>)
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	4313      	orrs	r3, r2
 80023de:	608b      	str	r3, [r1, #8]
 80023e0:	e006      	b.n	80023f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80023e2:	4b2a      	ldr	r3, [pc, #168]	; (800248c <HAL_GPIO_Init+0x2d0>)
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	43db      	mvns	r3, r3
 80023ea:	4928      	ldr	r1, [pc, #160]	; (800248c <HAL_GPIO_Init+0x2d0>)
 80023ec:	4013      	ands	r3, r2
 80023ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d006      	beq.n	800240a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80023fc:	4b23      	ldr	r3, [pc, #140]	; (800248c <HAL_GPIO_Init+0x2d0>)
 80023fe:	68da      	ldr	r2, [r3, #12]
 8002400:	4922      	ldr	r1, [pc, #136]	; (800248c <HAL_GPIO_Init+0x2d0>)
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	4313      	orrs	r3, r2
 8002406:	60cb      	str	r3, [r1, #12]
 8002408:	e006      	b.n	8002418 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800240a:	4b20      	ldr	r3, [pc, #128]	; (800248c <HAL_GPIO_Init+0x2d0>)
 800240c:	68da      	ldr	r2, [r3, #12]
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	43db      	mvns	r3, r3
 8002412:	491e      	ldr	r1, [pc, #120]	; (800248c <HAL_GPIO_Init+0x2d0>)
 8002414:	4013      	ands	r3, r2
 8002416:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d006      	beq.n	8002432 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002424:	4b19      	ldr	r3, [pc, #100]	; (800248c <HAL_GPIO_Init+0x2d0>)
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	4918      	ldr	r1, [pc, #96]	; (800248c <HAL_GPIO_Init+0x2d0>)
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	4313      	orrs	r3, r2
 800242e:	604b      	str	r3, [r1, #4]
 8002430:	e006      	b.n	8002440 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002432:	4b16      	ldr	r3, [pc, #88]	; (800248c <HAL_GPIO_Init+0x2d0>)
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	43db      	mvns	r3, r3
 800243a:	4914      	ldr	r1, [pc, #80]	; (800248c <HAL_GPIO_Init+0x2d0>)
 800243c:	4013      	ands	r3, r2
 800243e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d021      	beq.n	8002490 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800244c:	4b0f      	ldr	r3, [pc, #60]	; (800248c <HAL_GPIO_Init+0x2d0>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	490e      	ldr	r1, [pc, #56]	; (800248c <HAL_GPIO_Init+0x2d0>)
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	4313      	orrs	r3, r2
 8002456:	600b      	str	r3, [r1, #0]
 8002458:	e021      	b.n	800249e <HAL_GPIO_Init+0x2e2>
 800245a:	bf00      	nop
 800245c:	10320000 	.word	0x10320000
 8002460:	10310000 	.word	0x10310000
 8002464:	10220000 	.word	0x10220000
 8002468:	10210000 	.word	0x10210000
 800246c:	10120000 	.word	0x10120000
 8002470:	10110000 	.word	0x10110000
 8002474:	40021000 	.word	0x40021000
 8002478:	40010000 	.word	0x40010000
 800247c:	40010800 	.word	0x40010800
 8002480:	40010c00 	.word	0x40010c00
 8002484:	40011000 	.word	0x40011000
 8002488:	40011400 	.word	0x40011400
 800248c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <HAL_GPIO_Init+0x304>)
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	43db      	mvns	r3, r3
 8002498:	4909      	ldr	r1, [pc, #36]	; (80024c0 <HAL_GPIO_Init+0x304>)
 800249a:	4013      	ands	r3, r2
 800249c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	3301      	adds	r3, #1
 80024a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024aa:	fa22 f303 	lsr.w	r3, r2, r3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f47f ae8e 	bne.w	80021d0 <HAL_GPIO_Init+0x14>
  }
}
 80024b4:	bf00      	nop
 80024b6:	bf00      	nop
 80024b8:	372c      	adds	r7, #44	; 0x2c
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr
 80024c0:	40010400 	.word	0x40010400

080024c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	460b      	mov	r3, r1
 80024ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	887b      	ldrh	r3, [r7, #2]
 80024d6:	4013      	ands	r3, r2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d002      	beq.n	80024e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024dc:	2301      	movs	r3, #1
 80024de:	73fb      	strb	r3, [r7, #15]
 80024e0:	e001      	b.n	80024e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024e2:	2300      	movs	r3, #0
 80024e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3714      	adds	r7, #20
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr

080024f2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024f2:	b480      	push	{r7}
 80024f4:	b083      	sub	sp, #12
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
 80024fa:	460b      	mov	r3, r1
 80024fc:	807b      	strh	r3, [r7, #2]
 80024fe:	4613      	mov	r3, r2
 8002500:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002502:	787b      	ldrb	r3, [r7, #1]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d003      	beq.n	8002510 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002508:	887a      	ldrh	r2, [r7, #2]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800250e:	e003      	b.n	8002518 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002510:	887b      	ldrh	r3, [r7, #2]
 8002512:	041a      	lsls	r2, r3, #16
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	611a      	str	r2, [r3, #16]
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	bc80      	pop	{r7}
 8002520:	4770      	bx	lr
	...

08002524 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e26c      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b00      	cmp	r3, #0
 8002540:	f000 8087 	beq.w	8002652 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002544:	4b92      	ldr	r3, [pc, #584]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f003 030c 	and.w	r3, r3, #12
 800254c:	2b04      	cmp	r3, #4
 800254e:	d00c      	beq.n	800256a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002550:	4b8f      	ldr	r3, [pc, #572]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f003 030c 	and.w	r3, r3, #12
 8002558:	2b08      	cmp	r3, #8
 800255a:	d112      	bne.n	8002582 <HAL_RCC_OscConfig+0x5e>
 800255c:	4b8c      	ldr	r3, [pc, #560]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002564:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002568:	d10b      	bne.n	8002582 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800256a:	4b89      	ldr	r3, [pc, #548]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d06c      	beq.n	8002650 <HAL_RCC_OscConfig+0x12c>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d168      	bne.n	8002650 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e246      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800258a:	d106      	bne.n	800259a <HAL_RCC_OscConfig+0x76>
 800258c:	4b80      	ldr	r3, [pc, #512]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a7f      	ldr	r2, [pc, #508]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002592:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002596:	6013      	str	r3, [r2, #0]
 8002598:	e02e      	b.n	80025f8 <HAL_RCC_OscConfig+0xd4>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10c      	bne.n	80025bc <HAL_RCC_OscConfig+0x98>
 80025a2:	4b7b      	ldr	r3, [pc, #492]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a7a      	ldr	r2, [pc, #488]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ac:	6013      	str	r3, [r2, #0]
 80025ae:	4b78      	ldr	r3, [pc, #480]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a77      	ldr	r2, [pc, #476]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	e01d      	b.n	80025f8 <HAL_RCC_OscConfig+0xd4>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025c4:	d10c      	bne.n	80025e0 <HAL_RCC_OscConfig+0xbc>
 80025c6:	4b72      	ldr	r3, [pc, #456]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a71      	ldr	r2, [pc, #452]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025d0:	6013      	str	r3, [r2, #0]
 80025d2:	4b6f      	ldr	r3, [pc, #444]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a6e      	ldr	r2, [pc, #440]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	e00b      	b.n	80025f8 <HAL_RCC_OscConfig+0xd4>
 80025e0:	4b6b      	ldr	r3, [pc, #428]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a6a      	ldr	r2, [pc, #424]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ea:	6013      	str	r3, [r2, #0]
 80025ec:	4b68      	ldr	r3, [pc, #416]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a67      	ldr	r2, [pc, #412]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80025f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d013      	beq.n	8002628 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002600:	f7ff fbee 	bl	8001de0 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002608:	f7ff fbea 	bl	8001de0 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b64      	cmp	r3, #100	; 0x64
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e1fa      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800261a:	4b5d      	ldr	r3, [pc, #372]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0f0      	beq.n	8002608 <HAL_RCC_OscConfig+0xe4>
 8002626:	e014      	b.n	8002652 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002628:	f7ff fbda 	bl	8001de0 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002630:	f7ff fbd6 	bl	8001de0 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b64      	cmp	r3, #100	; 0x64
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e1e6      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002642:	4b53      	ldr	r3, [pc, #332]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f0      	bne.n	8002630 <HAL_RCC_OscConfig+0x10c>
 800264e:	e000      	b.n	8002652 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d063      	beq.n	8002726 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800265e:	4b4c      	ldr	r3, [pc, #304]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f003 030c 	and.w	r3, r3, #12
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00b      	beq.n	8002682 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800266a:	4b49      	ldr	r3, [pc, #292]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f003 030c 	and.w	r3, r3, #12
 8002672:	2b08      	cmp	r3, #8
 8002674:	d11c      	bne.n	80026b0 <HAL_RCC_OscConfig+0x18c>
 8002676:	4b46      	ldr	r3, [pc, #280]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d116      	bne.n	80026b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002682:	4b43      	ldr	r3, [pc, #268]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d005      	beq.n	800269a <HAL_RCC_OscConfig+0x176>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d001      	beq.n	800269a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e1ba      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800269a:	4b3d      	ldr	r3, [pc, #244]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	00db      	lsls	r3, r3, #3
 80026a8:	4939      	ldr	r1, [pc, #228]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ae:	e03a      	b.n	8002726 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d020      	beq.n	80026fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026b8:	4b36      	ldr	r3, [pc, #216]	; (8002794 <HAL_RCC_OscConfig+0x270>)
 80026ba:	2201      	movs	r2, #1
 80026bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026be:	f7ff fb8f 	bl	8001de0 <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026c6:	f7ff fb8b 	bl	8001de0 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e19b      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d8:	4b2d      	ldr	r3, [pc, #180]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d0f0      	beq.n	80026c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e4:	4b2a      	ldr	r3, [pc, #168]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	695b      	ldr	r3, [r3, #20]
 80026f0:	00db      	lsls	r3, r3, #3
 80026f2:	4927      	ldr	r1, [pc, #156]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	600b      	str	r3, [r1, #0]
 80026f8:	e015      	b.n	8002726 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026fa:	4b26      	ldr	r3, [pc, #152]	; (8002794 <HAL_RCC_OscConfig+0x270>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002700:	f7ff fb6e 	bl	8001de0 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002708:	f7ff fb6a 	bl	8001de0 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e17a      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800271a:	4b1d      	ldr	r3, [pc, #116]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f0      	bne.n	8002708 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0308 	and.w	r3, r3, #8
 800272e:	2b00      	cmp	r3, #0
 8002730:	d03a      	beq.n	80027a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d019      	beq.n	800276e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800273a:	4b17      	ldr	r3, [pc, #92]	; (8002798 <HAL_RCC_OscConfig+0x274>)
 800273c:	2201      	movs	r2, #1
 800273e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002740:	f7ff fb4e 	bl	8001de0 <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002748:	f7ff fb4a 	bl	8001de0 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e15a      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800275a:	4b0d      	ldr	r3, [pc, #52]	; (8002790 <HAL_RCC_OscConfig+0x26c>)
 800275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0f0      	beq.n	8002748 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002766:	2001      	movs	r0, #1
 8002768:	f000 facc 	bl	8002d04 <RCC_Delay>
 800276c:	e01c      	b.n	80027a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800276e:	4b0a      	ldr	r3, [pc, #40]	; (8002798 <HAL_RCC_OscConfig+0x274>)
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002774:	f7ff fb34 	bl	8001de0 <HAL_GetTick>
 8002778:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800277a:	e00f      	b.n	800279c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800277c:	f7ff fb30 	bl	8001de0 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d908      	bls.n	800279c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e140      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
 800278e:	bf00      	nop
 8002790:	40021000 	.word	0x40021000
 8002794:	42420000 	.word	0x42420000
 8002798:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800279c:	4b9e      	ldr	r3, [pc, #632]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 800279e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1e9      	bne.n	800277c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 80a6 	beq.w	8002902 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027b6:	2300      	movs	r3, #0
 80027b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027ba:	4b97      	ldr	r3, [pc, #604]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10d      	bne.n	80027e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027c6:	4b94      	ldr	r3, [pc, #592]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	4a93      	ldr	r2, [pc, #588]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 80027cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027d0:	61d3      	str	r3, [r2, #28]
 80027d2:	4b91      	ldr	r3, [pc, #580]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027da:	60bb      	str	r3, [r7, #8]
 80027dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027de:	2301      	movs	r3, #1
 80027e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e2:	4b8e      	ldr	r3, [pc, #568]	; (8002a1c <HAL_RCC_OscConfig+0x4f8>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d118      	bne.n	8002820 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ee:	4b8b      	ldr	r3, [pc, #556]	; (8002a1c <HAL_RCC_OscConfig+0x4f8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a8a      	ldr	r2, [pc, #552]	; (8002a1c <HAL_RCC_OscConfig+0x4f8>)
 80027f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027fa:	f7ff faf1 	bl	8001de0 <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002800:	e008      	b.n	8002814 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002802:	f7ff faed 	bl	8001de0 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b64      	cmp	r3, #100	; 0x64
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e0fd      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002814:	4b81      	ldr	r3, [pc, #516]	; (8002a1c <HAL_RCC_OscConfig+0x4f8>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0f0      	beq.n	8002802 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d106      	bne.n	8002836 <HAL_RCC_OscConfig+0x312>
 8002828:	4b7b      	ldr	r3, [pc, #492]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	4a7a      	ldr	r2, [pc, #488]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 800282e:	f043 0301 	orr.w	r3, r3, #1
 8002832:	6213      	str	r3, [r2, #32]
 8002834:	e02d      	b.n	8002892 <HAL_RCC_OscConfig+0x36e>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d10c      	bne.n	8002858 <HAL_RCC_OscConfig+0x334>
 800283e:	4b76      	ldr	r3, [pc, #472]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	4a75      	ldr	r2, [pc, #468]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 8002844:	f023 0301 	bic.w	r3, r3, #1
 8002848:	6213      	str	r3, [r2, #32]
 800284a:	4b73      	ldr	r3, [pc, #460]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	4a72      	ldr	r2, [pc, #456]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 8002850:	f023 0304 	bic.w	r3, r3, #4
 8002854:	6213      	str	r3, [r2, #32]
 8002856:	e01c      	b.n	8002892 <HAL_RCC_OscConfig+0x36e>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	2b05      	cmp	r3, #5
 800285e:	d10c      	bne.n	800287a <HAL_RCC_OscConfig+0x356>
 8002860:	4b6d      	ldr	r3, [pc, #436]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 8002862:	6a1b      	ldr	r3, [r3, #32]
 8002864:	4a6c      	ldr	r2, [pc, #432]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 8002866:	f043 0304 	orr.w	r3, r3, #4
 800286a:	6213      	str	r3, [r2, #32]
 800286c:	4b6a      	ldr	r3, [pc, #424]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 800286e:	6a1b      	ldr	r3, [r3, #32]
 8002870:	4a69      	ldr	r2, [pc, #420]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	6213      	str	r3, [r2, #32]
 8002878:	e00b      	b.n	8002892 <HAL_RCC_OscConfig+0x36e>
 800287a:	4b67      	ldr	r3, [pc, #412]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 800287c:	6a1b      	ldr	r3, [r3, #32]
 800287e:	4a66      	ldr	r2, [pc, #408]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 8002880:	f023 0301 	bic.w	r3, r3, #1
 8002884:	6213      	str	r3, [r2, #32]
 8002886:	4b64      	ldr	r3, [pc, #400]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 8002888:	6a1b      	ldr	r3, [r3, #32]
 800288a:	4a63      	ldr	r2, [pc, #396]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 800288c:	f023 0304 	bic.w	r3, r3, #4
 8002890:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d015      	beq.n	80028c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800289a:	f7ff faa1 	bl	8001de0 <HAL_GetTick>
 800289e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028a0:	e00a      	b.n	80028b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028a2:	f7ff fa9d 	bl	8001de0 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e0ab      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028b8:	4b57      	ldr	r3, [pc, #348]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0ee      	beq.n	80028a2 <HAL_RCC_OscConfig+0x37e>
 80028c4:	e014      	b.n	80028f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028c6:	f7ff fa8b 	bl	8001de0 <HAL_GetTick>
 80028ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028cc:	e00a      	b.n	80028e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ce:	f7ff fa87 	bl	8001de0 <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028dc:	4293      	cmp	r3, r2
 80028de:	d901      	bls.n	80028e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e095      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028e4:	4b4c      	ldr	r3, [pc, #304]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d1ee      	bne.n	80028ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028f0:	7dfb      	ldrb	r3, [r7, #23]
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d105      	bne.n	8002902 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028f6:	4b48      	ldr	r3, [pc, #288]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	4a47      	ldr	r2, [pc, #284]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 80028fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002900:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 8081 	beq.w	8002a0e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800290c:	4b42      	ldr	r3, [pc, #264]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f003 030c 	and.w	r3, r3, #12
 8002914:	2b08      	cmp	r3, #8
 8002916:	d061      	beq.n	80029dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	69db      	ldr	r3, [r3, #28]
 800291c:	2b02      	cmp	r3, #2
 800291e:	d146      	bne.n	80029ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002920:	4b3f      	ldr	r3, [pc, #252]	; (8002a20 <HAL_RCC_OscConfig+0x4fc>)
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002926:	f7ff fa5b 	bl	8001de0 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800292e:	f7ff fa57 	bl	8001de0 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e067      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002940:	4b35      	ldr	r3, [pc, #212]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1f0      	bne.n	800292e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002954:	d108      	bne.n	8002968 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002956:	4b30      	ldr	r3, [pc, #192]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	492d      	ldr	r1, [pc, #180]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 8002964:	4313      	orrs	r3, r2
 8002966:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002968:	4b2b      	ldr	r3, [pc, #172]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a19      	ldr	r1, [r3, #32]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002978:	430b      	orrs	r3, r1
 800297a:	4927      	ldr	r1, [pc, #156]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 800297c:	4313      	orrs	r3, r2
 800297e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002980:	4b27      	ldr	r3, [pc, #156]	; (8002a20 <HAL_RCC_OscConfig+0x4fc>)
 8002982:	2201      	movs	r2, #1
 8002984:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002986:	f7ff fa2b 	bl	8001de0 <HAL_GetTick>
 800298a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800298c:	e008      	b.n	80029a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800298e:	f7ff fa27 	bl	8001de0 <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	2b02      	cmp	r3, #2
 800299a:	d901      	bls.n	80029a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e037      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029a0:	4b1d      	ldr	r3, [pc, #116]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d0f0      	beq.n	800298e <HAL_RCC_OscConfig+0x46a>
 80029ac:	e02f      	b.n	8002a0e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ae:	4b1c      	ldr	r3, [pc, #112]	; (8002a20 <HAL_RCC_OscConfig+0x4fc>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b4:	f7ff fa14 	bl	8001de0 <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029bc:	f7ff fa10 	bl	8001de0 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e020      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ce:	4b12      	ldr	r3, [pc, #72]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1f0      	bne.n	80029bc <HAL_RCC_OscConfig+0x498>
 80029da:	e018      	b.n	8002a0e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69db      	ldr	r3, [r3, #28]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d101      	bne.n	80029e8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e013      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029e8:	4b0b      	ldr	r3, [pc, #44]	; (8002a18 <HAL_RCC_OscConfig+0x4f4>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a1b      	ldr	r3, [r3, #32]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d106      	bne.n	8002a0a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d001      	beq.n	8002a0e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3718      	adds	r7, #24
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	40007000 	.word	0x40007000
 8002a20:	42420060 	.word	0x42420060

08002a24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e0d0      	b.n	8002bda <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a38:	4b6a      	ldr	r3, [pc, #424]	; (8002be4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0307 	and.w	r3, r3, #7
 8002a40:	683a      	ldr	r2, [r7, #0]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d910      	bls.n	8002a68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a46:	4b67      	ldr	r3, [pc, #412]	; (8002be4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f023 0207 	bic.w	r2, r3, #7
 8002a4e:	4965      	ldr	r1, [pc, #404]	; (8002be4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a56:	4b63      	ldr	r3, [pc, #396]	; (8002be4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0307 	and.w	r3, r3, #7
 8002a5e:	683a      	ldr	r2, [r7, #0]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d001      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e0b8      	b.n	8002bda <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d020      	beq.n	8002ab6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d005      	beq.n	8002a8c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a80:	4b59      	ldr	r3, [pc, #356]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	4a58      	ldr	r2, [pc, #352]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a86:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a8a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0308 	and.w	r3, r3, #8
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d005      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a98:	4b53      	ldr	r3, [pc, #332]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	4a52      	ldr	r2, [pc, #328]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a9e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002aa2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aa4:	4b50      	ldr	r3, [pc, #320]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	494d      	ldr	r1, [pc, #308]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d040      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d107      	bne.n	8002ada <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aca:	4b47      	ldr	r3, [pc, #284]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d115      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e07f      	b.n	8002bda <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d107      	bne.n	8002af2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ae2:	4b41      	ldr	r3, [pc, #260]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d109      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e073      	b.n	8002bda <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af2:	4b3d      	ldr	r3, [pc, #244]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e06b      	b.n	8002bda <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b02:	4b39      	ldr	r3, [pc, #228]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f023 0203 	bic.w	r2, r3, #3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	4936      	ldr	r1, [pc, #216]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b14:	f7ff f964 	bl	8001de0 <HAL_GetTick>
 8002b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b1a:	e00a      	b.n	8002b32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b1c:	f7ff f960 	bl	8001de0 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e053      	b.n	8002bda <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b32:	4b2d      	ldr	r3, [pc, #180]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f003 020c 	and.w	r2, r3, #12
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d1eb      	bne.n	8002b1c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b44:	4b27      	ldr	r3, [pc, #156]	; (8002be4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0307 	and.w	r3, r3, #7
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d210      	bcs.n	8002b74 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b52:	4b24      	ldr	r3, [pc, #144]	; (8002be4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 0207 	bic.w	r2, r3, #7
 8002b5a:	4922      	ldr	r1, [pc, #136]	; (8002be4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b62:	4b20      	ldr	r3, [pc, #128]	; (8002be4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d001      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e032      	b.n	8002bda <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0304 	and.w	r3, r3, #4
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d008      	beq.n	8002b92 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b80:	4b19      	ldr	r3, [pc, #100]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	4916      	ldr	r1, [pc, #88]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0308 	and.w	r3, r3, #8
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d009      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b9e:	4b12      	ldr	r3, [pc, #72]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	490e      	ldr	r1, [pc, #56]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bb2:	f000 f821 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	4b0b      	ldr	r3, [pc, #44]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	091b      	lsrs	r3, r3, #4
 8002bbe:	f003 030f 	and.w	r3, r3, #15
 8002bc2:	490a      	ldr	r1, [pc, #40]	; (8002bec <HAL_RCC_ClockConfig+0x1c8>)
 8002bc4:	5ccb      	ldrb	r3, [r1, r3]
 8002bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bca:	4a09      	ldr	r2, [pc, #36]	; (8002bf0 <HAL_RCC_ClockConfig+0x1cc>)
 8002bcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bce:	4b09      	ldr	r3, [pc, #36]	; (8002bf4 <HAL_RCC_ClockConfig+0x1d0>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff f8c2 	bl	8001d5c <HAL_InitTick>

  return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3710      	adds	r7, #16
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40022000 	.word	0x40022000
 8002be8:	40021000 	.word	0x40021000
 8002bec:	08005168 	.word	0x08005168
 8002bf0:	20000038 	.word	0x20000038
 8002bf4:	2000003c 	.word	0x2000003c

08002bf8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b087      	sub	sp, #28
 8002bfc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	2300      	movs	r3, #0
 8002c04:	60bb      	str	r3, [r7, #8]
 8002c06:	2300      	movs	r3, #0
 8002c08:	617b      	str	r3, [r7, #20]
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c12:	4b1e      	ldr	r3, [pc, #120]	; (8002c8c <HAL_RCC_GetSysClockFreq+0x94>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f003 030c 	and.w	r3, r3, #12
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	d002      	beq.n	8002c28 <HAL_RCC_GetSysClockFreq+0x30>
 8002c22:	2b08      	cmp	r3, #8
 8002c24:	d003      	beq.n	8002c2e <HAL_RCC_GetSysClockFreq+0x36>
 8002c26:	e027      	b.n	8002c78 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c28:	4b19      	ldr	r3, [pc, #100]	; (8002c90 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c2a:	613b      	str	r3, [r7, #16]
      break;
 8002c2c:	e027      	b.n	8002c7e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	0c9b      	lsrs	r3, r3, #18
 8002c32:	f003 030f 	and.w	r3, r3, #15
 8002c36:	4a17      	ldr	r2, [pc, #92]	; (8002c94 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c38:	5cd3      	ldrb	r3, [r2, r3]
 8002c3a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d010      	beq.n	8002c68 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c46:	4b11      	ldr	r3, [pc, #68]	; (8002c8c <HAL_RCC_GetSysClockFreq+0x94>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	0c5b      	lsrs	r3, r3, #17
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	4a11      	ldr	r2, [pc, #68]	; (8002c98 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c52:	5cd3      	ldrb	r3, [r2, r3]
 8002c54:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a0d      	ldr	r2, [pc, #52]	; (8002c90 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c5a:	fb02 f203 	mul.w	r2, r2, r3
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c64:	617b      	str	r3, [r7, #20]
 8002c66:	e004      	b.n	8002c72 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a0c      	ldr	r2, [pc, #48]	; (8002c9c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c6c:	fb02 f303 	mul.w	r3, r2, r3
 8002c70:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	613b      	str	r3, [r7, #16]
      break;
 8002c76:	e002      	b.n	8002c7e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c78:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c7a:	613b      	str	r3, [r7, #16]
      break;
 8002c7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c7e:	693b      	ldr	r3, [r7, #16]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	371c      	adds	r7, #28
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bc80      	pop	{r7}
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	007a1200 	.word	0x007a1200
 8002c94:	08005180 	.word	0x08005180
 8002c98:	08005190 	.word	0x08005190
 8002c9c:	003d0900 	.word	0x003d0900

08002ca0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ca4:	4b02      	ldr	r3, [pc, #8]	; (8002cb0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr
 8002cb0:	20000038 	.word	0x20000038

08002cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002cb8:	f7ff fff2 	bl	8002ca0 <HAL_RCC_GetHCLKFreq>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	4b05      	ldr	r3, [pc, #20]	; (8002cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	0a1b      	lsrs	r3, r3, #8
 8002cc4:	f003 0307 	and.w	r3, r3, #7
 8002cc8:	4903      	ldr	r1, [pc, #12]	; (8002cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cca:	5ccb      	ldrb	r3, [r1, r3]
 8002ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	08005178 	.word	0x08005178

08002cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ce0:	f7ff ffde 	bl	8002ca0 <HAL_RCC_GetHCLKFreq>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	4b05      	ldr	r3, [pc, #20]	; (8002cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	0adb      	lsrs	r3, r3, #11
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	4903      	ldr	r1, [pc, #12]	; (8002d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cf2:	5ccb      	ldrb	r3, [r1, r3]
 8002cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	08005178 	.word	0x08005178

08002d04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d0c:	4b0a      	ldr	r3, [pc, #40]	; (8002d38 <RCC_Delay+0x34>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a0a      	ldr	r2, [pc, #40]	; (8002d3c <RCC_Delay+0x38>)
 8002d12:	fba2 2303 	umull	r2, r3, r2, r3
 8002d16:	0a5b      	lsrs	r3, r3, #9
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	fb02 f303 	mul.w	r3, r2, r3
 8002d1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d20:	bf00      	nop
  }
  while (Delay --);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	1e5a      	subs	r2, r3, #1
 8002d26:	60fa      	str	r2, [r7, #12]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1f9      	bne.n	8002d20 <RCC_Delay+0x1c>
}
 8002d2c:	bf00      	nop
 8002d2e:	bf00      	nop
 8002d30:	3714      	adds	r7, #20
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bc80      	pop	{r7}
 8002d36:	4770      	bx	lr
 8002d38:	20000038 	.word	0x20000038
 8002d3c:	10624dd3 	.word	0x10624dd3

08002d40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e041      	b.n	8002dd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d106      	bne.n	8002d6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f7fe fe66 	bl	8001a38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	3304      	adds	r3, #4
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	4610      	mov	r0, r2
 8002d80:	f000 fc30 	bl	80035e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
	...

08002de0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d001      	beq.n	8002df8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e03a      	b.n	8002e6e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68da      	ldr	r2, [r3, #12]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0201 	orr.w	r2, r2, #1
 8002e0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a18      	ldr	r2, [pc, #96]	; (8002e78 <HAL_TIM_Base_Start_IT+0x98>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d00e      	beq.n	8002e38 <HAL_TIM_Base_Start_IT+0x58>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e22:	d009      	beq.n	8002e38 <HAL_TIM_Base_Start_IT+0x58>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a14      	ldr	r2, [pc, #80]	; (8002e7c <HAL_TIM_Base_Start_IT+0x9c>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d004      	beq.n	8002e38 <HAL_TIM_Base_Start_IT+0x58>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a13      	ldr	r2, [pc, #76]	; (8002e80 <HAL_TIM_Base_Start_IT+0xa0>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d111      	bne.n	8002e5c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 0307 	and.w	r3, r3, #7
 8002e42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2b06      	cmp	r3, #6
 8002e48:	d010      	beq.n	8002e6c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f042 0201 	orr.w	r2, r2, #1
 8002e58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e5a:	e007      	b.n	8002e6c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0201 	orr.w	r2, r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3714      	adds	r7, #20
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc80      	pop	{r7}
 8002e76:	4770      	bx	lr
 8002e78:	40012c00 	.word	0x40012c00
 8002e7c:	40000400 	.word	0x40000400
 8002e80:	40000800 	.word	0x40000800

08002e84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e041      	b.n	8002f1a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d106      	bne.n	8002eb0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 f839 	bl	8002f22 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3304      	adds	r3, #4
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	4610      	mov	r0, r2
 8002ec4:	f000 fb8e 	bl	80035e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3708      	adds	r7, #8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}

08002f22 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bc80      	pop	{r7}
 8002f32:	4770      	bx	lr

08002f34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d109      	bne.n	8002f58 <HAL_TIM_PWM_Start+0x24>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	bf14      	ite	ne
 8002f50:	2301      	movne	r3, #1
 8002f52:	2300      	moveq	r3, #0
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	e022      	b.n	8002f9e <HAL_TIM_PWM_Start+0x6a>
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	d109      	bne.n	8002f72 <HAL_TIM_PWM_Start+0x3e>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	bf14      	ite	ne
 8002f6a:	2301      	movne	r3, #1
 8002f6c:	2300      	moveq	r3, #0
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	e015      	b.n	8002f9e <HAL_TIM_PWM_Start+0x6a>
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	2b08      	cmp	r3, #8
 8002f76:	d109      	bne.n	8002f8c <HAL_TIM_PWM_Start+0x58>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	bf14      	ite	ne
 8002f84:	2301      	movne	r3, #1
 8002f86:	2300      	moveq	r3, #0
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	e008      	b.n	8002f9e <HAL_TIM_PWM_Start+0x6a>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	bf14      	ite	ne
 8002f98:	2301      	movne	r3, #1
 8002f9a:	2300      	moveq	r3, #0
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e05e      	b.n	8003064 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d104      	bne.n	8002fb6 <HAL_TIM_PWM_Start+0x82>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2202      	movs	r2, #2
 8002fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fb4:	e013      	b.n	8002fde <HAL_TIM_PWM_Start+0xaa>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	2b04      	cmp	r3, #4
 8002fba:	d104      	bne.n	8002fc6 <HAL_TIM_PWM_Start+0x92>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fc4:	e00b      	b.n	8002fde <HAL_TIM_PWM_Start+0xaa>
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d104      	bne.n	8002fd6 <HAL_TIM_PWM_Start+0xa2>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2202      	movs	r2, #2
 8002fd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fd4:	e003      	b.n	8002fde <HAL_TIM_PWM_Start+0xaa>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2202      	movs	r2, #2
 8002fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	6839      	ldr	r1, [r7, #0]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f000 fd7c 	bl	8003ae4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a1e      	ldr	r2, [pc, #120]	; (800306c <HAL_TIM_PWM_Start+0x138>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d107      	bne.n	8003006 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003004:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a18      	ldr	r2, [pc, #96]	; (800306c <HAL_TIM_PWM_Start+0x138>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d00e      	beq.n	800302e <HAL_TIM_PWM_Start+0xfa>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003018:	d009      	beq.n	800302e <HAL_TIM_PWM_Start+0xfa>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a14      	ldr	r2, [pc, #80]	; (8003070 <HAL_TIM_PWM_Start+0x13c>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d004      	beq.n	800302e <HAL_TIM_PWM_Start+0xfa>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a12      	ldr	r2, [pc, #72]	; (8003074 <HAL_TIM_PWM_Start+0x140>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d111      	bne.n	8003052 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f003 0307 	and.w	r3, r3, #7
 8003038:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2b06      	cmp	r3, #6
 800303e:	d010      	beq.n	8003062 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f042 0201 	orr.w	r2, r2, #1
 800304e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003050:	e007      	b.n	8003062 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f042 0201 	orr.w	r2, r2, #1
 8003060:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	40012c00 	.word	0x40012c00
 8003070:	40000400 	.word	0x40000400
 8003074:	40000800 	.word	0x40000800

08003078 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b02      	cmp	r3, #2
 800308c:	d122      	bne.n	80030d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	f003 0302 	and.w	r3, r3, #2
 8003098:	2b02      	cmp	r3, #2
 800309a:	d11b      	bne.n	80030d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f06f 0202 	mvn.w	r2, #2
 80030a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2201      	movs	r2, #1
 80030aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 fa76 	bl	80035ac <HAL_TIM_IC_CaptureCallback>
 80030c0:	e005      	b.n	80030ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 fa69 	bl	800359a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 fa78 	bl	80035be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	f003 0304 	and.w	r3, r3, #4
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d122      	bne.n	8003128 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b04      	cmp	r3, #4
 80030ee:	d11b      	bne.n	8003128 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f06f 0204 	mvn.w	r2, #4
 80030f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2202      	movs	r2, #2
 80030fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 fa4c 	bl	80035ac <HAL_TIM_IC_CaptureCallback>
 8003114:	e005      	b.n	8003122 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 fa3f 	bl	800359a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 fa4e 	bl	80035be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	f003 0308 	and.w	r3, r3, #8
 8003132:	2b08      	cmp	r3, #8
 8003134:	d122      	bne.n	800317c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	f003 0308 	and.w	r3, r3, #8
 8003140:	2b08      	cmp	r3, #8
 8003142:	d11b      	bne.n	800317c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f06f 0208 	mvn.w	r2, #8
 800314c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2204      	movs	r2, #4
 8003152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	69db      	ldr	r3, [r3, #28]
 800315a:	f003 0303 	and.w	r3, r3, #3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 fa22 	bl	80035ac <HAL_TIM_IC_CaptureCallback>
 8003168:	e005      	b.n	8003176 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 fa15 	bl	800359a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f000 fa24 	bl	80035be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	f003 0310 	and.w	r3, r3, #16
 8003186:	2b10      	cmp	r3, #16
 8003188:	d122      	bne.n	80031d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	f003 0310 	and.w	r3, r3, #16
 8003194:	2b10      	cmp	r3, #16
 8003196:	d11b      	bne.n	80031d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f06f 0210 	mvn.w	r2, #16
 80031a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2208      	movs	r2, #8
 80031a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d003      	beq.n	80031be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 f9f8 	bl	80035ac <HAL_TIM_IC_CaptureCallback>
 80031bc:	e005      	b.n	80031ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f000 f9eb 	bl	800359a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 f9fa 	bl	80035be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d10e      	bne.n	80031fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	f003 0301 	and.w	r3, r3, #1
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d107      	bne.n	80031fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f06f 0201 	mvn.w	r2, #1
 80031f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7fe f934 	bl	8001464 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003206:	2b80      	cmp	r3, #128	; 0x80
 8003208:	d10e      	bne.n	8003228 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003214:	2b80      	cmp	r3, #128	; 0x80
 8003216:	d107      	bne.n	8003228 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 fce9 	bl	8003bfa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003232:	2b40      	cmp	r3, #64	; 0x40
 8003234:	d10e      	bne.n	8003254 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003240:	2b40      	cmp	r3, #64	; 0x40
 8003242:	d107      	bne.n	8003254 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800324c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 f9be 	bl	80035d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	f003 0320 	and.w	r3, r3, #32
 800325e:	2b20      	cmp	r3, #32
 8003260:	d10e      	bne.n	8003280 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	f003 0320 	and.w	r3, r3, #32
 800326c:	2b20      	cmp	r3, #32
 800326e:	d107      	bne.n	8003280 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f06f 0220 	mvn.w	r2, #32
 8003278:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 fcb4 	bl	8003be8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003280:	bf00      	nop
 8003282:	3708      	adds	r7, #8
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003294:	2300      	movs	r3, #0
 8003296:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d101      	bne.n	80032a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80032a2:	2302      	movs	r3, #2
 80032a4:	e0ae      	b.n	8003404 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2b0c      	cmp	r3, #12
 80032b2:	f200 809f 	bhi.w	80033f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80032b6:	a201      	add	r2, pc, #4	; (adr r2, 80032bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80032b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032bc:	080032f1 	.word	0x080032f1
 80032c0:	080033f5 	.word	0x080033f5
 80032c4:	080033f5 	.word	0x080033f5
 80032c8:	080033f5 	.word	0x080033f5
 80032cc:	08003331 	.word	0x08003331
 80032d0:	080033f5 	.word	0x080033f5
 80032d4:	080033f5 	.word	0x080033f5
 80032d8:	080033f5 	.word	0x080033f5
 80032dc:	08003373 	.word	0x08003373
 80032e0:	080033f5 	.word	0x080033f5
 80032e4:	080033f5 	.word	0x080033f5
 80032e8:	080033f5 	.word	0x080033f5
 80032ec:	080033b3 	.word	0x080033b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68b9      	ldr	r1, [r7, #8]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 f9d6 	bl	80036a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	699a      	ldr	r2, [r3, #24]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f042 0208 	orr.w	r2, r2, #8
 800330a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	699a      	ldr	r2, [r3, #24]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f022 0204 	bic.w	r2, r2, #4
 800331a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	6999      	ldr	r1, [r3, #24]
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	691a      	ldr	r2, [r3, #16]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	430a      	orrs	r2, r1
 800332c:	619a      	str	r2, [r3, #24]
      break;
 800332e:	e064      	b.n	80033fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68b9      	ldr	r1, [r7, #8]
 8003336:	4618      	mov	r0, r3
 8003338:	f000 fa1c 	bl	8003774 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	699a      	ldr	r2, [r3, #24]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800334a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699a      	ldr	r2, [r3, #24]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800335a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6999      	ldr	r1, [r3, #24]
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	021a      	lsls	r2, r3, #8
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	619a      	str	r2, [r3, #24]
      break;
 8003370:	e043      	b.n	80033fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68b9      	ldr	r1, [r7, #8]
 8003378:	4618      	mov	r0, r3
 800337a:	f000 fa65 	bl	8003848 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	69da      	ldr	r2, [r3, #28]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f042 0208 	orr.w	r2, r2, #8
 800338c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	69da      	ldr	r2, [r3, #28]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0204 	bic.w	r2, r2, #4
 800339c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	69d9      	ldr	r1, [r3, #28]
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	691a      	ldr	r2, [r3, #16]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	430a      	orrs	r2, r1
 80033ae:	61da      	str	r2, [r3, #28]
      break;
 80033b0:	e023      	b.n	80033fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68b9      	ldr	r1, [r7, #8]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f000 faaf 	bl	800391c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	69da      	ldr	r2, [r3, #28]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	69da      	ldr	r2, [r3, #28]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	69d9      	ldr	r1, [r3, #28]
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	021a      	lsls	r2, r3, #8
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	61da      	str	r2, [r3, #28]
      break;
 80033f2:	e002      	b.n	80033fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	75fb      	strb	r3, [r7, #23]
      break;
 80033f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003402:	7dfb      	ldrb	r3, [r7, #23]
}
 8003404:	4618      	mov	r0, r3
 8003406:	3718      	adds	r7, #24
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003420:	2b01      	cmp	r3, #1
 8003422:	d101      	bne.n	8003428 <HAL_TIM_ConfigClockSource+0x1c>
 8003424:	2302      	movs	r3, #2
 8003426:	e0b4      	b.n	8003592 <HAL_TIM_ConfigClockSource+0x186>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2202      	movs	r2, #2
 8003434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003446:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800344e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68ba      	ldr	r2, [r7, #8]
 8003456:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003460:	d03e      	beq.n	80034e0 <HAL_TIM_ConfigClockSource+0xd4>
 8003462:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003466:	f200 8087 	bhi.w	8003578 <HAL_TIM_ConfigClockSource+0x16c>
 800346a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800346e:	f000 8086 	beq.w	800357e <HAL_TIM_ConfigClockSource+0x172>
 8003472:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003476:	d87f      	bhi.n	8003578 <HAL_TIM_ConfigClockSource+0x16c>
 8003478:	2b70      	cmp	r3, #112	; 0x70
 800347a:	d01a      	beq.n	80034b2 <HAL_TIM_ConfigClockSource+0xa6>
 800347c:	2b70      	cmp	r3, #112	; 0x70
 800347e:	d87b      	bhi.n	8003578 <HAL_TIM_ConfigClockSource+0x16c>
 8003480:	2b60      	cmp	r3, #96	; 0x60
 8003482:	d050      	beq.n	8003526 <HAL_TIM_ConfigClockSource+0x11a>
 8003484:	2b60      	cmp	r3, #96	; 0x60
 8003486:	d877      	bhi.n	8003578 <HAL_TIM_ConfigClockSource+0x16c>
 8003488:	2b50      	cmp	r3, #80	; 0x50
 800348a:	d03c      	beq.n	8003506 <HAL_TIM_ConfigClockSource+0xfa>
 800348c:	2b50      	cmp	r3, #80	; 0x50
 800348e:	d873      	bhi.n	8003578 <HAL_TIM_ConfigClockSource+0x16c>
 8003490:	2b40      	cmp	r3, #64	; 0x40
 8003492:	d058      	beq.n	8003546 <HAL_TIM_ConfigClockSource+0x13a>
 8003494:	2b40      	cmp	r3, #64	; 0x40
 8003496:	d86f      	bhi.n	8003578 <HAL_TIM_ConfigClockSource+0x16c>
 8003498:	2b30      	cmp	r3, #48	; 0x30
 800349a:	d064      	beq.n	8003566 <HAL_TIM_ConfigClockSource+0x15a>
 800349c:	2b30      	cmp	r3, #48	; 0x30
 800349e:	d86b      	bhi.n	8003578 <HAL_TIM_ConfigClockSource+0x16c>
 80034a0:	2b20      	cmp	r3, #32
 80034a2:	d060      	beq.n	8003566 <HAL_TIM_ConfigClockSource+0x15a>
 80034a4:	2b20      	cmp	r3, #32
 80034a6:	d867      	bhi.n	8003578 <HAL_TIM_ConfigClockSource+0x16c>
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d05c      	beq.n	8003566 <HAL_TIM_ConfigClockSource+0x15a>
 80034ac:	2b10      	cmp	r3, #16
 80034ae:	d05a      	beq.n	8003566 <HAL_TIM_ConfigClockSource+0x15a>
 80034b0:	e062      	b.n	8003578 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6818      	ldr	r0, [r3, #0]
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	6899      	ldr	r1, [r3, #8]
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685a      	ldr	r2, [r3, #4]
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	f000 faf0 	bl	8003aa6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80034d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68ba      	ldr	r2, [r7, #8]
 80034dc:	609a      	str	r2, [r3, #8]
      break;
 80034de:	e04f      	b.n	8003580 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6818      	ldr	r0, [r3, #0]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	6899      	ldr	r1, [r3, #8]
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685a      	ldr	r2, [r3, #4]
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	f000 fad9 	bl	8003aa6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	689a      	ldr	r2, [r3, #8]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003502:	609a      	str	r2, [r3, #8]
      break;
 8003504:	e03c      	b.n	8003580 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6818      	ldr	r0, [r3, #0]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	6859      	ldr	r1, [r3, #4]
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	461a      	mov	r2, r3
 8003514:	f000 fa50 	bl	80039b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2150      	movs	r1, #80	; 0x50
 800351e:	4618      	mov	r0, r3
 8003520:	f000 faa7 	bl	8003a72 <TIM_ITRx_SetConfig>
      break;
 8003524:	e02c      	b.n	8003580 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6818      	ldr	r0, [r3, #0]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	6859      	ldr	r1, [r3, #4]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	461a      	mov	r2, r3
 8003534:	f000 fa6e 	bl	8003a14 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2160      	movs	r1, #96	; 0x60
 800353e:	4618      	mov	r0, r3
 8003540:	f000 fa97 	bl	8003a72 <TIM_ITRx_SetConfig>
      break;
 8003544:	e01c      	b.n	8003580 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	6859      	ldr	r1, [r3, #4]
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	461a      	mov	r2, r3
 8003554:	f000 fa30 	bl	80039b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2140      	movs	r1, #64	; 0x40
 800355e:	4618      	mov	r0, r3
 8003560:	f000 fa87 	bl	8003a72 <TIM_ITRx_SetConfig>
      break;
 8003564:	e00c      	b.n	8003580 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4619      	mov	r1, r3
 8003570:	4610      	mov	r0, r2
 8003572:	f000 fa7e 	bl	8003a72 <TIM_ITRx_SetConfig>
      break;
 8003576:	e003      	b.n	8003580 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	73fb      	strb	r3, [r7, #15]
      break;
 800357c:	e000      	b.n	8003580 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800357e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003590:	7bfb      	ldrb	r3, [r7, #15]
}
 8003592:	4618      	mov	r0, r3
 8003594:	3710      	adds	r7, #16
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800359a:	b480      	push	{r7}
 800359c:	b083      	sub	sp, #12
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bc80      	pop	{r7}
 80035aa:	4770      	bx	lr

080035ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bc80      	pop	{r7}
 80035bc:	4770      	bx	lr

080035be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035c6:	bf00      	nop
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bc80      	pop	{r7}
 80035ce:	4770      	bx	lr

080035d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	bc80      	pop	{r7}
 80035e0:	4770      	bx	lr
	...

080035e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a29      	ldr	r2, [pc, #164]	; (800369c <TIM_Base_SetConfig+0xb8>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d00b      	beq.n	8003614 <TIM_Base_SetConfig+0x30>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003602:	d007      	beq.n	8003614 <TIM_Base_SetConfig+0x30>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a26      	ldr	r2, [pc, #152]	; (80036a0 <TIM_Base_SetConfig+0xbc>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d003      	beq.n	8003614 <TIM_Base_SetConfig+0x30>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a25      	ldr	r2, [pc, #148]	; (80036a4 <TIM_Base_SetConfig+0xc0>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d108      	bne.n	8003626 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800361a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	4313      	orrs	r3, r2
 8003624:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a1c      	ldr	r2, [pc, #112]	; (800369c <TIM_Base_SetConfig+0xb8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d00b      	beq.n	8003646 <TIM_Base_SetConfig+0x62>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003634:	d007      	beq.n	8003646 <TIM_Base_SetConfig+0x62>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a19      	ldr	r2, [pc, #100]	; (80036a0 <TIM_Base_SetConfig+0xbc>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d003      	beq.n	8003646 <TIM_Base_SetConfig+0x62>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a18      	ldr	r2, [pc, #96]	; (80036a4 <TIM_Base_SetConfig+0xc0>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d108      	bne.n	8003658 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800364c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	4313      	orrs	r3, r2
 8003656:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	4313      	orrs	r3, r2
 8003664:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	68fa      	ldr	r2, [r7, #12]
 800366a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a07      	ldr	r2, [pc, #28]	; (800369c <TIM_Base_SetConfig+0xb8>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d103      	bne.n	800368c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	691a      	ldr	r2, [r3, #16]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	615a      	str	r2, [r3, #20]
}
 8003692:	bf00      	nop
 8003694:	3714      	adds	r7, #20
 8003696:	46bd      	mov	sp, r7
 8003698:	bc80      	pop	{r7}
 800369a:	4770      	bx	lr
 800369c:	40012c00 	.word	0x40012c00
 80036a0:	40000400 	.word	0x40000400
 80036a4:	40000800 	.word	0x40000800

080036a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	f023 0201 	bic.w	r2, r3, #1
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f023 0303 	bic.w	r3, r3, #3
 80036de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f023 0302 	bic.w	r3, r3, #2
 80036f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a1c      	ldr	r2, [pc, #112]	; (8003770 <TIM_OC1_SetConfig+0xc8>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d10c      	bne.n	800371e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	f023 0308 	bic.w	r3, r3, #8
 800370a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	4313      	orrs	r3, r2
 8003714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	f023 0304 	bic.w	r3, r3, #4
 800371c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a13      	ldr	r2, [pc, #76]	; (8003770 <TIM_OC1_SetConfig+0xc8>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d111      	bne.n	800374a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800372c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003734:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	699b      	ldr	r3, [r3, #24]
 8003744:	693a      	ldr	r2, [r7, #16]
 8003746:	4313      	orrs	r3, r2
 8003748:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	693a      	ldr	r2, [r7, #16]
 800374e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	68fa      	ldr	r2, [r7, #12]
 8003754:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	685a      	ldr	r2, [r3, #4]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	621a      	str	r2, [r3, #32]
}
 8003764:	bf00      	nop
 8003766:	371c      	adds	r7, #28
 8003768:	46bd      	mov	sp, r7
 800376a:	bc80      	pop	{r7}
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	40012c00 	.word	0x40012c00

08003774 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003774:	b480      	push	{r7}
 8003776:	b087      	sub	sp, #28
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	f023 0210 	bic.w	r2, r3, #16
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	021b      	lsls	r3, r3, #8
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	f023 0320 	bic.w	r3, r3, #32
 80037be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	011b      	lsls	r3, r3, #4
 80037c6:	697a      	ldr	r2, [r7, #20]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4a1d      	ldr	r2, [pc, #116]	; (8003844 <TIM_OC2_SetConfig+0xd0>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d10d      	bne.n	80037f0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	011b      	lsls	r3, r3, #4
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a14      	ldr	r2, [pc, #80]	; (8003844 <TIM_OC2_SetConfig+0xd0>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d113      	bne.n	8003820 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80037fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003806:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	693a      	ldr	r2, [r7, #16]
 8003810:	4313      	orrs	r3, r2
 8003812:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	4313      	orrs	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685a      	ldr	r2, [r3, #4]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	621a      	str	r2, [r3, #32]
}
 800383a:	bf00      	nop
 800383c:	371c      	adds	r7, #28
 800383e:	46bd      	mov	sp, r7
 8003840:	bc80      	pop	{r7}
 8003842:	4770      	bx	lr
 8003844:	40012c00 	.word	0x40012c00

08003848 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003848:	b480      	push	{r7}
 800384a:	b087      	sub	sp, #28
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69db      	ldr	r3, [r3, #28]
 800386e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f023 0303 	bic.w	r3, r3, #3
 800387e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	4313      	orrs	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003890:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	021b      	lsls	r3, r3, #8
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	4313      	orrs	r3, r2
 800389c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a1d      	ldr	r2, [pc, #116]	; (8003918 <TIM_OC3_SetConfig+0xd0>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d10d      	bne.n	80038c2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	021b      	lsls	r3, r3, #8
 80038b4:	697a      	ldr	r2, [r7, #20]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80038c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a14      	ldr	r2, [pc, #80]	; (8003918 <TIM_OC3_SetConfig+0xd0>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d113      	bne.n	80038f2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80038d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80038d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	011b      	lsls	r3, r3, #4
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	011b      	lsls	r3, r3, #4
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	621a      	str	r2, [r3, #32]
}
 800390c:	bf00      	nop
 800390e:	371c      	adds	r7, #28
 8003910:	46bd      	mov	sp, r7
 8003912:	bc80      	pop	{r7}
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	40012c00 	.word	0x40012c00

0800391c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800391c:	b480      	push	{r7}
 800391e:	b087      	sub	sp, #28
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800394a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	021b      	lsls	r3, r3, #8
 800395a:	68fa      	ldr	r2, [r7, #12]
 800395c:	4313      	orrs	r3, r2
 800395e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003966:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	031b      	lsls	r3, r3, #12
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	4313      	orrs	r3, r2
 8003972:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a0f      	ldr	r2, [pc, #60]	; (80039b4 <TIM_OC4_SetConfig+0x98>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d109      	bne.n	8003990 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003982:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	695b      	ldr	r3, [r3, #20]
 8003988:	019b      	lsls	r3, r3, #6
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	4313      	orrs	r3, r2
 800398e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685a      	ldr	r2, [r3, #4]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	621a      	str	r2, [r3, #32]
}
 80039aa:	bf00      	nop
 80039ac:	371c      	adds	r7, #28
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr
 80039b4:	40012c00 	.word	0x40012c00

080039b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b087      	sub	sp, #28
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	f023 0201 	bic.w	r2, r3, #1
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	011b      	lsls	r3, r3, #4
 80039e8:	693a      	ldr	r2, [r7, #16]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f023 030a 	bic.w	r3, r3, #10
 80039f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80039f6:	697a      	ldr	r2, [r7, #20]
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	697a      	ldr	r2, [r7, #20]
 8003a08:	621a      	str	r2, [r3, #32]
}
 8003a0a:	bf00      	nop
 8003a0c:	371c      	adds	r7, #28
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bc80      	pop	{r7}
 8003a12:	4770      	bx	lr

08003a14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b087      	sub	sp, #28
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6a1b      	ldr	r3, [r3, #32]
 8003a24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	f023 0210 	bic.w	r2, r3, #16
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	031b      	lsls	r3, r3, #12
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a50:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	011b      	lsls	r3, r3, #4
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	621a      	str	r2, [r3, #32]
}
 8003a68:	bf00      	nop
 8003a6a:	371c      	adds	r7, #28
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bc80      	pop	{r7}
 8003a70:	4770      	bx	lr

08003a72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a72:	b480      	push	{r7}
 8003a74:	b085      	sub	sp, #20
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
 8003a7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	f043 0307 	orr.w	r3, r3, #7
 8003a94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	68fa      	ldr	r2, [r7, #12]
 8003a9a:	609a      	str	r2, [r3, #8]
}
 8003a9c:	bf00      	nop
 8003a9e:	3714      	adds	r7, #20
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bc80      	pop	{r7}
 8003aa4:	4770      	bx	lr

08003aa6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b087      	sub	sp, #28
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	60f8      	str	r0, [r7, #12]
 8003aae:	60b9      	str	r1, [r7, #8]
 8003ab0:	607a      	str	r2, [r7, #4]
 8003ab2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ac0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	021a      	lsls	r2, r3, #8
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	431a      	orrs	r2, r3
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	609a      	str	r2, [r3, #8]
}
 8003ada:	bf00      	nop
 8003adc:	371c      	adds	r7, #28
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bc80      	pop	{r7}
 8003ae2:	4770      	bx	lr

08003ae4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b087      	sub	sp, #28
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	f003 031f 	and.w	r3, r3, #31
 8003af6:	2201      	movs	r2, #1
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6a1a      	ldr	r2, [r3, #32]
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	43db      	mvns	r3, r3
 8003b06:	401a      	ands	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6a1a      	ldr	r2, [r3, #32]
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	f003 031f 	and.w	r3, r3, #31
 8003b16:	6879      	ldr	r1, [r7, #4]
 8003b18:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1c:	431a      	orrs	r2, r3
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	621a      	str	r2, [r3, #32]
}
 8003b22:	bf00      	nop
 8003b24:	371c      	adds	r7, #28
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bc80      	pop	{r7}
 8003b2a:	4770      	bx	lr

08003b2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d101      	bne.n	8003b44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b40:	2302      	movs	r3, #2
 8003b42:	e046      	b.n	8003bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2202      	movs	r2, #2
 8003b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a16      	ldr	r2, [pc, #88]	; (8003bdc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d00e      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b90:	d009      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a12      	ldr	r2, [pc, #72]	; (8003be0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d004      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a10      	ldr	r2, [pc, #64]	; (8003be4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d10c      	bne.n	8003bc0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	68ba      	ldr	r2, [r7, #8]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3714      	adds	r7, #20
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bc80      	pop	{r7}
 8003bda:	4770      	bx	lr
 8003bdc:	40012c00 	.word	0x40012c00
 8003be0:	40000400 	.word	0x40000400
 8003be4:	40000800 	.word	0x40000800

08003be8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bc80      	pop	{r7}
 8003bf8:	4770      	bx	lr

08003bfa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003bfa:	b480      	push	{r7}
 8003bfc:	b083      	sub	sp, #12
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c02:	bf00      	nop
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bc80      	pop	{r7}
 8003c0a:	4770      	bx	lr

08003c0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e042      	b.n	8003ca4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d106      	bne.n	8003c38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f7fd ff72 	bl	8001b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2224      	movs	r2, #36	; 0x24
 8003c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	68da      	ldr	r2, [r3, #12]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 fd71 	bl	8004738 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	691a      	ldr	r2, [r3, #16]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	695a      	ldr	r2, [r3, #20]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68da      	ldr	r2, [r3, #12]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2220      	movs	r2, #32
 8003c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3708      	adds	r7, #8
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b08a      	sub	sp, #40	; 0x28
 8003cb0:	af02      	add	r7, sp, #8
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	603b      	str	r3, [r7, #0]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	2b20      	cmp	r3, #32
 8003cca:	d16d      	bne.n	8003da8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d002      	beq.n	8003cd8 <HAL_UART_Transmit+0x2c>
 8003cd2:	88fb      	ldrh	r3, [r7, #6]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d101      	bne.n	8003cdc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e066      	b.n	8003daa <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2221      	movs	r2, #33	; 0x21
 8003ce6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cea:	f7fe f879 	bl	8001de0 <HAL_GetTick>
 8003cee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	88fa      	ldrh	r2, [r7, #6]
 8003cf4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	88fa      	ldrh	r2, [r7, #6]
 8003cfa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d04:	d108      	bne.n	8003d18 <HAL_UART_Transmit+0x6c>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d104      	bne.n	8003d18 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	61bb      	str	r3, [r7, #24]
 8003d16:	e003      	b.n	8003d20 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d20:	e02a      	b.n	8003d78 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	2180      	movs	r1, #128	; 0x80
 8003d2c:	68f8      	ldr	r0, [r7, #12]
 8003d2e:	f000 faf9 	bl	8004324 <UART_WaitOnFlagUntilTimeout>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e036      	b.n	8003daa <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d10b      	bne.n	8003d5a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	881b      	ldrh	r3, [r3, #0]
 8003d46:	461a      	mov	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d50:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	3302      	adds	r3, #2
 8003d56:	61bb      	str	r3, [r7, #24]
 8003d58:	e007      	b.n	8003d6a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	781a      	ldrb	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	3301      	adds	r3, #1
 8003d68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	3b01      	subs	r3, #1
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1cf      	bne.n	8003d22 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	9300      	str	r3, [sp, #0]
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	2140      	movs	r1, #64	; 0x40
 8003d8c:	68f8      	ldr	r0, [r7, #12]
 8003d8e:	f000 fac9 	bl	8004324 <UART_WaitOnFlagUntilTimeout>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d001      	beq.n	8003d9c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e006      	b.n	8003daa <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003da4:	2300      	movs	r3, #0
 8003da6:	e000      	b.n	8003daa <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003da8:	2302      	movs	r3, #2
  }
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3720      	adds	r7, #32
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
	...

08003db4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b0ba      	sub	sp, #232	; 0xe8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dea:	f003 030f 	and.w	r3, r3, #15
 8003dee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003df2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10f      	bne.n	8003e1a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dfe:	f003 0320 	and.w	r3, r3, #32
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d009      	beq.n	8003e1a <HAL_UART_IRQHandler+0x66>
 8003e06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e0a:	f003 0320 	and.w	r3, r3, #32
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d003      	beq.n	8003e1a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 fbd1 	bl	80045ba <UART_Receive_IT>
      return;
 8003e18:	e25b      	b.n	80042d2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003e1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	f000 80de 	beq.w	8003fe0 <HAL_UART_IRQHandler+0x22c>
 8003e24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e28:	f003 0301 	and.w	r3, r3, #1
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d106      	bne.n	8003e3e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e34:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 80d1 	beq.w	8003fe0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00b      	beq.n	8003e62 <HAL_UART_IRQHandler+0xae>
 8003e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e5a:	f043 0201 	orr.w	r2, r3, #1
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e66:	f003 0304 	and.w	r3, r3, #4
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00b      	beq.n	8003e86 <HAL_UART_IRQHandler+0xd2>
 8003e6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d005      	beq.n	8003e86 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e7e:	f043 0202 	orr.w	r2, r3, #2
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00b      	beq.n	8003eaa <HAL_UART_IRQHandler+0xf6>
 8003e92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d005      	beq.n	8003eaa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea2:	f043 0204 	orr.w	r2, r3, #4
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eae:	f003 0308 	and.w	r3, r3, #8
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d011      	beq.n	8003eda <HAL_UART_IRQHandler+0x126>
 8003eb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003eba:	f003 0320 	and.w	r3, r3, #32
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d105      	bne.n	8003ece <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ec2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d005      	beq.n	8003eda <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed2:	f043 0208 	orr.w	r2, r3, #8
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f000 81f2 	beq.w	80042c8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ee8:	f003 0320 	and.w	r3, r3, #32
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d008      	beq.n	8003f02 <HAL_UART_IRQHandler+0x14e>
 8003ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ef4:	f003 0320 	and.w	r3, r3, #32
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d002      	beq.n	8003f02 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 fb5c 	bl	80045ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	bf14      	ite	ne
 8003f10:	2301      	movne	r3, #1
 8003f12:	2300      	moveq	r3, #0
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f1e:	f003 0308 	and.w	r3, r3, #8
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d103      	bne.n	8003f2e <HAL_UART_IRQHandler+0x17a>
 8003f26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d04f      	beq.n	8003fce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 fa66 	bl	8004400 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d041      	beq.n	8003fc6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	3314      	adds	r3, #20
 8003f48:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003f50:	e853 3f00 	ldrex	r3, [r3]
 8003f54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003f58:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003f5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	3314      	adds	r3, #20
 8003f6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003f6e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003f72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003f7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003f7e:	e841 2300 	strex	r3, r2, [r1]
 8003f82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003f86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1d9      	bne.n	8003f42 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d013      	beq.n	8003fbe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f9a:	4a7e      	ldr	r2, [pc, #504]	; (8004194 <HAL_UART_IRQHandler+0x3e0>)
 8003f9c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fe f892 	bl	80020cc <HAL_DMA_Abort_IT>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d016      	beq.n	8003fdc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fb4:	687a      	ldr	r2, [r7, #4]
 8003fb6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003fb8:	4610      	mov	r0, r2
 8003fba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fbc:	e00e      	b.n	8003fdc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f000 f99c 	bl	80042fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fc4:	e00a      	b.n	8003fdc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f998 	bl	80042fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fcc:	e006      	b.n	8003fdc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 f994 	bl	80042fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003fda:	e175      	b.n	80042c8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fdc:	bf00      	nop
    return;
 8003fde:	e173      	b.n	80042c8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	f040 814f 	bne.w	8004288 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fee:	f003 0310 	and.w	r3, r3, #16
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	f000 8148 	beq.w	8004288 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ffc:	f003 0310 	and.w	r3, r3, #16
 8004000:	2b00      	cmp	r3, #0
 8004002:	f000 8141 	beq.w	8004288 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004006:	2300      	movs	r3, #0
 8004008:	60bb      	str	r3, [r7, #8]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	60bb      	str	r3, [r7, #8]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	60bb      	str	r3, [r7, #8]
 800401a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004026:	2b00      	cmp	r3, #0
 8004028:	f000 80b6 	beq.w	8004198 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004038:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800403c:	2b00      	cmp	r3, #0
 800403e:	f000 8145 	beq.w	80042cc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004046:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800404a:	429a      	cmp	r2, r3
 800404c:	f080 813e 	bcs.w	80042cc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004056:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	2b20      	cmp	r3, #32
 8004060:	f000 8088 	beq.w	8004174 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	330c      	adds	r3, #12
 800406a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004072:	e853 3f00 	ldrex	r3, [r3]
 8004076:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800407a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800407e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004082:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	330c      	adds	r3, #12
 800408c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004090:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004094:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004098:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800409c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80040a0:	e841 2300 	strex	r3, r2, [r1]
 80040a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80040a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1d9      	bne.n	8004064 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	3314      	adds	r3, #20
 80040b6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040ba:	e853 3f00 	ldrex	r3, [r3]
 80040be:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80040c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040c2:	f023 0301 	bic.w	r3, r3, #1
 80040c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	3314      	adds	r3, #20
 80040d0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80040d4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80040d8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040da:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80040dc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80040e0:	e841 2300 	strex	r3, r2, [r1]
 80040e4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80040e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1e1      	bne.n	80040b0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	3314      	adds	r3, #20
 80040f2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80040f6:	e853 3f00 	ldrex	r3, [r3]
 80040fa:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80040fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004102:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	3314      	adds	r3, #20
 800410c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004110:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004112:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004114:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004116:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004118:	e841 2300 	strex	r3, r2, [r1]
 800411c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800411e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1e3      	bne.n	80040ec <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2220      	movs	r2, #32
 8004128:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	330c      	adds	r3, #12
 8004138:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800413c:	e853 3f00 	ldrex	r3, [r3]
 8004140:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004142:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004144:	f023 0310 	bic.w	r3, r3, #16
 8004148:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	330c      	adds	r3, #12
 8004152:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004156:	65ba      	str	r2, [r7, #88]	; 0x58
 8004158:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800415c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800415e:	e841 2300 	strex	r3, r2, [r1]
 8004162:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004164:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1e3      	bne.n	8004132 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800416e:	4618      	mov	r0, r3
 8004170:	f7fd ff71 	bl	8002056 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2202      	movs	r2, #2
 8004178:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004182:	b29b      	uxth	r3, r3
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	b29b      	uxth	r3, r3
 8004188:	4619      	mov	r1, r3
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 f8bf 	bl	800430e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004190:	e09c      	b.n	80042cc <HAL_UART_IRQHandler+0x518>
 8004192:	bf00      	nop
 8004194:	080044c5 	.word	0x080044c5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f000 808e 	beq.w	80042d0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80041b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f000 8089 	beq.w	80042d0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	330c      	adds	r3, #12
 80041c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041c8:	e853 3f00 	ldrex	r3, [r3]
 80041cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80041ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80041d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	330c      	adds	r3, #12
 80041de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80041e2:	647a      	str	r2, [r7, #68]	; 0x44
 80041e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80041e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80041ea:	e841 2300 	strex	r3, r2, [r1]
 80041ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80041f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1e3      	bne.n	80041be <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	3314      	adds	r3, #20
 80041fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004200:	e853 3f00 	ldrex	r3, [r3]
 8004204:	623b      	str	r3, [r7, #32]
   return(result);
 8004206:	6a3b      	ldr	r3, [r7, #32]
 8004208:	f023 0301 	bic.w	r3, r3, #1
 800420c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	3314      	adds	r3, #20
 8004216:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800421a:	633a      	str	r2, [r7, #48]	; 0x30
 800421c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004220:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004222:	e841 2300 	strex	r3, r2, [r1]
 8004226:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1e3      	bne.n	80041f6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	330c      	adds	r3, #12
 8004242:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	e853 3f00 	ldrex	r3, [r3]
 800424a:	60fb      	str	r3, [r7, #12]
   return(result);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f023 0310 	bic.w	r3, r3, #16
 8004252:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	330c      	adds	r3, #12
 800425c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004260:	61fa      	str	r2, [r7, #28]
 8004262:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004264:	69b9      	ldr	r1, [r7, #24]
 8004266:	69fa      	ldr	r2, [r7, #28]
 8004268:	e841 2300 	strex	r3, r2, [r1]
 800426c:	617b      	str	r3, [r7, #20]
   return(result);
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1e3      	bne.n	800423c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2202      	movs	r2, #2
 8004278:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800427a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800427e:	4619      	mov	r1, r3
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 f844 	bl	800430e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004286:	e023      	b.n	80042d0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004288:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800428c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004290:	2b00      	cmp	r3, #0
 8004292:	d009      	beq.n	80042a8 <HAL_UART_IRQHandler+0x4f4>
 8004294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 f923 	bl	80044ec <UART_Transmit_IT>
    return;
 80042a6:	e014      	b.n	80042d2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80042a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00e      	beq.n	80042d2 <HAL_UART_IRQHandler+0x51e>
 80042b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d008      	beq.n	80042d2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f000 f962 	bl	800458a <UART_EndTransmit_IT>
    return;
 80042c6:	e004      	b.n	80042d2 <HAL_UART_IRQHandler+0x51e>
    return;
 80042c8:	bf00      	nop
 80042ca:	e002      	b.n	80042d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80042cc:	bf00      	nop
 80042ce:	e000      	b.n	80042d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80042d0:	bf00      	nop
  }
}
 80042d2:	37e8      	adds	r7, #232	; 0xe8
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80042e0:	bf00      	nop
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bc80      	pop	{r7}
 80042e8:	4770      	bx	lr

080042ea <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80042ea:	b480      	push	{r7}
 80042ec:	b083      	sub	sp, #12
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80042f2:	bf00      	nop
 80042f4:	370c      	adds	r7, #12
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bc80      	pop	{r7}
 80042fa:	4770      	bx	lr

080042fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	bc80      	pop	{r7}
 800430c:	4770      	bx	lr

0800430e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800430e:	b480      	push	{r7}
 8004310:	b083      	sub	sp, #12
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
 8004316:	460b      	mov	r3, r1
 8004318:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800431a:	bf00      	nop
 800431c:	370c      	adds	r7, #12
 800431e:	46bd      	mov	sp, r7
 8004320:	bc80      	pop	{r7}
 8004322:	4770      	bx	lr

08004324 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b090      	sub	sp, #64	; 0x40
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	603b      	str	r3, [r7, #0]
 8004330:	4613      	mov	r3, r2
 8004332:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004334:	e050      	b.n	80043d8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004336:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800433c:	d04c      	beq.n	80043d8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800433e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004340:	2b00      	cmp	r3, #0
 8004342:	d007      	beq.n	8004354 <UART_WaitOnFlagUntilTimeout+0x30>
 8004344:	f7fd fd4c 	bl	8001de0 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004350:	429a      	cmp	r2, r3
 8004352:	d241      	bcs.n	80043d8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	330c      	adds	r3, #12
 800435a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435e:	e853 3f00 	ldrex	r3, [r3]
 8004362:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004366:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800436a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	330c      	adds	r3, #12
 8004372:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004374:	637a      	str	r2, [r7, #52]	; 0x34
 8004376:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004378:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800437a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800437c:	e841 2300 	strex	r3, r2, [r1]
 8004380:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004384:	2b00      	cmp	r3, #0
 8004386:	d1e5      	bne.n	8004354 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	3314      	adds	r3, #20
 800438e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	e853 3f00 	ldrex	r3, [r3]
 8004396:	613b      	str	r3, [r7, #16]
   return(result);
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	f023 0301 	bic.w	r3, r3, #1
 800439e:	63bb      	str	r3, [r7, #56]	; 0x38
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	3314      	adds	r3, #20
 80043a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043a8:	623a      	str	r2, [r7, #32]
 80043aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ac:	69f9      	ldr	r1, [r7, #28]
 80043ae:	6a3a      	ldr	r2, [r7, #32]
 80043b0:	e841 2300 	strex	r3, r2, [r1]
 80043b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1e5      	bne.n	8004388 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2220      	movs	r2, #32
 80043c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2220      	movs	r2, #32
 80043c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	e00f      	b.n	80043f8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	4013      	ands	r3, r2
 80043e2:	68ba      	ldr	r2, [r7, #8]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	bf0c      	ite	eq
 80043e8:	2301      	moveq	r3, #1
 80043ea:	2300      	movne	r3, #0
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	461a      	mov	r2, r3
 80043f0:	79fb      	ldrb	r3, [r7, #7]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d09f      	beq.n	8004336 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80043f6:	2300      	movs	r3, #0
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3740      	adds	r7, #64	; 0x40
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004400:	b480      	push	{r7}
 8004402:	b095      	sub	sp, #84	; 0x54
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	330c      	adds	r3, #12
 800440e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004412:	e853 3f00 	ldrex	r3, [r3]
 8004416:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800441a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800441e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	330c      	adds	r3, #12
 8004426:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004428:	643a      	str	r2, [r7, #64]	; 0x40
 800442a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800442e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004430:	e841 2300 	strex	r3, r2, [r1]
 8004434:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1e5      	bne.n	8004408 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	3314      	adds	r3, #20
 8004442:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004444:	6a3b      	ldr	r3, [r7, #32]
 8004446:	e853 3f00 	ldrex	r3, [r3]
 800444a:	61fb      	str	r3, [r7, #28]
   return(result);
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	f023 0301 	bic.w	r3, r3, #1
 8004452:	64bb      	str	r3, [r7, #72]	; 0x48
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	3314      	adds	r3, #20
 800445a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800445c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800445e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004460:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004462:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004464:	e841 2300 	strex	r3, r2, [r1]
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800446a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446c:	2b00      	cmp	r3, #0
 800446e:	d1e5      	bne.n	800443c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004474:	2b01      	cmp	r3, #1
 8004476:	d119      	bne.n	80044ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	330c      	adds	r3, #12
 800447e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	e853 3f00 	ldrex	r3, [r3]
 8004486:	60bb      	str	r3, [r7, #8]
   return(result);
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	f023 0310 	bic.w	r3, r3, #16
 800448e:	647b      	str	r3, [r7, #68]	; 0x44
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	330c      	adds	r3, #12
 8004496:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004498:	61ba      	str	r2, [r7, #24]
 800449a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449c:	6979      	ldr	r1, [r7, #20]
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	e841 2300 	strex	r3, r2, [r1]
 80044a4:	613b      	str	r3, [r7, #16]
   return(result);
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1e5      	bne.n	8004478 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80044ba:	bf00      	nop
 80044bc:	3754      	adds	r7, #84	; 0x54
 80044be:	46bd      	mov	sp, r7
 80044c0:	bc80      	pop	{r7}
 80044c2:	4770      	bx	lr

080044c4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f7ff ff0c 	bl	80042fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044e4:	bf00      	nop
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b21      	cmp	r3, #33	; 0x21
 80044fe:	d13e      	bne.n	800457e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004508:	d114      	bne.n	8004534 <UART_Transmit_IT+0x48>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d110      	bne.n	8004534 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	881b      	ldrh	r3, [r3, #0]
 800451c:	461a      	mov	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004526:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	1c9a      	adds	r2, r3, #2
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	621a      	str	r2, [r3, #32]
 8004532:	e008      	b.n	8004546 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a1b      	ldr	r3, [r3, #32]
 8004538:	1c59      	adds	r1, r3, #1
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6211      	str	r1, [r2, #32]
 800453e:	781a      	ldrb	r2, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800454a:	b29b      	uxth	r3, r3
 800454c:	3b01      	subs	r3, #1
 800454e:	b29b      	uxth	r3, r3
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	4619      	mov	r1, r3
 8004554:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10f      	bne.n	800457a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	68da      	ldr	r2, [r3, #12]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004568:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68da      	ldr	r2, [r3, #12]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004578:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800457a:	2300      	movs	r3, #0
 800457c:	e000      	b.n	8004580 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800457e:	2302      	movs	r3, #2
  }
}
 8004580:	4618      	mov	r0, r3
 8004582:	3714      	adds	r7, #20
 8004584:	46bd      	mov	sp, r7
 8004586:	bc80      	pop	{r7}
 8004588:	4770      	bx	lr

0800458a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b082      	sub	sp, #8
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68da      	ldr	r2, [r3, #12]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2220      	movs	r2, #32
 80045a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7ff fe94 	bl	80042d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3708      	adds	r7, #8
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}

080045ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b08c      	sub	sp, #48	; 0x30
 80045be:	af00      	add	r7, sp, #0
 80045c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b22      	cmp	r3, #34	; 0x22
 80045cc:	f040 80ae 	bne.w	800472c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045d8:	d117      	bne.n	800460a <UART_Receive_IT+0x50>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d113      	bne.n	800460a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80045e2:	2300      	movs	r3, #0
 80045e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ea:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045f8:	b29a      	uxth	r2, r3
 80045fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004602:	1c9a      	adds	r2, r3, #2
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	629a      	str	r2, [r3, #40]	; 0x28
 8004608:	e026      	b.n	8004658 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004610:	2300      	movs	r3, #0
 8004612:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800461c:	d007      	beq.n	800462e <UART_Receive_IT+0x74>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10a      	bne.n	800463c <UART_Receive_IT+0x82>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d106      	bne.n	800463c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	b2da      	uxtb	r2, r3
 8004636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004638:	701a      	strb	r2, [r3, #0]
 800463a:	e008      	b.n	800464e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	b2db      	uxtb	r3, r3
 8004644:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004648:	b2da      	uxtb	r2, r3
 800464a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800464c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004652:	1c5a      	adds	r2, r3, #1
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800465c:	b29b      	uxth	r3, r3
 800465e:	3b01      	subs	r3, #1
 8004660:	b29b      	uxth	r3, r3
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	4619      	mov	r1, r3
 8004666:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004668:	2b00      	cmp	r3, #0
 800466a:	d15d      	bne.n	8004728 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68da      	ldr	r2, [r3, #12]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 0220 	bic.w	r2, r2, #32
 800467a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68da      	ldr	r2, [r3, #12]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800468a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	695a      	ldr	r2, [r3, #20]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f022 0201 	bic.w	r2, r2, #1
 800469a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2220      	movs	r2, #32
 80046a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d135      	bne.n	800471e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	330c      	adds	r3, #12
 80046be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	e853 3f00 	ldrex	r3, [r3]
 80046c6:	613b      	str	r3, [r7, #16]
   return(result);
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	f023 0310 	bic.w	r3, r3, #16
 80046ce:	627b      	str	r3, [r7, #36]	; 0x24
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	330c      	adds	r3, #12
 80046d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046d8:	623a      	str	r2, [r7, #32]
 80046da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046dc:	69f9      	ldr	r1, [r7, #28]
 80046de:	6a3a      	ldr	r2, [r7, #32]
 80046e0:	e841 2300 	strex	r3, r2, [r1]
 80046e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1e5      	bne.n	80046b8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0310 	and.w	r3, r3, #16
 80046f6:	2b10      	cmp	r3, #16
 80046f8:	d10a      	bne.n	8004710 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046fa:	2300      	movs	r3, #0
 80046fc:	60fb      	str	r3, [r7, #12]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	60fb      	str	r3, [r7, #12]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	60fb      	str	r3, [r7, #12]
 800470e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004714:	4619      	mov	r1, r3
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7ff fdf9 	bl	800430e <HAL_UARTEx_RxEventCallback>
 800471c:	e002      	b.n	8004724 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f7ff fde3 	bl	80042ea <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004724:	2300      	movs	r3, #0
 8004726:	e002      	b.n	800472e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004728:	2300      	movs	r3, #0
 800472a:	e000      	b.n	800472e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800472c:	2302      	movs	r3, #2
  }
}
 800472e:	4618      	mov	r0, r3
 8004730:	3730      	adds	r7, #48	; 0x30
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
	...

08004738 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68da      	ldr	r2, [r3, #12]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	430a      	orrs	r2, r1
 8004754:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	689a      	ldr	r2, [r3, #8]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	431a      	orrs	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	695b      	ldr	r3, [r3, #20]
 8004764:	4313      	orrs	r3, r2
 8004766:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004772:	f023 030c 	bic.w	r3, r3, #12
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	6812      	ldr	r2, [r2, #0]
 800477a:	68b9      	ldr	r1, [r7, #8]
 800477c:	430b      	orrs	r3, r1
 800477e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	699a      	ldr	r2, [r3, #24]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	430a      	orrs	r2, r1
 8004794:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a2c      	ldr	r2, [pc, #176]	; (800484c <UART_SetConfig+0x114>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d103      	bne.n	80047a8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80047a0:	f7fe fa9c 	bl	8002cdc <HAL_RCC_GetPCLK2Freq>
 80047a4:	60f8      	str	r0, [r7, #12]
 80047a6:	e002      	b.n	80047ae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80047a8:	f7fe fa84 	bl	8002cb4 <HAL_RCC_GetPCLK1Freq>
 80047ac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047ae:	68fa      	ldr	r2, [r7, #12]
 80047b0:	4613      	mov	r3, r2
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	4413      	add	r3, r2
 80047b6:	009a      	lsls	r2, r3, #2
 80047b8:	441a      	add	r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c4:	4a22      	ldr	r2, [pc, #136]	; (8004850 <UART_SetConfig+0x118>)
 80047c6:	fba2 2303 	umull	r2, r3, r2, r3
 80047ca:	095b      	lsrs	r3, r3, #5
 80047cc:	0119      	lsls	r1, r3, #4
 80047ce:	68fa      	ldr	r2, [r7, #12]
 80047d0:	4613      	mov	r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	4413      	add	r3, r2
 80047d6:	009a      	lsls	r2, r3, #2
 80047d8:	441a      	add	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80047e4:	4b1a      	ldr	r3, [pc, #104]	; (8004850 <UART_SetConfig+0x118>)
 80047e6:	fba3 0302 	umull	r0, r3, r3, r2
 80047ea:	095b      	lsrs	r3, r3, #5
 80047ec:	2064      	movs	r0, #100	; 0x64
 80047ee:	fb00 f303 	mul.w	r3, r0, r3
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	011b      	lsls	r3, r3, #4
 80047f6:	3332      	adds	r3, #50	; 0x32
 80047f8:	4a15      	ldr	r2, [pc, #84]	; (8004850 <UART_SetConfig+0x118>)
 80047fa:	fba2 2303 	umull	r2, r3, r2, r3
 80047fe:	095b      	lsrs	r3, r3, #5
 8004800:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004804:	4419      	add	r1, r3
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	4613      	mov	r3, r2
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	4413      	add	r3, r2
 800480e:	009a      	lsls	r2, r3, #2
 8004810:	441a      	add	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	fbb2 f2f3 	udiv	r2, r2, r3
 800481c:	4b0c      	ldr	r3, [pc, #48]	; (8004850 <UART_SetConfig+0x118>)
 800481e:	fba3 0302 	umull	r0, r3, r3, r2
 8004822:	095b      	lsrs	r3, r3, #5
 8004824:	2064      	movs	r0, #100	; 0x64
 8004826:	fb00 f303 	mul.w	r3, r0, r3
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	3332      	adds	r3, #50	; 0x32
 8004830:	4a07      	ldr	r2, [pc, #28]	; (8004850 <UART_SetConfig+0x118>)
 8004832:	fba2 2303 	umull	r2, r3, r2, r3
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	f003 020f 	and.w	r2, r3, #15
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	440a      	add	r2, r1
 8004842:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004844:	bf00      	nop
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	40013800 	.word	0x40013800
 8004850:	51eb851f 	.word	0x51eb851f

08004854 <__errno>:
 8004854:	4b01      	ldr	r3, [pc, #4]	; (800485c <__errno+0x8>)
 8004856:	6818      	ldr	r0, [r3, #0]
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	20000044 	.word	0x20000044

08004860 <__libc_init_array>:
 8004860:	b570      	push	{r4, r5, r6, lr}
 8004862:	2600      	movs	r6, #0
 8004864:	4d0c      	ldr	r5, [pc, #48]	; (8004898 <__libc_init_array+0x38>)
 8004866:	4c0d      	ldr	r4, [pc, #52]	; (800489c <__libc_init_array+0x3c>)
 8004868:	1b64      	subs	r4, r4, r5
 800486a:	10a4      	asrs	r4, r4, #2
 800486c:	42a6      	cmp	r6, r4
 800486e:	d109      	bne.n	8004884 <__libc_init_array+0x24>
 8004870:	f000 fc5c 	bl	800512c <_init>
 8004874:	2600      	movs	r6, #0
 8004876:	4d0a      	ldr	r5, [pc, #40]	; (80048a0 <__libc_init_array+0x40>)
 8004878:	4c0a      	ldr	r4, [pc, #40]	; (80048a4 <__libc_init_array+0x44>)
 800487a:	1b64      	subs	r4, r4, r5
 800487c:	10a4      	asrs	r4, r4, #2
 800487e:	42a6      	cmp	r6, r4
 8004880:	d105      	bne.n	800488e <__libc_init_array+0x2e>
 8004882:	bd70      	pop	{r4, r5, r6, pc}
 8004884:	f855 3b04 	ldr.w	r3, [r5], #4
 8004888:	4798      	blx	r3
 800488a:	3601      	adds	r6, #1
 800488c:	e7ee      	b.n	800486c <__libc_init_array+0xc>
 800488e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004892:	4798      	blx	r3
 8004894:	3601      	adds	r6, #1
 8004896:	e7f2      	b.n	800487e <__libc_init_array+0x1e>
 8004898:	080051c8 	.word	0x080051c8
 800489c:	080051c8 	.word	0x080051c8
 80048a0:	080051c8 	.word	0x080051c8
 80048a4:	080051cc 	.word	0x080051cc

080048a8 <memset>:
 80048a8:	4603      	mov	r3, r0
 80048aa:	4402      	add	r2, r0
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d100      	bne.n	80048b2 <memset+0xa>
 80048b0:	4770      	bx	lr
 80048b2:	f803 1b01 	strb.w	r1, [r3], #1
 80048b6:	e7f9      	b.n	80048ac <memset+0x4>

080048b8 <siprintf>:
 80048b8:	b40e      	push	{r1, r2, r3}
 80048ba:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80048be:	b500      	push	{lr}
 80048c0:	b09c      	sub	sp, #112	; 0x70
 80048c2:	ab1d      	add	r3, sp, #116	; 0x74
 80048c4:	9002      	str	r0, [sp, #8]
 80048c6:	9006      	str	r0, [sp, #24]
 80048c8:	9107      	str	r1, [sp, #28]
 80048ca:	9104      	str	r1, [sp, #16]
 80048cc:	4808      	ldr	r0, [pc, #32]	; (80048f0 <siprintf+0x38>)
 80048ce:	4909      	ldr	r1, [pc, #36]	; (80048f4 <siprintf+0x3c>)
 80048d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80048d4:	9105      	str	r1, [sp, #20]
 80048d6:	6800      	ldr	r0, [r0, #0]
 80048d8:	a902      	add	r1, sp, #8
 80048da:	9301      	str	r3, [sp, #4]
 80048dc:	f000 f868 	bl	80049b0 <_svfiprintf_r>
 80048e0:	2200      	movs	r2, #0
 80048e2:	9b02      	ldr	r3, [sp, #8]
 80048e4:	701a      	strb	r2, [r3, #0]
 80048e6:	b01c      	add	sp, #112	; 0x70
 80048e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80048ec:	b003      	add	sp, #12
 80048ee:	4770      	bx	lr
 80048f0:	20000044 	.word	0x20000044
 80048f4:	ffff0208 	.word	0xffff0208

080048f8 <__ssputs_r>:
 80048f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048fc:	688e      	ldr	r6, [r1, #8]
 80048fe:	4682      	mov	sl, r0
 8004900:	429e      	cmp	r6, r3
 8004902:	460c      	mov	r4, r1
 8004904:	4690      	mov	r8, r2
 8004906:	461f      	mov	r7, r3
 8004908:	d838      	bhi.n	800497c <__ssputs_r+0x84>
 800490a:	898a      	ldrh	r2, [r1, #12]
 800490c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004910:	d032      	beq.n	8004978 <__ssputs_r+0x80>
 8004912:	6825      	ldr	r5, [r4, #0]
 8004914:	6909      	ldr	r1, [r1, #16]
 8004916:	3301      	adds	r3, #1
 8004918:	eba5 0901 	sub.w	r9, r5, r1
 800491c:	6965      	ldr	r5, [r4, #20]
 800491e:	444b      	add	r3, r9
 8004920:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004924:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004928:	106d      	asrs	r5, r5, #1
 800492a:	429d      	cmp	r5, r3
 800492c:	bf38      	it	cc
 800492e:	461d      	movcc	r5, r3
 8004930:	0553      	lsls	r3, r2, #21
 8004932:	d531      	bpl.n	8004998 <__ssputs_r+0xa0>
 8004934:	4629      	mov	r1, r5
 8004936:	f000 fb53 	bl	8004fe0 <_malloc_r>
 800493a:	4606      	mov	r6, r0
 800493c:	b950      	cbnz	r0, 8004954 <__ssputs_r+0x5c>
 800493e:	230c      	movs	r3, #12
 8004940:	f04f 30ff 	mov.w	r0, #4294967295
 8004944:	f8ca 3000 	str.w	r3, [sl]
 8004948:	89a3      	ldrh	r3, [r4, #12]
 800494a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800494e:	81a3      	strh	r3, [r4, #12]
 8004950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004954:	464a      	mov	r2, r9
 8004956:	6921      	ldr	r1, [r4, #16]
 8004958:	f000 face 	bl	8004ef8 <memcpy>
 800495c:	89a3      	ldrh	r3, [r4, #12]
 800495e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004962:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004966:	81a3      	strh	r3, [r4, #12]
 8004968:	6126      	str	r6, [r4, #16]
 800496a:	444e      	add	r6, r9
 800496c:	6026      	str	r6, [r4, #0]
 800496e:	463e      	mov	r6, r7
 8004970:	6165      	str	r5, [r4, #20]
 8004972:	eba5 0509 	sub.w	r5, r5, r9
 8004976:	60a5      	str	r5, [r4, #8]
 8004978:	42be      	cmp	r6, r7
 800497a:	d900      	bls.n	800497e <__ssputs_r+0x86>
 800497c:	463e      	mov	r6, r7
 800497e:	4632      	mov	r2, r6
 8004980:	4641      	mov	r1, r8
 8004982:	6820      	ldr	r0, [r4, #0]
 8004984:	f000 fac6 	bl	8004f14 <memmove>
 8004988:	68a3      	ldr	r3, [r4, #8]
 800498a:	6822      	ldr	r2, [r4, #0]
 800498c:	1b9b      	subs	r3, r3, r6
 800498e:	4432      	add	r2, r6
 8004990:	2000      	movs	r0, #0
 8004992:	60a3      	str	r3, [r4, #8]
 8004994:	6022      	str	r2, [r4, #0]
 8004996:	e7db      	b.n	8004950 <__ssputs_r+0x58>
 8004998:	462a      	mov	r2, r5
 800499a:	f000 fb7b 	bl	8005094 <_realloc_r>
 800499e:	4606      	mov	r6, r0
 80049a0:	2800      	cmp	r0, #0
 80049a2:	d1e1      	bne.n	8004968 <__ssputs_r+0x70>
 80049a4:	4650      	mov	r0, sl
 80049a6:	6921      	ldr	r1, [r4, #16]
 80049a8:	f000 face 	bl	8004f48 <_free_r>
 80049ac:	e7c7      	b.n	800493e <__ssputs_r+0x46>
	...

080049b0 <_svfiprintf_r>:
 80049b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049b4:	4698      	mov	r8, r3
 80049b6:	898b      	ldrh	r3, [r1, #12]
 80049b8:	4607      	mov	r7, r0
 80049ba:	061b      	lsls	r3, r3, #24
 80049bc:	460d      	mov	r5, r1
 80049be:	4614      	mov	r4, r2
 80049c0:	b09d      	sub	sp, #116	; 0x74
 80049c2:	d50e      	bpl.n	80049e2 <_svfiprintf_r+0x32>
 80049c4:	690b      	ldr	r3, [r1, #16]
 80049c6:	b963      	cbnz	r3, 80049e2 <_svfiprintf_r+0x32>
 80049c8:	2140      	movs	r1, #64	; 0x40
 80049ca:	f000 fb09 	bl	8004fe0 <_malloc_r>
 80049ce:	6028      	str	r0, [r5, #0]
 80049d0:	6128      	str	r0, [r5, #16]
 80049d2:	b920      	cbnz	r0, 80049de <_svfiprintf_r+0x2e>
 80049d4:	230c      	movs	r3, #12
 80049d6:	603b      	str	r3, [r7, #0]
 80049d8:	f04f 30ff 	mov.w	r0, #4294967295
 80049dc:	e0d1      	b.n	8004b82 <_svfiprintf_r+0x1d2>
 80049de:	2340      	movs	r3, #64	; 0x40
 80049e0:	616b      	str	r3, [r5, #20]
 80049e2:	2300      	movs	r3, #0
 80049e4:	9309      	str	r3, [sp, #36]	; 0x24
 80049e6:	2320      	movs	r3, #32
 80049e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049ec:	2330      	movs	r3, #48	; 0x30
 80049ee:	f04f 0901 	mov.w	r9, #1
 80049f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80049f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004b9c <_svfiprintf_r+0x1ec>
 80049fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049fe:	4623      	mov	r3, r4
 8004a00:	469a      	mov	sl, r3
 8004a02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a06:	b10a      	cbz	r2, 8004a0c <_svfiprintf_r+0x5c>
 8004a08:	2a25      	cmp	r2, #37	; 0x25
 8004a0a:	d1f9      	bne.n	8004a00 <_svfiprintf_r+0x50>
 8004a0c:	ebba 0b04 	subs.w	fp, sl, r4
 8004a10:	d00b      	beq.n	8004a2a <_svfiprintf_r+0x7a>
 8004a12:	465b      	mov	r3, fp
 8004a14:	4622      	mov	r2, r4
 8004a16:	4629      	mov	r1, r5
 8004a18:	4638      	mov	r0, r7
 8004a1a:	f7ff ff6d 	bl	80048f8 <__ssputs_r>
 8004a1e:	3001      	adds	r0, #1
 8004a20:	f000 80aa 	beq.w	8004b78 <_svfiprintf_r+0x1c8>
 8004a24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a26:	445a      	add	r2, fp
 8004a28:	9209      	str	r2, [sp, #36]	; 0x24
 8004a2a:	f89a 3000 	ldrb.w	r3, [sl]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 80a2 	beq.w	8004b78 <_svfiprintf_r+0x1c8>
 8004a34:	2300      	movs	r3, #0
 8004a36:	f04f 32ff 	mov.w	r2, #4294967295
 8004a3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a3e:	f10a 0a01 	add.w	sl, sl, #1
 8004a42:	9304      	str	r3, [sp, #16]
 8004a44:	9307      	str	r3, [sp, #28]
 8004a46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a4a:	931a      	str	r3, [sp, #104]	; 0x68
 8004a4c:	4654      	mov	r4, sl
 8004a4e:	2205      	movs	r2, #5
 8004a50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a54:	4851      	ldr	r0, [pc, #324]	; (8004b9c <_svfiprintf_r+0x1ec>)
 8004a56:	f000 fa41 	bl	8004edc <memchr>
 8004a5a:	9a04      	ldr	r2, [sp, #16]
 8004a5c:	b9d8      	cbnz	r0, 8004a96 <_svfiprintf_r+0xe6>
 8004a5e:	06d0      	lsls	r0, r2, #27
 8004a60:	bf44      	itt	mi
 8004a62:	2320      	movmi	r3, #32
 8004a64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a68:	0711      	lsls	r1, r2, #28
 8004a6a:	bf44      	itt	mi
 8004a6c:	232b      	movmi	r3, #43	; 0x2b
 8004a6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a72:	f89a 3000 	ldrb.w	r3, [sl]
 8004a76:	2b2a      	cmp	r3, #42	; 0x2a
 8004a78:	d015      	beq.n	8004aa6 <_svfiprintf_r+0xf6>
 8004a7a:	4654      	mov	r4, sl
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	f04f 0c0a 	mov.w	ip, #10
 8004a82:	9a07      	ldr	r2, [sp, #28]
 8004a84:	4621      	mov	r1, r4
 8004a86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a8a:	3b30      	subs	r3, #48	; 0x30
 8004a8c:	2b09      	cmp	r3, #9
 8004a8e:	d94e      	bls.n	8004b2e <_svfiprintf_r+0x17e>
 8004a90:	b1b0      	cbz	r0, 8004ac0 <_svfiprintf_r+0x110>
 8004a92:	9207      	str	r2, [sp, #28]
 8004a94:	e014      	b.n	8004ac0 <_svfiprintf_r+0x110>
 8004a96:	eba0 0308 	sub.w	r3, r0, r8
 8004a9a:	fa09 f303 	lsl.w	r3, r9, r3
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	46a2      	mov	sl, r4
 8004aa2:	9304      	str	r3, [sp, #16]
 8004aa4:	e7d2      	b.n	8004a4c <_svfiprintf_r+0x9c>
 8004aa6:	9b03      	ldr	r3, [sp, #12]
 8004aa8:	1d19      	adds	r1, r3, #4
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	9103      	str	r1, [sp, #12]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	bfbb      	ittet	lt
 8004ab2:	425b      	neglt	r3, r3
 8004ab4:	f042 0202 	orrlt.w	r2, r2, #2
 8004ab8:	9307      	strge	r3, [sp, #28]
 8004aba:	9307      	strlt	r3, [sp, #28]
 8004abc:	bfb8      	it	lt
 8004abe:	9204      	strlt	r2, [sp, #16]
 8004ac0:	7823      	ldrb	r3, [r4, #0]
 8004ac2:	2b2e      	cmp	r3, #46	; 0x2e
 8004ac4:	d10c      	bne.n	8004ae0 <_svfiprintf_r+0x130>
 8004ac6:	7863      	ldrb	r3, [r4, #1]
 8004ac8:	2b2a      	cmp	r3, #42	; 0x2a
 8004aca:	d135      	bne.n	8004b38 <_svfiprintf_r+0x188>
 8004acc:	9b03      	ldr	r3, [sp, #12]
 8004ace:	3402      	adds	r4, #2
 8004ad0:	1d1a      	adds	r2, r3, #4
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	9203      	str	r2, [sp, #12]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	bfb8      	it	lt
 8004ada:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ade:	9305      	str	r3, [sp, #20]
 8004ae0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004bac <_svfiprintf_r+0x1fc>
 8004ae4:	2203      	movs	r2, #3
 8004ae6:	4650      	mov	r0, sl
 8004ae8:	7821      	ldrb	r1, [r4, #0]
 8004aea:	f000 f9f7 	bl	8004edc <memchr>
 8004aee:	b140      	cbz	r0, 8004b02 <_svfiprintf_r+0x152>
 8004af0:	2340      	movs	r3, #64	; 0x40
 8004af2:	eba0 000a 	sub.w	r0, r0, sl
 8004af6:	fa03 f000 	lsl.w	r0, r3, r0
 8004afa:	9b04      	ldr	r3, [sp, #16]
 8004afc:	3401      	adds	r4, #1
 8004afe:	4303      	orrs	r3, r0
 8004b00:	9304      	str	r3, [sp, #16]
 8004b02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b06:	2206      	movs	r2, #6
 8004b08:	4825      	ldr	r0, [pc, #148]	; (8004ba0 <_svfiprintf_r+0x1f0>)
 8004b0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004b0e:	f000 f9e5 	bl	8004edc <memchr>
 8004b12:	2800      	cmp	r0, #0
 8004b14:	d038      	beq.n	8004b88 <_svfiprintf_r+0x1d8>
 8004b16:	4b23      	ldr	r3, [pc, #140]	; (8004ba4 <_svfiprintf_r+0x1f4>)
 8004b18:	bb1b      	cbnz	r3, 8004b62 <_svfiprintf_r+0x1b2>
 8004b1a:	9b03      	ldr	r3, [sp, #12]
 8004b1c:	3307      	adds	r3, #7
 8004b1e:	f023 0307 	bic.w	r3, r3, #7
 8004b22:	3308      	adds	r3, #8
 8004b24:	9303      	str	r3, [sp, #12]
 8004b26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b28:	4433      	add	r3, r6
 8004b2a:	9309      	str	r3, [sp, #36]	; 0x24
 8004b2c:	e767      	b.n	80049fe <_svfiprintf_r+0x4e>
 8004b2e:	460c      	mov	r4, r1
 8004b30:	2001      	movs	r0, #1
 8004b32:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b36:	e7a5      	b.n	8004a84 <_svfiprintf_r+0xd4>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	f04f 0c0a 	mov.w	ip, #10
 8004b3e:	4619      	mov	r1, r3
 8004b40:	3401      	adds	r4, #1
 8004b42:	9305      	str	r3, [sp, #20]
 8004b44:	4620      	mov	r0, r4
 8004b46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b4a:	3a30      	subs	r2, #48	; 0x30
 8004b4c:	2a09      	cmp	r2, #9
 8004b4e:	d903      	bls.n	8004b58 <_svfiprintf_r+0x1a8>
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0c5      	beq.n	8004ae0 <_svfiprintf_r+0x130>
 8004b54:	9105      	str	r1, [sp, #20]
 8004b56:	e7c3      	b.n	8004ae0 <_svfiprintf_r+0x130>
 8004b58:	4604      	mov	r4, r0
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b60:	e7f0      	b.n	8004b44 <_svfiprintf_r+0x194>
 8004b62:	ab03      	add	r3, sp, #12
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	462a      	mov	r2, r5
 8004b68:	4638      	mov	r0, r7
 8004b6a:	4b0f      	ldr	r3, [pc, #60]	; (8004ba8 <_svfiprintf_r+0x1f8>)
 8004b6c:	a904      	add	r1, sp, #16
 8004b6e:	f3af 8000 	nop.w
 8004b72:	1c42      	adds	r2, r0, #1
 8004b74:	4606      	mov	r6, r0
 8004b76:	d1d6      	bne.n	8004b26 <_svfiprintf_r+0x176>
 8004b78:	89ab      	ldrh	r3, [r5, #12]
 8004b7a:	065b      	lsls	r3, r3, #25
 8004b7c:	f53f af2c 	bmi.w	80049d8 <_svfiprintf_r+0x28>
 8004b80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b82:	b01d      	add	sp, #116	; 0x74
 8004b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b88:	ab03      	add	r3, sp, #12
 8004b8a:	9300      	str	r3, [sp, #0]
 8004b8c:	462a      	mov	r2, r5
 8004b8e:	4638      	mov	r0, r7
 8004b90:	4b05      	ldr	r3, [pc, #20]	; (8004ba8 <_svfiprintf_r+0x1f8>)
 8004b92:	a904      	add	r1, sp, #16
 8004b94:	f000 f87c 	bl	8004c90 <_printf_i>
 8004b98:	e7eb      	b.n	8004b72 <_svfiprintf_r+0x1c2>
 8004b9a:	bf00      	nop
 8004b9c:	08005192 	.word	0x08005192
 8004ba0:	0800519c 	.word	0x0800519c
 8004ba4:	00000000 	.word	0x00000000
 8004ba8:	080048f9 	.word	0x080048f9
 8004bac:	08005198 	.word	0x08005198

08004bb0 <_printf_common>:
 8004bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bb4:	4616      	mov	r6, r2
 8004bb6:	4699      	mov	r9, r3
 8004bb8:	688a      	ldr	r2, [r1, #8]
 8004bba:	690b      	ldr	r3, [r1, #16]
 8004bbc:	4607      	mov	r7, r0
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	bfb8      	it	lt
 8004bc2:	4613      	movlt	r3, r2
 8004bc4:	6033      	str	r3, [r6, #0]
 8004bc6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004bca:	460c      	mov	r4, r1
 8004bcc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004bd0:	b10a      	cbz	r2, 8004bd6 <_printf_common+0x26>
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	6033      	str	r3, [r6, #0]
 8004bd6:	6823      	ldr	r3, [r4, #0]
 8004bd8:	0699      	lsls	r1, r3, #26
 8004bda:	bf42      	ittt	mi
 8004bdc:	6833      	ldrmi	r3, [r6, #0]
 8004bde:	3302      	addmi	r3, #2
 8004be0:	6033      	strmi	r3, [r6, #0]
 8004be2:	6825      	ldr	r5, [r4, #0]
 8004be4:	f015 0506 	ands.w	r5, r5, #6
 8004be8:	d106      	bne.n	8004bf8 <_printf_common+0x48>
 8004bea:	f104 0a19 	add.w	sl, r4, #25
 8004bee:	68e3      	ldr	r3, [r4, #12]
 8004bf0:	6832      	ldr	r2, [r6, #0]
 8004bf2:	1a9b      	subs	r3, r3, r2
 8004bf4:	42ab      	cmp	r3, r5
 8004bf6:	dc28      	bgt.n	8004c4a <_printf_common+0x9a>
 8004bf8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004bfc:	1e13      	subs	r3, r2, #0
 8004bfe:	6822      	ldr	r2, [r4, #0]
 8004c00:	bf18      	it	ne
 8004c02:	2301      	movne	r3, #1
 8004c04:	0692      	lsls	r2, r2, #26
 8004c06:	d42d      	bmi.n	8004c64 <_printf_common+0xb4>
 8004c08:	4649      	mov	r1, r9
 8004c0a:	4638      	mov	r0, r7
 8004c0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c10:	47c0      	blx	r8
 8004c12:	3001      	adds	r0, #1
 8004c14:	d020      	beq.n	8004c58 <_printf_common+0xa8>
 8004c16:	6823      	ldr	r3, [r4, #0]
 8004c18:	68e5      	ldr	r5, [r4, #12]
 8004c1a:	f003 0306 	and.w	r3, r3, #6
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	bf18      	it	ne
 8004c22:	2500      	movne	r5, #0
 8004c24:	6832      	ldr	r2, [r6, #0]
 8004c26:	f04f 0600 	mov.w	r6, #0
 8004c2a:	68a3      	ldr	r3, [r4, #8]
 8004c2c:	bf08      	it	eq
 8004c2e:	1aad      	subeq	r5, r5, r2
 8004c30:	6922      	ldr	r2, [r4, #16]
 8004c32:	bf08      	it	eq
 8004c34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	bfc4      	itt	gt
 8004c3c:	1a9b      	subgt	r3, r3, r2
 8004c3e:	18ed      	addgt	r5, r5, r3
 8004c40:	341a      	adds	r4, #26
 8004c42:	42b5      	cmp	r5, r6
 8004c44:	d11a      	bne.n	8004c7c <_printf_common+0xcc>
 8004c46:	2000      	movs	r0, #0
 8004c48:	e008      	b.n	8004c5c <_printf_common+0xac>
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	4652      	mov	r2, sl
 8004c4e:	4649      	mov	r1, r9
 8004c50:	4638      	mov	r0, r7
 8004c52:	47c0      	blx	r8
 8004c54:	3001      	adds	r0, #1
 8004c56:	d103      	bne.n	8004c60 <_printf_common+0xb0>
 8004c58:	f04f 30ff 	mov.w	r0, #4294967295
 8004c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c60:	3501      	adds	r5, #1
 8004c62:	e7c4      	b.n	8004bee <_printf_common+0x3e>
 8004c64:	2030      	movs	r0, #48	; 0x30
 8004c66:	18e1      	adds	r1, r4, r3
 8004c68:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c6c:	1c5a      	adds	r2, r3, #1
 8004c6e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c72:	4422      	add	r2, r4
 8004c74:	3302      	adds	r3, #2
 8004c76:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c7a:	e7c5      	b.n	8004c08 <_printf_common+0x58>
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	4622      	mov	r2, r4
 8004c80:	4649      	mov	r1, r9
 8004c82:	4638      	mov	r0, r7
 8004c84:	47c0      	blx	r8
 8004c86:	3001      	adds	r0, #1
 8004c88:	d0e6      	beq.n	8004c58 <_printf_common+0xa8>
 8004c8a:	3601      	adds	r6, #1
 8004c8c:	e7d9      	b.n	8004c42 <_printf_common+0x92>
	...

08004c90 <_printf_i>:
 8004c90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c94:	460c      	mov	r4, r1
 8004c96:	7e27      	ldrb	r7, [r4, #24]
 8004c98:	4691      	mov	r9, r2
 8004c9a:	2f78      	cmp	r7, #120	; 0x78
 8004c9c:	4680      	mov	r8, r0
 8004c9e:	469a      	mov	sl, r3
 8004ca0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004ca2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ca6:	d807      	bhi.n	8004cb8 <_printf_i+0x28>
 8004ca8:	2f62      	cmp	r7, #98	; 0x62
 8004caa:	d80a      	bhi.n	8004cc2 <_printf_i+0x32>
 8004cac:	2f00      	cmp	r7, #0
 8004cae:	f000 80d9 	beq.w	8004e64 <_printf_i+0x1d4>
 8004cb2:	2f58      	cmp	r7, #88	; 0x58
 8004cb4:	f000 80a4 	beq.w	8004e00 <_printf_i+0x170>
 8004cb8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004cbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004cc0:	e03a      	b.n	8004d38 <_printf_i+0xa8>
 8004cc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004cc6:	2b15      	cmp	r3, #21
 8004cc8:	d8f6      	bhi.n	8004cb8 <_printf_i+0x28>
 8004cca:	a001      	add	r0, pc, #4	; (adr r0, 8004cd0 <_printf_i+0x40>)
 8004ccc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004cd0:	08004d29 	.word	0x08004d29
 8004cd4:	08004d3d 	.word	0x08004d3d
 8004cd8:	08004cb9 	.word	0x08004cb9
 8004cdc:	08004cb9 	.word	0x08004cb9
 8004ce0:	08004cb9 	.word	0x08004cb9
 8004ce4:	08004cb9 	.word	0x08004cb9
 8004ce8:	08004d3d 	.word	0x08004d3d
 8004cec:	08004cb9 	.word	0x08004cb9
 8004cf0:	08004cb9 	.word	0x08004cb9
 8004cf4:	08004cb9 	.word	0x08004cb9
 8004cf8:	08004cb9 	.word	0x08004cb9
 8004cfc:	08004e4b 	.word	0x08004e4b
 8004d00:	08004d6d 	.word	0x08004d6d
 8004d04:	08004e2d 	.word	0x08004e2d
 8004d08:	08004cb9 	.word	0x08004cb9
 8004d0c:	08004cb9 	.word	0x08004cb9
 8004d10:	08004e6d 	.word	0x08004e6d
 8004d14:	08004cb9 	.word	0x08004cb9
 8004d18:	08004d6d 	.word	0x08004d6d
 8004d1c:	08004cb9 	.word	0x08004cb9
 8004d20:	08004cb9 	.word	0x08004cb9
 8004d24:	08004e35 	.word	0x08004e35
 8004d28:	680b      	ldr	r3, [r1, #0]
 8004d2a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004d2e:	1d1a      	adds	r2, r3, #4
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	600a      	str	r2, [r1, #0]
 8004d34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e0a4      	b.n	8004e86 <_printf_i+0x1f6>
 8004d3c:	6825      	ldr	r5, [r4, #0]
 8004d3e:	6808      	ldr	r0, [r1, #0]
 8004d40:	062e      	lsls	r6, r5, #24
 8004d42:	f100 0304 	add.w	r3, r0, #4
 8004d46:	d50a      	bpl.n	8004d5e <_printf_i+0xce>
 8004d48:	6805      	ldr	r5, [r0, #0]
 8004d4a:	600b      	str	r3, [r1, #0]
 8004d4c:	2d00      	cmp	r5, #0
 8004d4e:	da03      	bge.n	8004d58 <_printf_i+0xc8>
 8004d50:	232d      	movs	r3, #45	; 0x2d
 8004d52:	426d      	negs	r5, r5
 8004d54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d58:	230a      	movs	r3, #10
 8004d5a:	485e      	ldr	r0, [pc, #376]	; (8004ed4 <_printf_i+0x244>)
 8004d5c:	e019      	b.n	8004d92 <_printf_i+0x102>
 8004d5e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004d62:	6805      	ldr	r5, [r0, #0]
 8004d64:	600b      	str	r3, [r1, #0]
 8004d66:	bf18      	it	ne
 8004d68:	b22d      	sxthne	r5, r5
 8004d6a:	e7ef      	b.n	8004d4c <_printf_i+0xbc>
 8004d6c:	680b      	ldr	r3, [r1, #0]
 8004d6e:	6825      	ldr	r5, [r4, #0]
 8004d70:	1d18      	adds	r0, r3, #4
 8004d72:	6008      	str	r0, [r1, #0]
 8004d74:	0628      	lsls	r0, r5, #24
 8004d76:	d501      	bpl.n	8004d7c <_printf_i+0xec>
 8004d78:	681d      	ldr	r5, [r3, #0]
 8004d7a:	e002      	b.n	8004d82 <_printf_i+0xf2>
 8004d7c:	0669      	lsls	r1, r5, #25
 8004d7e:	d5fb      	bpl.n	8004d78 <_printf_i+0xe8>
 8004d80:	881d      	ldrh	r5, [r3, #0]
 8004d82:	2f6f      	cmp	r7, #111	; 0x6f
 8004d84:	bf0c      	ite	eq
 8004d86:	2308      	moveq	r3, #8
 8004d88:	230a      	movne	r3, #10
 8004d8a:	4852      	ldr	r0, [pc, #328]	; (8004ed4 <_printf_i+0x244>)
 8004d8c:	2100      	movs	r1, #0
 8004d8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d92:	6866      	ldr	r6, [r4, #4]
 8004d94:	2e00      	cmp	r6, #0
 8004d96:	bfa8      	it	ge
 8004d98:	6821      	ldrge	r1, [r4, #0]
 8004d9a:	60a6      	str	r6, [r4, #8]
 8004d9c:	bfa4      	itt	ge
 8004d9e:	f021 0104 	bicge.w	r1, r1, #4
 8004da2:	6021      	strge	r1, [r4, #0]
 8004da4:	b90d      	cbnz	r5, 8004daa <_printf_i+0x11a>
 8004da6:	2e00      	cmp	r6, #0
 8004da8:	d04d      	beq.n	8004e46 <_printf_i+0x1b6>
 8004daa:	4616      	mov	r6, r2
 8004dac:	fbb5 f1f3 	udiv	r1, r5, r3
 8004db0:	fb03 5711 	mls	r7, r3, r1, r5
 8004db4:	5dc7      	ldrb	r7, [r0, r7]
 8004db6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004dba:	462f      	mov	r7, r5
 8004dbc:	42bb      	cmp	r3, r7
 8004dbe:	460d      	mov	r5, r1
 8004dc0:	d9f4      	bls.n	8004dac <_printf_i+0x11c>
 8004dc2:	2b08      	cmp	r3, #8
 8004dc4:	d10b      	bne.n	8004dde <_printf_i+0x14e>
 8004dc6:	6823      	ldr	r3, [r4, #0]
 8004dc8:	07df      	lsls	r7, r3, #31
 8004dca:	d508      	bpl.n	8004dde <_printf_i+0x14e>
 8004dcc:	6923      	ldr	r3, [r4, #16]
 8004dce:	6861      	ldr	r1, [r4, #4]
 8004dd0:	4299      	cmp	r1, r3
 8004dd2:	bfde      	ittt	le
 8004dd4:	2330      	movle	r3, #48	; 0x30
 8004dd6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004dda:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004dde:	1b92      	subs	r2, r2, r6
 8004de0:	6122      	str	r2, [r4, #16]
 8004de2:	464b      	mov	r3, r9
 8004de4:	4621      	mov	r1, r4
 8004de6:	4640      	mov	r0, r8
 8004de8:	f8cd a000 	str.w	sl, [sp]
 8004dec:	aa03      	add	r2, sp, #12
 8004dee:	f7ff fedf 	bl	8004bb0 <_printf_common>
 8004df2:	3001      	adds	r0, #1
 8004df4:	d14c      	bne.n	8004e90 <_printf_i+0x200>
 8004df6:	f04f 30ff 	mov.w	r0, #4294967295
 8004dfa:	b004      	add	sp, #16
 8004dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e00:	4834      	ldr	r0, [pc, #208]	; (8004ed4 <_printf_i+0x244>)
 8004e02:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004e06:	680e      	ldr	r6, [r1, #0]
 8004e08:	6823      	ldr	r3, [r4, #0]
 8004e0a:	f856 5b04 	ldr.w	r5, [r6], #4
 8004e0e:	061f      	lsls	r7, r3, #24
 8004e10:	600e      	str	r6, [r1, #0]
 8004e12:	d514      	bpl.n	8004e3e <_printf_i+0x1ae>
 8004e14:	07d9      	lsls	r1, r3, #31
 8004e16:	bf44      	itt	mi
 8004e18:	f043 0320 	orrmi.w	r3, r3, #32
 8004e1c:	6023      	strmi	r3, [r4, #0]
 8004e1e:	b91d      	cbnz	r5, 8004e28 <_printf_i+0x198>
 8004e20:	6823      	ldr	r3, [r4, #0]
 8004e22:	f023 0320 	bic.w	r3, r3, #32
 8004e26:	6023      	str	r3, [r4, #0]
 8004e28:	2310      	movs	r3, #16
 8004e2a:	e7af      	b.n	8004d8c <_printf_i+0xfc>
 8004e2c:	6823      	ldr	r3, [r4, #0]
 8004e2e:	f043 0320 	orr.w	r3, r3, #32
 8004e32:	6023      	str	r3, [r4, #0]
 8004e34:	2378      	movs	r3, #120	; 0x78
 8004e36:	4828      	ldr	r0, [pc, #160]	; (8004ed8 <_printf_i+0x248>)
 8004e38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e3c:	e7e3      	b.n	8004e06 <_printf_i+0x176>
 8004e3e:	065e      	lsls	r6, r3, #25
 8004e40:	bf48      	it	mi
 8004e42:	b2ad      	uxthmi	r5, r5
 8004e44:	e7e6      	b.n	8004e14 <_printf_i+0x184>
 8004e46:	4616      	mov	r6, r2
 8004e48:	e7bb      	b.n	8004dc2 <_printf_i+0x132>
 8004e4a:	680b      	ldr	r3, [r1, #0]
 8004e4c:	6826      	ldr	r6, [r4, #0]
 8004e4e:	1d1d      	adds	r5, r3, #4
 8004e50:	6960      	ldr	r0, [r4, #20]
 8004e52:	600d      	str	r5, [r1, #0]
 8004e54:	0635      	lsls	r5, r6, #24
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	d501      	bpl.n	8004e5e <_printf_i+0x1ce>
 8004e5a:	6018      	str	r0, [r3, #0]
 8004e5c:	e002      	b.n	8004e64 <_printf_i+0x1d4>
 8004e5e:	0671      	lsls	r1, r6, #25
 8004e60:	d5fb      	bpl.n	8004e5a <_printf_i+0x1ca>
 8004e62:	8018      	strh	r0, [r3, #0]
 8004e64:	2300      	movs	r3, #0
 8004e66:	4616      	mov	r6, r2
 8004e68:	6123      	str	r3, [r4, #16]
 8004e6a:	e7ba      	b.n	8004de2 <_printf_i+0x152>
 8004e6c:	680b      	ldr	r3, [r1, #0]
 8004e6e:	1d1a      	adds	r2, r3, #4
 8004e70:	600a      	str	r2, [r1, #0]
 8004e72:	681e      	ldr	r6, [r3, #0]
 8004e74:	2100      	movs	r1, #0
 8004e76:	4630      	mov	r0, r6
 8004e78:	6862      	ldr	r2, [r4, #4]
 8004e7a:	f000 f82f 	bl	8004edc <memchr>
 8004e7e:	b108      	cbz	r0, 8004e84 <_printf_i+0x1f4>
 8004e80:	1b80      	subs	r0, r0, r6
 8004e82:	6060      	str	r0, [r4, #4]
 8004e84:	6863      	ldr	r3, [r4, #4]
 8004e86:	6123      	str	r3, [r4, #16]
 8004e88:	2300      	movs	r3, #0
 8004e8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e8e:	e7a8      	b.n	8004de2 <_printf_i+0x152>
 8004e90:	4632      	mov	r2, r6
 8004e92:	4649      	mov	r1, r9
 8004e94:	4640      	mov	r0, r8
 8004e96:	6923      	ldr	r3, [r4, #16]
 8004e98:	47d0      	blx	sl
 8004e9a:	3001      	adds	r0, #1
 8004e9c:	d0ab      	beq.n	8004df6 <_printf_i+0x166>
 8004e9e:	6823      	ldr	r3, [r4, #0]
 8004ea0:	079b      	lsls	r3, r3, #30
 8004ea2:	d413      	bmi.n	8004ecc <_printf_i+0x23c>
 8004ea4:	68e0      	ldr	r0, [r4, #12]
 8004ea6:	9b03      	ldr	r3, [sp, #12]
 8004ea8:	4298      	cmp	r0, r3
 8004eaa:	bfb8      	it	lt
 8004eac:	4618      	movlt	r0, r3
 8004eae:	e7a4      	b.n	8004dfa <_printf_i+0x16a>
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	4632      	mov	r2, r6
 8004eb4:	4649      	mov	r1, r9
 8004eb6:	4640      	mov	r0, r8
 8004eb8:	47d0      	blx	sl
 8004eba:	3001      	adds	r0, #1
 8004ebc:	d09b      	beq.n	8004df6 <_printf_i+0x166>
 8004ebe:	3501      	adds	r5, #1
 8004ec0:	68e3      	ldr	r3, [r4, #12]
 8004ec2:	9903      	ldr	r1, [sp, #12]
 8004ec4:	1a5b      	subs	r3, r3, r1
 8004ec6:	42ab      	cmp	r3, r5
 8004ec8:	dcf2      	bgt.n	8004eb0 <_printf_i+0x220>
 8004eca:	e7eb      	b.n	8004ea4 <_printf_i+0x214>
 8004ecc:	2500      	movs	r5, #0
 8004ece:	f104 0619 	add.w	r6, r4, #25
 8004ed2:	e7f5      	b.n	8004ec0 <_printf_i+0x230>
 8004ed4:	080051a3 	.word	0x080051a3
 8004ed8:	080051b4 	.word	0x080051b4

08004edc <memchr>:
 8004edc:	4603      	mov	r3, r0
 8004ede:	b510      	push	{r4, lr}
 8004ee0:	b2c9      	uxtb	r1, r1
 8004ee2:	4402      	add	r2, r0
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	d101      	bne.n	8004eee <memchr+0x12>
 8004eea:	2000      	movs	r0, #0
 8004eec:	e003      	b.n	8004ef6 <memchr+0x1a>
 8004eee:	7804      	ldrb	r4, [r0, #0]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	428c      	cmp	r4, r1
 8004ef4:	d1f6      	bne.n	8004ee4 <memchr+0x8>
 8004ef6:	bd10      	pop	{r4, pc}

08004ef8 <memcpy>:
 8004ef8:	440a      	add	r2, r1
 8004efa:	4291      	cmp	r1, r2
 8004efc:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f00:	d100      	bne.n	8004f04 <memcpy+0xc>
 8004f02:	4770      	bx	lr
 8004f04:	b510      	push	{r4, lr}
 8004f06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f0a:	4291      	cmp	r1, r2
 8004f0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f10:	d1f9      	bne.n	8004f06 <memcpy+0xe>
 8004f12:	bd10      	pop	{r4, pc}

08004f14 <memmove>:
 8004f14:	4288      	cmp	r0, r1
 8004f16:	b510      	push	{r4, lr}
 8004f18:	eb01 0402 	add.w	r4, r1, r2
 8004f1c:	d902      	bls.n	8004f24 <memmove+0x10>
 8004f1e:	4284      	cmp	r4, r0
 8004f20:	4623      	mov	r3, r4
 8004f22:	d807      	bhi.n	8004f34 <memmove+0x20>
 8004f24:	1e43      	subs	r3, r0, #1
 8004f26:	42a1      	cmp	r1, r4
 8004f28:	d008      	beq.n	8004f3c <memmove+0x28>
 8004f2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004f32:	e7f8      	b.n	8004f26 <memmove+0x12>
 8004f34:	4601      	mov	r1, r0
 8004f36:	4402      	add	r2, r0
 8004f38:	428a      	cmp	r2, r1
 8004f3a:	d100      	bne.n	8004f3e <memmove+0x2a>
 8004f3c:	bd10      	pop	{r4, pc}
 8004f3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004f46:	e7f7      	b.n	8004f38 <memmove+0x24>

08004f48 <_free_r>:
 8004f48:	b538      	push	{r3, r4, r5, lr}
 8004f4a:	4605      	mov	r5, r0
 8004f4c:	2900      	cmp	r1, #0
 8004f4e:	d043      	beq.n	8004fd8 <_free_r+0x90>
 8004f50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f54:	1f0c      	subs	r4, r1, #4
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	bfb8      	it	lt
 8004f5a:	18e4      	addlt	r4, r4, r3
 8004f5c:	f000 f8d0 	bl	8005100 <__malloc_lock>
 8004f60:	4a1e      	ldr	r2, [pc, #120]	; (8004fdc <_free_r+0x94>)
 8004f62:	6813      	ldr	r3, [r2, #0]
 8004f64:	4610      	mov	r0, r2
 8004f66:	b933      	cbnz	r3, 8004f76 <_free_r+0x2e>
 8004f68:	6063      	str	r3, [r4, #4]
 8004f6a:	6014      	str	r4, [r2, #0]
 8004f6c:	4628      	mov	r0, r5
 8004f6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f72:	f000 b8cb 	b.w	800510c <__malloc_unlock>
 8004f76:	42a3      	cmp	r3, r4
 8004f78:	d90a      	bls.n	8004f90 <_free_r+0x48>
 8004f7a:	6821      	ldr	r1, [r4, #0]
 8004f7c:	1862      	adds	r2, r4, r1
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	bf01      	itttt	eq
 8004f82:	681a      	ldreq	r2, [r3, #0]
 8004f84:	685b      	ldreq	r3, [r3, #4]
 8004f86:	1852      	addeq	r2, r2, r1
 8004f88:	6022      	streq	r2, [r4, #0]
 8004f8a:	6063      	str	r3, [r4, #4]
 8004f8c:	6004      	str	r4, [r0, #0]
 8004f8e:	e7ed      	b.n	8004f6c <_free_r+0x24>
 8004f90:	461a      	mov	r2, r3
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	b10b      	cbz	r3, 8004f9a <_free_r+0x52>
 8004f96:	42a3      	cmp	r3, r4
 8004f98:	d9fa      	bls.n	8004f90 <_free_r+0x48>
 8004f9a:	6811      	ldr	r1, [r2, #0]
 8004f9c:	1850      	adds	r0, r2, r1
 8004f9e:	42a0      	cmp	r0, r4
 8004fa0:	d10b      	bne.n	8004fba <_free_r+0x72>
 8004fa2:	6820      	ldr	r0, [r4, #0]
 8004fa4:	4401      	add	r1, r0
 8004fa6:	1850      	adds	r0, r2, r1
 8004fa8:	4283      	cmp	r3, r0
 8004faa:	6011      	str	r1, [r2, #0]
 8004fac:	d1de      	bne.n	8004f6c <_free_r+0x24>
 8004fae:	6818      	ldr	r0, [r3, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	4401      	add	r1, r0
 8004fb4:	6011      	str	r1, [r2, #0]
 8004fb6:	6053      	str	r3, [r2, #4]
 8004fb8:	e7d8      	b.n	8004f6c <_free_r+0x24>
 8004fba:	d902      	bls.n	8004fc2 <_free_r+0x7a>
 8004fbc:	230c      	movs	r3, #12
 8004fbe:	602b      	str	r3, [r5, #0]
 8004fc0:	e7d4      	b.n	8004f6c <_free_r+0x24>
 8004fc2:	6820      	ldr	r0, [r4, #0]
 8004fc4:	1821      	adds	r1, r4, r0
 8004fc6:	428b      	cmp	r3, r1
 8004fc8:	bf01      	itttt	eq
 8004fca:	6819      	ldreq	r1, [r3, #0]
 8004fcc:	685b      	ldreq	r3, [r3, #4]
 8004fce:	1809      	addeq	r1, r1, r0
 8004fd0:	6021      	streq	r1, [r4, #0]
 8004fd2:	6063      	str	r3, [r4, #4]
 8004fd4:	6054      	str	r4, [r2, #4]
 8004fd6:	e7c9      	b.n	8004f6c <_free_r+0x24>
 8004fd8:	bd38      	pop	{r3, r4, r5, pc}
 8004fda:	bf00      	nop
 8004fdc:	20000228 	.word	0x20000228

08004fe0 <_malloc_r>:
 8004fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fe2:	1ccd      	adds	r5, r1, #3
 8004fe4:	f025 0503 	bic.w	r5, r5, #3
 8004fe8:	3508      	adds	r5, #8
 8004fea:	2d0c      	cmp	r5, #12
 8004fec:	bf38      	it	cc
 8004fee:	250c      	movcc	r5, #12
 8004ff0:	2d00      	cmp	r5, #0
 8004ff2:	4606      	mov	r6, r0
 8004ff4:	db01      	blt.n	8004ffa <_malloc_r+0x1a>
 8004ff6:	42a9      	cmp	r1, r5
 8004ff8:	d903      	bls.n	8005002 <_malloc_r+0x22>
 8004ffa:	230c      	movs	r3, #12
 8004ffc:	6033      	str	r3, [r6, #0]
 8004ffe:	2000      	movs	r0, #0
 8005000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005002:	f000 f87d 	bl	8005100 <__malloc_lock>
 8005006:	4921      	ldr	r1, [pc, #132]	; (800508c <_malloc_r+0xac>)
 8005008:	680a      	ldr	r2, [r1, #0]
 800500a:	4614      	mov	r4, r2
 800500c:	b99c      	cbnz	r4, 8005036 <_malloc_r+0x56>
 800500e:	4f20      	ldr	r7, [pc, #128]	; (8005090 <_malloc_r+0xb0>)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	b923      	cbnz	r3, 800501e <_malloc_r+0x3e>
 8005014:	4621      	mov	r1, r4
 8005016:	4630      	mov	r0, r6
 8005018:	f000 f862 	bl	80050e0 <_sbrk_r>
 800501c:	6038      	str	r0, [r7, #0]
 800501e:	4629      	mov	r1, r5
 8005020:	4630      	mov	r0, r6
 8005022:	f000 f85d 	bl	80050e0 <_sbrk_r>
 8005026:	1c43      	adds	r3, r0, #1
 8005028:	d123      	bne.n	8005072 <_malloc_r+0x92>
 800502a:	230c      	movs	r3, #12
 800502c:	4630      	mov	r0, r6
 800502e:	6033      	str	r3, [r6, #0]
 8005030:	f000 f86c 	bl	800510c <__malloc_unlock>
 8005034:	e7e3      	b.n	8004ffe <_malloc_r+0x1e>
 8005036:	6823      	ldr	r3, [r4, #0]
 8005038:	1b5b      	subs	r3, r3, r5
 800503a:	d417      	bmi.n	800506c <_malloc_r+0x8c>
 800503c:	2b0b      	cmp	r3, #11
 800503e:	d903      	bls.n	8005048 <_malloc_r+0x68>
 8005040:	6023      	str	r3, [r4, #0]
 8005042:	441c      	add	r4, r3
 8005044:	6025      	str	r5, [r4, #0]
 8005046:	e004      	b.n	8005052 <_malloc_r+0x72>
 8005048:	6863      	ldr	r3, [r4, #4]
 800504a:	42a2      	cmp	r2, r4
 800504c:	bf0c      	ite	eq
 800504e:	600b      	streq	r3, [r1, #0]
 8005050:	6053      	strne	r3, [r2, #4]
 8005052:	4630      	mov	r0, r6
 8005054:	f000 f85a 	bl	800510c <__malloc_unlock>
 8005058:	f104 000b 	add.w	r0, r4, #11
 800505c:	1d23      	adds	r3, r4, #4
 800505e:	f020 0007 	bic.w	r0, r0, #7
 8005062:	1ac2      	subs	r2, r0, r3
 8005064:	d0cc      	beq.n	8005000 <_malloc_r+0x20>
 8005066:	1a1b      	subs	r3, r3, r0
 8005068:	50a3      	str	r3, [r4, r2]
 800506a:	e7c9      	b.n	8005000 <_malloc_r+0x20>
 800506c:	4622      	mov	r2, r4
 800506e:	6864      	ldr	r4, [r4, #4]
 8005070:	e7cc      	b.n	800500c <_malloc_r+0x2c>
 8005072:	1cc4      	adds	r4, r0, #3
 8005074:	f024 0403 	bic.w	r4, r4, #3
 8005078:	42a0      	cmp	r0, r4
 800507a:	d0e3      	beq.n	8005044 <_malloc_r+0x64>
 800507c:	1a21      	subs	r1, r4, r0
 800507e:	4630      	mov	r0, r6
 8005080:	f000 f82e 	bl	80050e0 <_sbrk_r>
 8005084:	3001      	adds	r0, #1
 8005086:	d1dd      	bne.n	8005044 <_malloc_r+0x64>
 8005088:	e7cf      	b.n	800502a <_malloc_r+0x4a>
 800508a:	bf00      	nop
 800508c:	20000228 	.word	0x20000228
 8005090:	2000022c 	.word	0x2000022c

08005094 <_realloc_r>:
 8005094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005096:	4607      	mov	r7, r0
 8005098:	4614      	mov	r4, r2
 800509a:	460e      	mov	r6, r1
 800509c:	b921      	cbnz	r1, 80050a8 <_realloc_r+0x14>
 800509e:	4611      	mov	r1, r2
 80050a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80050a4:	f7ff bf9c 	b.w	8004fe0 <_malloc_r>
 80050a8:	b922      	cbnz	r2, 80050b4 <_realloc_r+0x20>
 80050aa:	f7ff ff4d 	bl	8004f48 <_free_r>
 80050ae:	4625      	mov	r5, r4
 80050b0:	4628      	mov	r0, r5
 80050b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050b4:	f000 f830 	bl	8005118 <_malloc_usable_size_r>
 80050b8:	42a0      	cmp	r0, r4
 80050ba:	d20f      	bcs.n	80050dc <_realloc_r+0x48>
 80050bc:	4621      	mov	r1, r4
 80050be:	4638      	mov	r0, r7
 80050c0:	f7ff ff8e 	bl	8004fe0 <_malloc_r>
 80050c4:	4605      	mov	r5, r0
 80050c6:	2800      	cmp	r0, #0
 80050c8:	d0f2      	beq.n	80050b0 <_realloc_r+0x1c>
 80050ca:	4631      	mov	r1, r6
 80050cc:	4622      	mov	r2, r4
 80050ce:	f7ff ff13 	bl	8004ef8 <memcpy>
 80050d2:	4631      	mov	r1, r6
 80050d4:	4638      	mov	r0, r7
 80050d6:	f7ff ff37 	bl	8004f48 <_free_r>
 80050da:	e7e9      	b.n	80050b0 <_realloc_r+0x1c>
 80050dc:	4635      	mov	r5, r6
 80050de:	e7e7      	b.n	80050b0 <_realloc_r+0x1c>

080050e0 <_sbrk_r>:
 80050e0:	b538      	push	{r3, r4, r5, lr}
 80050e2:	2300      	movs	r3, #0
 80050e4:	4d05      	ldr	r5, [pc, #20]	; (80050fc <_sbrk_r+0x1c>)
 80050e6:	4604      	mov	r4, r0
 80050e8:	4608      	mov	r0, r1
 80050ea:	602b      	str	r3, [r5, #0]
 80050ec:	f7fc fdae 	bl	8001c4c <_sbrk>
 80050f0:	1c43      	adds	r3, r0, #1
 80050f2:	d102      	bne.n	80050fa <_sbrk_r+0x1a>
 80050f4:	682b      	ldr	r3, [r5, #0]
 80050f6:	b103      	cbz	r3, 80050fa <_sbrk_r+0x1a>
 80050f8:	6023      	str	r3, [r4, #0]
 80050fa:	bd38      	pop	{r3, r4, r5, pc}
 80050fc:	20000318 	.word	0x20000318

08005100 <__malloc_lock>:
 8005100:	4801      	ldr	r0, [pc, #4]	; (8005108 <__malloc_lock+0x8>)
 8005102:	f000 b811 	b.w	8005128 <__retarget_lock_acquire_recursive>
 8005106:	bf00      	nop
 8005108:	20000320 	.word	0x20000320

0800510c <__malloc_unlock>:
 800510c:	4801      	ldr	r0, [pc, #4]	; (8005114 <__malloc_unlock+0x8>)
 800510e:	f000 b80c 	b.w	800512a <__retarget_lock_release_recursive>
 8005112:	bf00      	nop
 8005114:	20000320 	.word	0x20000320

08005118 <_malloc_usable_size_r>:
 8005118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800511c:	1f18      	subs	r0, r3, #4
 800511e:	2b00      	cmp	r3, #0
 8005120:	bfbc      	itt	lt
 8005122:	580b      	ldrlt	r3, [r1, r0]
 8005124:	18c0      	addlt	r0, r0, r3
 8005126:	4770      	bx	lr

08005128 <__retarget_lock_acquire_recursive>:
 8005128:	4770      	bx	lr

0800512a <__retarget_lock_release_recursive>:
 800512a:	4770      	bx	lr

0800512c <_init>:
 800512c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800512e:	bf00      	nop
 8005130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005132:	bc08      	pop	{r3}
 8005134:	469e      	mov	lr, r3
 8005136:	4770      	bx	lr

08005138 <_fini>:
 8005138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800513a:	bf00      	nop
 800513c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800513e:	bc08      	pop	{r3}
 8005140:	469e      	mov	lr, r3
 8005142:	4770      	bx	lr
