#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002361761f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000023617693ab0_0 .net "PC", 31 0, v0000023617656cb0_0;  1 drivers
v0000023617693290_0 .var "clk", 0 0;
v0000023617693470_0 .net "clkout", 0 0, L_0000023617695b80;  1 drivers
v0000023617693330_0 .net "cycles_consumed", 31 0, v0000023617693970_0;  1 drivers
v0000023617693510_0 .var "rst", 0 0;
S_00000236175c5d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002361761f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000023617632030 .param/l "RType" 0 4 2, C4<000000>;
P_0000023617632068 .param/l "add" 0 4 5, C4<100000>;
P_00000236176320a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000236176320d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000023617632110 .param/l "and_" 0 4 5, C4<100100>;
P_0000023617632148 .param/l "andi" 0 4 8, C4<001100>;
P_0000023617632180 .param/l "beq" 0 4 10, C4<000100>;
P_00000236176321b8 .param/l "bne" 0 4 10, C4<000101>;
P_00000236176321f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023617632228 .param/l "j" 0 4 12, C4<000010>;
P_0000023617632260 .param/l "jal" 0 4 12, C4<000011>;
P_0000023617632298 .param/l "jr" 0 4 6, C4<001000>;
P_00000236176322d0 .param/l "lw" 0 4 8, C4<100011>;
P_0000023617632308 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023617632340 .param/l "or_" 0 4 5, C4<100101>;
P_0000023617632378 .param/l "ori" 0 4 8, C4<001101>;
P_00000236176323b0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000236176323e8 .param/l "sll" 0 4 6, C4<000000>;
P_0000023617632420 .param/l "slt" 0 4 5, C4<101010>;
P_0000023617632458 .param/l "slti" 0 4 8, C4<101010>;
P_0000023617632490 .param/l "srl" 0 4 6, C4<000010>;
P_00000236176324c8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023617632500 .param/l "subu" 0 4 5, C4<100011>;
P_0000023617632538 .param/l "sw" 0 4 8, C4<101011>;
P_0000023617632570 .param/l "xor_" 0 4 5, C4<100110>;
P_00000236176325a8 .param/l "xori" 0 4 8, C4<001110>;
L_0000023617695aa0 .functor NOT 1, v0000023617693510_0, C4<0>, C4<0>, C4<0>;
L_0000023617695800 .functor NOT 1, v0000023617693510_0, C4<0>, C4<0>, C4<0>;
L_0000023617695170 .functor NOT 1, v0000023617693510_0, C4<0>, C4<0>, C4<0>;
L_0000023617695250 .functor NOT 1, v0000023617693510_0, C4<0>, C4<0>, C4<0>;
L_0000023617695090 .functor NOT 1, v0000023617693510_0, C4<0>, C4<0>, C4<0>;
L_00000236176952c0 .functor NOT 1, v0000023617693510_0, C4<0>, C4<0>, C4<0>;
L_0000023617695950 .functor NOT 1, v0000023617693510_0, C4<0>, C4<0>, C4<0>;
L_0000023617695480 .functor NOT 1, v0000023617693510_0, C4<0>, C4<0>, C4<0>;
L_0000023617695b80 .functor OR 1, v0000023617693290_0, v0000023617629170_0, C4<0>, C4<0>;
L_0000023617694f40 .functor OR 1, L_00000236176de210, L_00000236176df4d0, C4<0>, C4<0>;
L_0000023617695870 .functor AND 1, L_00000236176dead0, L_00000236176df250, C4<1>, C4<1>;
L_0000023617695720 .functor NOT 1, v0000023617693510_0, C4<0>, C4<0>, C4<0>;
L_0000023617695bf0 .functor OR 1, L_00000236176df110, L_00000236176df430, C4<0>, C4<0>;
L_00000236176959c0 .functor OR 1, L_0000023617695bf0, L_00000236176df570, C4<0>, C4<0>;
L_0000023617695b10 .functor OR 1, L_00000236176de7b0, L_00000236176f5280, C4<0>, C4<0>;
L_0000023617695410 .functor AND 1, L_00000236176de710, L_0000023617695b10, C4<1>, C4<1>;
L_0000023617695330 .functor OR 1, L_00000236176f5820, L_00000236176f4600, C4<0>, C4<0>;
L_0000023617695790 .functor AND 1, L_00000236176f4920, L_0000023617695330, C4<1>, C4<1>;
L_0000023617695db0 .functor NOT 1, L_0000023617695b80, C4<0>, C4<0>, C4<0>;
v0000023617658650_0 .net "ALUOp", 3 0, v000002361762abb0_0;  1 drivers
v00000236176586f0_0 .net "ALUResult", 31 0, v0000023617657ed0_0;  1 drivers
v0000023617658790_0 .net "ALUSrc", 0 0, v000002361762ac50_0;  1 drivers
v000002361765df00_0 .net "ALUin2", 31 0, L_00000236176f4240;  1 drivers
v000002361765d780_0 .net "MemReadEn", 0 0, v00000236176292b0_0;  1 drivers
v000002361765e0e0_0 .net "MemWriteEn", 0 0, v0000023617629850_0;  1 drivers
v000002361765de60_0 .net "MemtoReg", 0 0, v0000023617629df0_0;  1 drivers
v000002361765d000_0 .net "PC", 31 0, v0000023617656cb0_0;  alias, 1 drivers
v000002361765dc80_0 .net "PCPlus1", 31 0, L_00000236176deb70;  1 drivers
v000002361765cf60_0 .net "PCsrc", 0 0, v00000236176574d0_0;  1 drivers
v000002361765d820_0 .net "RegDst", 0 0, v00000236176290d0_0;  1 drivers
v000002361765d460_0 .net "RegWriteEn", 0 0, v000002361762a430_0;  1 drivers
v000002361765e180_0 .net "WriteRegister", 4 0, L_00000236176df930;  1 drivers
v000002361765e5e0_0 .net *"_ivl_0", 0 0, L_0000023617695aa0;  1 drivers
L_0000023617695ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002361765ddc0_0 .net/2u *"_ivl_10", 4 0, L_0000023617695ee0;  1 drivers
L_00000236176962d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002361765e360_0 .net *"_ivl_101", 15 0, L_00000236176962d0;  1 drivers
v000002361765db40_0 .net *"_ivl_102", 31 0, L_00000236176dfc50;  1 drivers
L_0000023617696318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002361765ca60_0 .net *"_ivl_105", 25 0, L_0000023617696318;  1 drivers
L_0000023617696360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002361765d0a0_0 .net/2u *"_ivl_106", 31 0, L_0000023617696360;  1 drivers
v000002361765e220_0 .net *"_ivl_108", 0 0, L_00000236176dead0;  1 drivers
L_00000236176963a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002361765cc40_0 .net/2u *"_ivl_110", 5 0, L_00000236176963a8;  1 drivers
v000002361765e2c0_0 .net *"_ivl_112", 0 0, L_00000236176df250;  1 drivers
v000002361765d280_0 .net *"_ivl_115", 0 0, L_0000023617695870;  1 drivers
v000002361765d8c0_0 .net *"_ivl_116", 47 0, L_00000236176df2f0;  1 drivers
L_00000236176963f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002361765d960_0 .net *"_ivl_119", 15 0, L_00000236176963f0;  1 drivers
L_0000023617695f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002361765dd20_0 .net/2u *"_ivl_12", 5 0, L_0000023617695f28;  1 drivers
v000002361765c920_0 .net *"_ivl_120", 47 0, L_00000236176df750;  1 drivers
L_0000023617696438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002361765dbe0_0 .net *"_ivl_123", 15 0, L_0000023617696438;  1 drivers
v000002361765d140_0 .net *"_ivl_125", 0 0, L_00000236176df390;  1 drivers
v000002361765e680_0 .net *"_ivl_126", 31 0, L_00000236176de5d0;  1 drivers
v000002361765cec0_0 .net *"_ivl_128", 47 0, L_00000236176dfcf0;  1 drivers
v000002361765e720_0 .net *"_ivl_130", 47 0, L_00000236176def30;  1 drivers
v000002361765da00_0 .net *"_ivl_132", 47 0, L_00000236176de2b0;  1 drivers
v000002361765daa0_0 .net *"_ivl_134", 47 0, L_00000236176dfd90;  1 drivers
v000002361765e7c0_0 .net *"_ivl_14", 0 0, L_0000023617693b50;  1 drivers
v000002361765c9c0_0 .net *"_ivl_140", 0 0, L_0000023617695720;  1 drivers
L_00000236176964c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002361765dfa0_0 .net/2u *"_ivl_142", 31 0, L_00000236176964c8;  1 drivers
L_00000236176965a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002361765cb00_0 .net/2u *"_ivl_146", 5 0, L_00000236176965a0;  1 drivers
v000002361765d1e0_0 .net *"_ivl_148", 0 0, L_00000236176df110;  1 drivers
L_00000236176965e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002361765e040_0 .net/2u *"_ivl_150", 5 0, L_00000236176965e8;  1 drivers
v000002361765d320_0 .net *"_ivl_152", 0 0, L_00000236176df430;  1 drivers
v000002361765e400_0 .net *"_ivl_155", 0 0, L_0000023617695bf0;  1 drivers
L_0000023617696630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002361765cba0_0 .net/2u *"_ivl_156", 5 0, L_0000023617696630;  1 drivers
v000002361765cce0_0 .net *"_ivl_158", 0 0, L_00000236176df570;  1 drivers
L_0000023617695f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002361765cd80_0 .net/2u *"_ivl_16", 4 0, L_0000023617695f70;  1 drivers
v000002361765e4a0_0 .net *"_ivl_161", 0 0, L_00000236176959c0;  1 drivers
L_0000023617696678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002361765e540_0 .net/2u *"_ivl_162", 15 0, L_0000023617696678;  1 drivers
v000002361765ce20_0 .net *"_ivl_164", 31 0, L_00000236176de490;  1 drivers
v000002361765d3c0_0 .net *"_ivl_167", 0 0, L_00000236176df9d0;  1 drivers
v000002361765d500_0 .net *"_ivl_168", 15 0, L_00000236176dfa70;  1 drivers
v000002361765d5a0_0 .net *"_ivl_170", 31 0, L_00000236176ddf90;  1 drivers
v000002361765d640_0 .net *"_ivl_174", 31 0, L_00000236176de850;  1 drivers
L_00000236176966c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002361765d6e0_0 .net *"_ivl_177", 25 0, L_00000236176966c0;  1 drivers
L_0000023617696708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000236176916e0_0 .net/2u *"_ivl_178", 31 0, L_0000023617696708;  1 drivers
v0000023617690ba0_0 .net *"_ivl_180", 0 0, L_00000236176de710;  1 drivers
L_0000023617696750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000236176918c0_0 .net/2u *"_ivl_182", 5 0, L_0000023617696750;  1 drivers
v0000023617691960_0 .net *"_ivl_184", 0 0, L_00000236176de7b0;  1 drivers
L_0000023617696798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023617691140_0 .net/2u *"_ivl_186", 5 0, L_0000023617696798;  1 drivers
v0000023617691640_0 .net *"_ivl_188", 0 0, L_00000236176f5280;  1 drivers
v0000023617691000_0 .net *"_ivl_19", 4 0, L_0000023617693c90;  1 drivers
v0000023617691a00_0 .net *"_ivl_191", 0 0, L_0000023617695b10;  1 drivers
v0000023617691aa0_0 .net *"_ivl_193", 0 0, L_0000023617695410;  1 drivers
L_00000236176967e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023617692220_0 .net/2u *"_ivl_194", 5 0, L_00000236176967e0;  1 drivers
v0000023617692180_0 .net *"_ivl_196", 0 0, L_00000236176f5aa0;  1 drivers
L_0000023617696828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000236176910a0_0 .net/2u *"_ivl_198", 31 0, L_0000023617696828;  1 drivers
L_0000023617695e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000236176915a0_0 .net/2u *"_ivl_2", 5 0, L_0000023617695e98;  1 drivers
v00000236176922c0_0 .net *"_ivl_20", 4 0, L_0000023617693d30;  1 drivers
v0000023617690880_0 .net *"_ivl_200", 31 0, L_00000236176f58c0;  1 drivers
v0000023617692360_0 .net *"_ivl_204", 31 0, L_00000236176f5d20;  1 drivers
L_0000023617696870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023617691fa0_0 .net *"_ivl_207", 25 0, L_0000023617696870;  1 drivers
L_00000236176968b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023617692400_0 .net/2u *"_ivl_208", 31 0, L_00000236176968b8;  1 drivers
v00000236176920e0_0 .net *"_ivl_210", 0 0, L_00000236176f4920;  1 drivers
L_0000023617696900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000236176911e0_0 .net/2u *"_ivl_212", 5 0, L_0000023617696900;  1 drivers
v0000023617691280_0 .net *"_ivl_214", 0 0, L_00000236176f5820;  1 drivers
L_0000023617696948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023617691dc0_0 .net/2u *"_ivl_216", 5 0, L_0000023617696948;  1 drivers
v0000023617692040_0 .net *"_ivl_218", 0 0, L_00000236176f4600;  1 drivers
v00000236176924a0_0 .net *"_ivl_221", 0 0, L_0000023617695330;  1 drivers
v0000023617690d80_0 .net *"_ivl_223", 0 0, L_0000023617695790;  1 drivers
L_0000023617696990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023617691e60_0 .net/2u *"_ivl_224", 5 0, L_0000023617696990;  1 drivers
v0000023617690c40_0 .net *"_ivl_226", 0 0, L_00000236176f4ce0;  1 drivers
v0000023617691f00_0 .net *"_ivl_228", 31 0, L_00000236176f4ec0;  1 drivers
v0000023617691780_0 .net *"_ivl_24", 0 0, L_0000023617695170;  1 drivers
L_0000023617695fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023617690e20_0 .net/2u *"_ivl_26", 4 0, L_0000023617695fb8;  1 drivers
v0000023617691be0_0 .net *"_ivl_29", 4 0, L_0000023617693fb0;  1 drivers
v0000023617690740_0 .net *"_ivl_32", 0 0, L_0000023617695250;  1 drivers
L_0000023617696000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023617691b40_0 .net/2u *"_ivl_34", 4 0, L_0000023617696000;  1 drivers
v00000236176907e0_0 .net *"_ivl_37", 4 0, L_0000023617694190;  1 drivers
v0000023617692540_0 .net *"_ivl_40", 0 0, L_0000023617695090;  1 drivers
L_0000023617696048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000236176906a0_0 .net/2u *"_ivl_42", 15 0, L_0000023617696048;  1 drivers
v0000023617690920_0 .net *"_ivl_45", 15 0, L_00000236176de030;  1 drivers
v00000236176909c0_0 .net *"_ivl_48", 0 0, L_00000236176952c0;  1 drivers
v0000023617690ec0_0 .net *"_ivl_5", 5 0, L_0000023617693bf0;  1 drivers
L_0000023617696090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023617691d20_0 .net/2u *"_ivl_50", 36 0, L_0000023617696090;  1 drivers
L_00000236176960d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023617690a60_0 .net/2u *"_ivl_52", 31 0, L_00000236176960d8;  1 drivers
v0000023617690f60_0 .net *"_ivl_55", 4 0, L_00000236176df610;  1 drivers
v0000023617690b00_0 .net *"_ivl_56", 36 0, L_00000236176de0d0;  1 drivers
v0000023617691c80_0 .net *"_ivl_58", 36 0, L_00000236176dfb10;  1 drivers
v0000023617690ce0_0 .net *"_ivl_62", 0 0, L_0000023617695950;  1 drivers
L_0000023617696120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023617691320_0 .net/2u *"_ivl_64", 5 0, L_0000023617696120;  1 drivers
v00000236176913c0_0 .net *"_ivl_67", 5 0, L_00000236176df6b0;  1 drivers
v0000023617691820_0 .net *"_ivl_70", 0 0, L_0000023617695480;  1 drivers
L_0000023617696168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023617691460_0 .net/2u *"_ivl_72", 57 0, L_0000023617696168;  1 drivers
L_00000236176961b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023617691500_0 .net/2u *"_ivl_74", 31 0, L_00000236176961b0;  1 drivers
v0000023617694550_0 .net *"_ivl_77", 25 0, L_00000236176decb0;  1 drivers
v0000023617692c50_0 .net *"_ivl_78", 57 0, L_00000236176dfbb0;  1 drivers
v0000023617693e70_0 .net *"_ivl_8", 0 0, L_0000023617695800;  1 drivers
v0000023617694410_0 .net *"_ivl_80", 57 0, L_00000236176dea30;  1 drivers
L_00000236176961f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000236176933d0_0 .net/2u *"_ivl_84", 31 0, L_00000236176961f8;  1 drivers
L_0000023617696240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023617694050_0 .net/2u *"_ivl_88", 5 0, L_0000023617696240;  1 drivers
v00000236176942d0_0 .net *"_ivl_90", 0 0, L_00000236176de210;  1 drivers
L_0000023617696288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023617692cf0_0 .net/2u *"_ivl_92", 5 0, L_0000023617696288;  1 drivers
v0000023617694230_0 .net *"_ivl_94", 0 0, L_00000236176df4d0;  1 drivers
v00000236176927f0_0 .net *"_ivl_97", 0 0, L_0000023617694f40;  1 drivers
v0000023617692d90_0 .net *"_ivl_98", 47 0, L_00000236176df1b0;  1 drivers
v00000236176936f0_0 .net "adderResult", 31 0, L_00000236176de990;  1 drivers
v0000023617692bb0_0 .net "address", 31 0, L_00000236176ddef0;  1 drivers
v0000023617693f10_0 .net "clk", 0 0, L_0000023617695b80;  alias, 1 drivers
v0000023617693970_0 .var "cycles_consumed", 31 0;
v00000236176926b0_0 .net "extImm", 31 0, L_00000236176de670;  1 drivers
v00000236176930b0_0 .net "funct", 5 0, L_00000236176dec10;  1 drivers
v0000023617693790_0 .net "hlt", 0 0, v0000023617629170_0;  1 drivers
v0000023617692890_0 .net "imm", 15 0, L_00000236176df7f0;  1 drivers
v0000023617694370_0 .net "immediate", 31 0, L_00000236176f4060;  1 drivers
v00000236176944b0_0 .net "input_clk", 0 0, v0000023617693290_0;  1 drivers
v0000023617693150_0 .net "instruction", 31 0, L_00000236176de350;  1 drivers
v0000023617693650_0 .net "memoryReadData", 31 0, v00000236176572f0_0;  1 drivers
v0000023617692750_0 .net "nextPC", 31 0, L_00000236176df890;  1 drivers
v0000023617692b10_0 .net "opcode", 5 0, L_00000236176935b0;  1 drivers
v0000023617692930_0 .net "rd", 4 0, L_00000236176940f0;  1 drivers
v00000236176929d0_0 .net "readData1", 31 0, L_0000023617694ed0;  1 drivers
v0000023617692a70_0 .net "readData1_w", 31 0, L_00000236176f5320;  1 drivers
v0000023617692e30_0 .net "readData2", 31 0, L_00000236176958e0;  1 drivers
v0000023617693a10_0 .net "rs", 4 0, L_0000023617693dd0;  1 drivers
v00000236176938d0_0 .net "rst", 0 0, v0000023617693510_0;  1 drivers
v0000023617692ed0_0 .net "rt", 4 0, L_00000236176de8f0;  1 drivers
v0000023617692f70_0 .net "shamt", 31 0, L_00000236176de170;  1 drivers
v0000023617693010_0 .net "wire_instruction", 31 0, L_00000236176956b0;  1 drivers
v00000236176931f0_0 .net "writeData", 31 0, L_00000236176f51e0;  1 drivers
v0000023617693830_0 .net "zero", 0 0, L_00000236176f5dc0;  1 drivers
L_0000023617693bf0 .part L_00000236176de350, 26, 6;
L_00000236176935b0 .functor MUXZ 6, L_0000023617693bf0, L_0000023617695e98, L_0000023617695aa0, C4<>;
L_0000023617693b50 .cmp/eq 6, L_00000236176935b0, L_0000023617695f28;
L_0000023617693c90 .part L_00000236176de350, 11, 5;
L_0000023617693d30 .functor MUXZ 5, L_0000023617693c90, L_0000023617695f70, L_0000023617693b50, C4<>;
L_00000236176940f0 .functor MUXZ 5, L_0000023617693d30, L_0000023617695ee0, L_0000023617695800, C4<>;
L_0000023617693fb0 .part L_00000236176de350, 21, 5;
L_0000023617693dd0 .functor MUXZ 5, L_0000023617693fb0, L_0000023617695fb8, L_0000023617695170, C4<>;
L_0000023617694190 .part L_00000236176de350, 16, 5;
L_00000236176de8f0 .functor MUXZ 5, L_0000023617694190, L_0000023617696000, L_0000023617695250, C4<>;
L_00000236176de030 .part L_00000236176de350, 0, 16;
L_00000236176df7f0 .functor MUXZ 16, L_00000236176de030, L_0000023617696048, L_0000023617695090, C4<>;
L_00000236176df610 .part L_00000236176de350, 6, 5;
L_00000236176de0d0 .concat [ 5 32 0 0], L_00000236176df610, L_00000236176960d8;
L_00000236176dfb10 .functor MUXZ 37, L_00000236176de0d0, L_0000023617696090, L_00000236176952c0, C4<>;
L_00000236176de170 .part L_00000236176dfb10, 0, 32;
L_00000236176df6b0 .part L_00000236176de350, 0, 6;
L_00000236176dec10 .functor MUXZ 6, L_00000236176df6b0, L_0000023617696120, L_0000023617695950, C4<>;
L_00000236176decb0 .part L_00000236176de350, 0, 26;
L_00000236176dfbb0 .concat [ 26 32 0 0], L_00000236176decb0, L_00000236176961b0;
L_00000236176dea30 .functor MUXZ 58, L_00000236176dfbb0, L_0000023617696168, L_0000023617695480, C4<>;
L_00000236176ddef0 .part L_00000236176dea30, 0, 32;
L_00000236176deb70 .arith/sum 32, v0000023617656cb0_0, L_00000236176961f8;
L_00000236176de210 .cmp/eq 6, L_00000236176935b0, L_0000023617696240;
L_00000236176df4d0 .cmp/eq 6, L_00000236176935b0, L_0000023617696288;
L_00000236176df1b0 .concat [ 32 16 0 0], L_00000236176ddef0, L_00000236176962d0;
L_00000236176dfc50 .concat [ 6 26 0 0], L_00000236176935b0, L_0000023617696318;
L_00000236176dead0 .cmp/eq 32, L_00000236176dfc50, L_0000023617696360;
L_00000236176df250 .cmp/eq 6, L_00000236176dec10, L_00000236176963a8;
L_00000236176df2f0 .concat [ 32 16 0 0], L_0000023617694ed0, L_00000236176963f0;
L_00000236176df750 .concat [ 32 16 0 0], v0000023617656cb0_0, L_0000023617696438;
L_00000236176df390 .part L_00000236176df7f0, 15, 1;
LS_00000236176de5d0_0_0 .concat [ 1 1 1 1], L_00000236176df390, L_00000236176df390, L_00000236176df390, L_00000236176df390;
LS_00000236176de5d0_0_4 .concat [ 1 1 1 1], L_00000236176df390, L_00000236176df390, L_00000236176df390, L_00000236176df390;
LS_00000236176de5d0_0_8 .concat [ 1 1 1 1], L_00000236176df390, L_00000236176df390, L_00000236176df390, L_00000236176df390;
LS_00000236176de5d0_0_12 .concat [ 1 1 1 1], L_00000236176df390, L_00000236176df390, L_00000236176df390, L_00000236176df390;
LS_00000236176de5d0_0_16 .concat [ 1 1 1 1], L_00000236176df390, L_00000236176df390, L_00000236176df390, L_00000236176df390;
LS_00000236176de5d0_0_20 .concat [ 1 1 1 1], L_00000236176df390, L_00000236176df390, L_00000236176df390, L_00000236176df390;
LS_00000236176de5d0_0_24 .concat [ 1 1 1 1], L_00000236176df390, L_00000236176df390, L_00000236176df390, L_00000236176df390;
LS_00000236176de5d0_0_28 .concat [ 1 1 1 1], L_00000236176df390, L_00000236176df390, L_00000236176df390, L_00000236176df390;
LS_00000236176de5d0_1_0 .concat [ 4 4 4 4], LS_00000236176de5d0_0_0, LS_00000236176de5d0_0_4, LS_00000236176de5d0_0_8, LS_00000236176de5d0_0_12;
LS_00000236176de5d0_1_4 .concat [ 4 4 4 4], LS_00000236176de5d0_0_16, LS_00000236176de5d0_0_20, LS_00000236176de5d0_0_24, LS_00000236176de5d0_0_28;
L_00000236176de5d0 .concat [ 16 16 0 0], LS_00000236176de5d0_1_0, LS_00000236176de5d0_1_4;
L_00000236176dfcf0 .concat [ 16 32 0 0], L_00000236176df7f0, L_00000236176de5d0;
L_00000236176def30 .arith/sum 48, L_00000236176df750, L_00000236176dfcf0;
L_00000236176de2b0 .functor MUXZ 48, L_00000236176def30, L_00000236176df2f0, L_0000023617695870, C4<>;
L_00000236176dfd90 .functor MUXZ 48, L_00000236176de2b0, L_00000236176df1b0, L_0000023617694f40, C4<>;
L_00000236176de990 .part L_00000236176dfd90, 0, 32;
L_00000236176df890 .functor MUXZ 32, L_00000236176deb70, L_00000236176de990, v00000236176574d0_0, C4<>;
L_00000236176de350 .functor MUXZ 32, L_00000236176956b0, L_00000236176964c8, L_0000023617695720, C4<>;
L_00000236176df110 .cmp/eq 6, L_00000236176935b0, L_00000236176965a0;
L_00000236176df430 .cmp/eq 6, L_00000236176935b0, L_00000236176965e8;
L_00000236176df570 .cmp/eq 6, L_00000236176935b0, L_0000023617696630;
L_00000236176de490 .concat [ 16 16 0 0], L_00000236176df7f0, L_0000023617696678;
L_00000236176df9d0 .part L_00000236176df7f0, 15, 1;
LS_00000236176dfa70_0_0 .concat [ 1 1 1 1], L_00000236176df9d0, L_00000236176df9d0, L_00000236176df9d0, L_00000236176df9d0;
LS_00000236176dfa70_0_4 .concat [ 1 1 1 1], L_00000236176df9d0, L_00000236176df9d0, L_00000236176df9d0, L_00000236176df9d0;
LS_00000236176dfa70_0_8 .concat [ 1 1 1 1], L_00000236176df9d0, L_00000236176df9d0, L_00000236176df9d0, L_00000236176df9d0;
LS_00000236176dfa70_0_12 .concat [ 1 1 1 1], L_00000236176df9d0, L_00000236176df9d0, L_00000236176df9d0, L_00000236176df9d0;
L_00000236176dfa70 .concat [ 4 4 4 4], LS_00000236176dfa70_0_0, LS_00000236176dfa70_0_4, LS_00000236176dfa70_0_8, LS_00000236176dfa70_0_12;
L_00000236176ddf90 .concat [ 16 16 0 0], L_00000236176df7f0, L_00000236176dfa70;
L_00000236176de670 .functor MUXZ 32, L_00000236176ddf90, L_00000236176de490, L_00000236176959c0, C4<>;
L_00000236176de850 .concat [ 6 26 0 0], L_00000236176935b0, L_00000236176966c0;
L_00000236176de710 .cmp/eq 32, L_00000236176de850, L_0000023617696708;
L_00000236176de7b0 .cmp/eq 6, L_00000236176dec10, L_0000023617696750;
L_00000236176f5280 .cmp/eq 6, L_00000236176dec10, L_0000023617696798;
L_00000236176f5aa0 .cmp/eq 6, L_00000236176935b0, L_00000236176967e0;
L_00000236176f58c0 .functor MUXZ 32, L_00000236176de670, L_0000023617696828, L_00000236176f5aa0, C4<>;
L_00000236176f4060 .functor MUXZ 32, L_00000236176f58c0, L_00000236176de170, L_0000023617695410, C4<>;
L_00000236176f5d20 .concat [ 6 26 0 0], L_00000236176935b0, L_0000023617696870;
L_00000236176f4920 .cmp/eq 32, L_00000236176f5d20, L_00000236176968b8;
L_00000236176f5820 .cmp/eq 6, L_00000236176dec10, L_0000023617696900;
L_00000236176f4600 .cmp/eq 6, L_00000236176dec10, L_0000023617696948;
L_00000236176f4ce0 .cmp/eq 6, L_00000236176935b0, L_0000023617696990;
L_00000236176f4ec0 .functor MUXZ 32, L_0000023617694ed0, v0000023617656cb0_0, L_00000236176f4ce0, C4<>;
L_00000236176f5320 .functor MUXZ 32, L_00000236176f4ec0, L_00000236176958e0, L_0000023617695790, C4<>;
S_00000236175c5ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000236175c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023617617e60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023617695640 .functor NOT 1, v000002361762ac50_0, C4<0>, C4<0>, C4<0>;
v00000236176293f0_0 .net *"_ivl_0", 0 0, L_0000023617695640;  1 drivers
v0000023617629a30_0 .net "in1", 31 0, L_00000236176958e0;  alias, 1 drivers
v000002361762a7f0_0 .net "in2", 31 0, L_00000236176f4060;  alias, 1 drivers
v0000023617629990_0 .net "out", 31 0, L_00000236176f4240;  alias, 1 drivers
v00000236176297b0_0 .net "s", 0 0, v000002361762ac50_0;  alias, 1 drivers
L_00000236176f4240 .functor MUXZ 32, L_00000236176f4060, L_00000236176958e0, L_0000023617695640, C4<>;
S_00000236172c69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000236175c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000236176552d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000023617655308 .param/l "add" 0 4 5, C4<100000>;
P_0000023617655340 .param/l "addi" 0 4 8, C4<001000>;
P_0000023617655378 .param/l "addu" 0 4 5, C4<100001>;
P_00000236176553b0 .param/l "and_" 0 4 5, C4<100100>;
P_00000236176553e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000023617655420 .param/l "beq" 0 4 10, C4<000100>;
P_0000023617655458 .param/l "bne" 0 4 10, C4<000101>;
P_0000023617655490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000236176554c8 .param/l "j" 0 4 12, C4<000010>;
P_0000023617655500 .param/l "jal" 0 4 12, C4<000011>;
P_0000023617655538 .param/l "jr" 0 4 6, C4<001000>;
P_0000023617655570 .param/l "lw" 0 4 8, C4<100011>;
P_00000236176555a8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000236176555e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000023617655618 .param/l "ori" 0 4 8, C4<001101>;
P_0000023617655650 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023617655688 .param/l "sll" 0 4 6, C4<000000>;
P_00000236176556c0 .param/l "slt" 0 4 5, C4<101010>;
P_00000236176556f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023617655730 .param/l "srl" 0 4 6, C4<000010>;
P_0000023617655768 .param/l "sub" 0 4 5, C4<100010>;
P_00000236176557a0 .param/l "subu" 0 4 5, C4<100011>;
P_00000236176557d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000023617655810 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023617655848 .param/l "xori" 0 4 8, C4<001110>;
v000002361762abb0_0 .var "ALUOp", 3 0;
v000002361762ac50_0 .var "ALUSrc", 0 0;
v00000236176292b0_0 .var "MemReadEn", 0 0;
v0000023617629850_0 .var "MemWriteEn", 0 0;
v0000023617629df0_0 .var "MemtoReg", 0 0;
v00000236176290d0_0 .var "RegDst", 0 0;
v000002361762a430_0 .var "RegWriteEn", 0 0;
v000002361762a4d0_0 .net "funct", 5 0, L_00000236176dec10;  alias, 1 drivers
v0000023617629170_0 .var "hlt", 0 0;
v0000023617629e90_0 .net "opcode", 5 0, L_00000236176935b0;  alias, 1 drivers
v000002361762a610_0 .net "rst", 0 0, v0000023617693510_0;  alias, 1 drivers
E_0000023617617b20 .event anyedge, v000002361762a610_0, v0000023617629e90_0, v000002361762a4d0_0;
S_00000236172c6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000236175c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000023617617ea0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000236176956b0 .functor BUFZ 32, L_00000236176ded50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023617629350_0 .net "Data_Out", 31 0, L_00000236176956b0;  alias, 1 drivers
v000002361762a1b0 .array "InstMem", 0 1023, 31 0;
v0000023617629f30_0 .net *"_ivl_0", 31 0, L_00000236176ded50;  1 drivers
v000002361762a070_0 .net *"_ivl_3", 9 0, L_00000236176de530;  1 drivers
v000002361762a6b0_0 .net *"_ivl_4", 11 0, L_00000236176defd0;  1 drivers
L_0000023617696480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023617629490_0 .net *"_ivl_7", 1 0, L_0000023617696480;  1 drivers
v0000023617629530_0 .net "addr", 31 0, v0000023617656cb0_0;  alias, 1 drivers
v000002361762a750_0 .var/i "i", 31 0;
L_00000236176ded50 .array/port v000002361762a1b0, L_00000236176defd0;
L_00000236176de530 .part v0000023617656cb0_0, 0, 10;
L_00000236176defd0 .concat [ 10 2 0 0], L_00000236176de530, L_0000023617696480;
S_00000236175c5400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000236175c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000023617694ed0 .functor BUFZ 32, L_00000236176dedf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000236176958e0 .functor BUFZ 32, L_00000236176df070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002361762aa70_0 .net *"_ivl_0", 31 0, L_00000236176dedf0;  1 drivers
v00000236176298f0_0 .net *"_ivl_10", 6 0, L_00000236176de3f0;  1 drivers
L_0000023617696558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000236176058e0_0 .net *"_ivl_13", 1 0, L_0000023617696558;  1 drivers
v00000236176067e0_0 .net *"_ivl_2", 6 0, L_00000236176dee90;  1 drivers
L_0000023617696510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000236176585b0_0 .net *"_ivl_5", 1 0, L_0000023617696510;  1 drivers
v0000023617656d50_0 .net *"_ivl_8", 31 0, L_00000236176df070;  1 drivers
v00000236176576b0_0 .net "clk", 0 0, L_0000023617695b80;  alias, 1 drivers
v0000023617657750_0 .var/i "i", 31 0;
v0000023617657bb0_0 .net "readData1", 31 0, L_0000023617694ed0;  alias, 1 drivers
v0000023617657250_0 .net "readData2", 31 0, L_00000236176958e0;  alias, 1 drivers
v0000023617656990_0 .net "readRegister1", 4 0, L_0000023617693dd0;  alias, 1 drivers
v00000236176579d0_0 .net "readRegister2", 4 0, L_00000236176de8f0;  alias, 1 drivers
v0000023617658290 .array "registers", 31 0, 31 0;
v0000023617656b70_0 .net "rst", 0 0, v0000023617693510_0;  alias, 1 drivers
v0000023617656f30_0 .net "we", 0 0, v000002361762a430_0;  alias, 1 drivers
v0000023617656fd0_0 .net "writeData", 31 0, L_00000236176f51e0;  alias, 1 drivers
v0000023617657390_0 .net "writeRegister", 4 0, L_00000236176df930;  alias, 1 drivers
E_00000236176178a0/0 .event negedge, v000002361762a610_0;
E_00000236176178a0/1 .event posedge, v00000236176576b0_0;
E_00000236176178a0 .event/or E_00000236176178a0/0, E_00000236176178a0/1;
L_00000236176dedf0 .array/port v0000023617658290, L_00000236176dee90;
L_00000236176dee90 .concat [ 5 2 0 0], L_0000023617693dd0, L_0000023617696510;
L_00000236176df070 .array/port v0000023617658290, L_00000236176de3f0;
L_00000236176de3f0 .concat [ 5 2 0 0], L_00000236176de8f0, L_0000023617696558;
S_00000236175c5590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000236175c5400;
 .timescale 0 0;
v000002361762a9d0_0 .var/i "i", 31 0;
S_00000236175af7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000236175c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000236176175e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000023617695100 .functor NOT 1, v00000236176290d0_0, C4<0>, C4<0>, C4<0>;
v0000023617656a30_0 .net *"_ivl_0", 0 0, L_0000023617695100;  1 drivers
v0000023617657c50_0 .net "in1", 4 0, L_00000236176de8f0;  alias, 1 drivers
v0000023617658010_0 .net "in2", 4 0, L_00000236176940f0;  alias, 1 drivers
v0000023617657d90_0 .net "out", 4 0, L_00000236176df930;  alias, 1 drivers
v0000023617656e90_0 .net "s", 0 0, v00000236176290d0_0;  alias, 1 drivers
L_00000236176df930 .functor MUXZ 5, L_00000236176940f0, L_00000236176de8f0, L_0000023617695100, C4<>;
S_00000236175af930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000236175c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023617617c60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000236176951e0 .functor NOT 1, v0000023617629df0_0, C4<0>, C4<0>, C4<0>;
v0000023617657a70_0 .net *"_ivl_0", 0 0, L_00000236176951e0;  1 drivers
v0000023617657b10_0 .net "in1", 31 0, v0000023617657ed0_0;  alias, 1 drivers
v0000023617657e30_0 .net "in2", 31 0, v00000236176572f0_0;  alias, 1 drivers
v0000023617657890_0 .net "out", 31 0, L_00000236176f51e0;  alias, 1 drivers
v0000023617657070_0 .net "s", 0 0, v0000023617629df0_0;  alias, 1 drivers
L_00000236176f51e0 .functor MUXZ 32, v00000236176572f0_0, v0000023617657ed0_0, L_00000236176951e0, C4<>;
S_00000236175f6240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000236175c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000236175f63d0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000236175f6408 .param/l "AND" 0 9 12, C4<0010>;
P_00000236175f6440 .param/l "NOR" 0 9 12, C4<0101>;
P_00000236175f6478 .param/l "OR" 0 9 12, C4<0011>;
P_00000236175f64b0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000236175f64e8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000236175f6520 .param/l "SLT" 0 9 12, C4<0110>;
P_00000236175f6558 .param/l "SRL" 0 9 12, C4<1001>;
P_00000236175f6590 .param/l "SUB" 0 9 12, C4<0001>;
P_00000236175f65c8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000236175f6600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000236175f6638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000236176969d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000236176568f0_0 .net/2u *"_ivl_0", 31 0, L_00000236176969d8;  1 drivers
v0000023617657cf0_0 .net "opSel", 3 0, v000002361762abb0_0;  alias, 1 drivers
v0000023617657570_0 .net "operand1", 31 0, L_00000236176f5320;  alias, 1 drivers
v0000023617657430_0 .net "operand2", 31 0, L_00000236176f4240;  alias, 1 drivers
v0000023617657ed0_0 .var "result", 31 0;
v0000023617657f70_0 .net "zero", 0 0, L_00000236176f5dc0;  alias, 1 drivers
E_0000023617617360 .event anyedge, v000002361762abb0_0, v0000023617657570_0, v0000023617629990_0;
L_00000236176f5dc0 .cmp/eq 32, v0000023617657ed0_0, L_00000236176969d8;
S_00000236175dd8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000236175c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000023617690090 .param/l "RType" 0 4 2, C4<000000>;
P_00000236176900c8 .param/l "add" 0 4 5, C4<100000>;
P_0000023617690100 .param/l "addi" 0 4 8, C4<001000>;
P_0000023617690138 .param/l "addu" 0 4 5, C4<100001>;
P_0000023617690170 .param/l "and_" 0 4 5, C4<100100>;
P_00000236176901a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000236176901e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023617690218 .param/l "bne" 0 4 10, C4<000101>;
P_0000023617690250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023617690288 .param/l "j" 0 4 12, C4<000010>;
P_00000236176902c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000236176902f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023617690330 .param/l "lw" 0 4 8, C4<100011>;
P_0000023617690368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000236176903a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000236176903d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023617690410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023617690448 .param/l "sll" 0 4 6, C4<000000>;
P_0000023617690480 .param/l "slt" 0 4 5, C4<101010>;
P_00000236176904b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000236176904f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023617690528 .param/l "sub" 0 4 5, C4<100010>;
P_0000023617690560 .param/l "subu" 0 4 5, C4<100011>;
P_0000023617690598 .param/l "sw" 0 4 8, C4<101011>;
P_00000236176905d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023617690608 .param/l "xori" 0 4 8, C4<001110>;
v00000236176574d0_0 .var "PCsrc", 0 0;
v0000023617656c10_0 .net "funct", 5 0, L_00000236176dec10;  alias, 1 drivers
v0000023617658330_0 .net "opcode", 5 0, L_00000236176935b0;  alias, 1 drivers
v0000023617656df0_0 .net "operand1", 31 0, L_0000023617694ed0;  alias, 1 drivers
v0000023617656ad0_0 .net "operand2", 31 0, L_00000236176f4240;  alias, 1 drivers
v00000236176577f0_0 .net "rst", 0 0, v0000023617693510_0;  alias, 1 drivers
E_0000023617617620/0 .event anyedge, v000002361762a610_0, v0000023617629e90_0, v0000023617657bb0_0, v0000023617629990_0;
E_0000023617617620/1 .event anyedge, v000002361762a4d0_0;
E_0000023617617620 .event/or E_0000023617617620/0, E_0000023617617620/1;
S_00000236175dda60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000236175c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000023617657610 .array "DataMem", 0 1023, 31 0;
v0000023617657110_0 .net "address", 31 0, v0000023617657ed0_0;  alias, 1 drivers
v0000023617657930_0 .net "clock", 0 0, L_0000023617695db0;  1 drivers
v00000236176580b0_0 .net "data", 31 0, L_00000236176958e0;  alias, 1 drivers
v00000236176571b0_0 .var/i "i", 31 0;
v00000236176572f0_0 .var "q", 31 0;
v0000023617658470_0 .net "rden", 0 0, v00000236176292b0_0;  alias, 1 drivers
v0000023617658150_0 .net "wren", 0 0, v0000023617629850_0;  alias, 1 drivers
E_0000023617617120 .event posedge, v0000023617657930_0;
S_00000236175a6a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000236175c5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023617617da0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000236176581f0_0 .net "PCin", 31 0, L_00000236176df890;  alias, 1 drivers
v0000023617656cb0_0 .var "PCout", 31 0;
v00000236176583d0_0 .net "clk", 0 0, L_0000023617695b80;  alias, 1 drivers
v0000023617658510_0 .net "rst", 0 0, v0000023617693510_0;  alias, 1 drivers
    .scope S_00000236175dd8d0;
T_0 ;
    %wait E_0000023617617620;
    %load/vec4 v00000236176577f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000236176574d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023617658330_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000023617656df0_0;
    %load/vec4 v0000023617656ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000023617658330_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000023617656df0_0;
    %load/vec4 v0000023617656ad0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000023617658330_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000023617658330_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000023617658330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000023617656c10_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000236176574d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000236175a6a50;
T_1 ;
    %wait E_00000236176178a0;
    %load/vec4 v0000023617658510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023617656cb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000236176581f0_0;
    %assign/vec4 v0000023617656cb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000236172c6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002361762a750_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002361762a750_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002361762a750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %load/vec4 v000002361762a750_0;
    %addi 1, 0, 32;
    %store/vec4 v000002361762a750_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002361762a1b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000236172c69c0;
T_3 ;
    %wait E_0000023617617b20;
    %load/vec4 v000002361762a610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023617629170_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002361762ac50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002361762a430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023617629850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023617629df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000236176292b0_0, 0;
    %assign/vec4 v00000236176290d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023617629170_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002361762abb0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002361762ac50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002361762a430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023617629850_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023617629df0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000236176292b0_0, 0, 1;
    %store/vec4 v00000236176290d0_0, 0, 1;
    %load/vec4 v0000023617629e90_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023617629170_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000236176290d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762a430_0, 0;
    %load/vec4 v000002361762a4d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762ac50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762ac50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000236176290d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762ac50_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762a430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000236176290d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762ac50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762ac50_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762ac50_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762ac50_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762ac50_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000236176292b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023617629df0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023617629850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002361762ac50_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002361762abb0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000236175c5400;
T_4 ;
    %wait E_00000236176178a0;
    %fork t_1, S_00000236175c5590;
    %jmp t_0;
    .scope S_00000236175c5590;
t_1 ;
    %load/vec4 v0000023617656b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002361762a9d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002361762a9d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002361762a9d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023617658290, 0, 4;
    %load/vec4 v000002361762a9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002361762a9d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023617656f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023617656fd0_0;
    %load/vec4 v0000023617657390_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023617658290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023617658290, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000236175c5400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000236175c5400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023617657750_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023617657750_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000023617657750_0;
    %ix/getv/s 4, v0000023617657750_0;
    %load/vec4a v0000023617658290, 4;
    %ix/getv/s 4, v0000023617657750_0;
    %load/vec4a v0000023617658290, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000023617657750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023617657750_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000236175f6240;
T_6 ;
    %wait E_0000023617617360;
    %load/vec4 v0000023617657cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023617657ed0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023617657570_0;
    %load/vec4 v0000023617657430_0;
    %add;
    %assign/vec4 v0000023617657ed0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023617657570_0;
    %load/vec4 v0000023617657430_0;
    %sub;
    %assign/vec4 v0000023617657ed0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023617657570_0;
    %load/vec4 v0000023617657430_0;
    %and;
    %assign/vec4 v0000023617657ed0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023617657570_0;
    %load/vec4 v0000023617657430_0;
    %or;
    %assign/vec4 v0000023617657ed0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023617657570_0;
    %load/vec4 v0000023617657430_0;
    %xor;
    %assign/vec4 v0000023617657ed0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023617657570_0;
    %load/vec4 v0000023617657430_0;
    %or;
    %inv;
    %assign/vec4 v0000023617657ed0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023617657570_0;
    %load/vec4 v0000023617657430_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000023617657ed0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000023617657430_0;
    %load/vec4 v0000023617657570_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000023617657ed0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023617657570_0;
    %ix/getv 4, v0000023617657430_0;
    %shiftl 4;
    %assign/vec4 v0000023617657ed0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023617657570_0;
    %ix/getv 4, v0000023617657430_0;
    %shiftr 4;
    %assign/vec4 v0000023617657ed0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000236175dda60;
T_7 ;
    %wait E_0000023617617120;
    %load/vec4 v0000023617658470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023617657110_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023617657610, 4;
    %assign/vec4 v00000236176572f0_0, 0;
T_7.0 ;
    %load/vec4 v0000023617658150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000236176580b0_0;
    %ix/getv 3, v0000023617657110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023617657610, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000236175dda60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000236176571b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000236176571b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000236176571b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023617657610, 0, 4;
    %load/vec4 v00000236176571b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000236176571b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000236175dda60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000236176571b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000236176571b0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000236176571b0_0;
    %load/vec4a v0000023617657610, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000236176571b0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000236176571b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000236176571b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000236175c5d40;
T_10 ;
    %wait E_00000236176178a0;
    %load/vec4 v00000236176938d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023617693970_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023617693970_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023617693970_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002361761f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023617693290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023617693510_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002361761f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000023617693290_0;
    %inv;
    %assign/vec4 v0000023617693290_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002361761f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023617693510_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023617693510_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000023617693330_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
