{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1428640836745 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDS_RIKEN EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"DDS_RIKEN\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1428640836767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428640836822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428640836822 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dds_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/dds_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 924 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1428640836870 ""}  } { { "db/dds_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/dds_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 924 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1428640836870 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1428640836978 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1428640836982 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428640837064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428640837064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428640837064 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1428640837064 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 5382 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428640837070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 5384 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428640837070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 5386 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428640837070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 5388 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428640837070 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1428640837070 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1428640837074 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1428640837138 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDS_RIKEN.sdc " "Synopsys Design Constraints File file not found: 'DDS_RIKEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1428640837892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1428640837892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1428640837899 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1428640837918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1428640837919 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1428640837920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_dds~input (placed in PIN A9 (CLK8, DIFFCLK_5n)) " "Automatically promoted node clk_dds~input (placed in PIN A9 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428640838059 ""}  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 5358 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428640838059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428640838060 ""}  } { { "db/dds_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/dds_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 924 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428640838060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_ram_wrclock  " "Automatically promoted node dds_ram_wrclock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428640838060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_ram_wrclock~1 " "Destination node dds_ram_wrclock~1" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 3255 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428640838060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1428640838060 ""}  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 1949 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428640838060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_system  " "Automatically promoted node clk_system " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428640838060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_system~2 " "Destination node clk_system~2" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 2168 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428640838060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1428640838060 ""}  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 1996 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428640838060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_step_to_next_freq_sampled  " "Automatically promoted node dds_step_to_next_freq_sampled " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428640838060 ""}  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 1941 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428640838060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1428640838589 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428640838591 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428640838592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428640838595 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428640838599 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1428640838603 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1428640838603 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1428640838605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1428640838707 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1428640838710 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1428640838710 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428640838866 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1428640838880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1428640840477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428640840808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1428640840836 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1428640844256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428640844257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1428640845446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1428640847839 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1428640847839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428640852676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1428640852677 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1428640852677 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.18 " "Total time spent on timing analysis during the Fitter is 2.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1428640852736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428640852821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428640853459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428640853550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428640854301 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428640855013 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "41 Cyclone IV E " "41 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in0 3.3-V LVTTL T8 " "Pin clk_in0 uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { clk_in0 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in0" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 144 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_drover 3.3-V LVTTL C2 " "Pin dds_drover uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_drover } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_drover" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 146 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[16\] 3.3-V LVTTL D5 " "Pin dds_bus_in\[16\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[16\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 107 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[17\] 3.3-V LVTTL D6 " "Pin dds_bus_in\[17\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[17\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 108 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[18\] 3.3-V LVTTL D3 " "Pin dds_bus_in\[18\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[18\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 109 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[19\] 3.3-V LVTTL C3 " "Pin dds_bus_in\[19\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[19\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 110 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[20\] 3.3-V LVTTL K5 " "Pin dds_bus_in\[20\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[20\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 111 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[21\] 3.3-V LVTTL F3 " "Pin dds_bus_in\[21\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[21\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 112 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[22\] 3.3-V LVTTL L3 " "Pin dds_bus_in\[22\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[22\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 113 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[23\] 3.3-V LVTTL L7 " "Pin dds_bus_in\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[23\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 114 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_out\[0\] 3.3-V LVTTL R6 " "Pin dds_bus_out\[0\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_out[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_out\[0\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 123 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_out\[1\] 3.3-V LVTTL T7 " "Pin dds_bus_out\[1\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_out[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_out\[1\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 124 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[28\] 3.3-V LVTTL M7 " "Pin dds_bus_in\[28\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[28\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 119 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[29\] 3.3-V LVTTL N5 " "Pin dds_bus_in\[29\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[29\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 120 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "add_in\[1\] 3.3-V LVTTL P14 " "Pin add_in\[1\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { add_in[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "add_in\[1\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 134 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "add_in\[0\] 3.3-V LVTTL N12 " "Pin add_in\[0\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { add_in[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "add_in\[0\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 133 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[30\] 3.3-V LVTTL N6 " "Pin dds_bus_in\[30\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[30\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 121 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[31\] 3.3-V LVTTL P6 " "Pin dds_bus_in\[31\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[31\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 122 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "add_in\[3\] 3.3-V LVTTL L13 " "Pin add_in\[3\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { add_in[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "add_in\[3\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 136 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "add_in\[2\] 3.3-V LVTTL N14 " "Pin add_in\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { add_in[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "add_in\[2\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 135 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[27\] 3.3-V LVTTL N3 " "Pin dds_bus_in\[27\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[27\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 118 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[24\] 3.3-V LVTTL M6 " "Pin dds_bus_in\[24\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[24\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 115 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[26\] 3.3-V LVTTL P3 " "Pin dds_bus_in\[26\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[26\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 117 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_dds 3.3-V LVTTL A9 " "Pin clk_dds uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { clk_dds } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_dds" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 143 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[25\] 3.3-V LVTTL L4 " "Pin dds_bus_in\[25\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[25\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 116 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[2\] 3.3-V LVTTL J1 " "Pin dds_bus_in\[2\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[2\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 93 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[3\] 3.3-V LVTTL J2 " "Pin dds_bus_in\[3\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[3\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 94 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[4\] 3.3-V LVTTL N1 " "Pin dds_bus_in\[4\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[4\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 95 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[5\] 3.3-V LVTTL N2 " "Pin dds_bus_in\[5\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[5\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 96 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[6\] 3.3-V LVTTL L1 " "Pin dds_bus_in\[6\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[6\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 97 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[7\] 3.3-V LVTTL L2 " "Pin dds_bus_in\[7\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[7\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 98 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[8\] 3.3-V LVTTL R1 " "Pin dds_bus_in\[8\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[8\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 99 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[9\] 3.3-V LVTTL T2 " "Pin dds_bus_in\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[9\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 100 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[10\] 3.3-V LVTTL P1 " "Pin dds_bus_in\[10\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[10\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 101 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[11\] 3.3-V LVTTL P2 " "Pin dds_bus_in\[11\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[11\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 102 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[12\] 3.3-V LVTTL R4 " "Pin dds_bus_in\[12\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[12\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 103 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[13\] 3.3-V LVTTL T4 " "Pin dds_bus_in\[13\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[13\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 104 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[14\] 3.3-V LVTTL R3 " "Pin dds_bus_in\[14\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[14\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 105 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[15\] 3.3-V LVTTL T3 " "Pin dds_bus_in\[15\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[15\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 106 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[0\] 3.3-V LVTTL K1 " "Pin dds_bus_in\[0\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[0\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 91 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[1\] 3.3-V LVTTL K2 " "Pin dds_bus_in\[1\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[1\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 92 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640855405 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1428640855405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/output_files/DDS_RIKEN.fit.smsg " "Generated suppressed messages file C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/output_files/DDS_RIKEN.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1428640855546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1430 " "Peak virtual memory: 1430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428640856379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 13:40:56 2015 " "Processing ended: Fri Apr 10 13:40:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428640856379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428640856379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428640856379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1428640856379 ""}
