// Seed: 2048231305
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
  integer id_3 = id_1;
  always begin : LABEL_0
    id_3 = -1;
  end
endmodule
module module_1 #(
    parameter id_8 = 32'd62
) (
    input wor id_0,
    output tri1 id_1,
    output uwire id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output supply0 _id_8,
    output wor id_9,
    input wire id_10,
    input wand id_11,
    output logic id_12,
    input wand id_13,
    output tri0 id_14,
    output wand id_15,
    input tri1 id_16,
    output supply0 id_17,
    output supply0 id_18[id_8 : -1],
    input wor id_19,
    input wand id_20
);
  logic id_22 = id_4;
  module_0 modCall_1 (
      id_20,
      id_13
  );
  assign modCall_1.id_3 = 0;
  always id_12 = id_5;
endmodule
