* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Aug 7 2023 08:40:48

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev  C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/sbt/netlist/oadb-EC5LP  --package  SG48  --outdir  C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer  --translator  C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc  --dst_sdc_file  C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc  --devicename  iCE5LP1K  

***** Device Info *****
Chip: iCE5LP1K
Package: SG48
Size: 24 X 20

***** Design Utilization Info *****
Design: EC5LP
Used Logic Cell: 301/1100
Used Logic Tile: 110/440
Used IO Cell:    34/96
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: internalOscilatorOutputNet
Clock Source: 
Clock Driver: internalOscilator (SMCCLK)
Driver Position: (25, 0, 2)
Fanout to FF: 20
Fanout to Tile: 9

Clock Domain: clk_0_c_g
Clock Source: igck_clk 
Clock Driver: iGCK_clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (13, 21, 0)
Fanout to FF: 151
Fanout to Tile: 59


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 1 0 2 0 1 0 1 0 0 2 0 0 0 3 0 4 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 8 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
14|   8 8 0 0 0 0 0 1 2 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
13|   5 6 6 4 1 0 0 2 5 5 1 1 0 0 0 0 0 0 0 0 0 0 0 0   
12|   7 2 4 8 0 0 3 4 7 2 1 1 1 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 5 4 5 2 5 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 1 5 1 1 2 0 1 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 3 5 4 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 1 0 3 3 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 1 0 0 1 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 2 2 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 4 0 0 1 0 4 4 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 2 1 1 4 0 3 3 2 2 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 1 3 1 8 6 3 1 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 1 1 3 3 2 8 3 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 1 0 4 2 0 0 1 3 2 2 4 1 1 4 0 1 1 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 2.74

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  2  0  1  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  4  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  7  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0 17  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     8 17  0  0  0  0  0  4  4  4  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
13|    11 12 16  6  3  0  0  6 11 12  1  2  0  0  0  0  0  0  0  0  0  0  0  0    
12|    17  8 13  9  0  0 11  8 17  4  3  1  3  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0 11  6 13  7 10  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  3 12  4  2  6  0  4  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  7  6 14  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  1  0  7  4  7  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  1  0  0  2  5  2  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  6  4  4  4  4  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0 13  0  0  4  0  4  9  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  7  3  1 12  0  7  7  2  5  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  4 10  4 17  6  7  3  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  4  3 10  8  2 17  3  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  1  0  2  0  0  0  4  5  5  2  9  1  1  4  0  3  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 17
Average number of input nets per logic tile: 6.05

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  2  0  1  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  4  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  9  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0 24  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     8 24  0  0  0  0  0  4  7  4  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
13|    15 17 21  7  3  0  0  7 15 16  1  2  0  0  0  0  0  0  0  0  0  0  0  0    
12|    23  8 14 15  0  0 11 13 24  5  3  1  3  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0 13  9 16  7 12  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  3 17  4  2  6  0  4  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0 11 11 15  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  1  0  9  4  9  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  1  0  0  2  5  2  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  8  5  4  4  4  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0 15  0  0  4  0  4 12  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  7  3  1 16  0  9  9  2  6  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  4 12  4 24  6  9  3  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  4  3 10 12  2 24  3  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  1  0  2  0  0  0  4  5  5  2 12  1  1  4  0  3  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 24
Average number of input pins per logic tile: 7.40

***** Run Time Info *****
Run Time:  0
