{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09996,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 3.70906e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.7949e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.8563e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.7949e-05,
	"finish__design__instance__count__class:timing_repair_buffer": 98,
	"finish__design__instance__area__class:timing_repair_buffer": 78.204,
	"finish__design__instance__count__class:inverter": 39,
	"finish__design__instance__area__class:inverter": 20.748,
	"finish__design__instance__count__class:multi_input_combinational_cell": 32,
	"finish__design__instance__area__class:multi_input_combinational_cell": 136.192,
	"finish__design__instance__count": 169,
	"finish__design__instance__area": 235.144,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.886711,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.870864,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 1.22923e-13,
	"finish__power__switching__total": 6.12044e-14,
	"finish__power__leakage__total": 5.08511e-06,
	"finish__power__total": 5.08511e-06,
	"finish__design__io": 98,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 281,
	"finish__design__instance__area": 264.936,
	"finish__design__instance__count__stdcell": 281,
	"finish__design__instance__area__stdcell": 264.936,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0423469,
	"finish__design__instance__utilization__stdcell": 0.0423469,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}