
Quadro_32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a654  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040a654  0040a654  00012654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008c4  20000000  0040a65c  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000a4b0  200008c8  0040af28  000188c8  2**3
                  ALLOC
  4 .stack        00003000  2000ad78  004153d8  000188c8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000188c4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000188ee  2**0
                  CONTENTS, READONLY
  7 .debug_info   000183ff  00000000  00000000  00018949  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000445a  00000000  00000000  00030d48  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000c007  00000000  00000000  000351a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000fb8  00000000  00000000  000411a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ec8  00000000  00000000  00042161  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00010441  00000000  00000000  00043029  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001abc2  00000000  00000000  0005346a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00066375  00000000  00000000  0006e02c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000325c  00000000  00000000  000d43a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	2000dd78 	.word	0x2000dd78
  400004:	004043f5 	.word	0x004043f5
  400008:	004043f1 	.word	0x004043f1
  40000c:	00404745 	.word	0x00404745
  400010:	004043f1 	.word	0x004043f1
  400014:	004043f1 	.word	0x004043f1
  400018:	004043f1 	.word	0x004043f1
	...
  40002c:	00402805 	.word	0x00402805
  400030:	004043f1 	.word	0x004043f1
  400034:	00000000 	.word	0x00000000
  400038:	00402881 	.word	0x00402881
  40003c:	004028bd 	.word	0x004028bd
  400040:	004043f1 	.word	0x004043f1
  400044:	004043f1 	.word	0x004043f1
  400048:	004043f1 	.word	0x004043f1
  40004c:	004043f1 	.word	0x004043f1
  400050:	004043f1 	.word	0x004043f1
  400054:	004043f1 	.word	0x004043f1
  400058:	004043f1 	.word	0x004043f1
  40005c:	004043f1 	.word	0x004043f1
  400060:	004043f1 	.word	0x004043f1
  400064:	004043f1 	.word	0x004043f1
  400068:	00000000 	.word	0x00000000
  40006c:	0040426d 	.word	0x0040426d
  400070:	00404281 	.word	0x00404281
  400074:	00404295 	.word	0x00404295
  400078:	004043f1 	.word	0x004043f1
  40007c:	004043f1 	.word	0x004043f1
	...
  400088:	004043f1 	.word	0x004043f1
  40008c:	00400355 	.word	0x00400355
  400090:	00400365 	.word	0x00400365
  400094:	004043f1 	.word	0x004043f1
  400098:	004043f1 	.word	0x004043f1
  40009c:	004043f1 	.word	0x004043f1
  4000a0:	004043f1 	.word	0x004043f1
  4000a4:	004043f1 	.word	0x004043f1
  4000a8:	004043f1 	.word	0x004043f1
  4000ac:	004043f1 	.word	0x004043f1
  4000b0:	004043f1 	.word	0x004043f1
  4000b4:	004043f1 	.word	0x004043f1
  4000b8:	004043f1 	.word	0x004043f1
  4000bc:	004043f1 	.word	0x004043f1
  4000c0:	004043f1 	.word	0x004043f1
  4000c4:	004043f1 	.word	0x004043f1
  4000c8:	004043f1 	.word	0x004043f1

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200008c8 	.word	0x200008c8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040a65c 	.word	0x0040a65c

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	0040a65c 	.word	0x0040a65c
  40011c:	200008cc 	.word	0x200008cc
  400120:	0040a65c 	.word	0x0040a65c
  400124:	00000000 	.word	0x00000000

00400128 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  400128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40012c:	b082      	sub	sp, #8
  40012e:	4607      	mov	r7, r0
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  400130:	2300      	movs	r3, #0
  400132:	9301      	str	r3, [sp, #4]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  400134:	0103      	lsls	r3, r0, #4
  400136:	4a7d      	ldr	r2, [pc, #500]	; (40032c <local_twi_handler+0x204>)
  400138:	58d5      	ldr	r5, [r2, r3]

	twi_status = twi_get_interrupt_status(twi_port);
  40013a:	4628      	mov	r0, r5
  40013c:	4b7c      	ldr	r3, [pc, #496]	; (400330 <local_twi_handler+0x208>)
  40013e:	4798      	blx	r3
  400140:	4606      	mov	r6, r0
	twi_status &= twi_get_interrupt_mask(twi_port);
  400142:	4628      	mov	r0, r5
  400144:	4b7b      	ldr	r3, [pc, #492]	; (400334 <local_twi_handler+0x20c>)
  400146:	4798      	blx	r3
  400148:	4006      	ands	r6, r0

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  40014a:	f416 5f00 	tst.w	r6, #8192	; 0x2000
  40014e:	d04a      	beq.n	4001e6 <local_twi_handler+0xbe>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  400150:	4b76      	ldr	r3, [pc, #472]	; (40032c <local_twi_handler+0x204>)
  400152:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  400156:	6858      	ldr	r0, [r3, #4]
  400158:	f44f 7100 	mov.w	r1, #512	; 0x200
  40015c:	4b76      	ldr	r3, [pc, #472]	; (400338 <local_twi_handler+0x210>)
  40015e:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  400160:	4628      	mov	r0, r5
  400162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400166:	4b75      	ldr	r3, [pc, #468]	; (40033c <local_twi_handler+0x214>)
  400168:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  40016a:	2400      	movs	r4, #0

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  40016c:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXRDY) {
  40016e:	f013 0f04 	tst.w	r3, #4
  400172:	d106      	bne.n	400182 <local_twi_handler+0x5a>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400174:	3401      	adds	r4, #1
  400176:	f1b4 3fff 	cmp.w	r4, #4294967295
  40017a:	d1f7      	bne.n	40016c <local_twi_handler+0x44>
				transfer_timeout = true;
  40017c:	f04f 0801 	mov.w	r8, #1
  400180:	e001      	b.n	400186 <local_twi_handler+0x5e>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  400182:	f04f 0800 	mov.w	r8, #0
				transfer_timeout = true;
				break;
			}
		}
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  400186:	2302      	movs	r3, #2
  400188:	602b      	str	r3, [r5, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  40018a:	4b6d      	ldr	r3, [pc, #436]	; (400340 <local_twi_handler+0x218>)
  40018c:	f853 2037 	ldr.w	r2, [r3, r7, lsl #3]
  400190:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  400194:	685b      	ldr	r3, [r3, #4]
  400196:	4413      	add	r3, r2
  400198:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  40019c:	636b      	str	r3, [r5, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  40019e:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXCOMP) {
  4001a0:	f013 0f01 	tst.w	r3, #1
  4001a4:	d104      	bne.n	4001b0 <local_twi_handler+0x88>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4001a6:	3401      	adds	r4, #1
  4001a8:	f1b4 3fff 	cmp.w	r4, #4294967295
  4001ac:	d1f7      	bne.n	40019e <local_twi_handler+0x76>
  4001ae:	e09f      	b.n	4002f0 <local_twi_handler+0x1c8>
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4001b0:	4b64      	ldr	r3, [pc, #400]	; (400344 <local_twi_handler+0x21c>)
  4001b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  4001b6:	6858      	ldr	r0, [r3, #4]
  4001b8:	b910      	cbnz	r0, 4001c0 <local_twi_handler+0x98>
  4001ba:	e007      	b.n	4001cc <local_twi_handler+0xa4>
			if (status & TWI_SR_TXCOMP) {
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				transfer_timeout = true;
  4001bc:	f04f 0801 	mov.w	r8, #1
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
			xSemaphoreGiveFromISR(
  4001c0:	2100      	movs	r1, #0
  4001c2:	aa01      	add	r2, sp, #4
  4001c4:	460b      	mov	r3, r1
  4001c6:	f8df c180 	ldr.w	ip, [pc, #384]	; 400348 <local_twi_handler+0x220>
  4001ca:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  4001cc:	f1b4 3fff 	cmp.w	r4, #4294967295
  4001d0:	d00b      	beq.n	4001ea <local_twi_handler+0xc2>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  4001d2:	4b5c      	ldr	r3, [pc, #368]	; (400344 <local_twi_handler+0x21c>)
  4001d4:	f853 0037 	ldr.w	r0, [r3, r7, lsl #3]
  4001d8:	b138      	cbz	r0, 4001ea <local_twi_handler+0xc2>
				xSemaphoreGiveFromISR(
  4001da:	2100      	movs	r1, #0
  4001dc:	aa01      	add	r2, sp, #4
  4001de:	460b      	mov	r3, r1
  4001e0:	4c59      	ldr	r4, [pc, #356]	; (400348 <local_twi_handler+0x220>)
  4001e2:	47a0      	blx	r4
  4001e4:	e001      	b.n	4001ea <local_twi_handler+0xc2>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  4001e6:	f04f 0800 	mov.w	r8, #0
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  4001ea:	f416 5f80 	tst.w	r6, #4096	; 0x1000
  4001ee:	d054      	beq.n	40029a <local_twi_handler+0x172>
		uint32_t timeout_counter = 0;
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  4001f0:	4b4e      	ldr	r3, [pc, #312]	; (40032c <local_twi_handler+0x204>)
  4001f2:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  4001f6:	6858      	ldr	r0, [r3, #4]
  4001f8:	2102      	movs	r1, #2
  4001fa:	4b4f      	ldr	r3, [pc, #316]	; (400338 <local_twi_handler+0x210>)
  4001fc:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  4001fe:	4628      	mov	r0, r5
  400200:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400204:	4b4d      	ldr	r3, [pc, #308]	; (40033c <local_twi_handler+0x214>)
  400206:	4798      	blx	r3
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
		uint32_t timeout_counter = 0;
  400208:	2400      	movs	r4, #0

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  40020a:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
  40020c:	f013 0f02 	tst.w	r3, #2
  400210:	d103      	bne.n	40021a <local_twi_handler+0xf2>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400212:	3401      	adds	r4, #1
  400214:	f1b4 3fff 	cmp.w	r4, #4294967295
  400218:	d1f7      	bne.n	40020a <local_twi_handler+0xe2>
				break;
			}
		}
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  40021a:	2302      	movs	r3, #2
  40021c:	602b      	str	r3, [r5, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  40021e:	4b48      	ldr	r3, [pc, #288]	; (400340 <local_twi_handler+0x218>)
  400220:	f853 1037 	ldr.w	r1, [r3, r7, lsl #3]
  400224:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  400228:	685a      	ldr	r2, [r3, #4]
  40022a:	6b28      	ldr	r0, [r5, #48]	; 0x30
  40022c:	188b      	adds	r3, r1, r2
  40022e:	f803 0c02 	strb.w	r0, [r3, #-2]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  400232:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
  400234:	f013 0f02 	tst.w	r3, #2
  400238:	d104      	bne.n	400244 <local_twi_handler+0x11c>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40023a:	3401      	adds	r4, #1
  40023c:	f1b4 3fff 	cmp.w	r4, #4294967295
  400240:	d1f7      	bne.n	400232 <local_twi_handler+0x10a>
  400242:	e068      	b.n	400316 <local_twi_handler+0x1ee>
				break;
			}
		}

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400244:	f1b4 3fff 	cmp.w	r4, #4294967295
  400248:	d05e      	beq.n	400308 <local_twi_handler+0x1e0>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  40024a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40024c:	440a      	add	r2, r1
  40024e:	f802 3c01 	strb.w	r3, [r2, #-1]
			timeout_counter = 0;
  400252:	2400      	movs	r4, #0
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  400254:	6a2b      	ldr	r3, [r5, #32]
				if (status & TWI_SR_TXCOMP) {
  400256:	f013 0f01 	tst.w	r3, #1
  40025a:	d104      	bne.n	400266 <local_twi_handler+0x13e>
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40025c:	3401      	adds	r4, #1
  40025e:	f1b4 3fff 	cmp.w	r4, #4294967295
  400262:	d1f7      	bne.n	400254 <local_twi_handler+0x12c>
  400264:	e04e      	b.n	400304 <local_twi_handler+0x1dc>
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  400266:	4b37      	ldr	r3, [pc, #220]	; (400344 <local_twi_handler+0x21c>)
  400268:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40026c:	6858      	ldr	r0, [r3, #4]
  40026e:	b910      	cbnz	r0, 400276 <local_twi_handler+0x14e>
  400270:	e007      	b.n	400282 <local_twi_handler+0x15a>
  400272:	f04f 34ff 	mov.w	r4, #4294967295
			xSemaphoreGiveFromISR(
  400276:	2100      	movs	r1, #0
  400278:	aa01      	add	r2, sp, #4
  40027a:	460b      	mov	r3, r1
  40027c:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 400348 <local_twi_handler+0x220>
  400280:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400282:	f1b4 3fff 	cmp.w	r4, #4294967295
  400286:	d008      	beq.n	40029a <local_twi_handler+0x172>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  400288:	4b30      	ldr	r3, [pc, #192]	; (40034c <local_twi_handler+0x224>)
  40028a:	f853 0037 	ldr.w	r0, [r3, r7, lsl #3]
  40028e:	b120      	cbz	r0, 40029a <local_twi_handler+0x172>
				xSemaphoreGiveFromISR(
  400290:	2100      	movs	r1, #0
  400292:	aa01      	add	r2, sp, #4
  400294:	460b      	mov	r3, r1
  400296:	4c2c      	ldr	r4, [pc, #176]	; (400348 <local_twi_handler+0x220>)
  400298:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  40029a:	f416 7f50 	tst.w	r6, #832	; 0x340
  40029e:	d102      	bne.n	4002a6 <local_twi_handler+0x17e>
  4002a0:	f1b8 0f00 	cmp.w	r8, #0
  4002a4:	d01f      	beq.n	4002e6 <local_twi_handler+0x1be>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  4002a6:	4b21      	ldr	r3, [pc, #132]	; (40032c <local_twi_handler+0x204>)
  4002a8:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  4002ac:	6858      	ldr	r0, [r3, #4]
  4002ae:	f240 2102 	movw	r1, #514	; 0x202
  4002b2:	4b21      	ldr	r3, [pc, #132]	; (400338 <local_twi_handler+0x210>)
  4002b4:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  4002b6:	f416 7f80 	tst.w	r6, #256	; 0x100
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  4002ba:	bf04      	itt	eq
  4002bc:	2302      	moveq	r3, #2
  4002be:	602b      	streq	r3, [r5, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  4002c0:	4628      	mov	r0, r5
  4002c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4002c6:	4c1d      	ldr	r4, [pc, #116]	; (40033c <local_twi_handler+0x214>)
  4002c8:	47a0      	blx	r4
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  4002ca:	4628      	mov	r0, r5
  4002cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4002d0:	47a0      	blx	r4

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4002d2:	4b1c      	ldr	r3, [pc, #112]	; (400344 <local_twi_handler+0x21c>)
  4002d4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
  4002d8:	6878      	ldr	r0, [r7, #4]
  4002da:	b120      	cbz	r0, 4002e6 <local_twi_handler+0x1be>
			xSemaphoreGiveFromISR(
  4002dc:	2100      	movs	r1, #0
  4002de:	aa01      	add	r2, sp, #4
  4002e0:	460b      	mov	r3, r1
  4002e2:	4c19      	ldr	r4, [pc, #100]	; (400348 <local_twi_handler+0x220>)
  4002e4:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  4002e6:	9b01      	ldr	r3, [sp, #4]
  4002e8:	b1e3      	cbz	r3, 400324 <local_twi_handler+0x1fc>
  4002ea:	4b19      	ldr	r3, [pc, #100]	; (400350 <local_twi_handler+0x228>)
  4002ec:	4798      	blx	r3
  4002ee:	e019      	b.n	400324 <local_twi_handler+0x1fc>
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4002f0:	4b14      	ldr	r3, [pc, #80]	; (400344 <local_twi_handler+0x21c>)
  4002f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  4002f6:	6858      	ldr	r0, [r3, #4]
  4002f8:	2800      	cmp	r0, #0
  4002fa:	f47f af5f 	bne.w	4001bc <local_twi_handler+0x94>
			if (status & TWI_SR_TXCOMP) {
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				transfer_timeout = true;
  4002fe:	f04f 0801 	mov.w	r8, #1
  400302:	e772      	b.n	4001ea <local_twi_handler+0xc2>
				if (status & TWI_SR_TXCOMP) {
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
					transfer_timeout = true;
  400304:	f04f 0801 	mov.w	r8, #1
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  400308:	4b0e      	ldr	r3, [pc, #56]	; (400344 <local_twi_handler+0x21c>)
  40030a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40030e:	6858      	ldr	r0, [r3, #4]
  400310:	2800      	cmp	r0, #0
  400312:	d1ae      	bne.n	400272 <local_twi_handler+0x14a>
  400314:	e7c1      	b.n	40029a <local_twi_handler+0x172>
  400316:	4b0b      	ldr	r3, [pc, #44]	; (400344 <local_twi_handler+0x21c>)
  400318:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40031c:	6858      	ldr	r0, [r3, #4]
  40031e:	2800      	cmp	r0, #0
  400320:	d1a9      	bne.n	400276 <local_twi_handler+0x14e>
  400322:	e7ba      	b.n	40029a <local_twi_handler+0x172>
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
}
  400324:	b002      	add	sp, #8
  400326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40032a:	bf00      	nop
  40032c:	0040a3a4 	.word	0x0040a3a4
  400330:	0040085d 	.word	0x0040085d
  400334:	00400861 	.word	0x00400861
  400338:	00403e55 	.word	0x00403e55
  40033c:	00400855 	.word	0x00400855
  400340:	200008f4 	.word	0x200008f4
  400344:	20000904 	.word	0x20000904
  400348:	00402da1 	.word	0x00402da1
  40034c:	200008e4 	.word	0x200008e4
  400350:	00402825 	.word	0x00402825

00400354 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  400354:	b508      	push	{r3, lr}
	local_twi_handler(0);
  400356:	2000      	movs	r0, #0
  400358:	4b01      	ldr	r3, [pc, #4]	; (400360 <TWI0_Handler+0xc>)
  40035a:	4798      	blx	r3
  40035c:	bd08      	pop	{r3, pc}
  40035e:	bf00      	nop
  400360:	00400129 	.word	0x00400129

00400364 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  400364:	b508      	push	{r3, lr}
	local_twi_handler(1);
  400366:	2001      	movs	r0, #1
  400368:	4b01      	ldr	r3, [pc, #4]	; (400370 <TWI1_Handler+0xc>)
  40036a:	4798      	blx	r3
  40036c:	bd08      	pop	{r3, pc}
  40036e:	bf00      	nop
  400370:	00400129 	.word	0x00400129

00400374 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400374:	b510      	push	{r4, lr}
  400376:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400378:	4b10      	ldr	r3, [pc, #64]	; (4003bc <spi_master_init+0x48>)
  40037a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40037c:	2380      	movs	r3, #128	; 0x80
  40037e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400380:	6863      	ldr	r3, [r4, #4]
  400382:	f043 0301 	orr.w	r3, r3, #1
  400386:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400388:	6863      	ldr	r3, [r4, #4]
  40038a:	f043 0310 	orr.w	r3, r3, #16
  40038e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400390:	6863      	ldr	r3, [r4, #4]
  400392:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400396:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400398:	4620      	mov	r0, r4
  40039a:	2100      	movs	r1, #0
  40039c:	4b08      	ldr	r3, [pc, #32]	; (4003c0 <spi_master_init+0x4c>)
  40039e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4003a0:	6863      	ldr	r3, [r4, #4]
  4003a2:	f023 0302 	bic.w	r3, r3, #2
  4003a6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4003a8:	6863      	ldr	r3, [r4, #4]
  4003aa:	f023 0304 	bic.w	r3, r3, #4
  4003ae:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4003b0:	4620      	mov	r0, r4
  4003b2:	2100      	movs	r1, #0
  4003b4:	4b03      	ldr	r3, [pc, #12]	; (4003c4 <spi_master_init+0x50>)
  4003b6:	4798      	blx	r3
  4003b8:	bd10      	pop	{r4, pc}
  4003ba:	bf00      	nop
  4003bc:	0040051d 	.word	0x0040051d
  4003c0:	0040052d 	.word	0x0040052d
  4003c4:	00400545 	.word	0x00400545

004003c8 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4003c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4003ca:	4605      	mov	r5, r0
  4003cc:	460c      	mov	r4, r1
  4003ce:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  4003d0:	4618      	mov	r0, r3
  4003d2:	4914      	ldr	r1, [pc, #80]	; (400424 <spi_master_setup_device+0x5c>)
  4003d4:	4b14      	ldr	r3, [pc, #80]	; (400428 <spi_master_setup_device+0x60>)
  4003d6:	4798      	blx	r3
  4003d8:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4003da:	4628      	mov	r0, r5
  4003dc:	6821      	ldr	r1, [r4, #0]
  4003de:	2200      	movs	r2, #0
  4003e0:	4613      	mov	r3, r2
  4003e2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 400440 <spi_master_setup_device+0x78>
  4003e6:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4003e8:	4628      	mov	r0, r5
  4003ea:	6821      	ldr	r1, [r4, #0]
  4003ec:	2208      	movs	r2, #8
  4003ee:	4b0f      	ldr	r3, [pc, #60]	; (40042c <spi_master_setup_device+0x64>)
  4003f0:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4003f2:	4628      	mov	r0, r5
  4003f4:	6821      	ldr	r1, [r4, #0]
  4003f6:	b2fa      	uxtb	r2, r7
  4003f8:	4b0d      	ldr	r3, [pc, #52]	; (400430 <spi_master_setup_device+0x68>)
  4003fa:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4003fc:	4628      	mov	r0, r5
  4003fe:	6821      	ldr	r1, [r4, #0]
  400400:	2208      	movs	r2, #8
  400402:	4b0c      	ldr	r3, [pc, #48]	; (400434 <spi_master_setup_device+0x6c>)
  400404:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400406:	4628      	mov	r0, r5
  400408:	6821      	ldr	r1, [r4, #0]
  40040a:	0872      	lsrs	r2, r6, #1
  40040c:	4b0a      	ldr	r3, [pc, #40]	; (400438 <spi_master_setup_device+0x70>)
  40040e:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400410:	f086 0201 	eor.w	r2, r6, #1
  400414:	4628      	mov	r0, r5
  400416:	6821      	ldr	r1, [r4, #0]
  400418:	f002 0201 	and.w	r2, r2, #1
  40041c:	4b07      	ldr	r3, [pc, #28]	; (40043c <spi_master_setup_device+0x74>)
  40041e:	4798      	blx	r3
  400420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400422:	bf00      	nop
  400424:	07270e00 	.word	0x07270e00
  400428:	004005f1 	.word	0x004005f1
  40042c:	004005dd 	.word	0x004005dd
  400430:	00400609 	.word	0x00400609
  400434:	00400599 	.word	0x00400599
  400438:	00400559 	.word	0x00400559
  40043c:	00400579 	.word	0x00400579
  400440:	00400621 	.word	0x00400621

00400444 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400444:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400446:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400448:	f013 0f04 	tst.w	r3, #4
  40044c:	d005      	beq.n	40045a <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40044e:	6809      	ldr	r1, [r1, #0]
  400450:	290f      	cmp	r1, #15
  400452:	d80a      	bhi.n	40046a <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400454:	4b05      	ldr	r3, [pc, #20]	; (40046c <spi_select_device+0x28>)
  400456:	4798      	blx	r3
  400458:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  40045a:	680b      	ldr	r3, [r1, #0]
  40045c:	2b03      	cmp	r3, #3
  40045e:	d804      	bhi.n	40046a <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400460:	2101      	movs	r1, #1
  400462:	4099      	lsls	r1, r3
  400464:	43c9      	mvns	r1, r1
  400466:	4b01      	ldr	r3, [pc, #4]	; (40046c <spi_select_device+0x28>)
  400468:	4798      	blx	r3
  40046a:	bd08      	pop	{r3, pc}
  40046c:	0040052d 	.word	0x0040052d

00400470 <spi_deselect_device>:
 * \param device  SPI device.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
void spi_deselect_device(Spi *p_spi, struct spi_device *device)
{
  400470:	b510      	push	{r4, lr}
  400472:	4604      	mov	r4, r0
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_empty(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
  400474:	6923      	ldr	r3, [r4, #16]
	/* avoid Cppcheck Warning */
	UNUSED(device);
	while (!spi_is_tx_empty(p_spi)) {
  400476:	f413 7f00 	tst.w	r3, #512	; 0x200
  40047a:	d0fb      	beq.n	400474 <spi_deselect_device+0x4>
	}

	// Assert all lines; no peripheral is selected.
	spi_set_peripheral_chip_select_value(p_spi, NONE_CHIP_SELECT_ID);
  40047c:	4620      	mov	r0, r4
  40047e:	210f      	movs	r1, #15
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <spi_deselect_device+0x1c>)
  400482:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  400484:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400488:	6023      	str	r3, [r4, #0]
  40048a:	bd10      	pop	{r4, pc}
  40048c:	0040052d 	.word	0x0040052d

00400490 <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400490:	b92a      	cbnz	r2, 40049e <spi_write_packet+0xe>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400492:	2000      	movs	r0, #0
}
  400494:	b240      	sxtb	r0, r0
  400496:	4770      	bx	lr
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  400498:	3b01      	subs	r3, #1
  40049a:	d106      	bne.n	4004aa <spi_write_packet+0x1a>
  40049c:	e010      	b.n	4004c0 <spi_write_packet+0x30>
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_write_packet(Spi *p_spi, const uint8_t *data,
		size_t len)
{
  40049e:	b430      	push	{r4, r5}
  4004a0:	4614      	mov	r4, r2
  4004a2:	3901      	subs	r1, #1
  4004a4:	f643 2599 	movw	r5, #15001	; 0x3a99
  4004a8:	462b      	mov	r3, r5
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4004aa:	6902      	ldr	r2, [r0, #16]
	uint32_t i = 0;
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  4004ac:	f012 0f02 	tst.w	r2, #2
  4004b0:	d0f2      	beq.n	400498 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4004b2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  4004b6:	60c3      	str	r3, [r0, #12]
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  4004b8:	3c01      	subs	r4, #1
  4004ba:	d1f5      	bne.n	4004a8 <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  4004bc:	2000      	movs	r0, #0
  4004be:	e000      	b.n	4004c2 <spi_write_packet+0x32>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  4004c0:	20fd      	movs	r0, #253	; 0xfd
		i++;
		len--;
	}

	return STATUS_OK;
}
  4004c2:	b240      	sxtb	r0, r0
  4004c4:	bc30      	pop	{r4, r5}
  4004c6:	4770      	bx	lr

004004c8 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  4004c8:	b92a      	cbnz	r2, 4004d6 <spi_read_packet+0xe>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  4004ca:	2000      	movs	r0, #0
}
  4004cc:	b240      	sxtb	r0, r0
  4004ce:	4770      	bx	lr
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  4004d0:	3b01      	subs	r3, #1
  4004d2:	d109      	bne.n	4004e8 <spi_read_packet+0x20>
  4004d4:	e01c      	b.n	400510 <spi_read_packet+0x48>
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  4004d6:	b4f0      	push	{r4, r5, r6, r7}
  4004d8:	4615      	mov	r5, r2
  4004da:	3901      	subs	r1, #1
  4004dc:	f643 2699 	movw	r6, #15001	; 0x3a99
  4004e0:	27ff      	movs	r7, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4004e2:	f240 2401 	movw	r4, #513	; 0x201
  4004e6:	4633      	mov	r3, r6
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4004e8:	6902      	ldr	r2, [r0, #16]
	uint8_t val;
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  4004ea:	f012 0f02 	tst.w	r2, #2
  4004ee:	d0ef      	beq.n	4004d0 <spi_read_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4004f0:	60c7      	str	r7, [r0, #12]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  4004f2:	4632      	mov	r2, r6
  4004f4:	e001      	b.n	4004fa <spi_read_packet+0x32>
			if (!timeout--) {
  4004f6:	3a01      	subs	r2, #1
  4004f8:	d00c      	beq.n	400514 <spi_read_packet+0x4c>
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4004fa:	6903      	ldr	r3, [r0, #16]
  4004fc:	4023      	ands	r3, r4
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  4004fe:	42a3      	cmp	r3, r4
  400500:	d1f9      	bne.n	4004f6 <spi_read_packet+0x2e>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(Spi *p_spi)
{
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400502:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  400504:	f801 3f01 	strb.w	r3, [r1, #1]!
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400508:	3d01      	subs	r5, #1
  40050a:	d1ec      	bne.n	4004e6 <spi_read_packet+0x1e>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  40050c:	2000      	movs	r0, #0
  40050e:	e002      	b.n	400516 <spi_read_packet+0x4e>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400510:	20fd      	movs	r0, #253	; 0xfd
  400512:	e000      	b.n	400516 <spi_read_packet+0x4e>
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400514:	20fd      	movs	r0, #253	; 0xfd
		i++;
		len--;
	}

	return STATUS_OK;
}
  400516:	b240      	sxtb	r0, r0
  400518:	bcf0      	pop	{r4, r5, r6, r7}
  40051a:	4770      	bx	lr

0040051c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  40051c:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40051e:	2015      	movs	r0, #21
  400520:	4b01      	ldr	r3, [pc, #4]	; (400528 <spi_enable_clock+0xc>)
  400522:	4798      	blx	r3
  400524:	bd08      	pop	{r3, pc}
  400526:	bf00      	nop
  400528:	00404395 	.word	0x00404395

0040052c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40052c:	6843      	ldr	r3, [r0, #4]
  40052e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400532:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400534:	6843      	ldr	r3, [r0, #4]
  400536:	0409      	lsls	r1, r1, #16
  400538:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40053c:	430b      	orrs	r3, r1
  40053e:	6043      	str	r3, [r0, #4]
  400540:	4770      	bx	lr
  400542:	bf00      	nop

00400544 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  400544:	6843      	ldr	r3, [r0, #4]
  400546:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40054a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  40054c:	6843      	ldr	r3, [r0, #4]
  40054e:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  400552:	6041      	str	r1, [r0, #4]
  400554:	4770      	bx	lr
  400556:	bf00      	nop

00400558 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400558:	b132      	cbz	r2, 400568 <spi_set_clock_polarity+0x10>
  40055a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40055e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400560:	f043 0301 	orr.w	r3, r3, #1
  400564:	6303      	str	r3, [r0, #48]	; 0x30
  400566:	4770      	bx	lr
  400568:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40056c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40056e:	f023 0301 	bic.w	r3, r3, #1
  400572:	6303      	str	r3, [r0, #48]	; 0x30
  400574:	4770      	bx	lr
  400576:	bf00      	nop

00400578 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400578:	b132      	cbz	r2, 400588 <spi_set_clock_phase+0x10>
  40057a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40057e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400580:	f043 0302 	orr.w	r3, r3, #2
  400584:	6303      	str	r3, [r0, #48]	; 0x30
  400586:	4770      	bx	lr
  400588:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40058c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40058e:	f023 0302 	bic.w	r3, r3, #2
  400592:	6303      	str	r3, [r0, #48]	; 0x30
  400594:	4770      	bx	lr
  400596:	bf00      	nop

00400598 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400598:	2a04      	cmp	r2, #4
  40059a:	d10a      	bne.n	4005b2 <spi_configure_cs_behavior+0x1a>
  40059c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4005a0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005a2:	f023 0308 	bic.w	r3, r3, #8
  4005a6:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4005a8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005aa:	f043 0304 	orr.w	r3, r3, #4
  4005ae:	6303      	str	r3, [r0, #48]	; 0x30
  4005b0:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4005b2:	b952      	cbnz	r2, 4005ca <spi_configure_cs_behavior+0x32>
  4005b4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4005b8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005ba:	f023 0308 	bic.w	r3, r3, #8
  4005be:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4005c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005c2:	f023 0304 	bic.w	r3, r3, #4
  4005c6:	6303      	str	r3, [r0, #48]	; 0x30
  4005c8:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4005ca:	2a08      	cmp	r2, #8
  4005cc:	d105      	bne.n	4005da <spi_configure_cs_behavior+0x42>
  4005ce:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4005d2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005d4:	f043 0308 	orr.w	r3, r3, #8
  4005d8:	6303      	str	r3, [r0, #48]	; 0x30
  4005da:	4770      	bx	lr

004005dc <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4005dc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4005e0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4005e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4005e6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4005e8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4005ea:	431a      	orrs	r2, r3
  4005ec:	630a      	str	r2, [r1, #48]	; 0x30
  4005ee:	4770      	bx	lr

004005f0 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  4005f0:	1e43      	subs	r3, r0, #1
	int baud_div = div_ceil(mck, baudrate);
  4005f2:	4419      	add	r1, r3
  4005f4:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4005f8:	1e43      	subs	r3, r0, #1
  4005fa:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4005fc:	bf94      	ite	ls
  4005fe:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  400600:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  400604:	b200      	sxth	r0, r0
  400606:	4770      	bx	lr

00400608 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400608:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40060c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40060e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400612:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400614:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400616:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  40061a:	630a      	str	r2, [r1, #48]	; 0x30
  40061c:	4770      	bx	lr
  40061e:	bf00      	nop

00400620 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  400620:	b410      	push	{r4}
  400622:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  400626:	6b08      	ldr	r0, [r1, #48]	; 0x30
  400628:	b280      	uxth	r0, r0
  40062a:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  40062c:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  40062e:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  400632:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400636:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  400638:	f85d 4b04 	ldr.w	r4, [sp], #4
  40063c:	4770      	bx	lr
  40063e:	bf00      	nop

00400640 <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400640:	2308      	movs	r3, #8
  400642:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400644:	2320      	movs	r3, #32
  400646:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400648:	2304      	movs	r3, #4
  40064a:	6003      	str	r3, [r0, #0]
  40064c:	4770      	bx	lr
  40064e:	bf00      	nop

00400650 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400650:	4b0f      	ldr	r3, [pc, #60]	; (400690 <twi_set_speed+0x40>)
  400652:	4299      	cmp	r1, r3
  400654:	d819      	bhi.n	40068a <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400656:	0049      	lsls	r1, r1, #1
  400658:	fbb2 f2f1 	udiv	r2, r2, r1
  40065c:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40065e:	2aff      	cmp	r2, #255	; 0xff
  400660:	d907      	bls.n	400672 <twi_set_speed+0x22>
  400662:	2300      	movs	r3, #0
		/* Increase clock divider */
		ckdiv++;
  400664:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  400666:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400668:	2aff      	cmp	r2, #255	; 0xff
  40066a:	d903      	bls.n	400674 <twi_set_speed+0x24>
  40066c:	2b07      	cmp	r3, #7
  40066e:	d1f9      	bne.n	400664 <twi_set_speed+0x14>
  400670:	e000      	b.n	400674 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  400672:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400674:	0211      	lsls	r1, r2, #8
  400676:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400678:	041b      	lsls	r3, r3, #16
  40067a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  40067e:	430b      	orrs	r3, r1
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400680:	b2d2      	uxtb	r2, r2
  400682:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  400684:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  400686:	2000      	movs	r0, #0
  400688:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  40068a:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  40068c:	4770      	bx	lr
  40068e:	bf00      	nop
  400690:	00061a80 	.word	0x00061a80

00400694 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400694:	b538      	push	{r3, r4, r5, lr}
  400696:	4604      	mov	r4, r0
  400698:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  40069a:	f04f 33ff 	mov.w	r3, #4294967295
  40069e:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  4006a0:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4006a2:	2380      	movs	r3, #128	; 0x80
  4006a4:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  4006a6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4006a8:	2308      	movs	r3, #8
  4006aa:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4006ac:	2320      	movs	r3, #32
  4006ae:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4006b0:	2304      	movs	r3, #4
  4006b2:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  4006b4:	6849      	ldr	r1, [r1, #4]
  4006b6:	682a      	ldr	r2, [r5, #0]
  4006b8:	4b05      	ldr	r3, [pc, #20]	; (4006d0 <twi_master_init+0x3c>)
  4006ba:	4798      	blx	r3
  4006bc:	2801      	cmp	r0, #1
  4006be:	bf14      	ite	ne
  4006c0:	2000      	movne	r0, #0
  4006c2:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  4006c4:	7a6b      	ldrb	r3, [r5, #9]
  4006c6:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  4006c8:	bf04      	itt	eq
  4006ca:	2340      	moveq	r3, #64	; 0x40
  4006cc:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  4006ce:	bd38      	pop	{r3, r4, r5, pc}
  4006d0:	00400651 	.word	0x00400651

004006d4 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4006d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4006d8:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4006da:	688d      	ldr	r5, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  4006dc:	2a00      	cmp	r2, #0
  4006de:	d048      	beq.n	400772 <twi_master_read+0x9e>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4006e0:	2600      	movs	r6, #0
  4006e2:	6046      	str	r6, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4006e4:	684b      	ldr	r3, [r1, #4]
  4006e6:	021b      	lsls	r3, r3, #8
  4006e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4006ec:	f443 5480 	orr.w	r4, r3, #4096	; 0x1000
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4006f0:	7c0b      	ldrb	r3, [r1, #16]
  4006f2:	041b      	lsls	r3, r3, #16
  4006f4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  4006f8:	4323      	orrs	r3, r4
  4006fa:	6043      	str	r3, [r0, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4006fc:	60c6      	str	r6, [r0, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4006fe:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400700:	b15c      	cbz	r4, 40071a <twi_master_read+0x46>
		return 0;

	val = addr[0];
  400702:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  400704:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  400706:	bfc4      	itt	gt
  400708:	784e      	ldrbgt	r6, [r1, #1]
  40070a:	ea46 2303 	orrgt.w	r3, r6, r3, lsl #8
	}
	if (len > 2) {
  40070e:	2c02      	cmp	r4, #2
  400710:	dd04      	ble.n	40071c <twi_master_read+0x48>
		val <<= 8;
		val |= addr[2];
  400712:	7889      	ldrb	r1, [r1, #2]
  400714:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  400718:	e000      	b.n	40071c <twi_master_read+0x48>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  40071a:	2300      	movs	r3, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40071c:	60c3      	str	r3, [r0, #12]

	/* Send a START condition */
	if (cnt == 1) {
  40071e:	2a01      	cmp	r2, #1
  400720:	d103      	bne.n	40072a <twi_master_read+0x56>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  400722:	2303      	movs	r3, #3
  400724:	6003      	str	r3, [r0, #0]
		stop_sent = 1;
  400726:	2701      	movs	r7, #1
  400728:	e02f      	b.n	40078a <twi_master_read+0xb6>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  40072a:	2301      	movs	r3, #1
  40072c:	6003      	str	r3, [r0, #0]
		stop_sent = 0;
  40072e:	2700      	movs	r7, #0
  400730:	e02b      	b.n	40078a <twi_master_read+0xb6>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
  400732:	4621      	mov	r1, r4
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400734:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  400736:	f413 7f80 	tst.w	r3, #256	; 0x100
  40073a:	d11d      	bne.n	400778 <twi_master_read+0xa4>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  40073c:	1e4c      	subs	r4, r1, #1
  40073e:	b1f1      	cbz	r1, 40077e <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  400740:	2a01      	cmp	r2, #1
  400742:	d104      	bne.n	40074e <twi_master_read+0x7a>
  400744:	bb77      	cbnz	r7, 4007a4 <twi_master_read+0xd0>
			p_twi->TWI_CR = TWI_CR_STOP;
  400746:	f8c0 8000 	str.w	r8, [r0]
			stop_sent = 1;
  40074a:	4667      	mov	r7, ip
  40074c:	e02a      	b.n	4007a4 <twi_master_read+0xd0>
		}

		if (!(status & TWI_SR_RXRDY)) {
  40074e:	f013 0f02 	tst.w	r3, #2
  400752:	d005      	beq.n	400760 <twi_master_read+0x8c>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400754:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400756:	702b      	strb	r3, [r5, #0]

		cnt--;
  400758:	3a01      	subs	r2, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  40075a:	3501      	adds	r5, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  40075c:	4631      	mov	r1, r6
  40075e:	e000      	b.n	400762 <twi_master_read+0x8e>
  400760:	4621      	mov	r1, r4
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  400762:	2a00      	cmp	r2, #0
  400764:	d1e6      	bne.n	400734 <twi_master_read+0x60>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400766:	6a03      	ldr	r3, [r0, #32]
  400768:	f013 0f01 	tst.w	r3, #1
  40076c:	d0fb      	beq.n	400766 <twi_master_read+0x92>
	}

	p_twi->TWI_SR;
  40076e:	6a03      	ldr	r3, [r0, #32]

	return TWI_SUCCESS;
  400770:	e01c      	b.n	4007ac <twi_master_read+0xd8>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400772:	f04f 0e01 	mov.w	lr, #1
  400776:	e019      	b.n	4007ac <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400778:	f04f 0e05 	mov.w	lr, #5
  40077c:	e016      	b.n	4007ac <twi_master_read+0xd8>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  40077e:	f04f 0e09 	mov.w	lr, #9
  400782:	e013      	b.n	4007ac <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400784:	f04f 0e05 	mov.w	lr, #5
  400788:	e010      	b.n	4007ac <twi_master_read+0xd8>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40078a:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  40078c:	f413 7e80 	ands.w	lr, r3, #256	; 0x100
  400790:	d1f8      	bne.n	400784 <twi_master_read+0xb0>
  400792:	f643 2497 	movw	r4, #14999	; 0x3a97
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  400796:	f643 2698 	movw	r6, #15000	; 0x3a98
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40079a:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
  40079e:	f04f 0c01 	mov.w	ip, #1
  4007a2:	e7cd      	b.n	400740 <twi_master_read+0x6c>
		}

		if (!(status & TWI_SR_RXRDY)) {
  4007a4:	f013 0f02 	tst.w	r3, #2
  4007a8:	d0c3      	beq.n	400732 <twi_master_read+0x5e>
  4007aa:	e7d3      	b.n	400754 <twi_master_read+0x80>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  4007ac:	4670      	mov	r0, lr
  4007ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4007b2:	bf00      	nop

004007b4 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4007b4:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4007b6:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4007b8:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  4007ba:	2a00      	cmp	r2, #0
  4007bc:	d040      	beq.n	400840 <twi_master_write+0x8c>
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4007be:	b470      	push	{r4, r5, r6}
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4007c0:	2600      	movs	r6, #0
  4007c2:	605e      	str	r6, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4007c4:	7c0c      	ldrb	r4, [r1, #16]
  4007c6:	0424      	lsls	r4, r4, #16
  4007c8:	f404 05fe 	and.w	r5, r4, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4007cc:	684c      	ldr	r4, [r1, #4]
  4007ce:	0224      	lsls	r4, r4, #8
  4007d0:	f404 7440 	and.w	r4, r4, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4007d4:	432c      	orrs	r4, r5
  4007d6:	605c      	str	r4, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4007d8:	60de      	str	r6, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4007da:	684d      	ldr	r5, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4007dc:	b15d      	cbz	r5, 4007f6 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  4007de:	780c      	ldrb	r4, [r1, #0]
	if (len > 1) {
  4007e0:	2d01      	cmp	r5, #1
		val <<= 8;
		val |= addr[1];
  4007e2:	bfc4      	itt	gt
  4007e4:	784e      	ldrbgt	r6, [r1, #1]
  4007e6:	ea46 2404 	orrgt.w	r4, r6, r4, lsl #8
	}
	if (len > 2) {
  4007ea:	2d02      	cmp	r5, #2
  4007ec:	dd04      	ble.n	4007f8 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  4007ee:	7889      	ldrb	r1, [r1, #2]
  4007f0:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
  4007f4:	e000      	b.n	4007f8 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4007f6:	2400      	movs	r4, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4007f8:	60dc      	str	r4, [r3, #12]
  4007fa:	e00b      	b.n	400814 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4007fc:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4007fe:	f411 7f80 	tst.w	r1, #256	; 0x100
  400802:	d11f      	bne.n	400844 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400804:	f011 0f04 	tst.w	r1, #4
  400808:	d0f8      	beq.n	4007fc <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  40080a:	f810 1b01 	ldrb.w	r1, [r0], #1
  40080e:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  400810:	3a01      	subs	r2, #1
  400812:	d007      	beq.n	400824 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  400814:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  400816:	f411 7f80 	tst.w	r1, #256	; 0x100
  40081a:	d115      	bne.n	400848 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  40081c:	f011 0f04 	tst.w	r1, #4
  400820:	d0ec      	beq.n	4007fc <twi_master_write+0x48>
  400822:	e7f2      	b.n	40080a <twi_master_write+0x56>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  400824:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  400826:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  40082a:	d10f      	bne.n	40084c <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  40082c:	f012 0f04 	tst.w	r2, #4
  400830:	d0f8      	beq.n	400824 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  400832:	2202      	movs	r2, #2
  400834:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400836:	6a1a      	ldr	r2, [r3, #32]
  400838:	f012 0f01 	tst.w	r2, #1
  40083c:	d0fb      	beq.n	400836 <twi_master_write+0x82>
  40083e:	e006      	b.n	40084e <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400840:	2001      	movs	r0, #1

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  400842:	4770      	bx	lr

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400844:	2005      	movs	r0, #5
  400846:	e002      	b.n	40084e <twi_master_write+0x9a>
  400848:	2005      	movs	r0, #5
  40084a:	e000      	b.n	40084e <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40084c:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  40084e:	bc70      	pop	{r4, r5, r6}
  400850:	4770      	bx	lr
  400852:	bf00      	nop

00400854 <twi_disable_interrupt>:
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  400854:	6281      	str	r1, [r0, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  400856:	6a03      	ldr	r3, [r0, #32]
  400858:	4770      	bx	lr
  40085a:	bf00      	nop

0040085c <twi_get_interrupt_status>:
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
	return p_twi->TWI_SR;
  40085c:	6a00      	ldr	r0, [r0, #32]
}
  40085e:	4770      	bx	lr

00400860 <twi_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
	return p_twi->TWI_IMR;
  400860:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400862:	4770      	bx	lr

00400864 <twi_init>:
#define TWI_SPEED				400000//100KHZ default


/********/
void twi_init(void)
{
  400864:	b5f0      	push	{r4, r5, r6, r7, lr}
  400866:	b085      	sub	sp, #20

	vTaskDelay(10/portTICK_RATE_MS);
  400868:	200a      	movs	r0, #10
  40086a:	4f0f      	ldr	r7, [pc, #60]	; (4008a8 <twi_init+0x44>)
  40086c:	47b8      	blx	r7
		
	 twi_master_options_t opt = {
  40086e:	2300      	movs	r3, #0
  400870:	9303      	str	r3, [sp, #12]
  400872:	4b0e      	ldr	r3, [pc, #56]	; (4008ac <twi_init+0x48>)
  400874:	9302      	str	r3, [sp, #8]
  400876:	2319      	movs	r3, #25
  400878:	f88d 300c 	strb.w	r3, [sp, #12]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
  40087c:	ac04      	add	r4, sp, #16
  40087e:	4b0c      	ldr	r3, [pc, #48]	; (4008b0 <twi_init+0x4c>)
  400880:	f844 3d0c 	str.w	r3, [r4, #-12]!
  400884:	2013      	movs	r0, #19
  400886:	4b0b      	ldr	r3, [pc, #44]	; (4008b4 <twi_init+0x50>)
  400888:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
  40088a:	4d0b      	ldr	r5, [pc, #44]	; (4008b8 <twi_init+0x54>)
  40088c:	4628      	mov	r0, r5
  40088e:	4621      	mov	r1, r4
  400890:	4e0a      	ldr	r6, [pc, #40]	; (4008bc <twi_init+0x58>)
  400892:	47b0      	blx	r6
		 .speed = TWI_SPEED,
		 .chip  = 0x19,
	 };
	 
	twi_master_setup(TWI0, &opt);
	vTaskDelay(10/portTICK_RATE_MS);
  400894:	200a      	movs	r0, #10
  400896:	47b8      	blx	r7
 	twi_master_init(TWI0, &opt);
  400898:	4628      	mov	r0, r5
  40089a:	4621      	mov	r1, r4
  40089c:	47b0      	blx	r6
 	twi_master_enable(TWI0);
  40089e:	4628      	mov	r0, r5
  4008a0:	4b07      	ldr	r3, [pc, #28]	; (4008c0 <twi_init+0x5c>)
  4008a2:	4798      	blx	r3
 //	 vTaskDelay(200/portTICK_RATE_MS);
}
  4008a4:	b005      	add	sp, #20
  4008a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4008a8:	004035c9 	.word	0x004035c9
  4008ac:	00061a80 	.word	0x00061a80
  4008b0:	07270e00 	.word	0x07270e00
  4008b4:	00404395 	.word	0x00404395
  4008b8:	40018000 	.word	0x40018000
  4008bc:	00400695 	.word	0x00400695
  4008c0:	00400641 	.word	0x00400641

004008c4 <eic_setup>:



 void eic_setup(void)	//external inerrupt
 {	
  4008c4:	b530      	push	{r4, r5, lr}
  4008c6:	b083      	sub	sp, #12
	 
	pmc_enable_periph_clk(ID_PIOA);
  4008c8:	200b      	movs	r0, #11
  4008ca:	4b10      	ldr	r3, [pc, #64]	; (40090c <eic_setup+0x48>)
  4008cc:	4798      	blx	r3
	
	//pio_set_input(PIOA, PIO_PA17, PIO_PULLUP);
	pio_set_input(PIOA, PIO_PA18, PIO_PULLUP);
  4008ce:	4c10      	ldr	r4, [pc, #64]	; (400910 <eic_setup+0x4c>)
  4008d0:	4620      	mov	r0, r4
  4008d2:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4008d6:	2201      	movs	r2, #1
  4008d8:	4b0e      	ldr	r3, [pc, #56]	; (400914 <eic_setup+0x50>)
  4008da:	4798      	blx	r3
	//pio_set_input(PIOA, PIO_PA24, PIO_PULLUP);
	
	pio_handler_set(PIOA, ID_PIOA, PIO_PA18, PIO_IT_RISE_EDGE, Semtech_IRQ0);
  4008dc:	4b0e      	ldr	r3, [pc, #56]	; (400918 <eic_setup+0x54>)
  4008de:	9300      	str	r3, [sp, #0]
  4008e0:	4620      	mov	r0, r4
  4008e2:	210b      	movs	r1, #11
  4008e4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4008e8:	2370      	movs	r3, #112	; 0x70
  4008ea:	4d0c      	ldr	r5, [pc, #48]	; (40091c <eic_setup+0x58>)
  4008ec:	47a8      	blx	r5
	//pio_handler_set(PIOA, ID_PIOA, PIO_PA17, PIO_IT_RISE_EDGE, Semtech_IRQ1);
	//pio_handler_set(PIOA, ID_PIOA, PIO_PA24, PIO_IT_RISE_EDGE, Semtech_IRQ2);
	
	//pio_enable_interrupt(PIOA, PIO_PA17);
	pio_enable_interrupt(PIOA, PIO_PA18);
  4008ee:	4620      	mov	r0, r4
  4008f0:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4008f4:	4b0a      	ldr	r3, [pc, #40]	; (400920 <eic_setup+0x5c>)
  4008f6:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4008f8:	4b0a      	ldr	r3, [pc, #40]	; (400924 <eic_setup+0x60>)
  4008fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4008fe:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400900:	2200      	movs	r2, #0
  400902:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
	
	NVIC_EnableIRQ(PIOA_IRQn);
	NVIC_SetPriority(PIOA_IRQn,0);

 	
  400906:	b003      	add	sp, #12
  400908:	bd30      	pop	{r4, r5, pc}
  40090a:	bf00      	nop
  40090c:	00404395 	.word	0x00404395
  400910:	400e0e00 	.word	0x400e0e00
  400914:	00403fcd 	.word	0x00403fcd
  400918:	00404681 	.word	0x00404681
  40091c:	0040422d 	.word	0x0040422d
  400920:	00404059 	.word	0x00404059
  400924:	e000e100 	.word	0xe000e100

00400928 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
  400928:	b538      	push	{r3, r4, r5, lr}
// 	y = *(float*)&i;
// 	y = y * (1.5f - (halfx * y * y));
// 	return y;
	
 	unsigned int i = 0x5F1F1412 - (*(unsigned int*)&x >> 1);
 	float tmp = *(float*)&i;
  40092a:	4c08      	ldr	r4, [pc, #32]	; (40094c <invSqrt+0x24>)
  40092c:	eba4 0450 	sub.w	r4, r4, r0, lsr #1
 	return (tmp * (1.69000231f - 0.714158168f * x * tmp * tmp));
  400930:	4d07      	ldr	r5, [pc, #28]	; (400950 <invSqrt+0x28>)
  400932:	4908      	ldr	r1, [pc, #32]	; (400954 <invSqrt+0x2c>)
  400934:	47a8      	blx	r5
  400936:	4621      	mov	r1, r4
  400938:	47a8      	blx	r5
  40093a:	4621      	mov	r1, r4
  40093c:	47a8      	blx	r5
  40093e:	4601      	mov	r1, r0
  400940:	4805      	ldr	r0, [pc, #20]	; (400958 <invSqrt+0x30>)
  400942:	4b06      	ldr	r3, [pc, #24]	; (40095c <invSqrt+0x34>)
  400944:	4798      	blx	r3
  400946:	4621      	mov	r1, r4
  400948:	47a8      	blx	r5
}
  40094a:	bd38      	pop	{r3, r4, r5, pc}
  40094c:	5f1f1412 	.word	0x5f1f1412
  400950:	00405d79 	.word	0x00405d79
  400954:	3f36d312 	.word	0x3f36d312
  400958:	3fd851ff 	.word	0x3fd851ff
  40095c:	00405b65 	.word	0x00405b65

00400960 <MadgwickAHRSupdate>:

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz,float samplePeriod, EulerAngles *Angle)
{
  400960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400964:	b0af      	sub	sp, #188	; 0xbc
  400966:	4606      	mov	r6, r0
  400968:	9102      	str	r1, [sp, #8]
  40096a:	4692      	mov	sl, r2
  40096c:	9304      	str	r3, [sp, #16]
// 			//	MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
// 			return;
// 		}

		// Rate of change of quaternion from gyroscope
		qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
  40096e:	4f8f      	ldr	r7, [pc, #572]	; (400bac <MadgwickAHRSupdate+0x24c>)
  400970:	6838      	ldr	r0, [r7, #0]
  400972:	f8df b254 	ldr.w	fp, [pc, #596]	; 400bc8 <MadgwickAHRSupdate+0x268>
  400976:	f8db 5000 	ldr.w	r5, [fp]
  40097a:	f8df 9250 	ldr.w	r9, [pc, #592]	; 400bcc <MadgwickAHRSupdate+0x26c>
  40097e:	f8d9 8000 	ldr.w	r8, [r9]
  400982:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400986:	4c8a      	ldr	r4, [pc, #552]	; (400bb0 <MadgwickAHRSupdate+0x250>)
  400988:	9600      	str	r6, [sp, #0]
  40098a:	4631      	mov	r1, r6
  40098c:	47a0      	blx	r4
  40098e:	4606      	mov	r6, r0
  400990:	4628      	mov	r0, r5
  400992:	9902      	ldr	r1, [sp, #8]
  400994:	47a0      	blx	r4
  400996:	4601      	mov	r1, r0
  400998:	4d86      	ldr	r5, [pc, #536]	; (400bb4 <MadgwickAHRSupdate+0x254>)
  40099a:	4630      	mov	r0, r6
  40099c:	47a8      	blx	r5
  40099e:	4606      	mov	r6, r0
  4009a0:	4640      	mov	r0, r8
  4009a2:	f8cd a00c 	str.w	sl, [sp, #12]
  4009a6:	4651      	mov	r1, sl
  4009a8:	47a0      	blx	r4
  4009aa:	4601      	mov	r1, r0
  4009ac:	4630      	mov	r0, r6
  4009ae:	47a8      	blx	r5
  4009b0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4009b4:	47a0      	blx	r4
  4009b6:	9011      	str	r0, [sp, #68]	; 0x44
		qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
  4009b8:	f8df 8208 	ldr.w	r8, [pc, #520]	; 400bc4 <MadgwickAHRSupdate+0x264>
  4009bc:	f8d8 0000 	ldr.w	r0, [r8]
  4009c0:	f8db 6000 	ldr.w	r6, [fp]
  4009c4:	f8d9 a000 	ldr.w	sl, [r9]
  4009c8:	9900      	ldr	r1, [sp, #0]
  4009ca:	47a0      	blx	r4
  4009cc:	9006      	str	r0, [sp, #24]
  4009ce:	4630      	mov	r0, r6
  4009d0:	9903      	ldr	r1, [sp, #12]
  4009d2:	47a0      	blx	r4
  4009d4:	4601      	mov	r1, r0
  4009d6:	4e78      	ldr	r6, [pc, #480]	; (400bb8 <MadgwickAHRSupdate+0x258>)
  4009d8:	9806      	ldr	r0, [sp, #24]
  4009da:	47b0      	blx	r6
  4009dc:	9006      	str	r0, [sp, #24]
  4009de:	4650      	mov	r0, sl
  4009e0:	9902      	ldr	r1, [sp, #8]
  4009e2:	47a0      	blx	r4
  4009e4:	4601      	mov	r1, r0
  4009e6:	9806      	ldr	r0, [sp, #24]
  4009e8:	47a8      	blx	r5
  4009ea:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4009ee:	47a0      	blx	r4
  4009f0:	9012      	str	r0, [sp, #72]	; 0x48
		qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
  4009f2:	f8d8 0000 	ldr.w	r0, [r8]
  4009f6:	f8d7 a000 	ldr.w	sl, [r7]
  4009fa:	f8d9 9000 	ldr.w	r9, [r9]
  4009fe:	9902      	ldr	r1, [sp, #8]
  400a00:	47a0      	blx	r4
  400a02:	9006      	str	r0, [sp, #24]
  400a04:	4650      	mov	r0, sl
  400a06:	9903      	ldr	r1, [sp, #12]
  400a08:	47a0      	blx	r4
  400a0a:	4601      	mov	r1, r0
  400a0c:	9806      	ldr	r0, [sp, #24]
  400a0e:	47a8      	blx	r5
  400a10:	4682      	mov	sl, r0
  400a12:	4648      	mov	r0, r9
  400a14:	9900      	ldr	r1, [sp, #0]
  400a16:	47a0      	blx	r4
  400a18:	4601      	mov	r1, r0
  400a1a:	4650      	mov	r0, sl
  400a1c:	47b0      	blx	r6
  400a1e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  400a22:	47a0      	blx	r4
  400a24:	9013      	str	r0, [sp, #76]	; 0x4c
		qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
  400a26:	f8d8 0000 	ldr.w	r0, [r8]
  400a2a:	683f      	ldr	r7, [r7, #0]
  400a2c:	f8db 8000 	ldr.w	r8, [fp]
  400a30:	9903      	ldr	r1, [sp, #12]
  400a32:	47a0      	blx	r4
  400a34:	4681      	mov	r9, r0
  400a36:	4638      	mov	r0, r7
  400a38:	9902      	ldr	r1, [sp, #8]
  400a3a:	47a0      	blx	r4
  400a3c:	4601      	mov	r1, r0
  400a3e:	4648      	mov	r0, r9
  400a40:	47b0      	blx	r6
  400a42:	4606      	mov	r6, r0
  400a44:	4640      	mov	r0, r8
  400a46:	9900      	ldr	r1, [sp, #0]
  400a48:	47a0      	blx	r4
  400a4a:	4601      	mov	r1, r0
  400a4c:	4630      	mov	r0, r6
  400a4e:	47a8      	blx	r5
  400a50:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  400a54:	47a0      	blx	r4
  400a56:	9016      	str	r0, [sp, #88]	; 0x58

		// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
		if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
  400a58:	9804      	ldr	r0, [sp, #16]
  400a5a:	2100      	movs	r1, #0
  400a5c:	4b57      	ldr	r3, [pc, #348]	; (400bbc <MadgwickAHRSupdate+0x25c>)
  400a5e:	4798      	blx	r3
  400a60:	b158      	cbz	r0, 400a7a <MadgwickAHRSupdate+0x11a>
  400a62:	9838      	ldr	r0, [sp, #224]	; 0xe0
  400a64:	2100      	movs	r1, #0
  400a66:	4b55      	ldr	r3, [pc, #340]	; (400bbc <MadgwickAHRSupdate+0x25c>)
  400a68:	4798      	blx	r3
  400a6a:	b130      	cbz	r0, 400a7a <MadgwickAHRSupdate+0x11a>
  400a6c:	9839      	ldr	r0, [sp, #228]	; 0xe4
  400a6e:	2100      	movs	r1, #0
  400a70:	4b52      	ldr	r3, [pc, #328]	; (400bbc <MadgwickAHRSupdate+0x25c>)
  400a72:	4798      	blx	r3
  400a74:	2800      	cmp	r0, #0
  400a76:	f040 8487 	bne.w	401388 <MadgwickAHRSupdate+0xa28>

			// Normalise accelerometer measurement
			recipNorm = invSqrt(ax * ax + ay * ay + az * az);
  400a7a:	4c4d      	ldr	r4, [pc, #308]	; (400bb0 <MadgwickAHRSupdate+0x250>)
  400a7c:	f8dd 8010 	ldr.w	r8, [sp, #16]
  400a80:	4640      	mov	r0, r8
  400a82:	4641      	mov	r1, r8
  400a84:	47a0      	blx	r4
  400a86:	4606      	mov	r6, r0
  400a88:	9838      	ldr	r0, [sp, #224]	; 0xe0
  400a8a:	4601      	mov	r1, r0
  400a8c:	47a0      	blx	r4
  400a8e:	4601      	mov	r1, r0
  400a90:	4d49      	ldr	r5, [pc, #292]	; (400bb8 <MadgwickAHRSupdate+0x258>)
  400a92:	4630      	mov	r0, r6
  400a94:	47a8      	blx	r5
  400a96:	4606      	mov	r6, r0
  400a98:	9839      	ldr	r0, [sp, #228]	; 0xe4
  400a9a:	4601      	mov	r1, r0
  400a9c:	47a0      	blx	r4
  400a9e:	4601      	mov	r1, r0
  400aa0:	4630      	mov	r0, r6
  400aa2:	47a8      	blx	r5
  400aa4:	4f46      	ldr	r7, [pc, #280]	; (400bc0 <MadgwickAHRSupdate+0x260>)
  400aa6:	47b8      	blx	r7
  400aa8:	4606      	mov	r6, r0
			ax *= recipNorm;
  400aaa:	4640      	mov	r0, r8
  400aac:	4631      	mov	r1, r6
  400aae:	47a0      	blx	r4
  400ab0:	902b      	str	r0, [sp, #172]	; 0xac
			ay *= recipNorm;
  400ab2:	9838      	ldr	r0, [sp, #224]	; 0xe0
  400ab4:	4631      	mov	r1, r6
  400ab6:	47a0      	blx	r4
  400ab8:	902c      	str	r0, [sp, #176]	; 0xb0
			az *= recipNorm;
  400aba:	9839      	ldr	r0, [sp, #228]	; 0xe4
  400abc:	4631      	mov	r1, r6
  400abe:	47a0      	blx	r4
  400ac0:	902d      	str	r0, [sp, #180]	; 0xb4

			// Normalise magnetometer measurement
			recipNorm = invSqrt(mx * mx + my * my + mz * mz);
  400ac2:	983a      	ldr	r0, [sp, #232]	; 0xe8
  400ac4:	4601      	mov	r1, r0
  400ac6:	47a0      	blx	r4
  400ac8:	4606      	mov	r6, r0
  400aca:	983b      	ldr	r0, [sp, #236]	; 0xec
  400acc:	4601      	mov	r1, r0
  400ace:	47a0      	blx	r4
  400ad0:	4601      	mov	r1, r0
  400ad2:	4630      	mov	r0, r6
  400ad4:	47a8      	blx	r5
  400ad6:	4606      	mov	r6, r0
  400ad8:	983c      	ldr	r0, [sp, #240]	; 0xf0
  400ada:	4601      	mov	r1, r0
  400adc:	47a0      	blx	r4
  400ade:	4601      	mov	r1, r0
  400ae0:	4630      	mov	r0, r6
  400ae2:	47a8      	blx	r5
  400ae4:	47b8      	blx	r7
  400ae6:	4606      	mov	r6, r0
			mx *= recipNorm;
  400ae8:	983a      	ldr	r0, [sp, #232]	; 0xe8
  400aea:	4631      	mov	r1, r6
  400aec:	47a0      	blx	r4
  400aee:	4681      	mov	r9, r0
			my *= recipNorm;
  400af0:	983b      	ldr	r0, [sp, #236]	; 0xec
  400af2:	4631      	mov	r1, r6
  400af4:	47a0      	blx	r4
  400af6:	4680      	mov	r8, r0
			mz *= recipNorm;
  400af8:	983c      	ldr	r0, [sp, #240]	; 0xf0
  400afa:	4631      	mov	r1, r6
  400afc:	47a0      	blx	r4
  400afe:	4607      	mov	r7, r0

			// Auxiliary variables to avoid repeated arithmetic
			_2q0mx = 2.0f * q0 * mx;
  400b00:	4b30      	ldr	r3, [pc, #192]	; (400bc4 <MadgwickAHRSupdate+0x264>)
  400b02:	6819      	ldr	r1, [r3, #0]
  400b04:	4608      	mov	r0, r1
  400b06:	47a8      	blx	r5
  400b08:	4649      	mov	r1, r9
  400b0a:	47a0      	blx	r4
  400b0c:	9010      	str	r0, [sp, #64]	; 0x40
			_2q0my = 2.0f * q0 * my;
  400b0e:	4b2d      	ldr	r3, [pc, #180]	; (400bc4 <MadgwickAHRSupdate+0x264>)
  400b10:	6819      	ldr	r1, [r3, #0]
  400b12:	4608      	mov	r0, r1
  400b14:	47a8      	blx	r5
  400b16:	f8cd 800c 	str.w	r8, [sp, #12]
  400b1a:	4641      	mov	r1, r8
  400b1c:	47a0      	blx	r4
  400b1e:	9014      	str	r0, [sp, #80]	; 0x50
			_2q0mz = 2.0f * q0 * mz;
  400b20:	4b28      	ldr	r3, [pc, #160]	; (400bc4 <MadgwickAHRSupdate+0x264>)
  400b22:	6819      	ldr	r1, [r3, #0]
  400b24:	4608      	mov	r0, r1
  400b26:	47a8      	blx	r5
  400b28:	4639      	mov	r1, r7
  400b2a:	47a0      	blx	r4
  400b2c:	9006      	str	r0, [sp, #24]
			_2q1mx = 2.0f * q1 * mx;
  400b2e:	4e1f      	ldr	r6, [pc, #124]	; (400bac <MadgwickAHRSupdate+0x24c>)
  400b30:	6831      	ldr	r1, [r6, #0]
  400b32:	4608      	mov	r0, r1
  400b34:	47a8      	blx	r5
  400b36:	f8cd 9010 	str.w	r9, [sp, #16]
  400b3a:	4649      	mov	r1, r9
  400b3c:	47a0      	blx	r4
  400b3e:	9017      	str	r0, [sp, #92]	; 0x5c
			_2q0 = 2.0f * q0;
  400b40:	4b20      	ldr	r3, [pc, #128]	; (400bc4 <MadgwickAHRSupdate+0x264>)
  400b42:	6819      	ldr	r1, [r3, #0]
  400b44:	4608      	mov	r0, r1
  400b46:	47a8      	blx	r5
  400b48:	9018      	str	r0, [sp, #96]	; 0x60
			_2q1 = 2.0f * q1;
  400b4a:	6831      	ldr	r1, [r6, #0]
  400b4c:	4608      	mov	r0, r1
  400b4e:	47a8      	blx	r5
  400b50:	9008      	str	r0, [sp, #32]
			_2q2 = 2.0f * q2;
  400b52:	f8df 9074 	ldr.w	r9, [pc, #116]	; 400bc8 <MadgwickAHRSupdate+0x268>
  400b56:	f8d9 1000 	ldr.w	r1, [r9]
  400b5a:	4608      	mov	r0, r1
  400b5c:	47a8      	blx	r5
  400b5e:	900e      	str	r0, [sp, #56]	; 0x38
			_2q3 = 2.0f * q3;
  400b60:	f8df a068 	ldr.w	sl, [pc, #104]	; 400bcc <MadgwickAHRSupdate+0x26c>
  400b64:	f8da 1000 	ldr.w	r1, [sl]
  400b68:	4608      	mov	r0, r1
  400b6a:	47a8      	blx	r5
  400b6c:	901a      	str	r0, [sp, #104]	; 0x68
			_2q0q2 = 2.0f * q0 * q2;
  400b6e:	4b15      	ldr	r3, [pc, #84]	; (400bc4 <MadgwickAHRSupdate+0x264>)
  400b70:	681b      	ldr	r3, [r3, #0]
  400b72:	f8d9 3000 	ldr.w	r3, [r9]
			_2q2q3 = 2.0f * q2 * q3;
  400b76:	f8d9 3000 	ldr.w	r3, [r9]
  400b7a:	f8da 3000 	ldr.w	r3, [sl]
			q0q0 = q0 * q0;
  400b7e:	4b11      	ldr	r3, [pc, #68]	; (400bc4 <MadgwickAHRSupdate+0x264>)
  400b80:	6818      	ldr	r0, [r3, #0]
  400b82:	6819      	ldr	r1, [r3, #0]
  400b84:	47a0      	blx	r4
  400b86:	9000      	str	r0, [sp, #0]
			q0q1 = q0 * q1;
  400b88:	4b0e      	ldr	r3, [pc, #56]	; (400bc4 <MadgwickAHRSupdate+0x264>)
  400b8a:	681b      	ldr	r3, [r3, #0]
  400b8c:	931c      	str	r3, [sp, #112]	; 0x70
  400b8e:	6832      	ldr	r2, [r6, #0]
  400b90:	921e      	str	r2, [sp, #120]	; 0x78
			q0q2 = q0 * q2;
  400b92:	4b0c      	ldr	r3, [pc, #48]	; (400bc4 <MadgwickAHRSupdate+0x264>)
  400b94:	6818      	ldr	r0, [r3, #0]
  400b96:	f8d9 1000 	ldr.w	r1, [r9]
  400b9a:	47a0      	blx	r4
  400b9c:	901b      	str	r0, [sp, #108]	; 0x6c
			q0q3 = q0 * q3;
  400b9e:	4b09      	ldr	r3, [pc, #36]	; (400bc4 <MadgwickAHRSupdate+0x264>)
  400ba0:	f8d3 e000 	ldr.w	lr, [r3]
  400ba4:	f8cd e084 	str.w	lr, [sp, #132]	; 0x84
  400ba8:	e012      	b.n	400bd0 <MadgwickAHRSupdate+0x270>
  400baa:	bf00      	nop
  400bac:	20000914 	.word	0x20000914
  400bb0:	00405d79 	.word	0x00405d79
  400bb4:	00405b65 	.word	0x00405b65
  400bb8:	00405b69 	.word	0x00405b69
  400bbc:	004060a1 	.word	0x004060a1
  400bc0:	00400929 	.word	0x00400929
  400bc4:	2000000c 	.word	0x2000000c
  400bc8:	20000918 	.word	0x20000918
  400bcc:	2000091c 	.word	0x2000091c
  400bd0:	f8da c000 	ldr.w	ip, [sl]
  400bd4:	f8cd c088 	str.w	ip, [sp, #136]	; 0x88
			q1q1 = q1 * q1;
  400bd8:	6830      	ldr	r0, [r6, #0]
  400bda:	6831      	ldr	r1, [r6, #0]
  400bdc:	47a0      	blx	r4
  400bde:	900a      	str	r0, [sp, #40]	; 0x28
			q1q2 = q1 * q2;
  400be0:	f8d6 b000 	ldr.w	fp, [r6]
  400be4:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  400be8:	f8d9 3000 	ldr.w	r3, [r9]
  400bec:	9326      	str	r3, [sp, #152]	; 0x98
			q1q3 = q1 * q3;
  400bee:	6830      	ldr	r0, [r6, #0]
  400bf0:	f8da 1000 	ldr.w	r1, [sl]
  400bf4:	47a0      	blx	r4
  400bf6:	9020      	str	r0, [sp, #128]	; 0x80
			q2q2 = q2 * q2;
  400bf8:	f8d9 0000 	ldr.w	r0, [r9]
  400bfc:	f8d9 1000 	ldr.w	r1, [r9]
  400c00:	47a0      	blx	r4
  400c02:	9002      	str	r0, [sp, #8]
			q2q3 = q2 * q3;
  400c04:	f8d9 2000 	ldr.w	r2, [r9]
  400c08:	9224      	str	r2, [sp, #144]	; 0x90
  400c0a:	f8da e000 	ldr.w	lr, [sl]
  400c0e:	f8cd e09c 	str.w	lr, [sp, #156]	; 0x9c
			q3q3 = q3 * q3;
  400c12:	f8da 0000 	ldr.w	r0, [sl]
  400c16:	f8da 1000 	ldr.w	r1, [sl]
  400c1a:	47a0      	blx	r4
  400c1c:	900c      	str	r0, [sp, #48]	; 0x30

			// Reference direction of Earth's magnetic field
			hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
  400c1e:	f8da b000 	ldr.w	fp, [sl]
  400c22:	f8d9 c000 	ldr.w	ip, [r9]
  400c26:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  400c2a:	f8d9 8000 	ldr.w	r8, [r9]
  400c2e:	f8cd 80a0 	str.w	r8, [sp, #160]	; 0xa0
  400c32:	f8da 8000 	ldr.w	r8, [sl]
  400c36:	9804      	ldr	r0, [sp, #16]
  400c38:	9900      	ldr	r1, [sp, #0]
  400c3a:	47a0      	blx	r4
  400c3c:	9029      	str	r0, [sp, #164]	; 0xa4
  400c3e:	9814      	ldr	r0, [sp, #80]	; 0x50
  400c40:	4659      	mov	r1, fp
  400c42:	47a0      	blx	r4
  400c44:	4601      	mov	r1, r0
  400c46:	f8df b348 	ldr.w	fp, [pc, #840]	; 400f90 <MadgwickAHRSupdate+0x630>
  400c4a:	9829      	ldr	r0, [sp, #164]	; 0xa4
  400c4c:	47d8      	blx	fp
  400c4e:	9029      	str	r0, [sp, #164]	; 0xa4
  400c50:	9806      	ldr	r0, [sp, #24]
  400c52:	990f      	ldr	r1, [sp, #60]	; 0x3c
  400c54:	47a0      	blx	r4
  400c56:	4601      	mov	r1, r0
  400c58:	9829      	ldr	r0, [sp, #164]	; 0xa4
  400c5a:	47a8      	blx	r5
  400c5c:	900f      	str	r0, [sp, #60]	; 0x3c
  400c5e:	9804      	ldr	r0, [sp, #16]
  400c60:	990a      	ldr	r1, [sp, #40]	; 0x28
  400c62:	47a0      	blx	r4
  400c64:	4601      	mov	r1, r0
  400c66:	980f      	ldr	r0, [sp, #60]	; 0x3c
  400c68:	47a8      	blx	r5
  400c6a:	900f      	str	r0, [sp, #60]	; 0x3c
  400c6c:	9808      	ldr	r0, [sp, #32]
  400c6e:	9903      	ldr	r1, [sp, #12]
  400c70:	47a0      	blx	r4
  400c72:	9928      	ldr	r1, [sp, #160]	; 0xa0
  400c74:	47a0      	blx	r4
  400c76:	4601      	mov	r1, r0
  400c78:	980f      	ldr	r0, [sp, #60]	; 0x3c
  400c7a:	47a8      	blx	r5
  400c7c:	900f      	str	r0, [sp, #60]	; 0x3c
  400c7e:	9808      	ldr	r0, [sp, #32]
  400c80:	4639      	mov	r1, r7
  400c82:	47a0      	blx	r4
  400c84:	4641      	mov	r1, r8
  400c86:	47a0      	blx	r4
  400c88:	4601      	mov	r1, r0
  400c8a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  400c8c:	47a8      	blx	r5
  400c8e:	4680      	mov	r8, r0
  400c90:	9804      	ldr	r0, [sp, #16]
  400c92:	9902      	ldr	r1, [sp, #8]
  400c94:	47a0      	blx	r4
  400c96:	4601      	mov	r1, r0
  400c98:	4640      	mov	r0, r8
  400c9a:	47d8      	blx	fp
  400c9c:	4680      	mov	r8, r0
  400c9e:	9804      	ldr	r0, [sp, #16]
  400ca0:	990c      	ldr	r1, [sp, #48]	; 0x30
  400ca2:	47a0      	blx	r4
  400ca4:	4601      	mov	r1, r0
  400ca6:	4640      	mov	r0, r8
  400ca8:	47d8      	blx	fp
  400caa:	900f      	str	r0, [sp, #60]	; 0x3c
			hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
  400cac:	f8da 1000 	ldr.w	r1, [sl]
  400cb0:	f8d6 8000 	ldr.w	r8, [r6]
  400cb4:	f8d9 c000 	ldr.w	ip, [r9]
  400cb8:	f8cd c0a0 	str.w	ip, [sp, #160]	; 0xa0
  400cbc:	f8da 2000 	ldr.w	r2, [sl]
  400cc0:	9229      	str	r2, [sp, #164]	; 0xa4
  400cc2:	9810      	ldr	r0, [sp, #64]	; 0x40
  400cc4:	47a0      	blx	r4
  400cc6:	902a      	str	r0, [sp, #168]	; 0xa8
  400cc8:	9803      	ldr	r0, [sp, #12]
  400cca:	9900      	ldr	r1, [sp, #0]
  400ccc:	47a0      	blx	r4
  400cce:	4601      	mov	r1, r0
  400cd0:	982a      	ldr	r0, [sp, #168]	; 0xa8
  400cd2:	47a8      	blx	r5
  400cd4:	902a      	str	r0, [sp, #168]	; 0xa8
  400cd6:	9806      	ldr	r0, [sp, #24]
  400cd8:	4641      	mov	r1, r8
  400cda:	47a0      	blx	r4
  400cdc:	4601      	mov	r1, r0
  400cde:	982a      	ldr	r0, [sp, #168]	; 0xa8
  400ce0:	47d8      	blx	fp
  400ce2:	4680      	mov	r8, r0
  400ce4:	9817      	ldr	r0, [sp, #92]	; 0x5c
  400ce6:	9928      	ldr	r1, [sp, #160]	; 0xa0
  400ce8:	47a0      	blx	r4
  400cea:	4601      	mov	r1, r0
  400cec:	4640      	mov	r0, r8
  400cee:	47a8      	blx	r5
  400cf0:	4680      	mov	r8, r0
  400cf2:	9803      	ldr	r0, [sp, #12]
  400cf4:	990a      	ldr	r1, [sp, #40]	; 0x28
  400cf6:	47a0      	blx	r4
  400cf8:	4601      	mov	r1, r0
  400cfa:	4640      	mov	r0, r8
  400cfc:	47d8      	blx	fp
  400cfe:	4680      	mov	r8, r0
  400d00:	9803      	ldr	r0, [sp, #12]
  400d02:	9902      	ldr	r1, [sp, #8]
  400d04:	47a0      	blx	r4
  400d06:	4601      	mov	r1, r0
  400d08:	4640      	mov	r0, r8
  400d0a:	47a8      	blx	r5
  400d0c:	4680      	mov	r8, r0
  400d0e:	980e      	ldr	r0, [sp, #56]	; 0x38
  400d10:	9706      	str	r7, [sp, #24]
  400d12:	4639      	mov	r1, r7
  400d14:	47a0      	blx	r4
  400d16:	9929      	ldr	r1, [sp, #164]	; 0xa4
  400d18:	47a0      	blx	r4
  400d1a:	4601      	mov	r1, r0
  400d1c:	4640      	mov	r0, r8
  400d1e:	47a8      	blx	r5
  400d20:	4680      	mov	r8, r0
  400d22:	9803      	ldr	r0, [sp, #12]
  400d24:	990c      	ldr	r1, [sp, #48]	; 0x30
  400d26:	47a0      	blx	r4
  400d28:	4601      	mov	r1, r0
  400d2a:	4640      	mov	r0, r8
  400d2c:	47d8      	blx	fp
  400d2e:	4607      	mov	r7, r0
			_2bx = sqrt(hx * hx + hy * hy);
  400d30:	f8df 8260 	ldr.w	r8, [pc, #608]	; 400f94 <MadgwickAHRSupdate+0x634>
  400d34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  400d36:	4618      	mov	r0, r3
  400d38:	4619      	mov	r1, r3
  400d3a:	47a0      	blx	r4
  400d3c:	900f      	str	r0, [sp, #60]	; 0x3c
  400d3e:	4638      	mov	r0, r7
  400d40:	4639      	mov	r1, r7
  400d42:	47a0      	blx	r4
  400d44:	4601      	mov	r1, r0
  400d46:	980f      	ldr	r0, [sp, #60]	; 0x3c
  400d48:	47a8      	blx	r5
  400d4a:	47c0      	blx	r8
  400d4c:	4b8a      	ldr	r3, [pc, #552]	; (400f78 <MadgwickAHRSupdate+0x618>)
  400d4e:	4798      	blx	r3
			_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
  400d50:	f8d9 7000 	ldr.w	r7, [r9]
  400d54:	970f      	str	r7, [sp, #60]	; 0x3c
  400d56:	f8d6 c000 	ldr.w	ip, [r6]
  400d5a:	f8cd c0a0 	str.w	ip, [sp, #160]	; 0xa0
  400d5e:	f8da 3000 	ldr.w	r3, [sl]
  400d62:	9329      	str	r3, [sp, #164]	; 0xa4
  400d64:	f8da 2000 	ldr.w	r2, [sl]
  400d68:	922a      	str	r2, [sp, #168]	; 0xa8
			q3q3 = q3 * q3;

			// Reference direction of Earth's magnetic field
			hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
			hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
			_2bx = sqrt(hx * hx + hy * hy);
  400d6a:	4b84      	ldr	r3, [pc, #528]	; (400f7c <MadgwickAHRSupdate+0x61c>)
  400d6c:	4798      	blx	r3
			_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
			_4bx = 2.0f * _2bx;
  400d6e:	4601      	mov	r1, r0
  400d70:	47a8      	blx	r5
  400d72:	4607      	mov	r7, r0

			// Reference direction of Earth's magnetic field
			hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
			hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
			_2bx = sqrt(hx * hx + hy * hy);
			_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
  400d74:	9b10      	ldr	r3, [sp, #64]	; 0x40
  400d76:	f103 4000 	add.w	r0, r3, #2147483648	; 0x80000000
  400d7a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  400d7c:	47a0      	blx	r4
  400d7e:	900f      	str	r0, [sp, #60]	; 0x3c
  400d80:	9814      	ldr	r0, [sp, #80]	; 0x50
  400d82:	9928      	ldr	r1, [sp, #160]	; 0xa0
  400d84:	47a0      	blx	r4
  400d86:	4601      	mov	r1, r0
  400d88:	980f      	ldr	r0, [sp, #60]	; 0x3c
  400d8a:	47a8      	blx	r5
  400d8c:	900f      	str	r0, [sp, #60]	; 0x3c
  400d8e:	9806      	ldr	r0, [sp, #24]
  400d90:	9900      	ldr	r1, [sp, #0]
  400d92:	47a0      	blx	r4
  400d94:	4601      	mov	r1, r0
  400d96:	980f      	ldr	r0, [sp, #60]	; 0x3c
  400d98:	47a8      	blx	r5
  400d9a:	9000      	str	r0, [sp, #0]
  400d9c:	9817      	ldr	r0, [sp, #92]	; 0x5c
  400d9e:	9929      	ldr	r1, [sp, #164]	; 0xa4
  400da0:	47a0      	blx	r4
  400da2:	4601      	mov	r1, r0
  400da4:	9800      	ldr	r0, [sp, #0]
  400da6:	47a8      	blx	r5
  400da8:	9000      	str	r0, [sp, #0]
  400daa:	9806      	ldr	r0, [sp, #24]
  400dac:	990a      	ldr	r1, [sp, #40]	; 0x28
  400dae:	47a0      	blx	r4
  400db0:	4601      	mov	r1, r0
  400db2:	9800      	ldr	r0, [sp, #0]
  400db4:	47d8      	blx	fp
  400db6:	9000      	str	r0, [sp, #0]
  400db8:	980e      	ldr	r0, [sp, #56]	; 0x38
  400dba:	9903      	ldr	r1, [sp, #12]
  400dbc:	47a0      	blx	r4
  400dbe:	992a      	ldr	r1, [sp, #168]	; 0xa8
  400dc0:	47a0      	blx	r4
  400dc2:	4601      	mov	r1, r0
  400dc4:	9800      	ldr	r0, [sp, #0]
  400dc6:	47a8      	blx	r5
  400dc8:	9000      	str	r0, [sp, #0]
  400dca:	9806      	ldr	r0, [sp, #24]
  400dcc:	9902      	ldr	r1, [sp, #8]
  400dce:	47a0      	blx	r4
  400dd0:	4601      	mov	r1, r0
  400dd2:	9800      	ldr	r0, [sp, #0]
  400dd4:	47d8      	blx	fp
  400dd6:	9000      	str	r0, [sp, #0]
  400dd8:	9806      	ldr	r0, [sp, #24]
  400dda:	990c      	ldr	r1, [sp, #48]	; 0x30
  400ddc:	47a0      	blx	r4
  400dde:	4601      	mov	r1, r0
  400de0:	9800      	ldr	r0, [sp, #0]
  400de2:	47a8      	blx	r5
			_4bx = 2.0f * _2bx;
			_4bz = 2.0f * _2bz;
  400de4:	4601      	mov	r1, r0
  400de6:	47a8      	blx	r5
			_8bx = 2.0f * _4bx;
			_8bz = 2.0f * _4bz;
  400de8:	9000      	str	r0, [sp, #0]
  400dea:	4601      	mov	r1, r0
  400dec:	47a8      	blx	r5
  400dee:	9017      	str	r0, [sp, #92]	; 0x5c

			// Gradient decent algorithm corrective step
			s0= -_2q2*(2.0f*(q1q3 - q0q2) - ax)    +   _2q1*(2.0f*(q0q1 + q2q3) - ay)   +  -_4bz*q2*(_4bx*(0.5 - q2q2 - q3q3) + _4bz*(q1q3 - q0q2) - mx)   +   (-_4bx*q3+_4bz*q1)*(_4bx*(q1q2 - q0q3) + _4bz*(q0q1 + q2q3) - my)    +   _4bx*q2*(_4bx*(q0q2 + q1q3) + _4bz*(0.5 - q1q1 - q2q2) - mz);
  400df0:	9820      	ldr	r0, [sp, #128]	; 0x80
  400df2:	991b      	ldr	r1, [sp, #108]	; 0x6c
  400df4:	47d8      	blx	fp
  400df6:	9028      	str	r0, [sp, #160]	; 0xa0
  400df8:	4601      	mov	r1, r0
  400dfa:	47a8      	blx	r5
  400dfc:	992b      	ldr	r1, [sp, #172]	; 0xac
  400dfe:	47d8      	blx	fp
  400e00:	900f      	str	r0, [sp, #60]	; 0x3c
			_2q2 = 2.0f * q2;
			_2q3 = 2.0f * q3;
			_2q0q2 = 2.0f * q0 * q2;
			_2q2q3 = 2.0f * q2 * q3;
			q0q0 = q0 * q0;
			q0q1 = q0 * q1;
  400e02:	981c      	ldr	r0, [sp, #112]	; 0x70
  400e04:	991e      	ldr	r1, [sp, #120]	; 0x78
  400e06:	47a0      	blx	r4
  400e08:	9010      	str	r0, [sp, #64]	; 0x40
			q0q3 = q0 * q3;
			q1q1 = q1 * q1;
			q1q2 = q1 * q2;
			q1q3 = q1 * q3;
			q2q2 = q2 * q2;
			q2q3 = q2 * q3;
  400e0a:	9824      	ldr	r0, [sp, #144]	; 0x90
  400e0c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  400e0e:	47a0      	blx	r4
  400e10:	4601      	mov	r1, r0
			_4bz = 2.0f * _2bz;
			_8bx = 2.0f * _4bx;
			_8bz = 2.0f * _4bz;

			// Gradient decent algorithm corrective step
			s0= -_2q2*(2.0f*(q1q3 - q0q2) - ax)    +   _2q1*(2.0f*(q0q1 + q2q3) - ay)   +  -_4bz*q2*(_4bx*(0.5 - q2q2 - q3q3) + _4bz*(q1q3 - q0q2) - mx)   +   (-_4bx*q3+_4bz*q1)*(_4bx*(q1q2 - q0q3) + _4bz*(q0q1 + q2q3) - my)    +   _4bx*q2*(_4bx*(q0q2 + q1q3) + _4bz*(0.5 - q1q1 - q2q2) - mz);
  400e12:	9810      	ldr	r0, [sp, #64]	; 0x40
  400e14:	47a8      	blx	r5
  400e16:	9027      	str	r0, [sp, #156]	; 0x9c
  400e18:	4601      	mov	r1, r0
  400e1a:	47a8      	blx	r5
  400e1c:	992c      	ldr	r1, [sp, #176]	; 0xb0
  400e1e:	47d8      	blx	fp
  400e20:	9010      	str	r0, [sp, #64]	; 0x40
  400e22:	f8d9 e000 	ldr.w	lr, [r9]
  400e26:	f8cd e070 	str.w	lr, [sp, #112]	; 0x70
  400e2a:	9802      	ldr	r0, [sp, #8]
  400e2c:	47c0      	blx	r8
  400e2e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  400e32:	9702      	str	r7, [sp, #8]
  400e34:	4638      	mov	r0, r7
  400e36:	47c0      	blx	r8
  400e38:	e9cd 011e 	strd	r0, r1, [sp, #120]	; 0x78
  400e3c:	2000      	movs	r0, #0
  400e3e:	4950      	ldr	r1, [pc, #320]	; (400f80 <MadgwickAHRSupdate+0x620>)
  400e40:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  400e44:	4f4f      	ldr	r7, [pc, #316]	; (400f84 <MadgwickAHRSupdate+0x624>)
  400e46:	47b8      	blx	r7
  400e48:	e9cd 0124 	strd	r0, r1, [sp, #144]	; 0x90
  400e4c:	980c      	ldr	r0, [sp, #48]	; 0x30
  400e4e:	47c0      	blx	r8
  400e50:	4602      	mov	r2, r0
  400e52:	460b      	mov	r3, r1
  400e54:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
  400e58:	47b8      	blx	r7
  400e5a:	4602      	mov	r2, r0
  400e5c:	460b      	mov	r3, r1
  400e5e:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	; 0x78
  400e62:	4f49      	ldr	r7, [pc, #292]	; (400f88 <MadgwickAHRSupdate+0x628>)
  400e64:	47b8      	blx	r7
  400e66:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  400e6a:	9800      	ldr	r0, [sp, #0]
  400e6c:	9928      	ldr	r1, [sp, #160]	; 0xa0
  400e6e:	47a0      	blx	r4
  400e70:	47c0      	blx	r8
  400e72:	4602      	mov	r2, r0
  400e74:	460b      	mov	r3, r1
  400e76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  400e7a:	4f44      	ldr	r7, [pc, #272]	; (400f8c <MadgwickAHRSupdate+0x62c>)
  400e7c:	47b8      	blx	r7
  400e7e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  400e82:	9804      	ldr	r0, [sp, #16]
  400e84:	47c0      	blx	r8
  400e86:	4602      	mov	r2, r0
  400e88:	460b      	mov	r3, r1
  400e8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  400e8e:	4f3d      	ldr	r7, [pc, #244]	; (400f84 <MadgwickAHRSupdate+0x624>)
  400e90:	47b8      	blx	r7
  400e92:	e9cd 0104 	strd	r0, r1, [sp, #16]
  400e96:	9f02      	ldr	r7, [sp, #8]
  400e98:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  400e9c:	930c      	str	r3, [sp, #48]	; 0x30
  400e9e:	f8da c000 	ldr.w	ip, [sl]
  400ea2:	f8cd c078 	str.w	ip, [sp, #120]	; 0x78
  400ea6:	6833      	ldr	r3, [r6, #0]
  400ea8:	9324      	str	r3, [sp, #144]	; 0x90
			q0q0 = q0 * q0;
			q0q1 = q0 * q1;
			q0q2 = q0 * q2;
			q0q3 = q0 * q3;
			q1q1 = q1 * q1;
			q1q2 = q1 * q2;
  400eaa:	9823      	ldr	r0, [sp, #140]	; 0x8c
  400eac:	9926      	ldr	r1, [sp, #152]	; 0x98
  400eae:	47a0      	blx	r4
  400eb0:	9002      	str	r0, [sp, #8]
			_2q0q2 = 2.0f * q0 * q2;
			_2q2q3 = 2.0f * q2 * q3;
			q0q0 = q0 * q0;
			q0q1 = q0 * q1;
			q0q2 = q0 * q2;
			q0q3 = q0 * q3;
  400eb2:	9821      	ldr	r0, [sp, #132]	; 0x84
  400eb4:	9922      	ldr	r1, [sp, #136]	; 0x88
  400eb6:	47a0      	blx	r4
  400eb8:	4601      	mov	r1, r0
			_4bz = 2.0f * _2bz;
			_8bx = 2.0f * _4bx;
			_8bz = 2.0f * _4bz;

			// Gradient decent algorithm corrective step
			s0= -_2q2*(2.0f*(q1q3 - q0q2) - ax)    +   _2q1*(2.0f*(q0q1 + q2q3) - ay)   +  -_4bz*q2*(_4bx*(0.5 - q2q2 - q3q3) + _4bz*(q1q3 - q0q2) - mx)   +   (-_4bx*q3+_4bz*q1)*(_4bx*(q1q2 - q0q3) + _4bz*(q0q1 + q2q3) - my)    +   _4bx*q2*(_4bx*(q0q2 + q1q3) + _4bz*(0.5 - q1q1 - q2q2) - mz);
  400eba:	9802      	ldr	r0, [sp, #8]
  400ebc:	47d8      	blx	fp
  400ebe:	9702      	str	r7, [sp, #8]
  400ec0:	4639      	mov	r1, r7
  400ec2:	47a0      	blx	r4
  400ec4:	4607      	mov	r7, r0
  400ec6:	9800      	ldr	r0, [sp, #0]
  400ec8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  400eca:	47a0      	blx	r4
  400ecc:	4601      	mov	r1, r0
  400ece:	4638      	mov	r0, r7
  400ed0:	47a8      	blx	r5
  400ed2:	9903      	ldr	r1, [sp, #12]
  400ed4:	47d8      	blx	fp
  400ed6:	9003      	str	r0, [sp, #12]
  400ed8:	f8d9 b000 	ldr.w	fp, [r9]
  400edc:	980a      	ldr	r0, [sp, #40]	; 0x28
  400ede:	47c0      	blx	r8
  400ee0:	4602      	mov	r2, r0
  400ee2:	460b      	mov	r3, r1
  400ee4:	2000      	movs	r0, #0
  400ee6:	4926      	ldr	r1, [pc, #152]	; (400f80 <MadgwickAHRSupdate+0x620>)
  400ee8:	4f26      	ldr	r7, [pc, #152]	; (400f84 <MadgwickAHRSupdate+0x624>)
  400eea:	47b8      	blx	r7
  400eec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  400ef0:	47b8      	blx	r7
  400ef2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  400ef6:	981b      	ldr	r0, [sp, #108]	; 0x6c
  400ef8:	9920      	ldr	r1, [sp, #128]	; 0x80
  400efa:	47a8      	blx	r5
  400efc:	9902      	ldr	r1, [sp, #8]
  400efe:	47a0      	blx	r4
  400f00:	47c0      	blx	r8
  400f02:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  400f06:	9800      	ldr	r0, [sp, #0]
  400f08:	47c0      	blx	r8
  400f0a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  400f0e:	4f1e      	ldr	r7, [pc, #120]	; (400f88 <MadgwickAHRSupdate+0x628>)
  400f10:	47b8      	blx	r7
  400f12:	4602      	mov	r2, r0
  400f14:	460b      	mov	r3, r1
  400f16:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  400f1a:	4f1c      	ldr	r7, [pc, #112]	; (400f8c <MadgwickAHRSupdate+0x62c>)
  400f1c:	47b8      	blx	r7
  400f1e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  400f22:	9806      	ldr	r0, [sp, #24]
  400f24:	47c0      	blx	r8
  400f26:	4602      	mov	r2, r0
  400f28:	460b      	mov	r3, r1
  400f2a:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  400f2e:	4f15      	ldr	r7, [pc, #84]	; (400f84 <MadgwickAHRSupdate+0x624>)
  400f30:	47b8      	blx	r7
  400f32:	e9cd 0106 	strd	r0, r1, [sp, #24]
  400f36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  400f38:	f103 4000 	add.w	r0, r3, #2147483648	; 0x80000000
  400f3c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  400f3e:	47a0      	blx	r4
  400f40:	4607      	mov	r7, r0
  400f42:	9810      	ldr	r0, [sp, #64]	; 0x40
  400f44:	9908      	ldr	r1, [sp, #32]
  400f46:	47a0      	blx	r4
  400f48:	4601      	mov	r1, r0
  400f4a:	4638      	mov	r0, r7
  400f4c:	47a8      	blx	r5
  400f4e:	47c0      	blx	r8
  400f50:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  400f54:	9b00      	ldr	r3, [sp, #0]
  400f56:	f103 4000 	add.w	r0, r3, #2147483648	; 0x80000000
  400f5a:	991c      	ldr	r1, [sp, #112]	; 0x70
  400f5c:	47a0      	blx	r4
  400f5e:	47c0      	blx	r8
  400f60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  400f64:	4f08      	ldr	r7, [pc, #32]	; (400f88 <MadgwickAHRSupdate+0x628>)
  400f66:	47b8      	blx	r7
  400f68:	4602      	mov	r2, r0
  400f6a:	460b      	mov	r3, r1
  400f6c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  400f70:	4f06      	ldr	r7, [pc, #24]	; (400f8c <MadgwickAHRSupdate+0x62c>)
  400f72:	47b8      	blx	r7
  400f74:	e010      	b.n	400f98 <MadgwickAHRSupdate+0x638>
  400f76:	bf00      	nop
  400f78:	00404781 	.word	0x00404781
  400f7c:	00405abd 	.word	0x00405abd
  400f80:	3fe00000 	.word	0x3fe00000
  400f84:	00405191 	.word	0x00405191
  400f88:	004054f9 	.word	0x004054f9
  400f8c:	00405195 	.word	0x00405195
  400f90:	00405b65 	.word	0x00405b65
  400f94:	00405451 	.word	0x00405451
  400f98:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  400f9c:	980c      	ldr	r0, [sp, #48]	; 0x30
  400f9e:	991e      	ldr	r1, [sp, #120]	; 0x78
  400fa0:	47a0      	blx	r4
  400fa2:	4607      	mov	r7, r0
  400fa4:	9800      	ldr	r0, [sp, #0]
  400fa6:	9924      	ldr	r1, [sp, #144]	; 0x90
  400fa8:	47a0      	blx	r4
  400faa:	4601      	mov	r1, r0
  400fac:	4638      	mov	r0, r7
  400fae:	47a8      	blx	r5
  400fb0:	9903      	ldr	r1, [sp, #12]
  400fb2:	47a0      	blx	r4
  400fb4:	47c0      	blx	r8
  400fb6:	4602      	mov	r2, r0
  400fb8:	460b      	mov	r3, r1
  400fba:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  400fbe:	4f93      	ldr	r7, [pc, #588]	; (40120c <MadgwickAHRSupdate+0x8ac>)
  400fc0:	47b8      	blx	r7
  400fc2:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  400fc6:	9802      	ldr	r0, [sp, #8]
  400fc8:	4659      	mov	r1, fp
  400fca:	47a0      	blx	r4
  400fcc:	47c0      	blx	r8
  400fce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  400fd2:	4f8f      	ldr	r7, [pc, #572]	; (401210 <MadgwickAHRSupdate+0x8b0>)
  400fd4:	47b8      	blx	r7
  400fd6:	4602      	mov	r2, r0
  400fd8:	460b      	mov	r3, r1
  400fda:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  400fde:	4f8b      	ldr	r7, [pc, #556]	; (40120c <MadgwickAHRSupdate+0x8ac>)
  400fe0:	47b8      	blx	r7
  400fe2:	4b8c      	ldr	r3, [pc, #560]	; (401214 <MadgwickAHRSupdate+0x8b4>)
  400fe4:	4798      	blx	r3
  400fe6:	9026      	str	r0, [sp, #152]	; 0x98
			s1= _2q3*(2.0f*(q1q3 - q0q2) - ax) +   _2q0*(2.0f*(q0q1 + q2q3) - ay) +   -4.0f*q1*(2.0f*(0.5 - q1q1 - q2q2) - az)    +   _4bz*q3*(_4bx*(0.5 - q2q2 - q3q3) + _4bz*(q1q3 - q0q2) - mx)   + (_4bx*q2+_4bz*q0)*(_4bx*(q1q2 - q0q3) + _4bz*(q0q1 + q2q3) - my)   +   (_4bx*q3-_8bz*q1)*(_4bx*(q0q2 + q1q3) + _4bz*(0.5 - q1q1 - q2q2) - mz);
  400fe8:	f8d6 b000 	ldr.w	fp, [r6]
  400fec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  400ff0:	4610      	mov	r0, r2
  400ff2:	4619      	mov	r1, r3
  400ff4:	47b8      	blx	r7
  400ff6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  400ffa:	982d      	ldr	r0, [sp, #180]	; 0xb4
  400ffc:	47c0      	blx	r8
  400ffe:	4602      	mov	r2, r0
  401000:	460b      	mov	r3, r1
  401002:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  401006:	4f84      	ldr	r7, [pc, #528]	; (401218 <MadgwickAHRSupdate+0x8b8>)
  401008:	47b8      	blx	r7
  40100a:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40100e:	f8da 2000 	ldr.w	r2, [sl]
  401012:	920a      	str	r2, [sp, #40]	; 0x28
  401014:	f8d9 9000 	ldr.w	r9, [r9]
  401018:	4b80      	ldr	r3, [pc, #512]	; (40121c <MadgwickAHRSupdate+0x8bc>)
  40101a:	f8d3 e000 	ldr.w	lr, [r3]
  40101e:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
  401022:	f8da c000 	ldr.w	ip, [sl]
  401026:	f8cd c080 	str.w	ip, [sp, #128]	; 0x80
  40102a:	f8d6 a000 	ldr.w	sl, [r6]
  40102e:	981a      	ldr	r0, [sp, #104]	; 0x68
  401030:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401032:	47a0      	blx	r4
  401034:	4606      	mov	r6, r0
  401036:	9818      	ldr	r0, [sp, #96]	; 0x60
  401038:	9910      	ldr	r1, [sp, #64]	; 0x40
  40103a:	47a0      	blx	r4
  40103c:	4601      	mov	r1, r0
  40103e:	4630      	mov	r0, r6
  401040:	47a8      	blx	r5
  401042:	47c0      	blx	r8
  401044:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  401048:	4658      	mov	r0, fp
  40104a:	4975      	ldr	r1, [pc, #468]	; (401220 <MadgwickAHRSupdate+0x8c0>)
  40104c:	47a0      	blx	r4
  40104e:	47c0      	blx	r8
  401050:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  401054:	4e6e      	ldr	r6, [pc, #440]	; (401210 <MadgwickAHRSupdate+0x8b0>)
  401056:	47b0      	blx	r6
  401058:	4602      	mov	r2, r0
  40105a:	460b      	mov	r3, r1
  40105c:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
  401060:	4e6a      	ldr	r6, [pc, #424]	; (40120c <MadgwickAHRSupdate+0x8ac>)
  401062:	47b0      	blx	r6
  401064:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  401068:	9f00      	ldr	r7, [sp, #0]
  40106a:	4638      	mov	r0, r7
  40106c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40106e:	47a0      	blx	r4
  401070:	47c0      	blx	r8
  401072:	4602      	mov	r2, r0
  401074:	460b      	mov	r3, r1
  401076:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40107a:	4e65      	ldr	r6, [pc, #404]	; (401210 <MadgwickAHRSupdate+0x8b0>)
  40107c:	47b0      	blx	r6
  40107e:	4602      	mov	r2, r0
  401080:	460b      	mov	r3, r1
  401082:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
  401086:	4e61      	ldr	r6, [pc, #388]	; (40120c <MadgwickAHRSupdate+0x8ac>)
  401088:	47b0      	blx	r6
  40108a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  40108e:	f8dd b008 	ldr.w	fp, [sp, #8]
  401092:	4658      	mov	r0, fp
  401094:	4649      	mov	r1, r9
  401096:	47a0      	blx	r4
  401098:	4606      	mov	r6, r0
  40109a:	9700      	str	r7, [sp, #0]
  40109c:	4638      	mov	r0, r7
  40109e:	991b      	ldr	r1, [sp, #108]	; 0x6c
  4010a0:	47a0      	blx	r4
  4010a2:	4601      	mov	r1, r0
  4010a4:	4630      	mov	r0, r6
  4010a6:	47a8      	blx	r5
  4010a8:	4601      	mov	r1, r0
  4010aa:	9803      	ldr	r0, [sp, #12]
  4010ac:	47a0      	blx	r4
  4010ae:	47c0      	blx	r8
  4010b0:	4602      	mov	r2, r0
  4010b2:	460b      	mov	r3, r1
  4010b4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4010b8:	4d54      	ldr	r5, [pc, #336]	; (40120c <MadgwickAHRSupdate+0x8ac>)
  4010ba:	47a8      	blx	r5
  4010bc:	4680      	mov	r8, r0
  4010be:	4689      	mov	r9, r1
  4010c0:	f8cd b008 	str.w	fp, [sp, #8]
  4010c4:	4658      	mov	r0, fp
  4010c6:	9920      	ldr	r1, [sp, #128]	; 0x80
  4010c8:	47a0      	blx	r4
  4010ca:	4605      	mov	r5, r0
  4010cc:	9817      	ldr	r0, [sp, #92]	; 0x5c
  4010ce:	4651      	mov	r1, sl
  4010d0:	47a0      	blx	r4
  4010d2:	4601      	mov	r1, r0
  4010d4:	f8df b158 	ldr.w	fp, [pc, #344]	; 401230 <MadgwickAHRSupdate+0x8d0>
  4010d8:	4628      	mov	r0, r5
  4010da:	47d8      	blx	fp
  4010dc:	4d51      	ldr	r5, [pc, #324]	; (401224 <MadgwickAHRSupdate+0x8c4>)
  4010de:	47a8      	blx	r5
  4010e0:	4602      	mov	r2, r0
  4010e2:	460b      	mov	r3, r1
  4010e4:	f8df a128 	ldr.w	sl, [pc, #296]	; 401210 <MadgwickAHRSupdate+0x8b0>
  4010e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4010ec:	47d0      	blx	sl
  4010ee:	4602      	mov	r2, r0
  4010f0:	460b      	mov	r3, r1
  4010f2:	4f46      	ldr	r7, [pc, #280]	; (40120c <MadgwickAHRSupdate+0x8ac>)
  4010f4:	4640      	mov	r0, r8
  4010f6:	4649      	mov	r1, r9
  4010f8:	47b8      	blx	r7
  4010fa:	4b46      	ldr	r3, [pc, #280]	; (401214 <MadgwickAHRSupdate+0x8b4>)
  4010fc:	4798      	blx	r3
  4010fe:	9024      	str	r0, [sp, #144]	; 0x90
			s2= -_2q0*(2.0f*(q1q3 - q0q2) - ax)    +     _2q3*(2.0f*(q0q1 + q2q3) - ay)   +   (-4.0f*q2)*(2.0f*(0.5 - q1q1 - q2q2) - az) +   (-_8bx*q2-_4bz*q0)*(_4bx*(0.5 - q2q2 - q3q3) + _4bz*(q1q3 - q0q2) - mx)+(_4bx*q1+_4bz*q3)*(_4bx*(q1q2 - q0q3) + _4bz*(q0q1 + q2q3) - my)+(_4bx*q0-_8bz*q2)*(_4bx*(q0q2 + q1q3) + _4bz*(0.5 - q1q1 - q2q2) - mz);
  401100:	f8df 8130 	ldr.w	r8, [pc, #304]	; 401234 <MadgwickAHRSupdate+0x8d4>
  401104:	f8d8 2000 	ldr.w	r2, [r8]
  401108:	921b      	str	r2, [sp, #108]	; 0x6c
			hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
			_2bx = sqrt(hx * hx + hy * hy);
			_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
			_4bx = 2.0f * _2bx;
			_4bz = 2.0f * _2bz;
			_8bx = 2.0f * _4bx;
  40110a:	4e47      	ldr	r6, [pc, #284]	; (401228 <MadgwickAHRSupdate+0x8c8>)
  40110c:	9b02      	ldr	r3, [sp, #8]
  40110e:	4618      	mov	r0, r3
  401110:	4619      	mov	r1, r3
  401112:	47b0      	blx	r6
			_8bz = 2.0f * _4bz;

			// Gradient decent algorithm corrective step
			s0= -_2q2*(2.0f*(q1q3 - q0q2) - ax)    +   _2q1*(2.0f*(q0q1 + q2q3) - ay)   +  -_4bz*q2*(_4bx*(0.5 - q2q2 - q3q3) + _4bz*(q1q3 - q0q2) - mx)   +   (-_4bx*q3+_4bz*q1)*(_4bx*(q1q2 - q0q3) + _4bz*(q0q1 + q2q3) - my)    +   _4bx*q2*(_4bx*(q0q2 + q1q3) + _4bz*(0.5 - q1q1 - q2q2) - mz);
			s1= _2q3*(2.0f*(q1q3 - q0q2) - ax) +   _2q0*(2.0f*(q0q1 + q2q3) - ay) +   -4.0f*q1*(2.0f*(0.5 - q1q1 - q2q2) - az)    +   _4bz*q3*(_4bx*(0.5 - q2q2 - q3q3) + _4bz*(q1q3 - q0q2) - mx)   + (_4bx*q2+_4bz*q0)*(_4bx*(q1q2 - q0q3) + _4bz*(q0q1 + q2q3) - my)   +   (_4bx*q3-_8bz*q1)*(_4bx*(q0q2 + q1q3) + _4bz*(0.5 - q1q1 - q2q2) - mz);
			s2= -_2q0*(2.0f*(q1q3 - q0q2) - ax)    +     _2q3*(2.0f*(q0q1 + q2q3) - ay)   +   (-4.0f*q2)*(2.0f*(0.5 - q1q1 - q2q2) - az) +   (-_8bx*q2-_4bz*q0)*(_4bx*(0.5 - q2q2 - q3q3) + _4bz*(q1q3 - q0q2) - mx)+(_4bx*q1+_4bz*q3)*(_4bx*(q1q2 - q0q3) + _4bz*(q0q1 + q2q3) - my)+(_4bx*q0-_8bz*q2)*(_4bx*(q0q2 + q1q3) + _4bz*(0.5 - q1q1 - q2q2) - mz);
  401114:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
  401118:	930a      	str	r3, [sp, #40]	; 0x28
  40111a:	f8d8 1000 	ldr.w	r1, [r8]
  40111e:	9120      	str	r1, [sp, #128]	; 0x80
  401120:	4b3e      	ldr	r3, [pc, #248]	; (40121c <MadgwickAHRSupdate+0x8bc>)
  401122:	f8d3 e000 	ldr.w	lr, [r3]
  401126:	f8cd e070 	str.w	lr, [sp, #112]	; 0x70
  40112a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 401238 <MadgwickAHRSupdate+0x8d8>
  40112e:	f8d9 c000 	ldr.w	ip, [r9]
  401132:	f8cd c078 	str.w	ip, [sp, #120]	; 0x78
  401136:	4b3d      	ldr	r3, [pc, #244]	; (40122c <MadgwickAHRSupdate+0x8cc>)
  401138:	681b      	ldr	r3, [r3, #0]
  40113a:	9321      	str	r3, [sp, #132]	; 0x84
  40113c:	4b37      	ldr	r3, [pc, #220]	; (40121c <MadgwickAHRSupdate+0x8bc>)
  40113e:	681a      	ldr	r2, [r3, #0]
  401140:	9222      	str	r2, [sp, #136]	; 0x88
  401142:	f8d8 e000 	ldr.w	lr, [r8]
  401146:	f8cd e08c 	str.w	lr, [sp, #140]	; 0x8c
  40114a:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40114c:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
  401150:	980f      	ldr	r0, [sp, #60]	; 0x3c
  401152:	47a0      	blx	r4
  401154:	9018      	str	r0, [sp, #96]	; 0x60
  401156:	981a      	ldr	r0, [sp, #104]	; 0x68
  401158:	9910      	ldr	r1, [sp, #64]	; 0x40
  40115a:	47a0      	blx	r4
  40115c:	4601      	mov	r1, r0
  40115e:	9818      	ldr	r0, [sp, #96]	; 0x60
  401160:	47b0      	blx	r6
  401162:	47a8      	blx	r5
  401164:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
  401168:	981b      	ldr	r0, [sp, #108]	; 0x6c
  40116a:	492d      	ldr	r1, [pc, #180]	; (401220 <MadgwickAHRSupdate+0x8c0>)
  40116c:	47a0      	blx	r4
  40116e:	47a8      	blx	r5
  401170:	4602      	mov	r2, r0
  401172:	460b      	mov	r3, r1
  401174:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  401178:	47d0      	blx	sl
  40117a:	4602      	mov	r2, r0
  40117c:	460b      	mov	r3, r1
  40117e:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
  401182:	47b8      	blx	r7
  401184:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  401188:	980a      	ldr	r0, [sp, #40]	; 0x28
  40118a:	9920      	ldr	r1, [sp, #128]	; 0x80
  40118c:	47a0      	blx	r4
  40118e:	9018      	str	r0, [sp, #96]	; 0x60
  401190:	9800      	ldr	r0, [sp, #0]
  401192:	991c      	ldr	r1, [sp, #112]	; 0x70
  401194:	47a0      	blx	r4
  401196:	4601      	mov	r1, r0
  401198:	9818      	ldr	r0, [sp, #96]	; 0x60
  40119a:	47d8      	blx	fp
  40119c:	47a8      	blx	r5
  40119e:	4602      	mov	r2, r0
  4011a0:	460b      	mov	r3, r1
  4011a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4011a6:	47d0      	blx	sl
  4011a8:	4602      	mov	r2, r0
  4011aa:	460b      	mov	r3, r1
  4011ac:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  4011b0:	47b8      	blx	r7
  4011b2:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  4011b6:	9802      	ldr	r0, [sp, #8]
  4011b8:	991e      	ldr	r1, [sp, #120]	; 0x78
  4011ba:	47a0      	blx	r4
  4011bc:	9018      	str	r0, [sp, #96]	; 0x60
  4011be:	9800      	ldr	r0, [sp, #0]
  4011c0:	9921      	ldr	r1, [sp, #132]	; 0x84
  4011c2:	47a0      	blx	r4
  4011c4:	4601      	mov	r1, r0
  4011c6:	9818      	ldr	r0, [sp, #96]	; 0x60
  4011c8:	47b0      	blx	r6
  4011ca:	4601      	mov	r1, r0
  4011cc:	9803      	ldr	r0, [sp, #12]
  4011ce:	47a0      	blx	r4
  4011d0:	47a8      	blx	r5
  4011d2:	4602      	mov	r2, r0
  4011d4:	460b      	mov	r3, r1
  4011d6:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  4011da:	47b8      	blx	r7
  4011dc:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  4011e0:	9802      	ldr	r0, [sp, #8]
  4011e2:	9922      	ldr	r1, [sp, #136]	; 0x88
  4011e4:	47a0      	blx	r4
  4011e6:	9018      	str	r0, [sp, #96]	; 0x60
  4011e8:	9817      	ldr	r0, [sp, #92]	; 0x5c
  4011ea:	9923      	ldr	r1, [sp, #140]	; 0x8c
  4011ec:	47a0      	blx	r4
  4011ee:	4601      	mov	r1, r0
  4011f0:	9818      	ldr	r0, [sp, #96]	; 0x60
  4011f2:	47d8      	blx	fp
  4011f4:	47a8      	blx	r5
  4011f6:	4602      	mov	r2, r0
  4011f8:	460b      	mov	r3, r1
  4011fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4011fe:	47d0      	blx	sl
  401200:	4602      	mov	r2, r0
  401202:	460b      	mov	r3, r1
  401204:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  401208:	47b8      	blx	r7
  40120a:	e017      	b.n	40123c <MadgwickAHRSupdate+0x8dc>
  40120c:	00405195 	.word	0x00405195
  401210:	004054f9 	.word	0x004054f9
  401214:	00405abd 	.word	0x00405abd
  401218:	00405191 	.word	0x00405191
  40121c:	2000000c 	.word	0x2000000c
  401220:	c0800000 	.word	0xc0800000
  401224:	00405451 	.word	0x00405451
  401228:	00405b69 	.word	0x00405b69
  40122c:	2000091c 	.word	0x2000091c
  401230:	00405b65 	.word	0x00405b65
  401234:	20000918 	.word	0x20000918
  401238:	20000914 	.word	0x20000914
  40123c:	4b93      	ldr	r3, [pc, #588]	; (40148c <MadgwickAHRSupdate+0xb2c>)
  40123e:	4798      	blx	r3
  401240:	901b      	str	r0, [sp, #108]	; 0x6c
			s3= _2q1*(2.0f*(q1q3 - q0q2) - ax) +   _2q2*(2.0f*(q0q1 + q2q3) - ay)+(-_8bx*q3+_4bz*q1)*(_4bx*(0.5 - q2q2 - q3q3) + _4bz*(q1q3 - q0q2) - mx)+(-_4bx*q0+_4bz*q2)*(_4bx*(q1q2 - q0q3) + _4bz*(q0q1 + q2q3) - my)+(_4bx*q1)*(_4bx*(q0q2 + q1q3) + _4bz*(0.5 - q1q1 - q2q2) - mz);
  401242:	4b93      	ldr	r3, [pc, #588]	; (401490 <MadgwickAHRSupdate+0xb30>)
  401244:	681a      	ldr	r2, [r3, #0]
  401246:	9214      	str	r2, [sp, #80]	; 0x50
  401248:	f8d9 e000 	ldr.w	lr, [r9]
  40124c:	f8cd e05c 	str.w	lr, [sp, #92]	; 0x5c
  401250:	4b90      	ldr	r3, [pc, #576]	; (401494 <MadgwickAHRSupdate+0xb34>)
  401252:	f8d3 c000 	ldr.w	ip, [r3]
  401256:	f8cd c060 	str.w	ip, [sp, #96]	; 0x60
  40125a:	f8d8 3000 	ldr.w	r3, [r8]
  40125e:	931a      	str	r3, [sp, #104]	; 0x68
  401260:	f8d9 8000 	ldr.w	r8, [r9]
  401264:	9808      	ldr	r0, [sp, #32]
  401266:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401268:	47a0      	blx	r4
  40126a:	4681      	mov	r9, r0
  40126c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40126e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401270:	47a0      	blx	r4
  401272:	4601      	mov	r1, r0
  401274:	4648      	mov	r0, r9
  401276:	47b0      	blx	r6
  401278:	47a8      	blx	r5
  40127a:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40127e:	980a      	ldr	r0, [sp, #40]	; 0x28
  401280:	9914      	ldr	r1, [sp, #80]	; 0x50
  401282:	47a0      	blx	r4
  401284:	4681      	mov	r9, r0
  401286:	9800      	ldr	r0, [sp, #0]
  401288:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40128a:	47a0      	blx	r4
  40128c:	4601      	mov	r1, r0
  40128e:	4648      	mov	r0, r9
  401290:	47b0      	blx	r6
  401292:	47a8      	blx	r5
  401294:	4602      	mov	r2, r0
  401296:	460b      	mov	r3, r1
  401298:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40129c:	47d0      	blx	sl
  40129e:	4602      	mov	r2, r0
  4012a0:	460b      	mov	r3, r1
  4012a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4012a6:	47b8      	blx	r7
  4012a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4012ac:	980c      	ldr	r0, [sp, #48]	; 0x30
  4012ae:	9918      	ldr	r1, [sp, #96]	; 0x60
  4012b0:	47a0      	blx	r4
  4012b2:	4681      	mov	r9, r0
  4012b4:	9800      	ldr	r0, [sp, #0]
  4012b6:	991a      	ldr	r1, [sp, #104]	; 0x68
  4012b8:	47a0      	blx	r4
  4012ba:	4601      	mov	r1, r0
  4012bc:	4648      	mov	r0, r9
  4012be:	47b0      	blx	r6
  4012c0:	4601      	mov	r1, r0
  4012c2:	9803      	ldr	r0, [sp, #12]
  4012c4:	47a0      	blx	r4
  4012c6:	47a8      	blx	r5
  4012c8:	4602      	mov	r2, r0
  4012ca:	460b      	mov	r3, r1
  4012cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4012d0:	47b8      	blx	r7
  4012d2:	e9cd 0100 	strd	r0, r1, [sp]
  4012d6:	9802      	ldr	r0, [sp, #8]
  4012d8:	4641      	mov	r1, r8
  4012da:	47a0      	blx	r4
  4012dc:	47a8      	blx	r5
  4012de:	4602      	mov	r2, r0
  4012e0:	460b      	mov	r3, r1
  4012e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4012e6:	47d0      	blx	sl
  4012e8:	4602      	mov	r2, r0
  4012ea:	460b      	mov	r3, r1
  4012ec:	e9dd 0100 	ldrd	r0, r1, [sp]
  4012f0:	47b8      	blx	r7
  4012f2:	4b66      	ldr	r3, [pc, #408]	; (40148c <MadgwickAHRSupdate+0xb2c>)
  4012f4:	4798      	blx	r3
  4012f6:	4607      	mov	r7, r0
			
			
			
			recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
  4012f8:	f8dd a098 	ldr.w	sl, [sp, #152]	; 0x98
  4012fc:	4650      	mov	r0, sl
  4012fe:	4651      	mov	r1, sl
  401300:	47a0      	blx	r4
  401302:	4605      	mov	r5, r0
  401304:	f8dd 9090 	ldr.w	r9, [sp, #144]	; 0x90
  401308:	4648      	mov	r0, r9
  40130a:	4649      	mov	r1, r9
  40130c:	47a0      	blx	r4
  40130e:	4601      	mov	r1, r0
  401310:	4628      	mov	r0, r5
  401312:	47b0      	blx	r6
  401314:	4605      	mov	r5, r0
  401316:	f8dd 806c 	ldr.w	r8, [sp, #108]	; 0x6c
  40131a:	4640      	mov	r0, r8
  40131c:	4641      	mov	r1, r8
  40131e:	47a0      	blx	r4
  401320:	4601      	mov	r1, r0
  401322:	4628      	mov	r0, r5
  401324:	47b0      	blx	r6
  401326:	4605      	mov	r5, r0
  401328:	4638      	mov	r0, r7
  40132a:	4639      	mov	r1, r7
  40132c:	47a0      	blx	r4
  40132e:	4601      	mov	r1, r0
  401330:	4628      	mov	r0, r5
  401332:	47b0      	blx	r6
  401334:	4b58      	ldr	r3, [pc, #352]	; (401498 <MadgwickAHRSupdate+0xb38>)
  401336:	4798      	blx	r3
  401338:	4606      	mov	r6, r0
			s1 *= recipNorm;
			s2 *= recipNorm;
			s3 *= recipNorm;

			// Apply feedback step
			qDot1 -= beta * s0;
  40133a:	4b58      	ldr	r3, [pc, #352]	; (40149c <MadgwickAHRSupdate+0xb3c>)
  40133c:	681d      	ldr	r5, [r3, #0]
			s3= _2q1*(2.0f*(q1q3 - q0q2) - ax) +   _2q2*(2.0f*(q0q1 + q2q3) - ay)+(-_8bx*q3+_4bz*q1)*(_4bx*(0.5 - q2q2 - q3q3) + _4bz*(q1q3 - q0q2) - mx)+(-_4bx*q0+_4bz*q2)*(_4bx*(q1q2 - q0q3) + _4bz*(q0q1 + q2q3) - my)+(_4bx*q1)*(_4bx*(q0q2 + q1q3) + _4bz*(0.5 - q1q1 - q2q2) - mz);
			
			
			
			recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
			s0 *= recipNorm;
  40133e:	4650      	mov	r0, sl
  401340:	4631      	mov	r1, r6
  401342:	47a0      	blx	r4
  401344:	4601      	mov	r1, r0
			s1 *= recipNorm;
			s2 *= recipNorm;
			s3 *= recipNorm;

			// Apply feedback step
			qDot1 -= beta * s0;
  401346:	4628      	mov	r0, r5
  401348:	47a0      	blx	r4
  40134a:	4601      	mov	r1, r0
  40134c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40134e:	47d8      	blx	fp
  401350:	9011      	str	r0, [sp, #68]	; 0x44
			
			
			
			recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
			s0 *= recipNorm;
			s1 *= recipNorm;
  401352:	4648      	mov	r0, r9
  401354:	4631      	mov	r1, r6
  401356:	47a0      	blx	r4
			s2 *= recipNorm;
			s3 *= recipNorm;

			// Apply feedback step
			qDot1 -= beta * s0;
			qDot2 -= beta * s1;
  401358:	4629      	mov	r1, r5
  40135a:	47a0      	blx	r4
  40135c:	4601      	mov	r1, r0
  40135e:	9812      	ldr	r0, [sp, #72]	; 0x48
  401360:	47d8      	blx	fp
  401362:	9012      	str	r0, [sp, #72]	; 0x48
			
			
			recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
			s0 *= recipNorm;
			s1 *= recipNorm;
			s2 *= recipNorm;
  401364:	4640      	mov	r0, r8
  401366:	4631      	mov	r1, r6
  401368:	47a0      	blx	r4
			s3 *= recipNorm;

			// Apply feedback step
			qDot1 -= beta * s0;
			qDot2 -= beta * s1;
			qDot3 -= beta * s2;
  40136a:	4629      	mov	r1, r5
  40136c:	47a0      	blx	r4
  40136e:	4601      	mov	r1, r0
  401370:	9813      	ldr	r0, [sp, #76]	; 0x4c
  401372:	47d8      	blx	fp
  401374:	9013      	str	r0, [sp, #76]	; 0x4c
			
			recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
			s0 *= recipNorm;
			s1 *= recipNorm;
			s2 *= recipNorm;
			s3 *= recipNorm;
  401376:	4638      	mov	r0, r7
  401378:	4631      	mov	r1, r6
  40137a:	47a0      	blx	r4

			// Apply feedback step
			qDot1 -= beta * s0;
			qDot2 -= beta * s1;
			qDot3 -= beta * s2;
			qDot4 -= beta * s3;
  40137c:	4629      	mov	r1, r5
  40137e:	47a0      	blx	r4
  401380:	4601      	mov	r1, r0
  401382:	9816      	ldr	r0, [sp, #88]	; 0x58
  401384:	47d8      	blx	fp
  401386:	9016      	str	r0, [sp, #88]	; 0x58
		}

		// Integrate rate of change of quaternion to yield quaternion
		q0 += qDot1 * (1.0f* samplePeriod);
  401388:	f8df 9108 	ldr.w	r9, [pc, #264]	; 401494 <MadgwickAHRSupdate+0xb34>
  40138c:	f8d9 6000 	ldr.w	r6, [r9]
  401390:	4c43      	ldr	r4, [pc, #268]	; (4014a0 <MadgwickAHRSupdate+0xb40>)
  401392:	9811      	ldr	r0, [sp, #68]	; 0x44
  401394:	993d      	ldr	r1, [sp, #244]	; 0xf4
  401396:	47a0      	blx	r4
  401398:	4d42      	ldr	r5, [pc, #264]	; (4014a4 <MadgwickAHRSupdate+0xb44>)
  40139a:	4631      	mov	r1, r6
  40139c:	47a8      	blx	r5
  40139e:	f8c9 0000 	str.w	r0, [r9]
		q1 += qDot2 * (1.0f * samplePeriod);
  4013a2:	4e41      	ldr	r6, [pc, #260]	; (4014a8 <MadgwickAHRSupdate+0xb48>)
  4013a4:	6837      	ldr	r7, [r6, #0]
  4013a6:	9812      	ldr	r0, [sp, #72]	; 0x48
  4013a8:	993d      	ldr	r1, [sp, #244]	; 0xf4
  4013aa:	47a0      	blx	r4
  4013ac:	4639      	mov	r1, r7
  4013ae:	47a8      	blx	r5
  4013b0:	6030      	str	r0, [r6, #0]
		q2 += qDot3 * (1.0f * samplePeriod);
  4013b2:	f8df b0fc 	ldr.w	fp, [pc, #252]	; 4014b0 <MadgwickAHRSupdate+0xb50>
  4013b6:	f8db 7000 	ldr.w	r7, [fp]
  4013ba:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4013bc:	993d      	ldr	r1, [sp, #244]	; 0xf4
  4013be:	47a0      	blx	r4
  4013c0:	4639      	mov	r1, r7
  4013c2:	47a8      	blx	r5
  4013c4:	f8cb 0000 	str.w	r0, [fp]
		q3 += qDot4 * (1.0f * samplePeriod);
  4013c8:	4f31      	ldr	r7, [pc, #196]	; (401490 <MadgwickAHRSupdate+0xb30>)
  4013ca:	f8d7 8000 	ldr.w	r8, [r7]
  4013ce:	9816      	ldr	r0, [sp, #88]	; 0x58
  4013d0:	993d      	ldr	r1, [sp, #244]	; 0xf4
  4013d2:	47a0      	blx	r4
  4013d4:	4641      	mov	r1, r8
  4013d6:	47a8      	blx	r5
  4013d8:	6038      	str	r0, [r7, #0]

		// Normalise quaternion
		recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
  4013da:	f8d9 0000 	ldr.w	r0, [r9]
  4013de:	f8d9 1000 	ldr.w	r1, [r9]
  4013e2:	6833      	ldr	r3, [r6, #0]
  4013e4:	9302      	str	r3, [sp, #8]
  4013e6:	f8d6 a000 	ldr.w	sl, [r6]
  4013ea:	f8db 8000 	ldr.w	r8, [fp]
  4013ee:	f8db 2000 	ldr.w	r2, [fp]
  4013f2:	9200      	str	r2, [sp, #0]
  4013f4:	f8d7 e000 	ldr.w	lr, [r7]
  4013f8:	f8cd e00c 	str.w	lr, [sp, #12]
  4013fc:	f8d7 c000 	ldr.w	ip, [r7]
  401400:	f8cd c010 	str.w	ip, [sp, #16]
  401404:	47a0      	blx	r4
  401406:	9006      	str	r0, [sp, #24]
  401408:	9802      	ldr	r0, [sp, #8]
  40140a:	4651      	mov	r1, sl
  40140c:	47a0      	blx	r4
  40140e:	4601      	mov	r1, r0
  401410:	9806      	ldr	r0, [sp, #24]
  401412:	47a8      	blx	r5
  401414:	4682      	mov	sl, r0
  401416:	4640      	mov	r0, r8
  401418:	9900      	ldr	r1, [sp, #0]
  40141a:	47a0      	blx	r4
  40141c:	4601      	mov	r1, r0
  40141e:	4650      	mov	r0, sl
  401420:	47a8      	blx	r5
  401422:	4680      	mov	r8, r0
  401424:	9803      	ldr	r0, [sp, #12]
  401426:	9904      	ldr	r1, [sp, #16]
  401428:	47a0      	blx	r4
  40142a:	4601      	mov	r1, r0
  40142c:	4640      	mov	r0, r8
  40142e:	47a8      	blx	r5
  401430:	4b19      	ldr	r3, [pc, #100]	; (401498 <MadgwickAHRSupdate+0xb38>)
  401432:	4798      	blx	r3
  401434:	4680      	mov	r8, r0
		q0 *= recipNorm;
  401436:	f8d9 0000 	ldr.w	r0, [r9]
  40143a:	4641      	mov	r1, r8
  40143c:	47a0      	blx	r4
  40143e:	f8c9 0000 	str.w	r0, [r9]
		q1 *= recipNorm;
  401442:	6830      	ldr	r0, [r6, #0]
  401444:	4641      	mov	r1, r8
  401446:	47a0      	blx	r4
  401448:	6030      	str	r0, [r6, #0]
		q2 *= recipNorm;
  40144a:	f8db 0000 	ldr.w	r0, [fp]
  40144e:	4641      	mov	r1, r8
  401450:	47a0      	blx	r4
  401452:	f8cb 0000 	str.w	r0, [fp]
		q3 *= recipNorm;
  401456:	6838      	ldr	r0, [r7, #0]
  401458:	4641      	mov	r1, r8
  40145a:	47a0      	blx	r4
  40145c:	6038      	str	r0, [r7, #0]

	// normalise the flux vector to have only components in the x and z
	b_x = sqrtf((h_x * h_x) + (h_y * h_y));
	b_z = h_z;
	*/
    const float qwqw = q0 * q0; // calculate common terms to avoid repetition
  40145e:	f8d9 0000 	ldr.w	r0, [r9]
  401462:	f8d9 1000 	ldr.w	r1, [r9]
	Angle->roll = RADIANS_TO_DEGREES(atan2f(2.0f * (q2 * q3 - q0 * q1), 2.0f * (qwqw - 0.5f + q3 * q3)));
  401466:	f8db 3000 	ldr.w	r3, [fp]
  40146a:	9300      	str	r3, [sp, #0]
  40146c:	f8d7 a000 	ldr.w	sl, [r7]
  401470:	f8d9 2000 	ldr.w	r2, [r9]
  401474:	9203      	str	r2, [sp, #12]
  401476:	f8d6 8000 	ldr.w	r8, [r6]

	// normalise the flux vector to have only components in the x and z
	b_x = sqrtf((h_x * h_x) + (h_y * h_y));
	b_z = h_z;
	*/
    const float qwqw = q0 * q0; // calculate common terms to avoid repetition
  40147a:	47a0      	blx	r4
	Angle->roll = RADIANS_TO_DEGREES(atan2f(2.0f * (q2 * q3 - q0 * q1), 2.0f * (qwqw - 0.5f + q3 * q3)));
  40147c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  401480:	4b0a      	ldr	r3, [pc, #40]	; (4014ac <MadgwickAHRSupdate+0xb4c>)
  401482:	4798      	blx	r3
  401484:	9002      	str	r0, [sp, #8]
  401486:	6839      	ldr	r1, [r7, #0]
  401488:	e014      	b.n	4014b4 <MadgwickAHRSupdate+0xb54>
  40148a:	bf00      	nop
  40148c:	00405abd 	.word	0x00405abd
  401490:	2000091c 	.word	0x2000091c
  401494:	2000000c 	.word	0x2000000c
  401498:	00400929 	.word	0x00400929
  40149c:	20000010 	.word	0x20000010
  4014a0:	00405d79 	.word	0x00405d79
  4014a4:	00405b69 	.word	0x00405b69
  4014a8:	20000914 	.word	0x20000914
  4014ac:	00405b65 	.word	0x00405b65
  4014b0:	20000918 	.word	0x20000918
  4014b4:	9104      	str	r1, [sp, #16]
  4014b6:	f8d7 e000 	ldr.w	lr, [r7]
  4014ba:	f8cd e018 	str.w	lr, [sp, #24]
  4014be:	9800      	ldr	r0, [sp, #0]
  4014c0:	4651      	mov	r1, sl
  4014c2:	47a0      	blx	r4
  4014c4:	4682      	mov	sl, r0
  4014c6:	9803      	ldr	r0, [sp, #12]
  4014c8:	4641      	mov	r1, r8
  4014ca:	47a0      	blx	r4
  4014cc:	4601      	mov	r1, r0
  4014ce:	4650      	mov	r0, sl
  4014d0:	4b37      	ldr	r3, [pc, #220]	; (4015b0 <MadgwickAHRSupdate+0xc50>)
  4014d2:	4798      	blx	r3
  4014d4:	4601      	mov	r1, r0
  4014d6:	47a8      	blx	r5
  4014d8:	4680      	mov	r8, r0
  4014da:	9804      	ldr	r0, [sp, #16]
  4014dc:	9906      	ldr	r1, [sp, #24]
  4014de:	47a0      	blx	r4
  4014e0:	4601      	mov	r1, r0
  4014e2:	9802      	ldr	r0, [sp, #8]
  4014e4:	47a8      	blx	r5
  4014e6:	4601      	mov	r1, r0
  4014e8:	47a8      	blx	r5
  4014ea:	4601      	mov	r1, r0
  4014ec:	4640      	mov	r0, r8
  4014ee:	4b31      	ldr	r3, [pc, #196]	; (4015b4 <MadgwickAHRSupdate+0xc54>)
  4014f0:	4798      	blx	r3
  4014f2:	4b31      	ldr	r3, [pc, #196]	; (4015b8 <MadgwickAHRSupdate+0xc58>)
  4014f4:	4798      	blx	r3
  4014f6:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 4015c4 <MadgwickAHRSupdate+0xc64>
  4014fa:	a32b      	add	r3, pc, #172	; (adr r3, 4015a8 <MadgwickAHRSupdate+0xc48>)
  4014fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  401500:	47d0      	blx	sl
  401502:	4b2e      	ldr	r3, [pc, #184]	; (4015bc <MadgwickAHRSupdate+0xc5c>)
  401504:	4798      	blx	r3
  401506:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
  401508:	6018      	str	r0, [r3, #0]
    Angle->pitch = RADIANS_TO_DEGREES(-asinf(2.0f * (q1 * q3 + q1 * q2)));
  40150a:	6830      	ldr	r0, [r6, #0]
  40150c:	6839      	ldr	r1, [r7, #0]
  40150e:	6833      	ldr	r3, [r6, #0]
  401510:	9300      	str	r3, [sp, #0]
  401512:	f8db 8000 	ldr.w	r8, [fp]
  401516:	47a0      	blx	r4
  401518:	9003      	str	r0, [sp, #12]
  40151a:	9800      	ldr	r0, [sp, #0]
  40151c:	4641      	mov	r1, r8
  40151e:	47a0      	blx	r4
  401520:	4601      	mov	r1, r0
  401522:	9803      	ldr	r0, [sp, #12]
  401524:	47a8      	blx	r5
  401526:	4601      	mov	r1, r0
  401528:	47a8      	blx	r5
  40152a:	4b25      	ldr	r3, [pc, #148]	; (4015c0 <MadgwickAHRSupdate+0xc60>)
  40152c:	4798      	blx	r3
  40152e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  401532:	4b21      	ldr	r3, [pc, #132]	; (4015b8 <MadgwickAHRSupdate+0xc58>)
  401534:	4798      	blx	r3
  401536:	a31c      	add	r3, pc, #112	; (adr r3, 4015a8 <MadgwickAHRSupdate+0xc48>)
  401538:	e9d3 2300 	ldrd	r2, r3, [r3]
  40153c:	47d0      	blx	sl
  40153e:	4b1f      	ldr	r3, [pc, #124]	; (4015bc <MadgwickAHRSupdate+0xc5c>)
  401540:	4798      	blx	r3
  401542:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
  401544:	6058      	str	r0, [r3, #4]
    Angle->yaw = RADIANS_TO_DEGREES(atan2f(2.0f * (q1 * q2 - q0 * q3), 2.0f * (qwqw - 0.5f + q1 * q1)));
  401546:	6830      	ldr	r0, [r6, #0]
  401548:	f8db 1000 	ldr.w	r1, [fp]
  40154c:	f8d9 8000 	ldr.w	r8, [r9]
  401550:	f8d7 b000 	ldr.w	fp, [r7]
  401554:	6837      	ldr	r7, [r6, #0]
  401556:	6836      	ldr	r6, [r6, #0]
  401558:	47a0      	blx	r4
  40155a:	4681      	mov	r9, r0
  40155c:	4640      	mov	r0, r8
  40155e:	4659      	mov	r1, fp
  401560:	47a0      	blx	r4
  401562:	4601      	mov	r1, r0
  401564:	4648      	mov	r0, r9
  401566:	4b12      	ldr	r3, [pc, #72]	; (4015b0 <MadgwickAHRSupdate+0xc50>)
  401568:	4798      	blx	r3
  40156a:	4601      	mov	r1, r0
  40156c:	47a8      	blx	r5
  40156e:	4680      	mov	r8, r0
  401570:	4638      	mov	r0, r7
  401572:	4631      	mov	r1, r6
  401574:	47a0      	blx	r4
  401576:	4601      	mov	r1, r0
  401578:	9802      	ldr	r0, [sp, #8]
  40157a:	47a8      	blx	r5
  40157c:	4601      	mov	r1, r0
  40157e:	47a8      	blx	r5
  401580:	4601      	mov	r1, r0
  401582:	4640      	mov	r0, r8
  401584:	4b0b      	ldr	r3, [pc, #44]	; (4015b4 <MadgwickAHRSupdate+0xc54>)
  401586:	4798      	blx	r3
  401588:	4b0b      	ldr	r3, [pc, #44]	; (4015b8 <MadgwickAHRSupdate+0xc58>)
  40158a:	4798      	blx	r3
  40158c:	a306      	add	r3, pc, #24	; (adr r3, 4015a8 <MadgwickAHRSupdate+0xc48>)
  40158e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401592:	47d0      	blx	sl
  401594:	4b09      	ldr	r3, [pc, #36]	; (4015bc <MadgwickAHRSupdate+0xc5c>)
  401596:	4798      	blx	r3
  401598:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
  40159a:	6098      	str	r0, [r3, #8]
// 	uhly->pitch=uhly->pitch*180/M_PI;
// 	uhly->yaw=uhly->yaw*180/M_PI;
// 	float q[4];
// 	
//
}
  40159c:	b02f      	add	sp, #188	; 0xbc
  40159e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4015a2:	bf00      	nop
  4015a4:	f3af 8000 	nop.w
  4015a8:	1a63c1f8 	.word	0x1a63c1f8
  4015ac:	404ca5dc 	.word	0x404ca5dc
  4015b0:	00405b65 	.word	0x00405b65
  4015b4:	004048cd 	.word	0x004048cd
  4015b8:	00405451 	.word	0x00405451
  4015bc:	00405abd 	.word	0x00405abd
  4015c0:	0040482d 	.word	0x0040482d
  4015c4:	004054f9 	.word	0x004054f9

004015c8 <RX_done_LR>:



/****************************************************************************/
void RX_done_LR(RF_Queue *Semtech,short *crc)
{	
  4015c8:	b530      	push	{r4, r5, lr}
  4015ca:	b083      	sub	sp, #12
  4015cc:	9001      	str	r0, [sp, #4]
  4015ce:	460d      	mov	r5, r1
	static double RxPacketRssiValue;
	static char RxGain = 1;
	static long RxTimeoutTimer = 0;
	static char RFBuffer[RF_BUFFER_SIZE];
	
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  4015d0:	2001      	movs	r0, #1
  4015d2:	4b58      	ldr	r3, [pc, #352]	; (401734 <RX_done_LR+0x16c>)
  4015d4:	4798      	blx	r3
		
	SX1276Read( REG_LR_IRQFLAGS, &SX1276LR.RegIrqFlags );
  4015d6:	4c58      	ldr	r4, [pc, #352]	; (401738 <RX_done_LR+0x170>)
  4015d8:	2012      	movs	r0, #18
  4015da:	4621      	mov	r1, r4
  4015dc:	4b57      	ldr	r3, [pc, #348]	; (40173c <RX_done_LR+0x174>)
  4015de:	4798      	blx	r3
	
	if( ( SX1276LR.RegIrqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
  4015e0:	7823      	ldrb	r3, [r4, #0]
  4015e2:	f013 0f20 	tst.w	r3, #32
  4015e6:	d009      	beq.n	4015fc <RX_done_LR+0x34>
	{
		// Clear Irq
		 SX1276Write( REG_LR_IRQFLAGS,RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK  );
  4015e8:	2012      	movs	r0, #18
  4015ea:	2120      	movs	r1, #32
  4015ec:	4b54      	ldr	r3, [pc, #336]	; (401740 <RX_done_LR+0x178>)
  4015ee:	4798      	blx	r3
		gpio_set_pin_high(LED0);
  4015f0:	2057      	movs	r0, #87	; 0x57
  4015f2:	4b54      	ldr	r3, [pc, #336]	; (401744 <RX_done_LR+0x17c>)
  4015f4:	4798      	blx	r3
		//Semtech->State = RFLR_STATE_RX_INIT;
		*crc=CRC_FALSE;
  4015f6:	2364      	movs	r3, #100	; 0x64
  4015f8:	802b      	strh	r3, [r5, #0]
  4015fa:	e071      	b.n	4016e0 <RX_done_LR+0x118>
		//Semtech->Rssi=SX1276LoRaReadRssi();
				
	}
	else if ((SX1276LR.RegIrqFlags & RFLR_IRQFLAGS_RXDONE ) == RFLR_IRQFLAGS_RXDONE)
  4015fc:	f013 0f40 	tst.w	r3, #64	; 0x40
  401600:	d06a      	beq.n	4016d8 <RX_done_LR+0x110>
	{
		*crc=CRC_OK;
  401602:	2363      	movs	r3, #99	; 0x63
  401604:	802b      	strh	r3, [r5, #0]
		SX1276Write( REG_LR_IRQFLAGS,RFLR_IRQFLAGS_RXDONE_MASK );
  401606:	2012      	movs	r0, #18
  401608:	2140      	movs	r1, #64	; 0x40
  40160a:	4b4d      	ldr	r3, [pc, #308]	; (401740 <RX_done_LR+0x178>)
  40160c:	4798      	blx	r3
		gpio_toggle_pin(LED0);
  40160e:	2057      	movs	r0, #87	; 0x57
  401610:	4b4d      	ldr	r3, [pc, #308]	; (401748 <RX_done_LR+0x180>)
  401612:	4798      	blx	r3
				
		RxPacketRssiValue=SX1276LoRaReadRssi();
  401614:	4b4d      	ldr	r3, [pc, #308]	; (40174c <RX_done_LR+0x184>)
  401616:	4798      	blx	r3
  401618:	4b4d      	ldr	r3, [pc, #308]	; (401750 <RX_done_LR+0x188>)
  40161a:	e9c3 0100 	strd	r0, r1, [r3]
		
		if( LoRaSettings.RxSingleOn == true ) // Rx single mode
  40161e:	4b4d      	ldr	r3, [pc, #308]	; (401754 <RX_done_LR+0x18c>)
  401620:	7a9b      	ldrb	r3, [r3, #10]
  401622:	b1eb      	cbz	r3, 401660 <RX_done_LR+0x98>
		{	
		
			SX1276LR.RegFifoAddrPtr =SX1276LR.RegFifoRxBaseAddr;;
  401624:	4b4c      	ldr	r3, [pc, #304]	; (401758 <RX_done_LR+0x190>)
  401626:	7bd9      	ldrb	r1, [r3, #15]
  401628:	7359      	strb	r1, [r3, #13]
			SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  40162a:	200d      	movs	r0, #13
  40162c:	4b44      	ldr	r3, [pc, #272]	; (401740 <RX_done_LR+0x178>)
  40162e:	4798      	blx	r3

			if( LoRaSettings.ImplicitHeaderOn == true )
  401630:	4b48      	ldr	r3, [pc, #288]	; (401754 <RX_done_LR+0x18c>)
  401632:	7a5b      	ldrb	r3, [r3, #9]
  401634:	b143      	cbz	r3, 401648 <RX_done_LR+0x80>
			{	
				RxPacketSize = SX1276LR.RegPayloadLength;
  401636:	4b48      	ldr	r3, [pc, #288]	; (401758 <RX_done_LR+0x190>)
  401638:	f893 1022 	ldrb.w	r1, [r3, #34]	; 0x22
  40163c:	4b47      	ldr	r3, [pc, #284]	; (40175c <RX_done_LR+0x194>)
  40163e:	8019      	strh	r1, [r3, #0]
				SX1276ReadFifo( RFBuffer,RxPacketSize); //SX1276LR->RegPayloadLength 
  401640:	4847      	ldr	r0, [pc, #284]	; (401760 <RX_done_LR+0x198>)
  401642:	4b48      	ldr	r3, [pc, #288]	; (401764 <RX_done_LR+0x19c>)
  401644:	4798      	blx	r3
  401646:	e038      	b.n	4016ba <RX_done_LR+0xf2>
			}
			else
			{
				SX1276Read( REG_LR_NBRXBYTES, &SX1276LR.RegNbRxBytes );	//Nuber of recieved bytes
  401648:	4c47      	ldr	r4, [pc, #284]	; (401768 <RX_done_LR+0x1a0>)
  40164a:	2013      	movs	r0, #19
  40164c:	4621      	mov	r1, r4
  40164e:	4b3b      	ldr	r3, [pc, #236]	; (40173c <RX_done_LR+0x174>)
  401650:	4798      	blx	r3
				RxPacketSize = SX1276LR.RegNbRxBytes;
  401652:	7821      	ldrb	r1, [r4, #0]
  401654:	4b41      	ldr	r3, [pc, #260]	; (40175c <RX_done_LR+0x194>)
  401656:	8019      	strh	r1, [r3, #0]
				SX1276ReadFifo( RFBuffer, RxPacketSize); //
  401658:	4841      	ldr	r0, [pc, #260]	; (401760 <RX_done_LR+0x198>)
  40165a:	4b42      	ldr	r3, [pc, #264]	; (401764 <RX_done_LR+0x19c>)
  40165c:	4798      	blx	r3
  40165e:	e02c      	b.n	4016ba <RX_done_LR+0xf2>
			}
		}
		else // Rx continuous mode
		{	
			SX1276Read( REG_LR_FIFORXCURRENTADDR, &SX1276LR.RegFifoRxCurrentAddr );
  401660:	2010      	movs	r0, #16
  401662:	4942      	ldr	r1, [pc, #264]	; (40176c <RX_done_LR+0x1a4>)
  401664:	4b35      	ldr	r3, [pc, #212]	; (40173c <RX_done_LR+0x174>)
  401666:	4798      	blx	r3

			if( LoRaSettings.ImplicitHeaderOn == true )
  401668:	4b3a      	ldr	r3, [pc, #232]	; (401754 <RX_done_LR+0x18c>)
  40166a:	7a5b      	ldrb	r3, [r3, #9]
  40166c:	b18b      	cbz	r3, 401692 <RX_done_LR+0xca>
			{
				RxPacketSize = SX1276LR.RegPayloadLength;
  40166e:	4c3a      	ldr	r4, [pc, #232]	; (401758 <RX_done_LR+0x190>)
  401670:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
  401674:	4b39      	ldr	r3, [pc, #228]	; (40175c <RX_done_LR+0x194>)
  401676:	8019      	strh	r1, [r3, #0]
				SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxCurrentAddr - SX1276LR.RegPayloadLength;
  401678:	7c23      	ldrb	r3, [r4, #16]
  40167a:	1a59      	subs	r1, r3, r1
  40167c:	b2c9      	uxtb	r1, r1
  40167e:	7361      	strb	r1, [r4, #13]
				SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  401680:	200d      	movs	r0, #13
  401682:	4b2f      	ldr	r3, [pc, #188]	; (401740 <RX_done_LR+0x178>)
  401684:	4798      	blx	r3
				SX1276ReadFifo( RFBuffer, SX1276LR.RegPayloadLength );
  401686:	4836      	ldr	r0, [pc, #216]	; (401760 <RX_done_LR+0x198>)
  401688:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
  40168c:	4b35      	ldr	r3, [pc, #212]	; (401764 <RX_done_LR+0x19c>)
  40168e:	4798      	blx	r3
  401690:	e013      	b.n	4016ba <RX_done_LR+0xf2>
			}
			else
			{
				SX1276Read( REG_LR_NBRXBYTES, &SX1276LR.RegNbRxBytes );
  401692:	4c35      	ldr	r4, [pc, #212]	; (401768 <RX_done_LR+0x1a0>)
  401694:	2013      	movs	r0, #19
  401696:	4621      	mov	r1, r4
  401698:	4b28      	ldr	r3, [pc, #160]	; (40173c <RX_done_LR+0x174>)
  40169a:	4798      	blx	r3
				RxPacketSize = SX1276LR.RegNbRxBytes;
  40169c:	f814 1913 	ldrb.w	r1, [r4], #-19
  4016a0:	4b2e      	ldr	r3, [pc, #184]	; (40175c <RX_done_LR+0x194>)
  4016a2:	8019      	strh	r1, [r3, #0]
				SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxCurrentAddr - SX1276LR.RegNbRxBytes;
  4016a4:	7c23      	ldrb	r3, [r4, #16]
  4016a6:	1a59      	subs	r1, r3, r1
  4016a8:	b2c9      	uxtb	r1, r1
  4016aa:	7361      	strb	r1, [r4, #13]
				SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  4016ac:	200d      	movs	r0, #13
  4016ae:	4b24      	ldr	r3, [pc, #144]	; (401740 <RX_done_LR+0x178>)
  4016b0:	4798      	blx	r3
				SX1276ReadFifo( RFBuffer, SX1276LR.RegNbRxBytes );
  4016b2:	482b      	ldr	r0, [pc, #172]	; (401760 <RX_done_LR+0x198>)
  4016b4:	7ce1      	ldrb	r1, [r4, #19]
  4016b6:	4b2b      	ldr	r3, [pc, #172]	; (401764 <RX_done_LR+0x19c>)
  4016b8:	4798      	blx	r3
			}
		}
	
	
		RFBuffer[RxPacketSize+1]=0;
  4016ba:	4b28      	ldr	r3, [pc, #160]	; (40175c <RX_done_LR+0x194>)
  4016bc:	f9b3 3000 	ldrsh.w	r3, [r3]
  4016c0:	4a27      	ldr	r2, [pc, #156]	; (401760 <RX_done_LR+0x198>)
  4016c2:	4413      	add	r3, r2
  4016c4:	2200      	movs	r2, #0
  4016c6:	705a      	strb	r2, [r3, #1]
		
		Semtech->Rssi=RxPacketRssiValue;
  4016c8:	9c01      	ldr	r4, [sp, #4]
  4016ca:	4b21      	ldr	r3, [pc, #132]	; (401750 <RX_done_LR+0x188>)
  4016cc:	e9d3 0100 	ldrd	r0, r1, [r3]
  4016d0:	4b27      	ldr	r3, [pc, #156]	; (401770 <RX_done_LR+0x1a8>)
  4016d2:	4798      	blx	r3
  4016d4:	8020      	strh	r0, [r4, #0]
  4016d6:	e003      	b.n	4016e0 <RX_done_LR+0x118>
		
	
	//Clear all irqs in SEMTECH
	}else
	{
		SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  4016d8:	2012      	movs	r0, #18
  4016da:	21ff      	movs	r1, #255	; 0xff
  4016dc:	4b18      	ldr	r3, [pc, #96]	; (401740 <RX_done_LR+0x178>)
  4016de:	4798      	blx	r3
	//	RxPacketSize = SX1276LR.RegPayloadLength;
	//	SX1276ReadFifo( RFBuffer,RxPacketSize); //SX1276LR->RegPayloadLength 
			
	}
	
	SX1276Read(0xC,&Semtech->AGC);
  4016e0:	200c      	movs	r0, #12
  4016e2:	9901      	ldr	r1, [sp, #4]
  4016e4:	f501 7181 	add.w	r1, r1, #258	; 0x102
  4016e8:	4b14      	ldr	r3, [pc, #80]	; (40173c <RX_done_LR+0x174>)
  4016ea:	4798      	blx	r3
	Semtech->AGC>>=5;
  4016ec:	9a01      	ldr	r2, [sp, #4]
  4016ee:	f892 3102 	ldrb.w	r3, [r2, #258]	; 0x102
  4016f2:	095b      	lsrs	r3, r3, #5
  4016f4:	f882 3102 	strb.w	r3, [r2, #258]	; 0x102
  4016f8:	4c19      	ldr	r4, [pc, #100]	; (401760 <RX_done_LR+0x198>)
  4016fa:	f104 05ff 	add.w	r5, r4, #255	; 0xff
  4016fe:	4623      	mov	r3, r4
  401700:	1b1a      	subs	r2, r3, r4
		
	for (char i=0;i<255;i++)
	{
		Semtech->Buffer[i]=RFBuffer[i];
  401702:	f813 1b01 	ldrb.w	r1, [r3], #1
  401706:	9801      	ldr	r0, [sp, #4]
  401708:	4402      	add	r2, r0
  40170a:	7091      	strb	r1, [r2, #2]
	}
	
	SX1276Read(0xC,&Semtech->AGC);
	Semtech->AGC>>=5;
		
	for (char i=0;i<255;i++)
  40170c:	42ab      	cmp	r3, r5
  40170e:	d1f7      	bne.n	401700 <RX_done_LR+0x138>
	{
		Semtech->Buffer[i]=RFBuffer[i];
	}
	
	Semtech->Stat.Data_State=RFLR_STATE_RX_INIT;
  401710:	a902      	add	r1, sp, #8
  401712:	f851 3d04 	ldr.w	r3, [r1, #-4]!
  401716:	2201      	movs	r2, #1
  401718:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
	Semtech->Stat.Cmd=STAY_IN_STATE;
  40171c:	22cb      	movs	r2, #203	; 0xcb
  40171e:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	if(xQueueSend(Queue_RF_Task,&Semtech,5000)!=pdPASS)
  401722:	4b14      	ldr	r3, [pc, #80]	; (401774 <RX_done_LR+0x1ac>)
  401724:	6818      	ldr	r0, [r3, #0]
  401726:	f241 3288 	movw	r2, #5000	; 0x1388
  40172a:	2300      	movs	r3, #0
  40172c:	4c12      	ldr	r4, [pc, #72]	; (401778 <RX_done_LR+0x1b0>)
  40172e:	47a0      	blx	r4
	}
	
//	NVIC_EnableIRQ(GPS_IRQ);
	
	
}
  401730:	b003      	add	sp, #12
  401732:	bd30      	pop	{r4, r5, pc}
  401734:	00401f71 	.word	0x00401f71
  401738:	2000acee 	.word	0x2000acee
  40173c:	00401e81 	.word	0x00401e81
  401740:	00401e1d 	.word	0x00401e1d
  401744:	00404069 	.word	0x00404069
  401748:	00404081 	.word	0x00404081
  40174c:	004020bd 	.word	0x004020bd
  401750:	20000a28 	.word	0x20000a28
  401754:	20000018 	.word	0x20000018
  401758:	2000acdc 	.word	0x2000acdc
  40175c:	20000920 	.word	0x20000920
  401760:	20000924 	.word	0x20000924
  401764:	00401ea5 	.word	0x00401ea5
  401768:	2000acef 	.word	0x2000acef
  40176c:	2000acec 	.word	0x2000acec
  401770:	00405a2d 	.word	0x00405a2d
  401774:	2000ad64 	.word	0x2000ad64
  401778:	00402c81 	.word	0x00402c81

0040177c <Start_RX_LR>:
/************************************************************************/

void Start_RX_LR(void)
{	
  40177c:	b570      	push	{r4, r5, r6, lr}
	
	static uint8_t RFBuffer[RF_BUFFER_SIZE];
	//RF_STAT Semtech;
	
	/* Clear all Flags IRQ */
	SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  40177e:	2012      	movs	r0, #18
  401780:	21ff      	movs	r1, #255	; 0xff
  401782:	4e16      	ldr	r6, [pc, #88]	; (4017dc <Start_RX_LR+0x60>)
  401784:	47b0      	blx	r6


	SX1276LR.RegIrqFlagsMask = 	
  401786:	4c16      	ldr	r4, [pc, #88]	; (4017e0 <Start_RX_LR+0x64>)
  401788:	219f      	movs	r1, #159	; 0x9f
  40178a:	7461      	strb	r1, [r4, #17]
	RFLR_IRQFLAGS_TXDONE |
	RFLR_IRQFLAGS_CADDONE |
	RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
	RFLR_IRQFLAGS_CADDETECTED;
	 
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR.RegIrqFlagsMask );
  40178c:	2011      	movs	r0, #17
  40178e:	47b0      	blx	r6

	SX1276LR.RegHopPeriod = 0;	//Datasheet says 0 ... nebo stara verze 255?
  401790:	2500      	movs	r5, #0
  401792:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	SX1276Write( REG_LR_HOPPERIOD, SX1276LR.RegHopPeriod );
  401796:	2024      	movs	r0, #36	; 0x24
  401798:	4629      	mov	r1, r5
  40179a:	47b0      	blx	r6
	 								// RxDone                    RxTimeout                   FhssChangeChannel           CadDone
	SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00;// | 
  40179c:	f884 503f 	strb.w	r5, [r4, #63]	; 0x3f
								//RFLR_DIOMAPPING1_DIO1_00;// | 	//RXTimeout
								// RFLR_DIOMAPPING1_DIO2_00 | 
								// RFLR_DIOMAPPING1_DIO3_10; //CRC error
								// CadDetected               ModeReady
	SX1276LR.RegDioMapping2 =0;// RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
  4017a0:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  4017a4:	2040      	movs	r0, #64	; 0x40
  4017a6:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  4017aa:	2202      	movs	r2, #2
  4017ac:	4b0d      	ldr	r3, [pc, #52]	; (4017e4 <Start_RX_LR+0x68>)
  4017ae:	4798      	blx	r3

// 	 // see errata note
 	//SX1276Write( 0x2F, 0x14 );
	SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength,&SX1276LR );	//
  4017b0:	4d0d      	ldr	r5, [pc, #52]	; (4017e8 <Start_RX_LR+0x6c>)
  4017b2:	7e28      	ldrb	r0, [r5, #24]
  4017b4:	4621      	mov	r1, r4
  4017b6:	4b0d      	ldr	r3, [pc, #52]	; (4017ec <Start_RX_LR+0x70>)
  4017b8:	4798      	blx	r3
	 
	 if( LoRaSettings.RxSingleOn == true ) // Rx single mode
  4017ba:	7aab      	ldrb	r3, [r5, #10]
  4017bc:	b11b      	cbz	r3, 4017c6 <Start_RX_LR+0x4a>
	 {
		 SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
  4017be:	2006      	movs	r0, #6
  4017c0:	4b0b      	ldr	r3, [pc, #44]	; (4017f0 <Start_RX_LR+0x74>)
  4017c2:	4798      	blx	r3
  4017c4:	bd70      	pop	{r4, r5, r6, pc}
	 }
	 else // Rx continuous mode
	 {
		 SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxBaseAddr;
  4017c6:	4b06      	ldr	r3, [pc, #24]	; (4017e0 <Start_RX_LR+0x64>)
  4017c8:	7bd9      	ldrb	r1, [r3, #15]
  4017ca:	7359      	strb	r1, [r3, #13]
		 SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  4017cc:	200d      	movs	r0, #13
  4017ce:	4b03      	ldr	r3, [pc, #12]	; (4017dc <Start_RX_LR+0x60>)
  4017d0:	4798      	blx	r3
		 
		 SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
  4017d2:	2005      	movs	r0, #5
  4017d4:	4b06      	ldr	r3, [pc, #24]	; (4017f0 <Start_RX_LR+0x74>)
  4017d6:	4798      	blx	r3
  4017d8:	bd70      	pop	{r4, r5, r6, pc}
  4017da:	bf00      	nop
  4017dc:	00401e1d 	.word	0x00401e1d
  4017e0:	2000acdc 	.word	0x2000acdc
  4017e4:	00401dd5 	.word	0x00401dd5
  4017e8:	20000018 	.word	0x20000018
  4017ec:	00401d3d 	.word	0x00401d3d
  4017f0:	00401f71 	.word	0x00401f71

004017f4 <Send_data_LR>:
		
}

/************************************************************************/
void Send_data_LR(uint8_t *data,uint8_t Length)
{
  4017f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4017f8:	4681      	mov	r9, r0
  4017fa:	460f      	mov	r7, r1
	uint8_t Temp=0;
	uint16_t Timeout=2600;	// u kzadeho oboju musi byt jinak ?!?!?
				
	// see errata note
	//SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  4017fc:	2001      	movs	r0, #1
  4017fe:	f8df 806c 	ldr.w	r8, [pc, #108]	; 40186c <Send_data_LR+0x78>
  401802:	47c0      	blx	r8
	
// 	SX1276Read(REG_LR_IRQFLAGSMASK,&Temp);
 //	SX1276Write( REG_LR_IRQFLAGS, 0xFF  );
	
	SX1276LR.RegIrqFlagsMask =
  401804:	4c15      	ldr	r4, [pc, #84]	; (40185c <Send_data_LR+0x68>)
  401806:	23f7      	movs	r3, #247	; 0xf7
  401808:	7463      	strb	r3, [r4, #17]
	RFLR_IRQFLAGS_CADDONE |
	RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL
	|RFLR_IRQFLAGS_CADDETECTED
	;
	
	SX1276LR.RegHopPeriod = 0;
  40180a:	2500      	movs	r5, #0
  40180c:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	
	SX1276Write(REG_LR_HOPPERIOD, SX1276LR.RegHopPeriod );	//0x1C
  401810:	2024      	movs	r0, #36	; 0x24
  401812:	4629      	mov	r1, r5
  401814:	4e12      	ldr	r6, [pc, #72]	; (401860 <Send_data_LR+0x6c>)
  401816:	47b0      	blx	r6
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR.RegIrqFlagsMask );
  401818:	2011      	movs	r0, #17
  40181a:	7c61      	ldrb	r1, [r4, #17]
  40181c:	47b0      	blx	r6

	// Initializes the payload size
	SX1276LR.RegPayloadLength = Length;
  40181e:	f884 7022 	strb.w	r7, [r4, #34]	; 0x22
	SX1276Write(REG_LR_PAYLOADLENGTH, SX1276LR.RegPayloadLength );	//0x17
  401822:	2022      	movs	r0, #34	; 0x22
  401824:	4639      	mov	r1, r7
  401826:	47b0      	blx	r6
	
	SX1276LR.RegFifoTxBaseAddr = 0x00; // Full buffer used for Tx
  401828:	73a5      	strb	r5, [r4, #14]
	SX1276Write( REG_LR_FIFOTXBASEADDR, SX1276LR.RegFifoTxBaseAddr );
  40182a:	200e      	movs	r0, #14
  40182c:	4629      	mov	r1, r5
  40182e:	47b0      	blx	r6

	SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoTxBaseAddr;
  401830:	7ba1      	ldrb	r1, [r4, #14]
  401832:	7361      	strb	r1, [r4, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  401834:	200d      	movs	r0, #13
  401836:	47b0      	blx	r6
	
	// Write payload buffer to LORA modem
	SX1276WriteFifo(data,Length);
  401838:	4648      	mov	r0, r9
  40183a:	4639      	mov	r1, r7
  40183c:	4b09      	ldr	r3, [pc, #36]	; (401864 <Send_data_LR+0x70>)
  40183e:	4798      	blx	r3
	
	///TX done						//CAD DONE							//Detected CAD
	SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_01;// | RFLR_DIOMAPPING1_DIO0_10 |RFLR_DIOMAPPING1_DIO1_10 ;//| RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_01;
  401840:	2040      	movs	r0, #64	; 0x40
  401842:	f884 003f 	strb.w	r0, [r4, #63]	; 0x3f
	// PllLock              Mode Ready
	SX1276LR.RegDioMapping2 = 0;//RFLR_DIOMAPPING2_DIO4_01 | RFLR_DIOMAPPING2_DIO5_00;
  401846:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  40184a:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  40184e:	2202      	movs	r2, #2
  401850:	4b05      	ldr	r3, [pc, #20]	; (401868 <Send_data_LR+0x74>)
  401852:	4798      	blx	r3

	
	SX1276LoRaSetOpMode( RFLR_OPMODE_TRANSMITTER );
  401854:	2003      	movs	r0, #3
  401856:	47c0      	blx	r8
  401858:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40185c:	2000acdc 	.word	0x2000acdc
  401860:	00401e1d 	.word	0x00401e1d
  401864:	00401e91 	.word	0x00401e91
  401868:	00401dd5 	.word	0x00401dd5
  40186c:	00401f71 	.word	0x00401f71

00401870 <Check_status>:
{
	uint8_t Temp;
	RF_Queue Semtech;
		
		
		if (Line==0)
  401870:	b180      	cbz	r0, 401894 <Check_status+0x24>
	
}
/**************************************************************************/

uint8_t Check_status(char Line)
{
  401872:	b508      	push	{r3, lr}
		if (Line==0)
		{
			//SX1276Write( 0x12, RFLR_IRQFLAGS_RXDONE_MASK);
			return	RFLR_STATE_TX_DONE;
			 
		}else if(Line==1)
  401874:	2801      	cmp	r0, #1
  401876:	d105      	bne.n	401884 <Check_status+0x14>
		{
			 SX1276Write( 0x12, RFLR_IRQFLAGS_RXTIMEOUT_MASK);//
  401878:	2012      	movs	r0, #18
  40187a:	2180      	movs	r1, #128	; 0x80
  40187c:	4b07      	ldr	r3, [pc, #28]	; (40189c <Check_status+0x2c>)
  40187e:	4798      	blx	r3
			 return	RFLR_STATE_RX_TIMEOUT;
  401880:	2007      	movs	r0, #7
  401882:	bd08      	pop	{r3, pc}
			 
		}else if(Line==2)
  401884:	2802      	cmp	r0, #2
  401886:	d107      	bne.n	401898 <Check_status+0x28>
		{
			SX1276Write( 0x12,RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK);
  401888:	2012      	movs	r0, #18
  40188a:	2120      	movs	r1, #32
  40188c:	4b03      	ldr	r3, [pc, #12]	; (40189c <Check_status+0x2c>)
  40188e:	4798      	blx	r3
			return RFLR_STATE_CRC_ERROR;
  401890:	200a      	movs	r0, #10
  401892:	bd08      	pop	{r3, pc}
		
		
		if (Line==0)
		{
			//SX1276Write( 0x12, RFLR_IRQFLAGS_RXDONE_MASK);
			return	RFLR_STATE_TX_DONE;
  401894:	2006      	movs	r0, #6
		{
		 	//SX1276Write( 0x12, 0);
		 	return 0x66;
		}
	
}
  401896:	4770      	bx	lr
			SX1276Write( 0x12,RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK);
			return RFLR_STATE_CRC_ERROR;
		}else
		{
		 	//SX1276Write( 0x12, 0);
		 	return 0x66;
  401898:	2066      	movs	r0, #102	; 0x66
		}
	
}
  40189a:	bd08      	pop	{r3, pc}
  40189c:	00401e1d 	.word	0x00401e1d

004018a0 <Rf_mode>:

void Rf_mode(RF_Queue *Sem_in)
{	
  4018a0:	b510      	push	{r4, lr}
  4018a2:	b0c4      	sub	sp, #272	; 0x110
	RF_Queue Semtech;
	short Valid_packet=0;
  4018a4:	2300      	movs	r3, #0
  4018a6:	f8ad 3006 	strh.w	r3, [sp, #6]
	static uint8_t TX_READY=1;

	switch (Sem_in->Stat.Data_State)
  4018aa:	f9b0 3106 	ldrsh.w	r3, [r0, #262]	; 0x106
  4018ae:	3b01      	subs	r3, #1
  4018b0:	2b0a      	cmp	r3, #10
  4018b2:	d85e      	bhi.n	401972 <Rf_mode+0xd2>
  4018b4:	e8df f003 	tbb	[pc, r3]
  4018b8:	4a185d15 	.word	0x4a185d15
  4018bc:	5d2c5d5d 	.word	0x5d2c5d5d
  4018c0:	3b5d      	.short	0x3b5d
  4018c2:	06          	.byte	0x06
  4018c3:	00          	.byte	0x00
			

			break;
		
		case RFLR_STATE_ERROR:
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  4018c4:	2301      	movs	r3, #1
  4018c6:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
			Semtech.Stat.Cmd=STAY_IN_STATE;			
  4018ca:	23cb      	movs	r3, #203	; 0xcb
  4018cc:	f8ad 310c 	strh.w	r3, [sp, #268]	; 0x10c
			xQueueSend(Queue_RF_Task,&Semtech,3000);
  4018d0:	4b29      	ldr	r3, [pc, #164]	; (401978 <Rf_mode+0xd8>)
  4018d2:	6818      	ldr	r0, [r3, #0]
  4018d4:	a902      	add	r1, sp, #8
  4018d6:	f640 32b8 	movw	r2, #3000	; 0xbb8
  4018da:	2300      	movs	r3, #0
  4018dc:	4c27      	ldr	r4, [pc, #156]	; (40197c <Rf_mode+0xdc>)
  4018de:	47a0      	blx	r4
		
			break;
  4018e0:	e047      	b.n	401972 <Rf_mode+0xd2>
		
		case RFLR_STATE_RX_INIT:
			#ifdef LORA
				Start_RX_LR();
  4018e2:	4b27      	ldr	r3, [pc, #156]	; (401980 <Rf_mode+0xe0>)
  4018e4:	4798      	blx	r3
				
			#else
				Start_RX_FSK();
			#endif
			
			break;
  4018e6:	e044      	b.n	401972 <Rf_mode+0xd2>
			break;
		
		case RFLR_STATE_RX_DONE:
			
			#ifdef LORA
					RX_done_LR(&Semtech,&Valid_packet);
  4018e8:	a802      	add	r0, sp, #8
  4018ea:	f10d 0106 	add.w	r1, sp, #6
  4018ee:	4b25      	ldr	r3, [pc, #148]	; (401984 <Rf_mode+0xe4>)
  4018f0:	4798      	blx	r3
			if (Valid_packet==CRC_OK)
			{
											
			}
		
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  4018f2:	2301      	movs	r3, #1
  4018f4:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
			Semtech.Stat.Cmd=STAY_IN_STATE;
  4018f8:	23cb      	movs	r3, #203	; 0xcb
  4018fa:	f8ad 310c 	strh.w	r3, [sp, #268]	; 0x10c
			if(xQueueSend(Queue_RF_Task,&Semtech,10000)!=pdPASS)
  4018fe:	4b1e      	ldr	r3, [pc, #120]	; (401978 <Rf_mode+0xd8>)
  401900:	6818      	ldr	r0, [r3, #0]
  401902:	a902      	add	r1, sp, #8
  401904:	f242 7210 	movw	r2, #10000	; 0x2710
  401908:	2300      	movs	r3, #0
  40190a:	4c1c      	ldr	r4, [pc, #112]	; (40197c <Rf_mode+0xdc>)
  40190c:	47a0      	blx	r4
  40190e:	e030      	b.n	401972 <Rf_mode+0xd2>
		
			break;
		
		case RFLR_STATE_RX_TIMEOUT:
		
			Semtech.Stat.Cmd=STAY_IN_STATE;
  401910:	23cb      	movs	r3, #203	; 0xcb
  401912:	f8ad 310c 	strh.w	r3, [sp, #268]	; 0x10c
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  401916:	2301      	movs	r3, #1
  401918:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
			if(xQueueSend(Queue_RF_Task,&Semtech,10000)!=pdPASS)
  40191c:	4b16      	ldr	r3, [pc, #88]	; (401978 <Rf_mode+0xd8>)
  40191e:	6818      	ldr	r0, [r3, #0]
  401920:	a902      	add	r1, sp, #8
  401922:	f242 7210 	movw	r2, #10000	; 0x2710
  401926:	2300      	movs	r3, #0
  401928:	4c14      	ldr	r4, [pc, #80]	; (40197c <Rf_mode+0xdc>)
  40192a:	47a0      	blx	r4
			{
				
			}
			
			break;
  40192c:	e021      	b.n	401972 <Rf_mode+0xd2>
		
		case RFLR_STATE_CRC_ERROR:	//nepouito
		
			Semtech.Stat.Cmd=STAY_IN_STATE;
  40192e:	23cb      	movs	r3, #203	; 0xcb
  401930:	f8ad 310c 	strh.w	r3, [sp, #268]	; 0x10c
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  401934:	2301      	movs	r3, #1
  401936:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
			if(xQueueSend(Queue_RF_Task,&Semtech,10000)!=pdPASS)
  40193a:	4b0f      	ldr	r3, [pc, #60]	; (401978 <Rf_mode+0xd8>)
  40193c:	6818      	ldr	r0, [r3, #0]
  40193e:	a902      	add	r1, sp, #8
  401940:	f242 7210 	movw	r2, #10000	; 0x2710
  401944:	2300      	movs	r3, #0
  401946:	4c0d      	ldr	r4, [pc, #52]	; (40197c <Rf_mode+0xdc>)
  401948:	47a0      	blx	r4
			{
				
			}
			break;
  40194a:	e012      	b.n	401972 <Rf_mode+0xd2>
		
		case RFLR_STATE_TX_INIT:
			
			#ifdef LORA
				Send_data_LR(Sem_in->Buffer,LoRaSettings.PayloadLength);
  40194c:	3002      	adds	r0, #2
  40194e:	4b0e      	ldr	r3, [pc, #56]	; (401988 <Rf_mode+0xe8>)
  401950:	7e19      	ldrb	r1, [r3, #24]
  401952:	4b0e      	ldr	r3, [pc, #56]	; (40198c <Rf_mode+0xec>)
  401954:	4798      	blx	r3
			#else
				#error "NO LORA or FSK Defined"
				
			#endif
			
			vTaskSuspend(Sx1276_id);
  401956:	4b0e      	ldr	r3, [pc, #56]	; (401990 <Rf_mode+0xf0>)
  401958:	6818      	ldr	r0, [r3, #0]
  40195a:	4b0e      	ldr	r3, [pc, #56]	; (401994 <Rf_mode+0xf4>)
  40195c:	4798      	blx	r3
			SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE  );	
  40195e:	2012      	movs	r0, #18
  401960:	2108      	movs	r1, #8
  401962:	4c0d      	ldr	r4, [pc, #52]	; (401998 <Rf_mode+0xf8>)
  401964:	47a0      	blx	r4
			// optimize the power consumption by switching off the transmitter as soon as the packet has been sent
			SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY);
  401966:	2001      	movs	r0, #1
  401968:	4b0c      	ldr	r3, [pc, #48]	; (40199c <Rf_mode+0xfc>)
  40196a:	4798      	blx	r3
			SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE  );
  40196c:	2012      	movs	r0, #18
  40196e:	2108      	movs	r1, #8
  401970:	47a0      	blx	r4
		
		
		default:
			break;
	}
}
  401972:	b044      	add	sp, #272	; 0x110
  401974:	bd10      	pop	{r4, pc}
  401976:	bf00      	nop
  401978:	2000ad64 	.word	0x2000ad64
  40197c:	00402c81 	.word	0x00402c81
  401980:	0040177d 	.word	0x0040177d
  401984:	004015c9 	.word	0x004015c9
  401988:	20000018 	.word	0x20000018
  40198c:	004017f5 	.word	0x004017f5
  401990:	2000ad60 	.word	0x2000ad60
  401994:	00403741 	.word	0x00403741
  401998:	00401e1d 	.word	0x00401e1d
  40199c:	00401f71 	.word	0x00401f71

004019a0 <RF_Task>:

/**************************************************************************/
void RF_Task(void *pvParameters)
{
  4019a0:	b570      	push	{r4, r5, r6, lr}
  4019a2:	b0c2      	sub	sp, #264	; 0x108
//  	Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
//  	Semtech.Stat.Cmd=STAY_IN_STATE;
//  	xQueueSend(Queue_RF_Task,&Semtech,portMAX_DELAY);
 	
	portTickType LastWakeTime;
	LastWakeTime=xTaskGetTickCount();
  4019a4:	4b2c      	ldr	r3, [pc, #176]	; (401a58 <RF_Task+0xb8>)
  4019a6:	4798      	blx	r3
	 
	taskENTER_CRITICAL();
  4019a8:	4b2c      	ldr	r3, [pc, #176]	; (401a5c <RF_Task+0xbc>)
  4019aa:	4798      	blx	r3
	SX1276Init();
  4019ac:	4b2c      	ldr	r3, [pc, #176]	; (401a60 <RF_Task+0xc0>)
  4019ae:	4798      	blx	r3
 	delay_ms(1);
  4019b0:	f242 107c 	movw	r0, #8572	; 0x217c
  4019b4:	4b2b      	ldr	r3, [pc, #172]	; (401a64 <RF_Task+0xc4>)
  4019b6:	4798      	blx	r3
	taskEXIT_CRITICAL();
  4019b8:	4b2b      	ldr	r3, [pc, #172]	; (401a68 <RF_Task+0xc8>)
  4019ba:	4798      	blx	r3
	
	eic_setup();		
  4019bc:	4b2b      	ldr	r3, [pc, #172]	; (401a6c <RF_Task+0xcc>)
  4019be:	4798      	blx	r3
// 	vSemaphoreCreateBinary(Lights_RF_Busy);
// 	xSemaphoreTake(Lights_RF_Busy,0);
	cpu_irq_enable();
  4019c0:	2201      	movs	r2, #1
  4019c2:	4b2b      	ldr	r3, [pc, #172]	; (401a70 <RF_Task+0xd0>)
  4019c4:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4019c6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4019ca:	b662      	cpsie	i
	Semtech.Stat.Cmd=STAY_IN_STATE;
  4019cc:	23cb      	movs	r3, #203	; 0xcb
  4019ce:	f8ad 3104 	strh.w	r3, [sp, #260]	; 0x104
	Semtech.Stat.Data_State=RFLR_STATE_TX_INIT;
  4019d2:	2304      	movs	r3, #4
  4019d4:	f8ad 3106 	strh.w	r3, [sp, #262]	; 0x106
	
	/* Fill a buffer */
	Semtech.Buffer[0]=0xAA;
  4019d8:	23aa      	movs	r3, #170	; 0xaa
  4019da:	f88d 3002 	strb.w	r3, [sp, #2]
	Semtech.Buffer[1]=0xAB;
  4019de:	23ab      	movs	r3, #171	; 0xab
  4019e0:	f88d 3003 	strb.w	r3, [sp, #3]
	Semtech.Buffer[1]=0xAB;
	Semtech.Buffer[2]=0xAD;
  4019e4:	23ad      	movs	r3, #173	; 0xad
  4019e6:	f88d 3004 	strb.w	r3, [sp, #4]
	Semtech.Buffer[3]=0xAE;
  4019ea:	23ae      	movs	r3, #174	; 0xae
  4019ec:	f88d 3005 	strb.w	r3, [sp, #5]
	Semtech.Buffer[5]=0xAF;
  4019f0:	23af      	movs	r3, #175	; 0xaf
  4019f2:	f88d 3007 	strb.w	r3, [sp, #7]
		//delay_ms(2000);
// 		gpio_toggle_pin(LED0_GPIO);
// 		vTaskDelay(500/portTICK_RATE_MS);
		
		
  		if(xQueueReceive(Queue_RF_Task,&Semtech,portMAX_DELAY)==pdPASS)
  4019f6:	4d1f      	ldr	r5, [pc, #124]	; (401a74 <RF_Task+0xd4>)
  4019f8:	4c1f      	ldr	r4, [pc, #124]	; (401a78 <RF_Task+0xd8>)
				}
				
			}
			else if(Semtech.Stat.Cmd==STAY_IN_STATE)
			{
				Rf_mode(&Semtech);
  4019fa:	4e20      	ldr	r6, [pc, #128]	; (401a7c <RF_Task+0xdc>)
		//delay_ms(2000);
// 		gpio_toggle_pin(LED0_GPIO);
// 		vTaskDelay(500/portTICK_RATE_MS);
		
		
  		if(xQueueReceive(Queue_RF_Task,&Semtech,portMAX_DELAY)==pdPASS)
  4019fc:	6828      	ldr	r0, [r5, #0]
  4019fe:	4669      	mov	r1, sp
  401a00:	f04f 32ff 	mov.w	r2, #4294967295
  401a04:	2300      	movs	r3, #0
  401a06:	47a0      	blx	r4
  401a08:	2801      	cmp	r0, #1
  401a0a:	d1f7      	bne.n	4019fc <RF_Task+0x5c>
		{
								
			if (Semtech.Stat.Cmd==CHANGE_STATE)
  401a0c:	f8bd 3104 	ldrh.w	r3, [sp, #260]	; 0x104
  401a10:	b21a      	sxth	r2, r3
  401a12:	2aca      	cmp	r2, #202	; 0xca
  401a14:	d11a      	bne.n	401a4c <RF_Task+0xac>
			{
				if (Semtech.Stat.Data_State==STATE_OFF)
  401a16:	f8bd 3106 	ldrh.w	r3, [sp, #262]	; 0x106
  401a1a:	b21a      	sxth	r2, r3
  401a1c:	2ac9      	cmp	r2, #201	; 0xc9
  401a1e:	d107      	bne.n	401a30 <RF_Task+0x90>
				{
					SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  401a20:	2012      	movs	r0, #18
  401a22:	21ff      	movs	r1, #255	; 0xff
  401a24:	4b16      	ldr	r3, [pc, #88]	; (401a80 <RF_Task+0xe0>)
  401a26:	4798      	blx	r3
					SX1276LoRaSetOpMode(RFLR_OPMODE_SLEEP);
  401a28:	2000      	movs	r0, #0
  401a2a:	4b16      	ldr	r3, [pc, #88]	; (401a84 <RF_Task+0xe4>)
  401a2c:	4798      	blx	r3
  401a2e:	e7e5      	b.n	4019fc <RF_Task+0x5c>
// 					Manage_data.Task=RF_i;
// 					Manage_data.State_RDY=RDY_TO_SLEEP;
// 					xQueueSend(Queue_Manage,&Manage_data,portMAX_DELAY);
					//xSemaphoreGive(Lights_Distance);
				}
				else if(Semtech.Stat.Data_State==STATE_ON)
  401a30:	b21b      	sxth	r3, r3
  401a32:	2bc8      	cmp	r3, #200	; 0xc8
  401a34:	d1e2      	bne.n	4019fc <RF_Task+0x5c>
				{
					taskENTER_CRITICAL();
  401a36:	4b09      	ldr	r3, [pc, #36]	; (401a5c <RF_Task+0xbc>)
  401a38:	4798      	blx	r3
					SX1276Init();
  401a3a:	4b09      	ldr	r3, [pc, #36]	; (401a60 <RF_Task+0xc0>)
  401a3c:	4798      	blx	r3
					delay_ms(1);
  401a3e:	f242 107c 	movw	r0, #8572	; 0x217c
  401a42:	4b08      	ldr	r3, [pc, #32]	; (401a64 <RF_Task+0xc4>)
  401a44:	4798      	blx	r3
					taskEXIT_CRITICAL();
  401a46:	4b08      	ldr	r3, [pc, #32]	; (401a68 <RF_Task+0xc8>)
  401a48:	4798      	blx	r3
  401a4a:	e7d7      	b.n	4019fc <RF_Task+0x5c>
				}
				
			}
			else if(Semtech.Stat.Cmd==STAY_IN_STATE)
  401a4c:	b21b      	sxth	r3, r3
  401a4e:	2bcb      	cmp	r3, #203	; 0xcb
  401a50:	d1d4      	bne.n	4019fc <RF_Task+0x5c>
			{
				Rf_mode(&Semtech);
  401a52:	4668      	mov	r0, sp
  401a54:	47b0      	blx	r6
  401a56:	e7d1      	b.n	4019fc <RF_Task+0x5c>
  401a58:	00403385 	.word	0x00403385
  401a5c:	00402845 	.word	0x00402845
  401a60:	00402181 	.word	0x00402181
  401a64:	20000001 	.word	0x20000001
  401a68:	00402865 	.word	0x00402865
  401a6c:	004008c5 	.word	0x004008c5
  401a70:	20000040 	.word	0x20000040
  401a74:	2000ad64 	.word	0x2000ad64
  401a78:	00402e31 	.word	0x00402e31
  401a7c:	004018a1 	.word	0x004018a1
  401a80:	00401e1d 	.word	0x00401e1d
  401a84:	00401f71 	.word	0x00401f71

00401a88 <SX1276LoRaSetRFPower>:
	SX1276LR->RegPaDac&=0x4;	//0x7 pro 20dBm
	SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );	//PA +20dBm
}

void SX1276LoRaSetRFPower( int8_t power,tSX1276LR *SX1276LR  )
{
  401a88:	b570      	push	{r4, r5, r6, lr}
  401a8a:	4604      	mov	r4, r0
  401a8c:	460d      	mov	r5, r1
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  401a8e:	2009      	movs	r0, #9
  401a90:	4401      	add	r1, r0
  401a92:	4e22      	ldr	r6, [pc, #136]	; (401b1c <SX1276LoRaSetRFPower+0x94>)
  401a94:	47b0      	blx	r6
	SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
  401a96:	204d      	movs	r0, #77	; 0x4d
  401a98:	f105 014c 	add.w	r1, r5, #76	; 0x4c
  401a9c:	47b0      	blx	r6
	
	if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
  401a9e:	7a6a      	ldrb	r2, [r5, #9]
  401aa0:	f012 0f80 	tst.w	r2, #128	; 0x80
  401aa4:	d025      	beq.n	401af2 <SX1276LoRaSetRFPower+0x6a>
	{
		if( ( SX1276LR->RegPaDac & 0x87 ) == 0x87 )
  401aa6:	f895 304c 	ldrb.w	r3, [r5, #76]	; 0x4c
  401aaa:	f003 0387 	and.w	r3, r3, #135	; 0x87
  401aae:	2b87      	cmp	r3, #135	; 0x87
  401ab0:	d10f      	bne.n	401ad2 <SX1276LoRaSetRFPower+0x4a>
		{
			if( power < 5 )
			{
				power = 5;
  401ab2:	2c05      	cmp	r4, #5
  401ab4:	bfb8      	it	lt
  401ab6:	2405      	movlt	r4, #5
  401ab8:	2c14      	cmp	r4, #20
  401aba:	bfa8      	it	ge
  401abc:	2414      	movge	r4, #20
			if( power > 20 )
			{
				power = 20;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
  401abe:	3c05      	subs	r4, #5
  401ac0:	f004 040f 	and.w	r4, r4, #15
			}
			if( power > 20 )
			{
				power = 20;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  401ac4:	f042 0270 	orr.w	r2, r2, #112	; 0x70
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
  401ac8:	f022 020f 	bic.w	r2, r2, #15
  401acc:	4314      	orrs	r4, r2
  401ace:	726c      	strb	r4, [r5, #9]
  401ad0:	e01e      	b.n	401b10 <SX1276LoRaSetRFPower+0x88>
		}
		else
		{
			if( power < 2 )
			{
				power = 2;
  401ad2:	2c02      	cmp	r4, #2
  401ad4:	bfb8      	it	lt
  401ad6:	2402      	movlt	r4, #2
  401ad8:	2c11      	cmp	r4, #17
  401ada:	bfa8      	it	ge
  401adc:	2411      	movge	r4, #17
			if( power > 17 )
			{
				power = 17;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
  401ade:	3c02      	subs	r4, #2
  401ae0:	f004 040f 	and.w	r4, r4, #15
			}
			if( power > 17 )
			{
				power = 17;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  401ae4:	f042 0270 	orr.w	r2, r2, #112	; 0x70
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
  401ae8:	f022 020f 	bic.w	r2, r2, #15
  401aec:	4314      	orrs	r4, r2
  401aee:	726c      	strb	r4, [r5, #9]
  401af0:	e00e      	b.n	401b10 <SX1276LoRaSetRFPower+0x88>
  401af2:	ea44 73e4 	orr.w	r3, r4, r4, asr #31
  401af6:	b25b      	sxtb	r3, r3
  401af8:	2b0e      	cmp	r3, #14
  401afa:	bfa8      	it	ge
  401afc:	230e      	movge	r3, #14
		if( power > 14 )
		{
			power = 14;
		}
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
  401afe:	3301      	adds	r3, #1
  401b00:	f003 030f 	and.w	r3, r3, #15
		}
		if( power > 14 )
		{
			power = 14;
		}
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  401b04:	f042 0270 	orr.w	r2, r2, #112	; 0x70
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
  401b08:	f022 020f 	bic.w	r2, r2, #15
  401b0c:	4313      	orrs	r3, r2
  401b0e:	726b      	strb	r3, [r5, #9]
	}
	SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
  401b10:	2009      	movs	r0, #9
  401b12:	7a69      	ldrb	r1, [r5, #9]
  401b14:	4b02      	ldr	r3, [pc, #8]	; (401b20 <SX1276LoRaSetRFPower+0x98>)
  401b16:	4798      	blx	r3
  401b18:	bd70      	pop	{r4, r5, r6, pc}
  401b1a:	bf00      	nop
  401b1c:	00401e81 	.word	0x00401e81
  401b20:	00401e1d 	.word	0x00401e1d

00401b24 <SX1276LoRaSetPAOutput>:
	//LoRaSettings.Power = power;
}


void SX1276LoRaSetPAOutput( uint8_t outputPin,  tSX1276LR *SX1276LR )
{
  401b24:	b538      	push	{r3, r4, r5, lr}
  401b26:	4605      	mov	r5, r0
  401b28:	460c      	mov	r4, r1
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  401b2a:	2009      	movs	r0, #9
  401b2c:	4401      	add	r1, r0
  401b2e:	4b05      	ldr	r3, [pc, #20]	; (401b44 <SX1276LoRaSetPAOutput+0x20>)
  401b30:	4798      	blx	r3
	SX1276LR->RegPaConfig = (SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_MASK ) | outputPin;
  401b32:	7a61      	ldrb	r1, [r4, #9]
  401b34:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  401b38:	4329      	orrs	r1, r5
  401b3a:	7261      	strb	r1, [r4, #9]
	SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
  401b3c:	2009      	movs	r0, #9
  401b3e:	4b02      	ldr	r3, [pc, #8]	; (401b48 <SX1276LoRaSetPAOutput+0x24>)
  401b40:	4798      	blx	r3
  401b42:	bd38      	pop	{r3, r4, r5, pc}
  401b44:	00401e81 	.word	0x00401e81
  401b48:	00401e1d 	.word	0x00401e1d

00401b4c <SX1276LoRaSetPa20dBm>:
}

void SX1276LoRaSetPa20dBm( bool enale,  tSX1276LR *SX1276LR )
{
  401b4c:	b570      	push	{r4, r5, r6, lr}
  401b4e:	4606      	mov	r6, r0
  401b50:	460c      	mov	r4, r1
	SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
  401b52:	204d      	movs	r0, #77	; 0x4d
  401b54:	314c      	adds	r1, #76	; 0x4c
  401b56:	4d0b      	ldr	r5, [pc, #44]	; (401b84 <SX1276LoRaSetPa20dBm+0x38>)
  401b58:	47a8      	blx	r5
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  401b5a:	2009      	movs	r0, #9
  401b5c:	1821      	adds	r1, r4, r0
  401b5e:	47a8      	blx	r5

	if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
  401b60:	f994 3009 	ldrsb.w	r3, [r4, #9]
  401b64:	2b00      	cmp	r3, #0
  401b66:	da04      	bge.n	401b72 <SX1276LoRaSetPa20dBm+0x26>
	{
		if( enale == true )
  401b68:	b136      	cbz	r6, 401b78 <SX1276LoRaSetPa20dBm+0x2c>
		{
			SX1276LR->RegPaDac = 0x87;
  401b6a:	2387      	movs	r3, #135	; 0x87
  401b6c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  401b70:	e002      	b.n	401b78 <SX1276LoRaSetPa20dBm+0x2c>
		}
	}
	else
	{
		SX1276LR->RegPaDac = 0x84;
  401b72:	2384      	movs	r3, #132	; 0x84
  401b74:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
	SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );
  401b78:	204d      	movs	r0, #77	; 0x4d
  401b7a:	f894 104c 	ldrb.w	r1, [r4, #76]	; 0x4c
  401b7e:	4b02      	ldr	r3, [pc, #8]	; (401b88 <SX1276LoRaSetPa20dBm+0x3c>)
  401b80:	4798      	blx	r3
  401b82:	bd70      	pop	{r4, r5, r6, pc}
  401b84:	00401e81 	.word	0x00401e81
  401b88:	00401e1d 	.word	0x00401e1d
  401b8c:	00000000 	.word	0x00000000

00401b90 <SX1276LoRaSetRFFrequency>:
}


void SX1276LoRaSetRFFrequency( uint32_t freq,  tSX1276LR *SX1276LR )
{
  401b90:	b538      	push	{r3, r4, r5, lr}
  401b92:	460c      	mov	r4, r1
	freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
  401b94:	4b0c      	ldr	r3, [pc, #48]	; (401bc8 <SX1276LoRaSetRFFrequency+0x38>)
  401b96:	4798      	blx	r3
  401b98:	a309      	add	r3, pc, #36	; (adr r3, 401bc0 <SX1276LoRaSetRFFrequency+0x30>)
  401b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b9e:	4d0b      	ldr	r5, [pc, #44]	; (401bcc <SX1276LoRaSetRFFrequency+0x3c>)
  401ba0:	47a8      	blx	r5
  401ba2:	4b0b      	ldr	r3, [pc, #44]	; (401bd0 <SX1276LoRaSetRFFrequency+0x40>)
  401ba4:	4798      	blx	r3
	SX1276LR->RegFrfMsb = ( uint8_t )( ( freq >> 16 ) & 0xFF );
  401ba6:	0c03      	lsrs	r3, r0, #16
  401ba8:	71a3      	strb	r3, [r4, #6]
	SX1276LR->RegFrfMid = ( uint8_t )( ( freq >> 8 ) & 0xFF );
  401baa:	0a03      	lsrs	r3, r0, #8
  401bac:	71e3      	strb	r3, [r4, #7]
	SX1276LR->RegFrfLsb = ( uint8_t )( freq & 0xFF );
  401bae:	7220      	strb	r0, [r4, #8]
	SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
  401bb0:	2006      	movs	r0, #6
  401bb2:	1821      	adds	r1, r4, r0
  401bb4:	2203      	movs	r2, #3
  401bb6:	4b07      	ldr	r3, [pc, #28]	; (401bd4 <SX1276LoRaSetRFFrequency+0x44>)
  401bb8:	4798      	blx	r3
  401bba:	bd38      	pop	{r3, r4, r5, pc}
  401bbc:	f3af 8000 	nop.w
  401bc0:	00000000 	.word	0x00000000
  401bc4:	404e8480 	.word	0x404e8480
  401bc8:	0040540d 	.word	0x0040540d
  401bcc:	0040574d 	.word	0x0040574d
  401bd0:	00405a7d 	.word	0x00405a7d
  401bd4:	00401dd5 	.word	0x00401dd5

00401bd8 <SX1276LoRaSetNbTrigPeaks>:
	
}


void SX1276LoRaSetNbTrigPeaks( uint8_t value,tSX1276LR *SX1276LR)
{
  401bd8:	b538      	push	{r3, r4, r5, lr}
  401bda:	4605      	mov	r5, r0
  401bdc:	460c      	mov	r4, r1
	SX1276Read( 0x31, &SX1276LR->RegTestReserved31 );
  401bde:	2031      	movs	r0, #49	; 0x31
  401be0:	3130      	adds	r1, #48	; 0x30
  401be2:	4b06      	ldr	r3, [pc, #24]	; (401bfc <SX1276LoRaSetNbTrigPeaks+0x24>)
  401be4:	4798      	blx	r3
	SX1276LR->RegTestReserved31 = ( SX1276LR->RegTestReserved31 & 0xF8 ) | value;
  401be6:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  401bea:	f021 0107 	bic.w	r1, r1, #7
  401bee:	4329      	orrs	r1, r5
  401bf0:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
	SX1276Write( 0x31, SX1276LR->RegTestReserved31 );
  401bf4:	2031      	movs	r0, #49	; 0x31
  401bf6:	4b02      	ldr	r3, [pc, #8]	; (401c00 <SX1276LoRaSetNbTrigPeaks+0x28>)
  401bf8:	4798      	blx	r3
  401bfa:	bd38      	pop	{r3, r4, r5, pc}
  401bfc:	00401e81 	.word	0x00401e81
  401c00:	00401e1d 	.word	0x00401e1d

00401c04 <SX1276LoRaSetSpreadingFactor>:
	SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
}


void SX1276LoRaSetSpreadingFactor( uint8_t factor,tSX1276LR *SX1276LR )
{
  401c04:	b538      	push	{r3, r4, r5, lr}
  401c06:	4605      	mov	r5, r0
  401c08:	460c      	mov	r4, r1

	if( factor > 12 )
  401c0a:	280c      	cmp	r0, #12
  401c0c:	d809      	bhi.n	401c22 <SX1276LoRaSetSpreadingFactor+0x1e>
	{
		factor = 12;
	}
	else if( factor < 6 )
  401c0e:	2805      	cmp	r0, #5
  401c10:	d901      	bls.n	401c16 <SX1276LoRaSetSpreadingFactor+0x12>
	{
		factor = 6;
	}
	
	if( factor == 6 )
  401c12:	2806      	cmp	r0, #6
  401c14:	d106      	bne.n	401c24 <SX1276LoRaSetSpreadingFactor+0x20>
	{
		SX1276LoRaSetNbTrigPeaks( 5,SX1276LR);
  401c16:	2005      	movs	r0, #5
  401c18:	4621      	mov	r1, r4
  401c1a:	4b0c      	ldr	r3, [pc, #48]	; (401c4c <SX1276LoRaSetSpreadingFactor+0x48>)
  401c1c:	4798      	blx	r3
  401c1e:	2506      	movs	r5, #6
  401c20:	e004      	b.n	401c2c <SX1276LoRaSetSpreadingFactor+0x28>
void SX1276LoRaSetSpreadingFactor( uint8_t factor,tSX1276LR *SX1276LR )
{

	if( factor > 12 )
	{
		factor = 12;
  401c22:	250c      	movs	r5, #12
	{
		SX1276LoRaSetNbTrigPeaks( 5,SX1276LR);
	}
	else
	{
		SX1276LoRaSetNbTrigPeaks( 3,SX1276LR );
  401c24:	2003      	movs	r0, #3
  401c26:	4621      	mov	r1, r4
  401c28:	4b08      	ldr	r3, [pc, #32]	; (401c4c <SX1276LoRaSetSpreadingFactor+0x48>)
  401c2a:	4798      	blx	r3
	}

	SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
  401c2c:	201e      	movs	r0, #30
  401c2e:	1821      	adds	r1, r4, r0
  401c30:	4b07      	ldr	r3, [pc, #28]	; (401c50 <SX1276LoRaSetSpreadingFactor+0x4c>)
  401c32:	4798      	blx	r3
	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SF_MASK ) | ( factor << 4 );
  401c34:	7fa1      	ldrb	r1, [r4, #30]
  401c36:	f001 010f 	and.w	r1, r1, #15
  401c3a:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  401c3e:	b2c9      	uxtb	r1, r1
  401c40:	77a1      	strb	r1, [r4, #30]
	SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
  401c42:	201e      	movs	r0, #30
  401c44:	4b03      	ldr	r3, [pc, #12]	; (401c54 <SX1276LoRaSetSpreadingFactor+0x50>)
  401c46:	4798      	blx	r3
  401c48:	bd38      	pop	{r3, r4, r5, pc}
  401c4a:	bf00      	nop
  401c4c:	00401bd9 	.word	0x00401bd9
  401c50:	00401e81 	.word	0x00401e81
  401c54:	00401e1d 	.word	0x00401e1d

00401c58 <SX1276LoRaSetErrorCoding>:
	SX1276LR->RegTestReserved31 = ( SX1276LR->RegTestReserved31 & 0xF8 ) | value;
	SX1276Write( 0x31, SX1276LR->RegTestReserved31 );
}

void SX1276LoRaSetErrorCoding( uint8_t value,tSX1276LR *SX1276LR )
{
  401c58:	b538      	push	{r3, r4, r5, lr}
  401c5a:	4605      	mov	r5, r0
  401c5c:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  401c5e:	201d      	movs	r0, #29
  401c60:	4401      	add	r1, r0
  401c62:	4b06      	ldr	r3, [pc, #24]	; (401c7c <SX1276LoRaSetErrorCoding+0x24>)
  401c64:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_CODINGRATE_MASK ) | ( value << 1 );
  401c66:	7f61      	ldrb	r1, [r4, #29]
  401c68:	f021 010e 	bic.w	r1, r1, #14
  401c6c:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  401c70:	b2c9      	uxtb	r1, r1
  401c72:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  401c74:	201d      	movs	r0, #29
  401c76:	4b02      	ldr	r3, [pc, #8]	; (401c80 <SX1276LoRaSetErrorCoding+0x28>)
  401c78:	4798      	blx	r3
  401c7a:	bd38      	pop	{r3, r4, r5, pc}
  401c7c:	00401e81 	.word	0x00401e81
  401c80:	00401e1d 	.word	0x00401e1d

00401c84 <SX1276LoRaSetPacketCrcOn>:
	
}


void SX1276LoRaSetPacketCrcOn( bool enable,tSX1276LR *SX1276LR )
{
  401c84:	b538      	push	{r3, r4, r5, lr}
  401c86:	4605      	mov	r5, r0
  401c88:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
  401c8a:	201e      	movs	r0, #30
  401c8c:	4401      	add	r1, r0
  401c8e:	4b06      	ldr	r3, [pc, #24]	; (401ca8 <SX1276LoRaSetPacketCrcOn+0x24>)
  401c90:	4798      	blx	r3
	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) | ( enable << 2 );
  401c92:	7fa1      	ldrb	r1, [r4, #30]
  401c94:	f021 0104 	bic.w	r1, r1, #4
  401c98:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
  401c9c:	b2c9      	uxtb	r1, r1
  401c9e:	77a1      	strb	r1, [r4, #30]
	SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
  401ca0:	201e      	movs	r0, #30
  401ca2:	4b02      	ldr	r3, [pc, #8]	; (401cac <SX1276LoRaSetPacketCrcOn+0x28>)
  401ca4:	4798      	blx	r3
  401ca6:	bd38      	pop	{r3, r4, r5, pc}
  401ca8:	00401e81 	.word	0x00401e81
  401cac:	00401e1d 	.word	0x00401e1d

00401cb0 <SX1276LoRaSetSignalBandwidth>:
	
}

void SX1276LoRaSetSignalBandwidth( uint8_t bw,tSX1276LR *SX1276LR )
{
  401cb0:	b538      	push	{r3, r4, r5, lr}
  401cb2:	4605      	mov	r5, r0
  401cb4:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  401cb6:	201d      	movs	r0, #29
  401cb8:	4401      	add	r1, r0
  401cba:	4b06      	ldr	r3, [pc, #24]	; (401cd4 <SX1276LoRaSetSignalBandwidth+0x24>)
  401cbc:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_BW_MASK ) | ( bw << 4 );
  401cbe:	7f61      	ldrb	r1, [r4, #29]
  401cc0:	f001 010f 	and.w	r1, r1, #15
  401cc4:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  401cc8:	b2c9      	uxtb	r1, r1
  401cca:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  401ccc:	201d      	movs	r0, #29
  401cce:	4b02      	ldr	r3, [pc, #8]	; (401cd8 <SX1276LoRaSetSignalBandwidth+0x28>)
  401cd0:	4798      	blx	r3
  401cd2:	bd38      	pop	{r3, r4, r5, pc}
  401cd4:	00401e81 	.word	0x00401e81
  401cd8:	00401e1d 	.word	0x00401e1d

00401cdc <SX1276LoRaSetImplicitHeaderOn>:
	
}


void SX1276LoRaSetImplicitHeaderOn( bool enable,tSX1276LR *SX1276LR )
{
  401cdc:	b538      	push	{r3, r4, r5, lr}
  401cde:	4605      	mov	r5, r0
  401ce0:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  401ce2:	201d      	movs	r0, #29
  401ce4:	4401      	add	r1, r0
  401ce6:	4b05      	ldr	r3, [pc, #20]	; (401cfc <SX1276LoRaSetImplicitHeaderOn+0x20>)
  401ce8:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) | ( enable );
  401cea:	7f61      	ldrb	r1, [r4, #29]
  401cec:	f021 0101 	bic.w	r1, r1, #1
  401cf0:	4329      	orrs	r1, r5
  401cf2:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  401cf4:	201d      	movs	r0, #29
  401cf6:	4b02      	ldr	r3, [pc, #8]	; (401d00 <SX1276LoRaSetImplicitHeaderOn+0x24>)
  401cf8:	4798      	blx	r3
  401cfa:	bd38      	pop	{r3, r4, r5, pc}
  401cfc:	00401e81 	.word	0x00401e81
  401d00:	00401e1d 	.word	0x00401e1d

00401d04 <SX1276LoRaSetSymbTimeout>:
	
}

void SX1276LoRaSetSymbTimeout( uint16_t value,tSX1276LR *SX1276LR )
{
  401d04:	b570      	push	{r4, r5, r6, lr}
  401d06:	4606      	mov	r6, r0
  401d08:	460c      	mov	r4, r1
	SX1276ReadBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
  401d0a:	f101 051e 	add.w	r5, r1, #30
  401d0e:	201e      	movs	r0, #30
  401d10:	4629      	mov	r1, r5
  401d12:	2202      	movs	r2, #2
  401d14:	4b07      	ldr	r3, [pc, #28]	; (401d34 <SX1276LoRaSetSymbTimeout+0x30>)
  401d16:	4798      	blx	r3

	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) | ( ( value >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK );
  401d18:	f3c6 2201 	ubfx	r2, r6, #8, #2
  401d1c:	7fa3      	ldrb	r3, [r4, #30]
  401d1e:	f023 0303 	bic.w	r3, r3, #3
  401d22:	4313      	orrs	r3, r2
  401d24:	77a3      	strb	r3, [r4, #30]
	SX1276LR->RegSymbTimeoutLsb = value & 0xFF;
  401d26:	77e6      	strb	r6, [r4, #31]
	SX1276WriteBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
  401d28:	201e      	movs	r0, #30
  401d2a:	4629      	mov	r1, r5
  401d2c:	2202      	movs	r2, #2
  401d2e:	4b02      	ldr	r3, [pc, #8]	; (401d38 <SX1276LoRaSetSymbTimeout+0x34>)
  401d30:	4798      	blx	r3
  401d32:	bd70      	pop	{r4, r5, r6, pc}
  401d34:	00401e39 	.word	0x00401e39
  401d38:	00401dd5 	.word	0x00401dd5

00401d3c <SX1276LoRaSetPayloadLength>:
}

void SX1276LoRaSetPayloadLength( uint8_t value,tSX1276LR *SX1276LR )
{
  401d3c:	b508      	push	{r3, lr}
  401d3e:	4603      	mov	r3, r0
	SX1276LR->RegPayloadLength = value;
  401d40:	f881 0022 	strb.w	r0, [r1, #34]	; 0x22
	SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
  401d44:	2022      	movs	r0, #34	; 0x22
  401d46:	4619      	mov	r1, r3
  401d48:	4b01      	ldr	r3, [pc, #4]	; (401d50 <SX1276LoRaSetPayloadLength+0x14>)
  401d4a:	4798      	blx	r3
  401d4c:	bd08      	pop	{r3, pc}
  401d4e:	bf00      	nop
  401d50:	00401e1d 	.word	0x00401e1d

00401d54 <SX1276LoRaSetLowDatarateOptimize>:
	
}

void SX1276LoRaSetLowDatarateOptimize( bool enable,tSX1276LR *SX1276LR )
{
  401d54:	b538      	push	{r3, r4, r5, lr}
  401d56:	4605      	mov	r5, r0
  401d58:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG3, &SX1276LR->RegModemConfig3 );
  401d5a:	2026      	movs	r0, #38	; 0x26
  401d5c:	4401      	add	r1, r0
  401d5e:	4b07      	ldr	r3, [pc, #28]	; (401d7c <SX1276LoRaSetLowDatarateOptimize+0x28>)
  401d60:	4798      	blx	r3
	SX1276LR->RegModemConfig3 = ( SX1276LR->RegModemConfig3 & RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) | ( enable << 3 );
  401d62:	f894 1026 	ldrb.w	r1, [r4, #38]	; 0x26
  401d66:	f021 0108 	bic.w	r1, r1, #8
  401d6a:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  401d6e:	b2c9      	uxtb	r1, r1
  401d70:	f884 1026 	strb.w	r1, [r4, #38]	; 0x26
	SX1276Write( REG_LR_MODEMCONFIG3, SX1276LR->RegModemConfig3 );
  401d74:	2026      	movs	r0, #38	; 0x26
  401d76:	4b02      	ldr	r3, [pc, #8]	; (401d80 <SX1276LoRaSetLowDatarateOptimize+0x2c>)
  401d78:	4798      	blx	r3
  401d7a:	bd38      	pop	{r3, r4, r5, pc}
  401d7c:	00401e81 	.word	0x00401e81
  401d80:	00401e1d 	.word	0x00401e1d

00401d84 <SX1276InitIo>:

extern struct spi_device device_rf;


void SX1276InitIo( void )
{
  401d84:	b570      	push	{r4, r5, r6, lr}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401d86:	4c10      	ldr	r4, [pc, #64]	; (401dc8 <SX1276InitIo+0x44>)
  401d88:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401d8c:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d8e:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401d92:	6323      	str	r3, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401d94:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  401d98:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d9a:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401d9e:	6323      	str	r3, [r4, #48]	; 0x30
	ioport_set_pin_level(SX1276_RxTx_PIN,true);
	
	ioport_set_pin_dir(SX1276_RESET_PIN, IOPORT_DIR_OUTPUT );
	ioport_set_pin_level(SX1276_RESET_PIN,true);
	
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401da0:	4e0a      	ldr	r6, [pc, #40]	; (401dcc <SX1276InitIo+0x48>)
  401da2:	200c      	movs	r0, #12
  401da4:	4631      	mov	r1, r6
  401da6:	4d0a      	ldr	r5, [pc, #40]	; (401dd0 <SX1276InitIo+0x4c>)
  401da8:	47a8      	blx	r5
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401daa:	200d      	movs	r0, #13
  401dac:	4631      	mov	r1, r6
  401dae:	47a8      	blx	r5
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401db0:	200e      	movs	r0, #14
  401db2:	4631      	mov	r1, r6
  401db4:	47a8      	blx	r5
		
	gpio_configure_pin(SX1276_CS_PIN, SPI_NPCS0_FLAGS);
  401db6:	200b      	movs	r0, #11
  401db8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401dbc:	47a8      	blx	r5
  401dbe:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401dc2:	6323      	str	r3, [r4, #48]	; 0x30
  401dc4:	bd70      	pop	{r4, r5, r6, pc}
  401dc6:	bf00      	nop
  401dc8:	400e0e00 	.word	0x400e0e00
  401dcc:	08000001 	.word	0x08000001
  401dd0:	004040a1 	.word	0x004040a1

00401dd4 <SX1276WriteBuffer>:
// 	spi_deselect_device(SPI, &ss);
// 	return;
// }

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
  401dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401dd8:	4605      	mov	r5, r0
  401dda:	4688      	mov	r8, r1
  401ddc:	4617      	mov	r7, r2
     
//	taskENTER_CRITICAL();
	//spi_set_peripheral_chip_select_value(SPI, 1);	//pridano
	
	spi_select_device(SPI, &device_rf);
  401dde:	4c0a      	ldr	r4, [pc, #40]	; (401e08 <SX1276WriteBuffer+0x34>)
  401de0:	4e0a      	ldr	r6, [pc, #40]	; (401e0c <SX1276WriteBuffer+0x38>)
  401de2:	4620      	mov	r0, r4
  401de4:	4631      	mov	r1, r6
  401de6:	4b0a      	ldr	r3, [pc, #40]	; (401e10 <SX1276WriteBuffer+0x3c>)
  401de8:	4798      	blx	r3
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  401dea:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  401dee:	60e5      	str	r5, [r4, #12]
	//ioport_set_pin_level(SX1276_CS_PIN, false);
	spi_put(SPI, addr | 0x80);

	spi_write_packet(SPI,buffer,size);
  401df0:	4620      	mov	r0, r4
  401df2:	4641      	mov	r1, r8
  401df4:	463a      	mov	r2, r7
  401df6:	4b07      	ldr	r3, [pc, #28]	; (401e14 <SX1276WriteBuffer+0x40>)
  401df8:	4798      	blx	r3
	
	spi_deselect_device(SPI, &device_rf);
  401dfa:	4620      	mov	r0, r4
  401dfc:	4631      	mov	r1, r6
  401dfe:	4b06      	ldr	r3, [pc, #24]	; (401e18 <SX1276WriteBuffer+0x44>)
  401e00:	4798      	blx	r3
  401e02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401e06:	bf00      	nop
  401e08:	40008000 	.word	0x40008000
  401e0c:	20000a30 	.word	0x20000a30
  401e10:	00400445 	.word	0x00400445
  401e14:	00400491 	.word	0x00400491
  401e18:	00400471 	.word	0x00400471

00401e1c <SX1276Write>:
		ioport_set_pin_level(SX1276_RESET_PIN, false);
	}
}

void SX1276Write( uint8_t addr, uint8_t data )
{
  401e1c:	b500      	push	{lr}
  401e1e:	b083      	sub	sp, #12
  401e20:	ab02      	add	r3, sp, #8
  401e22:	f803 1d01 	strb.w	r1, [r3, #-1]!
    SX1276WriteBuffer( addr, &data, 1 );
  401e26:	4619      	mov	r1, r3
  401e28:	2201      	movs	r2, #1
  401e2a:	4b02      	ldr	r3, [pc, #8]	; (401e34 <SX1276Write+0x18>)
  401e2c:	4798      	blx	r3
}
  401e2e:	b003      	add	sp, #12
  401e30:	f85d fb04 	ldr.w	pc, [sp], #4
  401e34:	00401dd5 	.word	0x00401dd5

00401e38 <SX1276ReadBuffer>:
		

}

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
  401e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401e3c:	4605      	mov	r5, r0
  401e3e:	4688      	mov	r8, r1
  401e40:	4617      	mov	r7, r2
   
 //	taskENTER_CRITICAL();
	//spi_set_peripheral_chip_select_value(SPI, 1);	//pridano
    
	//ioport_set_pin_level(SX1276_CS_PIN, false);
	spi_select_device(SPI, &device_rf);
  401e42:	4c0a      	ldr	r4, [pc, #40]	; (401e6c <SX1276ReadBuffer+0x34>)
  401e44:	4e0a      	ldr	r6, [pc, #40]	; (401e70 <SX1276ReadBuffer+0x38>)
  401e46:	4620      	mov	r0, r4
  401e48:	4631      	mov	r1, r6
  401e4a:	4b0a      	ldr	r3, [pc, #40]	; (401e74 <SX1276ReadBuffer+0x3c>)
  401e4c:	4798      	blx	r3
  401e4e:	f005 057f 	and.w	r5, r5, #127	; 0x7f
  401e52:	60e5      	str	r5, [r4, #12]
	
	spi_put(SPI, addr & 0x7F);
	spi_read_packet(SPI,buffer,size);
  401e54:	4620      	mov	r0, r4
  401e56:	4641      	mov	r1, r8
  401e58:	463a      	mov	r2, r7
  401e5a:	4b07      	ldr	r3, [pc, #28]	; (401e78 <SX1276ReadBuffer+0x40>)
  401e5c:	4798      	blx	r3

	//ioport_set_pin_level(SX1276_CS_PIN, true);
	spi_deselect_device(SPI, &device_rf);
  401e5e:	4620      	mov	r0, r4
  401e60:	4631      	mov	r1, r6
  401e62:	4b06      	ldr	r3, [pc, #24]	; (401e7c <SX1276ReadBuffer+0x44>)
  401e64:	4798      	blx	r3
  401e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401e6a:	bf00      	nop
  401e6c:	40008000 	.word	0x40008000
  401e70:	20000a30 	.word	0x20000a30
  401e74:	00400445 	.word	0x00400445
  401e78:	004004c9 	.word	0x004004c9
  401e7c:	00400471 	.word	0x00400471

00401e80 <SX1276Read>:
{
    SX1276WriteBuffer( addr, &data, 1 );
}

void SX1276Read( uint8_t addr, uint8_t *data )
{
  401e80:	b508      	push	{r3, lr}
    SX1276ReadBuffer( addr, data, 1 );
  401e82:	2201      	movs	r2, #1
  401e84:	4b01      	ldr	r3, [pc, #4]	; (401e8c <SX1276Read+0xc>)
  401e86:	4798      	blx	r3
  401e88:	bd08      	pop	{r3, pc}
  401e8a:	bf00      	nop
  401e8c:	00401e39 	.word	0x00401e39

00401e90 <SX1276WriteFifo>:
 //	taskEXIT_CRITICAL();
	
}

void SX1276WriteFifo( uint8_t *buffer, uint8_t size )
{
  401e90:	b508      	push	{r3, lr}
  401e92:	4603      	mov	r3, r0
  401e94:	460a      	mov	r2, r1
    SX1276WriteBuffer( 0, buffer, size );
  401e96:	2000      	movs	r0, #0
  401e98:	4619      	mov	r1, r3
  401e9a:	4b01      	ldr	r3, [pc, #4]	; (401ea0 <SX1276WriteFifo+0x10>)
  401e9c:	4798      	blx	r3
  401e9e:	bd08      	pop	{r3, pc}
  401ea0:	00401dd5 	.word	0x00401dd5

00401ea4 <SX1276ReadFifo>:
}

void SX1276ReadFifo( uint8_t *buffer, uint8_t size )
{
  401ea4:	b508      	push	{r3, lr}
  401ea6:	4603      	mov	r3, r0
  401ea8:	460a      	mov	r2, r1
    SX1276ReadBuffer( 0, buffer, size );
  401eaa:	2000      	movs	r0, #0
  401eac:	4619      	mov	r1, r3
  401eae:	4b01      	ldr	r3, [pc, #4]	; (401eb4 <SX1276ReadFifo+0x10>)
  401eb0:	4798      	blx	r3
  401eb2:	bd08      	pop	{r3, pc}
  401eb4:	00401e39 	.word	0x00401e39

00401eb8 <SX1276LoRaSetDefaults>:


}

void SX1276LoRaSetDefaults( void )
{	
  401eb8:	b510      	push	{r4, lr}
	//See app note
	if (LoRaSettings.SignalBw<9)	//mensi nez 500
  401eba:	4b29      	ldr	r3, [pc, #164]	; (401f60 <SX1276LoRaSetDefaults+0xa8>)
  401ebc:	795b      	ldrb	r3, [r3, #5]
  401ebe:	2b08      	cmp	r3, #8
  401ec0:	d80f      	bhi.n	401ee2 <SX1276LoRaSetDefaults+0x2a>
	{
		SX1276Read( 0x31, &SX1276LR.RegTestReserved31 );
  401ec2:	4c28      	ldr	r4, [pc, #160]	; (401f64 <SX1276LoRaSetDefaults+0xac>)
  401ec4:	2031      	movs	r0, #49	; 0x31
  401ec6:	4621      	mov	r1, r4
  401ec8:	4b27      	ldr	r3, [pc, #156]	; (401f68 <SX1276LoRaSetDefaults+0xb0>)
  401eca:	4798      	blx	r3
		// Sets IF frequency selection manual
		SX1276LR.RegTestReserved31 &= 0x7F; // pro pasmo krome 5000 khz musime vycistiti bit 7
  401ecc:	4623      	mov	r3, r4
  401ece:	f813 1930 	ldrb.w	r1, [r3], #-48
  401ed2:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  401ed6:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
		SX1276LR.RegTestReserved31 &=~ 0x80; //7 bit vznulovat
		SX1276Write( 0x31, SX1276LR.RegTestReserved31 );
  401eda:	2031      	movs	r0, #49	; 0x31
  401edc:	4b23      	ldr	r3, [pc, #140]	; (401f6c <SX1276LoRaSetDefaults+0xb4>)
  401ede:	4798      	blx	r3
  401ee0:	e014      	b.n	401f0c <SX1276LoRaSetDefaults+0x54>
		
	}else
	{
		SX1276Read( 0x31, &SX1276LR.RegTestReserved31 );
  401ee2:	4c20      	ldr	r4, [pc, #128]	; (401f64 <SX1276LoRaSetDefaults+0xac>)
  401ee4:	2031      	movs	r0, #49	; 0x31
  401ee6:	4621      	mov	r1, r4
  401ee8:	4b1f      	ldr	r3, [pc, #124]	; (401f68 <SX1276LoRaSetDefaults+0xb0>)
  401eea:	4798      	blx	r3
		// Sets IF frequency selection manual
		SX1276LR.RegTestReserved31 &= 0x7F; // pro pasmo krome 5000 khz musime vycistiti bit 7
  401eec:	4623      	mov	r3, r4
  401eee:	f813 1930 	ldrb.w	r1, [r3], #-48
		SX1276LR.RegTestReserved31 |= 0x80; //7 bit set
  401ef2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401ef6:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
		SX1276Write( 0x31, SX1276LR.RegTestReserved31 );
  401efa:	2031      	movs	r0, #49	; 0x31
  401efc:	4c1b      	ldr	r4, [pc, #108]	; (401f6c <SX1276LoRaSetDefaults+0xb4>)
  401efe:	47a0      	blx	r4
		SX1276Write( 0x36, 0x2);	//See Erata
  401f00:	2036      	movs	r0, #54	; 0x36
  401f02:	2102      	movs	r1, #2
  401f04:	47a0      	blx	r4
		SX1276Write( 0x3a, 0x64);	//See Erata
  401f06:	203a      	movs	r0, #58	; 0x3a
  401f08:	2164      	movs	r1, #100	; 0x64
  401f0a:	47a0      	blx	r4
	}
	
	if(LoRaSettings.SignalBw==0)   SX1276Write( 0x2F, 0x48 );
  401f0c:	4b14      	ldr	r3, [pc, #80]	; (401f60 <SX1276LoRaSetDefaults+0xa8>)
  401f0e:	795b      	ldrb	r3, [r3, #5]
  401f10:	b91b      	cbnz	r3, 401f1a <SX1276LoRaSetDefaults+0x62>
  401f12:	202f      	movs	r0, #47	; 0x2f
  401f14:	2148      	movs	r1, #72	; 0x48
  401f16:	4b15      	ldr	r3, [pc, #84]	; (401f6c <SX1276LoRaSetDefaults+0xb4>)
  401f18:	4798      	blx	r3
	if((LoRaSettings.SignalBw>=0)&&(LoRaSettings.SignalBw<=5))   SX1276Write( 0x2F, 0x44 );
  401f1a:	4b11      	ldr	r3, [pc, #68]	; (401f60 <SX1276LoRaSetDefaults+0xa8>)
  401f1c:	795b      	ldrb	r3, [r3, #5]
  401f1e:	2b05      	cmp	r3, #5
  401f20:	d803      	bhi.n	401f2a <SX1276LoRaSetDefaults+0x72>
  401f22:	202f      	movs	r0, #47	; 0x2f
  401f24:	2144      	movs	r1, #68	; 0x44
  401f26:	4b11      	ldr	r3, [pc, #68]	; (401f6c <SX1276LoRaSetDefaults+0xb4>)
  401f28:	4798      	blx	r3
	if((LoRaSettings.SignalBw>=6)&&(LoRaSettings.SignalBw<=8))   SX1276Write( 0x2F, 0x40 );
  401f2a:	4b0d      	ldr	r3, [pc, #52]	; (401f60 <SX1276LoRaSetDefaults+0xa8>)
  401f2c:	795b      	ldrb	r3, [r3, #5]
  401f2e:	3b06      	subs	r3, #6
  401f30:	b2db      	uxtb	r3, r3
  401f32:	2b02      	cmp	r3, #2
  401f34:	d803      	bhi.n	401f3e <SX1276LoRaSetDefaults+0x86>
  401f36:	202f      	movs	r0, #47	; 0x2f
  401f38:	2140      	movs	r1, #64	; 0x40
  401f3a:	4b0c      	ldr	r3, [pc, #48]	; (401f6c <SX1276LoRaSetDefaults+0xb4>)
  401f3c:	4798      	blx	r3
	
	
	//	SX1276Write( 0x2F, 0x40 );
	SX1276Read( 0x30, &SX1276LR.RegTestReserved31 );
  401f3e:	4c09      	ldr	r4, [pc, #36]	; (401f64 <SX1276LoRaSetDefaults+0xac>)
  401f40:	2030      	movs	r0, #48	; 0x30
  401f42:	4621      	mov	r1, r4
  401f44:	4b08      	ldr	r3, [pc, #32]	; (401f68 <SX1276LoRaSetDefaults+0xb0>)
  401f46:	4798      	blx	r3
	SX1276LR.RegTestReserved31&=0xFE;
  401f48:	4623      	mov	r3, r4
  401f4a:	f813 1930 	ldrb.w	r1, [r3], #-48
  401f4e:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  401f52:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
	SX1276Write( 0x30, SX1276LR.RegTestReserved31 );
  401f56:	2030      	movs	r0, #48	; 0x30
  401f58:	4b04      	ldr	r3, [pc, #16]	; (401f6c <SX1276LoRaSetDefaults+0xb4>)
  401f5a:	4798      	blx	r3
  401f5c:	bd10      	pop	{r4, pc}
  401f5e:	bf00      	nop
  401f60:	20000018 	.word	0x20000018
  401f64:	2000ad0c 	.word	0x2000ad0c
  401f68:	00401e81 	.word	0x00401e81
  401f6c:	00401e1d 	.word	0x00401e1d

00401f70 <SX1276LoRaSetOpMode>:
    // Wait 6ms
    delay_ms(60)    ;
}

void SX1276LoRaSetOpMode( uint8_t opMode )
{	
  401f70:	b538      	push	{r3, r4, r5, lr}
		static uint8_t opModePrev = RFLR_OPMODE_STANDBY;
		static bool antennaSwitchTxOnPrev = true;
		bool antennaSwitchTxOn = false;

		opModePrev = SX1276LR.RegOpMode & ~RFLR_OPMODE_MASK;
  401f72:	4c0c      	ldr	r4, [pc, #48]	; (401fa4 <SX1276LoRaSetOpMode+0x34>)
  401f74:	7863      	ldrb	r3, [r4, #1]
  401f76:	f003 0107 	and.w	r1, r3, #7
  401f7a:	4a0b      	ldr	r2, [pc, #44]	; (401fa8 <SX1276LoRaSetOpMode+0x38>)
  401f7c:	7011      	strb	r1, [r2, #0]
			antennaSwitchTxOn = false;
		}

	//	RXTX( antennaSwitchTxOn ); // Antenna switch control

		SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_MASK ) | opMode;
  401f7e:	4605      	mov	r5, r0
  401f80:	f023 0307 	bic.w	r3, r3, #7
  401f84:	4303      	orrs	r3, r0
  401f86:	4621      	mov	r1, r4
  401f88:	f801 3f01 	strb.w	r3, [r1, #1]!
		
		SX1276Read( REG_LR_OPMODE, &SX1276LR.RegOpMode );
  401f8c:	2001      	movs	r0, #1
  401f8e:	4b07      	ldr	r3, [pc, #28]	; (401fac <SX1276LoRaSetOpMode+0x3c>)
  401f90:	4798      	blx	r3
		
		SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_MASK ) | opMode;
  401f92:	7861      	ldrb	r1, [r4, #1]
  401f94:	f021 0107 	bic.w	r1, r1, #7
  401f98:	4329      	orrs	r1, r5
  401f9a:	7061      	strb	r1, [r4, #1]
		SX1276Write( REG_LR_OPMODE, SX1276LR.RegOpMode );
  401f9c:	2001      	movs	r0, #1
  401f9e:	4b04      	ldr	r3, [pc, #16]	; (401fb0 <SX1276LoRaSetOpMode+0x40>)
  401fa0:	4798      	blx	r3
  401fa2:	bd38      	pop	{r3, r4, r5, pc}
  401fa4:	2000acdc 	.word	0x2000acdc
  401fa8:	20000014 	.word	0x20000014
  401fac:	00401e81 	.word	0x00401e81
  401fb0:	00401e1d 	.word	0x00401e1d

00401fb4 <SX1276LoRaInit>:

 tSX1276LR  SX1276LR;


void SX1276LoRaInit( void )
{
  401fb4:	b538      	push	{r3, r4, r5, lr}
   
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );	
  401fb6:	2001      	movs	r0, #1
  401fb8:	4b2e      	ldr	r3, [pc, #184]	; (402074 <SX1276LoRaInit+0xc0>)
  401fba:	4798      	blx	r3
	SX1276LoRaSetDefaults( );
  401fbc:	4b2e      	ldr	r3, [pc, #184]	; (402078 <SX1276LoRaInit+0xc4>)
  401fbe:	4798      	blx	r3
		
	SX1276ReadBuffer( 0x1,&SX1276LR, 0x70 - 1 );
  401fc0:	4c2e      	ldr	r4, [pc, #184]	; (40207c <SX1276LoRaInit+0xc8>)
  401fc2:	2001      	movs	r0, #1
  401fc4:	4621      	mov	r1, r4
  401fc6:	226f      	movs	r2, #111	; 0x6f
  401fc8:	4b2d      	ldr	r3, [pc, #180]	; (402080 <SX1276LoRaInit+0xcc>)
  401fca:	4798      	blx	r3
       
    // set the RF settings 
    SX1276LoRaSetRFFrequency( LoRaSettings.RFFrequency,&SX1276LR );
  401fcc:	4d2d      	ldr	r5, [pc, #180]	; (402084 <SX1276LoRaInit+0xd0>)
  401fce:	6828      	ldr	r0, [r5, #0]
  401fd0:	4621      	mov	r1, r4
  401fd2:	4b2d      	ldr	r3, [pc, #180]	; (402088 <SX1276LoRaInit+0xd4>)
  401fd4:	4798      	blx	r3
    SX1276LoRaSetSpreadingFactor( LoRaSettings.SpreadingFactor,&SX1276LR ); // SF6 only operates in implicit header mode.
  401fd6:	79a8      	ldrb	r0, [r5, #6]
  401fd8:	4621      	mov	r1, r4
  401fda:	4b2c      	ldr	r3, [pc, #176]	; (40208c <SX1276LoRaInit+0xd8>)
  401fdc:	4798      	blx	r3
    SX1276LoRaSetErrorCoding( LoRaSettings.ErrorCoding,&SX1276LR );
  401fde:	79e8      	ldrb	r0, [r5, #7]
  401fe0:	4621      	mov	r1, r4
  401fe2:	4b2b      	ldr	r3, [pc, #172]	; (402090 <SX1276LoRaInit+0xdc>)
  401fe4:	4798      	blx	r3
    SX1276LoRaSetPacketCrcOn( LoRaSettings.CrcOn,&SX1276LR );
  401fe6:	7a28      	ldrb	r0, [r5, #8]
  401fe8:	4621      	mov	r1, r4
  401fea:	4b2a      	ldr	r3, [pc, #168]	; (402094 <SX1276LoRaInit+0xe0>)
  401fec:	4798      	blx	r3
    SX1276LoRaSetSignalBandwidth( LoRaSettings.SignalBw,&SX1276LR );
  401fee:	7968      	ldrb	r0, [r5, #5]
  401ff0:	4621      	mov	r1, r4
  401ff2:	4b29      	ldr	r3, [pc, #164]	; (402098 <SX1276LoRaInit+0xe4>)
  401ff4:	4798      	blx	r3
    
    SX1276LoRaSetImplicitHeaderOn( LoRaSettings.ImplicitHeaderOn,&SX1276LR );
  401ff6:	7a68      	ldrb	r0, [r5, #9]
  401ff8:	4621      	mov	r1, r4
  401ffa:	4b28      	ldr	r3, [pc, #160]	; (40209c <SX1276LoRaInit+0xe8>)
  401ffc:	4798      	blx	r3
    SX1276LoRaSetSymbTimeout( 0x3FF,&SX1276LR );	//Maximum - casove okno pro hledani preamble v single rezimu
  401ffe:	f240 30ff 	movw	r0, #1023	; 0x3ff
  402002:	4621      	mov	r1, r4
  402004:	4b26      	ldr	r3, [pc, #152]	; (4020a0 <SX1276LoRaInit+0xec>)
  402006:	4798      	blx	r3
    SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength,&SX1276LR );	//
  402008:	7e28      	ldrb	r0, [r5, #24]
  40200a:	4621      	mov	r1, r4
  40200c:	4b25      	ldr	r3, [pc, #148]	; (4020a4 <SX1276LoRaInit+0xf0>)
  40200e:	4798      	blx	r3
	 
	 
	  if (LoRaSettings.SpreadingFactor>=11)
  402010:	79ab      	ldrb	r3, [r5, #6]
  402012:	2b0a      	cmp	r3, #10
	  {
		  SX1276LoRaSetLowDatarateOptimize( true,&SX1276LR );	//pouze pro SF11 a SF12
  402014:	bf87      	ittee	hi
  402016:	2001      	movhi	r0, #1
  402018:	4621      	movhi	r1, r4
	  }else
	  {
		  
		  SX1276LoRaSetLowDatarateOptimize( false,&SX1276LR );	//pouze pro SF11 a SF12
  40201a:	2000      	movls	r0, #0
  40201c:	4917      	ldrls	r1, [pc, #92]	; (40207c <SX1276LoRaInit+0xc8>)
  40201e:	4b22      	ldr	r3, [pc, #136]	; (4020a8 <SX1276LoRaInit+0xf4>)
  402020:	4798      	blx	r3
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
	}
	
#elif( MODULE_SX1276RF1JAS == 1 )

	if( LoRaSettings.RFFrequency > 860000000 )
  402022:	4b18      	ldr	r3, [pc, #96]	; (402084 <SX1276LoRaInit+0xd0>)
  402024:	681a      	ldr	r2, [r3, #0]
  402026:	4b21      	ldr	r3, [pc, #132]	; (4020ac <SX1276LoRaInit+0xf8>)
  402028:	429a      	cmp	r2, r3
  40202a:	d90f      	bls.n	40204c <SX1276LoRaInit+0x98>
	{
		SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST,&SX1276LR );
  40202c:	4c13      	ldr	r4, [pc, #76]	; (40207c <SX1276LoRaInit+0xc8>)
  40202e:	2080      	movs	r0, #128	; 0x80
  402030:	4621      	mov	r1, r4
  402032:	4b1f      	ldr	r3, [pc, #124]	; (4020b0 <SX1276LoRaInit+0xfc>)
  402034:	4798      	blx	r3
		SX1276LoRaSetPa20dBm( true,&SX1276LR );
  402036:	2001      	movs	r0, #1
  402038:	4621      	mov	r1, r4
  40203a:	4b1e      	ldr	r3, [pc, #120]	; (4020b4 <SX1276LoRaInit+0x100>)
  40203c:	4798      	blx	r3
		LoRaSettings.Power = 20;
  40203e:	2014      	movs	r0, #20
  402040:	4b10      	ldr	r3, [pc, #64]	; (402084 <SX1276LoRaInit+0xd0>)
  402042:	7118      	strb	r0, [r3, #4]
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
  402044:	4621      	mov	r1, r4
  402046:	4b1c      	ldr	r3, [pc, #112]	; (4020b8 <SX1276LoRaInit+0x104>)
  402048:	4798      	blx	r3
  40204a:	e00e      	b.n	40206a <SX1276LoRaInit+0xb6>
	}
	else
	{
		SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_RFO,&SX1276LR );
  40204c:	4c0b      	ldr	r4, [pc, #44]	; (40207c <SX1276LoRaInit+0xc8>)
  40204e:	2000      	movs	r0, #0
  402050:	4621      	mov	r1, r4
  402052:	4b17      	ldr	r3, [pc, #92]	; (4020b0 <SX1276LoRaInit+0xfc>)
  402054:	4798      	blx	r3
		SX1276LoRaSetPa20dBm( false,&SX1276LR );
  402056:	2000      	movs	r0, #0
  402058:	4621      	mov	r1, r4
  40205a:	4b16      	ldr	r3, [pc, #88]	; (4020b4 <SX1276LoRaInit+0x100>)
  40205c:	4798      	blx	r3
		LoRaSettings.Power = 14;
  40205e:	200e      	movs	r0, #14
  402060:	4b08      	ldr	r3, [pc, #32]	; (402084 <SX1276LoRaInit+0xd0>)
  402062:	7118      	strb	r0, [r3, #4]
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
  402064:	4621      	mov	r1, r4
  402066:	4b14      	ldr	r3, [pc, #80]	; (4020b8 <SX1276LoRaInit+0x104>)
  402068:	4798      	blx	r3
	
#else
	#error "Not defined Module for SX1276"
#endif

    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  40206a:	2001      	movs	r0, #1
  40206c:	4b01      	ldr	r3, [pc, #4]	; (402074 <SX1276LoRaInit+0xc0>)
  40206e:	4798      	blx	r3
  402070:	bd38      	pop	{r3, r4, r5, pc}
  402072:	bf00      	nop
  402074:	00401f71 	.word	0x00401f71
  402078:	00401eb9 	.word	0x00401eb9
  40207c:	2000acdc 	.word	0x2000acdc
  402080:	00401e39 	.word	0x00401e39
  402084:	20000018 	.word	0x20000018
  402088:	00401b91 	.word	0x00401b91
  40208c:	00401c05 	.word	0x00401c05
  402090:	00401c59 	.word	0x00401c59
  402094:	00401c85 	.word	0x00401c85
  402098:	00401cb1 	.word	0x00401cb1
  40209c:	00401cdd 	.word	0x00401cdd
  4020a0:	00401d05 	.word	0x00401d05
  4020a4:	00401d3d 	.word	0x00401d3d
  4020a8:	00401d55 	.word	0x00401d55
  4020ac:	33428f00 	.word	0x33428f00
  4020b0:	00401b25 	.word	0x00401b25
  4020b4:	00401b4d 	.word	0x00401b4d
  4020b8:	00401a89 	.word	0x00401a89

004020bc <SX1276LoRaReadRssi>:
//     SX1276Read( REG_LR_LNA, &SX1276LR->RegLna );
//     return( SX1276LR->RegLna >> 5 ) & 0x07;
// }

double SX1276LoRaReadRssi( void )
{
  4020bc:	b538      	push	{r3, r4, r5, lr}
    // Reads the RSSI value
    SX1276Read( REG_LR_RSSIVALUE, &SX1276LR.RegRssiValue );
  4020be:	4d09      	ldr	r5, [pc, #36]	; (4020e4 <SX1276LoRaReadRssi+0x28>)
  4020c0:	201b      	movs	r0, #27
  4020c2:	4629      	mov	r1, r5
  4020c4:	4b08      	ldr	r3, [pc, #32]	; (4020e8 <SX1276LoRaReadRssi+0x2c>)
  4020c6:	4798      	blx	r3

    return RssiOffset[LoRaSettings.SignalBw] + ( double )SX1276LR.RegRssiValue;
  4020c8:	4b08      	ldr	r3, [pc, #32]	; (4020ec <SX1276LoRaReadRssi+0x30>)
  4020ca:	795c      	ldrb	r4, [r3, #5]
  4020cc:	4b08      	ldr	r3, [pc, #32]	; (4020f0 <SX1276LoRaReadRssi+0x34>)
  4020ce:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
  4020d2:	7828      	ldrb	r0, [r5, #0]
  4020d4:	4b07      	ldr	r3, [pc, #28]	; (4020f4 <SX1276LoRaReadRssi+0x38>)
  4020d6:	4798      	blx	r3
  4020d8:	e9d4 2300 	ldrd	r2, r3, [r4]
  4020dc:	4c06      	ldr	r4, [pc, #24]	; (4020f8 <SX1276LoRaReadRssi+0x3c>)
  4020de:	47a0      	blx	r4
}
  4020e0:	bd38      	pop	{r3, r4, r5, pc}
  4020e2:	bf00      	nop
  4020e4:	2000acf7 	.word	0x2000acf7
  4020e8:	00401e81 	.word	0x00401e81
  4020ec:	20000018 	.word	0x20000018
  4020f0:	0040a3c8 	.word	0x0040a3c8
  4020f4:	0040540d 	.word	0x0040540d
  4020f8:	00405195 	.word	0x00405195

004020fc <SX1276Reset>:


}

void SX1276Reset( void )
{
  4020fc:	b570      	push	{r4, r5, r6, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4020fe:	4c0b      	ldr	r4, [pc, #44]	; (40212c <SX1276Reset+0x30>)
  402100:	f44f 0500 	mov.w	r5, #8388608	; 0x800000
  402104:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402106:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
    
    
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_INPUT);
	delay_ms(10);
  40210a:	4809      	ldr	r0, [pc, #36]	; (402130 <SX1276Reset+0x34>)
  40210c:	4e09      	ldr	r6, [pc, #36]	; (402134 <SX1276Reset+0x38>)
  40210e:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402110:	6125      	str	r5, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402112:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402116:	6365      	str	r5, [r4, #52]	; 0x34
	
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(SX1276_RESET_PIN, false);
	delay_ms(2);
  402118:	f244 20f7 	movw	r0, #17143	; 0x42f7
  40211c:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40211e:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402120:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_INPUT);
	delay_ms(6);
  402124:	f64c 00e5 	movw	r0, #51429	; 0xc8e5
  402128:	47b0      	blx	r6
  40212a:	bd70      	pop	{r4, r5, r6, pc}
  40212c:	400e0e00 	.word	0x400e0e00
  402130:	00014ed3 	.word	0x00014ed3
  402134:	20000001 	.word	0x20000001

00402138 <SX1276SetLoRaOn>:

	
}

void SX1276SetLoRaOn(void)
{
  402138:	b538      	push	{r3, r4, r5, lr}
    SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
  40213a:	2000      	movs	r0, #0
  40213c:	4d0c      	ldr	r5, [pc, #48]	; (402170 <SX1276SetLoRaOn+0x38>)
  40213e:	47a8      	blx	r5
        
    SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON;	
  402140:	4c0c      	ldr	r4, [pc, #48]	; (402174 <SX1276SetLoRaOn+0x3c>)
	SX1276LR.RegOpMode&=~0x8;	// vynuluju bit pro LF
  402142:	7861      	ldrb	r1, [r4, #1]
  402144:	f021 0108 	bic.w	r1, r1, #8
  402148:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40214c:	7061      	strb	r1, [r4, #1]
    SX1276Write( REG_LR_OPMODE, SX1276LR.RegOpMode );
  40214e:	2001      	movs	r0, #1
  402150:	4b09      	ldr	r3, [pc, #36]	; (402178 <SX1276SetLoRaOn+0x40>)
  402152:	4798      	blx	r3
        
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  402154:	2001      	movs	r0, #1
  402156:	47a8      	blx	r5
                                    // RxDone               RxTimeout                   FhssChangeChannel           CadDone
   SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 |
  402158:	2300      	movs	r3, #0
  40215a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
   RFLR_DIOMAPPING1_DIO1_00 ; 	//RXTimeout
   // RFLR_DIOMAPPING1_DIO2_00 |
   // RFLR_DIOMAPPING1_DIO3_10; //CRC error
   // CadDetected               ModeReady
   SX1276LR.RegDioMapping2 =0;// RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
  40215e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40

                                    // CadDetected          ModeReady
    SX1276LR.RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
	
    SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  402162:	2040      	movs	r0, #64	; 0x40
  402164:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  402168:	2202      	movs	r2, #2
  40216a:	4b04      	ldr	r3, [pc, #16]	; (40217c <SX1276SetLoRaOn+0x44>)
  40216c:	4798      	blx	r3
  40216e:	bd38      	pop	{r3, r4, r5, pc}
  402170:	00401f71 	.word	0x00401f71
  402174:	2000acdc 	.word	0x2000acdc
  402178:	00401e1d 	.word	0x00401e1d
  40217c:	00401dd5 	.word	0x00401dd5

00402180 <SX1276Init>:

#define CONF_ILI9341_CLOCK_SPEED   1000000UL


void SX1276Init( void )
{
  402180:	b530      	push	{r4, r5, lr}
  402182:	b083      	sub	sp, #12
  
	spi_flags_t spi_flags = SPI_MODE_0;
	//board_spi_select_id_t spi_select_id = 0;
	spi_master_init(SPI);
  402184:	4c0b      	ldr	r4, [pc, #44]	; (4021b4 <SX1276Init+0x34>)
  402186:	4620      	mov	r0, r4
  402188:	4b0b      	ldr	r3, [pc, #44]	; (4021b8 <SX1276Init+0x38>)
  40218a:	4798      	blx	r3
	//	spi_set_master_mode(CONF_ILI9341_SPI);
	spi_master_setup_device(SPI, &device_rf, spi_flags,	CONF_ILI9341_CLOCK_SPEED/4, 0);
  40218c:	2200      	movs	r2, #0
  40218e:	9200      	str	r2, [sp, #0]
  402190:	4620      	mov	r0, r4
  402192:	490a      	ldr	r1, [pc, #40]	; (4021bc <SX1276Init+0x3c>)
  402194:	4b0a      	ldr	r3, [pc, #40]	; (4021c0 <SX1276Init+0x40>)
  402196:	4d0b      	ldr	r5, [pc, #44]	; (4021c4 <SX1276Init+0x44>)
  402198:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40219a:	2301      	movs	r3, #1
  40219c:	6023      	str	r3, [r4, #0]

	//spi_set_peripheral_chip_select_value(CONF_ILI9341_SPI, 1);
	spi_enable(SPI);
	
    SX1276InitIo( );
  40219e:	4b0a      	ldr	r3, [pc, #40]	; (4021c8 <SX1276Init+0x48>)
  4021a0:	4798      	blx	r3
	SX1276Reset( );
  4021a2:	4b0a      	ldr	r3, [pc, #40]	; (4021cc <SX1276Init+0x4c>)
  4021a4:	4798      	blx	r3
	
	
	
#ifdef	LORA
	SX1276SetLoRaOn();
  4021a6:	4b0a      	ldr	r3, [pc, #40]	; (4021d0 <SX1276Init+0x50>)
  4021a8:	4798      	blx	r3
	SX1276LoRaInit( );
  4021aa:	4b0a      	ldr	r3, [pc, #40]	; (4021d4 <SX1276Init+0x54>)
  4021ac:	4798      	blx	r3
	SX1276FskInit( );
#endif
    


}
  4021ae:	b003      	add	sp, #12
  4021b0:	bd30      	pop	{r4, r5, pc}
  4021b2:	bf00      	nop
  4021b4:	40008000 	.word	0x40008000
  4021b8:	00400375 	.word	0x00400375
  4021bc:	20000a30 	.word	0x20000a30
  4021c0:	0003d090 	.word	0x0003d090
  4021c4:	004003c9 	.word	0x004003c9
  4021c8:	00401d85 	.word	0x00401d85
  4021cc:	004020fd 	.word	0x004020fd
  4021d0:	00402139 	.word	0x00402139
  4021d4:	00401fb5 	.word	0x00401fb5

004021d8 <MPU6050_WriteBits>:
 * @param bitStart First bit position to write (0-7)
 * @param length Number of bits to write (not more than 8)
 * @param data Right-aligned value to write
 */
void MPU6050_WriteBits(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data)
{
  4021d8:	b570      	push	{r4, r5, r6, lr}
  4021da:	b082      	sub	sp, #8
  4021dc:	460d      	mov	r5, r1
  4021de:	4614      	mov	r4, r2
  4021e0:	461e      	mov	r6, r3
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
 //	for (short i=0;i<NumByteToRead;i++)
 //	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  4021e2:	4608      	mov	r0, r1
  4021e4:	f10d 0107 	add.w	r1, sp, #7
  4021e8:	2201      	movs	r2, #1
  4021ea:	4b0e      	ldr	r3, [pc, #56]	; (402224 <MPU6050_WriteBits+0x4c>)
  4021ec:	4798      	blx	r3
    // 10101111 original value (sample)
    // 10100011 original & ~mask
    // 10101011 masked | value
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
  4021ee:	1ba1      	subs	r1, r4, r6
  4021f0:	3101      	adds	r1, #1
  4021f2:	2201      	movs	r2, #1
  4021f4:	fa02 f306 	lsl.w	r3, r2, r6
  4021f8:	3b01      	subs	r3, #1
  4021fa:	408b      	lsls	r3, r1
    data <<= (bitStart - length + 1); // shift data into correct position
  4021fc:	f89d 0018 	ldrb.w	r0, [sp, #24]
  402200:	fa00 f101 	lsl.w	r1, r0, r1
  402204:	b2c9      	uxtb	r1, r1
    data &= mask; // zero all non-important bits in data
    tmp &= ~(mask); // zero all important bits in existing byte
  402206:	f89d 0007 	ldrb.w	r0, [sp, #7]
  40220a:	ea20 0003 	bic.w	r0, r0, r3
    // 10101011 masked | value
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
    data <<= (bitStart - length + 1); // shift data into correct position
    data &= mask; // zero all non-important bits in data
  40220e:	400b      	ands	r3, r1
    tmp &= ~(mask); // zero all important bits in existing byte
    tmp |= data; // combine data with existing byte
  402210:	4303      	orrs	r3, r0
  402212:	f88d 3007 	strb.w	r3, [sp, #7]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  402216:	4628      	mov	r0, r5
  402218:	f10d 0107 	add.w	r1, sp, #7
  40221c:	4b02      	ldr	r3, [pc, #8]	; (402228 <MPU6050_WriteBits+0x50>)
  40221e:	4798      	blx	r3
    data <<= (bitStart - length + 1); // shift data into correct position
    data &= mask; // zero all non-important bits in data
    tmp &= ~(mask); // zero all important bits in existing byte
    tmp |= data; // combine data with existing byte
    MPU6050_I2C_ByteWrite(slaveAddr, &tmp, regAddr);
}
  402220:	b002      	add	sp, #8
  402222:	bd70      	pop	{r4, r5, r6, pc}
  402224:	00402439 	.word	0x00402439
  402228:	004023ed 	.word	0x004023ed

0040222c <MPU6050_SetClockSource>:
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_CLKSEL_BIT
 * @see MPU6050_PWR1_CLKSEL_LENGTH
 */
void MPU6050_SetClockSource(uint8_t source)
{
  40222c:	b510      	push	{r4, lr}
  40222e:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
  402230:	9000      	str	r0, [sp, #0]
  402232:	2068      	movs	r0, #104	; 0x68
  402234:	216b      	movs	r1, #107	; 0x6b
  402236:	2202      	movs	r2, #2
  402238:	2303      	movs	r3, #3
  40223a:	4c02      	ldr	r4, [pc, #8]	; (402244 <MPU6050_SetClockSource+0x18>)
  40223c:	47a0      	blx	r4
}
  40223e:	b002      	add	sp, #8
  402240:	bd10      	pop	{r4, pc}
  402242:	bf00      	nop
  402244:	004021d9 	.word	0x004021d9

00402248 <MPU6050_SetFullScaleGyroRange>:
 * @see MPU6050_RA_GYRO_CONFIG
 * @see MPU6050_GCONFIG_FS_SEL_BIT
 * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 */
void MPU6050_SetFullScaleGyroRange(uint8_t range)
{
  402248:	b510      	push	{r4, lr}
  40224a:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
  40224c:	9000      	str	r0, [sp, #0]
  40224e:	2068      	movs	r0, #104	; 0x68
  402250:	211b      	movs	r1, #27
  402252:	2204      	movs	r2, #4
  402254:	2302      	movs	r3, #2
  402256:	4c02      	ldr	r4, [pc, #8]	; (402260 <MPU6050_SetFullScaleGyroRange+0x18>)
  402258:	47a0      	blx	r4
}
  40225a:	b002      	add	sp, #8
  40225c:	bd10      	pop	{r4, pc}
  40225e:	bf00      	nop
  402260:	004021d9 	.word	0x004021d9

00402264 <MPU6050_SetFullScaleAccelRange>:
/** Set full-scale accelerometer range.
 * @param range New full-scale accelerometer range setting
 * @see MPU6050_GetFullScaleAccelRange()
 */
void MPU6050_SetFullScaleAccelRange(uint8_t range)
{
  402264:	b510      	push	{r4, lr}
  402266:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
  402268:	9000      	str	r0, [sp, #0]
  40226a:	2068      	movs	r0, #104	; 0x68
  40226c:	211c      	movs	r1, #28
  40226e:	2204      	movs	r2, #4
  402270:	2302      	movs	r3, #2
  402272:	4c02      	ldr	r4, [pc, #8]	; (40227c <MPU6050_SetFullScaleAccelRange+0x18>)
  402274:	47a0      	blx	r4
}
  402276:	b002      	add	sp, #8
  402278:	bd10      	pop	{r4, pc}
  40227a:	bf00      	nop
  40227c:	004021d9 	.word	0x004021d9

00402280 <MPU6050_ReadBits>:
 * @param length Number of bits to read (not more than 8)
 * @param data Container for right-aligned value (i.e. '101' read from any bitStart position will equal 0x05)
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in readTimeout)
 */
void MPU6050_ReadBits(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t *data)
{
  402280:	b530      	push	{r4, r5, lr}
  402282:	b083      	sub	sp, #12
  402284:	4614      	mov	r4, r2
  402286:	461d      	mov	r5, r3
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
 //	for (short i=0;i<NumByteToRead;i++)
 //	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  402288:	4608      	mov	r0, r1
  40228a:	f10d 0107 	add.w	r1, sp, #7
  40228e:	2201      	movs	r2, #1
  402290:	4b07      	ldr	r3, [pc, #28]	; (4022b0 <MPU6050_ReadBits+0x30>)
  402292:	4798      	blx	r3
    //    xxx   args: bitStart=4, length=3
    //    010   masked
    //   -> 010 shifted
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
  402294:	1b62      	subs	r2, r4, r5
  402296:	3201      	adds	r2, #1
  402298:	2301      	movs	r3, #1
  40229a:	40ab      	lsls	r3, r5
  40229c:	3b01      	subs	r3, #1
  40229e:	4093      	lsls	r3, r2
     tmp &= mask;
  4022a0:	f89d 1007 	ldrb.w	r1, [sp, #7]
     tmp >>= (bitStart - length + 1);
  4022a4:	400b      	ands	r3, r1
  4022a6:	4113      	asrs	r3, r2
  4022a8:	9a06      	ldr	r2, [sp, #24]
  4022aa:	7013      	strb	r3, [r2, #0]
    *data = tmp;
}
  4022ac:	b003      	add	sp, #12
  4022ae:	bd30      	pop	{r4, r5, pc}
  4022b0:	00402439 	.word	0x00402439

004022b4 <MPU6050_GetDeviceID>:
 * @see MPU6050_RA_WHO_AM_I
 * @see MPU6050_WHO_AM_I_BIT
 * @see MPU6050_WHO_AM_I_LENGTH
 */
uint8_t MPU6050_GetDeviceID()
{
  4022b4:	b510      	push	{r4, lr}
  4022b6:	b084      	sub	sp, #16
    uint8_t tmp;
    MPU6050_ReadBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, MPU6050_WHO_AM_I_BIT, MPU6050_WHO_AM_I_LENGTH, &tmp);
  4022b8:	f10d 030f 	add.w	r3, sp, #15
  4022bc:	9300      	str	r3, [sp, #0]
  4022be:	2068      	movs	r0, #104	; 0x68
  4022c0:	2175      	movs	r1, #117	; 0x75
  4022c2:	2206      	movs	r2, #6
  4022c4:	4613      	mov	r3, r2
  4022c6:	4c03      	ldr	r4, [pc, #12]	; (4022d4 <MPU6050_GetDeviceID+0x20>)
  4022c8:	47a0      	blx	r4
    return tmp;
}
  4022ca:	f89d 000f 	ldrb.w	r0, [sp, #15]
  4022ce:	b004      	add	sp, #16
  4022d0:	bd10      	pop	{r4, pc}
  4022d2:	bf00      	nop
  4022d4:	00402281 	.word	0x00402281

004022d8 <MPU6050_TestConnection>:
/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, FALSE otherwise
 */
bool MPU6050_TestConnection()
{
  4022d8:	b508      	push	{r3, lr}
	return MPU6050_GetDeviceID() == 0x34 ? true : false; //0b110100; 8-bit representation in hex = 0x34
  4022da:	4b03      	ldr	r3, [pc, #12]	; (4022e8 <MPU6050_TestConnection+0x10>)
  4022dc:	4798      	blx	r3
}
  4022de:	2834      	cmp	r0, #52	; 0x34
  4022e0:	bf14      	ite	ne
  4022e2:	2000      	movne	r0, #0
  4022e4:	2001      	moveq	r0, #1
  4022e6:	bd08      	pop	{r3, pc}
  4022e8:	004022b5 	.word	0x004022b5

004022ec <MPU6050_Initialize>:
 * to their most sensitive settings, namely +/- 4g and +/- 250 degrees/sec, and sets
 * the clock source to use the X Gyro for reference, which is slightly better than
 * the default internal clock source.
 */
void MPU6050_Initialize()
{	
  4022ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4022ee:	b083      	sub	sp, #12
	
	unsigned char data[6];
	
	delay_ms(100);
  4022f0:	4e32      	ldr	r6, [pc, #200]	; (4023bc <MPU6050_Initialize+0xd0>)
  4022f2:	4630      	mov	r0, r6
  4022f4:	4d32      	ldr	r5, [pc, #200]	; (4023c0 <MPU6050_Initialize+0xd4>)
  4022f6:	47a8      	blx	r5
	 /* Wake up chip. */
	 data[0] = 0x00;
  4022f8:	ac02      	add	r4, sp, #8
  4022fa:	2300      	movs	r3, #0
  4022fc:	f804 3d08 	strb.w	r3, [r4, #-8]!
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  402300:	206b      	movs	r0, #107	; 0x6b
  402302:	4621      	mov	r1, r4
  402304:	2201      	movs	r2, #1
  402306:	4f2f      	ldr	r7, [pc, #188]	; (4023c4 <MPU6050_Initialize+0xd8>)
  402308:	47b8      	blx	r7
	
	delay_ms(100);
	 /* Wake up chip. */
	 data[0] = 0x00;
	 MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	delay_ms(100);
  40230a:	4630      	mov	r0, r6
  40230c:	47a8      	blx	r5
	
    /* Reset device. */
    data[0] = BIT_RESET;
  40230e:	2380      	movs	r3, #128	; 0x80
  402310:	f88d 3000 	strb.w	r3, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  402314:	206b      	movs	r0, #107	; 0x6b
  402316:	4621      	mov	r1, r4
  402318:	2201      	movs	r2, #1
  40231a:	47b8      	blx	r7
	delay_ms(100);
	
    /* Reset device. */
    data[0] = BIT_RESET;
	MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	delay_ms(100);
  40231c:	4630      	mov	r0, r6
  40231e:	47a8      	blx	r5
	
	
	while(!MPU6050_TestConnection())
  402320:	4c29      	ldr	r4, [pc, #164]	; (4023c8 <MPU6050_Initialize+0xdc>)
  402322:	47a0      	blx	r4
  402324:	2800      	cmp	r0, #0
  402326:	d0fc      	beq.n	402322 <MPU6050_Initialize+0x36>
	{
		/*MPU6050_GetDeviceID();*/
	}
	
	 /* Wake up chip. */
	 data[0] = 0x00;
  402328:	2600      	movs	r6, #0
  40232a:	ac02      	add	r4, sp, #8
  40232c:	f804 6d08 	strb.w	r6, [r4, #-8]!
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  402330:	206b      	movs	r0, #107	; 0x6b
  402332:	4621      	mov	r1, r4
  402334:	2201      	movs	r2, #1
  402336:	4d23      	ldr	r5, [pc, #140]	; (4023c4 <MPU6050_Initialize+0xd8>)
  402338:	47a8      	blx	r5
	
	 /* Wake up chip. */
	 data[0] = 0x00;
	 MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	 /*set clock */
	 MPU6050_SetClockSource(MPU6050_CLOCK_PLL_XGYRO );	// 
  40233a:	2001      	movs	r0, #1
  40233c:	4b23      	ldr	r3, [pc, #140]	; (4023cc <MPU6050_Initialize+0xe0>)
  40233e:	4798      	blx	r3
	
// 	 /* Wake up chip. */
 	 data[0] = 0x00;
  402340:	f88d 6000 	strb.w	r6, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  402344:	206b      	movs	r0, #107	; 0x6b
  402346:	4621      	mov	r1, r4
  402348:	2201      	movs	r2, #1
  40234a:	47a8      	blx	r5
// 	 /* Wake up chip. */
 	 data[0] = 0x00;
 	 MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	
// Configure device for bias calculation
	data[0] = 0x00;
  40234c:	f88d 6000 	strb.w	r6, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  402350:	2038      	movs	r0, #56	; 0x38
  402352:	4621      	mov	r1, r4
  402354:	2201      	movs	r2, #1
  402356:	47a8      	blx	r5
  402358:	2023      	movs	r0, #35	; 0x23
  40235a:	4621      	mov	r1, r4
  40235c:	2201      	movs	r2, #1
  40235e:	47a8      	blx	r5
  402360:	206b      	movs	r0, #107	; 0x6b
  402362:	4621      	mov	r1, r4
  402364:	2201      	movs	r2, #1
  402366:	47a8      	blx	r5
  402368:	2024      	movs	r0, #36	; 0x24
  40236a:	4621      	mov	r1, r4
  40236c:	2201      	movs	r2, #1
  40236e:	47a8      	blx	r5
  402370:	206a      	movs	r0, #106	; 0x6a
  402372:	4621      	mov	r1, r4
  402374:	2201      	movs	r2, #1
  402376:	47a8      	blx	r5
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_INT_ENABLE);   // Disable all interrupts
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_FIFO_EN);      // Disable FIFO
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_PWR_MGMT_1);   // Turn on internal clock source
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_I2C_MST_CTRL); // Disable I2C master
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_USER_CTRL);    // Disable FIFO and I2C master modes
	data[0] = 0x0C;
  402378:	230c      	movs	r3, #12
  40237a:	f88d 3000 	strb.w	r3, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  40237e:	206a      	movs	r0, #106	; 0x6a
  402380:	4621      	mov	r1, r4
  402382:	2201      	movs	r2, #1
  402384:	47a8      	blx	r5
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_USER_CTRL);    // Disable FIFO and I2C master modes
	data[0] = 0x0C;
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_USER_CTRL);    // Reset FIFO and DMP
			
	 /*set LPF and Fs to 8khz - internal */
	 data[0]=3;	/* 3=42 hz - used in Afroflight, 4=21Hz cut off 0 & 7 = off*/ 
  402386:	2703      	movs	r7, #3
  402388:	f88d 7000 	strb.w	r7, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  40238c:	201a      	movs	r0, #26
  40238e:	4621      	mov	r1, r4
  402390:	2201      	movs	r2, #1
  402392:	47a8      	blx	r5
	 /*set LPF and Fs to 8khz - internal */
	 data[0]=3;	/* 3=42 hz - used in Afroflight, 4=21Hz cut off 0 & 7 = off*/ 
	 MPU6050_I2C_ByteWrite(10,&data[0], MPU6050_RA_CONFIG);
	
	 /* set sample rate */
	 data[0]=0;
  402394:	f88d 6000 	strb.w	r6, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  402398:	2019      	movs	r0, #25
  40239a:	4621      	mov	r1, r4
  40239c:	2201      	movs	r2, #1
  40239e:	47a8      	blx	r5
	 /* set sample rate */
	 data[0]=0;
	 MPU6050_I2C_ByteWrite(10,data,MPU6050_RA_SMPLRT_DIV); // 1khz / (1 + 3) =250hz
	 
	 /* Set citlivost */
	 MPU6050_SetFullScaleGyroRange(MPU6050_GYRO_FS_2000);
  4023a0:	4638      	mov	r0, r7
  4023a2:	4b0b      	ldr	r3, [pc, #44]	; (4023d0 <MPU6050_Initialize+0xe4>)
  4023a4:	4798      	blx	r3
// 	 data[0]=0x14;
// 	 MPU6050_I2C_ByteWrite(10,data,0x1B);
	
	 MPU6050_SetFullScaleAccelRange(MPU6050_ACCEL_FS_4);
  4023a6:	2001      	movs	r0, #1
  4023a8:	4b0a      	ldr	r3, [pc, #40]	; (4023d4 <MPU6050_Initialize+0xe8>)
  4023aa:	4798      	blx	r3
	
#if (RAW_MPU9150==1)
	data[0]=0; // no INT
	
#elif (RAW_INT_MPU9150==1)
  	data[0]=0x1;//INT DRDY
  4023ac:	2201      	movs	r2, #1
  4023ae:	f88d 2000 	strb.w	r2, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  4023b2:	2038      	movs	r0, #56	; 0x38
  4023b4:	4621      	mov	r1, r4
  4023b6:	47a8      	blx	r5
#endif

  	MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_INT_ENABLE);
	

}
  4023b8:	b003      	add	sp, #12
  4023ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4023bc:	000d1437 	.word	0x000d1437
  4023c0:	20000001 	.word	0x20000001
  4023c4:	004023ed 	.word	0x004023ed
  4023c8:	004022d9 	.word	0x004022d9
  4023cc:	0040222d 	.word	0x0040222d
  4023d0:	00402249 	.word	0x00402249
  4023d4:	00402265 	.word	0x00402265

004023d8 <MPU9150_getMotion66>:
    *gz = ((((short)buffer[12]) << 8) | buffer[13])-offset[2];
}

/* not fifo, but clear data */
void MPU9150_getMotion66(uint8_t *buffer,short *offset)
{
  4023d8:	b508      	push	{r3, lr}
  4023da:	4601      	mov	r1, r0
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
 //	for (short i=0;i<NumByteToRead;i++)
 //	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  4023dc:	203b      	movs	r0, #59	; 0x3b
  4023de:	220e      	movs	r2, #14
  4023e0:	4b01      	ldr	r3, [pc, #4]	; (4023e8 <MPU9150_getMotion66+0x10>)
  4023e2:	4798      	blx	r3
  4023e4:	bd08      	pop	{r3, pc}
  4023e6:	bf00      	nop
  4023e8:	00402439 	.word	0x00402439

004023ec <MPU_9150_send>:
#include <asf.h>
#include "MPU_9150_HAL.h"
#include "MPU_9150.h"

void MPU_9150_send(unsigned char Adress, unsigned char *Data, unsigned char Length)
{
  4023ec:	b570      	push	{r4, r5, r6, lr}
  4023ee:	b086      	sub	sp, #24
  4023f0:	4606      	mov	r6, r0
  4023f2:	460d      	mov	r5, r1
  4023f4:	4614      	mov	r4, r2
	taskENTER_CRITICAL();
  4023f6:	4b0c      	ldr	r3, [pc, #48]	; (402428 <MPU_9150_send+0x3c>)
  4023f8:	4798      	blx	r3

	twi_package_t packet_write = {
  4023fa:	2300      	movs	r3, #0
  4023fc:	9301      	str	r3, [sp, #4]
  4023fe:	9305      	str	r3, [sp, #20]
  402400:	f88d 6004 	strb.w	r6, [sp, #4]
  402404:	2301      	movs	r3, #1
  402406:	9302      	str	r3, [sp, #8]
  402408:	9503      	str	r5, [sp, #12]
  40240a:	9404      	str	r4, [sp, #16]
  40240c:	2368      	movs	r3, #104	; 0x68
  40240e:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer       = Data,                        // transfer data destination buffer
		.length       = Length  // transfer data size (bytes)

	};
	
	while(twi_master_write(TWI0, &packet_write) != TWI_SUCCESS);
  402412:	4d06      	ldr	r5, [pc, #24]	; (40242c <MPU_9150_send+0x40>)
  402414:	4c06      	ldr	r4, [pc, #24]	; (402430 <MPU_9150_send+0x44>)
  402416:	4628      	mov	r0, r5
  402418:	a901      	add	r1, sp, #4
  40241a:	47a0      	blx	r4
  40241c:	2800      	cmp	r0, #0
  40241e:	d1fa      	bne.n	402416 <MPU_9150_send+0x2a>
	//twi_master_write(&TWIC, &packet_write);
	taskEXIT_CRITICAL();
  402420:	4b04      	ldr	r3, [pc, #16]	; (402434 <MPU_9150_send+0x48>)
  402422:	4798      	blx	r3

}
  402424:	b006      	add	sp, #24
  402426:	bd70      	pop	{r4, r5, r6, pc}
  402428:	00402845 	.word	0x00402845
  40242c:	40018000 	.word	0x40018000
  402430:	004007b5 	.word	0x004007b5
  402434:	00402865 	.word	0x00402865

00402438 <MPU_9150_read>:
/**************************************/

void MPU_9150_read(unsigned char Adress, unsigned char *Data, short Length)
{	
  402438:	b570      	push	{r4, r5, r6, lr}
  40243a:	b086      	sub	sp, #24
  40243c:	4606      	mov	r6, r0
  40243e:	460d      	mov	r5, r1
  402440:	4614      	mov	r4, r2
	taskENTER_CRITICAL();
  402442:	4b0b      	ldr	r3, [pc, #44]	; (402470 <MPU_9150_read+0x38>)
  402444:	4798      	blx	r3

	twi_package_t packet_read = {
  402446:	2300      	movs	r3, #0
  402448:	9301      	str	r3, [sp, #4]
  40244a:	9305      	str	r3, [sp, #20]
  40244c:	f88d 6004 	strb.w	r6, [sp, #4]
  402450:	2301      	movs	r3, #1
  402452:	9302      	str	r3, [sp, #8]
  402454:	9503      	str	r5, [sp, #12]
  402456:	9404      	str	r4, [sp, #16]
  402458:	2368      	movs	r3, #104	; 0x68
  40245a:	f88d 3014 	strb.w	r3, [sp, #20]
		.length       = Length  // transfer data size (bytes)

	};
	// Perform a multi-byte read access then check the result.
	//twi_master_read(TWI0, &packet_read);
	twi_master_read(TWI0, &packet_read);
  40245e:	4805      	ldr	r0, [pc, #20]	; (402474 <MPU_9150_read+0x3c>)
  402460:	a901      	add	r1, sp, #4
  402462:	4b05      	ldr	r3, [pc, #20]	; (402478 <MPU_9150_read+0x40>)
  402464:	4798      	blx	r3
	//twi

	taskEXIT_CRITICAL();
  402466:	4b05      	ldr	r3, [pc, #20]	; (40247c <MPU_9150_read+0x44>)
  402468:	4798      	blx	r3
}
  40246a:	b006      	add	sp, #24
  40246c:	bd70      	pop	{r4, r5, r6, pc}
  40246e:	bf00      	nop
  402470:	00402845 	.word	0x00402845
  402474:	40018000 	.word	0x40018000
  402478:	004006d5 	.word	0x004006d5
  40247c:	00402865 	.word	0x00402865

00402480 <MPU9150_INT>:
	
	
}

void MPU9150_INT()
{	
  402480:	b510      	push	{r4, lr}

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402482:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  402486:	4b08      	ldr	r3, [pc, #32]	; (4024a8 <MPU9150_INT+0x28>)
  402488:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	//MPU9150_Queue d
	NVIC_ClearPendingIRQ(PIOB_IRQn);
	/*xTaskResumeFromISR(Senzor_id);*/

	//ioport_set_pin_level(PERIODE_PIN,true);
 	MPU9150_getMotion66(GL_XYZ.MPU_FIFO,offset);
  40248c:	4c07      	ldr	r4, [pc, #28]	; (4024ac <MPU9150_INT+0x2c>)
  40248e:	4620      	mov	r0, r4
  402490:	4907      	ldr	r1, [pc, #28]	; (4024b0 <MPU9150_INT+0x30>)
  402492:	4b08      	ldr	r3, [pc, #32]	; (4024b4 <MPU9150_INT+0x34>)
  402494:	4798      	blx	r3
	 
	//ioport_set_pin_level(PERIODE_PIN,false);
	
	//ioport_toggle_pin_level(PERIODE_PIN);
		
   	if(xQueueSendFromISR(Queue_Senzor_Task,&GL_XYZ,1)!=pdPASS);
  402496:	4b08      	ldr	r3, [pc, #32]	; (4024b8 <MPU9150_INT+0x38>)
  402498:	6818      	ldr	r0, [r3, #0]
  40249a:	4621      	mov	r1, r4
  40249c:	2201      	movs	r2, #1
  40249e:	2300      	movs	r3, #0
  4024a0:	4c06      	ldr	r4, [pc, #24]	; (4024bc <MPU9150_INT+0x3c>)
  4024a2:	47a0      	blx	r4
  4024a4:	bd10      	pop	{r4, pc}
  4024a6:	bf00      	nop
  4024a8:	e000e100 	.word	0xe000e100
  4024ac:	2000ad4c 	.word	0x2000ad4c
  4024b0:	20000a34 	.word	0x20000a34
  4024b4:	004023d9 	.word	0x004023d9
  4024b8:	2000ad68 	.word	0x2000ad68
  4024bc:	00402da1 	.word	0x00402da1

004024c0 <INT_init>:
//  		
//  	}
}

void INT_init()
{
  4024c0:	b530      	push	{r4, r5, lr}
  4024c2:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOB);
  4024c4:	200c      	movs	r0, #12
  4024c6:	4b0c      	ldr	r3, [pc, #48]	; (4024f8 <INT_init+0x38>)
  4024c8:	4798      	blx	r3
	

	pio_handler_set(PIOB, ID_PIOB, PIO_PB0, PIO_IT_RISE_EDGE, MPU9150_INT);
  4024ca:	4c0c      	ldr	r4, [pc, #48]	; (4024fc <INT_init+0x3c>)
  4024cc:	4b0c      	ldr	r3, [pc, #48]	; (402500 <INT_init+0x40>)
  4024ce:	9300      	str	r3, [sp, #0]
  4024d0:	4620      	mov	r0, r4
  4024d2:	210c      	movs	r1, #12
  4024d4:	2201      	movs	r2, #1
  4024d6:	2370      	movs	r3, #112	; 0x70
  4024d8:	4d0a      	ldr	r5, [pc, #40]	; (402504 <INT_init+0x44>)
  4024da:	47a8      	blx	r5
	
	pio_enable_interrupt(PIOB, PIO_PB0);
  4024dc:	4620      	mov	r0, r4
  4024de:	2101      	movs	r1, #1
  4024e0:	4b09      	ldr	r3, [pc, #36]	; (402508 <INT_init+0x48>)
  4024e2:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4024e4:	4b09      	ldr	r3, [pc, #36]	; (40250c <INT_init+0x4c>)
  4024e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4024ea:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4024ec:	2220      	movs	r2, #32
  4024ee:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
	
	NVIC_EnableIRQ(PIOB_IRQn);
	NVIC_SetPriority(PIOB_IRQn,2);
}
  4024f2:	b003      	add	sp, #12
  4024f4:	bd30      	pop	{r4, r5, pc}
  4024f6:	bf00      	nop
  4024f8:	00404395 	.word	0x00404395
  4024fc:	400e1000 	.word	0x400e1000
  402500:	00402481 	.word	0x00402481
  402504:	0040422d 	.word	0x0040422d
  402508:	00404059 	.word	0x00404059
  40250c:	e000e100 	.word	0xe000e100

00402510 <Senzor_Task>:

void Senzor_Task(void *pvParameters)
{	
  402510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402514:	b0d5      	sub	sp, #340	; 0x154
 	short MagXYZ[3];
	short AccXYZ[3];
	
	double dt=0;
	uint8_t data[2];
	uhel[0]=0;
  402516:	2200      	movs	r2, #0
  402518:	4b6f      	ldr	r3, [pc, #444]	; (4026d8 <Senzor_Task+0x1c8>)
  40251a:	601a      	str	r2, [r3, #0]
	
	taskENTER_CRITICAL();
  40251c:	4b6f      	ldr	r3, [pc, #444]	; (4026dc <Senzor_Task+0x1cc>)
  40251e:	4798      	blx	r3
	twi_init();
  402520:	4b6f      	ldr	r3, [pc, #444]	; (4026e0 <Senzor_Task+0x1d0>)
  402522:	4798      	blx	r3
	MPU6050_Initialize();
  402524:	4b6f      	ldr	r3, [pc, #444]	; (4026e4 <Senzor_Task+0x1d4>)
  402526:	4798      	blx	r3
	taskEXIT_CRITICAL();
  402528:	4b6f      	ldr	r3, [pc, #444]	; (4026e8 <Senzor_Task+0x1d8>)
  40252a:	4798      	blx	r3
	CurrentTime=xTaskGetTickCount();
	LastTime=xTaskGetTickCount();
#elif ((RAW_INT_MPU9150==1))

		//MPU9150_Gyro_Tempr_Bias_no_fifo(offset);
		INT_init();
  40252c:	4b6f      	ldr	r3, [pc, #444]	; (4026ec <Senzor_Task+0x1dc>)
  40252e:	4798      	blx	r3
		
#else
# error "Please specifyWay to get a datta from MPU9150"
#endif
		
		offset[0]=-47;
  402530:	4b6f      	ldr	r3, [pc, #444]	; (4026f0 <Senzor_Task+0x1e0>)
  402532:	f64f 72d1 	movw	r2, #65489	; 0xffd1
  402536:	801a      	strh	r2, [r3, #0]
		offset[1]=-7;
  402538:	f64f 72f9 	movw	r2, #65529	; 0xfff9
  40253c:	805a      	strh	r2, [r3, #2]
		offset[2]=17;
  40253e:	2211      	movs	r2, #17
  402540:	809a      	strh	r2, [r3, #4]
				
			f_temp[0]=(float)((GyroXYZ[0]*0.06103515f)*M_PI/180);
			f_temp[1]=(float)((GyroXYZ[1]*0.06103515f)*M_PI/180);
			f_temp[2]=(float)((GyroXYZ[2]*0.06103515f)*M_PI/180);
			
			MadgwickAHRSupdate(f_temp[0],f_temp[1],f_temp[2],AccXYZ[0],AccXYZ[1],AccXYZ[2],0,0,0,0.001f,&Angles);
  402542:	f04f 0b00 	mov.w	fp, #0
		uhel[1]+=(float)f_temp[1];
		uhel[2]+=(float)f_temp[2];
				 			
#elif ((RAW_INT_MPU9150==1))		
		 
		if(xQueueReceive(Queue_Senzor_Task,&XYZ,portMAX_DELAY)==pdPASS)
  402546:	4b6b      	ldr	r3, [pc, #428]	; (4026f4 <Senzor_Task+0x1e4>)
  402548:	6818      	ldr	r0, [r3, #0]
  40254a:	a950      	add	r1, sp, #320	; 0x140
  40254c:	f04f 32ff 	mov.w	r2, #4294967295
  402550:	2300      	movs	r3, #0
  402552:	4c69      	ldr	r4, [pc, #420]	; (4026f8 <Senzor_Task+0x1e8>)
  402554:	47a0      	blx	r4
  402556:	2801      	cmp	r0, #1
  402558:	f040 808c 	bne.w	402674 <Senzor_Task+0x164>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40255c:	4b67      	ldr	r3, [pc, #412]	; (4026fc <Senzor_Task+0x1ec>)
  40255e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  402562:	631a      	str	r2, [r3, #48]	; 0x30
			ioport_set_pin_level(PERIODE_PIN,true);
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
			AccXYZ[2]=(((short)(XYZ.MPU_FIFO[4]) << 8 ) | XYZ.MPU_FIFO[5]);
			
			GyroXYZ[0]=(((short)(XYZ.MPU_FIFO[8]) << 8 ) | XYZ.MPU_FIFO[9])-offset[0];
  402564:	4b62      	ldr	r3, [pc, #392]	; (4026f0 <Senzor_Task+0x1e0>)
  402566:	881a      	ldrh	r2, [r3, #0]
			GyroXYZ[1]=(((short)(XYZ.MPU_FIFO[10]) << 8 ) | XYZ.MPU_FIFO[11])-offset[1];
  402568:	f8b3 a002 	ldrh.w	sl, [r3, #2]
  40256c:	fa1f fa8a 	uxth.w	sl, sl
			GyroXYZ[2]=(((short)(XYZ.MPU_FIFO[12]) << 8 ) | XYZ.MPU_FIFO[13])-offset[2];
  402570:	8898      	ldrh	r0, [r3, #4]
  402572:	b283      	uxth	r3, r0
  402574:	9308      	str	r3, [sp, #32]
			ioport_set_pin_level(PERIODE_PIN,true);
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
			AccXYZ[2]=(((short)(XYZ.MPU_FIFO[4]) << 8 ) | XYZ.MPU_FIFO[5]);
			
			GyroXYZ[0]=(((short)(XYZ.MPU_FIFO[8]) << 8 ) | XYZ.MPU_FIFO[9])-offset[0];
  402576:	f89d 0148 	ldrb.w	r0, [sp, #328]	; 0x148
  40257a:	f89d 3149 	ldrb.w	r3, [sp, #329]	; 0x149
  40257e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  402582:	1a98      	subs	r0, r3, r2
			GyroXYZ[1]=(((short)(XYZ.MPU_FIFO[10]) << 8 ) | XYZ.MPU_FIFO[11])-offset[1];
			GyroXYZ[2]=(((short)(XYZ.MPU_FIFO[12]) << 8 ) | XYZ.MPU_FIFO[13])-offset[2];
			
			dt=1/1000;
				
			f_temp[0]=(float)((GyroXYZ[0]*0.06103515f)*M_PI/180);
  402584:	4c5e      	ldr	r4, [pc, #376]	; (402700 <Senzor_Task+0x1f0>)
  402586:	b200      	sxth	r0, r0
  402588:	47a0      	blx	r4
  40258a:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 40272c <Senzor_Task+0x21c>
  40258e:	495d      	ldr	r1, [pc, #372]	; (402704 <Senzor_Task+0x1f4>)
  402590:	47c8      	blx	r9
  402592:	f8df 819c 	ldr.w	r8, [pc, #412]	; 402730 <Senzor_Task+0x220>
  402596:	47c0      	blx	r8
  402598:	4f5b      	ldr	r7, [pc, #364]	; (402708 <Senzor_Task+0x1f8>)
  40259a:	a34d      	add	r3, pc, #308	; (adr r3, 4026d0 <Senzor_Task+0x1c0>)
  40259c:	e9d3 2300 	ldrd	r2, r3, [r3]
  4025a0:	47b8      	blx	r7
  4025a2:	4e5a      	ldr	r6, [pc, #360]	; (40270c <Senzor_Task+0x1fc>)
  4025a4:	2200      	movs	r2, #0
  4025a6:	4b5a      	ldr	r3, [pc, #360]	; (402710 <Senzor_Task+0x200>)
  4025a8:	47b0      	blx	r6
  4025aa:	4d5a      	ldr	r5, [pc, #360]	; (402714 <Senzor_Task+0x204>)
  4025ac:	47a8      	blx	r5
  4025ae:	9009      	str	r0, [sp, #36]	; 0x24
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
			AccXYZ[2]=(((short)(XYZ.MPU_FIFO[4]) << 8 ) | XYZ.MPU_FIFO[5]);
			
			GyroXYZ[0]=(((short)(XYZ.MPU_FIFO[8]) << 8 ) | XYZ.MPU_FIFO[9])-offset[0];
			GyroXYZ[1]=(((short)(XYZ.MPU_FIFO[10]) << 8 ) | XYZ.MPU_FIFO[11])-offset[1];
  4025b0:	f89d 014a 	ldrb.w	r0, [sp, #330]	; 0x14a
  4025b4:	f89d 314b 	ldrb.w	r3, [sp, #331]	; 0x14b
  4025b8:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  4025bc:	ebca 0000 	rsb	r0, sl, r0
			GyroXYZ[2]=(((short)(XYZ.MPU_FIFO[12]) << 8 ) | XYZ.MPU_FIFO[13])-offset[2];
			
			dt=1/1000;
				
			f_temp[0]=(float)((GyroXYZ[0]*0.06103515f)*M_PI/180);
			f_temp[1]=(float)((GyroXYZ[1]*0.06103515f)*M_PI/180);
  4025c0:	b200      	sxth	r0, r0
  4025c2:	47a0      	blx	r4
  4025c4:	494f      	ldr	r1, [pc, #316]	; (402704 <Senzor_Task+0x1f4>)
  4025c6:	47c8      	blx	r9
  4025c8:	47c0      	blx	r8
  4025ca:	a341      	add	r3, pc, #260	; (adr r3, 4026d0 <Senzor_Task+0x1c0>)
  4025cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4025d0:	47b8      	blx	r7
  4025d2:	2200      	movs	r2, #0
  4025d4:	4b4e      	ldr	r3, [pc, #312]	; (402710 <Senzor_Task+0x200>)
  4025d6:	47b0      	blx	r6
  4025d8:	47a8      	blx	r5
  4025da:	4682      	mov	sl, r0
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
			AccXYZ[2]=(((short)(XYZ.MPU_FIFO[4]) << 8 ) | XYZ.MPU_FIFO[5]);
			
			GyroXYZ[0]=(((short)(XYZ.MPU_FIFO[8]) << 8 ) | XYZ.MPU_FIFO[9])-offset[0];
			GyroXYZ[1]=(((short)(XYZ.MPU_FIFO[10]) << 8 ) | XYZ.MPU_FIFO[11])-offset[1];
			GyroXYZ[2]=(((short)(XYZ.MPU_FIFO[12]) << 8 ) | XYZ.MPU_FIFO[13])-offset[2];
  4025dc:	f89d 014c 	ldrb.w	r0, [sp, #332]	; 0x14c
  4025e0:	f89d 314d 	ldrb.w	r3, [sp, #333]	; 0x14d
  4025e4:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  4025e8:	9b08      	ldr	r3, [sp, #32]
  4025ea:	1ac0      	subs	r0, r0, r3
			
			dt=1/1000;
				
			f_temp[0]=(float)((GyroXYZ[0]*0.06103515f)*M_PI/180);
			f_temp[1]=(float)((GyroXYZ[1]*0.06103515f)*M_PI/180);
			f_temp[2]=(float)((GyroXYZ[2]*0.06103515f)*M_PI/180);
  4025ec:	b200      	sxth	r0, r0
  4025ee:	47a0      	blx	r4
  4025f0:	4944      	ldr	r1, [pc, #272]	; (402704 <Senzor_Task+0x1f4>)
  4025f2:	47c8      	blx	r9
  4025f4:	47c0      	blx	r8
  4025f6:	a336      	add	r3, pc, #216	; (adr r3, 4026d0 <Senzor_Task+0x1c0>)
  4025f8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4025fc:	47b8      	blx	r7
  4025fe:	2200      	movs	r2, #0
  402600:	4b43      	ldr	r3, [pc, #268]	; (402710 <Senzor_Task+0x200>)
  402602:	47b0      	blx	r6
  402604:	47a8      	blx	r5
  402606:	4606      	mov	r6, r0
		 
		if(xQueueReceive(Queue_Senzor_Task,&XYZ,portMAX_DELAY)==pdPASS)
		{	
			
			ioport_set_pin_level(PERIODE_PIN,true);
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
  402608:	f89d 0140 	ldrb.w	r0, [sp, #320]	; 0x140
  40260c:	f89d 3141 	ldrb.w	r3, [sp, #321]	; 0x141
  402610:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
				
			f_temp[0]=(float)((GyroXYZ[0]*0.06103515f)*M_PI/180);
			f_temp[1]=(float)((GyroXYZ[1]*0.06103515f)*M_PI/180);
			f_temp[2]=(float)((GyroXYZ[2]*0.06103515f)*M_PI/180);
			
			MadgwickAHRSupdate(f_temp[0],f_temp[1],f_temp[2],AccXYZ[0],AccXYZ[1],AccXYZ[2],0,0,0,0.001f,&Angles);
  402614:	b200      	sxth	r0, r0
  402616:	47a0      	blx	r4
  402618:	4605      	mov	r5, r0
		if(xQueueReceive(Queue_Senzor_Task,&XYZ,portMAX_DELAY)==pdPASS)
		{	
			
			ioport_set_pin_level(PERIODE_PIN,true);
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
  40261a:	f89d 0142 	ldrb.w	r0, [sp, #322]	; 0x142
  40261e:	f89d 3143 	ldrb.w	r3, [sp, #323]	; 0x143
  402622:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
				
			f_temp[0]=(float)((GyroXYZ[0]*0.06103515f)*M_PI/180);
			f_temp[1]=(float)((GyroXYZ[1]*0.06103515f)*M_PI/180);
			f_temp[2]=(float)((GyroXYZ[2]*0.06103515f)*M_PI/180);
			
			MadgwickAHRSupdate(f_temp[0],f_temp[1],f_temp[2],AccXYZ[0],AccXYZ[1],AccXYZ[2],0,0,0,0.001f,&Angles);
  402626:	b200      	sxth	r0, r0
  402628:	47a0      	blx	r4
  40262a:	9000      	str	r0, [sp, #0]
		{	
			
			ioport_set_pin_level(PERIODE_PIN,true);
			AccXYZ[0]=(((short)(XYZ.MPU_FIFO[0]) << 8 ) | XYZ.MPU_FIFO[1]);
			AccXYZ[1]=(((short)(XYZ.MPU_FIFO[2]) << 8 ) | XYZ.MPU_FIFO[3]);
			AccXYZ[2]=(((short)(XYZ.MPU_FIFO[4]) << 8 ) | XYZ.MPU_FIFO[5]);
  40262c:	f89d 0144 	ldrb.w	r0, [sp, #324]	; 0x144
  402630:	f89d 3145 	ldrb.w	r3, [sp, #325]	; 0x145
  402634:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
				
			f_temp[0]=(float)((GyroXYZ[0]*0.06103515f)*M_PI/180);
			f_temp[1]=(float)((GyroXYZ[1]*0.06103515f)*M_PI/180);
			f_temp[2]=(float)((GyroXYZ[2]*0.06103515f)*M_PI/180);
			
			MadgwickAHRSupdate(f_temp[0],f_temp[1],f_temp[2],AccXYZ[0],AccXYZ[1],AccXYZ[2],0,0,0,0.001f,&Angles);
  402638:	b200      	sxth	r0, r0
  40263a:	47a0      	blx	r4
  40263c:	9001      	str	r0, [sp, #4]
  40263e:	f8cd b008 	str.w	fp, [sp, #8]
  402642:	f8cd b00c 	str.w	fp, [sp, #12]
  402646:	f8cd b010 	str.w	fp, [sp, #16]
  40264a:	4b33      	ldr	r3, [pc, #204]	; (402718 <Senzor_Task+0x208>)
  40264c:	9305      	str	r3, [sp, #20]
  40264e:	ac0b      	add	r4, sp, #44	; 0x2c
  402650:	9406      	str	r4, [sp, #24]
  402652:	9809      	ldr	r0, [sp, #36]	; 0x24
  402654:	4651      	mov	r1, sl
  402656:	4632      	mov	r2, r6
  402658:	462b      	mov	r3, r5
  40265a:	4d30      	ldr	r5, [pc, #192]	; (40271c <Senzor_Task+0x20c>)
  40265c:	47a8      	blx	r5
			
 			uhel[0]=Angles.pitch;
  40265e:	4b1e      	ldr	r3, [pc, #120]	; (4026d8 <Senzor_Task+0x1c8>)
  402660:	6862      	ldr	r2, [r4, #4]
  402662:	601a      	str	r2, [r3, #0]
 			uhel[1]=Angles.roll;
  402664:	6822      	ldr	r2, [r4, #0]
  402666:	605a      	str	r2, [r3, #4]
 			uhel[2]=Angles.yaw;
  402668:	68a2      	ldr	r2, [r4, #8]
  40266a:	609a      	str	r2, [r3, #8]
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40266c:	4b23      	ldr	r3, [pc, #140]	; (4026fc <Senzor_Task+0x1ec>)
  40266e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  402672:	635a      	str	r2, [r3, #52]	; 0x34
		
#else
# error "Please specify Way to get a data from MPU9150"
#endif
 			  	
    		temp[0]=(short)(uhel[0]);
  402674:	4f18      	ldr	r7, [pc, #96]	; (4026d8 <Senzor_Task+0x1c8>)
  402676:	4e2a      	ldr	r6, [pc, #168]	; (402720 <Senzor_Task+0x210>)
  402678:	6838      	ldr	r0, [r7, #0]
  40267a:	47b0      	blx	r6
  40267c:	b285      	uxth	r5, r0
          	          	temp[1]=(short)(uhel[1]);
  40267e:	6878      	ldr	r0, [r7, #4]
  402680:	47b0      	blx	r6
  402682:	b284      	uxth	r4, r0
          	          	temp[2]=(short)(uhel[2]);
  402684:	68b8      	ldr	r0, [r7, #8]
  402686:	47b0      	blx	r6
  402688:	b280      	uxth	r0, r0
						
//   			temp[0]	   =GyroXYZ[0];
//   			temp[1]	   =GyroXYZ[1];
//   			temp[2]	   =GyroXYZ[2];
 				
			Semtech.Buffer[0]=(uint8_t)temp[0];	//LOW
  40268a:	f88d 503a 	strb.w	r5, [sp, #58]	; 0x3a
			Semtech.Buffer[1]=(uint8_t)(temp[0]>>8);		//HIGH
  40268e:	f345 2507 	sbfx	r5, r5, #8, #8
  402692:	f88d 503b 	strb.w	r5, [sp, #59]	; 0x3b
			Semtech.Buffer[2]=(uint8_t) temp[1];;
  402696:	f88d 403c 	strb.w	r4, [sp, #60]	; 0x3c
			Semtech.Buffer[3]=(uint8_t) (temp[1]>>8);
  40269a:	f344 2407 	sbfx	r4, r4, #8, #8
  40269e:	f88d 403d 	strb.w	r4, [sp, #61]	; 0x3d
			Semtech.Buffer[4]=(uint8_t) temp[2];
  4026a2:	f88d 003e 	strb.w	r0, [sp, #62]	; 0x3e
			Semtech.Buffer[5]=(uint8_t)( temp[2]>>8);
  4026a6:	f340 2007 	sbfx	r0, r0, #8, #8
  4026aa:	f88d 003f 	strb.w	r0, [sp, #63]	; 0x3f
				
			Semtech.Stat.Data_State=RFLR_STATE_TX_INIT;
  4026ae:	2304      	movs	r3, #4
  4026b0:	f8ad 313e 	strh.w	r3, [sp, #318]	; 0x13e
			Semtech.Stat.Cmd=STAY_IN_STATE;
  4026b4:	23cb      	movs	r3, #203	; 0xcb
  4026b6:	f8ad 313c 	strh.w	r3, [sp, #316]	; 0x13c
				
			/* Send data to Matlab */
			if(xQueueSend(Queue_RF_Task,&Semtech,1))	//pdPASS=1-
  4026ba:	4b1a      	ldr	r3, [pc, #104]	; (402724 <Senzor_Task+0x214>)
  4026bc:	6818      	ldr	r0, [r3, #0]
  4026be:	a90e      	add	r1, sp, #56	; 0x38
  4026c0:	2201      	movs	r2, #1
  4026c2:	2300      	movs	r3, #0
  4026c4:	4c18      	ldr	r4, [pc, #96]	; (402728 <Senzor_Task+0x218>)
  4026c6:	47a0      	blx	r4
			{
						
			}

		
	}
  4026c8:	e73d      	b.n	402546 <Senzor_Task+0x36>
  4026ca:	bf00      	nop
  4026cc:	f3af 8000 	nop.w
  4026d0:	54442d18 	.word	0x54442d18
  4026d4:	400921fb 	.word	0x400921fb
  4026d8:	20000a3c 	.word	0x20000a3c
  4026dc:	00402845 	.word	0x00402845
  4026e0:	00400865 	.word	0x00400865
  4026e4:	004022ed 	.word	0x004022ed
  4026e8:	00402865 	.word	0x00402865
  4026ec:	004024c1 	.word	0x004024c1
  4026f0:	20000a34 	.word	0x20000a34
  4026f4:	2000ad68 	.word	0x2000ad68
  4026f8:	00402e31 	.word	0x00402e31
  4026fc:	400e0e00 	.word	0x400e0e00
  402700:	00405cd1 	.word	0x00405cd1
  402704:	3d79fffe 	.word	0x3d79fffe
  402708:	004054f9 	.word	0x004054f9
  40270c:	0040574d 	.word	0x0040574d
  402710:	40668000 	.word	0x40668000
  402714:	00405abd 	.word	0x00405abd
  402718:	3a83126f 	.word	0x3a83126f
  40271c:	00400961 	.word	0x00400961
  402720:	00406105 	.word	0x00406105
  402724:	2000ad64 	.word	0x2000ad64
  402728:	00402c81 	.word	0x00402c81
  40272c:	00405d79 	.word	0x00405d79
  402730:	00405451 	.word	0x00405451

00402734 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  402734:	f100 0308 	add.w	r3, r0, #8
  402738:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40273a:	f04f 32ff 	mov.w	r2, #4294967295
  40273e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  402740:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  402742:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  402744:	2300      	movs	r3, #0
  402746:	6003      	str	r3, [r0, #0]
  402748:	4770      	bx	lr
  40274a:	bf00      	nop

0040274c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  40274c:	2300      	movs	r3, #0
  40274e:	6103      	str	r3, [r0, #16]
  402750:	4770      	bx	lr
  402752:	bf00      	nop

00402754 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  402754:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  402756:	685a      	ldr	r2, [r3, #4]
  402758:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  40275a:	6842      	ldr	r2, [r0, #4]
  40275c:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  40275e:	685a      	ldr	r2, [r3, #4]
  402760:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  402762:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  402764:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  402766:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  402768:	6803      	ldr	r3, [r0, #0]
  40276a:	3301      	adds	r3, #1
  40276c:	6003      	str	r3, [r0, #0]
  40276e:	4770      	bx	lr

00402770 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  402770:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  402772:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  402774:	f1b4 3fff 	cmp.w	r4, #4294967295
  402778:	d101      	bne.n	40277e <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  40277a:	6903      	ldr	r3, [r0, #16]
  40277c:	e00a      	b.n	402794 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  40277e:	f100 0308 	add.w	r3, r0, #8
  402782:	68c2      	ldr	r2, [r0, #12]
  402784:	6812      	ldr	r2, [r2, #0]
  402786:	4294      	cmp	r4, r2
  402788:	d304      	bcc.n	402794 <vListInsert+0x24>
  40278a:	685b      	ldr	r3, [r3, #4]
  40278c:	685a      	ldr	r2, [r3, #4]
  40278e:	6812      	ldr	r2, [r2, #0]
  402790:	4294      	cmp	r4, r2
  402792:	d2fa      	bcs.n	40278a <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  402794:	685a      	ldr	r2, [r3, #4]
  402796:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  402798:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  40279a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  40279c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40279e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4027a0:	6803      	ldr	r3, [r0, #0]
  4027a2:	3301      	adds	r3, #1
  4027a4:	6003      	str	r3, [r0, #0]
}
  4027a6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4027aa:	4770      	bx	lr

004027ac <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4027ac:	6843      	ldr	r3, [r0, #4]
  4027ae:	6882      	ldr	r2, [r0, #8]
  4027b0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4027b2:	6883      	ldr	r3, [r0, #8]
  4027b4:	6842      	ldr	r2, [r0, #4]
  4027b6:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  4027b8:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4027ba:	685a      	ldr	r2, [r3, #4]
  4027bc:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4027be:	bf04      	itt	eq
  4027c0:	6882      	ldreq	r2, [r0, #8]
  4027c2:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  4027c4:	2200      	movs	r2, #0
  4027c6:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4027c8:	681a      	ldr	r2, [r3, #0]
  4027ca:	3a01      	subs	r2, #1
  4027cc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  4027ce:	6818      	ldr	r0, [r3, #0]
}
  4027d0:	4770      	bx	lr
  4027d2:	bf00      	nop

004027d4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4027d4:	4803      	ldr	r0, [pc, #12]	; (4027e4 <prvPortStartFirstTask+0x10>)
  4027d6:	6800      	ldr	r0, [r0, #0]
  4027d8:	6800      	ldr	r0, [r0, #0]
  4027da:	f380 8808 	msr	MSP, r0
  4027de:	b662      	cpsie	i
  4027e0:	df00      	svc	0
  4027e2:	bf00      	nop
  4027e4:	e000ed08 	.word	0xe000ed08

004027e8 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  4027e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4027ec:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  4027f0:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
  4027f4:	2300      	movs	r3, #0
  4027f6:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  4027fa:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  4027fe:	3840      	subs	r0, #64	; 0x40
  402800:	4770      	bx	lr
  402802:	bf00      	nop

00402804 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  402804:	4b06      	ldr	r3, [pc, #24]	; (402820 <pxCurrentTCBConst2>)
  402806:	6819      	ldr	r1, [r3, #0]
  402808:	6808      	ldr	r0, [r1, #0]
  40280a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40280e:	f380 8809 	msr	PSP, r0
  402812:	f04f 0000 	mov.w	r0, #0
  402816:	f380 8811 	msr	BASEPRI, r0
  40281a:	f04e 0e0d 	orr.w	lr, lr, #13
  40281e:	4770      	bx	lr

00402820 <pxCurrentTCBConst2>:
  402820:	2000ab0c 	.word	0x2000ab0c

00402824 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  402824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402828:	4b01      	ldr	r3, [pc, #4]	; (402830 <vPortYieldFromISR+0xc>)
  40282a:	601a      	str	r2, [r3, #0]
  40282c:	4770      	bx	lr
  40282e:	bf00      	nop
  402830:	e000ed04 	.word	0xe000ed04

00402834 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  402834:	f3ef 8011 	mrs	r0, BASEPRI
  402838:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  40283c:	f381 8811 	msr	BASEPRI, r1
  402840:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
  402842:	2000      	movs	r0, #0

00402844 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  402844:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
  402846:	4b03      	ldr	r3, [pc, #12]	; (402854 <vPortEnterCritical+0x10>)
  402848:	4798      	blx	r3
	uxCriticalNesting++;
  40284a:	4a03      	ldr	r2, [pc, #12]	; (402858 <vPortEnterCritical+0x14>)
  40284c:	6813      	ldr	r3, [r2, #0]
  40284e:	3301      	adds	r3, #1
  402850:	6013      	str	r3, [r2, #0]
  402852:	bd08      	pop	{r3, pc}
  402854:	00402835 	.word	0x00402835
  402858:	20000034 	.word	0x20000034

0040285c <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  40285c:	f380 8811 	msr	BASEPRI, r0
  402860:	4770      	bx	lr
  402862:	bf00      	nop

00402864 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  402864:	b508      	push	{r3, lr}
	uxCriticalNesting--;
  402866:	4a04      	ldr	r2, [pc, #16]	; (402878 <vPortExitCritical+0x14>)
  402868:	6813      	ldr	r3, [r2, #0]
  40286a:	3b01      	subs	r3, #1
  40286c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  40286e:	b913      	cbnz	r3, 402876 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
  402870:	2000      	movs	r0, #0
  402872:	4b02      	ldr	r3, [pc, #8]	; (40287c <vPortExitCritical+0x18>)
  402874:	4798      	blx	r3
  402876:	bd08      	pop	{r3, pc}
  402878:	20000034 	.word	0x20000034
  40287c:	0040285d 	.word	0x0040285d

00402880 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  402880:	f3ef 8009 	mrs	r0, PSP
  402884:	4b0c      	ldr	r3, [pc, #48]	; (4028b8 <pxCurrentTCBConst>)
  402886:	681a      	ldr	r2, [r3, #0]
  402888:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40288c:	6010      	str	r0, [r2, #0]
  40288e:	e92d 4008 	stmdb	sp!, {r3, lr}
  402892:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  402896:	f380 8811 	msr	BASEPRI, r0
  40289a:	f000 feff 	bl	40369c <vTaskSwitchContext>
  40289e:	f04f 0000 	mov.w	r0, #0
  4028a2:	f380 8811 	msr	BASEPRI, r0
  4028a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  4028aa:	6819      	ldr	r1, [r3, #0]
  4028ac:	6808      	ldr	r0, [r1, #0]
  4028ae:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4028b2:	f380 8809 	msr	PSP, r0
  4028b6:	4770      	bx	lr

004028b8 <pxCurrentTCBConst>:
  4028b8:	2000ab0c 	.word	0x2000ab0c

004028bc <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  4028bc:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4028be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4028c2:	4b05      	ldr	r3, [pc, #20]	; (4028d8 <SysTick_Handler+0x1c>)
  4028c4:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  4028c6:	4b05      	ldr	r3, [pc, #20]	; (4028dc <SysTick_Handler+0x20>)
  4028c8:	4798      	blx	r3
	{
		vTaskIncrementTick();
  4028ca:	4b05      	ldr	r3, [pc, #20]	; (4028e0 <SysTick_Handler+0x24>)
  4028cc:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  4028ce:	2000      	movs	r0, #0
  4028d0:	4b04      	ldr	r3, [pc, #16]	; (4028e4 <SysTick_Handler+0x28>)
  4028d2:	4798      	blx	r3
  4028d4:	bd08      	pop	{r3, pc}
  4028d6:	bf00      	nop
  4028d8:	e000ed04 	.word	0xe000ed04
  4028dc:	00402835 	.word	0x00402835
  4028e0:	004033a5 	.word	0x004033a5
  4028e4:	0040285d 	.word	0x0040285d

004028e8 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  4028e8:	4a03      	ldr	r2, [pc, #12]	; (4028f8 <vPortSetupTimerInterrupt+0x10>)
  4028ea:	4b04      	ldr	r3, [pc, #16]	; (4028fc <vPortSetupTimerInterrupt+0x14>)
  4028ec:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  4028ee:	2207      	movs	r2, #7
  4028f0:	3b04      	subs	r3, #4
  4028f2:	601a      	str	r2, [r3, #0]
  4028f4:	4770      	bx	lr
  4028f6:	bf00      	nop
  4028f8:	0001d4bf 	.word	0x0001d4bf
  4028fc:	e000e014 	.word	0xe000e014

00402900 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  402900:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  402902:	4b09      	ldr	r3, [pc, #36]	; (402928 <xPortStartScheduler+0x28>)
  402904:	681a      	ldr	r2, [r3, #0]
  402906:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  40290a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  40290c:	681a      	ldr	r2, [r3, #0]
  40290e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  402912:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  402914:	4b05      	ldr	r3, [pc, #20]	; (40292c <xPortStartScheduler+0x2c>)
  402916:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  402918:	2400      	movs	r4, #0
  40291a:	4b05      	ldr	r3, [pc, #20]	; (402930 <xPortStartScheduler+0x30>)
  40291c:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  40291e:	4b05      	ldr	r3, [pc, #20]	; (402934 <xPortStartScheduler+0x34>)
  402920:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
  402922:	4620      	mov	r0, r4
  402924:	bd10      	pop	{r4, pc}
  402926:	bf00      	nop
  402928:	e000ed20 	.word	0xe000ed20
  40292c:	004028e9 	.word	0x004028e9
  402930:	20000034 	.word	0x20000034
  402934:	004027d5 	.word	0x004027d5

00402938 <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  402938:	4a13      	ldr	r2, [pc, #76]	; (402988 <prvInsertBlockIntoFreeList+0x50>)
  40293a:	e000      	b.n	40293e <prvInsertBlockIntoFreeList+0x6>
  40293c:	461a      	mov	r2, r3
  40293e:	6813      	ldr	r3, [r2, #0]
  402940:	4283      	cmp	r3, r0
  402942:	d3fb      	bcc.n	40293c <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  402944:	b430      	push	{r4, r5}
  402946:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  402948:	6854      	ldr	r4, [r2, #4]
  40294a:	1915      	adds	r5, r2, r4
  40294c:	4285      	cmp	r5, r0
  40294e:	d103      	bne.n	402958 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  402950:	6868      	ldr	r0, [r5, #4]
  402952:	4404      	add	r4, r0
  402954:	6054      	str	r4, [r2, #4]
  402956:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  402958:	6842      	ldr	r2, [r0, #4]
  40295a:	1884      	adds	r4, r0, r2
  40295c:	429c      	cmp	r4, r3
  40295e:	d10c      	bne.n	40297a <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  402960:	4b0a      	ldr	r3, [pc, #40]	; (40298c <prvInsertBlockIntoFreeList+0x54>)
  402962:	681b      	ldr	r3, [r3, #0]
  402964:	429c      	cmp	r4, r3
  402966:	d006      	beq.n	402976 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  402968:	6863      	ldr	r3, [r4, #4]
  40296a:	441a      	add	r2, r3
  40296c:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  40296e:	680b      	ldr	r3, [r1, #0]
  402970:	681b      	ldr	r3, [r3, #0]
  402972:	6003      	str	r3, [r0, #0]
  402974:	e002      	b.n	40297c <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  402976:	6004      	str	r4, [r0, #0]
  402978:	e000      	b.n	40297c <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  40297a:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  40297c:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  40297e:	bf18      	it	ne
  402980:	6008      	strne	r0, [r1, #0]
	}
}
  402982:	bc30      	pop	{r4, r5}
  402984:	4770      	bx	lr
  402986:	bf00      	nop
  402988:	2000aa4c 	.word	0x2000aa4c
  40298c:	2000aa48 	.word	0x2000aa48

00402990 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  402990:	b538      	push	{r3, r4, r5, lr}
  402992:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
  402994:	4b29      	ldr	r3, [pc, #164]	; (402a3c <pvPortMalloc+0xac>)
  402996:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  402998:	4b29      	ldr	r3, [pc, #164]	; (402a40 <pvPortMalloc+0xb0>)
  40299a:	681b      	ldr	r3, [r3, #0]
  40299c:	b99b      	cbnz	r3, 4029c6 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  40299e:	4a29      	ldr	r2, [pc, #164]	; (402a44 <pvPortMalloc+0xb4>)
  4029a0:	4b29      	ldr	r3, [pc, #164]	; (402a48 <pvPortMalloc+0xb8>)
  4029a2:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
  4029a4:	2100      	movs	r1, #0
  4029a6:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
  4029a8:	f649 72f0 	movw	r2, #40944	; 0x9ff0
  4029ac:	1898      	adds	r0, r3, r2
  4029ae:	4d24      	ldr	r5, [pc, #144]	; (402a40 <pvPortMalloc+0xb0>)
  4029b0:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
  4029b2:	f649 75f4 	movw	r5, #40948	; 0x9ff4
  4029b6:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
  4029b8:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  4029ba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  4029bc:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  4029be:	4a23      	ldr	r2, [pc, #140]	; (402a4c <pvPortMalloc+0xbc>)
  4029c0:	6813      	ldr	r3, [r2, #0]
  4029c2:	3b10      	subs	r3, #16
  4029c4:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  4029c6:	2c00      	cmp	r4, #0
  4029c8:	d02e      	beq.n	402a28 <pvPortMalloc+0x98>
		{
			xWantedSize += heapSTRUCT_SIZE;
  4029ca:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  4029ce:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  4029d2:	bf1c      	itt	ne
  4029d4:	f022 0207 	bicne.w	r2, r2, #7
  4029d8:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  4029da:	1e51      	subs	r1, r2, #1
  4029dc:	f649 73fe 	movw	r3, #40958	; 0x9ffe
  4029e0:	4299      	cmp	r1, r3
  4029e2:	d823      	bhi.n	402a2c <pvPortMalloc+0x9c>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
  4029e4:	4917      	ldr	r1, [pc, #92]	; (402a44 <pvPortMalloc+0xb4>)
  4029e6:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  4029e8:	e001      	b.n	4029ee <pvPortMalloc+0x5e>
  4029ea:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
  4029ec:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  4029ee:	6863      	ldr	r3, [r4, #4]
  4029f0:	429a      	cmp	r2, r3
  4029f2:	d902      	bls.n	4029fa <pvPortMalloc+0x6a>
  4029f4:	6823      	ldr	r3, [r4, #0]
  4029f6:	2b00      	cmp	r3, #0
  4029f8:	d1f7      	bne.n	4029ea <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  4029fa:	4b11      	ldr	r3, [pc, #68]	; (402a40 <pvPortMalloc+0xb0>)
  4029fc:	681b      	ldr	r3, [r3, #0]
  4029fe:	429c      	cmp	r4, r3
  402a00:	d016      	beq.n	402a30 <pvPortMalloc+0xa0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  402a02:	680d      	ldr	r5, [r1, #0]
  402a04:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  402a06:	6823      	ldr	r3, [r4, #0]
  402a08:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  402a0a:	6863      	ldr	r3, [r4, #4]
  402a0c:	1a9b      	subs	r3, r3, r2
  402a0e:	2b20      	cmp	r3, #32
  402a10:	d904      	bls.n	402a1c <pvPortMalloc+0x8c>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  402a12:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  402a14:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
  402a16:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  402a18:	4b0d      	ldr	r3, [pc, #52]	; (402a50 <pvPortMalloc+0xc0>)
  402a1a:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  402a1c:	4a0b      	ldr	r2, [pc, #44]	; (402a4c <pvPortMalloc+0xbc>)
  402a1e:	6813      	ldr	r3, [r2, #0]
  402a20:	6861      	ldr	r1, [r4, #4]
  402a22:	1a5b      	subs	r3, r3, r1
  402a24:	6013      	str	r3, [r2, #0]
  402a26:	e004      	b.n	402a32 <pvPortMalloc+0xa2>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  402a28:	2500      	movs	r5, #0
  402a2a:	e002      	b.n	402a32 <pvPortMalloc+0xa2>
  402a2c:	2500      	movs	r5, #0
  402a2e:	e000      	b.n	402a32 <pvPortMalloc+0xa2>
  402a30:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
  402a32:	4b08      	ldr	r3, [pc, #32]	; (402a54 <pvPortMalloc+0xc4>)
  402a34:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
  402a36:	4628      	mov	r0, r5
  402a38:	bd38      	pop	{r3, r4, r5, pc}
  402a3a:	bf00      	nop
  402a3c:	00403375 	.word	0x00403375
  402a40:	2000aa48 	.word	0x2000aa48
  402a44:	2000aa4c 	.word	0x2000aa4c
  402a48:	20000a48 	.word	0x20000a48
  402a4c:	20000038 	.word	0x20000038
  402a50:	00402939 	.word	0x00402939
  402a54:	004034c5 	.word	0x004034c5

00402a58 <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
  402a58:	b180      	cbz	r0, 402a7c <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  402a5a:	b510      	push	{r4, lr}
  402a5c:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
  402a5e:	4b08      	ldr	r3, [pc, #32]	; (402a80 <vPortFree+0x28>)
  402a60:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  402a62:	4a08      	ldr	r2, [pc, #32]	; (402a84 <vPortFree+0x2c>)
  402a64:	6811      	ldr	r1, [r2, #0]
  402a66:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  402a6a:	440b      	add	r3, r1
  402a6c:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  402a6e:	f1a4 0010 	sub.w	r0, r4, #16
  402a72:	4b05      	ldr	r3, [pc, #20]	; (402a88 <vPortFree+0x30>)
  402a74:	4798      	blx	r3
		}
		xTaskResumeAll();
  402a76:	4b05      	ldr	r3, [pc, #20]	; (402a8c <vPortFree+0x34>)
  402a78:	4798      	blx	r3
  402a7a:	bd10      	pop	{r4, pc}
  402a7c:	4770      	bx	lr
  402a7e:	bf00      	nop
  402a80:	00403375 	.word	0x00403375
  402a84:	20000038 	.word	0x20000038
  402a88:	00402939 	.word	0x00402939
  402a8c:	004034c5 	.word	0x004034c5

00402a90 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  402a90:	b510      	push	{r4, lr}
  402a92:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  402a94:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402a96:	b93b      	cbnz	r3, 402aa8 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402a98:	6803      	ldr	r3, [r0, #0]
  402a9a:	bb1b      	cbnz	r3, 402ae4 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  402a9c:	6840      	ldr	r0, [r0, #4]
  402a9e:	4b13      	ldr	r3, [pc, #76]	; (402aec <prvCopyDataToQueue+0x5c>)
  402aa0:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  402aa2:	2300      	movs	r3, #0
  402aa4:	6063      	str	r3, [r4, #4]
  402aa6:	e01d      	b.n	402ae4 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  402aa8:	b96a      	cbnz	r2, 402ac6 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  402aaa:	6880      	ldr	r0, [r0, #8]
  402aac:	461a      	mov	r2, r3
  402aae:	4b10      	ldr	r3, [pc, #64]	; (402af0 <prvCopyDataToQueue+0x60>)
  402ab0:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  402ab2:	68a2      	ldr	r2, [r4, #8]
  402ab4:	6c23      	ldr	r3, [r4, #64]	; 0x40
  402ab6:	4413      	add	r3, r2
  402ab8:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  402aba:	6862      	ldr	r2, [r4, #4]
  402abc:	4293      	cmp	r3, r2
  402abe:	d311      	bcc.n	402ae4 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  402ac0:	6823      	ldr	r3, [r4, #0]
  402ac2:	60a3      	str	r3, [r4, #8]
  402ac4:	e00e      	b.n	402ae4 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  402ac6:	68c0      	ldr	r0, [r0, #12]
  402ac8:	461a      	mov	r2, r3
  402aca:	4b09      	ldr	r3, [pc, #36]	; (402af0 <prvCopyDataToQueue+0x60>)
  402acc:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  402ace:	6c23      	ldr	r3, [r4, #64]	; 0x40
  402ad0:	425b      	negs	r3, r3
  402ad2:	68e2      	ldr	r2, [r4, #12]
  402ad4:	441a      	add	r2, r3
  402ad6:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  402ad8:	6821      	ldr	r1, [r4, #0]
  402ada:	428a      	cmp	r2, r1
  402adc:	d202      	bcs.n	402ae4 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  402ade:	6862      	ldr	r2, [r4, #4]
  402ae0:	4413      	add	r3, r2
  402ae2:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  402ae4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402ae6:	3301      	adds	r3, #1
  402ae8:	63a3      	str	r3, [r4, #56]	; 0x38
  402aea:	bd10      	pop	{r4, pc}
  402aec:	00403a99 	.word	0x00403a99
  402af0:	00406719 	.word	0x00406719

00402af4 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  402af4:	b538      	push	{r3, r4, r5, lr}
  402af6:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  402af8:	6800      	ldr	r0, [r0, #0]
  402afa:	b158      	cbz	r0, 402b14 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  402afc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  402afe:	68dc      	ldr	r4, [r3, #12]
  402b00:	4414      	add	r4, r2
  402b02:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  402b04:	685d      	ldr	r5, [r3, #4]
  402b06:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  402b08:	bf28      	it	cs
  402b0a:	60d8      	strcs	r0, [r3, #12]
  402b0c:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  402b0e:	68d9      	ldr	r1, [r3, #12]
  402b10:	4b01      	ldr	r3, [pc, #4]	; (402b18 <prvCopyDataFromQueue+0x24>)
  402b12:	4798      	blx	r3
  402b14:	bd38      	pop	{r3, r4, r5, pc}
  402b16:	bf00      	nop
  402b18:	00406719 	.word	0x00406719

00402b1c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  402b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402b1e:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  402b20:	4b1e      	ldr	r3, [pc, #120]	; (402b9c <prvUnlockQueue+0x80>)
  402b22:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  402b24:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b26:	2b00      	cmp	r3, #0
  402b28:	dd13      	ble.n	402b52 <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402b2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402b2c:	b91b      	cbnz	r3, 402b36 <prvUnlockQueue+0x1a>
  402b2e:	e010      	b.n	402b52 <prvUnlockQueue+0x36>
  402b30:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402b32:	b923      	cbnz	r3, 402b3e <prvUnlockQueue+0x22>
  402b34:	e00d      	b.n	402b52 <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402b36:	f104 0624 	add.w	r6, r4, #36	; 0x24
  402b3a:	4d19      	ldr	r5, [pc, #100]	; (402ba0 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  402b3c:	4f19      	ldr	r7, [pc, #100]	; (402ba4 <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402b3e:	4630      	mov	r0, r6
  402b40:	47a8      	blx	r5
  402b42:	b100      	cbz	r0, 402b46 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  402b44:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
  402b46:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b48:	3b01      	subs	r3, #1
  402b4a:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  402b4c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b4e:	2b00      	cmp	r3, #0
  402b50:	dcee      	bgt.n	402b30 <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  402b52:	f04f 33ff 	mov.w	r3, #4294967295
  402b56:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  402b58:	4b13      	ldr	r3, [pc, #76]	; (402ba8 <prvUnlockQueue+0x8c>)
  402b5a:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  402b5c:	4b0f      	ldr	r3, [pc, #60]	; (402b9c <prvUnlockQueue+0x80>)
  402b5e:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  402b60:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402b62:	2b00      	cmp	r3, #0
  402b64:	dd13      	ble.n	402b8e <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402b66:	6923      	ldr	r3, [r4, #16]
  402b68:	b91b      	cbnz	r3, 402b72 <prvUnlockQueue+0x56>
  402b6a:	e010      	b.n	402b8e <prvUnlockQueue+0x72>
  402b6c:	6923      	ldr	r3, [r4, #16]
  402b6e:	b923      	cbnz	r3, 402b7a <prvUnlockQueue+0x5e>
  402b70:	e00d      	b.n	402b8e <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  402b72:	f104 0610 	add.w	r6, r4, #16
  402b76:	4d0a      	ldr	r5, [pc, #40]	; (402ba0 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
  402b78:	4f0a      	ldr	r7, [pc, #40]	; (402ba4 <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  402b7a:	4630      	mov	r0, r6
  402b7c:	47a8      	blx	r5
  402b7e:	b100      	cbz	r0, 402b82 <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
  402b80:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
  402b82:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402b84:	3b01      	subs	r3, #1
  402b86:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  402b88:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402b8a:	2b00      	cmp	r3, #0
  402b8c:	dcee      	bgt.n	402b6c <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  402b8e:	f04f 33ff 	mov.w	r3, #4294967295
  402b92:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  402b94:	4b04      	ldr	r3, [pc, #16]	; (402ba8 <prvUnlockQueue+0x8c>)
  402b96:	4798      	blx	r3
  402b98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402b9a:	bf00      	nop
  402b9c:	00402845 	.word	0x00402845
  402ba0:	004038b1 	.word	0x004038b1
  402ba4:	004039e1 	.word	0x004039e1
  402ba8:	00402865 	.word	0x00402865

00402bac <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  402bac:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  402bae:	b918      	cbnz	r0, 402bb8 <xQueueGenericReset+0xc>
  402bb0:	4b17      	ldr	r3, [pc, #92]	; (402c10 <xQueueGenericReset+0x64>)
  402bb2:	4798      	blx	r3
  402bb4:	bf00      	nop
  402bb6:	e7fd      	b.n	402bb4 <xQueueGenericReset+0x8>
  402bb8:	460d      	mov	r5, r1
  402bba:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
  402bbc:	4b15      	ldr	r3, [pc, #84]	; (402c14 <xQueueGenericReset+0x68>)
  402bbe:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  402bc0:	6822      	ldr	r2, [r4, #0]
  402bc2:	6c21      	ldr	r1, [r4, #64]	; 0x40
  402bc4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402bc6:	fb03 f301 	mul.w	r3, r3, r1
  402bca:	18d0      	adds	r0, r2, r3
  402bcc:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  402bce:	2000      	movs	r0, #0
  402bd0:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  402bd2:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  402bd4:	1a5b      	subs	r3, r3, r1
  402bd6:	4413      	add	r3, r2
  402bd8:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  402bda:	f04f 33ff 	mov.w	r3, #4294967295
  402bde:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  402be0:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  402be2:	b955      	cbnz	r5, 402bfa <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402be4:	6923      	ldr	r3, [r4, #16]
  402be6:	b17b      	cbz	r3, 402c08 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402be8:	f104 0010 	add.w	r0, r4, #16
  402bec:	4b0a      	ldr	r3, [pc, #40]	; (402c18 <xQueueGenericReset+0x6c>)
  402bee:	4798      	blx	r3
  402bf0:	2801      	cmp	r0, #1
  402bf2:	d109      	bne.n	402c08 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
  402bf4:	4b09      	ldr	r3, [pc, #36]	; (402c1c <xQueueGenericReset+0x70>)
  402bf6:	4798      	blx	r3
  402bf8:	e006      	b.n	402c08 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  402bfa:	f104 0010 	add.w	r0, r4, #16
  402bfe:	4d08      	ldr	r5, [pc, #32]	; (402c20 <xQueueGenericReset+0x74>)
  402c00:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  402c02:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402c06:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  402c08:	4b06      	ldr	r3, [pc, #24]	; (402c24 <xQueueGenericReset+0x78>)
  402c0a:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  402c0c:	2001      	movs	r0, #1
  402c0e:	bd38      	pop	{r3, r4, r5, pc}
  402c10:	00402835 	.word	0x00402835
  402c14:	00402845 	.word	0x00402845
  402c18:	004038b1 	.word	0x004038b1
  402c1c:	00402825 	.word	0x00402825
  402c20:	00402735 	.word	0x00402735
  402c24:	00402865 	.word	0x00402865

00402c28 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  402c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  402c2a:	b1a0      	cbz	r0, 402c56 <xQueueGenericCreate+0x2e>
  402c2c:	460d      	mov	r5, r1
  402c2e:	4617      	mov	r7, r2
  402c30:	4606      	mov	r6, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  402c32:	2050      	movs	r0, #80	; 0x50
  402c34:	4b0e      	ldr	r3, [pc, #56]	; (402c70 <xQueueGenericCreate+0x48>)
  402c36:	4798      	blx	r3
		if( pxNewQueue != NULL )
  402c38:	4604      	mov	r4, r0
  402c3a:	b160      	cbz	r0, 402c56 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  402c3c:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  402c40:	3001      	adds	r0, #1
  402c42:	4b0b      	ldr	r3, [pc, #44]	; (402c70 <xQueueGenericCreate+0x48>)
  402c44:	4798      	blx	r3
  402c46:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  402c48:	b940      	cbnz	r0, 402c5c <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  402c4a:	4620      	mov	r0, r4
  402c4c:	4b09      	ldr	r3, [pc, #36]	; (402c74 <xQueueGenericCreate+0x4c>)
  402c4e:	4798      	blx	r3
  402c50:	e001      	b.n	402c56 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
  402c52:	bf00      	nop
  402c54:	e7fd      	b.n	402c52 <xQueueGenericCreate+0x2a>
  402c56:	4b08      	ldr	r3, [pc, #32]	; (402c78 <xQueueGenericCreate+0x50>)
  402c58:	4798      	blx	r3
  402c5a:	e7fa      	b.n	402c52 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  402c5c:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  402c5e:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  402c60:	4620      	mov	r0, r4
  402c62:	2101      	movs	r1, #1
  402c64:	4b05      	ldr	r3, [pc, #20]	; (402c7c <xQueueGenericCreate+0x54>)
  402c66:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  402c68:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
  402c6c:	4620      	mov	r0, r4
  402c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402c70:	00402991 	.word	0x00402991
  402c74:	00402a59 	.word	0x00402a59
  402c78:	00402835 	.word	0x00402835
  402c7c:	00402bad 	.word	0x00402bad

00402c80 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  402c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c84:	b085      	sub	sp, #20
  402c86:	9201      	str	r2, [sp, #4]
  402c88:	9300      	str	r3, [sp, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  402c8a:	b918      	cbnz	r0, 402c94 <xQueueGenericSend+0x14>
  402c8c:	4b38      	ldr	r3, [pc, #224]	; (402d70 <xQueueGenericSend+0xf0>)
  402c8e:	4798      	blx	r3
  402c90:	bf00      	nop
  402c92:	e7fd      	b.n	402c90 <xQueueGenericSend+0x10>
  402c94:	468a      	mov	sl, r1
  402c96:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  402c98:	b929      	cbnz	r1, 402ca6 <xQueueGenericSend+0x26>
  402c9a:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402c9c:	b12b      	cbz	r3, 402caa <xQueueGenericSend+0x2a>
  402c9e:	4b34      	ldr	r3, [pc, #208]	; (402d70 <xQueueGenericSend+0xf0>)
  402ca0:	4798      	blx	r3
  402ca2:	bf00      	nop
  402ca4:	e7fd      	b.n	402ca2 <xQueueGenericSend+0x22>
  402ca6:	2700      	movs	r7, #0
  402ca8:	e000      	b.n	402cac <xQueueGenericSend+0x2c>
  402caa:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  402cac:	4e31      	ldr	r6, [pc, #196]	; (402d74 <xQueueGenericSend+0xf4>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402cae:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 402d9c <xQueueGenericSend+0x11c>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  402cb2:	4d31      	ldr	r5, [pc, #196]	; (402d78 <xQueueGenericSend+0xf8>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  402cb4:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  402cb6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402cb8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402cba:	429a      	cmp	r2, r3
  402cbc:	d212      	bcs.n	402ce4 <xQueueGenericSend+0x64>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402cbe:	4620      	mov	r0, r4
  402cc0:	4651      	mov	r1, sl
  402cc2:	9a00      	ldr	r2, [sp, #0]
  402cc4:	4b2d      	ldr	r3, [pc, #180]	; (402d7c <xQueueGenericSend+0xfc>)
  402cc6:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402cc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402cca:	b13b      	cbz	r3, 402cdc <xQueueGenericSend+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  402ccc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402cd0:	4b2b      	ldr	r3, [pc, #172]	; (402d80 <xQueueGenericSend+0x100>)
  402cd2:	4798      	blx	r3
  402cd4:	2801      	cmp	r0, #1
  402cd6:	d101      	bne.n	402cdc <xQueueGenericSend+0x5c>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  402cd8:	4b2a      	ldr	r3, [pc, #168]	; (402d84 <xQueueGenericSend+0x104>)
  402cda:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  402cdc:	4b26      	ldr	r3, [pc, #152]	; (402d78 <xQueueGenericSend+0xf8>)
  402cde:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  402ce0:	2001      	movs	r0, #1
  402ce2:	e042      	b.n	402d6a <xQueueGenericSend+0xea>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  402ce4:	9b01      	ldr	r3, [sp, #4]
  402ce6:	b91b      	cbnz	r3, 402cf0 <xQueueGenericSend+0x70>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  402ce8:	4b23      	ldr	r3, [pc, #140]	; (402d78 <xQueueGenericSend+0xf8>)
  402cea:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  402cec:	2000      	movs	r0, #0
  402cee:	e03c      	b.n	402d6a <xQueueGenericSend+0xea>
				}
				else if( xEntryTimeSet == pdFALSE )
  402cf0:	b917      	cbnz	r7, 402cf8 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402cf2:	a802      	add	r0, sp, #8
  402cf4:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
  402cf6:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  402cf8:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  402cfa:	4b23      	ldr	r3, [pc, #140]	; (402d88 <xQueueGenericSend+0x108>)
  402cfc:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402cfe:	47b0      	blx	r6
  402d00:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402d02:	f1b3 3fff 	cmp.w	r3, #4294967295
  402d06:	bf04      	itt	eq
  402d08:	2300      	moveq	r3, #0
  402d0a:	6463      	streq	r3, [r4, #68]	; 0x44
  402d0c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402d12:	bf04      	itt	eq
  402d14:	2300      	moveq	r3, #0
  402d16:	64a3      	streq	r3, [r4, #72]	; 0x48
  402d18:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402d1a:	a802      	add	r0, sp, #8
  402d1c:	a901      	add	r1, sp, #4
  402d1e:	4b1b      	ldr	r3, [pc, #108]	; (402d8c <xQueueGenericSend+0x10c>)
  402d20:	4798      	blx	r3
  402d22:	b9e0      	cbnz	r0, 402d5e <xQueueGenericSend+0xde>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  402d24:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  402d26:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
  402d2a:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  402d2e:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  402d30:	45c1      	cmp	r9, r8
  402d32:	d10e      	bne.n	402d52 <xQueueGenericSend+0xd2>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  402d34:	f104 0010 	add.w	r0, r4, #16
  402d38:	9901      	ldr	r1, [sp, #4]
  402d3a:	4b15      	ldr	r3, [pc, #84]	; (402d90 <xQueueGenericSend+0x110>)
  402d3c:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  402d3e:	4620      	mov	r0, r4
  402d40:	4b14      	ldr	r3, [pc, #80]	; (402d94 <xQueueGenericSend+0x114>)
  402d42:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  402d44:	4b14      	ldr	r3, [pc, #80]	; (402d98 <xQueueGenericSend+0x118>)
  402d46:	4798      	blx	r3
  402d48:	2800      	cmp	r0, #0
  402d4a:	d1b3      	bne.n	402cb4 <xQueueGenericSend+0x34>
				{
					portYIELD_WITHIN_API();
  402d4c:	4b0d      	ldr	r3, [pc, #52]	; (402d84 <xQueueGenericSend+0x104>)
  402d4e:	4798      	blx	r3
  402d50:	e7b0      	b.n	402cb4 <xQueueGenericSend+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  402d52:	4620      	mov	r0, r4
  402d54:	4b0f      	ldr	r3, [pc, #60]	; (402d94 <xQueueGenericSend+0x114>)
  402d56:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402d58:	4b0f      	ldr	r3, [pc, #60]	; (402d98 <xQueueGenericSend+0x118>)
  402d5a:	4798      	blx	r3
  402d5c:	e7aa      	b.n	402cb4 <xQueueGenericSend+0x34>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  402d5e:	4620      	mov	r0, r4
  402d60:	4b0c      	ldr	r3, [pc, #48]	; (402d94 <xQueueGenericSend+0x114>)
  402d62:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402d64:	4b0c      	ldr	r3, [pc, #48]	; (402d98 <xQueueGenericSend+0x118>)
  402d66:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  402d68:	2000      	movs	r0, #0
		}
	}
}
  402d6a:	b005      	add	sp, #20
  402d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d70:	00402835 	.word	0x00402835
  402d74:	00402845 	.word	0x00402845
  402d78:	00402865 	.word	0x00402865
  402d7c:	00402a91 	.word	0x00402a91
  402d80:	004038b1 	.word	0x004038b1
  402d84:	00402825 	.word	0x00402825
  402d88:	00403375 	.word	0x00403375
  402d8c:	0040395d 	.word	0x0040395d
  402d90:	0040380d 	.word	0x0040380d
  402d94:	00402b1d 	.word	0x00402b1d
  402d98:	004034c5 	.word	0x004034c5
  402d9c:	00403935 	.word	0x00403935

00402da0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  402da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  402da4:	b918      	cbnz	r0, 402dae <xQueueGenericSendFromISR+0xe>
  402da6:	4b1e      	ldr	r3, [pc, #120]	; (402e20 <xQueueGenericSendFromISR+0x80>)
  402da8:	4798      	blx	r3
  402daa:	bf00      	nop
  402dac:	e7fd      	b.n	402daa <xQueueGenericSendFromISR+0xa>
  402dae:	460e      	mov	r6, r1
  402db0:	4615      	mov	r5, r2
  402db2:	4698      	mov	r8, r3
  402db4:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  402db6:	b929      	cbnz	r1, 402dc4 <xQueueGenericSendFromISR+0x24>
  402db8:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402dba:	b11b      	cbz	r3, 402dc4 <xQueueGenericSendFromISR+0x24>
  402dbc:	4b18      	ldr	r3, [pc, #96]	; (402e20 <xQueueGenericSendFromISR+0x80>)
  402dbe:	4798      	blx	r3
  402dc0:	bf00      	nop
  402dc2:	e7fd      	b.n	402dc0 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  402dc4:	4b16      	ldr	r3, [pc, #88]	; (402e20 <xQueueGenericSendFromISR+0x80>)
  402dc6:	4798      	blx	r3
  402dc8:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  402dca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402dcc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402dce:	429a      	cmp	r2, r3
  402dd0:	d218      	bcs.n	402e04 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402dd2:	4620      	mov	r0, r4
  402dd4:	4631      	mov	r1, r6
  402dd6:	4642      	mov	r2, r8
  402dd8:	4b12      	ldr	r3, [pc, #72]	; (402e24 <xQueueGenericSendFromISR+0x84>)
  402dda:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  402ddc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402dde:	f1b3 3fff 	cmp.w	r3, #4294967295
  402de2:	d10a      	bne.n	402dfa <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402de4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402de6:	b17b      	cbz	r3, 402e08 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402de8:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402dec:	4b0e      	ldr	r3, [pc, #56]	; (402e28 <xQueueGenericSendFromISR+0x88>)
  402dee:	4798      	blx	r3
  402df0:	b160      	cbz	r0, 402e0c <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  402df2:	b16d      	cbz	r5, 402e10 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  402df4:	2401      	movs	r4, #1
  402df6:	602c      	str	r4, [r5, #0]
  402df8:	e00b      	b.n	402e12 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  402dfa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402dfc:	3301      	adds	r3, #1
  402dfe:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  402e00:	2401      	movs	r4, #1
  402e02:	e006      	b.n	402e12 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  402e04:	2400      	movs	r4, #0
  402e06:	e004      	b.n	402e12 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  402e08:	2401      	movs	r4, #1
  402e0a:	e002      	b.n	402e12 <xQueueGenericSendFromISR+0x72>
  402e0c:	2401      	movs	r4, #1
  402e0e:	e000      	b.n	402e12 <xQueueGenericSendFromISR+0x72>
  402e10:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  402e12:	4638      	mov	r0, r7
  402e14:	4b05      	ldr	r3, [pc, #20]	; (402e2c <xQueueGenericSendFromISR+0x8c>)
  402e16:	4798      	blx	r3

	return xReturn;
}
  402e18:	4620      	mov	r0, r4
  402e1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e1e:	bf00      	nop
  402e20:	00402835 	.word	0x00402835
  402e24:	00402a91 	.word	0x00402a91
  402e28:	004038b1 	.word	0x004038b1
  402e2c:	0040285d 	.word	0x0040285d

00402e30 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  402e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e34:	b085      	sub	sp, #20
  402e36:	9201      	str	r2, [sp, #4]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  402e38:	b918      	cbnz	r0, 402e42 <xQueueGenericReceive+0x12>
  402e3a:	4b46      	ldr	r3, [pc, #280]	; (402f54 <xQueueGenericReceive+0x124>)
  402e3c:	4798      	blx	r3
  402e3e:	bf00      	nop
  402e40:	e7fd      	b.n	402e3e <xQueueGenericReceive+0xe>
  402e42:	4689      	mov	r9, r1
  402e44:	469a      	mov	sl, r3
  402e46:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  402e48:	b929      	cbnz	r1, 402e56 <xQueueGenericReceive+0x26>
  402e4a:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402e4c:	b12b      	cbz	r3, 402e5a <xQueueGenericReceive+0x2a>
  402e4e:	4b41      	ldr	r3, [pc, #260]	; (402f54 <xQueueGenericReceive+0x124>)
  402e50:	4798      	blx	r3
  402e52:	bf00      	nop
  402e54:	e7fd      	b.n	402e52 <xQueueGenericReceive+0x22>
  402e56:	2700      	movs	r7, #0
  402e58:	e000      	b.n	402e5c <xQueueGenericReceive+0x2c>
  402e5a:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  402e5c:	4e3e      	ldr	r6, [pc, #248]	; (402f58 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402e5e:	f8df b128 	ldr.w	fp, [pc, #296]	; 402f88 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  402e62:	4d3e      	ldr	r5, [pc, #248]	; (402f5c <xQueueGenericReceive+0x12c>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  402e64:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  402e66:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402e68:	b343      	cbz	r3, 402ebc <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  402e6a:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402e6c:	4620      	mov	r0, r4
  402e6e:	4649      	mov	r1, r9
  402e70:	4b3b      	ldr	r3, [pc, #236]	; (402f60 <xQueueGenericReceive+0x130>)
  402e72:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  402e74:	f1ba 0f00 	cmp.w	sl, #0
  402e78:	d112      	bne.n	402ea0 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  402e7a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402e7c:	3b01      	subs	r3, #1
  402e7e:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402e80:	6823      	ldr	r3, [r4, #0]
  402e82:	b913      	cbnz	r3, 402e8a <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  402e84:	4b37      	ldr	r3, [pc, #220]	; (402f64 <xQueueGenericReceive+0x134>)
  402e86:	4798      	blx	r3
  402e88:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402e8a:	6923      	ldr	r3, [r4, #16]
  402e8c:	b193      	cbz	r3, 402eb4 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402e8e:	f104 0010 	add.w	r0, r4, #16
  402e92:	4b35      	ldr	r3, [pc, #212]	; (402f68 <xQueueGenericReceive+0x138>)
  402e94:	4798      	blx	r3
  402e96:	2801      	cmp	r0, #1
  402e98:	d10c      	bne.n	402eb4 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
  402e9a:	4b34      	ldr	r3, [pc, #208]	; (402f6c <xQueueGenericReceive+0x13c>)
  402e9c:	4798      	blx	r3
  402e9e:	e009      	b.n	402eb4 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  402ea0:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402ea2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402ea4:	b133      	cbz	r3, 402eb4 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402ea6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402eaa:	4b2f      	ldr	r3, [pc, #188]	; (402f68 <xQueueGenericReceive+0x138>)
  402eac:	4798      	blx	r3
  402eae:	b108      	cbz	r0, 402eb4 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  402eb0:	4b2e      	ldr	r3, [pc, #184]	; (402f6c <xQueueGenericReceive+0x13c>)
  402eb2:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  402eb4:	4b29      	ldr	r3, [pc, #164]	; (402f5c <xQueueGenericReceive+0x12c>)
  402eb6:	4798      	blx	r3
				return pdPASS;
  402eb8:	2001      	movs	r0, #1
  402eba:	e048      	b.n	402f4e <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  402ebc:	9b01      	ldr	r3, [sp, #4]
  402ebe:	b91b      	cbnz	r3, 402ec8 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  402ec0:	4b26      	ldr	r3, [pc, #152]	; (402f5c <xQueueGenericReceive+0x12c>)
  402ec2:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  402ec4:	2000      	movs	r0, #0
  402ec6:	e042      	b.n	402f4e <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
  402ec8:	b917      	cbnz	r7, 402ed0 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402eca:	a802      	add	r0, sp, #8
  402ecc:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
  402ece:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  402ed0:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  402ed2:	4b27      	ldr	r3, [pc, #156]	; (402f70 <xQueueGenericReceive+0x140>)
  402ed4:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402ed6:	47b0      	blx	r6
  402ed8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402eda:	f1b3 3fff 	cmp.w	r3, #4294967295
  402ede:	bf04      	itt	eq
  402ee0:	2300      	moveq	r3, #0
  402ee2:	6463      	streq	r3, [r4, #68]	; 0x44
  402ee4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
  402eea:	bf04      	itt	eq
  402eec:	2300      	moveq	r3, #0
  402eee:	64a3      	streq	r3, [r4, #72]	; 0x48
  402ef0:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402ef2:	a802      	add	r0, sp, #8
  402ef4:	a901      	add	r1, sp, #4
  402ef6:	4b1f      	ldr	r3, [pc, #124]	; (402f74 <xQueueGenericReceive+0x144>)
  402ef8:	4798      	blx	r3
  402efa:	bb10      	cbnz	r0, 402f42 <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  402efc:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  402efe:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402f02:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402f04:	f1b8 0f00 	cmp.w	r8, #0
  402f08:	d115      	bne.n	402f36 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402f0a:	6823      	ldr	r3, [r4, #0]
  402f0c:	b923      	cbnz	r3, 402f18 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
  402f0e:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402f10:	6860      	ldr	r0, [r4, #4]
  402f12:	4b19      	ldr	r3, [pc, #100]	; (402f78 <xQueueGenericReceive+0x148>)
  402f14:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  402f16:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402f18:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402f1c:	9901      	ldr	r1, [sp, #4]
  402f1e:	4b17      	ldr	r3, [pc, #92]	; (402f7c <xQueueGenericReceive+0x14c>)
  402f20:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402f22:	4620      	mov	r0, r4
  402f24:	4b16      	ldr	r3, [pc, #88]	; (402f80 <xQueueGenericReceive+0x150>)
  402f26:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402f28:	4b16      	ldr	r3, [pc, #88]	; (402f84 <xQueueGenericReceive+0x154>)
  402f2a:	4798      	blx	r3
  402f2c:	2800      	cmp	r0, #0
  402f2e:	d199      	bne.n	402e64 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
  402f30:	4b0e      	ldr	r3, [pc, #56]	; (402f6c <xQueueGenericReceive+0x13c>)
  402f32:	4798      	blx	r3
  402f34:	e796      	b.n	402e64 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  402f36:	4620      	mov	r0, r4
  402f38:	4b11      	ldr	r3, [pc, #68]	; (402f80 <xQueueGenericReceive+0x150>)
  402f3a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402f3c:	4b11      	ldr	r3, [pc, #68]	; (402f84 <xQueueGenericReceive+0x154>)
  402f3e:	4798      	blx	r3
  402f40:	e790      	b.n	402e64 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  402f42:	4620      	mov	r0, r4
  402f44:	4b0e      	ldr	r3, [pc, #56]	; (402f80 <xQueueGenericReceive+0x150>)
  402f46:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402f48:	4b0e      	ldr	r3, [pc, #56]	; (402f84 <xQueueGenericReceive+0x154>)
  402f4a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  402f4c:	2000      	movs	r0, #0
		}
	}
}
  402f4e:	b005      	add	sp, #20
  402f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f54:	00402835 	.word	0x00402835
  402f58:	00402845 	.word	0x00402845
  402f5c:	00402865 	.word	0x00402865
  402f60:	00402af5 	.word	0x00402af5
  402f64:	004039ed 	.word	0x004039ed
  402f68:	004038b1 	.word	0x004038b1
  402f6c:	00402825 	.word	0x00402825
  402f70:	00403375 	.word	0x00403375
  402f74:	0040395d 	.word	0x0040395d
  402f78:	00403a19 	.word	0x00403a19
  402f7c:	0040380d 	.word	0x0040380d
  402f80:	00402b1d 	.word	0x00402b1d
  402f84:	004034c5 	.word	0x004034c5
  402f88:	00403935 	.word	0x00403935

00402f8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  402f8c:	b538      	push	{r3, r4, r5, lr}
  402f8e:	4604      	mov	r4, r0
  402f90:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  402f92:	4b0d      	ldr	r3, [pc, #52]	; (402fc8 <vQueueWaitForMessageRestricted+0x3c>)
  402f94:	4798      	blx	r3
  402f96:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402f98:	f1b3 3fff 	cmp.w	r3, #4294967295
  402f9c:	bf04      	itt	eq
  402f9e:	2300      	moveq	r3, #0
  402fa0:	6463      	streq	r3, [r4, #68]	; 0x44
  402fa2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
  402fa8:	bf04      	itt	eq
  402faa:	2300      	moveq	r3, #0
  402fac:	64a3      	streq	r3, [r4, #72]	; 0x48
  402fae:	4b07      	ldr	r3, [pc, #28]	; (402fcc <vQueueWaitForMessageRestricted+0x40>)
  402fb0:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  402fb2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402fb4:	b923      	cbnz	r3, 402fc0 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402fb6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402fba:	4629      	mov	r1, r5
  402fbc:	4b04      	ldr	r3, [pc, #16]	; (402fd0 <vQueueWaitForMessageRestricted+0x44>)
  402fbe:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  402fc0:	4620      	mov	r0, r4
  402fc2:	4b04      	ldr	r3, [pc, #16]	; (402fd4 <vQueueWaitForMessageRestricted+0x48>)
  402fc4:	4798      	blx	r3
  402fc6:	bd38      	pop	{r3, r4, r5, pc}
  402fc8:	00402845 	.word	0x00402845
  402fcc:	00402865 	.word	0x00402865
  402fd0:	0040386d 	.word	0x0040386d
  402fd4:	00402b1d 	.word	0x00402b1d

00402fd8 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  402fd8:	b510      	push	{r4, lr}
  402fda:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402fdc:	4b0e      	ldr	r3, [pc, #56]	; (403018 <prvAddCurrentTaskToDelayedList+0x40>)
  402fde:	681b      	ldr	r3, [r3, #0]
  402fe0:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  402fe2:	4b0e      	ldr	r3, [pc, #56]	; (40301c <prvAddCurrentTaskToDelayedList+0x44>)
  402fe4:	681b      	ldr	r3, [r3, #0]
  402fe6:	4298      	cmp	r0, r3
  402fe8:	d207      	bcs.n	402ffa <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402fea:	4b0d      	ldr	r3, [pc, #52]	; (403020 <prvAddCurrentTaskToDelayedList+0x48>)
  402fec:	6818      	ldr	r0, [r3, #0]
  402fee:	4b0a      	ldr	r3, [pc, #40]	; (403018 <prvAddCurrentTaskToDelayedList+0x40>)
  402ff0:	6819      	ldr	r1, [r3, #0]
  402ff2:	3104      	adds	r1, #4
  402ff4:	4b0b      	ldr	r3, [pc, #44]	; (403024 <prvAddCurrentTaskToDelayedList+0x4c>)
  402ff6:	4798      	blx	r3
  402ff8:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402ffa:	4b0b      	ldr	r3, [pc, #44]	; (403028 <prvAddCurrentTaskToDelayedList+0x50>)
  402ffc:	6818      	ldr	r0, [r3, #0]
  402ffe:	4b06      	ldr	r3, [pc, #24]	; (403018 <prvAddCurrentTaskToDelayedList+0x40>)
  403000:	6819      	ldr	r1, [r3, #0]
  403002:	3104      	adds	r1, #4
  403004:	4b07      	ldr	r3, [pc, #28]	; (403024 <prvAddCurrentTaskToDelayedList+0x4c>)
  403006:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  403008:	4b08      	ldr	r3, [pc, #32]	; (40302c <prvAddCurrentTaskToDelayedList+0x54>)
  40300a:	681b      	ldr	r3, [r3, #0]
  40300c:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
  40300e:	bf3c      	itt	cc
  403010:	4b06      	ldrcc	r3, [pc, #24]	; (40302c <prvAddCurrentTaskToDelayedList+0x54>)
  403012:	601c      	strcc	r4, [r3, #0]
  403014:	bd10      	pop	{r4, pc}
  403016:	bf00      	nop
  403018:	2000ab0c 	.word	0x2000ab0c
  40301c:	2000ab28 	.word	0x2000ab28
  403020:	2000ab2c 	.word	0x2000ab2c
  403024:	00402771 	.word	0x00402771
  403028:	2000aa68 	.word	0x2000aa68
  40302c:	2000003c 	.word	0x2000003c

00403030 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  403030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403034:	b083      	sub	sp, #12
  403036:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403038:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40303c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  40303e:	9001      	str	r0, [sp, #4]
  403040:	b918      	cbnz	r0, 40304a <xTaskGenericCreate+0x1a>
  403042:	4b62      	ldr	r3, [pc, #392]	; (4031cc <xTaskGenericCreate+0x19c>)
  403044:	4798      	blx	r3
  403046:	bf00      	nop
  403048:	e7fd      	b.n	403046 <xTaskGenericCreate+0x16>
  40304a:	4689      	mov	r9, r1
  40304c:	4615      	mov	r5, r2
  40304e:	469b      	mov	fp, r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  403050:	2f04      	cmp	r7, #4
  403052:	d903      	bls.n	40305c <xTaskGenericCreate+0x2c>
  403054:	4b5d      	ldr	r3, [pc, #372]	; (4031cc <xTaskGenericCreate+0x19c>)
  403056:	4798      	blx	r3
  403058:	bf00      	nop
  40305a:	e7fd      	b.n	403058 <xTaskGenericCreate+0x28>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  40305c:	204c      	movs	r0, #76	; 0x4c
  40305e:	4b5c      	ldr	r3, [pc, #368]	; (4031d0 <xTaskGenericCreate+0x1a0>)
  403060:	4798      	blx	r3

	if( pxNewTCB != NULL )
  403062:	4604      	mov	r4, r0
  403064:	2800      	cmp	r0, #0
  403066:	f000 80ab 	beq.w	4031c0 <xTaskGenericCreate+0x190>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  40306a:	2e00      	cmp	r6, #0
  40306c:	f040 80a5 	bne.w	4031ba <xTaskGenericCreate+0x18a>
  403070:	00a8      	lsls	r0, r5, #2
  403072:	4b57      	ldr	r3, [pc, #348]	; (4031d0 <xTaskGenericCreate+0x1a0>)
  403074:	4798      	blx	r3
  403076:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  403078:	b918      	cbnz	r0, 403082 <xTaskGenericCreate+0x52>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  40307a:	4620      	mov	r0, r4
  40307c:	4b55      	ldr	r3, [pc, #340]	; (4031d4 <xTaskGenericCreate+0x1a4>)
  40307e:	4798      	blx	r3
  403080:	e09e      	b.n	4031c0 <xTaskGenericCreate+0x190>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  403082:	21a5      	movs	r1, #165	; 0xa5
  403084:	00aa      	lsls	r2, r5, #2
  403086:	4b54      	ldr	r3, [pc, #336]	; (4031d8 <xTaskGenericCreate+0x1a8>)
  403088:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  40308a:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
  40308e:	3d01      	subs	r5, #1
  403090:	6b23      	ldr	r3, [r4, #48]	; 0x30
  403092:	eb03 0385 	add.w	r3, r3, r5, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  403096:	f023 0507 	bic.w	r5, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  40309a:	f104 0034 	add.w	r0, r4, #52	; 0x34
  40309e:	4649      	mov	r1, r9
  4030a0:	220c      	movs	r2, #12
  4030a2:	4b4e      	ldr	r3, [pc, #312]	; (4031dc <xTaskGenericCreate+0x1ac>)
  4030a4:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  4030a6:	2300      	movs	r3, #0
  4030a8:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  4030ac:	463e      	mov	r6, r7
  4030ae:	2f04      	cmp	r7, #4
  4030b0:	bf28      	it	cs
  4030b2:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
  4030b4:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  4030b6:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  4030b8:	f104 0904 	add.w	r9, r4, #4
  4030bc:	4648      	mov	r0, r9
  4030be:	f8df a16c 	ldr.w	sl, [pc, #364]	; 40322c <xTaskGenericCreate+0x1fc>
  4030c2:	47d0      	blx	sl
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  4030c4:	f104 0018 	add.w	r0, r4, #24
  4030c8:	47d0      	blx	sl

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  4030ca:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  4030cc:	f1c6 0605 	rsb	r6, r6, #5
  4030d0:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  4030d2:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  4030d4:	4628      	mov	r0, r5
  4030d6:	9901      	ldr	r1, [sp, #4]
  4030d8:	465a      	mov	r2, fp
  4030da:	4b41      	ldr	r3, [pc, #260]	; (4031e0 <xTaskGenericCreate+0x1b0>)
  4030dc:	4798      	blx	r3
  4030de:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  4030e0:	f010 0f07 	tst.w	r0, #7
  4030e4:	d003      	beq.n	4030ee <xTaskGenericCreate+0xbe>
  4030e6:	4b39      	ldr	r3, [pc, #228]	; (4031cc <xTaskGenericCreate+0x19c>)
  4030e8:	4798      	blx	r3
  4030ea:	bf00      	nop
  4030ec:	e7fd      	b.n	4030ea <xTaskGenericCreate+0xba>

		if( ( void * ) pxCreatedTask != NULL )
  4030ee:	f1b8 0f00 	cmp.w	r8, #0
  4030f2:	d001      	beq.n	4030f8 <xTaskGenericCreate+0xc8>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  4030f4:	f8c8 4000 	str.w	r4, [r8]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  4030f8:	4b3a      	ldr	r3, [pc, #232]	; (4031e4 <xTaskGenericCreate+0x1b4>)
  4030fa:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  4030fc:	4a3a      	ldr	r2, [pc, #232]	; (4031e8 <xTaskGenericCreate+0x1b8>)
  4030fe:	6813      	ldr	r3, [r2, #0]
  403100:	3301      	adds	r3, #1
  403102:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  403104:	4b39      	ldr	r3, [pc, #228]	; (4031ec <xTaskGenericCreate+0x1bc>)
  403106:	681b      	ldr	r3, [r3, #0]
  403108:	bb0b      	cbnz	r3, 40314e <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  40310a:	4b38      	ldr	r3, [pc, #224]	; (4031ec <xTaskGenericCreate+0x1bc>)
  40310c:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  40310e:	6813      	ldr	r3, [r2, #0]
  403110:	2b01      	cmp	r3, #1
  403112:	d126      	bne.n	403162 <xTaskGenericCreate+0x132>
  403114:	4d36      	ldr	r5, [pc, #216]	; (4031f0 <xTaskGenericCreate+0x1c0>)
  403116:	f105 0864 	add.w	r8, r5, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  40311a:	4e36      	ldr	r6, [pc, #216]	; (4031f4 <xTaskGenericCreate+0x1c4>)
  40311c:	4628      	mov	r0, r5
  40311e:	47b0      	blx	r6
  403120:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  403122:	4545      	cmp	r5, r8
  403124:	d1fa      	bne.n	40311c <xTaskGenericCreate+0xec>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  403126:	f8df 8108 	ldr.w	r8, [pc, #264]	; 403230 <xTaskGenericCreate+0x200>
  40312a:	4640      	mov	r0, r8
  40312c:	4d31      	ldr	r5, [pc, #196]	; (4031f4 <xTaskGenericCreate+0x1c4>)
  40312e:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  403130:	4e31      	ldr	r6, [pc, #196]	; (4031f8 <xTaskGenericCreate+0x1c8>)
  403132:	4630      	mov	r0, r6
  403134:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
  403136:	4831      	ldr	r0, [pc, #196]	; (4031fc <xTaskGenericCreate+0x1cc>)
  403138:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  40313a:	4831      	ldr	r0, [pc, #196]	; (403200 <xTaskGenericCreate+0x1d0>)
  40313c:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  40313e:	4831      	ldr	r0, [pc, #196]	; (403204 <xTaskGenericCreate+0x1d4>)
  403140:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  403142:	4b31      	ldr	r3, [pc, #196]	; (403208 <xTaskGenericCreate+0x1d8>)
  403144:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  403148:	4b30      	ldr	r3, [pc, #192]	; (40320c <xTaskGenericCreate+0x1dc>)
  40314a:	601e      	str	r6, [r3, #0]
  40314c:	e009      	b.n	403162 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  40314e:	4b30      	ldr	r3, [pc, #192]	; (403210 <xTaskGenericCreate+0x1e0>)
  403150:	681b      	ldr	r3, [r3, #0]
  403152:	b933      	cbnz	r3, 403162 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  403154:	4b25      	ldr	r3, [pc, #148]	; (4031ec <xTaskGenericCreate+0x1bc>)
  403156:	681b      	ldr	r3, [r3, #0]
  403158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40315a:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
  40315c:	bf24      	itt	cs
  40315e:	4b23      	ldrcs	r3, [pc, #140]	; (4031ec <xTaskGenericCreate+0x1bc>)
  403160:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  403162:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  403164:	4b2b      	ldr	r3, [pc, #172]	; (403214 <xTaskGenericCreate+0x1e4>)
  403166:	681b      	ldr	r3, [r3, #0]
  403168:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  40316a:	bf84      	itt	hi
  40316c:	4b29      	ldrhi	r3, [pc, #164]	; (403214 <xTaskGenericCreate+0x1e4>)
  40316e:	6018      	strhi	r0, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  403170:	4a29      	ldr	r2, [pc, #164]	; (403218 <xTaskGenericCreate+0x1e8>)
  403172:	6813      	ldr	r3, [r2, #0]
  403174:	6423      	str	r3, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  403176:	3301      	adds	r3, #1
  403178:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  40317a:	4b28      	ldr	r3, [pc, #160]	; (40321c <xTaskGenericCreate+0x1ec>)
  40317c:	681b      	ldr	r3, [r3, #0]
  40317e:	4298      	cmp	r0, r3
  403180:	bf84      	itt	hi
  403182:	4b26      	ldrhi	r3, [pc, #152]	; (40321c <xTaskGenericCreate+0x1ec>)
  403184:	6018      	strhi	r0, [r3, #0]
  403186:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40318a:	4b19      	ldr	r3, [pc, #100]	; (4031f0 <xTaskGenericCreate+0x1c0>)
  40318c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403190:	4649      	mov	r1, r9
  403192:	4b23      	ldr	r3, [pc, #140]	; (403220 <xTaskGenericCreate+0x1f0>)
  403194:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  403196:	4b23      	ldr	r3, [pc, #140]	; (403224 <xTaskGenericCreate+0x1f4>)
  403198:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  40319a:	4b1d      	ldr	r3, [pc, #116]	; (403210 <xTaskGenericCreate+0x1e0>)
  40319c:	681b      	ldr	r3, [r3, #0]
  40319e:	b143      	cbz	r3, 4031b2 <xTaskGenericCreate+0x182>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  4031a0:	4b12      	ldr	r3, [pc, #72]	; (4031ec <xTaskGenericCreate+0x1bc>)
  4031a2:	681b      	ldr	r3, [r3, #0]
  4031a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4031a6:	429f      	cmp	r7, r3
  4031a8:	d905      	bls.n	4031b6 <xTaskGenericCreate+0x186>
			{
				portYIELD_WITHIN_API();
  4031aa:	4b1f      	ldr	r3, [pc, #124]	; (403228 <xTaskGenericCreate+0x1f8>)
  4031ac:	4798      	blx	r3
  4031ae:	2001      	movs	r0, #1
  4031b0:	e008      	b.n	4031c4 <xTaskGenericCreate+0x194>
  4031b2:	2001      	movs	r0, #1
  4031b4:	e006      	b.n	4031c4 <xTaskGenericCreate+0x194>
  4031b6:	2001      	movs	r0, #1
  4031b8:	e004      	b.n	4031c4 <xTaskGenericCreate+0x194>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  4031ba:	6306      	str	r6, [r0, #48]	; 0x30
  4031bc:	4630      	mov	r0, r6
  4031be:	e760      	b.n	403082 <xTaskGenericCreate+0x52>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4031c0:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
  4031c4:	b003      	add	sp, #12
  4031c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031ca:	bf00      	nop
  4031cc:	00402835 	.word	0x00402835
  4031d0:	00402991 	.word	0x00402991
  4031d4:	00402a59 	.word	0x00402a59
  4031d8:	0040684d 	.word	0x0040684d
  4031dc:	00406991 	.word	0x00406991
  4031e0:	004027e9 	.word	0x004027e9
  4031e4:	00402845 	.word	0x00402845
  4031e8:	2000ab4c 	.word	0x2000ab4c
  4031ec:	2000ab0c 	.word	0x2000ab0c
  4031f0:	2000aaa4 	.word	0x2000aaa4
  4031f4:	00402735 	.word	0x00402735
  4031f8:	2000aa8c 	.word	0x2000aa8c
  4031fc:	2000ab10 	.word	0x2000ab10
  403200:	2000aa78 	.word	0x2000aa78
  403204:	2000aa54 	.word	0x2000aa54
  403208:	2000aa68 	.word	0x2000aa68
  40320c:	2000ab2c 	.word	0x2000ab2c
  403210:	2000aa70 	.word	0x2000aa70
  403214:	2000ab50 	.word	0x2000ab50
  403218:	2000ab30 	.word	0x2000ab30
  40321c:	2000aaa0 	.word	0x2000aaa0
  403220:	00402755 	.word	0x00402755
  403224:	00402865 	.word	0x00402865
  403228:	00402825 	.word	0x00402825
  40322c:	0040274d 	.word	0x0040274d
  403230:	2000ab34 	.word	0x2000ab34

00403234 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
  403234:	b508      	push	{r3, lr}
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
  403236:	b918      	cbnz	r0, 403240 <xTaskIsTaskSuspended+0xc>
  403238:	4b09      	ldr	r3, [pc, #36]	; (403260 <xTaskIsTaskSuspended+0x2c>)
  40323a:	4798      	blx	r3
  40323c:	bf00      	nop
  40323e:	e7fd      	b.n	40323c <xTaskIsTaskSuspended+0x8>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
  403240:	6941      	ldr	r1, [r0, #20]
  403242:	4a08      	ldr	r2, [pc, #32]	; (403264 <xTaskIsTaskSuspended+0x30>)
  403244:	4291      	cmp	r1, r2
  403246:	d107      	bne.n	403258 <xTaskIsTaskSuspended+0x24>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
  403248:	6a80      	ldr	r0, [r0, #40]	; 0x28
  40324a:	4b07      	ldr	r3, [pc, #28]	; (403268 <xTaskIsTaskSuspended+0x34>)
  40324c:	4298      	cmp	r0, r3
  40324e:	d005      	beq.n	40325c <xTaskIsTaskSuspended+0x28>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
  403250:	fab0 f080 	clz	r0, r0
  403254:	0940      	lsrs	r0, r0, #5
  403256:	bd08      	pop	{r3, pc}

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
	portBASE_TYPE xReturn = pdFALSE;
  403258:	2000      	movs	r0, #0
  40325a:	bd08      	pop	{r3, pc}
  40325c:	2000      	movs	r0, #0
				}
			}
		}

		return xReturn;
	}
  40325e:	bd08      	pop	{r3, pc}
  403260:	00402835 	.word	0x00402835
  403264:	2000aa54 	.word	0x2000aa54
  403268:	2000ab10 	.word	0x2000ab10

0040326c <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	portBASE_TYPE xTaskResumeFromISR( xTaskHandle pxTaskToResume )
	{
  40326c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	portBASE_TYPE xYieldRequired = pdFALSE;
	tskTCB *pxTCB;
	unsigned portBASE_TYPE uxSavedInterruptStatus;

		configASSERT( pxTaskToResume );
  40326e:	b918      	cbnz	r0, 403278 <xTaskResumeFromISR+0xc>
  403270:	4b1c      	ldr	r3, [pc, #112]	; (4032e4 <xTaskResumeFromISR+0x78>)
  403272:	4798      	blx	r3
  403274:	bf00      	nop
  403276:	e7fd      	b.n	403274 <xTaskResumeFromISR+0x8>
  403278:	4605      	mov	r5, r0

		pxTCB = ( tskTCB * ) pxTaskToResume;

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  40327a:	4b1a      	ldr	r3, [pc, #104]	; (4032e4 <xTaskResumeFromISR+0x78>)
  40327c:	4798      	blx	r3
  40327e:	4607      	mov	r7, r0
		{
			if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
  403280:	4628      	mov	r0, r5
  403282:	4b19      	ldr	r3, [pc, #100]	; (4032e8 <xTaskResumeFromISR+0x7c>)
  403284:	4798      	blx	r3
  403286:	2801      	cmp	r0, #1
  403288:	d125      	bne.n	4032d6 <xTaskResumeFromISR+0x6a>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40328a:	4b18      	ldr	r3, [pc, #96]	; (4032ec <xTaskResumeFromISR+0x80>)
  40328c:	681b      	ldr	r3, [r3, #0]
  40328e:	b9db      	cbnz	r3, 4032c8 <xTaskResumeFromISR+0x5c>
				{
					xYieldRequired = ( pxTCB->uxPriority >= pxCurrentTCB->uxPriority );
  403290:	4b17      	ldr	r3, [pc, #92]	; (4032f0 <xTaskResumeFromISR+0x84>)
  403292:	681b      	ldr	r3, [r3, #0]
  403294:	6aec      	ldr	r4, [r5, #44]	; 0x2c
  403296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403298:	429c      	cmp	r4, r3
  40329a:	bf34      	ite	cc
  40329c:	2400      	movcc	r4, #0
  40329e:	2401      	movcs	r4, #1
					uxListRemove(  &( pxTCB->xGenericListItem ) );
  4032a0:	1d2e      	adds	r6, r5, #4
  4032a2:	4630      	mov	r0, r6
  4032a4:	4b13      	ldr	r3, [pc, #76]	; (4032f4 <xTaskResumeFromISR+0x88>)
  4032a6:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  4032a8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  4032aa:	4b13      	ldr	r3, [pc, #76]	; (4032f8 <xTaskResumeFromISR+0x8c>)
  4032ac:	681b      	ldr	r3, [r3, #0]
  4032ae:	4298      	cmp	r0, r3
  4032b0:	bf84      	itt	hi
  4032b2:	4b11      	ldrhi	r3, [pc, #68]	; (4032f8 <xTaskResumeFromISR+0x8c>)
  4032b4:	6018      	strhi	r0, [r3, #0]
  4032b6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4032ba:	4b10      	ldr	r3, [pc, #64]	; (4032fc <xTaskResumeFromISR+0x90>)
  4032bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4032c0:	4631      	mov	r1, r6
  4032c2:	4b0f      	ldr	r3, [pc, #60]	; (403300 <xTaskResumeFromISR+0x94>)
  4032c4:	4798      	blx	r3
  4032c6:	e007      	b.n	4032d8 <xTaskResumeFromISR+0x6c>
				else
				{
					/* We cannot access the delayed or ready lists, so will hold this
					task pending until the scheduler is resumed, at which point a
					yield will be performed if necessary. */
					vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
  4032c8:	480e      	ldr	r0, [pc, #56]	; (403304 <xTaskResumeFromISR+0x98>)
  4032ca:	f105 0118 	add.w	r1, r5, #24
  4032ce:	4b0c      	ldr	r3, [pc, #48]	; (403300 <xTaskResumeFromISR+0x94>)
  4032d0:	4798      	blx	r3

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	portBASE_TYPE xTaskResumeFromISR( xTaskHandle pxTaskToResume )
	{
	portBASE_TYPE xYieldRequired = pdFALSE;
  4032d2:	2400      	movs	r4, #0
  4032d4:	e000      	b.n	4032d8 <xTaskResumeFromISR+0x6c>
  4032d6:	2400      	movs	r4, #0
					yield will be performed if necessary. */
					vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  4032d8:	4638      	mov	r0, r7
  4032da:	4b0b      	ldr	r3, [pc, #44]	; (403308 <xTaskResumeFromISR+0x9c>)
  4032dc:	4798      	blx	r3

		return xYieldRequired;
	}
  4032de:	4620      	mov	r0, r4
  4032e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4032e2:	bf00      	nop
  4032e4:	00402835 	.word	0x00402835
  4032e8:	00403235 	.word	0x00403235
  4032ec:	2000ab08 	.word	0x2000ab08
  4032f0:	2000ab0c 	.word	0x2000ab0c
  4032f4:	004027ad 	.word	0x004027ad
  4032f8:	2000aaa0 	.word	0x2000aaa0
  4032fc:	2000aaa4 	.word	0x2000aaa4
  403300:	00402755 	.word	0x00402755
  403304:	2000ab10 	.word	0x2000ab10
  403308:	0040285d 	.word	0x0040285d

0040330c <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  40330c:	b510      	push	{r4, lr}
  40330e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  403310:	2300      	movs	r3, #0
  403312:	9300      	str	r3, [sp, #0]
  403314:	9301      	str	r3, [sp, #4]
  403316:	9302      	str	r3, [sp, #8]
  403318:	9303      	str	r3, [sp, #12]
  40331a:	480e      	ldr	r0, [pc, #56]	; (403354 <vTaskStartScheduler+0x48>)
  40331c:	490e      	ldr	r1, [pc, #56]	; (403358 <vTaskStartScheduler+0x4c>)
  40331e:	2282      	movs	r2, #130	; 0x82
  403320:	4c0e      	ldr	r4, [pc, #56]	; (40335c <vTaskStartScheduler+0x50>)
  403322:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  403324:	2801      	cmp	r0, #1
  403326:	d10e      	bne.n	403346 <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
  403328:	4b0d      	ldr	r3, [pc, #52]	; (403360 <vTaskStartScheduler+0x54>)
  40332a:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
  40332c:	2801      	cmp	r0, #1
  40332e:	d10a      	bne.n	403346 <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  403330:	4b0c      	ldr	r3, [pc, #48]	; (403364 <vTaskStartScheduler+0x58>)
  403332:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  403334:	2201      	movs	r2, #1
  403336:	4b0c      	ldr	r3, [pc, #48]	; (403368 <vTaskStartScheduler+0x5c>)
  403338:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  40333a:	2200      	movs	r2, #0
  40333c:	4b0b      	ldr	r3, [pc, #44]	; (40336c <vTaskStartScheduler+0x60>)
  40333e:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  403340:	4b0b      	ldr	r3, [pc, #44]	; (403370 <vTaskStartScheduler+0x64>)
  403342:	4798      	blx	r3
  403344:	e004      	b.n	403350 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  403346:	b918      	cbnz	r0, 403350 <vTaskStartScheduler+0x44>
  403348:	4b06      	ldr	r3, [pc, #24]	; (403364 <vTaskStartScheduler+0x58>)
  40334a:	4798      	blx	r3
  40334c:	bf00      	nop
  40334e:	e7fd      	b.n	40334c <vTaskStartScheduler+0x40>
}
  403350:	b004      	add	sp, #16
  403352:	bd10      	pop	{r4, pc}
  403354:	00403611 	.word	0x00403611
  403358:	0040a42c 	.word	0x0040a42c
  40335c:	00403031 	.word	0x00403031
  403360:	00403b91 	.word	0x00403b91
  403364:	00402835 	.word	0x00402835
  403368:	2000aa70 	.word	0x2000aa70
  40336c:	2000ab28 	.word	0x2000ab28
  403370:	00402901 	.word	0x00402901

00403374 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  403374:	4a02      	ldr	r2, [pc, #8]	; (403380 <vTaskSuspendAll+0xc>)
  403376:	6813      	ldr	r3, [r2, #0]
  403378:	3301      	adds	r3, #1
  40337a:	6013      	str	r3, [r2, #0]
  40337c:	4770      	bx	lr
  40337e:	bf00      	nop
  403380:	2000ab08 	.word	0x2000ab08

00403384 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  403384:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  403386:	4b04      	ldr	r3, [pc, #16]	; (403398 <xTaskGetTickCount+0x14>)
  403388:	4798      	blx	r3
	{
		xTicks = xTickCount;
  40338a:	4b04      	ldr	r3, [pc, #16]	; (40339c <xTaskGetTickCount+0x18>)
  40338c:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
  40338e:	4b04      	ldr	r3, [pc, #16]	; (4033a0 <xTaskGetTickCount+0x1c>)
  403390:	4798      	blx	r3

	return xTicks;
}
  403392:	4620      	mov	r0, r4
  403394:	bd10      	pop	{r4, pc}
  403396:	bf00      	nop
  403398:	00402845 	.word	0x00402845
  40339c:	2000ab28 	.word	0x2000ab28
  4033a0:	00402865 	.word	0x00402865

004033a4 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  4033a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4033a8:	4b3a      	ldr	r3, [pc, #232]	; (403494 <vTaskIncrementTick+0xf0>)
  4033aa:	681b      	ldr	r3, [r3, #0]
  4033ac:	2b00      	cmp	r3, #0
  4033ae:	d16b      	bne.n	403488 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
  4033b0:	4b39      	ldr	r3, [pc, #228]	; (403498 <vTaskIncrementTick+0xf4>)
  4033b2:	681a      	ldr	r2, [r3, #0]
  4033b4:	3201      	adds	r2, #1
  4033b6:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  4033b8:	681b      	ldr	r3, [r3, #0]
  4033ba:	bb03      	cbnz	r3, 4033fe <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  4033bc:	4b37      	ldr	r3, [pc, #220]	; (40349c <vTaskIncrementTick+0xf8>)
  4033be:	681b      	ldr	r3, [r3, #0]
  4033c0:	681b      	ldr	r3, [r3, #0]
  4033c2:	b11b      	cbz	r3, 4033cc <vTaskIncrementTick+0x28>
  4033c4:	4b36      	ldr	r3, [pc, #216]	; (4034a0 <vTaskIncrementTick+0xfc>)
  4033c6:	4798      	blx	r3
  4033c8:	bf00      	nop
  4033ca:	e7fd      	b.n	4033c8 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
  4033cc:	4b33      	ldr	r3, [pc, #204]	; (40349c <vTaskIncrementTick+0xf8>)
  4033ce:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  4033d0:	4a34      	ldr	r2, [pc, #208]	; (4034a4 <vTaskIncrementTick+0x100>)
  4033d2:	6810      	ldr	r0, [r2, #0]
  4033d4:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  4033d6:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  4033d8:	4933      	ldr	r1, [pc, #204]	; (4034a8 <vTaskIncrementTick+0x104>)
  4033da:	680a      	ldr	r2, [r1, #0]
  4033dc:	3201      	adds	r2, #1
  4033de:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4033e0:	681b      	ldr	r3, [r3, #0]
  4033e2:	681b      	ldr	r3, [r3, #0]
  4033e4:	b923      	cbnz	r3, 4033f0 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  4033e6:	f04f 32ff 	mov.w	r2, #4294967295
  4033ea:	4b30      	ldr	r3, [pc, #192]	; (4034ac <vTaskIncrementTick+0x108>)
  4033ec:	601a      	str	r2, [r3, #0]
  4033ee:	e006      	b.n	4033fe <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4033f0:	4b2a      	ldr	r3, [pc, #168]	; (40349c <vTaskIncrementTick+0xf8>)
  4033f2:	681b      	ldr	r3, [r3, #0]
  4033f4:	68db      	ldr	r3, [r3, #12]
  4033f6:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4033f8:	685a      	ldr	r2, [r3, #4]
  4033fa:	4b2c      	ldr	r3, [pc, #176]	; (4034ac <vTaskIncrementTick+0x108>)
  4033fc:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  4033fe:	4b26      	ldr	r3, [pc, #152]	; (403498 <vTaskIncrementTick+0xf4>)
  403400:	681a      	ldr	r2, [r3, #0]
  403402:	4b2a      	ldr	r3, [pc, #168]	; (4034ac <vTaskIncrementTick+0x108>)
  403404:	681b      	ldr	r3, [r3, #0]
  403406:	429a      	cmp	r2, r3
  403408:	d342      	bcc.n	403490 <vTaskIncrementTick+0xec>
  40340a:	4b24      	ldr	r3, [pc, #144]	; (40349c <vTaskIncrementTick+0xf8>)
  40340c:	681b      	ldr	r3, [r3, #0]
  40340e:	681b      	ldr	r3, [r3, #0]
  403410:	b16b      	cbz	r3, 40342e <vTaskIncrementTick+0x8a>
  403412:	4b22      	ldr	r3, [pc, #136]	; (40349c <vTaskIncrementTick+0xf8>)
  403414:	681b      	ldr	r3, [r3, #0]
  403416:	68db      	ldr	r3, [r3, #12]
  403418:	68dc      	ldr	r4, [r3, #12]
  40341a:	6863      	ldr	r3, [r4, #4]
  40341c:	4a1e      	ldr	r2, [pc, #120]	; (403498 <vTaskIncrementTick+0xf4>)
  40341e:	6812      	ldr	r2, [r2, #0]
  403420:	4293      	cmp	r3, r2
  403422:	d813      	bhi.n	40344c <vTaskIncrementTick+0xa8>
  403424:	4e22      	ldr	r6, [pc, #136]	; (4034b0 <vTaskIncrementTick+0x10c>)
  403426:	4f23      	ldr	r7, [pc, #140]	; (4034b4 <vTaskIncrementTick+0x110>)
  403428:	f8df 8094 	ldr.w	r8, [pc, #148]	; 4034c0 <vTaskIncrementTick+0x11c>
  40342c:	e012      	b.n	403454 <vTaskIncrementTick+0xb0>
  40342e:	f04f 32ff 	mov.w	r2, #4294967295
  403432:	4b1e      	ldr	r3, [pc, #120]	; (4034ac <vTaskIncrementTick+0x108>)
  403434:	601a      	str	r2, [r3, #0]
  403436:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40343a:	4b18      	ldr	r3, [pc, #96]	; (40349c <vTaskIncrementTick+0xf8>)
  40343c:	681b      	ldr	r3, [r3, #0]
  40343e:	68db      	ldr	r3, [r3, #12]
  403440:	68dc      	ldr	r4, [r3, #12]
  403442:	6863      	ldr	r3, [r4, #4]
  403444:	4a14      	ldr	r2, [pc, #80]	; (403498 <vTaskIncrementTick+0xf4>)
  403446:	6812      	ldr	r2, [r2, #0]
  403448:	4293      	cmp	r3, r2
  40344a:	d903      	bls.n	403454 <vTaskIncrementTick+0xb0>
  40344c:	4a17      	ldr	r2, [pc, #92]	; (4034ac <vTaskIncrementTick+0x108>)
  40344e:	6013      	str	r3, [r2, #0]
  403450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403454:	1d25      	adds	r5, r4, #4
  403456:	4628      	mov	r0, r5
  403458:	47b0      	blx	r6
  40345a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  40345c:	b113      	cbz	r3, 403464 <vTaskIncrementTick+0xc0>
  40345e:	f104 0018 	add.w	r0, r4, #24
  403462:	47b0      	blx	r6
  403464:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  403466:	683b      	ldr	r3, [r7, #0]
  403468:	4298      	cmp	r0, r3
  40346a:	bf88      	it	hi
  40346c:	6038      	strhi	r0, [r7, #0]
  40346e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403472:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  403476:	4629      	mov	r1, r5
  403478:	4b0f      	ldr	r3, [pc, #60]	; (4034b8 <vTaskIncrementTick+0x114>)
  40347a:	4798      	blx	r3
  40347c:	4b07      	ldr	r3, [pc, #28]	; (40349c <vTaskIncrementTick+0xf8>)
  40347e:	681b      	ldr	r3, [r3, #0]
  403480:	681b      	ldr	r3, [r3, #0]
  403482:	2b00      	cmp	r3, #0
  403484:	d1d9      	bne.n	40343a <vTaskIncrementTick+0x96>
  403486:	e7d2      	b.n	40342e <vTaskIncrementTick+0x8a>
	}
	else
	{
		++uxMissedTicks;
  403488:	4a0c      	ldr	r2, [pc, #48]	; (4034bc <vTaskIncrementTick+0x118>)
  40348a:	6813      	ldr	r3, [r2, #0]
  40348c:	3301      	adds	r3, #1
  40348e:	6013      	str	r3, [r2, #0]
  403490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403494:	2000ab08 	.word	0x2000ab08
  403498:	2000ab28 	.word	0x2000ab28
  40349c:	2000aa68 	.word	0x2000aa68
  4034a0:	00402835 	.word	0x00402835
  4034a4:	2000ab2c 	.word	0x2000ab2c
  4034a8:	2000ab24 	.word	0x2000ab24
  4034ac:	2000003c 	.word	0x2000003c
  4034b0:	004027ad 	.word	0x004027ad
  4034b4:	2000aaa0 	.word	0x2000aaa0
  4034b8:	00402755 	.word	0x00402755
  4034bc:	2000aa6c 	.word	0x2000aa6c
  4034c0:	2000aaa4 	.word	0x2000aaa4

004034c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  4034c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  4034c8:	4b30      	ldr	r3, [pc, #192]	; (40358c <xTaskResumeAll+0xc8>)
  4034ca:	681b      	ldr	r3, [r3, #0]
  4034cc:	b91b      	cbnz	r3, 4034d6 <xTaskResumeAll+0x12>
  4034ce:	4b30      	ldr	r3, [pc, #192]	; (403590 <xTaskResumeAll+0xcc>)
  4034d0:	4798      	blx	r3
  4034d2:	bf00      	nop
  4034d4:	e7fd      	b.n	4034d2 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  4034d6:	4b2f      	ldr	r3, [pc, #188]	; (403594 <xTaskResumeAll+0xd0>)
  4034d8:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  4034da:	4b2c      	ldr	r3, [pc, #176]	; (40358c <xTaskResumeAll+0xc8>)
  4034dc:	681a      	ldr	r2, [r3, #0]
  4034de:	3a01      	subs	r2, #1
  4034e0:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4034e2:	681b      	ldr	r3, [r3, #0]
  4034e4:	2b00      	cmp	r3, #0
  4034e6:	d149      	bne.n	40357c <xTaskResumeAll+0xb8>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  4034e8:	4b2b      	ldr	r3, [pc, #172]	; (403598 <xTaskResumeAll+0xd4>)
  4034ea:	681b      	ldr	r3, [r3, #0]
  4034ec:	bb03      	cbnz	r3, 403530 <xTaskResumeAll+0x6c>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  4034ee:	2400      	movs	r4, #0
  4034f0:	e047      	b.n	403582 <xTaskResumeAll+0xbe>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  4034f2:	f8d8 300c 	ldr.w	r3, [r8, #12]
  4034f6:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  4034f8:	f104 0018 	add.w	r0, r4, #24
  4034fc:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4034fe:	f104 0904 	add.w	r9, r4, #4
  403502:	4648      	mov	r0, r9
  403504:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
  403506:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  403508:	6833      	ldr	r3, [r6, #0]
  40350a:	4298      	cmp	r0, r3
  40350c:	bf88      	it	hi
  40350e:	6030      	strhi	r0, [r6, #0]
  403510:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403514:	4b21      	ldr	r3, [pc, #132]	; (40359c <xTaskResumeAll+0xd8>)
  403516:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40351a:	4649      	mov	r1, r9
  40351c:	4b20      	ldr	r3, [pc, #128]	; (4035a0 <xTaskResumeAll+0xdc>)
  40351e:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  403520:	4b20      	ldr	r3, [pc, #128]	; (4035a4 <xTaskResumeAll+0xe0>)
  403522:	681b      	ldr	r3, [r3, #0]
  403524:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  403526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
  403528:	429a      	cmp	r2, r3
  40352a:	bf28      	it	cs
  40352c:	2501      	movcs	r5, #1
  40352e:	e004      	b.n	40353a <xTaskResumeAll+0x76>
  403530:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  403532:	f8df 8090 	ldr.w	r8, [pc, #144]	; 4035c4 <xTaskResumeAll+0x100>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
  403536:	4f1c      	ldr	r7, [pc, #112]	; (4035a8 <xTaskResumeAll+0xe4>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
  403538:	4e1c      	ldr	r6, [pc, #112]	; (4035ac <xTaskResumeAll+0xe8>)
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  40353a:	f8d8 3000 	ldr.w	r3, [r8]
  40353e:	2b00      	cmp	r3, #0
  403540:	d1d7      	bne.n	4034f2 <xTaskResumeAll+0x2e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  403542:	4b1b      	ldr	r3, [pc, #108]	; (4035b0 <xTaskResumeAll+0xec>)
  403544:	681b      	ldr	r3, [r3, #0]
  403546:	b163      	cbz	r3, 403562 <xTaskResumeAll+0x9e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  403548:	4b19      	ldr	r3, [pc, #100]	; (4035b0 <xTaskResumeAll+0xec>)
  40354a:	681b      	ldr	r3, [r3, #0]
  40354c:	b17b      	cbz	r3, 40356e <xTaskResumeAll+0xaa>
					{
						vTaskIncrementTick();
  40354e:	4d19      	ldr	r5, [pc, #100]	; (4035b4 <xTaskResumeAll+0xf0>)
						--uxMissedTicks;
  403550:	4c17      	ldr	r4, [pc, #92]	; (4035b0 <xTaskResumeAll+0xec>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
  403552:	47a8      	blx	r5
						--uxMissedTicks;
  403554:	6823      	ldr	r3, [r4, #0]
  403556:	3b01      	subs	r3, #1
  403558:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40355a:	6823      	ldr	r3, [r4, #0]
  40355c:	2b00      	cmp	r3, #0
  40355e:	d1f8      	bne.n	403552 <xTaskResumeAll+0x8e>
  403560:	e005      	b.n	40356e <xTaskResumeAll+0xaa>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  403562:	2d01      	cmp	r5, #1
  403564:	d003      	beq.n	40356e <xTaskResumeAll+0xaa>
  403566:	4b14      	ldr	r3, [pc, #80]	; (4035b8 <xTaskResumeAll+0xf4>)
  403568:	681b      	ldr	r3, [r3, #0]
  40356a:	2b01      	cmp	r3, #1
  40356c:	d108      	bne.n	403580 <xTaskResumeAll+0xbc>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
  40356e:	2200      	movs	r2, #0
  403570:	4b11      	ldr	r3, [pc, #68]	; (4035b8 <xTaskResumeAll+0xf4>)
  403572:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  403574:	4b11      	ldr	r3, [pc, #68]	; (4035bc <xTaskResumeAll+0xf8>)
  403576:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
  403578:	2401      	movs	r4, #1
  40357a:	e002      	b.n	403582 <xTaskResumeAll+0xbe>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  40357c:	2400      	movs	r4, #0
  40357e:	e000      	b.n	403582 <xTaskResumeAll+0xbe>
  403580:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  403582:	4b0f      	ldr	r3, [pc, #60]	; (4035c0 <xTaskResumeAll+0xfc>)
  403584:	4798      	blx	r3

	return xAlreadyYielded;
}
  403586:	4620      	mov	r0, r4
  403588:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40358c:	2000ab08 	.word	0x2000ab08
  403590:	00402835 	.word	0x00402835
  403594:	00402845 	.word	0x00402845
  403598:	2000ab4c 	.word	0x2000ab4c
  40359c:	2000aaa4 	.word	0x2000aaa4
  4035a0:	00402755 	.word	0x00402755
  4035a4:	2000ab0c 	.word	0x2000ab0c
  4035a8:	004027ad 	.word	0x004027ad
  4035ac:	2000aaa0 	.word	0x2000aaa0
  4035b0:	2000aa6c 	.word	0x2000aa6c
  4035b4:	004033a5 	.word	0x004033a5
  4035b8:	2000ab48 	.word	0x2000ab48
  4035bc:	00402825 	.word	0x00402825
  4035c0:	00402865 	.word	0x00402865
  4035c4:	2000ab10 	.word	0x2000ab10

004035c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  4035c8:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  4035ca:	b180      	cbz	r0, 4035ee <vTaskDelay+0x26>
  4035cc:	4604      	mov	r4, r0
		{
			vTaskSuspendAll();
  4035ce:	4b09      	ldr	r3, [pc, #36]	; (4035f4 <vTaskDelay+0x2c>)
  4035d0:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  4035d2:	4b09      	ldr	r3, [pc, #36]	; (4035f8 <vTaskDelay+0x30>)
  4035d4:	681b      	ldr	r3, [r3, #0]
  4035d6:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4035d8:	4b08      	ldr	r3, [pc, #32]	; (4035fc <vTaskDelay+0x34>)
  4035da:	6818      	ldr	r0, [r3, #0]
  4035dc:	3004      	adds	r0, #4
  4035de:	4b08      	ldr	r3, [pc, #32]	; (403600 <vTaskDelay+0x38>)
  4035e0:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4035e2:	4620      	mov	r0, r4
  4035e4:	4b07      	ldr	r3, [pc, #28]	; (403604 <vTaskDelay+0x3c>)
  4035e6:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  4035e8:	4b07      	ldr	r3, [pc, #28]	; (403608 <vTaskDelay+0x40>)
  4035ea:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  4035ec:	b908      	cbnz	r0, 4035f2 <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
  4035ee:	4b07      	ldr	r3, [pc, #28]	; (40360c <vTaskDelay+0x44>)
  4035f0:	4798      	blx	r3
  4035f2:	bd10      	pop	{r4, pc}
  4035f4:	00403375 	.word	0x00403375
  4035f8:	2000ab28 	.word	0x2000ab28
  4035fc:	2000ab0c 	.word	0x2000ab0c
  403600:	004027ad 	.word	0x004027ad
  403604:	00402fd9 	.word	0x00402fd9
  403608:	004034c5 	.word	0x004034c5
  40360c:	00402825 	.word	0x00402825

00403610 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  403610:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  403612:	4d16      	ldr	r5, [pc, #88]	; (40366c <prvIdleTask+0x5c>)
		{
			vTaskSuspendAll();
  403614:	f8df 807c 	ldr.w	r8, [pc, #124]	; 403694 <prvIdleTask+0x84>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  403618:	4e15      	ldr	r6, [pc, #84]	; (403670 <prvIdleTask+0x60>)
			xTaskResumeAll();
  40361a:	4f16      	ldr	r7, [pc, #88]	; (403674 <prvIdleTask+0x64>)
  40361c:	e019      	b.n	403652 <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
  40361e:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  403620:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
  403622:	47b8      	blx	r7

			if( xListIsEmpty == pdFALSE )
  403624:	b1ac      	cbz	r4, 403652 <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  403626:	4b14      	ldr	r3, [pc, #80]	; (403678 <prvIdleTask+0x68>)
  403628:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  40362a:	68f3      	ldr	r3, [r6, #12]
  40362c:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  40362e:	1d20      	adds	r0, r4, #4
  403630:	4b12      	ldr	r3, [pc, #72]	; (40367c <prvIdleTask+0x6c>)
  403632:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  403634:	4a12      	ldr	r2, [pc, #72]	; (403680 <prvIdleTask+0x70>)
  403636:	6813      	ldr	r3, [r2, #0]
  403638:	3b01      	subs	r3, #1
  40363a:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  40363c:	682b      	ldr	r3, [r5, #0]
  40363e:	3b01      	subs	r3, #1
  403640:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  403642:	4b10      	ldr	r3, [pc, #64]	; (403684 <prvIdleTask+0x74>)
  403644:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  403646:	6b20      	ldr	r0, [r4, #48]	; 0x30
  403648:	f8df 904c 	ldr.w	r9, [pc, #76]	; 403698 <prvIdleTask+0x88>
  40364c:	47c8      	blx	r9
		vPortFree( pxTCB );
  40364e:	4620      	mov	r0, r4
  403650:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  403652:	682b      	ldr	r3, [r5, #0]
  403654:	2b00      	cmp	r3, #0
  403656:	d1e2      	bne.n	40361e <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  403658:	4b0b      	ldr	r3, [pc, #44]	; (403688 <prvIdleTask+0x78>)
  40365a:	681b      	ldr	r3, [r3, #0]
  40365c:	2b01      	cmp	r3, #1
  40365e:	d901      	bls.n	403664 <prvIdleTask+0x54>
			{
				taskYIELD();
  403660:	4b0a      	ldr	r3, [pc, #40]	; (40368c <prvIdleTask+0x7c>)
  403662:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  403664:	4b0a      	ldr	r3, [pc, #40]	; (403690 <prvIdleTask+0x80>)
  403666:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  403668:	e7f3      	b.n	403652 <prvIdleTask+0x42>
  40366a:	bf00      	nop
  40366c:	2000aa74 	.word	0x2000aa74
  403670:	2000aa78 	.word	0x2000aa78
  403674:	004034c5 	.word	0x004034c5
  403678:	00402845 	.word	0x00402845
  40367c:	004027ad 	.word	0x004027ad
  403680:	2000ab4c 	.word	0x2000ab4c
  403684:	00402865 	.word	0x00402865
  403688:	2000aaa4 	.word	0x2000aaa4
  40368c:	00402825 	.word	0x00402825
  403690:	00404741 	.word	0x00404741
  403694:	00403375 	.word	0x00403375
  403698:	00402a59 	.word	0x00402a59

0040369c <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  40369c:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  40369e:	4b22      	ldr	r3, [pc, #136]	; (403728 <vTaskSwitchContext+0x8c>)
  4036a0:	681b      	ldr	r3, [r3, #0]
  4036a2:	b96b      	cbnz	r3, 4036c0 <vTaskSwitchContext+0x24>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  4036a4:	4b21      	ldr	r3, [pc, #132]	; (40372c <vTaskSwitchContext+0x90>)
  4036a6:	681b      	ldr	r3, [r3, #0]
  4036a8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4036ac:	009b      	lsls	r3, r3, #2
  4036ae:	4a20      	ldr	r2, [pc, #128]	; (403730 <vTaskSwitchContext+0x94>)
  4036b0:	58d3      	ldr	r3, [r2, r3]
  4036b2:	b9cb      	cbnz	r3, 4036e8 <vTaskSwitchContext+0x4c>
  4036b4:	4b1d      	ldr	r3, [pc, #116]	; (40372c <vTaskSwitchContext+0x90>)
  4036b6:	681b      	ldr	r3, [r3, #0]
  4036b8:	b143      	cbz	r3, 4036cc <vTaskSwitchContext+0x30>
  4036ba:	4a1c      	ldr	r2, [pc, #112]	; (40372c <vTaskSwitchContext+0x90>)
  4036bc:	491c      	ldr	r1, [pc, #112]	; (403730 <vTaskSwitchContext+0x94>)
  4036be:	e009      	b.n	4036d4 <vTaskSwitchContext+0x38>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  4036c0:	2201      	movs	r2, #1
  4036c2:	4b1c      	ldr	r3, [pc, #112]	; (403734 <vTaskSwitchContext+0x98>)
  4036c4:	601a      	str	r2, [r3, #0]
  4036c6:	bd10      	pop	{r4, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  4036c8:	6813      	ldr	r3, [r2, #0]
  4036ca:	b91b      	cbnz	r3, 4036d4 <vTaskSwitchContext+0x38>
  4036cc:	4b1a      	ldr	r3, [pc, #104]	; (403738 <vTaskSwitchContext+0x9c>)
  4036ce:	4798      	blx	r3
  4036d0:	bf00      	nop
  4036d2:	e7fd      	b.n	4036d0 <vTaskSwitchContext+0x34>
  4036d4:	6813      	ldr	r3, [r2, #0]
  4036d6:	3b01      	subs	r3, #1
  4036d8:	6013      	str	r3, [r2, #0]
  4036da:	6813      	ldr	r3, [r2, #0]
  4036dc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4036e0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4036e4:	2b00      	cmp	r3, #0
  4036e6:	d0ef      	beq.n	4036c8 <vTaskSwitchContext+0x2c>
  4036e8:	4b10      	ldr	r3, [pc, #64]	; (40372c <vTaskSwitchContext+0x90>)
  4036ea:	681b      	ldr	r3, [r3, #0]
  4036ec:	4a10      	ldr	r2, [pc, #64]	; (403730 <vTaskSwitchContext+0x94>)
  4036ee:	0099      	lsls	r1, r3, #2
  4036f0:	18c8      	adds	r0, r1, r3
  4036f2:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4036f6:	6844      	ldr	r4, [r0, #4]
  4036f8:	6864      	ldr	r4, [r4, #4]
  4036fa:	6044      	str	r4, [r0, #4]
  4036fc:	4602      	mov	r2, r0
  4036fe:	3208      	adds	r2, #8
  403700:	4294      	cmp	r4, r2
  403702:	d106      	bne.n	403712 <vTaskSwitchContext+0x76>
  403704:	6860      	ldr	r0, [r4, #4]
  403706:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40370a:	4a09      	ldr	r2, [pc, #36]	; (403730 <vTaskSwitchContext+0x94>)
  40370c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  403710:	6050      	str	r0, [r2, #4]
  403712:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403716:	4a06      	ldr	r2, [pc, #24]	; (403730 <vTaskSwitchContext+0x94>)
  403718:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40371c:	685b      	ldr	r3, [r3, #4]
  40371e:	68da      	ldr	r2, [r3, #12]
  403720:	4b06      	ldr	r3, [pc, #24]	; (40373c <vTaskSwitchContext+0xa0>)
  403722:	601a      	str	r2, [r3, #0]
  403724:	bd10      	pop	{r4, pc}
  403726:	bf00      	nop
  403728:	2000ab08 	.word	0x2000ab08
  40372c:	2000aaa0 	.word	0x2000aaa0
  403730:	2000aaa4 	.word	0x2000aaa4
  403734:	2000ab48 	.word	0x2000ab48
  403738:	00402835 	.word	0x00402835
  40373c:	2000ab0c 	.word	0x2000ab0c

00403740 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
  403740:	b538      	push	{r3, r4, r5, lr}
  403742:	4604      	mov	r4, r0
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  403744:	4b27      	ldr	r3, [pc, #156]	; (4037e4 <vTaskSuspend+0xa4>)
  403746:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
  403748:	4b27      	ldr	r3, [pc, #156]	; (4037e8 <vTaskSuspend+0xa8>)
  40374a:	681b      	ldr	r3, [r3, #0]
  40374c:	429c      	cmp	r4, r3
  40374e:	d000      	beq.n	403752 <vTaskSuspend+0x12>
			{
				pxTaskToSuspend = NULL;
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
  403750:	bb1c      	cbnz	r4, 40379a <vTaskSuspend+0x5a>
  403752:	4b25      	ldr	r3, [pc, #148]	; (4037e8 <vTaskSuspend+0xa8>)
  403754:	681c      	ldr	r4, [r3, #0]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  403756:	1d25      	adds	r5, r4, #4
  403758:	4628      	mov	r0, r5
  40375a:	4b24      	ldr	r3, [pc, #144]	; (4037ec <vTaskSuspend+0xac>)
  40375c:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  40375e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  403760:	2b00      	cmp	r3, #0
  403762:	d133      	bne.n	4037cc <vTaskSuspend+0x8c>
  403764:	e020      	b.n	4037a8 <vTaskSuspend+0x68>
		}
		taskEXIT_CRITICAL();

		if( ( void * ) pxTaskToSuspend == NULL )
		{
			if( xSchedulerRunning != pdFALSE )
  403766:	4b22      	ldr	r3, [pc, #136]	; (4037f0 <vTaskSuspend+0xb0>)
  403768:	681b      	ldr	r3, [r3, #0]
  40376a:	b113      	cbz	r3, 403772 <vTaskSuspend+0x32>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
  40376c:	4b21      	ldr	r3, [pc, #132]	; (4037f4 <vTaskSuspend+0xb4>)
  40376e:	4798      	blx	r3
  403770:	bd38      	pop	{r3, r4, r5, pc}
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
  403772:	4b21      	ldr	r3, [pc, #132]	; (4037f8 <vTaskSuspend+0xb8>)
  403774:	681a      	ldr	r2, [r3, #0]
  403776:	4b21      	ldr	r3, [pc, #132]	; (4037fc <vTaskSuspend+0xbc>)
  403778:	681b      	ldr	r3, [r3, #0]
  40377a:	429a      	cmp	r2, r3
  40377c:	d103      	bne.n	403786 <vTaskSuspend+0x46>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
  40377e:	2200      	movs	r2, #0
  403780:	4b19      	ldr	r3, [pc, #100]	; (4037e8 <vTaskSuspend+0xa8>)
  403782:	601a      	str	r2, [r3, #0]
  403784:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					vTaskSwitchContext();
  403786:	4b1e      	ldr	r3, [pc, #120]	; (403800 <vTaskSuspend+0xc0>)
  403788:	4798      	blx	r3
  40378a:	bd38      	pop	{r3, r4, r5, pc}
			if( pxTCB->xEventListItem.pvContainer != NULL )
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  40378c:	481a      	ldr	r0, [pc, #104]	; (4037f8 <vTaskSuspend+0xb8>)
  40378e:	4629      	mov	r1, r5
  403790:	4b1c      	ldr	r3, [pc, #112]	; (403804 <vTaskSuspend+0xc4>)
  403792:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  403794:	4b1c      	ldr	r3, [pc, #112]	; (403808 <vTaskSuspend+0xc8>)
  403796:	4798      	blx	r3
  403798:	bd38      	pop	{r3, r4, r5, pc}
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40379a:	1d25      	adds	r5, r4, #4
  40379c:	4628      	mov	r0, r5
  40379e:	4b13      	ldr	r3, [pc, #76]	; (4037ec <vTaskSuspend+0xac>)
  4037a0:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  4037a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  4037a4:	b93b      	cbnz	r3, 4037b6 <vTaskSuspend+0x76>
  4037a6:	e7f1      	b.n	40378c <vTaskSuspend+0x4c>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  4037a8:	4813      	ldr	r0, [pc, #76]	; (4037f8 <vTaskSuspend+0xb8>)
  4037aa:	4629      	mov	r1, r5
  4037ac:	4b15      	ldr	r3, [pc, #84]	; (403804 <vTaskSuspend+0xc4>)
  4037ae:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  4037b0:	4b15      	ldr	r3, [pc, #84]	; (403808 <vTaskSuspend+0xc8>)
  4037b2:	4798      	blx	r3
  4037b4:	e7d7      	b.n	403766 <vTaskSuspend+0x26>
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  4037b6:	f104 0018 	add.w	r0, r4, #24
  4037ba:	4b0c      	ldr	r3, [pc, #48]	; (4037ec <vTaskSuspend+0xac>)
  4037bc:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  4037be:	480e      	ldr	r0, [pc, #56]	; (4037f8 <vTaskSuspend+0xb8>)
  4037c0:	4629      	mov	r1, r5
  4037c2:	4b10      	ldr	r3, [pc, #64]	; (403804 <vTaskSuspend+0xc4>)
  4037c4:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  4037c6:	4b10      	ldr	r3, [pc, #64]	; (403808 <vTaskSuspend+0xc8>)
  4037c8:	4798      	blx	r3
  4037ca:	bd38      	pop	{r3, r4, r5, pc}
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  4037cc:	f104 0018 	add.w	r0, r4, #24
  4037d0:	4b06      	ldr	r3, [pc, #24]	; (4037ec <vTaskSuspend+0xac>)
  4037d2:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  4037d4:	4808      	ldr	r0, [pc, #32]	; (4037f8 <vTaskSuspend+0xb8>)
  4037d6:	4629      	mov	r1, r5
  4037d8:	4b0a      	ldr	r3, [pc, #40]	; (403804 <vTaskSuspend+0xc4>)
  4037da:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  4037dc:	4b0a      	ldr	r3, [pc, #40]	; (403808 <vTaskSuspend+0xc8>)
  4037de:	4798      	blx	r3
  4037e0:	e7c1      	b.n	403766 <vTaskSuspend+0x26>
  4037e2:	bf00      	nop
  4037e4:	00402845 	.word	0x00402845
  4037e8:	2000ab0c 	.word	0x2000ab0c
  4037ec:	004027ad 	.word	0x004027ad
  4037f0:	2000aa70 	.word	0x2000aa70
  4037f4:	00402825 	.word	0x00402825
  4037f8:	2000aa54 	.word	0x2000aa54
  4037fc:	2000ab4c 	.word	0x2000ab4c
  403800:	0040369d 	.word	0x0040369d
  403804:	00402755 	.word	0x00402755
  403808:	00402865 	.word	0x00402865

0040380c <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  40380c:	b538      	push	{r3, r4, r5, lr}
portTickType xTimeToWake;

	configASSERT( pxEventList );
  40380e:	b918      	cbnz	r0, 403818 <vTaskPlaceOnEventList+0xc>
  403810:	4b0e      	ldr	r3, [pc, #56]	; (40384c <vTaskPlaceOnEventList+0x40>)
  403812:	4798      	blx	r3
  403814:	bf00      	nop
  403816:	e7fd      	b.n	403814 <vTaskPlaceOnEventList+0x8>
  403818:	460c      	mov	r4, r1
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  40381a:	4d0d      	ldr	r5, [pc, #52]	; (403850 <vTaskPlaceOnEventList+0x44>)
  40381c:	6829      	ldr	r1, [r5, #0]
  40381e:	3118      	adds	r1, #24
  403820:	4b0c      	ldr	r3, [pc, #48]	; (403854 <vTaskPlaceOnEventList+0x48>)
  403822:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  403824:	6828      	ldr	r0, [r5, #0]
  403826:	3004      	adds	r0, #4
  403828:	4b0b      	ldr	r3, [pc, #44]	; (403858 <vTaskPlaceOnEventList+0x4c>)
  40382a:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  40382c:	f1b4 3fff 	cmp.w	r4, #4294967295
  403830:	d105      	bne.n	40383e <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  403832:	6829      	ldr	r1, [r5, #0]
  403834:	4809      	ldr	r0, [pc, #36]	; (40385c <vTaskPlaceOnEventList+0x50>)
  403836:	3104      	adds	r1, #4
  403838:	4b09      	ldr	r3, [pc, #36]	; (403860 <vTaskPlaceOnEventList+0x54>)
  40383a:	4798      	blx	r3
  40383c:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  40383e:	4b09      	ldr	r3, [pc, #36]	; (403864 <vTaskPlaceOnEventList+0x58>)
  403840:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  403842:	4420      	add	r0, r4
  403844:	4b08      	ldr	r3, [pc, #32]	; (403868 <vTaskPlaceOnEventList+0x5c>)
  403846:	4798      	blx	r3
  403848:	bd38      	pop	{r3, r4, r5, pc}
  40384a:	bf00      	nop
  40384c:	00402835 	.word	0x00402835
  403850:	2000ab0c 	.word	0x2000ab0c
  403854:	00402771 	.word	0x00402771
  403858:	004027ad 	.word	0x004027ad
  40385c:	2000aa54 	.word	0x2000aa54
  403860:	00402755 	.word	0x00402755
  403864:	2000ab28 	.word	0x2000ab28
  403868:	00402fd9 	.word	0x00402fd9

0040386c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  40386c:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  40386e:	b918      	cbnz	r0, 403878 <vTaskPlaceOnEventListRestricted+0xc>
  403870:	4b09      	ldr	r3, [pc, #36]	; (403898 <vTaskPlaceOnEventListRestricted+0x2c>)
  403872:	4798      	blx	r3
  403874:	bf00      	nop
  403876:	e7fd      	b.n	403874 <vTaskPlaceOnEventListRestricted+0x8>
  403878:	460d      	mov	r5, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  40387a:	4c08      	ldr	r4, [pc, #32]	; (40389c <vTaskPlaceOnEventListRestricted+0x30>)
  40387c:	6821      	ldr	r1, [r4, #0]
  40387e:	3118      	adds	r1, #24
  403880:	4b07      	ldr	r3, [pc, #28]	; (4038a0 <vTaskPlaceOnEventListRestricted+0x34>)
  403882:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  403884:	6820      	ldr	r0, [r4, #0]
  403886:	3004      	adds	r0, #4
  403888:	4b06      	ldr	r3, [pc, #24]	; (4038a4 <vTaskPlaceOnEventListRestricted+0x38>)
  40388a:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  40388c:	4b06      	ldr	r3, [pc, #24]	; (4038a8 <vTaskPlaceOnEventListRestricted+0x3c>)
  40388e:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  403890:	4428      	add	r0, r5
  403892:	4b06      	ldr	r3, [pc, #24]	; (4038ac <vTaskPlaceOnEventListRestricted+0x40>)
  403894:	4798      	blx	r3
  403896:	bd38      	pop	{r3, r4, r5, pc}
  403898:	00402835 	.word	0x00402835
  40389c:	2000ab0c 	.word	0x2000ab0c
  4038a0:	00402755 	.word	0x00402755
  4038a4:	004027ad 	.word	0x004027ad
  4038a8:	2000ab28 	.word	0x2000ab28
  4038ac:	00402fd9 	.word	0x00402fd9

004038b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  4038b0:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4038b2:	68c3      	ldr	r3, [r0, #12]
  4038b4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4038b6:	b91c      	cbnz	r4, 4038c0 <xTaskRemoveFromEventList+0x10>
  4038b8:	4b16      	ldr	r3, [pc, #88]	; (403914 <xTaskRemoveFromEventList+0x64>)
  4038ba:	4798      	blx	r3
  4038bc:	bf00      	nop
  4038be:	e7fd      	b.n	4038bc <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4038c0:	f104 0518 	add.w	r5, r4, #24
  4038c4:	4628      	mov	r0, r5
  4038c6:	4b14      	ldr	r3, [pc, #80]	; (403918 <xTaskRemoveFromEventList+0x68>)
  4038c8:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4038ca:	4b14      	ldr	r3, [pc, #80]	; (40391c <xTaskRemoveFromEventList+0x6c>)
  4038cc:	681b      	ldr	r3, [r3, #0]
  4038ce:	b99b      	cbnz	r3, 4038f8 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4038d0:	1d25      	adds	r5, r4, #4
  4038d2:	4628      	mov	r0, r5
  4038d4:	4b10      	ldr	r3, [pc, #64]	; (403918 <xTaskRemoveFromEventList+0x68>)
  4038d6:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  4038d8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4038da:	4b11      	ldr	r3, [pc, #68]	; (403920 <xTaskRemoveFromEventList+0x70>)
  4038dc:	681b      	ldr	r3, [r3, #0]
  4038de:	4298      	cmp	r0, r3
  4038e0:	bf84      	itt	hi
  4038e2:	4b0f      	ldrhi	r3, [pc, #60]	; (403920 <xTaskRemoveFromEventList+0x70>)
  4038e4:	6018      	strhi	r0, [r3, #0]
  4038e6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4038ea:	4b0e      	ldr	r3, [pc, #56]	; (403924 <xTaskRemoveFromEventList+0x74>)
  4038ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4038f0:	4629      	mov	r1, r5
  4038f2:	4b0d      	ldr	r3, [pc, #52]	; (403928 <xTaskRemoveFromEventList+0x78>)
  4038f4:	4798      	blx	r3
  4038f6:	e003      	b.n	403900 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4038f8:	480c      	ldr	r0, [pc, #48]	; (40392c <xTaskRemoveFromEventList+0x7c>)
  4038fa:	4629      	mov	r1, r5
  4038fc:	4b0a      	ldr	r3, [pc, #40]	; (403928 <xTaskRemoveFromEventList+0x78>)
  4038fe:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  403900:	4b0b      	ldr	r3, [pc, #44]	; (403930 <xTaskRemoveFromEventList+0x80>)
  403902:	681b      	ldr	r3, [r3, #0]
  403904:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  403906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
  403908:	4298      	cmp	r0, r3
  40390a:	bf34      	ite	cc
  40390c:	2000      	movcc	r0, #0
  40390e:	2001      	movcs	r0, #1
  403910:	bd38      	pop	{r3, r4, r5, pc}
  403912:	bf00      	nop
  403914:	00402835 	.word	0x00402835
  403918:	004027ad 	.word	0x004027ad
  40391c:	2000ab08 	.word	0x2000ab08
  403920:	2000aaa0 	.word	0x2000aaa0
  403924:	2000aaa4 	.word	0x2000aaa4
  403928:	00402755 	.word	0x00402755
  40392c:	2000ab10 	.word	0x2000ab10
  403930:	2000ab0c 	.word	0x2000ab0c

00403934 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  403934:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
  403936:	b918      	cbnz	r0, 403940 <vTaskSetTimeOutState+0xc>
  403938:	4b05      	ldr	r3, [pc, #20]	; (403950 <vTaskSetTimeOutState+0x1c>)
  40393a:	4798      	blx	r3
  40393c:	bf00      	nop
  40393e:	e7fd      	b.n	40393c <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  403940:	4a04      	ldr	r2, [pc, #16]	; (403954 <vTaskSetTimeOutState+0x20>)
  403942:	6812      	ldr	r2, [r2, #0]
  403944:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  403946:	4a04      	ldr	r2, [pc, #16]	; (403958 <vTaskSetTimeOutState+0x24>)
  403948:	6812      	ldr	r2, [r2, #0]
  40394a:	6042      	str	r2, [r0, #4]
  40394c:	bd08      	pop	{r3, pc}
  40394e:	bf00      	nop
  403950:	00402835 	.word	0x00402835
  403954:	2000ab24 	.word	0x2000ab24
  403958:	2000ab28 	.word	0x2000ab28

0040395c <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  40395c:	b538      	push	{r3, r4, r5, lr}
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  40395e:	b918      	cbnz	r0, 403968 <xTaskCheckForTimeOut+0xc>
  403960:	4b19      	ldr	r3, [pc, #100]	; (4039c8 <xTaskCheckForTimeOut+0x6c>)
  403962:	4798      	blx	r3
  403964:	bf00      	nop
  403966:	e7fd      	b.n	403964 <xTaskCheckForTimeOut+0x8>
  403968:	460d      	mov	r5, r1
  40396a:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  40396c:	b919      	cbnz	r1, 403976 <xTaskCheckForTimeOut+0x1a>
  40396e:	4b16      	ldr	r3, [pc, #88]	; (4039c8 <xTaskCheckForTimeOut+0x6c>)
  403970:	4798      	blx	r3
  403972:	bf00      	nop
  403974:	e7fd      	b.n	403972 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
  403976:	4b15      	ldr	r3, [pc, #84]	; (4039cc <xTaskCheckForTimeOut+0x70>)
  403978:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  40397a:	682b      	ldr	r3, [r5, #0]
  40397c:	f1b3 3fff 	cmp.w	r3, #4294967295
  403980:	d018      	beq.n	4039b4 <xTaskCheckForTimeOut+0x58>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  403982:	4a13      	ldr	r2, [pc, #76]	; (4039d0 <xTaskCheckForTimeOut+0x74>)
  403984:	6812      	ldr	r2, [r2, #0]
  403986:	6821      	ldr	r1, [r4, #0]
  403988:	4291      	cmp	r1, r2
  40398a:	d004      	beq.n	403996 <xTaskCheckForTimeOut+0x3a>
  40398c:	4a11      	ldr	r2, [pc, #68]	; (4039d4 <xTaskCheckForTimeOut+0x78>)
  40398e:	6812      	ldr	r2, [r2, #0]
  403990:	6861      	ldr	r1, [r4, #4]
  403992:	4291      	cmp	r1, r2
  403994:	d910      	bls.n	4039b8 <xTaskCheckForTimeOut+0x5c>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  403996:	4a0f      	ldr	r2, [pc, #60]	; (4039d4 <xTaskCheckForTimeOut+0x78>)
  403998:	6811      	ldr	r1, [r2, #0]
  40399a:	6860      	ldr	r0, [r4, #4]
  40399c:	1a09      	subs	r1, r1, r0
  40399e:	428b      	cmp	r3, r1
  4039a0:	d90c      	bls.n	4039bc <xTaskCheckForTimeOut+0x60>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  4039a2:	6812      	ldr	r2, [r2, #0]
  4039a4:	1a12      	subs	r2, r2, r0
  4039a6:	1a9b      	subs	r3, r3, r2
  4039a8:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4039aa:	4620      	mov	r0, r4
  4039ac:	4b0a      	ldr	r3, [pc, #40]	; (4039d8 <xTaskCheckForTimeOut+0x7c>)
  4039ae:	4798      	blx	r3
			xReturn = pdFALSE;
  4039b0:	2400      	movs	r4, #0
  4039b2:	e004      	b.n	4039be <xTaskCheckForTimeOut+0x62>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  4039b4:	2400      	movs	r4, #0
  4039b6:	e002      	b.n	4039be <xTaskCheckForTimeOut+0x62>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  4039b8:	2401      	movs	r4, #1
  4039ba:	e000      	b.n	4039be <xTaskCheckForTimeOut+0x62>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  4039bc:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  4039be:	4b07      	ldr	r3, [pc, #28]	; (4039dc <xTaskCheckForTimeOut+0x80>)
  4039c0:	4798      	blx	r3

	return xReturn;
}
  4039c2:	4620      	mov	r0, r4
  4039c4:	bd38      	pop	{r3, r4, r5, pc}
  4039c6:	bf00      	nop
  4039c8:	00402835 	.word	0x00402835
  4039cc:	00402845 	.word	0x00402845
  4039d0:	2000ab24 	.word	0x2000ab24
  4039d4:	2000ab28 	.word	0x2000ab28
  4039d8:	00403935 	.word	0x00403935
  4039dc:	00402865 	.word	0x00402865

004039e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
  4039e0:	2201      	movs	r2, #1
  4039e2:	4b01      	ldr	r3, [pc, #4]	; (4039e8 <vTaskMissedYield+0x8>)
  4039e4:	601a      	str	r2, [r3, #0]
  4039e6:	4770      	bx	lr
  4039e8:	2000ab48 	.word	0x2000ab48

004039ec <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  4039ec:	4b01      	ldr	r3, [pc, #4]	; (4039f4 <xTaskGetCurrentTaskHandle+0x8>)
  4039ee:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  4039f0:	4770      	bx	lr
  4039f2:	bf00      	nop
  4039f4:	2000ab0c 	.word	0x2000ab0c

004039f8 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  4039f8:	4b05      	ldr	r3, [pc, #20]	; (403a10 <xTaskGetSchedulerState+0x18>)
  4039fa:	681b      	ldr	r3, [r3, #0]
  4039fc:	b133      	cbz	r3, 403a0c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4039fe:	4b05      	ldr	r3, [pc, #20]	; (403a14 <xTaskGetSchedulerState+0x1c>)
  403a00:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  403a02:	2b00      	cmp	r3, #0
  403a04:	bf0c      	ite	eq
  403a06:	2001      	moveq	r0, #1
  403a08:	2002      	movne	r0, #2
  403a0a:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  403a0c:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  403a0e:	4770      	bx	lr
  403a10:	2000aa70 	.word	0x2000aa70
  403a14:	2000ab08 	.word	0x2000ab08

00403a18 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  403a18:	2800      	cmp	r0, #0
  403a1a:	d031      	beq.n	403a80 <vTaskPriorityInherit+0x68>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  403a1c:	b538      	push	{r3, r4, r5, lr}

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  403a1e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  403a20:	4918      	ldr	r1, [pc, #96]	; (403a84 <vTaskPriorityInherit+0x6c>)
  403a22:	6809      	ldr	r1, [r1, #0]
  403a24:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403a26:	428b      	cmp	r3, r1
  403a28:	d229      	bcs.n	403a7e <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  403a2a:	4916      	ldr	r1, [pc, #88]	; (403a84 <vTaskPriorityInherit+0x6c>)
  403a2c:	6809      	ldr	r1, [r1, #0]
  403a2e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403a30:	f1c1 0105 	rsb	r1, r1, #5
  403a34:	6181      	str	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  403a36:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403a3a:	4913      	ldr	r1, [pc, #76]	; (403a88 <vTaskPriorityInherit+0x70>)
  403a3c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  403a40:	6941      	ldr	r1, [r0, #20]
  403a42:	4299      	cmp	r1, r3
  403a44:	d117      	bne.n	403a76 <vTaskPriorityInherit+0x5e>
  403a46:	4605      	mov	r5, r0
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  403a48:	1d04      	adds	r4, r0, #4
  403a4a:	4620      	mov	r0, r4
  403a4c:	4b0f      	ldr	r3, [pc, #60]	; (403a8c <vTaskPriorityInherit+0x74>)
  403a4e:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403a50:	4b0c      	ldr	r3, [pc, #48]	; (403a84 <vTaskPriorityInherit+0x6c>)
  403a52:	681b      	ldr	r3, [r3, #0]
  403a54:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  403a56:	62e8      	str	r0, [r5, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  403a58:	4b0d      	ldr	r3, [pc, #52]	; (403a90 <vTaskPriorityInherit+0x78>)
  403a5a:	681b      	ldr	r3, [r3, #0]
  403a5c:	4298      	cmp	r0, r3
  403a5e:	bf84      	itt	hi
  403a60:	4b0b      	ldrhi	r3, [pc, #44]	; (403a90 <vTaskPriorityInherit+0x78>)
  403a62:	6018      	strhi	r0, [r3, #0]
  403a64:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403a68:	4b07      	ldr	r3, [pc, #28]	; (403a88 <vTaskPriorityInherit+0x70>)
  403a6a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403a6e:	4621      	mov	r1, r4
  403a70:	4b08      	ldr	r3, [pc, #32]	; (403a94 <vTaskPriorityInherit+0x7c>)
  403a72:	4798      	blx	r3
  403a74:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403a76:	4b03      	ldr	r3, [pc, #12]	; (403a84 <vTaskPriorityInherit+0x6c>)
  403a78:	681b      	ldr	r3, [r3, #0]
  403a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403a7c:	62c3      	str	r3, [r0, #44]	; 0x2c
  403a7e:	bd38      	pop	{r3, r4, r5, pc}
  403a80:	4770      	bx	lr
  403a82:	bf00      	nop
  403a84:	2000ab0c 	.word	0x2000ab0c
  403a88:	2000aaa4 	.word	0x2000aaa4
  403a8c:	004027ad 	.word	0x004027ad
  403a90:	2000aaa0 	.word	0x2000aaa0
  403a94:	00402755 	.word	0x00402755

00403a98 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  403a98:	b1e8      	cbz	r0, 403ad6 <vTaskPriorityDisinherit+0x3e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  403a9a:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  403a9c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  403a9e:	6c82      	ldr	r2, [r0, #72]	; 0x48
  403aa0:	4291      	cmp	r1, r2
  403aa2:	d017      	beq.n	403ad4 <vTaskPriorityDisinherit+0x3c>
  403aa4:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  403aa6:	1d05      	adds	r5, r0, #4
  403aa8:	4628      	mov	r0, r5
  403aaa:	4b0b      	ldr	r3, [pc, #44]	; (403ad8 <vTaskPriorityDisinherit+0x40>)
  403aac:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  403aae:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  403ab0:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  403ab2:	f1c0 0305 	rsb	r3, r0, #5
  403ab6:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  403ab8:	4b08      	ldr	r3, [pc, #32]	; (403adc <vTaskPriorityDisinherit+0x44>)
  403aba:	681b      	ldr	r3, [r3, #0]
  403abc:	4298      	cmp	r0, r3
  403abe:	bf84      	itt	hi
  403ac0:	4b06      	ldrhi	r3, [pc, #24]	; (403adc <vTaskPriorityDisinherit+0x44>)
  403ac2:	6018      	strhi	r0, [r3, #0]
  403ac4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403ac8:	4b05      	ldr	r3, [pc, #20]	; (403ae0 <vTaskPriorityDisinherit+0x48>)
  403aca:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403ace:	4629      	mov	r1, r5
  403ad0:	4b04      	ldr	r3, [pc, #16]	; (403ae4 <vTaskPriorityDisinherit+0x4c>)
  403ad2:	4798      	blx	r3
  403ad4:	bd38      	pop	{r3, r4, r5, pc}
  403ad6:	4770      	bx	lr
  403ad8:	004027ad 	.word	0x004027ad
  403adc:	2000aaa0 	.word	0x2000aaa0
  403ae0:	2000aaa4 	.word	0x2000aaa4
  403ae4:	00402755 	.word	0x00402755

00403ae8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  403ae8:	b510      	push	{r4, lr}
  403aea:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  403aec:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403aee:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
  403af0:	4291      	cmp	r1, r2
  403af2:	d80a      	bhi.n	403b0a <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  403af4:	1ad2      	subs	r2, r2, r3
  403af6:	6983      	ldr	r3, [r0, #24]
  403af8:	429a      	cmp	r2, r3
  403afa:	d211      	bcs.n	403b20 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  403afc:	4b0a      	ldr	r3, [pc, #40]	; (403b28 <prvInsertTimerInActiveList+0x40>)
  403afe:	6818      	ldr	r0, [r3, #0]
  403b00:	1d21      	adds	r1, r4, #4
  403b02:	4b0a      	ldr	r3, [pc, #40]	; (403b2c <prvInsertTimerInActiveList+0x44>)
  403b04:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  403b06:	2000      	movs	r0, #0
  403b08:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  403b0a:	429a      	cmp	r2, r3
  403b0c:	d201      	bcs.n	403b12 <prvInsertTimerInActiveList+0x2a>
  403b0e:	4299      	cmp	r1, r3
  403b10:	d208      	bcs.n	403b24 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403b12:	4b07      	ldr	r3, [pc, #28]	; (403b30 <prvInsertTimerInActiveList+0x48>)
  403b14:	6818      	ldr	r0, [r3, #0]
  403b16:	1d21      	adds	r1, r4, #4
  403b18:	4b04      	ldr	r3, [pc, #16]	; (403b2c <prvInsertTimerInActiveList+0x44>)
  403b1a:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  403b1c:	2000      	movs	r0, #0
  403b1e:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403b20:	2001      	movs	r0, #1
  403b22:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  403b24:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  403b26:	bd10      	pop	{r4, pc}
  403b28:	2000ab88 	.word	0x2000ab88
  403b2c:	00402771 	.word	0x00402771
  403b30:	2000ab54 	.word	0x2000ab54

00403b34 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  403b34:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  403b36:	4b0d      	ldr	r3, [pc, #52]	; (403b6c <prvCheckForValidListAndQueue+0x38>)
  403b38:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  403b3a:	4b0d      	ldr	r3, [pc, #52]	; (403b70 <prvCheckForValidListAndQueue+0x3c>)
  403b3c:	681b      	ldr	r3, [r3, #0]
  403b3e:	b98b      	cbnz	r3, 403b64 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
  403b40:	4d0c      	ldr	r5, [pc, #48]	; (403b74 <prvCheckForValidListAndQueue+0x40>)
  403b42:	4628      	mov	r0, r5
  403b44:	4e0c      	ldr	r6, [pc, #48]	; (403b78 <prvCheckForValidListAndQueue+0x44>)
  403b46:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  403b48:	4c0c      	ldr	r4, [pc, #48]	; (403b7c <prvCheckForValidListAndQueue+0x48>)
  403b4a:	4620      	mov	r0, r4
  403b4c:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  403b4e:	4b0c      	ldr	r3, [pc, #48]	; (403b80 <prvCheckForValidListAndQueue+0x4c>)
  403b50:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  403b52:	4b0c      	ldr	r3, [pc, #48]	; (403b84 <prvCheckForValidListAndQueue+0x50>)
  403b54:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  403b56:	2005      	movs	r0, #5
  403b58:	210c      	movs	r1, #12
  403b5a:	2200      	movs	r2, #0
  403b5c:	4b0a      	ldr	r3, [pc, #40]	; (403b88 <prvCheckForValidListAndQueue+0x54>)
  403b5e:	4798      	blx	r3
  403b60:	4b03      	ldr	r3, [pc, #12]	; (403b70 <prvCheckForValidListAndQueue+0x3c>)
  403b62:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  403b64:	4b09      	ldr	r3, [pc, #36]	; (403b8c <prvCheckForValidListAndQueue+0x58>)
  403b66:	4798      	blx	r3
  403b68:	bd70      	pop	{r4, r5, r6, pc}
  403b6a:	bf00      	nop
  403b6c:	00402845 	.word	0x00402845
  403b70:	2000ab84 	.word	0x2000ab84
  403b74:	2000ab58 	.word	0x2000ab58
  403b78:	00402735 	.word	0x00402735
  403b7c:	2000ab6c 	.word	0x2000ab6c
  403b80:	2000ab54 	.word	0x2000ab54
  403b84:	2000ab88 	.word	0x2000ab88
  403b88:	00402c29 	.word	0x00402c29
  403b8c:	00402865 	.word	0x00402865

00403b90 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  403b90:	b510      	push	{r4, lr}
  403b92:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  403b94:	4b0b      	ldr	r3, [pc, #44]	; (403bc4 <xTimerCreateTimerTask+0x34>)
  403b96:	4798      	blx	r3

	if( xTimerQueue != NULL )
  403b98:	4b0b      	ldr	r3, [pc, #44]	; (403bc8 <xTimerCreateTimerTask+0x38>)
  403b9a:	681b      	ldr	r3, [r3, #0]
  403b9c:	b163      	cbz	r3, 403bb8 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  403b9e:	2304      	movs	r3, #4
  403ba0:	9300      	str	r3, [sp, #0]
  403ba2:	2300      	movs	r3, #0
  403ba4:	9301      	str	r3, [sp, #4]
  403ba6:	9302      	str	r3, [sp, #8]
  403ba8:	9303      	str	r3, [sp, #12]
  403baa:	4808      	ldr	r0, [pc, #32]	; (403bcc <xTimerCreateTimerTask+0x3c>)
  403bac:	4908      	ldr	r1, [pc, #32]	; (403bd0 <xTimerCreateTimerTask+0x40>)
  403bae:	f44f 7282 	mov.w	r2, #260	; 0x104
  403bb2:	4c08      	ldr	r4, [pc, #32]	; (403bd4 <xTimerCreateTimerTask+0x44>)
  403bb4:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
  403bb6:	b918      	cbnz	r0, 403bc0 <xTimerCreateTimerTask+0x30>
  403bb8:	4b07      	ldr	r3, [pc, #28]	; (403bd8 <xTimerCreateTimerTask+0x48>)
  403bba:	4798      	blx	r3
  403bbc:	bf00      	nop
  403bbe:	e7fd      	b.n	403bbc <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
  403bc0:	b004      	add	sp, #16
  403bc2:	bd10      	pop	{r4, pc}
  403bc4:	00403b35 	.word	0x00403b35
  403bc8:	2000ab84 	.word	0x2000ab84
  403bcc:	00403ce5 	.word	0x00403ce5
  403bd0:	0040a438 	.word	0x0040a438
  403bd4:	00403031 	.word	0x00403031
  403bd8:	00402835 	.word	0x00402835

00403bdc <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  403bdc:	b530      	push	{r4, r5, lr}
  403bde:	b085      	sub	sp, #20
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  403be0:	4c0f      	ldr	r4, [pc, #60]	; (403c20 <xTimerGenericCommand+0x44>)
  403be2:	6825      	ldr	r5, [r4, #0]
  403be4:	b1c5      	cbz	r5, 403c18 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  403be6:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
  403be8:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  403bea:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
  403bec:	b96b      	cbnz	r3, 403c0a <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403bee:	4b0d      	ldr	r3, [pc, #52]	; (403c24 <xTimerGenericCommand+0x48>)
  403bf0:	4798      	blx	r3
  403bf2:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  403bf4:	4b0a      	ldr	r3, [pc, #40]	; (403c20 <xTimerGenericCommand+0x44>)
  403bf6:	6818      	ldr	r0, [r3, #0]
  403bf8:	a901      	add	r1, sp, #4
  403bfa:	bf07      	ittee	eq
  403bfc:	9a08      	ldreq	r2, [sp, #32]
  403bfe:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403c00:	2200      	movne	r2, #0
  403c02:	4613      	movne	r3, r2
  403c04:	4c08      	ldr	r4, [pc, #32]	; (403c28 <xTimerGenericCommand+0x4c>)
  403c06:	47a0      	blx	r4
  403c08:	e007      	b.n	403c1a <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403c0a:	4628      	mov	r0, r5
  403c0c:	a901      	add	r1, sp, #4
  403c0e:	461a      	mov	r2, r3
  403c10:	2300      	movs	r3, #0
  403c12:	4c06      	ldr	r4, [pc, #24]	; (403c2c <xTimerGenericCommand+0x50>)
  403c14:	47a0      	blx	r4
  403c16:	e000      	b.n	403c1a <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
  403c18:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
  403c1a:	b005      	add	sp, #20
  403c1c:	bd30      	pop	{r4, r5, pc}
  403c1e:	bf00      	nop
  403c20:	2000ab84 	.word	0x2000ab84
  403c24:	004039f9 	.word	0x004039f9
  403c28:	00402c81 	.word	0x00402c81
  403c2c:	00402da1 	.word	0x00402da1

00403c30 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  403c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403c34:	b082      	sub	sp, #8
  403c36:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  403c38:	4b22      	ldr	r3, [pc, #136]	; (403cc4 <prvSampleTimeNow+0x94>)
  403c3a:	4798      	blx	r3
  403c3c:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
  403c3e:	4b22      	ldr	r3, [pc, #136]	; (403cc8 <prvSampleTimeNow+0x98>)
  403c40:	681b      	ldr	r3, [r3, #0]
  403c42:	4298      	cmp	r0, r3
  403c44:	d234      	bcs.n	403cb0 <prvSampleTimeNow+0x80>
  403c46:	e024      	b.n	403c92 <prvSampleTimeNow+0x62>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403c48:	68da      	ldr	r2, [r3, #12]
  403c4a:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403c4e:	68db      	ldr	r3, [r3, #12]
  403c50:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  403c52:	1d25      	adds	r5, r4, #4
  403c54:	4628      	mov	r0, r5
  403c56:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  403c58:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403c5a:	4620      	mov	r0, r4
  403c5c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  403c5e:	69e3      	ldr	r3, [r4, #28]
  403c60:	2b01      	cmp	r3, #1
  403c62:	d118      	bne.n	403c96 <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403c64:	69a3      	ldr	r3, [r4, #24]
  403c66:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403c68:	4553      	cmp	r3, sl
  403c6a:	d906      	bls.n	403c7a <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403c6c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403c6e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403c70:	6830      	ldr	r0, [r6, #0]
  403c72:	4629      	mov	r1, r5
  403c74:	4b15      	ldr	r3, [pc, #84]	; (403ccc <prvSampleTimeNow+0x9c>)
  403c76:	4798      	blx	r3
  403c78:	e00d      	b.n	403c96 <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  403c7a:	2300      	movs	r3, #0
  403c7c:	9300      	str	r3, [sp, #0]
  403c7e:	4620      	mov	r0, r4
  403c80:	4619      	mov	r1, r3
  403c82:	4652      	mov	r2, sl
  403c84:	4c12      	ldr	r4, [pc, #72]	; (403cd0 <prvSampleTimeNow+0xa0>)
  403c86:	47a0      	blx	r4
				configASSERT( xResult );
  403c88:	b928      	cbnz	r0, 403c96 <prvSampleTimeNow+0x66>
  403c8a:	4b12      	ldr	r3, [pc, #72]	; (403cd4 <prvSampleTimeNow+0xa4>)
  403c8c:	4798      	blx	r3
  403c8e:	bf00      	nop
  403c90:	e7fd      	b.n	403c8e <prvSampleTimeNow+0x5e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403c92:	4e11      	ldr	r6, [pc, #68]	; (403cd8 <prvSampleTimeNow+0xa8>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
  403c94:	4f11      	ldr	r7, [pc, #68]	; (403cdc <prvSampleTimeNow+0xac>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403c96:	6833      	ldr	r3, [r6, #0]
  403c98:	681a      	ldr	r2, [r3, #0]
  403c9a:	2a00      	cmp	r2, #0
  403c9c:	d1d4      	bne.n	403c48 <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  403c9e:	4a10      	ldr	r2, [pc, #64]	; (403ce0 <prvSampleTimeNow+0xb0>)
  403ca0:	6810      	ldr	r0, [r2, #0]
  403ca2:	490d      	ldr	r1, [pc, #52]	; (403cd8 <prvSampleTimeNow+0xa8>)
  403ca4:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  403ca6:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
  403ca8:	2301      	movs	r3, #1
  403caa:	f8c9 3000 	str.w	r3, [r9]
  403cae:	e002      	b.n	403cb6 <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  403cb0:	2300      	movs	r3, #0
  403cb2:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
  403cb6:	4b04      	ldr	r3, [pc, #16]	; (403cc8 <prvSampleTimeNow+0x98>)
  403cb8:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
  403cbc:	4640      	mov	r0, r8
  403cbe:	b002      	add	sp, #8
  403cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403cc4:	00403385 	.word	0x00403385
  403cc8:	2000ab80 	.word	0x2000ab80
  403ccc:	00402771 	.word	0x00402771
  403cd0:	00403bdd 	.word	0x00403bdd
  403cd4:	00402835 	.word	0x00402835
  403cd8:	2000ab54 	.word	0x2000ab54
  403cdc:	004027ad 	.word	0x004027ad
  403ce0:	2000ab88 	.word	0x2000ab88

00403ce4 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  403ce4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403ce8:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  403cea:	4d4d      	ldr	r5, [pc, #308]	; (403e20 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
  403cec:	f8df 8160 	ldr.w	r8, [pc, #352]	; 403e50 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403cf0:	4b4c      	ldr	r3, [pc, #304]	; (403e24 <prvTimerTask+0x140>)
  403cf2:	681b      	ldr	r3, [r3, #0]
  403cf4:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  403cf6:	2a00      	cmp	r2, #0
  403cf8:	f000 8087 	beq.w	403e0a <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403cfc:	68db      	ldr	r3, [r3, #12]
  403cfe:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  403d00:	4b49      	ldr	r3, [pc, #292]	; (403e28 <prvTimerTask+0x144>)
  403d02:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403d04:	a803      	add	r0, sp, #12
  403d06:	4b49      	ldr	r3, [pc, #292]	; (403e2c <prvTimerTask+0x148>)
  403d08:	4798      	blx	r3
  403d0a:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403d0c:	9b03      	ldr	r3, [sp, #12]
  403d0e:	2b00      	cmp	r3, #0
  403d10:	d130      	bne.n	403d74 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403d12:	4286      	cmp	r6, r0
  403d14:	d824      	bhi.n	403d60 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
  403d16:	4b46      	ldr	r3, [pc, #280]	; (403e30 <prvTimerTask+0x14c>)
  403d18:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403d1a:	4b42      	ldr	r3, [pc, #264]	; (403e24 <prvTimerTask+0x140>)
  403d1c:	681b      	ldr	r3, [r3, #0]
  403d1e:	68db      	ldr	r3, [r3, #12]
  403d20:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  403d22:	1d20      	adds	r0, r4, #4
  403d24:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  403d26:	69e3      	ldr	r3, [r4, #28]
  403d28:	2b01      	cmp	r3, #1
  403d2a:	d114      	bne.n	403d56 <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403d2c:	69a1      	ldr	r1, [r4, #24]
  403d2e:	4620      	mov	r0, r4
  403d30:	4431      	add	r1, r6
  403d32:	463a      	mov	r2, r7
  403d34:	4633      	mov	r3, r6
  403d36:	4f3f      	ldr	r7, [pc, #252]	; (403e34 <prvTimerTask+0x150>)
  403d38:	47b8      	blx	r7
  403d3a:	2801      	cmp	r0, #1
  403d3c:	d10b      	bne.n	403d56 <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  403d3e:	2300      	movs	r3, #0
  403d40:	9300      	str	r3, [sp, #0]
  403d42:	4620      	mov	r0, r4
  403d44:	4619      	mov	r1, r3
  403d46:	4632      	mov	r2, r6
  403d48:	4e3b      	ldr	r6, [pc, #236]	; (403e38 <prvTimerTask+0x154>)
  403d4a:	47b0      	blx	r6
			configASSERT( xResult );
  403d4c:	b918      	cbnz	r0, 403d56 <prvTimerTask+0x72>
  403d4e:	4b3b      	ldr	r3, [pc, #236]	; (403e3c <prvTimerTask+0x158>)
  403d50:	4798      	blx	r3
  403d52:	bf00      	nop
  403d54:	e7fd      	b.n	403d52 <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  403d56:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403d58:	4620      	mov	r0, r4
  403d5a:	4798      	blx	r3
  403d5c:	e00c      	b.n	403d78 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  403d5e:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  403d60:	6828      	ldr	r0, [r5, #0]
  403d62:	1bf1      	subs	r1, r6, r7
  403d64:	4b36      	ldr	r3, [pc, #216]	; (403e40 <prvTimerTask+0x15c>)
  403d66:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  403d68:	4b31      	ldr	r3, [pc, #196]	; (403e30 <prvTimerTask+0x14c>)
  403d6a:	4798      	blx	r3
  403d6c:	b920      	cbnz	r0, 403d78 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  403d6e:	4b35      	ldr	r3, [pc, #212]	; (403e44 <prvTimerTask+0x160>)
  403d70:	4798      	blx	r3
  403d72:	e001      	b.n	403d78 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  403d74:	4b2e      	ldr	r3, [pc, #184]	; (403e30 <prvTimerTask+0x14c>)
  403d76:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403d78:	a802      	add	r0, sp, #8
  403d7a:	4b2c      	ldr	r3, [pc, #176]	; (403e2c <prvTimerTask+0x148>)
  403d7c:	4798      	blx	r3
  403d7e:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  403d80:	4e31      	ldr	r6, [pc, #196]	; (403e48 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403d82:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 403e34 <prvTimerTask+0x150>
  403d86:	e038      	b.n	403dfa <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
  403d88:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  403d8a:	b11c      	cbz	r4, 403d94 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403d8c:	6963      	ldr	r3, [r4, #20]
  403d8e:	b10b      	cbz	r3, 403d94 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  403d90:	1d20      	adds	r0, r4, #4
  403d92:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  403d94:	9b03      	ldr	r3, [sp, #12]
  403d96:	2b02      	cmp	r3, #2
  403d98:	d01f      	beq.n	403dda <prvTimerTask+0xf6>
  403d9a:	2b03      	cmp	r3, #3
  403d9c:	d02a      	beq.n	403df4 <prvTimerTask+0x110>
  403d9e:	2b00      	cmp	r3, #0
  403da0:	d12b      	bne.n	403dfa <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  403da2:	9b04      	ldr	r3, [sp, #16]
  403da4:	69a1      	ldr	r1, [r4, #24]
  403da6:	4620      	mov	r0, r4
  403da8:	4419      	add	r1, r3
  403daa:	463a      	mov	r2, r7
  403dac:	47c8      	blx	r9
  403dae:	2801      	cmp	r0, #1
  403db0:	d123      	bne.n	403dfa <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  403db2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403db4:	4620      	mov	r0, r4
  403db6:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  403db8:	69e3      	ldr	r3, [r4, #28]
  403dba:	2b01      	cmp	r3, #1
  403dbc:	d11d      	bne.n	403dfa <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403dbe:	69a2      	ldr	r2, [r4, #24]
  403dc0:	2300      	movs	r3, #0
  403dc2:	9300      	str	r3, [sp, #0]
  403dc4:	4620      	mov	r0, r4
  403dc6:	4619      	mov	r1, r3
  403dc8:	9c04      	ldr	r4, [sp, #16]
  403dca:	4422      	add	r2, r4
  403dcc:	4c1a      	ldr	r4, [pc, #104]	; (403e38 <prvTimerTask+0x154>)
  403dce:	47a0      	blx	r4
						configASSERT( xResult );
  403dd0:	b998      	cbnz	r0, 403dfa <prvTimerTask+0x116>
  403dd2:	4b1a      	ldr	r3, [pc, #104]	; (403e3c <prvTimerTask+0x158>)
  403dd4:	4798      	blx	r3
  403dd6:	bf00      	nop
  403dd8:	e7fd      	b.n	403dd6 <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  403dda:	9904      	ldr	r1, [sp, #16]
  403ddc:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403dde:	b919      	cbnz	r1, 403de8 <prvTimerTask+0x104>
  403de0:	4b16      	ldr	r3, [pc, #88]	; (403e3c <prvTimerTask+0x158>)
  403de2:	4798      	blx	r3
  403de4:	bf00      	nop
  403de6:	e7fd      	b.n	403de4 <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403de8:	4620      	mov	r0, r4
  403dea:	4439      	add	r1, r7
  403dec:	463a      	mov	r2, r7
  403dee:	463b      	mov	r3, r7
  403df0:	47c8      	blx	r9
  403df2:	e002      	b.n	403dfa <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  403df4:	4620      	mov	r0, r4
  403df6:	4b15      	ldr	r3, [pc, #84]	; (403e4c <prvTimerTask+0x168>)
  403df8:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  403dfa:	6828      	ldr	r0, [r5, #0]
  403dfc:	a903      	add	r1, sp, #12
  403dfe:	2200      	movs	r2, #0
  403e00:	4613      	mov	r3, r2
  403e02:	47b0      	blx	r6
  403e04:	2800      	cmp	r0, #0
  403e06:	d1bf      	bne.n	403d88 <prvTimerTask+0xa4>
  403e08:	e772      	b.n	403cf0 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  403e0a:	4b07      	ldr	r3, [pc, #28]	; (403e28 <prvTimerTask+0x144>)
  403e0c:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403e0e:	a803      	add	r0, sp, #12
  403e10:	4b06      	ldr	r3, [pc, #24]	; (403e2c <prvTimerTask+0x148>)
  403e12:	4798      	blx	r3
  403e14:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403e16:	9b03      	ldr	r3, [sp, #12]
  403e18:	2b00      	cmp	r3, #0
  403e1a:	d0a0      	beq.n	403d5e <prvTimerTask+0x7a>
  403e1c:	e7aa      	b.n	403d74 <prvTimerTask+0x90>
  403e1e:	bf00      	nop
  403e20:	2000ab84 	.word	0x2000ab84
  403e24:	2000ab54 	.word	0x2000ab54
  403e28:	00403375 	.word	0x00403375
  403e2c:	00403c31 	.word	0x00403c31
  403e30:	004034c5 	.word	0x004034c5
  403e34:	00403ae9 	.word	0x00403ae9
  403e38:	00403bdd 	.word	0x00403bdd
  403e3c:	00402835 	.word	0x00402835
  403e40:	00402f8d 	.word	0x00402f8d
  403e44:	00402825 	.word	0x00402825
  403e48:	00402e31 	.word	0x00402e31
  403e4c:	00402a59 	.word	0x00402a59
  403e50:	004027ad 	.word	0x004027ad

00403e54 <pdc_disable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  403e54:	f421 71fe 	bic.w	r1, r1, #508	; 0x1fc
  403e58:	f021 0101 	bic.w	r1, r1, #1
  403e5c:	0589      	lsls	r1, r1, #22
  403e5e:	0d89      	lsrs	r1, r1, #22
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  403e60:	6201      	str	r1, [r0, #32]
  403e62:	4770      	bx	lr

00403e64 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  403e64:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  403e66:	480e      	ldr	r0, [pc, #56]	; (403ea0 <sysclk_init+0x3c>)
  403e68:	4b0e      	ldr	r3, [pc, #56]	; (403ea4 <sysclk_init+0x40>)
  403e6a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  403e6c:	2000      	movs	r0, #0
  403e6e:	213e      	movs	r1, #62	; 0x3e
  403e70:	4b0d      	ldr	r3, [pc, #52]	; (403ea8 <sysclk_init+0x44>)
  403e72:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  403e74:	4c0d      	ldr	r4, [pc, #52]	; (403eac <sysclk_init+0x48>)
  403e76:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  403e78:	2800      	cmp	r0, #0
  403e7a:	d0fc      	beq.n	403e76 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  403e7c:	4b0c      	ldr	r3, [pc, #48]	; (403eb0 <sysclk_init+0x4c>)
  403e7e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  403e80:	4a0c      	ldr	r2, [pc, #48]	; (403eb4 <sysclk_init+0x50>)
  403e82:	4b0d      	ldr	r3, [pc, #52]	; (403eb8 <sysclk_init+0x54>)
  403e84:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  403e86:	4c0d      	ldr	r4, [pc, #52]	; (403ebc <sysclk_init+0x58>)
  403e88:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  403e8a:	2800      	cmp	r0, #0
  403e8c:	d0fc      	beq.n	403e88 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  403e8e:	2010      	movs	r0, #16
  403e90:	4b0b      	ldr	r3, [pc, #44]	; (403ec0 <sysclk_init+0x5c>)
  403e92:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  403e94:	4b0b      	ldr	r3, [pc, #44]	; (403ec4 <sysclk_init+0x60>)
  403e96:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  403e98:	4801      	ldr	r0, [pc, #4]	; (403ea0 <sysclk_init+0x3c>)
  403e9a:	4b02      	ldr	r3, [pc, #8]	; (403ea4 <sysclk_init+0x40>)
  403e9c:	4798      	blx	r3
  403e9e:	bd10      	pop	{r4, pc}
  403ea0:	07270e00 	.word	0x07270e00
  403ea4:	004045b9 	.word	0x004045b9
  403ea8:	00404311 	.word	0x00404311
  403eac:	00404365 	.word	0x00404365
  403eb0:	00404375 	.word	0x00404375
  403eb4:	20133f01 	.word	0x20133f01
  403eb8:	400e0400 	.word	0x400e0400
  403ebc:	00404385 	.word	0x00404385
  403ec0:	004042a9 	.word	0x004042a9
  403ec4:	004044a5 	.word	0x004044a5

00403ec8 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  403ec8:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  403eca:	4815      	ldr	r0, [pc, #84]	; (403f20 <board_init+0x58>)
  403ecc:	4b15      	ldr	r3, [pc, #84]	; (403f24 <board_init+0x5c>)
  403ece:	4798      	blx	r3
  403ed0:	200b      	movs	r0, #11
  403ed2:	4c15      	ldr	r4, [pc, #84]	; (403f28 <board_init+0x60>)
  403ed4:	47a0      	blx	r4
  403ed6:	200c      	movs	r0, #12
  403ed8:	47a0      	blx	r4
  403eda:	200d      	movs	r0, #13
  403edc:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	//Compass
	gpio_configure_pin(I2C_SCL_PIN, TWI0_CLK_FLAGS);
  403ede:	4d13      	ldr	r5, [pc, #76]	; (403f2c <board_init+0x64>)
  403ee0:	2004      	movs	r0, #4
  403ee2:	4629      	mov	r1, r5
  403ee4:	4c12      	ldr	r4, [pc, #72]	; (403f30 <board_init+0x68>)
  403ee6:	47a0      	blx	r4
	gpio_configure_pin(I2C_SDA_PIN, TWI0_DATA_FLAGS);
  403ee8:	2003      	movs	r0, #3
  403eea:	4629      	mov	r1, r5
  403eec:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403eee:	4b11      	ldr	r3, [pc, #68]	; (403f34 <board_init+0x6c>)
  403ef0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  403ef4:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403ef6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403efa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  403efe:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403f00:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403f04:	2240      	movs	r2, #64	; 0x40
  403f06:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403f08:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403f0c:	2210      	movs	r2, #16
  403f0e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403f10:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403f14:	2208      	movs	r2, #8
  403f16:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403f18:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  403f1c:	bd38      	pop	{r3, r4, r5, pc}
  403f1e:	bf00      	nop
  403f20:	400e1450 	.word	0x400e1450
  403f24:	004043e9 	.word	0x004043e9
  403f28:	00404395 	.word	0x00404395
  403f2c:	08000001 	.word	0x08000001
  403f30:	004040a1 	.word	0x004040a1
  403f34:	400e0e00 	.word	0x400e0e00

00403f38 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  403f38:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  403f3a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  403f3e:	d02f      	beq.n	403fa0 <pio_set_peripheral+0x68>
  403f40:	d807      	bhi.n	403f52 <pio_set_peripheral+0x1a>
  403f42:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  403f46:	d014      	beq.n	403f72 <pio_set_peripheral+0x3a>
  403f48:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  403f4c:	d01e      	beq.n	403f8c <pio_set_peripheral+0x54>
  403f4e:	b939      	cbnz	r1, 403f60 <pio_set_peripheral+0x28>
  403f50:	4770      	bx	lr
  403f52:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  403f56:	d037      	beq.n	403fc8 <pio_set_peripheral+0x90>
  403f58:	d804      	bhi.n	403f64 <pio_set_peripheral+0x2c>
  403f5a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  403f5e:	d029      	beq.n	403fb4 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  403f60:	6042      	str	r2, [r0, #4]
  403f62:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  403f64:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  403f68:	d02e      	beq.n	403fc8 <pio_set_peripheral+0x90>
  403f6a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  403f6e:	d02b      	beq.n	403fc8 <pio_set_peripheral+0x90>
  403f70:	e7f6      	b.n	403f60 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  403f72:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403f74:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  403f76:	6f04      	ldr	r4, [r0, #112]	; 0x70
  403f78:	43d3      	mvns	r3, r2
  403f7a:	4021      	ands	r1, r4
  403f7c:	4019      	ands	r1, r3
  403f7e:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403f80:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  403f82:	6f44      	ldr	r4, [r0, #116]	; 0x74
  403f84:	4021      	ands	r1, r4
  403f86:	400b      	ands	r3, r1
  403f88:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403f8a:	e01a      	b.n	403fc2 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403f8c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  403f8e:	4313      	orrs	r3, r2
  403f90:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403f92:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  403f94:	6f41      	ldr	r1, [r0, #116]	; 0x74
  403f96:	400b      	ands	r3, r1
  403f98:	ea23 0302 	bic.w	r3, r3, r2
  403f9c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403f9e:	e7df      	b.n	403f60 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403fa0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  403fa2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  403fa4:	400b      	ands	r3, r1
  403fa6:	ea23 0302 	bic.w	r3, r3, r2
  403faa:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403fac:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403fae:	4313      	orrs	r3, r2
  403fb0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403fb2:	e7d5      	b.n	403f60 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403fb4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  403fb6:	4313      	orrs	r3, r2
  403fb8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403fba:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403fbc:	4313      	orrs	r3, r2
  403fbe:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403fc0:	e7ce      	b.n	403f60 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  403fc2:	6042      	str	r2, [r0, #4]
}
  403fc4:	f85d 4b04 	ldr.w	r4, [sp], #4
  403fc8:	4770      	bx	lr
  403fca:	bf00      	nop

00403fcc <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  403fcc:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403fce:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  403fd2:	bf14      	ite	ne
  403fd4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403fd6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  403fd8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  403fdc:	bf14      	ite	ne
  403fde:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  403fe0:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  403fe2:	f012 0f02 	tst.w	r2, #2
  403fe6:	d002      	beq.n	403fee <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  403fe8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  403fec:	e004      	b.n	403ff8 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  403fee:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  403ff2:	bf18      	it	ne
  403ff4:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  403ff8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  403ffa:	6001      	str	r1, [r0, #0]
  403ffc:	4770      	bx	lr
  403ffe:	bf00      	nop

00404000 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  404000:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  404002:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  404004:	9c01      	ldr	r4, [sp, #4]
  404006:	b10c      	cbz	r4, 40400c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  404008:	6641      	str	r1, [r0, #100]	; 0x64
  40400a:	e000      	b.n	40400e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40400c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40400e:	b10b      	cbz	r3, 404014 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  404010:	6501      	str	r1, [r0, #80]	; 0x50
  404012:	e000      	b.n	404016 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  404014:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  404016:	b10a      	cbz	r2, 40401c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  404018:	6301      	str	r1, [r0, #48]	; 0x30
  40401a:	e000      	b.n	40401e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40401c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40401e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  404020:	6001      	str	r1, [r0, #0]
}
  404022:	f85d 4b04 	ldr.w	r4, [sp], #4
  404026:	4770      	bx	lr

00404028 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  404028:	f012 0f10 	tst.w	r2, #16
  40402c:	d010      	beq.n	404050 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40402e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  404032:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  404036:	bf14      	ite	ne
  404038:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40403c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  404040:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  404044:	bf14      	ite	ne
  404046:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40404a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  40404e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  404050:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  404054:	4770      	bx	lr
  404056:	bf00      	nop

00404058 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  404058:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  40405a:	6401      	str	r1, [r0, #64]	; 0x40
  40405c:	4770      	bx	lr
  40405e:	bf00      	nop

00404060 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  404060:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  404062:	4770      	bx	lr

00404064 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  404064:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  404066:	4770      	bx	lr

00404068 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  404068:	0943      	lsrs	r3, r0, #5
  40406a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40406e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  404072:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  404074:	f000 001f 	and.w	r0, r0, #31
  404078:	2201      	movs	r2, #1
  40407a:	4082      	lsls	r2, r0
  40407c:	631a      	str	r2, [r3, #48]	; 0x30
  40407e:	4770      	bx	lr

00404080 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  404080:	0943      	lsrs	r3, r0, #5
  404082:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404086:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40408a:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  40408c:	6b99      	ldr	r1, [r3, #56]	; 0x38
  40408e:	f000 001f 	and.w	r0, r0, #31
  404092:	2201      	movs	r2, #1
  404094:	4082      	lsls	r2, r0
  404096:	420a      	tst	r2, r1
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  404098:	bf14      	ite	ne
  40409a:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  40409c:	631a      	streq	r2, [r3, #48]	; 0x30
  40409e:	4770      	bx	lr

004040a0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4040a0:	b570      	push	{r4, r5, r6, lr}
  4040a2:	b082      	sub	sp, #8
  4040a4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4040a6:	0943      	lsrs	r3, r0, #5
  4040a8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4040ac:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4040b0:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4040b2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4040b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4040ba:	d047      	beq.n	40414c <pio_configure_pin+0xac>
  4040bc:	d809      	bhi.n	4040d2 <pio_configure_pin+0x32>
  4040be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4040c2:	d021      	beq.n	404108 <pio_configure_pin+0x68>
  4040c4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4040c8:	d02f      	beq.n	40412a <pio_configure_pin+0x8a>
  4040ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4040ce:	d16f      	bne.n	4041b0 <pio_configure_pin+0x110>
  4040d0:	e009      	b.n	4040e6 <pio_configure_pin+0x46>
  4040d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4040d6:	d055      	beq.n	404184 <pio_configure_pin+0xe4>
  4040d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4040dc:	d052      	beq.n	404184 <pio_configure_pin+0xe4>
  4040de:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4040e2:	d044      	beq.n	40416e <pio_configure_pin+0xce>
  4040e4:	e064      	b.n	4041b0 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4040e6:	f000 001f 	and.w	r0, r0, #31
  4040ea:	2601      	movs	r6, #1
  4040ec:	4086      	lsls	r6, r0
  4040ee:	4620      	mov	r0, r4
  4040f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4040f4:	4632      	mov	r2, r6
  4040f6:	4b30      	ldr	r3, [pc, #192]	; (4041b8 <pio_configure_pin+0x118>)
  4040f8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4040fa:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4040fe:	bf14      	ite	ne
  404100:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  404102:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  404104:	2001      	movs	r0, #1
  404106:	e054      	b.n	4041b2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  404108:	f000 001f 	and.w	r0, r0, #31
  40410c:	2601      	movs	r6, #1
  40410e:	4086      	lsls	r6, r0
  404110:	4620      	mov	r0, r4
  404112:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404116:	4632      	mov	r2, r6
  404118:	4b27      	ldr	r3, [pc, #156]	; (4041b8 <pio_configure_pin+0x118>)
  40411a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40411c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  404120:	bf14      	ite	ne
  404122:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  404124:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  404126:	2001      	movs	r0, #1
  404128:	e043      	b.n	4041b2 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40412a:	f000 001f 	and.w	r0, r0, #31
  40412e:	2601      	movs	r6, #1
  404130:	4086      	lsls	r6, r0
  404132:	4620      	mov	r0, r4
  404134:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  404138:	4632      	mov	r2, r6
  40413a:	4b1f      	ldr	r3, [pc, #124]	; (4041b8 <pio_configure_pin+0x118>)
  40413c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40413e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  404142:	bf14      	ite	ne
  404144:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  404146:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  404148:	2001      	movs	r0, #1
  40414a:	e032      	b.n	4041b2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40414c:	f000 001f 	and.w	r0, r0, #31
  404150:	2601      	movs	r6, #1
  404152:	4086      	lsls	r6, r0
  404154:	4620      	mov	r0, r4
  404156:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40415a:	4632      	mov	r2, r6
  40415c:	4b16      	ldr	r3, [pc, #88]	; (4041b8 <pio_configure_pin+0x118>)
  40415e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  404160:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  404164:	bf14      	ite	ne
  404166:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  404168:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40416a:	2001      	movs	r0, #1
  40416c:	e021      	b.n	4041b2 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40416e:	f000 031f 	and.w	r3, r0, #31
  404172:	2601      	movs	r6, #1
  404174:	4620      	mov	r0, r4
  404176:	fa06 f103 	lsl.w	r1, r6, r3
  40417a:	462a      	mov	r2, r5
  40417c:	4b0f      	ldr	r3, [pc, #60]	; (4041bc <pio_configure_pin+0x11c>)
  40417e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  404180:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  404182:	e016      	b.n	4041b2 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404184:	f000 031f 	and.w	r3, r0, #31
  404188:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40418a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40418e:	ea05 0106 	and.w	r1, r5, r6
  404192:	9100      	str	r1, [sp, #0]
  404194:	4620      	mov	r0, r4
  404196:	fa06 f103 	lsl.w	r1, r6, r3
  40419a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40419e:	bf14      	ite	ne
  4041a0:	2200      	movne	r2, #0
  4041a2:	2201      	moveq	r2, #1
  4041a4:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4041a8:	4c05      	ldr	r4, [pc, #20]	; (4041c0 <pio_configure_pin+0x120>)
  4041aa:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4041ac:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4041ae:	e000      	b.n	4041b2 <pio_configure_pin+0x112>

	default:
		return 0;
  4041b0:	2000      	movs	r0, #0
	}

	return 1;
}
  4041b2:	b002      	add	sp, #8
  4041b4:	bd70      	pop	{r4, r5, r6, pc}
  4041b6:	bf00      	nop
  4041b8:	00403f39 	.word	0x00403f39
  4041bc:	00403fcd 	.word	0x00403fcd
  4041c0:	00404001 	.word	0x00404001

004041c4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4041c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4041c8:	4681      	mov	r9, r0
  4041ca:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4041cc:	4b12      	ldr	r3, [pc, #72]	; (404218 <pio_handler_process+0x54>)
  4041ce:	4798      	blx	r3
  4041d0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4041d2:	4648      	mov	r0, r9
  4041d4:	4b11      	ldr	r3, [pc, #68]	; (40421c <pio_handler_process+0x58>)
  4041d6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4041d8:	4005      	ands	r5, r0
  4041da:	d013      	beq.n	404204 <pio_handler_process+0x40>
  4041dc:	4c10      	ldr	r4, [pc, #64]	; (404220 <pio_handler_process+0x5c>)
  4041de:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4041e2:	6823      	ldr	r3, [r4, #0]
  4041e4:	4543      	cmp	r3, r8
  4041e6:	d108      	bne.n	4041fa <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4041e8:	6861      	ldr	r1, [r4, #4]
  4041ea:	4229      	tst	r1, r5
  4041ec:	d005      	beq.n	4041fa <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4041ee:	68e3      	ldr	r3, [r4, #12]
  4041f0:	4640      	mov	r0, r8
  4041f2:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4041f4:	6863      	ldr	r3, [r4, #4]
  4041f6:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4041fa:	42b4      	cmp	r4, r6
  4041fc:	d002      	beq.n	404204 <pio_handler_process+0x40>
  4041fe:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  404200:	2d00      	cmp	r5, #0
  404202:	d1ee      	bne.n	4041e2 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  404204:	4b07      	ldr	r3, [pc, #28]	; (404224 <pio_handler_process+0x60>)
  404206:	681b      	ldr	r3, [r3, #0]
  404208:	b123      	cbz	r3, 404214 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40420a:	4b07      	ldr	r3, [pc, #28]	; (404228 <pio_handler_process+0x64>)
  40420c:	681b      	ldr	r3, [r3, #0]
  40420e:	b10b      	cbz	r3, 404214 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  404210:	4648      	mov	r0, r9
  404212:	4798      	blx	r3
  404214:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404218:	00404061 	.word	0x00404061
  40421c:	00404065 	.word	0x00404065
  404220:	2000ab94 	.word	0x2000ab94
  404224:	2000ad5c 	.word	0x2000ad5c
  404228:	2000ab90 	.word	0x2000ab90

0040422c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40422c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40422e:	4c0c      	ldr	r4, [pc, #48]	; (404260 <pio_handler_set+0x34>)
  404230:	6824      	ldr	r4, [r4, #0]
  404232:	2c06      	cmp	r4, #6
  404234:	d811      	bhi.n	40425a <pio_handler_set+0x2e>
  404236:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  404238:	4f0a      	ldr	r7, [pc, #40]	; (404264 <pio_handler_set+0x38>)
  40423a:	0122      	lsls	r2, r4, #4
  40423c:	18be      	adds	r6, r7, r2
  40423e:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  404240:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  404242:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  404244:	9a06      	ldr	r2, [sp, #24]
  404246:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  404248:	3401      	adds	r4, #1
  40424a:	4a05      	ldr	r2, [pc, #20]	; (404260 <pio_handler_set+0x34>)
  40424c:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40424e:	4629      	mov	r1, r5
  404250:	461a      	mov	r2, r3
  404252:	4b05      	ldr	r3, [pc, #20]	; (404268 <pio_handler_set+0x3c>)
  404254:	4798      	blx	r3

	return 0;
  404256:	2000      	movs	r0, #0
  404258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  40425a:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  40425c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40425e:	bf00      	nop
  404260:	2000ab8c 	.word	0x2000ab8c
  404264:	2000ab94 	.word	0x2000ab94
  404268:	00404029 	.word	0x00404029

0040426c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40426c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40426e:	4802      	ldr	r0, [pc, #8]	; (404278 <PIOA_Handler+0xc>)
  404270:	210b      	movs	r1, #11
  404272:	4b02      	ldr	r3, [pc, #8]	; (40427c <PIOA_Handler+0x10>)
  404274:	4798      	blx	r3
  404276:	bd08      	pop	{r3, pc}
  404278:	400e0e00 	.word	0x400e0e00
  40427c:	004041c5 	.word	0x004041c5

00404280 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  404280:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  404282:	4802      	ldr	r0, [pc, #8]	; (40428c <PIOB_Handler+0xc>)
  404284:	210c      	movs	r1, #12
  404286:	4b02      	ldr	r3, [pc, #8]	; (404290 <PIOB_Handler+0x10>)
  404288:	4798      	blx	r3
  40428a:	bd08      	pop	{r3, pc}
  40428c:	400e1000 	.word	0x400e1000
  404290:	004041c5 	.word	0x004041c5

00404294 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  404294:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  404296:	4802      	ldr	r0, [pc, #8]	; (4042a0 <PIOC_Handler+0xc>)
  404298:	210d      	movs	r1, #13
  40429a:	4b02      	ldr	r3, [pc, #8]	; (4042a4 <PIOC_Handler+0x10>)
  40429c:	4798      	blx	r3
  40429e:	bd08      	pop	{r3, pc}
  4042a0:	400e1200 	.word	0x400e1200
  4042a4:	004041c5 	.word	0x004041c5

004042a8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4042a8:	4a18      	ldr	r2, [pc, #96]	; (40430c <pmc_switch_mck_to_pllack+0x64>)
  4042aa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4042ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4042b0:	4318      	orrs	r0, r3
  4042b2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4042b4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4042b6:	f013 0f08 	tst.w	r3, #8
  4042ba:	d003      	beq.n	4042c4 <pmc_switch_mck_to_pllack+0x1c>
  4042bc:	e009      	b.n	4042d2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4042be:	3b01      	subs	r3, #1
  4042c0:	d103      	bne.n	4042ca <pmc_switch_mck_to_pllack+0x22>
  4042c2:	e01e      	b.n	404302 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4042c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4042c8:	4910      	ldr	r1, [pc, #64]	; (40430c <pmc_switch_mck_to_pllack+0x64>)
  4042ca:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4042cc:	f012 0f08 	tst.w	r2, #8
  4042d0:	d0f5      	beq.n	4042be <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4042d2:	4a0e      	ldr	r2, [pc, #56]	; (40430c <pmc_switch_mck_to_pllack+0x64>)
  4042d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4042d6:	f023 0303 	bic.w	r3, r3, #3
  4042da:	f043 0302 	orr.w	r3, r3, #2
  4042de:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4042e0:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4042e2:	f010 0008 	ands.w	r0, r0, #8
  4042e6:	d004      	beq.n	4042f2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4042e8:	2000      	movs	r0, #0
  4042ea:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4042ec:	3b01      	subs	r3, #1
  4042ee:	d103      	bne.n	4042f8 <pmc_switch_mck_to_pllack+0x50>
  4042f0:	e009      	b.n	404306 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4042f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4042f6:	4905      	ldr	r1, [pc, #20]	; (40430c <pmc_switch_mck_to_pllack+0x64>)
  4042f8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4042fa:	f012 0f08 	tst.w	r2, #8
  4042fe:	d0f5      	beq.n	4042ec <pmc_switch_mck_to_pllack+0x44>
  404300:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  404302:	2001      	movs	r0, #1
  404304:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  404306:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  404308:	4770      	bx	lr
  40430a:	bf00      	nop
  40430c:	400e0400 	.word	0x400e0400

00404310 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  404310:	b138      	cbz	r0, 404322 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  404312:	4911      	ldr	r1, [pc, #68]	; (404358 <pmc_switch_mainck_to_xtal+0x48>)
  404314:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  404316:	4a11      	ldr	r2, [pc, #68]	; (40435c <pmc_switch_mainck_to_xtal+0x4c>)
  404318:	401a      	ands	r2, r3
  40431a:	4b11      	ldr	r3, [pc, #68]	; (404360 <pmc_switch_mainck_to_xtal+0x50>)
  40431c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40431e:	620b      	str	r3, [r1, #32]
  404320:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  404322:	4a0d      	ldr	r2, [pc, #52]	; (404358 <pmc_switch_mainck_to_xtal+0x48>)
  404324:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  404326:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40432a:	f023 0303 	bic.w	r3, r3, #3
  40432e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404332:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  404336:	0209      	lsls	r1, r1, #8
  404338:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40433a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40433c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40433e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  404340:	f013 0f01 	tst.w	r3, #1
  404344:	d0fb      	beq.n	40433e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  404346:	4a04      	ldr	r2, [pc, #16]	; (404358 <pmc_switch_mainck_to_xtal+0x48>)
  404348:	6a13      	ldr	r3, [r2, #32]
  40434a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40434e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  404352:	6213      	str	r3, [r2, #32]
  404354:	4770      	bx	lr
  404356:	bf00      	nop
  404358:	400e0400 	.word	0x400e0400
  40435c:	fec8fffc 	.word	0xfec8fffc
  404360:	01370002 	.word	0x01370002

00404364 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  404364:	4b02      	ldr	r3, [pc, #8]	; (404370 <pmc_osc_is_ready_mainck+0xc>)
  404366:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  404368:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40436c:	4770      	bx	lr
  40436e:	bf00      	nop
  404370:	400e0400 	.word	0x400e0400

00404374 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  404374:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  404378:	4b01      	ldr	r3, [pc, #4]	; (404380 <pmc_disable_pllack+0xc>)
  40437a:	629a      	str	r2, [r3, #40]	; 0x28
  40437c:	4770      	bx	lr
  40437e:	bf00      	nop
  404380:	400e0400 	.word	0x400e0400

00404384 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  404384:	4b02      	ldr	r3, [pc, #8]	; (404390 <pmc_is_locked_pllack+0xc>)
  404386:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  404388:	f000 0002 	and.w	r0, r0, #2
  40438c:	4770      	bx	lr
  40438e:	bf00      	nop
  404390:	400e0400 	.word	0x400e0400

00404394 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  404394:	2822      	cmp	r0, #34	; 0x22
  404396:	d81e      	bhi.n	4043d6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  404398:	281f      	cmp	r0, #31
  40439a:	d80c      	bhi.n	4043b6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40439c:	4b11      	ldr	r3, [pc, #68]	; (4043e4 <pmc_enable_periph_clk+0x50>)
  40439e:	699a      	ldr	r2, [r3, #24]
  4043a0:	2301      	movs	r3, #1
  4043a2:	4083      	lsls	r3, r0
  4043a4:	401a      	ands	r2, r3
  4043a6:	4293      	cmp	r3, r2
  4043a8:	d017      	beq.n	4043da <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4043aa:	2301      	movs	r3, #1
  4043ac:	4083      	lsls	r3, r0
  4043ae:	4a0d      	ldr	r2, [pc, #52]	; (4043e4 <pmc_enable_periph_clk+0x50>)
  4043b0:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4043b2:	2000      	movs	r0, #0
  4043b4:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4043b6:	4b0b      	ldr	r3, [pc, #44]	; (4043e4 <pmc_enable_periph_clk+0x50>)
  4043b8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4043bc:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4043be:	2301      	movs	r3, #1
  4043c0:	4083      	lsls	r3, r0
  4043c2:	401a      	ands	r2, r3
  4043c4:	4293      	cmp	r3, r2
  4043c6:	d00a      	beq.n	4043de <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4043c8:	2301      	movs	r3, #1
  4043ca:	4083      	lsls	r3, r0
  4043cc:	4a05      	ldr	r2, [pc, #20]	; (4043e4 <pmc_enable_periph_clk+0x50>)
  4043ce:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4043d2:	2000      	movs	r0, #0
  4043d4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4043d6:	2001      	movs	r0, #1
  4043d8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4043da:	2000      	movs	r0, #0
  4043dc:	4770      	bx	lr
  4043de:	2000      	movs	r0, #0
}
  4043e0:	4770      	bx	lr
  4043e2:	bf00      	nop
  4043e4:	400e0400 	.word	0x400e0400

004043e8 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  4043e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4043ec:	6043      	str	r3, [r0, #4]
  4043ee:	4770      	bx	lr

004043f0 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  4043f0:	e7fe      	b.n	4043f0 <Dummy_Handler>
  4043f2:	bf00      	nop

004043f4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4043f4:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4043f6:	4b20      	ldr	r3, [pc, #128]	; (404478 <Reset_Handler+0x84>)
  4043f8:	4a20      	ldr	r2, [pc, #128]	; (40447c <Reset_Handler+0x88>)
  4043fa:	429a      	cmp	r2, r3
  4043fc:	d913      	bls.n	404426 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4043fe:	4b20      	ldr	r3, [pc, #128]	; (404480 <Reset_Handler+0x8c>)
  404400:	4a1d      	ldr	r2, [pc, #116]	; (404478 <Reset_Handler+0x84>)
  404402:	429a      	cmp	r2, r3
  404404:	d21f      	bcs.n	404446 <Reset_Handler+0x52>
  404406:	4611      	mov	r1, r2
  404408:	3204      	adds	r2, #4
  40440a:	3303      	adds	r3, #3
  40440c:	1a9b      	subs	r3, r3, r2
  40440e:	f023 0303 	bic.w	r3, r3, #3
  404412:	3304      	adds	r3, #4
  404414:	4a19      	ldr	r2, [pc, #100]	; (40447c <Reset_Handler+0x88>)
  404416:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  404418:	f852 0b04 	ldr.w	r0, [r2], #4
  40441c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  404420:	429a      	cmp	r2, r3
  404422:	d1f9      	bne.n	404418 <Reset_Handler+0x24>
  404424:	e00f      	b.n	404446 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  404426:	4b14      	ldr	r3, [pc, #80]	; (404478 <Reset_Handler+0x84>)
  404428:	4a14      	ldr	r2, [pc, #80]	; (40447c <Reset_Handler+0x88>)
  40442a:	429a      	cmp	r2, r3
  40442c:	d20b      	bcs.n	404446 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40442e:	4b14      	ldr	r3, [pc, #80]	; (404480 <Reset_Handler+0x8c>)
  404430:	4a11      	ldr	r2, [pc, #68]	; (404478 <Reset_Handler+0x84>)
  404432:	1a9a      	subs	r2, r3, r2
  404434:	4813      	ldr	r0, [pc, #76]	; (404484 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  404436:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  404438:	b12a      	cbz	r2, 404446 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  40443a:	f851 2904 	ldr.w	r2, [r1], #-4
  40443e:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  404442:	4281      	cmp	r1, r0
  404444:	d1f9      	bne.n	40443a <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  404446:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404448:	4b0f      	ldr	r3, [pc, #60]	; (404488 <Reset_Handler+0x94>)
  40444a:	4a10      	ldr	r2, [pc, #64]	; (40448c <Reset_Handler+0x98>)
  40444c:	429a      	cmp	r2, r3
  40444e:	d20b      	bcs.n	404468 <Reset_Handler+0x74>
  404450:	1d13      	adds	r3, r2, #4
  404452:	4a0f      	ldr	r2, [pc, #60]	; (404490 <Reset_Handler+0x9c>)
  404454:	1ad2      	subs	r2, r2, r3
  404456:	f022 0203 	bic.w	r2, r2, #3
  40445a:	441a      	add	r2, r3
  40445c:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40445e:	2100      	movs	r1, #0
  404460:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404464:	4293      	cmp	r3, r2
  404466:	d1fb      	bne.n	404460 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  404468:	4b0a      	ldr	r3, [pc, #40]	; (404494 <Reset_Handler+0xa0>)
  40446a:	4a0b      	ldr	r2, [pc, #44]	; (404498 <Reset_Handler+0xa4>)
  40446c:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  40446e:	4b0b      	ldr	r3, [pc, #44]	; (40449c <Reset_Handler+0xa8>)
  404470:	4798      	blx	r3

	/* Branch to main function */
	main();
  404472:	4b0b      	ldr	r3, [pc, #44]	; (4044a0 <Reset_Handler+0xac>)
  404474:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  404476:	e7fe      	b.n	404476 <Reset_Handler+0x82>
  404478:	20000000 	.word	0x20000000
  40447c:	0040a65c 	.word	0x0040a65c
  404480:	200008c4 	.word	0x200008c4
  404484:	0040a658 	.word	0x0040a658
  404488:	2000ad78 	.word	0x2000ad78
  40448c:	200008c8 	.word	0x200008c8
  404490:	2000ad7b 	.word	0x2000ad7b
  404494:	e000ed00 	.word	0xe000ed00
  404498:	00400000 	.word	0x00400000
  40449c:	004066c9 	.word	0x004066c9
  4044a0:	004046ad 	.word	0x004046ad

004044a4 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4044a4:	4b3d      	ldr	r3, [pc, #244]	; (40459c <SystemCoreClockUpdate+0xf8>)
  4044a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4044a8:	f003 0303 	and.w	r3, r3, #3
  4044ac:	2b03      	cmp	r3, #3
  4044ae:	d85d      	bhi.n	40456c <SystemCoreClockUpdate+0xc8>
  4044b0:	e8df f003 	tbb	[pc, r3]
  4044b4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4044b8:	4b39      	ldr	r3, [pc, #228]	; (4045a0 <SystemCoreClockUpdate+0xfc>)
  4044ba:	695b      	ldr	r3, [r3, #20]
  4044bc:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4044c0:	bf14      	ite	ne
  4044c2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4044c6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4044ca:	4b36      	ldr	r3, [pc, #216]	; (4045a4 <SystemCoreClockUpdate+0x100>)
  4044cc:	601a      	str	r2, [r3, #0]
  4044ce:	e04d      	b.n	40456c <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4044d0:	4b32      	ldr	r3, [pc, #200]	; (40459c <SystemCoreClockUpdate+0xf8>)
  4044d2:	6a1b      	ldr	r3, [r3, #32]
  4044d4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4044d8:	d003      	beq.n	4044e2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4044da:	4a33      	ldr	r2, [pc, #204]	; (4045a8 <SystemCoreClockUpdate+0x104>)
  4044dc:	4b31      	ldr	r3, [pc, #196]	; (4045a4 <SystemCoreClockUpdate+0x100>)
  4044de:	601a      	str	r2, [r3, #0]
  4044e0:	e044      	b.n	40456c <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4044e2:	4a32      	ldr	r2, [pc, #200]	; (4045ac <SystemCoreClockUpdate+0x108>)
  4044e4:	4b2f      	ldr	r3, [pc, #188]	; (4045a4 <SystemCoreClockUpdate+0x100>)
  4044e6:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4044e8:	4b2c      	ldr	r3, [pc, #176]	; (40459c <SystemCoreClockUpdate+0xf8>)
  4044ea:	6a1b      	ldr	r3, [r3, #32]
  4044ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4044f0:	2b10      	cmp	r3, #16
  4044f2:	d002      	beq.n	4044fa <SystemCoreClockUpdate+0x56>
  4044f4:	2b20      	cmp	r3, #32
  4044f6:	d004      	beq.n	404502 <SystemCoreClockUpdate+0x5e>
  4044f8:	e038      	b.n	40456c <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4044fa:	4a2d      	ldr	r2, [pc, #180]	; (4045b0 <SystemCoreClockUpdate+0x10c>)
  4044fc:	4b29      	ldr	r3, [pc, #164]	; (4045a4 <SystemCoreClockUpdate+0x100>)
  4044fe:	601a      	str	r2, [r3, #0]
			break;
  404500:	e034      	b.n	40456c <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  404502:	4a29      	ldr	r2, [pc, #164]	; (4045a8 <SystemCoreClockUpdate+0x104>)
  404504:	4b27      	ldr	r3, [pc, #156]	; (4045a4 <SystemCoreClockUpdate+0x100>)
  404506:	601a      	str	r2, [r3, #0]
			break;
  404508:	e030      	b.n	40456c <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40450a:	4b24      	ldr	r3, [pc, #144]	; (40459c <SystemCoreClockUpdate+0xf8>)
  40450c:	6a1b      	ldr	r3, [r3, #32]
  40450e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  404512:	d003      	beq.n	40451c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  404514:	4a24      	ldr	r2, [pc, #144]	; (4045a8 <SystemCoreClockUpdate+0x104>)
  404516:	4b23      	ldr	r3, [pc, #140]	; (4045a4 <SystemCoreClockUpdate+0x100>)
  404518:	601a      	str	r2, [r3, #0]
  40451a:	e012      	b.n	404542 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40451c:	4a23      	ldr	r2, [pc, #140]	; (4045ac <SystemCoreClockUpdate+0x108>)
  40451e:	4b21      	ldr	r3, [pc, #132]	; (4045a4 <SystemCoreClockUpdate+0x100>)
  404520:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  404522:	4b1e      	ldr	r3, [pc, #120]	; (40459c <SystemCoreClockUpdate+0xf8>)
  404524:	6a1b      	ldr	r3, [r3, #32]
  404526:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40452a:	2b10      	cmp	r3, #16
  40452c:	d002      	beq.n	404534 <SystemCoreClockUpdate+0x90>
  40452e:	2b20      	cmp	r3, #32
  404530:	d004      	beq.n	40453c <SystemCoreClockUpdate+0x98>
  404532:	e006      	b.n	404542 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  404534:	4a1e      	ldr	r2, [pc, #120]	; (4045b0 <SystemCoreClockUpdate+0x10c>)
  404536:	4b1b      	ldr	r3, [pc, #108]	; (4045a4 <SystemCoreClockUpdate+0x100>)
  404538:	601a      	str	r2, [r3, #0]
					break;
  40453a:	e002      	b.n	404542 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40453c:	4a1a      	ldr	r2, [pc, #104]	; (4045a8 <SystemCoreClockUpdate+0x104>)
  40453e:	4b19      	ldr	r3, [pc, #100]	; (4045a4 <SystemCoreClockUpdate+0x100>)
  404540:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  404542:	4b16      	ldr	r3, [pc, #88]	; (40459c <SystemCoreClockUpdate+0xf8>)
  404544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404546:	f003 0303 	and.w	r3, r3, #3
  40454a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40454c:	4a13      	ldr	r2, [pc, #76]	; (40459c <SystemCoreClockUpdate+0xf8>)
  40454e:	bf07      	ittee	eq
  404550:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  404552:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  404554:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  404556:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  404558:	4812      	ldr	r0, [pc, #72]	; (4045a4 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40455a:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40455e:	6803      	ldr	r3, [r0, #0]
  404560:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  404564:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  404566:	fbb3 f3f2 	udiv	r3, r3, r2
  40456a:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40456c:	4b0b      	ldr	r3, [pc, #44]	; (40459c <SystemCoreClockUpdate+0xf8>)
  40456e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404570:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404574:	2b70      	cmp	r3, #112	; 0x70
  404576:	d107      	bne.n	404588 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  404578:	4a0a      	ldr	r2, [pc, #40]	; (4045a4 <SystemCoreClockUpdate+0x100>)
  40457a:	6813      	ldr	r3, [r2, #0]
  40457c:	490d      	ldr	r1, [pc, #52]	; (4045b4 <SystemCoreClockUpdate+0x110>)
  40457e:	fba1 1303 	umull	r1, r3, r1, r3
  404582:	085b      	lsrs	r3, r3, #1
  404584:	6013      	str	r3, [r2, #0]
  404586:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  404588:	4b04      	ldr	r3, [pc, #16]	; (40459c <SystemCoreClockUpdate+0xf8>)
  40458a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40458c:	4905      	ldr	r1, [pc, #20]	; (4045a4 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40458e:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  404592:	680b      	ldr	r3, [r1, #0]
  404594:	40d3      	lsrs	r3, r2
  404596:	600b      	str	r3, [r1, #0]
  404598:	4770      	bx	lr
  40459a:	bf00      	nop
  40459c:	400e0400 	.word	0x400e0400
  4045a0:	400e1410 	.word	0x400e1410
  4045a4:	20000044 	.word	0x20000044
  4045a8:	00b71b00 	.word	0x00b71b00
  4045ac:	003d0900 	.word	0x003d0900
  4045b0:	007a1200 	.word	0x007a1200
  4045b4:	aaaaaaab 	.word	0xaaaaaaab

004045b8 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4045b8:	4b1a      	ldr	r3, [pc, #104]	; (404624 <system_init_flash+0x6c>)
  4045ba:	4298      	cmp	r0, r3
  4045bc:	d807      	bhi.n	4045ce <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4045be:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4045c2:	4a19      	ldr	r2, [pc, #100]	; (404628 <system_init_flash+0x70>)
  4045c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4045c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4045ca:	6013      	str	r3, [r2, #0]
  4045cc:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4045ce:	4b17      	ldr	r3, [pc, #92]	; (40462c <system_init_flash+0x74>)
  4045d0:	4298      	cmp	r0, r3
  4045d2:	d806      	bhi.n	4045e2 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4045d4:	4b16      	ldr	r3, [pc, #88]	; (404630 <system_init_flash+0x78>)
  4045d6:	4a14      	ldr	r2, [pc, #80]	; (404628 <system_init_flash+0x70>)
  4045d8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4045da:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4045de:	6013      	str	r3, [r2, #0]
  4045e0:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4045e2:	4b14      	ldr	r3, [pc, #80]	; (404634 <system_init_flash+0x7c>)
  4045e4:	4298      	cmp	r0, r3
  4045e6:	d806      	bhi.n	4045f6 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4045e8:	4b13      	ldr	r3, [pc, #76]	; (404638 <system_init_flash+0x80>)
  4045ea:	4a0f      	ldr	r2, [pc, #60]	; (404628 <system_init_flash+0x70>)
  4045ec:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4045ee:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4045f2:	6013      	str	r3, [r2, #0]
  4045f4:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4045f6:	4b11      	ldr	r3, [pc, #68]	; (40463c <system_init_flash+0x84>)
  4045f8:	4298      	cmp	r0, r3
  4045fa:	d806      	bhi.n	40460a <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4045fc:	4b10      	ldr	r3, [pc, #64]	; (404640 <system_init_flash+0x88>)
  4045fe:	4a0a      	ldr	r2, [pc, #40]	; (404628 <system_init_flash+0x70>)
  404600:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  404602:	f502 7200 	add.w	r2, r2, #512	; 0x200
  404606:	6013      	str	r3, [r2, #0]
  404608:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40460a:	4b0e      	ldr	r3, [pc, #56]	; (404644 <system_init_flash+0x8c>)
  40460c:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40460e:	bf94      	ite	ls
  404610:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  404614:	4b0c      	ldrhi	r3, [pc, #48]	; (404648 <system_init_flash+0x90>)
  404616:	4a04      	ldr	r2, [pc, #16]	; (404628 <system_init_flash+0x70>)
  404618:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40461a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40461e:	6013      	str	r3, [r2, #0]
  404620:	4770      	bx	lr
  404622:	bf00      	nop
  404624:	01312cff 	.word	0x01312cff
  404628:	400e0a00 	.word	0x400e0a00
  40462c:	026259ff 	.word	0x026259ff
  404630:	04000100 	.word	0x04000100
  404634:	039386ff 	.word	0x039386ff
  404638:	04000200 	.word	0x04000200
  40463c:	04c4b3ff 	.word	0x04c4b3ff
  404640:	04000300 	.word	0x04000300
  404644:	05f5e0ff 	.word	0x05f5e0ff
  404648:	04000500 	.word	0x04000500

0040464c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40464c:	4b09      	ldr	r3, [pc, #36]	; (404674 <_sbrk+0x28>)
  40464e:	681b      	ldr	r3, [r3, #0]
  404650:	b913      	cbnz	r3, 404658 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  404652:	4a09      	ldr	r2, [pc, #36]	; (404678 <_sbrk+0x2c>)
  404654:	4b07      	ldr	r3, [pc, #28]	; (404674 <_sbrk+0x28>)
  404656:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  404658:	4b06      	ldr	r3, [pc, #24]	; (404674 <_sbrk+0x28>)
  40465a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40465c:	181a      	adds	r2, r3, r0
  40465e:	4907      	ldr	r1, [pc, #28]	; (40467c <_sbrk+0x30>)
  404660:	4291      	cmp	r1, r2
  404662:	db04      	blt.n	40466e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  404664:	4610      	mov	r0, r2
  404666:	4a03      	ldr	r2, [pc, #12]	; (404674 <_sbrk+0x28>)
  404668:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40466a:	4618      	mov	r0, r3
  40466c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40466e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  404672:	4770      	bx	lr
  404674:	2000ac04 	.word	0x2000ac04
  404678:	2000dd78 	.word	0x2000dd78
  40467c:	20027ffc 	.word	0x20027ffc

00404680 <Semtech_IRQ0>:

volatile xTimerHandle MPU_Timer;

/*NIRQ0 - From RF Semtech - RX Done*/
void Semtech_IRQ0(void)
{
  404680:	b508      	push	{r3, lr}

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  404682:	f44f 6200 	mov.w	r2, #2048	; 0x800
  404686:	4b05      	ldr	r3, [pc, #20]	; (40469c <Semtech_IRQ0+0x1c>)
  404688:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	
	NVIC_ClearPendingIRQ(PIOA_IRQn);
	
	
	Semtech.Stat.Cmd=STAY_IN_STATE;
	Semtech.Stat.Data_State=Check_status(0);
  40468c:	2000      	movs	r0, #0
  40468e:	4b04      	ldr	r3, [pc, #16]	; (4046a0 <Semtech_IRQ0+0x20>)
  404690:	4798      	blx	r3
	xTaskResumeFromISR(Sx1276_id);
  404692:	4b04      	ldr	r3, [pc, #16]	; (4046a4 <Semtech_IRQ0+0x24>)
  404694:	6818      	ldr	r0, [r3, #0]
  404696:	4b04      	ldr	r3, [pc, #16]	; (4046a8 <Semtech_IRQ0+0x28>)
  404698:	4798      	blx	r3
  40469a:	bd08      	pop	{r3, pc}
  40469c:	e000e100 	.word	0xe000e100
  4046a0:	00401871 	.word	0x00401871
  4046a4:	2000ad60 	.word	0x2000ad60
  4046a8:	0040326d 	.word	0x0040326d

004046ac <main>:
// 	stdio_serial_init(CONF_UART, &uart_serial_options);
// }


int main (void)
{	
  4046ac:	b500      	push	{lr}
  4046ae:	b085      	sub	sp, #20
	sysclk_init();
  4046b0:	4b16      	ldr	r3, [pc, #88]	; (40470c <main+0x60>)
  4046b2:	4798      	blx	r3
	board_init();
  4046b4:	4b16      	ldr	r3, [pc, #88]	; (404710 <main+0x64>)
  4046b6:	4798      	blx	r3
//  		.stopbits = USART_SERIAL_STOP_BIT
//  	};
//  	usart_serial_init(USART_SERIAL, &usart_options);
// 		
	
	Queue_RF_Task=xQueueCreate(3,sizeof(RF_Queue));
  4046b8:	2003      	movs	r0, #3
  4046ba:	f44f 7184 	mov.w	r1, #264	; 0x108
  4046be:	2200      	movs	r2, #0
  4046c0:	4c14      	ldr	r4, [pc, #80]	; (404714 <main+0x68>)
  4046c2:	47a0      	blx	r4
  4046c4:	4b14      	ldr	r3, [pc, #80]	; (404718 <main+0x6c>)
  4046c6:	6018      	str	r0, [r3, #0]
	
#if (RAW_MPU9150==1)

#elif ((RAW_INT_MPU9150==1))
	Queue_Senzor_Task=xQueueCreate(8,sizeof(MPU9150_Queue));	
  4046c8:	2008      	movs	r0, #8
  4046ca:	2110      	movs	r1, #16
  4046cc:	2200      	movs	r2, #0
  4046ce:	47a0      	blx	r4
  4046d0:	4b12      	ldr	r3, [pc, #72]	; (40471c <main+0x70>)
  4046d2:	6018      	str	r0, [r3, #0]
	
	
	
		
	/*Create Compass Task*/
	xTaskCreate(Senzor_Task,"Senzor",configMINIMAL_STACK_SIZE+600,NULL, 1,&Senzor_id);	
  4046d4:	2601      	movs	r6, #1
  4046d6:	9600      	str	r6, [sp, #0]
  4046d8:	4b11      	ldr	r3, [pc, #68]	; (404720 <main+0x74>)
  4046da:	9301      	str	r3, [sp, #4]
  4046dc:	2400      	movs	r4, #0
  4046de:	9402      	str	r4, [sp, #8]
  4046e0:	9403      	str	r4, [sp, #12]
  4046e2:	4810      	ldr	r0, [pc, #64]	; (404724 <main+0x78>)
  4046e4:	4910      	ldr	r1, [pc, #64]	; (404728 <main+0x7c>)
  4046e6:	f240 22da 	movw	r2, #730	; 0x2da
  4046ea:	4623      	mov	r3, r4
  4046ec:	4d0f      	ldr	r5, [pc, #60]	; (40472c <main+0x80>)
  4046ee:	47a8      	blx	r5
	/*Create Semtech Task*/
	xTaskCreate(RF_Task,"sx1276",configMINIMAL_STACK_SIZE+400,NULL, 1,&Sx1276_id);
  4046f0:	9600      	str	r6, [sp, #0]
  4046f2:	4b0f      	ldr	r3, [pc, #60]	; (404730 <main+0x84>)
  4046f4:	9301      	str	r3, [sp, #4]
  4046f6:	9402      	str	r4, [sp, #8]
  4046f8:	9403      	str	r4, [sp, #12]
  4046fa:	480e      	ldr	r0, [pc, #56]	; (404734 <main+0x88>)
  4046fc:	490e      	ldr	r1, [pc, #56]	; (404738 <main+0x8c>)
  4046fe:	f240 2212 	movw	r2, #530	; 0x212
  404702:	4623      	mov	r3, r4
  404704:	47a8      	blx	r5
		
	
	vTaskStartScheduler();
  404706:	4b0d      	ldr	r3, [pc, #52]	; (40473c <main+0x90>)
  404708:	4798      	blx	r3
		
	while (1) {
		
	}
  40470a:	e7fe      	b.n	40470a <main+0x5e>
  40470c:	00403e65 	.word	0x00403e65
  404710:	00403ec9 	.word	0x00403ec9
  404714:	00402c29 	.word	0x00402c29
  404718:	2000ad64 	.word	0x2000ad64
  40471c:	2000ad68 	.word	0x2000ad68
  404720:	2000ad70 	.word	0x2000ad70
  404724:	00402511 	.word	0x00402511
  404728:	0040a440 	.word	0x0040a440
  40472c:	00403031 	.word	0x00403031
  404730:	2000ad60 	.word	0x2000ad60
  404734:	004019a1 	.word	0x004019a1
  404738:	0040a448 	.word	0x0040a448
  40473c:	0040330d 	.word	0x0040330d

00404740 <vApplicationIdleHook>:
{	
	
	while(1){

		
	}
  404740:	e7fe      	b.n	404740 <vApplicationIdleHook>
  404742:	bf00      	nop

00404744 <HardFault_Handler>:
    for (;; ) {}
}		


 void HardFault_Handler(void)
 {	
  404744:	b508      	push	{r3, lr}
 	static char zprava1[80];
 	static char zprava2[80];
 		
 	sprintf(zprava1, "SCB->HFSR = 0x%08x\n", SCB->HFSR);
  404746:	4c08      	ldr	r4, [pc, #32]	; (404768 <HardFault_Handler+0x24>)
  404748:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40474a:	4808      	ldr	r0, [pc, #32]	; (40476c <HardFault_Handler+0x28>)
  40474c:	4908      	ldr	r1, [pc, #32]	; (404770 <HardFault_Handler+0x2c>)
  40474e:	4b09      	ldr	r3, [pc, #36]	; (404774 <HardFault_Handler+0x30>)
  404750:	4798      	blx	r3
 	//nastal Hardfault
 	if ((SCB->HFSR & (1 << 30)) != 0) {
  404752:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404754:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
  404758:	d004      	beq.n	404764 <HardFault_Handler+0x20>
 	
 	sprintf(zprava2, "SCB->CFSR = 0x%08x\n", SCB->CFSR );
  40475a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  40475c:	4806      	ldr	r0, [pc, #24]	; (404778 <HardFault_Handler+0x34>)
  40475e:	4907      	ldr	r1, [pc, #28]	; (40477c <HardFault_Handler+0x38>)
  404760:	4b04      	ldr	r3, [pc, #16]	; (404774 <HardFault_Handler+0x30>)
  404762:	4798      	blx	r3
 	
 
 }	__ASM volatile("BKPT #01");
  404764:	be01      	bkpt	0x0001
 	while(1);
  404766:	e7fe      	b.n	404766 <HardFault_Handler+0x22>
  404768:	e000ed00 	.word	0xe000ed00
  40476c:	2000ac08 	.word	0x2000ac08
  404770:	0040a450 	.word	0x0040a450
  404774:	004068e9 	.word	0x004068e9
  404778:	2000ac58 	.word	0x2000ac58
  40477c:	0040a464 	.word	0x0040a464

00404780 <sqrt>:
  404780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404784:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 404828 <sqrt+0xa8>
  404788:	b08a      	sub	sp, #40	; 0x28
  40478a:	4606      	mov	r6, r0
  40478c:	460f      	mov	r7, r1
  40478e:	f000 f89f 	bl	4048d0 <__ieee754_sqrt>
  404792:	f99a 3000 	ldrsb.w	r3, [sl]
  404796:	3301      	adds	r3, #1
  404798:	4604      	mov	r4, r0
  40479a:	460d      	mov	r5, r1
  40479c:	d00f      	beq.n	4047be <sqrt+0x3e>
  40479e:	4630      	mov	r0, r6
  4047a0:	4639      	mov	r1, r7
  4047a2:	f000 fb89 	bl	404eb8 <__fpclassifyd>
  4047a6:	b150      	cbz	r0, 4047be <sqrt+0x3e>
  4047a8:	f04f 0800 	mov.w	r8, #0
  4047ac:	f04f 0900 	mov.w	r9, #0
  4047b0:	4642      	mov	r2, r8
  4047b2:	464b      	mov	r3, r9
  4047b4:	4630      	mov	r0, r6
  4047b6:	4639      	mov	r1, r7
  4047b8:	f001 f910 	bl	4059dc <__aeabi_dcmplt>
  4047bc:	b920      	cbnz	r0, 4047c8 <sqrt+0x48>
  4047be:	4620      	mov	r0, r4
  4047c0:	4629      	mov	r1, r5
  4047c2:	b00a      	add	sp, #40	; 0x28
  4047c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4047c8:	4b16      	ldr	r3, [pc, #88]	; (404824 <sqrt+0xa4>)
  4047ca:	f89a 4000 	ldrb.w	r4, [sl]
  4047ce:	9301      	str	r3, [sp, #4]
  4047d0:	2201      	movs	r2, #1
  4047d2:	2300      	movs	r3, #0
  4047d4:	e9cd 6704 	strd	r6, r7, [sp, #16]
  4047d8:	e9cd 6702 	strd	r6, r7, [sp, #8]
  4047dc:	9200      	str	r2, [sp, #0]
  4047de:	9308      	str	r3, [sp, #32]
  4047e0:	b964      	cbnz	r4, 4047fc <sqrt+0x7c>
  4047e2:	e9cd 8906 	strd	r8, r9, [sp, #24]
  4047e6:	4668      	mov	r0, sp
  4047e8:	f000 fb92 	bl	404f10 <matherr>
  4047ec:	b180      	cbz	r0, 404810 <sqrt+0x90>
  4047ee:	9b08      	ldr	r3, [sp, #32]
  4047f0:	b99b      	cbnz	r3, 40481a <sqrt+0x9a>
  4047f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4047f6:	b00a      	add	sp, #40	; 0x28
  4047f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4047fc:	4640      	mov	r0, r8
  4047fe:	4649      	mov	r1, r9
  404800:	4642      	mov	r2, r8
  404802:	464b      	mov	r3, r9
  404804:	f000 ffa2 	bl	40574c <__aeabi_ddiv>
  404808:	2c02      	cmp	r4, #2
  40480a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40480e:	d1ea      	bne.n	4047e6 <sqrt+0x66>
  404810:	f001 ff54 	bl	4066bc <__errno>
  404814:	2321      	movs	r3, #33	; 0x21
  404816:	6003      	str	r3, [r0, #0]
  404818:	e7e9      	b.n	4047ee <sqrt+0x6e>
  40481a:	f001 ff4f 	bl	4066bc <__errno>
  40481e:	9b08      	ldr	r3, [sp, #32]
  404820:	6003      	str	r3, [r0, #0]
  404822:	e7e6      	b.n	4047f2 <sqrt+0x72>
  404824:	0040a478 	.word	0x0040a478
  404828:	20000048 	.word	0x20000048

0040482c <asinf>:
  40482c:	b570      	push	{r4, r5, r6, lr}
  40482e:	4d24      	ldr	r5, [pc, #144]	; (4048c0 <asinf+0x94>)
  404830:	b08a      	sub	sp, #40	; 0x28
  404832:	4606      	mov	r6, r0
  404834:	f000 f910 	bl	404a58 <__ieee754_asinf>
  404838:	f995 3000 	ldrsb.w	r3, [r5]
  40483c:	3301      	adds	r3, #1
  40483e:	4604      	mov	r4, r0
  404840:	d003      	beq.n	40484a <asinf+0x1e>
  404842:	4630      	mov	r0, r6
  404844:	f000 fc86 	bl	405154 <__fpclassifyf>
  404848:	b910      	cbnz	r0, 404850 <asinf+0x24>
  40484a:	4620      	mov	r0, r4
  40484c:	b00a      	add	sp, #40	; 0x28
  40484e:	bd70      	pop	{r4, r5, r6, pc}
  404850:	4630      	mov	r0, r6
  404852:	f000 fc7b 	bl	40514c <fabsf>
  404856:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40485a:	f001 fc49 	bl	4060f0 <__aeabi_fcmpgt>
  40485e:	2800      	cmp	r0, #0
  404860:	d0f3      	beq.n	40484a <asinf+0x1e>
  404862:	2301      	movs	r3, #1
  404864:	4a17      	ldr	r2, [pc, #92]	; (4048c4 <asinf+0x98>)
  404866:	9300      	str	r3, [sp, #0]
  404868:	4630      	mov	r0, r6
  40486a:	2300      	movs	r3, #0
  40486c:	9201      	str	r2, [sp, #4]
  40486e:	9308      	str	r3, [sp, #32]
  404870:	f000 fdee 	bl	405450 <__aeabi_f2d>
  404874:	4602      	mov	r2, r0
  404876:	460b      	mov	r3, r1
  404878:	4813      	ldr	r0, [pc, #76]	; (4048c8 <asinf+0x9c>)
  40487a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  40487e:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404882:	f000 fb47 	bl	404f14 <nan>
  404886:	f995 3000 	ldrsb.w	r3, [r5]
  40488a:	2b02      	cmp	r3, #2
  40488c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  404890:	d00b      	beq.n	4048aa <asinf+0x7e>
  404892:	4668      	mov	r0, sp
  404894:	f000 fb3c 	bl	404f10 <matherr>
  404898:	b138      	cbz	r0, 4048aa <asinf+0x7e>
  40489a:	9b08      	ldr	r3, [sp, #32]
  40489c:	b953      	cbnz	r3, 4048b4 <asinf+0x88>
  40489e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4048a2:	f001 f90b 	bl	405abc <__aeabi_d2f>
  4048a6:	b00a      	add	sp, #40	; 0x28
  4048a8:	bd70      	pop	{r4, r5, r6, pc}
  4048aa:	f001 ff07 	bl	4066bc <__errno>
  4048ae:	2321      	movs	r3, #33	; 0x21
  4048b0:	6003      	str	r3, [r0, #0]
  4048b2:	e7f2      	b.n	40489a <asinf+0x6e>
  4048b4:	f001 ff02 	bl	4066bc <__errno>
  4048b8:	9b08      	ldr	r3, [sp, #32]
  4048ba:	6003      	str	r3, [r0, #0]
  4048bc:	e7ef      	b.n	40489e <asinf+0x72>
  4048be:	bf00      	nop
  4048c0:	20000048 	.word	0x20000048
  4048c4:	0040a480 	.word	0x0040a480
  4048c8:	0040a430 	.word	0x0040a430

004048cc <atan2f>:
  4048cc:	f000 ba10 	b.w	404cf0 <__ieee754_atan2f>

004048d0 <__ieee754_sqrt>:
  4048d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4048d4:	4e5f      	ldr	r6, [pc, #380]	; (404a54 <__ieee754_sqrt+0x184>)
  4048d6:	46b6      	mov	lr, r6
  4048d8:	400e      	ands	r6, r1
  4048da:	4576      	cmp	r6, lr
  4048dc:	460c      	mov	r4, r1
  4048de:	460b      	mov	r3, r1
  4048e0:	4605      	mov	r5, r0
  4048e2:	f000 8097 	beq.w	404a14 <__ieee754_sqrt+0x144>
  4048e6:	2900      	cmp	r1, #0
  4048e8:	4602      	mov	r2, r0
  4048ea:	dd76      	ble.n	4049da <__ieee754_sqrt+0x10a>
  4048ec:	150f      	asrs	r7, r1, #20
  4048ee:	f000 8081 	beq.w	4049f4 <__ieee754_sqrt+0x124>
  4048f2:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  4048f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4048fa:	07f8      	lsls	r0, r7, #31
  4048fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404900:	d460      	bmi.n	4049c4 <__ieee754_sqrt+0xf4>
  404902:	0fd1      	lsrs	r1, r2, #31
  404904:	2600      	movs	r6, #0
  404906:	eb01 0343 	add.w	r3, r1, r3, lsl #1
  40490a:	107f      	asrs	r7, r7, #1
  40490c:	0052      	lsls	r2, r2, #1
  40490e:	46b6      	mov	lr, r6
  404910:	2016      	movs	r0, #22
  404912:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  404916:	eb0e 0401 	add.w	r4, lr, r1
  40491a:	429c      	cmp	r4, r3
  40491c:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  404920:	ea4f 0242 	mov.w	r2, r2, lsl #1
  404924:	dc03      	bgt.n	40492e <__ieee754_sqrt+0x5e>
  404926:	1b1b      	subs	r3, r3, r4
  404928:	eb04 0e01 	add.w	lr, r4, r1
  40492c:	440e      	add	r6, r1
  40492e:	3801      	subs	r0, #1
  404930:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  404934:	ea4f 0151 	mov.w	r1, r1, lsr #1
  404938:	d1ed      	bne.n	404916 <__ieee754_sqrt+0x46>
  40493a:	4684      	mov	ip, r0
  40493c:	2520      	movs	r5, #32
  40493e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  404942:	e00a      	b.n	40495a <__ieee754_sqrt+0x8a>
  404944:	4573      	cmp	r3, lr
  404946:	d021      	beq.n	40498c <__ieee754_sqrt+0xbc>
  404948:	0fd4      	lsrs	r4, r2, #31
  40494a:	3d01      	subs	r5, #1
  40494c:	ea4f 0151 	mov.w	r1, r1, lsr #1
  404950:	eb04 0343 	add.w	r3, r4, r3, lsl #1
  404954:	ea4f 0242 	mov.w	r2, r2, lsl #1
  404958:	d021      	beq.n	40499e <__ieee754_sqrt+0xce>
  40495a:	459e      	cmp	lr, r3
  40495c:	eb0c 0401 	add.w	r4, ip, r1
  404960:	daf0      	bge.n	404944 <__ieee754_sqrt+0x74>
  404962:	2c00      	cmp	r4, #0
  404964:	eb04 0c01 	add.w	ip, r4, r1
  404968:	db0a      	blt.n	404980 <__ieee754_sqrt+0xb0>
  40496a:	46f0      	mov	r8, lr
  40496c:	ebce 0303 	rsb	r3, lr, r3
  404970:	4294      	cmp	r4, r2
  404972:	bf88      	it	hi
  404974:	f103 33ff 	addhi.w	r3, r3, #4294967295
  404978:	1b12      	subs	r2, r2, r4
  40497a:	4408      	add	r0, r1
  40497c:	46c6      	mov	lr, r8
  40497e:	e7e3      	b.n	404948 <__ieee754_sqrt+0x78>
  404980:	f1bc 0f00 	cmp.w	ip, #0
  404984:	dbf1      	blt.n	40496a <__ieee754_sqrt+0x9a>
  404986:	f10e 0801 	add.w	r8, lr, #1
  40498a:	e7ef      	b.n	40496c <__ieee754_sqrt+0x9c>
  40498c:	4294      	cmp	r4, r2
  40498e:	d817      	bhi.n	4049c0 <__ieee754_sqrt+0xf0>
  404990:	2c00      	cmp	r4, #0
  404992:	eb04 0c01 	add.w	ip, r4, r1
  404996:	db47      	blt.n	404a28 <__ieee754_sqrt+0x158>
  404998:	4698      	mov	r8, r3
  40499a:	2300      	movs	r3, #0
  40499c:	e7ec      	b.n	404978 <__ieee754_sqrt+0xa8>
  40499e:	4313      	orrs	r3, r2
  4049a0:	d115      	bne.n	4049ce <__ieee754_sqrt+0xfe>
  4049a2:	0840      	lsrs	r0, r0, #1
  4049a4:	1073      	asrs	r3, r6, #1
  4049a6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  4049aa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4049ae:	07f2      	lsls	r2, r6, #31
  4049b0:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  4049b4:	bf48      	it	mi
  4049b6:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  4049ba:	4649      	mov	r1, r9
  4049bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4049c0:	469e      	mov	lr, r3
  4049c2:	e7c1      	b.n	404948 <__ieee754_sqrt+0x78>
  4049c4:	0fd1      	lsrs	r1, r2, #31
  4049c6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
  4049ca:	0052      	lsls	r2, r2, #1
  4049cc:	e799      	b.n	404902 <__ieee754_sqrt+0x32>
  4049ce:	1c41      	adds	r1, r0, #1
  4049d0:	d030      	beq.n	404a34 <__ieee754_sqrt+0x164>
  4049d2:	f000 0301 	and.w	r3, r0, #1
  4049d6:	4418      	add	r0, r3
  4049d8:	e7e3      	b.n	4049a2 <__ieee754_sqrt+0xd2>
  4049da:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4049de:	4306      	orrs	r6, r0
  4049e0:	d0ec      	beq.n	4049bc <__ieee754_sqrt+0xec>
  4049e2:	bb71      	cbnz	r1, 404a42 <__ieee754_sqrt+0x172>
  4049e4:	460f      	mov	r7, r1
  4049e6:	0ad3      	lsrs	r3, r2, #11
  4049e8:	3f15      	subs	r7, #21
  4049ea:	0552      	lsls	r2, r2, #21
  4049ec:	2b00      	cmp	r3, #0
  4049ee:	d0fa      	beq.n	4049e6 <__ieee754_sqrt+0x116>
  4049f0:	02dd      	lsls	r5, r3, #11
  4049f2:	d422      	bmi.n	404a3a <__ieee754_sqrt+0x16a>
  4049f4:	2100      	movs	r1, #0
  4049f6:	005b      	lsls	r3, r3, #1
  4049f8:	02dc      	lsls	r4, r3, #11
  4049fa:	f101 0101 	add.w	r1, r1, #1
  4049fe:	d5fa      	bpl.n	4049f6 <__ieee754_sqrt+0x126>
  404a00:	f1c1 0001 	rsb	r0, r1, #1
  404a04:	f1c1 0420 	rsb	r4, r1, #32
  404a08:	fa22 f404 	lsr.w	r4, r2, r4
  404a0c:	4323      	orrs	r3, r4
  404a0e:	4407      	add	r7, r0
  404a10:	408a      	lsls	r2, r1
  404a12:	e76e      	b.n	4048f2 <__ieee754_sqrt+0x22>
  404a14:	4602      	mov	r2, r0
  404a16:	460b      	mov	r3, r1
  404a18:	f000 fd6e 	bl	4054f8 <__aeabi_dmul>
  404a1c:	462a      	mov	r2, r5
  404a1e:	4623      	mov	r3, r4
  404a20:	f000 fbb8 	bl	405194 <__adddf3>
  404a24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404a28:	f1bc 0f00 	cmp.w	ip, #0
  404a2c:	daab      	bge.n	404986 <__ieee754_sqrt+0xb6>
  404a2e:	46f0      	mov	r8, lr
  404a30:	2300      	movs	r3, #0
  404a32:	e7a1      	b.n	404978 <__ieee754_sqrt+0xa8>
  404a34:	3601      	adds	r6, #1
  404a36:	4628      	mov	r0, r5
  404a38:	e7b4      	b.n	4049a4 <__ieee754_sqrt+0xd4>
  404a3a:	2420      	movs	r4, #32
  404a3c:	2001      	movs	r0, #1
  404a3e:	2100      	movs	r1, #0
  404a40:	e7e2      	b.n	404a08 <__ieee754_sqrt+0x138>
  404a42:	4602      	mov	r2, r0
  404a44:	460b      	mov	r3, r1
  404a46:	f000 fba3 	bl	405190 <__aeabi_dsub>
  404a4a:	4602      	mov	r2, r0
  404a4c:	460b      	mov	r3, r1
  404a4e:	f000 fe7d 	bl	40574c <__aeabi_ddiv>
  404a52:	e7b3      	b.n	4049bc <__ieee754_sqrt+0xec>
  404a54:	7ff00000 	.word	0x7ff00000

00404a58 <__ieee754_asinf>:
  404a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404a5c:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  404a60:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
  404a64:	4604      	mov	r4, r0
  404a66:	4606      	mov	r6, r0
  404a68:	f000 80c7 	beq.w	404bfa <__ieee754_asinf+0x1a2>
  404a6c:	dc11      	bgt.n	404a92 <__ieee754_asinf+0x3a>
  404a6e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  404a72:	da16      	bge.n	404aa2 <__ieee754_asinf+0x4a>
  404a74:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
  404a78:	f280 80cd 	bge.w	404c16 <__ieee754_asinf+0x1be>
  404a7c:	498c      	ldr	r1, [pc, #560]	; (404cb0 <__ieee754_asinf+0x258>)
  404a7e:	f001 f873 	bl	405b68 <__addsf3>
  404a82:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404a86:	f001 fb33 	bl	4060f0 <__aeabi_fcmpgt>
  404a8a:	b150      	cbz	r0, 404aa2 <__ieee754_asinf+0x4a>
  404a8c:	4620      	mov	r0, r4
  404a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404a92:	4601      	mov	r1, r0
  404a94:	f001 f866 	bl	405b64 <__aeabi_fsub>
  404a98:	4601      	mov	r1, r0
  404a9a:	f001 fa21 	bl	405ee0 <__aeabi_fdiv>
  404a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404aa2:	4620      	mov	r0, r4
  404aa4:	f000 fb52 	bl	40514c <fabsf>
  404aa8:	4601      	mov	r1, r0
  404aaa:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404aae:	f001 f859 	bl	405b64 <__aeabi_fsub>
  404ab2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404ab6:	f001 f95f 	bl	405d78 <__aeabi_fmul>
  404aba:	497e      	ldr	r1, [pc, #504]	; (404cb4 <__ieee754_asinf+0x25c>)
  404abc:	4604      	mov	r4, r0
  404abe:	f001 f95b 	bl	405d78 <__aeabi_fmul>
  404ac2:	497d      	ldr	r1, [pc, #500]	; (404cb8 <__ieee754_asinf+0x260>)
  404ac4:	f001 f850 	bl	405b68 <__addsf3>
  404ac8:	4621      	mov	r1, r4
  404aca:	f001 f955 	bl	405d78 <__aeabi_fmul>
  404ace:	497b      	ldr	r1, [pc, #492]	; (404cbc <__ieee754_asinf+0x264>)
  404ad0:	f001 f848 	bl	405b64 <__aeabi_fsub>
  404ad4:	4621      	mov	r1, r4
  404ad6:	f001 f94f 	bl	405d78 <__aeabi_fmul>
  404ada:	4979      	ldr	r1, [pc, #484]	; (404cc0 <__ieee754_asinf+0x268>)
  404adc:	f001 f844 	bl	405b68 <__addsf3>
  404ae0:	4621      	mov	r1, r4
  404ae2:	f001 f949 	bl	405d78 <__aeabi_fmul>
  404ae6:	4977      	ldr	r1, [pc, #476]	; (404cc4 <__ieee754_asinf+0x26c>)
  404ae8:	f001 f83c 	bl	405b64 <__aeabi_fsub>
  404aec:	4621      	mov	r1, r4
  404aee:	f001 f943 	bl	405d78 <__aeabi_fmul>
  404af2:	4975      	ldr	r1, [pc, #468]	; (404cc8 <__ieee754_asinf+0x270>)
  404af4:	f001 f838 	bl	405b68 <__addsf3>
  404af8:	4621      	mov	r1, r4
  404afa:	f001 f93d 	bl	405d78 <__aeabi_fmul>
  404afe:	4973      	ldr	r1, [pc, #460]	; (404ccc <__ieee754_asinf+0x274>)
  404b00:	4681      	mov	r9, r0
  404b02:	4620      	mov	r0, r4
  404b04:	f001 f938 	bl	405d78 <__aeabi_fmul>
  404b08:	4971      	ldr	r1, [pc, #452]	; (404cd0 <__ieee754_asinf+0x278>)
  404b0a:	f001 f82b 	bl	405b64 <__aeabi_fsub>
  404b0e:	4621      	mov	r1, r4
  404b10:	f001 f932 	bl	405d78 <__aeabi_fmul>
  404b14:	496f      	ldr	r1, [pc, #444]	; (404cd4 <__ieee754_asinf+0x27c>)
  404b16:	f001 f827 	bl	405b68 <__addsf3>
  404b1a:	4621      	mov	r1, r4
  404b1c:	f001 f92c 	bl	405d78 <__aeabi_fmul>
  404b20:	496d      	ldr	r1, [pc, #436]	; (404cd8 <__ieee754_asinf+0x280>)
  404b22:	f001 f81f 	bl	405b64 <__aeabi_fsub>
  404b26:	4621      	mov	r1, r4
  404b28:	f001 f926 	bl	405d78 <__aeabi_fmul>
  404b2c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404b30:	f001 f81a 	bl	405b68 <__addsf3>
  404b34:	4680      	mov	r8, r0
  404b36:	4620      	mov	r0, r4
  404b38:	f000 f96a 	bl	404e10 <__ieee754_sqrtf>
  404b3c:	4b67      	ldr	r3, [pc, #412]	; (404cdc <__ieee754_asinf+0x284>)
  404b3e:	429d      	cmp	r5, r3
  404b40:	4607      	mov	r7, r0
  404b42:	dc44      	bgt.n	404bce <__ieee754_asinf+0x176>
  404b44:	4601      	mov	r1, r0
  404b46:	f001 f80f 	bl	405b68 <__addsf3>
  404b4a:	4641      	mov	r1, r8
  404b4c:	4682      	mov	sl, r0
  404b4e:	4648      	mov	r0, r9
  404b50:	f001 f9c6 	bl	405ee0 <__aeabi_fdiv>
  404b54:	4601      	mov	r1, r0
  404b56:	4650      	mov	r0, sl
  404b58:	f001 f90e 	bl	405d78 <__aeabi_fmul>
  404b5c:	f427 657f 	bic.w	r5, r7, #4080	; 0xff0
  404b60:	f025 050f 	bic.w	r5, r5, #15
  404b64:	4680      	mov	r8, r0
  404b66:	4629      	mov	r1, r5
  404b68:	4628      	mov	r0, r5
  404b6a:	f001 f905 	bl	405d78 <__aeabi_fmul>
  404b6e:	4601      	mov	r1, r0
  404b70:	4620      	mov	r0, r4
  404b72:	f000 fff7 	bl	405b64 <__aeabi_fsub>
  404b76:	4629      	mov	r1, r5
  404b78:	4604      	mov	r4, r0
  404b7a:	4638      	mov	r0, r7
  404b7c:	f000 fff4 	bl	405b68 <__addsf3>
  404b80:	4601      	mov	r1, r0
  404b82:	4620      	mov	r0, r4
  404b84:	f001 f9ac 	bl	405ee0 <__aeabi_fdiv>
  404b88:	4601      	mov	r1, r0
  404b8a:	f000 ffed 	bl	405b68 <__addsf3>
  404b8e:	4601      	mov	r1, r0
  404b90:	4853      	ldr	r0, [pc, #332]	; (404ce0 <__ieee754_asinf+0x288>)
  404b92:	f000 ffe7 	bl	405b64 <__aeabi_fsub>
  404b96:	4601      	mov	r1, r0
  404b98:	4640      	mov	r0, r8
  404b9a:	f000 ffe3 	bl	405b64 <__aeabi_fsub>
  404b9e:	4629      	mov	r1, r5
  404ba0:	4604      	mov	r4, r0
  404ba2:	4628      	mov	r0, r5
  404ba4:	f000 ffe0 	bl	405b68 <__addsf3>
  404ba8:	4601      	mov	r1, r0
  404baa:	484e      	ldr	r0, [pc, #312]	; (404ce4 <__ieee754_asinf+0x28c>)
  404bac:	f000 ffda 	bl	405b64 <__aeabi_fsub>
  404bb0:	4601      	mov	r1, r0
  404bb2:	4620      	mov	r0, r4
  404bb4:	f000 ffd6 	bl	405b64 <__aeabi_fsub>
  404bb8:	4601      	mov	r1, r0
  404bba:	484a      	ldr	r0, [pc, #296]	; (404ce4 <__ieee754_asinf+0x28c>)
  404bbc:	f000 ffd2 	bl	405b64 <__aeabi_fsub>
  404bc0:	2e00      	cmp	r6, #0
  404bc2:	f73f af64 	bgt.w	404a8e <__ieee754_asinf+0x36>
  404bc6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404bce:	4641      	mov	r1, r8
  404bd0:	4648      	mov	r0, r9
  404bd2:	f001 f985 	bl	405ee0 <__aeabi_fdiv>
  404bd6:	4601      	mov	r1, r0
  404bd8:	4638      	mov	r0, r7
  404bda:	f001 f8cd 	bl	405d78 <__aeabi_fmul>
  404bde:	4639      	mov	r1, r7
  404be0:	f000 ffc2 	bl	405b68 <__addsf3>
  404be4:	4601      	mov	r1, r0
  404be6:	f000 ffbf 	bl	405b68 <__addsf3>
  404bea:	493f      	ldr	r1, [pc, #252]	; (404ce8 <__ieee754_asinf+0x290>)
  404bec:	f000 ffbc 	bl	405b68 <__addsf3>
  404bf0:	4601      	mov	r1, r0
  404bf2:	483e      	ldr	r0, [pc, #248]	; (404cec <__ieee754_asinf+0x294>)
  404bf4:	f000 ffb6 	bl	405b64 <__aeabi_fsub>
  404bf8:	e7e2      	b.n	404bc0 <__ieee754_asinf+0x168>
  404bfa:	493c      	ldr	r1, [pc, #240]	; (404cec <__ieee754_asinf+0x294>)
  404bfc:	f001 f8bc 	bl	405d78 <__aeabi_fmul>
  404c00:	4937      	ldr	r1, [pc, #220]	; (404ce0 <__ieee754_asinf+0x288>)
  404c02:	4605      	mov	r5, r0
  404c04:	4620      	mov	r0, r4
  404c06:	f001 f8b7 	bl	405d78 <__aeabi_fmul>
  404c0a:	4601      	mov	r1, r0
  404c0c:	4628      	mov	r0, r5
  404c0e:	f000 ffab 	bl	405b68 <__addsf3>
  404c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404c16:	4601      	mov	r1, r0
  404c18:	f001 f8ae 	bl	405d78 <__aeabi_fmul>
  404c1c:	4925      	ldr	r1, [pc, #148]	; (404cb4 <__ieee754_asinf+0x25c>)
  404c1e:	4605      	mov	r5, r0
  404c20:	f001 f8aa 	bl	405d78 <__aeabi_fmul>
  404c24:	4924      	ldr	r1, [pc, #144]	; (404cb8 <__ieee754_asinf+0x260>)
  404c26:	f000 ff9f 	bl	405b68 <__addsf3>
  404c2a:	4629      	mov	r1, r5
  404c2c:	f001 f8a4 	bl	405d78 <__aeabi_fmul>
  404c30:	4922      	ldr	r1, [pc, #136]	; (404cbc <__ieee754_asinf+0x264>)
  404c32:	f000 ff97 	bl	405b64 <__aeabi_fsub>
  404c36:	4629      	mov	r1, r5
  404c38:	f001 f89e 	bl	405d78 <__aeabi_fmul>
  404c3c:	4920      	ldr	r1, [pc, #128]	; (404cc0 <__ieee754_asinf+0x268>)
  404c3e:	f000 ff93 	bl	405b68 <__addsf3>
  404c42:	4629      	mov	r1, r5
  404c44:	f001 f898 	bl	405d78 <__aeabi_fmul>
  404c48:	491e      	ldr	r1, [pc, #120]	; (404cc4 <__ieee754_asinf+0x26c>)
  404c4a:	f000 ff8b 	bl	405b64 <__aeabi_fsub>
  404c4e:	4629      	mov	r1, r5
  404c50:	f001 f892 	bl	405d78 <__aeabi_fmul>
  404c54:	491c      	ldr	r1, [pc, #112]	; (404cc8 <__ieee754_asinf+0x270>)
  404c56:	f000 ff87 	bl	405b68 <__addsf3>
  404c5a:	4629      	mov	r1, r5
  404c5c:	f001 f88c 	bl	405d78 <__aeabi_fmul>
  404c60:	491a      	ldr	r1, [pc, #104]	; (404ccc <__ieee754_asinf+0x274>)
  404c62:	4606      	mov	r6, r0
  404c64:	4628      	mov	r0, r5
  404c66:	f001 f887 	bl	405d78 <__aeabi_fmul>
  404c6a:	4919      	ldr	r1, [pc, #100]	; (404cd0 <__ieee754_asinf+0x278>)
  404c6c:	f000 ff7a 	bl	405b64 <__aeabi_fsub>
  404c70:	4629      	mov	r1, r5
  404c72:	f001 f881 	bl	405d78 <__aeabi_fmul>
  404c76:	4917      	ldr	r1, [pc, #92]	; (404cd4 <__ieee754_asinf+0x27c>)
  404c78:	f000 ff76 	bl	405b68 <__addsf3>
  404c7c:	4629      	mov	r1, r5
  404c7e:	f001 f87b 	bl	405d78 <__aeabi_fmul>
  404c82:	4915      	ldr	r1, [pc, #84]	; (404cd8 <__ieee754_asinf+0x280>)
  404c84:	f000 ff6e 	bl	405b64 <__aeabi_fsub>
  404c88:	4629      	mov	r1, r5
  404c8a:	f001 f875 	bl	405d78 <__aeabi_fmul>
  404c8e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404c92:	f000 ff69 	bl	405b68 <__addsf3>
  404c96:	4601      	mov	r1, r0
  404c98:	4630      	mov	r0, r6
  404c9a:	f001 f921 	bl	405ee0 <__aeabi_fdiv>
  404c9e:	4601      	mov	r1, r0
  404ca0:	4620      	mov	r0, r4
  404ca2:	f001 f869 	bl	405d78 <__aeabi_fmul>
  404ca6:	4621      	mov	r1, r4
  404ca8:	f000 ff5e 	bl	405b68 <__addsf3>
  404cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404cb0:	7149f2ca 	.word	0x7149f2ca
  404cb4:	3811ef08 	.word	0x3811ef08
  404cb8:	3a4f7f04 	.word	0x3a4f7f04
  404cbc:	3d241146 	.word	0x3d241146
  404cc0:	3e4e0aa8 	.word	0x3e4e0aa8
  404cc4:	3ea6b090 	.word	0x3ea6b090
  404cc8:	3e2aaaab 	.word	0x3e2aaaab
  404ccc:	3d9dc62e 	.word	0x3d9dc62e
  404cd0:	3f303361 	.word	0x3f303361
  404cd4:	4001572d 	.word	0x4001572d
  404cd8:	4019d139 	.word	0x4019d139
  404cdc:	3f799999 	.word	0x3f799999
  404ce0:	b33bbd2e 	.word	0xb33bbd2e
  404ce4:	3f490fdb 	.word	0x3f490fdb
  404ce8:	333bbd2e 	.word	0x333bbd2e
  404cec:	3fc90fdb 	.word	0x3fc90fdb

00404cf0 <__ieee754_atan2f>:
  404cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404cf2:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  404cf6:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
  404cfa:	4603      	mov	r3, r0
  404cfc:	dc14      	bgt.n	404d28 <__ieee754_atan2f+0x38>
  404cfe:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
  404d02:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404d06:	4607      	mov	r7, r0
  404d08:	dc0e      	bgt.n	404d28 <__ieee754_atan2f+0x38>
  404d0a:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
  404d0e:	d03a      	beq.n	404d86 <__ieee754_atan2f+0x96>
  404d10:	178d      	asrs	r5, r1, #30
  404d12:	f005 0502 	and.w	r5, r5, #2
  404d16:	ea45 75d0 	orr.w	r5, r5, r0, lsr #31
  404d1a:	b956      	cbnz	r6, 404d32 <__ieee754_atan2f+0x42>
  404d1c:	2d02      	cmp	r5, #2
  404d1e:	d030      	beq.n	404d82 <__ieee754_atan2f+0x92>
  404d20:	2d03      	cmp	r5, #3
  404d22:	d12b      	bne.n	404d7c <__ieee754_atan2f+0x8c>
  404d24:	4831      	ldr	r0, [pc, #196]	; (404dec <__ieee754_atan2f+0xfc>)
  404d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d28:	4608      	mov	r0, r1
  404d2a:	4619      	mov	r1, r3
  404d2c:	f000 ff1c 	bl	405b68 <__addsf3>
  404d30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d32:	b1fc      	cbz	r4, 404d74 <__ieee754_atan2f+0x84>
  404d34:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
  404d38:	d029      	beq.n	404d8e <__ieee754_atan2f+0x9e>
  404d3a:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404d3e:	d019      	beq.n	404d74 <__ieee754_atan2f+0x84>
  404d40:	1b34      	subs	r4, r6, r4
  404d42:	15e4      	asrs	r4, r4, #23
  404d44:	2c3c      	cmp	r4, #60	; 0x3c
  404d46:	dc1a      	bgt.n	404d7e <__ieee754_atan2f+0x8e>
  404d48:	2900      	cmp	r1, #0
  404d4a:	db38      	blt.n	404dbe <__ieee754_atan2f+0xce>
  404d4c:	4618      	mov	r0, r3
  404d4e:	f001 f8c7 	bl	405ee0 <__aeabi_fdiv>
  404d52:	f000 f9fb 	bl	40514c <fabsf>
  404d56:	f000 f8e3 	bl	404f20 <atanf>
  404d5a:	2d01      	cmp	r5, #1
  404d5c:	d02c      	beq.n	404db8 <__ieee754_atan2f+0xc8>
  404d5e:	2d02      	cmp	r5, #2
  404d60:	d022      	beq.n	404da8 <__ieee754_atan2f+0xb8>
  404d62:	2d00      	cmp	r5, #0
  404d64:	d02f      	beq.n	404dc6 <__ieee754_atan2f+0xd6>
  404d66:	4922      	ldr	r1, [pc, #136]	; (404df0 <__ieee754_atan2f+0x100>)
  404d68:	f000 fefe 	bl	405b68 <__addsf3>
  404d6c:	4921      	ldr	r1, [pc, #132]	; (404df4 <__ieee754_atan2f+0x104>)
  404d6e:	f000 fef9 	bl	405b64 <__aeabi_fsub>
  404d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d74:	2f00      	cmp	r7, #0
  404d76:	db15      	blt.n	404da4 <__ieee754_atan2f+0xb4>
  404d78:	481f      	ldr	r0, [pc, #124]	; (404df8 <__ieee754_atan2f+0x108>)
  404d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d7e:	481e      	ldr	r0, [pc, #120]	; (404df8 <__ieee754_atan2f+0x108>)
  404d80:	e7eb      	b.n	404d5a <__ieee754_atan2f+0x6a>
  404d82:	481c      	ldr	r0, [pc, #112]	; (404df4 <__ieee754_atan2f+0x104>)
  404d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d86:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  404d8a:	f000 b8c9 	b.w	404f20 <atanf>
  404d8e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404d92:	d019      	beq.n	404dc8 <__ieee754_atan2f+0xd8>
  404d94:	2d02      	cmp	r5, #2
  404d96:	d0f4      	beq.n	404d82 <__ieee754_atan2f+0x92>
  404d98:	2d03      	cmp	r5, #3
  404d9a:	d0c3      	beq.n	404d24 <__ieee754_atan2f+0x34>
  404d9c:	2d01      	cmp	r5, #1
  404d9e:	d01b      	beq.n	404dd8 <__ieee754_atan2f+0xe8>
  404da0:	2000      	movs	r0, #0
  404da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404da4:	4815      	ldr	r0, [pc, #84]	; (404dfc <__ieee754_atan2f+0x10c>)
  404da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404da8:	4911      	ldr	r1, [pc, #68]	; (404df0 <__ieee754_atan2f+0x100>)
  404daa:	f000 fedd 	bl	405b68 <__addsf3>
  404dae:	4601      	mov	r1, r0
  404db0:	4810      	ldr	r0, [pc, #64]	; (404df4 <__ieee754_atan2f+0x104>)
  404db2:	f000 fed7 	bl	405b64 <__aeabi_fsub>
  404db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404db8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404dbe:	343c      	adds	r4, #60	; 0x3c
  404dc0:	dac4      	bge.n	404d4c <__ieee754_atan2f+0x5c>
  404dc2:	2000      	movs	r0, #0
  404dc4:	e7c9      	b.n	404d5a <__ieee754_atan2f+0x6a>
  404dc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404dc8:	2d02      	cmp	r5, #2
  404dca:	d00c      	beq.n	404de6 <__ieee754_atan2f+0xf6>
  404dcc:	2d03      	cmp	r5, #3
  404dce:	d008      	beq.n	404de2 <__ieee754_atan2f+0xf2>
  404dd0:	2d01      	cmp	r5, #1
  404dd2:	d004      	beq.n	404dde <__ieee754_atan2f+0xee>
  404dd4:	480a      	ldr	r0, [pc, #40]	; (404e00 <__ieee754_atan2f+0x110>)
  404dd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404dd8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  404ddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404dde:	4809      	ldr	r0, [pc, #36]	; (404e04 <__ieee754_atan2f+0x114>)
  404de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404de2:	4809      	ldr	r0, [pc, #36]	; (404e08 <__ieee754_atan2f+0x118>)
  404de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404de6:	4809      	ldr	r0, [pc, #36]	; (404e0c <__ieee754_atan2f+0x11c>)
  404de8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404dea:	bf00      	nop
  404dec:	c0490fdb 	.word	0xc0490fdb
  404df0:	33bbbd2e 	.word	0x33bbbd2e
  404df4:	40490fdb 	.word	0x40490fdb
  404df8:	3fc90fdb 	.word	0x3fc90fdb
  404dfc:	bfc90fdb 	.word	0xbfc90fdb
  404e00:	3f490fdb 	.word	0x3f490fdb
  404e04:	bf490fdb 	.word	0xbf490fdb
  404e08:	c016cbe4 	.word	0xc016cbe4
  404e0c:	4016cbe4 	.word	0x4016cbe4

00404e10 <__ieee754_sqrtf>:
  404e10:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  404e14:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  404e18:	b570      	push	{r4, r5, r6, lr}
  404e1a:	4603      	mov	r3, r0
  404e1c:	4604      	mov	r4, r0
  404e1e:	d22d      	bcs.n	404e7c <__ieee754_sqrtf+0x6c>
  404e20:	b35a      	cbz	r2, 404e7a <__ieee754_sqrtf+0x6a>
  404e22:	2800      	cmp	r0, #0
  404e24:	db3d      	blt.n	404ea2 <__ieee754_sqrtf+0x92>
  404e26:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  404e2a:	ea4f 50e0 	mov.w	r0, r0, asr #23
  404e2e:	d32c      	bcc.n	404e8a <__ieee754_sqrtf+0x7a>
  404e30:	387f      	subs	r0, #127	; 0x7f
  404e32:	f3c3 0316 	ubfx	r3, r3, #0, #23
  404e36:	07c2      	lsls	r2, r0, #31
  404e38:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  404e3c:	bf48      	it	mi
  404e3e:	005b      	lslmi	r3, r3, #1
  404e40:	2600      	movs	r6, #0
  404e42:	1040      	asrs	r0, r0, #1
  404e44:	005b      	lsls	r3, r3, #1
  404e46:	4631      	mov	r1, r6
  404e48:	2419      	movs	r4, #25
  404e4a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  404e4e:	188d      	adds	r5, r1, r2
  404e50:	429d      	cmp	r5, r3
  404e52:	dc02      	bgt.n	404e5a <__ieee754_sqrtf+0x4a>
  404e54:	1b5b      	subs	r3, r3, r5
  404e56:	18a9      	adds	r1, r5, r2
  404e58:	4416      	add	r6, r2
  404e5a:	3c01      	subs	r4, #1
  404e5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  404e60:	ea4f 0252 	mov.w	r2, r2, lsr #1
  404e64:	d1f3      	bne.n	404e4e <__ieee754_sqrtf+0x3e>
  404e66:	b113      	cbz	r3, 404e6e <__ieee754_sqrtf+0x5e>
  404e68:	f006 0301 	and.w	r3, r6, #1
  404e6c:	441e      	add	r6, r3
  404e6e:	1076      	asrs	r6, r6, #1
  404e70:	f106 567c 	add.w	r6, r6, #1056964608	; 0x3f000000
  404e74:	eb06 50c0 	add.w	r0, r6, r0, lsl #23
  404e78:	bd70      	pop	{r4, r5, r6, pc}
  404e7a:	bd70      	pop	{r4, r5, r6, pc}
  404e7c:	4601      	mov	r1, r0
  404e7e:	f000 ff7b 	bl	405d78 <__aeabi_fmul>
  404e82:	4621      	mov	r1, r4
  404e84:	f000 fe70 	bl	405b68 <__addsf3>
  404e88:	bd70      	pop	{r4, r5, r6, pc}
  404e8a:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  404e8e:	d10f      	bne.n	404eb0 <__ieee754_sqrtf+0xa0>
  404e90:	005b      	lsls	r3, r3, #1
  404e92:	0219      	lsls	r1, r3, #8
  404e94:	f102 0201 	add.w	r2, r2, #1
  404e98:	d5fa      	bpl.n	404e90 <__ieee754_sqrtf+0x80>
  404e9a:	f1c2 0201 	rsb	r2, r2, #1
  404e9e:	4410      	add	r0, r2
  404ea0:	e7c6      	b.n	404e30 <__ieee754_sqrtf+0x20>
  404ea2:	4601      	mov	r1, r0
  404ea4:	f000 fe5e 	bl	405b64 <__aeabi_fsub>
  404ea8:	4601      	mov	r1, r0
  404eaa:	f001 f819 	bl	405ee0 <__aeabi_fdiv>
  404eae:	bd70      	pop	{r4, r5, r6, pc}
  404eb0:	2201      	movs	r2, #1
  404eb2:	4410      	add	r0, r2
  404eb4:	e7bc      	b.n	404e30 <__ieee754_sqrtf+0x20>
  404eb6:	bf00      	nop

00404eb8 <__fpclassifyd>:
  404eb8:	b410      	push	{r4}
  404eba:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  404ebe:	d008      	beq.n	404ed2 <__fpclassifyd+0x1a>
  404ec0:	4b11      	ldr	r3, [pc, #68]	; (404f08 <__fpclassifyd+0x50>)
  404ec2:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  404ec6:	429a      	cmp	r2, r3
  404ec8:	d808      	bhi.n	404edc <__fpclassifyd+0x24>
  404eca:	2004      	movs	r0, #4
  404ecc:	f85d 4b04 	ldr.w	r4, [sp], #4
  404ed0:	4770      	bx	lr
  404ed2:	b918      	cbnz	r0, 404edc <__fpclassifyd+0x24>
  404ed4:	2002      	movs	r0, #2
  404ed6:	f85d 4b04 	ldr.w	r4, [sp], #4
  404eda:	4770      	bx	lr
  404edc:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  404ee0:	4b09      	ldr	r3, [pc, #36]	; (404f08 <__fpclassifyd+0x50>)
  404ee2:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  404ee6:	4299      	cmp	r1, r3
  404ee8:	d9ef      	bls.n	404eca <__fpclassifyd+0x12>
  404eea:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  404eee:	d201      	bcs.n	404ef4 <__fpclassifyd+0x3c>
  404ef0:	2003      	movs	r0, #3
  404ef2:	e7eb      	b.n	404ecc <__fpclassifyd+0x14>
  404ef4:	4b05      	ldr	r3, [pc, #20]	; (404f0c <__fpclassifyd+0x54>)
  404ef6:	429c      	cmp	r4, r3
  404ef8:	d001      	beq.n	404efe <__fpclassifyd+0x46>
  404efa:	2000      	movs	r0, #0
  404efc:	e7e6      	b.n	404ecc <__fpclassifyd+0x14>
  404efe:	fab0 f080 	clz	r0, r0
  404f02:	0940      	lsrs	r0, r0, #5
  404f04:	e7e2      	b.n	404ecc <__fpclassifyd+0x14>
  404f06:	bf00      	nop
  404f08:	7fdfffff 	.word	0x7fdfffff
  404f0c:	7ff00000 	.word	0x7ff00000

00404f10 <matherr>:
  404f10:	2000      	movs	r0, #0
  404f12:	4770      	bx	lr

00404f14 <nan>:
  404f14:	2000      	movs	r0, #0
  404f16:	4901      	ldr	r1, [pc, #4]	; (404f1c <nan+0x8>)
  404f18:	4770      	bx	lr
  404f1a:	bf00      	nop
  404f1c:	7ff80000 	.word	0x7ff80000

00404f20 <atanf>:
  404f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f24:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  404f28:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  404f2c:	4604      	mov	r4, r0
  404f2e:	4606      	mov	r6, r0
  404f30:	db08      	blt.n	404f44 <atanf+0x24>
  404f32:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  404f36:	dc6f      	bgt.n	405018 <atanf+0xf8>
  404f38:	2800      	cmp	r0, #0
  404f3a:	f340 80a0 	ble.w	40507e <atanf+0x15e>
  404f3e:	486f      	ldr	r0, [pc, #444]	; (4050fc <atanf+0x1dc>)
  404f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f44:	4b6e      	ldr	r3, [pc, #440]	; (405100 <atanf+0x1e0>)
  404f46:	429d      	cmp	r5, r3
  404f48:	dc77      	bgt.n	40503a <atanf+0x11a>
  404f4a:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  404f4e:	db68      	blt.n	405022 <atanf+0x102>
  404f50:	f04f 37ff 	mov.w	r7, #4294967295
  404f54:	4621      	mov	r1, r4
  404f56:	4620      	mov	r0, r4
  404f58:	f000 ff0e 	bl	405d78 <__aeabi_fmul>
  404f5c:	4601      	mov	r1, r0
  404f5e:	4680      	mov	r8, r0
  404f60:	f000 ff0a 	bl	405d78 <__aeabi_fmul>
  404f64:	4967      	ldr	r1, [pc, #412]	; (405104 <atanf+0x1e4>)
  404f66:	4605      	mov	r5, r0
  404f68:	f000 ff06 	bl	405d78 <__aeabi_fmul>
  404f6c:	4966      	ldr	r1, [pc, #408]	; (405108 <atanf+0x1e8>)
  404f6e:	f000 fdfb 	bl	405b68 <__addsf3>
  404f72:	4629      	mov	r1, r5
  404f74:	f000 ff00 	bl	405d78 <__aeabi_fmul>
  404f78:	4964      	ldr	r1, [pc, #400]	; (40510c <atanf+0x1ec>)
  404f7a:	f000 fdf5 	bl	405b68 <__addsf3>
  404f7e:	4629      	mov	r1, r5
  404f80:	f000 fefa 	bl	405d78 <__aeabi_fmul>
  404f84:	4962      	ldr	r1, [pc, #392]	; (405110 <atanf+0x1f0>)
  404f86:	f000 fdef 	bl	405b68 <__addsf3>
  404f8a:	4629      	mov	r1, r5
  404f8c:	f000 fef4 	bl	405d78 <__aeabi_fmul>
  404f90:	4960      	ldr	r1, [pc, #384]	; (405114 <atanf+0x1f4>)
  404f92:	f000 fde9 	bl	405b68 <__addsf3>
  404f96:	4629      	mov	r1, r5
  404f98:	f000 feee 	bl	405d78 <__aeabi_fmul>
  404f9c:	495e      	ldr	r1, [pc, #376]	; (405118 <atanf+0x1f8>)
  404f9e:	f000 fde3 	bl	405b68 <__addsf3>
  404fa2:	4641      	mov	r1, r8
  404fa4:	f000 fee8 	bl	405d78 <__aeabi_fmul>
  404fa8:	495c      	ldr	r1, [pc, #368]	; (40511c <atanf+0x1fc>)
  404faa:	4680      	mov	r8, r0
  404fac:	4628      	mov	r0, r5
  404fae:	f000 fee3 	bl	405d78 <__aeabi_fmul>
  404fb2:	495b      	ldr	r1, [pc, #364]	; (405120 <atanf+0x200>)
  404fb4:	f000 fdd6 	bl	405b64 <__aeabi_fsub>
  404fb8:	4629      	mov	r1, r5
  404fba:	f000 fedd 	bl	405d78 <__aeabi_fmul>
  404fbe:	4959      	ldr	r1, [pc, #356]	; (405124 <atanf+0x204>)
  404fc0:	f000 fdd0 	bl	405b64 <__aeabi_fsub>
  404fc4:	4629      	mov	r1, r5
  404fc6:	f000 fed7 	bl	405d78 <__aeabi_fmul>
  404fca:	4957      	ldr	r1, [pc, #348]	; (405128 <atanf+0x208>)
  404fcc:	f000 fdca 	bl	405b64 <__aeabi_fsub>
  404fd0:	4629      	mov	r1, r5
  404fd2:	f000 fed1 	bl	405d78 <__aeabi_fmul>
  404fd6:	4955      	ldr	r1, [pc, #340]	; (40512c <atanf+0x20c>)
  404fd8:	f000 fdc4 	bl	405b64 <__aeabi_fsub>
  404fdc:	4629      	mov	r1, r5
  404fde:	f000 fecb 	bl	405d78 <__aeabi_fmul>
  404fe2:	1c7b      	adds	r3, r7, #1
  404fe4:	4601      	mov	r1, r0
  404fe6:	4640      	mov	r0, r8
  404fe8:	d04c      	beq.n	405084 <atanf+0x164>
  404fea:	f000 fdbd 	bl	405b68 <__addsf3>
  404fee:	4621      	mov	r1, r4
  404ff0:	f000 fec2 	bl	405d78 <__aeabi_fmul>
  404ff4:	4b4e      	ldr	r3, [pc, #312]	; (405130 <atanf+0x210>)
  404ff6:	4d4f      	ldr	r5, [pc, #316]	; (405134 <atanf+0x214>)
  404ff8:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  404ffc:	f000 fdb2 	bl	405b64 <__aeabi_fsub>
  405000:	4621      	mov	r1, r4
  405002:	f000 fdaf 	bl	405b64 <__aeabi_fsub>
  405006:	4601      	mov	r1, r0
  405008:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  40500c:	f000 fdaa 	bl	405b64 <__aeabi_fsub>
  405010:	2e00      	cmp	r6, #0
  405012:	db30      	blt.n	405076 <atanf+0x156>
  405014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405018:	4601      	mov	r1, r0
  40501a:	f000 fda5 	bl	405b68 <__addsf3>
  40501e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405022:	4945      	ldr	r1, [pc, #276]	; (405138 <atanf+0x218>)
  405024:	f000 fda0 	bl	405b68 <__addsf3>
  405028:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40502c:	f001 f860 	bl	4060f0 <__aeabi_fcmpgt>
  405030:	2800      	cmp	r0, #0
  405032:	d08d      	beq.n	404f50 <atanf+0x30>
  405034:	4620      	mov	r0, r4
  405036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40503a:	f000 f887 	bl	40514c <fabsf>
  40503e:	4b3f      	ldr	r3, [pc, #252]	; (40513c <atanf+0x21c>)
  405040:	429d      	cmp	r5, r3
  405042:	4604      	mov	r4, r0
  405044:	dc29      	bgt.n	40509a <atanf+0x17a>
  405046:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  40504a:	429d      	cmp	r5, r3
  40504c:	dc44      	bgt.n	4050d8 <atanf+0x1b8>
  40504e:	4601      	mov	r1, r0
  405050:	f000 fd8a 	bl	405b68 <__addsf3>
  405054:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405058:	f000 fd84 	bl	405b64 <__aeabi_fsub>
  40505c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  405060:	4605      	mov	r5, r0
  405062:	4620      	mov	r0, r4
  405064:	f000 fd80 	bl	405b68 <__addsf3>
  405068:	4601      	mov	r1, r0
  40506a:	4628      	mov	r0, r5
  40506c:	f000 ff38 	bl	405ee0 <__aeabi_fdiv>
  405070:	2700      	movs	r7, #0
  405072:	4604      	mov	r4, r0
  405074:	e76e      	b.n	404f54 <atanf+0x34>
  405076:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40507a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40507e:	4830      	ldr	r0, [pc, #192]	; (405140 <atanf+0x220>)
  405080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405084:	f000 fd70 	bl	405b68 <__addsf3>
  405088:	4621      	mov	r1, r4
  40508a:	f000 fe75 	bl	405d78 <__aeabi_fmul>
  40508e:	4601      	mov	r1, r0
  405090:	4620      	mov	r0, r4
  405092:	f000 fd67 	bl	405b64 <__aeabi_fsub>
  405096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40509a:	4b2a      	ldr	r3, [pc, #168]	; (405144 <atanf+0x224>)
  40509c:	429d      	cmp	r5, r3
  40509e:	dc14      	bgt.n	4050ca <atanf+0x1aa>
  4050a0:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  4050a4:	f000 fd5e 	bl	405b64 <__aeabi_fsub>
  4050a8:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  4050ac:	4605      	mov	r5, r0
  4050ae:	4620      	mov	r0, r4
  4050b0:	f000 fe62 	bl	405d78 <__aeabi_fmul>
  4050b4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4050b8:	f000 fd56 	bl	405b68 <__addsf3>
  4050bc:	4601      	mov	r1, r0
  4050be:	4628      	mov	r0, r5
  4050c0:	f000 ff0e 	bl	405ee0 <__aeabi_fdiv>
  4050c4:	2702      	movs	r7, #2
  4050c6:	4604      	mov	r4, r0
  4050c8:	e744      	b.n	404f54 <atanf+0x34>
  4050ca:	4601      	mov	r1, r0
  4050cc:	481e      	ldr	r0, [pc, #120]	; (405148 <atanf+0x228>)
  4050ce:	f000 ff07 	bl	405ee0 <__aeabi_fdiv>
  4050d2:	2703      	movs	r7, #3
  4050d4:	4604      	mov	r4, r0
  4050d6:	e73d      	b.n	404f54 <atanf+0x34>
  4050d8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4050dc:	f000 fd42 	bl	405b64 <__aeabi_fsub>
  4050e0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4050e4:	4605      	mov	r5, r0
  4050e6:	4620      	mov	r0, r4
  4050e8:	f000 fd3e 	bl	405b68 <__addsf3>
  4050ec:	4601      	mov	r1, r0
  4050ee:	4628      	mov	r0, r5
  4050f0:	f000 fef6 	bl	405ee0 <__aeabi_fdiv>
  4050f4:	2701      	movs	r7, #1
  4050f6:	4604      	mov	r4, r0
  4050f8:	e72c      	b.n	404f54 <atanf+0x34>
  4050fa:	bf00      	nop
  4050fc:	3fc90fdb 	.word	0x3fc90fdb
  405100:	3edfffff 	.word	0x3edfffff
  405104:	3c8569d7 	.word	0x3c8569d7
  405108:	3d4bda59 	.word	0x3d4bda59
  40510c:	3d886b35 	.word	0x3d886b35
  405110:	3dba2e6e 	.word	0x3dba2e6e
  405114:	3e124925 	.word	0x3e124925
  405118:	3eaaaaab 	.word	0x3eaaaaab
  40511c:	bd15a221 	.word	0xbd15a221
  405120:	3d6ef16b 	.word	0x3d6ef16b
  405124:	3d9d8795 	.word	0x3d9d8795
  405128:	3de38e38 	.word	0x3de38e38
  40512c:	3e4ccccd 	.word	0x3e4ccccd
  405130:	0040a488 	.word	0x0040a488
  405134:	0040a498 	.word	0x0040a498
  405138:	7149f2ca 	.word	0x7149f2ca
  40513c:	3f97ffff 	.word	0x3f97ffff
  405140:	bfc90fdb 	.word	0xbfc90fdb
  405144:	401bffff 	.word	0x401bffff
  405148:	bf800000 	.word	0xbf800000

0040514c <fabsf>:
  40514c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  405150:	4770      	bx	lr
  405152:	bf00      	nop

00405154 <__fpclassifyf>:
  405154:	f030 4000 	bics.w	r0, r0, #2147483648	; 0x80000000
  405158:	d101      	bne.n	40515e <__fpclassifyf+0xa>
  40515a:	2002      	movs	r0, #2
  40515c:	4770      	bx	lr
  40515e:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
  405162:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
  405166:	d201      	bcs.n	40516c <__fpclassifyf+0x18>
  405168:	2004      	movs	r0, #4
  40516a:	4770      	bx	lr
  40516c:	4b05      	ldr	r3, [pc, #20]	; (405184 <__fpclassifyf+0x30>)
  40516e:	1e42      	subs	r2, r0, #1
  405170:	429a      	cmp	r2, r3
  405172:	d801      	bhi.n	405178 <__fpclassifyf+0x24>
  405174:	2003      	movs	r0, #3
  405176:	4770      	bx	lr
  405178:	f1a0 40ff 	sub.w	r0, r0, #2139095040	; 0x7f800000
  40517c:	fab0 f080 	clz	r0, r0
  405180:	0940      	lsrs	r0, r0, #5
  405182:	4770      	bx	lr
  405184:	007ffffe 	.word	0x007ffffe

00405188 <__aeabi_drsub>:
  405188:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40518c:	e002      	b.n	405194 <__adddf3>
  40518e:	bf00      	nop

00405190 <__aeabi_dsub>:
  405190:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405194 <__adddf3>:
  405194:	b530      	push	{r4, r5, lr}
  405196:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40519a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40519e:	ea94 0f05 	teq	r4, r5
  4051a2:	bf08      	it	eq
  4051a4:	ea90 0f02 	teqeq	r0, r2
  4051a8:	bf1f      	itttt	ne
  4051aa:	ea54 0c00 	orrsne.w	ip, r4, r0
  4051ae:	ea55 0c02 	orrsne.w	ip, r5, r2
  4051b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4051b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4051ba:	f000 80e2 	beq.w	405382 <__adddf3+0x1ee>
  4051be:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4051c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4051c6:	bfb8      	it	lt
  4051c8:	426d      	neglt	r5, r5
  4051ca:	dd0c      	ble.n	4051e6 <__adddf3+0x52>
  4051cc:	442c      	add	r4, r5
  4051ce:	ea80 0202 	eor.w	r2, r0, r2
  4051d2:	ea81 0303 	eor.w	r3, r1, r3
  4051d6:	ea82 0000 	eor.w	r0, r2, r0
  4051da:	ea83 0101 	eor.w	r1, r3, r1
  4051de:	ea80 0202 	eor.w	r2, r0, r2
  4051e2:	ea81 0303 	eor.w	r3, r1, r3
  4051e6:	2d36      	cmp	r5, #54	; 0x36
  4051e8:	bf88      	it	hi
  4051ea:	bd30      	pophi	{r4, r5, pc}
  4051ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4051f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4051f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4051f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4051fc:	d002      	beq.n	405204 <__adddf3+0x70>
  4051fe:	4240      	negs	r0, r0
  405200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405204:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405208:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40520c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405210:	d002      	beq.n	405218 <__adddf3+0x84>
  405212:	4252      	negs	r2, r2
  405214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405218:	ea94 0f05 	teq	r4, r5
  40521c:	f000 80a7 	beq.w	40536e <__adddf3+0x1da>
  405220:	f1a4 0401 	sub.w	r4, r4, #1
  405224:	f1d5 0e20 	rsbs	lr, r5, #32
  405228:	db0d      	blt.n	405246 <__adddf3+0xb2>
  40522a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40522e:	fa22 f205 	lsr.w	r2, r2, r5
  405232:	1880      	adds	r0, r0, r2
  405234:	f141 0100 	adc.w	r1, r1, #0
  405238:	fa03 f20e 	lsl.w	r2, r3, lr
  40523c:	1880      	adds	r0, r0, r2
  40523e:	fa43 f305 	asr.w	r3, r3, r5
  405242:	4159      	adcs	r1, r3
  405244:	e00e      	b.n	405264 <__adddf3+0xd0>
  405246:	f1a5 0520 	sub.w	r5, r5, #32
  40524a:	f10e 0e20 	add.w	lr, lr, #32
  40524e:	2a01      	cmp	r2, #1
  405250:	fa03 fc0e 	lsl.w	ip, r3, lr
  405254:	bf28      	it	cs
  405256:	f04c 0c02 	orrcs.w	ip, ip, #2
  40525a:	fa43 f305 	asr.w	r3, r3, r5
  40525e:	18c0      	adds	r0, r0, r3
  405260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405264:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405268:	d507      	bpl.n	40527a <__adddf3+0xe6>
  40526a:	f04f 0e00 	mov.w	lr, #0
  40526e:	f1dc 0c00 	rsbs	ip, ip, #0
  405272:	eb7e 0000 	sbcs.w	r0, lr, r0
  405276:	eb6e 0101 	sbc.w	r1, lr, r1
  40527a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40527e:	d31b      	bcc.n	4052b8 <__adddf3+0x124>
  405280:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405284:	d30c      	bcc.n	4052a0 <__adddf3+0x10c>
  405286:	0849      	lsrs	r1, r1, #1
  405288:	ea5f 0030 	movs.w	r0, r0, rrx
  40528c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405290:	f104 0401 	add.w	r4, r4, #1
  405294:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405298:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40529c:	f080 809a 	bcs.w	4053d4 <__adddf3+0x240>
  4052a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4052a4:	bf08      	it	eq
  4052a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4052aa:	f150 0000 	adcs.w	r0, r0, #0
  4052ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4052b2:	ea41 0105 	orr.w	r1, r1, r5
  4052b6:	bd30      	pop	{r4, r5, pc}
  4052b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4052bc:	4140      	adcs	r0, r0
  4052be:	eb41 0101 	adc.w	r1, r1, r1
  4052c2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4052c6:	f1a4 0401 	sub.w	r4, r4, #1
  4052ca:	d1e9      	bne.n	4052a0 <__adddf3+0x10c>
  4052cc:	f091 0f00 	teq	r1, #0
  4052d0:	bf04      	itt	eq
  4052d2:	4601      	moveq	r1, r0
  4052d4:	2000      	moveq	r0, #0
  4052d6:	fab1 f381 	clz	r3, r1
  4052da:	bf08      	it	eq
  4052dc:	3320      	addeq	r3, #32
  4052de:	f1a3 030b 	sub.w	r3, r3, #11
  4052e2:	f1b3 0220 	subs.w	r2, r3, #32
  4052e6:	da0c      	bge.n	405302 <__adddf3+0x16e>
  4052e8:	320c      	adds	r2, #12
  4052ea:	dd08      	ble.n	4052fe <__adddf3+0x16a>
  4052ec:	f102 0c14 	add.w	ip, r2, #20
  4052f0:	f1c2 020c 	rsb	r2, r2, #12
  4052f4:	fa01 f00c 	lsl.w	r0, r1, ip
  4052f8:	fa21 f102 	lsr.w	r1, r1, r2
  4052fc:	e00c      	b.n	405318 <__adddf3+0x184>
  4052fe:	f102 0214 	add.w	r2, r2, #20
  405302:	bfd8      	it	le
  405304:	f1c2 0c20 	rsble	ip, r2, #32
  405308:	fa01 f102 	lsl.w	r1, r1, r2
  40530c:	fa20 fc0c 	lsr.w	ip, r0, ip
  405310:	bfdc      	itt	le
  405312:	ea41 010c 	orrle.w	r1, r1, ip
  405316:	4090      	lslle	r0, r2
  405318:	1ae4      	subs	r4, r4, r3
  40531a:	bfa2      	ittt	ge
  40531c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405320:	4329      	orrge	r1, r5
  405322:	bd30      	popge	{r4, r5, pc}
  405324:	ea6f 0404 	mvn.w	r4, r4
  405328:	3c1f      	subs	r4, #31
  40532a:	da1c      	bge.n	405366 <__adddf3+0x1d2>
  40532c:	340c      	adds	r4, #12
  40532e:	dc0e      	bgt.n	40534e <__adddf3+0x1ba>
  405330:	f104 0414 	add.w	r4, r4, #20
  405334:	f1c4 0220 	rsb	r2, r4, #32
  405338:	fa20 f004 	lsr.w	r0, r0, r4
  40533c:	fa01 f302 	lsl.w	r3, r1, r2
  405340:	ea40 0003 	orr.w	r0, r0, r3
  405344:	fa21 f304 	lsr.w	r3, r1, r4
  405348:	ea45 0103 	orr.w	r1, r5, r3
  40534c:	bd30      	pop	{r4, r5, pc}
  40534e:	f1c4 040c 	rsb	r4, r4, #12
  405352:	f1c4 0220 	rsb	r2, r4, #32
  405356:	fa20 f002 	lsr.w	r0, r0, r2
  40535a:	fa01 f304 	lsl.w	r3, r1, r4
  40535e:	ea40 0003 	orr.w	r0, r0, r3
  405362:	4629      	mov	r1, r5
  405364:	bd30      	pop	{r4, r5, pc}
  405366:	fa21 f004 	lsr.w	r0, r1, r4
  40536a:	4629      	mov	r1, r5
  40536c:	bd30      	pop	{r4, r5, pc}
  40536e:	f094 0f00 	teq	r4, #0
  405372:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405376:	bf06      	itte	eq
  405378:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40537c:	3401      	addeq	r4, #1
  40537e:	3d01      	subne	r5, #1
  405380:	e74e      	b.n	405220 <__adddf3+0x8c>
  405382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405386:	bf18      	it	ne
  405388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40538c:	d029      	beq.n	4053e2 <__adddf3+0x24e>
  40538e:	ea94 0f05 	teq	r4, r5
  405392:	bf08      	it	eq
  405394:	ea90 0f02 	teqeq	r0, r2
  405398:	d005      	beq.n	4053a6 <__adddf3+0x212>
  40539a:	ea54 0c00 	orrs.w	ip, r4, r0
  40539e:	bf04      	itt	eq
  4053a0:	4619      	moveq	r1, r3
  4053a2:	4610      	moveq	r0, r2
  4053a4:	bd30      	pop	{r4, r5, pc}
  4053a6:	ea91 0f03 	teq	r1, r3
  4053aa:	bf1e      	ittt	ne
  4053ac:	2100      	movne	r1, #0
  4053ae:	2000      	movne	r0, #0
  4053b0:	bd30      	popne	{r4, r5, pc}
  4053b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4053b6:	d105      	bne.n	4053c4 <__adddf3+0x230>
  4053b8:	0040      	lsls	r0, r0, #1
  4053ba:	4149      	adcs	r1, r1
  4053bc:	bf28      	it	cs
  4053be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4053c2:	bd30      	pop	{r4, r5, pc}
  4053c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4053c8:	bf3c      	itt	cc
  4053ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4053ce:	bd30      	popcc	{r4, r5, pc}
  4053d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4053d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4053d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4053dc:	f04f 0000 	mov.w	r0, #0
  4053e0:	bd30      	pop	{r4, r5, pc}
  4053e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4053e6:	bf1a      	itte	ne
  4053e8:	4619      	movne	r1, r3
  4053ea:	4610      	movne	r0, r2
  4053ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4053f0:	bf1c      	itt	ne
  4053f2:	460b      	movne	r3, r1
  4053f4:	4602      	movne	r2, r0
  4053f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4053fa:	bf06      	itte	eq
  4053fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405400:	ea91 0f03 	teqeq	r1, r3
  405404:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405408:	bd30      	pop	{r4, r5, pc}
  40540a:	bf00      	nop

0040540c <__aeabi_ui2d>:
  40540c:	f090 0f00 	teq	r0, #0
  405410:	bf04      	itt	eq
  405412:	2100      	moveq	r1, #0
  405414:	4770      	bxeq	lr
  405416:	b530      	push	{r4, r5, lr}
  405418:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40541c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405420:	f04f 0500 	mov.w	r5, #0
  405424:	f04f 0100 	mov.w	r1, #0
  405428:	e750      	b.n	4052cc <__adddf3+0x138>
  40542a:	bf00      	nop

0040542c <__aeabi_i2d>:
  40542c:	f090 0f00 	teq	r0, #0
  405430:	bf04      	itt	eq
  405432:	2100      	moveq	r1, #0
  405434:	4770      	bxeq	lr
  405436:	b530      	push	{r4, r5, lr}
  405438:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40543c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405440:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405444:	bf48      	it	mi
  405446:	4240      	negmi	r0, r0
  405448:	f04f 0100 	mov.w	r1, #0
  40544c:	e73e      	b.n	4052cc <__adddf3+0x138>
  40544e:	bf00      	nop

00405450 <__aeabi_f2d>:
  405450:	0042      	lsls	r2, r0, #1
  405452:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405456:	ea4f 0131 	mov.w	r1, r1, rrx
  40545a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40545e:	bf1f      	itttt	ne
  405460:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405464:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405468:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40546c:	4770      	bxne	lr
  40546e:	f092 0f00 	teq	r2, #0
  405472:	bf14      	ite	ne
  405474:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405478:	4770      	bxeq	lr
  40547a:	b530      	push	{r4, r5, lr}
  40547c:	f44f 7460 	mov.w	r4, #896	; 0x380
  405480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405484:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405488:	e720      	b.n	4052cc <__adddf3+0x138>
  40548a:	bf00      	nop

0040548c <__aeabi_ul2d>:
  40548c:	ea50 0201 	orrs.w	r2, r0, r1
  405490:	bf08      	it	eq
  405492:	4770      	bxeq	lr
  405494:	b530      	push	{r4, r5, lr}
  405496:	f04f 0500 	mov.w	r5, #0
  40549a:	e00a      	b.n	4054b2 <__aeabi_l2d+0x16>

0040549c <__aeabi_l2d>:
  40549c:	ea50 0201 	orrs.w	r2, r0, r1
  4054a0:	bf08      	it	eq
  4054a2:	4770      	bxeq	lr
  4054a4:	b530      	push	{r4, r5, lr}
  4054a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4054aa:	d502      	bpl.n	4054b2 <__aeabi_l2d+0x16>
  4054ac:	4240      	negs	r0, r0
  4054ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4054b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4054b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4054ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4054be:	f43f aedc 	beq.w	40527a <__adddf3+0xe6>
  4054c2:	f04f 0203 	mov.w	r2, #3
  4054c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4054ca:	bf18      	it	ne
  4054cc:	3203      	addne	r2, #3
  4054ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4054d2:	bf18      	it	ne
  4054d4:	3203      	addne	r2, #3
  4054d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4054da:	f1c2 0320 	rsb	r3, r2, #32
  4054de:	fa00 fc03 	lsl.w	ip, r0, r3
  4054e2:	fa20 f002 	lsr.w	r0, r0, r2
  4054e6:	fa01 fe03 	lsl.w	lr, r1, r3
  4054ea:	ea40 000e 	orr.w	r0, r0, lr
  4054ee:	fa21 f102 	lsr.w	r1, r1, r2
  4054f2:	4414      	add	r4, r2
  4054f4:	e6c1      	b.n	40527a <__adddf3+0xe6>
  4054f6:	bf00      	nop

004054f8 <__aeabi_dmul>:
  4054f8:	b570      	push	{r4, r5, r6, lr}
  4054fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4054fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405506:	bf1d      	ittte	ne
  405508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40550c:	ea94 0f0c 	teqne	r4, ip
  405510:	ea95 0f0c 	teqne	r5, ip
  405514:	f000 f8de 	bleq	4056d4 <__aeabi_dmul+0x1dc>
  405518:	442c      	add	r4, r5
  40551a:	ea81 0603 	eor.w	r6, r1, r3
  40551e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40552a:	bf18      	it	ne
  40552c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405530:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405534:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405538:	d038      	beq.n	4055ac <__aeabi_dmul+0xb4>
  40553a:	fba0 ce02 	umull	ip, lr, r0, r2
  40553e:	f04f 0500 	mov.w	r5, #0
  405542:	fbe1 e502 	umlal	lr, r5, r1, r2
  405546:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40554a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40554e:	f04f 0600 	mov.w	r6, #0
  405552:	fbe1 5603 	umlal	r5, r6, r1, r3
  405556:	f09c 0f00 	teq	ip, #0
  40555a:	bf18      	it	ne
  40555c:	f04e 0e01 	orrne.w	lr, lr, #1
  405560:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405564:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405568:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40556c:	d204      	bcs.n	405578 <__aeabi_dmul+0x80>
  40556e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405572:	416d      	adcs	r5, r5
  405574:	eb46 0606 	adc.w	r6, r6, r6
  405578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40557c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40558c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405590:	bf88      	it	hi
  405592:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405596:	d81e      	bhi.n	4055d6 <__aeabi_dmul+0xde>
  405598:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40559c:	bf08      	it	eq
  40559e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4055a2:	f150 0000 	adcs.w	r0, r0, #0
  4055a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4055aa:	bd70      	pop	{r4, r5, r6, pc}
  4055ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4055b0:	ea46 0101 	orr.w	r1, r6, r1
  4055b4:	ea40 0002 	orr.w	r0, r0, r2
  4055b8:	ea81 0103 	eor.w	r1, r1, r3
  4055bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4055c0:	bfc2      	ittt	gt
  4055c2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4055c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4055ca:	bd70      	popgt	{r4, r5, r6, pc}
  4055cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4055d0:	f04f 0e00 	mov.w	lr, #0
  4055d4:	3c01      	subs	r4, #1
  4055d6:	f300 80ab 	bgt.w	405730 <__aeabi_dmul+0x238>
  4055da:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4055de:	bfde      	ittt	le
  4055e0:	2000      	movle	r0, #0
  4055e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4055e6:	bd70      	pople	{r4, r5, r6, pc}
  4055e8:	f1c4 0400 	rsb	r4, r4, #0
  4055ec:	3c20      	subs	r4, #32
  4055ee:	da35      	bge.n	40565c <__aeabi_dmul+0x164>
  4055f0:	340c      	adds	r4, #12
  4055f2:	dc1b      	bgt.n	40562c <__aeabi_dmul+0x134>
  4055f4:	f104 0414 	add.w	r4, r4, #20
  4055f8:	f1c4 0520 	rsb	r5, r4, #32
  4055fc:	fa00 f305 	lsl.w	r3, r0, r5
  405600:	fa20 f004 	lsr.w	r0, r0, r4
  405604:	fa01 f205 	lsl.w	r2, r1, r5
  405608:	ea40 0002 	orr.w	r0, r0, r2
  40560c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405610:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405618:	fa21 f604 	lsr.w	r6, r1, r4
  40561c:	eb42 0106 	adc.w	r1, r2, r6
  405620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405624:	bf08      	it	eq
  405626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40562a:	bd70      	pop	{r4, r5, r6, pc}
  40562c:	f1c4 040c 	rsb	r4, r4, #12
  405630:	f1c4 0520 	rsb	r5, r4, #32
  405634:	fa00 f304 	lsl.w	r3, r0, r4
  405638:	fa20 f005 	lsr.w	r0, r0, r5
  40563c:	fa01 f204 	lsl.w	r2, r1, r4
  405640:	ea40 0002 	orr.w	r0, r0, r2
  405644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40564c:	f141 0100 	adc.w	r1, r1, #0
  405650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405654:	bf08      	it	eq
  405656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40565a:	bd70      	pop	{r4, r5, r6, pc}
  40565c:	f1c4 0520 	rsb	r5, r4, #32
  405660:	fa00 f205 	lsl.w	r2, r0, r5
  405664:	ea4e 0e02 	orr.w	lr, lr, r2
  405668:	fa20 f304 	lsr.w	r3, r0, r4
  40566c:	fa01 f205 	lsl.w	r2, r1, r5
  405670:	ea43 0302 	orr.w	r3, r3, r2
  405674:	fa21 f004 	lsr.w	r0, r1, r4
  405678:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40567c:	fa21 f204 	lsr.w	r2, r1, r4
  405680:	ea20 0002 	bic.w	r0, r0, r2
  405684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40568c:	bf08      	it	eq
  40568e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405692:	bd70      	pop	{r4, r5, r6, pc}
  405694:	f094 0f00 	teq	r4, #0
  405698:	d10f      	bne.n	4056ba <__aeabi_dmul+0x1c2>
  40569a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40569e:	0040      	lsls	r0, r0, #1
  4056a0:	eb41 0101 	adc.w	r1, r1, r1
  4056a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4056a8:	bf08      	it	eq
  4056aa:	3c01      	subeq	r4, #1
  4056ac:	d0f7      	beq.n	40569e <__aeabi_dmul+0x1a6>
  4056ae:	ea41 0106 	orr.w	r1, r1, r6
  4056b2:	f095 0f00 	teq	r5, #0
  4056b6:	bf18      	it	ne
  4056b8:	4770      	bxne	lr
  4056ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4056be:	0052      	lsls	r2, r2, #1
  4056c0:	eb43 0303 	adc.w	r3, r3, r3
  4056c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4056c8:	bf08      	it	eq
  4056ca:	3d01      	subeq	r5, #1
  4056cc:	d0f7      	beq.n	4056be <__aeabi_dmul+0x1c6>
  4056ce:	ea43 0306 	orr.w	r3, r3, r6
  4056d2:	4770      	bx	lr
  4056d4:	ea94 0f0c 	teq	r4, ip
  4056d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4056dc:	bf18      	it	ne
  4056de:	ea95 0f0c 	teqne	r5, ip
  4056e2:	d00c      	beq.n	4056fe <__aeabi_dmul+0x206>
  4056e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4056e8:	bf18      	it	ne
  4056ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4056ee:	d1d1      	bne.n	405694 <__aeabi_dmul+0x19c>
  4056f0:	ea81 0103 	eor.w	r1, r1, r3
  4056f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4056f8:	f04f 0000 	mov.w	r0, #0
  4056fc:	bd70      	pop	{r4, r5, r6, pc}
  4056fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405702:	bf06      	itte	eq
  405704:	4610      	moveq	r0, r2
  405706:	4619      	moveq	r1, r3
  405708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40570c:	d019      	beq.n	405742 <__aeabi_dmul+0x24a>
  40570e:	ea94 0f0c 	teq	r4, ip
  405712:	d102      	bne.n	40571a <__aeabi_dmul+0x222>
  405714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405718:	d113      	bne.n	405742 <__aeabi_dmul+0x24a>
  40571a:	ea95 0f0c 	teq	r5, ip
  40571e:	d105      	bne.n	40572c <__aeabi_dmul+0x234>
  405720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405724:	bf1c      	itt	ne
  405726:	4610      	movne	r0, r2
  405728:	4619      	movne	r1, r3
  40572a:	d10a      	bne.n	405742 <__aeabi_dmul+0x24a>
  40572c:	ea81 0103 	eor.w	r1, r1, r3
  405730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405734:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405738:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40573c:	f04f 0000 	mov.w	r0, #0
  405740:	bd70      	pop	{r4, r5, r6, pc}
  405742:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405746:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40574a:	bd70      	pop	{r4, r5, r6, pc}

0040574c <__aeabi_ddiv>:
  40574c:	b570      	push	{r4, r5, r6, lr}
  40574e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405752:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40575a:	bf1d      	ittte	ne
  40575c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405760:	ea94 0f0c 	teqne	r4, ip
  405764:	ea95 0f0c 	teqne	r5, ip
  405768:	f000 f8a7 	bleq	4058ba <__aeabi_ddiv+0x16e>
  40576c:	eba4 0405 	sub.w	r4, r4, r5
  405770:	ea81 0e03 	eor.w	lr, r1, r3
  405774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405778:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40577c:	f000 8088 	beq.w	405890 <__aeabi_ddiv+0x144>
  405780:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405784:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40578c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405790:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40579c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4057a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4057a4:	429d      	cmp	r5, r3
  4057a6:	bf08      	it	eq
  4057a8:	4296      	cmpeq	r6, r2
  4057aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4057ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4057b2:	d202      	bcs.n	4057ba <__aeabi_ddiv+0x6e>
  4057b4:	085b      	lsrs	r3, r3, #1
  4057b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4057ba:	1ab6      	subs	r6, r6, r2
  4057bc:	eb65 0503 	sbc.w	r5, r5, r3
  4057c0:	085b      	lsrs	r3, r3, #1
  4057c2:	ea4f 0232 	mov.w	r2, r2, rrx
  4057c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4057ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4057ce:	ebb6 0e02 	subs.w	lr, r6, r2
  4057d2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4057d6:	bf22      	ittt	cs
  4057d8:	1ab6      	subcs	r6, r6, r2
  4057da:	4675      	movcs	r5, lr
  4057dc:	ea40 000c 	orrcs.w	r0, r0, ip
  4057e0:	085b      	lsrs	r3, r3, #1
  4057e2:	ea4f 0232 	mov.w	r2, r2, rrx
  4057e6:	ebb6 0e02 	subs.w	lr, r6, r2
  4057ea:	eb75 0e03 	sbcs.w	lr, r5, r3
  4057ee:	bf22      	ittt	cs
  4057f0:	1ab6      	subcs	r6, r6, r2
  4057f2:	4675      	movcs	r5, lr
  4057f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4057f8:	085b      	lsrs	r3, r3, #1
  4057fa:	ea4f 0232 	mov.w	r2, r2, rrx
  4057fe:	ebb6 0e02 	subs.w	lr, r6, r2
  405802:	eb75 0e03 	sbcs.w	lr, r5, r3
  405806:	bf22      	ittt	cs
  405808:	1ab6      	subcs	r6, r6, r2
  40580a:	4675      	movcs	r5, lr
  40580c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405810:	085b      	lsrs	r3, r3, #1
  405812:	ea4f 0232 	mov.w	r2, r2, rrx
  405816:	ebb6 0e02 	subs.w	lr, r6, r2
  40581a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40581e:	bf22      	ittt	cs
  405820:	1ab6      	subcs	r6, r6, r2
  405822:	4675      	movcs	r5, lr
  405824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405828:	ea55 0e06 	orrs.w	lr, r5, r6
  40582c:	d018      	beq.n	405860 <__aeabi_ddiv+0x114>
  40582e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405836:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40583a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40583e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40584a:	d1c0      	bne.n	4057ce <__aeabi_ddiv+0x82>
  40584c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405850:	d10b      	bne.n	40586a <__aeabi_ddiv+0x11e>
  405852:	ea41 0100 	orr.w	r1, r1, r0
  405856:	f04f 0000 	mov.w	r0, #0
  40585a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40585e:	e7b6      	b.n	4057ce <__aeabi_ddiv+0x82>
  405860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405864:	bf04      	itt	eq
  405866:	4301      	orreq	r1, r0
  405868:	2000      	moveq	r0, #0
  40586a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40586e:	bf88      	it	hi
  405870:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405874:	f63f aeaf 	bhi.w	4055d6 <__aeabi_dmul+0xde>
  405878:	ebb5 0c03 	subs.w	ip, r5, r3
  40587c:	bf04      	itt	eq
  40587e:	ebb6 0c02 	subseq.w	ip, r6, r2
  405882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405886:	f150 0000 	adcs.w	r0, r0, #0
  40588a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40588e:	bd70      	pop	{r4, r5, r6, pc}
  405890:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40589c:	bfc2      	ittt	gt
  40589e:	ebd4 050c 	rsbsgt	r5, r4, ip
  4058a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4058a6:	bd70      	popgt	{r4, r5, r6, pc}
  4058a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4058ac:	f04f 0e00 	mov.w	lr, #0
  4058b0:	3c01      	subs	r4, #1
  4058b2:	e690      	b.n	4055d6 <__aeabi_dmul+0xde>
  4058b4:	ea45 0e06 	orr.w	lr, r5, r6
  4058b8:	e68d      	b.n	4055d6 <__aeabi_dmul+0xde>
  4058ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4058be:	ea94 0f0c 	teq	r4, ip
  4058c2:	bf08      	it	eq
  4058c4:	ea95 0f0c 	teqeq	r5, ip
  4058c8:	f43f af3b 	beq.w	405742 <__aeabi_dmul+0x24a>
  4058cc:	ea94 0f0c 	teq	r4, ip
  4058d0:	d10a      	bne.n	4058e8 <__aeabi_ddiv+0x19c>
  4058d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4058d6:	f47f af34 	bne.w	405742 <__aeabi_dmul+0x24a>
  4058da:	ea95 0f0c 	teq	r5, ip
  4058de:	f47f af25 	bne.w	40572c <__aeabi_dmul+0x234>
  4058e2:	4610      	mov	r0, r2
  4058e4:	4619      	mov	r1, r3
  4058e6:	e72c      	b.n	405742 <__aeabi_dmul+0x24a>
  4058e8:	ea95 0f0c 	teq	r5, ip
  4058ec:	d106      	bne.n	4058fc <__aeabi_ddiv+0x1b0>
  4058ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4058f2:	f43f aefd 	beq.w	4056f0 <__aeabi_dmul+0x1f8>
  4058f6:	4610      	mov	r0, r2
  4058f8:	4619      	mov	r1, r3
  4058fa:	e722      	b.n	405742 <__aeabi_dmul+0x24a>
  4058fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405900:	bf18      	it	ne
  405902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405906:	f47f aec5 	bne.w	405694 <__aeabi_dmul+0x19c>
  40590a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40590e:	f47f af0d 	bne.w	40572c <__aeabi_dmul+0x234>
  405912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405916:	f47f aeeb 	bne.w	4056f0 <__aeabi_dmul+0x1f8>
  40591a:	e712      	b.n	405742 <__aeabi_dmul+0x24a>

0040591c <__gedf2>:
  40591c:	f04f 3cff 	mov.w	ip, #4294967295
  405920:	e006      	b.n	405930 <__cmpdf2+0x4>
  405922:	bf00      	nop

00405924 <__ledf2>:
  405924:	f04f 0c01 	mov.w	ip, #1
  405928:	e002      	b.n	405930 <__cmpdf2+0x4>
  40592a:	bf00      	nop

0040592c <__cmpdf2>:
  40592c:	f04f 0c01 	mov.w	ip, #1
  405930:	f84d cd04 	str.w	ip, [sp, #-4]!
  405934:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40593c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405940:	bf18      	it	ne
  405942:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405946:	d01b      	beq.n	405980 <__cmpdf2+0x54>
  405948:	b001      	add	sp, #4
  40594a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40594e:	bf0c      	ite	eq
  405950:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405954:	ea91 0f03 	teqne	r1, r3
  405958:	bf02      	ittt	eq
  40595a:	ea90 0f02 	teqeq	r0, r2
  40595e:	2000      	moveq	r0, #0
  405960:	4770      	bxeq	lr
  405962:	f110 0f00 	cmn.w	r0, #0
  405966:	ea91 0f03 	teq	r1, r3
  40596a:	bf58      	it	pl
  40596c:	4299      	cmppl	r1, r3
  40596e:	bf08      	it	eq
  405970:	4290      	cmpeq	r0, r2
  405972:	bf2c      	ite	cs
  405974:	17d8      	asrcs	r0, r3, #31
  405976:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40597a:	f040 0001 	orr.w	r0, r0, #1
  40597e:	4770      	bx	lr
  405980:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405988:	d102      	bne.n	405990 <__cmpdf2+0x64>
  40598a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40598e:	d107      	bne.n	4059a0 <__cmpdf2+0x74>
  405990:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405998:	d1d6      	bne.n	405948 <__cmpdf2+0x1c>
  40599a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40599e:	d0d3      	beq.n	405948 <__cmpdf2+0x1c>
  4059a0:	f85d 0b04 	ldr.w	r0, [sp], #4
  4059a4:	4770      	bx	lr
  4059a6:	bf00      	nop

004059a8 <__aeabi_cdrcmple>:
  4059a8:	4684      	mov	ip, r0
  4059aa:	4610      	mov	r0, r2
  4059ac:	4662      	mov	r2, ip
  4059ae:	468c      	mov	ip, r1
  4059b0:	4619      	mov	r1, r3
  4059b2:	4663      	mov	r3, ip
  4059b4:	e000      	b.n	4059b8 <__aeabi_cdcmpeq>
  4059b6:	bf00      	nop

004059b8 <__aeabi_cdcmpeq>:
  4059b8:	b501      	push	{r0, lr}
  4059ba:	f7ff ffb7 	bl	40592c <__cmpdf2>
  4059be:	2800      	cmp	r0, #0
  4059c0:	bf48      	it	mi
  4059c2:	f110 0f00 	cmnmi.w	r0, #0
  4059c6:	bd01      	pop	{r0, pc}

004059c8 <__aeabi_dcmpeq>:
  4059c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059cc:	f7ff fff4 	bl	4059b8 <__aeabi_cdcmpeq>
  4059d0:	bf0c      	ite	eq
  4059d2:	2001      	moveq	r0, #1
  4059d4:	2000      	movne	r0, #0
  4059d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4059da:	bf00      	nop

004059dc <__aeabi_dcmplt>:
  4059dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059e0:	f7ff ffea 	bl	4059b8 <__aeabi_cdcmpeq>
  4059e4:	bf34      	ite	cc
  4059e6:	2001      	movcc	r0, #1
  4059e8:	2000      	movcs	r0, #0
  4059ea:	f85d fb08 	ldr.w	pc, [sp], #8
  4059ee:	bf00      	nop

004059f0 <__aeabi_dcmple>:
  4059f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059f4:	f7ff ffe0 	bl	4059b8 <__aeabi_cdcmpeq>
  4059f8:	bf94      	ite	ls
  4059fa:	2001      	movls	r0, #1
  4059fc:	2000      	movhi	r0, #0
  4059fe:	f85d fb08 	ldr.w	pc, [sp], #8
  405a02:	bf00      	nop

00405a04 <__aeabi_dcmpge>:
  405a04:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a08:	f7ff ffce 	bl	4059a8 <__aeabi_cdrcmple>
  405a0c:	bf94      	ite	ls
  405a0e:	2001      	movls	r0, #1
  405a10:	2000      	movhi	r0, #0
  405a12:	f85d fb08 	ldr.w	pc, [sp], #8
  405a16:	bf00      	nop

00405a18 <__aeabi_dcmpgt>:
  405a18:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a1c:	f7ff ffc4 	bl	4059a8 <__aeabi_cdrcmple>
  405a20:	bf34      	ite	cc
  405a22:	2001      	movcc	r0, #1
  405a24:	2000      	movcs	r0, #0
  405a26:	f85d fb08 	ldr.w	pc, [sp], #8
  405a2a:	bf00      	nop

00405a2c <__aeabi_d2iz>:
  405a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405a34:	d215      	bcs.n	405a62 <__aeabi_d2iz+0x36>
  405a36:	d511      	bpl.n	405a5c <__aeabi_d2iz+0x30>
  405a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405a40:	d912      	bls.n	405a68 <__aeabi_d2iz+0x3c>
  405a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405a52:	fa23 f002 	lsr.w	r0, r3, r2
  405a56:	bf18      	it	ne
  405a58:	4240      	negne	r0, r0
  405a5a:	4770      	bx	lr
  405a5c:	f04f 0000 	mov.w	r0, #0
  405a60:	4770      	bx	lr
  405a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405a66:	d105      	bne.n	405a74 <__aeabi_d2iz+0x48>
  405a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405a6c:	bf08      	it	eq
  405a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405a72:	4770      	bx	lr
  405a74:	f04f 0000 	mov.w	r0, #0
  405a78:	4770      	bx	lr
  405a7a:	bf00      	nop

00405a7c <__aeabi_d2uiz>:
  405a7c:	004a      	lsls	r2, r1, #1
  405a7e:	d211      	bcs.n	405aa4 <__aeabi_d2uiz+0x28>
  405a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405a84:	d211      	bcs.n	405aaa <__aeabi_d2uiz+0x2e>
  405a86:	d50d      	bpl.n	405aa4 <__aeabi_d2uiz+0x28>
  405a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405a90:	d40e      	bmi.n	405ab0 <__aeabi_d2uiz+0x34>
  405a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405a9e:	fa23 f002 	lsr.w	r0, r3, r2
  405aa2:	4770      	bx	lr
  405aa4:	f04f 0000 	mov.w	r0, #0
  405aa8:	4770      	bx	lr
  405aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405aae:	d102      	bne.n	405ab6 <__aeabi_d2uiz+0x3a>
  405ab0:	f04f 30ff 	mov.w	r0, #4294967295
  405ab4:	4770      	bx	lr
  405ab6:	f04f 0000 	mov.w	r0, #0
  405aba:	4770      	bx	lr

00405abc <__aeabi_d2f>:
  405abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405ac0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  405ac4:	bf24      	itt	cs
  405ac6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  405aca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  405ace:	d90d      	bls.n	405aec <__aeabi_d2f+0x30>
  405ad0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  405ad4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  405ad8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  405adc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  405ae0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  405ae4:	bf08      	it	eq
  405ae6:	f020 0001 	biceq.w	r0, r0, #1
  405aea:	4770      	bx	lr
  405aec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  405af0:	d121      	bne.n	405b36 <__aeabi_d2f+0x7a>
  405af2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  405af6:	bfbc      	itt	lt
  405af8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  405afc:	4770      	bxlt	lr
  405afe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405b02:	ea4f 5252 	mov.w	r2, r2, lsr #21
  405b06:	f1c2 0218 	rsb	r2, r2, #24
  405b0a:	f1c2 0c20 	rsb	ip, r2, #32
  405b0e:	fa10 f30c 	lsls.w	r3, r0, ip
  405b12:	fa20 f002 	lsr.w	r0, r0, r2
  405b16:	bf18      	it	ne
  405b18:	f040 0001 	orrne.w	r0, r0, #1
  405b1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405b20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  405b24:	fa03 fc0c 	lsl.w	ip, r3, ip
  405b28:	ea40 000c 	orr.w	r0, r0, ip
  405b2c:	fa23 f302 	lsr.w	r3, r3, r2
  405b30:	ea4f 0343 	mov.w	r3, r3, lsl #1
  405b34:	e7cc      	b.n	405ad0 <__aeabi_d2f+0x14>
  405b36:	ea7f 5362 	mvns.w	r3, r2, asr #21
  405b3a:	d107      	bne.n	405b4c <__aeabi_d2f+0x90>
  405b3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  405b40:	bf1e      	ittt	ne
  405b42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  405b46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  405b4a:	4770      	bxne	lr
  405b4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  405b50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405b54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405b58:	4770      	bx	lr
  405b5a:	bf00      	nop

00405b5c <__aeabi_frsub>:
  405b5c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  405b60:	e002      	b.n	405b68 <__addsf3>
  405b62:	bf00      	nop

00405b64 <__aeabi_fsub>:
  405b64:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00405b68 <__addsf3>:
  405b68:	0042      	lsls	r2, r0, #1
  405b6a:	bf1f      	itttt	ne
  405b6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  405b70:	ea92 0f03 	teqne	r2, r3
  405b74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  405b78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  405b7c:	d06a      	beq.n	405c54 <__addsf3+0xec>
  405b7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  405b82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  405b86:	bfc1      	itttt	gt
  405b88:	18d2      	addgt	r2, r2, r3
  405b8a:	4041      	eorgt	r1, r0
  405b8c:	4048      	eorgt	r0, r1
  405b8e:	4041      	eorgt	r1, r0
  405b90:	bfb8      	it	lt
  405b92:	425b      	neglt	r3, r3
  405b94:	2b19      	cmp	r3, #25
  405b96:	bf88      	it	hi
  405b98:	4770      	bxhi	lr
  405b9a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  405b9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405ba2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  405ba6:	bf18      	it	ne
  405ba8:	4240      	negne	r0, r0
  405baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405bae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  405bb2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  405bb6:	bf18      	it	ne
  405bb8:	4249      	negne	r1, r1
  405bba:	ea92 0f03 	teq	r2, r3
  405bbe:	d03f      	beq.n	405c40 <__addsf3+0xd8>
  405bc0:	f1a2 0201 	sub.w	r2, r2, #1
  405bc4:	fa41 fc03 	asr.w	ip, r1, r3
  405bc8:	eb10 000c 	adds.w	r0, r0, ip
  405bcc:	f1c3 0320 	rsb	r3, r3, #32
  405bd0:	fa01 f103 	lsl.w	r1, r1, r3
  405bd4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  405bd8:	d502      	bpl.n	405be0 <__addsf3+0x78>
  405bda:	4249      	negs	r1, r1
  405bdc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  405be0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  405be4:	d313      	bcc.n	405c0e <__addsf3+0xa6>
  405be6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  405bea:	d306      	bcc.n	405bfa <__addsf3+0x92>
  405bec:	0840      	lsrs	r0, r0, #1
  405bee:	ea4f 0131 	mov.w	r1, r1, rrx
  405bf2:	f102 0201 	add.w	r2, r2, #1
  405bf6:	2afe      	cmp	r2, #254	; 0xfe
  405bf8:	d251      	bcs.n	405c9e <__addsf3+0x136>
  405bfa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  405bfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  405c02:	bf08      	it	eq
  405c04:	f020 0001 	biceq.w	r0, r0, #1
  405c08:	ea40 0003 	orr.w	r0, r0, r3
  405c0c:	4770      	bx	lr
  405c0e:	0049      	lsls	r1, r1, #1
  405c10:	eb40 0000 	adc.w	r0, r0, r0
  405c14:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  405c18:	f1a2 0201 	sub.w	r2, r2, #1
  405c1c:	d1ed      	bne.n	405bfa <__addsf3+0x92>
  405c1e:	fab0 fc80 	clz	ip, r0
  405c22:	f1ac 0c08 	sub.w	ip, ip, #8
  405c26:	ebb2 020c 	subs.w	r2, r2, ip
  405c2a:	fa00 f00c 	lsl.w	r0, r0, ip
  405c2e:	bfaa      	itet	ge
  405c30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  405c34:	4252      	neglt	r2, r2
  405c36:	4318      	orrge	r0, r3
  405c38:	bfbc      	itt	lt
  405c3a:	40d0      	lsrlt	r0, r2
  405c3c:	4318      	orrlt	r0, r3
  405c3e:	4770      	bx	lr
  405c40:	f092 0f00 	teq	r2, #0
  405c44:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  405c48:	bf06      	itte	eq
  405c4a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  405c4e:	3201      	addeq	r2, #1
  405c50:	3b01      	subne	r3, #1
  405c52:	e7b5      	b.n	405bc0 <__addsf3+0x58>
  405c54:	ea4f 0341 	mov.w	r3, r1, lsl #1
  405c58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  405c5c:	bf18      	it	ne
  405c5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  405c62:	d021      	beq.n	405ca8 <__addsf3+0x140>
  405c64:	ea92 0f03 	teq	r2, r3
  405c68:	d004      	beq.n	405c74 <__addsf3+0x10c>
  405c6a:	f092 0f00 	teq	r2, #0
  405c6e:	bf08      	it	eq
  405c70:	4608      	moveq	r0, r1
  405c72:	4770      	bx	lr
  405c74:	ea90 0f01 	teq	r0, r1
  405c78:	bf1c      	itt	ne
  405c7a:	2000      	movne	r0, #0
  405c7c:	4770      	bxne	lr
  405c7e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  405c82:	d104      	bne.n	405c8e <__addsf3+0x126>
  405c84:	0040      	lsls	r0, r0, #1
  405c86:	bf28      	it	cs
  405c88:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  405c8c:	4770      	bx	lr
  405c8e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  405c92:	bf3c      	itt	cc
  405c94:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  405c98:	4770      	bxcc	lr
  405c9a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  405c9e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  405ca2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405ca6:	4770      	bx	lr
  405ca8:	ea7f 6222 	mvns.w	r2, r2, asr #24
  405cac:	bf16      	itet	ne
  405cae:	4608      	movne	r0, r1
  405cb0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  405cb4:	4601      	movne	r1, r0
  405cb6:	0242      	lsls	r2, r0, #9
  405cb8:	bf06      	itte	eq
  405cba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  405cbe:	ea90 0f01 	teqeq	r0, r1
  405cc2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  405cc6:	4770      	bx	lr

00405cc8 <__aeabi_ui2f>:
  405cc8:	f04f 0300 	mov.w	r3, #0
  405ccc:	e004      	b.n	405cd8 <__aeabi_i2f+0x8>
  405cce:	bf00      	nop

00405cd0 <__aeabi_i2f>:
  405cd0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  405cd4:	bf48      	it	mi
  405cd6:	4240      	negmi	r0, r0
  405cd8:	ea5f 0c00 	movs.w	ip, r0
  405cdc:	bf08      	it	eq
  405cde:	4770      	bxeq	lr
  405ce0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  405ce4:	4601      	mov	r1, r0
  405ce6:	f04f 0000 	mov.w	r0, #0
  405cea:	e01c      	b.n	405d26 <__aeabi_l2f+0x2a>

00405cec <__aeabi_ul2f>:
  405cec:	ea50 0201 	orrs.w	r2, r0, r1
  405cf0:	bf08      	it	eq
  405cf2:	4770      	bxeq	lr
  405cf4:	f04f 0300 	mov.w	r3, #0
  405cf8:	e00a      	b.n	405d10 <__aeabi_l2f+0x14>
  405cfa:	bf00      	nop

00405cfc <__aeabi_l2f>:
  405cfc:	ea50 0201 	orrs.w	r2, r0, r1
  405d00:	bf08      	it	eq
  405d02:	4770      	bxeq	lr
  405d04:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  405d08:	d502      	bpl.n	405d10 <__aeabi_l2f+0x14>
  405d0a:	4240      	negs	r0, r0
  405d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405d10:	ea5f 0c01 	movs.w	ip, r1
  405d14:	bf02      	ittt	eq
  405d16:	4684      	moveq	ip, r0
  405d18:	4601      	moveq	r1, r0
  405d1a:	2000      	moveq	r0, #0
  405d1c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  405d20:	bf08      	it	eq
  405d22:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  405d26:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  405d2a:	fabc f28c 	clz	r2, ip
  405d2e:	3a08      	subs	r2, #8
  405d30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  405d34:	db10      	blt.n	405d58 <__aeabi_l2f+0x5c>
  405d36:	fa01 fc02 	lsl.w	ip, r1, r2
  405d3a:	4463      	add	r3, ip
  405d3c:	fa00 fc02 	lsl.w	ip, r0, r2
  405d40:	f1c2 0220 	rsb	r2, r2, #32
  405d44:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405d48:	fa20 f202 	lsr.w	r2, r0, r2
  405d4c:	eb43 0002 	adc.w	r0, r3, r2
  405d50:	bf08      	it	eq
  405d52:	f020 0001 	biceq.w	r0, r0, #1
  405d56:	4770      	bx	lr
  405d58:	f102 0220 	add.w	r2, r2, #32
  405d5c:	fa01 fc02 	lsl.w	ip, r1, r2
  405d60:	f1c2 0220 	rsb	r2, r2, #32
  405d64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  405d68:	fa21 f202 	lsr.w	r2, r1, r2
  405d6c:	eb43 0002 	adc.w	r0, r3, r2
  405d70:	bf08      	it	eq
  405d72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  405d76:	4770      	bx	lr

00405d78 <__aeabi_fmul>:
  405d78:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405d7c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  405d80:	bf1e      	ittt	ne
  405d82:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  405d86:	ea92 0f0c 	teqne	r2, ip
  405d8a:	ea93 0f0c 	teqne	r3, ip
  405d8e:	d06f      	beq.n	405e70 <__aeabi_fmul+0xf8>
  405d90:	441a      	add	r2, r3
  405d92:	ea80 0c01 	eor.w	ip, r0, r1
  405d96:	0240      	lsls	r0, r0, #9
  405d98:	bf18      	it	ne
  405d9a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  405d9e:	d01e      	beq.n	405dde <__aeabi_fmul+0x66>
  405da0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  405da4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  405da8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  405dac:	fba0 3101 	umull	r3, r1, r0, r1
  405db0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  405db4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  405db8:	bf3e      	ittt	cc
  405dba:	0049      	lslcc	r1, r1, #1
  405dbc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  405dc0:	005b      	lslcc	r3, r3, #1
  405dc2:	ea40 0001 	orr.w	r0, r0, r1
  405dc6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  405dca:	2afd      	cmp	r2, #253	; 0xfd
  405dcc:	d81d      	bhi.n	405e0a <__aeabi_fmul+0x92>
  405dce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  405dd2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  405dd6:	bf08      	it	eq
  405dd8:	f020 0001 	biceq.w	r0, r0, #1
  405ddc:	4770      	bx	lr
  405dde:	f090 0f00 	teq	r0, #0
  405de2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  405de6:	bf08      	it	eq
  405de8:	0249      	lsleq	r1, r1, #9
  405dea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  405dee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  405df2:	3a7f      	subs	r2, #127	; 0x7f
  405df4:	bfc2      	ittt	gt
  405df6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  405dfa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  405dfe:	4770      	bxgt	lr
  405e00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405e04:	f04f 0300 	mov.w	r3, #0
  405e08:	3a01      	subs	r2, #1
  405e0a:	dc5d      	bgt.n	405ec8 <__aeabi_fmul+0x150>
  405e0c:	f112 0f19 	cmn.w	r2, #25
  405e10:	bfdc      	itt	le
  405e12:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  405e16:	4770      	bxle	lr
  405e18:	f1c2 0200 	rsb	r2, r2, #0
  405e1c:	0041      	lsls	r1, r0, #1
  405e1e:	fa21 f102 	lsr.w	r1, r1, r2
  405e22:	f1c2 0220 	rsb	r2, r2, #32
  405e26:	fa00 fc02 	lsl.w	ip, r0, r2
  405e2a:	ea5f 0031 	movs.w	r0, r1, rrx
  405e2e:	f140 0000 	adc.w	r0, r0, #0
  405e32:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  405e36:	bf08      	it	eq
  405e38:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  405e3c:	4770      	bx	lr
  405e3e:	f092 0f00 	teq	r2, #0
  405e42:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  405e46:	bf02      	ittt	eq
  405e48:	0040      	lsleq	r0, r0, #1
  405e4a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  405e4e:	3a01      	subeq	r2, #1
  405e50:	d0f9      	beq.n	405e46 <__aeabi_fmul+0xce>
  405e52:	ea40 000c 	orr.w	r0, r0, ip
  405e56:	f093 0f00 	teq	r3, #0
  405e5a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  405e5e:	bf02      	ittt	eq
  405e60:	0049      	lsleq	r1, r1, #1
  405e62:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  405e66:	3b01      	subeq	r3, #1
  405e68:	d0f9      	beq.n	405e5e <__aeabi_fmul+0xe6>
  405e6a:	ea41 010c 	orr.w	r1, r1, ip
  405e6e:	e78f      	b.n	405d90 <__aeabi_fmul+0x18>
  405e70:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  405e74:	ea92 0f0c 	teq	r2, ip
  405e78:	bf18      	it	ne
  405e7a:	ea93 0f0c 	teqne	r3, ip
  405e7e:	d00a      	beq.n	405e96 <__aeabi_fmul+0x11e>
  405e80:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  405e84:	bf18      	it	ne
  405e86:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  405e8a:	d1d8      	bne.n	405e3e <__aeabi_fmul+0xc6>
  405e8c:	ea80 0001 	eor.w	r0, r0, r1
  405e90:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  405e94:	4770      	bx	lr
  405e96:	f090 0f00 	teq	r0, #0
  405e9a:	bf17      	itett	ne
  405e9c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  405ea0:	4608      	moveq	r0, r1
  405ea2:	f091 0f00 	teqne	r1, #0
  405ea6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  405eaa:	d014      	beq.n	405ed6 <__aeabi_fmul+0x15e>
  405eac:	ea92 0f0c 	teq	r2, ip
  405eb0:	d101      	bne.n	405eb6 <__aeabi_fmul+0x13e>
  405eb2:	0242      	lsls	r2, r0, #9
  405eb4:	d10f      	bne.n	405ed6 <__aeabi_fmul+0x15e>
  405eb6:	ea93 0f0c 	teq	r3, ip
  405eba:	d103      	bne.n	405ec4 <__aeabi_fmul+0x14c>
  405ebc:	024b      	lsls	r3, r1, #9
  405ebe:	bf18      	it	ne
  405ec0:	4608      	movne	r0, r1
  405ec2:	d108      	bne.n	405ed6 <__aeabi_fmul+0x15e>
  405ec4:	ea80 0001 	eor.w	r0, r0, r1
  405ec8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  405ecc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405ed0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405ed4:	4770      	bx	lr
  405ed6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405eda:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  405ede:	4770      	bx	lr

00405ee0 <__aeabi_fdiv>:
  405ee0:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405ee4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  405ee8:	bf1e      	ittt	ne
  405eea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  405eee:	ea92 0f0c 	teqne	r2, ip
  405ef2:	ea93 0f0c 	teqne	r3, ip
  405ef6:	d069      	beq.n	405fcc <__aeabi_fdiv+0xec>
  405ef8:	eba2 0203 	sub.w	r2, r2, r3
  405efc:	ea80 0c01 	eor.w	ip, r0, r1
  405f00:	0249      	lsls	r1, r1, #9
  405f02:	ea4f 2040 	mov.w	r0, r0, lsl #9
  405f06:	d037      	beq.n	405f78 <__aeabi_fdiv+0x98>
  405f08:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  405f0c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  405f10:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  405f14:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  405f18:	428b      	cmp	r3, r1
  405f1a:	bf38      	it	cc
  405f1c:	005b      	lslcc	r3, r3, #1
  405f1e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  405f22:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  405f26:	428b      	cmp	r3, r1
  405f28:	bf24      	itt	cs
  405f2a:	1a5b      	subcs	r3, r3, r1
  405f2c:	ea40 000c 	orrcs.w	r0, r0, ip
  405f30:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  405f34:	bf24      	itt	cs
  405f36:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  405f3a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405f3e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  405f42:	bf24      	itt	cs
  405f44:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  405f48:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405f4c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  405f50:	bf24      	itt	cs
  405f52:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  405f56:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405f5a:	011b      	lsls	r3, r3, #4
  405f5c:	bf18      	it	ne
  405f5e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  405f62:	d1e0      	bne.n	405f26 <__aeabi_fdiv+0x46>
  405f64:	2afd      	cmp	r2, #253	; 0xfd
  405f66:	f63f af50 	bhi.w	405e0a <__aeabi_fmul+0x92>
  405f6a:	428b      	cmp	r3, r1
  405f6c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  405f70:	bf08      	it	eq
  405f72:	f020 0001 	biceq.w	r0, r0, #1
  405f76:	4770      	bx	lr
  405f78:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  405f7c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  405f80:	327f      	adds	r2, #127	; 0x7f
  405f82:	bfc2      	ittt	gt
  405f84:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  405f88:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  405f8c:	4770      	bxgt	lr
  405f8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405f92:	f04f 0300 	mov.w	r3, #0
  405f96:	3a01      	subs	r2, #1
  405f98:	e737      	b.n	405e0a <__aeabi_fmul+0x92>
  405f9a:	f092 0f00 	teq	r2, #0
  405f9e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  405fa2:	bf02      	ittt	eq
  405fa4:	0040      	lsleq	r0, r0, #1
  405fa6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  405faa:	3a01      	subeq	r2, #1
  405fac:	d0f9      	beq.n	405fa2 <__aeabi_fdiv+0xc2>
  405fae:	ea40 000c 	orr.w	r0, r0, ip
  405fb2:	f093 0f00 	teq	r3, #0
  405fb6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  405fba:	bf02      	ittt	eq
  405fbc:	0049      	lsleq	r1, r1, #1
  405fbe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  405fc2:	3b01      	subeq	r3, #1
  405fc4:	d0f9      	beq.n	405fba <__aeabi_fdiv+0xda>
  405fc6:	ea41 010c 	orr.w	r1, r1, ip
  405fca:	e795      	b.n	405ef8 <__aeabi_fdiv+0x18>
  405fcc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  405fd0:	ea92 0f0c 	teq	r2, ip
  405fd4:	d108      	bne.n	405fe8 <__aeabi_fdiv+0x108>
  405fd6:	0242      	lsls	r2, r0, #9
  405fd8:	f47f af7d 	bne.w	405ed6 <__aeabi_fmul+0x15e>
  405fdc:	ea93 0f0c 	teq	r3, ip
  405fe0:	f47f af70 	bne.w	405ec4 <__aeabi_fmul+0x14c>
  405fe4:	4608      	mov	r0, r1
  405fe6:	e776      	b.n	405ed6 <__aeabi_fmul+0x15e>
  405fe8:	ea93 0f0c 	teq	r3, ip
  405fec:	d104      	bne.n	405ff8 <__aeabi_fdiv+0x118>
  405fee:	024b      	lsls	r3, r1, #9
  405ff0:	f43f af4c 	beq.w	405e8c <__aeabi_fmul+0x114>
  405ff4:	4608      	mov	r0, r1
  405ff6:	e76e      	b.n	405ed6 <__aeabi_fmul+0x15e>
  405ff8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  405ffc:	bf18      	it	ne
  405ffe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  406002:	d1ca      	bne.n	405f9a <__aeabi_fdiv+0xba>
  406004:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  406008:	f47f af5c 	bne.w	405ec4 <__aeabi_fmul+0x14c>
  40600c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  406010:	f47f af3c 	bne.w	405e8c <__aeabi_fmul+0x114>
  406014:	e75f      	b.n	405ed6 <__aeabi_fmul+0x15e>
  406016:	bf00      	nop

00406018 <__gesf2>:
  406018:	f04f 3cff 	mov.w	ip, #4294967295
  40601c:	e006      	b.n	40602c <__cmpsf2+0x4>
  40601e:	bf00      	nop

00406020 <__lesf2>:
  406020:	f04f 0c01 	mov.w	ip, #1
  406024:	e002      	b.n	40602c <__cmpsf2+0x4>
  406026:	bf00      	nop

00406028 <__cmpsf2>:
  406028:	f04f 0c01 	mov.w	ip, #1
  40602c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406030:	ea4f 0240 	mov.w	r2, r0, lsl #1
  406034:	ea4f 0341 	mov.w	r3, r1, lsl #1
  406038:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40603c:	bf18      	it	ne
  40603e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  406042:	d011      	beq.n	406068 <__cmpsf2+0x40>
  406044:	b001      	add	sp, #4
  406046:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  40604a:	bf18      	it	ne
  40604c:	ea90 0f01 	teqne	r0, r1
  406050:	bf58      	it	pl
  406052:	ebb2 0003 	subspl.w	r0, r2, r3
  406056:	bf88      	it	hi
  406058:	17c8      	asrhi	r0, r1, #31
  40605a:	bf38      	it	cc
  40605c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  406060:	bf18      	it	ne
  406062:	f040 0001 	orrne.w	r0, r0, #1
  406066:	4770      	bx	lr
  406068:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40606c:	d102      	bne.n	406074 <__cmpsf2+0x4c>
  40606e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  406072:	d105      	bne.n	406080 <__cmpsf2+0x58>
  406074:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  406078:	d1e4      	bne.n	406044 <__cmpsf2+0x1c>
  40607a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  40607e:	d0e1      	beq.n	406044 <__cmpsf2+0x1c>
  406080:	f85d 0b04 	ldr.w	r0, [sp], #4
  406084:	4770      	bx	lr
  406086:	bf00      	nop

00406088 <__aeabi_cfrcmple>:
  406088:	4684      	mov	ip, r0
  40608a:	4608      	mov	r0, r1
  40608c:	4661      	mov	r1, ip
  40608e:	e7ff      	b.n	406090 <__aeabi_cfcmpeq>

00406090 <__aeabi_cfcmpeq>:
  406090:	b50f      	push	{r0, r1, r2, r3, lr}
  406092:	f7ff ffc9 	bl	406028 <__cmpsf2>
  406096:	2800      	cmp	r0, #0
  406098:	bf48      	it	mi
  40609a:	f110 0f00 	cmnmi.w	r0, #0
  40609e:	bd0f      	pop	{r0, r1, r2, r3, pc}

004060a0 <__aeabi_fcmpeq>:
  4060a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060a4:	f7ff fff4 	bl	406090 <__aeabi_cfcmpeq>
  4060a8:	bf0c      	ite	eq
  4060aa:	2001      	moveq	r0, #1
  4060ac:	2000      	movne	r0, #0
  4060ae:	f85d fb08 	ldr.w	pc, [sp], #8
  4060b2:	bf00      	nop

004060b4 <__aeabi_fcmplt>:
  4060b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060b8:	f7ff ffea 	bl	406090 <__aeabi_cfcmpeq>
  4060bc:	bf34      	ite	cc
  4060be:	2001      	movcc	r0, #1
  4060c0:	2000      	movcs	r0, #0
  4060c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4060c6:	bf00      	nop

004060c8 <__aeabi_fcmple>:
  4060c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060cc:	f7ff ffe0 	bl	406090 <__aeabi_cfcmpeq>
  4060d0:	bf94      	ite	ls
  4060d2:	2001      	movls	r0, #1
  4060d4:	2000      	movhi	r0, #0
  4060d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4060da:	bf00      	nop

004060dc <__aeabi_fcmpge>:
  4060dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060e0:	f7ff ffd2 	bl	406088 <__aeabi_cfrcmple>
  4060e4:	bf94      	ite	ls
  4060e6:	2001      	movls	r0, #1
  4060e8:	2000      	movhi	r0, #0
  4060ea:	f85d fb08 	ldr.w	pc, [sp], #8
  4060ee:	bf00      	nop

004060f0 <__aeabi_fcmpgt>:
  4060f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060f4:	f7ff ffc8 	bl	406088 <__aeabi_cfrcmple>
  4060f8:	bf34      	ite	cc
  4060fa:	2001      	movcc	r0, #1
  4060fc:	2000      	movcs	r0, #0
  4060fe:	f85d fb08 	ldr.w	pc, [sp], #8
  406102:	bf00      	nop

00406104 <__aeabi_f2iz>:
  406104:	ea4f 0240 	mov.w	r2, r0, lsl #1
  406108:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40610c:	d30f      	bcc.n	40612e <__aeabi_f2iz+0x2a>
  40610e:	f04f 039e 	mov.w	r3, #158	; 0x9e
  406112:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  406116:	d90d      	bls.n	406134 <__aeabi_f2iz+0x30>
  406118:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40611c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406120:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  406124:	fa23 f002 	lsr.w	r0, r3, r2
  406128:	bf18      	it	ne
  40612a:	4240      	negne	r0, r0
  40612c:	4770      	bx	lr
  40612e:	f04f 0000 	mov.w	r0, #0
  406132:	4770      	bx	lr
  406134:	f112 0f61 	cmn.w	r2, #97	; 0x61
  406138:	d101      	bne.n	40613e <__aeabi_f2iz+0x3a>
  40613a:	0242      	lsls	r2, r0, #9
  40613c:	d105      	bne.n	40614a <__aeabi_f2iz+0x46>
  40613e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  406142:	bf08      	it	eq
  406144:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406148:	4770      	bx	lr
  40614a:	f04f 0000 	mov.w	r0, #0
  40614e:	4770      	bx	lr

00406150 <__gnu_ldivmod_helper>:
  406150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406154:	9c06      	ldr	r4, [sp, #24]
  406156:	4615      	mov	r5, r2
  406158:	4606      	mov	r6, r0
  40615a:	460f      	mov	r7, r1
  40615c:	4698      	mov	r8, r3
  40615e:	f000 f829 	bl	4061b4 <__divdi3>
  406162:	fb05 f301 	mul.w	r3, r5, r1
  406166:	fb00 3808 	mla	r8, r0, r8, r3
  40616a:	fba5 2300 	umull	r2, r3, r5, r0
  40616e:	1ab2      	subs	r2, r6, r2
  406170:	4443      	add	r3, r8
  406172:	eb67 0303 	sbc.w	r3, r7, r3
  406176:	e9c4 2300 	strd	r2, r3, [r4]
  40617a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40617e:	bf00      	nop

00406180 <__gnu_uldivmod_helper>:
  406180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406184:	9c06      	ldr	r4, [sp, #24]
  406186:	4690      	mov	r8, r2
  406188:	4606      	mov	r6, r0
  40618a:	460f      	mov	r7, r1
  40618c:	461d      	mov	r5, r3
  40618e:	f000 f95f 	bl	406450 <__udivdi3>
  406192:	fb00 f505 	mul.w	r5, r0, r5
  406196:	fba0 2308 	umull	r2, r3, r0, r8
  40619a:	fb08 5501 	mla	r5, r8, r1, r5
  40619e:	1ab2      	subs	r2, r6, r2
  4061a0:	442b      	add	r3, r5
  4061a2:	eb67 0303 	sbc.w	r3, r7, r3
  4061a6:	e9c4 2300 	strd	r2, r3, [r4]
  4061aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061ae:	bf00      	nop

004061b0 <__aeabi_idiv0>:
  4061b0:	4770      	bx	lr
  4061b2:	bf00      	nop

004061b4 <__divdi3>:
  4061b4:	2900      	cmp	r1, #0
  4061b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4061ba:	f2c0 80a6 	blt.w	40630a <__divdi3+0x156>
  4061be:	2600      	movs	r6, #0
  4061c0:	2b00      	cmp	r3, #0
  4061c2:	f2c0 809c 	blt.w	4062fe <__divdi3+0x14a>
  4061c6:	4688      	mov	r8, r1
  4061c8:	4694      	mov	ip, r2
  4061ca:	469e      	mov	lr, r3
  4061cc:	4615      	mov	r5, r2
  4061ce:	4604      	mov	r4, r0
  4061d0:	460f      	mov	r7, r1
  4061d2:	2b00      	cmp	r3, #0
  4061d4:	d13d      	bne.n	406252 <__divdi3+0x9e>
  4061d6:	428a      	cmp	r2, r1
  4061d8:	d959      	bls.n	40628e <__divdi3+0xda>
  4061da:	fab2 f382 	clz	r3, r2
  4061de:	b13b      	cbz	r3, 4061f0 <__divdi3+0x3c>
  4061e0:	f1c3 0220 	rsb	r2, r3, #32
  4061e4:	409f      	lsls	r7, r3
  4061e6:	fa20 f202 	lsr.w	r2, r0, r2
  4061ea:	409d      	lsls	r5, r3
  4061ec:	4317      	orrs	r7, r2
  4061ee:	409c      	lsls	r4, r3
  4061f0:	0c29      	lsrs	r1, r5, #16
  4061f2:	0c22      	lsrs	r2, r4, #16
  4061f4:	fbb7 fef1 	udiv	lr, r7, r1
  4061f8:	b2a8      	uxth	r0, r5
  4061fa:	fb01 771e 	mls	r7, r1, lr, r7
  4061fe:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  406202:	fb00 f30e 	mul.w	r3, r0, lr
  406206:	42bb      	cmp	r3, r7
  406208:	d90a      	bls.n	406220 <__divdi3+0x6c>
  40620a:	197f      	adds	r7, r7, r5
  40620c:	f10e 32ff 	add.w	r2, lr, #4294967295
  406210:	f080 8105 	bcs.w	40641e <__divdi3+0x26a>
  406214:	42bb      	cmp	r3, r7
  406216:	f240 8102 	bls.w	40641e <__divdi3+0x26a>
  40621a:	f1ae 0e02 	sub.w	lr, lr, #2
  40621e:	442f      	add	r7, r5
  406220:	1aff      	subs	r7, r7, r3
  406222:	b2a4      	uxth	r4, r4
  406224:	fbb7 f3f1 	udiv	r3, r7, r1
  406228:	fb01 7713 	mls	r7, r1, r3, r7
  40622c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  406230:	fb00 f003 	mul.w	r0, r0, r3
  406234:	42b8      	cmp	r0, r7
  406236:	d908      	bls.n	40624a <__divdi3+0x96>
  406238:	197f      	adds	r7, r7, r5
  40623a:	f103 32ff 	add.w	r2, r3, #4294967295
  40623e:	f080 80f0 	bcs.w	406422 <__divdi3+0x26e>
  406242:	42b8      	cmp	r0, r7
  406244:	f240 80ed 	bls.w	406422 <__divdi3+0x26e>
  406248:	3b02      	subs	r3, #2
  40624a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  40624e:	2200      	movs	r2, #0
  406250:	e003      	b.n	40625a <__divdi3+0xa6>
  406252:	428b      	cmp	r3, r1
  406254:	d90f      	bls.n	406276 <__divdi3+0xc2>
  406256:	2200      	movs	r2, #0
  406258:	4613      	mov	r3, r2
  40625a:	1c34      	adds	r4, r6, #0
  40625c:	bf18      	it	ne
  40625e:	2401      	movne	r4, #1
  406260:	4260      	negs	r0, r4
  406262:	f04f 0500 	mov.w	r5, #0
  406266:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40626a:	4058      	eors	r0, r3
  40626c:	4051      	eors	r1, r2
  40626e:	1900      	adds	r0, r0, r4
  406270:	4169      	adcs	r1, r5
  406272:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406276:	fab3 f283 	clz	r2, r3
  40627a:	2a00      	cmp	r2, #0
  40627c:	f040 8086 	bne.w	40638c <__divdi3+0x1d8>
  406280:	428b      	cmp	r3, r1
  406282:	d302      	bcc.n	40628a <__divdi3+0xd6>
  406284:	4584      	cmp	ip, r0
  406286:	f200 80db 	bhi.w	406440 <__divdi3+0x28c>
  40628a:	2301      	movs	r3, #1
  40628c:	e7e5      	b.n	40625a <__divdi3+0xa6>
  40628e:	b912      	cbnz	r2, 406296 <__divdi3+0xe2>
  406290:	2301      	movs	r3, #1
  406292:	fbb3 f5f2 	udiv	r5, r3, r2
  406296:	fab5 f085 	clz	r0, r5
  40629a:	2800      	cmp	r0, #0
  40629c:	d13b      	bne.n	406316 <__divdi3+0x162>
  40629e:	1b78      	subs	r0, r7, r5
  4062a0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4062a4:	fa1f fc85 	uxth.w	ip, r5
  4062a8:	2201      	movs	r2, #1
  4062aa:	fbb0 f8fe 	udiv	r8, r0, lr
  4062ae:	0c21      	lsrs	r1, r4, #16
  4062b0:	fb0e 0718 	mls	r7, lr, r8, r0
  4062b4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  4062b8:	fb0c f308 	mul.w	r3, ip, r8
  4062bc:	42bb      	cmp	r3, r7
  4062be:	d907      	bls.n	4062d0 <__divdi3+0x11c>
  4062c0:	197f      	adds	r7, r7, r5
  4062c2:	f108 31ff 	add.w	r1, r8, #4294967295
  4062c6:	d202      	bcs.n	4062ce <__divdi3+0x11a>
  4062c8:	42bb      	cmp	r3, r7
  4062ca:	f200 80bd 	bhi.w	406448 <__divdi3+0x294>
  4062ce:	4688      	mov	r8, r1
  4062d0:	1aff      	subs	r7, r7, r3
  4062d2:	b2a4      	uxth	r4, r4
  4062d4:	fbb7 f3fe 	udiv	r3, r7, lr
  4062d8:	fb0e 7713 	mls	r7, lr, r3, r7
  4062dc:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  4062e0:	fb0c fc03 	mul.w	ip, ip, r3
  4062e4:	45bc      	cmp	ip, r7
  4062e6:	d907      	bls.n	4062f8 <__divdi3+0x144>
  4062e8:	197f      	adds	r7, r7, r5
  4062ea:	f103 31ff 	add.w	r1, r3, #4294967295
  4062ee:	d202      	bcs.n	4062f6 <__divdi3+0x142>
  4062f0:	45bc      	cmp	ip, r7
  4062f2:	f200 80a7 	bhi.w	406444 <__divdi3+0x290>
  4062f6:	460b      	mov	r3, r1
  4062f8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4062fc:	e7ad      	b.n	40625a <__divdi3+0xa6>
  4062fe:	4252      	negs	r2, r2
  406300:	ea6f 0606 	mvn.w	r6, r6
  406304:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406308:	e75d      	b.n	4061c6 <__divdi3+0x12>
  40630a:	4240      	negs	r0, r0
  40630c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406310:	f04f 36ff 	mov.w	r6, #4294967295
  406314:	e754      	b.n	4061c0 <__divdi3+0xc>
  406316:	f1c0 0220 	rsb	r2, r0, #32
  40631a:	fa24 f102 	lsr.w	r1, r4, r2
  40631e:	fa07 f300 	lsl.w	r3, r7, r0
  406322:	4085      	lsls	r5, r0
  406324:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406328:	40d7      	lsrs	r7, r2
  40632a:	4319      	orrs	r1, r3
  40632c:	fbb7 f2fe 	udiv	r2, r7, lr
  406330:	0c0b      	lsrs	r3, r1, #16
  406332:	fb0e 7712 	mls	r7, lr, r2, r7
  406336:	fa1f fc85 	uxth.w	ip, r5
  40633a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  40633e:	fb0c f702 	mul.w	r7, ip, r2
  406342:	429f      	cmp	r7, r3
  406344:	fa04 f400 	lsl.w	r4, r4, r0
  406348:	d907      	bls.n	40635a <__divdi3+0x1a6>
  40634a:	195b      	adds	r3, r3, r5
  40634c:	f102 30ff 	add.w	r0, r2, #4294967295
  406350:	d274      	bcs.n	40643c <__divdi3+0x288>
  406352:	429f      	cmp	r7, r3
  406354:	d972      	bls.n	40643c <__divdi3+0x288>
  406356:	3a02      	subs	r2, #2
  406358:	442b      	add	r3, r5
  40635a:	1bdf      	subs	r7, r3, r7
  40635c:	b289      	uxth	r1, r1
  40635e:	fbb7 f8fe 	udiv	r8, r7, lr
  406362:	fb0e 7318 	mls	r3, lr, r8, r7
  406366:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  40636a:	fb0c f708 	mul.w	r7, ip, r8
  40636e:	429f      	cmp	r7, r3
  406370:	d908      	bls.n	406384 <__divdi3+0x1d0>
  406372:	195b      	adds	r3, r3, r5
  406374:	f108 31ff 	add.w	r1, r8, #4294967295
  406378:	d25c      	bcs.n	406434 <__divdi3+0x280>
  40637a:	429f      	cmp	r7, r3
  40637c:	d95a      	bls.n	406434 <__divdi3+0x280>
  40637e:	f1a8 0802 	sub.w	r8, r8, #2
  406382:	442b      	add	r3, r5
  406384:	1bd8      	subs	r0, r3, r7
  406386:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40638a:	e78e      	b.n	4062aa <__divdi3+0xf6>
  40638c:	f1c2 0320 	rsb	r3, r2, #32
  406390:	fa2c f103 	lsr.w	r1, ip, r3
  406394:	fa0e fe02 	lsl.w	lr, lr, r2
  406398:	fa20 f703 	lsr.w	r7, r0, r3
  40639c:	ea41 0e0e 	orr.w	lr, r1, lr
  4063a0:	fa08 f002 	lsl.w	r0, r8, r2
  4063a4:	fa28 f103 	lsr.w	r1, r8, r3
  4063a8:	ea4f 451e 	mov.w	r5, lr, lsr #16
  4063ac:	4338      	orrs	r0, r7
  4063ae:	fbb1 f8f5 	udiv	r8, r1, r5
  4063b2:	0c03      	lsrs	r3, r0, #16
  4063b4:	fb05 1118 	mls	r1, r5, r8, r1
  4063b8:	fa1f f78e 	uxth.w	r7, lr
  4063bc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  4063c0:	fb07 f308 	mul.w	r3, r7, r8
  4063c4:	428b      	cmp	r3, r1
  4063c6:	fa0c fc02 	lsl.w	ip, ip, r2
  4063ca:	d909      	bls.n	4063e0 <__divdi3+0x22c>
  4063cc:	eb11 010e 	adds.w	r1, r1, lr
  4063d0:	f108 39ff 	add.w	r9, r8, #4294967295
  4063d4:	d230      	bcs.n	406438 <__divdi3+0x284>
  4063d6:	428b      	cmp	r3, r1
  4063d8:	d92e      	bls.n	406438 <__divdi3+0x284>
  4063da:	f1a8 0802 	sub.w	r8, r8, #2
  4063de:	4471      	add	r1, lr
  4063e0:	1ac9      	subs	r1, r1, r3
  4063e2:	b280      	uxth	r0, r0
  4063e4:	fbb1 f3f5 	udiv	r3, r1, r5
  4063e8:	fb05 1113 	mls	r1, r5, r3, r1
  4063ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4063f0:	fb07 f703 	mul.w	r7, r7, r3
  4063f4:	428f      	cmp	r7, r1
  4063f6:	d908      	bls.n	40640a <__divdi3+0x256>
  4063f8:	eb11 010e 	adds.w	r1, r1, lr
  4063fc:	f103 30ff 	add.w	r0, r3, #4294967295
  406400:	d216      	bcs.n	406430 <__divdi3+0x27c>
  406402:	428f      	cmp	r7, r1
  406404:	d914      	bls.n	406430 <__divdi3+0x27c>
  406406:	3b02      	subs	r3, #2
  406408:	4471      	add	r1, lr
  40640a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40640e:	1bc9      	subs	r1, r1, r7
  406410:	fba3 890c 	umull	r8, r9, r3, ip
  406414:	4549      	cmp	r1, r9
  406416:	d309      	bcc.n	40642c <__divdi3+0x278>
  406418:	d005      	beq.n	406426 <__divdi3+0x272>
  40641a:	2200      	movs	r2, #0
  40641c:	e71d      	b.n	40625a <__divdi3+0xa6>
  40641e:	4696      	mov	lr, r2
  406420:	e6fe      	b.n	406220 <__divdi3+0x6c>
  406422:	4613      	mov	r3, r2
  406424:	e711      	b.n	40624a <__divdi3+0x96>
  406426:	4094      	lsls	r4, r2
  406428:	4544      	cmp	r4, r8
  40642a:	d2f6      	bcs.n	40641a <__divdi3+0x266>
  40642c:	3b01      	subs	r3, #1
  40642e:	e7f4      	b.n	40641a <__divdi3+0x266>
  406430:	4603      	mov	r3, r0
  406432:	e7ea      	b.n	40640a <__divdi3+0x256>
  406434:	4688      	mov	r8, r1
  406436:	e7a5      	b.n	406384 <__divdi3+0x1d0>
  406438:	46c8      	mov	r8, r9
  40643a:	e7d1      	b.n	4063e0 <__divdi3+0x22c>
  40643c:	4602      	mov	r2, r0
  40643e:	e78c      	b.n	40635a <__divdi3+0x1a6>
  406440:	4613      	mov	r3, r2
  406442:	e70a      	b.n	40625a <__divdi3+0xa6>
  406444:	3b02      	subs	r3, #2
  406446:	e757      	b.n	4062f8 <__divdi3+0x144>
  406448:	f1a8 0802 	sub.w	r8, r8, #2
  40644c:	442f      	add	r7, r5
  40644e:	e73f      	b.n	4062d0 <__divdi3+0x11c>

00406450 <__udivdi3>:
  406450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406454:	2b00      	cmp	r3, #0
  406456:	d144      	bne.n	4064e2 <__udivdi3+0x92>
  406458:	428a      	cmp	r2, r1
  40645a:	4615      	mov	r5, r2
  40645c:	4604      	mov	r4, r0
  40645e:	d94f      	bls.n	406500 <__udivdi3+0xb0>
  406460:	fab2 f782 	clz	r7, r2
  406464:	460e      	mov	r6, r1
  406466:	b14f      	cbz	r7, 40647c <__udivdi3+0x2c>
  406468:	f1c7 0320 	rsb	r3, r7, #32
  40646c:	40b9      	lsls	r1, r7
  40646e:	fa20 f603 	lsr.w	r6, r0, r3
  406472:	fa02 f507 	lsl.w	r5, r2, r7
  406476:	430e      	orrs	r6, r1
  406478:	fa00 f407 	lsl.w	r4, r0, r7
  40647c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406480:	0c23      	lsrs	r3, r4, #16
  406482:	fbb6 f0fe 	udiv	r0, r6, lr
  406486:	b2af      	uxth	r7, r5
  406488:	fb0e 6110 	mls	r1, lr, r0, r6
  40648c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406490:	fb07 f100 	mul.w	r1, r7, r0
  406494:	4299      	cmp	r1, r3
  406496:	d909      	bls.n	4064ac <__udivdi3+0x5c>
  406498:	195b      	adds	r3, r3, r5
  40649a:	f100 32ff 	add.w	r2, r0, #4294967295
  40649e:	f080 80ec 	bcs.w	40667a <__udivdi3+0x22a>
  4064a2:	4299      	cmp	r1, r3
  4064a4:	f240 80e9 	bls.w	40667a <__udivdi3+0x22a>
  4064a8:	3802      	subs	r0, #2
  4064aa:	442b      	add	r3, r5
  4064ac:	1a5a      	subs	r2, r3, r1
  4064ae:	b2a4      	uxth	r4, r4
  4064b0:	fbb2 f3fe 	udiv	r3, r2, lr
  4064b4:	fb0e 2213 	mls	r2, lr, r3, r2
  4064b8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  4064bc:	fb07 f703 	mul.w	r7, r7, r3
  4064c0:	4297      	cmp	r7, r2
  4064c2:	d908      	bls.n	4064d6 <__udivdi3+0x86>
  4064c4:	1952      	adds	r2, r2, r5
  4064c6:	f103 31ff 	add.w	r1, r3, #4294967295
  4064ca:	f080 80d8 	bcs.w	40667e <__udivdi3+0x22e>
  4064ce:	4297      	cmp	r7, r2
  4064d0:	f240 80d5 	bls.w	40667e <__udivdi3+0x22e>
  4064d4:	3b02      	subs	r3, #2
  4064d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4064da:	2600      	movs	r6, #0
  4064dc:	4631      	mov	r1, r6
  4064de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4064e2:	428b      	cmp	r3, r1
  4064e4:	d847      	bhi.n	406576 <__udivdi3+0x126>
  4064e6:	fab3 f683 	clz	r6, r3
  4064ea:	2e00      	cmp	r6, #0
  4064ec:	d148      	bne.n	406580 <__udivdi3+0x130>
  4064ee:	428b      	cmp	r3, r1
  4064f0:	d302      	bcc.n	4064f8 <__udivdi3+0xa8>
  4064f2:	4282      	cmp	r2, r0
  4064f4:	f200 80cd 	bhi.w	406692 <__udivdi3+0x242>
  4064f8:	2001      	movs	r0, #1
  4064fa:	4631      	mov	r1, r6
  4064fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406500:	b912      	cbnz	r2, 406508 <__udivdi3+0xb8>
  406502:	2501      	movs	r5, #1
  406504:	fbb5 f5f2 	udiv	r5, r5, r2
  406508:	fab5 f885 	clz	r8, r5
  40650c:	f1b8 0f00 	cmp.w	r8, #0
  406510:	d177      	bne.n	406602 <__udivdi3+0x1b2>
  406512:	1b4a      	subs	r2, r1, r5
  406514:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406518:	b2af      	uxth	r7, r5
  40651a:	2601      	movs	r6, #1
  40651c:	fbb2 f0fe 	udiv	r0, r2, lr
  406520:	0c23      	lsrs	r3, r4, #16
  406522:	fb0e 2110 	mls	r1, lr, r0, r2
  406526:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40652a:	fb07 f300 	mul.w	r3, r7, r0
  40652e:	428b      	cmp	r3, r1
  406530:	d907      	bls.n	406542 <__udivdi3+0xf2>
  406532:	1949      	adds	r1, r1, r5
  406534:	f100 32ff 	add.w	r2, r0, #4294967295
  406538:	d202      	bcs.n	406540 <__udivdi3+0xf0>
  40653a:	428b      	cmp	r3, r1
  40653c:	f200 80ba 	bhi.w	4066b4 <__udivdi3+0x264>
  406540:	4610      	mov	r0, r2
  406542:	1ac9      	subs	r1, r1, r3
  406544:	b2a4      	uxth	r4, r4
  406546:	fbb1 f3fe 	udiv	r3, r1, lr
  40654a:	fb0e 1113 	mls	r1, lr, r3, r1
  40654e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  406552:	fb07 f703 	mul.w	r7, r7, r3
  406556:	42a7      	cmp	r7, r4
  406558:	d908      	bls.n	40656c <__udivdi3+0x11c>
  40655a:	1964      	adds	r4, r4, r5
  40655c:	f103 32ff 	add.w	r2, r3, #4294967295
  406560:	f080 808f 	bcs.w	406682 <__udivdi3+0x232>
  406564:	42a7      	cmp	r7, r4
  406566:	f240 808c 	bls.w	406682 <__udivdi3+0x232>
  40656a:	3b02      	subs	r3, #2
  40656c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406570:	4631      	mov	r1, r6
  406572:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406576:	2600      	movs	r6, #0
  406578:	4630      	mov	r0, r6
  40657a:	4631      	mov	r1, r6
  40657c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406580:	f1c6 0420 	rsb	r4, r6, #32
  406584:	fa22 f504 	lsr.w	r5, r2, r4
  406588:	40b3      	lsls	r3, r6
  40658a:	432b      	orrs	r3, r5
  40658c:	fa20 fc04 	lsr.w	ip, r0, r4
  406590:	fa01 f706 	lsl.w	r7, r1, r6
  406594:	fa21 f504 	lsr.w	r5, r1, r4
  406598:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40659c:	ea4c 0707 	orr.w	r7, ip, r7
  4065a0:	fbb5 f8fe 	udiv	r8, r5, lr
  4065a4:	0c39      	lsrs	r1, r7, #16
  4065a6:	fb0e 5518 	mls	r5, lr, r8, r5
  4065aa:	fa1f fc83 	uxth.w	ip, r3
  4065ae:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  4065b2:	fb0c f108 	mul.w	r1, ip, r8
  4065b6:	42a9      	cmp	r1, r5
  4065b8:	fa02 f206 	lsl.w	r2, r2, r6
  4065bc:	d904      	bls.n	4065c8 <__udivdi3+0x178>
  4065be:	18ed      	adds	r5, r5, r3
  4065c0:	f108 34ff 	add.w	r4, r8, #4294967295
  4065c4:	d367      	bcc.n	406696 <__udivdi3+0x246>
  4065c6:	46a0      	mov	r8, r4
  4065c8:	1a6d      	subs	r5, r5, r1
  4065ca:	b2bf      	uxth	r7, r7
  4065cc:	fbb5 f4fe 	udiv	r4, r5, lr
  4065d0:	fb0e 5514 	mls	r5, lr, r4, r5
  4065d4:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  4065d8:	fb0c fc04 	mul.w	ip, ip, r4
  4065dc:	458c      	cmp	ip, r1
  4065de:	d904      	bls.n	4065ea <__udivdi3+0x19a>
  4065e0:	18c9      	adds	r1, r1, r3
  4065e2:	f104 35ff 	add.w	r5, r4, #4294967295
  4065e6:	d35c      	bcc.n	4066a2 <__udivdi3+0x252>
  4065e8:	462c      	mov	r4, r5
  4065ea:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  4065ee:	ebcc 0101 	rsb	r1, ip, r1
  4065f2:	fba4 2302 	umull	r2, r3, r4, r2
  4065f6:	4299      	cmp	r1, r3
  4065f8:	d348      	bcc.n	40668c <__udivdi3+0x23c>
  4065fa:	d044      	beq.n	406686 <__udivdi3+0x236>
  4065fc:	4620      	mov	r0, r4
  4065fe:	2600      	movs	r6, #0
  406600:	e76c      	b.n	4064dc <__udivdi3+0x8c>
  406602:	f1c8 0420 	rsb	r4, r8, #32
  406606:	fa01 f308 	lsl.w	r3, r1, r8
  40660a:	fa05 f508 	lsl.w	r5, r5, r8
  40660e:	fa20 f704 	lsr.w	r7, r0, r4
  406612:	40e1      	lsrs	r1, r4
  406614:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406618:	431f      	orrs	r7, r3
  40661a:	fbb1 f6fe 	udiv	r6, r1, lr
  40661e:	0c3a      	lsrs	r2, r7, #16
  406620:	fb0e 1116 	mls	r1, lr, r6, r1
  406624:	fa1f fc85 	uxth.w	ip, r5
  406628:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  40662c:	fb0c f206 	mul.w	r2, ip, r6
  406630:	429a      	cmp	r2, r3
  406632:	fa00 f408 	lsl.w	r4, r0, r8
  406636:	d907      	bls.n	406648 <__udivdi3+0x1f8>
  406638:	195b      	adds	r3, r3, r5
  40663a:	f106 31ff 	add.w	r1, r6, #4294967295
  40663e:	d237      	bcs.n	4066b0 <__udivdi3+0x260>
  406640:	429a      	cmp	r2, r3
  406642:	d935      	bls.n	4066b0 <__udivdi3+0x260>
  406644:	3e02      	subs	r6, #2
  406646:	442b      	add	r3, r5
  406648:	1a9b      	subs	r3, r3, r2
  40664a:	b2bf      	uxth	r7, r7
  40664c:	fbb3 f0fe 	udiv	r0, r3, lr
  406650:	fb0e 3310 	mls	r3, lr, r0, r3
  406654:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  406658:	fb0c f100 	mul.w	r1, ip, r0
  40665c:	4299      	cmp	r1, r3
  40665e:	d907      	bls.n	406670 <__udivdi3+0x220>
  406660:	195b      	adds	r3, r3, r5
  406662:	f100 32ff 	add.w	r2, r0, #4294967295
  406666:	d221      	bcs.n	4066ac <__udivdi3+0x25c>
  406668:	4299      	cmp	r1, r3
  40666a:	d91f      	bls.n	4066ac <__udivdi3+0x25c>
  40666c:	3802      	subs	r0, #2
  40666e:	442b      	add	r3, r5
  406670:	1a5a      	subs	r2, r3, r1
  406672:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  406676:	4667      	mov	r7, ip
  406678:	e750      	b.n	40651c <__udivdi3+0xcc>
  40667a:	4610      	mov	r0, r2
  40667c:	e716      	b.n	4064ac <__udivdi3+0x5c>
  40667e:	460b      	mov	r3, r1
  406680:	e729      	b.n	4064d6 <__udivdi3+0x86>
  406682:	4613      	mov	r3, r2
  406684:	e772      	b.n	40656c <__udivdi3+0x11c>
  406686:	40b0      	lsls	r0, r6
  406688:	4290      	cmp	r0, r2
  40668a:	d2b7      	bcs.n	4065fc <__udivdi3+0x1ac>
  40668c:	1e60      	subs	r0, r4, #1
  40668e:	2600      	movs	r6, #0
  406690:	e724      	b.n	4064dc <__udivdi3+0x8c>
  406692:	4630      	mov	r0, r6
  406694:	e722      	b.n	4064dc <__udivdi3+0x8c>
  406696:	42a9      	cmp	r1, r5
  406698:	d995      	bls.n	4065c6 <__udivdi3+0x176>
  40669a:	f1a8 0802 	sub.w	r8, r8, #2
  40669e:	441d      	add	r5, r3
  4066a0:	e792      	b.n	4065c8 <__udivdi3+0x178>
  4066a2:	458c      	cmp	ip, r1
  4066a4:	d9a0      	bls.n	4065e8 <__udivdi3+0x198>
  4066a6:	3c02      	subs	r4, #2
  4066a8:	4419      	add	r1, r3
  4066aa:	e79e      	b.n	4065ea <__udivdi3+0x19a>
  4066ac:	4610      	mov	r0, r2
  4066ae:	e7df      	b.n	406670 <__udivdi3+0x220>
  4066b0:	460e      	mov	r6, r1
  4066b2:	e7c9      	b.n	406648 <__udivdi3+0x1f8>
  4066b4:	3802      	subs	r0, #2
  4066b6:	4429      	add	r1, r5
  4066b8:	e743      	b.n	406542 <__udivdi3+0xf2>
  4066ba:	bf00      	nop

004066bc <__errno>:
  4066bc:	4b01      	ldr	r3, [pc, #4]	; (4066c4 <__errno+0x8>)
  4066be:	6818      	ldr	r0, [r3, #0]
  4066c0:	4770      	bx	lr
  4066c2:	bf00      	nop
  4066c4:	20000478 	.word	0x20000478

004066c8 <__libc_init_array>:
  4066c8:	b570      	push	{r4, r5, r6, lr}
  4066ca:	4e0f      	ldr	r6, [pc, #60]	; (406708 <__libc_init_array+0x40>)
  4066cc:	4d0f      	ldr	r5, [pc, #60]	; (40670c <__libc_init_array+0x44>)
  4066ce:	1b76      	subs	r6, r6, r5
  4066d0:	10b6      	asrs	r6, r6, #2
  4066d2:	bf18      	it	ne
  4066d4:	2400      	movne	r4, #0
  4066d6:	d005      	beq.n	4066e4 <__libc_init_array+0x1c>
  4066d8:	3401      	adds	r4, #1
  4066da:	f855 3b04 	ldr.w	r3, [r5], #4
  4066de:	4798      	blx	r3
  4066e0:	42a6      	cmp	r6, r4
  4066e2:	d1f9      	bne.n	4066d8 <__libc_init_array+0x10>
  4066e4:	4e0a      	ldr	r6, [pc, #40]	; (406710 <__libc_init_array+0x48>)
  4066e6:	4d0b      	ldr	r5, [pc, #44]	; (406714 <__libc_init_array+0x4c>)
  4066e8:	1b76      	subs	r6, r6, r5
  4066ea:	f003 ffa1 	bl	40a630 <_init>
  4066ee:	10b6      	asrs	r6, r6, #2
  4066f0:	bf18      	it	ne
  4066f2:	2400      	movne	r4, #0
  4066f4:	d006      	beq.n	406704 <__libc_init_array+0x3c>
  4066f6:	3401      	adds	r4, #1
  4066f8:	f855 3b04 	ldr.w	r3, [r5], #4
  4066fc:	4798      	blx	r3
  4066fe:	42a6      	cmp	r6, r4
  406700:	d1f9      	bne.n	4066f6 <__libc_init_array+0x2e>
  406702:	bd70      	pop	{r4, r5, r6, pc}
  406704:	bd70      	pop	{r4, r5, r6, pc}
  406706:	bf00      	nop
  406708:	0040a63c 	.word	0x0040a63c
  40670c:	0040a63c 	.word	0x0040a63c
  406710:	0040a644 	.word	0x0040a644
  406714:	0040a63c 	.word	0x0040a63c

00406718 <memcpy>:
  406718:	4684      	mov	ip, r0
  40671a:	ea41 0300 	orr.w	r3, r1, r0
  40671e:	f013 0303 	ands.w	r3, r3, #3
  406722:	d16d      	bne.n	406800 <memcpy+0xe8>
  406724:	3a40      	subs	r2, #64	; 0x40
  406726:	d341      	bcc.n	4067ac <memcpy+0x94>
  406728:	f851 3b04 	ldr.w	r3, [r1], #4
  40672c:	f840 3b04 	str.w	r3, [r0], #4
  406730:	f851 3b04 	ldr.w	r3, [r1], #4
  406734:	f840 3b04 	str.w	r3, [r0], #4
  406738:	f851 3b04 	ldr.w	r3, [r1], #4
  40673c:	f840 3b04 	str.w	r3, [r0], #4
  406740:	f851 3b04 	ldr.w	r3, [r1], #4
  406744:	f840 3b04 	str.w	r3, [r0], #4
  406748:	f851 3b04 	ldr.w	r3, [r1], #4
  40674c:	f840 3b04 	str.w	r3, [r0], #4
  406750:	f851 3b04 	ldr.w	r3, [r1], #4
  406754:	f840 3b04 	str.w	r3, [r0], #4
  406758:	f851 3b04 	ldr.w	r3, [r1], #4
  40675c:	f840 3b04 	str.w	r3, [r0], #4
  406760:	f851 3b04 	ldr.w	r3, [r1], #4
  406764:	f840 3b04 	str.w	r3, [r0], #4
  406768:	f851 3b04 	ldr.w	r3, [r1], #4
  40676c:	f840 3b04 	str.w	r3, [r0], #4
  406770:	f851 3b04 	ldr.w	r3, [r1], #4
  406774:	f840 3b04 	str.w	r3, [r0], #4
  406778:	f851 3b04 	ldr.w	r3, [r1], #4
  40677c:	f840 3b04 	str.w	r3, [r0], #4
  406780:	f851 3b04 	ldr.w	r3, [r1], #4
  406784:	f840 3b04 	str.w	r3, [r0], #4
  406788:	f851 3b04 	ldr.w	r3, [r1], #4
  40678c:	f840 3b04 	str.w	r3, [r0], #4
  406790:	f851 3b04 	ldr.w	r3, [r1], #4
  406794:	f840 3b04 	str.w	r3, [r0], #4
  406798:	f851 3b04 	ldr.w	r3, [r1], #4
  40679c:	f840 3b04 	str.w	r3, [r0], #4
  4067a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067a4:	f840 3b04 	str.w	r3, [r0], #4
  4067a8:	3a40      	subs	r2, #64	; 0x40
  4067aa:	d2bd      	bcs.n	406728 <memcpy+0x10>
  4067ac:	3230      	adds	r2, #48	; 0x30
  4067ae:	d311      	bcc.n	4067d4 <memcpy+0xbc>
  4067b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067b4:	f840 3b04 	str.w	r3, [r0], #4
  4067b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067bc:	f840 3b04 	str.w	r3, [r0], #4
  4067c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067c4:	f840 3b04 	str.w	r3, [r0], #4
  4067c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067cc:	f840 3b04 	str.w	r3, [r0], #4
  4067d0:	3a10      	subs	r2, #16
  4067d2:	d2ed      	bcs.n	4067b0 <memcpy+0x98>
  4067d4:	320c      	adds	r2, #12
  4067d6:	d305      	bcc.n	4067e4 <memcpy+0xcc>
  4067d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067dc:	f840 3b04 	str.w	r3, [r0], #4
  4067e0:	3a04      	subs	r2, #4
  4067e2:	d2f9      	bcs.n	4067d8 <memcpy+0xc0>
  4067e4:	3204      	adds	r2, #4
  4067e6:	d008      	beq.n	4067fa <memcpy+0xe2>
  4067e8:	07d2      	lsls	r2, r2, #31
  4067ea:	bf1c      	itt	ne
  4067ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4067f0:	f800 3b01 	strbne.w	r3, [r0], #1
  4067f4:	d301      	bcc.n	4067fa <memcpy+0xe2>
  4067f6:	880b      	ldrh	r3, [r1, #0]
  4067f8:	8003      	strh	r3, [r0, #0]
  4067fa:	4660      	mov	r0, ip
  4067fc:	4770      	bx	lr
  4067fe:	bf00      	nop
  406800:	2a08      	cmp	r2, #8
  406802:	d313      	bcc.n	40682c <memcpy+0x114>
  406804:	078b      	lsls	r3, r1, #30
  406806:	d08d      	beq.n	406724 <memcpy+0xc>
  406808:	f010 0303 	ands.w	r3, r0, #3
  40680c:	d08a      	beq.n	406724 <memcpy+0xc>
  40680e:	f1c3 0304 	rsb	r3, r3, #4
  406812:	1ad2      	subs	r2, r2, r3
  406814:	07db      	lsls	r3, r3, #31
  406816:	bf1c      	itt	ne
  406818:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40681c:	f800 3b01 	strbne.w	r3, [r0], #1
  406820:	d380      	bcc.n	406724 <memcpy+0xc>
  406822:	f831 3b02 	ldrh.w	r3, [r1], #2
  406826:	f820 3b02 	strh.w	r3, [r0], #2
  40682a:	e77b      	b.n	406724 <memcpy+0xc>
  40682c:	3a04      	subs	r2, #4
  40682e:	d3d9      	bcc.n	4067e4 <memcpy+0xcc>
  406830:	3a01      	subs	r2, #1
  406832:	f811 3b01 	ldrb.w	r3, [r1], #1
  406836:	f800 3b01 	strb.w	r3, [r0], #1
  40683a:	d2f9      	bcs.n	406830 <memcpy+0x118>
  40683c:	780b      	ldrb	r3, [r1, #0]
  40683e:	7003      	strb	r3, [r0, #0]
  406840:	784b      	ldrb	r3, [r1, #1]
  406842:	7043      	strb	r3, [r0, #1]
  406844:	788b      	ldrb	r3, [r1, #2]
  406846:	7083      	strb	r3, [r0, #2]
  406848:	4660      	mov	r0, ip
  40684a:	4770      	bx	lr

0040684c <memset>:
  40684c:	b470      	push	{r4, r5, r6}
  40684e:	0784      	lsls	r4, r0, #30
  406850:	d046      	beq.n	4068e0 <memset+0x94>
  406852:	1e54      	subs	r4, r2, #1
  406854:	2a00      	cmp	r2, #0
  406856:	d041      	beq.n	4068dc <memset+0x90>
  406858:	b2cd      	uxtb	r5, r1
  40685a:	4603      	mov	r3, r0
  40685c:	e002      	b.n	406864 <memset+0x18>
  40685e:	1e62      	subs	r2, r4, #1
  406860:	b3e4      	cbz	r4, 4068dc <memset+0x90>
  406862:	4614      	mov	r4, r2
  406864:	f803 5b01 	strb.w	r5, [r3], #1
  406868:	079a      	lsls	r2, r3, #30
  40686a:	d1f8      	bne.n	40685e <memset+0x12>
  40686c:	2c03      	cmp	r4, #3
  40686e:	d92e      	bls.n	4068ce <memset+0x82>
  406870:	b2cd      	uxtb	r5, r1
  406872:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  406876:	2c0f      	cmp	r4, #15
  406878:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40687c:	d919      	bls.n	4068b2 <memset+0x66>
  40687e:	f103 0210 	add.w	r2, r3, #16
  406882:	4626      	mov	r6, r4
  406884:	3e10      	subs	r6, #16
  406886:	2e0f      	cmp	r6, #15
  406888:	f842 5c10 	str.w	r5, [r2, #-16]
  40688c:	f842 5c0c 	str.w	r5, [r2, #-12]
  406890:	f842 5c08 	str.w	r5, [r2, #-8]
  406894:	f842 5c04 	str.w	r5, [r2, #-4]
  406898:	f102 0210 	add.w	r2, r2, #16
  40689c:	d8f2      	bhi.n	406884 <memset+0x38>
  40689e:	f1a4 0210 	sub.w	r2, r4, #16
  4068a2:	f022 020f 	bic.w	r2, r2, #15
  4068a6:	f004 040f 	and.w	r4, r4, #15
  4068aa:	3210      	adds	r2, #16
  4068ac:	2c03      	cmp	r4, #3
  4068ae:	4413      	add	r3, r2
  4068b0:	d90d      	bls.n	4068ce <memset+0x82>
  4068b2:	461e      	mov	r6, r3
  4068b4:	4622      	mov	r2, r4
  4068b6:	3a04      	subs	r2, #4
  4068b8:	2a03      	cmp	r2, #3
  4068ba:	f846 5b04 	str.w	r5, [r6], #4
  4068be:	d8fa      	bhi.n	4068b6 <memset+0x6a>
  4068c0:	1f22      	subs	r2, r4, #4
  4068c2:	f022 0203 	bic.w	r2, r2, #3
  4068c6:	3204      	adds	r2, #4
  4068c8:	4413      	add	r3, r2
  4068ca:	f004 0403 	and.w	r4, r4, #3
  4068ce:	b12c      	cbz	r4, 4068dc <memset+0x90>
  4068d0:	b2c9      	uxtb	r1, r1
  4068d2:	441c      	add	r4, r3
  4068d4:	f803 1b01 	strb.w	r1, [r3], #1
  4068d8:	42a3      	cmp	r3, r4
  4068da:	d1fb      	bne.n	4068d4 <memset+0x88>
  4068dc:	bc70      	pop	{r4, r5, r6}
  4068de:	4770      	bx	lr
  4068e0:	4614      	mov	r4, r2
  4068e2:	4603      	mov	r3, r0
  4068e4:	e7c2      	b.n	40686c <memset+0x20>
  4068e6:	bf00      	nop

004068e8 <sprintf>:
  4068e8:	b40e      	push	{r1, r2, r3}
  4068ea:	b5f0      	push	{r4, r5, r6, r7, lr}
  4068ec:	b09c      	sub	sp, #112	; 0x70
  4068ee:	ab21      	add	r3, sp, #132	; 0x84
  4068f0:	490f      	ldr	r1, [pc, #60]	; (406930 <sprintf+0x48>)
  4068f2:	f853 2b04 	ldr.w	r2, [r3], #4
  4068f6:	9301      	str	r3, [sp, #4]
  4068f8:	4605      	mov	r5, r0
  4068fa:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4068fe:	6808      	ldr	r0, [r1, #0]
  406900:	9502      	str	r5, [sp, #8]
  406902:	f44f 7702 	mov.w	r7, #520	; 0x208
  406906:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40690a:	a902      	add	r1, sp, #8
  40690c:	9506      	str	r5, [sp, #24]
  40690e:	f8ad 7014 	strh.w	r7, [sp, #20]
  406912:	9404      	str	r4, [sp, #16]
  406914:	9407      	str	r4, [sp, #28]
  406916:	f8ad 6016 	strh.w	r6, [sp, #22]
  40691a:	f000 f86d 	bl	4069f8 <_svfprintf_r>
  40691e:	9b02      	ldr	r3, [sp, #8]
  406920:	2200      	movs	r2, #0
  406922:	701a      	strb	r2, [r3, #0]
  406924:	b01c      	add	sp, #112	; 0x70
  406926:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40692a:	b003      	add	sp, #12
  40692c:	4770      	bx	lr
  40692e:	bf00      	nop
  406930:	20000478 	.word	0x20000478

00406934 <strlen>:
  406934:	f020 0103 	bic.w	r1, r0, #3
  406938:	f010 0003 	ands.w	r0, r0, #3
  40693c:	f1c0 0000 	rsb	r0, r0, #0
  406940:	f851 3b04 	ldr.w	r3, [r1], #4
  406944:	f100 0c04 	add.w	ip, r0, #4
  406948:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40694c:	f06f 0200 	mvn.w	r2, #0
  406950:	bf1c      	itt	ne
  406952:	fa22 f20c 	lsrne.w	r2, r2, ip
  406956:	4313      	orrne	r3, r2
  406958:	f04f 0c01 	mov.w	ip, #1
  40695c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  406960:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  406964:	eba3 020c 	sub.w	r2, r3, ip
  406968:	ea22 0203 	bic.w	r2, r2, r3
  40696c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  406970:	bf04      	itt	eq
  406972:	f851 3b04 	ldreq.w	r3, [r1], #4
  406976:	3004      	addeq	r0, #4
  406978:	d0f4      	beq.n	406964 <strlen+0x30>
  40697a:	f1c2 0100 	rsb	r1, r2, #0
  40697e:	ea02 0201 	and.w	r2, r2, r1
  406982:	fab2 f282 	clz	r2, r2
  406986:	f1c2 021f 	rsb	r2, r2, #31
  40698a:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40698e:	4770      	bx	lr

00406990 <strncpy>:
  406990:	ea40 0301 	orr.w	r3, r0, r1
  406994:	079b      	lsls	r3, r3, #30
  406996:	b470      	push	{r4, r5, r6}
  406998:	d12b      	bne.n	4069f2 <strncpy+0x62>
  40699a:	2a03      	cmp	r2, #3
  40699c:	d929      	bls.n	4069f2 <strncpy+0x62>
  40699e:	460c      	mov	r4, r1
  4069a0:	4603      	mov	r3, r0
  4069a2:	4621      	mov	r1, r4
  4069a4:	f854 6b04 	ldr.w	r6, [r4], #4
  4069a8:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  4069ac:	ea25 0506 	bic.w	r5, r5, r6
  4069b0:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  4069b4:	d105      	bne.n	4069c2 <strncpy+0x32>
  4069b6:	3a04      	subs	r2, #4
  4069b8:	2a03      	cmp	r2, #3
  4069ba:	f843 6b04 	str.w	r6, [r3], #4
  4069be:	4621      	mov	r1, r4
  4069c0:	d8ef      	bhi.n	4069a2 <strncpy+0x12>
  4069c2:	b1a2      	cbz	r2, 4069ee <strncpy+0x5e>
  4069c4:	780c      	ldrb	r4, [r1, #0]
  4069c6:	701c      	strb	r4, [r3, #0]
  4069c8:	3a01      	subs	r2, #1
  4069ca:	3301      	adds	r3, #1
  4069cc:	3101      	adds	r1, #1
  4069ce:	b13c      	cbz	r4, 4069e0 <strncpy+0x50>
  4069d0:	b16a      	cbz	r2, 4069ee <strncpy+0x5e>
  4069d2:	f811 4b01 	ldrb.w	r4, [r1], #1
  4069d6:	f803 4b01 	strb.w	r4, [r3], #1
  4069da:	3a01      	subs	r2, #1
  4069dc:	2c00      	cmp	r4, #0
  4069de:	d1f7      	bne.n	4069d0 <strncpy+0x40>
  4069e0:	b12a      	cbz	r2, 4069ee <strncpy+0x5e>
  4069e2:	441a      	add	r2, r3
  4069e4:	2100      	movs	r1, #0
  4069e6:	f803 1b01 	strb.w	r1, [r3], #1
  4069ea:	4293      	cmp	r3, r2
  4069ec:	d1fb      	bne.n	4069e6 <strncpy+0x56>
  4069ee:	bc70      	pop	{r4, r5, r6}
  4069f0:	4770      	bx	lr
  4069f2:	4603      	mov	r3, r0
  4069f4:	e7e5      	b.n	4069c2 <strncpy+0x32>
  4069f6:	bf00      	nop

004069f8 <_svfprintf_r>:
  4069f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4069fc:	b0c1      	sub	sp, #260	; 0x104
  4069fe:	4689      	mov	r9, r1
  406a00:	920a      	str	r2, [sp, #40]	; 0x28
  406a02:	930e      	str	r3, [sp, #56]	; 0x38
  406a04:	9008      	str	r0, [sp, #32]
  406a06:	f002 fb6d 	bl	4090e4 <_localeconv_r>
  406a0a:	6803      	ldr	r3, [r0, #0]
  406a0c:	9317      	str	r3, [sp, #92]	; 0x5c
  406a0e:	4618      	mov	r0, r3
  406a10:	f7ff ff90 	bl	406934 <strlen>
  406a14:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  406a18:	9018      	str	r0, [sp, #96]	; 0x60
  406a1a:	061a      	lsls	r2, r3, #24
  406a1c:	d504      	bpl.n	406a28 <_svfprintf_r+0x30>
  406a1e:	f8d9 3010 	ldr.w	r3, [r9, #16]
  406a22:	2b00      	cmp	r3, #0
  406a24:	f001 808c 	beq.w	407b40 <_svfprintf_r+0x1148>
  406a28:	2300      	movs	r3, #0
  406a2a:	af30      	add	r7, sp, #192	; 0xc0
  406a2c:	9313      	str	r3, [sp, #76]	; 0x4c
  406a2e:	9325      	str	r3, [sp, #148]	; 0x94
  406a30:	9324      	str	r3, [sp, #144]	; 0x90
  406a32:	9316      	str	r3, [sp, #88]	; 0x58
  406a34:	9319      	str	r3, [sp, #100]	; 0x64
  406a36:	930b      	str	r3, [sp, #44]	; 0x2c
  406a38:	9723      	str	r7, [sp, #140]	; 0x8c
  406a3a:	9314      	str	r3, [sp, #80]	; 0x50
  406a3c:	9315      	str	r3, [sp, #84]	; 0x54
  406a3e:	463c      	mov	r4, r7
  406a40:	464e      	mov	r6, r9
  406a42:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406a44:	782b      	ldrb	r3, [r5, #0]
  406a46:	2b00      	cmp	r3, #0
  406a48:	f000 80a9 	beq.w	406b9e <_svfprintf_r+0x1a6>
  406a4c:	2b25      	cmp	r3, #37	; 0x25
  406a4e:	d102      	bne.n	406a56 <_svfprintf_r+0x5e>
  406a50:	e0a5      	b.n	406b9e <_svfprintf_r+0x1a6>
  406a52:	2b25      	cmp	r3, #37	; 0x25
  406a54:	d003      	beq.n	406a5e <_svfprintf_r+0x66>
  406a56:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  406a5a:	2b00      	cmp	r3, #0
  406a5c:	d1f9      	bne.n	406a52 <_svfprintf_r+0x5a>
  406a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406a60:	1aeb      	subs	r3, r5, r3
  406a62:	b173      	cbz	r3, 406a82 <_svfprintf_r+0x8a>
  406a64:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406a66:	9925      	ldr	r1, [sp, #148]	; 0x94
  406a68:	980a      	ldr	r0, [sp, #40]	; 0x28
  406a6a:	6020      	str	r0, [r4, #0]
  406a6c:	3201      	adds	r2, #1
  406a6e:	4419      	add	r1, r3
  406a70:	2a07      	cmp	r2, #7
  406a72:	6063      	str	r3, [r4, #4]
  406a74:	9125      	str	r1, [sp, #148]	; 0x94
  406a76:	9224      	str	r2, [sp, #144]	; 0x90
  406a78:	dc72      	bgt.n	406b60 <_svfprintf_r+0x168>
  406a7a:	3408      	adds	r4, #8
  406a7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406a7e:	441a      	add	r2, r3
  406a80:	920b      	str	r2, [sp, #44]	; 0x2c
  406a82:	782b      	ldrb	r3, [r5, #0]
  406a84:	2b00      	cmp	r3, #0
  406a86:	f000 87b5 	beq.w	4079f4 <_svfprintf_r+0xffc>
  406a8a:	2300      	movs	r3, #0
  406a8c:	1c69      	adds	r1, r5, #1
  406a8e:	786d      	ldrb	r5, [r5, #1]
  406a90:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  406a94:	461a      	mov	r2, r3
  406a96:	930c      	str	r3, [sp, #48]	; 0x30
  406a98:	9307      	str	r3, [sp, #28]
  406a9a:	f04f 3aff 	mov.w	sl, #4294967295
  406a9e:	1c4b      	adds	r3, r1, #1
  406aa0:	f1a5 0120 	sub.w	r1, r5, #32
  406aa4:	2958      	cmp	r1, #88	; 0x58
  406aa6:	f200 83d9 	bhi.w	40725c <_svfprintf_r+0x864>
  406aaa:	e8df f011 	tbh	[pc, r1, lsl #1]
  406aae:	0270      	.short	0x0270
  406ab0:	03d703d7 	.word	0x03d703d7
  406ab4:	03d70374 	.word	0x03d70374
  406ab8:	03d703d7 	.word	0x03d703d7
  406abc:	03d703d7 	.word	0x03d703d7
  406ac0:	02f003d7 	.word	0x02f003d7
  406ac4:	03d7020d 	.word	0x03d7020d
  406ac8:	021101f4 	.word	0x021101f4
  406acc:	037b03d7 	.word	0x037b03d7
  406ad0:	02ba02ba 	.word	0x02ba02ba
  406ad4:	02ba02ba 	.word	0x02ba02ba
  406ad8:	02ba02ba 	.word	0x02ba02ba
  406adc:	02ba02ba 	.word	0x02ba02ba
  406ae0:	03d702ba 	.word	0x03d702ba
  406ae4:	03d703d7 	.word	0x03d703d7
  406ae8:	03d703d7 	.word	0x03d703d7
  406aec:	03d703d7 	.word	0x03d703d7
  406af0:	03d703d7 	.word	0x03d703d7
  406af4:	02c903d7 	.word	0x02c903d7
  406af8:	03d7038b 	.word	0x03d7038b
  406afc:	03d7038b 	.word	0x03d7038b
  406b00:	03d703d7 	.word	0x03d703d7
  406b04:	036d03d7 	.word	0x036d03d7
  406b08:	03d703d7 	.word	0x03d703d7
  406b0c:	03d70305 	.word	0x03d70305
  406b10:	03d703d7 	.word	0x03d703d7
  406b14:	03d703d7 	.word	0x03d703d7
  406b18:	03d70323 	.word	0x03d70323
  406b1c:	033d03d7 	.word	0x033d03d7
  406b20:	03d703d7 	.word	0x03d703d7
  406b24:	03d703d7 	.word	0x03d703d7
  406b28:	03d703d7 	.word	0x03d703d7
  406b2c:	03d703d7 	.word	0x03d703d7
  406b30:	03d703d7 	.word	0x03d703d7
  406b34:	022c0358 	.word	0x022c0358
  406b38:	038b038b 	.word	0x038b038b
  406b3c:	02fe038b 	.word	0x02fe038b
  406b40:	03d7022c 	.word	0x03d7022c
  406b44:	02e603d7 	.word	0x02e603d7
  406b48:	027e03d7 	.word	0x027e03d7
  406b4c:	03c001fb 	.word	0x03c001fb
  406b50:	03d70277 	.word	0x03d70277
  406b54:	03d70292 	.word	0x03d70292
  406b58:	03d7007a 	.word	0x03d7007a
  406b5c:	024a03d7 	.word	0x024a03d7
  406b60:	9808      	ldr	r0, [sp, #32]
  406b62:	9307      	str	r3, [sp, #28]
  406b64:	4631      	mov	r1, r6
  406b66:	aa23      	add	r2, sp, #140	; 0x8c
  406b68:	f003 fb00 	bl	40a16c <__ssprint_r>
  406b6c:	b950      	cbnz	r0, 406b84 <_svfprintf_r+0x18c>
  406b6e:	463c      	mov	r4, r7
  406b70:	9b07      	ldr	r3, [sp, #28]
  406b72:	e783      	b.n	406a7c <_svfprintf_r+0x84>
  406b74:	9808      	ldr	r0, [sp, #32]
  406b76:	4631      	mov	r1, r6
  406b78:	aa23      	add	r2, sp, #140	; 0x8c
  406b7a:	f003 faf7 	bl	40a16c <__ssprint_r>
  406b7e:	2800      	cmp	r0, #0
  406b80:	f000 8185 	beq.w	406e8e <_svfprintf_r+0x496>
  406b84:	46b1      	mov	r9, r6
  406b86:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  406b8a:	f013 0f40 	tst.w	r3, #64	; 0x40
  406b8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406b90:	bf18      	it	ne
  406b92:	f04f 33ff 	movne.w	r3, #4294967295
  406b96:	4618      	mov	r0, r3
  406b98:	b041      	add	sp, #260	; 0x104
  406b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b9e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406ba0:	e76f      	b.n	406a82 <_svfprintf_r+0x8a>
  406ba2:	930a      	str	r3, [sp, #40]	; 0x28
  406ba4:	9b07      	ldr	r3, [sp, #28]
  406ba6:	0698      	lsls	r0, r3, #26
  406ba8:	f140 82ad 	bpl.w	407106 <_svfprintf_r+0x70e>
  406bac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406bae:	f103 0907 	add.w	r9, r3, #7
  406bb2:	f029 0307 	bic.w	r3, r9, #7
  406bb6:	f103 0208 	add.w	r2, r3, #8
  406bba:	e9d3 8900 	ldrd	r8, r9, [r3]
  406bbe:	920e      	str	r2, [sp, #56]	; 0x38
  406bc0:	2301      	movs	r3, #1
  406bc2:	f04f 0c00 	mov.w	ip, #0
  406bc6:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  406bca:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  406bce:	f1ba 0f00 	cmp.w	sl, #0
  406bd2:	db03      	blt.n	406bdc <_svfprintf_r+0x1e4>
  406bd4:	9a07      	ldr	r2, [sp, #28]
  406bd6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  406bda:	9207      	str	r2, [sp, #28]
  406bdc:	ea58 0209 	orrs.w	r2, r8, r9
  406be0:	f040 834c 	bne.w	40727c <_svfprintf_r+0x884>
  406be4:	f1ba 0f00 	cmp.w	sl, #0
  406be8:	f000 8451 	beq.w	40748e <_svfprintf_r+0xa96>
  406bec:	2b01      	cmp	r3, #1
  406bee:	f000 834f 	beq.w	407290 <_svfprintf_r+0x898>
  406bf2:	2b02      	cmp	r3, #2
  406bf4:	f000 8490 	beq.w	407518 <_svfprintf_r+0xb20>
  406bf8:	4639      	mov	r1, r7
  406bfa:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  406bfe:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  406c02:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  406c06:	f008 0307 	and.w	r3, r8, #7
  406c0a:	4681      	mov	r9, r0
  406c0c:	4690      	mov	r8, r2
  406c0e:	3330      	adds	r3, #48	; 0x30
  406c10:	ea58 0209 	orrs.w	r2, r8, r9
  406c14:	f801 3d01 	strb.w	r3, [r1, #-1]!
  406c18:	d1ef      	bne.n	406bfa <_svfprintf_r+0x202>
  406c1a:	9a07      	ldr	r2, [sp, #28]
  406c1c:	9110      	str	r1, [sp, #64]	; 0x40
  406c1e:	07d2      	lsls	r2, r2, #31
  406c20:	f100 8544 	bmi.w	4076ac <_svfprintf_r+0xcb4>
  406c24:	1a7b      	subs	r3, r7, r1
  406c26:	930d      	str	r3, [sp, #52]	; 0x34
  406c28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406c2a:	4592      	cmp	sl, r2
  406c2c:	4653      	mov	r3, sl
  406c2e:	bfb8      	it	lt
  406c30:	4613      	movlt	r3, r2
  406c32:	9309      	str	r3, [sp, #36]	; 0x24
  406c34:	2300      	movs	r3, #0
  406c36:	9312      	str	r3, [sp, #72]	; 0x48
  406c38:	f1bc 0f00 	cmp.w	ip, #0
  406c3c:	d002      	beq.n	406c44 <_svfprintf_r+0x24c>
  406c3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406c40:	3301      	adds	r3, #1
  406c42:	9309      	str	r3, [sp, #36]	; 0x24
  406c44:	9b07      	ldr	r3, [sp, #28]
  406c46:	f013 0302 	ands.w	r3, r3, #2
  406c4a:	930f      	str	r3, [sp, #60]	; 0x3c
  406c4c:	d002      	beq.n	406c54 <_svfprintf_r+0x25c>
  406c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406c50:	3302      	adds	r3, #2
  406c52:	9309      	str	r3, [sp, #36]	; 0x24
  406c54:	9b07      	ldr	r3, [sp, #28]
  406c56:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  406c5a:	f040 830c 	bne.w	407276 <_svfprintf_r+0x87e>
  406c5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406c60:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406c62:	ebc2 0803 	rsb	r8, r2, r3
  406c66:	f1b8 0f00 	cmp.w	r8, #0
  406c6a:	f340 8304 	ble.w	407276 <_svfprintf_r+0x87e>
  406c6e:	f1b8 0f10 	cmp.w	r8, #16
  406c72:	9925      	ldr	r1, [sp, #148]	; 0x94
  406c74:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406c76:	f8df a544 	ldr.w	sl, [pc, #1348]	; 4071bc <_svfprintf_r+0x7c4>
  406c7a:	dd29      	ble.n	406cd0 <_svfprintf_r+0x2d8>
  406c7c:	4653      	mov	r3, sl
  406c7e:	f04f 0b10 	mov.w	fp, #16
  406c82:	46c2      	mov	sl, r8
  406c84:	46a8      	mov	r8, r5
  406c86:	461d      	mov	r5, r3
  406c88:	e006      	b.n	406c98 <_svfprintf_r+0x2a0>
  406c8a:	f1aa 0a10 	sub.w	sl, sl, #16
  406c8e:	f1ba 0f10 	cmp.w	sl, #16
  406c92:	f104 0408 	add.w	r4, r4, #8
  406c96:	dd17      	ble.n	406cc8 <_svfprintf_r+0x2d0>
  406c98:	3201      	adds	r2, #1
  406c9a:	3110      	adds	r1, #16
  406c9c:	2a07      	cmp	r2, #7
  406c9e:	9125      	str	r1, [sp, #148]	; 0x94
  406ca0:	9224      	str	r2, [sp, #144]	; 0x90
  406ca2:	e884 0820 	stmia.w	r4, {r5, fp}
  406ca6:	ddf0      	ble.n	406c8a <_svfprintf_r+0x292>
  406ca8:	9808      	ldr	r0, [sp, #32]
  406caa:	4631      	mov	r1, r6
  406cac:	aa23      	add	r2, sp, #140	; 0x8c
  406cae:	f003 fa5d 	bl	40a16c <__ssprint_r>
  406cb2:	2800      	cmp	r0, #0
  406cb4:	f47f af66 	bne.w	406b84 <_svfprintf_r+0x18c>
  406cb8:	f1aa 0a10 	sub.w	sl, sl, #16
  406cbc:	f1ba 0f10 	cmp.w	sl, #16
  406cc0:	9925      	ldr	r1, [sp, #148]	; 0x94
  406cc2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406cc4:	463c      	mov	r4, r7
  406cc6:	dce7      	bgt.n	406c98 <_svfprintf_r+0x2a0>
  406cc8:	462b      	mov	r3, r5
  406cca:	4645      	mov	r5, r8
  406ccc:	46d0      	mov	r8, sl
  406cce:	469a      	mov	sl, r3
  406cd0:	3201      	adds	r2, #1
  406cd2:	eb08 0b01 	add.w	fp, r8, r1
  406cd6:	2a07      	cmp	r2, #7
  406cd8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  406cdc:	9224      	str	r2, [sp, #144]	; 0x90
  406cde:	f8c4 a000 	str.w	sl, [r4]
  406ce2:	f8c4 8004 	str.w	r8, [r4, #4]
  406ce6:	f300 847b 	bgt.w	4075e0 <_svfprintf_r+0xbe8>
  406cea:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  406cee:	3408      	adds	r4, #8
  406cf0:	f1bc 0f00 	cmp.w	ip, #0
  406cf4:	d00f      	beq.n	406d16 <_svfprintf_r+0x31e>
  406cf6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406cf8:	3301      	adds	r3, #1
  406cfa:	f10b 0b01 	add.w	fp, fp, #1
  406cfe:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  406d02:	2201      	movs	r2, #1
  406d04:	2b07      	cmp	r3, #7
  406d06:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  406d0a:	9324      	str	r3, [sp, #144]	; 0x90
  406d0c:	e884 0006 	stmia.w	r4, {r1, r2}
  406d10:	f300 83da 	bgt.w	4074c8 <_svfprintf_r+0xad0>
  406d14:	3408      	adds	r4, #8
  406d16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406d18:	b173      	cbz	r3, 406d38 <_svfprintf_r+0x340>
  406d1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406d1c:	3301      	adds	r3, #1
  406d1e:	f10b 0b02 	add.w	fp, fp, #2
  406d22:	a91c      	add	r1, sp, #112	; 0x70
  406d24:	2202      	movs	r2, #2
  406d26:	2b07      	cmp	r3, #7
  406d28:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  406d2c:	9324      	str	r3, [sp, #144]	; 0x90
  406d2e:	e884 0006 	stmia.w	r4, {r1, r2}
  406d32:	f300 83d5 	bgt.w	4074e0 <_svfprintf_r+0xae8>
  406d36:	3408      	adds	r4, #8
  406d38:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  406d3c:	f000 8311 	beq.w	407362 <_svfprintf_r+0x96a>
  406d40:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d42:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406d44:	ebc2 0a03 	rsb	sl, r2, r3
  406d48:	f1ba 0f00 	cmp.w	sl, #0
  406d4c:	dd3c      	ble.n	406dc8 <_svfprintf_r+0x3d0>
  406d4e:	f1ba 0f10 	cmp.w	sl, #16
  406d52:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406d54:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 4071c0 <_svfprintf_r+0x7c8>
  406d58:	dd2b      	ble.n	406db2 <_svfprintf_r+0x3ba>
  406d5a:	4649      	mov	r1, r9
  406d5c:	465b      	mov	r3, fp
  406d5e:	46a9      	mov	r9, r5
  406d60:	f04f 0810 	mov.w	r8, #16
  406d64:	f8dd b020 	ldr.w	fp, [sp, #32]
  406d68:	460d      	mov	r5, r1
  406d6a:	e006      	b.n	406d7a <_svfprintf_r+0x382>
  406d6c:	f1aa 0a10 	sub.w	sl, sl, #16
  406d70:	f1ba 0f10 	cmp.w	sl, #16
  406d74:	f104 0408 	add.w	r4, r4, #8
  406d78:	dd17      	ble.n	406daa <_svfprintf_r+0x3b2>
  406d7a:	3201      	adds	r2, #1
  406d7c:	3310      	adds	r3, #16
  406d7e:	2a07      	cmp	r2, #7
  406d80:	9325      	str	r3, [sp, #148]	; 0x94
  406d82:	9224      	str	r2, [sp, #144]	; 0x90
  406d84:	e884 0120 	stmia.w	r4, {r5, r8}
  406d88:	ddf0      	ble.n	406d6c <_svfprintf_r+0x374>
  406d8a:	4658      	mov	r0, fp
  406d8c:	4631      	mov	r1, r6
  406d8e:	aa23      	add	r2, sp, #140	; 0x8c
  406d90:	f003 f9ec 	bl	40a16c <__ssprint_r>
  406d94:	2800      	cmp	r0, #0
  406d96:	f47f aef5 	bne.w	406b84 <_svfprintf_r+0x18c>
  406d9a:	f1aa 0a10 	sub.w	sl, sl, #16
  406d9e:	f1ba 0f10 	cmp.w	sl, #16
  406da2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406da4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406da6:	463c      	mov	r4, r7
  406da8:	dce7      	bgt.n	406d7a <_svfprintf_r+0x382>
  406daa:	469b      	mov	fp, r3
  406dac:	462b      	mov	r3, r5
  406dae:	464d      	mov	r5, r9
  406db0:	4699      	mov	r9, r3
  406db2:	3201      	adds	r2, #1
  406db4:	44d3      	add	fp, sl
  406db6:	2a07      	cmp	r2, #7
  406db8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  406dbc:	9224      	str	r2, [sp, #144]	; 0x90
  406dbe:	e884 0600 	stmia.w	r4, {r9, sl}
  406dc2:	f300 8375 	bgt.w	4074b0 <_svfprintf_r+0xab8>
  406dc6:	3408      	adds	r4, #8
  406dc8:	9b07      	ldr	r3, [sp, #28]
  406dca:	05d9      	lsls	r1, r3, #23
  406dcc:	f100 826c 	bmi.w	4072a8 <_svfprintf_r+0x8b0>
  406dd0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406dd2:	990d      	ldr	r1, [sp, #52]	; 0x34
  406dd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
  406dd6:	6022      	str	r2, [r4, #0]
  406dd8:	3301      	adds	r3, #1
  406dda:	448b      	add	fp, r1
  406ddc:	2b07      	cmp	r3, #7
  406dde:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  406de2:	6061      	str	r1, [r4, #4]
  406de4:	9324      	str	r3, [sp, #144]	; 0x90
  406de6:	f300 8346 	bgt.w	407476 <_svfprintf_r+0xa7e>
  406dea:	3408      	adds	r4, #8
  406dec:	9b07      	ldr	r3, [sp, #28]
  406dee:	075a      	lsls	r2, r3, #29
  406df0:	d541      	bpl.n	406e76 <_svfprintf_r+0x47e>
  406df2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406df4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406df6:	1a9d      	subs	r5, r3, r2
  406df8:	2d00      	cmp	r5, #0
  406dfa:	dd3c      	ble.n	406e76 <_svfprintf_r+0x47e>
  406dfc:	2d10      	cmp	r5, #16
  406dfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406e00:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 4071bc <_svfprintf_r+0x7c4>
  406e04:	dd23      	ble.n	406e4e <_svfprintf_r+0x456>
  406e06:	f04f 0810 	mov.w	r8, #16
  406e0a:	465a      	mov	r2, fp
  406e0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
  406e10:	e004      	b.n	406e1c <_svfprintf_r+0x424>
  406e12:	3d10      	subs	r5, #16
  406e14:	2d10      	cmp	r5, #16
  406e16:	f104 0408 	add.w	r4, r4, #8
  406e1a:	dd17      	ble.n	406e4c <_svfprintf_r+0x454>
  406e1c:	3301      	adds	r3, #1
  406e1e:	3210      	adds	r2, #16
  406e20:	2b07      	cmp	r3, #7
  406e22:	9225      	str	r2, [sp, #148]	; 0x94
  406e24:	9324      	str	r3, [sp, #144]	; 0x90
  406e26:	f8c4 a000 	str.w	sl, [r4]
  406e2a:	f8c4 8004 	str.w	r8, [r4, #4]
  406e2e:	ddf0      	ble.n	406e12 <_svfprintf_r+0x41a>
  406e30:	4648      	mov	r0, r9
  406e32:	4631      	mov	r1, r6
  406e34:	aa23      	add	r2, sp, #140	; 0x8c
  406e36:	f003 f999 	bl	40a16c <__ssprint_r>
  406e3a:	2800      	cmp	r0, #0
  406e3c:	f47f aea2 	bne.w	406b84 <_svfprintf_r+0x18c>
  406e40:	3d10      	subs	r5, #16
  406e42:	2d10      	cmp	r5, #16
  406e44:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406e46:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406e48:	463c      	mov	r4, r7
  406e4a:	dce7      	bgt.n	406e1c <_svfprintf_r+0x424>
  406e4c:	4693      	mov	fp, r2
  406e4e:	3301      	adds	r3, #1
  406e50:	44ab      	add	fp, r5
  406e52:	2b07      	cmp	r3, #7
  406e54:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  406e58:	9324      	str	r3, [sp, #144]	; 0x90
  406e5a:	f8c4 a000 	str.w	sl, [r4]
  406e5e:	6065      	str	r5, [r4, #4]
  406e60:	dd09      	ble.n	406e76 <_svfprintf_r+0x47e>
  406e62:	9808      	ldr	r0, [sp, #32]
  406e64:	4631      	mov	r1, r6
  406e66:	aa23      	add	r2, sp, #140	; 0x8c
  406e68:	f003 f980 	bl	40a16c <__ssprint_r>
  406e6c:	2800      	cmp	r0, #0
  406e6e:	f47f ae89 	bne.w	406b84 <_svfprintf_r+0x18c>
  406e72:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  406e76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406e78:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406e7a:	990c      	ldr	r1, [sp, #48]	; 0x30
  406e7c:	428a      	cmp	r2, r1
  406e7e:	bfac      	ite	ge
  406e80:	189b      	addge	r3, r3, r2
  406e82:	185b      	addlt	r3, r3, r1
  406e84:	930b      	str	r3, [sp, #44]	; 0x2c
  406e86:	f1bb 0f00 	cmp.w	fp, #0
  406e8a:	f47f ae73 	bne.w	406b74 <_svfprintf_r+0x17c>
  406e8e:	2300      	movs	r3, #0
  406e90:	9324      	str	r3, [sp, #144]	; 0x90
  406e92:	463c      	mov	r4, r7
  406e94:	e5d5      	b.n	406a42 <_svfprintf_r+0x4a>
  406e96:	4619      	mov	r1, r3
  406e98:	9807      	ldr	r0, [sp, #28]
  406e9a:	781d      	ldrb	r5, [r3, #0]
  406e9c:	f040 0004 	orr.w	r0, r0, #4
  406ea0:	9007      	str	r0, [sp, #28]
  406ea2:	e5fc      	b.n	406a9e <_svfprintf_r+0xa6>
  406ea4:	930a      	str	r3, [sp, #40]	; 0x28
  406ea6:	9b07      	ldr	r3, [sp, #28]
  406ea8:	f013 0320 	ands.w	r3, r3, #32
  406eac:	f000 810e 	beq.w	4070cc <_svfprintf_r+0x6d4>
  406eb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406eb2:	f103 0907 	add.w	r9, r3, #7
  406eb6:	f029 0307 	bic.w	r3, r9, #7
  406eba:	f103 0208 	add.w	r2, r3, #8
  406ebe:	e9d3 8900 	ldrd	r8, r9, [r3]
  406ec2:	920e      	str	r2, [sp, #56]	; 0x38
  406ec4:	2300      	movs	r3, #0
  406ec6:	e67c      	b.n	406bc2 <_svfprintf_r+0x1ca>
  406ec8:	781d      	ldrb	r5, [r3, #0]
  406eca:	4619      	mov	r1, r3
  406ecc:	222b      	movs	r2, #43	; 0x2b
  406ece:	e5e6      	b.n	406a9e <_svfprintf_r+0xa6>
  406ed0:	781d      	ldrb	r5, [r3, #0]
  406ed2:	2d2a      	cmp	r5, #42	; 0x2a
  406ed4:	f103 0101 	add.w	r1, r3, #1
  406ed8:	f000 87ad 	beq.w	407e36 <_svfprintf_r+0x143e>
  406edc:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  406ee0:	2809      	cmp	r0, #9
  406ee2:	460b      	mov	r3, r1
  406ee4:	f04f 0a00 	mov.w	sl, #0
  406ee8:	f63f adda 	bhi.w	406aa0 <_svfprintf_r+0xa8>
  406eec:	f813 5b01 	ldrb.w	r5, [r3], #1
  406ef0:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  406ef4:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  406ef8:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  406efc:	2809      	cmp	r0, #9
  406efe:	d9f5      	bls.n	406eec <_svfprintf_r+0x4f4>
  406f00:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  406f04:	e5cc      	b.n	406aa0 <_svfprintf_r+0xa8>
  406f06:	930a      	str	r3, [sp, #40]	; 0x28
  406f08:	9b07      	ldr	r3, [sp, #28]
  406f0a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  406f0e:	069b      	lsls	r3, r3, #26
  406f10:	f140 80a1 	bpl.w	407056 <_svfprintf_r+0x65e>
  406f14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406f16:	f103 0907 	add.w	r9, r3, #7
  406f1a:	f029 0907 	bic.w	r9, r9, #7
  406f1e:	e9d9 2300 	ldrd	r2, r3, [r9]
  406f22:	f109 0108 	add.w	r1, r9, #8
  406f26:	910e      	str	r1, [sp, #56]	; 0x38
  406f28:	4690      	mov	r8, r2
  406f2a:	4699      	mov	r9, r3
  406f2c:	2a00      	cmp	r2, #0
  406f2e:	f173 0300 	sbcs.w	r3, r3, #0
  406f32:	f2c0 840b 	blt.w	40774c <_svfprintf_r+0xd54>
  406f36:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  406f3a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  406f3e:	2301      	movs	r3, #1
  406f40:	e645      	b.n	406bce <_svfprintf_r+0x1d6>
  406f42:	930a      	str	r3, [sp, #40]	; 0x28
  406f44:	4b9b      	ldr	r3, [pc, #620]	; (4071b4 <_svfprintf_r+0x7bc>)
  406f46:	9316      	str	r3, [sp, #88]	; 0x58
  406f48:	9b07      	ldr	r3, [sp, #28]
  406f4a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  406f4e:	069b      	lsls	r3, r3, #26
  406f50:	f140 80f3 	bpl.w	40713a <_svfprintf_r+0x742>
  406f54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406f56:	f103 0907 	add.w	r9, r3, #7
  406f5a:	f029 0307 	bic.w	r3, r9, #7
  406f5e:	e9d3 8900 	ldrd	r8, r9, [r3]
  406f62:	f103 0208 	add.w	r2, r3, #8
  406f66:	920e      	str	r2, [sp, #56]	; 0x38
  406f68:	9b07      	ldr	r3, [sp, #28]
  406f6a:	07d9      	lsls	r1, r3, #31
  406f6c:	f140 80f5 	bpl.w	40715a <_svfprintf_r+0x762>
  406f70:	ea58 0309 	orrs.w	r3, r8, r9
  406f74:	f000 80f1 	beq.w	40715a <_svfprintf_r+0x762>
  406f78:	9a07      	ldr	r2, [sp, #28]
  406f7a:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  406f7e:	2330      	movs	r3, #48	; 0x30
  406f80:	f042 0202 	orr.w	r2, r2, #2
  406f84:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  406f88:	9207      	str	r2, [sp, #28]
  406f8a:	2302      	movs	r3, #2
  406f8c:	e619      	b.n	406bc2 <_svfprintf_r+0x1ca>
  406f8e:	781d      	ldrb	r5, [r3, #0]
  406f90:	4619      	mov	r1, r3
  406f92:	2a00      	cmp	r2, #0
  406f94:	f47f ad83 	bne.w	406a9e <_svfprintf_r+0xa6>
  406f98:	2220      	movs	r2, #32
  406f9a:	e580      	b.n	406a9e <_svfprintf_r+0xa6>
  406f9c:	9907      	ldr	r1, [sp, #28]
  406f9e:	f041 0120 	orr.w	r1, r1, #32
  406fa2:	9107      	str	r1, [sp, #28]
  406fa4:	781d      	ldrb	r5, [r3, #0]
  406fa6:	4619      	mov	r1, r3
  406fa8:	e579      	b.n	406a9e <_svfprintf_r+0xa6>
  406faa:	930a      	str	r3, [sp, #40]	; 0x28
  406fac:	9b07      	ldr	r3, [sp, #28]
  406fae:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  406fb2:	069a      	lsls	r2, r3, #26
  406fb4:	f140 84a1 	bpl.w	4078fa <_svfprintf_r+0xf02>
  406fb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406fba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406fbc:	ea4f 79e1 	mov.w	r9, r1, asr #31
  406fc0:	6813      	ldr	r3, [r2, #0]
  406fc2:	4608      	mov	r0, r1
  406fc4:	4688      	mov	r8, r1
  406fc6:	3204      	adds	r2, #4
  406fc8:	4649      	mov	r1, r9
  406fca:	920e      	str	r2, [sp, #56]	; 0x38
  406fcc:	e9c3 0100 	strd	r0, r1, [r3]
  406fd0:	e537      	b.n	406a42 <_svfprintf_r+0x4a>
  406fd2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406fd4:	930a      	str	r3, [sp, #40]	; 0x28
  406fd6:	6813      	ldr	r3, [r2, #0]
  406fd8:	9310      	str	r3, [sp, #64]	; 0x40
  406fda:	f04f 0b00 	mov.w	fp, #0
  406fde:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  406fe2:	f102 0904 	add.w	r9, r2, #4
  406fe6:	2b00      	cmp	r3, #0
  406fe8:	f000 863b 	beq.w	407c62 <_svfprintf_r+0x126a>
  406fec:	f1ba 0f00 	cmp.w	sl, #0
  406ff0:	9810      	ldr	r0, [sp, #64]	; 0x40
  406ff2:	f2c0 85e9 	blt.w	407bc8 <_svfprintf_r+0x11d0>
  406ff6:	4659      	mov	r1, fp
  406ff8:	4652      	mov	r2, sl
  406ffa:	f002 fb09 	bl	409610 <memchr>
  406ffe:	2800      	cmp	r0, #0
  407000:	f000 866c 	beq.w	407cdc <_svfprintf_r+0x12e4>
  407004:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407006:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40700a:	1ac3      	subs	r3, r0, r3
  40700c:	930d      	str	r3, [sp, #52]	; 0x34
  40700e:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  407012:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407016:	9309      	str	r3, [sp, #36]	; 0x24
  407018:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  40701c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  407020:	e60a      	b.n	406c38 <_svfprintf_r+0x240>
  407022:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  407026:	2100      	movs	r1, #0
  407028:	f813 5b01 	ldrb.w	r5, [r3], #1
  40702c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  407030:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  407034:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  407038:	2809      	cmp	r0, #9
  40703a:	d9f5      	bls.n	407028 <_svfprintf_r+0x630>
  40703c:	910c      	str	r1, [sp, #48]	; 0x30
  40703e:	e52f      	b.n	406aa0 <_svfprintf_r+0xa8>
  407040:	930a      	str	r3, [sp, #40]	; 0x28
  407042:	9b07      	ldr	r3, [sp, #28]
  407044:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407048:	f043 0310 	orr.w	r3, r3, #16
  40704c:	9307      	str	r3, [sp, #28]
  40704e:	9b07      	ldr	r3, [sp, #28]
  407050:	069b      	lsls	r3, r3, #26
  407052:	f53f af5f 	bmi.w	406f14 <_svfprintf_r+0x51c>
  407056:	9b07      	ldr	r3, [sp, #28]
  407058:	06d8      	lsls	r0, r3, #27
  40705a:	f100 8368 	bmi.w	40772e <_svfprintf_r+0xd36>
  40705e:	9b07      	ldr	r3, [sp, #28]
  407060:	0659      	lsls	r1, r3, #25
  407062:	f140 8364 	bpl.w	40772e <_svfprintf_r+0xd36>
  407066:	990e      	ldr	r1, [sp, #56]	; 0x38
  407068:	f9b1 8000 	ldrsh.w	r8, [r1]
  40706c:	3104      	adds	r1, #4
  40706e:	ea4f 79e8 	mov.w	r9, r8, asr #31
  407072:	4642      	mov	r2, r8
  407074:	464b      	mov	r3, r9
  407076:	910e      	str	r1, [sp, #56]	; 0x38
  407078:	e758      	b.n	406f2c <_svfprintf_r+0x534>
  40707a:	781d      	ldrb	r5, [r3, #0]
  40707c:	9907      	ldr	r1, [sp, #28]
  40707e:	2d6c      	cmp	r5, #108	; 0x6c
  407080:	f000 84cb 	beq.w	407a1a <_svfprintf_r+0x1022>
  407084:	f041 0110 	orr.w	r1, r1, #16
  407088:	9107      	str	r1, [sp, #28]
  40708a:	4619      	mov	r1, r3
  40708c:	e507      	b.n	406a9e <_svfprintf_r+0xa6>
  40708e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407090:	6829      	ldr	r1, [r5, #0]
  407092:	910c      	str	r1, [sp, #48]	; 0x30
  407094:	4608      	mov	r0, r1
  407096:	2800      	cmp	r0, #0
  407098:	4629      	mov	r1, r5
  40709a:	f101 0104 	add.w	r1, r1, #4
  40709e:	f2c0 84b5 	blt.w	407a0c <_svfprintf_r+0x1014>
  4070a2:	910e      	str	r1, [sp, #56]	; 0x38
  4070a4:	781d      	ldrb	r5, [r3, #0]
  4070a6:	4619      	mov	r1, r3
  4070a8:	e4f9      	b.n	406a9e <_svfprintf_r+0xa6>
  4070aa:	9907      	ldr	r1, [sp, #28]
  4070ac:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  4070b0:	9107      	str	r1, [sp, #28]
  4070b2:	781d      	ldrb	r5, [r3, #0]
  4070b4:	4619      	mov	r1, r3
  4070b6:	e4f2      	b.n	406a9e <_svfprintf_r+0xa6>
  4070b8:	930a      	str	r3, [sp, #40]	; 0x28
  4070ba:	9b07      	ldr	r3, [sp, #28]
  4070bc:	f043 0310 	orr.w	r3, r3, #16
  4070c0:	9307      	str	r3, [sp, #28]
  4070c2:	9b07      	ldr	r3, [sp, #28]
  4070c4:	f013 0320 	ands.w	r3, r3, #32
  4070c8:	f47f aef2 	bne.w	406eb0 <_svfprintf_r+0x4b8>
  4070cc:	9a07      	ldr	r2, [sp, #28]
  4070ce:	f012 0210 	ands.w	r2, r2, #16
  4070d2:	f040 8319 	bne.w	407708 <_svfprintf_r+0xd10>
  4070d6:	9b07      	ldr	r3, [sp, #28]
  4070d8:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  4070dc:	f000 8314 	beq.w	407708 <_svfprintf_r+0xd10>
  4070e0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4070e2:	4613      	mov	r3, r2
  4070e4:	460a      	mov	r2, r1
  4070e6:	3204      	adds	r2, #4
  4070e8:	f8b1 8000 	ldrh.w	r8, [r1]
  4070ec:	920e      	str	r2, [sp, #56]	; 0x38
  4070ee:	f04f 0900 	mov.w	r9, #0
  4070f2:	e566      	b.n	406bc2 <_svfprintf_r+0x1ca>
  4070f4:	930a      	str	r3, [sp, #40]	; 0x28
  4070f6:	9b07      	ldr	r3, [sp, #28]
  4070f8:	f043 0310 	orr.w	r3, r3, #16
  4070fc:	9307      	str	r3, [sp, #28]
  4070fe:	9b07      	ldr	r3, [sp, #28]
  407100:	0698      	lsls	r0, r3, #26
  407102:	f53f ad53 	bmi.w	406bac <_svfprintf_r+0x1b4>
  407106:	9b07      	ldr	r3, [sp, #28]
  407108:	06d9      	lsls	r1, r3, #27
  40710a:	f100 8306 	bmi.w	40771a <_svfprintf_r+0xd22>
  40710e:	9b07      	ldr	r3, [sp, #28]
  407110:	065a      	lsls	r2, r3, #25
  407112:	f140 8302 	bpl.w	40771a <_svfprintf_r+0xd22>
  407116:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407118:	f8b2 8000 	ldrh.w	r8, [r2]
  40711c:	3204      	adds	r2, #4
  40711e:	f04f 0900 	mov.w	r9, #0
  407122:	2301      	movs	r3, #1
  407124:	920e      	str	r2, [sp, #56]	; 0x38
  407126:	e54c      	b.n	406bc2 <_svfprintf_r+0x1ca>
  407128:	930a      	str	r3, [sp, #40]	; 0x28
  40712a:	4b23      	ldr	r3, [pc, #140]	; (4071b8 <_svfprintf_r+0x7c0>)
  40712c:	9316      	str	r3, [sp, #88]	; 0x58
  40712e:	9b07      	ldr	r3, [sp, #28]
  407130:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407134:	069b      	lsls	r3, r3, #26
  407136:	f53f af0d 	bmi.w	406f54 <_svfprintf_r+0x55c>
  40713a:	9b07      	ldr	r3, [sp, #28]
  40713c:	06d8      	lsls	r0, r3, #27
  40713e:	f140 83cd 	bpl.w	4078dc <_svfprintf_r+0xee4>
  407142:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407144:	4613      	mov	r3, r2
  407146:	681b      	ldr	r3, [r3, #0]
  407148:	4698      	mov	r8, r3
  40714a:	9b07      	ldr	r3, [sp, #28]
  40714c:	3204      	adds	r2, #4
  40714e:	07d9      	lsls	r1, r3, #31
  407150:	920e      	str	r2, [sp, #56]	; 0x38
  407152:	f04f 0900 	mov.w	r9, #0
  407156:	f53f af0b 	bmi.w	406f70 <_svfprintf_r+0x578>
  40715a:	2302      	movs	r3, #2
  40715c:	e531      	b.n	406bc2 <_svfprintf_r+0x1ca>
  40715e:	990e      	ldr	r1, [sp, #56]	; 0x38
  407160:	930a      	str	r3, [sp, #40]	; 0x28
  407162:	680a      	ldr	r2, [r1, #0]
  407164:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  407168:	2300      	movs	r3, #0
  40716a:	2201      	movs	r2, #1
  40716c:	3104      	adds	r1, #4
  40716e:	469c      	mov	ip, r3
  407170:	9209      	str	r2, [sp, #36]	; 0x24
  407172:	910e      	str	r1, [sp, #56]	; 0x38
  407174:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  407178:	ab26      	add	r3, sp, #152	; 0x98
  40717a:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  40717e:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  407182:	920d      	str	r2, [sp, #52]	; 0x34
  407184:	9310      	str	r3, [sp, #64]	; 0x40
  407186:	e55d      	b.n	406c44 <_svfprintf_r+0x24c>
  407188:	9907      	ldr	r1, [sp, #28]
  40718a:	f041 0108 	orr.w	r1, r1, #8
  40718e:	9107      	str	r1, [sp, #28]
  407190:	781d      	ldrb	r5, [r3, #0]
  407192:	4619      	mov	r1, r3
  407194:	e483      	b.n	406a9e <_svfprintf_r+0xa6>
  407196:	9907      	ldr	r1, [sp, #28]
  407198:	f041 0101 	orr.w	r1, r1, #1
  40719c:	9107      	str	r1, [sp, #28]
  40719e:	781d      	ldrb	r5, [r3, #0]
  4071a0:	4619      	mov	r1, r3
  4071a2:	e47c      	b.n	406a9e <_svfprintf_r+0xa6>
  4071a4:	9907      	ldr	r1, [sp, #28]
  4071a6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4071aa:	9107      	str	r1, [sp, #28]
  4071ac:	781d      	ldrb	r5, [r3, #0]
  4071ae:	4619      	mov	r1, r3
  4071b0:	e475      	b.n	406a9e <_svfprintf_r+0xa6>
  4071b2:	bf00      	nop
  4071b4:	0040a4f4 	.word	0x0040a4f4
  4071b8:	0040a4e0 	.word	0x0040a4e0
  4071bc:	0040a4c0 	.word	0x0040a4c0
  4071c0:	0040a4b0 	.word	0x0040a4b0
  4071c4:	930a      	str	r3, [sp, #40]	; 0x28
  4071c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4071c8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4071cc:	f103 0907 	add.w	r9, r3, #7
  4071d0:	f029 0307 	bic.w	r3, r9, #7
  4071d4:	f103 0208 	add.w	r2, r3, #8
  4071d8:	920e      	str	r2, [sp, #56]	; 0x38
  4071da:	681a      	ldr	r2, [r3, #0]
  4071dc:	9214      	str	r2, [sp, #80]	; 0x50
  4071de:	685b      	ldr	r3, [r3, #4]
  4071e0:	9315      	str	r3, [sp, #84]	; 0x54
  4071e2:	9915      	ldr	r1, [sp, #84]	; 0x54
  4071e4:	9814      	ldr	r0, [sp, #80]	; 0x50
  4071e6:	f7fd fe67 	bl	404eb8 <__fpclassifyd>
  4071ea:	2801      	cmp	r0, #1
  4071ec:	46d3      	mov	fp, sl
  4071ee:	9814      	ldr	r0, [sp, #80]	; 0x50
  4071f0:	9915      	ldr	r1, [sp, #84]	; 0x54
  4071f2:	f040 8359 	bne.w	4078a8 <_svfprintf_r+0xeb0>
  4071f6:	2200      	movs	r2, #0
  4071f8:	2300      	movs	r3, #0
  4071fa:	f7fe fbef 	bl	4059dc <__aeabi_dcmplt>
  4071fe:	2800      	cmp	r0, #0
  407200:	f040 8564 	bne.w	407ccc <_svfprintf_r+0x12d4>
  407204:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  407208:	9b07      	ldr	r3, [sp, #28]
  40720a:	4abe      	ldr	r2, [pc, #760]	; (407504 <_svfprintf_r+0xb0c>)
  40720c:	f8df e300 	ldr.w	lr, [pc, #768]	; 407510 <_svfprintf_r+0xb18>
  407210:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  407214:	9307      	str	r3, [sp, #28]
  407216:	4613      	mov	r3, r2
  407218:	2103      	movs	r1, #3
  40721a:	2000      	movs	r0, #0
  40721c:	2d47      	cmp	r5, #71	; 0x47
  40721e:	bfd8      	it	le
  407220:	4673      	movle	r3, lr
  407222:	9109      	str	r1, [sp, #36]	; 0x24
  407224:	9011      	str	r0, [sp, #68]	; 0x44
  407226:	9310      	str	r3, [sp, #64]	; 0x40
  407228:	910d      	str	r1, [sp, #52]	; 0x34
  40722a:	9012      	str	r0, [sp, #72]	; 0x48
  40722c:	e504      	b.n	406c38 <_svfprintf_r+0x240>
  40722e:	980e      	ldr	r0, [sp, #56]	; 0x38
  407230:	9907      	ldr	r1, [sp, #28]
  407232:	930a      	str	r3, [sp, #40]	; 0x28
  407234:	2230      	movs	r2, #48	; 0x30
  407236:	6803      	ldr	r3, [r0, #0]
  407238:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  40723c:	4602      	mov	r2, r0
  40723e:	2578      	movs	r5, #120	; 0x78
  407240:	f041 0102 	orr.w	r1, r1, #2
  407244:	3204      	adds	r2, #4
  407246:	4698      	mov	r8, r3
  407248:	4baf      	ldr	r3, [pc, #700]	; (407508 <_svfprintf_r+0xb10>)
  40724a:	9316      	str	r3, [sp, #88]	; 0x58
  40724c:	9107      	str	r1, [sp, #28]
  40724e:	920e      	str	r2, [sp, #56]	; 0x38
  407250:	f04f 0900 	mov.w	r9, #0
  407254:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  407258:	2302      	movs	r3, #2
  40725a:	e4b2      	b.n	406bc2 <_svfprintf_r+0x1ca>
  40725c:	930a      	str	r3, [sp, #40]	; 0x28
  40725e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407262:	2d00      	cmp	r5, #0
  407264:	f000 83c6 	beq.w	4079f4 <_svfprintf_r+0xffc>
  407268:	2300      	movs	r3, #0
  40726a:	2201      	movs	r2, #1
  40726c:	469c      	mov	ip, r3
  40726e:	9209      	str	r2, [sp, #36]	; 0x24
  407270:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  407274:	e77e      	b.n	407174 <_svfprintf_r+0x77c>
  407276:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40727a:	e539      	b.n	406cf0 <_svfprintf_r+0x2f8>
  40727c:	2b01      	cmp	r3, #1
  40727e:	f47f acb8 	bne.w	406bf2 <_svfprintf_r+0x1fa>
  407282:	f1b9 0f00 	cmp.w	r9, #0
  407286:	bf08      	it	eq
  407288:	f1b8 0f0a 	cmpeq.w	r8, #10
  40728c:	f080 821c 	bcs.w	4076c8 <_svfprintf_r+0xcd0>
  407290:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  407294:	f108 0830 	add.w	r8, r8, #48	; 0x30
  407298:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  40729c:	ebcb 0307 	rsb	r3, fp, r7
  4072a0:	930d      	str	r3, [sp, #52]	; 0x34
  4072a2:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4072a6:	e4bf      	b.n	406c28 <_svfprintf_r+0x230>
  4072a8:	2d65      	cmp	r5, #101	; 0x65
  4072aa:	f340 80a0 	ble.w	4073ee <_svfprintf_r+0x9f6>
  4072ae:	9814      	ldr	r0, [sp, #80]	; 0x50
  4072b0:	9915      	ldr	r1, [sp, #84]	; 0x54
  4072b2:	2200      	movs	r2, #0
  4072b4:	2300      	movs	r3, #0
  4072b6:	f7fe fb87 	bl	4059c8 <__aeabi_dcmpeq>
  4072ba:	2800      	cmp	r0, #0
  4072bc:	f000 8145 	beq.w	40754a <_svfprintf_r+0xb52>
  4072c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4072c2:	4a92      	ldr	r2, [pc, #584]	; (40750c <_svfprintf_r+0xb14>)
  4072c4:	6022      	str	r2, [r4, #0]
  4072c6:	3301      	adds	r3, #1
  4072c8:	f10b 0b01 	add.w	fp, fp, #1
  4072cc:	2201      	movs	r2, #1
  4072ce:	2b07      	cmp	r3, #7
  4072d0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4072d4:	9324      	str	r3, [sp, #144]	; 0x90
  4072d6:	6062      	str	r2, [r4, #4]
  4072d8:	f300 8334 	bgt.w	407944 <_svfprintf_r+0xf4c>
  4072dc:	3408      	adds	r4, #8
  4072de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4072e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4072e2:	4293      	cmp	r3, r2
  4072e4:	db03      	blt.n	4072ee <_svfprintf_r+0x8f6>
  4072e6:	9b07      	ldr	r3, [sp, #28]
  4072e8:	07da      	lsls	r2, r3, #31
  4072ea:	f57f ad7f 	bpl.w	406dec <_svfprintf_r+0x3f4>
  4072ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4072f0:	9918      	ldr	r1, [sp, #96]	; 0x60
  4072f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4072f4:	6022      	str	r2, [r4, #0]
  4072f6:	3301      	adds	r3, #1
  4072f8:	448b      	add	fp, r1
  4072fa:	2b07      	cmp	r3, #7
  4072fc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  407300:	6061      	str	r1, [r4, #4]
  407302:	9324      	str	r3, [sp, #144]	; 0x90
  407304:	f300 8390 	bgt.w	407a28 <_svfprintf_r+0x1030>
  407308:	3408      	adds	r4, #8
  40730a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40730c:	1e5d      	subs	r5, r3, #1
  40730e:	2d00      	cmp	r5, #0
  407310:	f77f ad6c 	ble.w	406dec <_svfprintf_r+0x3f4>
  407314:	2d10      	cmp	r5, #16
  407316:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407318:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 407514 <_svfprintf_r+0xb1c>
  40731c:	f340 81ba 	ble.w	407694 <_svfprintf_r+0xc9c>
  407320:	f04f 0810 	mov.w	r8, #16
  407324:	465a      	mov	r2, fp
  407326:	f8dd a020 	ldr.w	sl, [sp, #32]
  40732a:	e004      	b.n	407336 <_svfprintf_r+0x93e>
  40732c:	3408      	adds	r4, #8
  40732e:	3d10      	subs	r5, #16
  407330:	2d10      	cmp	r5, #16
  407332:	f340 81ae 	ble.w	407692 <_svfprintf_r+0xc9a>
  407336:	3301      	adds	r3, #1
  407338:	3210      	adds	r2, #16
  40733a:	2b07      	cmp	r3, #7
  40733c:	9225      	str	r2, [sp, #148]	; 0x94
  40733e:	9324      	str	r3, [sp, #144]	; 0x90
  407340:	f8c4 9000 	str.w	r9, [r4]
  407344:	f8c4 8004 	str.w	r8, [r4, #4]
  407348:	ddf0      	ble.n	40732c <_svfprintf_r+0x934>
  40734a:	4650      	mov	r0, sl
  40734c:	4631      	mov	r1, r6
  40734e:	aa23      	add	r2, sp, #140	; 0x8c
  407350:	f002 ff0c 	bl	40a16c <__ssprint_r>
  407354:	2800      	cmp	r0, #0
  407356:	f47f ac15 	bne.w	406b84 <_svfprintf_r+0x18c>
  40735a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40735c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40735e:	463c      	mov	r4, r7
  407360:	e7e5      	b.n	40732e <_svfprintf_r+0x936>
  407362:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407364:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407366:	ebc2 0a03 	rsb	sl, r2, r3
  40736a:	f1ba 0f00 	cmp.w	sl, #0
  40736e:	f77f ace7 	ble.w	406d40 <_svfprintf_r+0x348>
  407372:	f1ba 0f10 	cmp.w	sl, #16
  407376:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407378:	f8df 9198 	ldr.w	r9, [pc, #408]	; 407514 <_svfprintf_r+0xb1c>
  40737c:	dd2b      	ble.n	4073d6 <_svfprintf_r+0x9de>
  40737e:	4649      	mov	r1, r9
  407380:	465b      	mov	r3, fp
  407382:	46a9      	mov	r9, r5
  407384:	f04f 0810 	mov.w	r8, #16
  407388:	f8dd b020 	ldr.w	fp, [sp, #32]
  40738c:	460d      	mov	r5, r1
  40738e:	e006      	b.n	40739e <_svfprintf_r+0x9a6>
  407390:	f1aa 0a10 	sub.w	sl, sl, #16
  407394:	f1ba 0f10 	cmp.w	sl, #16
  407398:	f104 0408 	add.w	r4, r4, #8
  40739c:	dd17      	ble.n	4073ce <_svfprintf_r+0x9d6>
  40739e:	3201      	adds	r2, #1
  4073a0:	3310      	adds	r3, #16
  4073a2:	2a07      	cmp	r2, #7
  4073a4:	9325      	str	r3, [sp, #148]	; 0x94
  4073a6:	9224      	str	r2, [sp, #144]	; 0x90
  4073a8:	e884 0120 	stmia.w	r4, {r5, r8}
  4073ac:	ddf0      	ble.n	407390 <_svfprintf_r+0x998>
  4073ae:	4658      	mov	r0, fp
  4073b0:	4631      	mov	r1, r6
  4073b2:	aa23      	add	r2, sp, #140	; 0x8c
  4073b4:	f002 feda 	bl	40a16c <__ssprint_r>
  4073b8:	2800      	cmp	r0, #0
  4073ba:	f47f abe3 	bne.w	406b84 <_svfprintf_r+0x18c>
  4073be:	f1aa 0a10 	sub.w	sl, sl, #16
  4073c2:	f1ba 0f10 	cmp.w	sl, #16
  4073c6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4073c8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4073ca:	463c      	mov	r4, r7
  4073cc:	dce7      	bgt.n	40739e <_svfprintf_r+0x9a6>
  4073ce:	469b      	mov	fp, r3
  4073d0:	462b      	mov	r3, r5
  4073d2:	464d      	mov	r5, r9
  4073d4:	4699      	mov	r9, r3
  4073d6:	3201      	adds	r2, #1
  4073d8:	44d3      	add	fp, sl
  4073da:	2a07      	cmp	r2, #7
  4073dc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4073e0:	9224      	str	r2, [sp, #144]	; 0x90
  4073e2:	e884 0600 	stmia.w	r4, {r9, sl}
  4073e6:	f300 8252 	bgt.w	40788e <_svfprintf_r+0xe96>
  4073ea:	3408      	adds	r4, #8
  4073ec:	e4a8      	b.n	406d40 <_svfprintf_r+0x348>
  4073ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4073f0:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4073f2:	2b01      	cmp	r3, #1
  4073f4:	f340 8220 	ble.w	407838 <_svfprintf_r+0xe40>
  4073f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4073fa:	6023      	str	r3, [r4, #0]
  4073fc:	3501      	adds	r5, #1
  4073fe:	f10b 0301 	add.w	r3, fp, #1
  407402:	2201      	movs	r2, #1
  407404:	2d07      	cmp	r5, #7
  407406:	9325      	str	r3, [sp, #148]	; 0x94
  407408:	9524      	str	r5, [sp, #144]	; 0x90
  40740a:	6062      	str	r2, [r4, #4]
  40740c:	f300 8226 	bgt.w	40785c <_svfprintf_r+0xe64>
  407410:	3408      	adds	r4, #8
  407412:	9918      	ldr	r1, [sp, #96]	; 0x60
  407414:	6061      	str	r1, [r4, #4]
  407416:	3501      	adds	r5, #1
  407418:	eb03 0b01 	add.w	fp, r3, r1
  40741c:	2d07      	cmp	r5, #7
  40741e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407420:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  407424:	9524      	str	r5, [sp, #144]	; 0x90
  407426:	6023      	str	r3, [r4, #0]
  407428:	f300 8224 	bgt.w	407874 <_svfprintf_r+0xe7c>
  40742c:	3408      	adds	r4, #8
  40742e:	2300      	movs	r3, #0
  407430:	9814      	ldr	r0, [sp, #80]	; 0x50
  407432:	9915      	ldr	r1, [sp, #84]	; 0x54
  407434:	2200      	movs	r2, #0
  407436:	f7fe fac7 	bl	4059c8 <__aeabi_dcmpeq>
  40743a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40743c:	2800      	cmp	r0, #0
  40743e:	f040 80de 	bne.w	4075fe <_svfprintf_r+0xc06>
  407442:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407444:	3b01      	subs	r3, #1
  407446:	3501      	adds	r5, #1
  407448:	3201      	adds	r2, #1
  40744a:	449b      	add	fp, r3
  40744c:	2d07      	cmp	r5, #7
  40744e:	9524      	str	r5, [sp, #144]	; 0x90
  407450:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  407454:	6022      	str	r2, [r4, #0]
  407456:	6063      	str	r3, [r4, #4]
  407458:	f300 810e 	bgt.w	407678 <_svfprintf_r+0xc80>
  40745c:	3408      	adds	r4, #8
  40745e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  407460:	6062      	str	r2, [r4, #4]
  407462:	3501      	adds	r5, #1
  407464:	4493      	add	fp, r2
  407466:	ab1f      	add	r3, sp, #124	; 0x7c
  407468:	2d07      	cmp	r5, #7
  40746a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40746e:	9524      	str	r5, [sp, #144]	; 0x90
  407470:	6023      	str	r3, [r4, #0]
  407472:	f77f acba 	ble.w	406dea <_svfprintf_r+0x3f2>
  407476:	9808      	ldr	r0, [sp, #32]
  407478:	4631      	mov	r1, r6
  40747a:	aa23      	add	r2, sp, #140	; 0x8c
  40747c:	f002 fe76 	bl	40a16c <__ssprint_r>
  407480:	2800      	cmp	r0, #0
  407482:	f47f ab7f 	bne.w	406b84 <_svfprintf_r+0x18c>
  407486:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40748a:	463c      	mov	r4, r7
  40748c:	e4ae      	b.n	406dec <_svfprintf_r+0x3f4>
  40748e:	2b00      	cmp	r3, #0
  407490:	d132      	bne.n	4074f8 <_svfprintf_r+0xb00>
  407492:	9b07      	ldr	r3, [sp, #28]
  407494:	07d8      	lsls	r0, r3, #31
  407496:	d52f      	bpl.n	4074f8 <_svfprintf_r+0xb00>
  407498:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  40749c:	2330      	movs	r3, #48	; 0x30
  40749e:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4074a2:	ebcb 0307 	rsb	r3, fp, r7
  4074a6:	930d      	str	r3, [sp, #52]	; 0x34
  4074a8:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4074ac:	f7ff bbbc 	b.w	406c28 <_svfprintf_r+0x230>
  4074b0:	9808      	ldr	r0, [sp, #32]
  4074b2:	4631      	mov	r1, r6
  4074b4:	aa23      	add	r2, sp, #140	; 0x8c
  4074b6:	f002 fe59 	bl	40a16c <__ssprint_r>
  4074ba:	2800      	cmp	r0, #0
  4074bc:	f47f ab62 	bne.w	406b84 <_svfprintf_r+0x18c>
  4074c0:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4074c4:	463c      	mov	r4, r7
  4074c6:	e47f      	b.n	406dc8 <_svfprintf_r+0x3d0>
  4074c8:	9808      	ldr	r0, [sp, #32]
  4074ca:	4631      	mov	r1, r6
  4074cc:	aa23      	add	r2, sp, #140	; 0x8c
  4074ce:	f002 fe4d 	bl	40a16c <__ssprint_r>
  4074d2:	2800      	cmp	r0, #0
  4074d4:	f47f ab56 	bne.w	406b84 <_svfprintf_r+0x18c>
  4074d8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4074dc:	463c      	mov	r4, r7
  4074de:	e41a      	b.n	406d16 <_svfprintf_r+0x31e>
  4074e0:	9808      	ldr	r0, [sp, #32]
  4074e2:	4631      	mov	r1, r6
  4074e4:	aa23      	add	r2, sp, #140	; 0x8c
  4074e6:	f002 fe41 	bl	40a16c <__ssprint_r>
  4074ea:	2800      	cmp	r0, #0
  4074ec:	f47f ab4a 	bne.w	406b84 <_svfprintf_r+0x18c>
  4074f0:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4074f4:	463c      	mov	r4, r7
  4074f6:	e41f      	b.n	406d38 <_svfprintf_r+0x340>
  4074f8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  4074fc:	9710      	str	r7, [sp, #64]	; 0x40
  4074fe:	f7ff bb93 	b.w	406c28 <_svfprintf_r+0x230>
  407502:	bf00      	nop
  407504:	0040a4d4 	.word	0x0040a4d4
  407508:	0040a4f4 	.word	0x0040a4f4
  40750c:	0040a510 	.word	0x0040a510
  407510:	0040a4d0 	.word	0x0040a4d0
  407514:	0040a4b0 	.word	0x0040a4b0
  407518:	9816      	ldr	r0, [sp, #88]	; 0x58
  40751a:	46bb      	mov	fp, r7
  40751c:	ea4f 1318 	mov.w	r3, r8, lsr #4
  407520:	f008 010f 	and.w	r1, r8, #15
  407524:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  407528:	ea4f 1219 	mov.w	r2, r9, lsr #4
  40752c:	4698      	mov	r8, r3
  40752e:	4691      	mov	r9, r2
  407530:	5c43      	ldrb	r3, [r0, r1]
  407532:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  407536:	ea58 0309 	orrs.w	r3, r8, r9
  40753a:	d1ef      	bne.n	40751c <_svfprintf_r+0xb24>
  40753c:	465b      	mov	r3, fp
  40753e:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  407542:	1afb      	subs	r3, r7, r3
  407544:	930d      	str	r3, [sp, #52]	; 0x34
  407546:	f7ff bb6f 	b.w	406c28 <_svfprintf_r+0x230>
  40754a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40754c:	2d00      	cmp	r5, #0
  40754e:	f340 8205 	ble.w	40795c <_svfprintf_r+0xf64>
  407552:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  407554:	9912      	ldr	r1, [sp, #72]	; 0x48
  407556:	428a      	cmp	r2, r1
  407558:	4613      	mov	r3, r2
  40755a:	bfa8      	it	ge
  40755c:	460b      	movge	r3, r1
  40755e:	461d      	mov	r5, r3
  407560:	9910      	ldr	r1, [sp, #64]	; 0x40
  407562:	2d00      	cmp	r5, #0
  407564:	eb01 0a02 	add.w	sl, r1, r2
  407568:	dd0b      	ble.n	407582 <_svfprintf_r+0xb8a>
  40756a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40756c:	6021      	str	r1, [r4, #0]
  40756e:	3301      	adds	r3, #1
  407570:	44ab      	add	fp, r5
  407572:	2b07      	cmp	r3, #7
  407574:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  407578:	6065      	str	r5, [r4, #4]
  40757a:	9324      	str	r3, [sp, #144]	; 0x90
  40757c:	f300 834d 	bgt.w	407c1a <_svfprintf_r+0x1222>
  407580:	3408      	adds	r4, #8
  407582:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407584:	2d00      	cmp	r5, #0
  407586:	bfa8      	it	ge
  407588:	1b5b      	subge	r3, r3, r5
  40758a:	2b00      	cmp	r3, #0
  40758c:	461d      	mov	r5, r3
  40758e:	f340 80f5 	ble.w	40777c <_svfprintf_r+0xd84>
  407592:	2d10      	cmp	r5, #16
  407594:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407596:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 407b8c <_svfprintf_r+0x1194>
  40759a:	f340 81c6 	ble.w	40792a <_svfprintf_r+0xf32>
  40759e:	465a      	mov	r2, fp
  4075a0:	f04f 0810 	mov.w	r8, #16
  4075a4:	f8dd b020 	ldr.w	fp, [sp, #32]
  4075a8:	e004      	b.n	4075b4 <_svfprintf_r+0xbbc>
  4075aa:	3408      	adds	r4, #8
  4075ac:	3d10      	subs	r5, #16
  4075ae:	2d10      	cmp	r5, #16
  4075b0:	f340 81ba 	ble.w	407928 <_svfprintf_r+0xf30>
  4075b4:	3301      	adds	r3, #1
  4075b6:	3210      	adds	r2, #16
  4075b8:	2b07      	cmp	r3, #7
  4075ba:	9225      	str	r2, [sp, #148]	; 0x94
  4075bc:	9324      	str	r3, [sp, #144]	; 0x90
  4075be:	f8c4 9000 	str.w	r9, [r4]
  4075c2:	f8c4 8004 	str.w	r8, [r4, #4]
  4075c6:	ddf0      	ble.n	4075aa <_svfprintf_r+0xbb2>
  4075c8:	4658      	mov	r0, fp
  4075ca:	4631      	mov	r1, r6
  4075cc:	aa23      	add	r2, sp, #140	; 0x8c
  4075ce:	f002 fdcd 	bl	40a16c <__ssprint_r>
  4075d2:	2800      	cmp	r0, #0
  4075d4:	f47f aad6 	bne.w	406b84 <_svfprintf_r+0x18c>
  4075d8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4075da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4075dc:	463c      	mov	r4, r7
  4075de:	e7e5      	b.n	4075ac <_svfprintf_r+0xbb4>
  4075e0:	9808      	ldr	r0, [sp, #32]
  4075e2:	4631      	mov	r1, r6
  4075e4:	aa23      	add	r2, sp, #140	; 0x8c
  4075e6:	f002 fdc1 	bl	40a16c <__ssprint_r>
  4075ea:	2800      	cmp	r0, #0
  4075ec:	f47f aaca 	bne.w	406b84 <_svfprintf_r+0x18c>
  4075f0:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4075f4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4075f8:	463c      	mov	r4, r7
  4075fa:	f7ff bb79 	b.w	406cf0 <_svfprintf_r+0x2f8>
  4075fe:	f103 38ff 	add.w	r8, r3, #4294967295
  407602:	f1b8 0f00 	cmp.w	r8, #0
  407606:	f77f af2a 	ble.w	40745e <_svfprintf_r+0xa66>
  40760a:	f1b8 0f10 	cmp.w	r8, #16
  40760e:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 407b8c <_svfprintf_r+0x1194>
  407612:	dd25      	ble.n	407660 <_svfprintf_r+0xc68>
  407614:	465b      	mov	r3, fp
  407616:	f04f 0a10 	mov.w	sl, #16
  40761a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40761e:	e006      	b.n	40762e <_svfprintf_r+0xc36>
  407620:	f1a8 0810 	sub.w	r8, r8, #16
  407624:	f1b8 0f10 	cmp.w	r8, #16
  407628:	f104 0408 	add.w	r4, r4, #8
  40762c:	dd17      	ble.n	40765e <_svfprintf_r+0xc66>
  40762e:	3501      	adds	r5, #1
  407630:	3310      	adds	r3, #16
  407632:	2d07      	cmp	r5, #7
  407634:	9325      	str	r3, [sp, #148]	; 0x94
  407636:	9524      	str	r5, [sp, #144]	; 0x90
  407638:	e884 0600 	stmia.w	r4, {r9, sl}
  40763c:	ddf0      	ble.n	407620 <_svfprintf_r+0xc28>
  40763e:	4658      	mov	r0, fp
  407640:	4631      	mov	r1, r6
  407642:	aa23      	add	r2, sp, #140	; 0x8c
  407644:	f002 fd92 	bl	40a16c <__ssprint_r>
  407648:	2800      	cmp	r0, #0
  40764a:	f47f aa9b 	bne.w	406b84 <_svfprintf_r+0x18c>
  40764e:	f1a8 0810 	sub.w	r8, r8, #16
  407652:	f1b8 0f10 	cmp.w	r8, #16
  407656:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407658:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40765a:	463c      	mov	r4, r7
  40765c:	dce7      	bgt.n	40762e <_svfprintf_r+0xc36>
  40765e:	469b      	mov	fp, r3
  407660:	3501      	adds	r5, #1
  407662:	44c3      	add	fp, r8
  407664:	2d07      	cmp	r5, #7
  407666:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40766a:	9524      	str	r5, [sp, #144]	; 0x90
  40766c:	f8c4 9000 	str.w	r9, [r4]
  407670:	f8c4 8004 	str.w	r8, [r4, #4]
  407674:	f77f aef2 	ble.w	40745c <_svfprintf_r+0xa64>
  407678:	9808      	ldr	r0, [sp, #32]
  40767a:	4631      	mov	r1, r6
  40767c:	aa23      	add	r2, sp, #140	; 0x8c
  40767e:	f002 fd75 	bl	40a16c <__ssprint_r>
  407682:	2800      	cmp	r0, #0
  407684:	f47f aa7e 	bne.w	406b84 <_svfprintf_r+0x18c>
  407688:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40768c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40768e:	463c      	mov	r4, r7
  407690:	e6e5      	b.n	40745e <_svfprintf_r+0xa66>
  407692:	4693      	mov	fp, r2
  407694:	3301      	adds	r3, #1
  407696:	44ab      	add	fp, r5
  407698:	2b07      	cmp	r3, #7
  40769a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40769e:	9324      	str	r3, [sp, #144]	; 0x90
  4076a0:	f8c4 9000 	str.w	r9, [r4]
  4076a4:	6065      	str	r5, [r4, #4]
  4076a6:	f77f aba0 	ble.w	406dea <_svfprintf_r+0x3f2>
  4076aa:	e6e4      	b.n	407476 <_svfprintf_r+0xa7e>
  4076ac:	2b30      	cmp	r3, #48	; 0x30
  4076ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4076b0:	f43f af47 	beq.w	407542 <_svfprintf_r+0xb4a>
  4076b4:	3b01      	subs	r3, #1
  4076b6:	461a      	mov	r2, r3
  4076b8:	9310      	str	r3, [sp, #64]	; 0x40
  4076ba:	1aba      	subs	r2, r7, r2
  4076bc:	2330      	movs	r3, #48	; 0x30
  4076be:	920d      	str	r2, [sp, #52]	; 0x34
  4076c0:	f801 3c01 	strb.w	r3, [r1, #-1]
  4076c4:	f7ff bab0 	b.w	406c28 <_svfprintf_r+0x230>
  4076c8:	46bb      	mov	fp, r7
  4076ca:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4076ce:	4640      	mov	r0, r8
  4076d0:	4649      	mov	r1, r9
  4076d2:	220a      	movs	r2, #10
  4076d4:	2300      	movs	r3, #0
  4076d6:	f002 fe4d 	bl	40a374 <__aeabi_uldivmod>
  4076da:	3230      	adds	r2, #48	; 0x30
  4076dc:	4640      	mov	r0, r8
  4076de:	4649      	mov	r1, r9
  4076e0:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4076e4:	2300      	movs	r3, #0
  4076e6:	220a      	movs	r2, #10
  4076e8:	f002 fe44 	bl	40a374 <__aeabi_uldivmod>
  4076ec:	4680      	mov	r8, r0
  4076ee:	4689      	mov	r9, r1
  4076f0:	ea58 0309 	orrs.w	r3, r8, r9
  4076f4:	d1eb      	bne.n	4076ce <_svfprintf_r+0xcd6>
  4076f6:	465b      	mov	r3, fp
  4076f8:	1afb      	subs	r3, r7, r3
  4076fa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4076fe:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  407702:	930d      	str	r3, [sp, #52]	; 0x34
  407704:	f7ff ba90 	b.w	406c28 <_svfprintf_r+0x230>
  407708:	990e      	ldr	r1, [sp, #56]	; 0x38
  40770a:	680a      	ldr	r2, [r1, #0]
  40770c:	3104      	adds	r1, #4
  40770e:	910e      	str	r1, [sp, #56]	; 0x38
  407710:	4690      	mov	r8, r2
  407712:	f04f 0900 	mov.w	r9, #0
  407716:	f7ff ba54 	b.w	406bc2 <_svfprintf_r+0x1ca>
  40771a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40771c:	680a      	ldr	r2, [r1, #0]
  40771e:	3104      	adds	r1, #4
  407720:	2301      	movs	r3, #1
  407722:	910e      	str	r1, [sp, #56]	; 0x38
  407724:	4690      	mov	r8, r2
  407726:	f04f 0900 	mov.w	r9, #0
  40772a:	f7ff ba4a 	b.w	406bc2 <_svfprintf_r+0x1ca>
  40772e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407730:	6813      	ldr	r3, [r2, #0]
  407732:	4698      	mov	r8, r3
  407734:	ea4f 79e3 	mov.w	r9, r3, asr #31
  407738:	4613      	mov	r3, r2
  40773a:	3304      	adds	r3, #4
  40773c:	4642      	mov	r2, r8
  40773e:	930e      	str	r3, [sp, #56]	; 0x38
  407740:	2a00      	cmp	r2, #0
  407742:	464b      	mov	r3, r9
  407744:	f173 0300 	sbcs.w	r3, r3, #0
  407748:	f6bf abf5 	bge.w	406f36 <_svfprintf_r+0x53e>
  40774c:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  407750:	f1d8 0800 	rsbs	r8, r8, #0
  407754:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  407758:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40775c:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  407760:	2301      	movs	r3, #1
  407762:	f7ff ba34 	b.w	406bce <_svfprintf_r+0x1d6>
  407766:	9808      	ldr	r0, [sp, #32]
  407768:	4631      	mov	r1, r6
  40776a:	aa23      	add	r2, sp, #140	; 0x8c
  40776c:	f002 fcfe 	bl	40a16c <__ssprint_r>
  407770:	2800      	cmp	r0, #0
  407772:	f47f aa07 	bne.w	406b84 <_svfprintf_r+0x18c>
  407776:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40777a:	463c      	mov	r4, r7
  40777c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40777e:	9912      	ldr	r1, [sp, #72]	; 0x48
  407780:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407782:	440a      	add	r2, r1
  407784:	4690      	mov	r8, r2
  407786:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  407788:	4293      	cmp	r3, r2
  40778a:	db46      	blt.n	40781a <_svfprintf_r+0xe22>
  40778c:	9a07      	ldr	r2, [sp, #28]
  40778e:	07d0      	lsls	r0, r2, #31
  407790:	d443      	bmi.n	40781a <_svfprintf_r+0xe22>
  407792:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  407794:	ebc8 050a 	rsb	r5, r8, sl
  407798:	1ad3      	subs	r3, r2, r3
  40779a:	429d      	cmp	r5, r3
  40779c:	bfa8      	it	ge
  40779e:	461d      	movge	r5, r3
  4077a0:	2d00      	cmp	r5, #0
  4077a2:	dd0c      	ble.n	4077be <_svfprintf_r+0xdc6>
  4077a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4077a6:	f8c4 8000 	str.w	r8, [r4]
  4077aa:	3201      	adds	r2, #1
  4077ac:	44ab      	add	fp, r5
  4077ae:	2a07      	cmp	r2, #7
  4077b0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4077b4:	6065      	str	r5, [r4, #4]
  4077b6:	9224      	str	r2, [sp, #144]	; 0x90
  4077b8:	f300 8267 	bgt.w	407c8a <_svfprintf_r+0x1292>
  4077bc:	3408      	adds	r4, #8
  4077be:	2d00      	cmp	r5, #0
  4077c0:	bfac      	ite	ge
  4077c2:	1b5d      	subge	r5, r3, r5
  4077c4:	461d      	movlt	r5, r3
  4077c6:	2d00      	cmp	r5, #0
  4077c8:	f77f ab10 	ble.w	406dec <_svfprintf_r+0x3f4>
  4077cc:	2d10      	cmp	r5, #16
  4077ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4077d0:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 407b8c <_svfprintf_r+0x1194>
  4077d4:	f77f af5e 	ble.w	407694 <_svfprintf_r+0xc9c>
  4077d8:	f04f 0810 	mov.w	r8, #16
  4077dc:	465a      	mov	r2, fp
  4077de:	f8dd a020 	ldr.w	sl, [sp, #32]
  4077e2:	e004      	b.n	4077ee <_svfprintf_r+0xdf6>
  4077e4:	3408      	adds	r4, #8
  4077e6:	3d10      	subs	r5, #16
  4077e8:	2d10      	cmp	r5, #16
  4077ea:	f77f af52 	ble.w	407692 <_svfprintf_r+0xc9a>
  4077ee:	3301      	adds	r3, #1
  4077f0:	3210      	adds	r2, #16
  4077f2:	2b07      	cmp	r3, #7
  4077f4:	9225      	str	r2, [sp, #148]	; 0x94
  4077f6:	9324      	str	r3, [sp, #144]	; 0x90
  4077f8:	f8c4 9000 	str.w	r9, [r4]
  4077fc:	f8c4 8004 	str.w	r8, [r4, #4]
  407800:	ddf0      	ble.n	4077e4 <_svfprintf_r+0xdec>
  407802:	4650      	mov	r0, sl
  407804:	4631      	mov	r1, r6
  407806:	aa23      	add	r2, sp, #140	; 0x8c
  407808:	f002 fcb0 	bl	40a16c <__ssprint_r>
  40780c:	2800      	cmp	r0, #0
  40780e:	f47f a9b9 	bne.w	406b84 <_svfprintf_r+0x18c>
  407812:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407814:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407816:	463c      	mov	r4, r7
  407818:	e7e5      	b.n	4077e6 <_svfprintf_r+0xdee>
  40781a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40781c:	9818      	ldr	r0, [sp, #96]	; 0x60
  40781e:	9917      	ldr	r1, [sp, #92]	; 0x5c
  407820:	6021      	str	r1, [r4, #0]
  407822:	3201      	adds	r2, #1
  407824:	4483      	add	fp, r0
  407826:	2a07      	cmp	r2, #7
  407828:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40782c:	6060      	str	r0, [r4, #4]
  40782e:	9224      	str	r2, [sp, #144]	; 0x90
  407830:	f300 820a 	bgt.w	407c48 <_svfprintf_r+0x1250>
  407834:	3408      	adds	r4, #8
  407836:	e7ac      	b.n	407792 <_svfprintf_r+0xd9a>
  407838:	9b07      	ldr	r3, [sp, #28]
  40783a:	07d9      	lsls	r1, r3, #31
  40783c:	f53f addc 	bmi.w	4073f8 <_svfprintf_r+0xa00>
  407840:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407842:	6023      	str	r3, [r4, #0]
  407844:	3501      	adds	r5, #1
  407846:	f10b 0b01 	add.w	fp, fp, #1
  40784a:	2301      	movs	r3, #1
  40784c:	2d07      	cmp	r5, #7
  40784e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  407852:	9524      	str	r5, [sp, #144]	; 0x90
  407854:	6063      	str	r3, [r4, #4]
  407856:	f77f ae01 	ble.w	40745c <_svfprintf_r+0xa64>
  40785a:	e70d      	b.n	407678 <_svfprintf_r+0xc80>
  40785c:	9808      	ldr	r0, [sp, #32]
  40785e:	4631      	mov	r1, r6
  407860:	aa23      	add	r2, sp, #140	; 0x8c
  407862:	f002 fc83 	bl	40a16c <__ssprint_r>
  407866:	2800      	cmp	r0, #0
  407868:	f47f a98c 	bne.w	406b84 <_svfprintf_r+0x18c>
  40786c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40786e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  407870:	463c      	mov	r4, r7
  407872:	e5ce      	b.n	407412 <_svfprintf_r+0xa1a>
  407874:	9808      	ldr	r0, [sp, #32]
  407876:	4631      	mov	r1, r6
  407878:	aa23      	add	r2, sp, #140	; 0x8c
  40787a:	f002 fc77 	bl	40a16c <__ssprint_r>
  40787e:	2800      	cmp	r0, #0
  407880:	f47f a980 	bne.w	406b84 <_svfprintf_r+0x18c>
  407884:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  407888:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40788a:	463c      	mov	r4, r7
  40788c:	e5cf      	b.n	40742e <_svfprintf_r+0xa36>
  40788e:	9808      	ldr	r0, [sp, #32]
  407890:	4631      	mov	r1, r6
  407892:	aa23      	add	r2, sp, #140	; 0x8c
  407894:	f002 fc6a 	bl	40a16c <__ssprint_r>
  407898:	2800      	cmp	r0, #0
  40789a:	f47f a973 	bne.w	406b84 <_svfprintf_r+0x18c>
  40789e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4078a2:	463c      	mov	r4, r7
  4078a4:	f7ff ba4c 	b.w	406d40 <_svfprintf_r+0x348>
  4078a8:	f7fd fb06 	bl	404eb8 <__fpclassifyd>
  4078ac:	2800      	cmp	r0, #0
  4078ae:	f040 80c7 	bne.w	407a40 <_svfprintf_r+0x1048>
  4078b2:	4686      	mov	lr, r0
  4078b4:	4ab2      	ldr	r2, [pc, #712]	; (407b80 <_svfprintf_r+0x1188>)
  4078b6:	4bb3      	ldr	r3, [pc, #716]	; (407b84 <_svfprintf_r+0x118c>)
  4078b8:	9011      	str	r0, [sp, #68]	; 0x44
  4078ba:	9807      	ldr	r0, [sp, #28]
  4078bc:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4078c0:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  4078c4:	2103      	movs	r1, #3
  4078c6:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  4078ca:	2d47      	cmp	r5, #71	; 0x47
  4078cc:	bfd8      	it	le
  4078ce:	461a      	movle	r2, r3
  4078d0:	9109      	str	r1, [sp, #36]	; 0x24
  4078d2:	9007      	str	r0, [sp, #28]
  4078d4:	9210      	str	r2, [sp, #64]	; 0x40
  4078d6:	910d      	str	r1, [sp, #52]	; 0x34
  4078d8:	f7ff b9ae 	b.w	406c38 <_svfprintf_r+0x240>
  4078dc:	9b07      	ldr	r3, [sp, #28]
  4078de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4078e0:	f013 0f40 	tst.w	r3, #64	; 0x40
  4078e4:	4613      	mov	r3, r2
  4078e6:	f43f ac2e 	beq.w	407146 <_svfprintf_r+0x74e>
  4078ea:	3304      	adds	r3, #4
  4078ec:	f8b2 8000 	ldrh.w	r8, [r2]
  4078f0:	930e      	str	r3, [sp, #56]	; 0x38
  4078f2:	f04f 0900 	mov.w	r9, #0
  4078f6:	f7ff bb37 	b.w	406f68 <_svfprintf_r+0x570>
  4078fa:	9b07      	ldr	r3, [sp, #28]
  4078fc:	06db      	lsls	r3, r3, #27
  4078fe:	d40b      	bmi.n	407918 <_svfprintf_r+0xf20>
  407900:	9b07      	ldr	r3, [sp, #28]
  407902:	065d      	lsls	r5, r3, #25
  407904:	d508      	bpl.n	407918 <_svfprintf_r+0xf20>
  407906:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407908:	6813      	ldr	r3, [r2, #0]
  40790a:	3204      	adds	r2, #4
  40790c:	920e      	str	r2, [sp, #56]	; 0x38
  40790e:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  407912:	801a      	strh	r2, [r3, #0]
  407914:	f7ff b895 	b.w	406a42 <_svfprintf_r+0x4a>
  407918:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40791a:	6813      	ldr	r3, [r2, #0]
  40791c:	3204      	adds	r2, #4
  40791e:	920e      	str	r2, [sp, #56]	; 0x38
  407920:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407922:	601a      	str	r2, [r3, #0]
  407924:	f7ff b88d 	b.w	406a42 <_svfprintf_r+0x4a>
  407928:	4693      	mov	fp, r2
  40792a:	3301      	adds	r3, #1
  40792c:	44ab      	add	fp, r5
  40792e:	2b07      	cmp	r3, #7
  407930:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  407934:	9324      	str	r3, [sp, #144]	; 0x90
  407936:	f8c4 9000 	str.w	r9, [r4]
  40793a:	6065      	str	r5, [r4, #4]
  40793c:	f73f af13 	bgt.w	407766 <_svfprintf_r+0xd6e>
  407940:	3408      	adds	r4, #8
  407942:	e71b      	b.n	40777c <_svfprintf_r+0xd84>
  407944:	9808      	ldr	r0, [sp, #32]
  407946:	4631      	mov	r1, r6
  407948:	aa23      	add	r2, sp, #140	; 0x8c
  40794a:	f002 fc0f 	bl	40a16c <__ssprint_r>
  40794e:	2800      	cmp	r0, #0
  407950:	f47f a918 	bne.w	406b84 <_svfprintf_r+0x18c>
  407954:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  407958:	463c      	mov	r4, r7
  40795a:	e4c0      	b.n	4072de <_svfprintf_r+0x8e6>
  40795c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40795e:	4a8a      	ldr	r2, [pc, #552]	; (407b88 <_svfprintf_r+0x1190>)
  407960:	6022      	str	r2, [r4, #0]
  407962:	3301      	adds	r3, #1
  407964:	f10b 0b01 	add.w	fp, fp, #1
  407968:	2201      	movs	r2, #1
  40796a:	2b07      	cmp	r3, #7
  40796c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  407970:	9324      	str	r3, [sp, #144]	; 0x90
  407972:	6062      	str	r2, [r4, #4]
  407974:	f300 80f4 	bgt.w	407b60 <_svfprintf_r+0x1168>
  407978:	3408      	adds	r4, #8
  40797a:	b92d      	cbnz	r5, 407988 <_svfprintf_r+0xf90>
  40797c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40797e:	b91b      	cbnz	r3, 407988 <_svfprintf_r+0xf90>
  407980:	9b07      	ldr	r3, [sp, #28]
  407982:	07db      	lsls	r3, r3, #31
  407984:	f57f aa32 	bpl.w	406dec <_svfprintf_r+0x3f4>
  407988:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40798a:	9818      	ldr	r0, [sp, #96]	; 0x60
  40798c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40798e:	6022      	str	r2, [r4, #0]
  407990:	3301      	adds	r3, #1
  407992:	eb0b 0100 	add.w	r1, fp, r0
  407996:	2b07      	cmp	r3, #7
  407998:	9125      	str	r1, [sp, #148]	; 0x94
  40799a:	6060      	str	r0, [r4, #4]
  40799c:	9324      	str	r3, [sp, #144]	; 0x90
  40799e:	f300 81f3 	bgt.w	407d88 <_svfprintf_r+0x1390>
  4079a2:	f104 0208 	add.w	r2, r4, #8
  4079a6:	426d      	negs	r5, r5
  4079a8:	2d00      	cmp	r5, #0
  4079aa:	f340 80fc 	ble.w	407ba6 <_svfprintf_r+0x11ae>
  4079ae:	2d10      	cmp	r5, #16
  4079b0:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 407b8c <_svfprintf_r+0x1194>
  4079b4:	f340 813d 	ble.w	407c32 <_svfprintf_r+0x123a>
  4079b8:	2410      	movs	r4, #16
  4079ba:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4079be:	e004      	b.n	4079ca <_svfprintf_r+0xfd2>
  4079c0:	3208      	adds	r2, #8
  4079c2:	3d10      	subs	r5, #16
  4079c4:	2d10      	cmp	r5, #16
  4079c6:	f340 8134 	ble.w	407c32 <_svfprintf_r+0x123a>
  4079ca:	3301      	adds	r3, #1
  4079cc:	3110      	adds	r1, #16
  4079ce:	2b07      	cmp	r3, #7
  4079d0:	9125      	str	r1, [sp, #148]	; 0x94
  4079d2:	9324      	str	r3, [sp, #144]	; 0x90
  4079d4:	f8c2 9000 	str.w	r9, [r2]
  4079d8:	6054      	str	r4, [r2, #4]
  4079da:	ddf1      	ble.n	4079c0 <_svfprintf_r+0xfc8>
  4079dc:	4640      	mov	r0, r8
  4079de:	4631      	mov	r1, r6
  4079e0:	aa23      	add	r2, sp, #140	; 0x8c
  4079e2:	f002 fbc3 	bl	40a16c <__ssprint_r>
  4079e6:	2800      	cmp	r0, #0
  4079e8:	f47f a8cc 	bne.w	406b84 <_svfprintf_r+0x18c>
  4079ec:	9925      	ldr	r1, [sp, #148]	; 0x94
  4079ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4079f0:	463a      	mov	r2, r7
  4079f2:	e7e6      	b.n	4079c2 <_svfprintf_r+0xfca>
  4079f4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4079f6:	46b1      	mov	r9, r6
  4079f8:	2b00      	cmp	r3, #0
  4079fa:	f43f a8c4 	beq.w	406b86 <_svfprintf_r+0x18e>
  4079fe:	9808      	ldr	r0, [sp, #32]
  407a00:	4631      	mov	r1, r6
  407a02:	aa23      	add	r2, sp, #140	; 0x8c
  407a04:	f002 fbb2 	bl	40a16c <__ssprint_r>
  407a08:	f7ff b8bd 	b.w	406b86 <_svfprintf_r+0x18e>
  407a0c:	980c      	ldr	r0, [sp, #48]	; 0x30
  407a0e:	910e      	str	r1, [sp, #56]	; 0x38
  407a10:	4240      	negs	r0, r0
  407a12:	900c      	str	r0, [sp, #48]	; 0x30
  407a14:	4619      	mov	r1, r3
  407a16:	f7ff ba3f 	b.w	406e98 <_svfprintf_r+0x4a0>
  407a1a:	f041 0120 	orr.w	r1, r1, #32
  407a1e:	9107      	str	r1, [sp, #28]
  407a20:	785d      	ldrb	r5, [r3, #1]
  407a22:	1c59      	adds	r1, r3, #1
  407a24:	f7ff b83b 	b.w	406a9e <_svfprintf_r+0xa6>
  407a28:	9808      	ldr	r0, [sp, #32]
  407a2a:	4631      	mov	r1, r6
  407a2c:	aa23      	add	r2, sp, #140	; 0x8c
  407a2e:	f002 fb9d 	bl	40a16c <__ssprint_r>
  407a32:	2800      	cmp	r0, #0
  407a34:	f47f a8a6 	bne.w	406b84 <_svfprintf_r+0x18c>
  407a38:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  407a3c:	463c      	mov	r4, r7
  407a3e:	e464      	b.n	40730a <_svfprintf_r+0x912>
  407a40:	f025 0320 	bic.w	r3, r5, #32
  407a44:	f1ba 3fff 	cmp.w	sl, #4294967295
  407a48:	930d      	str	r3, [sp, #52]	; 0x34
  407a4a:	f000 8096 	beq.w	407b7a <_svfprintf_r+0x1182>
  407a4e:	2b47      	cmp	r3, #71	; 0x47
  407a50:	d105      	bne.n	407a5e <_svfprintf_r+0x1066>
  407a52:	f1ba 0f00 	cmp.w	sl, #0
  407a56:	bf14      	ite	ne
  407a58:	46d3      	movne	fp, sl
  407a5a:	f04f 0b01 	moveq.w	fp, #1
  407a5e:	9b07      	ldr	r3, [sp, #28]
  407a60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  407a64:	9311      	str	r3, [sp, #68]	; 0x44
  407a66:	9b15      	ldr	r3, [sp, #84]	; 0x54
  407a68:	f1b3 0a00 	subs.w	sl, r3, #0
  407a6c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  407a6e:	9309      	str	r3, [sp, #36]	; 0x24
  407a70:	bfbb      	ittet	lt
  407a72:	4653      	movlt	r3, sl
  407a74:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  407a78:	2300      	movge	r3, #0
  407a7a:	232d      	movlt	r3, #45	; 0x2d
  407a7c:	2d66      	cmp	r5, #102	; 0x66
  407a7e:	930f      	str	r3, [sp, #60]	; 0x3c
  407a80:	f000 80ac 	beq.w	407bdc <_svfprintf_r+0x11e4>
  407a84:	2d46      	cmp	r5, #70	; 0x46
  407a86:	f000 80a9 	beq.w	407bdc <_svfprintf_r+0x11e4>
  407a8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407a8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407a8e:	2b45      	cmp	r3, #69	; 0x45
  407a90:	bf0c      	ite	eq
  407a92:	f10b 0901 	addeq.w	r9, fp, #1
  407a96:	46d9      	movne	r9, fp
  407a98:	2002      	movs	r0, #2
  407a9a:	a91d      	add	r1, sp, #116	; 0x74
  407a9c:	e88d 0201 	stmia.w	sp, {r0, r9}
  407aa0:	9102      	str	r1, [sp, #8]
  407aa2:	a81e      	add	r0, sp, #120	; 0x78
  407aa4:	a921      	add	r1, sp, #132	; 0x84
  407aa6:	9003      	str	r0, [sp, #12]
  407aa8:	4653      	mov	r3, sl
  407aaa:	9104      	str	r1, [sp, #16]
  407aac:	9808      	ldr	r0, [sp, #32]
  407aae:	f000 fa93 	bl	407fd8 <_dtoa_r>
  407ab2:	2d67      	cmp	r5, #103	; 0x67
  407ab4:	9010      	str	r0, [sp, #64]	; 0x40
  407ab6:	d002      	beq.n	407abe <_svfprintf_r+0x10c6>
  407ab8:	2d47      	cmp	r5, #71	; 0x47
  407aba:	f040 809f 	bne.w	407bfc <_svfprintf_r+0x1204>
  407abe:	9b07      	ldr	r3, [sp, #28]
  407ac0:	07db      	lsls	r3, r3, #31
  407ac2:	f140 8189 	bpl.w	407dd8 <_svfprintf_r+0x13e0>
  407ac6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407ac8:	eb03 0809 	add.w	r8, r3, r9
  407acc:	9809      	ldr	r0, [sp, #36]	; 0x24
  407ace:	4651      	mov	r1, sl
  407ad0:	2200      	movs	r2, #0
  407ad2:	2300      	movs	r3, #0
  407ad4:	f7fd ff78 	bl	4059c8 <__aeabi_dcmpeq>
  407ad8:	2800      	cmp	r0, #0
  407ada:	f040 80fd 	bne.w	407cd8 <_svfprintf_r+0x12e0>
  407ade:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407ae0:	4598      	cmp	r8, r3
  407ae2:	d906      	bls.n	407af2 <_svfprintf_r+0x10fa>
  407ae4:	2130      	movs	r1, #48	; 0x30
  407ae6:	1c5a      	adds	r2, r3, #1
  407ae8:	9221      	str	r2, [sp, #132]	; 0x84
  407aea:	7019      	strb	r1, [r3, #0]
  407aec:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407aee:	4598      	cmp	r8, r3
  407af0:	d8f9      	bhi.n	407ae6 <_svfprintf_r+0x10ee>
  407af2:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407af4:	1a9b      	subs	r3, r3, r2
  407af6:	9313      	str	r3, [sp, #76]	; 0x4c
  407af8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407afa:	2b47      	cmp	r3, #71	; 0x47
  407afc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407afe:	f000 80de 	beq.w	407cbe <_svfprintf_r+0x12c6>
  407b02:	2d65      	cmp	r5, #101	; 0x65
  407b04:	f340 80f8 	ble.w	407cf8 <_svfprintf_r+0x1300>
  407b08:	2d66      	cmp	r5, #102	; 0x66
  407b0a:	9312      	str	r3, [sp, #72]	; 0x48
  407b0c:	f000 8157 	beq.w	407dbe <_svfprintf_r+0x13c6>
  407b10:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407b12:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407b14:	4293      	cmp	r3, r2
  407b16:	f300 8144 	bgt.w	407da2 <_svfprintf_r+0x13aa>
  407b1a:	9b07      	ldr	r3, [sp, #28]
  407b1c:	07d9      	lsls	r1, r3, #31
  407b1e:	f100 8173 	bmi.w	407e08 <_svfprintf_r+0x1410>
  407b22:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  407b26:	920d      	str	r2, [sp, #52]	; 0x34
  407b28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407b2a:	2a00      	cmp	r2, #0
  407b2c:	f040 80bc 	bne.w	407ca8 <_svfprintf_r+0x12b0>
  407b30:	9309      	str	r3, [sp, #36]	; 0x24
  407b32:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407b34:	9307      	str	r3, [sp, #28]
  407b36:	9211      	str	r2, [sp, #68]	; 0x44
  407b38:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  407b3c:	f7ff b87c 	b.w	406c38 <_svfprintf_r+0x240>
  407b40:	9808      	ldr	r0, [sp, #32]
  407b42:	2140      	movs	r1, #64	; 0x40
  407b44:	f001 fad2 	bl	4090ec <_malloc_r>
  407b48:	f8c9 0000 	str.w	r0, [r9]
  407b4c:	f8c9 0010 	str.w	r0, [r9, #16]
  407b50:	2800      	cmp	r0, #0
  407b52:	f000 818c 	beq.w	407e6e <_svfprintf_r+0x1476>
  407b56:	2340      	movs	r3, #64	; 0x40
  407b58:	f8c9 3014 	str.w	r3, [r9, #20]
  407b5c:	f7fe bf64 	b.w	406a28 <_svfprintf_r+0x30>
  407b60:	9808      	ldr	r0, [sp, #32]
  407b62:	4631      	mov	r1, r6
  407b64:	aa23      	add	r2, sp, #140	; 0x8c
  407b66:	f002 fb01 	bl	40a16c <__ssprint_r>
  407b6a:	2800      	cmp	r0, #0
  407b6c:	f47f a80a 	bne.w	406b84 <_svfprintf_r+0x18c>
  407b70:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  407b72:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  407b76:	463c      	mov	r4, r7
  407b78:	e6ff      	b.n	40797a <_svfprintf_r+0xf82>
  407b7a:	f04f 0b06 	mov.w	fp, #6
  407b7e:	e76e      	b.n	407a5e <_svfprintf_r+0x1066>
  407b80:	0040a4dc 	.word	0x0040a4dc
  407b84:	0040a4d8 	.word	0x0040a4d8
  407b88:	0040a510 	.word	0x0040a510
  407b8c:	0040a4b0 	.word	0x0040a4b0
  407b90:	9808      	ldr	r0, [sp, #32]
  407b92:	4631      	mov	r1, r6
  407b94:	aa23      	add	r2, sp, #140	; 0x8c
  407b96:	f002 fae9 	bl	40a16c <__ssprint_r>
  407b9a:	2800      	cmp	r0, #0
  407b9c:	f47e aff2 	bne.w	406b84 <_svfprintf_r+0x18c>
  407ba0:	9925      	ldr	r1, [sp, #148]	; 0x94
  407ba2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407ba4:	463a      	mov	r2, r7
  407ba6:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  407ba8:	6054      	str	r4, [r2, #4]
  407baa:	3301      	adds	r3, #1
  407bac:	eb01 0b04 	add.w	fp, r1, r4
  407bb0:	2b07      	cmp	r3, #7
  407bb2:	9910      	ldr	r1, [sp, #64]	; 0x40
  407bb4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  407bb8:	9324      	str	r3, [sp, #144]	; 0x90
  407bba:	6011      	str	r1, [r2, #0]
  407bbc:	f73f ac5b 	bgt.w	407476 <_svfprintf_r+0xa7e>
  407bc0:	f102 0408 	add.w	r4, r2, #8
  407bc4:	f7ff b912 	b.w	406dec <_svfprintf_r+0x3f4>
  407bc8:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  407bcc:	f7fe feb2 	bl	406934 <strlen>
  407bd0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  407bd4:	900d      	str	r0, [sp, #52]	; 0x34
  407bd6:	4603      	mov	r3, r0
  407bd8:	f7ff ba1b 	b.w	407012 <_svfprintf_r+0x61a>
  407bdc:	2003      	movs	r0, #3
  407bde:	a91d      	add	r1, sp, #116	; 0x74
  407be0:	e88d 0801 	stmia.w	sp, {r0, fp}
  407be4:	9102      	str	r1, [sp, #8]
  407be6:	a81e      	add	r0, sp, #120	; 0x78
  407be8:	a921      	add	r1, sp, #132	; 0x84
  407bea:	9003      	str	r0, [sp, #12]
  407bec:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407bee:	9104      	str	r1, [sp, #16]
  407bf0:	4653      	mov	r3, sl
  407bf2:	9808      	ldr	r0, [sp, #32]
  407bf4:	f000 f9f0 	bl	407fd8 <_dtoa_r>
  407bf8:	46d9      	mov	r9, fp
  407bfa:	9010      	str	r0, [sp, #64]	; 0x40
  407bfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407bfe:	eb03 0809 	add.w	r8, r3, r9
  407c02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407c04:	2b46      	cmp	r3, #70	; 0x46
  407c06:	f47f af61 	bne.w	407acc <_svfprintf_r+0x10d4>
  407c0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407c0c:	781b      	ldrb	r3, [r3, #0]
  407c0e:	2b30      	cmp	r3, #48	; 0x30
  407c10:	f000 80e4 	beq.w	407ddc <_svfprintf_r+0x13e4>
  407c14:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407c16:	4498      	add	r8, r3
  407c18:	e758      	b.n	407acc <_svfprintf_r+0x10d4>
  407c1a:	9808      	ldr	r0, [sp, #32]
  407c1c:	4631      	mov	r1, r6
  407c1e:	aa23      	add	r2, sp, #140	; 0x8c
  407c20:	f002 faa4 	bl	40a16c <__ssprint_r>
  407c24:	2800      	cmp	r0, #0
  407c26:	f47e afad 	bne.w	406b84 <_svfprintf_r+0x18c>
  407c2a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  407c2e:	463c      	mov	r4, r7
  407c30:	e4a7      	b.n	407582 <_svfprintf_r+0xb8a>
  407c32:	3301      	adds	r3, #1
  407c34:	4429      	add	r1, r5
  407c36:	2b07      	cmp	r3, #7
  407c38:	9125      	str	r1, [sp, #148]	; 0x94
  407c3a:	9324      	str	r3, [sp, #144]	; 0x90
  407c3c:	f8c2 9000 	str.w	r9, [r2]
  407c40:	6055      	str	r5, [r2, #4]
  407c42:	dca5      	bgt.n	407b90 <_svfprintf_r+0x1198>
  407c44:	3208      	adds	r2, #8
  407c46:	e7ae      	b.n	407ba6 <_svfprintf_r+0x11ae>
  407c48:	9808      	ldr	r0, [sp, #32]
  407c4a:	4631      	mov	r1, r6
  407c4c:	aa23      	add	r2, sp, #140	; 0x8c
  407c4e:	f002 fa8d 	bl	40a16c <__ssprint_r>
  407c52:	2800      	cmp	r0, #0
  407c54:	f47e af96 	bne.w	406b84 <_svfprintf_r+0x18c>
  407c58:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407c5a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  407c5e:	463c      	mov	r4, r7
  407c60:	e597      	b.n	407792 <_svfprintf_r+0xd9a>
  407c62:	4653      	mov	r3, sl
  407c64:	2b06      	cmp	r3, #6
  407c66:	bf28      	it	cs
  407c68:	2306      	movcs	r3, #6
  407c6a:	930d      	str	r3, [sp, #52]	; 0x34
  407c6c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407c70:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  407c74:	9309      	str	r3, [sp, #36]	; 0x24
  407c76:	4b83      	ldr	r3, [pc, #524]	; (407e84 <_svfprintf_r+0x148c>)
  407c78:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  407c7c:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  407c80:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  407c84:	9310      	str	r3, [sp, #64]	; 0x40
  407c86:	f7fe bfd7 	b.w	406c38 <_svfprintf_r+0x240>
  407c8a:	9808      	ldr	r0, [sp, #32]
  407c8c:	4631      	mov	r1, r6
  407c8e:	aa23      	add	r2, sp, #140	; 0x8c
  407c90:	f002 fa6c 	bl	40a16c <__ssprint_r>
  407c94:	2800      	cmp	r0, #0
  407c96:	f47e af75 	bne.w	406b84 <_svfprintf_r+0x18c>
  407c9a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407c9c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  407c9e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  407ca2:	1ad3      	subs	r3, r2, r3
  407ca4:	463c      	mov	r4, r7
  407ca6:	e58a      	b.n	4077be <_svfprintf_r+0xdc6>
  407ca8:	9309      	str	r3, [sp, #36]	; 0x24
  407caa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407cac:	9307      	str	r3, [sp, #28]
  407cae:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  407cb2:	2300      	movs	r3, #0
  407cb4:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  407cb8:	9311      	str	r3, [sp, #68]	; 0x44
  407cba:	f7fe bfc0 	b.w	406c3e <_svfprintf_r+0x246>
  407cbe:	1cda      	adds	r2, r3, #3
  407cc0:	db19      	blt.n	407cf6 <_svfprintf_r+0x12fe>
  407cc2:	459b      	cmp	fp, r3
  407cc4:	db17      	blt.n	407cf6 <_svfprintf_r+0x12fe>
  407cc6:	9312      	str	r3, [sp, #72]	; 0x48
  407cc8:	2567      	movs	r5, #103	; 0x67
  407cca:	e721      	b.n	407b10 <_svfprintf_r+0x1118>
  407ccc:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  407cd0:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  407cd4:	f7ff ba98 	b.w	407208 <_svfprintf_r+0x810>
  407cd8:	4643      	mov	r3, r8
  407cda:	e70a      	b.n	407af2 <_svfprintf_r+0x10fa>
  407cdc:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  407ce0:	9011      	str	r0, [sp, #68]	; 0x44
  407ce2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  407ce6:	9012      	str	r0, [sp, #72]	; 0x48
  407ce8:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  407cec:	9309      	str	r3, [sp, #36]	; 0x24
  407cee:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  407cf2:	f7fe bfa1 	b.w	406c38 <_svfprintf_r+0x240>
  407cf6:	3d02      	subs	r5, #2
  407cf8:	3b01      	subs	r3, #1
  407cfa:	2b00      	cmp	r3, #0
  407cfc:	931d      	str	r3, [sp, #116]	; 0x74
  407cfe:	bfba      	itte	lt
  407d00:	425b      	neglt	r3, r3
  407d02:	222d      	movlt	r2, #45	; 0x2d
  407d04:	222b      	movge	r2, #43	; 0x2b
  407d06:	2b09      	cmp	r3, #9
  407d08:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  407d0c:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  407d10:	dd72      	ble.n	407df8 <_svfprintf_r+0x1400>
  407d12:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  407d16:	4670      	mov	r0, lr
  407d18:	4a5b      	ldr	r2, [pc, #364]	; (407e88 <_svfprintf_r+0x1490>)
  407d1a:	fb82 2103 	smull	r2, r1, r2, r3
  407d1e:	17da      	asrs	r2, r3, #31
  407d20:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  407d24:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  407d28:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  407d2c:	f103 0130 	add.w	r1, r3, #48	; 0x30
  407d30:	2a09      	cmp	r2, #9
  407d32:	4613      	mov	r3, r2
  407d34:	f800 1d01 	strb.w	r1, [r0, #-1]!
  407d38:	dcee      	bgt.n	407d18 <_svfprintf_r+0x1320>
  407d3a:	4602      	mov	r2, r0
  407d3c:	3330      	adds	r3, #48	; 0x30
  407d3e:	b2d9      	uxtb	r1, r3
  407d40:	f802 1d01 	strb.w	r1, [r2, #-1]!
  407d44:	4596      	cmp	lr, r2
  407d46:	f240 8099 	bls.w	407e7c <_svfprintf_r+0x1484>
  407d4a:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  407d4e:	4603      	mov	r3, r0
  407d50:	e001      	b.n	407d56 <_svfprintf_r+0x135e>
  407d52:	f813 1b01 	ldrb.w	r1, [r3], #1
  407d56:	f802 1b01 	strb.w	r1, [r2], #1
  407d5a:	4573      	cmp	r3, lr
  407d5c:	d1f9      	bne.n	407d52 <_svfprintf_r+0x135a>
  407d5e:	ab23      	add	r3, sp, #140	; 0x8c
  407d60:	1a1b      	subs	r3, r3, r0
  407d62:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  407d66:	4413      	add	r3, r2
  407d68:	aa1f      	add	r2, sp, #124	; 0x7c
  407d6a:	1a9b      	subs	r3, r3, r2
  407d6c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  407d6e:	9319      	str	r3, [sp, #100]	; 0x64
  407d70:	2a01      	cmp	r2, #1
  407d72:	4413      	add	r3, r2
  407d74:	930d      	str	r3, [sp, #52]	; 0x34
  407d76:	dd6b      	ble.n	407e50 <_svfprintf_r+0x1458>
  407d78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407d7a:	2200      	movs	r2, #0
  407d7c:	3301      	adds	r3, #1
  407d7e:	930d      	str	r3, [sp, #52]	; 0x34
  407d80:	9212      	str	r2, [sp, #72]	; 0x48
  407d82:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407d86:	e6cf      	b.n	407b28 <_svfprintf_r+0x1130>
  407d88:	9808      	ldr	r0, [sp, #32]
  407d8a:	4631      	mov	r1, r6
  407d8c:	aa23      	add	r2, sp, #140	; 0x8c
  407d8e:	f002 f9ed 	bl	40a16c <__ssprint_r>
  407d92:	2800      	cmp	r0, #0
  407d94:	f47e aef6 	bne.w	406b84 <_svfprintf_r+0x18c>
  407d98:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  407d9a:	9925      	ldr	r1, [sp, #148]	; 0x94
  407d9c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407d9e:	463a      	mov	r2, r7
  407da0:	e601      	b.n	4079a6 <_svfprintf_r+0xfae>
  407da2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407da4:	2b00      	cmp	r3, #0
  407da6:	bfd8      	it	le
  407da8:	f1c3 0802 	rsble	r8, r3, #2
  407dac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407dae:	bfc8      	it	gt
  407db0:	f04f 0801 	movgt.w	r8, #1
  407db4:	4443      	add	r3, r8
  407db6:	930d      	str	r3, [sp, #52]	; 0x34
  407db8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407dbc:	e6b4      	b.n	407b28 <_svfprintf_r+0x1130>
  407dbe:	2b00      	cmp	r3, #0
  407dc0:	dd30      	ble.n	407e24 <_svfprintf_r+0x142c>
  407dc2:	f1bb 0f00 	cmp.w	fp, #0
  407dc6:	d125      	bne.n	407e14 <_svfprintf_r+0x141c>
  407dc8:	9b07      	ldr	r3, [sp, #28]
  407dca:	07db      	lsls	r3, r3, #31
  407dcc:	d422      	bmi.n	407e14 <_svfprintf_r+0x141c>
  407dce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407dd0:	920d      	str	r2, [sp, #52]	; 0x34
  407dd2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  407dd6:	e6a7      	b.n	407b28 <_svfprintf_r+0x1130>
  407dd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407dda:	e68a      	b.n	407af2 <_svfprintf_r+0x10fa>
  407ddc:	9809      	ldr	r0, [sp, #36]	; 0x24
  407dde:	4651      	mov	r1, sl
  407de0:	2200      	movs	r2, #0
  407de2:	2300      	movs	r3, #0
  407de4:	f7fd fdf0 	bl	4059c8 <__aeabi_dcmpeq>
  407de8:	2800      	cmp	r0, #0
  407dea:	f47f af13 	bne.w	407c14 <_svfprintf_r+0x121c>
  407dee:	f1c9 0301 	rsb	r3, r9, #1
  407df2:	931d      	str	r3, [sp, #116]	; 0x74
  407df4:	4498      	add	r8, r3
  407df6:	e669      	b.n	407acc <_svfprintf_r+0x10d4>
  407df8:	3330      	adds	r3, #48	; 0x30
  407dfa:	2230      	movs	r2, #48	; 0x30
  407dfc:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  407e00:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  407e04:	ab20      	add	r3, sp, #128	; 0x80
  407e06:	e7af      	b.n	407d68 <_svfprintf_r+0x1370>
  407e08:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407e0a:	3301      	adds	r3, #1
  407e0c:	930d      	str	r3, [sp, #52]	; 0x34
  407e0e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407e12:	e689      	b.n	407b28 <_svfprintf_r+0x1130>
  407e14:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407e16:	f10b 0801 	add.w	r8, fp, #1
  407e1a:	4443      	add	r3, r8
  407e1c:	930d      	str	r3, [sp, #52]	; 0x34
  407e1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407e22:	e681      	b.n	407b28 <_svfprintf_r+0x1130>
  407e24:	f1bb 0f00 	cmp.w	fp, #0
  407e28:	d11b      	bne.n	407e62 <_svfprintf_r+0x146a>
  407e2a:	9b07      	ldr	r3, [sp, #28]
  407e2c:	07d8      	lsls	r0, r3, #31
  407e2e:	d418      	bmi.n	407e62 <_svfprintf_r+0x146a>
  407e30:	2301      	movs	r3, #1
  407e32:	930d      	str	r3, [sp, #52]	; 0x34
  407e34:	e678      	b.n	407b28 <_svfprintf_r+0x1130>
  407e36:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407e38:	f8d5 a000 	ldr.w	sl, [r5]
  407e3c:	4628      	mov	r0, r5
  407e3e:	3004      	adds	r0, #4
  407e40:	f1ba 0f00 	cmp.w	sl, #0
  407e44:	785d      	ldrb	r5, [r3, #1]
  407e46:	900e      	str	r0, [sp, #56]	; 0x38
  407e48:	f6be ae29 	bge.w	406a9e <_svfprintf_r+0xa6>
  407e4c:	f7fe be25 	b.w	406a9a <_svfprintf_r+0xa2>
  407e50:	9b07      	ldr	r3, [sp, #28]
  407e52:	f013 0301 	ands.w	r3, r3, #1
  407e56:	d18f      	bne.n	407d78 <_svfprintf_r+0x1380>
  407e58:	9312      	str	r3, [sp, #72]	; 0x48
  407e5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407e5c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407e60:	e662      	b.n	407b28 <_svfprintf_r+0x1130>
  407e62:	f10b 0302 	add.w	r3, fp, #2
  407e66:	930d      	str	r3, [sp, #52]	; 0x34
  407e68:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407e6c:	e65c      	b.n	407b28 <_svfprintf_r+0x1130>
  407e6e:	9a08      	ldr	r2, [sp, #32]
  407e70:	230c      	movs	r3, #12
  407e72:	6013      	str	r3, [r2, #0]
  407e74:	f04f 30ff 	mov.w	r0, #4294967295
  407e78:	f7fe be8e 	b.w	406b98 <_svfprintf_r+0x1a0>
  407e7c:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  407e80:	e772      	b.n	407d68 <_svfprintf_r+0x1370>
  407e82:	bf00      	nop
  407e84:	0040a508 	.word	0x0040a508
  407e88:	66666667 	.word	0x66666667

00407e8c <register_fini>:
  407e8c:	4b02      	ldr	r3, [pc, #8]	; (407e98 <register_fini+0xc>)
  407e8e:	b113      	cbz	r3, 407e96 <register_fini+0xa>
  407e90:	4802      	ldr	r0, [pc, #8]	; (407e9c <register_fini+0x10>)
  407e92:	f000 b805 	b.w	407ea0 <atexit>
  407e96:	4770      	bx	lr
  407e98:	00000000 	.word	0x00000000
  407e9c:	00408e6d 	.word	0x00408e6d

00407ea0 <atexit>:
  407ea0:	4601      	mov	r1, r0
  407ea2:	2000      	movs	r0, #0
  407ea4:	4602      	mov	r2, r0
  407ea6:	4603      	mov	r3, r0
  407ea8:	f002 b9e2 	b.w	40a270 <__register_exitproc>

00407eac <quorem>:
  407eac:	6902      	ldr	r2, [r0, #16]
  407eae:	690b      	ldr	r3, [r1, #16]
  407eb0:	4293      	cmp	r3, r2
  407eb2:	f300 808f 	bgt.w	407fd4 <quorem+0x128>
  407eb6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407eba:	f103 38ff 	add.w	r8, r3, #4294967295
  407ebe:	f101 0714 	add.w	r7, r1, #20
  407ec2:	f100 0b14 	add.w	fp, r0, #20
  407ec6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  407eca:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  407ece:	ea4f 0488 	mov.w	r4, r8, lsl #2
  407ed2:	b083      	sub	sp, #12
  407ed4:	3201      	adds	r2, #1
  407ed6:	fbb3 f9f2 	udiv	r9, r3, r2
  407eda:	eb0b 0304 	add.w	r3, fp, r4
  407ede:	9400      	str	r4, [sp, #0]
  407ee0:	eb07 0a04 	add.w	sl, r7, r4
  407ee4:	9301      	str	r3, [sp, #4]
  407ee6:	f1b9 0f00 	cmp.w	r9, #0
  407eea:	d03b      	beq.n	407f64 <quorem+0xb8>
  407eec:	2600      	movs	r6, #0
  407eee:	4632      	mov	r2, r6
  407ef0:	46bc      	mov	ip, r7
  407ef2:	46de      	mov	lr, fp
  407ef4:	4634      	mov	r4, r6
  407ef6:	f85c 6b04 	ldr.w	r6, [ip], #4
  407efa:	f8de 5000 	ldr.w	r5, [lr]
  407efe:	b2b3      	uxth	r3, r6
  407f00:	0c36      	lsrs	r6, r6, #16
  407f02:	fb03 4409 	mla	r4, r3, r9, r4
  407f06:	fb06 f609 	mul.w	r6, r6, r9
  407f0a:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  407f0e:	b2a3      	uxth	r3, r4
  407f10:	1ad3      	subs	r3, r2, r3
  407f12:	b2b4      	uxth	r4, r6
  407f14:	fa13 f385 	uxtah	r3, r3, r5
  407f18:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  407f1c:	eb04 4423 	add.w	r4, r4, r3, asr #16
  407f20:	b29b      	uxth	r3, r3
  407f22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  407f26:	45e2      	cmp	sl, ip
  407f28:	ea4f 4224 	mov.w	r2, r4, asr #16
  407f2c:	f84e 3b04 	str.w	r3, [lr], #4
  407f30:	ea4f 4416 	mov.w	r4, r6, lsr #16
  407f34:	d2df      	bcs.n	407ef6 <quorem+0x4a>
  407f36:	9b00      	ldr	r3, [sp, #0]
  407f38:	f85b 3003 	ldr.w	r3, [fp, r3]
  407f3c:	b993      	cbnz	r3, 407f64 <quorem+0xb8>
  407f3e:	9c01      	ldr	r4, [sp, #4]
  407f40:	1f23      	subs	r3, r4, #4
  407f42:	459b      	cmp	fp, r3
  407f44:	d20c      	bcs.n	407f60 <quorem+0xb4>
  407f46:	f854 3c04 	ldr.w	r3, [r4, #-4]
  407f4a:	b94b      	cbnz	r3, 407f60 <quorem+0xb4>
  407f4c:	f1a4 0308 	sub.w	r3, r4, #8
  407f50:	e002      	b.n	407f58 <quorem+0xac>
  407f52:	681a      	ldr	r2, [r3, #0]
  407f54:	3b04      	subs	r3, #4
  407f56:	b91a      	cbnz	r2, 407f60 <quorem+0xb4>
  407f58:	459b      	cmp	fp, r3
  407f5a:	f108 38ff 	add.w	r8, r8, #4294967295
  407f5e:	d3f8      	bcc.n	407f52 <quorem+0xa6>
  407f60:	f8c0 8010 	str.w	r8, [r0, #16]
  407f64:	4604      	mov	r4, r0
  407f66:	f001 fe0f 	bl	409b88 <__mcmp>
  407f6a:	2800      	cmp	r0, #0
  407f6c:	db2e      	blt.n	407fcc <quorem+0x120>
  407f6e:	f109 0901 	add.w	r9, r9, #1
  407f72:	465d      	mov	r5, fp
  407f74:	2300      	movs	r3, #0
  407f76:	f857 1b04 	ldr.w	r1, [r7], #4
  407f7a:	6828      	ldr	r0, [r5, #0]
  407f7c:	b28a      	uxth	r2, r1
  407f7e:	1a9a      	subs	r2, r3, r2
  407f80:	0c09      	lsrs	r1, r1, #16
  407f82:	fa12 f280 	uxtah	r2, r2, r0
  407f86:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  407f8a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407f8e:	b291      	uxth	r1, r2
  407f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  407f94:	45ba      	cmp	sl, r7
  407f96:	f845 1b04 	str.w	r1, [r5], #4
  407f9a:	ea4f 4323 	mov.w	r3, r3, asr #16
  407f9e:	d2ea      	bcs.n	407f76 <quorem+0xca>
  407fa0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  407fa4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  407fa8:	b982      	cbnz	r2, 407fcc <quorem+0x120>
  407faa:	1f1a      	subs	r2, r3, #4
  407fac:	4593      	cmp	fp, r2
  407fae:	d20b      	bcs.n	407fc8 <quorem+0x11c>
  407fb0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  407fb4:	b942      	cbnz	r2, 407fc8 <quorem+0x11c>
  407fb6:	3b08      	subs	r3, #8
  407fb8:	e002      	b.n	407fc0 <quorem+0x114>
  407fba:	681a      	ldr	r2, [r3, #0]
  407fbc:	3b04      	subs	r3, #4
  407fbe:	b91a      	cbnz	r2, 407fc8 <quorem+0x11c>
  407fc0:	459b      	cmp	fp, r3
  407fc2:	f108 38ff 	add.w	r8, r8, #4294967295
  407fc6:	d3f8      	bcc.n	407fba <quorem+0x10e>
  407fc8:	f8c4 8010 	str.w	r8, [r4, #16]
  407fcc:	4648      	mov	r0, r9
  407fce:	b003      	add	sp, #12
  407fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407fd4:	2000      	movs	r0, #0
  407fd6:	4770      	bx	lr

00407fd8 <_dtoa_r>:
  407fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407fdc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  407fde:	b097      	sub	sp, #92	; 0x5c
  407fe0:	4604      	mov	r4, r0
  407fe2:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  407fe4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  407fe8:	b141      	cbz	r1, 407ffc <_dtoa_r+0x24>
  407fea:	6c42      	ldr	r2, [r0, #68]	; 0x44
  407fec:	604a      	str	r2, [r1, #4]
  407fee:	2301      	movs	r3, #1
  407ff0:	4093      	lsls	r3, r2
  407ff2:	608b      	str	r3, [r1, #8]
  407ff4:	f001 fbe4 	bl	4097c0 <_Bfree>
  407ff8:	2300      	movs	r3, #0
  407ffa:	6423      	str	r3, [r4, #64]	; 0x40
  407ffc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408000:	2b00      	cmp	r3, #0
  408002:	4699      	mov	r9, r3
  408004:	db36      	blt.n	408074 <_dtoa_r+0x9c>
  408006:	2300      	movs	r3, #0
  408008:	602b      	str	r3, [r5, #0]
  40800a:	4ba5      	ldr	r3, [pc, #660]	; (4082a0 <_dtoa_r+0x2c8>)
  40800c:	461a      	mov	r2, r3
  40800e:	ea09 0303 	and.w	r3, r9, r3
  408012:	4293      	cmp	r3, r2
  408014:	d017      	beq.n	408046 <_dtoa_r+0x6e>
  408016:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40801a:	2200      	movs	r2, #0
  40801c:	4630      	mov	r0, r6
  40801e:	4639      	mov	r1, r7
  408020:	2300      	movs	r3, #0
  408022:	f7fd fcd1 	bl	4059c8 <__aeabi_dcmpeq>
  408026:	4680      	mov	r8, r0
  408028:	2800      	cmp	r0, #0
  40802a:	d02b      	beq.n	408084 <_dtoa_r+0xac>
  40802c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40802e:	2301      	movs	r3, #1
  408030:	6013      	str	r3, [r2, #0]
  408032:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408034:	2b00      	cmp	r3, #0
  408036:	f000 80cb 	beq.w	4081d0 <_dtoa_r+0x1f8>
  40803a:	489a      	ldr	r0, [pc, #616]	; (4082a4 <_dtoa_r+0x2cc>)
  40803c:	6018      	str	r0, [r3, #0]
  40803e:	3801      	subs	r0, #1
  408040:	b017      	add	sp, #92	; 0x5c
  408042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408046:	9a22      	ldr	r2, [sp, #136]	; 0x88
  408048:	f242 730f 	movw	r3, #9999	; 0x270f
  40804c:	6013      	str	r3, [r2, #0]
  40804e:	9b02      	ldr	r3, [sp, #8]
  408050:	2b00      	cmp	r3, #0
  408052:	f000 80a6 	beq.w	4081a2 <_dtoa_r+0x1ca>
  408056:	4894      	ldr	r0, [pc, #592]	; (4082a8 <_dtoa_r+0x2d0>)
  408058:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40805a:	2b00      	cmp	r3, #0
  40805c:	d0f0      	beq.n	408040 <_dtoa_r+0x68>
  40805e:	78c3      	ldrb	r3, [r0, #3]
  408060:	2b00      	cmp	r3, #0
  408062:	f000 80b7 	beq.w	4081d4 <_dtoa_r+0x1fc>
  408066:	f100 0308 	add.w	r3, r0, #8
  40806a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40806c:	6013      	str	r3, [r2, #0]
  40806e:	b017      	add	sp, #92	; 0x5c
  408070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408074:	9a03      	ldr	r2, [sp, #12]
  408076:	2301      	movs	r3, #1
  408078:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  40807c:	602b      	str	r3, [r5, #0]
  40807e:	f8cd 900c 	str.w	r9, [sp, #12]
  408082:	e7c2      	b.n	40800a <_dtoa_r+0x32>
  408084:	aa15      	add	r2, sp, #84	; 0x54
  408086:	ab14      	add	r3, sp, #80	; 0x50
  408088:	e88d 000c 	stmia.w	sp, {r2, r3}
  40808c:	4620      	mov	r0, r4
  40808e:	4632      	mov	r2, r6
  408090:	463b      	mov	r3, r7
  408092:	f001 fe07 	bl	409ca4 <__d2b>
  408096:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40809a:	4683      	mov	fp, r0
  40809c:	f040 808a 	bne.w	4081b4 <_dtoa_r+0x1dc>
  4080a0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4080a4:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4080a6:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4080aa:	4445      	add	r5, r8
  4080ac:	429d      	cmp	r5, r3
  4080ae:	f2c0 8297 	blt.w	4085e0 <_dtoa_r+0x608>
  4080b2:	4a7e      	ldr	r2, [pc, #504]	; (4082ac <_dtoa_r+0x2d4>)
  4080b4:	1b52      	subs	r2, r2, r5
  4080b6:	fa09 f902 	lsl.w	r9, r9, r2
  4080ba:	9a02      	ldr	r2, [sp, #8]
  4080bc:	f205 4312 	addw	r3, r5, #1042	; 0x412
  4080c0:	fa22 f003 	lsr.w	r0, r2, r3
  4080c4:	ea49 0000 	orr.w	r0, r9, r0
  4080c8:	f7fd f9a0 	bl	40540c <__aeabi_ui2d>
  4080cc:	2301      	movs	r3, #1
  4080ce:	3d01      	subs	r5, #1
  4080d0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4080d4:	930d      	str	r3, [sp, #52]	; 0x34
  4080d6:	2200      	movs	r2, #0
  4080d8:	4b75      	ldr	r3, [pc, #468]	; (4082b0 <_dtoa_r+0x2d8>)
  4080da:	f7fd f859 	bl	405190 <__aeabi_dsub>
  4080de:	a36a      	add	r3, pc, #424	; (adr r3, 408288 <_dtoa_r+0x2b0>)
  4080e0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4080e4:	f7fd fa08 	bl	4054f8 <__aeabi_dmul>
  4080e8:	a369      	add	r3, pc, #420	; (adr r3, 408290 <_dtoa_r+0x2b8>)
  4080ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4080ee:	f7fd f851 	bl	405194 <__adddf3>
  4080f2:	4606      	mov	r6, r0
  4080f4:	4628      	mov	r0, r5
  4080f6:	460f      	mov	r7, r1
  4080f8:	f7fd f998 	bl	40542c <__aeabi_i2d>
  4080fc:	a366      	add	r3, pc, #408	; (adr r3, 408298 <_dtoa_r+0x2c0>)
  4080fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  408102:	f7fd f9f9 	bl	4054f8 <__aeabi_dmul>
  408106:	4602      	mov	r2, r0
  408108:	460b      	mov	r3, r1
  40810a:	4630      	mov	r0, r6
  40810c:	4639      	mov	r1, r7
  40810e:	f7fd f841 	bl	405194 <__adddf3>
  408112:	4606      	mov	r6, r0
  408114:	460f      	mov	r7, r1
  408116:	f7fd fc89 	bl	405a2c <__aeabi_d2iz>
  40811a:	4639      	mov	r1, r7
  40811c:	9004      	str	r0, [sp, #16]
  40811e:	2200      	movs	r2, #0
  408120:	4630      	mov	r0, r6
  408122:	2300      	movs	r3, #0
  408124:	f7fd fc5a 	bl	4059dc <__aeabi_dcmplt>
  408128:	2800      	cmp	r0, #0
  40812a:	f040 81a6 	bne.w	40847a <_dtoa_r+0x4a2>
  40812e:	9b04      	ldr	r3, [sp, #16]
  408130:	2b16      	cmp	r3, #22
  408132:	f200 819f 	bhi.w	408474 <_dtoa_r+0x49c>
  408136:	9a04      	ldr	r2, [sp, #16]
  408138:	4b5e      	ldr	r3, [pc, #376]	; (4082b4 <_dtoa_r+0x2dc>)
  40813a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40813e:	e9d3 0100 	ldrd	r0, r1, [r3]
  408142:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408146:	f7fd fc67 	bl	405a18 <__aeabi_dcmpgt>
  40814a:	2800      	cmp	r0, #0
  40814c:	f000 824e 	beq.w	4085ec <_dtoa_r+0x614>
  408150:	9b04      	ldr	r3, [sp, #16]
  408152:	3b01      	subs	r3, #1
  408154:	9304      	str	r3, [sp, #16]
  408156:	2300      	movs	r3, #0
  408158:	930b      	str	r3, [sp, #44]	; 0x2c
  40815a:	ebc5 0508 	rsb	r5, r5, r8
  40815e:	f1b5 0a01 	subs.w	sl, r5, #1
  408162:	f100 81a1 	bmi.w	4084a8 <_dtoa_r+0x4d0>
  408166:	2300      	movs	r3, #0
  408168:	9305      	str	r3, [sp, #20]
  40816a:	9b04      	ldr	r3, [sp, #16]
  40816c:	2b00      	cmp	r3, #0
  40816e:	f2c0 8192 	blt.w	408496 <_dtoa_r+0x4be>
  408172:	449a      	add	sl, r3
  408174:	930a      	str	r3, [sp, #40]	; 0x28
  408176:	2300      	movs	r3, #0
  408178:	9308      	str	r3, [sp, #32]
  40817a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40817c:	2b09      	cmp	r3, #9
  40817e:	d82b      	bhi.n	4081d8 <_dtoa_r+0x200>
  408180:	2b05      	cmp	r3, #5
  408182:	f340 8670 	ble.w	408e66 <_dtoa_r+0xe8e>
  408186:	3b04      	subs	r3, #4
  408188:	9320      	str	r3, [sp, #128]	; 0x80
  40818a:	2500      	movs	r5, #0
  40818c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40818e:	3b02      	subs	r3, #2
  408190:	2b03      	cmp	r3, #3
  408192:	f200 864e 	bhi.w	408e32 <_dtoa_r+0xe5a>
  408196:	e8df f013 	tbh	[pc, r3, lsl #1]
  40819a:	03cc      	.short	0x03cc
  40819c:	02b203be 	.word	0x02b203be
  4081a0:	0663      	.short	0x0663
  4081a2:	4b41      	ldr	r3, [pc, #260]	; (4082a8 <_dtoa_r+0x2d0>)
  4081a4:	4a44      	ldr	r2, [pc, #272]	; (4082b8 <_dtoa_r+0x2e0>)
  4081a6:	f3c9 0013 	ubfx	r0, r9, #0, #20
  4081aa:	2800      	cmp	r0, #0
  4081ac:	bf14      	ite	ne
  4081ae:	4618      	movne	r0, r3
  4081b0:	4610      	moveq	r0, r2
  4081b2:	e751      	b.n	408058 <_dtoa_r+0x80>
  4081b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
  4081b8:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4081bc:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  4081c0:	4630      	mov	r0, r6
  4081c2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4081c6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4081ca:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4081ce:	e782      	b.n	4080d6 <_dtoa_r+0xfe>
  4081d0:	483a      	ldr	r0, [pc, #232]	; (4082bc <_dtoa_r+0x2e4>)
  4081d2:	e735      	b.n	408040 <_dtoa_r+0x68>
  4081d4:	1cc3      	adds	r3, r0, #3
  4081d6:	e748      	b.n	40806a <_dtoa_r+0x92>
  4081d8:	2100      	movs	r1, #0
  4081da:	6461      	str	r1, [r4, #68]	; 0x44
  4081dc:	4620      	mov	r0, r4
  4081de:	9120      	str	r1, [sp, #128]	; 0x80
  4081e0:	f001 fac8 	bl	409774 <_Balloc>
  4081e4:	f04f 33ff 	mov.w	r3, #4294967295
  4081e8:	9306      	str	r3, [sp, #24]
  4081ea:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4081ec:	930c      	str	r3, [sp, #48]	; 0x30
  4081ee:	2301      	movs	r3, #1
  4081f0:	9007      	str	r0, [sp, #28]
  4081f2:	9221      	str	r2, [sp, #132]	; 0x84
  4081f4:	6420      	str	r0, [r4, #64]	; 0x40
  4081f6:	9309      	str	r3, [sp, #36]	; 0x24
  4081f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4081fa:	2b00      	cmp	r3, #0
  4081fc:	f2c0 80d2 	blt.w	4083a4 <_dtoa_r+0x3cc>
  408200:	9a04      	ldr	r2, [sp, #16]
  408202:	2a0e      	cmp	r2, #14
  408204:	f300 80ce 	bgt.w	4083a4 <_dtoa_r+0x3cc>
  408208:	4b2a      	ldr	r3, [pc, #168]	; (4082b4 <_dtoa_r+0x2dc>)
  40820a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40820e:	e9d3 8900 	ldrd	r8, r9, [r3]
  408212:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408214:	2b00      	cmp	r3, #0
  408216:	f2c0 838f 	blt.w	408938 <_dtoa_r+0x960>
  40821a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40821e:	4642      	mov	r2, r8
  408220:	464b      	mov	r3, r9
  408222:	4630      	mov	r0, r6
  408224:	4639      	mov	r1, r7
  408226:	f7fd fa91 	bl	40574c <__aeabi_ddiv>
  40822a:	f7fd fbff 	bl	405a2c <__aeabi_d2iz>
  40822e:	4682      	mov	sl, r0
  408230:	f7fd f8fc 	bl	40542c <__aeabi_i2d>
  408234:	4642      	mov	r2, r8
  408236:	464b      	mov	r3, r9
  408238:	f7fd f95e 	bl	4054f8 <__aeabi_dmul>
  40823c:	460b      	mov	r3, r1
  40823e:	4602      	mov	r2, r0
  408240:	4639      	mov	r1, r7
  408242:	4630      	mov	r0, r6
  408244:	f7fc ffa4 	bl	405190 <__aeabi_dsub>
  408248:	9d07      	ldr	r5, [sp, #28]
  40824a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  40824e:	702b      	strb	r3, [r5, #0]
  408250:	9b06      	ldr	r3, [sp, #24]
  408252:	2b01      	cmp	r3, #1
  408254:	4606      	mov	r6, r0
  408256:	460f      	mov	r7, r1
  408258:	f105 0501 	add.w	r5, r5, #1
  40825c:	d062      	beq.n	408324 <_dtoa_r+0x34c>
  40825e:	2200      	movs	r2, #0
  408260:	4b17      	ldr	r3, [pc, #92]	; (4082c0 <_dtoa_r+0x2e8>)
  408262:	f7fd f949 	bl	4054f8 <__aeabi_dmul>
  408266:	2200      	movs	r2, #0
  408268:	2300      	movs	r3, #0
  40826a:	4606      	mov	r6, r0
  40826c:	460f      	mov	r7, r1
  40826e:	f7fd fbab 	bl	4059c8 <__aeabi_dcmpeq>
  408272:	2800      	cmp	r0, #0
  408274:	f040 8083 	bne.w	40837e <_dtoa_r+0x3a6>
  408278:	f8cd b008 	str.w	fp, [sp, #8]
  40827c:	9405      	str	r4, [sp, #20]
  40827e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  408282:	9c06      	ldr	r4, [sp, #24]
  408284:	e029      	b.n	4082da <_dtoa_r+0x302>
  408286:	bf00      	nop
  408288:	636f4361 	.word	0x636f4361
  40828c:	3fd287a7 	.word	0x3fd287a7
  408290:	8b60c8b3 	.word	0x8b60c8b3
  408294:	3fc68a28 	.word	0x3fc68a28
  408298:	509f79fb 	.word	0x509f79fb
  40829c:	3fd34413 	.word	0x3fd34413
  4082a0:	7ff00000 	.word	0x7ff00000
  4082a4:	0040a511 	.word	0x0040a511
  4082a8:	0040a520 	.word	0x0040a520
  4082ac:	fffffc0e 	.word	0xfffffc0e
  4082b0:	3ff80000 	.word	0x3ff80000
  4082b4:	0040a530 	.word	0x0040a530
  4082b8:	0040a514 	.word	0x0040a514
  4082bc:	0040a510 	.word	0x0040a510
  4082c0:	40240000 	.word	0x40240000
  4082c4:	f7fd f918 	bl	4054f8 <__aeabi_dmul>
  4082c8:	2200      	movs	r2, #0
  4082ca:	2300      	movs	r3, #0
  4082cc:	4606      	mov	r6, r0
  4082ce:	460f      	mov	r7, r1
  4082d0:	f7fd fb7a 	bl	4059c8 <__aeabi_dcmpeq>
  4082d4:	2800      	cmp	r0, #0
  4082d6:	f040 83de 	bne.w	408a96 <_dtoa_r+0xabe>
  4082da:	4642      	mov	r2, r8
  4082dc:	464b      	mov	r3, r9
  4082de:	4630      	mov	r0, r6
  4082e0:	4639      	mov	r1, r7
  4082e2:	f7fd fa33 	bl	40574c <__aeabi_ddiv>
  4082e6:	f7fd fba1 	bl	405a2c <__aeabi_d2iz>
  4082ea:	4682      	mov	sl, r0
  4082ec:	f7fd f89e 	bl	40542c <__aeabi_i2d>
  4082f0:	4642      	mov	r2, r8
  4082f2:	464b      	mov	r3, r9
  4082f4:	f7fd f900 	bl	4054f8 <__aeabi_dmul>
  4082f8:	4602      	mov	r2, r0
  4082fa:	460b      	mov	r3, r1
  4082fc:	4630      	mov	r0, r6
  4082fe:	4639      	mov	r1, r7
  408300:	f7fc ff46 	bl	405190 <__aeabi_dsub>
  408304:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  408308:	f805 eb01 	strb.w	lr, [r5], #1
  40830c:	ebcb 0e05 	rsb	lr, fp, r5
  408310:	4574      	cmp	r4, lr
  408312:	4606      	mov	r6, r0
  408314:	460f      	mov	r7, r1
  408316:	f04f 0200 	mov.w	r2, #0
  40831a:	4bb5      	ldr	r3, [pc, #724]	; (4085f0 <_dtoa_r+0x618>)
  40831c:	d1d2      	bne.n	4082c4 <_dtoa_r+0x2ec>
  40831e:	f8dd b008 	ldr.w	fp, [sp, #8]
  408322:	9c05      	ldr	r4, [sp, #20]
  408324:	4632      	mov	r2, r6
  408326:	463b      	mov	r3, r7
  408328:	4630      	mov	r0, r6
  40832a:	4639      	mov	r1, r7
  40832c:	f7fc ff32 	bl	405194 <__adddf3>
  408330:	4606      	mov	r6, r0
  408332:	460f      	mov	r7, r1
  408334:	4640      	mov	r0, r8
  408336:	4649      	mov	r1, r9
  408338:	4632      	mov	r2, r6
  40833a:	463b      	mov	r3, r7
  40833c:	f7fd fb4e 	bl	4059dc <__aeabi_dcmplt>
  408340:	b948      	cbnz	r0, 408356 <_dtoa_r+0x37e>
  408342:	4640      	mov	r0, r8
  408344:	4649      	mov	r1, r9
  408346:	4632      	mov	r2, r6
  408348:	463b      	mov	r3, r7
  40834a:	f7fd fb3d 	bl	4059c8 <__aeabi_dcmpeq>
  40834e:	b1b0      	cbz	r0, 40837e <_dtoa_r+0x3a6>
  408350:	f01a 0f01 	tst.w	sl, #1
  408354:	d013      	beq.n	40837e <_dtoa_r+0x3a6>
  408356:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40835a:	9907      	ldr	r1, [sp, #28]
  40835c:	1e6b      	subs	r3, r5, #1
  40835e:	e004      	b.n	40836a <_dtoa_r+0x392>
  408360:	428b      	cmp	r3, r1
  408362:	f000 8440 	beq.w	408be6 <_dtoa_r+0xc0e>
  408366:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40836a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40836e:	f103 0501 	add.w	r5, r3, #1
  408372:	461a      	mov	r2, r3
  408374:	d0f4      	beq.n	408360 <_dtoa_r+0x388>
  408376:	f108 0301 	add.w	r3, r8, #1
  40837a:	b2db      	uxtb	r3, r3
  40837c:	7013      	strb	r3, [r2, #0]
  40837e:	4620      	mov	r0, r4
  408380:	4659      	mov	r1, fp
  408382:	f001 fa1d 	bl	4097c0 <_Bfree>
  408386:	2200      	movs	r2, #0
  408388:	9b04      	ldr	r3, [sp, #16]
  40838a:	702a      	strb	r2, [r5, #0]
  40838c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40838e:	3301      	adds	r3, #1
  408390:	6013      	str	r3, [r2, #0]
  408392:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408394:	2b00      	cmp	r3, #0
  408396:	f000 8345 	beq.w	408a24 <_dtoa_r+0xa4c>
  40839a:	9807      	ldr	r0, [sp, #28]
  40839c:	601d      	str	r5, [r3, #0]
  40839e:	b017      	add	sp, #92	; 0x5c
  4083a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4083a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4083a6:	2a00      	cmp	r2, #0
  4083a8:	f000 8084 	beq.w	4084b4 <_dtoa_r+0x4dc>
  4083ac:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4083ae:	2a01      	cmp	r2, #1
  4083b0:	f340 8304 	ble.w	4089bc <_dtoa_r+0x9e4>
  4083b4:	9b06      	ldr	r3, [sp, #24]
  4083b6:	1e5f      	subs	r7, r3, #1
  4083b8:	9b08      	ldr	r3, [sp, #32]
  4083ba:	42bb      	cmp	r3, r7
  4083bc:	f2c0 83a9 	blt.w	408b12 <_dtoa_r+0xb3a>
  4083c0:	1bdf      	subs	r7, r3, r7
  4083c2:	9b06      	ldr	r3, [sp, #24]
  4083c4:	2b00      	cmp	r3, #0
  4083c6:	f2c0 849c 	blt.w	408d02 <_dtoa_r+0xd2a>
  4083ca:	9d05      	ldr	r5, [sp, #20]
  4083cc:	9b06      	ldr	r3, [sp, #24]
  4083ce:	9a05      	ldr	r2, [sp, #20]
  4083d0:	4620      	mov	r0, r4
  4083d2:	441a      	add	r2, r3
  4083d4:	2101      	movs	r1, #1
  4083d6:	9205      	str	r2, [sp, #20]
  4083d8:	449a      	add	sl, r3
  4083da:	f001 fa8b 	bl	4098f4 <__i2b>
  4083de:	4606      	mov	r6, r0
  4083e0:	b165      	cbz	r5, 4083fc <_dtoa_r+0x424>
  4083e2:	f1ba 0f00 	cmp.w	sl, #0
  4083e6:	dd09      	ble.n	4083fc <_dtoa_r+0x424>
  4083e8:	45aa      	cmp	sl, r5
  4083ea:	9a05      	ldr	r2, [sp, #20]
  4083ec:	4653      	mov	r3, sl
  4083ee:	bfa8      	it	ge
  4083f0:	462b      	movge	r3, r5
  4083f2:	1ad2      	subs	r2, r2, r3
  4083f4:	9205      	str	r2, [sp, #20]
  4083f6:	1aed      	subs	r5, r5, r3
  4083f8:	ebc3 0a0a 	rsb	sl, r3, sl
  4083fc:	9b08      	ldr	r3, [sp, #32]
  4083fe:	2b00      	cmp	r3, #0
  408400:	dd1a      	ble.n	408438 <_dtoa_r+0x460>
  408402:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408404:	2b00      	cmp	r3, #0
  408406:	f000 837d 	beq.w	408b04 <_dtoa_r+0xb2c>
  40840a:	2f00      	cmp	r7, #0
  40840c:	dd10      	ble.n	408430 <_dtoa_r+0x458>
  40840e:	4631      	mov	r1, r6
  408410:	463a      	mov	r2, r7
  408412:	4620      	mov	r0, r4
  408414:	f001 fb12 	bl	409a3c <__pow5mult>
  408418:	4606      	mov	r6, r0
  40841a:	465a      	mov	r2, fp
  40841c:	4631      	mov	r1, r6
  40841e:	4620      	mov	r0, r4
  408420:	f001 fa72 	bl	409908 <__multiply>
  408424:	4659      	mov	r1, fp
  408426:	4680      	mov	r8, r0
  408428:	4620      	mov	r0, r4
  40842a:	f001 f9c9 	bl	4097c0 <_Bfree>
  40842e:	46c3      	mov	fp, r8
  408430:	9b08      	ldr	r3, [sp, #32]
  408432:	1bda      	subs	r2, r3, r7
  408434:	f040 82a2 	bne.w	40897c <_dtoa_r+0x9a4>
  408438:	4620      	mov	r0, r4
  40843a:	2101      	movs	r1, #1
  40843c:	f001 fa5a 	bl	4098f4 <__i2b>
  408440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408442:	2b00      	cmp	r3, #0
  408444:	4680      	mov	r8, r0
  408446:	dd39      	ble.n	4084bc <_dtoa_r+0x4e4>
  408448:	4601      	mov	r1, r0
  40844a:	461a      	mov	r2, r3
  40844c:	4620      	mov	r0, r4
  40844e:	f001 faf5 	bl	409a3c <__pow5mult>
  408452:	9b20      	ldr	r3, [sp, #128]	; 0x80
  408454:	2b01      	cmp	r3, #1
  408456:	4680      	mov	r8, r0
  408458:	f340 8296 	ble.w	408988 <_dtoa_r+0x9b0>
  40845c:	f04f 0900 	mov.w	r9, #0
  408460:	f8d8 3010 	ldr.w	r3, [r8, #16]
  408464:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  408468:	6918      	ldr	r0, [r3, #16]
  40846a:	f001 f9f5 	bl	409858 <__hi0bits>
  40846e:	f1c0 0020 	rsb	r0, r0, #32
  408472:	e02d      	b.n	4084d0 <_dtoa_r+0x4f8>
  408474:	2301      	movs	r3, #1
  408476:	930b      	str	r3, [sp, #44]	; 0x2c
  408478:	e66f      	b.n	40815a <_dtoa_r+0x182>
  40847a:	9804      	ldr	r0, [sp, #16]
  40847c:	f7fc ffd6 	bl	40542c <__aeabi_i2d>
  408480:	4632      	mov	r2, r6
  408482:	463b      	mov	r3, r7
  408484:	f7fd faa0 	bl	4059c8 <__aeabi_dcmpeq>
  408488:	2800      	cmp	r0, #0
  40848a:	f47f ae50 	bne.w	40812e <_dtoa_r+0x156>
  40848e:	9b04      	ldr	r3, [sp, #16]
  408490:	3b01      	subs	r3, #1
  408492:	9304      	str	r3, [sp, #16]
  408494:	e64b      	b.n	40812e <_dtoa_r+0x156>
  408496:	9a05      	ldr	r2, [sp, #20]
  408498:	9b04      	ldr	r3, [sp, #16]
  40849a:	1ad2      	subs	r2, r2, r3
  40849c:	425b      	negs	r3, r3
  40849e:	9308      	str	r3, [sp, #32]
  4084a0:	2300      	movs	r3, #0
  4084a2:	9205      	str	r2, [sp, #20]
  4084a4:	930a      	str	r3, [sp, #40]	; 0x28
  4084a6:	e668      	b.n	40817a <_dtoa_r+0x1a2>
  4084a8:	f1ca 0300 	rsb	r3, sl, #0
  4084ac:	9305      	str	r3, [sp, #20]
  4084ae:	f04f 0a00 	mov.w	sl, #0
  4084b2:	e65a      	b.n	40816a <_dtoa_r+0x192>
  4084b4:	9f08      	ldr	r7, [sp, #32]
  4084b6:	9d05      	ldr	r5, [sp, #20]
  4084b8:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4084ba:	e791      	b.n	4083e0 <_dtoa_r+0x408>
  4084bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4084be:	2b01      	cmp	r3, #1
  4084c0:	f340 82b3 	ble.w	408a2a <_dtoa_r+0xa52>
  4084c4:	f04f 0900 	mov.w	r9, #0
  4084c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4084ca:	2b00      	cmp	r3, #0
  4084cc:	d1c8      	bne.n	408460 <_dtoa_r+0x488>
  4084ce:	2001      	movs	r0, #1
  4084d0:	4450      	add	r0, sl
  4084d2:	f010 001f 	ands.w	r0, r0, #31
  4084d6:	f000 8081 	beq.w	4085dc <_dtoa_r+0x604>
  4084da:	f1c0 0320 	rsb	r3, r0, #32
  4084de:	2b04      	cmp	r3, #4
  4084e0:	f340 84b8 	ble.w	408e54 <_dtoa_r+0xe7c>
  4084e4:	f1c0 001c 	rsb	r0, r0, #28
  4084e8:	9b05      	ldr	r3, [sp, #20]
  4084ea:	4403      	add	r3, r0
  4084ec:	9305      	str	r3, [sp, #20]
  4084ee:	4405      	add	r5, r0
  4084f0:	4482      	add	sl, r0
  4084f2:	9b05      	ldr	r3, [sp, #20]
  4084f4:	2b00      	cmp	r3, #0
  4084f6:	dd05      	ble.n	408504 <_dtoa_r+0x52c>
  4084f8:	4659      	mov	r1, fp
  4084fa:	461a      	mov	r2, r3
  4084fc:	4620      	mov	r0, r4
  4084fe:	f001 faed 	bl	409adc <__lshift>
  408502:	4683      	mov	fp, r0
  408504:	f1ba 0f00 	cmp.w	sl, #0
  408508:	dd05      	ble.n	408516 <_dtoa_r+0x53e>
  40850a:	4641      	mov	r1, r8
  40850c:	4652      	mov	r2, sl
  40850e:	4620      	mov	r0, r4
  408510:	f001 fae4 	bl	409adc <__lshift>
  408514:	4680      	mov	r8, r0
  408516:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408518:	2b00      	cmp	r3, #0
  40851a:	f040 8268 	bne.w	4089ee <_dtoa_r+0xa16>
  40851e:	9b06      	ldr	r3, [sp, #24]
  408520:	2b00      	cmp	r3, #0
  408522:	f340 8295 	ble.w	408a50 <_dtoa_r+0xa78>
  408526:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408528:	2b00      	cmp	r3, #0
  40852a:	d171      	bne.n	408610 <_dtoa_r+0x638>
  40852c:	f8dd 901c 	ldr.w	r9, [sp, #28]
  408530:	9f06      	ldr	r7, [sp, #24]
  408532:	464d      	mov	r5, r9
  408534:	e002      	b.n	40853c <_dtoa_r+0x564>
  408536:	f001 f94d 	bl	4097d4 <__multadd>
  40853a:	4683      	mov	fp, r0
  40853c:	4641      	mov	r1, r8
  40853e:	4658      	mov	r0, fp
  408540:	f7ff fcb4 	bl	407eac <quorem>
  408544:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  408548:	f805 cb01 	strb.w	ip, [r5], #1
  40854c:	ebc9 0305 	rsb	r3, r9, r5
  408550:	42bb      	cmp	r3, r7
  408552:	4620      	mov	r0, r4
  408554:	4659      	mov	r1, fp
  408556:	f04f 020a 	mov.w	r2, #10
  40855a:	f04f 0300 	mov.w	r3, #0
  40855e:	dbea      	blt.n	408536 <_dtoa_r+0x55e>
  408560:	9b07      	ldr	r3, [sp, #28]
  408562:	9a06      	ldr	r2, [sp, #24]
  408564:	2a01      	cmp	r2, #1
  408566:	bfac      	ite	ge
  408568:	189b      	addge	r3, r3, r2
  40856a:	3301      	addlt	r3, #1
  40856c:	461d      	mov	r5, r3
  40856e:	f04f 0a00 	mov.w	sl, #0
  408572:	4659      	mov	r1, fp
  408574:	2201      	movs	r2, #1
  408576:	4620      	mov	r0, r4
  408578:	f8cd c008 	str.w	ip, [sp, #8]
  40857c:	f001 faae 	bl	409adc <__lshift>
  408580:	4641      	mov	r1, r8
  408582:	4683      	mov	fp, r0
  408584:	f001 fb00 	bl	409b88 <__mcmp>
  408588:	2800      	cmp	r0, #0
  40858a:	f8dd c008 	ldr.w	ip, [sp, #8]
  40858e:	f340 82f6 	ble.w	408b7e <_dtoa_r+0xba6>
  408592:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  408596:	9907      	ldr	r1, [sp, #28]
  408598:	1e6b      	subs	r3, r5, #1
  40859a:	e004      	b.n	4085a6 <_dtoa_r+0x5ce>
  40859c:	428b      	cmp	r3, r1
  40859e:	f000 8273 	beq.w	408a88 <_dtoa_r+0xab0>
  4085a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4085a6:	2a39      	cmp	r2, #57	; 0x39
  4085a8:	f103 0501 	add.w	r5, r3, #1
  4085ac:	d0f6      	beq.n	40859c <_dtoa_r+0x5c4>
  4085ae:	3201      	adds	r2, #1
  4085b0:	701a      	strb	r2, [r3, #0]
  4085b2:	4641      	mov	r1, r8
  4085b4:	4620      	mov	r0, r4
  4085b6:	f001 f903 	bl	4097c0 <_Bfree>
  4085ba:	2e00      	cmp	r6, #0
  4085bc:	f43f aedf 	beq.w	40837e <_dtoa_r+0x3a6>
  4085c0:	f1ba 0f00 	cmp.w	sl, #0
  4085c4:	d005      	beq.n	4085d2 <_dtoa_r+0x5fa>
  4085c6:	45b2      	cmp	sl, r6
  4085c8:	d003      	beq.n	4085d2 <_dtoa_r+0x5fa>
  4085ca:	4651      	mov	r1, sl
  4085cc:	4620      	mov	r0, r4
  4085ce:	f001 f8f7 	bl	4097c0 <_Bfree>
  4085d2:	4631      	mov	r1, r6
  4085d4:	4620      	mov	r0, r4
  4085d6:	f001 f8f3 	bl	4097c0 <_Bfree>
  4085da:	e6d0      	b.n	40837e <_dtoa_r+0x3a6>
  4085dc:	201c      	movs	r0, #28
  4085de:	e783      	b.n	4084e8 <_dtoa_r+0x510>
  4085e0:	4b04      	ldr	r3, [pc, #16]	; (4085f4 <_dtoa_r+0x61c>)
  4085e2:	9a02      	ldr	r2, [sp, #8]
  4085e4:	1b5b      	subs	r3, r3, r5
  4085e6:	fa02 f003 	lsl.w	r0, r2, r3
  4085ea:	e56d      	b.n	4080c8 <_dtoa_r+0xf0>
  4085ec:	900b      	str	r0, [sp, #44]	; 0x2c
  4085ee:	e5b4      	b.n	40815a <_dtoa_r+0x182>
  4085f0:	40240000 	.word	0x40240000
  4085f4:	fffffbee 	.word	0xfffffbee
  4085f8:	4631      	mov	r1, r6
  4085fa:	2300      	movs	r3, #0
  4085fc:	4620      	mov	r0, r4
  4085fe:	220a      	movs	r2, #10
  408600:	f001 f8e8 	bl	4097d4 <__multadd>
  408604:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408606:	2b00      	cmp	r3, #0
  408608:	4606      	mov	r6, r0
  40860a:	f340 840c 	ble.w	408e26 <_dtoa_r+0xe4e>
  40860e:	9306      	str	r3, [sp, #24]
  408610:	2d00      	cmp	r5, #0
  408612:	dd05      	ble.n	408620 <_dtoa_r+0x648>
  408614:	4631      	mov	r1, r6
  408616:	462a      	mov	r2, r5
  408618:	4620      	mov	r0, r4
  40861a:	f001 fa5f 	bl	409adc <__lshift>
  40861e:	4606      	mov	r6, r0
  408620:	f1b9 0f00 	cmp.w	r9, #0
  408624:	f040 82e9 	bne.w	408bfa <_dtoa_r+0xc22>
  408628:	46b1      	mov	r9, r6
  40862a:	9b06      	ldr	r3, [sp, #24]
  40862c:	9a07      	ldr	r2, [sp, #28]
  40862e:	3b01      	subs	r3, #1
  408630:	18d3      	adds	r3, r2, r3
  408632:	9308      	str	r3, [sp, #32]
  408634:	9b02      	ldr	r3, [sp, #8]
  408636:	f003 0301 	and.w	r3, r3, #1
  40863a:	9309      	str	r3, [sp, #36]	; 0x24
  40863c:	4617      	mov	r7, r2
  40863e:	4641      	mov	r1, r8
  408640:	4658      	mov	r0, fp
  408642:	f7ff fc33 	bl	407eac <quorem>
  408646:	4631      	mov	r1, r6
  408648:	4605      	mov	r5, r0
  40864a:	4658      	mov	r0, fp
  40864c:	f001 fa9c 	bl	409b88 <__mcmp>
  408650:	464a      	mov	r2, r9
  408652:	4682      	mov	sl, r0
  408654:	4641      	mov	r1, r8
  408656:	4620      	mov	r0, r4
  408658:	f001 faba 	bl	409bd0 <__mdiff>
  40865c:	68c2      	ldr	r2, [r0, #12]
  40865e:	4603      	mov	r3, r0
  408660:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  408664:	2a00      	cmp	r2, #0
  408666:	f040 81b8 	bne.w	4089da <_dtoa_r+0xa02>
  40866a:	4619      	mov	r1, r3
  40866c:	4658      	mov	r0, fp
  40866e:	f8cd c018 	str.w	ip, [sp, #24]
  408672:	9305      	str	r3, [sp, #20]
  408674:	f001 fa88 	bl	409b88 <__mcmp>
  408678:	9b05      	ldr	r3, [sp, #20]
  40867a:	9002      	str	r0, [sp, #8]
  40867c:	4619      	mov	r1, r3
  40867e:	4620      	mov	r0, r4
  408680:	f001 f89e 	bl	4097c0 <_Bfree>
  408684:	9a02      	ldr	r2, [sp, #8]
  408686:	f8dd c018 	ldr.w	ip, [sp, #24]
  40868a:	b92a      	cbnz	r2, 408698 <_dtoa_r+0x6c0>
  40868c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40868e:	b91b      	cbnz	r3, 408698 <_dtoa_r+0x6c0>
  408690:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408692:	2b00      	cmp	r3, #0
  408694:	f000 83a7 	beq.w	408de6 <_dtoa_r+0xe0e>
  408698:	f1ba 0f00 	cmp.w	sl, #0
  40869c:	f2c0 8251 	blt.w	408b42 <_dtoa_r+0xb6a>
  4086a0:	d105      	bne.n	4086ae <_dtoa_r+0x6d6>
  4086a2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4086a4:	b91b      	cbnz	r3, 4086ae <_dtoa_r+0x6d6>
  4086a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4086a8:	2b00      	cmp	r3, #0
  4086aa:	f000 824a 	beq.w	408b42 <_dtoa_r+0xb6a>
  4086ae:	2a00      	cmp	r2, #0
  4086b0:	f300 82b7 	bgt.w	408c22 <_dtoa_r+0xc4a>
  4086b4:	9b08      	ldr	r3, [sp, #32]
  4086b6:	f887 c000 	strb.w	ip, [r7]
  4086ba:	f107 0a01 	add.w	sl, r7, #1
  4086be:	429f      	cmp	r7, r3
  4086c0:	4655      	mov	r5, sl
  4086c2:	f000 82ba 	beq.w	408c3a <_dtoa_r+0xc62>
  4086c6:	4659      	mov	r1, fp
  4086c8:	220a      	movs	r2, #10
  4086ca:	2300      	movs	r3, #0
  4086cc:	4620      	mov	r0, r4
  4086ce:	f001 f881 	bl	4097d4 <__multadd>
  4086d2:	454e      	cmp	r6, r9
  4086d4:	4683      	mov	fp, r0
  4086d6:	4631      	mov	r1, r6
  4086d8:	4620      	mov	r0, r4
  4086da:	f04f 020a 	mov.w	r2, #10
  4086de:	f04f 0300 	mov.w	r3, #0
  4086e2:	f000 8174 	beq.w	4089ce <_dtoa_r+0x9f6>
  4086e6:	f001 f875 	bl	4097d4 <__multadd>
  4086ea:	4649      	mov	r1, r9
  4086ec:	4606      	mov	r6, r0
  4086ee:	220a      	movs	r2, #10
  4086f0:	4620      	mov	r0, r4
  4086f2:	2300      	movs	r3, #0
  4086f4:	f001 f86e 	bl	4097d4 <__multadd>
  4086f8:	4657      	mov	r7, sl
  4086fa:	4681      	mov	r9, r0
  4086fc:	e79f      	b.n	40863e <_dtoa_r+0x666>
  4086fe:	2301      	movs	r3, #1
  408700:	9309      	str	r3, [sp, #36]	; 0x24
  408702:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408704:	2b00      	cmp	r3, #0
  408706:	f340 8213 	ble.w	408b30 <_dtoa_r+0xb58>
  40870a:	461f      	mov	r7, r3
  40870c:	461e      	mov	r6, r3
  40870e:	930c      	str	r3, [sp, #48]	; 0x30
  408710:	9306      	str	r3, [sp, #24]
  408712:	2100      	movs	r1, #0
  408714:	2f17      	cmp	r7, #23
  408716:	6461      	str	r1, [r4, #68]	; 0x44
  408718:	d90a      	bls.n	408730 <_dtoa_r+0x758>
  40871a:	2201      	movs	r2, #1
  40871c:	2304      	movs	r3, #4
  40871e:	005b      	lsls	r3, r3, #1
  408720:	f103 0014 	add.w	r0, r3, #20
  408724:	4287      	cmp	r7, r0
  408726:	4611      	mov	r1, r2
  408728:	f102 0201 	add.w	r2, r2, #1
  40872c:	d2f7      	bcs.n	40871e <_dtoa_r+0x746>
  40872e:	6461      	str	r1, [r4, #68]	; 0x44
  408730:	4620      	mov	r0, r4
  408732:	f001 f81f 	bl	409774 <_Balloc>
  408736:	2e0e      	cmp	r6, #14
  408738:	9007      	str	r0, [sp, #28]
  40873a:	6420      	str	r0, [r4, #64]	; 0x40
  40873c:	f63f ad5c 	bhi.w	4081f8 <_dtoa_r+0x220>
  408740:	2d00      	cmp	r5, #0
  408742:	f43f ad59 	beq.w	4081f8 <_dtoa_r+0x220>
  408746:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40874a:	9904      	ldr	r1, [sp, #16]
  40874c:	2900      	cmp	r1, #0
  40874e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  408752:	f340 8221 	ble.w	408b98 <_dtoa_r+0xbc0>
  408756:	4bb7      	ldr	r3, [pc, #732]	; (408a34 <_dtoa_r+0xa5c>)
  408758:	f001 020f 	and.w	r2, r1, #15
  40875c:	110d      	asrs	r5, r1, #4
  40875e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408762:	06e9      	lsls	r1, r5, #27
  408764:	e9d3 6700 	ldrd	r6, r7, [r3]
  408768:	f140 81db 	bpl.w	408b22 <_dtoa_r+0xb4a>
  40876c:	4bb2      	ldr	r3, [pc, #712]	; (408a38 <_dtoa_r+0xa60>)
  40876e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  408772:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  408776:	f7fc ffe9 	bl	40574c <__aeabi_ddiv>
  40877a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40877e:	f005 050f 	and.w	r5, r5, #15
  408782:	f04f 0803 	mov.w	r8, #3
  408786:	b18d      	cbz	r5, 4087ac <_dtoa_r+0x7d4>
  408788:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 408a38 <_dtoa_r+0xa60>
  40878c:	4630      	mov	r0, r6
  40878e:	4639      	mov	r1, r7
  408790:	07ea      	lsls	r2, r5, #31
  408792:	d505      	bpl.n	4087a0 <_dtoa_r+0x7c8>
  408794:	e9d9 2300 	ldrd	r2, r3, [r9]
  408798:	f108 0801 	add.w	r8, r8, #1
  40879c:	f7fc feac 	bl	4054f8 <__aeabi_dmul>
  4087a0:	106d      	asrs	r5, r5, #1
  4087a2:	f109 0908 	add.w	r9, r9, #8
  4087a6:	d1f3      	bne.n	408790 <_dtoa_r+0x7b8>
  4087a8:	4606      	mov	r6, r0
  4087aa:	460f      	mov	r7, r1
  4087ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4087b0:	4632      	mov	r2, r6
  4087b2:	463b      	mov	r3, r7
  4087b4:	f7fc ffca 	bl	40574c <__aeabi_ddiv>
  4087b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4087bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4087be:	b143      	cbz	r3, 4087d2 <_dtoa_r+0x7fa>
  4087c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4087c4:	2200      	movs	r2, #0
  4087c6:	4b9d      	ldr	r3, [pc, #628]	; (408a3c <_dtoa_r+0xa64>)
  4087c8:	f7fd f908 	bl	4059dc <__aeabi_dcmplt>
  4087cc:	2800      	cmp	r0, #0
  4087ce:	f040 82ac 	bne.w	408d2a <_dtoa_r+0xd52>
  4087d2:	4640      	mov	r0, r8
  4087d4:	f7fc fe2a 	bl	40542c <__aeabi_i2d>
  4087d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4087dc:	f7fc fe8c 	bl	4054f8 <__aeabi_dmul>
  4087e0:	4b97      	ldr	r3, [pc, #604]	; (408a40 <_dtoa_r+0xa68>)
  4087e2:	2200      	movs	r2, #0
  4087e4:	f7fc fcd6 	bl	405194 <__adddf3>
  4087e8:	9b06      	ldr	r3, [sp, #24]
  4087ea:	4606      	mov	r6, r0
  4087ec:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4087f0:	2b00      	cmp	r3, #0
  4087f2:	f000 8162 	beq.w	408aba <_dtoa_r+0xae2>
  4087f6:	9b04      	ldr	r3, [sp, #16]
  4087f8:	f8dd 9018 	ldr.w	r9, [sp, #24]
  4087fc:	9312      	str	r3, [sp, #72]	; 0x48
  4087fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408800:	2b00      	cmp	r3, #0
  408802:	f000 8221 	beq.w	408c48 <_dtoa_r+0xc70>
  408806:	4b8b      	ldr	r3, [pc, #556]	; (408a34 <_dtoa_r+0xa5c>)
  408808:	498e      	ldr	r1, [pc, #568]	; (408a44 <_dtoa_r+0xa6c>)
  40880a:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  40880e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  408812:	2000      	movs	r0, #0
  408814:	f7fc ff9a 	bl	40574c <__aeabi_ddiv>
  408818:	4632      	mov	r2, r6
  40881a:	463b      	mov	r3, r7
  40881c:	f7fc fcb8 	bl	405190 <__aeabi_dsub>
  408820:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  408824:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  408828:	4639      	mov	r1, r7
  40882a:	4630      	mov	r0, r6
  40882c:	f7fd f8fe 	bl	405a2c <__aeabi_d2iz>
  408830:	4605      	mov	r5, r0
  408832:	f7fc fdfb 	bl	40542c <__aeabi_i2d>
  408836:	3530      	adds	r5, #48	; 0x30
  408838:	4602      	mov	r2, r0
  40883a:	460b      	mov	r3, r1
  40883c:	4630      	mov	r0, r6
  40883e:	4639      	mov	r1, r7
  408840:	f7fc fca6 	bl	405190 <__aeabi_dsub>
  408844:	fa5f f885 	uxtb.w	r8, r5
  408848:	9d07      	ldr	r5, [sp, #28]
  40884a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40884e:	f885 8000 	strb.w	r8, [r5]
  408852:	4606      	mov	r6, r0
  408854:	460f      	mov	r7, r1
  408856:	3501      	adds	r5, #1
  408858:	f7fd f8c0 	bl	4059dc <__aeabi_dcmplt>
  40885c:	2800      	cmp	r0, #0
  40885e:	f040 82b2 	bne.w	408dc6 <_dtoa_r+0xdee>
  408862:	4632      	mov	r2, r6
  408864:	463b      	mov	r3, r7
  408866:	2000      	movs	r0, #0
  408868:	4974      	ldr	r1, [pc, #464]	; (408a3c <_dtoa_r+0xa64>)
  40886a:	f7fc fc91 	bl	405190 <__aeabi_dsub>
  40886e:	4602      	mov	r2, r0
  408870:	460b      	mov	r3, r1
  408872:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  408876:	f7fd f8cf 	bl	405a18 <__aeabi_dcmpgt>
  40887a:	2800      	cmp	r0, #0
  40887c:	f040 82ac 	bne.w	408dd8 <_dtoa_r+0xe00>
  408880:	f1b9 0f01 	cmp.w	r9, #1
  408884:	f340 8138 	ble.w	408af8 <_dtoa_r+0xb20>
  408888:	9b07      	ldr	r3, [sp, #28]
  40888a:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  40888e:	f8cd b008 	str.w	fp, [sp, #8]
  408892:	4499      	add	r9, r3
  408894:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  408898:	46a0      	mov	r8, r4
  40889a:	e00d      	b.n	4088b8 <_dtoa_r+0x8e0>
  40889c:	2000      	movs	r0, #0
  40889e:	4967      	ldr	r1, [pc, #412]	; (408a3c <_dtoa_r+0xa64>)
  4088a0:	f7fc fc76 	bl	405190 <__aeabi_dsub>
  4088a4:	4652      	mov	r2, sl
  4088a6:	465b      	mov	r3, fp
  4088a8:	f7fd f898 	bl	4059dc <__aeabi_dcmplt>
  4088ac:	2800      	cmp	r0, #0
  4088ae:	f040 828e 	bne.w	408dce <_dtoa_r+0xdf6>
  4088b2:	454d      	cmp	r5, r9
  4088b4:	f000 811b 	beq.w	408aee <_dtoa_r+0xb16>
  4088b8:	4650      	mov	r0, sl
  4088ba:	4659      	mov	r1, fp
  4088bc:	2200      	movs	r2, #0
  4088be:	4b62      	ldr	r3, [pc, #392]	; (408a48 <_dtoa_r+0xa70>)
  4088c0:	f7fc fe1a 	bl	4054f8 <__aeabi_dmul>
  4088c4:	2200      	movs	r2, #0
  4088c6:	4b60      	ldr	r3, [pc, #384]	; (408a48 <_dtoa_r+0xa70>)
  4088c8:	4682      	mov	sl, r0
  4088ca:	468b      	mov	fp, r1
  4088cc:	4630      	mov	r0, r6
  4088ce:	4639      	mov	r1, r7
  4088d0:	f7fc fe12 	bl	4054f8 <__aeabi_dmul>
  4088d4:	460f      	mov	r7, r1
  4088d6:	4606      	mov	r6, r0
  4088d8:	f7fd f8a8 	bl	405a2c <__aeabi_d2iz>
  4088dc:	4604      	mov	r4, r0
  4088de:	f7fc fda5 	bl	40542c <__aeabi_i2d>
  4088e2:	4602      	mov	r2, r0
  4088e4:	460b      	mov	r3, r1
  4088e6:	4630      	mov	r0, r6
  4088e8:	4639      	mov	r1, r7
  4088ea:	f7fc fc51 	bl	405190 <__aeabi_dsub>
  4088ee:	3430      	adds	r4, #48	; 0x30
  4088f0:	b2e4      	uxtb	r4, r4
  4088f2:	4652      	mov	r2, sl
  4088f4:	465b      	mov	r3, fp
  4088f6:	f805 4b01 	strb.w	r4, [r5], #1
  4088fa:	4606      	mov	r6, r0
  4088fc:	460f      	mov	r7, r1
  4088fe:	f7fd f86d 	bl	4059dc <__aeabi_dcmplt>
  408902:	4632      	mov	r2, r6
  408904:	463b      	mov	r3, r7
  408906:	2800      	cmp	r0, #0
  408908:	d0c8      	beq.n	40889c <_dtoa_r+0x8c4>
  40890a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40890c:	f8dd b008 	ldr.w	fp, [sp, #8]
  408910:	9304      	str	r3, [sp, #16]
  408912:	4644      	mov	r4, r8
  408914:	e533      	b.n	40837e <_dtoa_r+0x3a6>
  408916:	2300      	movs	r3, #0
  408918:	9309      	str	r3, [sp, #36]	; 0x24
  40891a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40891c:	9a04      	ldr	r2, [sp, #16]
  40891e:	4413      	add	r3, r2
  408920:	930c      	str	r3, [sp, #48]	; 0x30
  408922:	3301      	adds	r3, #1
  408924:	2b00      	cmp	r3, #0
  408926:	9306      	str	r3, [sp, #24]
  408928:	f340 8109 	ble.w	408b3e <_dtoa_r+0xb66>
  40892c:	9e06      	ldr	r6, [sp, #24]
  40892e:	4637      	mov	r7, r6
  408930:	e6ef      	b.n	408712 <_dtoa_r+0x73a>
  408932:	2300      	movs	r3, #0
  408934:	9309      	str	r3, [sp, #36]	; 0x24
  408936:	e6e4      	b.n	408702 <_dtoa_r+0x72a>
  408938:	9b06      	ldr	r3, [sp, #24]
  40893a:	2b00      	cmp	r3, #0
  40893c:	f73f ac6d 	bgt.w	40821a <_dtoa_r+0x242>
  408940:	f040 8262 	bne.w	408e08 <_dtoa_r+0xe30>
  408944:	4640      	mov	r0, r8
  408946:	2200      	movs	r2, #0
  408948:	4b40      	ldr	r3, [pc, #256]	; (408a4c <_dtoa_r+0xa74>)
  40894a:	4649      	mov	r1, r9
  40894c:	f7fc fdd4 	bl	4054f8 <__aeabi_dmul>
  408950:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408954:	f7fd f856 	bl	405a04 <__aeabi_dcmpge>
  408958:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40895c:	4646      	mov	r6, r8
  40895e:	2800      	cmp	r0, #0
  408960:	f000 808a 	beq.w	408a78 <_dtoa_r+0xaa0>
  408964:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408966:	9d07      	ldr	r5, [sp, #28]
  408968:	43db      	mvns	r3, r3
  40896a:	9304      	str	r3, [sp, #16]
  40896c:	4641      	mov	r1, r8
  40896e:	4620      	mov	r0, r4
  408970:	f000 ff26 	bl	4097c0 <_Bfree>
  408974:	2e00      	cmp	r6, #0
  408976:	f47f ae2c 	bne.w	4085d2 <_dtoa_r+0x5fa>
  40897a:	e500      	b.n	40837e <_dtoa_r+0x3a6>
  40897c:	4659      	mov	r1, fp
  40897e:	4620      	mov	r0, r4
  408980:	f001 f85c 	bl	409a3c <__pow5mult>
  408984:	4683      	mov	fp, r0
  408986:	e557      	b.n	408438 <_dtoa_r+0x460>
  408988:	9b02      	ldr	r3, [sp, #8]
  40898a:	2b00      	cmp	r3, #0
  40898c:	f47f ad66 	bne.w	40845c <_dtoa_r+0x484>
  408990:	9b03      	ldr	r3, [sp, #12]
  408992:	f3c3 0313 	ubfx	r3, r3, #0, #20
  408996:	2b00      	cmp	r3, #0
  408998:	f47f ad94 	bne.w	4084c4 <_dtoa_r+0x4ec>
  40899c:	9b03      	ldr	r3, [sp, #12]
  40899e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  4089a2:	0d3f      	lsrs	r7, r7, #20
  4089a4:	053f      	lsls	r7, r7, #20
  4089a6:	2f00      	cmp	r7, #0
  4089a8:	f000 821a 	beq.w	408de0 <_dtoa_r+0xe08>
  4089ac:	9b05      	ldr	r3, [sp, #20]
  4089ae:	3301      	adds	r3, #1
  4089b0:	9305      	str	r3, [sp, #20]
  4089b2:	f10a 0a01 	add.w	sl, sl, #1
  4089b6:	f04f 0901 	mov.w	r9, #1
  4089ba:	e585      	b.n	4084c8 <_dtoa_r+0x4f0>
  4089bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4089be:	2a00      	cmp	r2, #0
  4089c0:	f000 81a5 	beq.w	408d0e <_dtoa_r+0xd36>
  4089c4:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4089c8:	9f08      	ldr	r7, [sp, #32]
  4089ca:	9d05      	ldr	r5, [sp, #20]
  4089cc:	e4ff      	b.n	4083ce <_dtoa_r+0x3f6>
  4089ce:	f000 ff01 	bl	4097d4 <__multadd>
  4089d2:	4657      	mov	r7, sl
  4089d4:	4606      	mov	r6, r0
  4089d6:	4681      	mov	r9, r0
  4089d8:	e631      	b.n	40863e <_dtoa_r+0x666>
  4089da:	4601      	mov	r1, r0
  4089dc:	4620      	mov	r0, r4
  4089de:	f8cd c008 	str.w	ip, [sp, #8]
  4089e2:	f000 feed 	bl	4097c0 <_Bfree>
  4089e6:	2201      	movs	r2, #1
  4089e8:	f8dd c008 	ldr.w	ip, [sp, #8]
  4089ec:	e654      	b.n	408698 <_dtoa_r+0x6c0>
  4089ee:	4658      	mov	r0, fp
  4089f0:	4641      	mov	r1, r8
  4089f2:	f001 f8c9 	bl	409b88 <__mcmp>
  4089f6:	2800      	cmp	r0, #0
  4089f8:	f6bf ad91 	bge.w	40851e <_dtoa_r+0x546>
  4089fc:	9f04      	ldr	r7, [sp, #16]
  4089fe:	4659      	mov	r1, fp
  408a00:	2300      	movs	r3, #0
  408a02:	4620      	mov	r0, r4
  408a04:	220a      	movs	r2, #10
  408a06:	3f01      	subs	r7, #1
  408a08:	9704      	str	r7, [sp, #16]
  408a0a:	f000 fee3 	bl	4097d4 <__multadd>
  408a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408a10:	4683      	mov	fp, r0
  408a12:	2b00      	cmp	r3, #0
  408a14:	f47f adf0 	bne.w	4085f8 <_dtoa_r+0x620>
  408a18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408a1a:	2b00      	cmp	r3, #0
  408a1c:	f340 81f8 	ble.w	408e10 <_dtoa_r+0xe38>
  408a20:	9306      	str	r3, [sp, #24]
  408a22:	e583      	b.n	40852c <_dtoa_r+0x554>
  408a24:	9807      	ldr	r0, [sp, #28]
  408a26:	f7ff bb0b 	b.w	408040 <_dtoa_r+0x68>
  408a2a:	9b02      	ldr	r3, [sp, #8]
  408a2c:	2b00      	cmp	r3, #0
  408a2e:	f47f ad49 	bne.w	4084c4 <_dtoa_r+0x4ec>
  408a32:	e7ad      	b.n	408990 <_dtoa_r+0x9b8>
  408a34:	0040a530 	.word	0x0040a530
  408a38:	0040a608 	.word	0x0040a608
  408a3c:	3ff00000 	.word	0x3ff00000
  408a40:	401c0000 	.word	0x401c0000
  408a44:	3fe00000 	.word	0x3fe00000
  408a48:	40240000 	.word	0x40240000
  408a4c:	40140000 	.word	0x40140000
  408a50:	9b20      	ldr	r3, [sp, #128]	; 0x80
  408a52:	2b02      	cmp	r3, #2
  408a54:	f77f ad67 	ble.w	408526 <_dtoa_r+0x54e>
  408a58:	9b06      	ldr	r3, [sp, #24]
  408a5a:	2b00      	cmp	r3, #0
  408a5c:	d182      	bne.n	408964 <_dtoa_r+0x98c>
  408a5e:	4641      	mov	r1, r8
  408a60:	2205      	movs	r2, #5
  408a62:	4620      	mov	r0, r4
  408a64:	f000 feb6 	bl	4097d4 <__multadd>
  408a68:	4680      	mov	r8, r0
  408a6a:	4641      	mov	r1, r8
  408a6c:	4658      	mov	r0, fp
  408a6e:	f001 f88b 	bl	409b88 <__mcmp>
  408a72:	2800      	cmp	r0, #0
  408a74:	f77f af76 	ble.w	408964 <_dtoa_r+0x98c>
  408a78:	9a04      	ldr	r2, [sp, #16]
  408a7a:	9907      	ldr	r1, [sp, #28]
  408a7c:	2331      	movs	r3, #49	; 0x31
  408a7e:	3201      	adds	r2, #1
  408a80:	9204      	str	r2, [sp, #16]
  408a82:	700b      	strb	r3, [r1, #0]
  408a84:	1c4d      	adds	r5, r1, #1
  408a86:	e771      	b.n	40896c <_dtoa_r+0x994>
  408a88:	9a04      	ldr	r2, [sp, #16]
  408a8a:	3201      	adds	r2, #1
  408a8c:	9204      	str	r2, [sp, #16]
  408a8e:	9a07      	ldr	r2, [sp, #28]
  408a90:	2331      	movs	r3, #49	; 0x31
  408a92:	7013      	strb	r3, [r2, #0]
  408a94:	e58d      	b.n	4085b2 <_dtoa_r+0x5da>
  408a96:	f8dd b008 	ldr.w	fp, [sp, #8]
  408a9a:	9c05      	ldr	r4, [sp, #20]
  408a9c:	e46f      	b.n	40837e <_dtoa_r+0x3a6>
  408a9e:	4640      	mov	r0, r8
  408aa0:	f7fc fcc4 	bl	40542c <__aeabi_i2d>
  408aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408aa8:	f7fc fd26 	bl	4054f8 <__aeabi_dmul>
  408aac:	2200      	movs	r2, #0
  408aae:	4bbc      	ldr	r3, [pc, #752]	; (408da0 <_dtoa_r+0xdc8>)
  408ab0:	f7fc fb70 	bl	405194 <__adddf3>
  408ab4:	4606      	mov	r6, r0
  408ab6:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  408aba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408abe:	2200      	movs	r2, #0
  408ac0:	4bb8      	ldr	r3, [pc, #736]	; (408da4 <_dtoa_r+0xdcc>)
  408ac2:	f7fc fb65 	bl	405190 <__aeabi_dsub>
  408ac6:	4632      	mov	r2, r6
  408ac8:	463b      	mov	r3, r7
  408aca:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408ace:	f7fc ffa3 	bl	405a18 <__aeabi_dcmpgt>
  408ad2:	4680      	mov	r8, r0
  408ad4:	2800      	cmp	r0, #0
  408ad6:	f040 80b3 	bne.w	408c40 <_dtoa_r+0xc68>
  408ada:	4632      	mov	r2, r6
  408adc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  408ae0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408ae4:	f7fc ff7a 	bl	4059dc <__aeabi_dcmplt>
  408ae8:	b130      	cbz	r0, 408af8 <_dtoa_r+0xb20>
  408aea:	4646      	mov	r6, r8
  408aec:	e73a      	b.n	408964 <_dtoa_r+0x98c>
  408aee:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  408af2:	f8dd b008 	ldr.w	fp, [sp, #8]
  408af6:	4644      	mov	r4, r8
  408af8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  408afc:	e9cd 2302 	strd	r2, r3, [sp, #8]
  408b00:	f7ff bb7a 	b.w	4081f8 <_dtoa_r+0x220>
  408b04:	4659      	mov	r1, fp
  408b06:	9a08      	ldr	r2, [sp, #32]
  408b08:	4620      	mov	r0, r4
  408b0a:	f000 ff97 	bl	409a3c <__pow5mult>
  408b0e:	4683      	mov	fp, r0
  408b10:	e492      	b.n	408438 <_dtoa_r+0x460>
  408b12:	9b08      	ldr	r3, [sp, #32]
  408b14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408b16:	9708      	str	r7, [sp, #32]
  408b18:	1afb      	subs	r3, r7, r3
  408b1a:	441a      	add	r2, r3
  408b1c:	920a      	str	r2, [sp, #40]	; 0x28
  408b1e:	2700      	movs	r7, #0
  408b20:	e44f      	b.n	4083c2 <_dtoa_r+0x3ea>
  408b22:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  408b26:	f04f 0802 	mov.w	r8, #2
  408b2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  408b2e:	e62a      	b.n	408786 <_dtoa_r+0x7ae>
  408b30:	2601      	movs	r6, #1
  408b32:	9621      	str	r6, [sp, #132]	; 0x84
  408b34:	960c      	str	r6, [sp, #48]	; 0x30
  408b36:	9606      	str	r6, [sp, #24]
  408b38:	2100      	movs	r1, #0
  408b3a:	6461      	str	r1, [r4, #68]	; 0x44
  408b3c:	e5f8      	b.n	408730 <_dtoa_r+0x758>
  408b3e:	461e      	mov	r6, r3
  408b40:	e7fa      	b.n	408b38 <_dtoa_r+0xb60>
  408b42:	2a00      	cmp	r2, #0
  408b44:	dd15      	ble.n	408b72 <_dtoa_r+0xb9a>
  408b46:	4659      	mov	r1, fp
  408b48:	2201      	movs	r2, #1
  408b4a:	4620      	mov	r0, r4
  408b4c:	f8cd c008 	str.w	ip, [sp, #8]
  408b50:	f000 ffc4 	bl	409adc <__lshift>
  408b54:	4641      	mov	r1, r8
  408b56:	4683      	mov	fp, r0
  408b58:	f001 f816 	bl	409b88 <__mcmp>
  408b5c:	2800      	cmp	r0, #0
  408b5e:	f8dd c008 	ldr.w	ip, [sp, #8]
  408b62:	f340 814a 	ble.w	408dfa <_dtoa_r+0xe22>
  408b66:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  408b6a:	f000 8106 	beq.w	408d7a <_dtoa_r+0xda2>
  408b6e:	f10c 0c01 	add.w	ip, ip, #1
  408b72:	46b2      	mov	sl, r6
  408b74:	f887 c000 	strb.w	ip, [r7]
  408b78:	1c7d      	adds	r5, r7, #1
  408b7a:	464e      	mov	r6, r9
  408b7c:	e519      	b.n	4085b2 <_dtoa_r+0x5da>
  408b7e:	d104      	bne.n	408b8a <_dtoa_r+0xbb2>
  408b80:	f01c 0f01 	tst.w	ip, #1
  408b84:	d001      	beq.n	408b8a <_dtoa_r+0xbb2>
  408b86:	e504      	b.n	408592 <_dtoa_r+0x5ba>
  408b88:	4615      	mov	r5, r2
  408b8a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  408b8e:	2b30      	cmp	r3, #48	; 0x30
  408b90:	f105 32ff 	add.w	r2, r5, #4294967295
  408b94:	d0f8      	beq.n	408b88 <_dtoa_r+0xbb0>
  408b96:	e50c      	b.n	4085b2 <_dtoa_r+0x5da>
  408b98:	9b04      	ldr	r3, [sp, #16]
  408b9a:	425d      	negs	r5, r3
  408b9c:	2d00      	cmp	r5, #0
  408b9e:	f000 80bd 	beq.w	408d1c <_dtoa_r+0xd44>
  408ba2:	4b81      	ldr	r3, [pc, #516]	; (408da8 <_dtoa_r+0xdd0>)
  408ba4:	f005 020f 	and.w	r2, r5, #15
  408ba8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408bac:	e9d3 2300 	ldrd	r2, r3, [r3]
  408bb0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  408bb4:	f7fc fca0 	bl	4054f8 <__aeabi_dmul>
  408bb8:	112d      	asrs	r5, r5, #4
  408bba:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408bbe:	f000 812c 	beq.w	408e1a <_dtoa_r+0xe42>
  408bc2:	4e7a      	ldr	r6, [pc, #488]	; (408dac <_dtoa_r+0xdd4>)
  408bc4:	f04f 0802 	mov.w	r8, #2
  408bc8:	07eb      	lsls	r3, r5, #31
  408bca:	d505      	bpl.n	408bd8 <_dtoa_r+0xc00>
  408bcc:	e9d6 2300 	ldrd	r2, r3, [r6]
  408bd0:	f108 0801 	add.w	r8, r8, #1
  408bd4:	f7fc fc90 	bl	4054f8 <__aeabi_dmul>
  408bd8:	106d      	asrs	r5, r5, #1
  408bda:	f106 0608 	add.w	r6, r6, #8
  408bde:	d1f3      	bne.n	408bc8 <_dtoa_r+0xbf0>
  408be0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408be4:	e5ea      	b.n	4087bc <_dtoa_r+0x7e4>
  408be6:	9a04      	ldr	r2, [sp, #16]
  408be8:	3201      	adds	r2, #1
  408bea:	9204      	str	r2, [sp, #16]
  408bec:	9a07      	ldr	r2, [sp, #28]
  408bee:	2330      	movs	r3, #48	; 0x30
  408bf0:	7013      	strb	r3, [r2, #0]
  408bf2:	2331      	movs	r3, #49	; 0x31
  408bf4:	7013      	strb	r3, [r2, #0]
  408bf6:	f7ff bbc2 	b.w	40837e <_dtoa_r+0x3a6>
  408bfa:	6871      	ldr	r1, [r6, #4]
  408bfc:	4620      	mov	r0, r4
  408bfe:	f000 fdb9 	bl	409774 <_Balloc>
  408c02:	6933      	ldr	r3, [r6, #16]
  408c04:	1c9a      	adds	r2, r3, #2
  408c06:	4605      	mov	r5, r0
  408c08:	0092      	lsls	r2, r2, #2
  408c0a:	f106 010c 	add.w	r1, r6, #12
  408c0e:	300c      	adds	r0, #12
  408c10:	f7fd fd82 	bl	406718 <memcpy>
  408c14:	4620      	mov	r0, r4
  408c16:	4629      	mov	r1, r5
  408c18:	2201      	movs	r2, #1
  408c1a:	f000 ff5f 	bl	409adc <__lshift>
  408c1e:	4681      	mov	r9, r0
  408c20:	e503      	b.n	40862a <_dtoa_r+0x652>
  408c22:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  408c26:	f000 80a8 	beq.w	408d7a <_dtoa_r+0xda2>
  408c2a:	f10c 0c01 	add.w	ip, ip, #1
  408c2e:	46b2      	mov	sl, r6
  408c30:	f887 c000 	strb.w	ip, [r7]
  408c34:	1c7d      	adds	r5, r7, #1
  408c36:	464e      	mov	r6, r9
  408c38:	e4bb      	b.n	4085b2 <_dtoa_r+0x5da>
  408c3a:	46b2      	mov	sl, r6
  408c3c:	464e      	mov	r6, r9
  408c3e:	e498      	b.n	408572 <_dtoa_r+0x59a>
  408c40:	f04f 0800 	mov.w	r8, #0
  408c44:	4646      	mov	r6, r8
  408c46:	e717      	b.n	408a78 <_dtoa_r+0xaa0>
  408c48:	4957      	ldr	r1, [pc, #348]	; (408da8 <_dtoa_r+0xdd0>)
  408c4a:	f109 33ff 	add.w	r3, r9, #4294967295
  408c4e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  408c52:	4632      	mov	r2, r6
  408c54:	9313      	str	r3, [sp, #76]	; 0x4c
  408c56:	e9d1 0100 	ldrd	r0, r1, [r1]
  408c5a:	463b      	mov	r3, r7
  408c5c:	f7fc fc4c 	bl	4054f8 <__aeabi_dmul>
  408c60:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  408c64:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  408c68:	4639      	mov	r1, r7
  408c6a:	4630      	mov	r0, r6
  408c6c:	f7fc fede 	bl	405a2c <__aeabi_d2iz>
  408c70:	4605      	mov	r5, r0
  408c72:	f7fc fbdb 	bl	40542c <__aeabi_i2d>
  408c76:	4602      	mov	r2, r0
  408c78:	460b      	mov	r3, r1
  408c7a:	4630      	mov	r0, r6
  408c7c:	4639      	mov	r1, r7
  408c7e:	f7fc fa87 	bl	405190 <__aeabi_dsub>
  408c82:	9a07      	ldr	r2, [sp, #28]
  408c84:	3530      	adds	r5, #48	; 0x30
  408c86:	f1b9 0f01 	cmp.w	r9, #1
  408c8a:	7015      	strb	r5, [r2, #0]
  408c8c:	4606      	mov	r6, r0
  408c8e:	460f      	mov	r7, r1
  408c90:	f102 0501 	add.w	r5, r2, #1
  408c94:	d023      	beq.n	408cde <_dtoa_r+0xd06>
  408c96:	9b07      	ldr	r3, [sp, #28]
  408c98:	f8cd a008 	str.w	sl, [sp, #8]
  408c9c:	444b      	add	r3, r9
  408c9e:	465e      	mov	r6, fp
  408ca0:	469a      	mov	sl, r3
  408ca2:	46ab      	mov	fp, r5
  408ca4:	2200      	movs	r2, #0
  408ca6:	4b42      	ldr	r3, [pc, #264]	; (408db0 <_dtoa_r+0xdd8>)
  408ca8:	f7fc fc26 	bl	4054f8 <__aeabi_dmul>
  408cac:	4689      	mov	r9, r1
  408cae:	4680      	mov	r8, r0
  408cb0:	f7fc febc 	bl	405a2c <__aeabi_d2iz>
  408cb4:	4607      	mov	r7, r0
  408cb6:	f7fc fbb9 	bl	40542c <__aeabi_i2d>
  408cba:	3730      	adds	r7, #48	; 0x30
  408cbc:	4602      	mov	r2, r0
  408cbe:	460b      	mov	r3, r1
  408cc0:	4640      	mov	r0, r8
  408cc2:	4649      	mov	r1, r9
  408cc4:	f7fc fa64 	bl	405190 <__aeabi_dsub>
  408cc8:	f80b 7b01 	strb.w	r7, [fp], #1
  408ccc:	45d3      	cmp	fp, sl
  408cce:	d1e9      	bne.n	408ca4 <_dtoa_r+0xccc>
  408cd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  408cd2:	f8dd a008 	ldr.w	sl, [sp, #8]
  408cd6:	46b3      	mov	fp, r6
  408cd8:	460f      	mov	r7, r1
  408cda:	4606      	mov	r6, r0
  408cdc:	441d      	add	r5, r3
  408cde:	2200      	movs	r2, #0
  408ce0:	4b34      	ldr	r3, [pc, #208]	; (408db4 <_dtoa_r+0xddc>)
  408ce2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  408ce6:	f7fc fa55 	bl	405194 <__adddf3>
  408cea:	4632      	mov	r2, r6
  408cec:	463b      	mov	r3, r7
  408cee:	f7fc fe75 	bl	4059dc <__aeabi_dcmplt>
  408cf2:	2800      	cmp	r0, #0
  408cf4:	d047      	beq.n	408d86 <_dtoa_r+0xdae>
  408cf6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408cf8:	9304      	str	r3, [sp, #16]
  408cfa:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  408cfe:	f7ff bb2c 	b.w	40835a <_dtoa_r+0x382>
  408d02:	9b05      	ldr	r3, [sp, #20]
  408d04:	9a06      	ldr	r2, [sp, #24]
  408d06:	1a9d      	subs	r5, r3, r2
  408d08:	2300      	movs	r3, #0
  408d0a:	f7ff bb60 	b.w	4083ce <_dtoa_r+0x3f6>
  408d0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408d10:	9f08      	ldr	r7, [sp, #32]
  408d12:	9d05      	ldr	r5, [sp, #20]
  408d14:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  408d18:	f7ff bb59 	b.w	4083ce <_dtoa_r+0x3f6>
  408d1c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  408d20:	f04f 0802 	mov.w	r8, #2
  408d24:	e9cd 2302 	strd	r2, r3, [sp, #8]
  408d28:	e548      	b.n	4087bc <_dtoa_r+0x7e4>
  408d2a:	9b06      	ldr	r3, [sp, #24]
  408d2c:	2b00      	cmp	r3, #0
  408d2e:	f43f aeb6 	beq.w	408a9e <_dtoa_r+0xac6>
  408d32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  408d34:	2d00      	cmp	r5, #0
  408d36:	f77f aedf 	ble.w	408af8 <_dtoa_r+0xb20>
  408d3a:	2200      	movs	r2, #0
  408d3c:	4b1c      	ldr	r3, [pc, #112]	; (408db0 <_dtoa_r+0xdd8>)
  408d3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408d42:	f7fc fbd9 	bl	4054f8 <__aeabi_dmul>
  408d46:	4606      	mov	r6, r0
  408d48:	460f      	mov	r7, r1
  408d4a:	f108 0001 	add.w	r0, r8, #1
  408d4e:	e9cd 6702 	strd	r6, r7, [sp, #8]
  408d52:	f7fc fb6b 	bl	40542c <__aeabi_i2d>
  408d56:	4602      	mov	r2, r0
  408d58:	460b      	mov	r3, r1
  408d5a:	4630      	mov	r0, r6
  408d5c:	4639      	mov	r1, r7
  408d5e:	f7fc fbcb 	bl	4054f8 <__aeabi_dmul>
  408d62:	4b0f      	ldr	r3, [pc, #60]	; (408da0 <_dtoa_r+0xdc8>)
  408d64:	2200      	movs	r2, #0
  408d66:	f7fc fa15 	bl	405194 <__adddf3>
  408d6a:	9b04      	ldr	r3, [sp, #16]
  408d6c:	3b01      	subs	r3, #1
  408d6e:	4606      	mov	r6, r0
  408d70:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  408d74:	9312      	str	r3, [sp, #72]	; 0x48
  408d76:	46a9      	mov	r9, r5
  408d78:	e541      	b.n	4087fe <_dtoa_r+0x826>
  408d7a:	2239      	movs	r2, #57	; 0x39
  408d7c:	46b2      	mov	sl, r6
  408d7e:	703a      	strb	r2, [r7, #0]
  408d80:	464e      	mov	r6, r9
  408d82:	1c7d      	adds	r5, r7, #1
  408d84:	e407      	b.n	408596 <_dtoa_r+0x5be>
  408d86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  408d8a:	2000      	movs	r0, #0
  408d8c:	4909      	ldr	r1, [pc, #36]	; (408db4 <_dtoa_r+0xddc>)
  408d8e:	f7fc f9ff 	bl	405190 <__aeabi_dsub>
  408d92:	4632      	mov	r2, r6
  408d94:	463b      	mov	r3, r7
  408d96:	f7fc fe3f 	bl	405a18 <__aeabi_dcmpgt>
  408d9a:	b970      	cbnz	r0, 408dba <_dtoa_r+0xde2>
  408d9c:	e6ac      	b.n	408af8 <_dtoa_r+0xb20>
  408d9e:	bf00      	nop
  408da0:	401c0000 	.word	0x401c0000
  408da4:	40140000 	.word	0x40140000
  408da8:	0040a530 	.word	0x0040a530
  408dac:	0040a608 	.word	0x0040a608
  408db0:	40240000 	.word	0x40240000
  408db4:	3fe00000 	.word	0x3fe00000
  408db8:	4615      	mov	r5, r2
  408dba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  408dbe:	2b30      	cmp	r3, #48	; 0x30
  408dc0:	f105 32ff 	add.w	r2, r5, #4294967295
  408dc4:	d0f8      	beq.n	408db8 <_dtoa_r+0xde0>
  408dc6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408dc8:	9304      	str	r3, [sp, #16]
  408dca:	f7ff bad8 	b.w	40837e <_dtoa_r+0x3a6>
  408dce:	4643      	mov	r3, r8
  408dd0:	f8dd b008 	ldr.w	fp, [sp, #8]
  408dd4:	46a0      	mov	r8, r4
  408dd6:	461c      	mov	r4, r3
  408dd8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408dda:	9304      	str	r3, [sp, #16]
  408ddc:	f7ff babd 	b.w	40835a <_dtoa_r+0x382>
  408de0:	46b9      	mov	r9, r7
  408de2:	f7ff bb71 	b.w	4084c8 <_dtoa_r+0x4f0>
  408de6:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  408dea:	d0c6      	beq.n	408d7a <_dtoa_r+0xda2>
  408dec:	f1ba 0f00 	cmp.w	sl, #0
  408df0:	f77f aebf 	ble.w	408b72 <_dtoa_r+0xb9a>
  408df4:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  408df8:	e6bb      	b.n	408b72 <_dtoa_r+0xb9a>
  408dfa:	f47f aeba 	bne.w	408b72 <_dtoa_r+0xb9a>
  408dfe:	f01c 0f01 	tst.w	ip, #1
  408e02:	f43f aeb6 	beq.w	408b72 <_dtoa_r+0xb9a>
  408e06:	e6ae      	b.n	408b66 <_dtoa_r+0xb8e>
  408e08:	f04f 0800 	mov.w	r8, #0
  408e0c:	4646      	mov	r6, r8
  408e0e:	e5a9      	b.n	408964 <_dtoa_r+0x98c>
  408e10:	9b20      	ldr	r3, [sp, #128]	; 0x80
  408e12:	2b02      	cmp	r3, #2
  408e14:	dc04      	bgt.n	408e20 <_dtoa_r+0xe48>
  408e16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408e18:	e602      	b.n	408a20 <_dtoa_r+0xa48>
  408e1a:	f04f 0802 	mov.w	r8, #2
  408e1e:	e4cd      	b.n	4087bc <_dtoa_r+0x7e4>
  408e20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408e22:	9306      	str	r3, [sp, #24]
  408e24:	e618      	b.n	408a58 <_dtoa_r+0xa80>
  408e26:	9b20      	ldr	r3, [sp, #128]	; 0x80
  408e28:	2b02      	cmp	r3, #2
  408e2a:	dcf9      	bgt.n	408e20 <_dtoa_r+0xe48>
  408e2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408e2e:	f7ff bbee 	b.w	40860e <_dtoa_r+0x636>
  408e32:	2500      	movs	r5, #0
  408e34:	6465      	str	r5, [r4, #68]	; 0x44
  408e36:	4629      	mov	r1, r5
  408e38:	4620      	mov	r0, r4
  408e3a:	f000 fc9b 	bl	409774 <_Balloc>
  408e3e:	f04f 33ff 	mov.w	r3, #4294967295
  408e42:	9306      	str	r3, [sp, #24]
  408e44:	930c      	str	r3, [sp, #48]	; 0x30
  408e46:	2301      	movs	r3, #1
  408e48:	9007      	str	r0, [sp, #28]
  408e4a:	9521      	str	r5, [sp, #132]	; 0x84
  408e4c:	6420      	str	r0, [r4, #64]	; 0x40
  408e4e:	9309      	str	r3, [sp, #36]	; 0x24
  408e50:	f7ff b9d2 	b.w	4081f8 <_dtoa_r+0x220>
  408e54:	f43f ab4d 	beq.w	4084f2 <_dtoa_r+0x51a>
  408e58:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  408e5c:	f7ff bb44 	b.w	4084e8 <_dtoa_r+0x510>
  408e60:	2301      	movs	r3, #1
  408e62:	9309      	str	r3, [sp, #36]	; 0x24
  408e64:	e559      	b.n	40891a <_dtoa_r+0x942>
  408e66:	2501      	movs	r5, #1
  408e68:	f7ff b990 	b.w	40818c <_dtoa_r+0x1b4>

00408e6c <__libc_fini_array>:
  408e6c:	b538      	push	{r3, r4, r5, lr}
  408e6e:	4b08      	ldr	r3, [pc, #32]	; (408e90 <__libc_fini_array+0x24>)
  408e70:	4d08      	ldr	r5, [pc, #32]	; (408e94 <__libc_fini_array+0x28>)
  408e72:	1aed      	subs	r5, r5, r3
  408e74:	10ac      	asrs	r4, r5, #2
  408e76:	bf18      	it	ne
  408e78:	18ed      	addne	r5, r5, r3
  408e7a:	d005      	beq.n	408e88 <__libc_fini_array+0x1c>
  408e7c:	3c01      	subs	r4, #1
  408e7e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  408e82:	4798      	blx	r3
  408e84:	2c00      	cmp	r4, #0
  408e86:	d1f9      	bne.n	408e7c <__libc_fini_array+0x10>
  408e88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  408e8c:	f001 bbda 	b.w	40a644 <_fini>
  408e90:	0040a650 	.word	0x0040a650
  408e94:	0040a654 	.word	0x0040a654

00408e98 <_malloc_trim_r>:
  408e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408e9a:	4f23      	ldr	r7, [pc, #140]	; (408f28 <_malloc_trim_r+0x90>)
  408e9c:	460c      	mov	r4, r1
  408e9e:	4606      	mov	r6, r0
  408ea0:	f000 fc64 	bl	40976c <__malloc_lock>
  408ea4:	68bb      	ldr	r3, [r7, #8]
  408ea6:	685d      	ldr	r5, [r3, #4]
  408ea8:	f025 0503 	bic.w	r5, r5, #3
  408eac:	1b29      	subs	r1, r5, r4
  408eae:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  408eb2:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  408eb6:	f021 010f 	bic.w	r1, r1, #15
  408eba:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  408ebe:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  408ec2:	db07      	blt.n	408ed4 <_malloc_trim_r+0x3c>
  408ec4:	4630      	mov	r0, r6
  408ec6:	2100      	movs	r1, #0
  408ec8:	f001 f93e 	bl	40a148 <_sbrk_r>
  408ecc:	68bb      	ldr	r3, [r7, #8]
  408ece:	442b      	add	r3, r5
  408ed0:	4298      	cmp	r0, r3
  408ed2:	d004      	beq.n	408ede <_malloc_trim_r+0x46>
  408ed4:	4630      	mov	r0, r6
  408ed6:	f000 fc4b 	bl	409770 <__malloc_unlock>
  408eda:	2000      	movs	r0, #0
  408edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408ede:	4630      	mov	r0, r6
  408ee0:	4261      	negs	r1, r4
  408ee2:	f001 f931 	bl	40a148 <_sbrk_r>
  408ee6:	3001      	adds	r0, #1
  408ee8:	d00d      	beq.n	408f06 <_malloc_trim_r+0x6e>
  408eea:	4b10      	ldr	r3, [pc, #64]	; (408f2c <_malloc_trim_r+0x94>)
  408eec:	68ba      	ldr	r2, [r7, #8]
  408eee:	6819      	ldr	r1, [r3, #0]
  408ef0:	1b2d      	subs	r5, r5, r4
  408ef2:	f045 0501 	orr.w	r5, r5, #1
  408ef6:	4630      	mov	r0, r6
  408ef8:	1b09      	subs	r1, r1, r4
  408efa:	6055      	str	r5, [r2, #4]
  408efc:	6019      	str	r1, [r3, #0]
  408efe:	f000 fc37 	bl	409770 <__malloc_unlock>
  408f02:	2001      	movs	r0, #1
  408f04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408f06:	4630      	mov	r0, r6
  408f08:	2100      	movs	r1, #0
  408f0a:	f001 f91d 	bl	40a148 <_sbrk_r>
  408f0e:	68ba      	ldr	r2, [r7, #8]
  408f10:	1a83      	subs	r3, r0, r2
  408f12:	2b0f      	cmp	r3, #15
  408f14:	ddde      	ble.n	408ed4 <_malloc_trim_r+0x3c>
  408f16:	4c06      	ldr	r4, [pc, #24]	; (408f30 <_malloc_trim_r+0x98>)
  408f18:	4904      	ldr	r1, [pc, #16]	; (408f2c <_malloc_trim_r+0x94>)
  408f1a:	6824      	ldr	r4, [r4, #0]
  408f1c:	f043 0301 	orr.w	r3, r3, #1
  408f20:	1b00      	subs	r0, r0, r4
  408f22:	6053      	str	r3, [r2, #4]
  408f24:	6008      	str	r0, [r1, #0]
  408f26:	e7d5      	b.n	408ed4 <_malloc_trim_r+0x3c>
  408f28:	200004b4 	.word	0x200004b4
  408f2c:	2000acb4 	.word	0x2000acb4
  408f30:	200008c0 	.word	0x200008c0

00408f34 <_free_r>:
  408f34:	2900      	cmp	r1, #0
  408f36:	d04e      	beq.n	408fd6 <_free_r+0xa2>
  408f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408f3c:	460c      	mov	r4, r1
  408f3e:	4680      	mov	r8, r0
  408f40:	f000 fc14 	bl	40976c <__malloc_lock>
  408f44:	f854 7c04 	ldr.w	r7, [r4, #-4]
  408f48:	4962      	ldr	r1, [pc, #392]	; (4090d4 <_free_r+0x1a0>)
  408f4a:	f027 0201 	bic.w	r2, r7, #1
  408f4e:	f1a4 0508 	sub.w	r5, r4, #8
  408f52:	18ab      	adds	r3, r5, r2
  408f54:	688e      	ldr	r6, [r1, #8]
  408f56:	6858      	ldr	r0, [r3, #4]
  408f58:	429e      	cmp	r6, r3
  408f5a:	f020 0003 	bic.w	r0, r0, #3
  408f5e:	d05a      	beq.n	409016 <_free_r+0xe2>
  408f60:	07fe      	lsls	r6, r7, #31
  408f62:	6058      	str	r0, [r3, #4]
  408f64:	d40b      	bmi.n	408f7e <_free_r+0x4a>
  408f66:	f854 7c08 	ldr.w	r7, [r4, #-8]
  408f6a:	1bed      	subs	r5, r5, r7
  408f6c:	f101 0e08 	add.w	lr, r1, #8
  408f70:	68ac      	ldr	r4, [r5, #8]
  408f72:	4574      	cmp	r4, lr
  408f74:	443a      	add	r2, r7
  408f76:	d067      	beq.n	409048 <_free_r+0x114>
  408f78:	68ef      	ldr	r7, [r5, #12]
  408f7a:	60e7      	str	r7, [r4, #12]
  408f7c:	60bc      	str	r4, [r7, #8]
  408f7e:	181c      	adds	r4, r3, r0
  408f80:	6864      	ldr	r4, [r4, #4]
  408f82:	07e4      	lsls	r4, r4, #31
  408f84:	d40c      	bmi.n	408fa0 <_free_r+0x6c>
  408f86:	4f54      	ldr	r7, [pc, #336]	; (4090d8 <_free_r+0x1a4>)
  408f88:	689c      	ldr	r4, [r3, #8]
  408f8a:	42bc      	cmp	r4, r7
  408f8c:	4402      	add	r2, r0
  408f8e:	d07c      	beq.n	40908a <_free_r+0x156>
  408f90:	68d8      	ldr	r0, [r3, #12]
  408f92:	60e0      	str	r0, [r4, #12]
  408f94:	f042 0301 	orr.w	r3, r2, #1
  408f98:	6084      	str	r4, [r0, #8]
  408f9a:	606b      	str	r3, [r5, #4]
  408f9c:	50aa      	str	r2, [r5, r2]
  408f9e:	e003      	b.n	408fa8 <_free_r+0x74>
  408fa0:	f042 0301 	orr.w	r3, r2, #1
  408fa4:	606b      	str	r3, [r5, #4]
  408fa6:	50aa      	str	r2, [r5, r2]
  408fa8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  408fac:	d214      	bcs.n	408fd8 <_free_r+0xa4>
  408fae:	08d2      	lsrs	r2, r2, #3
  408fb0:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  408fb4:	6848      	ldr	r0, [r1, #4]
  408fb6:	689f      	ldr	r7, [r3, #8]
  408fb8:	60af      	str	r7, [r5, #8]
  408fba:	1092      	asrs	r2, r2, #2
  408fbc:	2401      	movs	r4, #1
  408fbe:	fa04 f202 	lsl.w	r2, r4, r2
  408fc2:	4310      	orrs	r0, r2
  408fc4:	60eb      	str	r3, [r5, #12]
  408fc6:	6048      	str	r0, [r1, #4]
  408fc8:	609d      	str	r5, [r3, #8]
  408fca:	60fd      	str	r5, [r7, #12]
  408fcc:	4640      	mov	r0, r8
  408fce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408fd2:	f000 bbcd 	b.w	409770 <__malloc_unlock>
  408fd6:	4770      	bx	lr
  408fd8:	0a53      	lsrs	r3, r2, #9
  408fda:	2b04      	cmp	r3, #4
  408fdc:	d847      	bhi.n	40906e <_free_r+0x13a>
  408fde:	0993      	lsrs	r3, r2, #6
  408fe0:	f103 0438 	add.w	r4, r3, #56	; 0x38
  408fe4:	0060      	lsls	r0, r4, #1
  408fe6:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  408fea:	493a      	ldr	r1, [pc, #232]	; (4090d4 <_free_r+0x1a0>)
  408fec:	6883      	ldr	r3, [r0, #8]
  408fee:	4283      	cmp	r3, r0
  408ff0:	d043      	beq.n	40907a <_free_r+0x146>
  408ff2:	6859      	ldr	r1, [r3, #4]
  408ff4:	f021 0103 	bic.w	r1, r1, #3
  408ff8:	4291      	cmp	r1, r2
  408ffa:	d902      	bls.n	409002 <_free_r+0xce>
  408ffc:	689b      	ldr	r3, [r3, #8]
  408ffe:	4298      	cmp	r0, r3
  409000:	d1f7      	bne.n	408ff2 <_free_r+0xbe>
  409002:	68da      	ldr	r2, [r3, #12]
  409004:	60ea      	str	r2, [r5, #12]
  409006:	60ab      	str	r3, [r5, #8]
  409008:	4640      	mov	r0, r8
  40900a:	6095      	str	r5, [r2, #8]
  40900c:	60dd      	str	r5, [r3, #12]
  40900e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409012:	f000 bbad 	b.w	409770 <__malloc_unlock>
  409016:	07ff      	lsls	r7, r7, #31
  409018:	4402      	add	r2, r0
  40901a:	d407      	bmi.n	40902c <_free_r+0xf8>
  40901c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  409020:	1aed      	subs	r5, r5, r3
  409022:	441a      	add	r2, r3
  409024:	68a8      	ldr	r0, [r5, #8]
  409026:	68eb      	ldr	r3, [r5, #12]
  409028:	60c3      	str	r3, [r0, #12]
  40902a:	6098      	str	r0, [r3, #8]
  40902c:	4b2b      	ldr	r3, [pc, #172]	; (4090dc <_free_r+0x1a8>)
  40902e:	681b      	ldr	r3, [r3, #0]
  409030:	f042 0001 	orr.w	r0, r2, #1
  409034:	429a      	cmp	r2, r3
  409036:	6068      	str	r0, [r5, #4]
  409038:	608d      	str	r5, [r1, #8]
  40903a:	d3c7      	bcc.n	408fcc <_free_r+0x98>
  40903c:	4b28      	ldr	r3, [pc, #160]	; (4090e0 <_free_r+0x1ac>)
  40903e:	4640      	mov	r0, r8
  409040:	6819      	ldr	r1, [r3, #0]
  409042:	f7ff ff29 	bl	408e98 <_malloc_trim_r>
  409046:	e7c1      	b.n	408fcc <_free_r+0x98>
  409048:	1819      	adds	r1, r3, r0
  40904a:	6849      	ldr	r1, [r1, #4]
  40904c:	07c9      	lsls	r1, r1, #31
  40904e:	d409      	bmi.n	409064 <_free_r+0x130>
  409050:	68d9      	ldr	r1, [r3, #12]
  409052:	689b      	ldr	r3, [r3, #8]
  409054:	4402      	add	r2, r0
  409056:	f042 0001 	orr.w	r0, r2, #1
  40905a:	60d9      	str	r1, [r3, #12]
  40905c:	608b      	str	r3, [r1, #8]
  40905e:	6068      	str	r0, [r5, #4]
  409060:	50aa      	str	r2, [r5, r2]
  409062:	e7b3      	b.n	408fcc <_free_r+0x98>
  409064:	f042 0301 	orr.w	r3, r2, #1
  409068:	606b      	str	r3, [r5, #4]
  40906a:	50aa      	str	r2, [r5, r2]
  40906c:	e7ae      	b.n	408fcc <_free_r+0x98>
  40906e:	2b14      	cmp	r3, #20
  409070:	d814      	bhi.n	40909c <_free_r+0x168>
  409072:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  409076:	0060      	lsls	r0, r4, #1
  409078:	e7b5      	b.n	408fe6 <_free_r+0xb2>
  40907a:	684a      	ldr	r2, [r1, #4]
  40907c:	10a4      	asrs	r4, r4, #2
  40907e:	2001      	movs	r0, #1
  409080:	40a0      	lsls	r0, r4
  409082:	4302      	orrs	r2, r0
  409084:	604a      	str	r2, [r1, #4]
  409086:	461a      	mov	r2, r3
  409088:	e7bc      	b.n	409004 <_free_r+0xd0>
  40908a:	f042 0301 	orr.w	r3, r2, #1
  40908e:	614d      	str	r5, [r1, #20]
  409090:	610d      	str	r5, [r1, #16]
  409092:	60ec      	str	r4, [r5, #12]
  409094:	60ac      	str	r4, [r5, #8]
  409096:	606b      	str	r3, [r5, #4]
  409098:	50aa      	str	r2, [r5, r2]
  40909a:	e797      	b.n	408fcc <_free_r+0x98>
  40909c:	2b54      	cmp	r3, #84	; 0x54
  40909e:	d804      	bhi.n	4090aa <_free_r+0x176>
  4090a0:	0b13      	lsrs	r3, r2, #12
  4090a2:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4090a6:	0060      	lsls	r0, r4, #1
  4090a8:	e79d      	b.n	408fe6 <_free_r+0xb2>
  4090aa:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4090ae:	d804      	bhi.n	4090ba <_free_r+0x186>
  4090b0:	0bd3      	lsrs	r3, r2, #15
  4090b2:	f103 0477 	add.w	r4, r3, #119	; 0x77
  4090b6:	0060      	lsls	r0, r4, #1
  4090b8:	e795      	b.n	408fe6 <_free_r+0xb2>
  4090ba:	f240 5054 	movw	r0, #1364	; 0x554
  4090be:	4283      	cmp	r3, r0
  4090c0:	d804      	bhi.n	4090cc <_free_r+0x198>
  4090c2:	0c93      	lsrs	r3, r2, #18
  4090c4:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  4090c8:	0060      	lsls	r0, r4, #1
  4090ca:	e78c      	b.n	408fe6 <_free_r+0xb2>
  4090cc:	20fc      	movs	r0, #252	; 0xfc
  4090ce:	247e      	movs	r4, #126	; 0x7e
  4090d0:	e789      	b.n	408fe6 <_free_r+0xb2>
  4090d2:	bf00      	nop
  4090d4:	200004b4 	.word	0x200004b4
  4090d8:	200004bc 	.word	0x200004bc
  4090dc:	200008bc 	.word	0x200008bc
  4090e0:	2000acb0 	.word	0x2000acb0

004090e4 <_localeconv_r>:
  4090e4:	4800      	ldr	r0, [pc, #0]	; (4090e8 <_localeconv_r+0x4>)
  4090e6:	4770      	bx	lr
  4090e8:	2000047c 	.word	0x2000047c

004090ec <_malloc_r>:
  4090ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4090f0:	f101 050b 	add.w	r5, r1, #11
  4090f4:	2d16      	cmp	r5, #22
  4090f6:	b083      	sub	sp, #12
  4090f8:	4606      	mov	r6, r0
  4090fa:	d927      	bls.n	40914c <_malloc_r+0x60>
  4090fc:	f035 0507 	bics.w	r5, r5, #7
  409100:	f100 80b6 	bmi.w	409270 <_malloc_r+0x184>
  409104:	42a9      	cmp	r1, r5
  409106:	f200 80b3 	bhi.w	409270 <_malloc_r+0x184>
  40910a:	f000 fb2f 	bl	40976c <__malloc_lock>
  40910e:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  409112:	d222      	bcs.n	40915a <_malloc_r+0x6e>
  409114:	4fc2      	ldr	r7, [pc, #776]	; (409420 <_malloc_r+0x334>)
  409116:	08e8      	lsrs	r0, r5, #3
  409118:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  40911c:	68dc      	ldr	r4, [r3, #12]
  40911e:	429c      	cmp	r4, r3
  409120:	f000 81c8 	beq.w	4094b4 <_malloc_r+0x3c8>
  409124:	6863      	ldr	r3, [r4, #4]
  409126:	68e1      	ldr	r1, [r4, #12]
  409128:	68a5      	ldr	r5, [r4, #8]
  40912a:	f023 0303 	bic.w	r3, r3, #3
  40912e:	4423      	add	r3, r4
  409130:	4630      	mov	r0, r6
  409132:	685a      	ldr	r2, [r3, #4]
  409134:	60e9      	str	r1, [r5, #12]
  409136:	f042 0201 	orr.w	r2, r2, #1
  40913a:	608d      	str	r5, [r1, #8]
  40913c:	605a      	str	r2, [r3, #4]
  40913e:	f000 fb17 	bl	409770 <__malloc_unlock>
  409142:	3408      	adds	r4, #8
  409144:	4620      	mov	r0, r4
  409146:	b003      	add	sp, #12
  409148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40914c:	2910      	cmp	r1, #16
  40914e:	f200 808f 	bhi.w	409270 <_malloc_r+0x184>
  409152:	f000 fb0b 	bl	40976c <__malloc_lock>
  409156:	2510      	movs	r5, #16
  409158:	e7dc      	b.n	409114 <_malloc_r+0x28>
  40915a:	0a68      	lsrs	r0, r5, #9
  40915c:	f000 808f 	beq.w	40927e <_malloc_r+0x192>
  409160:	2804      	cmp	r0, #4
  409162:	f200 8154 	bhi.w	40940e <_malloc_r+0x322>
  409166:	09a8      	lsrs	r0, r5, #6
  409168:	3038      	adds	r0, #56	; 0x38
  40916a:	0041      	lsls	r1, r0, #1
  40916c:	4fac      	ldr	r7, [pc, #688]	; (409420 <_malloc_r+0x334>)
  40916e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  409172:	68cc      	ldr	r4, [r1, #12]
  409174:	42a1      	cmp	r1, r4
  409176:	d106      	bne.n	409186 <_malloc_r+0x9a>
  409178:	e00c      	b.n	409194 <_malloc_r+0xa8>
  40917a:	2a00      	cmp	r2, #0
  40917c:	f280 8082 	bge.w	409284 <_malloc_r+0x198>
  409180:	68e4      	ldr	r4, [r4, #12]
  409182:	42a1      	cmp	r1, r4
  409184:	d006      	beq.n	409194 <_malloc_r+0xa8>
  409186:	6863      	ldr	r3, [r4, #4]
  409188:	f023 0303 	bic.w	r3, r3, #3
  40918c:	1b5a      	subs	r2, r3, r5
  40918e:	2a0f      	cmp	r2, #15
  409190:	ddf3      	ble.n	40917a <_malloc_r+0x8e>
  409192:	3801      	subs	r0, #1
  409194:	3001      	adds	r0, #1
  409196:	49a2      	ldr	r1, [pc, #648]	; (409420 <_malloc_r+0x334>)
  409198:	693c      	ldr	r4, [r7, #16]
  40919a:	f101 0e08 	add.w	lr, r1, #8
  40919e:	4574      	cmp	r4, lr
  4091a0:	f000 817d 	beq.w	40949e <_malloc_r+0x3b2>
  4091a4:	6863      	ldr	r3, [r4, #4]
  4091a6:	f023 0303 	bic.w	r3, r3, #3
  4091aa:	1b5a      	subs	r2, r3, r5
  4091ac:	2a0f      	cmp	r2, #15
  4091ae:	f300 8163 	bgt.w	409478 <_malloc_r+0x38c>
  4091b2:	2a00      	cmp	r2, #0
  4091b4:	f8c1 e014 	str.w	lr, [r1, #20]
  4091b8:	f8c1 e010 	str.w	lr, [r1, #16]
  4091bc:	da73      	bge.n	4092a6 <_malloc_r+0x1ba>
  4091be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4091c2:	f080 8139 	bcs.w	409438 <_malloc_r+0x34c>
  4091c6:	08db      	lsrs	r3, r3, #3
  4091c8:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  4091cc:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  4091d0:	684a      	ldr	r2, [r1, #4]
  4091d2:	f8d8 9008 	ldr.w	r9, [r8, #8]
  4091d6:	f8c4 9008 	str.w	r9, [r4, #8]
  4091da:	2301      	movs	r3, #1
  4091dc:	fa03 f30c 	lsl.w	r3, r3, ip
  4091e0:	4313      	orrs	r3, r2
  4091e2:	f8c4 800c 	str.w	r8, [r4, #12]
  4091e6:	604b      	str	r3, [r1, #4]
  4091e8:	f8c8 4008 	str.w	r4, [r8, #8]
  4091ec:	f8c9 400c 	str.w	r4, [r9, #12]
  4091f0:	1082      	asrs	r2, r0, #2
  4091f2:	2401      	movs	r4, #1
  4091f4:	4094      	lsls	r4, r2
  4091f6:	429c      	cmp	r4, r3
  4091f8:	d862      	bhi.n	4092c0 <_malloc_r+0x1d4>
  4091fa:	4223      	tst	r3, r4
  4091fc:	d106      	bne.n	40920c <_malloc_r+0x120>
  4091fe:	f020 0003 	bic.w	r0, r0, #3
  409202:	0064      	lsls	r4, r4, #1
  409204:	4223      	tst	r3, r4
  409206:	f100 0004 	add.w	r0, r0, #4
  40920a:	d0fa      	beq.n	409202 <_malloc_r+0x116>
  40920c:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  409210:	46c4      	mov	ip, r8
  409212:	4681      	mov	r9, r0
  409214:	f8dc 300c 	ldr.w	r3, [ip, #12]
  409218:	459c      	cmp	ip, r3
  40921a:	d107      	bne.n	40922c <_malloc_r+0x140>
  40921c:	e141      	b.n	4094a2 <_malloc_r+0x3b6>
  40921e:	2900      	cmp	r1, #0
  409220:	f280 8151 	bge.w	4094c6 <_malloc_r+0x3da>
  409224:	68db      	ldr	r3, [r3, #12]
  409226:	459c      	cmp	ip, r3
  409228:	f000 813b 	beq.w	4094a2 <_malloc_r+0x3b6>
  40922c:	685a      	ldr	r2, [r3, #4]
  40922e:	f022 0203 	bic.w	r2, r2, #3
  409232:	1b51      	subs	r1, r2, r5
  409234:	290f      	cmp	r1, #15
  409236:	ddf2      	ble.n	40921e <_malloc_r+0x132>
  409238:	461c      	mov	r4, r3
  40923a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40923e:	f854 8f08 	ldr.w	r8, [r4, #8]!
  409242:	195a      	adds	r2, r3, r5
  409244:	f045 0901 	orr.w	r9, r5, #1
  409248:	f041 0501 	orr.w	r5, r1, #1
  40924c:	f8c3 9004 	str.w	r9, [r3, #4]
  409250:	4630      	mov	r0, r6
  409252:	f8c8 c00c 	str.w	ip, [r8, #12]
  409256:	f8cc 8008 	str.w	r8, [ip, #8]
  40925a:	617a      	str	r2, [r7, #20]
  40925c:	613a      	str	r2, [r7, #16]
  40925e:	f8c2 e00c 	str.w	lr, [r2, #12]
  409262:	f8c2 e008 	str.w	lr, [r2, #8]
  409266:	6055      	str	r5, [r2, #4]
  409268:	5051      	str	r1, [r2, r1]
  40926a:	f000 fa81 	bl	409770 <__malloc_unlock>
  40926e:	e769      	b.n	409144 <_malloc_r+0x58>
  409270:	2400      	movs	r4, #0
  409272:	230c      	movs	r3, #12
  409274:	4620      	mov	r0, r4
  409276:	6033      	str	r3, [r6, #0]
  409278:	b003      	add	sp, #12
  40927a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40927e:	217e      	movs	r1, #126	; 0x7e
  409280:	203f      	movs	r0, #63	; 0x3f
  409282:	e773      	b.n	40916c <_malloc_r+0x80>
  409284:	4423      	add	r3, r4
  409286:	68e1      	ldr	r1, [r4, #12]
  409288:	685a      	ldr	r2, [r3, #4]
  40928a:	68a5      	ldr	r5, [r4, #8]
  40928c:	f042 0201 	orr.w	r2, r2, #1
  409290:	60e9      	str	r1, [r5, #12]
  409292:	4630      	mov	r0, r6
  409294:	608d      	str	r5, [r1, #8]
  409296:	605a      	str	r2, [r3, #4]
  409298:	f000 fa6a 	bl	409770 <__malloc_unlock>
  40929c:	3408      	adds	r4, #8
  40929e:	4620      	mov	r0, r4
  4092a0:	b003      	add	sp, #12
  4092a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4092a6:	4423      	add	r3, r4
  4092a8:	4630      	mov	r0, r6
  4092aa:	685a      	ldr	r2, [r3, #4]
  4092ac:	f042 0201 	orr.w	r2, r2, #1
  4092b0:	605a      	str	r2, [r3, #4]
  4092b2:	f000 fa5d 	bl	409770 <__malloc_unlock>
  4092b6:	3408      	adds	r4, #8
  4092b8:	4620      	mov	r0, r4
  4092ba:	b003      	add	sp, #12
  4092bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4092c0:	68bc      	ldr	r4, [r7, #8]
  4092c2:	6863      	ldr	r3, [r4, #4]
  4092c4:	f023 0803 	bic.w	r8, r3, #3
  4092c8:	4545      	cmp	r5, r8
  4092ca:	d804      	bhi.n	4092d6 <_malloc_r+0x1ea>
  4092cc:	ebc5 0308 	rsb	r3, r5, r8
  4092d0:	2b0f      	cmp	r3, #15
  4092d2:	f300 808c 	bgt.w	4093ee <_malloc_r+0x302>
  4092d6:	4b53      	ldr	r3, [pc, #332]	; (409424 <_malloc_r+0x338>)
  4092d8:	f8df a158 	ldr.w	sl, [pc, #344]	; 409434 <_malloc_r+0x348>
  4092dc:	681a      	ldr	r2, [r3, #0]
  4092de:	f8da 3000 	ldr.w	r3, [sl]
  4092e2:	3301      	adds	r3, #1
  4092e4:	442a      	add	r2, r5
  4092e6:	eb04 0b08 	add.w	fp, r4, r8
  4092ea:	f000 8150 	beq.w	40958e <_malloc_r+0x4a2>
  4092ee:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4092f2:	320f      	adds	r2, #15
  4092f4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4092f8:	f022 020f 	bic.w	r2, r2, #15
  4092fc:	4611      	mov	r1, r2
  4092fe:	4630      	mov	r0, r6
  409300:	9201      	str	r2, [sp, #4]
  409302:	f000 ff21 	bl	40a148 <_sbrk_r>
  409306:	f1b0 3fff 	cmp.w	r0, #4294967295
  40930a:	4681      	mov	r9, r0
  40930c:	9a01      	ldr	r2, [sp, #4]
  40930e:	f000 8147 	beq.w	4095a0 <_malloc_r+0x4b4>
  409312:	4583      	cmp	fp, r0
  409314:	f200 80ee 	bhi.w	4094f4 <_malloc_r+0x408>
  409318:	4b43      	ldr	r3, [pc, #268]	; (409428 <_malloc_r+0x33c>)
  40931a:	6819      	ldr	r1, [r3, #0]
  40931c:	45cb      	cmp	fp, r9
  40931e:	4411      	add	r1, r2
  409320:	6019      	str	r1, [r3, #0]
  409322:	f000 8142 	beq.w	4095aa <_malloc_r+0x4be>
  409326:	f8da 0000 	ldr.w	r0, [sl]
  40932a:	f8df e108 	ldr.w	lr, [pc, #264]	; 409434 <_malloc_r+0x348>
  40932e:	3001      	adds	r0, #1
  409330:	bf1b      	ittet	ne
  409332:	ebcb 0b09 	rsbne	fp, fp, r9
  409336:	4459      	addne	r1, fp
  409338:	f8ce 9000 	streq.w	r9, [lr]
  40933c:	6019      	strne	r1, [r3, #0]
  40933e:	f019 0107 	ands.w	r1, r9, #7
  409342:	f000 8107 	beq.w	409554 <_malloc_r+0x468>
  409346:	f1c1 0008 	rsb	r0, r1, #8
  40934a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40934e:	4481      	add	r9, r0
  409350:	3108      	adds	r1, #8
  409352:	444a      	add	r2, r9
  409354:	f3c2 020b 	ubfx	r2, r2, #0, #12
  409358:	ebc2 0a01 	rsb	sl, r2, r1
  40935c:	4651      	mov	r1, sl
  40935e:	4630      	mov	r0, r6
  409360:	9301      	str	r3, [sp, #4]
  409362:	f000 fef1 	bl	40a148 <_sbrk_r>
  409366:	1c43      	adds	r3, r0, #1
  409368:	9b01      	ldr	r3, [sp, #4]
  40936a:	f000 812c 	beq.w	4095c6 <_malloc_r+0x4da>
  40936e:	ebc9 0200 	rsb	r2, r9, r0
  409372:	4452      	add	r2, sl
  409374:	f042 0201 	orr.w	r2, r2, #1
  409378:	6819      	ldr	r1, [r3, #0]
  40937a:	f8c7 9008 	str.w	r9, [r7, #8]
  40937e:	4451      	add	r1, sl
  409380:	42bc      	cmp	r4, r7
  409382:	f8c9 2004 	str.w	r2, [r9, #4]
  409386:	6019      	str	r1, [r3, #0]
  409388:	f8df a09c 	ldr.w	sl, [pc, #156]	; 409428 <_malloc_r+0x33c>
  40938c:	d016      	beq.n	4093bc <_malloc_r+0x2d0>
  40938e:	f1b8 0f0f 	cmp.w	r8, #15
  409392:	f240 80ee 	bls.w	409572 <_malloc_r+0x486>
  409396:	6862      	ldr	r2, [r4, #4]
  409398:	f1a8 030c 	sub.w	r3, r8, #12
  40939c:	f023 0307 	bic.w	r3, r3, #7
  4093a0:	18e0      	adds	r0, r4, r3
  4093a2:	f002 0201 	and.w	r2, r2, #1
  4093a6:	f04f 0e05 	mov.w	lr, #5
  4093aa:	431a      	orrs	r2, r3
  4093ac:	2b0f      	cmp	r3, #15
  4093ae:	6062      	str	r2, [r4, #4]
  4093b0:	f8c0 e004 	str.w	lr, [r0, #4]
  4093b4:	f8c0 e008 	str.w	lr, [r0, #8]
  4093b8:	f200 8109 	bhi.w	4095ce <_malloc_r+0x4e2>
  4093bc:	4b1b      	ldr	r3, [pc, #108]	; (40942c <_malloc_r+0x340>)
  4093be:	68bc      	ldr	r4, [r7, #8]
  4093c0:	681a      	ldr	r2, [r3, #0]
  4093c2:	4291      	cmp	r1, r2
  4093c4:	bf88      	it	hi
  4093c6:	6019      	strhi	r1, [r3, #0]
  4093c8:	4b19      	ldr	r3, [pc, #100]	; (409430 <_malloc_r+0x344>)
  4093ca:	681a      	ldr	r2, [r3, #0]
  4093cc:	4291      	cmp	r1, r2
  4093ce:	6862      	ldr	r2, [r4, #4]
  4093d0:	bf88      	it	hi
  4093d2:	6019      	strhi	r1, [r3, #0]
  4093d4:	f022 0203 	bic.w	r2, r2, #3
  4093d8:	4295      	cmp	r5, r2
  4093da:	eba2 0305 	sub.w	r3, r2, r5
  4093de:	d801      	bhi.n	4093e4 <_malloc_r+0x2f8>
  4093e0:	2b0f      	cmp	r3, #15
  4093e2:	dc04      	bgt.n	4093ee <_malloc_r+0x302>
  4093e4:	4630      	mov	r0, r6
  4093e6:	f000 f9c3 	bl	409770 <__malloc_unlock>
  4093ea:	2400      	movs	r4, #0
  4093ec:	e6aa      	b.n	409144 <_malloc_r+0x58>
  4093ee:	1962      	adds	r2, r4, r5
  4093f0:	f043 0301 	orr.w	r3, r3, #1
  4093f4:	f045 0501 	orr.w	r5, r5, #1
  4093f8:	6065      	str	r5, [r4, #4]
  4093fa:	4630      	mov	r0, r6
  4093fc:	60ba      	str	r2, [r7, #8]
  4093fe:	6053      	str	r3, [r2, #4]
  409400:	f000 f9b6 	bl	409770 <__malloc_unlock>
  409404:	3408      	adds	r4, #8
  409406:	4620      	mov	r0, r4
  409408:	b003      	add	sp, #12
  40940a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40940e:	2814      	cmp	r0, #20
  409410:	d968      	bls.n	4094e4 <_malloc_r+0x3f8>
  409412:	2854      	cmp	r0, #84	; 0x54
  409414:	f200 8097 	bhi.w	409546 <_malloc_r+0x45a>
  409418:	0b28      	lsrs	r0, r5, #12
  40941a:	306e      	adds	r0, #110	; 0x6e
  40941c:	0041      	lsls	r1, r0, #1
  40941e:	e6a5      	b.n	40916c <_malloc_r+0x80>
  409420:	200004b4 	.word	0x200004b4
  409424:	2000acb0 	.word	0x2000acb0
  409428:	2000acb4 	.word	0x2000acb4
  40942c:	2000acac 	.word	0x2000acac
  409430:	2000aca8 	.word	0x2000aca8
  409434:	200008c0 	.word	0x200008c0
  409438:	0a5a      	lsrs	r2, r3, #9
  40943a:	2a04      	cmp	r2, #4
  40943c:	d955      	bls.n	4094ea <_malloc_r+0x3fe>
  40943e:	2a14      	cmp	r2, #20
  409440:	f200 80a7 	bhi.w	409592 <_malloc_r+0x4a6>
  409444:	325b      	adds	r2, #91	; 0x5b
  409446:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40944a:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  40944e:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 40960c <_malloc_r+0x520>
  409452:	f8dc 1008 	ldr.w	r1, [ip, #8]
  409456:	4561      	cmp	r1, ip
  409458:	d07f      	beq.n	40955a <_malloc_r+0x46e>
  40945a:	684a      	ldr	r2, [r1, #4]
  40945c:	f022 0203 	bic.w	r2, r2, #3
  409460:	4293      	cmp	r3, r2
  409462:	d202      	bcs.n	40946a <_malloc_r+0x37e>
  409464:	6889      	ldr	r1, [r1, #8]
  409466:	458c      	cmp	ip, r1
  409468:	d1f7      	bne.n	40945a <_malloc_r+0x36e>
  40946a:	68ca      	ldr	r2, [r1, #12]
  40946c:	687b      	ldr	r3, [r7, #4]
  40946e:	60e2      	str	r2, [r4, #12]
  409470:	60a1      	str	r1, [r4, #8]
  409472:	6094      	str	r4, [r2, #8]
  409474:	60cc      	str	r4, [r1, #12]
  409476:	e6bb      	b.n	4091f0 <_malloc_r+0x104>
  409478:	1963      	adds	r3, r4, r5
  40947a:	f042 0701 	orr.w	r7, r2, #1
  40947e:	f045 0501 	orr.w	r5, r5, #1
  409482:	6065      	str	r5, [r4, #4]
  409484:	4630      	mov	r0, r6
  409486:	614b      	str	r3, [r1, #20]
  409488:	610b      	str	r3, [r1, #16]
  40948a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40948e:	f8c3 e008 	str.w	lr, [r3, #8]
  409492:	605f      	str	r7, [r3, #4]
  409494:	509a      	str	r2, [r3, r2]
  409496:	3408      	adds	r4, #8
  409498:	f000 f96a 	bl	409770 <__malloc_unlock>
  40949c:	e652      	b.n	409144 <_malloc_r+0x58>
  40949e:	684b      	ldr	r3, [r1, #4]
  4094a0:	e6a6      	b.n	4091f0 <_malloc_r+0x104>
  4094a2:	f109 0901 	add.w	r9, r9, #1
  4094a6:	f019 0f03 	tst.w	r9, #3
  4094aa:	f10c 0c08 	add.w	ip, ip, #8
  4094ae:	f47f aeb1 	bne.w	409214 <_malloc_r+0x128>
  4094b2:	e02c      	b.n	40950e <_malloc_r+0x422>
  4094b4:	f104 0308 	add.w	r3, r4, #8
  4094b8:	6964      	ldr	r4, [r4, #20]
  4094ba:	42a3      	cmp	r3, r4
  4094bc:	bf08      	it	eq
  4094be:	3002      	addeq	r0, #2
  4094c0:	f43f ae69 	beq.w	409196 <_malloc_r+0xaa>
  4094c4:	e62e      	b.n	409124 <_malloc_r+0x38>
  4094c6:	441a      	add	r2, r3
  4094c8:	461c      	mov	r4, r3
  4094ca:	6851      	ldr	r1, [r2, #4]
  4094cc:	68db      	ldr	r3, [r3, #12]
  4094ce:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4094d2:	f041 0101 	orr.w	r1, r1, #1
  4094d6:	6051      	str	r1, [r2, #4]
  4094d8:	4630      	mov	r0, r6
  4094da:	60eb      	str	r3, [r5, #12]
  4094dc:	609d      	str	r5, [r3, #8]
  4094de:	f000 f947 	bl	409770 <__malloc_unlock>
  4094e2:	e62f      	b.n	409144 <_malloc_r+0x58>
  4094e4:	305b      	adds	r0, #91	; 0x5b
  4094e6:	0041      	lsls	r1, r0, #1
  4094e8:	e640      	b.n	40916c <_malloc_r+0x80>
  4094ea:	099a      	lsrs	r2, r3, #6
  4094ec:	3238      	adds	r2, #56	; 0x38
  4094ee:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4094f2:	e7aa      	b.n	40944a <_malloc_r+0x35e>
  4094f4:	42bc      	cmp	r4, r7
  4094f6:	4b45      	ldr	r3, [pc, #276]	; (40960c <_malloc_r+0x520>)
  4094f8:	f43f af0e 	beq.w	409318 <_malloc_r+0x22c>
  4094fc:	689c      	ldr	r4, [r3, #8]
  4094fe:	6862      	ldr	r2, [r4, #4]
  409500:	f022 0203 	bic.w	r2, r2, #3
  409504:	e768      	b.n	4093d8 <_malloc_r+0x2ec>
  409506:	f8d8 8000 	ldr.w	r8, [r8]
  40950a:	4598      	cmp	r8, r3
  40950c:	d17c      	bne.n	409608 <_malloc_r+0x51c>
  40950e:	f010 0f03 	tst.w	r0, #3
  409512:	f1a8 0308 	sub.w	r3, r8, #8
  409516:	f100 30ff 	add.w	r0, r0, #4294967295
  40951a:	d1f4      	bne.n	409506 <_malloc_r+0x41a>
  40951c:	687b      	ldr	r3, [r7, #4]
  40951e:	ea23 0304 	bic.w	r3, r3, r4
  409522:	607b      	str	r3, [r7, #4]
  409524:	0064      	lsls	r4, r4, #1
  409526:	429c      	cmp	r4, r3
  409528:	f63f aeca 	bhi.w	4092c0 <_malloc_r+0x1d4>
  40952c:	2c00      	cmp	r4, #0
  40952e:	f43f aec7 	beq.w	4092c0 <_malloc_r+0x1d4>
  409532:	4223      	tst	r3, r4
  409534:	4648      	mov	r0, r9
  409536:	f47f ae69 	bne.w	40920c <_malloc_r+0x120>
  40953a:	0064      	lsls	r4, r4, #1
  40953c:	4223      	tst	r3, r4
  40953e:	f100 0004 	add.w	r0, r0, #4
  409542:	d0fa      	beq.n	40953a <_malloc_r+0x44e>
  409544:	e662      	b.n	40920c <_malloc_r+0x120>
  409546:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  40954a:	d818      	bhi.n	40957e <_malloc_r+0x492>
  40954c:	0be8      	lsrs	r0, r5, #15
  40954e:	3077      	adds	r0, #119	; 0x77
  409550:	0041      	lsls	r1, r0, #1
  409552:	e60b      	b.n	40916c <_malloc_r+0x80>
  409554:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  409558:	e6fb      	b.n	409352 <_malloc_r+0x266>
  40955a:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40955e:	1092      	asrs	r2, r2, #2
  409560:	f04f 0c01 	mov.w	ip, #1
  409564:	fa0c f202 	lsl.w	r2, ip, r2
  409568:	4313      	orrs	r3, r2
  40956a:	f8c8 3004 	str.w	r3, [r8, #4]
  40956e:	460a      	mov	r2, r1
  409570:	e77d      	b.n	40946e <_malloc_r+0x382>
  409572:	2301      	movs	r3, #1
  409574:	f8c9 3004 	str.w	r3, [r9, #4]
  409578:	464c      	mov	r4, r9
  40957a:	2200      	movs	r2, #0
  40957c:	e72c      	b.n	4093d8 <_malloc_r+0x2ec>
  40957e:	f240 5354 	movw	r3, #1364	; 0x554
  409582:	4298      	cmp	r0, r3
  409584:	d81c      	bhi.n	4095c0 <_malloc_r+0x4d4>
  409586:	0ca8      	lsrs	r0, r5, #18
  409588:	307c      	adds	r0, #124	; 0x7c
  40958a:	0041      	lsls	r1, r0, #1
  40958c:	e5ee      	b.n	40916c <_malloc_r+0x80>
  40958e:	3210      	adds	r2, #16
  409590:	e6b4      	b.n	4092fc <_malloc_r+0x210>
  409592:	2a54      	cmp	r2, #84	; 0x54
  409594:	d823      	bhi.n	4095de <_malloc_r+0x4f2>
  409596:	0b1a      	lsrs	r2, r3, #12
  409598:	326e      	adds	r2, #110	; 0x6e
  40959a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40959e:	e754      	b.n	40944a <_malloc_r+0x35e>
  4095a0:	68bc      	ldr	r4, [r7, #8]
  4095a2:	6862      	ldr	r2, [r4, #4]
  4095a4:	f022 0203 	bic.w	r2, r2, #3
  4095a8:	e716      	b.n	4093d8 <_malloc_r+0x2ec>
  4095aa:	f3cb 000b 	ubfx	r0, fp, #0, #12
  4095ae:	2800      	cmp	r0, #0
  4095b0:	f47f aeb9 	bne.w	409326 <_malloc_r+0x23a>
  4095b4:	4442      	add	r2, r8
  4095b6:	68bb      	ldr	r3, [r7, #8]
  4095b8:	f042 0201 	orr.w	r2, r2, #1
  4095bc:	605a      	str	r2, [r3, #4]
  4095be:	e6fd      	b.n	4093bc <_malloc_r+0x2d0>
  4095c0:	21fc      	movs	r1, #252	; 0xfc
  4095c2:	207e      	movs	r0, #126	; 0x7e
  4095c4:	e5d2      	b.n	40916c <_malloc_r+0x80>
  4095c6:	2201      	movs	r2, #1
  4095c8:	f04f 0a00 	mov.w	sl, #0
  4095cc:	e6d4      	b.n	409378 <_malloc_r+0x28c>
  4095ce:	f104 0108 	add.w	r1, r4, #8
  4095d2:	4630      	mov	r0, r6
  4095d4:	f7ff fcae 	bl	408f34 <_free_r>
  4095d8:	f8da 1000 	ldr.w	r1, [sl]
  4095dc:	e6ee      	b.n	4093bc <_malloc_r+0x2d0>
  4095de:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4095e2:	d804      	bhi.n	4095ee <_malloc_r+0x502>
  4095e4:	0bda      	lsrs	r2, r3, #15
  4095e6:	3277      	adds	r2, #119	; 0x77
  4095e8:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4095ec:	e72d      	b.n	40944a <_malloc_r+0x35e>
  4095ee:	f240 5154 	movw	r1, #1364	; 0x554
  4095f2:	428a      	cmp	r2, r1
  4095f4:	d804      	bhi.n	409600 <_malloc_r+0x514>
  4095f6:	0c9a      	lsrs	r2, r3, #18
  4095f8:	327c      	adds	r2, #124	; 0x7c
  4095fa:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4095fe:	e724      	b.n	40944a <_malloc_r+0x35e>
  409600:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  409604:	227e      	movs	r2, #126	; 0x7e
  409606:	e720      	b.n	40944a <_malloc_r+0x35e>
  409608:	687b      	ldr	r3, [r7, #4]
  40960a:	e78b      	b.n	409524 <_malloc_r+0x438>
  40960c:	200004b4 	.word	0x200004b4

00409610 <memchr>:
  409610:	0783      	lsls	r3, r0, #30
  409612:	b470      	push	{r4, r5, r6}
  409614:	b2c9      	uxtb	r1, r1
  409616:	d040      	beq.n	40969a <memchr+0x8a>
  409618:	1e54      	subs	r4, r2, #1
  40961a:	2a00      	cmp	r2, #0
  40961c:	d03f      	beq.n	40969e <memchr+0x8e>
  40961e:	7803      	ldrb	r3, [r0, #0]
  409620:	428b      	cmp	r3, r1
  409622:	bf18      	it	ne
  409624:	1c43      	addne	r3, r0, #1
  409626:	d106      	bne.n	409636 <memchr+0x26>
  409628:	e01d      	b.n	409666 <memchr+0x56>
  40962a:	b1f4      	cbz	r4, 40966a <memchr+0x5a>
  40962c:	7802      	ldrb	r2, [r0, #0]
  40962e:	428a      	cmp	r2, r1
  409630:	f104 34ff 	add.w	r4, r4, #4294967295
  409634:	d017      	beq.n	409666 <memchr+0x56>
  409636:	f013 0f03 	tst.w	r3, #3
  40963a:	4618      	mov	r0, r3
  40963c:	f103 0301 	add.w	r3, r3, #1
  409640:	d1f3      	bne.n	40962a <memchr+0x1a>
  409642:	2c03      	cmp	r4, #3
  409644:	d814      	bhi.n	409670 <memchr+0x60>
  409646:	b184      	cbz	r4, 40966a <memchr+0x5a>
  409648:	7803      	ldrb	r3, [r0, #0]
  40964a:	428b      	cmp	r3, r1
  40964c:	d00b      	beq.n	409666 <memchr+0x56>
  40964e:	1905      	adds	r5, r0, r4
  409650:	1c43      	adds	r3, r0, #1
  409652:	e002      	b.n	40965a <memchr+0x4a>
  409654:	7802      	ldrb	r2, [r0, #0]
  409656:	428a      	cmp	r2, r1
  409658:	d005      	beq.n	409666 <memchr+0x56>
  40965a:	42ab      	cmp	r3, r5
  40965c:	4618      	mov	r0, r3
  40965e:	f103 0301 	add.w	r3, r3, #1
  409662:	d1f7      	bne.n	409654 <memchr+0x44>
  409664:	2000      	movs	r0, #0
  409666:	bc70      	pop	{r4, r5, r6}
  409668:	4770      	bx	lr
  40966a:	4620      	mov	r0, r4
  40966c:	bc70      	pop	{r4, r5, r6}
  40966e:	4770      	bx	lr
  409670:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  409674:	4602      	mov	r2, r0
  409676:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40967a:	4610      	mov	r0, r2
  40967c:	3204      	adds	r2, #4
  40967e:	6803      	ldr	r3, [r0, #0]
  409680:	4073      	eors	r3, r6
  409682:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  409686:	ea25 0303 	bic.w	r3, r5, r3
  40968a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40968e:	d1da      	bne.n	409646 <memchr+0x36>
  409690:	3c04      	subs	r4, #4
  409692:	2c03      	cmp	r4, #3
  409694:	4610      	mov	r0, r2
  409696:	d8f0      	bhi.n	40967a <memchr+0x6a>
  409698:	e7d5      	b.n	409646 <memchr+0x36>
  40969a:	4614      	mov	r4, r2
  40969c:	e7d1      	b.n	409642 <memchr+0x32>
  40969e:	4610      	mov	r0, r2
  4096a0:	e7e1      	b.n	409666 <memchr+0x56>
  4096a2:	bf00      	nop

004096a4 <memmove>:
  4096a4:	4288      	cmp	r0, r1
  4096a6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4096a8:	d90d      	bls.n	4096c6 <memmove+0x22>
  4096aa:	188b      	adds	r3, r1, r2
  4096ac:	4298      	cmp	r0, r3
  4096ae:	d20a      	bcs.n	4096c6 <memmove+0x22>
  4096b0:	1881      	adds	r1, r0, r2
  4096b2:	2a00      	cmp	r2, #0
  4096b4:	d054      	beq.n	409760 <memmove+0xbc>
  4096b6:	1a9a      	subs	r2, r3, r2
  4096b8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4096bc:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4096c0:	4293      	cmp	r3, r2
  4096c2:	d1f9      	bne.n	4096b8 <memmove+0x14>
  4096c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4096c6:	2a0f      	cmp	r2, #15
  4096c8:	d948      	bls.n	40975c <memmove+0xb8>
  4096ca:	ea40 0301 	orr.w	r3, r0, r1
  4096ce:	079b      	lsls	r3, r3, #30
  4096d0:	d147      	bne.n	409762 <memmove+0xbe>
  4096d2:	f100 0410 	add.w	r4, r0, #16
  4096d6:	f101 0310 	add.w	r3, r1, #16
  4096da:	4615      	mov	r5, r2
  4096dc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4096e0:	f844 6c10 	str.w	r6, [r4, #-16]
  4096e4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4096e8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4096ec:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4096f0:	f844 6c08 	str.w	r6, [r4, #-8]
  4096f4:	3d10      	subs	r5, #16
  4096f6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4096fa:	f844 6c04 	str.w	r6, [r4, #-4]
  4096fe:	2d0f      	cmp	r5, #15
  409700:	f103 0310 	add.w	r3, r3, #16
  409704:	f104 0410 	add.w	r4, r4, #16
  409708:	d8e8      	bhi.n	4096dc <memmove+0x38>
  40970a:	f1a2 0310 	sub.w	r3, r2, #16
  40970e:	f023 030f 	bic.w	r3, r3, #15
  409712:	f002 0e0f 	and.w	lr, r2, #15
  409716:	3310      	adds	r3, #16
  409718:	f1be 0f03 	cmp.w	lr, #3
  40971c:	4419      	add	r1, r3
  40971e:	4403      	add	r3, r0
  409720:	d921      	bls.n	409766 <memmove+0xc2>
  409722:	1f1e      	subs	r6, r3, #4
  409724:	460d      	mov	r5, r1
  409726:	4674      	mov	r4, lr
  409728:	3c04      	subs	r4, #4
  40972a:	f855 7b04 	ldr.w	r7, [r5], #4
  40972e:	f846 7f04 	str.w	r7, [r6, #4]!
  409732:	2c03      	cmp	r4, #3
  409734:	d8f8      	bhi.n	409728 <memmove+0x84>
  409736:	f1ae 0404 	sub.w	r4, lr, #4
  40973a:	f024 0403 	bic.w	r4, r4, #3
  40973e:	3404      	adds	r4, #4
  409740:	4423      	add	r3, r4
  409742:	4421      	add	r1, r4
  409744:	f002 0203 	and.w	r2, r2, #3
  409748:	b152      	cbz	r2, 409760 <memmove+0xbc>
  40974a:	3b01      	subs	r3, #1
  40974c:	440a      	add	r2, r1
  40974e:	f811 4b01 	ldrb.w	r4, [r1], #1
  409752:	f803 4f01 	strb.w	r4, [r3, #1]!
  409756:	4291      	cmp	r1, r2
  409758:	d1f9      	bne.n	40974e <memmove+0xaa>
  40975a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40975c:	4603      	mov	r3, r0
  40975e:	e7f3      	b.n	409748 <memmove+0xa4>
  409760:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409762:	4603      	mov	r3, r0
  409764:	e7f1      	b.n	40974a <memmove+0xa6>
  409766:	4672      	mov	r2, lr
  409768:	e7ee      	b.n	409748 <memmove+0xa4>
  40976a:	bf00      	nop

0040976c <__malloc_lock>:
  40976c:	4770      	bx	lr
  40976e:	bf00      	nop

00409770 <__malloc_unlock>:
  409770:	4770      	bx	lr
  409772:	bf00      	nop

00409774 <_Balloc>:
  409774:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409776:	b570      	push	{r4, r5, r6, lr}
  409778:	4605      	mov	r5, r0
  40977a:	460c      	mov	r4, r1
  40977c:	b14b      	cbz	r3, 409792 <_Balloc+0x1e>
  40977e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  409782:	b180      	cbz	r0, 4097a6 <_Balloc+0x32>
  409784:	6802      	ldr	r2, [r0, #0]
  409786:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40978a:	2300      	movs	r3, #0
  40978c:	6103      	str	r3, [r0, #16]
  40978e:	60c3      	str	r3, [r0, #12]
  409790:	bd70      	pop	{r4, r5, r6, pc}
  409792:	2104      	movs	r1, #4
  409794:	2221      	movs	r2, #33	; 0x21
  409796:	f000 fdbd 	bl	40a314 <_calloc_r>
  40979a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40979c:	4603      	mov	r3, r0
  40979e:	2800      	cmp	r0, #0
  4097a0:	d1ed      	bne.n	40977e <_Balloc+0xa>
  4097a2:	2000      	movs	r0, #0
  4097a4:	bd70      	pop	{r4, r5, r6, pc}
  4097a6:	2101      	movs	r1, #1
  4097a8:	fa01 f604 	lsl.w	r6, r1, r4
  4097ac:	1d72      	adds	r2, r6, #5
  4097ae:	4628      	mov	r0, r5
  4097b0:	0092      	lsls	r2, r2, #2
  4097b2:	f000 fdaf 	bl	40a314 <_calloc_r>
  4097b6:	2800      	cmp	r0, #0
  4097b8:	d0f3      	beq.n	4097a2 <_Balloc+0x2e>
  4097ba:	6044      	str	r4, [r0, #4]
  4097bc:	6086      	str	r6, [r0, #8]
  4097be:	e7e4      	b.n	40978a <_Balloc+0x16>

004097c0 <_Bfree>:
  4097c0:	b131      	cbz	r1, 4097d0 <_Bfree+0x10>
  4097c2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4097c4:	684a      	ldr	r2, [r1, #4]
  4097c6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4097ca:	6008      	str	r0, [r1, #0]
  4097cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4097d0:	4770      	bx	lr
  4097d2:	bf00      	nop

004097d4 <__multadd>:
  4097d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4097d6:	690c      	ldr	r4, [r1, #16]
  4097d8:	b083      	sub	sp, #12
  4097da:	460d      	mov	r5, r1
  4097dc:	4606      	mov	r6, r0
  4097de:	f101 0e14 	add.w	lr, r1, #20
  4097e2:	2700      	movs	r7, #0
  4097e4:	f8de 1000 	ldr.w	r1, [lr]
  4097e8:	b288      	uxth	r0, r1
  4097ea:	0c09      	lsrs	r1, r1, #16
  4097ec:	fb02 3300 	mla	r3, r2, r0, r3
  4097f0:	fb02 f101 	mul.w	r1, r2, r1
  4097f4:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4097f8:	3701      	adds	r7, #1
  4097fa:	b29b      	uxth	r3, r3
  4097fc:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  409800:	42bc      	cmp	r4, r7
  409802:	f84e 3b04 	str.w	r3, [lr], #4
  409806:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40980a:	dceb      	bgt.n	4097e4 <__multadd+0x10>
  40980c:	b13b      	cbz	r3, 40981e <__multadd+0x4a>
  40980e:	68aa      	ldr	r2, [r5, #8]
  409810:	4294      	cmp	r4, r2
  409812:	da07      	bge.n	409824 <__multadd+0x50>
  409814:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  409818:	3401      	adds	r4, #1
  40981a:	6153      	str	r3, [r2, #20]
  40981c:	612c      	str	r4, [r5, #16]
  40981e:	4628      	mov	r0, r5
  409820:	b003      	add	sp, #12
  409822:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409824:	6869      	ldr	r1, [r5, #4]
  409826:	9301      	str	r3, [sp, #4]
  409828:	3101      	adds	r1, #1
  40982a:	4630      	mov	r0, r6
  40982c:	f7ff ffa2 	bl	409774 <_Balloc>
  409830:	692a      	ldr	r2, [r5, #16]
  409832:	3202      	adds	r2, #2
  409834:	f105 010c 	add.w	r1, r5, #12
  409838:	4607      	mov	r7, r0
  40983a:	0092      	lsls	r2, r2, #2
  40983c:	300c      	adds	r0, #12
  40983e:	f7fc ff6b 	bl	406718 <memcpy>
  409842:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  409844:	6869      	ldr	r1, [r5, #4]
  409846:	9b01      	ldr	r3, [sp, #4]
  409848:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40984c:	6028      	str	r0, [r5, #0]
  40984e:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  409852:	463d      	mov	r5, r7
  409854:	e7de      	b.n	409814 <__multadd+0x40>
  409856:	bf00      	nop

00409858 <__hi0bits>:
  409858:	0c03      	lsrs	r3, r0, #16
  40985a:	041b      	lsls	r3, r3, #16
  40985c:	b9b3      	cbnz	r3, 40988c <__hi0bits+0x34>
  40985e:	0400      	lsls	r0, r0, #16
  409860:	2310      	movs	r3, #16
  409862:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  409866:	bf04      	itt	eq
  409868:	0200      	lsleq	r0, r0, #8
  40986a:	3308      	addeq	r3, #8
  40986c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  409870:	bf04      	itt	eq
  409872:	0100      	lsleq	r0, r0, #4
  409874:	3304      	addeq	r3, #4
  409876:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40987a:	bf04      	itt	eq
  40987c:	0080      	lsleq	r0, r0, #2
  40987e:	3302      	addeq	r3, #2
  409880:	2800      	cmp	r0, #0
  409882:	db07      	blt.n	409894 <__hi0bits+0x3c>
  409884:	0042      	lsls	r2, r0, #1
  409886:	d403      	bmi.n	409890 <__hi0bits+0x38>
  409888:	2020      	movs	r0, #32
  40988a:	4770      	bx	lr
  40988c:	2300      	movs	r3, #0
  40988e:	e7e8      	b.n	409862 <__hi0bits+0xa>
  409890:	1c58      	adds	r0, r3, #1
  409892:	4770      	bx	lr
  409894:	4618      	mov	r0, r3
  409896:	4770      	bx	lr

00409898 <__lo0bits>:
  409898:	6803      	ldr	r3, [r0, #0]
  40989a:	f013 0207 	ands.w	r2, r3, #7
  40989e:	d007      	beq.n	4098b0 <__lo0bits+0x18>
  4098a0:	07d9      	lsls	r1, r3, #31
  4098a2:	d420      	bmi.n	4098e6 <__lo0bits+0x4e>
  4098a4:	079a      	lsls	r2, r3, #30
  4098a6:	d420      	bmi.n	4098ea <__lo0bits+0x52>
  4098a8:	089b      	lsrs	r3, r3, #2
  4098aa:	6003      	str	r3, [r0, #0]
  4098ac:	2002      	movs	r0, #2
  4098ae:	4770      	bx	lr
  4098b0:	b299      	uxth	r1, r3
  4098b2:	b909      	cbnz	r1, 4098b8 <__lo0bits+0x20>
  4098b4:	0c1b      	lsrs	r3, r3, #16
  4098b6:	2210      	movs	r2, #16
  4098b8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4098bc:	bf04      	itt	eq
  4098be:	0a1b      	lsreq	r3, r3, #8
  4098c0:	3208      	addeq	r2, #8
  4098c2:	0719      	lsls	r1, r3, #28
  4098c4:	bf04      	itt	eq
  4098c6:	091b      	lsreq	r3, r3, #4
  4098c8:	3204      	addeq	r2, #4
  4098ca:	0799      	lsls	r1, r3, #30
  4098cc:	bf04      	itt	eq
  4098ce:	089b      	lsreq	r3, r3, #2
  4098d0:	3202      	addeq	r2, #2
  4098d2:	07d9      	lsls	r1, r3, #31
  4098d4:	d404      	bmi.n	4098e0 <__lo0bits+0x48>
  4098d6:	085b      	lsrs	r3, r3, #1
  4098d8:	d101      	bne.n	4098de <__lo0bits+0x46>
  4098da:	2020      	movs	r0, #32
  4098dc:	4770      	bx	lr
  4098de:	3201      	adds	r2, #1
  4098e0:	6003      	str	r3, [r0, #0]
  4098e2:	4610      	mov	r0, r2
  4098e4:	4770      	bx	lr
  4098e6:	2000      	movs	r0, #0
  4098e8:	4770      	bx	lr
  4098ea:	085b      	lsrs	r3, r3, #1
  4098ec:	6003      	str	r3, [r0, #0]
  4098ee:	2001      	movs	r0, #1
  4098f0:	4770      	bx	lr
  4098f2:	bf00      	nop

004098f4 <__i2b>:
  4098f4:	b510      	push	{r4, lr}
  4098f6:	460c      	mov	r4, r1
  4098f8:	2101      	movs	r1, #1
  4098fa:	f7ff ff3b 	bl	409774 <_Balloc>
  4098fe:	2201      	movs	r2, #1
  409900:	6144      	str	r4, [r0, #20]
  409902:	6102      	str	r2, [r0, #16]
  409904:	bd10      	pop	{r4, pc}
  409906:	bf00      	nop

00409908 <__multiply>:
  409908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40990c:	690f      	ldr	r7, [r1, #16]
  40990e:	6916      	ldr	r6, [r2, #16]
  409910:	42b7      	cmp	r7, r6
  409912:	b083      	sub	sp, #12
  409914:	460d      	mov	r5, r1
  409916:	4614      	mov	r4, r2
  409918:	f2c0 808d 	blt.w	409a36 <__multiply+0x12e>
  40991c:	4633      	mov	r3, r6
  40991e:	463e      	mov	r6, r7
  409920:	461f      	mov	r7, r3
  409922:	68ab      	ldr	r3, [r5, #8]
  409924:	6869      	ldr	r1, [r5, #4]
  409926:	eb06 0807 	add.w	r8, r6, r7
  40992a:	4598      	cmp	r8, r3
  40992c:	bfc8      	it	gt
  40992e:	3101      	addgt	r1, #1
  409930:	f7ff ff20 	bl	409774 <_Balloc>
  409934:	f100 0c14 	add.w	ip, r0, #20
  409938:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  40993c:	45cc      	cmp	ip, r9
  40993e:	9000      	str	r0, [sp, #0]
  409940:	d205      	bcs.n	40994e <__multiply+0x46>
  409942:	4663      	mov	r3, ip
  409944:	2100      	movs	r1, #0
  409946:	f843 1b04 	str.w	r1, [r3], #4
  40994a:	4599      	cmp	r9, r3
  40994c:	d8fb      	bhi.n	409946 <__multiply+0x3e>
  40994e:	f104 0214 	add.w	r2, r4, #20
  409952:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  409956:	f105 0314 	add.w	r3, r5, #20
  40995a:	4552      	cmp	r2, sl
  40995c:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  409960:	d254      	bcs.n	409a0c <__multiply+0x104>
  409962:	f8cd 9004 	str.w	r9, [sp, #4]
  409966:	4699      	mov	r9, r3
  409968:	f852 3b04 	ldr.w	r3, [r2], #4
  40996c:	fa1f fb83 	uxth.w	fp, r3
  409970:	f1bb 0f00 	cmp.w	fp, #0
  409974:	d020      	beq.n	4099b8 <__multiply+0xb0>
  409976:	2000      	movs	r0, #0
  409978:	464f      	mov	r7, r9
  40997a:	4666      	mov	r6, ip
  40997c:	4605      	mov	r5, r0
  40997e:	e000      	b.n	409982 <__multiply+0x7a>
  409980:	461e      	mov	r6, r3
  409982:	f857 4b04 	ldr.w	r4, [r7], #4
  409986:	6830      	ldr	r0, [r6, #0]
  409988:	b2a1      	uxth	r1, r4
  40998a:	b283      	uxth	r3, r0
  40998c:	fb0b 3101 	mla	r1, fp, r1, r3
  409990:	0c24      	lsrs	r4, r4, #16
  409992:	0c00      	lsrs	r0, r0, #16
  409994:	194b      	adds	r3, r1, r5
  409996:	fb0b 0004 	mla	r0, fp, r4, r0
  40999a:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  40999e:	b299      	uxth	r1, r3
  4099a0:	4633      	mov	r3, r6
  4099a2:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  4099a6:	45be      	cmp	lr, r7
  4099a8:	ea4f 4510 	mov.w	r5, r0, lsr #16
  4099ac:	f843 1b04 	str.w	r1, [r3], #4
  4099b0:	d8e6      	bhi.n	409980 <__multiply+0x78>
  4099b2:	6075      	str	r5, [r6, #4]
  4099b4:	f852 3c04 	ldr.w	r3, [r2, #-4]
  4099b8:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  4099bc:	d020      	beq.n	409a00 <__multiply+0xf8>
  4099be:	f8dc 3000 	ldr.w	r3, [ip]
  4099c2:	4667      	mov	r7, ip
  4099c4:	4618      	mov	r0, r3
  4099c6:	464d      	mov	r5, r9
  4099c8:	2100      	movs	r1, #0
  4099ca:	e000      	b.n	4099ce <__multiply+0xc6>
  4099cc:	4637      	mov	r7, r6
  4099ce:	882c      	ldrh	r4, [r5, #0]
  4099d0:	0c00      	lsrs	r0, r0, #16
  4099d2:	fb0b 0004 	mla	r0, fp, r4, r0
  4099d6:	4401      	add	r1, r0
  4099d8:	b29c      	uxth	r4, r3
  4099da:	463e      	mov	r6, r7
  4099dc:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  4099e0:	f846 3b04 	str.w	r3, [r6], #4
  4099e4:	6878      	ldr	r0, [r7, #4]
  4099e6:	f855 4b04 	ldr.w	r4, [r5], #4
  4099ea:	b283      	uxth	r3, r0
  4099ec:	0c24      	lsrs	r4, r4, #16
  4099ee:	fb0b 3404 	mla	r4, fp, r4, r3
  4099f2:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  4099f6:	45ae      	cmp	lr, r5
  4099f8:	ea4f 4113 	mov.w	r1, r3, lsr #16
  4099fc:	d8e6      	bhi.n	4099cc <__multiply+0xc4>
  4099fe:	607b      	str	r3, [r7, #4]
  409a00:	4592      	cmp	sl, r2
  409a02:	f10c 0c04 	add.w	ip, ip, #4
  409a06:	d8af      	bhi.n	409968 <__multiply+0x60>
  409a08:	f8dd 9004 	ldr.w	r9, [sp, #4]
  409a0c:	f1b8 0f00 	cmp.w	r8, #0
  409a10:	dd0b      	ble.n	409a2a <__multiply+0x122>
  409a12:	f859 3c04 	ldr.w	r3, [r9, #-4]
  409a16:	f1a9 0904 	sub.w	r9, r9, #4
  409a1a:	b11b      	cbz	r3, 409a24 <__multiply+0x11c>
  409a1c:	e005      	b.n	409a2a <__multiply+0x122>
  409a1e:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  409a22:	b913      	cbnz	r3, 409a2a <__multiply+0x122>
  409a24:	f1b8 0801 	subs.w	r8, r8, #1
  409a28:	d1f9      	bne.n	409a1e <__multiply+0x116>
  409a2a:	9800      	ldr	r0, [sp, #0]
  409a2c:	f8c0 8010 	str.w	r8, [r0, #16]
  409a30:	b003      	add	sp, #12
  409a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409a36:	4615      	mov	r5, r2
  409a38:	460c      	mov	r4, r1
  409a3a:	e772      	b.n	409922 <__multiply+0x1a>

00409a3c <__pow5mult>:
  409a3c:	f012 0303 	ands.w	r3, r2, #3
  409a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409a44:	4614      	mov	r4, r2
  409a46:	4607      	mov	r7, r0
  409a48:	460e      	mov	r6, r1
  409a4a:	d12d      	bne.n	409aa8 <__pow5mult+0x6c>
  409a4c:	10a4      	asrs	r4, r4, #2
  409a4e:	d01c      	beq.n	409a8a <__pow5mult+0x4e>
  409a50:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  409a52:	b395      	cbz	r5, 409aba <__pow5mult+0x7e>
  409a54:	07e3      	lsls	r3, r4, #31
  409a56:	f04f 0800 	mov.w	r8, #0
  409a5a:	d406      	bmi.n	409a6a <__pow5mult+0x2e>
  409a5c:	1064      	asrs	r4, r4, #1
  409a5e:	d014      	beq.n	409a8a <__pow5mult+0x4e>
  409a60:	6828      	ldr	r0, [r5, #0]
  409a62:	b1a8      	cbz	r0, 409a90 <__pow5mult+0x54>
  409a64:	4605      	mov	r5, r0
  409a66:	07e3      	lsls	r3, r4, #31
  409a68:	d5f8      	bpl.n	409a5c <__pow5mult+0x20>
  409a6a:	4638      	mov	r0, r7
  409a6c:	4631      	mov	r1, r6
  409a6e:	462a      	mov	r2, r5
  409a70:	f7ff ff4a 	bl	409908 <__multiply>
  409a74:	b1b6      	cbz	r6, 409aa4 <__pow5mult+0x68>
  409a76:	6872      	ldr	r2, [r6, #4]
  409a78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  409a7a:	1064      	asrs	r4, r4, #1
  409a7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409a80:	6031      	str	r1, [r6, #0]
  409a82:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  409a86:	4606      	mov	r6, r0
  409a88:	d1ea      	bne.n	409a60 <__pow5mult+0x24>
  409a8a:	4630      	mov	r0, r6
  409a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409a90:	4629      	mov	r1, r5
  409a92:	462a      	mov	r2, r5
  409a94:	4638      	mov	r0, r7
  409a96:	f7ff ff37 	bl	409908 <__multiply>
  409a9a:	6028      	str	r0, [r5, #0]
  409a9c:	f8c0 8000 	str.w	r8, [r0]
  409aa0:	4605      	mov	r5, r0
  409aa2:	e7e0      	b.n	409a66 <__pow5mult+0x2a>
  409aa4:	4606      	mov	r6, r0
  409aa6:	e7d9      	b.n	409a5c <__pow5mult+0x20>
  409aa8:	1e5a      	subs	r2, r3, #1
  409aaa:	4d0b      	ldr	r5, [pc, #44]	; (409ad8 <__pow5mult+0x9c>)
  409aac:	2300      	movs	r3, #0
  409aae:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  409ab2:	f7ff fe8f 	bl	4097d4 <__multadd>
  409ab6:	4606      	mov	r6, r0
  409ab8:	e7c8      	b.n	409a4c <__pow5mult+0x10>
  409aba:	2101      	movs	r1, #1
  409abc:	4638      	mov	r0, r7
  409abe:	f7ff fe59 	bl	409774 <_Balloc>
  409ac2:	f240 2171 	movw	r1, #625	; 0x271
  409ac6:	2201      	movs	r2, #1
  409ac8:	2300      	movs	r3, #0
  409aca:	6141      	str	r1, [r0, #20]
  409acc:	6102      	str	r2, [r0, #16]
  409ace:	4605      	mov	r5, r0
  409ad0:	64b8      	str	r0, [r7, #72]	; 0x48
  409ad2:	6003      	str	r3, [r0, #0]
  409ad4:	e7be      	b.n	409a54 <__pow5mult+0x18>
  409ad6:	bf00      	nop
  409ad8:	0040a5f8 	.word	0x0040a5f8

00409adc <__lshift>:
  409adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409ae0:	690f      	ldr	r7, [r1, #16]
  409ae2:	688b      	ldr	r3, [r1, #8]
  409ae4:	ea4f 1962 	mov.w	r9, r2, asr #5
  409ae8:	444f      	add	r7, r9
  409aea:	1c7d      	adds	r5, r7, #1
  409aec:	429d      	cmp	r5, r3
  409aee:	460e      	mov	r6, r1
  409af0:	4614      	mov	r4, r2
  409af2:	6849      	ldr	r1, [r1, #4]
  409af4:	4680      	mov	r8, r0
  409af6:	dd04      	ble.n	409b02 <__lshift+0x26>
  409af8:	005b      	lsls	r3, r3, #1
  409afa:	429d      	cmp	r5, r3
  409afc:	f101 0101 	add.w	r1, r1, #1
  409b00:	dcfa      	bgt.n	409af8 <__lshift+0x1c>
  409b02:	4640      	mov	r0, r8
  409b04:	f7ff fe36 	bl	409774 <_Balloc>
  409b08:	f1b9 0f00 	cmp.w	r9, #0
  409b0c:	f100 0114 	add.w	r1, r0, #20
  409b10:	dd09      	ble.n	409b26 <__lshift+0x4a>
  409b12:	2300      	movs	r3, #0
  409b14:	469e      	mov	lr, r3
  409b16:	460a      	mov	r2, r1
  409b18:	3301      	adds	r3, #1
  409b1a:	454b      	cmp	r3, r9
  409b1c:	f842 eb04 	str.w	lr, [r2], #4
  409b20:	d1fa      	bne.n	409b18 <__lshift+0x3c>
  409b22:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  409b26:	6932      	ldr	r2, [r6, #16]
  409b28:	f106 0314 	add.w	r3, r6, #20
  409b2c:	f014 0c1f 	ands.w	ip, r4, #31
  409b30:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  409b34:	d01f      	beq.n	409b76 <__lshift+0x9a>
  409b36:	f1cc 0920 	rsb	r9, ip, #32
  409b3a:	2200      	movs	r2, #0
  409b3c:	681c      	ldr	r4, [r3, #0]
  409b3e:	fa04 f40c 	lsl.w	r4, r4, ip
  409b42:	4314      	orrs	r4, r2
  409b44:	468a      	mov	sl, r1
  409b46:	f841 4b04 	str.w	r4, [r1], #4
  409b4a:	f853 4b04 	ldr.w	r4, [r3], #4
  409b4e:	459e      	cmp	lr, r3
  409b50:	fa24 f209 	lsr.w	r2, r4, r9
  409b54:	d8f2      	bhi.n	409b3c <__lshift+0x60>
  409b56:	f8ca 2004 	str.w	r2, [sl, #4]
  409b5a:	b102      	cbz	r2, 409b5e <__lshift+0x82>
  409b5c:	1cbd      	adds	r5, r7, #2
  409b5e:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  409b62:	6872      	ldr	r2, [r6, #4]
  409b64:	3d01      	subs	r5, #1
  409b66:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409b6a:	6105      	str	r5, [r0, #16]
  409b6c:	6031      	str	r1, [r6, #0]
  409b6e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  409b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409b76:	3904      	subs	r1, #4
  409b78:	f853 2b04 	ldr.w	r2, [r3], #4
  409b7c:	f841 2f04 	str.w	r2, [r1, #4]!
  409b80:	459e      	cmp	lr, r3
  409b82:	d8f9      	bhi.n	409b78 <__lshift+0x9c>
  409b84:	e7eb      	b.n	409b5e <__lshift+0x82>
  409b86:	bf00      	nop

00409b88 <__mcmp>:
  409b88:	6902      	ldr	r2, [r0, #16]
  409b8a:	690b      	ldr	r3, [r1, #16]
  409b8c:	1ad2      	subs	r2, r2, r3
  409b8e:	d113      	bne.n	409bb8 <__mcmp+0x30>
  409b90:	009b      	lsls	r3, r3, #2
  409b92:	3014      	adds	r0, #20
  409b94:	3114      	adds	r1, #20
  409b96:	4419      	add	r1, r3
  409b98:	b410      	push	{r4}
  409b9a:	4403      	add	r3, r0
  409b9c:	e001      	b.n	409ba2 <__mcmp+0x1a>
  409b9e:	4298      	cmp	r0, r3
  409ba0:	d20c      	bcs.n	409bbc <__mcmp+0x34>
  409ba2:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  409ba6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  409baa:	4294      	cmp	r4, r2
  409bac:	d0f7      	beq.n	409b9e <__mcmp+0x16>
  409bae:	d309      	bcc.n	409bc4 <__mcmp+0x3c>
  409bb0:	2001      	movs	r0, #1
  409bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
  409bb6:	4770      	bx	lr
  409bb8:	4610      	mov	r0, r2
  409bba:	4770      	bx	lr
  409bbc:	2000      	movs	r0, #0
  409bbe:	f85d 4b04 	ldr.w	r4, [sp], #4
  409bc2:	4770      	bx	lr
  409bc4:	f04f 30ff 	mov.w	r0, #4294967295
  409bc8:	f85d 4b04 	ldr.w	r4, [sp], #4
  409bcc:	4770      	bx	lr
  409bce:	bf00      	nop

00409bd0 <__mdiff>:
  409bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409bd4:	460e      	mov	r6, r1
  409bd6:	4605      	mov	r5, r0
  409bd8:	4611      	mov	r1, r2
  409bda:	4630      	mov	r0, r6
  409bdc:	4614      	mov	r4, r2
  409bde:	f7ff ffd3 	bl	409b88 <__mcmp>
  409be2:	1e07      	subs	r7, r0, #0
  409be4:	d054      	beq.n	409c90 <__mdiff+0xc0>
  409be6:	db4d      	blt.n	409c84 <__mdiff+0xb4>
  409be8:	f04f 0800 	mov.w	r8, #0
  409bec:	6871      	ldr	r1, [r6, #4]
  409bee:	4628      	mov	r0, r5
  409bf0:	f7ff fdc0 	bl	409774 <_Balloc>
  409bf4:	6937      	ldr	r7, [r6, #16]
  409bf6:	6923      	ldr	r3, [r4, #16]
  409bf8:	f8c0 800c 	str.w	r8, [r0, #12]
  409bfc:	3614      	adds	r6, #20
  409bfe:	f104 0214 	add.w	r2, r4, #20
  409c02:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  409c06:	f100 0514 	add.w	r5, r0, #20
  409c0a:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  409c0e:	2300      	movs	r3, #0
  409c10:	f856 8b04 	ldr.w	r8, [r6], #4
  409c14:	f852 4b04 	ldr.w	r4, [r2], #4
  409c18:	fa13 f388 	uxtah	r3, r3, r8
  409c1c:	b2a1      	uxth	r1, r4
  409c1e:	0c24      	lsrs	r4, r4, #16
  409c20:	1a59      	subs	r1, r3, r1
  409c22:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  409c26:	eb03 4321 	add.w	r3, r3, r1, asr #16
  409c2a:	b289      	uxth	r1, r1
  409c2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  409c30:	4594      	cmp	ip, r2
  409c32:	f845 1b04 	str.w	r1, [r5], #4
  409c36:	ea4f 4323 	mov.w	r3, r3, asr #16
  409c3a:	4634      	mov	r4, r6
  409c3c:	d8e8      	bhi.n	409c10 <__mdiff+0x40>
  409c3e:	45b6      	cmp	lr, r6
  409c40:	46ac      	mov	ip, r5
  409c42:	d915      	bls.n	409c70 <__mdiff+0xa0>
  409c44:	f854 2b04 	ldr.w	r2, [r4], #4
  409c48:	fa13 f182 	uxtah	r1, r3, r2
  409c4c:	0c13      	lsrs	r3, r2, #16
  409c4e:	eb03 4321 	add.w	r3, r3, r1, asr #16
  409c52:	b289      	uxth	r1, r1
  409c54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  409c58:	45a6      	cmp	lr, r4
  409c5a:	f845 1b04 	str.w	r1, [r5], #4
  409c5e:	ea4f 4323 	mov.w	r3, r3, asr #16
  409c62:	d8ef      	bhi.n	409c44 <__mdiff+0x74>
  409c64:	43f6      	mvns	r6, r6
  409c66:	4476      	add	r6, lr
  409c68:	f026 0503 	bic.w	r5, r6, #3
  409c6c:	3504      	adds	r5, #4
  409c6e:	4465      	add	r5, ip
  409c70:	3d04      	subs	r5, #4
  409c72:	b921      	cbnz	r1, 409c7e <__mdiff+0xae>
  409c74:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  409c78:	3f01      	subs	r7, #1
  409c7a:	2b00      	cmp	r3, #0
  409c7c:	d0fa      	beq.n	409c74 <__mdiff+0xa4>
  409c7e:	6107      	str	r7, [r0, #16]
  409c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409c84:	4633      	mov	r3, r6
  409c86:	f04f 0801 	mov.w	r8, #1
  409c8a:	4626      	mov	r6, r4
  409c8c:	461c      	mov	r4, r3
  409c8e:	e7ad      	b.n	409bec <__mdiff+0x1c>
  409c90:	4628      	mov	r0, r5
  409c92:	4639      	mov	r1, r7
  409c94:	f7ff fd6e 	bl	409774 <_Balloc>
  409c98:	2301      	movs	r3, #1
  409c9a:	6147      	str	r7, [r0, #20]
  409c9c:	6103      	str	r3, [r0, #16]
  409c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409ca2:	bf00      	nop

00409ca4 <__d2b>:
  409ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409ca8:	b082      	sub	sp, #8
  409caa:	2101      	movs	r1, #1
  409cac:	461c      	mov	r4, r3
  409cae:	f3c3 570a 	ubfx	r7, r3, #20, #11
  409cb2:	4615      	mov	r5, r2
  409cb4:	9e08      	ldr	r6, [sp, #32]
  409cb6:	f7ff fd5d 	bl	409774 <_Balloc>
  409cba:	f3c4 0413 	ubfx	r4, r4, #0, #20
  409cbe:	4680      	mov	r8, r0
  409cc0:	b10f      	cbz	r7, 409cc6 <__d2b+0x22>
  409cc2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  409cc6:	9401      	str	r4, [sp, #4]
  409cc8:	b31d      	cbz	r5, 409d12 <__d2b+0x6e>
  409cca:	a802      	add	r0, sp, #8
  409ccc:	f840 5d08 	str.w	r5, [r0, #-8]!
  409cd0:	f7ff fde2 	bl	409898 <__lo0bits>
  409cd4:	2800      	cmp	r0, #0
  409cd6:	d134      	bne.n	409d42 <__d2b+0x9e>
  409cd8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  409cdc:	f8c8 2014 	str.w	r2, [r8, #20]
  409ce0:	2b00      	cmp	r3, #0
  409ce2:	bf14      	ite	ne
  409ce4:	2402      	movne	r4, #2
  409ce6:	2401      	moveq	r4, #1
  409ce8:	f8c8 3018 	str.w	r3, [r8, #24]
  409cec:	f8c8 4010 	str.w	r4, [r8, #16]
  409cf0:	b9df      	cbnz	r7, 409d2a <__d2b+0x86>
  409cf2:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  409cf6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  409cfa:	6030      	str	r0, [r6, #0]
  409cfc:	6918      	ldr	r0, [r3, #16]
  409cfe:	f7ff fdab 	bl	409858 <__hi0bits>
  409d02:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409d04:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  409d08:	6018      	str	r0, [r3, #0]
  409d0a:	4640      	mov	r0, r8
  409d0c:	b002      	add	sp, #8
  409d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409d12:	a801      	add	r0, sp, #4
  409d14:	f7ff fdc0 	bl	409898 <__lo0bits>
  409d18:	2401      	movs	r4, #1
  409d1a:	9b01      	ldr	r3, [sp, #4]
  409d1c:	f8c8 3014 	str.w	r3, [r8, #20]
  409d20:	3020      	adds	r0, #32
  409d22:	f8c8 4010 	str.w	r4, [r8, #16]
  409d26:	2f00      	cmp	r7, #0
  409d28:	d0e3      	beq.n	409cf2 <__d2b+0x4e>
  409d2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409d2c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  409d30:	4407      	add	r7, r0
  409d32:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  409d36:	6037      	str	r7, [r6, #0]
  409d38:	6018      	str	r0, [r3, #0]
  409d3a:	4640      	mov	r0, r8
  409d3c:	b002      	add	sp, #8
  409d3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409d42:	e89d 000c 	ldmia.w	sp, {r2, r3}
  409d46:	f1c0 0120 	rsb	r1, r0, #32
  409d4a:	fa03 f101 	lsl.w	r1, r3, r1
  409d4e:	430a      	orrs	r2, r1
  409d50:	40c3      	lsrs	r3, r0
  409d52:	9301      	str	r3, [sp, #4]
  409d54:	f8c8 2014 	str.w	r2, [r8, #20]
  409d58:	e7c2      	b.n	409ce0 <__d2b+0x3c>
  409d5a:	bf00      	nop

00409d5c <_realloc_r>:
  409d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409d60:	4617      	mov	r7, r2
  409d62:	b083      	sub	sp, #12
  409d64:	460e      	mov	r6, r1
  409d66:	2900      	cmp	r1, #0
  409d68:	f000 80e7 	beq.w	409f3a <_realloc_r+0x1de>
  409d6c:	4681      	mov	r9, r0
  409d6e:	f107 050b 	add.w	r5, r7, #11
  409d72:	f7ff fcfb 	bl	40976c <__malloc_lock>
  409d76:	f856 3c04 	ldr.w	r3, [r6, #-4]
  409d7a:	2d16      	cmp	r5, #22
  409d7c:	f023 0403 	bic.w	r4, r3, #3
  409d80:	f1a6 0808 	sub.w	r8, r6, #8
  409d84:	d84c      	bhi.n	409e20 <_realloc_r+0xc4>
  409d86:	2210      	movs	r2, #16
  409d88:	4615      	mov	r5, r2
  409d8a:	42af      	cmp	r7, r5
  409d8c:	d84d      	bhi.n	409e2a <_realloc_r+0xce>
  409d8e:	4294      	cmp	r4, r2
  409d90:	f280 8084 	bge.w	409e9c <_realloc_r+0x140>
  409d94:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 40a144 <_realloc_r+0x3e8>
  409d98:	f8db 0008 	ldr.w	r0, [fp, #8]
  409d9c:	eb08 0104 	add.w	r1, r8, r4
  409da0:	4288      	cmp	r0, r1
  409da2:	f000 80d6 	beq.w	409f52 <_realloc_r+0x1f6>
  409da6:	6848      	ldr	r0, [r1, #4]
  409da8:	f020 0e01 	bic.w	lr, r0, #1
  409dac:	448e      	add	lr, r1
  409dae:	f8de e004 	ldr.w	lr, [lr, #4]
  409db2:	f01e 0f01 	tst.w	lr, #1
  409db6:	d13f      	bne.n	409e38 <_realloc_r+0xdc>
  409db8:	f020 0003 	bic.w	r0, r0, #3
  409dbc:	4420      	add	r0, r4
  409dbe:	4290      	cmp	r0, r2
  409dc0:	f280 80c1 	bge.w	409f46 <_realloc_r+0x1ea>
  409dc4:	07db      	lsls	r3, r3, #31
  409dc6:	f100 808f 	bmi.w	409ee8 <_realloc_r+0x18c>
  409dca:	f856 3c08 	ldr.w	r3, [r6, #-8]
  409dce:	ebc3 0a08 	rsb	sl, r3, r8
  409dd2:	f8da 3004 	ldr.w	r3, [sl, #4]
  409dd6:	f023 0303 	bic.w	r3, r3, #3
  409dda:	eb00 0e03 	add.w	lr, r0, r3
  409dde:	4596      	cmp	lr, r2
  409de0:	db34      	blt.n	409e4c <_realloc_r+0xf0>
  409de2:	68cb      	ldr	r3, [r1, #12]
  409de4:	688a      	ldr	r2, [r1, #8]
  409de6:	4657      	mov	r7, sl
  409de8:	60d3      	str	r3, [r2, #12]
  409dea:	609a      	str	r2, [r3, #8]
  409dec:	f857 1f08 	ldr.w	r1, [r7, #8]!
  409df0:	f8da 300c 	ldr.w	r3, [sl, #12]
  409df4:	60cb      	str	r3, [r1, #12]
  409df6:	1f22      	subs	r2, r4, #4
  409df8:	2a24      	cmp	r2, #36	; 0x24
  409dfa:	6099      	str	r1, [r3, #8]
  409dfc:	f200 8136 	bhi.w	40a06c <_realloc_r+0x310>
  409e00:	2a13      	cmp	r2, #19
  409e02:	f240 80fd 	bls.w	40a000 <_realloc_r+0x2a4>
  409e06:	6833      	ldr	r3, [r6, #0]
  409e08:	f8ca 3008 	str.w	r3, [sl, #8]
  409e0c:	6873      	ldr	r3, [r6, #4]
  409e0e:	f8ca 300c 	str.w	r3, [sl, #12]
  409e12:	2a1b      	cmp	r2, #27
  409e14:	f200 8140 	bhi.w	40a098 <_realloc_r+0x33c>
  409e18:	3608      	adds	r6, #8
  409e1a:	f10a 0310 	add.w	r3, sl, #16
  409e1e:	e0f0      	b.n	40a002 <_realloc_r+0x2a6>
  409e20:	f025 0507 	bic.w	r5, r5, #7
  409e24:	2d00      	cmp	r5, #0
  409e26:	462a      	mov	r2, r5
  409e28:	daaf      	bge.n	409d8a <_realloc_r+0x2e>
  409e2a:	230c      	movs	r3, #12
  409e2c:	2000      	movs	r0, #0
  409e2e:	f8c9 3000 	str.w	r3, [r9]
  409e32:	b003      	add	sp, #12
  409e34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409e38:	07d9      	lsls	r1, r3, #31
  409e3a:	d455      	bmi.n	409ee8 <_realloc_r+0x18c>
  409e3c:	f856 3c08 	ldr.w	r3, [r6, #-8]
  409e40:	ebc3 0a08 	rsb	sl, r3, r8
  409e44:	f8da 3004 	ldr.w	r3, [sl, #4]
  409e48:	f023 0303 	bic.w	r3, r3, #3
  409e4c:	4423      	add	r3, r4
  409e4e:	4293      	cmp	r3, r2
  409e50:	db4a      	blt.n	409ee8 <_realloc_r+0x18c>
  409e52:	4657      	mov	r7, sl
  409e54:	f8da 100c 	ldr.w	r1, [sl, #12]
  409e58:	f857 0f08 	ldr.w	r0, [r7, #8]!
  409e5c:	1f22      	subs	r2, r4, #4
  409e5e:	2a24      	cmp	r2, #36	; 0x24
  409e60:	60c1      	str	r1, [r0, #12]
  409e62:	6088      	str	r0, [r1, #8]
  409e64:	f200 810e 	bhi.w	40a084 <_realloc_r+0x328>
  409e68:	2a13      	cmp	r2, #19
  409e6a:	f240 8109 	bls.w	40a080 <_realloc_r+0x324>
  409e6e:	6831      	ldr	r1, [r6, #0]
  409e70:	f8ca 1008 	str.w	r1, [sl, #8]
  409e74:	6871      	ldr	r1, [r6, #4]
  409e76:	f8ca 100c 	str.w	r1, [sl, #12]
  409e7a:	2a1b      	cmp	r2, #27
  409e7c:	f200 8121 	bhi.w	40a0c2 <_realloc_r+0x366>
  409e80:	3608      	adds	r6, #8
  409e82:	f10a 0210 	add.w	r2, sl, #16
  409e86:	6831      	ldr	r1, [r6, #0]
  409e88:	6011      	str	r1, [r2, #0]
  409e8a:	6871      	ldr	r1, [r6, #4]
  409e8c:	6051      	str	r1, [r2, #4]
  409e8e:	68b1      	ldr	r1, [r6, #8]
  409e90:	6091      	str	r1, [r2, #8]
  409e92:	461c      	mov	r4, r3
  409e94:	f8da 3004 	ldr.w	r3, [sl, #4]
  409e98:	463e      	mov	r6, r7
  409e9a:	46d0      	mov	r8, sl
  409e9c:	1b62      	subs	r2, r4, r5
  409e9e:	2a0f      	cmp	r2, #15
  409ea0:	f003 0301 	and.w	r3, r3, #1
  409ea4:	d80e      	bhi.n	409ec4 <_realloc_r+0x168>
  409ea6:	4323      	orrs	r3, r4
  409ea8:	4444      	add	r4, r8
  409eaa:	f8c8 3004 	str.w	r3, [r8, #4]
  409eae:	6863      	ldr	r3, [r4, #4]
  409eb0:	f043 0301 	orr.w	r3, r3, #1
  409eb4:	6063      	str	r3, [r4, #4]
  409eb6:	4648      	mov	r0, r9
  409eb8:	f7ff fc5a 	bl	409770 <__malloc_unlock>
  409ebc:	4630      	mov	r0, r6
  409ebe:	b003      	add	sp, #12
  409ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409ec4:	eb08 0105 	add.w	r1, r8, r5
  409ec8:	431d      	orrs	r5, r3
  409eca:	f042 0301 	orr.w	r3, r2, #1
  409ece:	440a      	add	r2, r1
  409ed0:	f8c8 5004 	str.w	r5, [r8, #4]
  409ed4:	604b      	str	r3, [r1, #4]
  409ed6:	6853      	ldr	r3, [r2, #4]
  409ed8:	f043 0301 	orr.w	r3, r3, #1
  409edc:	3108      	adds	r1, #8
  409ede:	6053      	str	r3, [r2, #4]
  409ee0:	4648      	mov	r0, r9
  409ee2:	f7ff f827 	bl	408f34 <_free_r>
  409ee6:	e7e6      	b.n	409eb6 <_realloc_r+0x15a>
  409ee8:	4639      	mov	r1, r7
  409eea:	4648      	mov	r0, r9
  409eec:	f7ff f8fe 	bl	4090ec <_malloc_r>
  409ef0:	4607      	mov	r7, r0
  409ef2:	b1d8      	cbz	r0, 409f2c <_realloc_r+0x1d0>
  409ef4:	f856 3c04 	ldr.w	r3, [r6, #-4]
  409ef8:	f023 0201 	bic.w	r2, r3, #1
  409efc:	4442      	add	r2, r8
  409efe:	f1a0 0108 	sub.w	r1, r0, #8
  409f02:	4291      	cmp	r1, r2
  409f04:	f000 80ac 	beq.w	40a060 <_realloc_r+0x304>
  409f08:	1f22      	subs	r2, r4, #4
  409f0a:	2a24      	cmp	r2, #36	; 0x24
  409f0c:	f200 8099 	bhi.w	40a042 <_realloc_r+0x2e6>
  409f10:	2a13      	cmp	r2, #19
  409f12:	d86a      	bhi.n	409fea <_realloc_r+0x28e>
  409f14:	4603      	mov	r3, r0
  409f16:	4632      	mov	r2, r6
  409f18:	6811      	ldr	r1, [r2, #0]
  409f1a:	6019      	str	r1, [r3, #0]
  409f1c:	6851      	ldr	r1, [r2, #4]
  409f1e:	6059      	str	r1, [r3, #4]
  409f20:	6892      	ldr	r2, [r2, #8]
  409f22:	609a      	str	r2, [r3, #8]
  409f24:	4631      	mov	r1, r6
  409f26:	4648      	mov	r0, r9
  409f28:	f7ff f804 	bl	408f34 <_free_r>
  409f2c:	4648      	mov	r0, r9
  409f2e:	f7ff fc1f 	bl	409770 <__malloc_unlock>
  409f32:	4638      	mov	r0, r7
  409f34:	b003      	add	sp, #12
  409f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f3a:	4611      	mov	r1, r2
  409f3c:	b003      	add	sp, #12
  409f3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409f42:	f7ff b8d3 	b.w	4090ec <_malloc_r>
  409f46:	68ca      	ldr	r2, [r1, #12]
  409f48:	6889      	ldr	r1, [r1, #8]
  409f4a:	4604      	mov	r4, r0
  409f4c:	60ca      	str	r2, [r1, #12]
  409f4e:	6091      	str	r1, [r2, #8]
  409f50:	e7a4      	b.n	409e9c <_realloc_r+0x140>
  409f52:	6841      	ldr	r1, [r0, #4]
  409f54:	f021 0103 	bic.w	r1, r1, #3
  409f58:	4421      	add	r1, r4
  409f5a:	f105 0010 	add.w	r0, r5, #16
  409f5e:	4281      	cmp	r1, r0
  409f60:	da5b      	bge.n	40a01a <_realloc_r+0x2be>
  409f62:	07db      	lsls	r3, r3, #31
  409f64:	d4c0      	bmi.n	409ee8 <_realloc_r+0x18c>
  409f66:	f856 3c08 	ldr.w	r3, [r6, #-8]
  409f6a:	ebc3 0a08 	rsb	sl, r3, r8
  409f6e:	f8da 3004 	ldr.w	r3, [sl, #4]
  409f72:	f023 0303 	bic.w	r3, r3, #3
  409f76:	eb01 0c03 	add.w	ip, r1, r3
  409f7a:	4560      	cmp	r0, ip
  409f7c:	f73f af66 	bgt.w	409e4c <_realloc_r+0xf0>
  409f80:	4657      	mov	r7, sl
  409f82:	f8da 300c 	ldr.w	r3, [sl, #12]
  409f86:	f857 1f08 	ldr.w	r1, [r7, #8]!
  409f8a:	1f22      	subs	r2, r4, #4
  409f8c:	2a24      	cmp	r2, #36	; 0x24
  409f8e:	60cb      	str	r3, [r1, #12]
  409f90:	6099      	str	r1, [r3, #8]
  409f92:	f200 80b8 	bhi.w	40a106 <_realloc_r+0x3aa>
  409f96:	2a13      	cmp	r2, #19
  409f98:	f240 80a9 	bls.w	40a0ee <_realloc_r+0x392>
  409f9c:	6833      	ldr	r3, [r6, #0]
  409f9e:	f8ca 3008 	str.w	r3, [sl, #8]
  409fa2:	6873      	ldr	r3, [r6, #4]
  409fa4:	f8ca 300c 	str.w	r3, [sl, #12]
  409fa8:	2a1b      	cmp	r2, #27
  409faa:	f200 80b5 	bhi.w	40a118 <_realloc_r+0x3bc>
  409fae:	3608      	adds	r6, #8
  409fb0:	f10a 0310 	add.w	r3, sl, #16
  409fb4:	6832      	ldr	r2, [r6, #0]
  409fb6:	601a      	str	r2, [r3, #0]
  409fb8:	6872      	ldr	r2, [r6, #4]
  409fba:	605a      	str	r2, [r3, #4]
  409fbc:	68b2      	ldr	r2, [r6, #8]
  409fbe:	609a      	str	r2, [r3, #8]
  409fc0:	eb0a 0205 	add.w	r2, sl, r5
  409fc4:	ebc5 030c 	rsb	r3, r5, ip
  409fc8:	f043 0301 	orr.w	r3, r3, #1
  409fcc:	f8cb 2008 	str.w	r2, [fp, #8]
  409fd0:	6053      	str	r3, [r2, #4]
  409fd2:	f8da 3004 	ldr.w	r3, [sl, #4]
  409fd6:	f003 0301 	and.w	r3, r3, #1
  409fda:	431d      	orrs	r5, r3
  409fdc:	4648      	mov	r0, r9
  409fde:	f8ca 5004 	str.w	r5, [sl, #4]
  409fe2:	f7ff fbc5 	bl	409770 <__malloc_unlock>
  409fe6:	4638      	mov	r0, r7
  409fe8:	e769      	b.n	409ebe <_realloc_r+0x162>
  409fea:	6833      	ldr	r3, [r6, #0]
  409fec:	6003      	str	r3, [r0, #0]
  409fee:	6873      	ldr	r3, [r6, #4]
  409ff0:	6043      	str	r3, [r0, #4]
  409ff2:	2a1b      	cmp	r2, #27
  409ff4:	d829      	bhi.n	40a04a <_realloc_r+0x2ee>
  409ff6:	f100 0308 	add.w	r3, r0, #8
  409ffa:	f106 0208 	add.w	r2, r6, #8
  409ffe:	e78b      	b.n	409f18 <_realloc_r+0x1bc>
  40a000:	463b      	mov	r3, r7
  40a002:	6832      	ldr	r2, [r6, #0]
  40a004:	601a      	str	r2, [r3, #0]
  40a006:	6872      	ldr	r2, [r6, #4]
  40a008:	605a      	str	r2, [r3, #4]
  40a00a:	68b2      	ldr	r2, [r6, #8]
  40a00c:	609a      	str	r2, [r3, #8]
  40a00e:	463e      	mov	r6, r7
  40a010:	4674      	mov	r4, lr
  40a012:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a016:	46d0      	mov	r8, sl
  40a018:	e740      	b.n	409e9c <_realloc_r+0x140>
  40a01a:	eb08 0205 	add.w	r2, r8, r5
  40a01e:	1b4b      	subs	r3, r1, r5
  40a020:	f043 0301 	orr.w	r3, r3, #1
  40a024:	f8cb 2008 	str.w	r2, [fp, #8]
  40a028:	6053      	str	r3, [r2, #4]
  40a02a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40a02e:	f003 0301 	and.w	r3, r3, #1
  40a032:	431d      	orrs	r5, r3
  40a034:	4648      	mov	r0, r9
  40a036:	f846 5c04 	str.w	r5, [r6, #-4]
  40a03a:	f7ff fb99 	bl	409770 <__malloc_unlock>
  40a03e:	4630      	mov	r0, r6
  40a040:	e73d      	b.n	409ebe <_realloc_r+0x162>
  40a042:	4631      	mov	r1, r6
  40a044:	f7ff fb2e 	bl	4096a4 <memmove>
  40a048:	e76c      	b.n	409f24 <_realloc_r+0x1c8>
  40a04a:	68b3      	ldr	r3, [r6, #8]
  40a04c:	6083      	str	r3, [r0, #8]
  40a04e:	68f3      	ldr	r3, [r6, #12]
  40a050:	60c3      	str	r3, [r0, #12]
  40a052:	2a24      	cmp	r2, #36	; 0x24
  40a054:	d02c      	beq.n	40a0b0 <_realloc_r+0x354>
  40a056:	f100 0310 	add.w	r3, r0, #16
  40a05a:	f106 0210 	add.w	r2, r6, #16
  40a05e:	e75b      	b.n	409f18 <_realloc_r+0x1bc>
  40a060:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40a064:	f022 0203 	bic.w	r2, r2, #3
  40a068:	4414      	add	r4, r2
  40a06a:	e717      	b.n	409e9c <_realloc_r+0x140>
  40a06c:	4631      	mov	r1, r6
  40a06e:	4638      	mov	r0, r7
  40a070:	4674      	mov	r4, lr
  40a072:	463e      	mov	r6, r7
  40a074:	f7ff fb16 	bl	4096a4 <memmove>
  40a078:	46d0      	mov	r8, sl
  40a07a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a07e:	e70d      	b.n	409e9c <_realloc_r+0x140>
  40a080:	463a      	mov	r2, r7
  40a082:	e700      	b.n	409e86 <_realloc_r+0x12a>
  40a084:	4631      	mov	r1, r6
  40a086:	4638      	mov	r0, r7
  40a088:	461c      	mov	r4, r3
  40a08a:	463e      	mov	r6, r7
  40a08c:	f7ff fb0a 	bl	4096a4 <memmove>
  40a090:	46d0      	mov	r8, sl
  40a092:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a096:	e701      	b.n	409e9c <_realloc_r+0x140>
  40a098:	68b3      	ldr	r3, [r6, #8]
  40a09a:	f8ca 3010 	str.w	r3, [sl, #16]
  40a09e:	68f3      	ldr	r3, [r6, #12]
  40a0a0:	f8ca 3014 	str.w	r3, [sl, #20]
  40a0a4:	2a24      	cmp	r2, #36	; 0x24
  40a0a6:	d018      	beq.n	40a0da <_realloc_r+0x37e>
  40a0a8:	3610      	adds	r6, #16
  40a0aa:	f10a 0318 	add.w	r3, sl, #24
  40a0ae:	e7a8      	b.n	40a002 <_realloc_r+0x2a6>
  40a0b0:	6933      	ldr	r3, [r6, #16]
  40a0b2:	6103      	str	r3, [r0, #16]
  40a0b4:	6973      	ldr	r3, [r6, #20]
  40a0b6:	6143      	str	r3, [r0, #20]
  40a0b8:	f106 0218 	add.w	r2, r6, #24
  40a0bc:	f100 0318 	add.w	r3, r0, #24
  40a0c0:	e72a      	b.n	409f18 <_realloc_r+0x1bc>
  40a0c2:	68b1      	ldr	r1, [r6, #8]
  40a0c4:	f8ca 1010 	str.w	r1, [sl, #16]
  40a0c8:	68f1      	ldr	r1, [r6, #12]
  40a0ca:	f8ca 1014 	str.w	r1, [sl, #20]
  40a0ce:	2a24      	cmp	r2, #36	; 0x24
  40a0d0:	d00f      	beq.n	40a0f2 <_realloc_r+0x396>
  40a0d2:	3610      	adds	r6, #16
  40a0d4:	f10a 0218 	add.w	r2, sl, #24
  40a0d8:	e6d5      	b.n	409e86 <_realloc_r+0x12a>
  40a0da:	6933      	ldr	r3, [r6, #16]
  40a0dc:	f8ca 3018 	str.w	r3, [sl, #24]
  40a0e0:	6973      	ldr	r3, [r6, #20]
  40a0e2:	f8ca 301c 	str.w	r3, [sl, #28]
  40a0e6:	3618      	adds	r6, #24
  40a0e8:	f10a 0320 	add.w	r3, sl, #32
  40a0ec:	e789      	b.n	40a002 <_realloc_r+0x2a6>
  40a0ee:	463b      	mov	r3, r7
  40a0f0:	e760      	b.n	409fb4 <_realloc_r+0x258>
  40a0f2:	6932      	ldr	r2, [r6, #16]
  40a0f4:	f8ca 2018 	str.w	r2, [sl, #24]
  40a0f8:	6972      	ldr	r2, [r6, #20]
  40a0fa:	f8ca 201c 	str.w	r2, [sl, #28]
  40a0fe:	3618      	adds	r6, #24
  40a100:	f10a 0220 	add.w	r2, sl, #32
  40a104:	e6bf      	b.n	409e86 <_realloc_r+0x12a>
  40a106:	4631      	mov	r1, r6
  40a108:	4638      	mov	r0, r7
  40a10a:	f8cd c004 	str.w	ip, [sp, #4]
  40a10e:	f7ff fac9 	bl	4096a4 <memmove>
  40a112:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a116:	e753      	b.n	409fc0 <_realloc_r+0x264>
  40a118:	68b3      	ldr	r3, [r6, #8]
  40a11a:	f8ca 3010 	str.w	r3, [sl, #16]
  40a11e:	68f3      	ldr	r3, [r6, #12]
  40a120:	f8ca 3014 	str.w	r3, [sl, #20]
  40a124:	2a24      	cmp	r2, #36	; 0x24
  40a126:	d003      	beq.n	40a130 <_realloc_r+0x3d4>
  40a128:	3610      	adds	r6, #16
  40a12a:	f10a 0318 	add.w	r3, sl, #24
  40a12e:	e741      	b.n	409fb4 <_realloc_r+0x258>
  40a130:	6933      	ldr	r3, [r6, #16]
  40a132:	f8ca 3018 	str.w	r3, [sl, #24]
  40a136:	6973      	ldr	r3, [r6, #20]
  40a138:	f8ca 301c 	str.w	r3, [sl, #28]
  40a13c:	3618      	adds	r6, #24
  40a13e:	f10a 0320 	add.w	r3, sl, #32
  40a142:	e737      	b.n	409fb4 <_realloc_r+0x258>
  40a144:	200004b4 	.word	0x200004b4

0040a148 <_sbrk_r>:
  40a148:	b538      	push	{r3, r4, r5, lr}
  40a14a:	4c07      	ldr	r4, [pc, #28]	; (40a168 <_sbrk_r+0x20>)
  40a14c:	2300      	movs	r3, #0
  40a14e:	4605      	mov	r5, r0
  40a150:	4608      	mov	r0, r1
  40a152:	6023      	str	r3, [r4, #0]
  40a154:	f7fa fa7a 	bl	40464c <_sbrk>
  40a158:	1c43      	adds	r3, r0, #1
  40a15a:	d000      	beq.n	40a15e <_sbrk_r+0x16>
  40a15c:	bd38      	pop	{r3, r4, r5, pc}
  40a15e:	6823      	ldr	r3, [r4, #0]
  40a160:	2b00      	cmp	r3, #0
  40a162:	d0fb      	beq.n	40a15c <_sbrk_r+0x14>
  40a164:	602b      	str	r3, [r5, #0]
  40a166:	bd38      	pop	{r3, r4, r5, pc}
  40a168:	2000ad74 	.word	0x2000ad74

0040a16c <__ssprint_r>:
  40a16c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a170:	6893      	ldr	r3, [r2, #8]
  40a172:	f8d2 8000 	ldr.w	r8, [r2]
  40a176:	b083      	sub	sp, #12
  40a178:	4691      	mov	r9, r2
  40a17a:	2b00      	cmp	r3, #0
  40a17c:	d072      	beq.n	40a264 <__ssprint_r+0xf8>
  40a17e:	4607      	mov	r7, r0
  40a180:	f04f 0b00 	mov.w	fp, #0
  40a184:	6808      	ldr	r0, [r1, #0]
  40a186:	688b      	ldr	r3, [r1, #8]
  40a188:	460d      	mov	r5, r1
  40a18a:	465c      	mov	r4, fp
  40a18c:	2c00      	cmp	r4, #0
  40a18e:	d045      	beq.n	40a21c <__ssprint_r+0xb0>
  40a190:	429c      	cmp	r4, r3
  40a192:	461e      	mov	r6, r3
  40a194:	469a      	mov	sl, r3
  40a196:	d348      	bcc.n	40a22a <__ssprint_r+0xbe>
  40a198:	89ab      	ldrh	r3, [r5, #12]
  40a19a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40a19e:	d02d      	beq.n	40a1fc <__ssprint_r+0x90>
  40a1a0:	696e      	ldr	r6, [r5, #20]
  40a1a2:	6929      	ldr	r1, [r5, #16]
  40a1a4:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  40a1a8:	ebc1 0a00 	rsb	sl, r1, r0
  40a1ac:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  40a1b0:	1c60      	adds	r0, r4, #1
  40a1b2:	1076      	asrs	r6, r6, #1
  40a1b4:	4450      	add	r0, sl
  40a1b6:	4286      	cmp	r6, r0
  40a1b8:	4632      	mov	r2, r6
  40a1ba:	bf3c      	itt	cc
  40a1bc:	4606      	movcc	r6, r0
  40a1be:	4632      	movcc	r2, r6
  40a1c0:	055b      	lsls	r3, r3, #21
  40a1c2:	d535      	bpl.n	40a230 <__ssprint_r+0xc4>
  40a1c4:	4611      	mov	r1, r2
  40a1c6:	4638      	mov	r0, r7
  40a1c8:	f7fe ff90 	bl	4090ec <_malloc_r>
  40a1cc:	2800      	cmp	r0, #0
  40a1ce:	d039      	beq.n	40a244 <__ssprint_r+0xd8>
  40a1d0:	4652      	mov	r2, sl
  40a1d2:	6929      	ldr	r1, [r5, #16]
  40a1d4:	9001      	str	r0, [sp, #4]
  40a1d6:	f7fc fa9f 	bl	406718 <memcpy>
  40a1da:	89aa      	ldrh	r2, [r5, #12]
  40a1dc:	9b01      	ldr	r3, [sp, #4]
  40a1de:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40a1e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40a1e6:	81aa      	strh	r2, [r5, #12]
  40a1e8:	ebca 0206 	rsb	r2, sl, r6
  40a1ec:	eb03 000a 	add.w	r0, r3, sl
  40a1f0:	616e      	str	r6, [r5, #20]
  40a1f2:	612b      	str	r3, [r5, #16]
  40a1f4:	6028      	str	r0, [r5, #0]
  40a1f6:	60aa      	str	r2, [r5, #8]
  40a1f8:	4626      	mov	r6, r4
  40a1fa:	46a2      	mov	sl, r4
  40a1fc:	4652      	mov	r2, sl
  40a1fe:	4659      	mov	r1, fp
  40a200:	f7ff fa50 	bl	4096a4 <memmove>
  40a204:	f8d9 2008 	ldr.w	r2, [r9, #8]
  40a208:	68ab      	ldr	r3, [r5, #8]
  40a20a:	6828      	ldr	r0, [r5, #0]
  40a20c:	1b9b      	subs	r3, r3, r6
  40a20e:	4450      	add	r0, sl
  40a210:	1b14      	subs	r4, r2, r4
  40a212:	60ab      	str	r3, [r5, #8]
  40a214:	6028      	str	r0, [r5, #0]
  40a216:	f8c9 4008 	str.w	r4, [r9, #8]
  40a21a:	b31c      	cbz	r4, 40a264 <__ssprint_r+0xf8>
  40a21c:	f8d8 b000 	ldr.w	fp, [r8]
  40a220:	f8d8 4004 	ldr.w	r4, [r8, #4]
  40a224:	f108 0808 	add.w	r8, r8, #8
  40a228:	e7b0      	b.n	40a18c <__ssprint_r+0x20>
  40a22a:	4626      	mov	r6, r4
  40a22c:	46a2      	mov	sl, r4
  40a22e:	e7e5      	b.n	40a1fc <__ssprint_r+0x90>
  40a230:	4638      	mov	r0, r7
  40a232:	f7ff fd93 	bl	409d5c <_realloc_r>
  40a236:	4603      	mov	r3, r0
  40a238:	2800      	cmp	r0, #0
  40a23a:	d1d5      	bne.n	40a1e8 <__ssprint_r+0x7c>
  40a23c:	4638      	mov	r0, r7
  40a23e:	6929      	ldr	r1, [r5, #16]
  40a240:	f7fe fe78 	bl	408f34 <_free_r>
  40a244:	230c      	movs	r3, #12
  40a246:	603b      	str	r3, [r7, #0]
  40a248:	89ab      	ldrh	r3, [r5, #12]
  40a24a:	2200      	movs	r2, #0
  40a24c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a250:	f04f 30ff 	mov.w	r0, #4294967295
  40a254:	81ab      	strh	r3, [r5, #12]
  40a256:	f8c9 2008 	str.w	r2, [r9, #8]
  40a25a:	f8c9 2004 	str.w	r2, [r9, #4]
  40a25e:	b003      	add	sp, #12
  40a260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a264:	2000      	movs	r0, #0
  40a266:	f8c9 0004 	str.w	r0, [r9, #4]
  40a26a:	b003      	add	sp, #12
  40a26c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040a270 <__register_exitproc>:
  40a270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a274:	4c25      	ldr	r4, [pc, #148]	; (40a30c <__register_exitproc+0x9c>)
  40a276:	6825      	ldr	r5, [r4, #0]
  40a278:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40a27c:	4606      	mov	r6, r0
  40a27e:	4688      	mov	r8, r1
  40a280:	4692      	mov	sl, r2
  40a282:	4699      	mov	r9, r3
  40a284:	b3cc      	cbz	r4, 40a2fa <__register_exitproc+0x8a>
  40a286:	6860      	ldr	r0, [r4, #4]
  40a288:	281f      	cmp	r0, #31
  40a28a:	dc18      	bgt.n	40a2be <__register_exitproc+0x4e>
  40a28c:	1c43      	adds	r3, r0, #1
  40a28e:	b17e      	cbz	r6, 40a2b0 <__register_exitproc+0x40>
  40a290:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40a294:	2101      	movs	r1, #1
  40a296:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40a29a:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  40a29e:	fa01 f200 	lsl.w	r2, r1, r0
  40a2a2:	4317      	orrs	r7, r2
  40a2a4:	2e02      	cmp	r6, #2
  40a2a6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40a2aa:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40a2ae:	d01e      	beq.n	40a2ee <__register_exitproc+0x7e>
  40a2b0:	3002      	adds	r0, #2
  40a2b2:	6063      	str	r3, [r4, #4]
  40a2b4:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40a2b8:	2000      	movs	r0, #0
  40a2ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a2be:	4b14      	ldr	r3, [pc, #80]	; (40a310 <__register_exitproc+0xa0>)
  40a2c0:	b303      	cbz	r3, 40a304 <__register_exitproc+0x94>
  40a2c2:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40a2c6:	f3af 8000 	nop.w
  40a2ca:	4604      	mov	r4, r0
  40a2cc:	b1d0      	cbz	r0, 40a304 <__register_exitproc+0x94>
  40a2ce:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40a2d2:	2700      	movs	r7, #0
  40a2d4:	e880 0088 	stmia.w	r0, {r3, r7}
  40a2d8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40a2dc:	4638      	mov	r0, r7
  40a2de:	2301      	movs	r3, #1
  40a2e0:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40a2e4:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40a2e8:	2e00      	cmp	r6, #0
  40a2ea:	d0e1      	beq.n	40a2b0 <__register_exitproc+0x40>
  40a2ec:	e7d0      	b.n	40a290 <__register_exitproc+0x20>
  40a2ee:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40a2f2:	430a      	orrs	r2, r1
  40a2f4:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40a2f8:	e7da      	b.n	40a2b0 <__register_exitproc+0x40>
  40a2fa:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40a2fe:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40a302:	e7c0      	b.n	40a286 <__register_exitproc+0x16>
  40a304:	f04f 30ff 	mov.w	r0, #4294967295
  40a308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a30c:	0040a4ac 	.word	0x0040a4ac
  40a310:	00000000 	.word	0x00000000

0040a314 <_calloc_r>:
  40a314:	b510      	push	{r4, lr}
  40a316:	fb02 f101 	mul.w	r1, r2, r1
  40a31a:	f7fe fee7 	bl	4090ec <_malloc_r>
  40a31e:	4604      	mov	r4, r0
  40a320:	b168      	cbz	r0, 40a33e <_calloc_r+0x2a>
  40a322:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40a326:	f022 0203 	bic.w	r2, r2, #3
  40a32a:	3a04      	subs	r2, #4
  40a32c:	2a24      	cmp	r2, #36	; 0x24
  40a32e:	d818      	bhi.n	40a362 <_calloc_r+0x4e>
  40a330:	2a13      	cmp	r2, #19
  40a332:	d806      	bhi.n	40a342 <_calloc_r+0x2e>
  40a334:	4603      	mov	r3, r0
  40a336:	2200      	movs	r2, #0
  40a338:	601a      	str	r2, [r3, #0]
  40a33a:	605a      	str	r2, [r3, #4]
  40a33c:	609a      	str	r2, [r3, #8]
  40a33e:	4620      	mov	r0, r4
  40a340:	bd10      	pop	{r4, pc}
  40a342:	2300      	movs	r3, #0
  40a344:	2a1b      	cmp	r2, #27
  40a346:	6003      	str	r3, [r0, #0]
  40a348:	6043      	str	r3, [r0, #4]
  40a34a:	d90f      	bls.n	40a36c <_calloc_r+0x58>
  40a34c:	2a24      	cmp	r2, #36	; 0x24
  40a34e:	6083      	str	r3, [r0, #8]
  40a350:	60c3      	str	r3, [r0, #12]
  40a352:	bf05      	ittet	eq
  40a354:	6103      	streq	r3, [r0, #16]
  40a356:	6143      	streq	r3, [r0, #20]
  40a358:	f100 0310 	addne.w	r3, r0, #16
  40a35c:	f100 0318 	addeq.w	r3, r0, #24
  40a360:	e7e9      	b.n	40a336 <_calloc_r+0x22>
  40a362:	2100      	movs	r1, #0
  40a364:	f7fc fa72 	bl	40684c <memset>
  40a368:	4620      	mov	r0, r4
  40a36a:	bd10      	pop	{r4, pc}
  40a36c:	f100 0308 	add.w	r3, r0, #8
  40a370:	e7e1      	b.n	40a336 <_calloc_r+0x22>
  40a372:	bf00      	nop

0040a374 <__aeabi_uldivmod>:
  40a374:	b953      	cbnz	r3, 40a38c <__aeabi_uldivmod+0x18>
  40a376:	b94a      	cbnz	r2, 40a38c <__aeabi_uldivmod+0x18>
  40a378:	2900      	cmp	r1, #0
  40a37a:	bf08      	it	eq
  40a37c:	2800      	cmpeq	r0, #0
  40a37e:	bf1c      	itt	ne
  40a380:	f04f 31ff 	movne.w	r1, #4294967295
  40a384:	f04f 30ff 	movne.w	r0, #4294967295
  40a388:	f7fb bf12 	b.w	4061b0 <__aeabi_idiv0>
  40a38c:	b082      	sub	sp, #8
  40a38e:	46ec      	mov	ip, sp
  40a390:	e92d 5000 	stmdb	sp!, {ip, lr}
  40a394:	f7fb fef4 	bl	406180 <__gnu_uldivmod_helper>
  40a398:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a39c:	b002      	add	sp, #8
  40a39e:	bc0c      	pop	{r2, r3}
  40a3a0:	4770      	bx	lr
  40a3a2:	bf00      	nop

0040a3a4 <all_twi_definitions>:
  40a3a4:	8000 4001 8100 4001 0013 0000 0013 0000     ...@...@........
  40a3b4:	c000 4001 c100 4001 0014 0000 0014 0000     ...@...@........
  40a3c4:	0000 0000                                   ....

0040a3c8 <RssiOffset>:
  40a3c8:	0000 0000 c000 c062 0000 0000 c000 c062     ......b.......b.
  40a3d8:	0000 0000 c000 c062 0000 0000 c000 c062     ......b.......b.
  40a3e8:	0000 0000 c000 c062 0000 0000 c000 c062     ......b.......b.
  40a3f8:	0000 0000 c000 c062 0000 0000 c000 c062     ......b.......b.
  40a408:	0000 0000 c000 c062 0000 0000 c000 c062     ......b.......b.
  40a418:	7325 0909 6325 2509 0975 7525 2509 0d75     %s..%c.%u.%u.%u.
  40a428:	000a 0000 4449 454c 0000 0000 0a0d 0000     ....IDLE........
  40a438:	6d54 2072 7653 0063 6553 7a6e 726f 0000     Tmr Svc.Senzor..
  40a448:	7873 3231 3637 0000 4353 2d42 483e 5346     sx1276..SCB->HFS
  40a458:	2052 203d 7830 3025 7838 000a 4353 2d42     R = 0x%08x..SCB-
  40a468:	433e 5346 2052 203d 7830 3025 7838 000a     >CFSR = 0x%08x..
  40a478:	7173 7472 0000 0000 7361 6e69 0066 0000     sqrt....asinf...

0040a488 <atanlo>:
  40a488:	3769 31ac 2168 3322 0fb4 3314 2168 33a2     i7.1h!"3...3h!.3

0040a498 <atanhi>:
  40a498:	6338 3eed 0fda 3f49 985e 3f7b 0fda 3fc9     8c.>..I?^.{?...?
  40a4a8:	0043 0000                                   C...

0040a4ac <_global_impure_ptr>:
  40a4ac:	0050 2000                                   P.. 

0040a4b0 <zeroes.6911>:
  40a4b0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0040a4c0 <blanks.6910>:
  40a4c0:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40a4d0:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  40a4e0:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  40a4f0:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  40a500:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  40a510:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  40a520:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......

0040a530 <__mprec_tens>:
  40a530:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  40a540:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  40a550:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  40a560:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  40a570:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  40a580:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  40a590:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  40a5a0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  40a5b0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  40a5c0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  40a5d0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  40a5e0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  40a5f0:	9db4 79d9 7843 44ea                         ...yCx.D

0040a5f8 <p05.5302>:
  40a5f8:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

0040a608 <__mprec_bigtens>:
  40a608:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  40a618:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  40a628:	bf3c 7f73 4fdd 7515                         <.s..O.u

0040a630 <_init>:
  40a630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a632:	bf00      	nop
  40a634:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40a636:	bc08      	pop	{r3}
  40a638:	469e      	mov	lr, r3
  40a63a:	4770      	bx	lr

0040a63c <__init_array_start>:
  40a63c:	00407e8d 	.word	0x00407e8d

0040a640 <__frame_dummy_init_array_entry>:
  40a640:	004000f1                                ..@.

0040a644 <_fini>:
  40a644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a646:	bf00      	nop
  40a648:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40a64a:	bc08      	pop	{r3}
  40a64c:	469e      	mov	lr, r3
  40a64e:	4770      	bx	lr

0040a650 <__fini_array_start>:
  40a650:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <q0>:
2000000c:	0000 3f80                                   ...?

20000010 <beta>:
20000010:	c70d 3e1a                                   ...>

20000014 <opModePrev.9467>:
20000014:	0001 0000                                   ....

20000018 <LoRaSettings>:
20000018:	e608 33d3 0900 0108 0101 0001 0004 0000     ...3............
20000028:	00c8 0000 05dc 0000 0006 0000               ............

20000034 <uxCriticalNesting>:
20000034:	aaaa aaaa                                   ....

20000038 <xFreeBytesRemaining>:
20000038:	a000 0000                                   ....

2000003c <xNextTaskUnblockTime>:
2000003c:	ffff ffff                                   ....

20000040 <g_interrupt_enabled>:
20000040:	0001 0000                                   ....

20000044 <SystemCoreClock>:
20000044:	0900 003d                                   ..=.

20000048 <__fdlib_version>:
20000048:	0001 0000 0000 0000                         ........

20000050 <impure_data>:
20000050:	0000 0000 033c 2000 03a4 2000 040c 2000     ....<.. ... ... 
	...
20000084:	a4a8 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
200000f8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20000108:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000478 <_impure_ptr>:
20000478:	0050 2000                                   P.. 

2000047c <lconv>:
2000047c:	a52c 0040 a430 0040 a430 0040 a430 0040     ,.@.0.@.0.@.0.@.
2000048c:	a430 0040 a430 0040 a430 0040 a430 0040     0.@.0.@.0.@.0.@.
2000049c:	a430 0040 a430 0040 ffff ffff ffff ffff     0.@.0.@.........
200004ac:	ffff ffff ffff 0000                         ........

200004b4 <__malloc_av_>:
	...
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 
2000084c:	0844 2000 0844 2000 084c 2000 084c 2000     D.. D.. L.. L.. 
2000085c:	0854 2000 0854 2000 085c 2000 085c 2000     T.. T.. \.. \.. 
2000086c:	0864 2000 0864 2000 086c 2000 086c 2000     d.. d.. l.. l.. 
2000087c:	0874 2000 0874 2000 087c 2000 087c 2000     t.. t.. |.. |.. 
2000088c:	0884 2000 0884 2000 088c 2000 088c 2000     ... ... ... ... 
2000089c:	0894 2000 0894 2000 089c 2000 089c 2000     ... ... ... ... 
200008ac:	08a4 2000 08a4 2000 08ac 2000 08ac 2000     ... ... ... ... 

200008bc <__malloc_trim_threshold>:
200008bc:	0000 0002                                   ....

200008c0 <__malloc_sbrk_base>:
200008c0:	ffff ffff                                   ....
