
*** Running vivado
    with args -log mopshub_board_v2_mopshub_top_board_16_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mopshub_board_v2_mopshub_top_board_16_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mopshub_board_v2_mopshub_top_board_16_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-311}  -string {{WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_rec_spi.v:27]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-2507}  -string {{WARNING: [Synth 8-2507] parameter declaration becomes local in elink_data_gen_SM with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v:95]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: synth_design -top mopshub_board_v2_mopshub_top_board_16_0_0 -part xc7a200tfbg484-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'mopshub_board_v2_mopshub_top_board_16_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2457.309 ; gain = 0.000 ; free physical = 744 ; free virtual = 6052
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mopshub_board_v2_mopshub_top_board_16_0_0' [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/synth/mopshub_board_v2_mopshub_top_board_16_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mopshub_top_board_16bus' [/home/dcs/git/mopshub/mopshub_lib/hdl/mopshub_top_board_16bus_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'demux1_16_1bit' [/home/dcs/git/mopshub/mopshub_lib/hdl/demux1_16_1bit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'demux1_16_1bit' (1#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/demux1_16_1bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'elink_data_gen_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v:12]
	Parameter Kchar_eop bound to: 8'b11011100 
	Parameter Kchar_sop bound to: 8'b00111100 
	Parameter Kchar_comma bound to: 8'b10111100 
	Parameter ST_Reset bound to: 6'b000000 
	Parameter ST_WAIT bound to: 6'b000001 
	Parameter ST_Done_Wait bound to: 6'b000010 
	Parameter ST_Loop_cnt bound to: 6'b000011 
	Parameter ST_Rst_Cnt2 bound to: 6'b000100 
	Parameter ST_counter_Wait1 bound to: 6'b000101 
	Parameter ST_En_Buffer1 bound to: 6'b000110 
	Parameter ST_End_Read1 bound to: 6'b000111 
	Parameter ST_Bus_cnt2 bound to: 6'b001000 
	Parameter ST_start_test bound to: 6'b001001 
	Parameter ST_End_Read2 bound to: 6'b001010 
	Parameter choose_test bound to: 6'b001011 
	Parameter ST_Done_Wait1 bound to: 6'b001100 
	Parameter s1 bound to: 6'b001101 
	Parameter ST_SOP bound to: 6'b001110 
	Parameter ST_EOP1 bound to: 6'b001111 
	Parameter ST_Set_DATA1 bound to: 6'b010000 
	Parameter ST_DATA1 bound to: 6'b010001 
	Parameter ST_DATA3 bound to: 6'b010010 
	Parameter ST_Set_DATA3 bound to: 6'b010011 
	Parameter ST_Set_DATA2 bound to: 6'b010100 
	Parameter ST_DATA2 bound to: 6'b010101 
	Parameter ST_Set_DATA4 bound to: 6'b010110 
	Parameter ST_Set_DATA5 bound to: 6'b010111 
	Parameter ST_irq_sig bound to: 6'b011000 
	Parameter ST_DATA4 bound to: 6'b011001 
	Parameter ST_DATA5 bound to: 6'b011010 
	Parameter ST_EOP bound to: 6'b011011 
	Parameter ST_Set_DATA6 bound to: 6'b011100 
	Parameter ST_SET_EOP bound to: 6'b011101 
	Parameter ST_DATA8 bound to: 6'b011110 
	Parameter ST_DATA6 bound to: 6'b011111 
	Parameter ST_Set_DATA7 bound to: 6'b100000 
	Parameter ST_DATA7 bound to: 6'b100001 
	Parameter ST_Set_DATA8 bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v:337]
INFO: [Synth 8-6155] done synthesizing module 'elink_data_gen_sm' (2#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v:12]
INFO: [Synth 8-6157] synthesizing module 'ip_output_diff_clk_mopshub' [/home/dcs/git/mopshub/mopshub_lib/hdl/ip_output_diff_clk_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (4#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'ip_output_diff_clk_mopshub' (5#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/ip_output_diff_clk_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'ip_xadc_wrapper' [/home/dcs/git/mopshub/mopshub_lib/hdl/ip_xadc_wrapper.v:15]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [/home/dcs/git/mopshub/Vivado/mopshub_v2/ip_repo/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:82182]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0111111100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (6#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:82182]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (7#1) [/home/dcs/git/mopshub/Vivado/mopshub_v2/ip_repo/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ip_xadc_wrapper' (8#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/ip_xadc_wrapper.v:15]
INFO: [Synth 8-6157] synthesizing module 'mopshub_top_16bus' [/home/dcs/git/mopshub/mopshub_lib/hdl/mopshub_top_16bus_struct.v:13]
	Parameter CLKS_PER_HALF_BITS bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bridge_controller' [/home/dcs/git/mopshub/mopshub_lib/hdl/bridge_controller_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'buffer_rec_data' [/home/dcs/git/mopshub/mopshub_lib/hdl/rec_mes_buf.v:3]
INFO: [Synth 8-6155] done synthesizing module 'buffer_rec_data' (9#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/rec_mes_buf.v:3]
INFO: [Synth 8-6157] synthesizing module 'buffer_tra_data' [/home/dcs/git/mopshub/mopshub_lib/hdl/tra_mes_buf.v:3]
INFO: [Synth 8-6155] done synthesizing module 'buffer_tra_data' (10#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/tra_mes_buf.v:3]
INFO: [Synth 8-6157] synthesizing module 'can_elink_bridge_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/can_elink_bridge_sm_fsm.v:12]
	Parameter ST_reset bound to: 5'b00000 
	Parameter ST_Init_CAN bound to: 5'b00001 
	Parameter ST_IDLE bound to: 5'b00010 
	Parameter ST_Endwait bound to: 5'b00011 
	Parameter ST_SignIn bound to: 5'b00100 
	Parameter ST_Rst_all_CAN bound to: 5'b00101 
	Parameter ST_Init_Trim bound to: 5'b00110 
	Parameter ST_start_read_elink bound to: 5'b00111 
	Parameter ST_write_can bound to: 5'b01000 
	Parameter ST_send_can bound to: 5'b01001 
	Parameter ST_rst_can_tra bound to: 5'b01010 
	Parameter ST_end_read_can bound to: 5'b01011 
	Parameter ST_rst_can_rec bound to: 5'b01100 
	Parameter ST_write_elink bound to: 5'b01101 
	Parameter ST_start_read_can bound to: 5'b01110 
	Parameter ST_read_can bound to: 5'b01111 
	Parameter ST_Init_Mon bound to: 5'b10000 
	Parameter ST_Wait_can_sm bound to: 5'b10001 
	Parameter ST_end_read_elink bound to: 5'b10010 
	Parameter ST_end_write_elink bound to: 5'b10011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/can_elink_bridge_sm_fsm.v:391]
INFO: [Synth 8-6155] done synthesizing module 'can_elink_bridge_sm' (11#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/can_elink_bridge_sm_fsm.v:12]
INFO: [Synth 8-6157] synthesizing module 'canakari_interface_mopshub' [/home/dcs/git/mopshub/mopshub_lib/hdl/canakari_interface_mopshub_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'buffer_tristate_busid' [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_tristate_busid.v:13]
INFO: [Synth 8-6155] done synthesizing module 'buffer_tristate_busid' (12#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_tristate_busid.v:13]
INFO: [Synth 8-6157] synthesizing module 'can_interface' [/home/dcs/git/mopshub/mopshub_lib/hdl/caninterface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'can_interface' (13#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/caninterface.v:3]
INFO: [Synth 8-6157] synthesizing module 'can_interface_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/can_interface_sm_fsm.v:12]
	Parameter ST_IDLE bound to: 7'b0000000 
	Parameter ST_reset bound to: 7'b0000001 
	Parameter ST_prescalar bound to: 7'b0000010 
	Parameter ST_general bound to: 7'b0000011 
	Parameter ST_encom bound to: 7'b0000100 
	Parameter ST_accmask_cs bound to: 7'b0000101 
	Parameter accmask1 bound to: 7'b0000110 
	Parameter ST_idr3_cs bound to: 7'b0000111 
	Parameter ST_idr41_cs bound to: 7'b0001000 
	Parameter ST_endinit bound to: 7'b0001001 
	Parameter ST_start_init bound to: 7'b0001010 
	Parameter ST_wait_can bound to: 7'b0001011 
	Parameter RB1 bound to: 7'b0001100 
	Parameter store_RB1 bound to: 7'b0001101 
	Parameter store_idr1 bound to: 7'b0001110 
	Parameter idr1 bound to: 7'b0001111 
	Parameter RB2 bound to: 7'b0010000 
	Parameter store_RB2 bound to: 7'b0010001 
	Parameter RB3 bound to: 7'b0010010 
	Parameter RB4 bound to: 7'b0010011 
	Parameter store_RB3 bound to: 7'b0010100 
	Parameter end_readst bound to: 7'b0010101 
	Parameter store_RB4 bound to: 7'b0010110 
	Parameter set_d3 bound to: 7'b0010111 
	Parameter set_d1 bound to: 7'b0011000 
	Parameter set_gen bound to: 7'b0011001 
	Parameter ST_rstirq bound to: 7'b0011010 
	Parameter ST_general1 bound to: 7'b0011011 
	Parameter ST_rstirq_n bound to: 7'b0011100 
	Parameter ST_general_cs_n bound to: 7'b0011101 
	Parameter ST_start bound to: 7'b0011110 
	Parameter ST_countrst_n bound to: 7'b0011111 
	Parameter ST_loop_rst bound to: 7'b0100000 
	Parameter ST_start_cnt bound to: 7'b0100001 
	Parameter ST_finish_trim bound to: 7'b0100010 
	Parameter ST_start_trim bound to: 7'b0100011 
	Parameter ST_general_t bound to: 7'b0100100 
	Parameter ST_id_t bound to: 7'b0100101 
	Parameter ST_data1_t bound to: 7'b0100110 
	Parameter ST_data2_t bound to: 7'b0100111 
	Parameter d7 bound to: 7'b0101000 
	Parameter d8 bound to: 7'b0101001 
	Parameter tc1 bound to: 7'b0101010 
	Parameter set_id1 bound to: 7'b0101011 
	Parameter set_tc bound to: 7'b0101100 
	Parameter set_d4 bound to: 7'b0101101 
	Parameter set_d2 bound to: 7'b0101110 
	Parameter Set_bus_Id2 bound to: 7'b0101111 
	Parameter Wait_bits bound to: 7'b0110000 
	Parameter ST_prescal_CS bound to: 7'b0110001 
	Parameter ST_general_cs bound to: 7'b0110010 
	Parameter ST_encom_cs bound to: 7'b0110011 
	Parameter ST_idr3 bound to: 7'b0110100 
	Parameter ST_idr4 bound to: 7'b0110101 
	Parameter ST_accmask bound to: 7'b0110110 
	Parameter ST_accmaskcs bound to: 7'b0110111 
	Parameter ST_general1_cs bound to: 7'b0111000 
	Parameter ST_rstirq_cs bound to: 7'b0111001 
	Parameter set_gen1 bound to: 7'b0111010 
	Parameter set_id2 bound to: 7'b0111011 
	Parameter set_tc1 bound to: 7'b0111100 
	Parameter set_d5 bound to: 7'b0111101 
	Parameter set_d6 bound to: 7'b0111110 
	Parameter set_d7 bound to: 7'b0111111 
	Parameter set_d8 bound to: 7'b1000000 
	Parameter ST_general_n bound to: 7'b1000001 
	Parameter ST_rstirq_cs_n bound to: 7'b1000010 
	Parameter ST_general_cs_t bound to: 7'b1000011 
	Parameter ST_id_cs_t bound to: 7'b1000100 
	Parameter ST_data1_cs_t bound to: 7'b1000101 
	Parameter d10 bound to: 7'b1000110 
	Parameter d11 bound to: 7'b1000111 
	Parameter d12 bound to: 7'b1001000 
	Parameter tc2 bound to: 7'b1001001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/can_interface_sm_fsm.v:469]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/can_interface_sm_fsm.v:856]
INFO: [Synth 8-6155] done synthesizing module 'can_interface_sm' (14#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/can_interface_sm_fsm.v:12]
INFO: [Synth 8-6155] done synthesizing module 'canakari_interface_mopshub' (15#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/canakari_interface_mopshub_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'osc_trim_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/osc_trim_sm_fsm.v:12]
	Parameter ST_waittoact bound to: 6'b000000 
	Parameter ST_reset bound to: 6'b000001 
	Parameter ST_Start_Cnt bound to: 6'b000010 
	Parameter ST_Break_Loop bound to: 6'b000011 
	Parameter ST_End_Trim_bus bound to: 6'b000100 
	Parameter ST_Check_Trim_Option bound to: 6'b000101 
	Parameter ST_Done_Trim_bus bound to: 6'b000110 
	Parameter ST_En_power1 bound to: 6'b000111 
	Parameter ST_Decide_Trim bound to: 6'b001000 
	Parameter ST_MOPS_dbg bound to: 6'b001001 
	Parameter ST_Bus_enable bound to: 6'b001010 
	Parameter ST_Bus_enable0 bound to: 6'b001011 
	Parameter Read_Resp bound to: 6'b001100 
	Parameter pass_to_elink bound to: 6'b001101 
	Parameter Wait_Resp bound to: 6'b001110 
	Parameter rst_rec_irq_can bound to: 6'b001111 
	Parameter finish_proc1 bound to: 6'b010000 
	Parameter rst_tra_irq_can bound to: 6'b010001 
	Parameter Trim_ack bound to: 6'b010010 
	Parameter Start_write_trim bound to: 6'b010011 
	Parameter pass_mes_to_can bound to: 6'b010100 
	Parameter send_ack1 bound to: 6'b010101 
	Parameter Wait_foR_sm bound to: 6'b010110 
	Parameter ST_Check_Trim_Single_Option bound to: 6'b010111 
	Parameter ST_End_Trim_Single_Bus bound to: 6'b011000 
	Parameter ST_Done_Trim_Single_Bus bound to: 6'b011001 
	Parameter ST_En_power_single bound to: 6'b011010 
	Parameter Read_Resp1 bound to: 6'b011011 
	Parameter pass_to_elink1 bound to: 6'b011100 
	Parameter Wait_Resp1 bound to: 6'b011101 
	Parameter rst_rec_irq_can1 bound to: 6'b011110 
	Parameter finish_proc2 bound to: 6'b011111 
	Parameter rst_tra_irq_can1 bound to: 6'b100000 
	Parameter Trim_ack1 bound to: 6'b100001 
	Parameter Start_write_trim1 bound to: 6'b100010 
	Parameter pass_mes_to_can1 bound to: 6'b100011 
	Parameter send_ack2 bound to: 6'b100100 
	Parameter ST_Skip_bus bound to: 6'b100101 
	Parameter ST_rst_irq_can bound to: 6'b100110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/osc_trim_sm_fsm.v:378]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/osc_trim_sm_fsm.v:510]
INFO: [Synth 8-6155] done synthesizing module 'osc_trim_sm' (16#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/osc_trim_sm_fsm.v:12]
INFO: [Synth 8-6157] synthesizing module 'timeout_rst_module' [/home/dcs/git/mopshub/mopshub_lib/hdl/timeoutrst_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'timeout_rst_module' (17#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/timeoutrst_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bridge_controller' (18#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/bridge_controller_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'canakari_top_16bus' [/home/dcs/git/mopshub/mopshub_lib/hdl/canakari_top_16bus_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'canakari_0_7' [/home/dcs/git/mopshub/mopshub_lib/hdl/canakari_0_7_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'can' [/home/dcs/git/mopshub/mopshub_lib/hdl/can_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'can2' [/home/dcs/git/mopshub/mopshub-canakari/can2_VTR.v:36]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6157] synthesizing module 'resetgen2' [/home/dcs/git/mopshub/mopshub-canakari/resetgen2_VTR.v:26]
INFO: [Synth 8-6155] done synthesizing module 'resetgen2' (19#1) [/home/dcs/git/mopshub/mopshub-canakari/resetgen2_VTR.v:26]
INFO: [Synth 8-6157] synthesizing module 'mac2' [/home/dcs/git/mopshub/mopshub-canakari/mac2_VTR.v:45]
INFO: [Synth 8-6157] synthesizing module 'reset_mac2' [/home/dcs/git/mopshub/mopshub-canakari/reset_mac2_VTR.v:29]
INFO: [Synth 8-6155] done synthesizing module 'reset_mac2' (20#1) [/home/dcs/git/mopshub/mopshub-canakari/reset_mac2_VTR.v:29]
INFO: [Synth 8-6157] synthesizing module 'macfsm2' [/home/dcs/git/mopshub/mopshub-canakari/macfsm2_VTR.v:38]
	Parameter sync_start bound to: 8'b00000000 
	Parameter sync_sample bound to: 8'b00000001 
	Parameter sync_sum bound to: 8'b00000010 
	Parameter sync_end bound to: 8'b00000011 
	Parameter inter_sample bound to: 8'b00000100 
	Parameter inter_check bound to: 8'b00000101 
	Parameter inter_goregtran bound to: 8'b00000110 
	Parameter inter_react bound to: 8'b00000111 
	Parameter bus_idle_chk bound to: 8'b00001000 
	Parameter bus_idle_sample bound to: 8'b00001001 
	Parameter inter_transhift bound to: 8'b00001010 
	Parameter inter_regtrancnt bound to: 8'b00001011 
	Parameter inter_preprec bound to: 8'b00001100 
	Parameter inter_incsigres bound to: 8'b00001101 
	Parameter tra_arbit_tactrsftn bound to: 8'b00001110 
	Parameter tra_arbit_tactrsftsr bound to: 8'b00001111 
	Parameter tra_arbit_tactrsfte bound to: 8'b00010000 
	Parameter tra_arbit_tactrsfter bound to: 8'b00010001 
	Parameter tra_arbit_tnactrnsft bound to: 8'b00010010 
	Parameter tra_arbit_tsftrsmpl bound to: 8'b00010011 
	Parameter tra_arbit_tnsftrsmpl bound to: 8'b00010100 
	Parameter tra_arbit_goreceive bound to: 8'b00010101 
	Parameter tra_data_activatecrc bound to: 8'b00010110 
	Parameter tra_data_activatncrc bound to: 8'b00010111 
	Parameter tra_data_shifting bound to: 8'b00011000 
	Parameter tra_data_noshift bound to: 8'b00011001 
	Parameter tra_data_lastshift bound to: 8'b00011010 
	Parameter tra_data_loadcrc bound to: 8'b00011011 
	Parameter tra_crc_activatedec bound to: 8'b00011100 
	Parameter tra_crc_activatndec bound to: 8'b00011101 
	Parameter tra_crc_shifting bound to: 8'b00011110 
	Parameter tra_crc_noshift bound to: 8'b00011111 
	Parameter tra_crc_delshft bound to: 8'b00100000 
	Parameter tra_ack_sendack bound to: 8'b00100001 
	Parameter tra_ack_shifting bound to: 8'b00100010 
	Parameter tra_ack_stopack bound to: 8'b00100011 
	Parameter tra_edof_sendrecb bound to: 8'b00100100 
	Parameter tra_edof_shifting bound to: 8'b00100101 
	Parameter rec_flglen_sample bound to: 8'b00100110 
	Parameter rec_flglen_shiftstdrtr bound to: 8'b00100111 
	Parameter rec_flglen_shiftextnor bound to: 8'b00101000 
	Parameter rec_flglen_shiftdlc64 bound to: 8'b00101001 
	Parameter rec_flglen_shiftdlc32 bound to: 8'b00101010 
	Parameter rec_flglen_shiftdlc16 bound to: 8'b00101011 
	Parameter rec_flglen_shiftdlc8 bound to: 8'b00101100 
	Parameter rec_flglen_shiftextrtr bound to: 8'b00101101 
	Parameter rec_flglen_shifting bound to: 8'b00101110 
	Parameter rec_flglen_noshift bound to: 8'b00101111 
	Parameter rec_acptdat_sample bound to: 8'b00110000 
	Parameter rec_acptdat_shifting bound to: 8'b00110001 
	Parameter rec_acptdat_noshift bound to: 8'b00110010 
	Parameter rec_crc_rescnt bound to: 8'b00110011 
	Parameter rec_crc_sample bound to: 8'b00110100 
	Parameter rec_crc_shifting bound to: 8'b00110101 
	Parameter rec_crc_noshift bound to: 8'b00110110 
	Parameter rec_ack_recdelim bound to: 8'b00110111 
	Parameter rec_ack_prepgiveack bound to: 8'b00111000 
	Parameter rec_ack_prepnoack bound to: 8'b00111001 
	Parameter rec_ack_noack bound to: 8'b00111010 
	Parameter rec_ack_giveack bound to: 8'b00111011 
	Parameter rec_ack_checkack bound to: 8'b00111100 
	Parameter rec_ack_stopack bound to: 8'b00111101 
	Parameter rec_edof_sample bound to: 8'b00111110 
	Parameter rec_edof_check bound to: 8'b00111111 
	Parameter rec_edof_endrec bound to: 8'b01000000 
	Parameter rec_flglen_setdlc bound to: 8'b01000001 
	Parameter rec_acptdat_lastshift bound to: 8'b01000010 
	Parameter over_firstdom bound to: 8'b01000011 
	Parameter over_senddomb bound to: 8'b01000100 
	Parameter over_check1 bound to: 8'b01000101 
	Parameter over_preprecb bound to: 8'b01000110 
	Parameter over_wtonrecb bound to: 8'b01000111 
	Parameter over_increccounter bound to: 8'b01001000 
	Parameter over_inctracounter bound to: 8'b01001001 
	Parameter over_check2 bound to: 8'b01001010 
	Parameter over_sendrecb bound to: 8'b01001011 
	Parameter over_check3 bound to: 8'b01001100 
	Parameter over_waitoclk bound to: 8'b01001101 
	Parameter over_prepsend bound to: 8'b01001110 
	Parameter erroractiv_firstdom bound to: 8'b01001111 
	Parameter erroractiv_inceinsrec bound to: 8'b01010000 
	Parameter erroractiv_incachtrec bound to: 8'b01010001 
	Parameter erroractiv_incachttra bound to: 8'b01010010 
	Parameter erroractiv_senddomb bound to: 8'b01010011 
	Parameter erroractiv_check1 bound to: 8'b01010100 
	Parameter erroractiv_preprecb bound to: 8'b01010101 
	Parameter erroractiv_wtonrecb bound to: 8'b01010110 
	Parameter erroractiv_dombitdct bound to: 8'b01010111 
	Parameter erroractiv_egtdombt bound to: 8'b01011000 
	Parameter erroractiv_egtdombr bound to: 8'b01011001 
	Parameter erroractiv_check2 bound to: 8'b01011010 
	Parameter erroractiv_sendrecb bound to: 8'b01011011 
	Parameter erroractiv_check3 bound to: 8'b01011100 
	Parameter erroractiv_waitoclk bound to: 8'b01011101 
	Parameter erroractiv_prepsend bound to: 8'b01011110 
	Parameter errorpassiv_firstrec bound to: 8'b01011111 
	Parameter errorpassiv_inceinsrec bound to: 8'b01100000 
	Parameter errorpassiv_incachtrec bound to: 8'b01100001 
	Parameter errorpassiv_fillpuffer bound to: 8'b01100010 
	Parameter errorpassiv_incachttra bound to: 8'b01100011 
	Parameter errorpassiv_incsrecb bound to: 8'b01100100 
	Parameter errorpassiv_zersrecbi bound to: 8'b01100101 
	Parameter errorpassiv_pufferrec bound to: 8'b01100110 
	Parameter errorpassiv_zersrecbz bound to: 8'b01100111 
	Parameter errorpassiv_zersrecbo bound to: 8'b01101000 
	Parameter errorpassiv_check1 bound to: 8'b01101001 
	Parameter errorpassiv_pufferdom bound to: 8'b01101010 
	Parameter errorpassiv_wtonrecb bound to: 8'b01101011 
	Parameter errorpassiv_dombitdct bound to: 8'b01101100 
	Parameter errorpassiv_egtdombt bound to: 8'b01101101 
	Parameter errorpassiv_pufferdomi bound to: 8'b01101110 
	Parameter errorpassiv_egtdombr bound to: 8'b01101111 
	Parameter errorpassiv_check2 bound to: 8'b01110000 
	Parameter errorpassiv_sendrecb bound to: 8'b01110001 
	Parameter errorpassiv_check3 bound to: 8'b01110010 
	Parameter errorpassiv_waitoclk bound to: 8'b01110011 
	Parameter errorpassiv_prepsend bound to: 8'b01110100 
	Parameter errorpassiv_preprecb bound to: 8'b01110101 
	Parameter errorpassiv_newcount bound to: 8'b01110110 
	Parameter errorpassiv_prepcount bound to: 8'b01110111 
	Parameter busoff_first bound to: 8'b01111000 
	Parameter busoff_sample bound to: 8'b01111001 
	Parameter busoff_setzer bound to: 8'b01111010 
	Parameter busoff_increm bound to: 8'b01111011 
	Parameter busoff_deccnt bound to: 8'b01111100 
	Parameter rec_edof_lastbit bound to: 8'b01111101 
	Parameter rec_edof_inter bound to: 8'b01111110 
	Parameter tra_edof_dectra bound to: 8'b01111111 
	Parameter inter_preprec_shifting bound to: 8'b10000000 
	Parameter inter_arbit_tsftrsmpl bound to: 8'b10000001 
INFO: [Synth 8-6155] done synthesizing module 'macfsm2' (21#1) [/home/dcs/git/mopshub/mopshub-canakari/macfsm2_VTR.v:38]
INFO: [Synth 8-6157] synthesizing module 'biterrordetect2' [/home/dcs/git/mopshub/mopshub-canakari/biterrordetect2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'biterrordetect2' (22#1) [/home/dcs/git/mopshub/mopshub-canakari/biterrordetect2_VTR.v:27]
INFO: [Synth 8-6157] synthesizing module 'counter2' [/home/dcs/git/mopshub/mopshub-canakari/counter2_VTR.v:29]
INFO: [Synth 8-6155] done synthesizing module 'counter2' (23#1) [/home/dcs/git/mopshub/mopshub-canakari/counter2_VTR.v:29]
INFO: [Synth 8-6157] synthesizing module 'decapsulation2' [/home/dcs/git/mopshub/mopshub-canakari/decapsulation2_VTR.v:28]
INFO: [Synth 8-6155] done synthesizing module 'decapsulation2' (24#1) [/home/dcs/git/mopshub/mopshub-canakari/decapsulation2_VTR.v:28]
INFO: [Synth 8-6157] synthesizing module 'destuffing2' [/home/dcs/git/mopshub/mopshub-canakari/destuffing2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'destuffing2' (25#1) [/home/dcs/git/mopshub/mopshub-canakari/destuffing2_VTR.v:27]
INFO: [Synth 8-6157] synthesizing module 'encapsulation2' [/home/dcs/git/mopshub/mopshub-canakari/encapsulation2_VTR.v:26]
INFO: [Synth 8-6155] done synthesizing module 'encapsulation2' (26#1) [/home/dcs/git/mopshub/mopshub-canakari/encapsulation2_VTR.v:26]
INFO: [Synth 8-6157] synthesizing module 'rcrc2' [/home/dcs/git/mopshub/mopshub-canakari/rcrc_top2_VTR.v:27]
INFO: [Synth 8-6157] synthesizing module 'rcrc_cell2' [/home/dcs/git/mopshub/mopshub-canakari/rcrc_cell2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'rcrc_cell2' (27#1) [/home/dcs/git/mopshub/mopshub-canakari/rcrc_cell2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'rcrc2' (28#1) [/home/dcs/git/mopshub/mopshub-canakari/rcrc_top2_VTR.v:27]
INFO: [Synth 8-6157] synthesizing module 'recmeslen2' [/home/dcs/git/mopshub/mopshub-canakari/recmeslen2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'recmeslen2' (29#1) [/home/dcs/git/mopshub/mopshub-canakari/recmeslen2_VTR.v:27]
INFO: [Synth 8-6157] synthesizing module 'rshiftreg2' [/home/dcs/git/mopshub/mopshub-canakari/rshift_top2_VTR.v:28]
INFO: [Synth 8-6157] synthesizing module 'rshift_cell2' [/home/dcs/git/mopshub/mopshub-canakari/rshift_cell2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'rshift_cell2' (30#1) [/home/dcs/git/mopshub/mopshub-canakari/rshift_cell2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'rshiftreg2' (31#1) [/home/dcs/git/mopshub/mopshub-canakari/rshift_top2_VTR.v:28]
INFO: [Synth 8-6157] synthesizing module 'stuffing2' [/home/dcs/git/mopshub/mopshub-canakari/stuffing2_VTR.v:32]
INFO: [Synth 8-6155] done synthesizing module 'stuffing2' (32#1) [/home/dcs/git/mopshub/mopshub-canakari/stuffing2_VTR.v:32]
INFO: [Synth 8-6157] synthesizing module 'tcrc2' [/home/dcs/git/mopshub/mopshub-canakari/tcrc_top2_VTR.v:29]
INFO: [Synth 8-6157] synthesizing module 'tcrc_cell2' [/home/dcs/git/mopshub/mopshub-canakari/tcrc_cell2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tcrc_cell2' (33#1) [/home/dcs/git/mopshub/mopshub-canakari/tcrc_cell2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tcrc2' (34#1) [/home/dcs/git/mopshub/mopshub-canakari/tcrc_top2_VTR.v:29]
INFO: [Synth 8-6157] synthesizing module 'tshiftreg2' [/home/dcs/git/mopshub/mopshub-canakari/tshift_top2_VTR.v:26]
INFO: [Synth 8-6157] synthesizing module 'tshift_cell2' [/home/dcs/git/mopshub/mopshub-canakari/tshift_cell2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tshift_cell2' (35#1) [/home/dcs/git/mopshub/mopshub-canakari/tshift_cell2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tshiftreg2' (36#1) [/home/dcs/git/mopshub/mopshub-canakari/tshift_top2_VTR.v:26]
INFO: [Synth 8-6157] synthesizing module 'fsm_register2' [/home/dcs/git/mopshub/mopshub-canakari/fsm_register2_VTR.v:40]
INFO: [Synth 8-6155] done synthesizing module 'fsm_register2' (37#1) [/home/dcs/git/mopshub/mopshub-canakari/fsm_register2_VTR.v:40]
INFO: [Synth 8-6157] synthesizing module 'fastshift2' [/home/dcs/git/mopshub/mopshub-canakari/fastshift2_VTR.v:31]
INFO: [Synth 8-6155] done synthesizing module 'fastshift2' (38#1) [/home/dcs/git/mopshub/mopshub-canakari/fastshift2_VTR.v:31]
INFO: [Synth 8-6157] synthesizing module 'meslencompare2' [/home/dcs/git/mopshub/mopshub-canakari/meslencompare2_VTR.v:35]
INFO: [Synth 8-6155] done synthesizing module 'meslencompare2' (39#1) [/home/dcs/git/mopshub/mopshub-canakari/meslencompare2_VTR.v:35]
INFO: [Synth 8-6155] done synthesizing module 'mac2' (40#1) [/home/dcs/git/mopshub/mopshub-canakari/mac2_VTR.v:45]
INFO: [Synth 8-6157] synthesizing module 'llc2' [/home/dcs/git/mopshub/mopshub-canakari/llc2_VTR.v:29]
INFO: [Synth 8-6157] synthesizing module 'llc_fsm2' [/home/dcs/git/mopshub/mopshub-canakari/llc_fsm2_VTR.v:30]
	Parameter waitoact bound to: 4'b0000 
	Parameter tradrvdat bound to: 4'b0001 
	Parameter traruncap bound to: 4'b0010 
	Parameter tralodsft bound to: 4'b0011 
	Parameter trawtosuc bound to: 4'b0100 
	Parameter trasetvall bound to: 4'b0101 
	Parameter trareset bound to: 4'b0110 
	Parameter trasetvalh bound to: 4'b0111 
	Parameter recwrtmesll bound to: 4'b1000 
	Parameter recwrtmeslh bound to: 4'b1001 
	Parameter recwrtmeshl bound to: 4'b1010 
	Parameter recwrtmeshh bound to: 4'b1011 
	Parameter resetste bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'llc_fsm2' (41#1) [/home/dcs/git/mopshub/mopshub-canakari/llc_fsm2_VTR.v:30]
INFO: [Synth 8-6157] synthesizing module 'equal_id2' [/home/dcs/git/mopshub/mopshub-canakari/equal_id2_VTR.v:29]
INFO: [Synth 8-6155] done synthesizing module 'equal_id2' (42#1) [/home/dcs/git/mopshub/mopshub-canakari/equal_id2_VTR.v:29]
INFO: [Synth 8-6155] done synthesizing module 'llc2' (43#1) [/home/dcs/git/mopshub/mopshub-canakari/llc2_VTR.v:29]
INFO: [Synth 8-6157] synthesizing module 'bittiming2' [/home/dcs/git/mopshub/mopshub-canakari/bittiming2_VTR.v:41]
INFO: [Synth 8-6157] synthesizing module 'Control_Sys' [/home/dcs/git/mopshub/mopshub-canakari/Control_Sys_VTR.v:1]
INFO: [Synth 8-6157] synthesizing module 'PID_Regler' [/home/dcs/git/mopshub/mopshub-canakari/PID_Regler_VTR.v:11]
INFO: [Synth 8-6157] synthesizing module 'Ftrim_En' [/home/dcs/git/mopshub/mopshub-canakari/Ftrim_En_VTR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ftrim_En' (44#1) [/home/dcs/git/mopshub/mopshub-canakari/Ftrim_En_VTR.v:4]
INFO: [Synth 8-6157] synthesizing module 'Diff' [/home/dcs/git/mopshub/mopshub-canakari/Diff_VTR.v:3]
	Parameter Width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Diff' (45#1) [/home/dcs/git/mopshub/mopshub-canakari/Diff_VTR.v:3]
INFO: [Synth 8-6157] synthesizing module 'Multi' [/home/dcs/git/mopshub/mopshub-canakari/Multi_VTR.v:4]
	Parameter WidthA bound to: 8 - type: integer 
	Parameter WidthB bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multi' (46#1) [/home/dcs/git/mopshub/mopshub-canakari/Multi_VTR.v:4]
INFO: [Synth 8-6157] synthesizing module 'Multi_i' [/home/dcs/git/mopshub/mopshub-canakari/Multi_i_VTR.v:10]
	Parameter WidthA bound to: 9 - type: integer 
	Parameter WidthB bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multi_i' (47#1) [/home/dcs/git/mopshub/mopshub-canakari/Multi_i_VTR.v:10]
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [/home/dcs/git/mopshub/mopshub-canakari/Accumulator_VTR.v:4]
	Parameter WidthA bound to: 8 - type: integer 
	Parameter WidthAcc bound to: 9 - type: integer 
	Parameter Max bound to: 255 - type: integer 
	Parameter Min bound to: -256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (48#1) [/home/dcs/git/mopshub/mopshub-canakari/Accumulator_VTR.v:4]
INFO: [Synth 8-6157] synthesizing module 'Add_PID' [/home/dcs/git/mopshub/mopshub-canakari/Add_PID_VTR.v:4]
	Parameter WidthA bound to: 16 - type: integer 
	Parameter WidthB bound to: 17 - type: integer 
	Parameter WidthC bound to: 16 - type: integer 
	Parameter WidthD bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Add_PID' (49#1) [/home/dcs/git/mopshub/mopshub-canakari/Add_PID_VTR.v:4]
INFO: [Synth 8-6157] synthesizing module 'Output_Scaling' [/home/dcs/git/mopshub/mopshub-canakari/Output_Scaling_VTR.v:4]
	Parameter WidthA bound to: 18 - type: integer 
	Parameter WidthB bound to: 6 - type: integer 
	Parameter Max bound to: 63 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Output_Scaling' (50#1) [/home/dcs/git/mopshub/mopshub-canakari/Output_Scaling_VTR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PID_Regler' (51#1) [/home/dcs/git/mopshub/mopshub-canakari/PID_Regler_VTR.v:11]
INFO: [Synth 8-6157] synthesizing module 'CLK_Counter' [/home/dcs/git/mopshub/mopshub-canakari/CLK_Counter_VTR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CLK_Counter' (52#1) [/home/dcs/git/mopshub/mopshub-canakari/CLK_Counter_VTR.v:4]
INFO: [Synth 8-6157] synthesizing module 'Control_FSM' [/home/dcs/git/mopshub/mopshub-canakari/Control_FSM_VTR.v:4]
	Parameter Normal bound to: 3'b000 
	Parameter ResetZ bound to: 3'b001 
	Parameter NegPhasFehler bound to: 3'b010 
	Parameter PosPhasFehler bound to: 3'b011 
	Parameter Synchronisation bound to: 3'b100 
	Parameter Idle bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'Control_FSM' (53#1) [/home/dcs/git/mopshub/mopshub-canakari/Control_FSM_VTR.v:4]
INFO: [Synth 8-6157] synthesizing module 'Phasenfehler_Reg' [/home/dcs/git/mopshub/mopshub-canakari/Phasenfehler_Reg_VTR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Phasenfehler_Reg' (54#1) [/home/dcs/git/mopshub/mopshub-canakari/Phasenfehler_Reg_VTR.v:4]
INFO: [Synth 8-6157] synthesizing module 'ready_counter' [/home/dcs/git/mopshub/mopshub-canakari/ready_counter_VTR.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ready_counter' (55#1) [/home/dcs/git/mopshub/mopshub-canakari/ready_counter_VTR.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Control_Sys' (56#1) [/home/dcs/git/mopshub/mopshub-canakari/Control_Sys_VTR.v:1]
INFO: [Synth 8-6157] synthesizing module 'bittime2' [/home/dcs/git/mopshub/mopshub-canakari/bittime2_VTR.v:28]
	Parameter normal bound to: 4'b0000 
	Parameter hardset bound to: 4'b0001 
	Parameter stretchok bound to: 4'b0010 
	Parameter stretchnok bound to: 4'b0011 
	Parameter slimok bound to: 4'b0100 
	Parameter slimnok bound to: 4'b0101 
	Parameter sndprescnt bound to: 4'b0110 
	Parameter samplepoint bound to: 4'b0111 
	Parameter resetstate bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'bittime2' (57#1) [/home/dcs/git/mopshub/mopshub-canakari/bittime2_VTR.v:28]
INFO: [Synth 8-6157] synthesizing module 'sum2' [/home/dcs/git/mopshub/mopshub-canakari/sum2_VTR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sum2' (58#1) [/home/dcs/git/mopshub/mopshub-canakari/sum2_VTR.v:25]
INFO: [Synth 8-6157] synthesizing module 'timecount2' [/home/dcs/git/mopshub/mopshub-canakari/timecount2_VTR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'timecount2' (59#1) [/home/dcs/git/mopshub/mopshub-canakari/timecount2_VTR.v:25]
INFO: [Synth 8-6157] synthesizing module 'edgepuffer2' [/home/dcs/git/mopshub/mopshub-canakari/edgepuffer2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'edgepuffer2' (60#1) [/home/dcs/git/mopshub/mopshub-canakari/edgepuffer2_VTR.v:27]
INFO: [Synth 8-6157] synthesizing module 'smpldbit_reg2' [/home/dcs/git/mopshub/mopshub-canakari/smpldbit_reg2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'smpldbit_reg2' (61#1) [/home/dcs/git/mopshub/mopshub-canakari/smpldbit_reg2_VTR.v:27]
INFO: [Synth 8-6157] synthesizing module 'tseg_reg2' [/home/dcs/git/mopshub/mopshub-canakari/tseg_reg2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tseg_reg2' (62#1) [/home/dcs/git/mopshub/mopshub-canakari/tseg_reg2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'bittiming2' (63#1) [/home/dcs/git/mopshub/mopshub-canakari/bittiming2_VTR.v:41]
INFO: [Synth 8-6157] synthesizing module 'fce2' [/home/dcs/git/mopshub/mopshub-canakari/fce2_VTR.v:32]
INFO: [Synth 8-6157] synthesizing module 'faultfsm2' [/home/dcs/git/mopshub/mopshub-canakari/faultfsm2_VTR.v:27]
	Parameter erroractiv bound to: 3'b000 
	Parameter errorpassiv bound to: 3'b001 
	Parameter busof bound to: 3'b010 
	Parameter resetstate bound to: 3'b011 
	Parameter warning bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'faultfsm2' (64#1) [/home/dcs/git/mopshub/mopshub-canakari/faultfsm2_VTR.v:27]
INFO: [Synth 8-6157] synthesizing module 'rec2' [/home/dcs/git/mopshub/mopshub-canakari/rec2_VTR.v:28]
INFO: [Synth 8-6155] done synthesizing module 'rec2' (65#1) [/home/dcs/git/mopshub/mopshub-canakari/rec2_VTR.v:28]
INFO: [Synth 8-6157] synthesizing module 'tec2' [/home/dcs/git/mopshub/mopshub-canakari/tec2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tec2' (66#1) [/home/dcs/git/mopshub/mopshub-canakari/tec2_VTR.v:27]
INFO: [Synth 8-6157] synthesizing module 'erbcount2' [/home/dcs/git/mopshub/mopshub-canakari/erbcount2_VTR.v:28]
INFO: [Synth 8-6155] done synthesizing module 'erbcount2' (67#1) [/home/dcs/git/mopshub/mopshub-canakari/erbcount2_VTR.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fce2' (68#1) [/home/dcs/git/mopshub/mopshub-canakari/fce2_VTR.v:32]
INFO: [Synth 8-6157] synthesizing module 'interruptunit2' [/home/dcs/git/mopshub/mopshub-canakari/interruptunit2_VTR.v:26]
	Parameter waitoact bound to: 2'b00 
	Parameter recind bound to: 2'b01 
	Parameter traind bound to: 2'b10 
	Parameter statind bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub-canakari/interruptunit2_VTR.v:66]
INFO: [Synth 8-6155] done synthesizing module 'interruptunit2' (69#1) [/home/dcs/git/mopshub/mopshub-canakari/interruptunit2_VTR.v:26]
INFO: [Synth 8-6157] synthesizing module 'iocpu2' [/home/dcs/git/mopshub/mopshub-canakari/iocpuavalon2_VTR.v:49]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6157] synthesizing module 'multiplexer2' [/home/dcs/git/mopshub/mopshub-canakari/multiplexeravalon2_VTR.v:31]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6157] synthesizing module 'read_mux2' [/home/dcs/git/mopshub/mopshub-canakari/read_mux2_VTR.v:29]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6155] done synthesizing module 'read_mux2' (70#1) [/home/dcs/git/mopshub/mopshub-canakari/read_mux2_VTR.v:29]
INFO: [Synth 8-6157] synthesizing module 'write_demux2' [/home/dcs/git/mopshub/mopshub-canakari/write_demux2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'write_demux2' (71#1) [/home/dcs/git/mopshub/mopshub-canakari/write_demux2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer2' (72#1) [/home/dcs/git/mopshub/mopshub-canakari/multiplexeravalon2_VTR.v:31]
INFO: [Synth 8-6157] synthesizing module 'generalregister2' [/home/dcs/git/mopshub/mopshub-canakari/generalregister2_VTR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'generalregister2' (73#1) [/home/dcs/git/mopshub/mopshub-canakari/generalregister2_VTR.v:25]
INFO: [Synth 8-6157] synthesizing module 'recmescontrolreg2' [/home/dcs/git/mopshub/mopshub-canakari/recmescontrolreg2_VTR.v:27]
INFO: [Synth 8-6155] done synthesizing module 'recmescontrolreg2' (74#1) [/home/dcs/git/mopshub/mopshub-canakari/recmescontrolreg2_VTR.v:27]
INFO: [Synth 8-6157] synthesizing module 'recarbitreg2' [/home/dcs/git/mopshub/mopshub-canakari/recarbitreg2_VTR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'recarbitreg2' (75#1) [/home/dcs/git/mopshub/mopshub-canakari/recarbitreg2_VTR.v:25]
INFO: [Synth 8-6157] synthesizing module 'accmaskreg2' [/home/dcs/git/mopshub/mopshub-canakari/accmaskreg2_VTR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'accmaskreg2' (76#1) [/home/dcs/git/mopshub/mopshub-canakari/accmaskreg2_VTR.v:25]
INFO: [Synth 8-6157] synthesizing module 'interrupregister2' [/home/dcs/git/mopshub/mopshub-canakari/interruptregister2_VTR.v:26]
INFO: [Synth 8-6155] done synthesizing module 'interrupregister2' (77#1) [/home/dcs/git/mopshub/mopshub-canakari/interruptregister2_VTR.v:26]
INFO: [Synth 8-6157] synthesizing module 'prescalereg2' [/home/dcs/git/mopshub/mopshub-canakari/prescalereg2_VTR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'prescalereg2' (78#1) [/home/dcs/git/mopshub/mopshub-canakari/prescalereg2_VTR.v:25]
INFO: [Synth 8-6157] synthesizing module 'recregister2' [/home/dcs/git/mopshub/mopshub-canakari/recregister2_VTR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'recregister2' (79#1) [/home/dcs/git/mopshub/mopshub-canakari/recregister2_VTR.v:25]
INFO: [Synth 8-6157] synthesizing module 'transmesconreg2' [/home/dcs/git/mopshub/mopshub-canakari/transmesconreg2_VTR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'transmesconreg2' (80#1) [/home/dcs/git/mopshub/mopshub-canakari/transmesconreg2_VTR.v:25]
INFO: [Synth 8-6157] synthesizing module 'transmitreg2' [/home/dcs/git/mopshub/mopshub-canakari/transmitreg2_VTR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'transmitreg2' (81#1) [/home/dcs/git/mopshub/mopshub-canakari/transmitreg2_VTR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'iocpu2' (82#1) [/home/dcs/git/mopshub/mopshub-canakari/iocpuavalon2_VTR.v:49]
INFO: [Synth 8-6157] synthesizing module 'prescale2' [/home/dcs/git/mopshub/mopshub-canakari/prescale2_VTR.v:26]
INFO: [Synth 8-6155] done synthesizing module 'prescale2' (83#1) [/home/dcs/git/mopshub/mopshub-canakari/prescale2_VTR.v:26]
INFO: [Synth 8-6155] done synthesizing module 'can2' (84#1) [/home/dcs/git/mopshub/mopshub-canakari/can2_VTR.v:36]
INFO: [Synth 8-6155] done synthesizing module 'can' (85#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/can_struct.v:13]
INFO: [Synth 8-6155] done synthesizing module 'canakari_0_7' (86#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/canakari_0_7_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'node_rec_mux_16' [/home/dcs/git/mopshub/mopshub_lib/hdl/node_rec_mux_16_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'bus_rec_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/bus_rec_sm_fsm.v:12]
	Parameter ST_bus_loop bound to: 7'b0000000 
	Parameter ST_reset_loop bound to: 7'b0000001 
	Parameter ST_reset bound to: 7'b0000010 
	Parameter ST_Done bound to: 7'b0000011 
	Parameter ST_waittoact bound to: 7'b0000100 
	Parameter ST_read_irq bound to: 7'b0000101 
	Parameter canbus1 bound to: 7'b0000110 
	Parameter donebus1 bound to: 7'b0000111 
	Parameter canbus2 bound to: 7'b0001000 
	Parameter donebus2 bound to: 7'b0001001 
	Parameter canbus3 bound to: 7'b0001010 
	Parameter donebus32 bound to: 7'b0001011 
	Parameter canbus4 bound to: 7'b0001100 
	Parameter donebus4 bound to: 7'b0001101 
	Parameter canbus5 bound to: 7'b0001110 
	Parameter donebus5 bound to: 7'b0001111 
	Parameter canbus6 bound to: 7'b0010000 
	Parameter donebus6 bound to: 7'b0010001 
	Parameter canbus7 bound to: 7'b0010010 
	Parameter donebus7 bound to: 7'b0010011 
	Parameter canbus8 bound to: 7'b0010100 
	Parameter donebus8 bound to: 7'b0010101 
	Parameter canbus9 bound to: 7'b0010110 
	Parameter donebus9 bound to: 7'b0010111 
	Parameter canbus10 bound to: 7'b0011000 
	Parameter donebus10 bound to: 7'b0011001 
	Parameter canbus11 bound to: 7'b0011010 
	Parameter donebus11 bound to: 7'b0011011 
	Parameter canbus12 bound to: 7'b0011100 
	Parameter donebus12 bound to: 7'b0011101 
	Parameter canbus13 bound to: 7'b0011110 
	Parameter donebus13 bound to: 7'b0011111 
	Parameter canbus14 bound to: 7'b0100000 
	Parameter donebus14 bound to: 7'b0100001 
	Parameter canbus15 bound to: 7'b0100010 
	Parameter donebus15 bound to: 7'b0100011 
	Parameter canbus0 bound to: 7'b0100100 
	Parameter donebus0 bound to: 7'b0100101 
	Parameter canbus16 bound to: 7'b0100110 
	Parameter donebus16 bound to: 7'b0100111 
	Parameter canbus17 bound to: 7'b0101000 
	Parameter donebus17 bound to: 7'b0101001 
	Parameter canbus18 bound to: 7'b0101010 
	Parameter donebus18 bound to: 7'b0101011 
	Parameter canbus19 bound to: 7'b0101100 
	Parameter donebus19 bound to: 7'b0101101 
	Parameter canbus20 bound to: 7'b0101110 
	Parameter donebus20 bound to: 7'b0101111 
	Parameter canbus21 bound to: 7'b0110000 
	Parameter donebus21 bound to: 7'b0110001 
	Parameter canbus22 bound to: 7'b0110010 
	Parameter donebus22 bound to: 7'b0110011 
	Parameter canbus23 bound to: 7'b0110100 
	Parameter donebus23 bound to: 7'b0110101 
	Parameter canbus24 bound to: 7'b0110110 
	Parameter donebus24 bound to: 7'b0110111 
	Parameter canbus25 bound to: 7'b0111000 
	Parameter donebus25 bound to: 7'b0111001 
	Parameter canbus26 bound to: 7'b0111010 
	Parameter donebus26 bound to: 7'b0111011 
	Parameter canbus27 bound to: 7'b0111100 
	Parameter donebus27 bound to: 7'b0111101 
	Parameter canbus28 bound to: 7'b0111110 
	Parameter donebus28 bound to: 7'b0111111 
	Parameter canbus29 bound to: 7'b1000000 
	Parameter donebus29 bound to: 7'b1000001 
	Parameter canbus30 bound to: 7'b1000010 
	Parameter donebus30 bound to: 7'b1000011 
	Parameter canbus31 bound to: 7'b1000100 
	Parameter donebus31 bound to: 7'b1000101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/bus_rec_sm_fsm.v:527]
INFO: [Synth 8-6155] done synthesizing module 'bus_rec_sm' (87#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/bus_rec_sm_fsm.v:12]
INFO: [Synth 8-6157] synthesizing module 'dec16_1_16bit' [/home/dcs/git/mopshub/mopshub_lib/hdl/dec16_1_16bit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'dec16_1_16bit' (88#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/dec16_1_16bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'dec1_1_32bit' [/home/dcs/git/mopshub/mopshub_lib/hdl/dec1_1_32bit.v:3]
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_lib/hdl/dec1_1_32bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dec1_1_32bit' (89#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/dec1_1_32bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux16_1_16bit' [/home/dcs/git/mopshub/mopshub_lib/hdl/mux16_1_16bit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mux16_1_16bit' (90#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/mux16_1_16bit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'node_rec_mux_16' (91#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/node_rec_mux_16_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'node_tra_demux_16' [/home/dcs/git/mopshub/mopshub_lib/hdl/node_tra_demux_16_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'demux1_16_16bit' [/home/dcs/git/mopshub/mopshub_lib/hdl/demux1_16_16bit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'demux1_16_16bit' (92#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/demux1_16_16bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'mux16_1_1bit' [/home/dcs/git/mopshub/mopshub_lib/hdl/mux16_1_1bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mux16_1_1bit' (93#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/mux16_1_1bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'node_tra_demux_16' (94#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/node_tra_demux_16_struct.v:13]
INFO: [Synth 8-6155] done synthesizing module 'canakari_top_16bus' (95#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/canakari_top_16bus_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'counter_enable' [/home/dcs/git/mopshub/mopshub_lib/hdl/counter_enable.v:13]
INFO: [Synth 8-6155] done synthesizing module 'counter_enable' (96#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/counter_enable.v:13]
INFO: [Synth 8-6157] synthesizing module 'debug_uart_core' [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_core_struct.v:13]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CLKS_PER_BIT bound to: 100 - type: integer 
	Parameter CLKS_PER_BIT bound to: 100 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'debug_uart_receiver' (97#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_receiver.v:25]
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_SEL_SM bound to: 3'b001 
	Parameter ST_write_fifo bound to: 3'b010 
	Parameter ST_read_fifo bound to: 3'b011 
	Parameter ST_write_uart bound to: 3'b100 
	Parameter ST_write_done bound to: 3'b101 
	Parameter ST_wait bound to: 3'b110 
	Parameter ST_rst_uart bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_sm_fsm.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_sm_fsm.v:128]
INFO: [Synth 8-6155] done synthesizing module 'debug_uart_sm' (98#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_sm_fsm.v:12]
	Parameter CLKS_PER_BIT bound to: 100 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'debug_uart_transmitter' (99#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_transmitter.v:30]
	Parameter DSIZE bound to: 8 - type: integer 
	Parameter ASIZE bound to: 15 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter ASIZE bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync_r2w' (100#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_sync_r2w.v:7]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ASIZE bound to: 15 - type: integer 
	Parameter ADDRSIZE bound to: 15 - type: integer 
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ADDRSIZE bound to: 15 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter ADDRSIZE bound to: 15 - type: integer 
	Parameter ST_waittoact bound to: 6'b000000 
	Parameter ST_reset bound to: 6'b000001 
	Parameter store_RB2 bound to: 6'b000010 
	Parameter store_RB3 bound to: 6'b000011 
	Parameter store_RB4 bound to: 6'b000100 
	Parameter store_RB0 bound to: 6'b000101 
	Parameter RB1 bound to: 6'b000110 
	Parameter store_RB5 bound to: 6'b000111 
	Parameter store_RB6 bound to: 6'b001000 
	Parameter store_RB7 bound to: 6'b001001 
	Parameter store_RB8 bound to: 6'b001010 
	Parameter store_RB9 bound to: 6'b001011 
	Parameter ST_wait_eop bound to: 6'b001100 
	Parameter ST_end_read_en bound to: 6'b001101 
	Parameter ST_Wait bound to: 6'b001110 
	Parameter ST_en_buffer bound to: 6'b001111 
	Parameter ST_wait_sop bound to: 6'b010000 
	Parameter RB0 bound to: 6'b010001 
	Parameter store_SPI0 bound to: 6'b010010 
	Parameter store_SPI1 bound to: 6'b010011 
	Parameter store_SPI2 bound to: 6'b010100 
	Parameter ST_end_read_en1 bound to: 6'b010101 
	Parameter ST_en_buffer1 bound to: 6'b010110 
	Parameter ST_GOToWait1 bound to: 6'b010111 
	Parameter store_SPI3 bound to: 6'b011000 
	Parameter ST_wait_eop1 bound to: 6'b011001 
	Parameter store_SPI4 bound to: 6'b011010 
	Parameter store_SPI5 bound to: 6'b011011 
	Parameter store_SPI6 bound to: 6'b011100 
	Parameter ST_end_read_en4 bound to: 6'b011101 
	Parameter ST_en_buffer4 bound to: 6'b011110 
	Parameter ST_GOToWait4 bound to: 6'b011111 
	Parameter store_SPI7 bound to: 6'b100000 
	Parameter ST_wait_eop4 bound to: 6'b100001 
	Parameter ST_eth_buffer bound to: 6'b100010 
	Parameter wait_irq bound to: 6'b100011 
	Parameter irq_eth bound to: 6'b100100 
	Parameter store_RB20 bound to: 6'b100101 
	Parameter store_RB21 bound to: 6'b100110 
	Parameter store_RB22 bound to: 6'b100111 
	Parameter store_RB23 bound to: 6'b101000 
	Parameter store_RB24 bound to: 6'b101001 
	Parameter store_RB25 bound to: 6'b101010 
	Parameter ST_endwait bound to: 6'b101011 
	Parameter store_SPI8 bound to: 6'b101100 
	Parameter store_SPI9 bound to: 6'b101101 
	Parameter store_SPI10 bound to: 6'b101110 
	Parameter ST_end_read_en5 bound to: 6'b101111 
	Parameter ST_en_buffer5 bound to: 6'b110000 
	Parameter ST_GOToWait5 bound to: 6'b110001 
	Parameter store_SPI11 bound to: 6'b110010 
	Parameter ST_wait_eop5 bound to: 6'b110011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_rec_sm_fsm.v:445]
	Parameter ST_waittoact bound to: 6'b000000 
	Parameter ST_reset bound to: 6'b000001 
	Parameter store_WB0 bound to: 6'b000010 
	Parameter ST_wait_can_rq bound to: 6'b000011 
	Parameter store_SOP bound to: 6'b000100 
	Parameter store_Eop bound to: 6'b000101 
	Parameter WB0 bound to: 6'b000110 
	Parameter W_SOP bound to: 6'b000111 
	Parameter W_Eop bound to: 6'b001000 
	Parameter store_SPI0 bound to: 6'b001001 
	Parameter ST_wait_can_rq_SPI bound to: 6'b001010 
	Parameter store_SOP_SPI bound to: 6'b001011 
	Parameter store_Eop_spi bound to: 6'b001100 
	Parameter w_SPI0 bound to: 6'b001101 
	Parameter W_SOP_SPI bound to: 6'b001110 
	Parameter W_Eop_spi bound to: 6'b001111 
	Parameter ST_end_write_en_DBG bound to: 6'b010000 
	Parameter store_WB0_DBG bound to: 6'b010001 
	Parameter ST_wait_can_rq_DBG bound to: 6'b010010 
	Parameter st_write_data_DBG bound to: 6'b010011 
	Parameter store_SOP_DBG bound to: 6'b010100 
	Parameter Store_Eop_DBG bound to: 6'b010101 
	Parameter WB0_DBG bound to: 6'b010110 
	Parameter W_SOP_DBG bound to: 6'b010111 
	Parameter W_Eop_DBG bound to: 6'b011000 
	Parameter Store_Comma_DBG bound to: 6'b011001 
	Parameter store_WB0_rst bound to: 6'b011010 
	Parameter store_SOP_rst bound to: 6'b011011 
	Parameter store_Eop_rst bound to: 6'b011100 
	Parameter WB0_rst bound to: 6'b011101 
	Parameter W_SOP_rst bound to: 6'b011110 
	Parameter W_Eop_rst bound to: 6'b011111 
	Parameter ST_endwait bound to: 6'b100000 
	Parameter W_Comma_DBG bound to: 6'b100001 
	Parameter end_Write_rst1 bound to: 6'b100010 
	Parameter end_Write_rst bound to: 6'b100011 
	Parameter end_Write_rst2 bound to: 6'b100100 
	Parameter ST_wait_rq_rst bound to: 6'b100101 
	Parameter store_Comma_rst1 bound to: 6'b100110 
	Parameter W_Comma_rst2 bound to: 6'b100111 
	Parameter store_Comma_rst2 bound to: 6'b101000 
	Parameter W_Comma_rst3 bound to: 6'b101001 
	Parameter W_Comma_rst1 bound to: 6'b101010 
	Parameter store_Comma_rst bound to: 6'b101011 
	Parameter store_Comma_rst4 bound to: 6'b101100 
	Parameter W_Comma_rst5 bound to: 6'b101101 
	Parameter store_Comma_rst3 bound to: 6'b101110 
	Parameter W_Comma_rst4 bound to: 6'b101111 
	Parameter store_Comma_rst5 bound to: 6'b110000 
	Parameter W_Comma_rst6 bound to: 6'b110001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_tra_sm_fsm.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_tra_sm_fsm.v:595]
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_lib/hdl/sync_detector_struct.v:157]
	Parameter DSIZE bound to: 10 - type: integer 
	Parameter ASIZE bound to: 18 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter ASIZE bound to: 18 - type: integer 
	Parameter ASIZE bound to: 18 - type: integer 
	Parameter ADDRSIZE bound to: 18 - type: integer 
	Parameter DATASIZE bound to: 10 - type: integer 
	Parameter ADDRSIZE bound to: 18 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter DEPTH bound to: 262144 - type: integer 
	Parameter ADDRSIZE bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_lib/hdl/mux8_Nbit.v:39]
	Parameter CLKS_PER_HALF_BITS bound to: 200 - type: integer 
	Parameter ST_waittoact bound to: 9'b000000000 
	Parameter ST_reset bound to: 9'b000000001 
	Parameter start bound to: 9'b000000010 
	Parameter endinit1 bound to: 9'b000000011 
	Parameter start1 bound to: 9'b000000100 
	Parameter st_GPIOA bound to: 9'b000000101 
	Parameter st_GPIOA1 bound to: 9'b000000110 
	Parameter st_GPIOA2 bound to: 9'b000000111 
	Parameter End_Select bound to: 9'b000001000 
	Parameter ST_read_elink bound to: 9'b000001001 
	Parameter Done bound to: 9'b000001010 
	Parameter write_elink bound to: 9'b000001011 
	Parameter Offset_cal0 bound to: 9'b000001100 
	Parameter Offset__cal1 bound to: 9'b000001101 
	Parameter Offset__cal2 bound to: 9'b000001110 
	Parameter Offset__cal3 bound to: 9'b000001111 
	Parameter Gain_cal0 bound to: 9'b000010000 
	Parameter Gain_cal1 bound to: 9'b000010001 
	Parameter Gain_cal2 bound to: 9'b000010010 
	Parameter Gain_cal3 bound to: 9'b000010011 
	Parameter write_csrs7 bound to: 9'b000010100 
	Parameter write_csrs6 bound to: 9'b000010101 
	Parameter write_csrs5 bound to: 9'b000010110 
	Parameter write_csrs4 bound to: 9'b000010111 
	Parameter write_csrs0 bound to: 9'b000011000 
	Parameter write_csrs1 bound to: 9'b000011001 
	Parameter write_csrs2 bound to: 9'b000011010 
	Parameter ST_Config4 bound to: 9'b000011011 
	Parameter ST_Config3 bound to: 9'b000011100 
	Parameter ST_Config1 bound to: 9'b000011101 
	Parameter ST_Config2 bound to: 9'b000011110 
	Parameter ST_Rest_2 bound to: 9'b000011111 
	Parameter ST_Rest_4 bound to: 9'b000100000 
	Parameter ST_Rest_1 bound to: 9'b000100001 
	Parameter St_wait bound to: 9'b000100010 
	Parameter ST_Rest_RS_1 bound to: 9'b000100011 
	Parameter ST_Rest_RS_2 bound to: 9'b000100100 
	Parameter st_GPIOA9 bound to: 9'b000100101 
	Parameter st_GPIOA10 bound to: 9'b000100110 
	Parameter st_GPIOA11 bound to: 9'b000100111 
	Parameter w_busy15 bound to: 9'b000101000 
	Parameter w_busy16 bound to: 9'b000101001 
	Parameter w_busy17 bound to: 9'b000101010 
	Parameter ST_IODIRA0 bound to: 9'b000101011 
	Parameter w_busy0 bound to: 9'b000101100 
	Parameter ST_IODIRA1 bound to: 9'b000101101 
	Parameter w_busy1 bound to: 9'b000101110 
	Parameter ST_IODIRA2 bound to: 9'b000101111 
	Parameter w_busy2 bound to: 9'b000110000 
	Parameter w_busy5 bound to: 9'b000110001 
	Parameter st_IODIRB1 bound to: 9'b000110010 
	Parameter st_IODIRB2 bound to: 9'b000110011 
	Parameter st_IODIRB bound to: 9'b000110100 
	Parameter w_busy3 bound to: 9'b000110101 
	Parameter w_busy4 bound to: 9'b000110110 
	Parameter w_busy7 bound to: 9'b000110111 
	Parameter st_GPIOB2 bound to: 9'b000111000 
	Parameter st_GPIOB1 bound to: 9'b000111001 
	Parameter w_busy8 bound to: 9'b000111010 
	Parameter w_busy6 bound to: 9'b000111011 
	Parameter st_GPIOB0 bound to: 9'b000111100 
	Parameter st_GPPUA bound to: 9'b000111101 
	Parameter w_busy11 bound to: 9'b000111110 
	Parameter w_busy9 bound to: 9'b000111111 
	Parameter st_GPPUA2 bound to: 9'b001000000 
	Parameter st_GPPUA1 bound to: 9'b001000001 
	Parameter w_busy10 bound to: 9'b001000010 
	Parameter st_GPPUB1 bound to: 9'b001000011 
	Parameter w_busy13 bound to: 9'b001000100 
	Parameter w_busy12 bound to: 9'b001000101 
	Parameter st_GPPUB2 bound to: 9'b001000110 
	Parameter w_busy14 bound to: 9'b001000111 
	Parameter st_GPPUB bound to: 9'b001001000 
	Parameter CS_high0 bound to: 9'b001001001 
	Parameter CS_high1 bound to: 9'b001001010 
	Parameter CS_high2 bound to: 9'b001001011 
	Parameter CS_high3 bound to: 9'b001001100 
	Parameter CS_high4 bound to: 9'b001001101 
	Parameter CS_high5 bound to: 9'b001001110 
	Parameter w_busy26 bound to: 9'b001001111 
	Parameter w_busy27 bound to: 9'b001010000 
	Parameter w_busy28 bound to: 9'b001010001 
	Parameter w_busy29 bound to: 9'b001010010 
	Parameter w_busy30 bound to: 9'b001010011 
	Parameter w_busy31 bound to: 9'b001010100 
	Parameter ST_Init_0 bound to: 9'b001010101 
	Parameter ST_wait_0 bound to: 9'b001010110 
	Parameter ST_Init_1 bound to: 9'b001010111 
	Parameter ST_wait_1 bound to: 9'b001011000 
	Parameter ST_Init_incr bound to: 9'b001011001 
	Parameter st_Init_2 bound to: 9'b001011010 
	Parameter ST_wait_15 bound to: 9'b001011011 
	Parameter ST_Rest_sw bound to: 9'b001011100 
	Parameter ST_Rest_RS_3 bound to: 9'b001011101 
	Parameter St_wait1 bound to: 9'b001011110 
	Parameter St_wait6 bound to: 9'b001011111 
	Parameter St_wait7 bound to: 9'b001100000 
	Parameter St_Reset_Rs_sw bound to: 9'b001100001 
	Parameter St_wait17 bound to: 9'b001100010 
	Parameter St_wait18 bound to: 9'b001100011 
	Parameter St_wait19 bound to: 9'b001100100 
	Parameter St_wait20 bound to: 9'b001100101 
	Parameter St_wait32 bound to: 9'b001100110 
	Parameter St_wait33 bound to: 9'b001100111 
	Parameter St_wait34 bound to: 9'b001101000 
	Parameter ST_Config5 bound to: 9'b001101001 
	Parameter ST_Config6 bound to: 9'b001101010 
	Parameter St_wait35 bound to: 9'b001101011 
	Parameter ST_Config7 bound to: 9'b001101100 
	Parameter St_wait36 bound to: 9'b001101101 
	Parameter ST_Config8 bound to: 9'b001101110 
	Parameter St_wait37 bound to: 9'b001101111 
	Parameter ST_Config9 bound to: 9'b001110000 
	Parameter St_wait38 bound to: 9'b001110001 
	Parameter ST_Config10 bound to: 9'b001110010 
	Parameter St_wait39 bound to: 9'b001110011 
	Parameter St_wait40 bound to: 9'b001110100 
	Parameter ST_Config11 bound to: 9'b001110101 
	Parameter St_wait41 bound to: 9'b001110110 
	Parameter ST_Config12 bound to: 9'b001110111 
	Parameter St_wait42 bound to: 9'b001111000 
	Parameter ST_Config13 bound to: 9'b001111001 
	Parameter St_wait43 bound to: 9'b001111010 
	Parameter St_wait44 bound to: 9'b001111011 
	Parameter ST_Config14 bound to: 9'b001111100 
	Parameter St_wait45 bound to: 9'b001111101 
	Parameter ST_Config15 bound to: 9'b001111110 
	Parameter St_wait46 bound to: 9'b001111111 
	Parameter ST_Config16 bound to: 9'b010000000 
	Parameter St_wait47 bound to: 9'b010000001 
	Parameter St_wait25 bound to: 9'b010000010 
	Parameter St_wait26 bound to: 9'b010000011 
	Parameter St_wait27 bound to: 9'b010000100 
	Parameter St_wait28 bound to: 9'b010000101 
	Parameter St_wait29 bound to: 9'b010000110 
	Parameter St_wait30 bound to: 9'b010000111 
	Parameter St_wait31 bound to: 9'b010001000 
	Parameter ST_Config17 bound to: 9'b010001001 
	Parameter St_wait48 bound to: 9'b010001010 
	Parameter ST_Config18 bound to: 9'b010001011 
	Parameter St_wait49 bound to: 9'b010001100 
	Parameter St_wait50 bound to: 9'b010001101 
	Parameter St_wait51 bound to: 9'b010001110 
	Parameter ST_Config19 bound to: 9'b010001111 
	Parameter St_wait52 bound to: 9'b010010000 
	Parameter ST_Config20 bound to: 9'b010010001 
	Parameter St_wait53 bound to: 9'b010010010 
	Parameter St_wait54 bound to: 9'b010010011 
	Parameter ST_Config21 bound to: 9'b010010100 
	Parameter St_wait55 bound to: 9'b010010101 
	Parameter ST_Config22 bound to: 9'b010010110 
	Parameter St_wait56 bound to: 9'b010010111 
	Parameter St_wait57 bound to: 9'b010011000 
	Parameter ST_Config23 bound to: 9'b010011001 
	Parameter St_wait58 bound to: 9'b010011010 
	Parameter ST_Config24 bound to: 9'b010011011 
	Parameter St_wait59 bound to: 9'b010011100 
	Parameter Break_Loop bound to: 9'b010011101 
	Parameter ST_CountRst bound to: 9'b010011110 
	Parameter ST_Start_Cnt bound to: 9'b010011111 
	Parameter CS_high16 bound to: 9'b010100000 
	Parameter w_busy43 bound to: 9'b010100001 
	Parameter st_GPIOA15 bound to: 9'b010100010 
	Parameter st_GPIOA16 bound to: 9'b010100011 
	Parameter st_GPIOA17 bound to: 9'b010100100 
	Parameter w_busy40 bound to: 9'b010100101 
	Parameter w_busy41 bound to: 9'b010100110 
	Parameter w_busy42 bound to: 9'b010100111 
	Parameter st_GPIOA12 bound to: 9'b010101000 
	Parameter st_GPIOA13 bound to: 9'b010101001 
	Parameter st_GPIOA14 bound to: 9'b010101010 
	Parameter w_busy18 bound to: 9'b010101011 
	Parameter w_busy19 bound to: 9'b010101100 
	Parameter w_busy20 bound to: 9'b010101101 
	Parameter st_GPIOA18 bound to: 9'b010101110 
	Parameter st_GPIOA19 bound to: 9'b010101111 
	Parameter st_GPIOA20 bound to: 9'b010110000 
	Parameter w_busy45 bound to: 9'b010110001 
	Parameter w_busy46 bound to: 9'b010110010 
	Parameter w_busy47 bound to: 9'b010110011 
	Parameter CS_high11 bound to: 9'b010110100 
	Parameter w_busy49 bound to: 9'b010110101 
	Parameter CS_high18 bound to: 9'b010110110 
	Parameter w_busy53 bound to: 9'b010110111 
	Parameter st_GPIOA21 bound to: 9'b010111000 
	Parameter st_GPIOA22 bound to: 9'b010111001 
	Parameter st_GPIOA23 bound to: 9'b010111010 
	Parameter w_busy21 bound to: 9'b010111011 
	Parameter w_busy22 bound to: 9'b010111100 
	Parameter w_busy23 bound to: 9'b010111101 
	Parameter st_GPIOA24 bound to: 9'b010111110 
	Parameter st_GPIOA25 bound to: 9'b010111111 
	Parameter st_GPIOA26 bound to: 9'b011000000 
	Parameter w_busy50 bound to: 9'b011000001 
	Parameter w_busy51 bound to: 9'b011000010 
	Parameter w_busy52 bound to: 9'b011000011 
	Parameter s0 bound to: 9'b011000100 
	Parameter s1 bound to: 9'b011000101 
	Parameter End_Select1 bound to: 9'b011000110 
	Parameter ST_Read_reg3 bound to: 9'b011000111 
	Parameter Start_reading bound to: 9'b011001000 
	Parameter St_wait64 bound to: 9'b011001001 
	Parameter ST_Rest_RS_16 bound to: 9'b011001010 
	Parameter s2 bound to: 9'b011001011 
	Parameter s3 bound to: 9'b011001100 
	Parameter s4 bound to: 9'b011001101 
	Parameter s5 bound to: 9'b011001110 
	Parameter s6 bound to: 9'b011001111 
	Parameter s7 bound to: 9'b011010000 
	Parameter Break_Loop1 bound to: 9'b011010001 
	Parameter St_wait66 bound to: 9'b011010010 
	Parameter St_wait67 bound to: 9'b011010011 
	Parameter St_wait2 bound to: 9'b011010100 
	Parameter End_Conf bound to: 9'b011010101 
	Parameter Offset_cal1 bound to: 9'b011010110 
	Parameter Offset__cal4 bound to: 9'b011010111 
	Parameter Offset__cal5 bound to: 9'b011011000 
	Parameter Offset__cal6 bound to: 9'b011011001 
	Parameter St_wait60 bound to: 9'b011011010 
	Parameter St_wait61 bound to: 9'b011011011 
	Parameter St_wait62 bound to: 9'b011011100 
	Parameter ST_Config25 bound to: 9'b011011101 
	Parameter ST_Config26 bound to: 9'b011011110 
	Parameter St_wait63 bound to: 9'b011011111 
	Parameter ST_Config27 bound to: 9'b011100000 
	Parameter St_wait65 bound to: 9'b011100001 
	Parameter ST_Config28 bound to: 9'b011100010 
	Parameter St_wait68 bound to: 9'b011100011 
	Parameter ST_Config29 bound to: 9'b011100100 
	Parameter St_wait69 bound to: 9'b011100101 
	Parameter ST_Config30 bound to: 9'b011100110 
	Parameter St_wait70 bound to: 9'b011100111 
	Parameter St_wait71 bound to: 9'b011101000 
	Parameter ST_Config31 bound to: 9'b011101001 
	Parameter St_wait72 bound to: 9'b011101010 
	Parameter ST_Config32 bound to: 9'b011101011 
	Parameter St_wait73 bound to: 9'b011101100 
	Parameter ST_Config33 bound to: 9'b011101101 
	Parameter St_wait74 bound to: 9'b011101110 
	Parameter St_wait75 bound to: 9'b011101111 
	Parameter ST_Config34 bound to: 9'b011110000 
	Parameter St_wait76 bound to: 9'b011110001 
	Parameter ST_Config35 bound to: 9'b011110010 
	Parameter St_wait77 bound to: 9'b011110011 
	Parameter ST_Config36 bound to: 9'b011110100 
	Parameter St_wait78 bound to: 9'b011110101 
	Parameter s8 bound to: 9'b011110110 
	Parameter s9 bound to: 9'b011110111 
	Parameter s10 bound to: 9'b011111000 
	Parameter Gain_cal4 bound to: 9'b011111001 
	Parameter Gain_cal5 bound to: 9'b011111010 
	Parameter Gain_cal6 bound to: 9'b011111011 
	Parameter Gain_cal7 bound to: 9'b011111100 
	Parameter ST_Config37 bound to: 9'b011111101 
	Parameter St_wait79 bound to: 9'b011111110 
	Parameter ST_Config38 bound to: 9'b011111111 
	Parameter St_wait80 bound to: 9'b100000000 
	Parameter St_wait81 bound to: 9'b100000001 
	Parameter St_wait82 bound to: 9'b100000010 
	Parameter ST_Config39 bound to: 9'b100000011 
	Parameter St_wait83 bound to: 9'b100000100 
	Parameter ST_Config40 bound to: 9'b100000101 
	Parameter St_wait84 bound to: 9'b100000110 
	Parameter St_wait85 bound to: 9'b100000111 
	Parameter ST_Config41 bound to: 9'b100001000 
	Parameter St_wait86 bound to: 9'b100001001 
	Parameter ST_Config42 bound to: 9'b100001010 
	Parameter St_wait87 bound to: 9'b100001011 
	Parameter St_wait88 bound to: 9'b100001100 
	Parameter ST_Config43 bound to: 9'b100001101 
	Parameter St_wait89 bound to: 9'b100001110 
	Parameter ST_Config44 bound to: 9'b100001111 
	Parameter St_wait90 bound to: 9'b100010000 
	Parameter s11 bound to: 9'b100010001 
	Parameter s12 bound to: 9'b100010010 
	Parameter s13 bound to: 9'b100010011 
	Parameter write_csrs8 bound to: 9'b100010100 
	Parameter write_csrs9 bound to: 9'b100010101 
	Parameter write_csrs10 bound to: 9'b100010110 
	Parameter write_csrs11 bound to: 9'b100010111 
	Parameter write_csrs3 bound to: 9'b100011000 
	Parameter write_csrs12 bound to: 9'b100011001 
	Parameter write_csrs13 bound to: 9'b100011010 
	Parameter St_wait91 bound to: 9'b100011011 
	Parameter St_wait92 bound to: 9'b100011100 
	Parameter St_wait93 bound to: 9'b100011101 
	Parameter St_wait94 bound to: 9'b100011110 
	Parameter St_wait95 bound to: 9'b100011111 
	Parameter St_wait96 bound to: 9'b100100000 
	Parameter St_wait97 bound to: 9'b100100001 
	Parameter ST_Config45 bound to: 9'b100100010 
	Parameter ST_Config46 bound to: 9'b100100011 
	Parameter ST_Config47 bound to: 9'b100100100 
	Parameter ST_Config48 bound to: 9'b100100101 
	Parameter St_wait21 bound to: 9'b100100110 
	Parameter St_wait22 bound to: 9'b100100111 
	Parameter St_wait23 bound to: 9'b100101000 
	Parameter St_wait24 bound to: 9'b100101001 
	Parameter ST_Rest_3 bound to: 9'b100101010 
	Parameter ST_Rest_6 bound to: 9'b100101011 
	Parameter St_wait3 bound to: 9'b100101100 
	Parameter ST_Rest_RS_4 bound to: 9'b100101101 
	Parameter ST_Rest_RS_5 bound to: 9'b100101110 
	Parameter ST_Rest_sw1 bound to: 9'b100101111 
	Parameter ST_Rest_RS_6 bound to: 9'b100110000 
	Parameter St_wait4 bound to: 9'b100110001 
	Parameter St_wait9 bound to: 9'b100110010 
	Parameter St_Reset_Rs_sw1 bound to: 9'b100110011 
	Parameter St_wait5 bound to: 9'b100110100 
	Parameter ST_Init_2 bound to: 9'b100110101 
	Parameter ST_wait_2 bound to: 9'b100110110 
	Parameter ST_Init_3 bound to: 9'b100110111 
	Parameter ST_wait_3 bound to: 9'b100111000 
	Parameter ST_Init_incr1 bound to: 9'b100111001 
	Parameter st_Init_3 bound to: 9'b100111010 
	Parameter ST_wait_16 bound to: 9'b100111011 
	Parameter Done1 bound to: 9'b100111100 
	Parameter write_elink1 bound to: 9'b100111101 
	Parameter ST_Read_reg4 bound to: 9'b100111110 
	Parameter Start_reading1 bound to: 9'b100111111 
	Parameter St_wait98 bound to: 9'b101000000 
	Parameter ST_Rest_RS_17 bound to: 9'b101000001 
	Parameter Break_Loop3 bound to: 9'b101000010 
	Parameter St_wait99 bound to: 9'b101000011 
	Parameter St_wait100 bound to: 9'b101000100 
	Parameter ST_read_elink1 bound to: 9'b101000101 
	Parameter Done2 bound to: 9'b101000110 
	Parameter write_elink2 bound to: 9'b101000111 
	Parameter ST_Read_reg5 bound to: 9'b101001000 
	Parameter Start_reading2 bound to: 9'b101001001 
	Parameter St_wait101 bound to: 9'b101001010 
	Parameter ST_Rest_RS_18 bound to: 9'b101001011 
	Parameter Break_Loop4 bound to: 9'b101001100 
	Parameter St_wait102 bound to: 9'b101001101 
	Parameter St_wait103 bound to: 9'b101001110 
	Parameter Rst_cnt bound to: 9'b101001111 
	Parameter Increment_cnt bound to: 9'b101010000 
	Parameter Done3 bound to: 9'b101010001 
	Parameter write_elink3 bound to: 9'b101010010 
	Parameter ST_Read_reg6 bound to: 9'b101010011 
	Parameter Start_reading3 bound to: 9'b101010100 
	Parameter St_wait104 bound to: 9'b101010101 
	Parameter ST_Rest_RS_19 bound to: 9'b101010110 
	Parameter Break_Loop5 bound to: 9'b101010111 
	Parameter St_wait105 bound to: 9'b101011000 
	Parameter St_wait106 bound to: 9'b101011001 
	Parameter Offset_cal2 bound to: 9'b101011010 
	Parameter St_wait107 bound to: 9'b101011011 
	Parameter ST_Config49 bound to: 9'b101011100 
	Parameter St_wait110 bound to: 9'b101011101 
	Parameter ST_Config_sw bound to: 9'b101011110 
	Parameter s14 bound to: 9'b101011111 
	Parameter Offset_cal3 bound to: 9'b101100000 
	Parameter St_wait108 bound to: 9'b101100001 
	Parameter ST_Config50 bound to: 9'b101100010 
	Parameter St_wait111 bound to: 9'b101100011 
	Parameter ST_Config_sw1 bound to: 9'b101100100 
	Parameter Offset_cal4 bound to: 9'b101100101 
	Parameter St_wait109 bound to: 9'b101100110 
	Parameter ST_Config51 bound to: 9'b101100111 
	Parameter St_wait112 bound to: 9'b101101000 
	Parameter ST_Config_sw2 bound to: 9'b101101001 
	Parameter s15 bound to: 9'b101101010 
	Parameter Offset_cal5 bound to: 9'b101101011 
	Parameter St_wait113 bound to: 9'b101101100 
	Parameter ST_Config52 bound to: 9'b101101101 
	Parameter St_wait114 bound to: 9'b101101110 
	Parameter ST_Config_sw3 bound to: 9'b101101111 
	Parameter s16 bound to: 9'b101110000 
	Parameter St_wait115 bound to: 9'b101110001 
	Parameter St_wait116 bound to: 9'b101110010 
	Parameter Offset_cal6 bound to: 9'b101110011 
	Parameter ST_Config_sw4 bound to: 9'b101110100 
	Parameter ST_Config53 bound to: 9'b101110101 
	Parameter s17 bound to: 9'b101110110 
	Parameter Offset_cal7 bound to: 9'b101110111 
	Parameter St_wait117 bound to: 9'b101111000 
	Parameter ST_Config_sw5 bound to: 9'b101111001 
	Parameter ST_Config54 bound to: 9'b101111010 
	Parameter St_wait118 bound to: 9'b101111011 
	Parameter s18 bound to: 9'b101111100 
	Parameter ST_Config55 bound to: 9'b101111101 
	Parameter St_wait119 bound to: 9'b101111110 
	Parameter St_wait120 bound to: 9'b101111111 
	Parameter ST_Config_sw6 bound to: 9'b110000000 
	Parameter Offset_cal8 bound to: 9'b110000001 
	Parameter s19 bound to: 9'b110000010 
	Parameter St_wait121 bound to: 9'b110000011 
	Parameter St_wait122 bound to: 9'b110000100 
	Parameter Offset_cal9 bound to: 9'b110000101 
	Parameter ST_Config_sw7 bound to: 9'b110000110 
	Parameter ST_Config56 bound to: 9'b110000111 
	Parameter Offset_cal10 bound to: 9'b110001000 
	Parameter St_wait123 bound to: 9'b110001001 
	Parameter ST_Config57 bound to: 9'b110001010 
	Parameter ST_Config_sw8 bound to: 9'b110001011 
	Parameter St_wait124 bound to: 9'b110001100 
	Parameter s20 bound to: 9'b110001101 
	Parameter ST_Config_sw9 bound to: 9'b110001110 
	Parameter St_wait125 bound to: 9'b110001111 
	Parameter St_wait126 bound to: 9'b110010000 
	Parameter Offset_cal11 bound to: 9'b110010001 
	Parameter ST_Config58 bound to: 9'b110010010 
	Parameter s21 bound to: 9'b110010011 
	Parameter Offset_cal12 bound to: 9'b110010100 
	Parameter ST_Config_sw10 bound to: 9'b110010101 
	Parameter St_wait127 bound to: 9'b110010110 
	Parameter ST_Config59 bound to: 9'b110010111 
	Parameter St_wait128 bound to: 9'b110011000 
	Parameter s22 bound to: 9'b110011001 
	Parameter St_wait129 bound to: 9'b110011010 
	Parameter ST_Config_sw11 bound to: 9'b110011011 
	Parameter St_wait130 bound to: 9'b110011100 
	Parameter Offset_cal13 bound to: 9'b110011101 
	Parameter ST_Config60 bound to: 9'b110011110 
	Parameter s23 bound to: 9'b110011111 
	Parameter s25 bound to: 9'b110100000 
	Parameter s24 bound to: 9'b110100001 
	Parameter CS_high17 bound to: 9'b110100010 
	Parameter w_busy44 bound to: 9'b110100011 
	Parameter CS_high19 bound to: 9'b110100100 
	Parameter w_busy48 bound to: 9'b110100101 
	Parameter CS_high6 bound to: 9'b110100110 
	Parameter w_busy33 bound to: 9'b110100111 
	Parameter st_GPIOA3 bound to: 9'b110101000 
	Parameter st_GPIOA4 bound to: 9'b110101001 
	Parameter st_GPIOA5 bound to: 9'b110101010 
	Parameter w_busy24 bound to: 9'b110101011 
	Parameter w_busy25 bound to: 9'b110101100 
	Parameter w_busy32 bound to: 9'b110101101 
	Parameter Wait_Oscillator bound to: 9'b110101110 
	Parameter ST_Rest_RS_7 bound to: 9'b110101111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/spi_control_sm_fsm.v:2704]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/spi_control_sm_fsm.v:4541]
WARNING: [Synth 8-689] width (8) of port connection 'statedeb' does not match port width (9) of module 'spi_control_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/spi_core_struct.v:120]
	Parameter CLKS_PER_HALF_BITS bound to: 200 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 200 - type: integer 
	Parameter ST_RESET bound to: 2'b00 
	Parameter ST_WAIT_0 bound to: 2'b01 
	Parameter ST_WAIT_1 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/top_led_enable_sm_fsm.v:98]
	Parameter LENGTH bound to: 3000 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter LENGTH bound to: 3000 - type: integer 
	Parameter LENGTH bound to: 3000 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2630.855 ; gain = 173.547 ; free physical = 1312 ; free virtual = 6725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2645.695 ; gain = 188.387 ; free physical = 1341 ; free virtual = 6767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2645.695 ; gain = 188.387 ; free physical = 1341 ; free virtual = 6767
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2648.664 ; gain = 0.000 ; free physical = 1182 ; free virtual = 6626
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'inst/seu_shift_combined0/clkbuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/ip_repo/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'inst/ip_xadc_wrapper0/xadc_wiz_inst/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/ip_repo/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'inst/ip_xadc_wrapper0/xadc_wiz_inst/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mopshub_board_v2_mopshub_top_board_16_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mopshub_board_v2_mopshub_top_board_16_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2876.164 ; gain = 0.000 ; free physical = 949 ; free virtual = 6430
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2884.102 ; gain = 7.938 ; free physical = 1031 ; free virtual = 6547
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 1840 ; free virtual = 7543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 1839 ; free virtual = 7541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/ip_xadc_wrapper0/xadc_wiz_inst/inst. (constraint file  /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/dont_touch.xdc, line 13).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ip_xadc_wrapper0/xadc_wiz_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 1862 ; free virtual = 7566
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'elink_data_gen_sm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'can_interface_sm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'macfsm2'
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'llc_fsm2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Control_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'bittime2'
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'faultfsm2'
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'interruptunit2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'debug_uart_sm'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'debug_uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'spi_control_sm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'top_led_enable_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_Reset |                           000000 |                           000000
                 ST_WAIT |                           000001 |                           000001
             choose_test |                           000010 |                           001011
           ST_start_test |                           000011 |                           001001
             ST_Bus_cnt2 |                           000100 |                           001000
           ST_En_Buffer1 |                           000101 |                           000110
            ST_End_Read1 |                           000110 |                           000111
            ST_End_Read2 |                           000111 |                           001010
            ST_Done_Wait |                           001000 |                           000010
                      s1 |                           001001 |                           001101
             ST_Rst_Cnt2 |                           001010 |                           000100
             ST_Loop_cnt |                           001011 |                           000011
        ST_counter_Wait1 |                           001100 |                           000101
                  ST_SOP |                           001101 |                           001110
                 ST_EOP1 |                           001110 |                           001111
            ST_Set_DATA1 |                           001111 |                           010000
                ST_DATA1 |                           010000 |                           010001
            ST_Set_DATA2 |                           010001 |                           010100
                ST_DATA2 |                           010010 |                           010101
            ST_Set_DATA3 |                           010011 |                           010011
                ST_DATA3 |                           010100 |                           010010
            ST_Set_DATA4 |                           010101 |                           010110
                ST_DATA4 |                           010110 |                           011001
            ST_Set_DATA5 |                           010111 |                           010111
                ST_DATA5 |                           011000 |                           011010
            ST_Set_DATA6 |                           011001 |                           011100
                ST_DATA6 |                           011010 |                           011111
            ST_Set_DATA7 |                           011011 |                           100000
                ST_DATA7 |                           011100 |                           100001
            ST_Set_DATA8 |                           011101 |                           100010
                ST_DATA8 |                           011110 |                           011110
              ST_SET_EOP |                           011111 |                           011101
                  ST_EOP |                           100000 |                           011011
              ST_irq_sig |                           100001 |                           011000
           ST_Done_Wait1 |                           100010 |                           001100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'elink_data_gen_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_reset |                          0000000 |                          0000001
                 ST_IDLE |                          0000001 |                          0000000
             ST_general1 |                          0000010 |                          0011011
          ST_general1_cs |                          0000011 |                          0111000
               ST_rstirq |                          0000100 |                          0011010
            ST_rstirq_cs |                          0000101 |                          0111001
               Wait_bits |                          0000110 |                          0110000
                    idr1 |                          0000111 |                          0001111
              store_idr1 |                          0001000 |                          0001110
                     RB1 |                          0001001 |                          0001100
               store_RB1 |                          0001010 |                          0001101
                     RB2 |                          0001011 |                          0010000
               store_RB2 |                          0001100 |                          0010001
                     RB3 |                          0001101 |                          0010010
               store_RB3 |                          0001110 |                          0010100
                     RB4 |                          0001111 |                          0010011
               store_RB4 |                          0010000 |                          0010110
              end_readst |                          0010001 |                          0010101
           ST_start_init |                          0010010 |                          0001010
             ST_wait_can |                          0010011 |                          0001011
            ST_prescalar |                          0010100 |                          0000010
           ST_prescal_CS |                          0010101 |                          0110001
              ST_general |                          0010110 |                          0000011
           ST_general_cs |                          0010111 |                          0110010
                ST_encom |                          0011000 |                          0000100
             ST_encom_cs |                          0011001 |                          0110011
                 ST_idr3 |                          0011010 |                          0110100
              ST_idr3_cs |                          0011011 |                          0000111
                 ST_idr4 |                          0011100 |                          0110101
             ST_idr41_cs |                          0011101 |                          0001000
              ST_accmask |                          0011110 |                          0110110
           ST_accmask_cs |                          0011111 |                          0000101
            ST_accmaskcs |                          0100000 |                          0110111
                accmask1 |                          0100001 |                          0000110
              ST_endinit |                          0100010 |                          0001001
            ST_start_cnt |                          0100011 |                          0100001
             Set_bus_Id2 |                          0100100 |                          0101111
                 set_gen |                          0100101 |                          0011001
                set_gen1 |                          0100110 |                          0111010
                 set_id1 |                          0100111 |                          0101011
                 set_id2 |                          0101000 |                          0111011
                  set_d8 |                          0101001 |                          1000000
                  set_d1 |                          0101010 |                          0011000
                  set_d2 |                          0101011 |                          0101110
                  set_d7 |                          0101100 |                          0111111
                  set_d6 |                          0101101 |                          0111110
                  set_d3 |                          0101110 |                          0010111
                  set_d5 |                          0101111 |                          0111101
                  set_d4 |                          0110000 |                          0101101
                 set_tc1 |                          0110001 |                          0111100
                  set_tc |                          0110010 |                          0101100
            ST_general_n |                          0110011 |                          1000001
         ST_general_cs_n |                          0110100 |                          0011101
             ST_rstirq_n |                          0110101 |                          0011100
          ST_rstirq_cs_n |                          0110110 |                          1000010
             ST_loop_rst |                          0110111 |                          0100000
           ST_countrst_n |                          0111000 |                          0011111
                ST_start |                          0111001 |                          0011110
           ST_start_trim |                          0111010 |                          0100011
            ST_general_t |                          0111011 |                          0100100
         ST_general_cs_t |                          0111100 |                          1000011
                 ST_id_t |                          0111101 |                          0100101
              ST_id_cs_t |                          0111110 |                          1000100
              ST_data1_t |                          0111111 |                          0100110
           ST_data1_cs_t |                          1000000 |                          1000101
              ST_data2_t |                          1000001 |                          0100111
                     d10 |                          1000010 |                          1000110
                      d7 |                          1000011 |                          0101000
                     d11 |                          1000100 |                          1000111
                      d8 |                          1000101 |                          0101001
                     d12 |                          1000110 |                          1001000
                     tc1 |                          1000111 |                          0101010
                     tc2 |                          1001000 |                          1001001
          ST_finish_trim |                          1001001 |                          0100010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'can_interface_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              sync_start |                         00000000 |                         00000000
             sync_sample |                         00000001 |                         00000001
                sync_sum |                         00000010 |                         00000010
                sync_end |                         00000011 |                         00000011
         bus_idle_sample |                         00000100 |                         00001001
         inter_goregtran |                         00000101 |                         00000110
        inter_regtrancnt |                         00000110 |                         00001011
   inter_arbit_tsftrsmpl |                         00000111 |                         10000001
     tra_arbit_tactrsftn |                         00001000 |                         00001110
    tra_arbit_tnsftrsmpl |                         00001001 |                         00010100
    tra_arbit_tnactrnsft |                         00001010 |                         00010010
     tra_arbit_tsftrsmpl |                         00001011 |                         00010011
    tra_arbit_tactrsftsr |                         00001100 |                         00001111
     tra_arbit_tactrsfte |                         00001101 |                         00010000
    tra_arbit_tactrsfter |                         00001110 |                         00010001
    tra_data_activatecrc |                         00001111 |                         00010110
        tra_data_noshift |                         00010000 |                         00011001
    tra_data_activatncrc |                         00010001 |                         00010111
       tra_data_shifting |                         00010010 |                         00011000
      tra_data_lastshift |                         00010011 |                         00011010
        tra_data_loadcrc |                         00010100 |                         00011011
     tra_crc_activatedec |                         00010101 |                         00011100
         tra_crc_noshift |                         00010110 |                         00011111
     tra_crc_activatndec |                         00010111 |                         00011101
        tra_crc_shifting |                         00011000 |                         00011110
         tra_crc_delshft |                         00011001 |                         00100000
         tra_ack_sendack |                         00011010 |                         00100001
        tra_ack_shifting |                         00011011 |                         00100010
         tra_ack_stopack |                         00011100 |                         00100011
       tra_edof_sendrecb |                         00011101 |                         00100100
       tra_edof_shifting |                         00011110 |                         00100101
         tra_edof_dectra |                         00011111 |                         01111111
     tra_arbit_goreceive |                         00100000 |                         00010101
    errorpassiv_firstrec |                         00100001 |                         01011111
  errorpassiv_inceinsrec |                         00100010 |                         01100000
  errorpassiv_incachtrec |                         00100011 |                         01100001
  errorpassiv_incachttra |                         00100100 |                         01100011
    errorpassiv_incsrecb |                         00100101 |                         01100100
      errorpassiv_check1 |                         00100110 |                         01101001
   errorpassiv_zersrecbi |                         00100111 |                         01100101
   errorpassiv_zersrecbz |                         00101000 |                         01100111
   errorpassiv_zersrecbo |                         00101001 |                         01101000
    errorpassiv_newcount |                         00101010 |                         01110110
   errorpassiv_prepcount |                         00101011 |                         01110111
    errorpassiv_preprecb |                         00101100 |                         01110101
    errorpassiv_wtonrecb |                         00101101 |                         01101011
      errorpassiv_check2 |                         00101110 |                         01110000
   errorpassiv_dombitdct |                         00101111 |                         01101100
    errorpassiv_egtdombt |                         00110000 |                         01101101
    errorpassiv_egtdombr |                         00110001 |                         01101111
    errorpassiv_prepsend |                         00110010 |                         01110100
    errorpassiv_sendrecb |                         00110011 |                         01110001
      errorpassiv_check3 |                         00110100 |                         01110010
    errorpassiv_waitoclk |                         00110101 |                         01110011
            busoff_first |                         00110110 |                         01111000
           busoff_sample |                         00110111 |                         01111001
           busoff_increm |                         00111000 |                         01111011
           busoff_deccnt |                         00111001 |                         01111100
            inter_sample |                         00111010 |                         00000100
             inter_check |                         00111011 |                         00000101
           inter_preprec |                         00111100 |                         00001100
  inter_preprec_shifting |                         00111101 |                         10000000
       rec_flglen_sample |                         00111110 |                         00100110
      rec_flglen_noshift |                         00111111 |                         00101111
  rec_flglen_shiftstdrtr |                         01000000 |                         00100111
  rec_flglen_shiftextnor |                         01000001 |                         00101000
   rec_flglen_shiftdlc64 |                         01000010 |                         00101001
   rec_flglen_shiftdlc32 |                         01000011 |                         00101010
   rec_flglen_shiftdlc16 |                         01000100 |                         00101011
    rec_flglen_shiftdlc8 |                         01000101 |                         00101100
       rec_flglen_setdlc |                         01000110 |                         01000001
  rec_flglen_shiftextrtr |                         01000111 |                         00101101
     rec_flglen_shifting |                         01001000 |                         00101110
      rec_acptdat_sample |                         01001001 |                         00110000
     rec_acptdat_noshift |                         01001010 |                         00110010
    rec_acptdat_shifting |                         01001011 |                         00110001
   rec_acptdat_lastshift |                         01001100 |                         01000010
          rec_crc_rescnt |                         01001101 |                         00110011
          rec_crc_sample |                         01001110 |                         00110100
         rec_crc_noshift |                         01001111 |                         00110110
        rec_ack_recdelim |                         01010000 |                         00110111
       rec_ack_prepnoack |                         01010001 |                         00111001
           rec_ack_noack |                         01010010 |                         00111010
     rec_ack_prepgiveack |                         01010011 |                         00111000
         rec_ack_giveack |                         01010100 |                         00111011
        rec_ack_checkack |                         01010101 |                         00111100
         rec_ack_stopack |                         01010110 |                         00111101
         rec_edof_sample |                         01010111 |                         00111110
          rec_edof_check |                         01011000 |                         00111111
         rec_edof_endrec |                         01011001 |                         01000000
        rec_edof_lastbit |                         01011010 |                         01111101
          rec_edof_inter |                         01011011 |                         01111110
           over_firstdom |                         01011100 |                         01000011
           over_senddomb |                         01011101 |                         01000100
             over_check1 |                         01011110 |                         01000101
           over_preprecb |                         01011111 |                         01000110
           over_wtonrecb |                         01100000 |                         01000111
             over_check2 |                         01100001 |                         01001010
      over_increccounter |                         01100010 |                         01001000
      over_inctracounter |                         01100011 |                         01001001
           over_prepsend |                         01100100 |                         01001110
           over_sendrecb |                         01100101 |                         01001011
             over_check3 |                         01100110 |                         01001100
           over_waitoclk |                         01100111 |                         01001101
     erroractiv_firstdom |                         01101000 |                         01001111
   erroractiv_inceinsrec |                         01101001 |                         01010000
   erroractiv_incachtrec |                         01101010 |                         01010001
   erroractiv_incachttra |                         01101011 |                         01010010
     erroractiv_senddomb |                         01101100 |                         01010011
       erroractiv_check1 |                         01101101 |                         01010100
     erroractiv_preprecb |                         01101110 |                         01010101
     erroractiv_wtonrecb |                         01101111 |                         01010110
       erroractiv_check2 |                         01110000 |                         01011010
    erroractiv_dombitdct |                         01110001 |                         01010111
     erroractiv_egtdombt |                         01110010 |                         01011000
     erroractiv_egtdombr |                         01110011 |                         01011001
     erroractiv_prepsend |                         01110100 |                         01011110
     erroractiv_sendrecb |                         01110101 |                         01011011
       erroractiv_check3 |                         01110110 |                         01011100
     erroractiv_waitoclk |                         01110111 |                         01011101
        rec_crc_shifting |                         01111000 |                         00110101
             inter_react |                         01111001 |                         00000111
         inter_transhift |                         01111010 |                         00001010
         inter_incsigres |                         01111011 |                         00001101
            bus_idle_chk |                         01111100 |                         00001000
           busoff_setzer |                         01111101 |                         01111010
  errorpassiv_fillpuffer |                         01111110 |                         01100010
  errorpassiv_pufferdomi |                         01111111 |                         01101110
   errorpassiv_pufferdom |                         10000000 |                         01101010
   errorpassiv_pufferrec |                         10000001 |                         01100110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'macfsm2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                waitoact |                             0000 |                             0000
               tradrvdat |                             0001 |                             0001
               traruncap |                             0010 |                             0010
               tralodsft |                             0011 |                             0011
               trawtosuc |                             0100 |                             0100
              trasetvall |                             0101 |                             0101
              trasetvalh |                             0110 |                             0111
             recwrtmesll |                             0111 |                             1000
             recwrtmeslh |                             1000 |                             1001
             recwrtmeshl |                             1001 |                             1010
             recwrtmeshh |                             1010 |                             1011
                resetste |                             1011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'sequential' in module 'llc_fsm2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ResetZ |                              000 |                              001
                    Idle |                              001 |                              101
                  Normal |                              010 |                              000
           PosPhasFehler |                              011 |                              011
           NegPhasFehler |                              100 |                              010
         Synchronisation |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Control_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              resetstate |                             0000 |                             1000
                 hardset |                             0001 |                             0001
                  normal |                             0010 |                             0000
               stretchok |                             0011 |                             0010
              stretchnok |                             0100 |                             0011
              sndprescnt |                             0101 |                             0110
             samplepoint |                             0110 |                             0111
                 slimnok |                             0111 |                             0101
                  slimok |                             1000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'bittime2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              erroractiv |                            00001 |                              000
                 warning |                            00010 |                              100
             errorpassiv |                            00100 |                              001
                   busof |                            01000 |                              010
              resetstate |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'one-hot' in module 'faultfsm2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                waitoact |                               00 |                               00
                 statind |                               01 |                               11
                  traind |                               10 |                               10
                  recind |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'sequential' in module 'interruptunit2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                          0000001 |                              000
               ST_SEL_SM |                          0000010 |                              001
           ST_write_fifo |                          0000100 |                              010
                 ST_wait |                          0001000 |                              110
            ST_read_fifo |                          0010000 |                              011
           ST_write_uart |                          0100000 |                              100
           ST_write_done |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'debug_uart_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'debug_uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_reset |                        000000000 |                        000000001
            ST_waittoact |                        000000001 |                        000000000
                   start |                        000000010 |                        000000010
              ST_IODIRA0 |                        000000011 |                        000101011
                 w_busy0 |                        000000100 |                        000101100
              ST_IODIRA1 |                        000000101 |                        000101101
                 w_busy1 |                        000000110 |                        000101110
              ST_IODIRA2 |                        000000111 |                        000101111
                 w_busy2 |                        000001000 |                        000110000
                CS_high0 |                        000001001 |                        001001001
                w_busy26 |                        000001010 |                        001001111
               st_IODIRB |                        000001011 |                        000110100
                 w_busy3 |                        000001100 |                        000110101
              st_IODIRB1 |                        000001101 |                        000110010
                 w_busy4 |                        000001110 |                        000110110
              st_IODIRB2 |                        000001111 |                        000110011
                 w_busy5 |                        000010000 |                        000110001
                CS_high1 |                        000010001 |                        001001010
                w_busy27 |                        000010010 |                        001010000
               st_GPIOB0 |                        000010011 |                        000111100
                 w_busy6 |                        000010100 |                        000111011
               st_GPIOB1 |                        000010101 |                        000111001
                 w_busy7 |                        000010110 |                        000110111
               st_GPIOB2 |                        000010111 |                        000111000
                 w_busy8 |                        000011000 |                        000111010
                CS_high2 |                        000011001 |                        001001011
                w_busy28 |                        000011010 |                        001010001
                st_GPPUA |                        000011011 |                        000111101
                 w_busy9 |                        000011100 |                        000111111
               st_GPPUA1 |                        000011101 |                        001000001
                w_busy11 |                        000011110 |                        000111110
               st_GPPUA2 |                        000011111 |                        001000000
                w_busy10 |                        000100000 |                        001000010
                CS_high3 |                        000100001 |                        001001100
                w_busy29 |                        000100010 |                        001010010
                st_GPPUB |                        000100011 |                        001001000
                w_busy12 |                        000100100 |                        001000101
               st_GPPUB1 |                        000100101 |                        001000011
                w_busy13 |                        000100110 |                        001000100
               st_GPPUB2 |                        000100111 |                        001000110
                w_busy14 |                        000101000 |                        001000111
                CS_high4 |                        000101001 |                        001001101
                w_busy30 |                        000101010 |                        001010011
                st_GPIOA |                        000101011 |                        000000101
                w_busy15 |                        000101100 |                        000101000
               st_GPIOA1 |                        000101101 |                        000000110
                w_busy16 |                        000101110 |                        000101001
               st_GPIOA2 |                        000101111 |                        000000111
                w_busy17 |                        000110000 |                        000101010
                CS_high5 |                        000110001 |                        001001110
                w_busy31 |                        000110010 |                        001010100
              st_GPIOA15 |                        000110011 |                        010100010
                w_busy40 |                        000110100 |                        010100101
              st_GPIOA16 |                        000110101 |                        010100011
                w_busy41 |                        000110110 |                        010100110
              st_GPIOA17 |                        000110111 |                        010100100
                w_busy42 |                        000111000 |                        010100111
               CS_high16 |                        000111001 |                        010100000
                w_busy43 |                        000111010 |                        010100001
              End_Select |                        000111011 |                        000001000
                  start1 |                        000111100 |                        000000100
         Wait_Oscillator |                        000111101 |                        110101110
               ST_Init_0 |                        000111110 |                        001010101
               ST_wait_0 |                        000111111 |                        001010110
               ST_Init_1 |                        001000000 |                        001010111
               ST_wait_1 |                        001000001 |                        001011000
            ST_Init_incr |                        001000010 |                        001011001
               st_Init_2 |                        001000011 |                        001011010
              ST_wait_15 |                        001000100 |                        001011011
               ST_Rest_1 |                        001000101 |                        000100001
                 St_wait |                        001000110 |                        000100010
               ST_Rest_2 |                        001000111 |                        000011111
                St_wait1 |                        001001000 |                        001011110
              ST_Rest_sw |                        001001001 |                        001011100
               ST_Rest_4 |                        001001010 |                        000100000
                St_wait6 |                        001001011 |                        001011111
            ST_Rest_RS_1 |                        001001100 |                        000100011
                St_wait7 |                        001001101 |                        001100000
            ST_Rest_RS_2 |                        001001110 |                        000100100
                St_wait2 |                        001001111 |                        011010100
          St_Reset_Rs_sw |                        001010000 |                        001100001
            ST_Rest_RS_3 |                        001010001 |                        001011101
              ST_Config1 |                        001010010 |                        000011101
               St_wait18 |                        001010011 |                        001100011
              ST_Config2 |                        001010100 |                        000011110
               St_wait17 |                        001010101 |                        001100010
              ST_Config3 |                        001010110 |                        000011100
               St_wait19 |                        001010111 |                        001100100
              ST_Config4 |                        001011000 |                        000011011
               St_wait20 |                        001011001 |                        001100101
             write_csrs0 |                        001011010 |                        000011000
               St_wait25 |                        001011011 |                        010000010
             write_csrs1 |                        001011100 |                        000011001
               St_wait26 |                        001011101 |                        010000011
             write_csrs2 |                        001011110 |                        000011010
               St_wait27 |                        001011111 |                        010000100
             write_csrs4 |                        001100000 |                        000010111
               St_wait28 |                        001100001 |                        010000101
             write_csrs5 |                        001100010 |                        000010110
               St_wait29 |                        001100011 |                        010000110
             write_csrs6 |                        001100100 |                        000010101
               St_wait30 |                        001100101 |                        010000111
             write_csrs7 |                        001100110 |                        000010100
               St_wait31 |                        001100111 |                        010001000
             Offset_cal6 |                        001101000 |                        101110011
              St_wait116 |                        001101001 |                        101110010
                     s17 |                        001101010 |                        101110110
             Offset_cal7 |                        001101011 |                        101110111
              St_wait117 |                        001101100 |                        101111000
                     s18 |                        001101101 |                        101111100
             Offset_cal8 |                        001101110 |                        110000001
              St_wait120 |                        001101111 |                        101111111
                     s19 |                        001110000 |                        110000010
             Offset_cal9 |                        001110001 |                        110000101
              St_wait122 |                        001110010 |                        110000100
                     s25 |                        001110011 |                        110100000
            Offset_cal10 |                        001110100 |                        110001000
              St_wait123 |                        001110101 |                        110001001
                     s20 |                        001110110 |                        110001101
            Offset_cal11 |                        001110111 |                        110010001
              St_wait126 |                        001111000 |                        110010000
                     s21 |                        001111001 |                        110010011
            Offset_cal12 |                        001111010 |                        110010100
              St_wait128 |                        001111011 |                        110011000
                     s22 |                        001111100 |                        110011001
            Offset_cal13 |                        001111101 |                        110011101
              St_wait129 |                        001111110 |                        110011010
                     s24 |                        001111111 |                        110100001
              Break_Loop |                        010000000 |                        010011101
             ST_CountRst |                        010000001 |                        010011110
                endinit1 |                        010000010 |                        000000011
            ST_Start_Cnt |                        010000011 |                        010011111
                      s0 |                        010000100 |                        011000100
               st_GPIOA3 |                        010000101 |                        110101000
                w_busy24 |                        010000110 |                        110101011
               st_GPIOA4 |                        010000111 |                        110101001
                w_busy25 |                        010001000 |                        110101100
               st_GPIOA5 |                        010001001 |                        110101010
                w_busy32 |                        010001010 |                        110101101
                CS_high6 |                        010001011 |                        110100110
                w_busy33 |                        010001100 |                        110100111
              st_GPIOA12 |                        010001101 |                        010101000
                w_busy18 |                        010001110 |                        010101011
              st_GPIOA13 |                        010001111 |                        010101001
                w_busy19 |                        010010000 |                        010101100
              st_GPIOA14 |                        010010001 |                        010101010
                w_busy20 |                        010010010 |                        010101101
               CS_high17 |                        010010011 |                        110100010
                w_busy44 |                        010010100 |                        110100011
              st_GPIOA18 |                        010010101 |                        010101110
                w_busy45 |                        010010110 |                        010110001
              st_GPIOA19 |                        010010111 |                        010101111
                w_busy46 |                        010011000 |                        010110010
              st_GPIOA20 |                        010011001 |                        010110000
                w_busy47 |                        010011010 |                        010110011
               CS_high19 |                        010011011 |                        110100100
                w_busy48 |                        010011100 |                        110100101
             End_Select1 |                        010011101 |                        011000110
                      s1 |                        010011110 |                        011000101
              st_GPIOA21 |                        010011111 |                        010111000
                w_busy21 |                        010100000 |                        010111011
              st_GPIOA22 |                        010100001 |                        010111001
                w_busy22 |                        010100010 |                        010111100
              st_GPIOA23 |                        010100011 |                        010111010
                w_busy23 |                        010100100 |                        010111101
               CS_high11 |                        010100101 |                        010110100
                w_busy49 |                        010100110 |                        010110101
              st_GPIOA24 |                        010100111 |                        010111110
                w_busy50 |                        010101000 |                        011000001
              st_GPIOA25 |                        010101001 |                        010111111
                w_busy51 |                        010101010 |                        011000010
              st_GPIOA26 |                        010101011 |                        011000000
                w_busy52 |                        010101100 |                        011000011
               CS_high18 |                        010101101 |                        010110110
                w_busy53 |                        010101110 |                        010110111
           ST_read_elink |                        010101111 |                        000001001
            ST_Read_reg3 |                        010110000 |                        011000111
           Start_reading |                        010110001 |                        011001000
               St_wait67 |                        010110010 |                        011010011
           ST_Rest_RS_16 |                        010110011 |                        011001010
               St_wait66 |                        010110100 |                        011010010
               St_wait64 |                        010110101 |                        011001001
             Break_Loop1 |                        010110110 |                        011010001
             write_elink |                        010110111 |                        000001011
                    Done |                        010111000 |                        000001010
               st_GPIOA9 |                        010111001 |                        000100101
              st_GPIOA10 |                        010111010 |                        000100110
              st_GPIOA11 |                        010111011 |                        000100111
          ST_read_elink1 |                        010111100 |                        101000101
               ST_Init_2 |                        010111101 |                        100110101
               ST_wait_2 |                        010111110 |                        100110110
               ST_Init_3 |                        010111111 |                        100110111
               ST_wait_3 |                        011000000 |                        100111000
           ST_Init_incr1 |                        011000001 |                        100111001
               st_Init_3 |                        011000010 |                        100111010
              ST_wait_16 |                        011000011 |                        100111011
               ST_Rest_6 |                        011000100 |                        100101011
                St_wait3 |                        011000101 |                        100101100
               ST_Rest_3 |                        011000110 |                        100101010
                St_wait4 |                        011000111 |                        100110001
             ST_Rest_sw1 |                        011001000 |                        100101111
            ST_Rest_RS_7 |                        011001001 |                        110101111
            ST_Rest_RS_4 |                        011001010 |                        100101101
                St_wait9 |                        011001011 |                        100110010
            ST_Rest_RS_5 |                        011001100 |                        100101110
                St_wait5 |                        011001101 |                        100110100
         St_Reset_Rs_sw1 |                        011001110 |                        100110011
            ST_Rest_RS_6 |                        011001111 |                        100110000
            ST_Read_reg6 |                        011010000 |                        101010011
          Start_reading3 |                        011010001 |                        101010100
              St_wait106 |                        011010010 |                        101011001
           ST_Rest_RS_19 |                        011010011 |                        101010110
              St_wait105 |                        011010100 |                        101011000
              St_wait104 |                        011010101 |                        101010101
             Break_Loop5 |                        011010110 |                        101010111
            write_elink3 |                        011010111 |                        101010010
                   Done3 |                        011011000 |                        101010001
             ST_Config47 |                        011011001 |                        100100100
               St_wait22 |                        011011010 |                        100100111
             ST_Config48 |                        011011011 |                        100100101
               St_wait21 |                        011011100 |                        100100110
             ST_Config46 |                        011011101 |                        100100011
               St_wait23 |                        011011110 |                        100101000
             ST_Config45 |                        011011111 |                        100100010
               St_wait24 |                        011100000 |                        100101001
            ST_Read_reg4 |                        011100001 |                        100111110
          Start_reading1 |                        011100010 |                        100111111
              St_wait100 |                        011100011 |                        101000100
           ST_Rest_RS_17 |                        011100100 |                        101000001
               St_wait99 |                        011100101 |                        101000011
               St_wait98 |                        011100110 |                        101000000
             Break_Loop3 |                        011100111 |                        101000010
            write_elink1 |                        011101000 |                        100111101
                   Done1 |                        011101001 |                        100111100
                 Rst_cnt |                        011101010 |                        101001111
             write_csrs3 |                        011101011 |                        100011000
               St_wait91 |                        011101100 |                        100011011
            write_csrs12 |                        011101101 |                        100011001
               St_wait92 |                        011101110 |                        100011100
            write_csrs13 |                        011101111 |                        100011010
               St_wait93 |                        011110000 |                        100011101
            write_csrs11 |                        011110001 |                        100010111
               St_wait94 |                        011110010 |                        100011110
            write_csrs10 |                        011110011 |                        100010110
               St_wait95 |                        011110100 |                        100011111
             write_csrs9 |                        011110101 |                        100010101
               St_wait96 |                        011110110 |                        100100000
             write_csrs8 |                        011110111 |                        100010100
               St_wait97 |                        011111000 |                        100100001
            ST_Read_reg5 |                        011111001 |                        101001000
          Start_reading2 |                        011111010 |                        101001001
              St_wait103 |                        011111011 |                        101001110
           ST_Rest_RS_18 |                        011111100 |                        101001011
              St_wait102 |                        011111101 |                        101001101
              St_wait101 |                        011111110 |                        101001010
             Break_Loop4 |                        011111111 |                        101001100
            write_elink2 |                        100000000 |                        101000111
                   Done2 |                        100000001 |                        101000110
             Offset_cal1 |                        100000010 |                        011010110
               St_wait60 |                        100000011 |                        011011010
             ST_Config25 |                        100000100 |                        011011101
               St_wait63 |                        100000101 |                        011011111
             ST_Config27 |                        100000110 |                        011100000
               St_wait65 |                        100000111 |                        011100001
             ST_Config26 |                        100001000 |                        011011110
               St_wait62 |                        100001001 |                        011011100
                      s8 |                        100001010 |                        011110110
            Offset__cal4 |                        100001011 |                        011010111
               St_wait61 |                        100001100 |                        011011011
             ST_Config28 |                        100001101 |                        011100010
               St_wait68 |                        100001110 |                        011100011
             ST_Config29 |                        100001111 |                        011100100
               St_wait69 |                        100010000 |                        011100101
             ST_Config30 |                        100010001 |                        011100110
               St_wait70 |                        100010010 |                        011100111
                      s9 |                        100010011 |                        011110111
            Offset__cal5 |                        100010100 |                        011011000
               St_wait71 |                        100010101 |                        011101000
             ST_Config31 |                        100010110 |                        011101001
               St_wait72 |                        100010111 |                        011101010
             ST_Config32 |                        100011000 |                        011101011
               St_wait73 |                        100011001 |                        011101100
             ST_Config33 |                        100011010 |                        011101101
               St_wait74 |                        100011011 |                        011101110
                     s10 |                        100011100 |                        011111000
            Offset__cal6 |                        100011101 |                        011011001
               St_wait75 |                        100011110 |                        011101111
             ST_Config34 |                        100011111 |                        011110000
               St_wait76 |                        100100000 |                        011110001
             ST_Config35 |                        100100001 |                        011110010
               St_wait77 |                        100100010 |                        011110011
             ST_Config36 |                        100100011 |                        011110100
               St_wait78 |                        100100100 |                        011110101
               Gain_cal4 |                        100100101 |                        011111001
               St_wait81 |                        100100110 |                        100000001
             ST_Config37 |                        100100111 |                        011111101
               St_wait79 |                        100101000 |                        011111110
             ST_Config38 |                        100101001 |                        011111111
               St_wait80 |                        100101010 |                        100000000
                     s11 |                        100101011 |                        100010001
               Gain_cal5 |                        100101100 |                        011111010
               St_wait82 |                        100101101 |                        100000010
             ST_Config39 |                        100101110 |                        100000011
               St_wait83 |                        100101111 |                        100000100
             ST_Config40 |                        100110000 |                        100000101
               St_wait84 |                        100110001 |                        100000110
                     s12 |                        100110010 |                        100010010
               Gain_cal6 |                        100110011 |                        011111011
               St_wait85 |                        100110100 |                        100000111
             ST_Config41 |                        100110101 |                        100001000
               St_wait86 |                        100110110 |                        100001001
             ST_Config42 |                        100110111 |                        100001010
               St_wait87 |                        100111000 |                        100001011
                     s13 |                        100111001 |                        100010011
               Gain_cal7 |                        100111010 |                        011111100
               St_wait88 |                        100111011 |                        100001100
             ST_Config43 |                        100111100 |                        100001101
               St_wait89 |                        100111101 |                        100001110
             ST_Config44 |                        100111110 |                        100001111
               St_wait90 |                        100111111 |                        100010000
                End_Conf |                        101000000 |                        011010101
           Increment_cnt |                        101000001 |                        101010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'spi_control_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_RESET |                               00 |                               00
               ST_WAIT_0 |                               01 |                               01
               ST_WAIT_1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'top_led_enable_sm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:26 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 1187 ; free virtual = 6990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 9     
	   2 Input   19 Bit       Adders := 8     
	   4 Input   18 Bit       Adders := 16    
	   2 Input   16 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 52    
	   2 Input    8 Bit       Adders := 55    
	   3 Input    8 Bit       Adders := 16    
	   2 Input    7 Bit       Adders := 17    
	   2 Input    6 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 64    
	   2 Input    5 Bit       Adders := 56    
	   2 Input    4 Bit       Adders := 129   
	   2 Input    3 Bit       Adders := 55    
	   2 Input    2 Bit       Adders := 32    
+---XORs : 
	   2 Input     29 Bit         XORs := 16    
	   2 Input     19 Bit         XORs := 8     
	   2 Input     16 Bit         XORs := 8     
	   2 Input     11 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 245   
+---Registers : 
	             3000 Bit    Registers := 2     
	               76 Bit    Registers := 1     
	               32 Bit    Registers := 35    
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 9     
	               19 Bit    Registers := 12    
	               16 Bit    Registers := 302   
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 52    
	                8 Bit    Registers := 147   
	                7 Bit    Registers := 18    
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 28    
	                4 Bit    Registers := 129   
	                3 Bit    Registers := 40    
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 4743  
+---RAMs : 
	            2560K Bit	(262144 X 10 bit)          RAMs := 2     
	             256K Bit	(32768 X 8 bit)          RAMs := 2     
+---Muxes : 
	  29 Input   75 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 98    
	   2 Input   31 Bit        Muxes := 16    
	   2 Input   29 Bit        Muxes := 16    
	   2 Input   24 Bit        Muxes := 1     
	  17 Input   24 Bit        Muxes := 1     
	  17 Input   23 Bit        Muxes := 1     
	   5 Input   22 Bit        Muxes := 9     
	   2 Input   22 Bit        Muxes := 27    
	   2 Input   16 Bit        Muxes := 179   
	   3 Input   16 Bit        Muxes := 33    
	  16 Input   16 Bit        Muxes := 16    
	   8 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 16    
	  16 Input   15 Bit        Muxes := 16    
	   7 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 32    
	  29 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 33    
	   4 Input    9 Bit        Muxes := 1     
	   6 Input    9 Bit        Muxes := 1     
	 322 Input    9 Bit        Muxes := 1     
	 502 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 2     
	 130 Input    8 Bit        Muxes := 16    
	 367 Input    8 Bit        Muxes := 16    
	   5 Input    8 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 48    
	   6 Input    8 Bit        Muxes := 12    
	  11 Input    8 Bit        Muxes := 30    
	  30 Input    8 Bit        Muxes := 1     
	  27 Input    8 Bit        Muxes := 1     
	 302 Input    8 Bit        Muxes := 1     
	  32 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	  71 Input    7 Bit        Muxes := 1     
	  74 Input    7 Bit        Muxes := 1     
	  90 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 75    
	   9 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 3     
	  35 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 18    
	   5 Input    5 Bit        Muxes := 17    
	   2 Input    5 Bit        Muxes := 181   
	  67 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	  41 Input    5 Bit        Muxes := 2     
	  56 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 181   
	   4 Input    4 Bit        Muxes := 17    
	  39 Input    4 Bit        Muxes := 16    
	   9 Input    4 Bit        Muxes := 16    
	  24 Input    4 Bit        Muxes := 16    
	  52 Input    4 Bit        Muxes := 1     
	 130 Input    3 Bit        Muxes := 16    
	   5 Input    3 Bit        Muxes := 49    
	   8 Input    3 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 52    
	   6 Input    3 Bit        Muxes := 16    
	  12 Input    3 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 16    
	  29 Input    3 Bit        Muxes := 1     
	 130 Input    2 Bit        Muxes := 144   
	   9 Input    2 Bit        Muxes := 32    
	   2 Input    2 Bit        Muxes := 189   
	   4 Input    2 Bit        Muxes := 16    
	   3 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 1500  
	 130 Input    1 Bit        Muxes := 480   
	   5 Input    1 Bit        Muxes := 170   
	   7 Input    1 Bit        Muxes := 22    
	   6 Input    1 Bit        Muxes := 50    
	  12 Input    1 Bit        Muxes := 208   
	   9 Input    1 Bit        Muxes := 96    
	   3 Input    1 Bit        Muxes := 59    
	   4 Input    1 Bit        Muxes := 82    
	  71 Input    1 Bit        Muxes := 5     
	  16 Input    1 Bit        Muxes := 96    
	  21 Input    1 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 17    
	  67 Input    1 Bit        Muxes := 16    
	  74 Input    1 Bit        Muxes := 4     
	  40 Input    1 Bit        Muxes := 2     
	  32 Input    1 Bit        Muxes := 17    
	  11 Input    1 Bit        Muxes := 30    
	  52 Input    1 Bit        Muxes := 12    
	  41 Input    1 Bit        Muxes := 1     
	  50 Input    1 Bit        Muxes := 12    
	 302 Input    1 Bit        Muxes := 13    
	 322 Input    1 Bit        Muxes := 15    
	  56 Input    1 Bit        Muxes := 3     
	  29 Input    1 Bit        Muxes := 7     
	  35 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:16 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 915 ; free virtual = 6840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------------+----------------+---------------+----------------+
|Module Name            | RTL Object     | Depth x Width | Implemented As | 
+-----------------------+----------------+---------------+----------------+
|can_elink_bridge_sm    | read_can_mode  | 32x1          | LUT            | 
|bus_rec_sm             | bus_rec_select | 128x5         | LUT            | 
|bus_rec_sm             | irq_can_rec    | 128x1         | LUT            | 
|bus_rec_sm             | end_choose_bus | 128x1         | LUT            | 
|elink_interface_rec_sm | cs_eread       | 64x1          | LUT            | 
|elink_interface_rec_sm | spi_tra_mode   | 64x1          | LUT            | 
|elink_interface_tra_sm | cs_ewrite      | 64x1          | LUT            | 
|macfsm2                | p_0_out        | 256x8         | LUT            | 
|bus_rec_sm             | bus_rec_select | 128x5         | LUT            | 
|bus_rec_sm             | irq_can_rec    | 128x1         | LUT            | 
|bus_rec_sm             | end_choose_bus | 128x1         | LUT            | 
|can_elink_bridge_sm    | read_can_mode  | 32x1          | LUT            | 
|elink_interface_rec_sm | cs_eread       | 64x1          | LUT            | 
|elink_interface_rec_sm | spi_tra_mode   | 64x1          | LUT            | 
|elink_interface_tra_sm | cs_ewrite      | 64x1          | LUT            | 
+-----------------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|inst/mopshub_top_16bus0i_2/debug_uart_core0 | fifo_async1/fifomem/mem_reg                                  | 32 K x 8(NO_CHANGE)    | W |   | 32 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 8      | 
|inst/mopshub_top_16bus0i_2/debug_uart_core0 | fifo_async0/fifomem/mem_reg                                  | 32 K x 8(NO_CHANGE)    | W |   | 32 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 8      | 
|inst/mopshub_top_16bus0i_2/elink_core0      | elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg | 256 K x 10(NO_CHANGE)  | W |   | 256 K x 10(WRITE_FIRST) |   | R | Port A and B     | 0      | 80     | 
|inst/mopshub_top_16bus0i_2/elink_core0      | fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg | 256 K x 10(NO_CHANGE)  | W |   | 256 K x 10(WRITE_FIRST) |   | R | Port A and B     | 0      | 80     | 
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:22 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 798 ; free virtual = 6723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:23 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 772 ; free virtual = 6697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|inst/mopshub_top_16bus0i_2/debug_uart_core0 | fifo_async1/fifomem/mem_reg                                  | 32 K x 8(NO_CHANGE)    | W |   | 32 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 8      | 
|inst/mopshub_top_16bus0i_2/debug_uart_core0 | fifo_async0/fifomem/mem_reg                                  | 32 K x 8(NO_CHANGE)    | W |   | 32 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 8      | 
|inst/mopshub_top_16bus0i_2/elink_core0      | elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg | 256 K x 10(NO_CHANGE)  | W |   | 256 K x 10(WRITE_FIRST) |   | R | Port A and B     | 0      | 80     | 
|inst/mopshub_top_16bus0i_2/elink_core0      | fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg | 256 K x 10(NO_CHANGE)  | W |   | 256 K x 10(WRITE_FIRST) |   | R | Port A and B     | 0      | 80     | 
+--------------------------------------------+--------------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_5_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:02:33 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 927 ; free virtual = 6515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:02:40 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 883 ; free virtual = 6474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:40 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 877 ; free virtual = 6469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:02:47 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 839 ; free virtual = 6443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:48 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 843 ; free virtual = 6450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:51 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 818 ; free virtual = 6431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:51 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 815 ; free virtual = 6428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|seu_shift_combined__GC0 | seu_shift_reg0/shiftreg_reg[2999] | 3000   | 1     | NO           | NO                 | YES               | 0      | 94      | 
+------------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   266|
|2     |LUT1     |   294|
|3     |LUT2     |  2807|
|4     |LUT3     |  2432|
|5     |LUT4     |  2647|
|6     |LUT5     |  3984|
|7     |LUT6     | 11922|
|8     |MUXF7    |   618|
|9     |MUXF8    |   117|
|10    |ODDR     |     1|
|11    |RAMB36E1 |   176|
|14    |SRLC32E  |    94|
|15    |XADC     |     1|
|16    |FDCE     |   715|
|17    |FDPE     |    90|
|18    |FDRE     | 11995|
|19    |FDSE     |   208|
|20    |IBUFG    |     1|
|21    |OBUFDS   |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:02:51 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 809 ; free virtual = 6425
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:20 ; elapsed = 00:02:41 . Memory (MB): peak = 2884.102 ; gain = 188.387 ; free physical = 841 ; free virtual = 6457
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:02:52 . Memory (MB): peak = 2884.102 ; gain = 426.793 ; free physical = 841 ; free virtual = 6457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2884.102 ; gain = 0.000 ; free physical = 908 ; free virtual = 6579
INFO: [Netlist 29-17] Analyzing 1181 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'inst/seu_shift_combined0/clkbuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 94 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 825 ; free virtual = 6478
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
342 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:50 ; elapsed = 00:03:20 . Memory (MB): peak = 2903.297 ; gain = 452.156 ; free physical = 944 ; free virtual = 6598
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/mopshub_board_v2_mopshub_top_board_16_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2935.316 ; gain = 32.020 ; free physical = 1222 ; free virtual = 6936
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2935.316 ; gain = 0.000 ; free physical = 1708 ; free virtual = 7540
INFO: [Coretcl 2-1174] Renamed 4709 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/mopshub_board_v2_mopshub_top_board_16_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2935.316 ; gain = 0.000 ; free physical = 2037 ; free virtual = 7881
INFO: [runtcl-4] Executing : report_utilization -file mopshub_board_v2_mopshub_top_board_16_0_0_utilization_synth.rpt -pb mopshub_board_v2_mopshub_top_board_16_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2935.316 ; gain = 0.000 ; free physical = 2415 ; free virtual = 8361
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 12:30:09 2024...
