# UART Interrupt-Driven State Machine

## ğŸ¯ Objective
Build a UART communication handler using an interrupt-driven finite state machine (FSM).

## ğŸ› ï¸ What Youâ€™ll Implement
- FSM to manage UART receive/transmit states
- Ring buffer for asynchronous I/O
- Interrupt handlers for RX/TX events
- Main-loop task to process input/output

## â­ Bonus
- Implement basic AT-style command parsing
- Add error detection (framing, overflow)
