#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Oct 31 16:19:39 2016
# Process ID: 9976
# Current directory: E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11556 E:\HASP\GRID Redesign\Code\code_version_controlled\Pre-processing\Preprocessing2\Preprocessing2.xpr
# Log file: E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/vivado.log
# Journal file: E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.xpr}
INFO: [Project 1-313] Project file moved from 'E:/HASP/GRID Redesign/Code/Preprocessing2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 786.742 ; gain = 110.324
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll1_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_out1_pll1_en_clk, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1_clk_wiz.v:203]
INFO: [VRFC 10-2458] undeclared symbol clk_out2_pll1_en_clk, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1_clk_wiz.v:216]
INFO: [VRFC 10-2458] undeclared symbol clk_out3_pll1_en_clk, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1_clk_wiz.v:229]
INFO: [VRFC 10-2458] undeclared symbol clk_out4_pll1_en_clk, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1_clk_wiz.v:242]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sources_1/new/pulse_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol clk105, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:38]
INFO: [VRFC 10-2458] undeclared symbol clk210p, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:39]
INFO: [VRFC 10-2458] undeclared symbol clk10, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:40]
INFO: [VRFC 10-2458] undeclared symbol clk210, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:41]
INFO: [VRFC 10-2458] undeclared symbol shift_out, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:50]
INFO: [VRFC 10-2458] undeclared symbol start_recording, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:52]
INFO: [VRFC 10-2458] undeclared symbol read_data, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:54]
INFO: [VRFC 10-2458] undeclared symbol shift_reg_reset, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:55]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:69]
INFO: [VRFC 10-2458] undeclared symbol cnv, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:71]
INFO: [VRFC 10-2458] undeclared symbol sck, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:72]
INFO: [VRFC 10-2458] undeclared symbol sck_gate, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:73]
INFO: [VRFC 10-2458] undeclared symbol sync_gate, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:74]
INFO: [VRFC 10-2458] undeclared symbol syn, assumed default net type wire [E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 89ceebfec1f04c71af7e31e03898da5a --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=42,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.pll1_clk_wiz
Compiling module xil_defaultlib.pll1
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pulse_generator
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HASP/GRID -notrace
couldn't read file "E:/HASP/GRID": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 16:24:10 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 786.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HASP/GRID Redesign/Code/code_version_controlled/Pre-processing/Preprocessing2/Preprocessing2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 786.742 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 786.742 ; gain = 0.000
