#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun  3 18:10:53 2024
# Process ID: 22200
# Current directory: C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/vivado.log
# Journal file: C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src\vivado.jou
# Running On: DESKTOP-JD9MBO3, OS: Windows, CPU Frequency: 2370 MHz, CPU Physical cores: 6, Host memory: 16506 MB
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog'
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 472.984 ; gain = 178.328
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'axis_dwt_c_addsub_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'axis_dwt_c_addsub_v12_0_i0' to 'axis_dwt_c_addsub_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '0000000000000000000' to '0' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-4832] The IP name 'axis_dwt_mult_gen_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'axis_dwt_mult_gen_v12_0_i0' to 'axis_dwt_mult_gen_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'SclrCePriority' from 'SCLR_Overrides_CE' to 'CE_Overrides_SCLR' has been ignored for IP 'axis_dwt_mult_gen_v12_0_i0'
WARNING: [IP_Flow 19-4832] The IP name 'axis_dwt_c_addsub_v12_0_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'axis_dwt_c_addsub_v12_0_i1' to 'axis_dwt_c_addsub_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '0000000000000000000' to '0' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-4832] The IP name 'axis_dwt_c_addsub_v12_0_i2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'axis_dwt_c_addsub_v12_0_i2' to 'axis_dwt_c_addsub_v12_0_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '0000000000000000000' to '0' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i2'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i2'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i2'
WARNING: [IP_Flow 19-4832] The IP name 'axis_dwt_c_addsub_v12_0_i3' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'axis_dwt_c_addsub_v12_0_i3' to 'axis_dwt_c_addsub_v12_0_i3' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000000000000000' to '0' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i3'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i3'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'axis_dwt_c_addsub_v12_0_i3'
IP Repository Located at : C:/Xilinx/Vivado/2023.2/data/ip
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Adding File c:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog/axis_dwt.srcs/sources_1/ip/axis_dwt_c_addsub_v12_0_i0/axis_dwt_c_addsub_v12_0_i0.xci
Adding File c:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog/axis_dwt.srcs/sources_1/ip/axis_dwt_c_addsub_v12_0_i1/axis_dwt_c_addsub_v12_0_i1.xci
Adding File c:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog/axis_dwt.srcs/sources_1/ip/axis_dwt_c_addsub_v12_0_i2/axis_dwt_c_addsub_v12_0_i2.xci
Adding File c:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog/axis_dwt.srcs/sources_1/ip/axis_dwt_c_addsub_v12_0_i3/axis_dwt_c_addsub_v12_0_i3.xci
Adding File c:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog/axis_dwt.srcs/sources_1/ip/axis_dwt_mult_gen_v12_0_i0/axis_dwt_mult_gen_v12_0_i0.xci
Adding File C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/sysgen/axis_dwt.xdc
Adding File C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/sysgen/axis_dwt.htm
Adding File C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/sysgen/axis_dwt_tb.vhd
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog'.)
0
Wrote  : <C:\Users\alanh\Downloads\Thesis\vivado\ip_with_datarate\ip\axis_dwt\src\ip_catalog\axis_dwt.srcs\sources_1\bd\DWT_bd\DWT_bd.bd> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /DWT_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /DWT_1/*'
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /DWT_1/*'
Wrote  : <C:\Users\alanh\Downloads\Thesis\vivado\ip_with_datarate\ip\axis_dwt\src\ip_catalog\axis_dwt.srcs\sources_1\bd\DWT_bd\DWT_bd.bd> 
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog/axis_dwt.gen/sources_1/bd/DWT_bd/synth/DWT_bd.vhd
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog/axis_dwt.srcs/sources_1/bd/DWT_bd/DWT_bd.bd
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog/axis_dwt.gen/sources_1/bd/DWT_bd/sim/DWT_bd.vhd
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: C:/Users/alanh/Downloads/Thesis/vivado/ip_with_datarate/ip/axis_dwt/src/ip_catalog/axis_dwt.srcs/sources_1/bd/DWT_bd/DWT_bd.bd
update_compile_order: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 776.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 18:11:17 2024...
