--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf
User Constraints File.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk100Mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.706ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_1 (SLICE_X16Y28.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.656ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.192 - 0.207)
  Source Clock:         clk100Mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    SLICE_X16Y28.A3      net (fanout=2)        0.767   Inst_Clock_divider/count<0>
    SLICE_X16Y28.AMUX    Tilo                  0.326   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o<1>1
    SLICE_X16Y28.SR      net (fanout=2)        0.610   Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o
    SLICE_X16Y28.CLK     Tsrck                 0.428   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (1.279ns logic, 1.377ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_1 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100Mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_1 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.525   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    SLICE_X16Y28.A5      net (fanout=2)        0.464   Inst_Clock_divider/count<1>
    SLICE_X16Y28.AMUX    Tilo                  0.326   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o<1>1
    SLICE_X16Y28.SR      net (fanout=2)        0.610   Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o
    SLICE_X16Y28.CLK     Tsrck                 0.428   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (1.279ns logic, 1.074ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_0 (SLICE_X16Y31.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100Mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    SLICE_X16Y28.A3      net (fanout=2)        0.767   Inst_Clock_divider/count<0>
    SLICE_X16Y28.AMUX    Tilo                  0.326   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o<1>1
    SLICE_X16Y31.SR      net (fanout=2)        0.574   Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o
    SLICE_X16Y31.CLK     Tsrck                 0.461   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (1.312ns logic, 1.341ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_1 (FF)
  Destination:          Inst_Clock_divider/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.350ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.196 - 0.203)
  Source Clock:         clk100Mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_1 to Inst_Clock_divider/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.525   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    SLICE_X16Y28.A5      net (fanout=2)        0.464   Inst_Clock_divider/count<1>
    SLICE_X16Y28.AMUX    Tilo                  0.326   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o<1>1
    SLICE_X16Y31.SR      net (fanout=2)        0.574   Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o
    SLICE_X16Y31.CLK     Tsrck                 0.461   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (1.312ns logic, 1.038ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_1 (SLICE_X16Y28.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.192 - 0.207)
  Source Clock:         clk100Mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    SLICE_X16Y28.A3      net (fanout=2)        0.767   Inst_Clock_divider/count<0>
    SLICE_X16Y28.CLK     Tas                   0.339   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/Mcount_count_xor<1>11
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.631ns (0.864ns logic, 0.767ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk100Mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_0 (SLICE_X16Y31.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100Mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.234   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    SLICE_X16Y31.C5      net (fanout=2)        0.067   Inst_Clock_divider/count<0>
    SLICE_X16Y31.CLK     Tah         (-Th)    -0.197   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/Mcount_count_xor<0>11_INV_0
                                                       Inst_Clock_divider/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.431ns logic, 0.067ns route)
                                                       (86.5% logic, 13.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_1 (SLICE_X16Y28.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.638ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Clock_divider/count_1 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100Mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Clock_divider/count_1 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.234   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    SLICE_X16Y28.A5      net (fanout=2)        0.207   Inst_Clock_divider/count<1>
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.197   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/Mcount_count_xor<1>11
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.431ns logic, 0.207ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_1 (SLICE_X16Y28.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.040 - 0.042)
  Source Clock:         clk100Mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.234   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    SLICE_X16Y28.A3      net (fanout=2)        0.368   Inst_Clock_divider/count<0>
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.197   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/Mcount_count_xor<1>11
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.431ns logic, 0.368ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk100Mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk100Mhz_BUFGP/BUFG/I0
  Logical resource: clk100Mhz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk100Mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Inst_Clock_divider/count<1>/CLK
  Logical resource: Inst_Clock_divider/count_1/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk100Mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Inst_Clock_divider/count<0>/CLK
  Logical resource: Inst_Clock_divider/count_0/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk100Mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100Mhz      |    2.706|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7 paths, 0 nets, and 8 connections

Design statistics:
   Minimum period:   2.706ns{1}   (Maximum frequency: 369.549MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 20 17:38:39 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4589 MB



