{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577024615373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577024615389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 22:23:35 2019 " "Processing started: Sun Dec 22 22:23:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577024615389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024615389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp12 -c exp12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp12 -c exp12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024615389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577024615857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577024615857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625277 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "regfile.v " "Can't analyze file -- file regfile.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1577024625293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/cpu.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "cpu/dffe32.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "cpu/regfile.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625293 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type cpu_control_single.v(18) " "Verilog HDL Declaration warning at cpu_control_single.v(18): \"type\" is SystemVerilog-2005 keyword" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 18 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1577024625293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_control_single.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu_control_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_control_single " "Found entity 1: cpu_control_single" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmem " "Found entity 1: instructionmem" {  } { { "instructionmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernelmem.v 1 1 " "Found 1 design units, including 1 entities, in source file kernelmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernelmem " "Found entity 1: kernelmem" {  } { { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file turn7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 turn7seg " "Found entity 1: turn7seg" {  } { { "turn7seg.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/turn7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockmem " "Found entity 1: clockmem" {  } { { "clockmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledrmem.v 1 1 " "Found 1 design units, including 1 entities, in source file ledrmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledrmem " "Found entity 1: ledrmem" {  } { { "ledrmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/ledrmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardmem.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboardmem " "Found entity 1: keyboardmem" {  } { { "keyboardmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/keyboardmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/e_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock/e_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_clock " "Found entity 1: e_clock" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/num2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file clock/num2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 num2ascii " "Found entity 1: num2ascii" {  } { { "clock/num2ascii.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/num2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgamem.v 1 1 " "Found 1 design units, including 1 entities, in source file vgamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgamem " "Found entity 1: vgamem" {  } { { "vgamem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vgamem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga/vga_top.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_font.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_font.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_font " "Found entity 1: vga_font" {  } { { "vga/vga_font.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_font.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga/vga_ctrl.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625324 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "exp08.v(53) " "Verilog HDL information at exp08.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "temp-debug/exp08.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577024625324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp-debug/exp08.v 1 1 " "Found 1 design units, including 1 entities, in source file temp-debug/exp08.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp08 " "Found entity 1: exp08" {  } { { "temp-debug/exp08.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp-debug/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file temp-debug/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "temp-debug/ps2_keyboard.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp-debug/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file temp-debug/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "cpu/shift.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625340 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_top_2.v(54) " "Verilog HDL information at vga_top_2.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577024625340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_top_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_top_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top_2 " "Found entity 1: vga_top_2" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625340 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga/vga_ctrl_2.v " "Can't analyze file -- file vga/vga_ctrl_2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1577024625340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clkgen_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/clkgen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen_2 " "Found entity 1: clkgen_2" {  } { { "vga/clkgen_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/clkgen_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/exp09.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/exp09.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp09 " "Found entity 1: exp09" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/ram_font.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/ram_font.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_font " "Found entity 1: ram_font" {  } { { "vga/ram_font.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/ram_font.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/rom_font.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/rom_font.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_font " "Found entity 1: rom_font" {  } { { "vga/rom_font.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/rom_font.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625355 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_flyinglogo.v(85) " "Verilog HDL information at top_flyinglogo.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "vga/top_flyinglogo.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/top_flyinglogo.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577024625355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/top_flyinglogo.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/top_flyinglogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_flyinglogo " "Found entity 1: top_flyinglogo" {  } { { "vga/top_flyinglogo.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/top_flyinglogo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/logo_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/logo_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 logo_rom " "Found entity 1: logo_rom" {  } { { "vga/logo_rom.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/logo_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "vga/debounce.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/debounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scrennmem.v 1 1 " "Found 1 design units, including 1 entities, in source file scrennmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrennmem " "Found entity 1: scrennmem" {  } { { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625355 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HSYNC vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"HSYNC\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VSYNC vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"VSYNC\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK_N vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"VGA_BLANK_N\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_R vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"VGA_R\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_G vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"VGA_G\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_B vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"VGA_B\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exp12.v 1 1 " "Using design file exp12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exp12 " "Found entity 1: exp12" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1577024625511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp12 " "Elaborating entity \"exp12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577024625511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuclk_hand exp12.v(110) " "Verilog HDL or VHDL warning at exp12.v(110): object \"cpuclk_hand\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577024625511 "|exp12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in exp12.v(298) " "Verilog HDL or VHDL warning at exp12.v(298): object \"in\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577024625511 "|exp12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_keyboard exp12.v(300) " "Verilog HDL or VHDL warning at exp12.v(300): object \"test_keyboard\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577024625511 "|exp12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuclk_debug exp12.v(303) " "Verilog HDL or VHDL warning at exp12.v(303): object \"cpuclk_debug\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577024625511 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp12.v(102) " "Verilog HDL assignment warning at exp12.v(102): truncated value with size 32 to match size of target (4)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577024625511 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screen_enable exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"screen_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernelmem_enable exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"kernelmem_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keyboard_enable exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"keyboard_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clockmem_enable exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"clockmem_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_enable exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"vga_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledrmem_enable exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"ledrmem_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledrmem_addr exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"ledrmem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memout exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"memout\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clockmem_addr exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"clockmem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keyboard_addr exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"keyboard_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_addr exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"vga_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernelmem_addr exp12.v(233) " "Verilog HDL Always Construct warning at exp12.v(233): inferring latch(es) for variable \"kernelmem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc exp12.v(349) " "Verilog HDL Always Construct warning at exp12.v(349): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] exp12.v(21) " "Output port \"LEDR\[9..1\]\" at exp12.v(21) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR exp12.v(32) " "Output port \"DRAM_ADDR\" at exp12.v(32) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA exp12.v(33) " "Output port \"DRAM_BA\" at exp12.v(33) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N exp12.v(34) " "Output port \"DRAM_CAS_N\" at exp12.v(34) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE exp12.v(35) " "Output port \"DRAM_CKE\" at exp12.v(35) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK exp12.v(36) " "Output port \"DRAM_CLK\" at exp12.v(36) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N exp12.v(37) " "Output port \"DRAM_CS_N\" at exp12.v(37) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM exp12.v(39) " "Output port \"DRAM_LDQM\" at exp12.v(39) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N exp12.v(40) " "Output port \"DRAM_RAS_N\" at exp12.v(40) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM exp12.v(41) " "Output port \"DRAM_UDQM\" at exp12.v(41) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N exp12.v(42) " "Output port \"DRAM_WE_N\" at exp12.v(42) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N exp12.v(48) " "Output port \"TD_RESET_N\" at exp12.v(48) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT exp12.v(65) " "Output port \"AUD_DACDAT\" at exp12.v(65) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK exp12.v(67) " "Output port \"AUD_XCK\" at exp12.v(67) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST exp12.v(76) " "Output port \"ADC_CONVST\" at exp12.v(76) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN exp12.v(77) " "Output port \"ADC_DIN\" at exp12.v(77) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK exp12.v(79) " "Output port \"ADC_SCLK\" at exp12.v(79) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK exp12.v(82) " "Output port \"FPGA_I2C_SCLK\" at exp12.v(82) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD exp12.v(88) " "Output port \"IRDA_TXD\" at exp12.v(88) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[0\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[0\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[1\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[1\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[2\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[2\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[3\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[3\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[4\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[4\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[5\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[5\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[6\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[6\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[7\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[7\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[8\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[8\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[9\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[9\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[10\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[10\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[11\] exp12.v(233) " "Inferred latch for \"kernelmem_addr\[11\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[0\] exp12.v(233) " "Inferred latch for \"vga_addr\[0\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[1\] exp12.v(233) " "Inferred latch for \"vga_addr\[1\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[2\] exp12.v(233) " "Inferred latch for \"vga_addr\[2\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[3\] exp12.v(233) " "Inferred latch for \"vga_addr\[3\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[4\] exp12.v(233) " "Inferred latch for \"vga_addr\[4\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[5\] exp12.v(233) " "Inferred latch for \"vga_addr\[5\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[6\] exp12.v(233) " "Inferred latch for \"vga_addr\[6\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[7\] exp12.v(233) " "Inferred latch for \"vga_addr\[7\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[8\] exp12.v(233) " "Inferred latch for \"vga_addr\[8\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[9\] exp12.v(233) " "Inferred latch for \"vga_addr\[9\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[10\] exp12.v(233) " "Inferred latch for \"vga_addr\[10\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_addr\[11\] exp12.v(233) " "Inferred latch for \"vga_addr\[11\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyboard_addr exp12.v(233) " "Inferred latch for \"keyboard_addr\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clockmem_addr exp12.v(233) " "Inferred latch for \"clockmem_addr\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[0\] exp12.v(233) " "Inferred latch for \"memout\[0\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[1\] exp12.v(233) " "Inferred latch for \"memout\[1\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[2\] exp12.v(233) " "Inferred latch for \"memout\[2\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[3\] exp12.v(233) " "Inferred latch for \"memout\[3\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[4\] exp12.v(233) " "Inferred latch for \"memout\[4\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[5\] exp12.v(233) " "Inferred latch for \"memout\[5\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[6\] exp12.v(233) " "Inferred latch for \"memout\[6\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[7\] exp12.v(233) " "Inferred latch for \"memout\[7\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[8\] exp12.v(233) " "Inferred latch for \"memout\[8\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[9\] exp12.v(233) " "Inferred latch for \"memout\[9\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[10\] exp12.v(233) " "Inferred latch for \"memout\[10\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[11\] exp12.v(233) " "Inferred latch for \"memout\[11\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[12\] exp12.v(233) " "Inferred latch for \"memout\[12\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[13\] exp12.v(233) " "Inferred latch for \"memout\[13\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[14\] exp12.v(233) " "Inferred latch for \"memout\[14\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[15\] exp12.v(233) " "Inferred latch for \"memout\[15\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[16\] exp12.v(233) " "Inferred latch for \"memout\[16\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[17\] exp12.v(233) " "Inferred latch for \"memout\[17\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[18\] exp12.v(233) " "Inferred latch for \"memout\[18\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[19\] exp12.v(233) " "Inferred latch for \"memout\[19\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[20\] exp12.v(233) " "Inferred latch for \"memout\[20\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[21\] exp12.v(233) " "Inferred latch for \"memout\[21\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[22\] exp12.v(233) " "Inferred latch for \"memout\[22\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[23\] exp12.v(233) " "Inferred latch for \"memout\[23\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[24\] exp12.v(233) " "Inferred latch for \"memout\[24\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[25\] exp12.v(233) " "Inferred latch for \"memout\[25\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[26\] exp12.v(233) " "Inferred latch for \"memout\[26\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[27\] exp12.v(233) " "Inferred latch for \"memout\[27\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[28\] exp12.v(233) " "Inferred latch for \"memout\[28\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[29\] exp12.v(233) " "Inferred latch for \"memout\[29\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[30\] exp12.v(233) " "Inferred latch for \"memout\[30\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[31\] exp12.v(233) " "Inferred latch for \"memout\[31\]\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledrmem_addr exp12.v(233) " "Inferred latch for \"ledrmem_addr\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledrmem_enable exp12.v(233) " "Inferred latch for \"ledrmem_enable\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_enable exp12.v(233) " "Inferred latch for \"vga_enable\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clockmem_enable exp12.v(233) " "Inferred latch for \"clockmem_enable\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyboard_enable exp12.v(233) " "Inferred latch for \"keyboard_enable\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_enable exp12.v(233) " "Inferred latch for \"kernelmem_enable\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_enable exp12.v(233) " "Inferred latch for \"screen_enable\" at exp12.v(233)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625527 "|exp12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:c1 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:c1\"" {  } { { "exp12.v" "c1" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:c10 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:c10\"" {  } { { "exp12.v" "c10" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_clock e_clock:ec " "Elaborating entity \"e_clock\" for hierarchy \"e_clock:ec\"" {  } { { "exp12.v" "ec" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(32) " "Verilog HDL assignment warning at e_clock.v(32): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 "|exp12|e_clock:ec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(51) " "Verilog HDL assignment warning at e_clock.v(51): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 "|exp12|e_clock:ec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(59) " "Verilog HDL assignment warning at e_clock.v(59): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 "|exp12|e_clock:ec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(66) " "Verilog HDL assignment warning at e_clock.v(66): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 "|exp12|e_clock:ec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(71) " "Verilog HDL assignment warning at e_clock.v(71): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 "|exp12|e_clock:ec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(75) " "Verilog HDL assignment warning at e_clock.v(75): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 "|exp12|e_clock:ec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num2ascii e_clock:ec\|num2ascii:i0 " "Elaborating entity \"num2ascii\" for hierarchy \"e_clock:ec\|num2ascii:i0\"" {  } { { "clock/e_clock.v" "i0" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp08 exp08:keyboard " "Elaborating entity \"exp08\" for hierarchy \"exp08:keyboard\"" {  } { { "exp12.v" "keyboard" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state exp08.v(40) " "Verilog HDL or VHDL warning at exp08.v(40): object \"state\" assigned a value but never read" {  } { { "temp-debug/exp08.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 "|exp12|exp08:debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count exp08.v(48) " "Verilog HDL or VHDL warning at exp08.v(48): object \"count\" assigned a value but never read" {  } { { "temp-debug/exp08.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 "|exp12|exp08:debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp08.v(61) " "Verilog HDL assignment warning at exp08.v(61): truncated value with size 32 to match size of target (8)" {  } { { "temp-debug/exp08.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 "|exp12|exp08:debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard exp08:keyboard\|ps2_keyboard:p " "Elaborating entity \"ps2_keyboard\" for hierarchy \"exp08:keyboard\|ps2_keyboard:p\"" {  } { { "temp-debug/exp08.v" "p" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram exp08:keyboard\|ram:r " "Elaborating entity \"ram\" for hierarchy \"exp08:keyboard\|ram:r\"" {  } { { "temp-debug/exp08.v" "r" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625558 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CapsLock ram.v(17) " "Verilog HDL Always Construct warning at ram.v(17): variable \"CapsLock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625574 "|exp12|exp08:keyboard|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(18) " "Verilog HDL Always Construct warning at ram.v(18): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625574 "|exp12|exp08:keyboard|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(19) " "Verilog HDL Always Construct warning at ram.v(19): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625574 "|exp12|exp08:keyboard|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(21) " "Verilog HDL Always Construct warning at ram.v(21): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625574 "|exp12|exp08:keyboard|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(24) " "Verilog HDL Always Construct warning at ram.v(24): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625574 "|exp12|exp08:keyboard|ram:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 ram.v(5) " "Net \"ram.data_a\" at ram.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577024625574 "|exp12|exp08:keyboard|ram:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 ram.v(5) " "Net \"ram.waddr_a\" at ram.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577024625574 "|exp12|exp08:keyboard|ram:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 ram.v(5) " "Net \"ram.we_a\" at ram.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577024625574 "|exp12|exp08:keyboard|ram:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp09 exp09:vga " "Elaborating entity \"exp09\" for hierarchy \"exp09:vga\"" {  } { { "exp12.v" "vga" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vgasource exp09.v(28) " "Verilog HDL Always Construct warning at exp09.v(28): variable \"vgasource\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data exp09.v(29) " "Verilog HDL Always Construct warning at exp09.v(29): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "scdata exp09.v(32) " "Verilog HDL Always Construct warning at exp09.v(32): variable \"scdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_addr exp09.v(38) " "Verilog HDL Always Construct warning at exp09.v(38): variable \"v_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h_addr exp09.v(38) " "Verilog HDL Always Construct warning at exp09.v(38): variable \"h_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 exp09.v(38) " "Verilog HDL assignment warning at exp09.v(38): truncated value with size 32 to match size of target (12)" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vga_ret exp09.v(39) " "Verilog HDL Always Construct warning at exp09.v(39): variable \"vga_ret\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_addr exp09.v(39) " "Verilog HDL Always Construct warning at exp09.v(39): variable \"v_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 exp09.v(39) " "Verilog HDL assignment warning at exp09.v(39): truncated value with size 32 to match size of target (12)" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "font_ret exp09.v(40) " "Verilog HDL Always Construct warning at exp09.v(40): variable \"font_ret\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h_addr exp09.v(40) " "Verilog HDL Always Construct warning at exp09.v(40): variable \"h_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen exp09:vga\|clkgen:c " "Elaborating entity \"clkgen\" for hierarchy \"exp09:vga\|clkgen:c\"" {  } { { "vga/exp09.v" "c" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl exp09:vga\|vga_ctrl:v " "Elaborating entity \"vga_ctrl\" for hierarchy \"exp09:vga\|vga_ctrl:v\"" {  } { { "vga/exp09.v" "v" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_flyinglogo exp09:vga\|top_flyinglogo:screen " "Elaborating entity \"top_flyinglogo\" for hierarchy \"exp09:vga\|top_flyinglogo:screen\"" {  } { { "vga/exp09.v" "screen" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_edge top_flyinglogo.v(25) " "Verilog HDL or VHDL warning at top_flyinglogo.v(25): object \"flag_edge\" assigned a value but never read" {  } { { "vga/top_flyinglogo.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/top_flyinglogo.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 "|exp12|exp09:vga|top_flyinglogo:screen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logo_rom exp09:vga\|top_flyinglogo:screen\|logo_rom:u1 " "Elaborating entity \"logo_rom\" for hierarchy \"exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\"" {  } { { "vga/top_flyinglogo.v" "u1" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/top_flyinglogo.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component\"" {  } { { "vga/logo_rom.v" "altsyncram_component" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/logo_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component\"" {  } { { "vga/logo_rom.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/logo_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component " "Instantiated megafunction \"exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file logo.mif " "Parameter \"init_file\" = \"logo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12500 " "Parameter \"numwords_a\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625636 ""}  } { { "vga/logo_rom.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/logo_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577024625636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_kdf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_kdf1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_kdf1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_kdf1.tdf" "rden_decode" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_kdf1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0hb " "Found entity 1: mux_0hb" {  } { { "db/mux_0hb.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/mux_0hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0hb exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_kdf1:auto_generated\|mux_0hb:mux2 " "Elaborating entity \"mux_0hb\" for hierarchy \"exp09:vga\|top_flyinglogo:screen\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_kdf1:auto_generated\|mux_0hb:mux2\"" {  } { { "db/altsyncram_kdf1.tdf" "mux2" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_kdf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce exp09:vga\|top_flyinglogo:screen\|debounce:u3 " "Elaborating entity \"debounce\" for hierarchy \"exp09:vga\|top_flyinglogo:screen\|debounce:u3\"" {  } { { "vga/top_flyinglogo.v" "u3" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/top_flyinglogo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_font exp09:vga\|rom_font:my_rom_font " "Elaborating entity \"rom_font\" for hierarchy \"exp09:vga\|rom_font:my_rom_font\"" {  } { { "vga/exp09.v" "my_rom_font" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram exp09:vga\|rom_font:my_rom_font\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"exp09:vga\|rom_font:my_rom_font\|altsyncram:altsyncram_component\"" {  } { { "vga/rom_font.v" "altsyncram_component" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/rom_font.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp09:vga\|rom_font:my_rom_font\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"exp09:vga\|rom_font:my_rom_font\|altsyncram:altsyncram_component\"" {  } { { "vga/rom_font.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/rom_font.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp09:vga\|rom_font:my_rom_font\|altsyncram:altsyncram_component " "Instantiated megafunction \"exp09:vga\|rom_font:my_rom_font\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file font.mif " "Parameter \"init_file\" = \"font.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625808 ""}  } { { "vga/rom_font.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/rom_font.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577024625808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8h1 " "Found entity 1: altsyncram_e8h1" {  } { { "db/altsyncram_e8h1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_e8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8h1 exp09:vga\|rom_font:my_rom_font\|altsyncram:altsyncram_component\|altsyncram_e8h1:auto_generated " "Elaborating entity \"altsyncram_e8h1\" for hierarchy \"exp09:vga\|rom_font:my_rom_font\|altsyncram:altsyncram_component\|altsyncram_e8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:sc " "Elaborating entity \"cpu\" for hierarchy \"cpu:sc\"" {  } { { "exp12.v" "sc" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_control_single cpu:sc\|cpu_control_single:control " "Elaborating entity \"cpu_control_single\" for hierarchy \"cpu:sc\|cpu_control_single:control\"" {  } { { "cpu/cpu.v" "control" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 cpu:sc\|dffe32:ip " "Elaborating entity \"dffe32\" for hierarchy \"cpu:sc\|dffe32:ip\"" {  } { { "cpu/cpu.v" "ip" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x32.v 1 1 " "Using design file mux2x32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1577024625871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 cpu:sc\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"cpu:sc\|mux2x32:alu_b\"" {  } { { "cpu/cpu.v" "alu_b" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 cpu:sc\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"cpu:sc\|mux2x5:reg_wn\"" {  } { { "cpu/cpu.v" "reg_wn" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 cpu:sc\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"cpu:sc\|mux4x32:nextpc\"" {  } { { "cpu/cpu.v" "nextpc" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:sc\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"cpu:sc\|regfile:rf\"" {  } { { "cpu/cpu.v" "rf" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:sc\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"cpu:sc\|alu:al_unit\"" {  } { { "cpu/cpu.v" "al_unit" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift cpu:sc\|alu:al_unit\|shift:shifter " "Elaborating entity \"shift\" for hierarchy \"cpu:sc\|alu:al_unit\|shift:shifter\"" {  } { { "cpu/alu.v" "shifter" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmem instructionmem:instmem " "Elaborating entity \"instructionmem\" for hierarchy \"instructionmem:instmem\"" {  } { { "exp12.v" "instmem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionmem:instmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionmem:instmem\|altsyncram:altsyncram_component\"" {  } { { "instructionmem.v" "altsyncram_component" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmem:instmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionmem:instmem\|altsyncram:altsyncram_component\"" {  } { { "instructionmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmem:instmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionmem:instmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst.mif " "Parameter \"init_file\" = \"inst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625902 ""}  } { { "instructionmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577024625902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5od1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5od1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5od1 " "Found entity 1: altsyncram_5od1" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024625949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024625949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5od1 instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated " "Elaborating entity \"altsyncram_5od1\" for hierarchy \"instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernelmem kernelmem:kemem " "Elaborating entity \"kernelmem\" for hierarchy \"kernelmem:kemem\"" {  } { { "exp12.v" "kemem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernelmem:kemem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"kernelmem:kemem\|altsyncram:altsyncram_component\"" {  } { { "kernelmem.v" "altsyncram_component" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelmem:kemem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"kernelmem:kemem\|altsyncram:altsyncram_component\"" {  } { { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024625980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelmem:kemem\|altsyncram:altsyncram_component " "Instantiated megafunction \"kernelmem:kemem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024625980 ""}  } { { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577024625980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_24i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_24i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_24i2 " "Found entity 1: altsyncram_24i2" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024626027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024626027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_24i2 kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated " "Elaborating entity \"altsyncram_24i2\" for hierarchy \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockmem clockmem:cmem " "Elaborating entity \"clockmem\" for hierarchy \"clockmem:cmem\"" {  } { { "exp12.v" "cmem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram clockmem:cmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"clockmem:cmem\|altsyncram:altsyncram_component\"" {  } { { "clockmem.v" "altsyncram_component" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockmem:cmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"clockmem:cmem\|altsyncram:altsyncram_component\"" {  } { { "clockmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockmem:cmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"clockmem:cmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626058 ""}  } { { "clockmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577024626058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0i2 " "Found entity 1: altsyncram_k0i2" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024626105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024626105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0i2 clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated " "Elaborating entity \"altsyncram_k0i2\" for hierarchy \"clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledrmem ledrmem:lmem " "Elaborating entity \"ledrmem\" for hierarchy \"ledrmem:lmem\"" {  } { { "exp12.v" "lmem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboardmem keyboardmem:kbmem " "Elaborating entity \"keyboardmem\" for hierarchy \"keyboardmem:kbmem\"" {  } { { "exp12.v" "kbmem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgamem vgamem:vmem " "Elaborating entity \"vgamem\" for hierarchy \"vgamem:vmem\"" {  } { { "exp12.v" "vmem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vgamem:vmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vgamem:vmem\|altsyncram:altsyncram_component\"" {  } { { "vgamem.v" "altsyncram_component" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vgamem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgamem:vmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vgamem:vmem\|altsyncram:altsyncram_component\"" {  } { { "vgamem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vgamem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgamem:vmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"vgamem:vmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3840 " "Parameter \"numwords_a\" = \"3840\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3840 " "Parameter \"numwords_b\" = \"3840\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024626167 ""}  } { { "vgamem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vgamem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577024626167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oai2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oai2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oai2 " "Found entity 1: altsyncram_oai2" {  } { { "db/altsyncram_oai2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_oai2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024626214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024626214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oai2 vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_oai2:auto_generated " "Elaborating entity \"altsyncram_oai2\" for hierarchy \"vgamem:vmem\|altsyncram:altsyncram_component\|altsyncram_oai2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrennmem scrennmem:smem " "Elaborating entity \"scrennmem\" for hierarchy \"scrennmem:smem\"" {  } { { "exp12.v" "smem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turn7seg turn7seg:d4 " "Elaborating entity \"turn7seg\" for hierarchy \"turn7seg:d4\"" {  } { { "exp12.v" "d4" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024626246 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[1\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[2\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[3\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[4\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[5\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[6\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[7\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[8\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[9\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[10\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[11\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[12\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 509 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[13\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[14\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[15\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[16\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[17\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[18\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[19\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 782 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[20\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[21\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[22\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[23\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[24\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 977 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[25\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1016 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[26\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[27\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[28\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1133 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[29\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1172 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[30\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1211 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[31\] " "Synthesized away node \"scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 1250 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "scrennmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/scrennmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024626542 "|exp12|scrennmem:smem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1577024626542 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1577024626542 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "exp08:keyboard\|ps2_keyboard:p\|fifo_rtl_0 " "Inferred RAM node \"exp08:keyboard\|ps2_keyboard:p\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1577024626902 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "exp08:keyboard\|ps2_keyboard:p\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"exp08:keyboard\|ps2_keyboard:p\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577024628042 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1577024628042 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1577024628042 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "exp09:vga\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"exp09:vga\|Mod0\"" {  } { { "vga/exp09.v" "Mod0" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024628042 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "exp09:vga\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"exp09:vga\|Div0\"" {  } { { "vga/exp09.v" "Div0" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024628042 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1577024628042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp08:keyboard\|ps2_keyboard:p\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"exp08:keyboard\|ps2_keyboard:p\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024628073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp08:keyboard\|ps2_keyboard:p\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"exp08:keyboard\|ps2_keyboard:p\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628073 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577024628073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsj1 " "Found entity 1: altsyncram_lsj1" {  } { { "db/altsyncram_lsj1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_lsj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024628104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024628104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp09:vga\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"exp09:vga\|lpm_divide:Mod0\"" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024628136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp09:vga\|lpm_divide:Mod0 " "Instantiated megafunction \"exp09:vga\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628136 ""}  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577024628136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024628183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024628183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024628183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024628183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024628198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024628198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp09:vga\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"exp09:vga\|lpm_divide:Div0\"" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024628214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp09:vga\|lpm_divide:Div0 " "Instantiated megafunction \"exp09:vga\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577024628214 ""}  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577024628214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024628261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024628261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024628276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024628276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577024628308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024628308 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1577024628854 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577024628901 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1577024628901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_enable " "Latch screen_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|wmem " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|wmem" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[0\] " "Latch memout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_enable " "Latch vga_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|wmem " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|wmem" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[0\] " "Latch vga_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[0\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[1\] " "Latch vga_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[2\] " "Latch vga_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[3\] " "Latch vga_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[4\] " "Latch vga_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[5\] " "Latch vga_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[6\] " "Latch vga_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluimm " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluimm" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[7\] " "Latch vga_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluimm " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluimm" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[8\] " "Latch vga_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[8\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[8\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[9\] " "Latch vga_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[9\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[9\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[10\] " "Latch vga_addr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluimm " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluimm" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_addr\[11\] " "Latch vga_addr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[0\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[12\] " "Latch memout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[4\] " "Latch memout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[11\] " "Latch memout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[10\] " "Latch memout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[9\] " "Latch memout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[1\] " "Latch memout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[8\] " "Latch memout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[7\] " "Latch memout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[6\] " "Latch memout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[5\] " "Latch memout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[3\] " "Latch memout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[2\] " "Latch memout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[13\] " "Latch memout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[14\] " "Latch memout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[15\] " "Latch memout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[16\] " "Latch memout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[17\] " "Latch memout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[18\] " "Latch memout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[19\] " "Latch memout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[20\] " "Latch memout\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[21\] " "Latch memout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[22\] " "Latch memout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[23\] " "Latch memout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[24\] " "Latch memout\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[25\] " "Latch memout\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[26\] " "Latch memout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[27\] " "Latch memout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[28\] " "Latch memout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[30\] " "Latch memout\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[29\] " "Latch memout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memout\[31\] " "Latch memout\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledrmem_enable " "Latch ledrmem_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|wmem " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|wmem" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledrmem_addr " "Latch ledrmem_addr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[0\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_enable " "Latch kernelmem_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|wmem " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|wmem" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 124 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_addr\[0\] " "Latch kernelmem_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_addr\[1\] " "Latch kernelmem_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_addr\[2\] " "Latch kernelmem_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_addr\[3\] " "Latch kernelmem_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kernelmem_addr\[4\] " "Latch kernelmem_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluimm " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluimm" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 233 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyboard_enable " "Latch keyboard_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|wmem " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|wmem" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyboard_addr " "Latch keyboard_addr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[0\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clockmem_enable " "Latch clockmem_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|wmem " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|wmem" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clockmem_addr " "Latch clockmem_addr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:sc\|cpu_control_single:control\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:sc\|cpu_control_single:control\|aluc\[0\]" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577024628917 ""}  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577024628917 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577024630588 "|exp12|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1577024630588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577024630745 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1577024632603 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.map.smsg " "Generated suppressed messages file F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024632807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577024633103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577024633103 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a0 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a14 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a1 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a31 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a30 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a3 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a2 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a4 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a15 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a16 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a17 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a18 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a19 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a20 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a21 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a22 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a23 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a24 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a25 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a26 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a27 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a28 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a29 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a13 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a12 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a11 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a10 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a9 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a8 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a7 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a6 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a5 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633228 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577024633385 "|exp12|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1577024633385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3560 " "Implemented 3560 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577024633385 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577024633385 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1577024633385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3182 " "Implemented 3182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577024633385 ""} { "Info" "ICUT_CUT_TM_RAMS" "210 " "Implemented 210 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1577024633385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577024633385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 394 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 394 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577024633447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 22:23:53 2019 " "Processing ended: Sun Dec 22 22:23:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577024633447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577024633447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577024633447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577024633447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1577024634587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577024634603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 22:23:54 2019 " "Processing started: Sun Dec 22 22:23:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577024634603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1577024634603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp12 -c exp12 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exp12 -c exp12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1577024634603 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1577024634681 ""}
{ "Info" "0" "" "Project  = exp12" {  } {  } 0 0 "Project  = exp12" 0 0 "Fitter" 0 0 1577024634681 ""}
{ "Info" "0" "" "Revision = exp12" {  } {  } 0 0 "Revision = exp12" 0 0 "Fitter" 0 0 1577024634681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1577024634900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1577024634900 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp12 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"exp12\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577024634931 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1577024634978 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1577024634978 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a0 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a14 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a1 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a31 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a30 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a3 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a2 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a4 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a15 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a16 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a17 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a18 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a19 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a20 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a21 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a22 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a23 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a24 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a25 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a26 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a27 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a28 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a29 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a13 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a12 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a11 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a10 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a9 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a8 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a7 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a6 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a5 clk1 GND " "WYSIWYG primitive \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\|ram_block1a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 205 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1577024635400 "|exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a5"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577024635415 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1577024635431 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577024635618 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1577024635665 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1577024647147 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 1024 global CLKCTRL_G6 " "KEY\[0\]~inputCLKENA0 with 1024 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1577024647553 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1577024647553 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 157 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 157 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1577024647553 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1577024647553 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AJ4 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1577024647553 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1577024647553 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1577024647553 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577024647569 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577024647584 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577024647600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577024647600 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1577024647616 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1577024647616 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577024647616 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "TimeQuest Timing Analyzer is analyzing 58 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1577024648787 ""}
{ "Info" "ISTA_SDC_FOUND" "exp12.SDC " "Reading SDC File: 'exp12.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1577024648787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at exp12.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock exp12.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at exp12.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577024648803 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 16 altera_reserved_tdi port " "Ignored filter at exp12.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 16 altera_reserved_tck clock " "Ignored filter at exp12.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at exp12.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577024648803 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at exp12.sdc(16): Argument -clock is not an object ID" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 17 altera_reserved_tms port " "Ignored filter at exp12.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at exp12.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577024648803 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at exp12.sdc(17): Argument -clock is not an object ID" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 18 altera_reserved_tdo port " "Ignored filter at exp12.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay exp12.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at exp12.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577024648803 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay exp12.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at exp12.sdc(18): Argument -clock is not an object ID" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1577024648803 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[0\] " "Node: cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_b\[0\] cnt\[0\] " "Register scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_b\[0\] is being clocked by cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024648818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577024648818 "|exp12|cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[3\] " "Node: cnt\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:sc\|dffe32:ip\|q\[11\] cnt\[3\] " "Register cpu:sc\|dffe32:ip\|q\[11\] is being clocked by cnt\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024648818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577024648818 "|exp12|cnt[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Node: cpu:sc\|regfile:rf\|register\[10\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch memout\[1\] cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Latch memout\[1\] is being clocked by cpu:sc\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024648818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577024648818 "|exp12|cpu:sc|regfile:rf|register[10][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:c1\|clkout " "Node: clkgen:c1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|ram_block1a12~portb_datain_reg0 clkgen:c1\|clkout " "Register clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|ram_block1a12~portb_datain_reg0 is being clocked by clkgen:c1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024648818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577024648818 "|exp12|clkgen:c1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "e_clock:ec\|clkgen:myclk_1s\|clkout " "Node: e_clock:ec\|clkgen:myclk_1s\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register e_clock:ec\|out_q3\[2\] e_clock:ec\|clkgen:myclk_1s\|clkout " "Register e_clock:ec\|out_q3\[2\] is being clocked by e_clock:ec\|clkgen:myclk_1s\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024648818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577024648818 "|exp12|e_clock:ec|clkgen:myclk_1s|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "exp09:vga\|clkgen:c\|clkout " "Node: exp09:vga\|clkgen:c\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register exp09:vga\|vga_ctrl:v\|y_cnt\[9\] exp09:vga\|clkgen:c\|clkout " "Register exp09:vga\|vga_ctrl:v\|y_cnt\[9\] is being clocked by exp09:vga\|clkgen:c\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024648818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577024648818 "|exp12|exp09:vga|clkgen:c|clkout"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1577024648850 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1577024648850 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577024648850 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577024648850 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577024648850 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577024648850 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577024648850 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577024648850 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1577024648850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577024648975 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1577024648975 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577024648975 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577024649193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577024655020 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1577024655832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577024663940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577024671001 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577024672282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577024672282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577024674953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1577024681873 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577024681873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1577024686763 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1577024686763 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577024686763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577024686778 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.31 " "Total time spent on timing analysis during the Fitter is 2.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1577024692074 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577024692136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577024694089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577024694089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577024695964 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577024702228 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "F:/github/Computer_system_Verilog/Single-cycle CPU/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577024702712 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1577024702712 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.fit.smsg " "Generated suppressed messages file F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577024702915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 57 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6724 " "Peak virtual memory: 6724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577024704227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 22:25:04 2019 " "Processing ended: Sun Dec 22 22:25:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577024704227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577024704227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:40 " "Total CPU time (on all processors): 00:02:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577024704227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577024704227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1577024705524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577024705524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 22:25:05 2019 " "Processing started: Sun Dec 22 22:25:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577024705524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1577024705524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp12 -c exp12 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exp12 -c exp12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1577024705524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1577024706524 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1577024712991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577024713491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 22:25:13 2019 " "Processing ended: Sun Dec 22 22:25:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577024713491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577024713491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577024713491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1577024713491 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1577024714163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1577024714725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577024714725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 22:25:14 2019 " "Processing started: Sun Dec 22 22:25:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577024714725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024714725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exp12 -c exp12 " "Command: quartus_sta exp12 -c exp12" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024714725 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1577024714819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024715740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024715740 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024715787 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024715787 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "TimeQuest Timing Analyzer is analyzing 58 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716443 ""}
{ "Info" "ISTA_SDC_FOUND" "exp12.SDC " "Reading SDC File: 'exp12.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at exp12.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock exp12.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at exp12.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577024716584 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 16 altera_reserved_tdi port " "Ignored filter at exp12.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 16 altera_reserved_tck clock " "Ignored filter at exp12.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at exp12.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577024716584 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at exp12.sdc(16): Argument -clock is not an object ID" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 17 altera_reserved_tms port " "Ignored filter at exp12.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at exp12.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577024716584 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay exp12.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at exp12.sdc(17): Argument -clock is not an object ID" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "exp12.sdc 18 altera_reserved_tdo port " "Ignored filter at exp12.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay exp12.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at exp12.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577024716584 ""}  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay exp12.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at exp12.sdc(18): Argument -clock is not an object ID" {  } { { "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716584 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[0\] " "Node: cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[0\] cnt\[0\] " "Register scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[0\] is being clocked by cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024716615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716615 "|exp12|cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Node: cpu:sc\|regfile:rf\|register\[10\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch memout\[0\] cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Latch memout\[0\] is being clocked by cpu:sc\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024716615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716615 "|exp12|cpu:sc|regfile:rf|register[10][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[3\] " "Node: cnt\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:sc\|regfile:rf\|register\[7\]\[19\] cnt\[3\] " "Register cpu:sc\|regfile:rf\|register\[7\]\[19\] is being clocked by cnt\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024716615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716615 "|exp12|cnt[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:c1\|clkout " "Node: clkgen:c1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|ram_block1a5~portb_datain_reg4 clkgen:c1\|clkout " "Register clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|ram_block1a5~portb_datain_reg4 is being clocked by clkgen:c1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024716615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716615 "|exp12|clkgen:c1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "e_clock:ec\|clkgen:myclk_1s\|clkout " "Node: e_clock:ec\|clkgen:myclk_1s\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register e_clock:ec\|out_q4\[2\] e_clock:ec\|clkgen:myclk_1s\|clkout " "Register e_clock:ec\|out_q4\[2\] is being clocked by e_clock:ec\|clkgen:myclk_1s\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024716615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716615 "|exp12|e_clock:ec|clkgen:myclk_1s|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "exp09:vga\|clkgen:c\|clkout " "Node: exp09:vga\|clkgen:c\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register exp09:vga\|vga_ctrl:v\|y_cnt\[9\] exp09:vga\|clkgen:c\|clkout " "Register exp09:vga\|vga_ctrl:v\|y_cnt\[9\] is being clocked by exp09:vga\|clkgen:c\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024716615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716615 "|exp12|exp09:vga|clkgen:c|clkout"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716631 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1577024716631 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1577024716646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.435 " "Worst-case setup slack is 12.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024716678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024716678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.435               0.000 CLOCK_50  " "   12.435               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024716678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024716678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024716678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 CLOCK_50  " "    0.333               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024716678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.842 " "Worst-case minimum pulse width slack is 8.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024716693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024716693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.842               0.000 CLOCK_50  " "    8.842               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024716693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716693 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024716709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024716709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024716709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024716709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.598 ns " "Worst Case Available Settling Time: 32.598 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024716709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024716709 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716709 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1577024716724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024716756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719536 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[0\] " "Node: cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[0\] cnt\[0\] " "Register scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[0\] is being clocked by cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024719786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719786 "|exp12|cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Node: cpu:sc\|regfile:rf\|register\[10\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch memout\[0\] cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Latch memout\[0\] is being clocked by cpu:sc\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024719786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719786 "|exp12|cpu:sc|regfile:rf|register[10][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[3\] " "Node: cnt\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:sc\|regfile:rf\|register\[7\]\[19\] cnt\[3\] " "Register cpu:sc\|regfile:rf\|register\[7\]\[19\] is being clocked by cnt\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024719786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719786 "|exp12|cnt[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:c1\|clkout " "Node: clkgen:c1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|ram_block1a5~portb_datain_reg4 clkgen:c1\|clkout " "Register clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|ram_block1a5~portb_datain_reg4 is being clocked by clkgen:c1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024719786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719786 "|exp12|clkgen:c1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "e_clock:ec\|clkgen:myclk_1s\|clkout " "Node: e_clock:ec\|clkgen:myclk_1s\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register e_clock:ec\|out_q4\[2\] e_clock:ec\|clkgen:myclk_1s\|clkout " "Register e_clock:ec\|out_q4\[2\] is being clocked by e_clock:ec\|clkgen:myclk_1s\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024719786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719786 "|exp12|e_clock:ec|clkgen:myclk_1s|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "exp09:vga\|clkgen:c\|clkout " "Node: exp09:vga\|clkgen:c\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register exp09:vga\|vga_ctrl:v\|y_cnt\[9\] exp09:vga\|clkgen:c\|clkout " "Register exp09:vga\|vga_ctrl:v\|y_cnt\[9\] is being clocked by exp09:vga\|clkgen:c\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024719786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719786 "|exp12|exp09:vga|clkgen:c|clkout"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.564 " "Worst-case setup slack is 12.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024719817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024719817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.564               0.000 CLOCK_50  " "   12.564               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024719817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024719817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024719817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CLOCK_50  " "    0.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024719817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.807 " "Worst-case minimum pulse width slack is 8.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024719833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024719833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.807               0.000 CLOCK_50  " "    8.807               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024719833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719833 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024719849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024719849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024719849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024719849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.634 ns " "Worst Case Available Settling Time: 32.634 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024719849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024719849 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024719849 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1577024719864 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024720036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024722864 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[0\] " "Node: cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[0\] cnt\[0\] " "Register scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[0\] is being clocked by cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723114 "|exp12|cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Node: cpu:sc\|regfile:rf\|register\[10\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch memout\[0\] cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Latch memout\[0\] is being clocked by cpu:sc\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723114 "|exp12|cpu:sc|regfile:rf|register[10][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[3\] " "Node: cnt\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:sc\|regfile:rf\|register\[7\]\[19\] cnt\[3\] " "Register cpu:sc\|regfile:rf\|register\[7\]\[19\] is being clocked by cnt\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723114 "|exp12|cnt[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:c1\|clkout " "Node: clkgen:c1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|ram_block1a5~portb_datain_reg4 clkgen:c1\|clkout " "Register clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|ram_block1a5~portb_datain_reg4 is being clocked by clkgen:c1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723114 "|exp12|clkgen:c1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "e_clock:ec\|clkgen:myclk_1s\|clkout " "Node: e_clock:ec\|clkgen:myclk_1s\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register e_clock:ec\|out_q4\[2\] e_clock:ec\|clkgen:myclk_1s\|clkout " "Register e_clock:ec\|out_q4\[2\] is being clocked by e_clock:ec\|clkgen:myclk_1s\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723114 "|exp12|e_clock:ec|clkgen:myclk_1s|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "exp09:vga\|clkgen:c\|clkout " "Node: exp09:vga\|clkgen:c\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register exp09:vga\|vga_ctrl:v\|y_cnt\[9\] exp09:vga\|clkgen:c\|clkout " "Register exp09:vga\|vga_ctrl:v\|y_cnt\[9\] is being clocked by exp09:vga\|clkgen:c\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723114 "|exp12|exp09:vga|clkgen:c|clkout"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.375 " "Worst-case setup slack is 15.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.375               0.000 CLOCK_50  " "   15.375               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.476 " "Worst-case minimum pulse width slack is 8.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.476               0.000 CLOCK_50  " "    8.476               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723176 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.361 ns " "Worst Case Available Settling Time: 35.361 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723192 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723192 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1577024723192 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[0\] " "Node: cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[0\] cnt\[0\] " "Register scrennmem:smem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|q_a\[0\] is being clocked by cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723457 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723457 "|exp12|cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Node: cpu:sc\|regfile:rf\|register\[10\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch memout\[0\] cpu:sc\|regfile:rf\|register\[10\]\[0\] " "Latch memout\[0\] is being clocked by cpu:sc\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723457 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723457 "|exp12|cpu:sc|regfile:rf|register[10][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[3\] " "Node: cnt\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:sc\|regfile:rf\|register\[7\]\[19\] cnt\[3\] " "Register cpu:sc\|regfile:rf\|register\[7\]\[19\] is being clocked by cnt\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723457 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723457 "|exp12|cnt[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:c1\|clkout " "Node: clkgen:c1\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|ram_block1a5~portb_datain_reg4 clkgen:c1\|clkout " "Register clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\|ram_block1a5~portb_datain_reg4 is being clocked by clkgen:c1\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723457 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723457 "|exp12|clkgen:c1|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "e_clock:ec\|clkgen:myclk_1s\|clkout " "Node: e_clock:ec\|clkgen:myclk_1s\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register e_clock:ec\|out_q4\[2\] e_clock:ec\|clkgen:myclk_1s\|clkout " "Register e_clock:ec\|out_q4\[2\] is being clocked by e_clock:ec\|clkgen:myclk_1s\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723457 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723457 "|exp12|e_clock:ec|clkgen:myclk_1s|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "exp09:vga\|clkgen:c\|clkout " "Node: exp09:vga\|clkgen:c\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register exp09:vga\|vga_ctrl:v\|y_cnt\[9\] exp09:vga\|clkgen:c\|clkout " "Register exp09:vga\|vga_ctrl:v\|y_cnt\[9\] is being clocked by exp09:vga\|clkgen:c\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577024723457 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723457 "|exp12|exp09:vga|clkgen:c|clkout"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.764 " "Worst-case setup slack is 15.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.764               0.000 CLOCK_50  " "   15.764               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 CLOCK_50  " "    0.153               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.432 " "Worst-case minimum pulse width slack is 8.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.432               0.000 CLOCK_50  " "    8.432               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577024723535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723535 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.710 ns " "Worst Case Available Settling Time: 35.710 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577024723551 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024723551 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024726066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024726082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577024726222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 22:25:26 2019 " "Processing ended: Sun Dec 22 22:25:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577024726222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577024726222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577024726222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024726222 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 490 s " "Quartus Prime Full Compilation was successful. 0 errors, 490 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577024727003 ""}
