/* Generated by Yosys 0.58+86 (git sha1 8bc63ef6d, g++  -fPIC -O3) */

module \$paramod$a9c22756d9a8dd0110c8c717d10bd443a01d2637\onehot2u2_decoder (i_a_oh, i_b_oh, o_y_u2, o_overflow, o_err);
  input [0:0] i_a_oh;
  wire [0:0] i_a_oh;
  input [0:0] i_b_oh;
  wire [0:0] i_b_oh;
  output [3:0] o_y_u2;
  wire [3:0] o_y_u2;
  output o_overflow;
  wire o_overflow;
  output o_err;
  wire o_err;
  wire [31:0] _0_;
  wire [31:0] i;
  wire [1:0] i_onehot;
  wire [31:0] posit;
  assign o_err = i_b_oh ? i_a_oh : 1'h0;
  assign posit[0] = i_b_oh ? _0_[0] : 1'h0;
  assign _0_[0] = ~i_a_oh;
  assign _0_[31:1] = 31'h00000000;
  assign i = 32'd2;
  assign i_onehot = { i_b_oh, i_a_oh };
  assign o_overflow = 1'h0;
  assign o_y_u2 = { 3'h0, posit[0] };
  assign posit[31:1] = 31'h00000000;
endmodule

module \$paramod\nand_gate\WIDTH=s32'00000000000000000000000000000100 (i_a, i_b, o_y, o_overflow, o_err);
  input [3:0] i_a;
  wire [3:0] i_a;
  input [3:0] i_b;
  wire [3:0] i_b;
  output [3:0] o_y;
  wire [3:0] o_y;
  output o_overflow;
  wire o_overflow;
  output o_err;
  wire o_err;
  wire [3:0] _0_;
  assign _0_[0] = i_a[0] & i_b[0];
  assign _0_[1] = i_a[1] & i_b[1];
  assign _0_[2] = i_a[2] & i_b[2];
  assign _0_[3] = i_a[3] & i_b[3];
  assign o_y[0] = ~_0_[0];
  assign o_y[1] = ~_0_[1];
  assign o_y[2] = ~_0_[2];
  assign o_y[3] = ~_0_[3];
  assign o_err = 1'h0;
  assign o_overflow = 1'h0;
endmodule

module \$paramod\starting_ones\WIDTH=s32'00000000000000000000000000000100 (i_a, i_b, o_y, o_overflow, o_err);
  input [3:0] i_a;
  wire [3:0] i_a;
  input [3:0] i_b;
  wire [3:0] i_b;
  output [3:0] o_y;
  wire [3:0] o_y;
  output o_overflow;
  wire o_overflow;
  output o_err;
  wire o_err;
  wire [15:0] _000_;
  wire [7:0] _001_;
  wire [3:0] _002_;
  wire [31:0] _003_;
  wire [31:0] _004_;
  wire [31:0] _005_;
  wire [31:0] _006_;
  wire [31:0] _007_;
  wire [31:0] _008_;
  wire [31:0] _009_;
  wire [31:0] _010_;
  wire [31:0] _011_;
  wire [31:0] _012_;
  wire [31:0] _013_;
  wire [31:0] _014_;
  wire [31:0] _015_;
  wire [31:0] _016_;
  wire [31:0] _017_;
  wire [31:0] _018_;
  wire [31:0] _019_;
  wire [31:0] _020_;
  wire [31:0] _021_;
  wire [31:0] _022_;
  wire [31:0] _023_;
  wire [31:0] _024_;
  wire [31:0] _025_;
  wire [31:0] _026_;
  wire [31:0] _027_;
  wire [31:0] _028_;
  wire [31:0] _029_;
  wire [31:0] _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire [7:0] c;
  wire [31:0] count;
  wire [31:0] i;
  assign _003_[0] = ~i_b[3];
  assign _026_[0] = ~_024_[0];
  assign _029_[4] = ~count[4];
  assign _029_[5] = ~count[5];
  assign _029_[6] = ~count[6];
  assign _029_[7] = ~count[7];
  assign _030_[31] = ~_028_[31];
  assign _007_[1] = _004_[1] ^ _004_[0];
  assign _011_[1] = _008_[1] ^ _008_[0];
  assign _011_[2] = _008_[2] ^ _009_[1];
  assign _015_[1] = _012_[1] ^ _012_[0];
  assign _015_[2] = _012_[2] ^ _013_[1];
  assign _015_[3] = _012_[3] ^ _013_[2];
  assign _019_[1] = _016_[1] ^ _016_[0];
  assign _019_[2] = _016_[2] ^ _017_[1];
  assign _019_[3] = _016_[3] ^ _017_[2];
  assign _019_[4] = _016_[4] ^ _017_[3];
  assign _023_[1] = _020_[1] ^ _020_[0];
  assign _023_[2] = _020_[2] ^ _021_[1];
  assign _023_[3] = _020_[3] ^ _021_[2];
  assign _023_[4] = _020_[4] ^ _021_[3];
  assign _023_[5] = _020_[5] ^ _021_[4];
  assign _027_[1] = _024_[1] ^ _024_[0];
  assign _027_[2] = _024_[2] ^ _025_[1];
  assign _027_[3] = _024_[3] ^ _025_[2];
  assign _027_[4] = _024_[4] ^ _025_[3];
  assign _027_[5] = _024_[5] ^ _025_[4];
  assign _027_[6] = _024_[6] ^ _025_[5];
  assign _005_[1] = _004_[1] & _004_[0];
  assign _009_[1] = _008_[1] & _008_[0];
  assign _009_[2] = _008_[2] & _009_[1];
  assign _013_[1] = _012_[1] & _012_[0];
  assign _013_[3] = _032_ & _013_[1];
  assign _032_ = _012_[3] & _012_[2];
  assign _013_[2] = _012_[2] & _013_[1];
  assign _017_[1] = _016_[1] & _016_[0];
  assign _017_[3] = _033_ & _017_[1];
  assign _033_ = _016_[3] & _016_[2];
  assign _017_[2] = _016_[2] & _017_[1];
  assign _017_[4] = _016_[4] & _017_[3];
  assign _021_[1] = _020_[1] & _020_[0];
  assign _021_[3] = _034_ & _021_[1];
  assign _034_ = _020_[3] & _020_[2];
  assign _035_ = _020_[5] & _020_[4];
  assign _021_[5] = _035_ & _021_[3];
  assign _021_[2] = _020_[2] & _021_[1];
  assign _021_[4] = _020_[4] & _021_[3];
  assign _025_[1] = _024_[1] & _024_[0];
  assign _025_[3] = _036_ & _025_[1];
  assign _036_ = _024_[3] & _024_[2];
  assign _037_ = _024_[5] & _024_[4];
  assign _025_[5] = _037_ & _025_[3];
  assign _025_[2] = _024_[2] & _025_[1];
  assign _025_[4] = _024_[4] & _025_[3];
  assign _025_[6] = _024_[6] & _025_[5];
  assign _038_ = _029_[5] & count[4];
  assign _039_ = _029_[7] & count[6];
  assign _028_[3] = _000_[1] & _028_[1];
  assign _040_ = _000_[3] & _041_;
  assign _000_[2] = _029_[5] & _029_[4];
  assign _000_[3] = _029_[7] & _029_[6];
  assign _001_[1] = _000_[3] & _000_[2];
  assign _041_ = count[5] | _038_;
  assign _042_ = count[7] | _039_;
  assign _043_ = _042_ | _040_;
  assign _028_[31] = _043_ | _002_[0];
  assign _031_ = _030_[31] | _002_[0];
  assign _028_[1] = count[0] & count[1];
  assign _000_[1] = count[2] & count[3];
  assign _002_[0] = _028_[3] & _001_[1];
  assign _004_[0] = i_b[2] ? _003_[0] : i_b[3];
  assign _004_[1] = i_b[2] ? i_b[3] : 1'h0;
  assign count[0] = i_a[0] ? _026_[0] : _024_[0];
  assign count[1] = i_a[0] ? _027_[1] : _024_[1];
  assign count[2] = i_a[0] ? _027_[2] : _024_[2];
  assign count[3] = i_a[0] ? _027_[3] : _024_[3];
  assign count[4] = i_a[0] ? _027_[4] : _024_[4];
  assign count[5] = i_a[0] ? _027_[5] : _024_[5];
  assign count[6] = i_a[0] ? _027_[6] : _024_[6];
  assign count[7] = i_a[0] ? _025_[6] : 1'h0;
  assign _008_[0] = i_b[1] ? _006_[0] : _004_[0];
  assign _008_[1] = i_b[1] ? _007_[1] : _004_[1];
  assign _008_[2] = i_b[1] ? _005_[1] : 1'h0;
  assign _012_[0] = i_b[0] ? _010_[0] : _008_[0];
  assign _012_[1] = i_b[0] ? _011_[1] : _008_[1];
  assign _012_[2] = i_b[0] ? _011_[2] : _008_[2];
  assign _012_[3] = i_b[0] ? _009_[2] : 1'h0;
  assign _016_[0] = i_a[3] ? _014_[0] : _012_[0];
  assign _016_[1] = i_a[3] ? _015_[1] : _012_[1];
  assign _016_[2] = i_a[3] ? _015_[2] : _012_[2];
  assign _016_[3] = i_a[3] ? _015_[3] : _012_[3];
  assign _016_[4] = i_a[3] ? _013_[3] : 1'h0;
  assign _020_[0] = i_a[2] ? _018_[0] : _016_[0];
  assign _020_[1] = i_a[2] ? _019_[1] : _016_[1];
  assign _020_[2] = i_a[2] ? _019_[2] : _016_[2];
  assign _020_[3] = i_a[2] ? _019_[3] : _016_[3];
  assign _020_[4] = i_a[2] ? _019_[4] : _016_[4];
  assign _020_[5] = i_a[2] ? _017_[4] : 1'h0;
  assign _024_[0] = i_a[1] ? _022_[0] : _020_[0];
  assign _024_[1] = i_a[1] ? _023_[1] : _020_[1];
  assign _024_[2] = i_a[1] ? _023_[2] : _020_[2];
  assign _024_[3] = i_a[1] ? _023_[3] : _020_[3];
  assign _024_[4] = i_a[1] ? _023_[4] : _020_[4];
  assign _024_[5] = i_a[1] ? _023_[5] : _020_[5];
  assign _024_[6] = i_a[1] ? _021_[5] : 1'h0;
  assign _006_[0] = ~_004_[0];
  assign _010_[0] = ~_008_[0];
  assign _014_[0] = ~_012_[0];
  assign _018_[0] = ~_016_[0];
  assign _022_[0] = ~_020_[0];
  assign o_overflow = ~_031_;
  assign { _000_[15:4], _000_[0] } = { 12'hfff, _028_[1] };
  assign { _001_[7:2], _001_[0] } = { 6'h3f, _028_[3] };
  assign _002_[3:1] = 3'h7;
  assign _003_[31:1] = 31'h00000000;
  assign _004_[31:2] = 30'h00000000;
  assign { _005_[31:2], _005_[0] } = { 30'h00000000, _004_[0] };
  assign _006_[31:1] = { 30'h00000000, _004_[1] };
  assign { _007_[31:2], _007_[0] } = { 29'h00000000, _005_[1], _006_[0] };
  assign _008_[31:3] = 29'h00000000;
  assign { _009_[31:3], _009_[0] } = { 29'h00000000, _008_[0] };
  assign _010_[31:1] = { 29'h00000000, _008_[2:1] };
  assign { _011_[31:3], _011_[0] } = { 28'h0000000, _009_[2], _010_[0] };
  assign _012_[31:4] = 28'h0000000;
  assign { _013_[31:4], _013_[0] } = { 28'h0000000, _012_[0] };
  assign _014_[31:1] = { 28'h0000000, _012_[3:1] };
  assign { _015_[31:4], _015_[0] } = { 27'h0000000, _013_[3], _014_[0] };
  assign _016_[31:5] = 27'h0000000;
  assign { _017_[31:5], _017_[0] } = { 27'h0000000, _016_[0] };
  assign _018_[31:1] = { 27'h0000000, _016_[4:1] };
  assign { _019_[31:5], _019_[0] } = { 26'h0000000, _017_[4], _018_[0] };
  assign _020_[31:6] = 26'h0000000;
  assign { _021_[31:6], _021_[0] } = { 26'h0000000, _020_[0] };
  assign _022_[31:1] = { 26'h0000000, _020_[5:1] };
  assign { _023_[31:6], _023_[0] } = { 25'h0000000, _021_[5], _022_[0] };
  assign _024_[31:7] = 25'h0000000;
  assign { _025_[31:7], _025_[0] } = { 25'h0000000, _024_[0] };
  assign _026_[31:1] = { 25'h0000000, _024_[6:1] };
  assign { _027_[31:7], _027_[0] } = { 24'h000000, _025_[6], _026_[0] };
  assign { _028_[30:7], _028_[0] } = { _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], _028_[31], count[0] };
  assign { _029_[31:8], _029_[3:0] } = { 24'hffffff, count[3:0] };
  assign _030_[30:8] = { _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31] };
  assign c = { i_b, i_a };
  assign count[31:8] = 24'h000000;
  assign i = 32'd4294967295;
  assign o_err = 1'h0;
  assign o_y = count[3:0];
endmodule

module \$paramod\subtractor\WIDTH=s32'00000000000000000000000000000100 (i_a, i_b, o_y, o_overflow, o_err);
  input [3:0] i_a;
  wire [3:0] i_a;
  input [3:0] i_b;
  wire [3:0] i_b;
  output [3:0] o_y;
  wire [3:0] o_y;
  output o_overflow;
  wire o_overflow;
  output o_err;
  wire o_err;
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [3:0] _03_;
  wire [3:0] _04_;
  wire [3:0] _05_;
  wire _06_;
  wire _07_;
  assign o_y[0] = ~_04_[0];
  assign _00_ = i_a[3] ^ i_b[3];
  assign _01_ = i_a[3] ^ o_y[3];
  assign o_y[1] = _04_[1] ^ _03_[0];
  assign o_y[2] = _04_[2] ^ _03_[1];
  assign o_y[3] = _04_[3] ^ _03_[2];
  assign _05_[0] = i_a[0] & _02_[0];
  assign _05_[1] = i_a[1] & _02_[1];
  assign _05_[2] = i_a[2] & _02_[2];
  assign _04_[0] = i_a[0] ^ _02_[0];
  assign _04_[1] = i_a[1] ^ _02_[1];
  assign _04_[2] = i_a[2] ^ _02_[2];
  assign _04_[3] = i_a[3] ^ _02_[3];
  assign _06_ = _04_[1] & _03_[0];
  assign _07_ = _04_[2] & _03_[1];
  assign _03_[0] = _05_[0] | _04_[0];
  assign _03_[1] = _05_[1] | _06_;
  assign _03_[2] = _05_[2] | _07_;
  assign o_overflow = _00_ & _01_;
  assign _02_[0] = ~i_b[0];
  assign _02_[1] = ~i_b[1];
  assign _02_[2] = ~i_b[2];
  assign _02_[3] = ~i_b[3];
  assign o_err = 1'h0;
endmodule

module TOP(i_arg0, i_arg1, i_oper, i_clk, i_rstn, o_flag, o_result);
  input [3:0] i_arg0;
  wire [3:0] i_arg0;
  input [3:0] i_arg1;
  wire [3:0] i_arg1;
  input [1:0] i_oper;
  wire [1:0] i_oper;
  input i_clk;
  wire i_clk;
  input i_rstn;
  wire i_rstn;
  output [3:0] o_flag;
  wire [3:0] o_flag;
  output [3:0] o_result;
  wire [3:0] o_result;
  wire _00_;
  wire _01_;
  wire [1:0] _02_;
  wire [1:0] _03_;
  wire [1:0] _04_;
  wire [1:0] _05_;
  wire [1:0] _06_;
  wire [1:0] _07_;
  wire [1:0] _08_;
  wire [1:0] _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire [3:0] _16_;
  wire [3:0] _17_;
  wire [0:0] _18_;
  wire [3:0] _19_;
  wire [0:0] _20_;
  wire [15:0] _21_;
  wire [3:0] _22_;
  wire _23_;
  wire decoder_err;
  wire decoder_overflow;
  wire [3:0] decoder_result;
  wire nand_err;
  wire nand_overflow;
  wire [3:0] nand_result;
  wire oh_err;
  wire oh_overflow;
  wire [3:0] oh_result;
  wire sub_err;
  wire sub_overflow;
  wire [3:0] sub_result;
  wire temp_err;
  wire temp_neg;
  wire temp_overflow;
  wire temp_pos;
  assign _01_ = ~i_oper[1];
  assign _00_ = ~i_oper[0];
  assign temp_pos = _15_ & _14_;
  assign temp_neg = o_result[3] & _14_;
  assign _16_[3] = sub_err & _17_[3];
  assign _16_[2] = nand_err & _17_[2];
  assign _16_[1] = oh_err & _17_[1];
  assign _16_[0] = decoder_err & _17_[0];
  assign _19_[3] = sub_overflow & _17_[3];
  assign _19_[2] = nand_overflow & _17_[2];
  assign _19_[1] = oh_overflow & _17_[1];
  assign _19_[0] = decoder_overflow & _17_[0];
  assign _21_[12] = sub_result[0] & _17_[3];
  assign _21_[13] = sub_result[1] & _17_[3];
  assign _21_[14] = sub_result[2] & _17_[3];
  assign _21_[15] = sub_result[3] & _17_[3];
  assign _21_[8] = nand_result[0] & _17_[2];
  assign _21_[9] = nand_result[1] & _17_[2];
  assign _21_[10] = nand_result[2] & _17_[2];
  assign _21_[11] = nand_result[3] & _17_[2];
  assign _21_[4] = oh_result[0] & _17_[1];
  assign _21_[5] = oh_result[1] & _17_[1];
  assign _21_[6] = oh_result[2] & _17_[1];
  assign _21_[7] = oh_result[3] & _17_[1];
  assign _21_[0] = decoder_result[0] & _17_[0];
  assign _21_[1] = decoder_result[1] & _17_[0];
  assign _21_[2] = decoder_result[2] & _17_[0];
  assign _21_[3] = decoder_result[3] & _17_[0];
  assign _11_ = _00_ | i_oper[1];
  assign _12_ = i_oper[0] | _01_;
  assign _13_ = _00_ | _01_;
  assign _02_[0] = o_result[0] | o_result[1];
  assign _02_[1] = o_result[2] | o_result[3];
  assign _14_ = _02_[0] | _02_[1];
  assign _03_[0] = _16_[0] | _16_[1];
  assign _03_[1] = _16_[2] | _16_[3];
  assign _18_ = _03_[0] | _03_[1];
  assign _23_ = _04_[0] | _04_[1];
  assign _05_[0] = _19_[0] | _19_[1];
  assign _05_[1] = _19_[2] | _19_[3];
  assign _20_ = _05_[0] | _05_[1];
  assign _04_[0] = _17_[0] | _17_[1];
  assign _04_[1] = _17_[2] | _17_[3];
  assign _06_[0] = _21_[3] | _21_[7];
  assign _06_[1] = _21_[11] | _21_[15];
  assign _22_[3] = _06_[0] | _06_[1];
  assign _07_[0] = _21_[2] | _21_[6];
  assign _07_[1] = _21_[10] | _21_[14];
  assign _22_[2] = _07_[0] | _07_[1];
  assign _08_[0] = _21_[1] | _21_[5];
  assign _08_[1] = _21_[9] | _21_[13];
  assign _22_[1] = _08_[0] | _08_[1];
  assign _09_[0] = _21_[0] | _21_[4];
  assign _09_[1] = _21_[8] | _21_[12];
  assign _22_[0] = _09_[0] | _09_[1];
  assign _10_ = i_oper[0] | i_oper[1];
  assign _17_[3] = ~_10_;
  assign _17_[2] = ~_11_;
  assign _17_[1] = ~_12_;
  assign _17_[0] = ~_13_;
  assign temp_err = _23_ ? _18_ : 1'hx;
  assign temp_overflow = _23_ ? _20_ : 1'hx;
  assign o_result[0] = _23_ ? _22_[0] : 1'hx;
  assign o_result[1] = _23_ ? _22_[1] : 1'hx;
  assign o_result[2] = _23_ ? _22_[2] : 1'hx;
  assign o_result[3] = _23_ ? _22_[3] : 1'hx;
  assign _15_ = ~o_result[3];
  \$paramod$a9c22756d9a8dd0110c8c717d10bd443a01d2637\onehot2u2_decoder  u_decoder (
    .i_a_oh(i_arg0[0]),
    .i_b_oh(i_arg1[0]),
    .o_err(decoder_err),
    .o_overflow(decoder_overflow),
    .o_y_u2(decoder_result)
  );
  \$paramod\nand_gate\WIDTH=s32'00000000000000000000000000000100  u_nand_gate (
    .i_a(i_arg0),
    .i_b(i_arg1),
    .o_err(nand_err),
    .o_overflow(nand_overflow),
    .o_y(nand_result)
  );
  \$paramod\starting_ones\WIDTH=s32'00000000000000000000000000000100  u_starting_ones (
    .i_a(i_arg0),
    .i_b(i_arg1),
    .o_err(oh_err),
    .o_overflow(oh_overflow),
    .o_y(oh_result)
  );
  \$paramod\subtractor\WIDTH=s32'00000000000000000000000000000100  u_subtractor (
    .i_a(i_arg0),
    .i_b(i_arg1),
    .o_err(sub_err),
    .o_overflow(sub_overflow),
    .o_y(sub_result)
  );
  assign o_flag = { temp_overflow, temp_pos, temp_neg, temp_err };
endmodule
