$date
  Mon Apr 10 00:09:57 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_sum $end
$var reg 1 ! a1 $end
$var reg 1 " a2 $end
$var reg 1 # en $end
$var reg 2 $ d[1:0] $end
$scope module uut $end
$var reg 3 % a[2:0] $end
$var reg 2 & d[1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
bXX $
bXXX %
bXX &
#1000000
0!
0"
bX00 %
#11000000
1#
b00 $
b100 %
b00 &
#21000000
1!
b01 $
b101 %
b01 &
#31000000
0!
1"
b110 %
#41000000
1!
b11 $
b111 %
b11 &
#51000000
