// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "CLOCK_16,Vivado 2020.2.2" *)
module UART_RX_CLOCK_16_0_0(clk100M, clk_16);
  input clk100M;
  output clk_16;
endmodule
