<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `faucon-emu&#x2F;src&#x2F;cpu&#x2F;instructions&#x2F;utils.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>utils.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><script defer src="../../../../main.js"></script><script defer src="../../../../source-script.js"></script><script defer src="../../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a class="sidebar-logo" href="../../../../faucon_emu/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.png" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../faucon_emu/index.html"><img class="rust-logo" src="../../../../rust-logo.png" alt="logo"></a><nav class="sub"><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="18" height="18" alt="Pick another theme!" src="../../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img width="18" height="18" alt="Change settings" src="../../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
</pre><pre class="rust"><code><span class="doccomment">//! Helpers for frequently used instruction parsing routines to reduce boilerplate.</span>

<span class="kw">use</span> <span class="ident">enum_primitive::FromPrimitive</span>;
<span class="kw">use</span> <span class="ident">faucon_asm</span>::{<span class="ident">opcode::OperandSize</span>, <span class="ident">MemoryAccess</span>, <span class="ident">MemorySpace</span>, <span class="ident">Operand</span>};

<span class="kw">use</span> <span class="kw">super</span>::{<span class="ident">Cpu</span>, <span class="ident">CpuFlag</span>};

<span class="doccomment">/// Parses a [`faucon_asm::operands::MemoryAccess`] descriptor by composing the memory address</span>
<span class="doccomment">/// in question and extracting the corresponding [`faucon_asm::operands::MemorySpace`].</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The data will be returned as a `(space, address)` tuple.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">parse_memory_access</span>(<span class="ident">cpu</span>: <span class="kw-2">&amp;</span><span class="ident">Cpu</span>, <span class="ident">mem</span>: <span class="ident">Operand</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="ident">MemorySpace</span>, <span class="ident">u32</span>)<span class="op">&gt;</span> {
    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">Operand::Memory</span>(<span class="ident">mem</span>) <span class="op">=</span> <span class="ident">mem</span> {
        <span class="kw">match</span> <span class="ident">mem</span> {
            <span class="ident">MemoryAccess::Reg</span> { <span class="ident">space</span>, <span class="ident">base</span> } =&gt; <span class="prelude-val">Some</span>((<span class="ident">space</span>, <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">base</span>])),
            <span class="ident">MemoryAccess::RegReg</span> {
                <span class="ident">space</span>,
                <span class="ident">base</span>,
                <span class="ident">offset</span>,
                <span class="ident">scale</span>,
            } =&gt; <span class="prelude-val">Some</span>((
                <span class="ident">space</span>,
                <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">base</span>] <span class="op">+</span> <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">offset</span>] <span class="op">*</span> <span class="ident">scale</span> <span class="kw">as</span> <span class="ident">u32</span>,
            )),
            <span class="ident">MemoryAccess::RegImm</span> {
                <span class="ident">space</span>,
                <span class="ident">base</span>,
                <span class="ident">offset</span>,
            } =&gt; <span class="prelude-val">Some</span>((<span class="ident">space</span>, <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">base</span>] <span class="op">+</span> <span class="ident">offset</span>)),
        }
    } <span class="kw">else</span> {
        <span class="prelude-val">None</span>
    }
}

<span class="doccomment">/// Parses a CPU flag that is encoded in an operand.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">parse_flag</span>(<span class="ident">flag</span>: <span class="ident">Operand</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">CpuFlag</span><span class="op">&gt;</span> {
    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">Operand::Flag</span>(<span class="ident">imm</span>) <span class="op">=</span> <span class="ident">flag</span> {
        <span class="prelude-val">Some</span>(<span class="ident">CpuFlag::from_u8</span>(<span class="ident">imm</span>).<span class="ident">unwrap</span>())
    } <span class="kw">else</span> {
        <span class="prelude-val">None</span>
    }
}

<span class="doccomment">/// Reads the value that is represented by an operand.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get_value</span>(<span class="ident">cpu</span>: <span class="kw-2">&amp;</span><span class="ident">Cpu</span>, <span class="ident">size</span>: <span class="ident">OperandSize</span>, <span class="ident">source</span>: <span class="ident">Operand</span>) -&gt; <span class="ident">u32</span> {
    <span class="kw">match</span> <span class="ident">source</span> {
        <span class="ident">Operand::Register</span>(<span class="ident">reg</span>) =&gt; <span class="kw">match</span> <span class="ident">size</span> {
            <span class="ident">OperandSize::EightBit</span> =&gt; <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">reg</span>] <span class="op">&amp;</span> <span class="number">0xFF</span>,
            <span class="ident">OperandSize::SixteenBit</span> =&gt; <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">reg</span>] <span class="op">&amp;</span> <span class="number">0xFFFF</span>,
            <span class="ident">OperandSize::ThirtyTwoBit</span> <span class="op">|</span> <span class="ident">OperandSize::Unsized</span> =&gt; <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">reg</span>],
        },
        <span class="ident">Operand::Immediate</span>(<span class="ident">imm</span>) =&gt; <span class="ident">imm</span> <span class="kw">as</span> <span class="ident">u32</span>,
        <span class="ident">Operand::UnsignedImmediate</span>(<span class="ident">imm</span>) =&gt; <span class="ident">imm</span>,
        <span class="ident">Operand::Memory</span>(<span class="kw">_</span>) =&gt; <span class="ident">read_mem</span>(<span class="ident">cpu</span>, <span class="ident">size</span>, <span class="ident">source</span>),
        <span class="kw">_</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;The operand doesn&#39;t represent an extractable value&quot;</span>),
    }
}

<span class="doccomment">/// Writes the value of a given source operand to a destination register.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write_reg</span>(<span class="ident">cpu</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Cpu</span>, <span class="ident">size</span>: <span class="ident">OperandSize</span>, <span class="ident">destination</span>: <span class="ident">Operand</span>, <span class="ident">source</span>: <span class="ident">Operand</span>) {
    <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">get_value</span>(<span class="ident">cpu</span>, <span class="ident">size</span>, <span class="ident">source</span>);
    <span class="kw">match</span> <span class="ident">size</span> {
        <span class="ident">OperandSize::EightBit</span> =&gt; <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">destination</span>] <span class="op">&amp;=</span> <span class="op">!</span><span class="number">0xFF</span> <span class="op">|</span> <span class="ident">value</span>,
        <span class="ident">OperandSize::SixteenBit</span> =&gt; <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">destination</span>] <span class="op">&amp;=</span> <span class="op">!</span><span class="number">0xFFFF</span> <span class="op">|</span> <span class="ident">value</span>,
        <span class="ident">OperandSize::ThirtyTwoBit</span> <span class="op">|</span> <span class="ident">OperandSize::Unsized</span> =&gt; {
            <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">destination</span>] <span class="op">&amp;=</span> <span class="op">!</span><span class="number">0xFFFFFFFF</span> <span class="op">|</span> <span class="ident">value</span>;
        }
    }
}

<span class="doccomment">/// Writes a given value to a destination register.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write_value_to_reg</span>(<span class="ident">cpu</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Cpu</span>, <span class="ident">size</span>: <span class="ident">OperandSize</span>, <span class="ident">destination</span>: <span class="ident">Operand</span>, <span class="ident">source</span>: <span class="ident">u32</span>) {
    <span class="kw">match</span> <span class="ident">size</span> {
        <span class="ident">OperandSize::EightBit</span> =&gt; <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">destination</span>] <span class="op">&amp;=</span> <span class="op">!</span><span class="number">0xFF</span> <span class="op">|</span> (<span class="ident">source</span> <span class="op">&amp;</span> <span class="number">0xFF</span>),
        <span class="ident">OperandSize::SixteenBit</span> =&gt; <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">destination</span>] <span class="op">&amp;=</span> <span class="op">!</span><span class="number">0xFFFF</span> <span class="op">|</span> (<span class="ident">source</span> <span class="op">&amp;</span> <span class="number">0xFFFF</span>),
        <span class="ident">OperandSize::ThirtyTwoBit</span> <span class="op">|</span> <span class="ident">OperandSize::Unsized</span> =&gt; {
            <span class="ident">cpu</span>.<span class="ident">registers</span>[<span class="ident">destination</span>] <span class="op">&amp;=</span> <span class="op">!</span><span class="number">0xFFFFFFFF</span> <span class="op">|</span> <span class="ident">source</span>
        }
    }
}

<span class="doccomment">/// Reads a value from the given [`faucon_asm::operands::MemoryAccess`] descriptor.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This is usually used by instruction handlers and should only be called when it</span>
<span class="doccomment">/// is guaranteed that the right [`faucon_asm::operands::Operand`] variant is being</span>
<span class="doccomment">/// passed.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_mem</span>(<span class="ident">cpu</span>: <span class="kw-2">&amp;</span><span class="ident">Cpu</span>, <span class="ident">size</span>: <span class="ident">OperandSize</span>, <span class="ident">source</span>: <span class="ident">Operand</span>) -&gt; <span class="ident">u32</span> {
    <span class="kw">let</span> (<span class="ident">space</span>, <span class="ident">address</span>) <span class="op">=</span> <span class="ident">parse_memory_access</span>(<span class="ident">cpu</span>, <span class="ident">source</span>).<span class="ident">unwrap</span>();
    <span class="kw">match</span> <span class="ident">space</span> {
        <span class="ident">MemorySpace::Io</span> =&gt; <span class="ident">read_imem</span>(<span class="ident">cpu</span>, <span class="ident">address</span>),
        <span class="ident">MemorySpace::DMem</span> =&gt; <span class="ident">read_dmem</span>(<span class="ident">cpu</span>, <span class="ident">size</span>, <span class="ident">address</span>),
    }
}

<span class="doccomment">/// Writes a given operand to a location in memory that is encoded in the destination operand.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write_mem</span>(<span class="ident">cpu</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Cpu</span>, <span class="ident">size</span>: <span class="ident">OperandSize</span>, <span class="ident">source</span>: <span class="ident">Operand</span>, <span class="ident">destination</span>: <span class="ident">Operand</span>) {
    <span class="kw">let</span> (<span class="ident">space</span>, <span class="ident">address</span>) <span class="op">=</span> <span class="ident">parse_memory_access</span>(<span class="ident">cpu</span>, <span class="ident">destination</span>).<span class="ident">unwrap</span>();
    <span class="kw">match</span> <span class="ident">space</span> {
        <span class="ident">MemorySpace::Io</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unsupported IMem write access attempted&quot;</span>),
        <span class="ident">MemorySpace::DMem</span> =&gt; <span class="ident">write_dmem</span>(<span class="ident">cpu</span>, <span class="ident">size</span>, <span class="ident">address</span>, <span class="ident">get_value</span>(<span class="ident">cpu</span>, <span class="ident">size</span>, <span class="ident">source</span>)),
    };
}

<span class="kw">fn</span> <span class="ident">read_imem</span>(<span class="ident">cpu</span>: <span class="kw-2">&amp;</span><span class="ident">Cpu</span>, <span class="ident">address</span>: <span class="ident">u32</span>) -&gt; <span class="ident">u32</span> {
    <span class="ident">cpu</span>.<span class="ident">memory</span>.<span class="ident">read_code_addr</span>(<span class="ident">address</span> <span class="kw">as</span> <span class="ident">u16</span>)
}

<span class="kw">fn</span> <span class="ident">read_dmem</span>(<span class="ident">cpu</span>: <span class="kw-2">&amp;</span><span class="ident">Cpu</span>, <span class="ident">size</span>: <span class="ident">OperandSize</span>, <span class="ident">address</span>: <span class="ident">u32</span>) -&gt; <span class="ident">u32</span> {
    <span class="kw">match</span> <span class="ident">size</span> {
        <span class="ident">OperandSize::EightBit</span> =&gt; <span class="ident">cpu</span>.<span class="ident">memory</span>.<span class="ident">read_data_byte</span>(<span class="ident">address</span>) <span class="kw">as</span> <span class="ident">u32</span>,
        <span class="ident">OperandSize::SixteenBit</span> =&gt; <span class="ident">cpu</span>.<span class="ident">memory</span>.<span class="ident">read_data_halfword</span>(<span class="ident">address</span>) <span class="kw">as</span> <span class="ident">u32</span>,
        <span class="ident">OperandSize::ThirtyTwoBit</span> <span class="op">|</span> <span class="ident">OperandSize::Unsized</span> =&gt; <span class="ident">cpu</span>.<span class="ident">memory</span>.<span class="ident">read_data_word</span>(<span class="ident">address</span>),
    }
}

<span class="kw">fn</span> <span class="ident">write_dmem</span>(<span class="ident">cpu</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Cpu</span>, <span class="ident">size</span>: <span class="ident">OperandSize</span>, <span class="ident">address</span>: <span class="ident">u32</span>, <span class="ident">value</span>: <span class="ident">u32</span>) {
    <span class="kw">match</span> <span class="ident">size</span> {
        <span class="ident">OperandSize::EightBit</span> =&gt; <span class="ident">cpu</span>.<span class="ident">memory</span>.<span class="ident">write_data_byte</span>(<span class="ident">address</span>, <span class="ident">value</span> <span class="kw">as</span> <span class="ident">u8</span>),
        <span class="ident">OperandSize::SixteenBit</span> =&gt; <span class="ident">cpu</span>.<span class="ident">memory</span>.<span class="ident">write_data_halfword</span>(<span class="ident">address</span>, <span class="ident">value</span> <span class="kw">as</span> <span class="ident">u16</span>),
        <span class="ident">OperandSize::ThirtyTwoBit</span> <span class="op">|</span> <span class="ident">OperandSize::Unsized</span> =&gt; {
            <span class="ident">cpu</span>.<span class="ident">memory</span>.<span class="ident">write_data_word</span>(<span class="ident">address</span>, <span class="ident">value</span>)
        }
    }
}
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="faucon_emu" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.59.0-nightly (399ba6bb3 2022-01-03)" ></div>
</body></html>