 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : divider_4bit_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:38:54 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: A[0] (input port)
  Endpoint: odd[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_dsr   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  A[0] (in)                                0.00      0.00       0.00 f
  A[0] (net)                     4                   0.00       0.00 f
  U102/ZN (INV_X1)                         0.01      0.03       0.03 r
  n112 (net)                     1                   0.00       0.03 r
  U131/ZN (NAND3_X1)                       0.01      0.03       0.05 f
  n111 (net)                     1                   0.00       0.05 f
  U93/ZN (OAI221_X1)                       0.04      0.04       0.09 r
  n114 (net)                     1                   0.00       0.09 r
  U92/ZN (XNOR2_X1)                        0.03      0.07       0.16 r
  n123 (net)                     2                   0.00       0.16 r
  U91/ZN (NAND2_X1)                        0.01      0.03       0.19 f
  n119 (net)                     1                   0.00       0.19 f
  U86/ZN (OAI211_X1)                       0.02      0.03       0.22 r
  n121 (net)                     1                   0.00       0.22 r
  U90/ZN (OAI221_X1)                       0.02      0.05       0.27 f
  n126 (net)                     1                   0.00       0.27 f
  U133/S (FA_X1)                           0.01      0.14       0.42 r
  odd[1] (net)                   1                   0.00       0.42 r
  odd[1] (out)                             0.01      0.00       0.42 r
  data arrival time                                             0.42

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.42
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.32


  Startpoint: B[0] (input port)
  Endpoint: odd[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_dsr   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  B[0] (in)                                0.00      0.00       0.00 r
  B[0] (net)                    14                   0.00       0.00 r
  U101/ZN (INV_X1)                         0.00      0.03       0.03 f
  n138 (net)                     2                   0.00       0.03 f
  U106/ZN (AOI21_X1)                       0.02      0.05       0.08 r
  n91 (net)                      1                   0.00       0.08 r
  U107/ZN (OAI211_X1)                      0.02      0.05       0.13 f
  n94 (net)                      2                   0.00       0.13 f
  U82/ZN (NAND2_X1)                        0.02      0.04       0.17 r
  n84 (net)                      3                   0.00       0.17 r
  U78/ZN (AND2_X1)                         0.01      0.04       0.21 r
  n79 (net)                      1                   0.00       0.21 r
  U123/ZN (NAND2_X1)                       0.01      0.03       0.24 f
  n101 (net)                     2                   0.00       0.24 f
  U124/ZN (OAI21_X1)                       0.03      0.04       0.28 r
  n133 (net)                     2                   0.00       0.28 r
  U125/ZN (NAND3_X1)                       0.02      0.04       0.32 f
  n100 (net)                     1                   0.00       0.32 f
  U61/ZN (XNOR2_X1)                        0.01      0.05       0.37 f
  odd[0] (net)                   1                   0.00       0.37 f
  odd[0] (out)                             0.01      0.00       0.38 f
  data arrival time                                             0.38

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.38
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.28


  Startpoint: B[0] (input port)
  Endpoint: odd[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_dsr   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  B[0] (in)                                0.00      0.00       0.00 r
  B[0] (net)                    14                   0.00       0.00 r
  U101/ZN (INV_X1)                         0.00      0.03       0.03 f
  n138 (net)                     2                   0.00       0.03 f
  U106/ZN (AOI21_X1)                       0.02      0.05       0.08 r
  n91 (net)                      1                   0.00       0.08 r
  U107/ZN (OAI211_X1)                      0.02      0.05       0.13 f
  n94 (net)                      2                   0.00       0.13 f
  U82/ZN (NAND2_X1)                        0.02      0.04       0.17 r
  n84 (net)                      3                   0.00       0.17 r
  U78/ZN (AND2_X1)                         0.01      0.04       0.21 r
  n79 (net)                      1                   0.00       0.21 r
  U123/ZN (NAND2_X1)                       0.01      0.03       0.24 f
  n101 (net)                     2                   0.00       0.24 f
  U124/ZN (OAI21_X1)                       0.03      0.04       0.28 r
  n133 (net)                     2                   0.00       0.28 r
  U135/ZN (NAND2_X1)                       0.01      0.03       0.31 f
  result[0] (net)                2                   0.00       0.31 f
  U137/ZN (NOR3_X1)                        0.02      0.04       0.35 r
  odd[3] (net)                   1                   0.00       0.35 r
  odd[3] (out)                             0.02      0.00       0.35 r
  data arrival time                                             0.35

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.35
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: B[0] (input port)
  Endpoint: result[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_dsr   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  B[0] (in)                                0.00      0.00       0.00 r
  B[0] (net)                    14                   0.00       0.00 r
  U101/ZN (INV_X1)                         0.00      0.03       0.03 f
  n138 (net)                     2                   0.00       0.03 f
  U106/ZN (AOI21_X1)                       0.02      0.05       0.08 r
  n91 (net)                      1                   0.00       0.08 r
  U107/ZN (OAI211_X1)                      0.02      0.05       0.13 f
  n94 (net)                      2                   0.00       0.13 f
  U82/ZN (NAND2_X1)                        0.02      0.04       0.17 r
  n84 (net)                      3                   0.00       0.17 r
  U78/ZN (AND2_X1)                         0.01      0.04       0.21 r
  n79 (net)                      1                   0.00       0.21 r
  U123/ZN (NAND2_X1)                       0.01      0.03       0.24 f
  n101 (net)                     2                   0.00       0.24 f
  U124/ZN (OAI21_X1)                       0.03      0.04       0.28 r
  n133 (net)                     2                   0.00       0.28 r
  U135/ZN (NAND2_X1)                       0.01      0.03       0.31 f
  result[0] (net)                2                   0.00       0.31 f
  result[0] (out)                          0.01      0.00       0.32 f
  data arrival time                                             0.32

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.22


  Startpoint: B[1] (input port)
  Endpoint: odd[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_dsr   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  B[1] (in)                                0.00      0.00       0.00 r
  B[1] (net)                    12                   0.00       0.00 r
  U89/ZN (XNOR2_X1)                        0.02      0.07       0.07 r
  n86 (net)                      1                   0.00       0.07 r
  U88/ZN (XNOR2_X1)                        0.03      0.06       0.13 r
  n93 (net)                      2                   0.00       0.13 r
  U82/ZN (NAND2_X1)                        0.02      0.04       0.17 f
  n84 (net)                      3                   0.00       0.17 f
  U134/ZN (NOR3_X1)                        0.02      0.05       0.22 r
  odd[2] (net)                   1                   0.00       0.22 r
  odd[2] (out)                             0.02      0.00       0.22 r
  data arrival time                                             0.22

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.12


  Startpoint: B[0] (input port)
  Endpoint: result[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_dsr   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  B[0] (in)                                0.00      0.00       0.00 r
  B[0] (net)                    14                   0.00       0.00 r
  U101/ZN (INV_X1)                         0.00      0.03       0.03 f
  n138 (net)                     2                   0.00       0.03 f
  U69/Z (BUF_X1)                           0.01      0.04       0.07 f
  n72 (net)                      3                   0.00       0.07 f
  U139/ZN (NOR2_X1)                        0.02      0.05       0.12 r
  n139 (net)                     1                   0.00       0.12 r
  U64/ZN (XNOR2_X1)                        0.02      0.06       0.18 r
  n141 (net)                     1                   0.00       0.18 r
  U140/ZN (OAI21_X1)                       0.01      0.03       0.21 f
  result[1] (net)                1                   0.00       0.21 f
  result[1] (out)                          0.01      0.00       0.21 f
  data arrival time                                             0.21

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.11


  Startpoint: B[0] (input port)
  Endpoint: result[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_dsr   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  B[0] (in)                                0.00      0.00       0.00 f
  B[0] (net)                    14                   0.00       0.00 f
  U67/Z (BUF_X1)                           0.01      0.05       0.05 f
  n73 (net)                      5                   0.00       0.05 f
  U141/ZN (AOI22_X1)                       0.02      0.05       0.10 r
  result[2] (net)                1                   0.00       0.10 r
  result[2] (out)                          0.02      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                 0.00


  Startpoint: B[0] (input port)
  Endpoint: result[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  divider_4bit_dsr   5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  B[0] (in)                                0.00      0.00       0.00 f
  B[0] (net)                    14                   0.00       0.00 f
  U67/Z (BUF_X1)                           0.01      0.05       0.05 f
  n73 (net)                      5                   0.00       0.05 f
  U142/ZN (AOI21_X1)                       0.01      0.04       0.09 r
  result[3] (net)                1                   0.00       0.09 r
  result[3] (out)                          0.01      0.00       0.09 r
  data arrival time                                             0.09

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.09
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.01


1
