$date
	Sun Aug 03 01:01:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec_counter_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
0#
0"
bx !
$end
#5
b0 &
b0 !
1"
1$
1#
1%
#10
0"
0$
#15
b1 &
b1 !
1"
1$
0#
0%
#20
0"
0$
#25
b10 &
b10 !
1"
1$
#30
0"
0$
1#
1%
#35
b0 &
b0 !
1"
1$
#40
0"
0$
#45
1"
1$
#50
0"
0$
#55
1"
1$
#60
0"
0$
#65
1"
1$
#70
0"
0$
#75
1"
1$
#80
0"
0$
0#
0%
#85
b1 &
b1 !
1"
1$
#90
0"
0$
#95
b10 &
b10 !
1"
1$
#100
0"
0$
#105
b11 &
b11 !
1"
1$
#110
0"
0$
#115
b100 &
b100 !
1"
1$
#120
0"
0$
#125
b101 &
b101 !
1"
1$
#130
0"
0$
#135
b110 &
b110 !
1"
1$
#140
0"
0$
#145
b111 &
b111 !
1"
1$
#150
0"
0$
#155
b1000 &
b1000 !
1"
1$
#160
0"
0$
#165
b1001 &
b1001 !
1"
1$
#170
0"
0$
#175
b0 &
b0 !
1"
1$
#180
0"
0$
#185
b1 &
b1 !
1"
1$
#190
0"
0$
#195
b10 &
b10 !
1"
1$
#200
0"
0$
#205
b11 &
b11 !
1"
1$
#210
0"
0$
#215
b100 &
b100 !
1"
1$
#220
0"
0$
#225
b101 &
b101 !
1"
1$
#230
0"
0$
#235
b110 &
b110 !
1"
1$
#240
0"
0$
#245
b111 &
b111 !
1"
1$
#250
0"
0$
#255
b1000 &
b1000 !
1"
1$
#260
0"
0$
#265
b1001 &
b1001 !
1"
1$
#270
0"
0$
#275
b0 &
b0 !
1"
1$
#280
0"
0$
