---
layout: default
title: 3.2 „Éà„É©„É≥„Ç∏„Çπ„ÇøÊßãÈÄ†„ÅÆÂ§âÂåñÔºöSTI„ÉªÊµÖÊé•Âêà„ÉªLDD„Éª„Çµ„É™„Çµ„Ç§„Éâ  
---

---

# üß± 3.2 „Éà„É©„É≥„Ç∏„Çπ„ÇøÊßãÈÄ†„ÅÆÂ§âÂåñÔºöSTI„ÉªÊµÖÊé•Âêà„ÉªLDD„Éª„Çµ„É™„Çµ„Ç§„Éâ  
**3.2 Transistor Structure Innovations: STI, Shallow Junctions, LDD, and Salicide**

---

## üß≠ Ê¶ÇË¶ÅÔΩúOverview

ÂæÆÁ¥∞Âåñ„ÅåÈÄ≤„ÇÄ„Å´„Å§„Çå„ÄÅCMOS„ÅØÂçò„Å™„ÇãÂØ∏Ê≥ïÁ∏ÆÂ∞è„Åß„ÅØÁ´ã„Å°Ë°å„Åã„Åö„ÄÅ**ÊßãÈÄ†ÁöÑ„Éñ„É¨„Ç§„ÇØ„Çπ„É´„Éº**„ÅåÂøÖË¶Å„Å®„Å™„Çä„Åæ„Åó„Åü„ÄÇ  
Êú¨ÁØÄ„Åß„ÅØ„ÄÅ„Åù„Çå„ÇíÂÆüÁèæ„Åó„Åü‰∏ªË¶ÅÊäÄË°ìÔºö**STIÔºàÊµÖÊ∫ùÈöîÈõ¢Ôºâ„ÉªLDD„ÉªÊµÖÊé•Âêà„Éª„Çµ„É™„Çµ„Ç§„ÉâÂΩ¢Êàê**„ÇíÊï¥ÁêÜ„Åó„Åæ„Åô„ÄÇ

> As CMOS scaled down, structural innovations‚Äînot just shrinking‚Äîbecame essential.  
> This section covers four key techniques: **STI, LDD, Shallow Junctions, and Salicide**.

---

## üìå LOCOS„Åã„ÇâSTI„Å∏ÔºöÈöîÈõ¢ÊßãÈÄ†„ÅÆÈù©Êñ∞  
### üìò From LOCOS to STI: Isolation Revolution

#### ‚ñ∂ LOCOS„ÅÆÈôêÁïåÔΩúLimitations of LOCOS  
- ÂæìÊù•„ÅÆ**LOCOSÔºàLocal Oxidation of SiliconÔºâ**„Å´„Çà„ÇãSiO‚ÇÇÈöîÈõ¢„Å´„ÅØÂïèÈ°å„ÅåÂ§ö„Åã„Å£„Åü  
  - „ÄåÈ≥•„ÅÆ„Åè„Å°„Å∞„ÅóÔºàBird‚Äôs BeakÔºâ„Äç ‚Üí **Èù¢Á©ç„ÅÆÁÑ°ÈßÑ / ÂØÜÂ∫¶Âà∂Á¥Ñ**  
  - Ê®™ÊñπÂêë„Å´Â∫É„Åå„ÇãÈÖ∏ÂåñËÜú„ÅåË®≠Ë®à„ÅÆÈöúÂÆ≥„Å´  

> LOCOS isolation created **bulky oxide regions** with bird's beak structures, wasting layout area.

#### ‚ñ∂ STI„ÅÆÂ∞éÂÖ•ÔΩúIntroduction of STI (Shallow Trench Isolation)  
- ÊµÖ„ÅÑÊ∫ù„Çí„Ç®„ÉÉ„ÉÅ„É≥„Ç∞„Åó„ÄÅSiO‚ÇÇ„ÇÑ„Éè„Éº„Éâ„Éû„Çπ„ÇØ„ÅßÂüã„ÇÅ„Çã  
- „É°„É™„ÉÉ„ÉàÔºö  
  - È≥•„ÅÆ„Åè„Å°„Å∞„Åó„ÅåÁÑ°„Åè„ÄÅ**„É¨„Ç§„Ç¢„Ç¶„ÉàËá™Áî±Â∫¶„Å®ÂØÜÂ∫¶Âêë‰∏ä**  
  - „Éï„É©„ÉÉ„Éà„Å™ÊßãÈÄ† ‚Üí **ÂæåÂ∑•Á®ãÔºàÈÖçÁ∑öÔºâ„Å®„ÅÆÊï¥ÂêàÊÄß„ÇÇÂêë‰∏ä**

> STI replaces LOCOS with **etched trenches filled with oxide**, improving density and process uniformity.

---

## üîã ÊµÖÊé•Âêà„Å®LDDÔΩúShallow Junctions and Lightly Doped Drain

### ‚ñ∂ Êé•ÂêàÊ∑±„Åï„ÅÆÈôêÁïåÔΩúLimits of Junction Depth  
- ÂæÆÁ¥∞Âåñ„Å´‰º¥„ÅÑ„ÄÅS/DÊé•Âêà„ÅåÊ∑±„Åô„Åé„Çã„Å®  
  - **Áü≠„ÉÅ„É£„Éç„É´ÂäπÊûú / „Éë„É≥„ÉÅ„Çπ„É´„Éº / È´òÈõªÁïåÂä£Âåñ**„ÅÆ„É™„Çπ„ÇØÂ¢ó  
- Êã°Êï£Êù°‰ª∂ÔºàÊ∏©Â∫¶„ÉªÊôÇÈñìÔºâ„ÇíÊúÄÈÅ©Âåñ„Åó„Å¶**ÊµÖÊé•ÂêàÂåñ**

> Deep junctions cause **punch-through and reliability issues** in scaled devices ‚Üí shallow junctions mitigate this.

### ‚ñ∂ LDDÊßãÈÄ†„ÅÆÊÑèÁæ©ÔΩúLDD Structure for Reliability  
- **LDDÔºàLightly Doped DrainÔºâ** = „Éâ„É¨„Ç§„É≥Áõ¥‰∏ã„Å´ n‚ÅªÈ†òÂüü„ÇíËøΩÂä†  
- ÊßãÈÄ†‰æãÔºöSource ‚Äì n‚Åª ‚Äì n‚Å∫ ‚Äì Drain  
- ÂäπÊûúÔºö  
  - **ÈõªÁïåÁ∑©Âíå ‚Üí HCIÔºà„Éõ„ÉÉ„Éà„Ç≠„É£„É™„Ç¢Ê≥®ÂÖ•ÔºâÊäëÂà∂**  
  - Èï∑Êúü‰ø°È†ºÊÄß„Å®ÊÄßËÉΩ„ÅÆ„Éê„É©„É≥„Çπ„Çí‰∏°Á´ã

> LDD introduces a **graded doping** region to reduce electric field peaks and enhance long-term reliability.

---

## ‚öôÔ∏è „Çµ„É™„Çµ„Ç§„ÉâÂΩ¢ÊàêÔΩúSelf-Aligned Silicide Formation

### ‚ñ∂ „Çµ„É™„Çµ„Ç§„Éâ„Å®„ÅØÔºüÔΩúWhat is Salicide?  
- Source/Drain/„Ç≤„Éº„ÉàÈõªÊ•µ‰∏ä„Å´**ÈáëÂ±û„Ç∑„É™„Çµ„Ç§„ÉâÔºà‰æãÔºöTiSi‚ÇÇ, CoSi‚ÇÇÔºâ**„ÇíÂΩ¢Êàê  
- „ÄåËá™Â∑±Êï¥Âêà„Äç„Éó„É≠„Çª„Çπ„Å´„Çà„ÇäÂØ∏Ê≥ï„Ç∫„É¨„ÇíÊéíÈô§Ôºà„Éû„Çπ„ÇØ‰∏çË¶ÅÔºâ

> Salicide = **metal silicide layers** formed selectively on diffusion and gate regions via self-aligned process.

### ‚ñ∂ ÂäπÊûúÔΩúBenefits  
- ÊäµÊäó‰ΩéÊ∏õ ‚Üí **È´òÈÄüÂãï‰Ωú**  
- „Ç≥„É≥„Çø„ÇØ„ÉàÂØ∏Ê≥ï„ÅÆÁ∏ÆÂ∞è„ÇíÊîØÊè¥ ‚Üí **ÈÖçÁ∑ö„Éî„ÉÉ„ÉÅÂêë‰∏ä**

> It reduces contact and gate resistance for **faster switching** and supports **denser interconnects**.

---

## üèó ÂêÑ‰∏ñ‰ª£„Å®„ÅÆÈñ¢ÈÄ£ÊäÄË°ì„Éû„ÉÉ„ÉóÔΩúNode-Wise Technology Map

| Node | STIÂ∞éÂÖ• | LDDÂ∞éÂÖ• | „Çµ„É™„Çµ„Ç§„ÉâÂ∞éÂÖ• | ÂÇôËÄÉ |
|------|---------|---------|----------------|------|
| 0.5¬µm | √óÔºàLOCOSÔºâ | ‚óØÔºàÂàùÊúüÔºâ | √ó | LDDÈªéÊòéÊúü |
| 0.35¬µm | ‚ñ≥ÔºàÊ∑∑Âú®Ôºâ | ‚óØ | √ó | STI„ÅÆË©¶Ë°åÂ∞éÂÖ• |
| 0.25¬µm | ‚óØ | ‚óØ | ‚ñ≥Ôºà‰∏ÄÈÉ®Êé°Áî®Ôºâ | STIÊ®ôÊ∫ñÂåñÈñãÂßã |
| 0.18¬µm | ‚óØ | ‚óØ | ‚óØÔºàTiSi‚ÇÇÔºâ | „Çµ„É™„Çµ„Ç§„ÉâÊ≠£ÂºèÂ∞éÂÖ• |
| 0.13¬µm | ‚óØ | ‚óØ | ‚óØÔºàCoSi‚ÇÇÔºâ | ÊäµÊäóÂØæÁ≠ñ„ÉªÂØ∏Ê≥ïÂØæÁ≠ñÊú¨Ê†ºÂåñ |
| 90nm | ‚óØ | ‚óØ | ‚óØÔºàNiSiÔºâ | NiSi„Å´„Çà„Çã„É™„Éº„ÇØ‰ΩéÊ∏õ |

---

## üñºÔ∏è Âõ≥Ëß£„Ç¨„Ç§„ÉâÔºàÂæåÊó•Ë£úÂÆåÔºâÔΩúIllustration Guide (to be added)

| Âõ≥Áï™Âè∑ | ÂÜÖÂÆπ ‚Äì Description |
|--------|--------------------|
| Fig.1  | LOCOS vs STI cross-section (Bird's beak vs planar isolation) |
| Fig.2  | LDDÊßãÈÄ†„Å®ÈõªÁïåÂàÜÂ∏É„Ç§„É°„Éº„Ç∏ |
| Fig.3  | „Çµ„É™„Çµ„Ç§„ÉâÂΩ¢Êàê„Éó„É≠„Çª„Çπ„Éï„É≠„Éº |

> Visuals support structural understanding of each concept.

---

## üìé ÊïôËÇ≤ÁöÑË£úË∂≥ÔΩúDesign Implications in Education

| ÊäÄË°ì | Ë®≠Ë®à„É´„Éº„É´„Å∏„ÅÆÂΩ±Èüø / Impact on Design Rules |
|------|---------------------------------------------|
| STI | N+/P+ÈñìË∑ùÈõ¢„ÄÅ„Ç¶„Çß„É´ÈñìË∑ùÈõ¢„ÅÆ**ÊúÄÂ∞èÂåñ„ÅåÂèØËÉΩ** |
| LDD | **HCIËÄêÊÄßÂêë‰∏ä**„Å®„Éë„Éï„Ç©„Éº„Éû„É≥„ÇπË®≠Ë®à„ÅÆ„Éà„É¨„Éº„Éâ„Ç™„ÉïÁêÜËß£ |
| „Çµ„É™„Çµ„Ç§„Éâ | „Ç≥„É≥„Çø„ÇØ„ÉàÂΩ¢Êàê„ÅÆÂà∂ÈôêÁ∑©Âíå„ÄÅ**È´òÂØÜÂ∫¶„É¨„Ç§„Ç¢„Ç¶„ÉàÂØæÂøú** |

---

## üß† Êú¨ÁØÄ„ÅÆ„Åæ„Å®„ÇÅÔΩúSummary

| Ë¶ÅÁÇπ / Key Takeaway | Ë™¨Êòé / Explanation |
|---------------------|--------------------|
| STI | Èù¢Á©çÂäπÁéá„Å®„É™„Éº„ÇØÊäëÂà∂„Çí‰∏°Á´ã„Åô„ÇãÈöîÈõ¢ÊäÄË°ì |
| LDD | È´òÈõªÁïå„ÅÆÁ∑©Âíå„Å´„Çà„Çã‰ø°È†ºÊÄßÂêë‰∏ä |
| „Çµ„É™„Çµ„Ç§„Éâ | ÊäµÊäó‰ΩéÊ∏õ„Å®ÂØ∏Ê≥ïÁ∏ÆÂ∞è„ÇíÊîØÊè¥ |

---

## üìò Ê¨°ÁØÄ„Å∏„ÅÆÊé•Á∂öÔΩúLead-in to Section 3.3

üëâ Ê¨°ÁØÄ [**3.3 ÈÖçÁ∑ö„Éª„É™„ÇΩ„Ç∞„É©„Éï„Ç£ÊäÄË°ì„ÅÆÈÄ≤Âåñ**](./3.3_interconnect_and_litho.md) „Åß„ÅØ„ÄÅ  
**Al„Åã„ÇâCu„Å∏„ÅÆÊùêÊñôÈù©Êñ∞**„ÄÅ**Â§öÂ±§ÂåñÊäÄË°ì**„ÄÅ**OPC„ÇÑ„Éè„Éº„Éï„Éà„Éº„É≥„Éû„Çπ„ÇØ**„Å®„ÅÑ„Å£„Åü  
ÂæÆÁ¥∞Âåñ„ÇíÊîØ„Åà„ÅüÈÖçÁ∑öÔºÜÈú≤ÂÖâÊäÄË°ì„ÅÆÈÄ≤Âåñ„ÇíÊâ±„ÅÑ„Åæ„Åô„ÄÇ

> In Section [3.3](./3.3_interconnect_and_litho.md), we‚Äôll explore **interconnect innovations** such as **Cu wiring**, **multi-layer stacks**, and **lithography advances** like OPC and RET.

---

[‚Üê Êàª„Çã / Back to Chapter 3: Process Evolution Top](./README.md)

