<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.01.04.12:22:34"
 outputDirectory="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/ILC/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IRQ_INTERRUPTS_USED"
     type="BigInteger"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="reset_n" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="irq" kind="interrupt" start="1">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset_n" />
   <property name="irqMap" value="" />
   <property name="irqScheme" value="INDIVIDUAL_REQUESTS" />
   <port name="irq" direction="input" role="irq" width="2" />
  </interface>
  <interface name="avalon_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="256" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="avmm_addr" direction="input" role="address" width="6" />
   <port name="avmm_wrdata" direction="input" role="writedata" width="32" />
   <port name="avmm_write" direction="input" role="write" width="1" />
   <port name="avmm_read" direction="input" role="read" width="1" />
   <port name="avmm_rddata" direction="output" role="readdata" width="32" />
  </interface>
 </perimeter>
 <entity kind="ILC" version="1.0" name="ILC">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_IRQ_INTERRUPTS_USED" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/ILC/synth/ILC.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/ILC/synth/ILC.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/ILC.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_interrupt_latency_calculator/interrupt_latency_counter_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ILC">"Generating: ILC"</message>
   <message level="Info" culprit="ILC">"Generating: interrupt_latency_counter"</message>
  </messages>
 </entity>
 <entity
   kind="interrupt_latency_counter"
   version="19.1.0"
   name="interrupt_latency_counter">
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="INTR_TYPE" value="0" />
  <parameter name="IRQ_PORT_CNT" value="2" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/ILC/interrupt_latency_counter_1910/synth/interrupt_latency_counter.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/ILC/interrupt_latency_counter_1910/synth/irq_detector.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/ILC/interrupt_latency_counter_1910/synth/state_machine_counter.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/ILC/interrupt_latency_counter_1910/synth/interrupt_latency_counter.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/ILC/interrupt_latency_counter_1910/synth/irq_detector.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/ILC/interrupt_latency_counter_1910/synth/state_machine_counter.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_interrupt_latency_calculator/interrupt_latency_counter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ILC" as="interrupt_latency_counter_inst" />
  <messages>
   <message level="Info" culprit="ILC">"Generating: interrupt_latency_counter"</message>
  </messages>
 </entity>
</deploy>
