<html>
<title>BIT-RARS 0.1 help contents
</title>
<body>
<center>
<h3>BIT-RARS - Risc-V Assembly and Runtime Simulator</h3>
<h4>Release 0.1</h4>
<h4>November 2018</h4>
<h4>MARS Release History</h4>
</center>

<p>RARS 0.1 was released in November 2018.  Function followed are impleamented:
<ul>
    <li>Frame has been modified to support Risc-V</li>
    <li>Basic instructions of RV32I is mainly supported.</li>
    <li>A few pseudo-instructions are added and tested</li>
    <li>Sereval tools have been modified and tested</li>
    <li>Directives have been modified and tested(multiple file not supported)</li>
</ul>
<p>RARS 0.1 has limits follow:
<ul>
    <li>unpredictable exceptions when using syscall or other function involve coprocessor1 in MARS(float)</li>
    <li>pesudo_inst is far from enough for using (working on it now)</li>
    <li>Macro is tested usable under a serial limits, not stable in widely use</li>
    <li>use of register does not follow the general rules, syscall, for example</li>
</ul>
</body>
</html>

