###############################################################################
#
# IAR ANSI C/C++ Compiler V7.60.1.11101/W32 for ARM       09/Jan/2023  17:31:19
# Copyright 1999-2016 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Libraries\STM32F2xx_StdPeriph_Driver\src\stm32f2xx_fsmc.c
#    Command line =  
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Libraries\STM32F2xx_StdPeriph_Driver\src\stm32f2xx_fsmc.c
#        -D USE_STDPERIPH_DRIVER -D STM32F2XX -D USE_USB_OTG_FS -lC
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\Debug\List
#        --diag_suppress Pa050 -o
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\Debug\Obj
#        --no_unroll --no_inline --no_tbaa --no_scheduling --debug
#        --endian=little --cpu=Cortex-M3 -e --fpu=None --dlib_config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        7.4\arm\INC\c\DLib_Config_Full.h" -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\ -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\cpu\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Drv\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\App\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\App\fat\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\bsp\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Dev\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\OsConfig\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F2xx\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\FAT_FS\inc\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\STM32F2xx_StdPeriph_Driver\inc\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\USB\STM32_USB_HOST_Library\Class\MSC\inc\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\USB\STM32_USB_HOST_Library\Core\inc\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\USB\STM32_USB_OTG_Driver\inc\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Util\Third_Party\FreeRTOS_v7.6.0\portable\IAR\ARM_CM3\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Util\Third_Party\FreeRTOS_v7.6.0\include\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\OsConfig\usbConf\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\FAT_FS\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\FAT_FS\drivers\
#        -Om --use_c++_inline -I "C:\Program Files (x86)\IAR Systems\Embedded
#        Workbench 7.4\arm\CMSIS\Include\"
#    Locale       =  C
#    List file    =  
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\Debug\List\stm32f2xx_fsmc.lst
#    Object file  =  
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\Debug\Obj\stm32f2xx_fsmc.o
#
###############################################################################

E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Libraries\STM32F2xx_StdPeriph_Driver\src\stm32f2xx_fsmc.c
      1          /**
      2            ******************************************************************************
      3            * @file    stm32f2xx_fsmc.c
      4            * @author  MCD Application Team
      5            * @version V1.1.0
      6            * @date    07-October-2011
      7           * @brief    This file provides firmware functions to manage the following 
      8            *          functionalities of the FSMC peripheral:           
      9            *           - Interface with SRAM, PSRAM, NOR and OneNAND memories
     10            *           - Interface with NAND memories
     11            *           - Interface with 16-bit PC Card compatible memories  
     12            *           - Interrupts and flags management   
     13            *           
     14            ******************************************************************************
     15          
     16            * @attention
     17            *
     18            * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
     19            * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
     20            * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
     21            * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
     22            * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
     23            * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
     24            *
     25            * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
     26            ******************************************************************************
     27            */
     28          
     29          /* Includes ------------------------------------------------------------------*/
     30          #include "stm32f2xx_fsmc.h"
     31          #include "stm32f2xx_rcc.h"
     32          
     33          /** @addtogroup STM32F2xx_StdPeriph_Driver
     34            * @{
     35            */
     36          
     37          /** @defgroup FSMC 
     38            * @brief FSMC driver modules
     39            * @{
     40            */ 
     41          
     42          /* Private typedef -----------------------------------------------------------*/
     43          /* Private define ------------------------------------------------------------*/
     44          
     45          /* --------------------- FSMC registers bit mask ---------------------------- */
     46          /* FSMC BCRx Mask */
     47          #define BCR_MBKEN_SET          ((uint32_t)0x00000001)
     48          #define BCR_MBKEN_RESET        ((uint32_t)0x000FFFFE)
     49          #define BCR_FACCEN_SET         ((uint32_t)0x00000040)
     50          
     51          /* FSMC PCRx Mask */
     52          #define PCR_PBKEN_SET          ((uint32_t)0x00000004)
     53          #define PCR_PBKEN_RESET        ((uint32_t)0x000FFFFB)
     54          #define PCR_ECCEN_SET          ((uint32_t)0x00000040)
     55          #define PCR_ECCEN_RESET        ((uint32_t)0x000FFFBF)
     56          #define PCR_MEMORYTYPE_NAND    ((uint32_t)0x00000008)
     57          
     58          /* Private macro -------------------------------------------------------------*/
     59          /* Private variables ---------------------------------------------------------*/
     60          /* Private function prototypes -----------------------------------------------*/
     61          /* Private functions ---------------------------------------------------------*/
     62          
     63          /** @defgroup FSMC_Private_Functions
     64            * @{
     65            */
     66          
     67          /** @defgroup FSMC_Group1 NOR/SRAM Controller functions
     68           *  @brief   NOR/SRAM Controller functions 
     69           *
     70          @verbatim   
     71           ===============================================================================
     72                              NOR/SRAM Controller functions
     73           ===============================================================================  
     74          
     75           The following sequence should be followed to configure the FSMC to interface with
     76           SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:
     77           
     78             1. Enable the clock for the FSMC and associated GPIOs using the following functions:
     79                    RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
     80                    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
     81          
     82             2. FSMC pins configuration 
     83                 - Connect the involved FSMC pins to AF12 using the following function 
     84                    GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
     85                 - Configure these FSMC pins in alternate function mode by calling the function
     86                    GPIO_Init();    
     87                 
     88             3. Declare a FSMC_NORSRAMInitTypeDef structure, for example:
     89                    FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
     90                and fill the FSMC_NORSRAMInitStructure variable with the allowed values of
     91                the structure member.
     92                
     93             4. Initialize the NOR/SRAM Controller by calling the function
     94                    FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure); 
     95          
     96             5. Then enable the NOR/SRAM Bank, for example:
     97                    FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM2, ENABLE);  
     98          
     99             6. At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. 
    100             
    101          @endverbatim
    102            * @{
    103            */
    104          
    105          /**
    106            * @brief  Deinitializes the FSMC NOR/SRAM Banks registers to their default 
    107            *   reset values.
    108            * @param  FSMC_Bank: specifies the FSMC Bank to be used
    109            *          This parameter can be one of the following values:
    110            *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
    111            *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
    112            *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
    113            *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
    114            * @retval None
    115            */

   \                                 In section .text, align 2, keep-with-next
    116          void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
    117          {
    118            /* Check the parameter */
    119            assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
    120            
    121            /* FSMC_Bank1_NORSRAM1 */
    122            if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
   \                     FSMC_NORSRAMDeInit: (+1)
   \   00000000   0xF04F 0x4120      MOV      R1,#-1610612736
   \   00000004   0x2800             CMP      R0,#+0
   \   00000006   0xD103             BNE.N    ??FSMC_NORSRAMDeInit_0
    123            {
    124              FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
   \   00000008   0xF243 0x02DB      MOVW     R2,#+12507
   \   0000000C   0x600A             STR      R2,[R1, #+0]
   \   0000000E   0xE003             B.N      ??FSMC_NORSRAMDeInit_1
    125            }
    126            /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
    127            else
    128            {   
    129              FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
   \                     ??FSMC_NORSRAMDeInit_0: (+1)
   \   00000010   0xF243 0x02D2      MOVW     R2,#+12498
   \   00000014   0xF841 0x2020      STR      R2,[R1, R0, LSL #+2]
    130            }
    131            FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
   \                     ??FSMC_NORSRAMDeInit_1: (+1)
   \   00000018   0xF06F 0x4170      MVN      R1,#-268435456
   \   0000001C   0xF04F 0x4220      MOV      R2,#-1610612736
   \   00000020   0xEB02 0x0280      ADD      R2,R2,R0, LSL #+2
   \   00000024   0x6051             STR      R1,[R2, #+4]
    132            FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
   \   00000026   0x.... 0x....      LDR.W    R2,??DataTable15  ;; 0xa0000104
   \   0000002A   0xF842 0x1020      STR      R1,[R2, R0, LSL #+2]
    133          }
   \   0000002E   0x4770             BX       LR               ;; return
    134          
    135          /**
    136            * @brief  Initializes the FSMC NOR/SRAM Banks according to the specified
    137            *         parameters in the FSMC_NORSRAMInitStruct.
    138            * @param  FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef structure
    139            *         that contains the configuration information for the FSMC NOR/SRAM 
    140            *         specified Banks.                       
    141            * @retval None
    142            */

   \                                 In section .text, align 2, keep-with-next
    143          void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
    144          { 
   \                     FSMC_NORSRAMInit: (+1)
   \   00000000   0xB410             PUSH     {R4}
    145            /* Check the parameters */
    146            assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank));
    147            assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux));
    148            assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType));
    149            assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth));
    150            assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode));
    151            assert_param(IS_FSMC_ASYNWAIT(FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait));
    152            assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity));
    153            assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode));
    154            assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive));
    155            assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation));
    156            assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal));
    157            assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode));
    158            assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst));  
    159            assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime));
    160            assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime));
    161            assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime));
    162            assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration));
    163            assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
    164            assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
    165            assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
    166            
    167            /* Bank1 NOR/SRAM control register configuration */ 
    168            FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
    169                      (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
    170                      FSMC_NORSRAMInitStruct->FSMC_MemoryType |
    171                      FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
    172                      FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
    173                      FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
    174                      FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
    175                      FSMC_NORSRAMInitStruct->FSMC_WrapMode |
    176                      FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
    177                      FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
    178                      FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
    179                      FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
    180                      FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
   \   00000002   0xF04F 0x4120      MOV      R1,#-1610612736
   \   00000006   0x6842             LDR      R2,[R0, #+4]
   \   00000008   0x6883             LDR      R3,[R0, #+8]
   \   0000000A   0x431A             ORRS     R2,R3,R2
   \   0000000C   0x68C3             LDR      R3,[R0, #+12]
   \   0000000E   0x431A             ORRS     R2,R3,R2
   \   00000010   0x6903             LDR      R3,[R0, #+16]
   \   00000012   0x431A             ORRS     R2,R3,R2
   \   00000014   0x6943             LDR      R3,[R0, #+20]
   \   00000016   0x431A             ORRS     R2,R3,R2
   \   00000018   0x6983             LDR      R3,[R0, #+24]
   \   0000001A   0x431A             ORRS     R2,R3,R2
   \   0000001C   0x69C3             LDR      R3,[R0, #+28]
   \   0000001E   0x431A             ORRS     R2,R3,R2
   \   00000020   0x6A03             LDR      R3,[R0, #+32]
   \   00000022   0x431A             ORRS     R2,R3,R2
   \   00000024   0x6A43             LDR      R3,[R0, #+36]
   \   00000026   0x431A             ORRS     R2,R3,R2
   \   00000028   0x6A83             LDR      R3,[R0, #+40]
   \   0000002A   0x431A             ORRS     R2,R3,R2
   \   0000002C   0x6AC3             LDR      R3,[R0, #+44]
   \   0000002E   0x431A             ORRS     R2,R3,R2
   \   00000030   0x6B03             LDR      R3,[R0, #+48]
   \   00000032   0x431A             ORRS     R2,R3,R2
   \   00000034   0x6803             LDR      R3,[R0, #+0]
   \   00000036   0xF841 0x2023      STR      R2,[R1, R3, LSL #+2]
    181            if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
   \   0000003A   0x6882             LDR      R2,[R0, #+8]
   \   0000003C   0x2A08             CMP      R2,#+8
   \   0000003E   0xD106             BNE.N    ??FSMC_NORSRAMInit_0
    182            {
    183              FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
   \   00000040   0x6802             LDR      R2,[R0, #+0]
   \   00000042   0xF851 0x3022      LDR      R3,[R1, R2, LSL #+2]
   \   00000046   0xF043 0x0340      ORR      R3,R3,#0x40
   \   0000004A   0xF841 0x3022      STR      R3,[R1, R2, LSL #+2]
    184            }
    185            /* Bank1 NOR/SRAM timing register configuration */
    186            FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
    187                      (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
    188                      (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
    189                      (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
    190                      (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
    191                      (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
    192                      (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
    193                       FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
   \                     ??FSMC_NORSRAMInit_0: (+1)
   \   0000004E   0x6B41             LDR      R1,[R0, #+52]
   \   00000050   0x680A             LDR      R2,[R1, #+0]
   \   00000052   0x684B             LDR      R3,[R1, #+4]
   \   00000054   0xEA42 0x1203      ORR      R2,R2,R3, LSL #+4
   \   00000058   0x688B             LDR      R3,[R1, #+8]
   \   0000005A   0xEA42 0x2203      ORR      R2,R2,R3, LSL #+8
   \   0000005E   0x68CB             LDR      R3,[R1, #+12]
   \   00000060   0xEA42 0x4203      ORR      R2,R2,R3, LSL #+16
   \   00000064   0x690B             LDR      R3,[R1, #+16]
   \   00000066   0xEA42 0x5203      ORR      R2,R2,R3, LSL #+20
   \   0000006A   0x694B             LDR      R3,[R1, #+20]
   \   0000006C   0xEA42 0x6203      ORR      R2,R2,R3, LSL #+24
   \   00000070   0x6989             LDR      R1,[R1, #+24]
   \   00000072   0x4311             ORRS     R1,R1,R2
   \   00000074   0xF04F 0x4220      MOV      R2,#-1610612736
   \   00000078   0x6803             LDR      R3,[R0, #+0]
   \   0000007A   0xEB02 0x0283      ADD      R2,R2,R3, LSL #+2
   \   0000007E   0x6051             STR      R1,[R2, #+4]
    194                      
    195              
    196            /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
    197            if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
   \   00000080   0x6801             LDR      R1,[R0, #+0]
   \   00000082   0x.... 0x....      LDR.W    R2,??DataTable15  ;; 0xa0000104
   \   00000086   0x6AC3             LDR      R3,[R0, #+44]
   \   00000088   0xF5B3 0x4F80      CMP      R3,#+16384
   \   0000008C   0xD112             BNE.N    ??FSMC_NORSRAMInit_1
    198            {
    199              assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime));
    200              assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    201              assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    202              assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    203              assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    204              assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    205              FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
    206                        (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
    207                        (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
    208                        (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
    209                        (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
    210                        (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
    211                         FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
   \   0000008E   0x6B80             LDR      R0,[R0, #+56]
   \   00000090   0x6803             LDR      R3,[R0, #+0]
   \   00000092   0x6844             LDR      R4,[R0, #+4]
   \   00000094   0xEA43 0x1304      ORR      R3,R3,R4, LSL #+4
   \   00000098   0x6884             LDR      R4,[R0, #+8]
   \   0000009A   0xEA43 0x2304      ORR      R3,R3,R4, LSL #+8
   \   0000009E   0x6904             LDR      R4,[R0, #+16]
   \   000000A0   0xEA43 0x5304      ORR      R3,R3,R4, LSL #+20
   \   000000A4   0x6944             LDR      R4,[R0, #+20]
   \   000000A6   0xEA43 0x6304      ORR      R3,R3,R4, LSL #+24
   \   000000AA   0x6980             LDR      R0,[R0, #+24]
   \   000000AC   0x4318             ORRS     R0,R0,R3
   \   000000AE   0xF842 0x0021      STR      R0,[R2, R1, LSL #+2]
   \   000000B2   0xE003             B.N      ??FSMC_NORSRAMInit_2
    212            }
    213            else
    214            {
    215              FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
   \                     ??FSMC_NORSRAMInit_1: (+1)
   \   000000B4   0xF06F 0x4070      MVN      R0,#-268435456
   \   000000B8   0xF842 0x0021      STR      R0,[R2, R1, LSL #+2]
    216            }
    217          }
   \                     ??FSMC_NORSRAMInit_2: (+1)
   \   000000BC   0xBC10             POP      {R4}
   \   000000BE   0x4770             BX       LR               ;; return
    218          
    219          /**
    220            * @brief  Fills each FSMC_NORSRAMInitStruct member with its default value.
    221            * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure 
    222            *         which will be initialized.
    223            * @retval None
    224            */

   \                                 In section .text, align 2, keep-with-next
    225          void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
    226          {  
    227            /* Reset NOR/SRAM Init structure parameters values */
    228            FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
   \                     FSMC_NORSRAMStructInit: (+1)
   \   00000000   0x2100             MOVS     R1,#+0
   \   00000002   0x6001             STR      R1,[R0, #+0]
    229            FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
   \   00000004   0x2102             MOVS     R1,#+2
   \   00000006   0x6041             STR      R1,[R0, #+4]
    230            FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
   \   00000008   0x2100             MOVS     R1,#+0
   \   0000000A   0x6081             STR      R1,[R0, #+8]
    231            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
   \   0000000C   0x60C1             STR      R1,[R0, #+12]
    232            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
   \   0000000E   0x6101             STR      R1,[R0, #+16]
    233            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
   \   00000010   0x6141             STR      R1,[R0, #+20]
    234            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
   \   00000012   0x6181             STR      R1,[R0, #+24]
    235            FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
   \   00000014   0x61C1             STR      R1,[R0, #+28]
    236            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
   \   00000016   0x6201             STR      R1,[R0, #+32]
    237            FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
   \   00000018   0xF44F 0x5180      MOV      R1,#+4096
   \   0000001C   0x6241             STR      R1,[R0, #+36]
    238            FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
   \   0000001E   0xF44F 0x5100      MOV      R1,#+8192
   \   00000022   0x6281             STR      R1,[R0, #+40]
    239            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
   \   00000024   0x2100             MOVS     R1,#+0
   \   00000026   0x62C1             STR      R1,[R0, #+44]
    240            FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
   \   00000028   0x6301             STR      R1,[R0, #+48]
    241            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
   \   0000002A   0x210F             MOVS     R1,#+15
   \   0000002C   0x6B42             LDR      R2,[R0, #+52]
   \   0000002E   0x6011             STR      R1,[R2, #+0]
    242            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
   \   00000030   0x6B42             LDR      R2,[R0, #+52]
   \   00000032   0x6051             STR      R1,[R2, #+4]
    243            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
   \   00000034   0x21FF             MOVS     R1,#+255
   \   00000036   0x6B42             LDR      R2,[R0, #+52]
   \   00000038   0x6091             STR      R1,[R2, #+8]
    244            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
   \   0000003A   0x220F             MOVS     R2,#+15
   \   0000003C   0x6B43             LDR      R3,[R0, #+52]
   \   0000003E   0x60DA             STR      R2,[R3, #+12]
    245            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
   \   00000040   0x6B43             LDR      R3,[R0, #+52]
   \   00000042   0x611A             STR      R2,[R3, #+16]
    246            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
   \   00000044   0x6B43             LDR      R3,[R0, #+52]
   \   00000046   0x615A             STR      R2,[R3, #+20]
    247            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
   \   00000048   0x2200             MOVS     R2,#+0
   \   0000004A   0x6B43             LDR      R3,[R0, #+52]
   \   0000004C   0x619A             STR      R2,[R3, #+24]
    248            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
   \   0000004E   0x220F             MOVS     R2,#+15
   \   00000050   0x6B83             LDR      R3,[R0, #+56]
   \   00000052   0x601A             STR      R2,[R3, #+0]
    249            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
   \   00000054   0x6B83             LDR      R3,[R0, #+56]
   \   00000056   0x605A             STR      R2,[R3, #+4]
    250            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
   \   00000058   0x6B82             LDR      R2,[R0, #+56]
   \   0000005A   0x6091             STR      R1,[R2, #+8]
    251            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
   \   0000005C   0x210F             MOVS     R1,#+15
   \   0000005E   0x6B82             LDR      R2,[R0, #+56]
   \   00000060   0x60D1             STR      R1,[R2, #+12]
    252            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
   \   00000062   0x6B82             LDR      R2,[R0, #+56]
   \   00000064   0x6111             STR      R1,[R2, #+16]
    253            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
   \   00000066   0x6B82             LDR      R2,[R0, #+56]
   \   00000068   0x6151             STR      R1,[R2, #+20]
    254            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
   \   0000006A   0x2100             MOVS     R1,#+0
   \   0000006C   0x6B80             LDR      R0,[R0, #+56]
   \   0000006E   0x6181             STR      R1,[R0, #+24]
    255          }
   \   00000070   0x4770             BX       LR               ;; return
    256          
    257          /**
    258            * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
    259            * @param  FSMC_Bank: specifies the FSMC Bank to be used
    260            *          This parameter can be one of the following values:
    261            *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
    262            *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
    263            *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
    264            *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
    265            * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
    266            * @retval None
    267            */

   \                                 In section .text, align 2, keep-with-next
    268          void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
    269          {
    270            assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
    271            assert_param(IS_FUNCTIONAL_STATE(NewState));
    272            
    273            if (NewState != DISABLE)
   \                     FSMC_NORSRAMCmd: (+1)
   \   00000000   0xF04F 0x4220      MOV      R2,#-1610612736
   \   00000004   0x2900             CMP      R1,#+0
   \   00000006   0xF852 0x1020      LDR      R1,[R2, R0, LSL #+2]
   \   0000000A   0xD004             BEQ.N    ??FSMC_NORSRAMCmd_0
    274            {
    275              /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    276              FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
   \   0000000C   0xF041 0x0101      ORR      R1,R1,#0x1
   \   00000010   0xF842 0x1020      STR      R1,[R2, R0, LSL #+2]
   \   00000014   0x4770             BX       LR
    277            }
    278            else
    279            {
    280              /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    281              FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
   \                     ??FSMC_NORSRAMCmd_0: (+1)
   \   00000016   0x....             LDR.N    R3,??DataTable15_1  ;; 0xffffe
   \   00000018   0x4019             ANDS     R1,R3,R1
   \   0000001A   0xF842 0x1020      STR      R1,[R2, R0, LSL #+2]
    282            }
    283          }
   \   0000001E   0x4770             BX       LR               ;; return
    284          /**
    285            * @}
    286            */
    287          
    288          /** @defgroup FSMC_Group2 NAND Controller functions
    289           *  @brief   NAND Controller functions 
    290           *
    291          @verbatim   
    292           ===============================================================================
    293                              NAND Controller functions
    294           ===============================================================================  
    295          
    296           The following sequence should be followed to configure the FSMC to interface with
    297           8-bit or 16-bit NAND memory connected to the NAND Bank:
    298           
    299             1. Enable the clock for the FSMC and associated GPIOs using the following functions:
    300                    RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
    301                    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
    302          
    303             2. FSMC pins configuration 
    304                 - Connect the involved FSMC pins to AF12 using the following function 
    305                    GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
    306                 - Configure these FSMC pins in alternate function mode by calling the function
    307                    GPIO_Init();    
    308                 
    309             3. Declare a FSMC_NANDInitTypeDef structure, for example:
    310                    FSMC_NANDInitTypeDef  FSMC_NANDInitStructure;
    311                and fill the FSMC_NANDInitStructure variable with the allowed values of
    312                the structure member.
    313                
    314             4. Initialize the NAND Controller by calling the function
    315                    FSMC_NANDInit(&FSMC_NANDInitStructure); 
    316          
    317             5. Then enable the NAND Bank, for example:
    318                    FSMC_NANDCmd(FSMC_Bank3_NAND, ENABLE);  
    319          
    320             6. At this stage you can read/write from/to the memory connected to the NAND Bank. 
    321             
    322          @note To enable the Error Correction Code (ECC), you have to use the function
    323                    FSMC_NANDECCCmd(FSMC_Bank3_NAND, ENABLE);  
    324                and to get the current ECC value you have to use the function
    325                    ECCval = FSMC_GetECC(FSMC_Bank3_NAND); 
    326          
    327          @endverbatim
    328            * @{
    329            */
    330            
    331          /**
    332            * @brief  Deinitializes the FSMC NAND Banks registers to their default reset values.
    333            * @param  FSMC_Bank: specifies the FSMC Bank to be used
    334            *          This parameter can be one of the following values:
    335            *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
    336            *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
    337            * @retval None
    338            */

   \                                 In section .text, align 2, keep-with-next
    339          void FSMC_NANDDeInit(uint32_t FSMC_Bank)
    340          {
    341            /* Check the parameter */
    342            assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
    343            
    344            if(FSMC_Bank == FSMC_Bank2_NAND)
   \                     FSMC_NANDDeInit: (+1)
   \   00000000   0xF04F 0x31FC      MOV      R1,#-50529028
   \   00000004   0x....             LDR.N    R2,??DataTable15_2  ;; 0xa0000060
   \   00000006   0x2810             CMP      R0,#+16
   \   00000008   0xD106             BNE.N    ??FSMC_NANDDeInit_0
    345            {
    346              /* Set the FSMC_Bank2 registers to their reset values */
    347              FSMC_Bank2->PCR2 = 0x00000018;
   \   0000000A   0x2018             MOVS     R0,#+24
   \   0000000C   0x6010             STR      R0,[R2, #+0]
    348              FSMC_Bank2->SR2 = 0x00000040;
   \   0000000E   0x2040             MOVS     R0,#+64
   \   00000010   0x6050             STR      R0,[R2, #+4]
    349              FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
   \   00000012   0x6091             STR      R1,[R2, #+8]
    350              FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
   \   00000014   0x60D1             STR      R1,[R2, #+12]
   \   00000016   0x4770             BX       LR
    351            }
    352            /* FSMC_Bank3_NAND */  
    353            else
    354            {
    355              /* Set the FSMC_Bank3 registers to their reset values */
    356              FSMC_Bank3->PCR3 = 0x00000018;
   \                     ??FSMC_NANDDeInit_0: (+1)
   \   00000018   0x2018             MOVS     R0,#+24
   \   0000001A   0x6210             STR      R0,[R2, #+32]
    357              FSMC_Bank3->SR3 = 0x00000040;
   \   0000001C   0x2040             MOVS     R0,#+64
   \   0000001E   0x6250             STR      R0,[R2, #+36]
    358              FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
   \   00000020   0x6291             STR      R1,[R2, #+40]
    359              FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
   \   00000022   0x62D1             STR      R1,[R2, #+44]
    360            }  
    361          }
   \   00000024   0x4770             BX       LR               ;; return
    362          
    363          /**
    364            * @brief  Initializes the FSMC NAND Banks according to the specified parameters
    365            *         in the FSMC_NANDInitStruct.
    366            * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that
    367            *         contains the configuration information for the FSMC NAND specified Banks.                       
    368            * @retval None
    369            */

   \                                 In section .text, align 2, keep-with-next
    370          void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
    371          {
   \                     FSMC_NANDInit: (+1)
   \   00000000   0xB430             PUSH     {R4,R5}
    372            uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
    373              
    374            /* Check the parameters */
    375            assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank));
    376            assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature));
    377            assert_param( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth));
    378            assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC));
    379            assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize));
    380            assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime));
    381            assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime));
    382            assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime));
    383            assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime));
    384            assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime));
    385            assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime));
    386            assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime));
    387            assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
    388            assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
    389            assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
    390            
    391            /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
    392            tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
    393                      PCR_MEMORYTYPE_NAND |
    394                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
    395                      FSMC_NANDInitStruct->FSMC_ECC |
    396                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
    397                      (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
    398                      (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
   \   00000002   0x6841             LDR      R1,[R0, #+4]
   \   00000004   0x6882             LDR      R2,[R0, #+8]
   \   00000006   0x4311             ORRS     R1,R2,R1
   \   00000008   0x68C2             LDR      R2,[R0, #+12]
   \   0000000A   0x4311             ORRS     R1,R2,R1
   \   0000000C   0x6902             LDR      R2,[R0, #+16]
   \   0000000E   0x4311             ORRS     R1,R2,R1
   \   00000010   0x6942             LDR      R2,[R0, #+20]
   \   00000012   0xEA41 0x2142      ORR      R1,R1,R2, LSL #+9
   \   00000016   0x6982             LDR      R2,[R0, #+24]
   \   00000018   0xEA41 0x3142      ORR      R1,R1,R2, LSL #+13
   \   0000001C   0xF041 0x0108      ORR      R1,R1,#0x8
    399                      
    400            /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
    401            tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
    402                      (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    403                      (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    404                      (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
   \   00000020   0x69C2             LDR      R2,[R0, #+28]
   \   00000022   0x6813             LDR      R3,[R2, #+0]
   \   00000024   0x6854             LDR      R4,[R2, #+4]
   \   00000026   0xEA43 0x2304      ORR      R3,R3,R4, LSL #+8
   \   0000002A   0x6894             LDR      R4,[R2, #+8]
   \   0000002C   0xEA43 0x4304      ORR      R3,R3,R4, LSL #+16
   \   00000030   0x68D2             LDR      R2,[R2, #+12]
   \   00000032   0xEA43 0x6202      ORR      R2,R3,R2, LSL #+24
    405                      
    406            /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
    407            tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
    408                      (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    409                      (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    410                      (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
   \   00000036   0x6A03             LDR      R3,[R0, #+32]
   \   00000038   0x681C             LDR      R4,[R3, #+0]
   \   0000003A   0x685D             LDR      R5,[R3, #+4]
   \   0000003C   0xEA44 0x2405      ORR      R4,R4,R5, LSL #+8
   \   00000040   0x689D             LDR      R5,[R3, #+8]
   \   00000042   0xEA44 0x4405      ORR      R4,R4,R5, LSL #+16
   \   00000046   0x68DB             LDR      R3,[R3, #+12]
   \   00000048   0xEA44 0x6303      ORR      R3,R4,R3, LSL #+24
    411            
    412            if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
   \   0000004C   0x....             LDR.N    R4,??DataTable15_2  ;; 0xa0000060
   \   0000004E   0x6800             LDR      R0,[R0, #+0]
   \   00000050   0x2810             CMP      R0,#+16
   \   00000052   0xD103             BNE.N    ??FSMC_NANDInit_0
    413            {
    414              /* FSMC_Bank2_NAND registers configuration */
    415              FSMC_Bank2->PCR2 = tmppcr;
   \   00000054   0x6021             STR      R1,[R4, #+0]
    416              FSMC_Bank2->PMEM2 = tmppmem;
   \   00000056   0x60A2             STR      R2,[R4, #+8]
    417              FSMC_Bank2->PATT2 = tmppatt;
   \   00000058   0x60E3             STR      R3,[R4, #+12]
   \   0000005A   0xE002             B.N      ??FSMC_NANDInit_1
    418            }
    419            else
    420            {
    421              /* FSMC_Bank3_NAND registers configuration */
    422              FSMC_Bank3->PCR3 = tmppcr;
   \                     ??FSMC_NANDInit_0: (+1)
   \   0000005C   0x6221             STR      R1,[R4, #+32]
    423              FSMC_Bank3->PMEM3 = tmppmem;
   \   0000005E   0x62A2             STR      R2,[R4, #+40]
    424              FSMC_Bank3->PATT3 = tmppatt;
   \   00000060   0x62E3             STR      R3,[R4, #+44]
    425            }
    426          }
   \                     ??FSMC_NANDInit_1: (+1)
   \   00000062   0xBC30             POP      {R4,R5}
   \   00000064   0x4770             BX       LR               ;; return
    427          
    428          
    429          /**
    430            * @brief  Fills each FSMC_NANDInitStruct member with its default value.
    431            * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef structure which
    432            *         will be initialized.
    433            * @retval None
    434            */

   \                                 In section .text, align 2, keep-with-next
    435          void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
    436          { 
    437            /* Reset NAND Init structure parameters values */
    438            FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
   \                     FSMC_NANDStructInit: (+1)
   \   00000000   0x2110             MOVS     R1,#+16
   \   00000002   0x6001             STR      R1,[R0, #+0]
    439            FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
   \   00000004   0x2100             MOVS     R1,#+0
   \   00000006   0x6041             STR      R1,[R0, #+4]
    440            FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
   \   00000008   0x6081             STR      R1,[R0, #+8]
    441            FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
   \   0000000A   0x60C1             STR      R1,[R0, #+12]
    442            FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
   \   0000000C   0x6101             STR      R1,[R0, #+16]
    443            FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
   \   0000000E   0x6141             STR      R1,[R0, #+20]
    444            FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
   \   00000010   0x6181             STR      R1,[R0, #+24]
    445            FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
   \   00000012   0x21FC             MOVS     R1,#+252
   \   00000014   0x69C2             LDR      R2,[R0, #+28]
   \   00000016   0x6011             STR      R1,[R2, #+0]
    446            FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
   \   00000018   0x69C2             LDR      R2,[R0, #+28]
   \   0000001A   0x6051             STR      R1,[R2, #+4]
    447            FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
   \   0000001C   0x69C2             LDR      R2,[R0, #+28]
   \   0000001E   0x6091             STR      R1,[R2, #+8]
    448            FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
   \   00000020   0x69C2             LDR      R2,[R0, #+28]
   \   00000022   0x60D1             STR      R1,[R2, #+12]
    449            FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
   \   00000024   0x6A02             LDR      R2,[R0, #+32]
   \   00000026   0x6011             STR      R1,[R2, #+0]
    450            FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
   \   00000028   0x6A02             LDR      R2,[R0, #+32]
   \   0000002A   0x6051             STR      R1,[R2, #+4]
    451            FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
   \   0000002C   0x6A02             LDR      R2,[R0, #+32]
   \   0000002E   0x6091             STR      R1,[R2, #+8]
    452            FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
   \   00000030   0x6A00             LDR      R0,[R0, #+32]
   \   00000032   0x60C1             STR      R1,[R0, #+12]
    453          }
   \   00000034   0x4770             BX       LR               ;; return
    454          
    455          /**
    456            * @brief  Enables or disables the specified NAND Memory Bank.
    457            * @param  FSMC_Bank: specifies the FSMC Bank to be used
    458            *          This parameter can be one of the following values:
    459            *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
    460            *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
    461            * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
    462            * @retval None
    463            */

   \                                 In section .text, align 2, keep-with-next
    464          void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
    465          {
    466            assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
    467            assert_param(IS_FUNCTIONAL_STATE(NewState));
    468            
    469            if (NewState != DISABLE)
   \                     FSMC_NANDCmd: (+1)
   \   00000000   0x....             LDR.N    R2,??DataTable15_2  ;; 0xa0000060
   \   00000002   0x2900             CMP      R1,#+0
   \   00000004   0xD00B             BEQ.N    ??FSMC_NANDCmd_0
    470            {
    471              /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    472              if(FSMC_Bank == FSMC_Bank2_NAND)
   \   00000006   0x2810             CMP      R0,#+16
   \   00000008   0xD104             BNE.N    ??FSMC_NANDCmd_1
    473              {
    474                FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
   \   0000000A   0x6810             LDR      R0,[R2, #+0]
   \   0000000C   0xF040 0x0004      ORR      R0,R0,#0x4
   \   00000010   0x6010             STR      R0,[R2, #+0]
   \   00000012   0x4770             BX       LR
    475              }
    476              else
    477              {
    478                FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
   \                     ??FSMC_NANDCmd_1: (+1)
   \   00000014   0x6A10             LDR      R0,[R2, #+32]
   \   00000016   0xF040 0x0004      ORR      R0,R0,#0x4
   \   0000001A   0x6210             STR      R0,[R2, #+32]
   \   0000001C   0x4770             BX       LR
    479              }
    480            }
    481            else
    482            {
    483              /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    484              if(FSMC_Bank == FSMC_Bank2_NAND)
   \                     ??FSMC_NANDCmd_0: (+1)
   \   0000001E   0x....             LDR.N    R1,??DataTable15_3  ;; 0xffffb
   \   00000020   0x2810             CMP      R0,#+16
   \   00000022   0xD103             BNE.N    ??FSMC_NANDCmd_2
    485              {
    486                FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
   \   00000024   0x6810             LDR      R0,[R2, #+0]
   \   00000026   0x4008             ANDS     R0,R1,R0
   \   00000028   0x6010             STR      R0,[R2, #+0]
   \   0000002A   0x4770             BX       LR
    487              }
    488              else
    489              {
    490                FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
   \                     ??FSMC_NANDCmd_2: (+1)
   \   0000002C   0x6A10             LDR      R0,[R2, #+32]
   \   0000002E   0x4008             ANDS     R0,R1,R0
   \   00000030   0x6210             STR      R0,[R2, #+32]
    491              }
    492            }
    493          }
   \   00000032   0x4770             BX       LR               ;; return
    494          /**
    495            * @brief  Enables or disables the FSMC NAND ECC feature.
    496            * @param  FSMC_Bank: specifies the FSMC Bank to be used
    497            *          This parameter can be one of the following values:
    498            *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
    499            *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
    500            * @param  NewState: new state of the FSMC NAND ECC feature.  
    501            *          This parameter can be: ENABLE or DISABLE.
    502            * @retval None
    503            */

   \                                 In section .text, align 2, keep-with-next
    504          void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
    505          {
    506            assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
    507            assert_param(IS_FUNCTIONAL_STATE(NewState));
    508            
    509            if (NewState != DISABLE)
   \                     FSMC_NANDECCCmd: (+1)
   \   00000000   0x....             LDR.N    R2,??DataTable15_2  ;; 0xa0000060
   \   00000002   0x2900             CMP      R1,#+0
   \   00000004   0xD00B             BEQ.N    ??FSMC_NANDECCCmd_0
    510            {
    511              /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    512              if(FSMC_Bank == FSMC_Bank2_NAND)
   \   00000006   0x2810             CMP      R0,#+16
   \   00000008   0xD104             BNE.N    ??FSMC_NANDECCCmd_1
    513              {
    514                FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
   \   0000000A   0x6810             LDR      R0,[R2, #+0]
   \   0000000C   0xF040 0x0040      ORR      R0,R0,#0x40
   \   00000010   0x6010             STR      R0,[R2, #+0]
   \   00000012   0x4770             BX       LR
    515              }
    516              else
    517              {
    518                FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
   \                     ??FSMC_NANDECCCmd_1: (+1)
   \   00000014   0x6A10             LDR      R0,[R2, #+32]
   \   00000016   0xF040 0x0040      ORR      R0,R0,#0x40
   \   0000001A   0x6210             STR      R0,[R2, #+32]
   \   0000001C   0x4770             BX       LR
    519              }
    520            }
    521            else
    522            {
    523              /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    524              if(FSMC_Bank == FSMC_Bank2_NAND)
   \                     ??FSMC_NANDECCCmd_0: (+1)
   \   0000001E   0x....             LDR.N    R1,??DataTable15_4  ;; 0xfffbf
   \   00000020   0x2810             CMP      R0,#+16
   \   00000022   0xD103             BNE.N    ??FSMC_NANDECCCmd_2
    525              {
    526                FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
   \   00000024   0x6810             LDR      R0,[R2, #+0]
   \   00000026   0x4008             ANDS     R0,R1,R0
   \   00000028   0x6010             STR      R0,[R2, #+0]
   \   0000002A   0x4770             BX       LR
    527              }
    528              else
    529              {
    530                FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
   \                     ??FSMC_NANDECCCmd_2: (+1)
   \   0000002C   0x6A10             LDR      R0,[R2, #+32]
   \   0000002E   0x4008             ANDS     R0,R1,R0
   \   00000030   0x6210             STR      R0,[R2, #+32]
    531              }
    532            }
    533          }
   \   00000032   0x4770             BX       LR               ;; return
    534          
    535          /**
    536            * @brief  Returns the error correction code register value.
    537            * @param  FSMC_Bank: specifies the FSMC Bank to be used
    538            *          This parameter can be one of the following values:
    539            *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
    540            *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
    541            * @retval The Error Correction Code (ECC) value.
    542            */

   \                                 In section .text, align 2, keep-with-next
    543          uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
    544          {
    545            uint32_t eccval = 0x00000000;
    546            
    547            if(FSMC_Bank == FSMC_Bank2_NAND)
   \                     FSMC_GetECC: (+1)
   \   00000000   0x....             LDR.N    R1,??DataTable15_5  ;; 0xa0000074
   \   00000002   0x2810             CMP      R0,#+16
   \   00000004   0xD101             BNE.N    ??FSMC_GetECC_0
    548            {
    549              /* Get the ECCR2 register value */
    550              eccval = FSMC_Bank2->ECCR2;
   \   00000006   0x6808             LDR      R0,[R1, #+0]
   \   00000008   0x4770             BX       LR
    551            }
    552            else
    553            {
    554              /* Get the ECCR3 register value */
    555              eccval = FSMC_Bank3->ECCR3;
   \                     ??FSMC_GetECC_0: (+1)
   \   0000000A   0x6A08             LDR      R0,[R1, #+32]
    556            }
    557            /* Return the error correction code value */
    558            return(eccval);
   \   0000000C   0x4770             BX       LR               ;; return
    559          }
    560          /**
    561            * @}
    562            */
    563          
    564          /** @defgroup FSMC_Group3 PCCARD Controller functions
    565           *  @brief   PCCARD Controller functions 
    566           *
    567          @verbatim   
    568           ===============================================================================
    569                              PCCARD Controller functions
    570           ===============================================================================  
    571          
    572           The following sequence should be followed to configure the FSMC to interface with
    573           16-bit PC Card compatible memory connected to the PCCARD Bank:
    574           
    575             1. Enable the clock for the FSMC and associated GPIOs using the following functions:
    576                    RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
    577                    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
    578          
    579             2. FSMC pins configuration 
    580                 - Connect the involved FSMC pins to AF12 using the following function 
    581                    GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
    582                 - Configure these FSMC pins in alternate function mode by calling the function
    583                    GPIO_Init();    
    584                 
    585             3. Declare a FSMC_PCCARDInitTypeDef structure, for example:
    586                    FSMC_PCCARDInitTypeDef  FSMC_PCCARDInitStructure;
    587                and fill the FSMC_PCCARDInitStructure variable with the allowed values of
    588                the structure member.
    589                
    590             4. Initialize the PCCARD Controller by calling the function
    591                    FSMC_PCCARDInit(&FSMC_PCCARDInitStructure); 
    592          
    593             5. Then enable the PCCARD Bank:
    594                    FSMC_PCCARDCmd(ENABLE);  
    595          
    596             6. At this stage you can read/write from/to the memory connected to the PCCARD Bank. 
    597           
    598          @endverbatim
    599            * @{
    600            */
    601          
    602          /**
    603            * @brief  Deinitializes the FSMC PCCARD Bank registers to their default reset values.
    604            * @param  None                       
    605            * @retval None
    606            */

   \                                 In section .text, align 2, keep-with-next
    607          void FSMC_PCCARDDeInit(void)
    608          {
    609            /* Set the FSMC_Bank4 registers to their reset values */
    610            FSMC_Bank4->PCR4 = 0x00000018; 
   \                     FSMC_PCCARDDeInit: (+1)
   \   00000000   0x....             LDR.N    R0,??DataTable15_6  ;; 0xa00000a0
   \   00000002   0x2118             MOVS     R1,#+24
   \   00000004   0x6001             STR      R1,[R0, #+0]
    611            FSMC_Bank4->SR4 = 0x00000000;	
   \   00000006   0x2100             MOVS     R1,#+0
   \   00000008   0x6041             STR      R1,[R0, #+4]
    612            FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
   \   0000000A   0xF04F 0x31FC      MOV      R1,#-50529028
   \   0000000E   0x6081             STR      R1,[R0, #+8]
    613            FSMC_Bank4->PATT4 = 0xFCFCFCFC;
   \   00000010   0x60C1             STR      R1,[R0, #+12]
    614            FSMC_Bank4->PIO4 = 0xFCFCFCFC;
   \   00000012   0x6101             STR      R1,[R0, #+16]
    615          }
   \   00000014   0x4770             BX       LR               ;; return
    616          
    617          /**
    618            * @brief  Initializes the FSMC PCCARD Bank according to the specified parameters
    619            *         in the FSMC_PCCARDInitStruct.
    620            * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure
    621            *         that contains the configuration information for the FSMC PCCARD Bank.                       
    622            * @retval None
    623            */

   \                                 In section .text, align 2, keep-with-next
    624          void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
    625          {
   \                     FSMC_PCCARDInit: (+1)
   \   00000000   0xB410             PUSH     {R4}
    626            /* Check the parameters */
    627            assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature));
    628            assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime));
    629            assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime));
    630           
    631            assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime));
    632            assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime));
    633            assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime));
    634            assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime));
    635            
    636            assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime));
    637            assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
    638            assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
    639            assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
    640            assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime));
    641            assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
    642            assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
    643            assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
    644            
    645            /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
    646            FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
    647                               FSMC_MemoryDataWidth_16b |  
    648                               (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
    649                               (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
   \   00000002   0x....             LDR.N    R1,??DataTable15_6  ;; 0xa00000a0
   \   00000004   0x6802             LDR      R2,[R0, #+0]
   \   00000006   0x6843             LDR      R3,[R0, #+4]
   \   00000008   0xEA42 0x2243      ORR      R2,R2,R3, LSL #+9
   \   0000000C   0x6883             LDR      R3,[R0, #+8]
   \   0000000E   0xEA42 0x3243      ORR      R2,R2,R3, LSL #+13
   \   00000012   0xF042 0x0210      ORR      R2,R2,#0x10
   \   00000016   0x600A             STR      R2,[R1, #+0]
    650                      
    651            /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
    652            FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
    653                                (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    654                                (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    655                                (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
   \   00000018   0x68C2             LDR      R2,[R0, #+12]
   \   0000001A   0x6813             LDR      R3,[R2, #+0]
   \   0000001C   0x6854             LDR      R4,[R2, #+4]
   \   0000001E   0xEA43 0x2304      ORR      R3,R3,R4, LSL #+8
   \   00000022   0x6894             LDR      R4,[R2, #+8]
   \   00000024   0xEA43 0x4304      ORR      R3,R3,R4, LSL #+16
   \   00000028   0x68D2             LDR      R2,[R2, #+12]
   \   0000002A   0xEA43 0x6202      ORR      R2,R3,R2, LSL #+24
   \   0000002E   0x608A             STR      R2,[R1, #+8]
    656                      
    657            /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
    658            FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
    659                                (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    660                                (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    661                                (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
   \   00000030   0x6902             LDR      R2,[R0, #+16]
   \   00000032   0x6813             LDR      R3,[R2, #+0]
   \   00000034   0x6854             LDR      R4,[R2, #+4]
   \   00000036   0xEA43 0x2304      ORR      R3,R3,R4, LSL #+8
   \   0000003A   0x6894             LDR      R4,[R2, #+8]
   \   0000003C   0xEA43 0x4304      ORR      R3,R3,R4, LSL #+16
   \   00000040   0x68D2             LDR      R2,[R2, #+12]
   \   00000042   0xEA43 0x6202      ORR      R2,R3,R2, LSL #+24
   \   00000046   0x60CA             STR      R2,[R1, #+12]
    662                      
    663            /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
    664            FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
    665                               (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    666                               (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    667                               (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
   \   00000048   0x6940             LDR      R0,[R0, #+20]
   \   0000004A   0x6802             LDR      R2,[R0, #+0]
   \   0000004C   0x6843             LDR      R3,[R0, #+4]
   \   0000004E   0xEA42 0x2203      ORR      R2,R2,R3, LSL #+8
   \   00000052   0x6883             LDR      R3,[R0, #+8]
   \   00000054   0xEA42 0x4203      ORR      R2,R2,R3, LSL #+16
   \   00000058   0x68C0             LDR      R0,[R0, #+12]
   \   0000005A   0xEA42 0x6000      ORR      R0,R2,R0, LSL #+24
   \   0000005E   0x6108             STR      R0,[R1, #+16]
    668          }
   \   00000060   0xBC10             POP      {R4}
   \   00000062   0x4770             BX       LR               ;; return
    669          
    670          /**
    671            * @brief  Fills each FSMC_PCCARDInitStruct member with its default value.
    672            * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef structure
    673            *         which will be initialized.
    674            * @retval None
    675            */

   \                                 In section .text, align 2, keep-with-next
    676          void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
    677          {
    678            /* Reset PCCARD Init structure parameters values */
    679            FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
   \                     FSMC_PCCARDStructInit: (+1)
   \   00000000   0x2100             MOVS     R1,#+0
   \   00000002   0x6001             STR      R1,[R0, #+0]
    680            FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
   \   00000004   0x6041             STR      R1,[R0, #+4]
    681            FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
   \   00000006   0x6081             STR      R1,[R0, #+8]
    682            FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
   \   00000008   0x21FC             MOVS     R1,#+252
   \   0000000A   0x68C2             LDR      R2,[R0, #+12]
   \   0000000C   0x6011             STR      R1,[R2, #+0]
    683            FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
   \   0000000E   0x68C2             LDR      R2,[R0, #+12]
   \   00000010   0x6051             STR      R1,[R2, #+4]
    684            FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
   \   00000012   0x68C2             LDR      R2,[R0, #+12]
   \   00000014   0x6091             STR      R1,[R2, #+8]
    685            FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
   \   00000016   0x68C2             LDR      R2,[R0, #+12]
   \   00000018   0x60D1             STR      R1,[R2, #+12]
    686            FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
   \   0000001A   0x6902             LDR      R2,[R0, #+16]
   \   0000001C   0x6011             STR      R1,[R2, #+0]
    687            FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
   \   0000001E   0x6902             LDR      R2,[R0, #+16]
   \   00000020   0x6051             STR      R1,[R2, #+4]
    688            FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
   \   00000022   0x6902             LDR      R2,[R0, #+16]
   \   00000024   0x6091             STR      R1,[R2, #+8]
    689            FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
   \   00000026   0x6902             LDR      R2,[R0, #+16]
   \   00000028   0x60D1             STR      R1,[R2, #+12]
    690            FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
   \   0000002A   0x6942             LDR      R2,[R0, #+20]
   \   0000002C   0x6011             STR      R1,[R2, #+0]
    691            FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
   \   0000002E   0x6942             LDR      R2,[R0, #+20]
   \   00000030   0x6051             STR      R1,[R2, #+4]
    692            FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
   \   00000032   0x6942             LDR      R2,[R0, #+20]
   \   00000034   0x6091             STR      R1,[R2, #+8]
    693            FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
   \   00000036   0x6940             LDR      R0,[R0, #+20]
   \   00000038   0x60C1             STR      R1,[R0, #+12]
    694          }
   \   0000003A   0x4770             BX       LR               ;; return
    695          
    696          /**
    697            * @brief  Enables or disables the PCCARD Memory Bank.
    698            * @param  NewState: new state of the PCCARD Memory Bank.  
    699            *          This parameter can be: ENABLE or DISABLE.
    700            * @retval None
    701            */

   \                                 In section .text, align 2, keep-with-next
    702          void FSMC_PCCARDCmd(FunctionalState NewState)
    703          {
    704            assert_param(IS_FUNCTIONAL_STATE(NewState));
    705            
    706            if (NewState != DISABLE)
   \                     FSMC_PCCARDCmd: (+1)
   \   00000000   0x....             LDR.N    R1,??DataTable15_6  ;; 0xa00000a0
   \   00000002   0x2800             CMP      R0,#+0
   \   00000004   0x6808             LDR      R0,[R1, #+0]
   \   00000006   0xD003             BEQ.N    ??FSMC_PCCARDCmd_0
    707            {
    708              /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    709              FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
   \   00000008   0xF040 0x0004      ORR      R0,R0,#0x4
   \   0000000C   0x6008             STR      R0,[R1, #+0]
   \   0000000E   0x4770             BX       LR
    710            }
    711            else
    712            {
    713              /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    714              FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
   \                     ??FSMC_PCCARDCmd_0: (+1)
   \   00000010   0x....             LDR.N    R2,??DataTable15_3  ;; 0xffffb
   \   00000012   0x4010             ANDS     R0,R2,R0
   \   00000014   0x6008             STR      R0,[R1, #+0]
    715            }
    716          }
   \   00000016   0x4770             BX       LR               ;; return
    717          /**
    718            * @}
    719            */
    720          
    721          /** @defgroup FSMC_Group4  Interrupts and flags management functions
    722           *  @brief    Interrupts and flags management functions
    723           *
    724          @verbatim   
    725           ===============================================================================
    726                               Interrupts and flags management functions
    727           ===============================================================================  
    728          
    729          @endverbatim
    730            * @{
    731            */
    732          
    733          /**
    734            * @brief  Enables or disables the specified FSMC interrupts.
    735            * @param  FSMC_Bank: specifies the FSMC Bank to be used
    736            *          This parameter can be one of the following values:
    737            *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
    738            *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
    739            *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
    740            * @param  FSMC_IT: specifies the FSMC interrupt sources to be enabled or disabled.
    741            *          This parameter can be any combination of the following values:
    742            *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
    743            *            @arg FSMC_IT_Level: Level edge detection interrupt.
    744            *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
    745            * @param  NewState: new state of the specified FSMC interrupts.
    746            *          This parameter can be: ENABLE or DISABLE.
    747            * @retval None
    748            */

   \                                 In section .text, align 2, keep-with-next
    749          void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
    750          {
    751            assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
    752            assert_param(IS_FSMC_IT(FSMC_IT));	
    753            assert_param(IS_FUNCTIONAL_STATE(NewState));
    754            
    755            if (NewState != DISABLE)
   \                     FSMC_ITConfig: (+1)
   \   00000000   0x....             LDR.N    R3,??DataTable15_7  ;; 0xa0000064
   \   00000002   0x2A00             CMP      R2,#+0
   \   00000004   0xD010             BEQ.N    ??FSMC_ITConfig_0
    756            {
    757              /* Enable the selected FSMC_Bank2 interrupts */
    758              if(FSMC_Bank == FSMC_Bank2_NAND)
   \   00000006   0x2810             CMP      R0,#+16
   \   00000008   0xD103             BNE.N    ??FSMC_ITConfig_1
    759              {
    760                FSMC_Bank2->SR2 |= FSMC_IT;
   \   0000000A   0x6818             LDR      R0,[R3, #+0]
   \   0000000C   0x4308             ORRS     R0,R1,R0
   \   0000000E   0x6018             STR      R0,[R3, #+0]
   \   00000010   0x4770             BX       LR
    761              }
    762              /* Enable the selected FSMC_Bank3 interrupts */
    763              else if (FSMC_Bank == FSMC_Bank3_NAND)
   \                     ??FSMC_ITConfig_1: (+1)
   \   00000012   0xF5B0 0x7F80      CMP      R0,#+256
   \   00000016   0xD103             BNE.N    ??FSMC_ITConfig_2
    764              {
    765                FSMC_Bank3->SR3 |= FSMC_IT;
   \   00000018   0x6A18             LDR      R0,[R3, #+32]
   \   0000001A   0x4308             ORRS     R0,R1,R0
   \   0000001C   0x6218             STR      R0,[R3, #+32]
   \   0000001E   0x4770             BX       LR
    766              }
    767              /* Enable the selected FSMC_Bank4 interrupts */
    768              else
    769              {
    770                FSMC_Bank4->SR4 |= FSMC_IT;    
   \                     ??FSMC_ITConfig_2: (+1)
   \   00000020   0x6C18             LDR      R0,[R3, #+64]
   \   00000022   0x4308             ORRS     R0,R1,R0
   \   00000024   0x6418             STR      R0,[R3, #+64]
   \   00000026   0x4770             BX       LR
    771              }
    772            }
    773            else
    774            {
    775              /* Disable the selected FSMC_Bank2 interrupts */
    776              if(FSMC_Bank == FSMC_Bank2_NAND)
   \                     ??FSMC_ITConfig_0: (+1)
   \   00000028   0x43C9             MVNS     R1,R1
   \   0000002A   0x2810             CMP      R0,#+16
   \   0000002C   0xD103             BNE.N    ??FSMC_ITConfig_3
    777              {
    778                
    779                FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
   \   0000002E   0x6818             LDR      R0,[R3, #+0]
   \   00000030   0x4008             ANDS     R0,R1,R0
   \   00000032   0x6018             STR      R0,[R3, #+0]
   \   00000034   0x4770             BX       LR
    780              }
    781              /* Disable the selected FSMC_Bank3 interrupts */
    782              else if (FSMC_Bank == FSMC_Bank3_NAND)
   \                     ??FSMC_ITConfig_3: (+1)
   \   00000036   0xF5B0 0x7F80      CMP      R0,#+256
   \   0000003A   0xD103             BNE.N    ??FSMC_ITConfig_4
    783              {
    784                FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
   \   0000003C   0x6A18             LDR      R0,[R3, #+32]
   \   0000003E   0x4008             ANDS     R0,R1,R0
   \   00000040   0x6218             STR      R0,[R3, #+32]
   \   00000042   0x4770             BX       LR
    785              }
    786              /* Disable the selected FSMC_Bank4 interrupts */
    787              else
    788              {
    789                FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
   \                     ??FSMC_ITConfig_4: (+1)
   \   00000044   0x6C18             LDR      R0,[R3, #+64]
   \   00000046   0x4008             ANDS     R0,R1,R0
   \   00000048   0x6418             STR      R0,[R3, #+64]
    790              }
    791            }
    792          }
   \   0000004A   0x4770             BX       LR               ;; return
    793          
    794          /**
    795            * @brief  Checks whether the specified FSMC flag is set or not.
    796            * @param  FSMC_Bank: specifies the FSMC Bank to be used
    797            *          This parameter can be one of the following values:
    798            *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
    799            *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
    800            *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
    801            * @param  FSMC_FLAG: specifies the flag to check.
    802            *          This parameter can be one of the following values:
    803            *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
    804            *            @arg FSMC_FLAG_Level: Level detection Flag.
    805            *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
    806            *            @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
    807            * @retval The new state of FSMC_FLAG (SET or RESET).
    808            */

   \                                 In section .text, align 2, keep-with-next
    809          FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
    810          {
    811            FlagStatus bitstatus = RESET;
   \                     FSMC_GetFlagStatus: (+1)
   \   00000000   0x2200             MOVS     R2,#+0
    812            uint32_t tmpsr = 0x00000000;
    813            
    814            /* Check the parameters */
    815            assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
    816            assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
    817            
    818            if(FSMC_Bank == FSMC_Bank2_NAND)
   \   00000002   0x....             LDR.N    R3,??DataTable15_7  ;; 0xa0000064
   \   00000004   0x2810             CMP      R0,#+16
   \   00000006   0xD101             BNE.N    ??FSMC_GetFlagStatus_0
    819            {
    820              tmpsr = FSMC_Bank2->SR2;
   \   00000008   0x6818             LDR      R0,[R3, #+0]
   \   0000000A   0xE005             B.N      ??FSMC_GetFlagStatus_1
    821            }  
    822            else if(FSMC_Bank == FSMC_Bank3_NAND)
   \                     ??FSMC_GetFlagStatus_0: (+1)
   \   0000000C   0xF5B0 0x7F80      CMP      R0,#+256
   \   00000010   0xD101             BNE.N    ??FSMC_GetFlagStatus_2
    823            {
    824              tmpsr = FSMC_Bank3->SR3;
   \   00000012   0x6A18             LDR      R0,[R3, #+32]
   \   00000014   0xE000             B.N      ??FSMC_GetFlagStatus_1
    825            }
    826            /* FSMC_Bank4_PCCARD*/
    827            else
    828            {
    829              tmpsr = FSMC_Bank4->SR4;
   \                     ??FSMC_GetFlagStatus_2: (+1)
   \   00000016   0x6C18             LDR      R0,[R3, #+64]
    830            } 
    831            
    832            /* Get the flag status */
    833            if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
   \                     ??FSMC_GetFlagStatus_1: (+1)
   \   00000018   0x4208             TST      R0,R1
   \   0000001A   0xD000             BEQ.N    ??FSMC_GetFlagStatus_3
    834            {
    835              bitstatus = SET;
   \   0000001C   0x2201             MOVS     R2,#+1
    836            }
    837            else
    838            {
    839              bitstatus = RESET;
    840            }
    841            /* Return the flag status */
    842            return bitstatus;
   \                     ??FSMC_GetFlagStatus_3: (+1)
   \   0000001E   0x4610             MOV      R0,R2
   \   00000020   0x4770             BX       LR               ;; return
    843          }
    844          
    845          /**
    846            * @brief  Clears the FSMC's pending flags.
    847            * @param  FSMC_Bank: specifies the FSMC Bank to be used
    848            *          This parameter can be one of the following values:
    849            *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
    850            *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
    851            *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
    852            * @param  FSMC_FLAG: specifies the flag to clear.
    853            *          This parameter can be any combination of the following values:
    854            *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
    855            *            @arg FSMC_FLAG_Level: Level detection Flag.
    856            *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
    857            * @retval None
    858            */

   \                                 In section .text, align 2, keep-with-next
    859          void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
    860          {
    861           /* Check the parameters */
    862            assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
    863            assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    864              
    865            if(FSMC_Bank == FSMC_Bank2_NAND)
   \                     FSMC_ClearFlag: (+1)
   \   00000000   0x43C9             MVNS     R1,R1
   \   00000002   0x....             LDR.N    R2,??DataTable15_7  ;; 0xa0000064
   \   00000004   0x2810             CMP      R0,#+16
   \   00000006   0xD103             BNE.N    ??FSMC_ClearFlag_0
    866            {
    867              FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
   \   00000008   0x6810             LDR      R0,[R2, #+0]
   \   0000000A   0x4008             ANDS     R0,R1,R0
   \   0000000C   0x6010             STR      R0,[R2, #+0]
   \   0000000E   0x4770             BX       LR
    868            }  
    869            else if(FSMC_Bank == FSMC_Bank3_NAND)
   \                     ??FSMC_ClearFlag_0: (+1)
   \   00000010   0xF5B0 0x7F80      CMP      R0,#+256
   \   00000014   0xD103             BNE.N    ??FSMC_ClearFlag_1
    870            {
    871              FSMC_Bank3->SR3 &= ~FSMC_FLAG;
   \   00000016   0x6A10             LDR      R0,[R2, #+32]
   \   00000018   0x4008             ANDS     R0,R1,R0
   \   0000001A   0x6210             STR      R0,[R2, #+32]
   \   0000001C   0x4770             BX       LR
    872            }
    873            /* FSMC_Bank4_PCCARD*/
    874            else
    875            {
    876              FSMC_Bank4->SR4 &= ~FSMC_FLAG;
   \                     ??FSMC_ClearFlag_1: (+1)
   \   0000001E   0x6C10             LDR      R0,[R2, #+64]
   \   00000020   0x4008             ANDS     R0,R1,R0
   \   00000022   0x6410             STR      R0,[R2, #+64]
    877            }
    878          }
   \   00000024   0x4770             BX       LR               ;; return
    879          
    880          /**
    881            * @brief  Checks whether the specified FSMC interrupt has occurred or not.
    882            * @param  FSMC_Bank: specifies the FSMC Bank to be used
    883            *          This parameter can be one of the following values:
    884            *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
    885            *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
    886            *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
    887            * @param  FSMC_IT: specifies the FSMC interrupt source to check.
    888            *          This parameter can be one of the following values:
    889            *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
    890            *            @arg FSMC_IT_Level: Level edge detection interrupt.
    891            *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
    892            * @retval The new state of FSMC_IT (SET or RESET).
    893            */

   \                                 In section .text, align 2, keep-with-next
    894          ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
    895          {
    896            ITStatus bitstatus = RESET;
   \                     FSMC_GetITStatus: (+1)
   \   00000000   0x2200             MOVS     R2,#+0
    897            uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
    898            
    899            /* Check the parameters */
    900            assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
    901            assert_param(IS_FSMC_GET_IT(FSMC_IT));
    902            
    903            if(FSMC_Bank == FSMC_Bank2_NAND)
   \   00000002   0x....             LDR.N    R3,??DataTable15_7  ;; 0xa0000064
   \   00000004   0x2810             CMP      R0,#+16
   \   00000006   0xD101             BNE.N    ??FSMC_GetITStatus_0
    904            {
    905              tmpsr = FSMC_Bank2->SR2;
   \   00000008   0x6818             LDR      R0,[R3, #+0]
   \   0000000A   0xE005             B.N      ??FSMC_GetITStatus_1
    906            }  
    907            else if(FSMC_Bank == FSMC_Bank3_NAND)
   \                     ??FSMC_GetITStatus_0: (+1)
   \   0000000C   0xF5B0 0x7F80      CMP      R0,#+256
   \   00000010   0xD101             BNE.N    ??FSMC_GetITStatus_2
    908            {
    909              tmpsr = FSMC_Bank3->SR3;
   \   00000012   0x6A18             LDR      R0,[R3, #+32]
   \   00000014   0xE000             B.N      ??FSMC_GetITStatus_1
    910            }
    911            /* FSMC_Bank4_PCCARD*/
    912            else
    913            {
    914              tmpsr = FSMC_Bank4->SR4;
   \                     ??FSMC_GetITStatus_2: (+1)
   \   00000016   0x6C18             LDR      R0,[R3, #+64]
    915            } 
    916            
    917            itstatus = tmpsr & FSMC_IT;
    918            
    919            itenable = tmpsr & (FSMC_IT >> 3);
   \                     ??FSMC_GetITStatus_1: (+1)
   \   00000018   0xEA00 0x03D1      AND      R3,R0,R1, LSR #+3
    920            if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
   \   0000001C   0x4208             TST      R0,R1
   \   0000001E   0xD002             BEQ.N    ??FSMC_GetITStatus_3
   \   00000020   0x2B00             CMP      R3,#+0
   \   00000022   0xD000             BEQ.N    ??FSMC_GetITStatus_3
    921            {
    922              bitstatus = SET;
   \   00000024   0x2201             MOVS     R2,#+1
    923            }
    924            else
    925            {
    926              bitstatus = RESET;
    927            }
    928            return bitstatus; 
   \                     ??FSMC_GetITStatus_3: (+1)
   \   00000026   0x4610             MOV      R0,R2
   \   00000028   0x4770             BX       LR               ;; return
    929          }
    930          
    931          /**
    932            * @brief  Clears the FSMC's interrupt pending bits.
    933            * @param  FSMC_Bank: specifies the FSMC Bank to be used
    934            *          This parameter can be one of the following values:
    935            *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
    936            *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
    937            *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
    938            * @param  FSMC_IT: specifies the interrupt pending bit to clear.
    939            *          This parameter can be any combination of the following values:
    940            *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
    941            *            @arg FSMC_IT_Level: Level edge detection interrupt.
    942            *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
    943            * @retval None
    944            */

   \                                 In section .text, align 2, keep-with-next
    945          void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
    946          {
    947            /* Check the parameters */
    948            assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
    949            assert_param(IS_FSMC_IT(FSMC_IT));
    950              
    951            if(FSMC_Bank == FSMC_Bank2_NAND)
   \                     FSMC_ClearITPendingBit: (+1)
   \   00000000   0xEA6F 0x01D1      MVN      R1,R1, LSR #+3
   \   00000004   0x....             LDR.N    R2,??DataTable15_7  ;; 0xa0000064
   \   00000006   0x2810             CMP      R0,#+16
   \   00000008   0xD103             BNE.N    ??FSMC_ClearITPendingBit_0
    952            {
    953              FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
   \   0000000A   0x6810             LDR      R0,[R2, #+0]
   \   0000000C   0x4008             ANDS     R0,R1,R0
   \   0000000E   0x6010             STR      R0,[R2, #+0]
   \   00000010   0x4770             BX       LR
    954            }  
    955            else if(FSMC_Bank == FSMC_Bank3_NAND)
   \                     ??FSMC_ClearITPendingBit_0: (+1)
   \   00000012   0xF5B0 0x7F80      CMP      R0,#+256
   \   00000016   0xD103             BNE.N    ??FSMC_ClearITPendingBit_1
    956            {
    957              FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
   \   00000018   0x6A10             LDR      R0,[R2, #+32]
   \   0000001A   0x4008             ANDS     R0,R1,R0
   \   0000001C   0x6210             STR      R0,[R2, #+32]
   \   0000001E   0x4770             BX       LR
    958            }
    959            /* FSMC_Bank4_PCCARD*/
    960            else
    961            {
    962              FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
   \                     ??FSMC_ClearITPendingBit_1: (+1)
   \   00000020   0x6C10             LDR      R0,[R2, #+64]
   \   00000022   0x4008             ANDS     R0,R1,R0
   \   00000024   0x6410             STR      R0,[R2, #+64]
    963            }
    964          }
   \   00000026   0x4770             BX       LR               ;; return

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15:
   \   00000000   0xA0000104         DC32     0xa0000104

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_1:
   \   00000000   0x000FFFFE         DC32     0xffffe

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_2:
   \   00000000   0xA0000060         DC32     0xa0000060

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_3:
   \   00000000   0x000FFFFB         DC32     0xffffb

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_4:
   \   00000000   0x000FFFBF         DC32     0xfffbf

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_5:
   \   00000000   0xA0000074         DC32     0xa0000074

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_6:
   \   00000000   0xA00000A0         DC32     0xa00000a0

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable15_7:
   \   00000000   0xA0000064         DC32     0xa0000064
    965          
    966          /**
    967            * @}
    968            */ 
    969          
    970          /**
    971            * @}
    972            */ 
    973          
    974          /**
    975            * @}
    976            */
    977          
    978          /**
    979            * @}
    980            */
    981          
    982          /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   FSMC_ClearFlag
       0   FSMC_ClearITPendingBit
       0   FSMC_GetECC
       0   FSMC_GetFlagStatus
       0   FSMC_GetITStatus
       0   FSMC_ITConfig
       0   FSMC_NANDCmd
       0   FSMC_NANDDeInit
       0   FSMC_NANDECCCmd
       8   FSMC_NANDInit
       0   FSMC_NANDStructInit
       0   FSMC_NORSRAMCmd
       0   FSMC_NORSRAMDeInit
       4   FSMC_NORSRAMInit
       0   FSMC_NORSRAMStructInit
       0   FSMC_PCCARDCmd
       0   FSMC_PCCARDDeInit
       4   FSMC_PCCARDInit
       0   FSMC_PCCARDStructInit


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable15
       4  ??DataTable15_1
       4  ??DataTable15_2
       4  ??DataTable15_3
       4  ??DataTable15_4
       4  ??DataTable15_5
       4  ??DataTable15_6
       4  ??DataTable15_7
      38  FSMC_ClearFlag
      40  FSMC_ClearITPendingBit
      14  FSMC_GetECC
      34  FSMC_GetFlagStatus
      42  FSMC_GetITStatus
      76  FSMC_ITConfig
      52  FSMC_NANDCmd
      38  FSMC_NANDDeInit
      52  FSMC_NANDECCCmd
     102  FSMC_NANDInit
      54  FSMC_NANDStructInit
      32  FSMC_NORSRAMCmd
      48  FSMC_NORSRAMDeInit
     192  FSMC_NORSRAMInit
     114  FSMC_NORSRAMStructInit
      24  FSMC_PCCARDCmd
      22  FSMC_PCCARDDeInit
     100  FSMC_PCCARDInit
      60  FSMC_PCCARDStructInit

 
 1 166 bytes in section .text
 
 1 166 bytes of CODE memory

Errors: none
Warnings: none
