make all:
	@ iverilog -o risc testbench.v
	@ vvp risc
