;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -10, 30
	SUB @121, 103
	SUB #112, 103
	SUB @1, 3
	SUB #0, -0
	DJN -2, #-10
	SUB 280, 270
	DAT #-2, <-10
	JMZ 280, 270
	SUB 280, 270
	DAT #-1, #-20
	SLT -41, -20
	SUB <0, <0
	SPL 10, 9
	SUB <0, <0
	JMZ 100, 90
	DJN 1, 420
	ADD -12, @10
	SUB 100, 90
	SLT 120, 30
	JMZ <127, 100
	SLT 120, 30
	SLT 120, 30
	SLT 120, 30
	SUB -9, <-420
	JMZ @12, #702
	ADD 0, @2
	SUB @129, 100
	JMZ @12, #702
	MOV 108, -20
	JMZ @12, #702
	SUB <0, <0
	SUB @129, 100
	SUB <0, <0
	SUB -79, <-420
	JMZ @112, 103
	SUB -9, <-420
	SUB 100, 90
	SUB 100, 90
	MOV -7, <-20
	MOV 0, <-20
	ADD 290, 0
	MOV -7, <-20
	MOV 0, <-20
	MOV 0, <-20
	MOV 0, <-20
	SUB -9, <-420
	MOV -7, <-20
	MOV 0, <-20
	SPL 0, #2
