/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ctype.css */
/*    -t h                                                                 */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr */
/*    -I/home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen  */
/*    -I/home/pkaplan/workarea/pensando_2/asic/capri/design/common -O      */
/*                                                                         */
/* Input files:                                                            */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr */
/*                                                                         */
/* Included files:                                                         */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_scratch.csr.pp */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ctype.css */
/*                                                                         */
/* Generated on: Thu Feb 22 12:44:59 2018                                  */
/*           by: pkaplan                                                   */
/*                                                                         */

#ifndef _TE_H_
#define _TE_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_te_csr                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 506 */
/* Register: cap_te_csr.base                                               */
#define CAP_TE_CSR_BASE_ADDRESS 0x0
#define CAP_TE_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: cap_te_csr.cfg_global                                         */
#define CAP_TE_CSR_CFG_GLOBAL_ADDRESS 0x1
#define CAP_TE_CSR_CFG_GLOBAL_BYTE_ADDRESS 0x4
/* Wide Register: cap_te_csr.cfg_table_profile_key                         */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_ADDRESS 0x4
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_BYTE_ADDRESS 0x10
/* Register: cap_te_csr.cfg_table_profile_key.cfg_table_profile_key_0_3    */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_ADDRESS 0x4
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_BYTE_ADDRESS 0x10
/* Register: cap_te_csr.cfg_table_profile_key.cfg_table_profile_key_1_3    */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_ADDRESS 0x5
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_BYTE_ADDRESS 0x14
/* Register: cap_te_csr.cfg_table_profile_key.cfg_table_profile_key_2_3    */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_ADDRESS 0x6
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_BYTE_ADDRESS 0x18
/* Register: cap_te_csr.cfg_table_profile_cam                              */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_ADDRESS 0x10
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_BYTE_ADDRESS 0x40
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_ARRAY_COUNT 0x10
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_ARRAY_INDEX_MAX 0xf
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_ARRAY_INDEX_MIN 0x0
/* Wide Memory: cap_te_csr.dhs_table_profile_ctrl_sram                     */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ADDRESS 0x200
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_BYTE_ADDRESS 0x800
/* Wide Register: cap_te_csr.dhs_table_profile_ctrl_sram.entry             */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ADDRESS 0x200
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_BYTE_ADDRESS 0x800
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ARRAY_COUNT 0xc0
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ARRAY_INDEX_MAX 0xbf
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_te_csr.dhs_table_profile_ctrl_sram.entry.entry_0_2        */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_ADDRESS 0x200
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x800
/* Register: cap_te_csr.dhs_table_profile_ctrl_sram.entry.entry_1_2        */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_ADDRESS 0x201
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x804
/* Register: cap_te_csr.cfg_table_profile_ctrl_sram_ext                    */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ADDRESS 0x400
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_BYTE_ADDRESS 0x1000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ARRAY_COUNT 0xc0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ARRAY_INDEX_MAX 0xbf
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ARRAY_INDEX_MIN 0x0
/* Register: cap_te_csr.cfg_table_profile                                  */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_ADDRESS 0x500
#define CAP_TE_CSR_CFG_TABLE_PROFILE_BYTE_ADDRESS 0x1400
#define CAP_TE_CSR_CFG_TABLE_PROFILE_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_ARRAY_COUNT 0x10
#define CAP_TE_CSR_CFG_TABLE_PROFILE_ARRAY_INDEX_MAX 0xf
#define CAP_TE_CSR_CFG_TABLE_PROFILE_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_te_csr.cfg_table_property                            */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_ADDRESS 0x580
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_BYTE_ADDRESS 0x1600
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_ARRAY_ELEMENT_SIZE 0x8
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_ARRAY_COUNT 0x10
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_ARRAY_INDEX_MAX 0xf
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_ARRAY_INDEX_MIN 0x0
/* Register: cap_te_csr.cfg_table_property.cfg_table_property_0_7          */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_ADDRESS 0x580
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_BYTE_ADDRESS 0x1600
/* Register: cap_te_csr.cfg_table_property.cfg_table_property_1_7          */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_ADDRESS 0x581
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_BYTE_ADDRESS 0x1604
/* Register: cap_te_csr.cfg_table_property.cfg_table_property_2_7          */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_ADDRESS 0x582
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_BYTE_ADDRESS 0x1608
/* Register: cap_te_csr.cfg_table_property.cfg_table_property_3_7          */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_ADDRESS 0x583
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_BYTE_ADDRESS 0x160c
/* Register: cap_te_csr.cfg_table_property.cfg_table_property_4_7          */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDRESS 0x584
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_BYTE_ADDRESS 0x1610
/* Register: cap_te_csr.cfg_table_property.cfg_table_property_5_7          */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_ADDRESS 0x585
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_BYTE_ADDRESS 0x1614
/* Register: cap_te_csr.cfg_table_property.cfg_table_property_6_7          */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_ADDRESS 0x586
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_BYTE_ADDRESS 0x1618
/* Wide Register: cap_te_csr.cfg_table_mpu_const                           */
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_ADDRESS 0x600
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_BYTE_ADDRESS 0x1800
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_ARRAY_ELEMENT_SIZE 0x2
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_ARRAY_COUNT 0x10
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_ARRAY_INDEX_MAX 0xf
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_ARRAY_INDEX_MIN 0x0
/* Register: cap_te_csr.cfg_table_mpu_const.cfg_table_mpu_const_0_2        */
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_ADDRESS 0x600
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_BYTE_ADDRESS 0x1800
/* Register: cap_te_csr.cfg_table_mpu_const.cfg_table_mpu_const_1_2        */
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_ADDRESS 0x601
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_BYTE_ADDRESS 0x1804
/* Register: cap_te_csr.cfg_km_profile_byte_sel                            */
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_ADDRESS 0x700
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_ADDRESS 0x1c00
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_ARRAY_COUNT 0x100
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_ARRAY_INDEX_MAX 0xff
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_ARRAY_INDEX_MIN 0x0
/* Register: cap_te_csr.cfg_km_profile_bit_sel                             */
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_ADDRESS 0x800
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BYTE_ADDRESS 0x2000
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_ARRAY_COUNT 0x80
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_ARRAY_INDEX_MAX 0x7f
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_ARRAY_INDEX_MIN 0x0
/* Register: cap_te_csr.cfg_km_profile_bit_loc                             */
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_ADDRESS 0x880
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BYTE_ADDRESS 0x2200
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_ARRAY_COUNT 0x10
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_ARRAY_INDEX_MAX 0xf
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_ARRAY_INDEX_MIN 0x0
/* Register: cap_te_csr.dhs_single_step                                    */
#define CAP_TE_CSR_DHS_SINGLE_STEP_ADDRESS 0x890
#define CAP_TE_CSR_DHS_SINGLE_STEP_BYTE_ADDRESS 0x2240
/* Register: cap_te_csr.cnt_phv_in_sop                                     */
#define CAP_TE_CSR_CNT_PHV_IN_SOP_ADDRESS 0x891
#define CAP_TE_CSR_CNT_PHV_IN_SOP_BYTE_ADDRESS 0x2244
/* Register: cap_te_csr.cnt_phv_in_eop                                     */
#define CAP_TE_CSR_CNT_PHV_IN_EOP_ADDRESS 0x892
#define CAP_TE_CSR_CNT_PHV_IN_EOP_BYTE_ADDRESS 0x2248
/* Register: cap_te_csr.cnt_phv_out_sop                                    */
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_ADDRESS 0x893
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_BYTE_ADDRESS 0x224c
/* Register: cap_te_csr.cnt_phv_out_eop                                    */
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_ADDRESS 0x894
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_BYTE_ADDRESS 0x2250
/* Register: cap_te_csr.cnt_axi_rdreq                                      */
#define CAP_TE_CSR_CNT_AXI_RDREQ_ADDRESS 0x895
#define CAP_TE_CSR_CNT_AXI_RDREQ_BYTE_ADDRESS 0x2254
/* Register: cap_te_csr.cnt_axi_rdrsp                                      */
#define CAP_TE_CSR_CNT_AXI_RDRSP_ADDRESS 0x896
#define CAP_TE_CSR_CNT_AXI_RDRSP_BYTE_ADDRESS 0x2258
/* Register: cap_te_csr.cnt_tcam_req                                       */
#define CAP_TE_CSR_CNT_TCAM_REQ_ADDRESS 0x897
#define CAP_TE_CSR_CNT_TCAM_REQ_BYTE_ADDRESS 0x225c
/* Register: cap_te_csr.cnt_tcam_rsp                                       */
#define CAP_TE_CSR_CNT_TCAM_RSP_ADDRESS 0x898
#define CAP_TE_CSR_CNT_TCAM_RSP_BYTE_ADDRESS 0x2260
/* Register: cap_te_csr.cnt_mpu_out                                        */
#define CAP_TE_CSR_CNT_MPU_OUT_ADDRESS 0x89c
#define CAP_TE_CSR_CNT_MPU_OUT_BYTE_ADDRESS 0x2270
#define CAP_TE_CSR_CNT_MPU_OUT_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TE_CSR_CNT_MPU_OUT_ARRAY_COUNT 0x4
#define CAP_TE_CSR_CNT_MPU_OUT_ARRAY_INDEX_MAX 0x3
#define CAP_TE_CSR_CNT_MPU_OUT_ARRAY_INDEX_MIN 0x0
/* Register: cap_te_csr.cfg_debug_bus                                      */
#define CAP_TE_CSR_CFG_DEBUG_BUS_ADDRESS 0x8a0
#define CAP_TE_CSR_CFG_DEBUG_BUS_BYTE_ADDRESS 0x2280
/* Wide Register: cap_te_csr.sta_debug_bus                                 */
#define CAP_TE_CSR_STA_DEBUG_BUS_ADDRESS 0x8a8
#define CAP_TE_CSR_STA_DEBUG_BUS_BYTE_ADDRESS 0x22a0
/* Register: cap_te_csr.sta_debug_bus.sta_debug_bus_0_8                    */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_ADDRESS 0x8a8
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_BYTE_ADDRESS 0x22a0
/* Register: cap_te_csr.sta_debug_bus.sta_debug_bus_1_8                    */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_ADDRESS 0x8a9
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_BYTE_ADDRESS 0x22a4
/* Register: cap_te_csr.sta_debug_bus.sta_debug_bus_2_8                    */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_ADDRESS 0x8aa
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_BYTE_ADDRESS 0x22a8
/* Register: cap_te_csr.sta_debug_bus.sta_debug_bus_3_8                    */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_ADDRESS 0x8ab
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_BYTE_ADDRESS 0x22ac
/* Register: cap_te_csr.sta_debug_bus.sta_debug_bus_4_8                    */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_ADDRESS 0x8ac
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_BYTE_ADDRESS 0x22b0
/* Register: cap_te_csr.sta_debug_bus.sta_debug_bus_5_8                    */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_ADDRESS 0x8ad
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_BYTE_ADDRESS 0x22b4
/* Register: cap_te_csr.sta_debug_bus.sta_debug_bus_6_8                    */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_ADDRESS 0x8ae
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_BYTE_ADDRESS 0x22b8
/* Register: cap_te_csr.sta_debug_bus.sta_debug_bus_7_8                    */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_ADDRESS 0x8af
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_BYTE_ADDRESS 0x22bc
/* Register: cap_te_csr.cfg_addr_target                                    */
#define CAP_TE_CSR_CFG_ADDR_TARGET_ADDRESS 0x8b0
#define CAP_TE_CSR_CFG_ADDR_TARGET_BYTE_ADDRESS 0x22c0
/* Register: cap_te_csr.cfg_read_wait_entry                                */
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_ADDRESS 0x8b1
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_BYTE_ADDRESS 0x22c4
/* Register: cap_te_csr.cfg_page_size                                      */
#define CAP_TE_CSR_CFG_PAGE_SIZE_ADDRESS 0x8b2
#define CAP_TE_CSR_CFG_PAGE_SIZE_BYTE_ADDRESS 0x22c8
/* Register: cap_te_csr.cfg_timeout                                        */
#define CAP_TE_CSR_CFG_TIMEOUT_ADDRESS 0x8b3
#define CAP_TE_CSR_CFG_TIMEOUT_BYTE_ADDRESS 0x22cc
/* Wide Register: cap_te_csr.sta_wait_entry                                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_ADDRESS 0x8c0
#define CAP_TE_CSR_STA_WAIT_ENTRY_BYTE_ADDRESS 0x2300
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_0_23                 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_ADDRESS 0x8c0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_BYTE_ADDRESS 0x2300
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_1_23                 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_ADDRESS 0x8c1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_BYTE_ADDRESS 0x2304
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_2_23                 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_ADDRESS 0x8c2
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_BYTE_ADDRESS 0x2308
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_3_23                 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_ADDRESS 0x8c3
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_BYTE_ADDRESS 0x230c
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_4_23                 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_ADDRESS 0x8c4
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_BYTE_ADDRESS 0x2310
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_5_23                 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_ADDRESS 0x8c5
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_BYTE_ADDRESS 0x2314
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_6_23                 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_ADDRESS 0x8c6
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_BYTE_ADDRESS 0x2318
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_7_23                 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_ADDRESS 0x8c7
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_BYTE_ADDRESS 0x231c
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_8_23                 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_ADDRESS 0x8c8
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_BYTE_ADDRESS 0x2320
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_9_23                 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_ADDRESS 0x8c9
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_BYTE_ADDRESS 0x2324
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_10_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_ADDRESS 0x8ca
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_BYTE_ADDRESS 0x2328
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_11_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_ADDRESS 0x8cb
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_BYTE_ADDRESS 0x232c
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_12_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_ADDRESS 0x8cc
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_BYTE_ADDRESS 0x2330
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_13_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_ADDRESS 0x8cd
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_BYTE_ADDRESS 0x2334
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_14_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_ADDRESS 0x8ce
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_BYTE_ADDRESS 0x2338
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_15_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_ADDRESS 0x8cf
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_BYTE_ADDRESS 0x233c
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_16_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_ADDRESS 0x8d0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_BYTE_ADDRESS 0x2340
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_17_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_ADDRESS 0x8d1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_BYTE_ADDRESS 0x2344
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_18_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_ADDRESS 0x8d2
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_BYTE_ADDRESS 0x2348
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_19_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_ADDRESS 0x8d3
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_BYTE_ADDRESS 0x234c
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_20_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_ADDRESS 0x8d4
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_BYTE_ADDRESS 0x2350
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_21_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_ADDRESS 0x8d5
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_BYTE_ADDRESS 0x2354
/* Register: cap_te_csr.sta_wait_entry.sta_wait_entry_22_23                */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_ADDRESS 0x8d6
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_BYTE_ADDRESS 0x2358
/* Wide Register: cap_te_csr.sta_wait_fsm_states                           */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_ADDRESS 0x8e0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_BYTE_ADDRESS 0x2380
/* Register: cap_te_csr.sta_wait_fsm_states.sta_wait_fsm_states_0_2        */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ADDRESS 0x8e0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_BYTE_ADDRESS 0x2380
/* Register: cap_te_csr.sta_wait_fsm_states.sta_wait_fsm_states_1_2        */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ADDRESS 0x8e1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_BYTE_ADDRESS 0x2384
/* Wide Register: cap_te_csr.sta_wait                                      */
#define CAP_TE_CSR_STA_WAIT_ADDRESS 0x8f0
#define CAP_TE_CSR_STA_WAIT_BYTE_ADDRESS 0x23c0
/* Register: cap_te_csr.sta_wait.sta_wait_0_16                             */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_ADDRESS 0x8f0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_BYTE_ADDRESS 0x23c0
/* Register: cap_te_csr.sta_wait.sta_wait_1_16                             */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_ADDRESS 0x8f1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_BYTE_ADDRESS 0x23c4
/* Register: cap_te_csr.sta_wait.sta_wait_2_16                             */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_ADDRESS 0x8f2
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_BYTE_ADDRESS 0x23c8
/* Register: cap_te_csr.sta_wait.sta_wait_3_16                             */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_ADDRESS 0x8f3
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_BYTE_ADDRESS 0x23cc
/* Register: cap_te_csr.sta_wait.sta_wait_4_16                             */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_ADDRESS 0x8f4
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_BYTE_ADDRESS 0x23d0
/* Register: cap_te_csr.sta_wait.sta_wait_5_16                             */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_ADDRESS 0x8f5
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_BYTE_ADDRESS 0x23d4
/* Register: cap_te_csr.sta_wait.sta_wait_6_16                             */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_ADDRESS 0x8f6
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_BYTE_ADDRESS 0x23d8
/* Register: cap_te_csr.sta_wait.sta_wait_7_16                             */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_ADDRESS 0x8f7
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_BYTE_ADDRESS 0x23dc
/* Register: cap_te_csr.sta_wait.sta_wait_8_16                             */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_ADDRESS 0x8f8
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_BYTE_ADDRESS 0x23e0
/* Register: cap_te_csr.sta_wait.sta_wait_9_16                             */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_ADDRESS 0x8f9
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_BYTE_ADDRESS 0x23e4
/* Register: cap_te_csr.sta_wait.sta_wait_10_16                            */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_ADDRESS 0x8fa
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_BYTE_ADDRESS 0x23e8
/* Register: cap_te_csr.sta_wait.sta_wait_11_16                            */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_ADDRESS 0x8fb
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_BYTE_ADDRESS 0x23ec
/* Register: cap_te_csr.sta_wait.sta_wait_12_16                            */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_ADDRESS 0x8fc
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_BYTE_ADDRESS 0x23f0
/* Register: cap_te_csr.sta_wait.sta_wait_13_16                            */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_ADDRESS 0x8fd
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_BYTE_ADDRESS 0x23f4
/* Register: cap_te_csr.sta_wait.sta_wait_14_16                            */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_ADDRESS 0x8fe
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_BYTE_ADDRESS 0x23f8
/* Register: cap_te_csr.sta_wait.sta_wait_15_16                            */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_ADDRESS 0x8ff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_BYTE_ADDRESS 0x23fc
/* Register: cap_te_csr.sta_axi_err                                        */
#define CAP_TE_CSR_STA_AXI_ERR_ADDRESS 0x900
#define CAP_TE_CSR_STA_AXI_ERR_BYTE_ADDRESS 0x2400
/* Wide Register: cap_te_csr.sta_bad_axi_read                              */
#define CAP_TE_CSR_STA_BAD_AXI_READ_ADDRESS 0x904
#define CAP_TE_CSR_STA_BAD_AXI_READ_BYTE_ADDRESS 0x2410
/* Register: cap_te_csr.sta_bad_axi_read.sta_bad_axi_read_0_3              */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_ADDRESS 0x904
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_BYTE_ADDRESS 0x2410
/* Register: cap_te_csr.sta_bad_axi_read.sta_bad_axi_read_1_3              */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_ADDRESS 0x905
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_BYTE_ADDRESS 0x2414
/* Register: cap_te_csr.sta_bad_axi_read.sta_bad_axi_read_2_3              */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ADDRESS 0x906
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_BYTE_ADDRESS 0x2418
/* Register: cap_te_csr.csr_intr                                           */
#define CAP_TE_CSR_CSR_INTR_ADDRESS 0x908
#define CAP_TE_CSR_CSR_INTR_BYTE_ADDRESS 0x2420
/* Group: cap_te_csr.int_groups                                            */
#define CAP_TE_CSR_INT_GROUPS_ADDRESS 0x90c
#define CAP_TE_CSR_INT_GROUPS_BYTE_ADDRESS 0x2430
/* Register: cap_te_csr.int_groups.intreg                                  */
#define CAP_TE_CSR_INT_GROUPS_INTREG_ADDRESS 0x90c
#define CAP_TE_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x2430
/* Register: cap_te_csr.int_groups.int_enable_rw_reg                       */
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x90d
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x2434
/* Register: cap_te_csr.int_groups.int_rw_reg                              */
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x90e
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x2438
/* Group: cap_te_csr.int_err                                               */
#define CAP_TE_CSR_INT_ERR_ADDRESS 0x910
#define CAP_TE_CSR_INT_ERR_BYTE_ADDRESS 0x2440
/* Register: cap_te_csr.int_err.intreg                                     */
#define CAP_TE_CSR_INT_ERR_INTREG_ADDRESS 0x910
#define CAP_TE_CSR_INT_ERR_INTREG_BYTE_ADDRESS 0x2440
/* Register: cap_te_csr.int_err.int_test_set                               */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_ADDRESS 0x911
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BYTE_ADDRESS 0x2444
/* Register: cap_te_csr.int_err.int_enable_set                             */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_ADDRESS 0x912
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BYTE_ADDRESS 0x2448
/* Register: cap_te_csr.int_err.int_enable_clear                           */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_ADDRESS 0x913
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x244c
/* Group: cap_te_csr.int_info                                              */
#define CAP_TE_CSR_INT_INFO_ADDRESS 0x914
#define CAP_TE_CSR_INT_INFO_BYTE_ADDRESS 0x2450
/* Register: cap_te_csr.int_info.intreg                                    */
#define CAP_TE_CSR_INT_INFO_INTREG_ADDRESS 0x914
#define CAP_TE_CSR_INT_INFO_INTREG_BYTE_ADDRESS 0x2450
/* Register: cap_te_csr.int_info.int_test_set                              */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_ADDRESS 0x915
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_BYTE_ADDRESS 0x2454
/* Register: cap_te_csr.int_info.int_enable_set                            */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_ADDRESS 0x916
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_BYTE_ADDRESS 0x2458
/* Register: cap_te_csr.int_info.int_enable_clear                          */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_ADDRESS 0x917
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x245c
/* Wide Register: cap_te_csr.sta_peek                                      */
#define CAP_TE_CSR_STA_PEEK_ADDRESS 0x918
#define CAP_TE_CSR_STA_PEEK_BYTE_ADDRESS 0x2460
/* Register: cap_te_csr.sta_peek.sta_peek_0_2                              */
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_ADDRESS 0x918
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_BYTE_ADDRESS 0x2460
/* Register: cap_te_csr.sta_peek.sta_peek_1_2                              */
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_ADDRESS 0x919
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_BYTE_ADDRESS 0x2464
/* Register: cap_te_csr.sta_bist_done                                      */
#define CAP_TE_CSR_STA_BIST_DONE_ADDRESS 0x91a
#define CAP_TE_CSR_STA_BIST_DONE_BYTE_ADDRESS 0x2468
/* Register: cap_te_csr.cfg_bist                                           */
#define CAP_TE_CSR_CFG_BIST_ADDRESS 0x91b
#define CAP_TE_CSR_CFG_BIST_BYTE_ADDRESS 0x246c
/* Register: cap_te_csr.cfg_hbm_addr_align                                 */
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_ADDRESS 0x91c
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_BYTE_ADDRESS 0x2470
/* Wide Register: cap_te_csr.CNT_stall                                     */
#define CAP_TE_CSR_CNT_STALL_ADDRESS 0x91e
#define CAP_TE_CSR_CNT_STALL_BYTE_ADDRESS 0x2478
/* Register: cap_te_csr.CNT_stall.CNT_stall_0_2                            */
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_ADDRESS 0x91e
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_BYTE_ADDRESS 0x2478
/* Register: cap_te_csr.CNT_stall.CNT_stall_1_2                            */
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_ADDRESS 0x91f
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_BYTE_ADDRESS 0x247c


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_te_csr                                             */
/* Addressmap template: cap_te_csr                                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 3 */
#define CAP_TE_CSR_SIZE 0x1000
#define CAP_TE_CSR_BYTE_SIZE 0x4000
/* Register member: cap_te_csr.base                                        */
/* Register type referenced: cap_te_csr::base                              */
/* Register template referenced: cap_te_csr::base                          */
#define CAP_TE_CSR_BASE_OFFSET 0x0
#define CAP_TE_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_TE_CSR_BASE_READ_ACCESS 1
#define CAP_TE_CSR_BASE_WRITE_ACCESS 1
#define CAP_TE_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_TE_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_TE_CSR_BASE_READ_MASK 0xffffffff
#define CAP_TE_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr.cfg_global                                  */
/* Register type referenced: cap_te_csr::cfg_global                        */
/* Register template referenced: cap_te_csr::cfg_global                    */
#define CAP_TE_CSR_CFG_GLOBAL_OFFSET 0x1
#define CAP_TE_CSR_CFG_GLOBAL_BYTE_OFFSET 0x4
#define CAP_TE_CSR_CFG_GLOBAL_READ_ACCESS 1
#define CAP_TE_CSR_CFG_GLOBAL_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_GLOBAL_RESET_VALUE 0x00000001
#define CAP_TE_CSR_CFG_GLOBAL_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_GLOBAL_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_GLOBAL_WRITE_MASK 0x0000000f
/* Wide Register member: cap_te_csr.cfg_table_profile_key                  */
/* Wide Register type referenced: cap_te_csr::cfg_table_profile_key        */
/* Wide Register template referenced: cap_te_csr::cfg_table_profile_key    */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_OFFSET 0x4
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_BYTE_OFFSET 0x10
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_WRITE_ACCESS 1
/* Register member: cap_te_csr::cfg_table_profile_key.cfg_table_profile_key_0_3 */
/* Register type referenced: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_0_3 */
/* Register template referenced: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_0_3 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_OFFSET 0x4
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_BYTE_OFFSET 0x10
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr::cfg_table_profile_key.cfg_table_profile_key_1_3 */
/* Register type referenced: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_1_3 */
/* Register template referenced: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_1_3 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_OFFSET 0x5
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_BYTE_OFFSET 0x14
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr::cfg_table_profile_key.cfg_table_profile_key_2_3 */
/* Register type referenced: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_2_3 */
/* Register template referenced: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_2_3 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_OFFSET 0x6
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_BYTE_OFFSET 0x18
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_WRITE_MASK 0x000000ff
/* Register member: cap_te_csr.cfg_table_profile_cam                       */
/* Register type referenced: cap_te_csr::cfg_table_profile_cam             */
/* Register template referenced: cap_te_csr::cfg_table_profile_cam         */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_OFFSET 0x10
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_BYTE_OFFSET 0x40
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_WRITE_MASK 0x0001ffff
/* Wide Memory member: cap_te_csr.dhs_table_profile_ctrl_sram              */
/* Wide Memory type referenced: cap_te_csr::dhs_table_profile_ctrl_sram    */
/* Wide Memory template referenced: cap_te_csr::dhs_table_profile_ctrl_sram */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_OFFSET 0x200
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_BYTE_OFFSET 0x800
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_WRITE_ACCESS 1
/* Register member: cap_te_csr.cfg_table_profile_ctrl_sram_ext             */
/* Register type referenced: cap_te_csr::cfg_table_profile_ctrl_sram_ext   */
/* Register template referenced: cap_te_csr::cfg_table_profile_ctrl_sram_ext */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_OFFSET 0x400
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_BYTE_OFFSET 0x1000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_RESET_VALUE 0x00000003
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_WRITE_MASK 0x00000003
/* Register member: cap_te_csr.cfg_table_profile                           */
/* Register type referenced: cap_te_csr::cfg_table_profile                 */
/* Register template referenced: cap_te_csr::cfg_table_profile             */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_OFFSET 0x500
#define CAP_TE_CSR_CFG_TABLE_PROFILE_BYTE_OFFSET 0x1400
#define CAP_TE_CSR_CFG_TABLE_PROFILE_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_WRITE_MASK 0x00000fff
/* Wide Register member: cap_te_csr.cfg_table_property                     */
/* Wide Register type referenced: cap_te_csr::cfg_table_property           */
/* Wide Register template referenced: cap_te_csr::cfg_table_property       */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_OFFSET 0x580
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_BYTE_OFFSET 0x1600
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_WRITE_ACCESS 1
/* Register member: cap_te_csr::cfg_table_property.cfg_table_property_0_7  */
/* Register type referenced: cap_te_csr::cfg_table_property::cfg_table_property_0_7 */
/* Register template referenced: cap_te_csr::cfg_table_property::cfg_table_property_0_7 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_OFFSET 0x580
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_BYTE_OFFSET 0x1600
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr::cfg_table_property.cfg_table_property_1_7  */
/* Register type referenced: cap_te_csr::cfg_table_property::cfg_table_property_1_7 */
/* Register template referenced: cap_te_csr::cfg_table_property::cfg_table_property_1_7 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_OFFSET 0x581
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_BYTE_OFFSET 0x1604
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr::cfg_table_property.cfg_table_property_2_7  */
/* Register type referenced: cap_te_csr::cfg_table_property::cfg_table_property_2_7 */
/* Register template referenced: cap_te_csr::cfg_table_property::cfg_table_property_2_7 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_OFFSET 0x582
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_BYTE_OFFSET 0x1608
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_RESET_VALUE 0x0000001e
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr::cfg_table_property.cfg_table_property_3_7  */
/* Register type referenced: cap_te_csr::cfg_table_property::cfg_table_property_3_7 */
/* Register template referenced: cap_te_csr::cfg_table_property::cfg_table_property_3_7 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_OFFSET 0x583
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_BYTE_OFFSET 0x160c
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr::cfg_table_property.cfg_table_property_4_7  */
/* Register type referenced: cap_te_csr::cfg_table_property::cfg_table_property_4_7 */
/* Register template referenced: cap_te_csr::cfg_table_property::cfg_table_property_4_7 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_OFFSET 0x584
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_BYTE_OFFSET 0x1610
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_RESET_VALUE 0x90000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr::cfg_table_property.cfg_table_property_5_7  */
/* Register type referenced: cap_te_csr::cfg_table_property::cfg_table_property_5_7 */
/* Register template referenced: cap_te_csr::cfg_table_property::cfg_table_property_5_7 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_OFFSET 0x585
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_BYTE_OFFSET 0x1614
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_RESET_VALUE 0x000001ff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr::cfg_table_property.cfg_table_property_6_7  */
/* Register type referenced: cap_te_csr::cfg_table_property::cfg_table_property_6_7 */
/* Register template referenced: cap_te_csr::cfg_table_property::cfg_table_property_6_7 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_OFFSET 0x586
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_BYTE_OFFSET 0x1618
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_RESET_VALUE 0x00001800
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_WRITE_MASK 0x00003fff
/* Wide Register member: cap_te_csr.cfg_table_mpu_const                    */
/* Wide Register type referenced: cap_te_csr::cfg_table_mpu_const          */
/* Wide Register template referenced: cap_te_csr::cfg_table_mpu_const      */
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_OFFSET 0x600
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_BYTE_OFFSET 0x1800
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_WRITE_ACCESS 1
/* Register member: cap_te_csr::cfg_table_mpu_const.cfg_table_mpu_const_0_2 */
/* Register type referenced: cap_te_csr::cfg_table_mpu_const::cfg_table_mpu_const_0_2 */
/* Register template referenced: cap_te_csr::cfg_table_mpu_const::cfg_table_mpu_const_0_2 */
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_OFFSET 0x600
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_BYTE_OFFSET 0x1800
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr::cfg_table_mpu_const.cfg_table_mpu_const_1_2 */
/* Register type referenced: cap_te_csr::cfg_table_mpu_const::cfg_table_mpu_const_1_2 */
/* Register template referenced: cap_te_csr::cfg_table_mpu_const::cfg_table_mpu_const_1_2 */
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_OFFSET 0x601
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_BYTE_OFFSET 0x1804
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr.cfg_km_profile_byte_sel                     */
/* Register type referenced: cap_te_csr::cfg_km_profile_byte_sel           */
/* Register template referenced: cap_te_csr::cfg_km_profile_byte_sel       */
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_OFFSET 0x700
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_OFFSET 0x1c00
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_READ_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_WRITE_MASK 0x000003ff
/* Register member: cap_te_csr.cfg_km_profile_bit_sel                      */
/* Register type referenced: cap_te_csr::cfg_km_profile_bit_sel            */
/* Register template referenced: cap_te_csr::cfg_km_profile_bit_sel        */
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_OFFSET 0x800
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BYTE_OFFSET 0x2000
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_READ_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_WRITE_MASK 0x00001fff
/* Register member: cap_te_csr.cfg_km_profile_bit_loc                      */
/* Register type referenced: cap_te_csr::cfg_km_profile_bit_loc            */
/* Register template referenced: cap_te_csr::cfg_km_profile_bit_loc        */
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_OFFSET 0x880
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BYTE_OFFSET 0x2200
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_READ_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_WRITE_MASK 0x0000003f
/* Register member: cap_te_csr.dhs_single_step                             */
/* Register type referenced: cap_te_csr::dhs_single_step                   */
/* Register template referenced: cap_te_csr::dhs_single_step               */
#define CAP_TE_CSR_DHS_SINGLE_STEP_OFFSET 0x890
#define CAP_TE_CSR_DHS_SINGLE_STEP_BYTE_OFFSET 0x2240
#define CAP_TE_CSR_DHS_SINGLE_STEP_READ_ACCESS 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_RESET_VALUE 0x00000000
#define CAP_TE_CSR_DHS_SINGLE_STEP_RESET_MASK 0xfffffff8
#define CAP_TE_CSR_DHS_SINGLE_STEP_READ_MASK 0xffffffff
#define CAP_TE_CSR_DHS_SINGLE_STEP_WRITE_MASK 0x00000007
/* Register member: cap_te_csr.cnt_phv_in_sop                              */
/* Register type referenced: cap_te_csr::cnt_phv_in_sop                    */
/* Register template referenced: cap_te_csr::cnt_phv_in_sop                */
#define CAP_TE_CSR_CNT_PHV_IN_SOP_OFFSET 0x891
#define CAP_TE_CSR_CNT_PHV_IN_SOP_BYTE_OFFSET 0x2244
#define CAP_TE_CSR_CNT_PHV_IN_SOP_READ_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_IN_SOP_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_IN_SOP_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CNT_PHV_IN_SOP_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_IN_SOP_READ_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_IN_SOP_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr.cnt_phv_in_eop                              */
/* Register type referenced: cap_te_csr::cnt_phv_in_eop                    */
/* Register template referenced: cap_te_csr::cnt_phv_in_eop                */
#define CAP_TE_CSR_CNT_PHV_IN_EOP_OFFSET 0x892
#define CAP_TE_CSR_CNT_PHV_IN_EOP_BYTE_OFFSET 0x2248
#define CAP_TE_CSR_CNT_PHV_IN_EOP_READ_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_IN_EOP_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_IN_EOP_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CNT_PHV_IN_EOP_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_IN_EOP_READ_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_IN_EOP_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr.cnt_phv_out_sop                             */
/* Register type referenced: cap_te_csr::cnt_phv_out_sop                   */
/* Register template referenced: cap_te_csr::cnt_phv_out_sop               */
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_OFFSET 0x893
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_BYTE_OFFSET 0x224c
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_READ_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_READ_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr.cnt_phv_out_eop                             */
/* Register type referenced: cap_te_csr::cnt_phv_out_eop                   */
/* Register template referenced: cap_te_csr::cnt_phv_out_eop               */
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_OFFSET 0x894
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_BYTE_OFFSET 0x2250
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_READ_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_READ_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr.cnt_axi_rdreq                               */
/* Register type referenced: cap_te_csr::cnt_axi_rdreq                     */
/* Register template referenced: cap_te_csr::cnt_axi_rdreq                 */
#define CAP_TE_CSR_CNT_AXI_RDREQ_OFFSET 0x895
#define CAP_TE_CSR_CNT_AXI_RDREQ_BYTE_OFFSET 0x2254
#define CAP_TE_CSR_CNT_AXI_RDREQ_READ_ACCESS 1
#define CAP_TE_CSR_CNT_AXI_RDREQ_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_AXI_RDREQ_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CNT_AXI_RDREQ_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CNT_AXI_RDREQ_READ_MASK 0xffffffff
#define CAP_TE_CSR_CNT_AXI_RDREQ_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr.cnt_axi_rdrsp                               */
/* Register type referenced: cap_te_csr::cnt_axi_rdrsp                     */
/* Register template referenced: cap_te_csr::cnt_axi_rdrsp                 */
#define CAP_TE_CSR_CNT_AXI_RDRSP_OFFSET 0x896
#define CAP_TE_CSR_CNT_AXI_RDRSP_BYTE_OFFSET 0x2258
#define CAP_TE_CSR_CNT_AXI_RDRSP_READ_ACCESS 1
#define CAP_TE_CSR_CNT_AXI_RDRSP_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_AXI_RDRSP_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CNT_AXI_RDRSP_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CNT_AXI_RDRSP_READ_MASK 0xffffffff
#define CAP_TE_CSR_CNT_AXI_RDRSP_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr.cnt_tcam_req                                */
/* Register type referenced: cap_te_csr::cnt_tcam_req                      */
/* Register template referenced: cap_te_csr::cnt_tcam_req                  */
#define CAP_TE_CSR_CNT_TCAM_REQ_OFFSET 0x897
#define CAP_TE_CSR_CNT_TCAM_REQ_BYTE_OFFSET 0x225c
#define CAP_TE_CSR_CNT_TCAM_REQ_READ_ACCESS 1
#define CAP_TE_CSR_CNT_TCAM_REQ_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_TCAM_REQ_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CNT_TCAM_REQ_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CNT_TCAM_REQ_READ_MASK 0xffffffff
#define CAP_TE_CSR_CNT_TCAM_REQ_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr.cnt_tcam_rsp                                */
/* Register type referenced: cap_te_csr::cnt_tcam_rsp                      */
/* Register template referenced: cap_te_csr::cnt_tcam_rsp                  */
#define CAP_TE_CSR_CNT_TCAM_RSP_OFFSET 0x898
#define CAP_TE_CSR_CNT_TCAM_RSP_BYTE_OFFSET 0x2260
#define CAP_TE_CSR_CNT_TCAM_RSP_READ_ACCESS 1
#define CAP_TE_CSR_CNT_TCAM_RSP_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_TCAM_RSP_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CNT_TCAM_RSP_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CNT_TCAM_RSP_READ_MASK 0xffffffff
#define CAP_TE_CSR_CNT_TCAM_RSP_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr.cnt_mpu_out                                 */
/* Register type referenced: cap_te_csr::cnt_mpu_out                       */
/* Register template referenced: cap_te_csr::cnt_mpu_out                   */
#define CAP_TE_CSR_CNT_MPU_OUT_OFFSET 0x89c
#define CAP_TE_CSR_CNT_MPU_OUT_BYTE_OFFSET 0x2270
#define CAP_TE_CSR_CNT_MPU_OUT_READ_ACCESS 1
#define CAP_TE_CSR_CNT_MPU_OUT_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_MPU_OUT_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CNT_MPU_OUT_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CNT_MPU_OUT_READ_MASK 0xffffffff
#define CAP_TE_CSR_CNT_MPU_OUT_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr.cfg_debug_bus                               */
/* Register type referenced: cap_te_csr::cfg_debug_bus                     */
/* Register template referenced: cap_te_csr::cfg_debug_bus                 */
#define CAP_TE_CSR_CFG_DEBUG_BUS_OFFSET 0x8a0
#define CAP_TE_CSR_CFG_DEBUG_BUS_BYTE_OFFSET 0x2280
#define CAP_TE_CSR_CFG_DEBUG_BUS_READ_ACCESS 1
#define CAP_TE_CSR_CFG_DEBUG_BUS_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_DEBUG_BUS_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_DEBUG_BUS_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_DEBUG_BUS_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_DEBUG_BUS_WRITE_MASK 0x00001fff
/* Wide Register member: cap_te_csr.sta_debug_bus                          */
/* Wide Register type referenced: cap_te_csr::sta_debug_bus                */
/* Wide Register template referenced: cap_te_csr::sta_debug_bus            */
#define CAP_TE_CSR_STA_DEBUG_BUS_OFFSET 0x8a8
#define CAP_TE_CSR_STA_DEBUG_BUS_BYTE_OFFSET 0x22a0
#define CAP_TE_CSR_STA_DEBUG_BUS_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_WRITE_ACCESS 0
/* Register member: cap_te_csr::sta_debug_bus.sta_debug_bus_0_8            */
/* Register type referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_0_8  */
/* Register template referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_0_8 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_OFFSET 0x8a8
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_BYTE_OFFSET 0x22a0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_debug_bus.sta_debug_bus_1_8            */
/* Register type referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_1_8  */
/* Register template referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_1_8 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_OFFSET 0x8a9
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_BYTE_OFFSET 0x22a4
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_debug_bus.sta_debug_bus_2_8            */
/* Register type referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_2_8  */
/* Register template referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_2_8 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_OFFSET 0x8aa
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_BYTE_OFFSET 0x22a8
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_debug_bus.sta_debug_bus_3_8            */
/* Register type referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_3_8  */
/* Register template referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_3_8 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_OFFSET 0x8ab
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_BYTE_OFFSET 0x22ac
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_debug_bus.sta_debug_bus_4_8            */
/* Register type referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_4_8  */
/* Register template referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_4_8 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_OFFSET 0x8ac
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_BYTE_OFFSET 0x22b0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_debug_bus.sta_debug_bus_5_8            */
/* Register type referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_5_8  */
/* Register template referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_5_8 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_OFFSET 0x8ad
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_BYTE_OFFSET 0x22b4
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_debug_bus.sta_debug_bus_6_8            */
/* Register type referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_6_8  */
/* Register template referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_6_8 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_OFFSET 0x8ae
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_BYTE_OFFSET 0x22b8
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_debug_bus.sta_debug_bus_7_8            */
/* Register type referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_7_8  */
/* Register template referenced: cap_te_csr::sta_debug_bus::sta_debug_bus_7_8 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_OFFSET 0x8af
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_BYTE_OFFSET 0x22bc
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_WRITE_MASK 0x00000000
/* Register member: cap_te_csr.cfg_addr_target                             */
/* Register type referenced: cap_te_csr::cfg_addr_target                   */
/* Register template referenced: cap_te_csr::cfg_addr_target               */
#define CAP_TE_CSR_CFG_ADDR_TARGET_OFFSET 0x8b0
#define CAP_TE_CSR_CFG_ADDR_TARGET_BYTE_OFFSET 0x22c0
#define CAP_TE_CSR_CFG_ADDR_TARGET_READ_ACCESS 1
#define CAP_TE_CSR_CFG_ADDR_TARGET_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_ADDR_TARGET_RESET_VALUE 0x0000103f
#define CAP_TE_CSR_CFG_ADDR_TARGET_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_ADDR_TARGET_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_ADDR_TARGET_WRITE_MASK 0x00001fff
/* Register member: cap_te_csr.cfg_read_wait_entry                         */
/* Register type referenced: cap_te_csr::cfg_read_wait_entry               */
/* Register template referenced: cap_te_csr::cfg_read_wait_entry           */
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_OFFSET 0x8b1
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_BYTE_OFFSET 0x22c4
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_READ_ACCESS 1
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_WRITE_MASK 0x0000000f
/* Register member: cap_te_csr.cfg_page_size                               */
/* Register type referenced: cap_te_csr::cfg_page_size                     */
/* Register template referenced: cap_te_csr::cfg_page_size                 */
#define CAP_TE_CSR_CFG_PAGE_SIZE_OFFSET 0x8b2
#define CAP_TE_CSR_CFG_PAGE_SIZE_BYTE_OFFSET 0x22c8
#define CAP_TE_CSR_CFG_PAGE_SIZE_READ_ACCESS 1
#define CAP_TE_CSR_CFG_PAGE_SIZE_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_PAGE_SIZE_RESET_VALUE 0x00000008
#define CAP_TE_CSR_CFG_PAGE_SIZE_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_PAGE_SIZE_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_PAGE_SIZE_WRITE_MASK 0x0000000f
/* Register member: cap_te_csr.cfg_timeout                                 */
/* Register type referenced: cap_te_csr::cfg_timeout                       */
/* Register template referenced: cap_te_csr::cfg_timeout                   */
#define CAP_TE_CSR_CFG_TIMEOUT_OFFSET 0x8b3
#define CAP_TE_CSR_CFG_TIMEOUT_BYTE_OFFSET 0x22cc
#define CAP_TE_CSR_CFG_TIMEOUT_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TIMEOUT_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TIMEOUT_RESET_VALUE 0x0000ffff
#define CAP_TE_CSR_CFG_TIMEOUT_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TIMEOUT_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TIMEOUT_WRITE_MASK 0x00ffffff
/* Wide Register member: cap_te_csr.sta_wait_entry                         */
/* Wide Register type referenced: cap_te_csr::sta_wait_entry               */
/* Wide Register template referenced: cap_te_csr::sta_wait_entry           */
#define CAP_TE_CSR_STA_WAIT_ENTRY_OFFSET 0x8c0
#define CAP_TE_CSR_STA_WAIT_ENTRY_BYTE_OFFSET 0x2300
#define CAP_TE_CSR_STA_WAIT_ENTRY_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_WRITE_ACCESS 0
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_0_23         */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_0_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_0_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_OFFSET 0x8c0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_BYTE_OFFSET 0x2300
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_1_23         */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_1_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_1_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_OFFSET 0x8c1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_BYTE_OFFSET 0x2304
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_2_23         */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_2_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_2_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_OFFSET 0x8c2
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_BYTE_OFFSET 0x2308
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_3_23         */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_3_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_3_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_OFFSET 0x8c3
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_BYTE_OFFSET 0x230c
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_4_23         */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_4_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_4_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_OFFSET 0x8c4
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_BYTE_OFFSET 0x2310
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_5_23         */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_5_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_5_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_OFFSET 0x8c5
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_BYTE_OFFSET 0x2314
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_6_23         */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_6_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_6_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_OFFSET 0x8c6
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_BYTE_OFFSET 0x2318
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_7_23         */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_7_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_7_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_OFFSET 0x8c7
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_BYTE_OFFSET 0x231c
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_8_23         */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_8_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_8_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_OFFSET 0x8c8
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_BYTE_OFFSET 0x2320
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_9_23         */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_9_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_9_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_OFFSET 0x8c9
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_BYTE_OFFSET 0x2324
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_10_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_10_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_10_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_OFFSET 0x8ca
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_BYTE_OFFSET 0x2328
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_11_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_11_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_11_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_OFFSET 0x8cb
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_BYTE_OFFSET 0x232c
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_12_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_12_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_12_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_OFFSET 0x8cc
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_BYTE_OFFSET 0x2330
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_13_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_13_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_13_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_OFFSET 0x8cd
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_BYTE_OFFSET 0x2334
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_14_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_14_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_14_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_OFFSET 0x8ce
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_BYTE_OFFSET 0x2338
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_15_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_15_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_15_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_OFFSET 0x8cf
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_BYTE_OFFSET 0x233c
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_16_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_16_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_16_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_OFFSET 0x8d0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_BYTE_OFFSET 0x2340
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_17_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_17_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_17_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_OFFSET 0x8d1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_BYTE_OFFSET 0x2344
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_18_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_18_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_18_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_OFFSET 0x8d2
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_BYTE_OFFSET 0x2348
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_19_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_19_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_19_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_OFFSET 0x8d3
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_BYTE_OFFSET 0x234c
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_20_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_20_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_20_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_OFFSET 0x8d4
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_BYTE_OFFSET 0x2350
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_21_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_21_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_21_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_OFFSET 0x8d5
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_BYTE_OFFSET 0x2354
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_entry.sta_wait_entry_22_23        */
/* Register type referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_22_23 */
/* Register template referenced: cap_te_csr::sta_wait_entry::sta_wait_entry_22_23 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_OFFSET 0x8d6
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_BYTE_OFFSET 0x2358
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_RESET_VALUE 0x00000000
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_RESET_MASK 0xffffc000
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_WRITE_MASK 0x00000000
/* Wide Register member: cap_te_csr.sta_wait_fsm_states                    */
/* Wide Register type referenced: cap_te_csr::sta_wait_fsm_states          */
/* Wide Register template referenced: cap_te_csr::sta_wait_fsm_states      */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_OFFSET 0x8e0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_BYTE_OFFSET 0x2380
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_WRITE_ACCESS 0
/* Register member: cap_te_csr::sta_wait_fsm_states.sta_wait_fsm_states_0_2 */
/* Register type referenced: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2 */
/* Register template referenced: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_OFFSET 0x8e0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_BYTE_OFFSET 0x2380
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait_fsm_states.sta_wait_fsm_states_1_2 */
/* Register type referenced: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_1_2 */
/* Register template referenced: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_1_2 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_OFFSET 0x8e1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_BYTE_OFFSET 0x2384
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_RESET_VALUE 0x00000000
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_RESET_MASK 0xffff0000
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_te_csr.sta_wait                               */
/* Wide Register type referenced: cap_te_csr::sta_wait                     */
/* Wide Register template referenced: cap_te_csr::sta_wait                 */
#define CAP_TE_CSR_STA_WAIT_OFFSET 0x8f0
#define CAP_TE_CSR_STA_WAIT_BYTE_OFFSET 0x23c0
#define CAP_TE_CSR_STA_WAIT_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_WRITE_ACCESS 0
/* Register member: cap_te_csr::sta_wait.sta_wait_0_16                     */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_0_16           */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_0_16       */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_OFFSET 0x8f0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_BYTE_OFFSET 0x23c0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_1_16                     */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_1_16           */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_1_16       */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_OFFSET 0x8f1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_BYTE_OFFSET 0x23c4
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_2_16                     */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_2_16           */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_2_16       */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_OFFSET 0x8f2
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_BYTE_OFFSET 0x23c8
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_3_16                     */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_3_16           */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_3_16       */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_OFFSET 0x8f3
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_BYTE_OFFSET 0x23cc
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_4_16                     */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_4_16           */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_4_16       */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_OFFSET 0x8f4
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_BYTE_OFFSET 0x23d0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_5_16                     */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_5_16           */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_5_16       */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_OFFSET 0x8f5
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_BYTE_OFFSET 0x23d4
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_6_16                     */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_6_16           */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_6_16       */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_OFFSET 0x8f6
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_BYTE_OFFSET 0x23d8
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_7_16                     */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_7_16           */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_7_16       */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_OFFSET 0x8f7
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_BYTE_OFFSET 0x23dc
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_8_16                     */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_8_16           */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_8_16       */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_OFFSET 0x8f8
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_BYTE_OFFSET 0x23e0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_9_16                     */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_9_16           */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_9_16       */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_OFFSET 0x8f9
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_BYTE_OFFSET 0x23e4
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_10_16                    */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_10_16          */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_10_16      */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_OFFSET 0x8fa
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_BYTE_OFFSET 0x23e8
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_11_16                    */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_11_16          */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_11_16      */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_OFFSET 0x8fb
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_BYTE_OFFSET 0x23ec
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_12_16                    */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_12_16          */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_12_16      */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_OFFSET 0x8fc
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_BYTE_OFFSET 0x23f0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_13_16                    */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_13_16          */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_13_16      */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_OFFSET 0x8fd
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_BYTE_OFFSET 0x23f4
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_14_16                    */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_14_16          */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_14_16      */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_OFFSET 0x8fe
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_BYTE_OFFSET 0x23f8
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_wait.sta_wait_15_16                    */
/* Register type referenced: cap_te_csr::sta_wait::sta_wait_15_16          */
/* Register template referenced: cap_te_csr::sta_wait::sta_wait_15_16      */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_OFFSET 0x8ff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_BYTE_OFFSET 0x23fc
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_WRITE_MASK 0x00000000
/* Register member: cap_te_csr.sta_axi_err                                 */
/* Register type referenced: cap_te_csr::sta_axi_err                       */
/* Register template referenced: cap_te_csr::sta_axi_err                   */
#define CAP_TE_CSR_STA_AXI_ERR_OFFSET 0x900
#define CAP_TE_CSR_STA_AXI_ERR_BYTE_OFFSET 0x2400
#define CAP_TE_CSR_STA_AXI_ERR_READ_ACCESS 1
#define CAP_TE_CSR_STA_AXI_ERR_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_AXI_ERR_RESET_VALUE 0x00000000
#define CAP_TE_CSR_STA_AXI_ERR_RESET_MASK 0xfffffe00
#define CAP_TE_CSR_STA_AXI_ERR_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_AXI_ERR_WRITE_MASK 0x00000000
/* Wide Register member: cap_te_csr.sta_bad_axi_read                       */
/* Wide Register type referenced: cap_te_csr::sta_bad_axi_read             */
/* Wide Register template referenced: cap_te_csr::sta_bad_axi_read         */
#define CAP_TE_CSR_STA_BAD_AXI_READ_OFFSET 0x904
#define CAP_TE_CSR_STA_BAD_AXI_READ_BYTE_OFFSET 0x2410
#define CAP_TE_CSR_STA_BAD_AXI_READ_READ_ACCESS 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_WRITE_ACCESS 0
/* Register member: cap_te_csr::sta_bad_axi_read.sta_bad_axi_read_0_3      */
/* Register type referenced: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_0_3 */
/* Register template referenced: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_0_3 */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_OFFSET 0x904
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_BYTE_OFFSET 0x2410
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_READ_ACCESS 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_bad_axi_read.sta_bad_axi_read_1_3      */
/* Register type referenced: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_1_3 */
/* Register template referenced: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_1_3 */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_OFFSET 0x905
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_BYTE_OFFSET 0x2414
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_READ_ACCESS 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_bad_axi_read.sta_bad_axi_read_2_3      */
/* Register type referenced: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_2_3 */
/* Register template referenced: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_2_3 */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_OFFSET 0x906
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_BYTE_OFFSET 0x2418
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_READ_ACCESS 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_RESET_VALUE 0x00000000
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_RESET_MASK 0xffff8000
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_WRITE_MASK 0x00000000
/* Register member: cap_te_csr.csr_intr                                    */
/* Register type referenced: cap_te_csr::csr_intr                          */
/* Register template referenced: cap_te_csr::csr_intr                      */
#define CAP_TE_CSR_CSR_INTR_OFFSET 0x908
#define CAP_TE_CSR_CSR_INTR_BYTE_OFFSET 0x2420
#define CAP_TE_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_TE_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_TE_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_TE_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_TE_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_te_csr.int_groups                                     */
/* Group type referenced: cap_te_csr::int_groups                           */
/* Group template referenced: cap_te_csr::intgrp_status                    */
#define CAP_TE_CSR_INT_GROUPS_OFFSET 0x90c
#define CAP_TE_CSR_INT_GROUPS_BYTE_OFFSET 0x2430
#define CAP_TE_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_te_csr.int_err                                        */
/* Group type referenced: cap_te_csr::int_err                              */
/* Group template referenced: cap_te_csr::intgrp                           */
#define CAP_TE_CSR_INT_ERR_OFFSET 0x910
#define CAP_TE_CSR_INT_ERR_BYTE_OFFSET 0x2440
#define CAP_TE_CSR_INT_ERR_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_WRITE_ACCESS 1
/* Group member: cap_te_csr.int_info                                       */
/* Group type referenced: cap_te_csr::int_info                             */
/* Group template referenced: cap_te_csr::intgrp                           */
#define CAP_TE_CSR_INT_INFO_OFFSET 0x914
#define CAP_TE_CSR_INT_INFO_BYTE_OFFSET 0x2450
#define CAP_TE_CSR_INT_INFO_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_WRITE_ACCESS 1
/* Wide Register member: cap_te_csr.sta_peek                               */
/* Wide Register type referenced: cap_te_csr::sta_peek                     */
/* Wide Register template referenced: cap_te_csr::sta_peek                 */
#define CAP_TE_CSR_STA_PEEK_OFFSET 0x918
#define CAP_TE_CSR_STA_PEEK_BYTE_OFFSET 0x2460
#define CAP_TE_CSR_STA_PEEK_READ_ACCESS 1
#define CAP_TE_CSR_STA_PEEK_WRITE_ACCESS 0
/* Register member: cap_te_csr::sta_peek.sta_peek_0_2                      */
/* Register type referenced: cap_te_csr::sta_peek::sta_peek_0_2            */
/* Register template referenced: cap_te_csr::sta_peek::sta_peek_0_2        */
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_OFFSET 0x918
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_BYTE_OFFSET 0x2460
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_READ_ACCESS 1
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::sta_peek.sta_peek_1_2                      */
/* Register type referenced: cap_te_csr::sta_peek::sta_peek_1_2            */
/* Register template referenced: cap_te_csr::sta_peek::sta_peek_1_2        */
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_OFFSET 0x919
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_BYTE_OFFSET 0x2464
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_READ_ACCESS 1
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_WRITE_MASK 0x00000000
/* Register member: cap_te_csr.sta_bist_done                               */
/* Register type referenced: cap_te_csr::sta_bist_done                     */
/* Register template referenced: cap_te_csr::sta_bist_done                 */
#define CAP_TE_CSR_STA_BIST_DONE_OFFSET 0x91a
#define CAP_TE_CSR_STA_BIST_DONE_BYTE_OFFSET 0x2468
#define CAP_TE_CSR_STA_BIST_DONE_READ_ACCESS 1
#define CAP_TE_CSR_STA_BIST_DONE_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BIST_DONE_RESET_VALUE 0x00000000
#define CAP_TE_CSR_STA_BIST_DONE_RESET_MASK 0xfffffffc
#define CAP_TE_CSR_STA_BIST_DONE_READ_MASK 0xffffffff
#define CAP_TE_CSR_STA_BIST_DONE_WRITE_MASK 0x00000000
/* Register member: cap_te_csr.cfg_bist                                    */
/* Register type referenced: cap_te_csr::cfg_bist                          */
/* Register template referenced: cap_te_csr::cfg_bist                      */
#define CAP_TE_CSR_CFG_BIST_OFFSET 0x91b
#define CAP_TE_CSR_CFG_BIST_BYTE_OFFSET 0x246c
#define CAP_TE_CSR_CFG_BIST_READ_ACCESS 1
#define CAP_TE_CSR_CFG_BIST_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_BIST_RESET_VALUE 0x00000000
#define CAP_TE_CSR_CFG_BIST_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_BIST_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_BIST_WRITE_MASK 0x00000001
/* Register member: cap_te_csr.cfg_hbm_addr_align                          */
/* Register type referenced: cap_te_csr::cfg_hbm_addr_align                */
/* Register template referenced: cap_te_csr::cfg_hbm_addr_align            */
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_OFFSET 0x91c
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_BYTE_OFFSET 0x2470
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_READ_ACCESS 1
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_RESET_VALUE 0x00000001
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_RESET_MASK 0xffffffff
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_READ_MASK 0xffffffff
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_WRITE_MASK 0x00000001
/* Wide Register member: cap_te_csr.CNT_stall                              */
/* Wide Register type referenced: cap_te_csr::CNT_stall                    */
/* Wide Register template referenced: cap_te_csr::CNT_stall                */
#define CAP_TE_CSR_CNT_STALL_OFFSET 0x91e
#define CAP_TE_CSR_CNT_STALL_BYTE_OFFSET 0x2478
#define CAP_TE_CSR_CNT_STALL_READ_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_WRITE_ACCESS 1
/* Register member: cap_te_csr::CNT_stall.CNT_stall_0_2                    */
/* Register type referenced: cap_te_csr::CNT_stall::CNT_stall_0_2          */
/* Register template referenced: cap_te_csr::CNT_stall::CNT_stall_0_2      */
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_OFFSET 0x91e
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_BYTE_OFFSET 0x2478
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_READ_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_READ_MASK 0xffffffff
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr::CNT_stall.CNT_stall_1_2                    */
/* Register type referenced: cap_te_csr::CNT_stall::CNT_stall_1_2          */
/* Register template referenced: cap_te_csr::CNT_stall::CNT_stall_1_2      */
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_OFFSET 0x91f
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_BYTE_OFFSET 0x247c
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_READ_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_READ_MASK 0xffffffff
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_WRITE_MASK 0xffffffff

/* Register type: cap_te_csr::base                                         */
/* Register template: cap_te_csr::base                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_te_csr::base.scratch_reg                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_TE_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_TE_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_TE_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_TE_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_TE_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_TE_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_te_csr::cfg_global                                   */
/* Register template: cap_te_csr::cfg_global                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 128 */
/* Field member: cap_te_csr::cfg_global.step_mpu                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_GLOBAL_STEP_MPU_MSB 3
#define CAP_TE_CSR_CFG_GLOBAL_STEP_MPU_LSB 3
#define CAP_TE_CSR_CFG_GLOBAL_STEP_MPU_WIDTH 1
#define CAP_TE_CSR_CFG_GLOBAL_STEP_MPU_READ_ACCESS 1
#define CAP_TE_CSR_CFG_GLOBAL_STEP_MPU_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_GLOBAL_STEP_MPU_RESET 0x0
#define CAP_TE_CSR_CFG_GLOBAL_STEP_MPU_FIELD_MASK 0x00000008
#define CAP_TE_CSR_CFG_GLOBAL_STEP_MPU_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_TE_CSR_CFG_GLOBAL_STEP_MPU_SET(x) (((x) << 3) & 0x00000008)
#define CAP_TE_CSR_CFG_GLOBAL_STEP_MPU_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_te_csr::cfg_global.step_lkup                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_GLOBAL_STEP_LKUP_MSB 2
#define CAP_TE_CSR_CFG_GLOBAL_STEP_LKUP_LSB 2
#define CAP_TE_CSR_CFG_GLOBAL_STEP_LKUP_WIDTH 1
#define CAP_TE_CSR_CFG_GLOBAL_STEP_LKUP_READ_ACCESS 1
#define CAP_TE_CSR_CFG_GLOBAL_STEP_LKUP_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_GLOBAL_STEP_LKUP_RESET 0x0
#define CAP_TE_CSR_CFG_GLOBAL_STEP_LKUP_FIELD_MASK 0x00000004
#define CAP_TE_CSR_CFG_GLOBAL_STEP_LKUP_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_TE_CSR_CFG_GLOBAL_STEP_LKUP_SET(x) (((x) << 2) & 0x00000004)
#define CAP_TE_CSR_CFG_GLOBAL_STEP_LKUP_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_te_csr::cfg_global.step_key                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_GLOBAL_STEP_KEY_MSB 1
#define CAP_TE_CSR_CFG_GLOBAL_STEP_KEY_LSB 1
#define CAP_TE_CSR_CFG_GLOBAL_STEP_KEY_WIDTH 1
#define CAP_TE_CSR_CFG_GLOBAL_STEP_KEY_READ_ACCESS 1
#define CAP_TE_CSR_CFG_GLOBAL_STEP_KEY_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_GLOBAL_STEP_KEY_RESET 0x0
#define CAP_TE_CSR_CFG_GLOBAL_STEP_KEY_FIELD_MASK 0x00000002
#define CAP_TE_CSR_CFG_GLOBAL_STEP_KEY_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_CFG_GLOBAL_STEP_KEY_SET(x) (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_CFG_GLOBAL_STEP_KEY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::cfg_global.sw_rst                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_GLOBAL_SW_RST_MSB 0
#define CAP_TE_CSR_CFG_GLOBAL_SW_RST_LSB 0
#define CAP_TE_CSR_CFG_GLOBAL_SW_RST_WIDTH 1
#define CAP_TE_CSR_CFG_GLOBAL_SW_RST_READ_ACCESS 1
#define CAP_TE_CSR_CFG_GLOBAL_SW_RST_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_GLOBAL_SW_RST_RESET 0x1
#define CAP_TE_CSR_CFG_GLOBAL_SW_RST_FIELD_MASK 0x00000001
#define CAP_TE_CSR_CFG_GLOBAL_SW_RST_GET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_GLOBAL_SW_RST_SET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_GLOBAL_SW_RST_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_te_csr::cfg_table_profile_key                   */
/* Wide Register template: cap_te_csr::cfg_table_profile_key               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 137 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_SIZE 0x4
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_BYTE_SIZE 0x10

/* Register type: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_0_3 */
/* Register template: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_0_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 137 */
/* Field member: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_0_3.sel3_4_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL3_4_0_MSB 31
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL3_4_0_LSB 27
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL3_4_0_WIDTH 5
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL3_4_0_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL3_4_0_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL3_4_0_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL3_4_0_FIELD_MASK 0xf8000000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL3_4_0_GET(x) \
   (((x) & 0xf8000000) >> 27)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL3_4_0_SET(x) \
   (((x) << 27) & 0xf8000000)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL3_4_0_MODIFY(r, x) \
   ((((x) << 27) & 0xf8000000) | ((r) & 0x07ffffff))
/* Field member: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_0_3.sel2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL2_MSB 26
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL2_LSB 18
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL2_WIDTH 9
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL2_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL2_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL2_RESET 0x000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL2_FIELD_MASK 0x07fc0000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL2_GET(x) \
   (((x) & 0x07fc0000) >> 18)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL2_SET(x) \
   (((x) << 18) & 0x07fc0000)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL2_MODIFY(r, x) \
   ((((x) << 18) & 0x07fc0000) | ((r) & 0xf803ffff))
/* Field member: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_0_3.sel1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL1_MSB 17
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL1_LSB 9
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL1_WIDTH 9
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL1_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL1_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL1_RESET 0x000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL1_FIELD_MASK 0x0003fe00
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL1_GET(x) \
   (((x) & 0x0003fe00) >> 9)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL1_SET(x) \
   (((x) << 9) & 0x0003fe00)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL1_MODIFY(r, x) \
   ((((x) << 9) & 0x0003fe00) | ((r) & 0xfffc01ff))
/* Field member: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_0_3.sel0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL0_MSB 8
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL0_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL0_WIDTH 9
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL0_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL0_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL0_RESET 0x000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL0_FIELD_MASK 0x000001ff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL0_GET(x) \
   ((x) & 0x000001ff)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL0_SET(x) \
   ((x) & 0x000001ff)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_0_3_SEL0_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_1_3 */
/* Register template: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_1_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 137 */
/* Field member: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_1_3.sel7_0_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL7_0_0_MSB 31
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL7_0_0_LSB 31
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL7_0_0_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL7_0_0_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL7_0_0_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL7_0_0_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL7_0_0_FIELD_MASK 0x80000000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL7_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL7_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL7_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_1_3.sel6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL6_MSB 30
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL6_LSB 22
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL6_WIDTH 9
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL6_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL6_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL6_RESET 0x000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL6_FIELD_MASK 0x7fc00000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL6_GET(x) \
   (((x) & 0x7fc00000) >> 22)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL6_SET(x) \
   (((x) << 22) & 0x7fc00000)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL6_MODIFY(r, x) \
   ((((x) << 22) & 0x7fc00000) | ((r) & 0x803fffff))
/* Field member: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_1_3.sel5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL5_MSB 21
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL5_LSB 13
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL5_WIDTH 9
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL5_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL5_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL5_RESET 0x000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL5_FIELD_MASK 0x003fe000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL5_GET(x) \
   (((x) & 0x003fe000) >> 13)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL5_SET(x) \
   (((x) << 13) & 0x003fe000)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL5_MODIFY(r, x) \
   ((((x) << 13) & 0x003fe000) | ((r) & 0xffc01fff))
/* Field member: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_1_3.sel4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL4_MSB 12
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL4_LSB 4
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL4_WIDTH 9
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL4_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL4_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL4_RESET 0x000
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL4_FIELD_MASK 0x00001ff0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL4_GET(x) \
   (((x) & 0x00001ff0) >> 4)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL4_SET(x) \
   (((x) << 4) & 0x00001ff0)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL4_MODIFY(r, x) \
   ((((x) << 4) & 0x00001ff0) | ((r) & 0xffffe00f))
/* Field member: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_1_3.sel3_8_5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL3_8_5_MSB 3
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL3_8_5_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL3_8_5_WIDTH 4
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL3_8_5_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL3_8_5_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL3_8_5_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL3_8_5_FIELD_MASK 0x0000000f
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL3_8_5_GET(x) \
   ((x) & 0x0000000f)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL3_8_5_SET(x) \
   ((x) & 0x0000000f)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_1_3_SEL3_8_5_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_2_3 */
/* Register template: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_2_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 137 */
/* Field member: cap_te_csr::cfg_table_profile_key::cfg_table_profile_key_2_3.sel7_8_1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_SEL7_8_1_MSB 7
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_SEL7_8_1_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_SEL7_8_1_WIDTH 8
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_SEL7_8_1_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_SEL7_8_1_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_SEL7_8_1_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_SEL7_8_1_FIELD_MASK 0x000000ff
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_SEL7_8_1_GET(x) \
   ((x) & 0x000000ff)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_SEL7_8_1_SET(x) \
   ((x) & 0x000000ff)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_KEY_CFG_TABLE_PROFILE_KEY_2_3_SEL7_8_1_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_te_csr::cfg_table_profile_cam                        */
/* Register template: cap_te_csr::cfg_table_profile_cam                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 150 */
/* Field member: cap_te_csr::cfg_table_profile_cam.mask                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_MASK_MSB 16
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_MASK_LSB 9
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_MASK_WIDTH 8
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_MASK_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_MASK_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_MASK_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_MASK_FIELD_MASK 0x0001fe00
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_MASK_GET(x) \
   (((x) & 0x0001fe00) >> 9)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_MASK_SET(x) \
   (((x) << 9) & 0x0001fe00)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_MASK_MODIFY(r, x) \
   ((((x) << 9) & 0x0001fe00) | ((r) & 0xfffe01ff))
/* Field member: cap_te_csr::cfg_table_profile_cam.value                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALUE_MSB 8
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALUE_LSB 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALUE_WIDTH 8
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALUE_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALUE_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALUE_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALUE_FIELD_MASK 0x000001fe
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALUE_GET(x) \
   (((x) & 0x000001fe) >> 1)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALUE_SET(x) \
   (((x) << 1) & 0x000001fe)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALUE_MODIFY(r, x) \
   ((((x) << 1) & 0x000001fe) | ((r) & 0xfffffe01))
/* Field member: cap_te_csr::cfg_table_profile_cam.valid                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALID_MSB 0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALID_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALID_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALID_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALID_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALID_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALID_FIELD_MASK 0x00000001
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALID_GET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALID_SET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CAM_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_te_csr::dhs_table_profile_ctrl_sram               */
/* Wide Memory template: cap_te_csr::dhs_table_profile_ctrl_sram           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 158 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_SIZE 0x200
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_BYTE_SIZE 0x800
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRIES 0xc0
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_MSB 37
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_LSB 0
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_WIDTH 38
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_MASK 0x0000003fffffffff
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_GET(x) \
   ((x) & 0x0000003fffffffff)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_SET(x) \
   ((x) & 0x0000003fffffffff)
/* Wide Register member: cap_te_csr::dhs_table_profile_ctrl_sram.entry     */
/* Wide Register type referenced: cap_te_csr::dhs_table_profile_ctrl_sram::entry */
/* Wide Register template referenced: cap_te_csr::dhs_table_profile_ctrl_sram::entry */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_OFFSET 0x0
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_te_csr::dhs_table_profile_ctrl_sram::entry.entry_0_2 */
/* Register type referenced: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2 */
/* Register template referenced: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_te_csr::dhs_table_profile_ctrl_sram::entry.entry_1_2 */
/* Register type referenced: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_1_2 */
/* Register template referenced: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_1_2 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_RESET_MASK 0xffffffc0
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000003f

/* Wide Register type: cap_te_csr::dhs_table_profile_ctrl_sram::entry      */
/* Wide Register template: cap_te_csr::dhs_table_profile_ctrl_sram::entry  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 165 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_SIZE 0x1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2 */
/* Register template: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 165 */
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.hash_sel_0_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_HASH_SEL_0_0_MSB 31
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_HASH_SEL_0_0_LSB 31
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_HASH_SEL_0_0_WIDTH 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_HASH_SEL_0_0_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_HASH_SEL_0_0_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_HASH_SEL_0_0_FIELD_MASK 0x80000000
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_HASH_SEL_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_HASH_SEL_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_HASH_SEL_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.tableid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_TABLEID_MSB 30
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_TABLEID_LSB 27
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_TABLEID_WIDTH 4
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_TABLEID_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_TABLEID_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_TABLEID_FIELD_MASK 0x78000000
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_TABLEID_GET(x) \
   (((x) & 0x78000000) >> 27)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_TABLEID_SET(x) \
   (((x) << 27) & 0x78000000)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_TABLEID_MODIFY(r, x) \
   ((((x) << 27) & 0x78000000) | ((r) & 0x87ffffff))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.lkup */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_LKUP_MSB 26
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_LKUP_LSB 24
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_LKUP_WIDTH 3
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_LKUP_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_LKUP_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_LKUP_FIELD_MASK 0x07000000
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_LKUP_GET(x) \
   (((x) & 0x07000000) >> 24)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_LKUP_SET(x) \
   (((x) << 24) & 0x07000000)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_LKUP_MODIFY(r, x) \
   ((((x) << 24) & 0x07000000) | ((r) & 0xf8ffffff))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_new_key3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY3_MSB 23
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY3_LSB 23
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY3_WIDTH 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY3_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY3_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY3_FIELD_MASK 0x00800000
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY3_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY3_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY3_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_new_key2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY2_MSB 22
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY2_LSB 22
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY2_WIDTH 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY2_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY2_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY2_FIELD_MASK 0x00400000
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY2_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY2_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY2_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_new_key1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY1_MSB 21
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY1_LSB 21
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY1_WIDTH 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY1_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY1_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY1_FIELD_MASK 0x00200000
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY1_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY1_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY1_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_new_key0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY0_MSB 20
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY0_LSB 20
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY0_WIDTH 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY0_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY0_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY0_FIELD_MASK 0x00100000
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY0_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY0_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_NEW_KEY0_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_profile3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE3_MSB 19
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE3_LSB 17
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE3_WIDTH 3
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE3_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE3_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE3_FIELD_MASK 0x000e0000
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE3_GET(x) \
   (((x) & 0x000e0000) >> 17)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE3_SET(x) \
   (((x) << 17) & 0x000e0000)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE3_MODIFY(r, x) \
   ((((x) << 17) & 0x000e0000) | ((r) & 0xfff1ffff))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_profile2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE2_MSB 16
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE2_LSB 14
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE2_WIDTH 3
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE2_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE2_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE2_FIELD_MASK 0x0001c000
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE2_GET(x) \
   (((x) & 0x0001c000) >> 14)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE2_SET(x) \
   (((x) << 14) & 0x0001c000)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE2_MODIFY(r, x) \
   ((((x) << 14) & 0x0001c000) | ((r) & 0xfffe3fff))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_profile1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE1_MSB 13
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE1_LSB 11
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE1_WIDTH 3
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE1_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE1_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE1_FIELD_MASK 0x00003800
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE1_GET(x) \
   (((x) & 0x00003800) >> 11)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE1_SET(x) \
   (((x) << 11) & 0x00003800)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE1_MODIFY(r, x) \
   ((((x) << 11) & 0x00003800) | ((r) & 0xffffc7ff))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_profile0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE0_MSB 10
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE0_LSB 8
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE0_WIDTH 3
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE0_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE0_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE0_FIELD_MASK 0x00000700
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE0_GET(x) \
   (((x) & 0x00000700) >> 8)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE0_SET(x) \
   (((x) << 8) & 0x00000700)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_PROFILE0_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700) | ((r) & 0xfffff8ff))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_mode3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE3_MSB 7
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE3_LSB 6
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE3_WIDTH 2
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE3_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE3_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE3_FIELD_MASK 0x000000c0
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE3_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE3_SET(x) \
   (((x) << 6) & 0x000000c0)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE3_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_mode2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE2_MSB 5
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE2_LSB 4
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE2_WIDTH 2
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE2_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE2_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE2_FIELD_MASK 0x00000030
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE2_GET(x) \
   (((x) & 0x00000030) >> 4)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE2_SET(x) \
   (((x) << 4) & 0x00000030)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE2_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_mode1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE1_MSB 3
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE1_LSB 2
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE1_WIDTH 2
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE1_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE1_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE1_FIELD_MASK 0x0000000c
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE1_GET(x) \
   (((x) & 0x0000000c) >> 2)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE1_SET(x) \
   (((x) << 2) & 0x0000000c)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE1_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_0_2.km_mode0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE0_MSB 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE0_LSB 0
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE0_WIDTH 2
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE0_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE0_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE0_FIELD_MASK 0x00000003
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE0_GET(x) \
   ((x) & 0x00000003)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE0_SET(x) \
   ((x) & 0x00000003)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_0_2_KM_MODE0_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_1_2 */
/* Register template: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 165 */
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_1_2.hash_store */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_STORE_MSB 5
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_STORE_LSB 4
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_STORE_WIDTH 2
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_STORE_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_STORE_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_STORE_FIELD_MASK 0x00000030
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_STORE_GET(x) \
   (((x) & 0x00000030) >> 4)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_STORE_SET(x) \
   (((x) << 4) & 0x00000030)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_STORE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_1_2.hash_chain */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_CHAIN_MSB 3
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_CHAIN_LSB 2
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_CHAIN_WIDTH 2
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_CHAIN_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_CHAIN_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_CHAIN_FIELD_MASK 0x0000000c
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_CHAIN_GET(x) \
   (((x) & 0x0000000c) >> 2)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_CHAIN_SET(x) \
   (((x) << 2) & 0x0000000c)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_CHAIN_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: cap_te_csr::dhs_table_profile_ctrl_sram::entry::entry_1_2.hash_sel_2_1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_SEL_2_1_MSB 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_SEL_2_1_LSB 0
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_SEL_2_1_WIDTH 2
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_SEL_2_1_READ_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_SEL_2_1_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_SEL_2_1_FIELD_MASK 0x00000003
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_SEL_2_1_GET(x) \
   ((x) & 0x00000003)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_SEL_2_1_SET(x) \
   ((x) & 0x00000003)
#define CAP_TE_CSR_DHS_TABLE_PROFILE_CTRL_SRAM_ENTRY_ENTRY_1_2_HASH_SEL_2_1_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_te_csr::cfg_table_profile_ctrl_sram_ext              */
/* Register template: cap_te_csr::cfg_table_profile_ctrl_sram_ext          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 186 */
/* Field member: cap_te_csr::cfg_table_profile_ctrl_sram_ext.done          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_DONE_MSB 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_DONE_LSB 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_DONE_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_DONE_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_DONE_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_DONE_RESET 0x1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_DONE_FIELD_MASK 0x00000002
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_DONE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_DONE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::cfg_table_profile_ctrl_sram_ext.adv_phv_flit  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ADV_PHV_FLIT_MSB 0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ADV_PHV_FLIT_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ADV_PHV_FLIT_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ADV_PHV_FLIT_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ADV_PHV_FLIT_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ADV_PHV_FLIT_RESET 0x1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ADV_PHV_FLIT_FIELD_MASK 0x00000001
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ADV_PHV_FLIT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ADV_PHV_FLIT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_CTRL_SRAM_EXT_ADV_PHV_FLIT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::cfg_table_profile                            */
/* Register template: cap_te_csr::cfg_table_profile                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 193 */
/* Field member: cap_te_csr::cfg_table_profile.seq_base                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_SEQ_BASE_MSB 11
#define CAP_TE_CSR_CFG_TABLE_PROFILE_SEQ_BASE_LSB 4
#define CAP_TE_CSR_CFG_TABLE_PROFILE_SEQ_BASE_WIDTH 8
#define CAP_TE_CSR_CFG_TABLE_PROFILE_SEQ_BASE_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_SEQ_BASE_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_SEQ_BASE_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROFILE_SEQ_BASE_FIELD_MASK 0x00000ff0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_SEQ_BASE_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_SEQ_BASE_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_SEQ_BASE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: cap_te_csr::cfg_table_profile.mpu_results                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROFILE_MPU_RESULTS_MSB 3
#define CAP_TE_CSR_CFG_TABLE_PROFILE_MPU_RESULTS_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_MPU_RESULTS_WIDTH 4
#define CAP_TE_CSR_CFG_TABLE_PROFILE_MPU_RESULTS_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_MPU_RESULTS_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROFILE_MPU_RESULTS_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROFILE_MPU_RESULTS_FIELD_MASK 0x0000000f
#define CAP_TE_CSR_CFG_TABLE_PROFILE_MPU_RESULTS_GET(x) ((x) & 0x0000000f)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_MPU_RESULTS_SET(x) ((x) & 0x0000000f)
#define CAP_TE_CSR_CFG_TABLE_PROFILE_MPU_RESULTS_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: cap_te_csr::cfg_table_property                      */
/* Wide Register template: cap_te_csr::cfg_table_property                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 200 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_SIZE 0x8
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_BYTE_SIZE 0x20

/* Register type: cap_te_csr::cfg_table_property::cfg_table_property_0_7   */
/* Register template: cap_te_csr::cfg_table_property::cfg_table_property_0_7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 200 */
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_0_7.mpu_pc_4_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_4_0_MSB 31
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_4_0_LSB 27
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_4_0_WIDTH 5
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_4_0_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_4_0_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_4_0_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_4_0_FIELD_MASK 0xf8000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_4_0_GET(x) \
   (((x) & 0xf8000000) >> 27)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_4_0_SET(x) \
   (((x) << 27) & 0xf8000000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_4_0_MODIFY(r, x) \
   ((((x) << 27) & 0xf8000000) | ((r) & 0x07ffffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_0_7.mpu_pc_dyn */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_DYN_MSB 26
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_DYN_LSB 26
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_DYN_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_DYN_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_DYN_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_DYN_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_DYN_FIELD_MASK 0x04000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_DYN_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_DYN_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_MPU_PC_DYN_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_0_7.tbl_entry_sz_raw */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_TBL_ENTRY_SZ_RAW_MSB 25
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_TBL_ENTRY_SZ_RAW_LSB 25
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_TBL_ENTRY_SZ_RAW_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_TBL_ENTRY_SZ_RAW_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_TBL_ENTRY_SZ_RAW_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_TBL_ENTRY_SZ_RAW_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_TBL_ENTRY_SZ_RAW_FIELD_MASK 0x02000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_TBL_ENTRY_SZ_RAW_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_TBL_ENTRY_SZ_RAW_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_TBL_ENTRY_SZ_RAW_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_0_7.lock_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_LOCK_EN_MSB 24
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_LOCK_EN_LSB 24
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_LOCK_EN_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_LOCK_EN_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_LOCK_EN_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_LOCK_EN_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_LOCK_EN_FIELD_MASK 0x01000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_LOCK_EN_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_LOCK_EN_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_LOCK_EN_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_0_7.fullkey_km_sel1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL1_MSB 23
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL1_LSB 22
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL1_WIDTH 2
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL1_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL1_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL1_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL1_FIELD_MASK 0x00c00000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL1_GET(x) \
   (((x) & 0x00c00000) >> 22)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL1_SET(x) \
   (((x) << 22) & 0x00c00000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL1_MODIFY(r, x) \
   ((((x) << 22) & 0x00c00000) | ((r) & 0xff3fffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_0_7.fullkey_km_sel0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL0_MSB 21
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL0_LSB 20
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL0_WIDTH 2
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL0_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL0_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL0_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL0_FIELD_MASK 0x00300000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL0_GET(x) \
   (((x) & 0x00300000) >> 20)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL0_SET(x) \
   (((x) << 20) & 0x00300000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_FULLKEY_KM_SEL0_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000) | ((r) & 0xffcfffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_0_7.key_mask_lo */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_LO_MSB 19
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_LO_LSB 11
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_LO_WIDTH 9
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_LO_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_LO_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_LO_RESET 0x000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_LO_FIELD_MASK 0x000ff800
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_LO_GET(x) \
   (((x) & 0x000ff800) >> 11)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_LO_SET(x) \
   (((x) << 11) & 0x000ff800)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_LO_MODIFY(r, x) \
   ((((x) << 11) & 0x000ff800) | ((r) & 0xfff007ff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_0_7.key_mask_hi */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_HI_MSB 10
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_HI_LSB 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_HI_WIDTH 10
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_HI_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_HI_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_HI_RESET 0x000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_HI_FIELD_MASK 0x000007fe
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_HI_GET(x) \
   (((x) & 0x000007fe) >> 1)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_HI_SET(x) \
   (((x) << 1) & 0x000007fe)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_KEY_MASK_HI_MODIFY(r, x) \
   ((((x) << 1) & 0x000007fe) | ((r) & 0xfffff801))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_0_7.axi */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_AXI_MSB 0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_AXI_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_AXI_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_AXI_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_AXI_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_AXI_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_AXI_FIELD_MASK 0x00000001
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_AXI_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_AXI_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_0_7_AXI_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::cfg_table_property::cfg_table_property_1_7   */
/* Register template: cap_te_csr::cfg_table_property::cfg_table_property_1_7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 200 */
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_1_7.mpu_pc_ofst_err_7_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_OFST_ERR_7_0_MSB 31
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_OFST_ERR_7_0_LSB 24
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_OFST_ERR_7_0_WIDTH 8
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_OFST_ERR_7_0_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_OFST_ERR_7_0_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_OFST_ERR_7_0_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_OFST_ERR_7_0_FIELD_MASK 0xff000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_OFST_ERR_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_OFST_ERR_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_OFST_ERR_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_1_7.mpu_pc_raw */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_RAW_MSB 23
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_RAW_LSB 23
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_RAW_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_RAW_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_RAW_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_RAW_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_RAW_FIELD_MASK 0x00800000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_RAW_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_RAW_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_RAW_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_1_7.mpu_pc_27_5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_27_5_MSB 22
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_27_5_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_27_5_WIDTH 23
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_27_5_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_27_5_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_27_5_RESET 0x000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_27_5_FIELD_MASK 0x007fffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_27_5_GET(x) \
   ((x) & 0x007fffff)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_27_5_SET(x) \
   ((x) & 0x007fffff)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_1_7_MPU_PC_27_5_MODIFY(r, x) \
   (((x) & 0x007fffff) | ((r) & 0xff800000))

/* Register type: cap_te_csr::cfg_table_property::cfg_table_property_2_7   */
/* Register template: cap_te_csr::cfg_table_property::cfg_table_property_2_7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 200 */
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_2_7.addr_base_26_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_ADDR_BASE_26_0_MSB 31
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_ADDR_BASE_26_0_LSB 5
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_ADDR_BASE_26_0_WIDTH 27
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_ADDR_BASE_26_0_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_ADDR_BASE_26_0_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_ADDR_BASE_26_0_RESET 0x0000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_ADDR_BASE_26_0_FIELD_MASK 0xffffffe0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_ADDR_BASE_26_0_GET(x) \
   (((x) & 0xffffffe0) >> 5)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_ADDR_BASE_26_0_SET(x) \
   (((x) << 5) & 0xffffffe0)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_ADDR_BASE_26_0_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0) | ((r) & 0x0000001f))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_2_7.mpu_vec */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_VEC_MSB 4
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_VEC_LSB 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_VEC_WIDTH 4
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_VEC_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_VEC_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_VEC_RESET 0xf
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_VEC_FIELD_MASK 0x0000001e
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_VEC_GET(x) \
   (((x) & 0x0000001e) >> 1)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_VEC_SET(x) \
   (((x) << 1) & 0x0000001e)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_VEC_MODIFY(r, x) \
   ((((x) << 1) & 0x0000001e) | ((r) & 0xffffffe1))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_2_7.mpu_pc_ofst_err_8_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_PC_OFST_ERR_8_8_MSB 0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_PC_OFST_ERR_8_8_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_PC_OFST_ERR_8_8_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_PC_OFST_ERR_8_8_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_PC_OFST_ERR_8_8_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_PC_OFST_ERR_8_8_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_PC_OFST_ERR_8_8_FIELD_MASK 0x00000001
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_PC_OFST_ERR_8_8_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_PC_OFST_ERR_8_8_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_2_7_MPU_PC_OFST_ERR_8_8_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::cfg_table_property::cfg_table_property_3_7   */
/* Register template: cap_te_csr::cfg_table_property::cfg_table_property_3_7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 200 */
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_3_7.addr_base_58_27 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_ADDR_BASE_58_27_MSB 31
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_ADDR_BASE_58_27_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_ADDR_BASE_58_27_WIDTH 32
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_ADDR_BASE_58_27_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_ADDR_BASE_58_27_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_ADDR_BASE_58_27_RESET 0x00000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_ADDR_BASE_58_27_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_ADDR_BASE_58_27_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_ADDR_BASE_58_27_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_3_7_ADDR_BASE_58_27_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::cfg_table_property::cfg_table_property_4_7   */
/* Register template: cap_te_csr::cfg_table_property::cfg_table_property_4_7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 200 */
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_4_7.lg2_entry_size_1_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_LG2_ENTRY_SIZE_1_0_MSB 31
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_LG2_ENTRY_SIZE_1_0_LSB 30
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_LG2_ENTRY_SIZE_1_0_WIDTH 2
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_LG2_ENTRY_SIZE_1_0_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_LG2_ENTRY_SIZE_1_0_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_LG2_ENTRY_SIZE_1_0_RESET 0x2
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_LG2_ENTRY_SIZE_1_0_FIELD_MASK 0xc0000000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_LG2_ENTRY_SIZE_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_LG2_ENTRY_SIZE_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_LG2_ENTRY_SIZE_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_4_7.addr_sz */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SZ_MSB 29
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SZ_LSB 23
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SZ_WIDTH 7
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SZ_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SZ_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SZ_RESET 0x20
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SZ_FIELD_MASK 0x3f800000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SZ_GET(x) \
   (((x) & 0x3f800000) >> 23)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SZ_SET(x) \
   (((x) << 23) & 0x3f800000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SZ_MODIFY(r, x) \
   ((((x) << 23) & 0x3f800000) | ((r) & 0xc07fffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_4_7.chain_shift */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_CHAIN_SHIFT_MSB 22
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_CHAIN_SHIFT_LSB 17
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_CHAIN_SHIFT_WIDTH 6
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_CHAIN_SHIFT_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_CHAIN_SHIFT_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_CHAIN_SHIFT_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_CHAIN_SHIFT_FIELD_MASK 0x007e0000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_CHAIN_SHIFT_GET(x) \
   (((x) & 0x007e0000) >> 17)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_CHAIN_SHIFT_SET(x) \
   (((x) << 17) & 0x007e0000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_CHAIN_SHIFT_MODIFY(r, x) \
   ((((x) << 17) & 0x007e0000) | ((r) & 0xff81ffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_4_7.addr_shift */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SHIFT_MSB 16
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SHIFT_LSB 12
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SHIFT_WIDTH 5
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SHIFT_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SHIFT_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SHIFT_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SHIFT_FIELD_MASK 0x0001f000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SHIFT_GET(x) \
   (((x) & 0x0001f000) >> 12)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SHIFT_SET(x) \
   (((x) << 12) & 0x0001f000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_SHIFT_MODIFY(r, x) \
   ((((x) << 12) & 0x0001f000) | ((r) & 0xfffe0fff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_4_7.addr_vf_id_loc */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_LOC_MSB 11
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_LOC_LSB 6
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_LOC_WIDTH 6
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_LOC_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_LOC_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_LOC_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_LOC_FIELD_MASK 0x00000fc0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_LOC_GET(x) \
   (((x) & 0x00000fc0) >> 6)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_LOC_SET(x) \
   (((x) << 6) & 0x00000fc0)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_LOC_MODIFY(r, x) \
   ((((x) << 6) & 0x00000fc0) | ((r) & 0xfffff03f))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_4_7.addr_vf_id_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_EN_MSB 5
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_EN_LSB 5
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_EN_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_EN_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_EN_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_EN_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_EN_FIELD_MASK 0x00000020
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_EN_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_EN_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_VF_ID_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_4_7.addr_base_63_59 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_BASE_63_59_MSB 4
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_BASE_63_59_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_BASE_63_59_WIDTH 5
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_BASE_63_59_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_BASE_63_59_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_BASE_63_59_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_BASE_63_59_FIELD_MASK 0x0000001f
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_BASE_63_59_GET(x) \
   ((x) & 0x0000001f)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_BASE_63_59_SET(x) \
   ((x) & 0x0000001f)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_4_7_ADDR_BASE_63_59_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_te_csr::cfg_table_property::cfg_table_property_5_7   */
/* Register template: cap_te_csr::cfg_table_property::cfg_table_property_5_7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 200 */
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_5_7.oflow_base_idx_8_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_OFLOW_BASE_IDX_8_0_MSB 31
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_OFLOW_BASE_IDX_8_0_LSB 23
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_OFLOW_BASE_IDX_8_0_WIDTH 9
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_OFLOW_BASE_IDX_8_0_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_OFLOW_BASE_IDX_8_0_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_OFLOW_BASE_IDX_8_0_RESET 0x000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_OFLOW_BASE_IDX_8_0_FIELD_MASK 0xff800000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_OFLOW_BASE_IDX_8_0_GET(x) \
   (((x) & 0xff800000) >> 23)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_OFLOW_BASE_IDX_8_0_SET(x) \
   (((x) << 23) & 0xff800000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_OFLOW_BASE_IDX_8_0_MODIFY(r, x) \
   ((((x) << 23) & 0xff800000) | ((r) & 0x007fffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_5_7.mpu_pc_ofst_shift */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_OFST_SHIFT_MSB 22
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_OFST_SHIFT_LSB 19
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_OFST_SHIFT_WIDTH 4
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_OFST_SHIFT_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_OFST_SHIFT_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_OFST_SHIFT_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_OFST_SHIFT_FIELD_MASK 0x00780000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_OFST_SHIFT_GET(x) \
   (((x) & 0x00780000) >> 19)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_OFST_SHIFT_SET(x) \
   (((x) << 19) & 0x00780000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_OFST_SHIFT_MODIFY(r, x) \
   ((((x) << 19) & 0x00780000) | ((r) & 0xff87ffff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_5_7.mpu_pc_loc */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_LOC_MSB 18
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_LOC_LSB 13
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_LOC_WIDTH 6
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_LOC_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_LOC_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_LOC_RESET 0x00
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_LOC_FIELD_MASK 0x0007e000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_LOC_GET(x) \
   (((x) & 0x0007e000) >> 13)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_LOC_SET(x) \
   (((x) << 13) & 0x0007e000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_PC_LOC_MODIFY(r, x) \
   ((((x) << 13) & 0x0007e000) | ((r) & 0xfff81fff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_5_7.mpu_lb */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_LB_MSB 12
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_LB_LSB 12
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_LB_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_LB_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_LB_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_LB_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_LB_FIELD_MASK 0x00001000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_LB_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_LB_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MPU_LB_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_5_7.lock_en_raw */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LOCK_EN_RAW_MSB 11
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LOCK_EN_RAW_LSB 11
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LOCK_EN_RAW_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LOCK_EN_RAW_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LOCK_EN_RAW_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LOCK_EN_RAW_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LOCK_EN_RAW_FIELD_MASK 0x00000800
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LOCK_EN_RAW_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LOCK_EN_RAW_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LOCK_EN_RAW_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_5_7.max_bypass_cnt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MAX_BYPASS_CNT_MSB 10
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MAX_BYPASS_CNT_LSB 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MAX_BYPASS_CNT_WIDTH 10
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MAX_BYPASS_CNT_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MAX_BYPASS_CNT_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MAX_BYPASS_CNT_RESET 0x0ff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MAX_BYPASS_CNT_FIELD_MASK 0x000007fe
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MAX_BYPASS_CNT_GET(x) \
   (((x) & 0x000007fe) >> 1)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MAX_BYPASS_CNT_SET(x) \
   (((x) << 1) & 0x000007fe)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_MAX_BYPASS_CNT_MODIFY(r, x) \
   ((((x) << 1) & 0x000007fe) | ((r) & 0xfffff801))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_5_7.lg2_entry_size_2_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LG2_ENTRY_SIZE_2_2_MSB 0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LG2_ENTRY_SIZE_2_2_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LG2_ENTRY_SIZE_2_2_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LG2_ENTRY_SIZE_2_2_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LG2_ENTRY_SIZE_2_2_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LG2_ENTRY_SIZE_2_2_RESET 0x1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LG2_ENTRY_SIZE_2_2_FIELD_MASK 0x00000001
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LG2_ENTRY_SIZE_2_2_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LG2_ENTRY_SIZE_2_2_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_5_7_LG2_ENTRY_SIZE_2_2_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::cfg_table_property::cfg_table_property_6_7   */
/* Register template: cap_te_csr::cfg_table_property::cfg_table_property_6_7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 200 */
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_6_7.memory_only */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_MEMORY_ONLY_MSB 13
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_MEMORY_ONLY_LSB 13
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_MEMORY_ONLY_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_MEMORY_ONLY_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_MEMORY_ONLY_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_MEMORY_ONLY_RESET 0x0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_MEMORY_ONLY_FIELD_MASK 0x00002000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_MEMORY_ONLY_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_MEMORY_ONLY_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_MEMORY_ONLY_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_6_7.en_pc_phv_err */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_PHV_ERR_MSB 12
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_PHV_ERR_LSB 12
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_PHV_ERR_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_PHV_ERR_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_PHV_ERR_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_PHV_ERR_RESET 0x1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_PHV_ERR_FIELD_MASK 0x00001000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_PHV_ERR_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_PHV_ERR_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_PHV_ERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_6_7.en_pc_axi_err */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_AXI_ERR_MSB 11
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_AXI_ERR_LSB 11
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_AXI_ERR_WIDTH 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_AXI_ERR_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_AXI_ERR_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_AXI_ERR_RESET 0x1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_AXI_ERR_FIELD_MASK 0x00000800
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_AXI_ERR_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_AXI_ERR_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_EN_PC_AXI_ERR_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_te_csr::cfg_table_property::cfg_table_property_6_7.oflow_base_idx_19_9 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_OFLOW_BASE_IDX_19_9_MSB 10
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_OFLOW_BASE_IDX_19_9_LSB 0
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_OFLOW_BASE_IDX_19_9_WIDTH 11
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_OFLOW_BASE_IDX_19_9_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_OFLOW_BASE_IDX_19_9_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_OFLOW_BASE_IDX_19_9_RESET 0x000
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_OFLOW_BASE_IDX_19_9_FIELD_MASK 0x000007ff
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_OFLOW_BASE_IDX_19_9_GET(x) \
   ((x) & 0x000007ff)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_OFLOW_BASE_IDX_19_9_SET(x) \
   ((x) & 0x000007ff)
#define CAP_TE_CSR_CFG_TABLE_PROPERTY_CFG_TABLE_PROPERTY_6_7_OFLOW_BASE_IDX_19_9_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Wide Register type: cap_te_csr::cfg_table_mpu_const                     */
/* Wide Register template: cap_te_csr::cfg_table_mpu_const                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 233 */
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_SIZE 0x2
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_BYTE_SIZE 0x8

/* Register type: cap_te_csr::cfg_table_mpu_const::cfg_table_mpu_const_0_2 */
/* Register template: cap_te_csr::cfg_table_mpu_const::cfg_table_mpu_const_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 233 */
/* Field member: cap_te_csr::cfg_table_mpu_const::cfg_table_mpu_const_0_2.value_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_VALUE_31_0_MSB 31
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_VALUE_31_0_LSB 0
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_VALUE_31_0_WIDTH 32
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_VALUE_31_0_RESET 0x00000000
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::cfg_table_mpu_const::cfg_table_mpu_const_1_2 */
/* Register template: cap_te_csr::cfg_table_mpu_const::cfg_table_mpu_const_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 233 */
/* Field member: cap_te_csr::cfg_table_mpu_const::cfg_table_mpu_const_1_2.value_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_VALUE_63_32_MSB 31
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_VALUE_63_32_LSB 0
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_VALUE_63_32_WIDTH 32
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_VALUE_63_32_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_VALUE_63_32_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_VALUE_63_32_RESET 0x00000000
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_VALUE_63_32_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_CFG_TABLE_MPU_CONST_CFG_TABLE_MPU_CONST_1_2_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::cfg_km_profile_byte_sel                      */
/* Register template: cap_te_csr::cfg_km_profile_byte_sel                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 239 */
/* Field member: cap_te_csr::cfg_km_profile_byte_sel.byte_sel              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_SEL_MSB 9
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_SEL_LSB 0
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_SEL_WIDTH 10
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_SEL_READ_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_SEL_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_SEL_RESET 0x000
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_SEL_FIELD_MASK 0x000003ff
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_SEL_GET(x) ((x) & 0x000003ff)
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_SEL_SET(x) ((x) & 0x000003ff)
#define CAP_TE_CSR_CFG_KM_PROFILE_BYTE_SEL_BYTE_SEL_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_te_csr::cfg_km_profile_bit_sel                       */
/* Register template: cap_te_csr::cfg_km_profile_bit_sel                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 245 */
/* Field member: cap_te_csr::cfg_km_profile_bit_sel.bit_sel                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BIT_SEL_MSB 12
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BIT_SEL_LSB 0
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BIT_SEL_WIDTH 13
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BIT_SEL_READ_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BIT_SEL_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BIT_SEL_RESET 0x0000
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BIT_SEL_FIELD_MASK 0x00001fff
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BIT_SEL_GET(x) ((x) & 0x00001fff)
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BIT_SEL_SET(x) ((x) & 0x00001fff)
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_SEL_BIT_SEL_MODIFY(r, x) \
   (((x) & 0x00001fff) | ((r) & 0xffffe000))

/* Register type: cap_te_csr::cfg_km_profile_bit_loc                       */
/* Register template: cap_te_csr::cfg_km_profile_bit_loc                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 251 */
/* Field member: cap_te_csr::cfg_km_profile_bit_loc.bit_loc                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BIT_LOC_MSB 5
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BIT_LOC_LSB 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BIT_LOC_WIDTH 5
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BIT_LOC_READ_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BIT_LOC_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BIT_LOC_RESET 0x00
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BIT_LOC_FIELD_MASK 0x0000003e
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BIT_LOC_GET(x) \
   (((x) & 0x0000003e) >> 1)
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BIT_LOC_SET(x) \
   (((x) << 1) & 0x0000003e)
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_BIT_LOC_MODIFY(r, x) \
   ((((x) << 1) & 0x0000003e) | ((r) & 0xffffffc1))
/* Field member: cap_te_csr::cfg_km_profile_bit_loc.valid                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_VALID_MSB 0
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_VALID_LSB 0
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_VALID_WIDTH 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_VALID_READ_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_VALID_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_VALID_RESET 0x0
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_VALID_FIELD_MASK 0x00000001
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_VALID_GET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_VALID_SET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_KM_PROFILE_BIT_LOC_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::dhs_single_step                              */
/* Register template: cap_te_csr::dhs_single_step                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 259 */
/* Field member: cap_te_csr::dhs_single_step.mpu                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TE_CSR_DHS_SINGLE_STEP_MPU_MSB 2
#define CAP_TE_CSR_DHS_SINGLE_STEP_MPU_LSB 2
#define CAP_TE_CSR_DHS_SINGLE_STEP_MPU_WIDTH 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_MPU_READ_ACCESS 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_MPU_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_MPU_FIELD_MASK 0x00000004
#define CAP_TE_CSR_DHS_SINGLE_STEP_MPU_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_TE_CSR_DHS_SINGLE_STEP_MPU_SET(x) (((x) << 2) & 0x00000004)
#define CAP_TE_CSR_DHS_SINGLE_STEP_MPU_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_te_csr::dhs_single_step.lkup                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TE_CSR_DHS_SINGLE_STEP_LKUP_MSB 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_LKUP_LSB 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_LKUP_WIDTH 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_LKUP_READ_ACCESS 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_LKUP_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_LKUP_FIELD_MASK 0x00000002
#define CAP_TE_CSR_DHS_SINGLE_STEP_LKUP_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_DHS_SINGLE_STEP_LKUP_SET(x) (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_DHS_SINGLE_STEP_LKUP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::dhs_single_step.key                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TE_CSR_DHS_SINGLE_STEP_KEY_MSB 0
#define CAP_TE_CSR_DHS_SINGLE_STEP_KEY_LSB 0
#define CAP_TE_CSR_DHS_SINGLE_STEP_KEY_WIDTH 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_KEY_READ_ACCESS 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_KEY_WRITE_ACCESS 1
#define CAP_TE_CSR_DHS_SINGLE_STEP_KEY_FIELD_MASK 0x00000001
#define CAP_TE_CSR_DHS_SINGLE_STEP_KEY_GET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_DHS_SINGLE_STEP_KEY_SET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_DHS_SINGLE_STEP_KEY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::cnt_phv_in_sop                               */
/* Register template: cap_te_csr::cnt_phv_in_sop                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 267 */
/* Field member: cap_te_csr::cnt_phv_in_sop.val                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TE_CSR_CNT_PHV_IN_SOP_VAL_MSB 31
#define CAP_TE_CSR_CNT_PHV_IN_SOP_VAL_LSB 0
#define CAP_TE_CSR_CNT_PHV_IN_SOP_VAL_WIDTH 32
#define CAP_TE_CSR_CNT_PHV_IN_SOP_VAL_READ_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_IN_SOP_VAL_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_IN_SOP_VAL_RESET 0x00000000
#define CAP_TE_CSR_CNT_PHV_IN_SOP_VAL_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_IN_SOP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_PHV_IN_SOP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_PHV_IN_SOP_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_te_csr::cnt_phv_in_eop                               */
/* Register template: cap_te_csr::cnt_phv_in_eop                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 271 */
/* Field member: cap_te_csr::cnt_phv_in_eop.val                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TE_CSR_CNT_PHV_IN_EOP_VAL_MSB 31
#define CAP_TE_CSR_CNT_PHV_IN_EOP_VAL_LSB 0
#define CAP_TE_CSR_CNT_PHV_IN_EOP_VAL_WIDTH 32
#define CAP_TE_CSR_CNT_PHV_IN_EOP_VAL_READ_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_IN_EOP_VAL_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_IN_EOP_VAL_RESET 0x00000000
#define CAP_TE_CSR_CNT_PHV_IN_EOP_VAL_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_IN_EOP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_PHV_IN_EOP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_PHV_IN_EOP_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_te_csr::cnt_phv_out_sop                              */
/* Register template: cap_te_csr::cnt_phv_out_sop                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 275 */
/* Field member: cap_te_csr::cnt_phv_out_sop.val                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_VAL_MSB 31
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_VAL_LSB 0
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_VAL_WIDTH 32
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_VAL_READ_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_VAL_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_VAL_RESET 0x00000000
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_VAL_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_PHV_OUT_SOP_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_te_csr::cnt_phv_out_eop                              */
/* Register template: cap_te_csr::cnt_phv_out_eop                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 279 */
/* Field member: cap_te_csr::cnt_phv_out_eop.val                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_VAL_MSB 31
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_VAL_LSB 0
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_VAL_WIDTH 32
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_VAL_READ_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_VAL_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_VAL_RESET 0x00000000
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_VAL_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_PHV_OUT_EOP_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_te_csr::cnt_axi_rdreq                                */
/* Register template: cap_te_csr::cnt_axi_rdreq                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 283 */
/* Field member: cap_te_csr::cnt_axi_rdreq.val                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TE_CSR_CNT_AXI_RDREQ_VAL_MSB 31
#define CAP_TE_CSR_CNT_AXI_RDREQ_VAL_LSB 0
#define CAP_TE_CSR_CNT_AXI_RDREQ_VAL_WIDTH 32
#define CAP_TE_CSR_CNT_AXI_RDREQ_VAL_READ_ACCESS 1
#define CAP_TE_CSR_CNT_AXI_RDREQ_VAL_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_AXI_RDREQ_VAL_RESET 0x00000000
#define CAP_TE_CSR_CNT_AXI_RDREQ_VAL_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CNT_AXI_RDREQ_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_AXI_RDREQ_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_AXI_RDREQ_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_te_csr::cnt_axi_rdrsp                                */
/* Register template: cap_te_csr::cnt_axi_rdrsp                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 287 */
/* Field member: cap_te_csr::cnt_axi_rdrsp.val                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TE_CSR_CNT_AXI_RDRSP_VAL_MSB 31
#define CAP_TE_CSR_CNT_AXI_RDRSP_VAL_LSB 0
#define CAP_TE_CSR_CNT_AXI_RDRSP_VAL_WIDTH 32
#define CAP_TE_CSR_CNT_AXI_RDRSP_VAL_READ_ACCESS 1
#define CAP_TE_CSR_CNT_AXI_RDRSP_VAL_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_AXI_RDRSP_VAL_RESET 0x00000000
#define CAP_TE_CSR_CNT_AXI_RDRSP_VAL_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CNT_AXI_RDRSP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_AXI_RDRSP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_AXI_RDRSP_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_te_csr::cnt_tcam_req                                 */
/* Register template: cap_te_csr::cnt_tcam_req                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 291 */
/* Field member: cap_te_csr::cnt_tcam_req.val                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TE_CSR_CNT_TCAM_REQ_VAL_MSB 31
#define CAP_TE_CSR_CNT_TCAM_REQ_VAL_LSB 0
#define CAP_TE_CSR_CNT_TCAM_REQ_VAL_WIDTH 32
#define CAP_TE_CSR_CNT_TCAM_REQ_VAL_READ_ACCESS 1
#define CAP_TE_CSR_CNT_TCAM_REQ_VAL_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_TCAM_REQ_VAL_RESET 0x00000000
#define CAP_TE_CSR_CNT_TCAM_REQ_VAL_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CNT_TCAM_REQ_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_TCAM_REQ_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_TCAM_REQ_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_te_csr::cnt_tcam_rsp                                 */
/* Register template: cap_te_csr::cnt_tcam_rsp                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 295 */
/* Field member: cap_te_csr::cnt_tcam_rsp.val                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TE_CSR_CNT_TCAM_RSP_VAL_MSB 31
#define CAP_TE_CSR_CNT_TCAM_RSP_VAL_LSB 0
#define CAP_TE_CSR_CNT_TCAM_RSP_VAL_WIDTH 32
#define CAP_TE_CSR_CNT_TCAM_RSP_VAL_READ_ACCESS 1
#define CAP_TE_CSR_CNT_TCAM_RSP_VAL_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_TCAM_RSP_VAL_RESET 0x00000000
#define CAP_TE_CSR_CNT_TCAM_RSP_VAL_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CNT_TCAM_RSP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_TCAM_RSP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_TCAM_RSP_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_te_csr::cnt_mpu_out                                  */
/* Register template: cap_te_csr::cnt_mpu_out                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 299 */
/* Field member: cap_te_csr::cnt_mpu_out.val                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TE_CSR_CNT_MPU_OUT_VAL_MSB 31
#define CAP_TE_CSR_CNT_MPU_OUT_VAL_LSB 0
#define CAP_TE_CSR_CNT_MPU_OUT_VAL_WIDTH 32
#define CAP_TE_CSR_CNT_MPU_OUT_VAL_READ_ACCESS 1
#define CAP_TE_CSR_CNT_MPU_OUT_VAL_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_MPU_OUT_VAL_RESET 0x00000000
#define CAP_TE_CSR_CNT_MPU_OUT_VAL_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_CNT_MPU_OUT_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_MPU_OUT_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TE_CSR_CNT_MPU_OUT_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_te_csr::cfg_debug_bus                                */
/* Register template: cap_te_csr::cfg_debug_bus                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 304 */
/* Field member: cap_te_csr::cfg_debug_bus.sel                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_DEBUG_BUS_SEL_MSB 12
#define CAP_TE_CSR_CFG_DEBUG_BUS_SEL_LSB 9
#define CAP_TE_CSR_CFG_DEBUG_BUS_SEL_WIDTH 4
#define CAP_TE_CSR_CFG_DEBUG_BUS_SEL_READ_ACCESS 1
#define CAP_TE_CSR_CFG_DEBUG_BUS_SEL_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_DEBUG_BUS_SEL_RESET 0x0
#define CAP_TE_CSR_CFG_DEBUG_BUS_SEL_FIELD_MASK 0x00001e00
#define CAP_TE_CSR_CFG_DEBUG_BUS_SEL_GET(x) (((x) & 0x00001e00) >> 9)
#define CAP_TE_CSR_CFG_DEBUG_BUS_SEL_SET(x) (((x) << 9) & 0x00001e00)
#define CAP_TE_CSR_CFG_DEBUG_BUS_SEL_MODIFY(r, x) \
   ((((x) << 9) & 0x00001e00) | ((r) & 0xffffe1ff))
/* Field member: cap_te_csr::cfg_debug_bus.hash_key_sel                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_DEBUG_BUS_HASH_KEY_SEL_MSB 8
#define CAP_TE_CSR_CFG_DEBUG_BUS_HASH_KEY_SEL_LSB 6
#define CAP_TE_CSR_CFG_DEBUG_BUS_HASH_KEY_SEL_WIDTH 3
#define CAP_TE_CSR_CFG_DEBUG_BUS_HASH_KEY_SEL_READ_ACCESS 1
#define CAP_TE_CSR_CFG_DEBUG_BUS_HASH_KEY_SEL_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_DEBUG_BUS_HASH_KEY_SEL_RESET 0x0
#define CAP_TE_CSR_CFG_DEBUG_BUS_HASH_KEY_SEL_FIELD_MASK 0x000001c0
#define CAP_TE_CSR_CFG_DEBUG_BUS_HASH_KEY_SEL_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define CAP_TE_CSR_CFG_DEBUG_BUS_HASH_KEY_SEL_SET(x) \
   (((x) << 6) & 0x000001c0)
#define CAP_TE_CSR_CFG_DEBUG_BUS_HASH_KEY_SEL_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: cap_te_csr::cfg_debug_bus.tcam_key_sel                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_DEBUG_BUS_TCAM_KEY_SEL_MSB 5
#define CAP_TE_CSR_CFG_DEBUG_BUS_TCAM_KEY_SEL_LSB 3
#define CAP_TE_CSR_CFG_DEBUG_BUS_TCAM_KEY_SEL_WIDTH 3
#define CAP_TE_CSR_CFG_DEBUG_BUS_TCAM_KEY_SEL_READ_ACCESS 1
#define CAP_TE_CSR_CFG_DEBUG_BUS_TCAM_KEY_SEL_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_DEBUG_BUS_TCAM_KEY_SEL_RESET 0x0
#define CAP_TE_CSR_CFG_DEBUG_BUS_TCAM_KEY_SEL_FIELD_MASK 0x00000038
#define CAP_TE_CSR_CFG_DEBUG_BUS_TCAM_KEY_SEL_GET(x) \
   (((x) & 0x00000038) >> 3)
#define CAP_TE_CSR_CFG_DEBUG_BUS_TCAM_KEY_SEL_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_TE_CSR_CFG_DEBUG_BUS_TCAM_KEY_SEL_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_te_csr::cfg_debug_bus.axi_rdata_sel                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_DEBUG_BUS_AXI_RDATA_SEL_MSB 2
#define CAP_TE_CSR_CFG_DEBUG_BUS_AXI_RDATA_SEL_LSB 0
#define CAP_TE_CSR_CFG_DEBUG_BUS_AXI_RDATA_SEL_WIDTH 3
#define CAP_TE_CSR_CFG_DEBUG_BUS_AXI_RDATA_SEL_READ_ACCESS 1
#define CAP_TE_CSR_CFG_DEBUG_BUS_AXI_RDATA_SEL_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_DEBUG_BUS_AXI_RDATA_SEL_RESET 0x0
#define CAP_TE_CSR_CFG_DEBUG_BUS_AXI_RDATA_SEL_FIELD_MASK 0x00000007
#define CAP_TE_CSR_CFG_DEBUG_BUS_AXI_RDATA_SEL_GET(x) ((x) & 0x00000007)
#define CAP_TE_CSR_CFG_DEBUG_BUS_AXI_RDATA_SEL_SET(x) ((x) & 0x00000007)
#define CAP_TE_CSR_CFG_DEBUG_BUS_AXI_RDATA_SEL_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: cap_te_csr::sta_debug_bus                           */
/* Wide Register template: cap_te_csr::sta_debug_bus                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 314 */
#define CAP_TE_CSR_STA_DEBUG_BUS_SIZE 0x8
#define CAP_TE_CSR_STA_DEBUG_BUS_BYTE_SIZE 0x20

/* Register type: cap_te_csr::sta_debug_bus::sta_debug_bus_0_8             */
/* Register template: cap_te_csr::sta_debug_bus::sta_debug_bus_0_8         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 314 */
/* Field member: cap_te_csr::sta_debug_bus::sta_debug_bus_0_8.vec_31_0     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_VEC_31_0_MSB 31
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_VEC_31_0_LSB 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_VEC_31_0_WIDTH 32
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_VEC_31_0_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_VEC_31_0_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_VEC_31_0_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_VEC_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_VEC_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_0_8_VEC_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_debug_bus::sta_debug_bus_1_8             */
/* Register template: cap_te_csr::sta_debug_bus::sta_debug_bus_1_8         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 314 */
/* Field member: cap_te_csr::sta_debug_bus::sta_debug_bus_1_8.vec_63_32    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_VEC_63_32_MSB 31
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_VEC_63_32_LSB 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_VEC_63_32_WIDTH 32
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_VEC_63_32_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_VEC_63_32_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_VEC_63_32_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_VEC_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_VEC_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_1_8_VEC_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_debug_bus::sta_debug_bus_2_8             */
/* Register template: cap_te_csr::sta_debug_bus::sta_debug_bus_2_8         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 314 */
/* Field member: cap_te_csr::sta_debug_bus::sta_debug_bus_2_8.vec_95_64    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_VEC_95_64_MSB 31
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_VEC_95_64_LSB 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_VEC_95_64_WIDTH 32
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_VEC_95_64_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_VEC_95_64_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_VEC_95_64_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_VEC_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_VEC_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_2_8_VEC_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_debug_bus::sta_debug_bus_3_8             */
/* Register template: cap_te_csr::sta_debug_bus::sta_debug_bus_3_8         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 314 */
/* Field member: cap_te_csr::sta_debug_bus::sta_debug_bus_3_8.vec_127_96   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_VEC_127_96_MSB 31
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_VEC_127_96_LSB 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_VEC_127_96_WIDTH 32
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_VEC_127_96_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_VEC_127_96_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_VEC_127_96_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_VEC_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_VEC_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_3_8_VEC_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_debug_bus::sta_debug_bus_4_8             */
/* Register template: cap_te_csr::sta_debug_bus::sta_debug_bus_4_8         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 314 */
/* Field member: cap_te_csr::sta_debug_bus::sta_debug_bus_4_8.vec_159_128  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_VEC_159_128_MSB 31
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_VEC_159_128_LSB 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_VEC_159_128_WIDTH 32
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_VEC_159_128_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_VEC_159_128_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_VEC_159_128_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_VEC_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_VEC_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_4_8_VEC_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_debug_bus::sta_debug_bus_5_8             */
/* Register template: cap_te_csr::sta_debug_bus::sta_debug_bus_5_8         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 314 */
/* Field member: cap_te_csr::sta_debug_bus::sta_debug_bus_5_8.vec_191_160  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_VEC_191_160_MSB 31
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_VEC_191_160_LSB 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_VEC_191_160_WIDTH 32
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_VEC_191_160_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_VEC_191_160_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_VEC_191_160_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_VEC_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_VEC_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_5_8_VEC_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_debug_bus::sta_debug_bus_6_8             */
/* Register template: cap_te_csr::sta_debug_bus::sta_debug_bus_6_8         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 314 */
/* Field member: cap_te_csr::sta_debug_bus::sta_debug_bus_6_8.vec_223_192  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_VEC_223_192_MSB 31
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_VEC_223_192_LSB 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_VEC_223_192_WIDTH 32
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_VEC_223_192_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_VEC_223_192_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_VEC_223_192_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_VEC_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_VEC_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_6_8_VEC_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_debug_bus::sta_debug_bus_7_8             */
/* Register template: cap_te_csr::sta_debug_bus::sta_debug_bus_7_8         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 314 */
/* Field member: cap_te_csr::sta_debug_bus::sta_debug_bus_7_8.vec_255_224  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_VEC_255_224_MSB 31
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_VEC_255_224_LSB 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_VEC_255_224_WIDTH 32
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_VEC_255_224_READ_ACCESS 1
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_VEC_255_224_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_VEC_255_224_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_VEC_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_VEC_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_DEBUG_BUS_STA_DEBUG_BUS_7_8_VEC_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::cfg_addr_target                              */
/* Register template: cap_te_csr::cfg_addr_target                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 320 */
/* Field member: cap_te_csr::cfg_addr_target.sram                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_ADDR_TARGET_SRAM_MSB 12
#define CAP_TE_CSR_CFG_ADDR_TARGET_SRAM_LSB 6
#define CAP_TE_CSR_CFG_ADDR_TARGET_SRAM_WIDTH 7
#define CAP_TE_CSR_CFG_ADDR_TARGET_SRAM_READ_ACCESS 1
#define CAP_TE_CSR_CFG_ADDR_TARGET_SRAM_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_ADDR_TARGET_SRAM_RESET 0x40
#define CAP_TE_CSR_CFG_ADDR_TARGET_SRAM_FIELD_MASK 0x00001fc0
#define CAP_TE_CSR_CFG_ADDR_TARGET_SRAM_GET(x) (((x) & 0x00001fc0) >> 6)
#define CAP_TE_CSR_CFG_ADDR_TARGET_SRAM_SET(x) (((x) << 6) & 0x00001fc0)
#define CAP_TE_CSR_CFG_ADDR_TARGET_SRAM_MODIFY(r, x) \
   ((((x) << 6) & 0x00001fc0) | ((r) & 0xffffe03f))
/* Field member: cap_te_csr::cfg_addr_target.host                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_ADDR_TARGET_HOST_MSB 5
#define CAP_TE_CSR_CFG_ADDR_TARGET_HOST_LSB 0
#define CAP_TE_CSR_CFG_ADDR_TARGET_HOST_WIDTH 6
#define CAP_TE_CSR_CFG_ADDR_TARGET_HOST_READ_ACCESS 1
#define CAP_TE_CSR_CFG_ADDR_TARGET_HOST_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_ADDR_TARGET_HOST_RESET 0x3f
#define CAP_TE_CSR_CFG_ADDR_TARGET_HOST_FIELD_MASK 0x0000003f
#define CAP_TE_CSR_CFG_ADDR_TARGET_HOST_GET(x) ((x) & 0x0000003f)
#define CAP_TE_CSR_CFG_ADDR_TARGET_HOST_SET(x) ((x) & 0x0000003f)
#define CAP_TE_CSR_CFG_ADDR_TARGET_HOST_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_te_csr::cfg_read_wait_entry                          */
/* Register template: cap_te_csr::cfg_read_wait_entry                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 327 */
/* Field member: cap_te_csr::cfg_read_wait_entry.idx                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_IDX_MSB 3
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_IDX_LSB 0
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_IDX_WIDTH 4
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_IDX_READ_ACCESS 1
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_IDX_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_IDX_RESET 0x0
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_IDX_FIELD_MASK 0x0000000f
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_IDX_GET(x) ((x) & 0x0000000f)
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_IDX_SET(x) ((x) & 0x0000000f)
#define CAP_TE_CSR_CFG_READ_WAIT_ENTRY_IDX_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_te_csr::cfg_page_size                                */
/* Register template: cap_te_csr::cfg_page_size                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 333 */
/* Field member: cap_te_csr::cfg_page_size.sz                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_PAGE_SIZE_SZ_MSB 3
#define CAP_TE_CSR_CFG_PAGE_SIZE_SZ_LSB 0
#define CAP_TE_CSR_CFG_PAGE_SIZE_SZ_WIDTH 4
#define CAP_TE_CSR_CFG_PAGE_SIZE_SZ_READ_ACCESS 1
#define CAP_TE_CSR_CFG_PAGE_SIZE_SZ_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_PAGE_SIZE_SZ_RESET 0x8
#define CAP_TE_CSR_CFG_PAGE_SIZE_SZ_FIELD_MASK 0x0000000f
#define CAP_TE_CSR_CFG_PAGE_SIZE_SZ_GET(x) ((x) & 0x0000000f)
#define CAP_TE_CSR_CFG_PAGE_SIZE_SZ_SET(x) ((x) & 0x0000000f)
#define CAP_TE_CSR_CFG_PAGE_SIZE_SZ_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_te_csr::cfg_timeout                                  */
/* Register template: cap_te_csr::cfg_timeout                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 339 */
/* Field member: cap_te_csr::cfg_timeout.te2mpu                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_TIMEOUT_TE2MPU_MSB 23
#define CAP_TE_CSR_CFG_TIMEOUT_TE2MPU_LSB 0
#define CAP_TE_CSR_CFG_TIMEOUT_TE2MPU_WIDTH 24
#define CAP_TE_CSR_CFG_TIMEOUT_TE2MPU_READ_ACCESS 1
#define CAP_TE_CSR_CFG_TIMEOUT_TE2MPU_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_TIMEOUT_TE2MPU_RESET 0x00ffff
#define CAP_TE_CSR_CFG_TIMEOUT_TE2MPU_FIELD_MASK 0x00ffffff
#define CAP_TE_CSR_CFG_TIMEOUT_TE2MPU_GET(x) ((x) & 0x00ffffff)
#define CAP_TE_CSR_CFG_TIMEOUT_TE2MPU_SET(x) ((x) & 0x00ffffff)
#define CAP_TE_CSR_CFG_TIMEOUT_TE2MPU_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Wide Register type: cap_te_csr::sta_wait_entry                          */
/* Wide Register template: cap_te_csr::sta_wait_entry                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_SIZE 0x20
#define CAP_TE_CSR_STA_WAIT_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_0_23          */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_0_23      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_0_23.key_31_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_KEY_31_0_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_KEY_31_0_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_KEY_31_0_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_KEY_31_0_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_KEY_31_0_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_KEY_31_0_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_KEY_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_KEY_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_0_23_KEY_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_1_23          */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_1_23      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_1_23.key_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_KEY_63_32_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_KEY_63_32_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_KEY_63_32_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_KEY_63_32_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_KEY_63_32_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_KEY_63_32_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_KEY_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_KEY_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_1_23_KEY_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_2_23          */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_2_23      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_2_23.key_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_KEY_95_64_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_KEY_95_64_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_KEY_95_64_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_KEY_95_64_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_KEY_95_64_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_KEY_95_64_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_KEY_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_KEY_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_2_23_KEY_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_3_23          */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_3_23      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_3_23.key_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_KEY_127_96_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_KEY_127_96_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_KEY_127_96_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_KEY_127_96_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_KEY_127_96_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_KEY_127_96_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_KEY_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_KEY_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_3_23_KEY_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_4_23          */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_4_23      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_4_23.key_159_128 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_KEY_159_128_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_KEY_159_128_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_KEY_159_128_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_KEY_159_128_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_KEY_159_128_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_KEY_159_128_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_KEY_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_KEY_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_4_23_KEY_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_5_23          */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_5_23      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_5_23.key_191_160 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_KEY_191_160_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_KEY_191_160_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_KEY_191_160_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_KEY_191_160_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_KEY_191_160_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_KEY_191_160_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_KEY_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_KEY_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_5_23_KEY_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_6_23          */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_6_23      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_6_23.key_223_192 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_KEY_223_192_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_KEY_223_192_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_KEY_223_192_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_KEY_223_192_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_KEY_223_192_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_KEY_223_192_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_KEY_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_KEY_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_6_23_KEY_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_7_23          */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_7_23      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_7_23.key_255_224 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_KEY_255_224_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_KEY_255_224_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_KEY_255_224_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_KEY_255_224_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_KEY_255_224_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_KEY_255_224_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_KEY_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_KEY_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_7_23_KEY_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_8_23          */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_8_23      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_8_23.key_287_256 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_KEY_287_256_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_KEY_287_256_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_KEY_287_256_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_KEY_287_256_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_KEY_287_256_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_KEY_287_256_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_KEY_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_KEY_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_8_23_KEY_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_9_23          */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_9_23      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_9_23.key_319_288 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_KEY_319_288_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_KEY_319_288_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_KEY_319_288_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_KEY_319_288_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_KEY_319_288_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_KEY_319_288_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_KEY_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_KEY_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_9_23_KEY_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_10_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_10_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_10_23.key_351_320 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_KEY_351_320_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_KEY_351_320_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_KEY_351_320_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_KEY_351_320_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_KEY_351_320_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_KEY_351_320_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_KEY_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_KEY_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_10_23_KEY_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_11_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_11_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_11_23.key_383_352 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_KEY_383_352_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_KEY_383_352_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_KEY_383_352_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_KEY_383_352_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_KEY_383_352_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_KEY_383_352_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_KEY_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_KEY_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_11_23_KEY_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_12_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_12_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_12_23.key_415_384 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_KEY_415_384_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_KEY_415_384_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_KEY_415_384_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_KEY_415_384_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_KEY_415_384_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_KEY_415_384_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_KEY_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_KEY_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_12_23_KEY_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_13_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_13_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_13_23.key_447_416 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_KEY_447_416_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_KEY_447_416_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_KEY_447_416_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_KEY_447_416_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_KEY_447_416_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_KEY_447_416_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_KEY_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_KEY_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_13_23_KEY_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_14_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_14_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_14_23.key_479_448 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_KEY_479_448_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_KEY_479_448_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_KEY_479_448_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_KEY_479_448_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_KEY_479_448_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_KEY_479_448_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_KEY_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_KEY_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_14_23_KEY_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_15_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_15_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_15_23.key_511_480 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_KEY_511_480_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_KEY_511_480_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_KEY_511_480_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_KEY_511_480_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_KEY_511_480_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_KEY_511_480_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_KEY_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_KEY_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_15_23_KEY_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_16_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_16_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_16_23.key_543_512 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_KEY_543_512_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_KEY_543_512_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_KEY_543_512_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_KEY_543_512_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_KEY_543_512_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_KEY_543_512_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_KEY_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_KEY_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_16_23_KEY_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_17_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_17_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_17_23.key_575_544 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_KEY_575_544_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_KEY_575_544_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_KEY_575_544_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_KEY_575_544_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_KEY_575_544_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_KEY_575_544_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_KEY_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_KEY_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_17_23_KEY_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_18_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_18_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_18_23.cam_17_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_CAM_17_0_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_CAM_17_0_LSB 14
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_CAM_17_0_WIDTH 18
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_CAM_17_0_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_CAM_17_0_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_CAM_17_0_FIELD_MASK 0xffffc000
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_CAM_17_0_GET(x) \
   (((x) & 0xffffc000) >> 14)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_CAM_17_0_SET(x) \
   (((x) << 14) & 0xffffc000)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_CAM_17_0_MODIFY(r, x) \
   ((((x) << 14) & 0xffffc000) | ((r) & 0x00003fff))
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_18_23.key_589_576 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_KEY_589_576_MSB 13
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_KEY_589_576_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_KEY_589_576_WIDTH 14
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_KEY_589_576_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_KEY_589_576_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_KEY_589_576_FIELD_MASK 0x00003fff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_KEY_589_576_GET(x) \
   ((x) & 0x00003fff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_KEY_589_576_SET(x) \
   ((x) & 0x00003fff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_18_23_KEY_589_576_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_19_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_19_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_19_23.cam_49_18 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_CAM_49_18_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_CAM_49_18_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_CAM_49_18_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_CAM_49_18_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_CAM_49_18_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_CAM_49_18_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_CAM_49_18_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_CAM_49_18_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_19_23_CAM_49_18_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_20_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_20_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_20_23.cam_81_50 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_CAM_81_50_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_CAM_81_50_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_CAM_81_50_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_CAM_81_50_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_CAM_81_50_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_CAM_81_50_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_CAM_81_50_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_CAM_81_50_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_20_23_CAM_81_50_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_21_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_21_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_21_23.haz_5_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_HAZ_5_0_MSB 31
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_HAZ_5_0_LSB 26
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_HAZ_5_0_WIDTH 6
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_HAZ_5_0_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_HAZ_5_0_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_HAZ_5_0_FIELD_MASK 0xfc000000
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_HAZ_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_HAZ_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_HAZ_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_21_23.cam_107_82 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_CAM_107_82_MSB 25
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_CAM_107_82_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_CAM_107_82_WIDTH 26
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_CAM_107_82_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_CAM_107_82_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_CAM_107_82_FIELD_MASK 0x03ffffff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_CAM_107_82_GET(x) \
   ((x) & 0x03ffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_CAM_107_82_SET(x) \
   ((x) & 0x03ffffff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_21_23_CAM_107_82_MODIFY(r, x) \
   (((x) & 0x03ffffff) | ((r) & 0xfc000000))

/* Register type: cap_te_csr::sta_wait_entry::sta_wait_entry_22_23         */
/* Register template: cap_te_csr::sta_wait_entry::sta_wait_entry_22_23     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_22_23.fsm      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_FSM_MSB 13
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_FSM_LSB 11
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_FSM_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_FSM_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_FSM_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_FSM_FIELD_MASK 0x00003800
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_FSM_GET(x) \
   (((x) & 0x00003800) >> 11)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_FSM_SET(x) \
   (((x) << 11) & 0x00003800)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_FSM_MODIFY(r, x) \
   ((((x) << 11) & 0x00003800) | ((r) & 0xffffc7ff))
/* Field member: cap_te_csr::sta_wait_entry::sta_wait_entry_22_23.haz_16_6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_HAZ_16_6_MSB 10
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_HAZ_16_6_LSB 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_HAZ_16_6_WIDTH 11
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_HAZ_16_6_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_HAZ_16_6_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_HAZ_16_6_FIELD_MASK 0x000007ff
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_HAZ_16_6_GET(x) \
   ((x) & 0x000007ff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_HAZ_16_6_SET(x) \
   ((x) & 0x000007ff)
#define CAP_TE_CSR_STA_WAIT_ENTRY_STA_WAIT_ENTRY_22_23_HAZ_16_6_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Wide Register type: cap_te_csr::sta_wait_fsm_states                     */
/* Wide Register template: cap_te_csr::sta_wait_fsm_states                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 354 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_SIZE 0x2
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_BYTE_SIZE 0x8

/* Register type: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2 */
/* Register template: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 354 */
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2.entry10_1_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY10_1_0_MSB 31
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY10_1_0_LSB 30
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY10_1_0_WIDTH 2
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY10_1_0_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY10_1_0_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY10_1_0_FIELD_MASK 0xc0000000
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY10_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY10_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY10_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2.entry9 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY9_MSB 29
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY9_LSB 27
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY9_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY9_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY9_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY9_FIELD_MASK 0x38000000
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY9_GET(x) \
   (((x) & 0x38000000) >> 27)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY9_SET(x) \
   (((x) << 27) & 0x38000000)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY9_MODIFY(r, x) \
   ((((x) << 27) & 0x38000000) | ((r) & 0xc7ffffff))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2.entry8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY8_MSB 26
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY8_LSB 24
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY8_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY8_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY8_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY8_FIELD_MASK 0x07000000
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY8_GET(x) \
   (((x) & 0x07000000) >> 24)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY8_SET(x) \
   (((x) << 24) & 0x07000000)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY8_MODIFY(r, x) \
   ((((x) << 24) & 0x07000000) | ((r) & 0xf8ffffff))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2.entry7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY7_MSB 23
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY7_LSB 21
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY7_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY7_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY7_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY7_FIELD_MASK 0x00e00000
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY7_GET(x) \
   (((x) & 0x00e00000) >> 21)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY7_SET(x) \
   (((x) << 21) & 0x00e00000)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY7_MODIFY(r, x) \
   ((((x) << 21) & 0x00e00000) | ((r) & 0xff1fffff))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2.entry6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY6_MSB 20
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY6_LSB 18
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY6_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY6_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY6_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY6_FIELD_MASK 0x001c0000
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY6_GET(x) \
   (((x) & 0x001c0000) >> 18)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY6_SET(x) \
   (((x) << 18) & 0x001c0000)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY6_MODIFY(r, x) \
   ((((x) << 18) & 0x001c0000) | ((r) & 0xffe3ffff))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2.entry5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY5_MSB 17
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY5_LSB 15
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY5_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY5_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY5_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY5_FIELD_MASK 0x00038000
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY5_GET(x) \
   (((x) & 0x00038000) >> 15)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY5_SET(x) \
   (((x) << 15) & 0x00038000)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY5_MODIFY(r, x) \
   ((((x) << 15) & 0x00038000) | ((r) & 0xfffc7fff))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2.entry4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY4_MSB 14
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY4_LSB 12
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY4_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY4_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY4_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY4_FIELD_MASK 0x00007000
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY4_GET(x) \
   (((x) & 0x00007000) >> 12)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY4_SET(x) \
   (((x) << 12) & 0x00007000)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY4_MODIFY(r, x) \
   ((((x) << 12) & 0x00007000) | ((r) & 0xffff8fff))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2.entry3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY3_MSB 11
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY3_LSB 9
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY3_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY3_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY3_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY3_FIELD_MASK 0x00000e00
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY3_GET(x) \
   (((x) & 0x00000e00) >> 9)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY3_SET(x) \
   (((x) << 9) & 0x00000e00)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY3_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2.entry2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY2_MSB 8
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY2_LSB 6
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY2_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY2_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY2_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY2_FIELD_MASK 0x000001c0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY2_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY2_SET(x) \
   (((x) << 6) & 0x000001c0)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY2_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2.entry1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY1_MSB 5
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY1_LSB 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY1_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY1_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY1_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY1_FIELD_MASK 0x00000038
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY1_GET(x) \
   (((x) & 0x00000038) >> 3)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY1_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY1_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_0_2.entry0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY0_MSB 2
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY0_LSB 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY0_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY0_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY0_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY0_FIELD_MASK 0x00000007
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY0_GET(x) \
   ((x) & 0x00000007)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY0_SET(x) \
   ((x) & 0x00000007)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_0_2_ENTRY0_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_1_2 */
/* Register template: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 354 */
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_1_2.entry15 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY15_MSB 15
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY15_LSB 13
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY15_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY15_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY15_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY15_FIELD_MASK 0x0000e000
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY15_GET(x) \
   (((x) & 0x0000e000) >> 13)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY15_SET(x) \
   (((x) << 13) & 0x0000e000)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY15_MODIFY(r, x) \
   ((((x) << 13) & 0x0000e000) | ((r) & 0xffff1fff))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_1_2.entry14 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY14_MSB 12
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY14_LSB 10
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY14_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY14_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY14_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY14_FIELD_MASK 0x00001c00
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY14_GET(x) \
   (((x) & 0x00001c00) >> 10)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY14_SET(x) \
   (((x) << 10) & 0x00001c00)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY14_MODIFY(r, x) \
   ((((x) << 10) & 0x00001c00) | ((r) & 0xffffe3ff))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_1_2.entry13 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY13_MSB 9
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY13_LSB 7
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY13_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY13_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY13_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY13_FIELD_MASK 0x00000380
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY13_GET(x) \
   (((x) & 0x00000380) >> 7)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY13_SET(x) \
   (((x) << 7) & 0x00000380)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY13_MODIFY(r, x) \
   ((((x) << 7) & 0x00000380) | ((r) & 0xfffffc7f))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_1_2.entry12 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY12_MSB 6
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY12_LSB 4
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY12_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY12_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY12_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY12_FIELD_MASK 0x00000070
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY12_GET(x) \
   (((x) & 0x00000070) >> 4)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY12_SET(x) \
   (((x) << 4) & 0x00000070)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY12_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070) | ((r) & 0xffffff8f))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_1_2.entry11 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY11_MSB 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY11_LSB 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY11_WIDTH 3
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY11_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY11_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY11_FIELD_MASK 0x0000000e
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY11_GET(x) \
   (((x) & 0x0000000e) >> 1)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY11_SET(x) \
   (((x) << 1) & 0x0000000e)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY11_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000e) | ((r) & 0xfffffff1))
/* Field member: cap_te_csr::sta_wait_fsm_states::sta_wait_fsm_states_1_2.entry10_2_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY10_2_2_MSB 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY10_2_2_LSB 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY10_2_2_WIDTH 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY10_2_2_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY10_2_2_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY10_2_2_FIELD_MASK 0x00000001
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY10_2_2_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY10_2_2_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_STA_WAIT_FSM_STATES_STA_WAIT_FSM_STATES_1_2_ENTRY10_2_2_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_te_csr::sta_wait                                */
/* Wide Register template: cap_te_csr::sta_wait                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
#define CAP_TE_CSR_STA_WAIT_SIZE 0x10
#define CAP_TE_CSR_STA_WAIT_BYTE_SIZE 0x40

/* Register type: cap_te_csr::sta_wait::sta_wait_0_16                      */
/* Register template: cap_te_csr::sta_wait::sta_wait_0_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_0_16.entry_dat_31_0        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_ENTRY_DAT_31_0_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_ENTRY_DAT_31_0_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_ENTRY_DAT_31_0_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_ENTRY_DAT_31_0_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_ENTRY_DAT_31_0_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_ENTRY_DAT_31_0_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_ENTRY_DAT_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_ENTRY_DAT_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_0_16_ENTRY_DAT_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_1_16                      */
/* Register template: cap_te_csr::sta_wait::sta_wait_1_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_1_16.entry_dat_63_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_ENTRY_DAT_63_32_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_ENTRY_DAT_63_32_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_ENTRY_DAT_63_32_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_ENTRY_DAT_63_32_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_ENTRY_DAT_63_32_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_ENTRY_DAT_63_32_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_ENTRY_DAT_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_ENTRY_DAT_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_1_16_ENTRY_DAT_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_2_16                      */
/* Register template: cap_te_csr::sta_wait::sta_wait_2_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_2_16.entry_dat_95_64       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_ENTRY_DAT_95_64_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_ENTRY_DAT_95_64_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_ENTRY_DAT_95_64_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_ENTRY_DAT_95_64_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_ENTRY_DAT_95_64_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_ENTRY_DAT_95_64_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_ENTRY_DAT_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_ENTRY_DAT_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_2_16_ENTRY_DAT_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_3_16                      */
/* Register template: cap_te_csr::sta_wait::sta_wait_3_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_3_16.entry_dat_127_96      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_ENTRY_DAT_127_96_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_ENTRY_DAT_127_96_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_ENTRY_DAT_127_96_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_ENTRY_DAT_127_96_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_ENTRY_DAT_127_96_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_ENTRY_DAT_127_96_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_ENTRY_DAT_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_ENTRY_DAT_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_3_16_ENTRY_DAT_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_4_16                      */
/* Register template: cap_te_csr::sta_wait::sta_wait_4_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_4_16.entry_dat_159_128     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_ENTRY_DAT_159_128_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_ENTRY_DAT_159_128_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_ENTRY_DAT_159_128_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_ENTRY_DAT_159_128_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_ENTRY_DAT_159_128_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_ENTRY_DAT_159_128_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_ENTRY_DAT_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_ENTRY_DAT_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_4_16_ENTRY_DAT_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_5_16                      */
/* Register template: cap_te_csr::sta_wait::sta_wait_5_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_5_16.entry_dat_191_160     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_ENTRY_DAT_191_160_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_ENTRY_DAT_191_160_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_ENTRY_DAT_191_160_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_ENTRY_DAT_191_160_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_ENTRY_DAT_191_160_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_ENTRY_DAT_191_160_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_ENTRY_DAT_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_ENTRY_DAT_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_5_16_ENTRY_DAT_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_6_16                      */
/* Register template: cap_te_csr::sta_wait::sta_wait_6_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_6_16.entry_dat_223_192     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_ENTRY_DAT_223_192_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_ENTRY_DAT_223_192_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_ENTRY_DAT_223_192_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_ENTRY_DAT_223_192_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_ENTRY_DAT_223_192_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_ENTRY_DAT_223_192_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_ENTRY_DAT_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_ENTRY_DAT_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_6_16_ENTRY_DAT_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_7_16                      */
/* Register template: cap_te_csr::sta_wait::sta_wait_7_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_7_16.entry_dat_255_224     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_ENTRY_DAT_255_224_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_ENTRY_DAT_255_224_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_ENTRY_DAT_255_224_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_ENTRY_DAT_255_224_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_ENTRY_DAT_255_224_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_ENTRY_DAT_255_224_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_ENTRY_DAT_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_ENTRY_DAT_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_7_16_ENTRY_DAT_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_8_16                      */
/* Register template: cap_te_csr::sta_wait::sta_wait_8_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_8_16.entry_dat_287_256     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_ENTRY_DAT_287_256_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_ENTRY_DAT_287_256_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_ENTRY_DAT_287_256_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_ENTRY_DAT_287_256_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_ENTRY_DAT_287_256_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_ENTRY_DAT_287_256_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_ENTRY_DAT_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_ENTRY_DAT_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_8_16_ENTRY_DAT_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_9_16                      */
/* Register template: cap_te_csr::sta_wait::sta_wait_9_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_9_16.entry_dat_319_288     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_ENTRY_DAT_319_288_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_ENTRY_DAT_319_288_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_ENTRY_DAT_319_288_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_ENTRY_DAT_319_288_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_ENTRY_DAT_319_288_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_ENTRY_DAT_319_288_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_ENTRY_DAT_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_ENTRY_DAT_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_9_16_ENTRY_DAT_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_10_16                     */
/* Register template: cap_te_csr::sta_wait::sta_wait_10_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_10_16.entry_dat_351_320    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_ENTRY_DAT_351_320_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_ENTRY_DAT_351_320_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_ENTRY_DAT_351_320_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_ENTRY_DAT_351_320_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_ENTRY_DAT_351_320_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_ENTRY_DAT_351_320_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_ENTRY_DAT_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_ENTRY_DAT_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_10_16_ENTRY_DAT_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_11_16                     */
/* Register template: cap_te_csr::sta_wait::sta_wait_11_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_11_16.entry_dat_383_352    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_ENTRY_DAT_383_352_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_ENTRY_DAT_383_352_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_ENTRY_DAT_383_352_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_ENTRY_DAT_383_352_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_ENTRY_DAT_383_352_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_ENTRY_DAT_383_352_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_ENTRY_DAT_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_ENTRY_DAT_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_11_16_ENTRY_DAT_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_12_16                     */
/* Register template: cap_te_csr::sta_wait::sta_wait_12_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_12_16.entry_dat_415_384    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_ENTRY_DAT_415_384_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_ENTRY_DAT_415_384_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_ENTRY_DAT_415_384_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_ENTRY_DAT_415_384_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_ENTRY_DAT_415_384_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_ENTRY_DAT_415_384_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_ENTRY_DAT_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_ENTRY_DAT_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_12_16_ENTRY_DAT_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_13_16                     */
/* Register template: cap_te_csr::sta_wait::sta_wait_13_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_13_16.entry_dat_447_416    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_ENTRY_DAT_447_416_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_ENTRY_DAT_447_416_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_ENTRY_DAT_447_416_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_ENTRY_DAT_447_416_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_ENTRY_DAT_447_416_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_ENTRY_DAT_447_416_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_ENTRY_DAT_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_ENTRY_DAT_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_13_16_ENTRY_DAT_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_14_16                     */
/* Register template: cap_te_csr::sta_wait::sta_wait_14_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_14_16.entry_dat_479_448    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_ENTRY_DAT_479_448_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_ENTRY_DAT_479_448_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_ENTRY_DAT_479_448_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_ENTRY_DAT_479_448_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_ENTRY_DAT_479_448_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_ENTRY_DAT_479_448_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_ENTRY_DAT_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_ENTRY_DAT_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_14_16_ENTRY_DAT_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_wait::sta_wait_15_16                     */
/* Register template: cap_te_csr::sta_wait::sta_wait_15_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
/* Field member: cap_te_csr::sta_wait::sta_wait_15_16.entry_dat_511_480    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_ENTRY_DAT_511_480_MSB 31
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_ENTRY_DAT_511_480_LSB 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_ENTRY_DAT_511_480_WIDTH 32
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_ENTRY_DAT_511_480_READ_ACCESS 1
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_ENTRY_DAT_511_480_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_ENTRY_DAT_511_480_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_ENTRY_DAT_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_ENTRY_DAT_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_WAIT_STA_WAIT_15_16_ENTRY_DAT_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_axi_err                                  */
/* Register template: cap_te_csr::sta_axi_err                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 384 */
/* Field member: cap_te_csr::sta_axi_err.id                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_AXI_ERR_ID_MSB 8
#define CAP_TE_CSR_STA_AXI_ERR_ID_LSB 2
#define CAP_TE_CSR_STA_AXI_ERR_ID_WIDTH 7
#define CAP_TE_CSR_STA_AXI_ERR_ID_READ_ACCESS 1
#define CAP_TE_CSR_STA_AXI_ERR_ID_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_AXI_ERR_ID_FIELD_MASK 0x000001fc
#define CAP_TE_CSR_STA_AXI_ERR_ID_GET(x) (((x) & 0x000001fc) >> 2)
#define CAP_TE_CSR_STA_AXI_ERR_ID_SET(x) (((x) << 2) & 0x000001fc)
#define CAP_TE_CSR_STA_AXI_ERR_ID_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: cap_te_csr::sta_axi_err.resp                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_AXI_ERR_RESP_MSB 1
#define CAP_TE_CSR_STA_AXI_ERR_RESP_LSB 0
#define CAP_TE_CSR_STA_AXI_ERR_RESP_WIDTH 2
#define CAP_TE_CSR_STA_AXI_ERR_RESP_READ_ACCESS 1
#define CAP_TE_CSR_STA_AXI_ERR_RESP_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_AXI_ERR_RESP_FIELD_MASK 0x00000003
#define CAP_TE_CSR_STA_AXI_ERR_RESP_GET(x) ((x) & 0x00000003)
#define CAP_TE_CSR_STA_AXI_ERR_RESP_SET(x) ((x) & 0x00000003)
#define CAP_TE_CSR_STA_AXI_ERR_RESP_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: cap_te_csr::sta_bad_axi_read                        */
/* Wide Register template: cap_te_csr::sta_bad_axi_read                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 391 */
#define CAP_TE_CSR_STA_BAD_AXI_READ_SIZE 0x4
#define CAP_TE_CSR_STA_BAD_AXI_READ_BYTE_SIZE 0x10

/* Register type: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_0_3       */
/* Register template: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_0_3   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 391 */
/* Field member: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_0_3.addr_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_ADDR_31_0_MSB 31
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_ADDR_31_0_LSB 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_ADDR_31_0_WIDTH 32
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_ADDR_31_0_READ_ACCESS 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_ADDR_31_0_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_ADDR_31_0_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_ADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_ADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_0_3_ADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_1_3       */
/* Register template: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_1_3   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 391 */
/* Field member: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_1_3.addr_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_ADDR_63_32_MSB 31
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_ADDR_63_32_LSB 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_ADDR_63_32_WIDTH 32
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_ADDR_63_32_READ_ACCESS 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_ADDR_63_32_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_ADDR_63_32_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_ADDR_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_ADDR_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_1_3_ADDR_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_2_3       */
/* Register template: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_2_3   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 391 */
/* Field member: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_2_3.sz     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_SZ_MSB 14
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_SZ_LSB 12
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_SZ_WIDTH 3
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_SZ_READ_ACCESS 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_SZ_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_SZ_FIELD_MASK 0x00007000
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_SZ_GET(x) \
   (((x) & 0x00007000) >> 12)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_SZ_SET(x) \
   (((x) << 12) & 0x00007000)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_SZ_MODIFY(r, x) \
   ((((x) << 12) & 0x00007000) | ((r) & 0xffff8fff))
/* Field member: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_2_3.len    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_LEN_MSB 11
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_LEN_LSB 8
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_LEN_WIDTH 4
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_LEN_READ_ACCESS 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_LEN_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_LEN_FIELD_MASK 0x00000f00
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_LEN_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_LEN_SET(x) \
   (((x) << 8) & 0x00000f00)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_LEN_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_2_3.id     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ID_MSB 7
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ID_LSB 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ID_WIDTH 7
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ID_READ_ACCESS 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ID_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ID_FIELD_MASK 0x000000fe
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ID_GET(x) \
   (((x) & 0x000000fe) >> 1)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ID_SET(x) \
   (((x) << 1) & 0x000000fe)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ID_MODIFY(r, x) \
   ((((x) << 1) & 0x000000fe) | ((r) & 0xffffff01))
/* Field member: cap_te_csr::sta_bad_axi_read::sta_bad_axi_read_2_3.addr_64_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ADDR_64_64_MSB 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ADDR_64_64_LSB 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ADDR_64_64_WIDTH 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ADDR_64_64_READ_ACCESS 1
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ADDR_64_64_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ADDR_64_64_FIELD_MASK 0x00000001
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ADDR_64_64_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ADDR_64_64_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_STA_BAD_AXI_READ_STA_BAD_AXI_READ_2_3_ADDR_64_64_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::csr_intr                                     */
/* Register template: cap_te_csr::csr_intr                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 113 */
/* Field member: cap_te_csr::csr_intr.dowstream_enable                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::csr_intr.dowstream                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_te_csr::int_groups                                      */
/* Group template: cap_te_csr::intgrp_status                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 97 */
#define CAP_TE_CSR_INT_GROUPS_SIZE 0x4
#define CAP_TE_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_te_csr::intgrp_status.intreg                       */
/* Register type referenced: cap_te_csr::int_groups::intreg                */
/* Register template referenced: cap_te_csr::intreg_status                 */
#define CAP_TE_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_TE_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_TE_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_TE_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_TE_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffc
#define CAP_TE_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_TE_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_te_csr::intgrp_status.int_enable_rw_reg            */
/* Register type referenced: cap_te_csr::int_groups::int_enable_rw_reg     */
/* Register template referenced: cap_te_csr::intreg_enable                 */
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000003
/* Register member: cap_te_csr::intgrp_status.int_rw_reg                   */
/* Register type referenced: cap_te_csr::int_groups::int_rw_reg            */
/* Register template referenced: cap_te_csr::intreg_status                 */
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffc
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_te_csr::int_groups::intreg                           */
/* Register template: cap_te_csr::intreg_status                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 47 */
/* Field member: cap_te_csr::intreg_status.int_info_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_MSB 1
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_LSB 1
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::intreg_status.int_err_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_MSB 0
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_LSB 0
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_WRITE_ACCESS 0
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::int_groups::int_enable_rw_reg                */
/* Register template: cap_te_csr::intreg_enable                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 35 */
/* Field member: cap_te_csr::intreg_enable.int_info_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_MSB 1
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_LSB 1
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_FIELD_MASK 0x00000002
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::intreg_enable.int_err_enable                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_MSB 0
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_LSB 0
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::int_groups::int_rw_reg                       */
/* Register template: cap_te_csr::intreg_status                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 47 */
/* Field member: cap_te_csr::intreg_status.int_info_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_MSB 1
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_LSB 1
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::intreg_status.int_err_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_MSB 0
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_LSB 0
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_WRITE_ACCESS 0
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_te_csr::int_err                                         */
/* Group template: cap_te_csr::intgrp                                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 76 */
#define CAP_TE_CSR_INT_ERR_SIZE 0x4
#define CAP_TE_CSR_INT_ERR_BYTE_SIZE 0x10
/* Register member: cap_te_csr::intgrp.intreg                              */
/* Register type referenced: cap_te_csr::int_err::intreg                   */
/* Register template referenced: cap_te_csr::intreg                        */
#define CAP_TE_CSR_INT_ERR_INTREG_OFFSET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_BYTE_OFFSET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_RESET_VALUE 0x00000000
#define CAP_TE_CSR_INT_ERR_INTREG_RESET_MASK 0xffffffff
#define CAP_TE_CSR_INT_ERR_INTREG_READ_MASK 0xffffffff
#define CAP_TE_CSR_INT_ERR_INTREG_WRITE_MASK 0x000fffff
/* Register member: cap_te_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_te_csr::int_err::int_test_set             */
/* Register template referenced: cap_te_csr::intreg                        */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_OFFSET 0x1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_WRITE_MASK 0x000fffff
/* Register member: cap_te_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_te_csr::int_err::int_enable_set           */
/* Register template referenced: cap_te_csr::intreg_enable                 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_OFFSET 0x2
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_WRITE_MASK 0x000fffff
/* Register member: cap_te_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_te_csr::int_err::int_enable_clear         */
/* Register template referenced: cap_te_csr::intreg_enable                 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_MASK 0x000fffff

/* Register type: cap_te_csr::int_err::intreg                              */
/* Register template: cap_te_csr::intreg                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 12 */
/* Field member: cap_te_csr::intreg.loaded_but_no_proc_tbl_vld_interrupt   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_MSB 19
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_LSB 19
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_te_csr::intreg.loaded_but_no_proc_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_INTERRUPT_MSB 18
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_INTERRUPT_LSB 18
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TE_CSR_INT_ERR_INTREG_LOADED_BUT_NO_PROC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_te_csr::intreg.both_pend_went_up_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_WENT_UP_INTERRUPT_MSB 17
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_WENT_UP_INTERRUPT_LSB 17
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_WENT_UP_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_WENT_UP_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_WENT_UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_WENT_UP_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_WENT_UP_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_WENT_UP_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_WENT_UP_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_WENT_UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_te_csr::intreg.pend_wo_proc_down_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_PROC_DOWN_INTERRUPT_MSB 16
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_PROC_DOWN_INTERRUPT_LSB 16
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_PROC_DOWN_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_PROC_DOWN_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_PROC_DOWN_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_PROC_DOWN_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_PROC_DOWN_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_PROC_DOWN_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_PROC_DOWN_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_PROC_DOWN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_te_csr::intreg.both_pend_down_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_DOWN_INTERRUPT_MSB 15
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_DOWN_INTERRUPT_LSB 15
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_DOWN_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_DOWN_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_DOWN_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_DOWN_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_DOWN_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_DOWN_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_DOWN_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TE_CSR_INT_ERR_INTREG_BOTH_PEND_DOWN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_te_csr::intreg.pend1_wo_pend0_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_PEND1_WO_PEND0_INTERRUPT_MSB 14
#define CAP_TE_CSR_INT_ERR_INTREG_PEND1_WO_PEND0_INTERRUPT_LSB 14
#define CAP_TE_CSR_INT_ERR_INTREG_PEND1_WO_PEND0_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_PEND1_WO_PEND0_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_PEND1_WO_PEND0_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_PEND1_WO_PEND0_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_PEND1_WO_PEND0_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_TE_CSR_INT_ERR_INTREG_PEND1_WO_PEND0_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TE_CSR_INT_ERR_INTREG_PEND1_WO_PEND0_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TE_CSR_INT_ERR_INTREG_PEND1_WO_PEND0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_te_csr::intreg.pend_wo_wb_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_WB_INTERRUPT_MSB 13
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_WB_INTERRUPT_LSB 13
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_WB_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_WB_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_WB_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_WB_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_WB_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_WB_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_WB_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TE_CSR_INT_ERR_INTREG_PEND_WO_WB_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_te_csr::intreg.proc_tbl_vld_wo_proc_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_PROC_TBL_VLD_WO_PROC_INTERRUPT_MSB 12
#define CAP_TE_CSR_INT_ERR_INTREG_PROC_TBL_VLD_WO_PROC_INTERRUPT_LSB 12
#define CAP_TE_CSR_INT_ERR_INTREG_PROC_TBL_VLD_WO_PROC_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_PROC_TBL_VLD_WO_PROC_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_PROC_TBL_VLD_WO_PROC_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_PROC_TBL_VLD_WO_PROC_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_PROC_TBL_VLD_WO_PROC_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_TE_CSR_INT_ERR_INTREG_PROC_TBL_VLD_WO_PROC_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TE_CSR_INT_ERR_INTREG_PROC_TBL_VLD_WO_PROC_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TE_CSR_INT_ERR_INTREG_PROC_TBL_VLD_WO_PROC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_te_csr::intreg.axi_req_idx_fifo_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_REQ_IDX_FIFO_INTERRUPT_MSB 11
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_REQ_IDX_FIFO_INTERRUPT_LSB 11
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_REQ_IDX_FIFO_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_REQ_IDX_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_REQ_IDX_FIFO_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_REQ_IDX_FIFO_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_REQ_IDX_FIFO_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_REQ_IDX_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_REQ_IDX_FIFO_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_REQ_IDX_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_te_csr::intreg.mpu_req_idx_fifo_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_MPU_REQ_IDX_FIFO_INTERRUPT_MSB 10
#define CAP_TE_CSR_INT_ERR_INTREG_MPU_REQ_IDX_FIFO_INTERRUPT_LSB 10
#define CAP_TE_CSR_INT_ERR_INTREG_MPU_REQ_IDX_FIFO_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_MPU_REQ_IDX_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_MPU_REQ_IDX_FIFO_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_MPU_REQ_IDX_FIFO_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_MPU_REQ_IDX_FIFO_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_TE_CSR_INT_ERR_INTREG_MPU_REQ_IDX_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TE_CSR_INT_ERR_INTREG_MPU_REQ_IDX_FIFO_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TE_CSR_INT_ERR_INTREG_MPU_REQ_IDX_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_te_csr::intreg.tcam_rsp_idx_fifo_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_RSP_IDX_FIFO_INTERRUPT_MSB 9
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_RSP_IDX_FIFO_INTERRUPT_LSB 9
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_RSP_IDX_FIFO_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_RSP_IDX_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_RSP_IDX_FIFO_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_RSP_IDX_FIFO_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_RSP_IDX_FIFO_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_RSP_IDX_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_RSP_IDX_FIFO_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_RSP_IDX_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_te_csr::intreg.tcam_req_idx_fifo_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_REQ_IDX_FIFO_INTERRUPT_MSB 8
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_REQ_IDX_FIFO_INTERRUPT_LSB 8
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_REQ_IDX_FIFO_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_REQ_IDX_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_REQ_IDX_FIFO_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_REQ_IDX_FIFO_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_REQ_IDX_FIFO_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_REQ_IDX_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_REQ_IDX_FIFO_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TE_CSR_INT_ERR_INTREG_TCAM_REQ_IDX_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_te_csr::intreg.axi_bad_read_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_BAD_READ_INTERRUPT_MSB 7
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_BAD_READ_INTERRUPT_LSB 7
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_BAD_READ_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_BAD_READ_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_BAD_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_BAD_READ_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_BAD_READ_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_BAD_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_BAD_READ_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_BAD_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_te_csr::intreg.axi_rdrsp_err_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_RDRSP_ERR_INTERRUPT_MSB 6
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_RDRSP_ERR_INTERRUPT_LSB 6
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_RDRSP_ERR_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_RDRSP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_RDRSP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_RDRSP_ERR_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_RDRSP_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_RDRSP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_RDRSP_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TE_CSR_INT_ERR_INTREG_AXI_RDRSP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_te_csr::intreg.te2mpu_timeout_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_TE2MPU_TIMEOUT_INTERRUPT_MSB 5
#define CAP_TE_CSR_INT_ERR_INTREG_TE2MPU_TIMEOUT_INTERRUPT_LSB 5
#define CAP_TE_CSR_INT_ERR_INTREG_TE2MPU_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_TE2MPU_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_TE2MPU_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_TE2MPU_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_TE2MPU_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_TE_CSR_INT_ERR_INTREG_TE2MPU_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TE_CSR_INT_ERR_INTREG_TE2MPU_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TE_CSR_INT_ERR_INTREG_TE2MPU_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_te_csr::intreg.spurious_tcam_rsp_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_TCAM_RSP_INTERRUPT_MSB 4
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_TCAM_RSP_INTERRUPT_LSB 4
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_TCAM_RSP_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_TCAM_RSP_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_TCAM_RSP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_TCAM_RSP_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_TCAM_RSP_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_TCAM_RSP_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_TCAM_RSP_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_TCAM_RSP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_te_csr::intreg.spurious_axi_rsp_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_AXI_RSP_INTERRUPT_MSB 3
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_AXI_RSP_INTERRUPT_LSB 3
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_AXI_RSP_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_AXI_RSP_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_AXI_RSP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_AXI_RSP_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_AXI_RSP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_AXI_RSP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_AXI_RSP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TE_CSR_INT_ERR_INTREG_SPURIOUS_AXI_RSP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_te_csr::intreg.phv_max_size_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_PHV_MAX_SIZE_INTERRUPT_MSB 2
#define CAP_TE_CSR_INT_ERR_INTREG_PHV_MAX_SIZE_INTERRUPT_LSB 2
#define CAP_TE_CSR_INT_ERR_INTREG_PHV_MAX_SIZE_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_PHV_MAX_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_PHV_MAX_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_PHV_MAX_SIZE_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_PHV_MAX_SIZE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TE_CSR_INT_ERR_INTREG_PHV_MAX_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TE_CSR_INT_ERR_INTREG_PHV_MAX_SIZE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TE_CSR_INT_ERR_INTREG_PHV_MAX_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_te_csr::intreg.miss_eop_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_EOP_INTERRUPT_MSB 1
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_EOP_INTERRUPT_LSB 1
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_EOP_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_EOP_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_EOP_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_EOP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::intreg.miss_sop_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_SOP_INTERRUPT_MSB 0
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_SOP_INTERRUPT_LSB 0
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_SOP_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_SOP_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_SOP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_SOP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_SOP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_ERR_INTREG_MISS_SOP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::int_err::int_test_set                        */
/* Register template: cap_te_csr::intreg                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 12 */
/* Field member: cap_te_csr::intreg.loaded_but_no_proc_tbl_vld_interrupt   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_MSB 19
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_LSB 19
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_TBL_VLD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_te_csr::intreg.loaded_but_no_proc_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_INTERRUPT_MSB 18
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_INTERRUPT_LSB 18
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_LOADED_BUT_NO_PROC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_te_csr::intreg.both_pend_went_up_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_WENT_UP_INTERRUPT_MSB 17
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_WENT_UP_INTERRUPT_LSB 17
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_WENT_UP_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_WENT_UP_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_WENT_UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_WENT_UP_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_WENT_UP_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_WENT_UP_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_WENT_UP_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_WENT_UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_te_csr::intreg.pend_wo_proc_down_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_PROC_DOWN_INTERRUPT_MSB 16
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_PROC_DOWN_INTERRUPT_LSB 16
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_PROC_DOWN_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_PROC_DOWN_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_PROC_DOWN_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_PROC_DOWN_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_PROC_DOWN_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_PROC_DOWN_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_PROC_DOWN_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_PROC_DOWN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_te_csr::intreg.both_pend_down_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_DOWN_INTERRUPT_MSB 15
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_DOWN_INTERRUPT_LSB 15
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_DOWN_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_DOWN_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_DOWN_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_DOWN_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_DOWN_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_DOWN_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_DOWN_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_BOTH_PEND_DOWN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_te_csr::intreg.pend1_wo_pend0_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND1_WO_PEND0_INTERRUPT_MSB 14
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND1_WO_PEND0_INTERRUPT_LSB 14
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND1_WO_PEND0_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND1_WO_PEND0_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND1_WO_PEND0_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND1_WO_PEND0_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND1_WO_PEND0_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND1_WO_PEND0_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND1_WO_PEND0_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND1_WO_PEND0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_te_csr::intreg.pend_wo_wb_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_WB_INTERRUPT_MSB 13
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_WB_INTERRUPT_LSB 13
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_WB_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_WB_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_WB_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_WB_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_WB_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_WB_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_WB_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PEND_WO_WB_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_te_csr::intreg.proc_tbl_vld_wo_proc_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PROC_TBL_VLD_WO_PROC_INTERRUPT_MSB 12
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PROC_TBL_VLD_WO_PROC_INTERRUPT_LSB 12
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PROC_TBL_VLD_WO_PROC_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PROC_TBL_VLD_WO_PROC_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PROC_TBL_VLD_WO_PROC_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PROC_TBL_VLD_WO_PROC_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PROC_TBL_VLD_WO_PROC_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PROC_TBL_VLD_WO_PROC_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PROC_TBL_VLD_WO_PROC_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PROC_TBL_VLD_WO_PROC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_te_csr::intreg.axi_req_idx_fifo_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_REQ_IDX_FIFO_INTERRUPT_MSB 11
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_REQ_IDX_FIFO_INTERRUPT_LSB 11
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_REQ_IDX_FIFO_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_REQ_IDX_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_REQ_IDX_FIFO_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_REQ_IDX_FIFO_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_REQ_IDX_FIFO_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_REQ_IDX_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_REQ_IDX_FIFO_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_REQ_IDX_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_te_csr::intreg.mpu_req_idx_fifo_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MPU_REQ_IDX_FIFO_INTERRUPT_MSB 10
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MPU_REQ_IDX_FIFO_INTERRUPT_LSB 10
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MPU_REQ_IDX_FIFO_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MPU_REQ_IDX_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MPU_REQ_IDX_FIFO_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MPU_REQ_IDX_FIFO_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MPU_REQ_IDX_FIFO_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MPU_REQ_IDX_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MPU_REQ_IDX_FIFO_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MPU_REQ_IDX_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_te_csr::intreg.tcam_rsp_idx_fifo_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_RSP_IDX_FIFO_INTERRUPT_MSB 9
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_RSP_IDX_FIFO_INTERRUPT_LSB 9
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_RSP_IDX_FIFO_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_RSP_IDX_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_RSP_IDX_FIFO_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_RSP_IDX_FIFO_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_RSP_IDX_FIFO_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_RSP_IDX_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_RSP_IDX_FIFO_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_RSP_IDX_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_te_csr::intreg.tcam_req_idx_fifo_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_REQ_IDX_FIFO_INTERRUPT_MSB 8
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_REQ_IDX_FIFO_INTERRUPT_LSB 8
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_REQ_IDX_FIFO_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_REQ_IDX_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_REQ_IDX_FIFO_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_REQ_IDX_FIFO_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_REQ_IDX_FIFO_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_REQ_IDX_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_REQ_IDX_FIFO_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TCAM_REQ_IDX_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_te_csr::intreg.axi_bad_read_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_BAD_READ_INTERRUPT_MSB 7
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_BAD_READ_INTERRUPT_LSB 7
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_BAD_READ_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_BAD_READ_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_BAD_READ_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_BAD_READ_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_BAD_READ_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_BAD_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_BAD_READ_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_BAD_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_te_csr::intreg.axi_rdrsp_err_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_RDRSP_ERR_INTERRUPT_MSB 6
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_RDRSP_ERR_INTERRUPT_LSB 6
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_RDRSP_ERR_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_RDRSP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_RDRSP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_RDRSP_ERR_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_RDRSP_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_RDRSP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_RDRSP_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_AXI_RDRSP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_te_csr::intreg.te2mpu_timeout_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TE2MPU_TIMEOUT_INTERRUPT_MSB 5
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TE2MPU_TIMEOUT_INTERRUPT_LSB 5
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TE2MPU_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TE2MPU_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TE2MPU_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TE2MPU_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TE2MPU_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TE2MPU_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TE2MPU_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_TE2MPU_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_te_csr::intreg.spurious_tcam_rsp_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_TCAM_RSP_INTERRUPT_MSB 4
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_TCAM_RSP_INTERRUPT_LSB 4
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_TCAM_RSP_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_TCAM_RSP_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_TCAM_RSP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_TCAM_RSP_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_TCAM_RSP_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_TCAM_RSP_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_TCAM_RSP_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_TCAM_RSP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_te_csr::intreg.spurious_axi_rsp_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_AXI_RSP_INTERRUPT_MSB 3
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_AXI_RSP_INTERRUPT_LSB 3
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_AXI_RSP_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_AXI_RSP_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_AXI_RSP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_AXI_RSP_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_AXI_RSP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_AXI_RSP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_AXI_RSP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_SPURIOUS_AXI_RSP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_te_csr::intreg.phv_max_size_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PHV_MAX_SIZE_INTERRUPT_MSB 2
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PHV_MAX_SIZE_INTERRUPT_LSB 2
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PHV_MAX_SIZE_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PHV_MAX_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PHV_MAX_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PHV_MAX_SIZE_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PHV_MAX_SIZE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PHV_MAX_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PHV_MAX_SIZE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_PHV_MAX_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_te_csr::intreg.miss_eop_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_EOP_INTERRUPT_MSB 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_EOP_INTERRUPT_LSB 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_EOP_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_EOP_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_EOP_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_EOP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::intreg.miss_sop_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_SOP_INTERRUPT_MSB 0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_SOP_INTERRUPT_LSB 0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_SOP_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_SOP_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_SOP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_SOP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_SOP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_ERR_INT_TEST_SET_MISS_SOP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::int_err::int_enable_set                      */
/* Register template: cap_te_csr::intreg_enable                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 35 */
/* Field member: cap_te_csr::intreg_enable.loaded_but_no_proc_tbl_vld_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_MSB 19
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_LSB 19
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_FIELD_MASK 0x00080000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_te_csr::intreg_enable.loaded_but_no_proc_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_ENABLE_MSB 18
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_ENABLE_LSB 18
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_ENABLE_FIELD_MASK 0x00040000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_LOADED_BUT_NO_PROC_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_te_csr::intreg_enable.both_pend_went_up_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_WENT_UP_ENABLE_MSB 17
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_WENT_UP_ENABLE_LSB 17
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_WENT_UP_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_WENT_UP_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_WENT_UP_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_WENT_UP_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_WENT_UP_ENABLE_FIELD_MASK 0x00020000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_WENT_UP_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_WENT_UP_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_WENT_UP_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_te_csr::intreg_enable.pend_wo_proc_down_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_PROC_DOWN_ENABLE_MSB 16
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_PROC_DOWN_ENABLE_LSB 16
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_PROC_DOWN_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_PROC_DOWN_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_PROC_DOWN_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_PROC_DOWN_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_PROC_DOWN_ENABLE_FIELD_MASK 0x00010000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_PROC_DOWN_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_PROC_DOWN_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_PROC_DOWN_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_te_csr::intreg_enable.both_pend_down_enable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_DOWN_ENABLE_MSB 15
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_DOWN_ENABLE_LSB 15
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_DOWN_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_DOWN_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_DOWN_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_DOWN_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_DOWN_ENABLE_FIELD_MASK 0x00008000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_DOWN_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_DOWN_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_BOTH_PEND_DOWN_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_te_csr::intreg_enable.pend1_wo_pend0_enable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND1_WO_PEND0_ENABLE_MSB 14
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND1_WO_PEND0_ENABLE_LSB 14
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND1_WO_PEND0_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND1_WO_PEND0_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND1_WO_PEND0_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND1_WO_PEND0_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND1_WO_PEND0_ENABLE_FIELD_MASK 0x00004000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND1_WO_PEND0_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND1_WO_PEND0_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND1_WO_PEND0_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_te_csr::intreg_enable.pend_wo_wb_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_WB_ENABLE_MSB 13
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_WB_ENABLE_LSB 13
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_WB_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_WB_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_WB_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_WB_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_WB_ENABLE_FIELD_MASK 0x00002000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_WB_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_WB_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PEND_WO_WB_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_te_csr::intreg_enable.proc_tbl_vld_wo_proc_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PROC_TBL_VLD_WO_PROC_ENABLE_MSB 12
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PROC_TBL_VLD_WO_PROC_ENABLE_LSB 12
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PROC_TBL_VLD_WO_PROC_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PROC_TBL_VLD_WO_PROC_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PROC_TBL_VLD_WO_PROC_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PROC_TBL_VLD_WO_PROC_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PROC_TBL_VLD_WO_PROC_ENABLE_FIELD_MASK 0x00001000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PROC_TBL_VLD_WO_PROC_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PROC_TBL_VLD_WO_PROC_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PROC_TBL_VLD_WO_PROC_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_te_csr::intreg_enable.axi_req_idx_fifo_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_REQ_IDX_FIFO_ENABLE_MSB 11
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_REQ_IDX_FIFO_ENABLE_LSB 11
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_REQ_IDX_FIFO_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_REQ_IDX_FIFO_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_REQ_IDX_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_REQ_IDX_FIFO_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_REQ_IDX_FIFO_ENABLE_FIELD_MASK 0x00000800
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_REQ_IDX_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_REQ_IDX_FIFO_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_REQ_IDX_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_te_csr::intreg_enable.mpu_req_idx_fifo_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MPU_REQ_IDX_FIFO_ENABLE_MSB 10
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MPU_REQ_IDX_FIFO_ENABLE_LSB 10
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MPU_REQ_IDX_FIFO_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MPU_REQ_IDX_FIFO_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MPU_REQ_IDX_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MPU_REQ_IDX_FIFO_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MPU_REQ_IDX_FIFO_ENABLE_FIELD_MASK 0x00000400
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MPU_REQ_IDX_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MPU_REQ_IDX_FIFO_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MPU_REQ_IDX_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_te_csr::intreg_enable.tcam_rsp_idx_fifo_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_RSP_IDX_FIFO_ENABLE_MSB 9
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_RSP_IDX_FIFO_ENABLE_LSB 9
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_RSP_IDX_FIFO_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_RSP_IDX_FIFO_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_RSP_IDX_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_RSP_IDX_FIFO_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_RSP_IDX_FIFO_ENABLE_FIELD_MASK 0x00000200
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_RSP_IDX_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_RSP_IDX_FIFO_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_RSP_IDX_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_te_csr::intreg_enable.tcam_req_idx_fifo_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_REQ_IDX_FIFO_ENABLE_MSB 8
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_REQ_IDX_FIFO_ENABLE_LSB 8
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_REQ_IDX_FIFO_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_REQ_IDX_FIFO_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_REQ_IDX_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_REQ_IDX_FIFO_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_REQ_IDX_FIFO_ENABLE_FIELD_MASK 0x00000100
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_REQ_IDX_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_REQ_IDX_FIFO_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TCAM_REQ_IDX_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_te_csr::intreg_enable.axi_bad_read_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_BAD_READ_ENABLE_MSB 7
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_BAD_READ_ENABLE_LSB 7
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_BAD_READ_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_BAD_READ_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_BAD_READ_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_BAD_READ_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_BAD_READ_ENABLE_FIELD_MASK 0x00000080
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_BAD_READ_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_BAD_READ_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_BAD_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_te_csr::intreg_enable.axi_rdrsp_err_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_RDRSP_ERR_ENABLE_MSB 6
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_RDRSP_ERR_ENABLE_LSB 6
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_RDRSP_ERR_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_RDRSP_ERR_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_RDRSP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_RDRSP_ERR_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_RDRSP_ERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_RDRSP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_RDRSP_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_AXI_RDRSP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_te_csr::intreg_enable.te2mpu_timeout_enable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TE2MPU_TIMEOUT_ENABLE_MSB 5
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TE2MPU_TIMEOUT_ENABLE_LSB 5
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TE2MPU_TIMEOUT_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TE2MPU_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TE2MPU_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TE2MPU_TIMEOUT_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TE2MPU_TIMEOUT_ENABLE_FIELD_MASK 0x00000020
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TE2MPU_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TE2MPU_TIMEOUT_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_TE2MPU_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_te_csr::intreg_enable.spurious_tcam_rsp_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_TCAM_RSP_ENABLE_MSB 4
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_TCAM_RSP_ENABLE_LSB 4
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_TCAM_RSP_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_TCAM_RSP_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_TCAM_RSP_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_TCAM_RSP_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_TCAM_RSP_ENABLE_FIELD_MASK 0x00000010
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_TCAM_RSP_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_TCAM_RSP_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_TCAM_RSP_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_te_csr::intreg_enable.spurious_axi_rsp_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_AXI_RSP_ENABLE_MSB 3
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_AXI_RSP_ENABLE_LSB 3
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_AXI_RSP_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_AXI_RSP_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_AXI_RSP_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_AXI_RSP_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_AXI_RSP_ENABLE_FIELD_MASK 0x00000008
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_AXI_RSP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_AXI_RSP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_SPURIOUS_AXI_RSP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_te_csr::intreg_enable.phv_max_size_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PHV_MAX_SIZE_ENABLE_MSB 2
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PHV_MAX_SIZE_ENABLE_LSB 2
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PHV_MAX_SIZE_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PHV_MAX_SIZE_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PHV_MAX_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PHV_MAX_SIZE_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PHV_MAX_SIZE_ENABLE_FIELD_MASK 0x00000004
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PHV_MAX_SIZE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PHV_MAX_SIZE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_PHV_MAX_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_te_csr::intreg_enable.miss_eop_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_EOP_ENABLE_MSB 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_EOP_ENABLE_LSB 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_EOP_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_EOP_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_EOP_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_EOP_ENABLE_FIELD_MASK 0x00000002
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_EOP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_EOP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::intreg_enable.miss_sop_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_SOP_ENABLE_MSB 0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_SOP_ENABLE_LSB 0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_SOP_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_SOP_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_SOP_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_SOP_ENABLE_FIELD_MASK 0x00000001
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_SOP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_SOP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_SET_MISS_SOP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::int_err::int_enable_clear                    */
/* Register template: cap_te_csr::intreg_enable                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 35 */
/* Field member: cap_te_csr::intreg_enable.loaded_but_no_proc_tbl_vld_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_MSB 19
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_LSB 19
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_FIELD_MASK 0x00080000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_TBL_VLD_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_te_csr::intreg_enable.loaded_but_no_proc_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_ENABLE_MSB 18
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_ENABLE_LSB 18
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_ENABLE_FIELD_MASK 0x00040000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_LOADED_BUT_NO_PROC_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_te_csr::intreg_enable.both_pend_went_up_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_WENT_UP_ENABLE_MSB 17
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_WENT_UP_ENABLE_LSB 17
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_WENT_UP_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_WENT_UP_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_WENT_UP_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_WENT_UP_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_WENT_UP_ENABLE_FIELD_MASK 0x00020000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_WENT_UP_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_WENT_UP_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_WENT_UP_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_te_csr::intreg_enable.pend_wo_proc_down_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_PROC_DOWN_ENABLE_MSB 16
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_PROC_DOWN_ENABLE_LSB 16
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_PROC_DOWN_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_PROC_DOWN_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_PROC_DOWN_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_PROC_DOWN_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_PROC_DOWN_ENABLE_FIELD_MASK 0x00010000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_PROC_DOWN_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_PROC_DOWN_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_PROC_DOWN_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_te_csr::intreg_enable.both_pend_down_enable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_DOWN_ENABLE_MSB 15
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_DOWN_ENABLE_LSB 15
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_DOWN_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_DOWN_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_DOWN_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_DOWN_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_DOWN_ENABLE_FIELD_MASK 0x00008000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_DOWN_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_DOWN_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_BOTH_PEND_DOWN_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_te_csr::intreg_enable.pend1_wo_pend0_enable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND1_WO_PEND0_ENABLE_MSB 14
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND1_WO_PEND0_ENABLE_LSB 14
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND1_WO_PEND0_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND1_WO_PEND0_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND1_WO_PEND0_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND1_WO_PEND0_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND1_WO_PEND0_ENABLE_FIELD_MASK 0x00004000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND1_WO_PEND0_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND1_WO_PEND0_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND1_WO_PEND0_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_te_csr::intreg_enable.pend_wo_wb_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_WB_ENABLE_MSB 13
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_WB_ENABLE_LSB 13
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_WB_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_WB_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_WB_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_WB_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_WB_ENABLE_FIELD_MASK 0x00002000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_WB_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_WB_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PEND_WO_WB_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_te_csr::intreg_enable.proc_tbl_vld_wo_proc_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PROC_TBL_VLD_WO_PROC_ENABLE_MSB 12
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PROC_TBL_VLD_WO_PROC_ENABLE_LSB 12
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PROC_TBL_VLD_WO_PROC_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PROC_TBL_VLD_WO_PROC_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PROC_TBL_VLD_WO_PROC_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PROC_TBL_VLD_WO_PROC_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PROC_TBL_VLD_WO_PROC_ENABLE_FIELD_MASK 0x00001000
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PROC_TBL_VLD_WO_PROC_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PROC_TBL_VLD_WO_PROC_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PROC_TBL_VLD_WO_PROC_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_te_csr::intreg_enable.axi_req_idx_fifo_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_REQ_IDX_FIFO_ENABLE_MSB 11
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_REQ_IDX_FIFO_ENABLE_LSB 11
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_REQ_IDX_FIFO_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_REQ_IDX_FIFO_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_REQ_IDX_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_REQ_IDX_FIFO_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_REQ_IDX_FIFO_ENABLE_FIELD_MASK 0x00000800
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_REQ_IDX_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_REQ_IDX_FIFO_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_REQ_IDX_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_te_csr::intreg_enable.mpu_req_idx_fifo_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MPU_REQ_IDX_FIFO_ENABLE_MSB 10
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MPU_REQ_IDX_FIFO_ENABLE_LSB 10
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MPU_REQ_IDX_FIFO_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MPU_REQ_IDX_FIFO_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MPU_REQ_IDX_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MPU_REQ_IDX_FIFO_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MPU_REQ_IDX_FIFO_ENABLE_FIELD_MASK 0x00000400
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MPU_REQ_IDX_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MPU_REQ_IDX_FIFO_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MPU_REQ_IDX_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_te_csr::intreg_enable.tcam_rsp_idx_fifo_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_RSP_IDX_FIFO_ENABLE_MSB 9
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_RSP_IDX_FIFO_ENABLE_LSB 9
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_RSP_IDX_FIFO_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_RSP_IDX_FIFO_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_RSP_IDX_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_RSP_IDX_FIFO_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_RSP_IDX_FIFO_ENABLE_FIELD_MASK 0x00000200
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_RSP_IDX_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_RSP_IDX_FIFO_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_RSP_IDX_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_te_csr::intreg_enable.tcam_req_idx_fifo_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_REQ_IDX_FIFO_ENABLE_MSB 8
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_REQ_IDX_FIFO_ENABLE_LSB 8
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_REQ_IDX_FIFO_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_REQ_IDX_FIFO_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_REQ_IDX_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_REQ_IDX_FIFO_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_REQ_IDX_FIFO_ENABLE_FIELD_MASK 0x00000100
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_REQ_IDX_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_REQ_IDX_FIFO_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TCAM_REQ_IDX_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_te_csr::intreg_enable.axi_bad_read_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_BAD_READ_ENABLE_MSB 7
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_BAD_READ_ENABLE_LSB 7
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_BAD_READ_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_BAD_READ_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_BAD_READ_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_BAD_READ_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_BAD_READ_ENABLE_FIELD_MASK 0x00000080
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_BAD_READ_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_BAD_READ_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_BAD_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_te_csr::intreg_enable.axi_rdrsp_err_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_RDRSP_ERR_ENABLE_MSB 6
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_RDRSP_ERR_ENABLE_LSB 6
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_RDRSP_ERR_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_RDRSP_ERR_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_RDRSP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_RDRSP_ERR_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_RDRSP_ERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_RDRSP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_RDRSP_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_AXI_RDRSP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_te_csr::intreg_enable.te2mpu_timeout_enable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TE2MPU_TIMEOUT_ENABLE_MSB 5
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TE2MPU_TIMEOUT_ENABLE_LSB 5
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TE2MPU_TIMEOUT_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TE2MPU_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TE2MPU_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TE2MPU_TIMEOUT_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TE2MPU_TIMEOUT_ENABLE_FIELD_MASK 0x00000020
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TE2MPU_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TE2MPU_TIMEOUT_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_TE2MPU_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_te_csr::intreg_enable.spurious_tcam_rsp_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_TCAM_RSP_ENABLE_MSB 4
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_TCAM_RSP_ENABLE_LSB 4
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_TCAM_RSP_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_TCAM_RSP_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_TCAM_RSP_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_TCAM_RSP_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_TCAM_RSP_ENABLE_FIELD_MASK 0x00000010
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_TCAM_RSP_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_TCAM_RSP_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_TCAM_RSP_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_te_csr::intreg_enable.spurious_axi_rsp_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_AXI_RSP_ENABLE_MSB 3
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_AXI_RSP_ENABLE_LSB 3
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_AXI_RSP_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_AXI_RSP_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_AXI_RSP_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_AXI_RSP_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_AXI_RSP_ENABLE_FIELD_MASK 0x00000008
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_AXI_RSP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_AXI_RSP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_SPURIOUS_AXI_RSP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_te_csr::intreg_enable.phv_max_size_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PHV_MAX_SIZE_ENABLE_MSB 2
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PHV_MAX_SIZE_ENABLE_LSB 2
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PHV_MAX_SIZE_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PHV_MAX_SIZE_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PHV_MAX_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PHV_MAX_SIZE_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PHV_MAX_SIZE_ENABLE_FIELD_MASK 0x00000004
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PHV_MAX_SIZE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PHV_MAX_SIZE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_PHV_MAX_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_te_csr::intreg_enable.miss_eop_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_EOP_ENABLE_MSB 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_EOP_ENABLE_LSB 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_EOP_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_EOP_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_EOP_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_EOP_ENABLE_FIELD_MASK 0x00000002
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_EOP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_EOP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::intreg_enable.miss_sop_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_SOP_ENABLE_MSB 0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_SOP_ENABLE_LSB 0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_SOP_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_SOP_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_SOP_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_SOP_ENABLE_FIELD_MASK 0x00000001
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_SOP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_SOP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_ERR_INT_ENABLE_CLEAR_MISS_SOP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_te_csr::int_info                                        */
/* Group template: cap_te_csr::intgrp                                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 76 */
#define CAP_TE_CSR_INT_INFO_SIZE 0x4
#define CAP_TE_CSR_INT_INFO_BYTE_SIZE 0x10
/* Register member: cap_te_csr::intgrp.intreg                              */
/* Register type referenced: cap_te_csr::int_info::intreg                  */
/* Register template referenced: cap_te_csr::intreg                        */
#define CAP_TE_CSR_INT_INFO_INTREG_OFFSET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_BYTE_OFFSET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_RESET_VALUE 0x00000000
#define CAP_TE_CSR_INT_INFO_INTREG_RESET_MASK 0xffffffff
#define CAP_TE_CSR_INT_INFO_INTREG_READ_MASK 0xffffffff
#define CAP_TE_CSR_INT_INFO_INTREG_WRITE_MASK 0x0001ffff
/* Register member: cap_te_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_te_csr::int_info::int_test_set            */
/* Register template referenced: cap_te_csr::intreg                        */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_OFFSET 0x1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_WRITE_MASK 0x0001ffff
/* Register member: cap_te_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_te_csr::int_info::int_enable_set          */
/* Register template referenced: cap_te_csr::intreg_enable                 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_OFFSET 0x2
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_WRITE_MASK 0x0001ffff
/* Register member: cap_te_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_te_csr::int_info::int_enable_clear        */
/* Register template referenced: cap_te_csr::intreg_enable                 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_WRITE_MASK 0x0001ffff

/* Register type: cap_te_csr::int_info::intreg                             */
/* Register template: cap_te_csr::intreg                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 12 */
/* Field member: cap_te_csr::intreg.profile_cam_miss_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_MISS_INTERRUPT_MSB 16
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_MISS_INTERRUPT_LSB 16
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_MISS_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_MISS_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_MISS_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_MISS_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_MISS_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_MISS_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_MISS_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_MISS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_te_csr::intreg.profile_cam_hit15_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT15_INTERRUPT_MSB 15
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT15_INTERRUPT_LSB 15
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT15_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT15_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT15_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT15_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT15_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT15_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT15_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT15_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_te_csr::intreg.profile_cam_hit14_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT14_INTERRUPT_MSB 14
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT14_INTERRUPT_LSB 14
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT14_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT14_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT14_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT14_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT14_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT14_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT14_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT14_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_te_csr::intreg.profile_cam_hit13_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT13_INTERRUPT_MSB 13
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT13_INTERRUPT_LSB 13
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT13_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT13_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT13_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT13_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT13_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT13_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT13_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT13_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_te_csr::intreg.profile_cam_hit12_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT12_INTERRUPT_MSB 12
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT12_INTERRUPT_LSB 12
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT12_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT12_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT12_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT12_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT12_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT12_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT12_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT12_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_te_csr::intreg.profile_cam_hit11_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT11_INTERRUPT_MSB 11
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT11_INTERRUPT_LSB 11
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT11_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT11_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT11_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT11_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT11_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT11_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT11_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT11_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_te_csr::intreg.profile_cam_hit10_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT10_INTERRUPT_MSB 10
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT10_INTERRUPT_LSB 10
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT10_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT10_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT10_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT10_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT10_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT10_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT10_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT10_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_te_csr::intreg.profile_cam_hit9_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT9_INTERRUPT_MSB 9
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT9_INTERRUPT_LSB 9
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT9_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT9_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT9_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT9_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT9_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT9_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT9_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_te_csr::intreg.profile_cam_hit8_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT8_INTERRUPT_MSB 8
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT8_INTERRUPT_LSB 8
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT8_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT8_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT8_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT8_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT8_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT8_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT8_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_te_csr::intreg.profile_cam_hit7_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT7_INTERRUPT_MSB 7
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT7_INTERRUPT_LSB 7
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT7_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT7_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT7_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT7_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT7_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT7_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT7_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_te_csr::intreg.profile_cam_hit6_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT6_INTERRUPT_MSB 6
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT6_INTERRUPT_LSB 6
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT6_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT6_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT6_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT6_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT6_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT6_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT6_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_te_csr::intreg.profile_cam_hit5_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT5_INTERRUPT_MSB 5
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT5_INTERRUPT_LSB 5
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT5_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT5_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT5_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT5_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT5_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_te_csr::intreg.profile_cam_hit4_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT4_INTERRUPT_MSB 4
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT4_INTERRUPT_LSB 4
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT4_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT4_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT4_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT4_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_te_csr::intreg.profile_cam_hit3_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT3_INTERRUPT_MSB 3
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT3_INTERRUPT_LSB 3
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT3_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT3_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT3_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT3_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_te_csr::intreg.profile_cam_hit2_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT2_INTERRUPT_MSB 2
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT2_INTERRUPT_LSB 2
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT2_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT2_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT2_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT2_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_te_csr::intreg.profile_cam_hit1_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT1_INTERRUPT_MSB 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT1_INTERRUPT_LSB 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT1_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT1_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT1_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT1_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::intreg.profile_cam_hit0_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT0_INTERRUPT_MSB 0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT0_INTERRUPT_LSB 0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT0_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT0_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT0_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT0_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_INFO_INTREG_PROFILE_CAM_HIT0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::int_info::int_test_set                       */
/* Register template: cap_te_csr::intreg                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 12 */
/* Field member: cap_te_csr::intreg.profile_cam_miss_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_MISS_INTERRUPT_MSB 16
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_MISS_INTERRUPT_LSB 16
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_MISS_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_MISS_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_MISS_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_MISS_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_MISS_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_MISS_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_MISS_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_MISS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_te_csr::intreg.profile_cam_hit15_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT15_INTERRUPT_MSB 15
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT15_INTERRUPT_LSB 15
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT15_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT15_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT15_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT15_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT15_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT15_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT15_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT15_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_te_csr::intreg.profile_cam_hit14_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT14_INTERRUPT_MSB 14
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT14_INTERRUPT_LSB 14
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT14_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT14_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT14_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT14_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT14_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT14_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT14_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT14_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_te_csr::intreg.profile_cam_hit13_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT13_INTERRUPT_MSB 13
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT13_INTERRUPT_LSB 13
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT13_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT13_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT13_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT13_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT13_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT13_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT13_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT13_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_te_csr::intreg.profile_cam_hit12_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT12_INTERRUPT_MSB 12
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT12_INTERRUPT_LSB 12
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT12_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT12_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT12_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT12_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT12_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT12_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT12_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT12_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_te_csr::intreg.profile_cam_hit11_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT11_INTERRUPT_MSB 11
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT11_INTERRUPT_LSB 11
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT11_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT11_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT11_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT11_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT11_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT11_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT11_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT11_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_te_csr::intreg.profile_cam_hit10_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT10_INTERRUPT_MSB 10
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT10_INTERRUPT_LSB 10
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT10_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT10_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT10_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT10_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT10_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT10_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT10_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT10_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_te_csr::intreg.profile_cam_hit9_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT9_INTERRUPT_MSB 9
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT9_INTERRUPT_LSB 9
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT9_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT9_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT9_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT9_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT9_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT9_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT9_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_te_csr::intreg.profile_cam_hit8_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT8_INTERRUPT_MSB 8
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT8_INTERRUPT_LSB 8
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT8_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT8_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT8_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT8_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT8_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT8_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT8_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_te_csr::intreg.profile_cam_hit7_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT7_INTERRUPT_MSB 7
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT7_INTERRUPT_LSB 7
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT7_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT7_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT7_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT7_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT7_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT7_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT7_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_te_csr::intreg.profile_cam_hit6_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT6_INTERRUPT_MSB 6
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT6_INTERRUPT_LSB 6
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT6_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT6_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT6_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT6_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT6_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT6_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT6_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_te_csr::intreg.profile_cam_hit5_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT5_INTERRUPT_MSB 5
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT5_INTERRUPT_LSB 5
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT5_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT5_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT5_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT5_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT5_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_te_csr::intreg.profile_cam_hit4_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT4_INTERRUPT_MSB 4
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT4_INTERRUPT_LSB 4
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT4_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT4_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT4_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT4_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_te_csr::intreg.profile_cam_hit3_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT3_INTERRUPT_MSB 3
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT3_INTERRUPT_LSB 3
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT3_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT3_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT3_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT3_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_te_csr::intreg.profile_cam_hit2_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT2_INTERRUPT_MSB 2
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT2_INTERRUPT_LSB 2
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT2_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT2_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT2_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT2_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_te_csr::intreg.profile_cam_hit1_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT1_INTERRUPT_MSB 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT1_INTERRUPT_LSB 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT1_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT1_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT1_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT1_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::intreg.profile_cam_hit0_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT0_INTERRUPT_MSB 0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT0_INTERRUPT_LSB 0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT0_INTERRUPT_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT0_INTERRUPT_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT0_INTERRUPT_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT0_INTERRUPT_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_INFO_INT_TEST_SET_PROFILE_CAM_HIT0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::int_info::int_enable_set                     */
/* Register template: cap_te_csr::intreg_enable                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 35 */
/* Field member: cap_te_csr::intreg_enable.profile_cam_miss_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_MISS_ENABLE_MSB 16
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_MISS_ENABLE_LSB 16
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_MISS_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_MISS_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_MISS_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_MISS_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_MISS_ENABLE_FIELD_MASK 0x00010000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_MISS_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_MISS_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_MISS_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit15_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT15_ENABLE_MSB 15
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT15_ENABLE_LSB 15
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT15_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT15_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT15_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT15_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT15_ENABLE_FIELD_MASK 0x00008000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT15_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT15_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT15_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit14_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT14_ENABLE_MSB 14
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT14_ENABLE_LSB 14
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT14_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT14_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT14_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT14_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT14_ENABLE_FIELD_MASK 0x00004000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT14_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT14_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT14_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit13_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT13_ENABLE_MSB 13
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT13_ENABLE_LSB 13
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT13_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT13_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT13_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT13_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT13_ENABLE_FIELD_MASK 0x00002000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT13_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT13_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT13_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit12_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT12_ENABLE_MSB 12
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT12_ENABLE_LSB 12
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT12_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT12_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT12_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT12_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT12_ENABLE_FIELD_MASK 0x00001000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT12_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT12_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT12_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit11_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT11_ENABLE_MSB 11
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT11_ENABLE_LSB 11
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT11_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT11_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT11_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT11_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT11_ENABLE_FIELD_MASK 0x00000800
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT11_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT11_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT11_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit10_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT10_ENABLE_MSB 10
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT10_ENABLE_LSB 10
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT10_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT10_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT10_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT10_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT10_ENABLE_FIELD_MASK 0x00000400
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT10_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT10_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT10_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit9_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT9_ENABLE_MSB 9
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT9_ENABLE_LSB 9
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT9_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT9_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT9_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT9_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT9_ENABLE_FIELD_MASK 0x00000200
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT9_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT9_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT9_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit8_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT8_ENABLE_MSB 8
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT8_ENABLE_LSB 8
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT8_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT8_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT8_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT8_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT8_ENABLE_FIELD_MASK 0x00000100
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT8_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT8_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT8_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit7_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT7_ENABLE_MSB 7
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT7_ENABLE_LSB 7
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT7_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT7_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT7_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT7_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT7_ENABLE_FIELD_MASK 0x00000080
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT7_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT7_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT7_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit6_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT6_ENABLE_MSB 6
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT6_ENABLE_LSB 6
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT6_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT6_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT6_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT6_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT6_ENABLE_FIELD_MASK 0x00000040
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT6_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT6_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT6_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit5_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT5_ENABLE_MSB 5
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT5_ENABLE_LSB 5
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT5_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT5_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT5_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT5_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT5_ENABLE_FIELD_MASK 0x00000020
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT5_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT5_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT5_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit4_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT4_ENABLE_MSB 4
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT4_ENABLE_LSB 4
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT4_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT4_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT4_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT4_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT4_ENABLE_FIELD_MASK 0x00000010
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit3_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT3_ENABLE_MSB 3
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT3_ENABLE_LSB 3
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT3_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT3_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT3_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT3_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT3_ENABLE_FIELD_MASK 0x00000008
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit2_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT2_ENABLE_MSB 2
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT2_ENABLE_LSB 2
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT2_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT2_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT2_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT2_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT2_ENABLE_FIELD_MASK 0x00000004
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit1_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT1_ENABLE_MSB 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT1_ENABLE_LSB 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT1_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT1_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT1_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT1_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT1_ENABLE_FIELD_MASK 0x00000002
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit0_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT0_ENABLE_MSB 0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT0_ENABLE_LSB 0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT0_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT0_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT0_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT0_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT0_ENABLE_FIELD_MASK 0x00000001
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_SET_PROFILE_CAM_HIT0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::int_info::int_enable_clear                   */
/* Register template: cap_te_csr::intreg_enable                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 35 */
/* Field member: cap_te_csr::intreg_enable.profile_cam_miss_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_MISS_ENABLE_MSB 16
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_MISS_ENABLE_LSB 16
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_MISS_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_MISS_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_MISS_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_MISS_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_MISS_ENABLE_FIELD_MASK 0x00010000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_MISS_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_MISS_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_MISS_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit15_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT15_ENABLE_MSB 15
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT15_ENABLE_LSB 15
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT15_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT15_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT15_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT15_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT15_ENABLE_FIELD_MASK 0x00008000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT15_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT15_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT15_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit14_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT14_ENABLE_MSB 14
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT14_ENABLE_LSB 14
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT14_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT14_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT14_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT14_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT14_ENABLE_FIELD_MASK 0x00004000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT14_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT14_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT14_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit13_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT13_ENABLE_MSB 13
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT13_ENABLE_LSB 13
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT13_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT13_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT13_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT13_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT13_ENABLE_FIELD_MASK 0x00002000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT13_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT13_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT13_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit12_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT12_ENABLE_MSB 12
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT12_ENABLE_LSB 12
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT12_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT12_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT12_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT12_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT12_ENABLE_FIELD_MASK 0x00001000
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT12_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT12_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT12_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit11_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT11_ENABLE_MSB 11
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT11_ENABLE_LSB 11
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT11_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT11_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT11_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT11_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT11_ENABLE_FIELD_MASK 0x00000800
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT11_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT11_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT11_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit10_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT10_ENABLE_MSB 10
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT10_ENABLE_LSB 10
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT10_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT10_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT10_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT10_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT10_ENABLE_FIELD_MASK 0x00000400
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT10_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT10_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT10_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit9_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT9_ENABLE_MSB 9
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT9_ENABLE_LSB 9
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT9_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT9_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT9_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT9_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT9_ENABLE_FIELD_MASK 0x00000200
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT9_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT9_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT9_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit8_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT8_ENABLE_MSB 8
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT8_ENABLE_LSB 8
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT8_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT8_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT8_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT8_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT8_ENABLE_FIELD_MASK 0x00000100
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT8_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT8_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT8_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit7_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT7_ENABLE_MSB 7
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT7_ENABLE_LSB 7
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT7_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT7_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT7_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT7_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT7_ENABLE_FIELD_MASK 0x00000080
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT7_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT7_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT7_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit6_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT6_ENABLE_MSB 6
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT6_ENABLE_LSB 6
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT6_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT6_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT6_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT6_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT6_ENABLE_FIELD_MASK 0x00000040
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT6_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT6_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT6_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit5_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT5_ENABLE_MSB 5
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT5_ENABLE_LSB 5
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT5_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT5_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT5_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT5_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT5_ENABLE_FIELD_MASK 0x00000020
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT5_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT5_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT5_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit4_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT4_ENABLE_MSB 4
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT4_ENABLE_LSB 4
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT4_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT4_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT4_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT4_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT4_ENABLE_FIELD_MASK 0x00000010
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit3_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT3_ENABLE_MSB 3
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT3_ENABLE_LSB 3
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT3_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT3_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT3_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT3_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT3_ENABLE_FIELD_MASK 0x00000008
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit2_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT2_ENABLE_MSB 2
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT2_ENABLE_LSB 2
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT2_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT2_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT2_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT2_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT2_ENABLE_FIELD_MASK 0x00000004
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit1_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT1_ENABLE_MSB 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT1_ENABLE_LSB 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT1_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT1_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT1_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT1_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT1_ENABLE_FIELD_MASK 0x00000002
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::intreg_enable.profile_cam_hit0_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT0_ENABLE_MSB 0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT0_ENABLE_LSB 0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT0_ENABLE_WIDTH 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT0_ENABLE_READ_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT0_ENABLE_WRITE_ACCESS 1
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT0_ENABLE_RESET 0x0
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT0_ENABLE_FIELD_MASK 0x00000001
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TE_CSR_INT_INFO_INT_ENABLE_CLEAR_PROFILE_CAM_HIT0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_te_csr::sta_peek                                */
/* Wide Register template: cap_te_csr::sta_peek                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 444 */
#define CAP_TE_CSR_STA_PEEK_SIZE 0x2
#define CAP_TE_CSR_STA_PEEK_BYTE_SIZE 0x8

/* Register type: cap_te_csr::sta_peek::sta_peek_0_2                       */
/* Register template: cap_te_csr::sta_peek::sta_peek_0_2                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 444 */
/* Field member: cap_te_csr::sta_peek::sta_peek_0_2.signals_31_0           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_SIGNALS_31_0_MSB 31
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_SIGNALS_31_0_LSB 0
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_SIGNALS_31_0_WIDTH 32
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_SIGNALS_31_0_READ_ACCESS 1
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_SIGNALS_31_0_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_SIGNALS_31_0_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_SIGNALS_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_SIGNALS_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_0_2_SIGNALS_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_peek::sta_peek_1_2                       */
/* Register template: cap_te_csr::sta_peek::sta_peek_1_2                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 444 */
/* Field member: cap_te_csr::sta_peek::sta_peek_1_2.signals_63_32          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_SIGNALS_63_32_MSB 31
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_SIGNALS_63_32_LSB 0
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_SIGNALS_63_32_WIDTH 32
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_SIGNALS_63_32_READ_ACCESS 1
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_SIGNALS_63_32_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_SIGNALS_63_32_FIELD_MASK 0xffffffff
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_SIGNALS_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_SIGNALS_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TE_CSR_STA_PEEK_STA_PEEK_1_2_SIGNALS_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_te_csr::sta_bist_done                                */
/* Register template: cap_te_csr::sta_bist_done                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 450 */
/* Field member: cap_te_csr::sta_bist_done.fail                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_BIST_DONE_FAIL_MSB 1
#define CAP_TE_CSR_STA_BIST_DONE_FAIL_LSB 1
#define CAP_TE_CSR_STA_BIST_DONE_FAIL_WIDTH 1
#define CAP_TE_CSR_STA_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_TE_CSR_STA_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BIST_DONE_FAIL_FIELD_MASK 0x00000002
#define CAP_TE_CSR_STA_BIST_DONE_FAIL_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_TE_CSR_STA_BIST_DONE_FAIL_SET(x) (((x) << 1) & 0x00000002)
#define CAP_TE_CSR_STA_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_te_csr::sta_bist_done.pass                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TE_CSR_STA_BIST_DONE_PASS_MSB 0
#define CAP_TE_CSR_STA_BIST_DONE_PASS_LSB 0
#define CAP_TE_CSR_STA_BIST_DONE_PASS_WIDTH 1
#define CAP_TE_CSR_STA_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_TE_CSR_STA_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_TE_CSR_STA_BIST_DONE_PASS_FIELD_MASK 0x00000001
#define CAP_TE_CSR_STA_BIST_DONE_PASS_GET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_STA_BIST_DONE_PASS_SET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_STA_BIST_DONE_PASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::cfg_bist                                     */
/* Register template: cap_te_csr::cfg_bist                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 457 */
/* Field member: cap_te_csr::cfg_bist.run                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_BIST_RUN_MSB 0
#define CAP_TE_CSR_CFG_BIST_RUN_LSB 0
#define CAP_TE_CSR_CFG_BIST_RUN_WIDTH 1
#define CAP_TE_CSR_CFG_BIST_RUN_READ_ACCESS 1
#define CAP_TE_CSR_CFG_BIST_RUN_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_BIST_RUN_RESET 0x0
#define CAP_TE_CSR_CFG_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_TE_CSR_CFG_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_te_csr::cfg_hbm_addr_align                           */
/* Register template: cap_te_csr::cfg_hbm_addr_align                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 463 */
/* Field member: cap_te_csr::cfg_hbm_addr_align.en                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_EN_MSB 0
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_EN_LSB 0
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_EN_WIDTH 1
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_EN_READ_ACCESS 1
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_EN_WRITE_ACCESS 1
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_EN_RESET 0x1
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_EN_FIELD_MASK 0x00000001
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_EN_GET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_EN_SET(x) ((x) & 0x00000001)
#define CAP_TE_CSR_CFG_HBM_ADDR_ALIGN_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_te_csr::CNT_stall                               */
/* Wide Register template: cap_te_csr::CNT_stall                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 470 */
#define CAP_TE_CSR_CNT_STALL_SIZE 0x2
#define CAP_TE_CSR_CNT_STALL_BYTE_SIZE 0x8

/* Register type: cap_te_csr::CNT_stall::CNT_stall_0_2                     */
/* Register template: cap_te_csr::CNT_stall::CNT_stall_0_2                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 470 */
/* Field member: cap_te_csr::CNT_stall::CNT_stall_0_2.reason1              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 479 */
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON1_MSB 31
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON1_LSB 16
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON1_WIDTH 16
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON1_READ_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON1_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON1_FIELD_MASK 0xffff0000
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_te_csr::CNT_stall::CNT_stall_0_2.reason0              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 471 */
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON0_MSB 15
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON0_LSB 0
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON0_WIDTH 16
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON0_READ_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON0_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON0_FIELD_MASK 0x0000ffff
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON0_GET(x) ((x) & 0x0000ffff)
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON0_SET(x) ((x) & 0x0000ffff)
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_0_2_REASON0_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_te_csr::CNT_stall::CNT_stall_1_2                     */
/* Register template: cap_te_csr::CNT_stall::CNT_stall_1_2                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 470 */
/* Field member: cap_te_csr::CNT_stall::CNT_stall_1_2.reason3              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 495 */
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON3_MSB 31
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON3_LSB 16
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON3_WIDTH 16
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON3_READ_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON3_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON3_FIELD_MASK 0xffff0000
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_te_csr::CNT_stall::CNT_stall_1_2.reason2              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 487 */
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON2_MSB 15
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON2_LSB 0
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON2_WIDTH 16
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON2_READ_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON2_WRITE_ACCESS 1
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON2_FIELD_MASK 0x0000ffff
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON2_GET(x) ((x) & 0x0000ffff)
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON2_SET(x) ((x) & 0x0000ffff)
#define CAP_TE_CSR_CNT_STALL_CNT_STALL_1_2_REASON2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_te_csr::cfg_table_profile_key            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 137 */
typedef struct {
   volatile uint32_t cfg_table_profile_key_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_table_profile_key_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_table_profile_key_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_te_csr_cfg_table_profile_key, *PTR_Cap_te_csr_cfg_table_profile_key;

/* Typedef for Wide Register: cap_te_csr::dhs_table_profile_ctrl_sram::entry */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 165 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_te_csr_dhs_table_profile_ctrl_sram_entry,
  *PTR_Cap_te_csr_dhs_table_profile_ctrl_sram_entry;

/* Typedef for Wide Memory: cap_te_csr::dhs_table_profile_ctrl_sram        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 158 */
typedef struct {
   volatile Cap_te_csr_dhs_table_profile_ctrl_sram_entry entry[0xc0]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x200];
} Cap_te_csr_dhs_table_profile_ctrl_sram,
  *PTR_Cap_te_csr_dhs_table_profile_ctrl_sram;

/* Typedef for Wide Register: cap_te_csr::cfg_table_property               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 200 */
typedef struct {
   volatile uint32_t cfg_table_property_0_7; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_table_property_1_7; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_table_property_2_7; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_table_property_3_7; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_table_property_4_7; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_table_property_5_7; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_table_property_6_7; /**< Offset 0x18 (R/W) */
   uint8_t _pad0[0x4];
} Cap_te_csr_cfg_table_property, *PTR_Cap_te_csr_cfg_table_property;

/* Typedef for Wide Register: cap_te_csr::cfg_table_mpu_const              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 233 */
typedef struct {
   volatile uint32_t cfg_table_mpu_const_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_table_mpu_const_1_2; /**< Offset 0x4 (R/W) */
} Cap_te_csr_cfg_table_mpu_const, *PTR_Cap_te_csr_cfg_table_mpu_const;

/* Typedef for Wide Register: cap_te_csr::sta_debug_bus                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 314 */
typedef struct {
   volatile uint32_t sta_debug_bus_0_8; /**< Offset 0x0 (R) */
   volatile uint32_t sta_debug_bus_1_8; /**< Offset 0x4 (R) */
   volatile uint32_t sta_debug_bus_2_8; /**< Offset 0x8 (R) */
   volatile uint32_t sta_debug_bus_3_8; /**< Offset 0xc (R) */
   volatile uint32_t sta_debug_bus_4_8; /**< Offset 0x10 (R) */
   volatile uint32_t sta_debug_bus_5_8; /**< Offset 0x14 (R) */
   volatile uint32_t sta_debug_bus_6_8; /**< Offset 0x18 (R) */
   volatile uint32_t sta_debug_bus_7_8; /**< Offset 0x1c (R) */
} Cap_te_csr_sta_debug_bus, *PTR_Cap_te_csr_sta_debug_bus;

/* Typedef for Wide Register: cap_te_csr::sta_wait_entry                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 345 */
typedef struct {
   volatile uint32_t sta_wait_entry_0_23; /**< Offset 0x0 (R) */
   volatile uint32_t sta_wait_entry_1_23; /**< Offset 0x4 (R) */
   volatile uint32_t sta_wait_entry_2_23; /**< Offset 0x8 (R) */
   volatile uint32_t sta_wait_entry_3_23; /**< Offset 0xc (R) */
   volatile uint32_t sta_wait_entry_4_23; /**< Offset 0x10 (R) */
   volatile uint32_t sta_wait_entry_5_23; /**< Offset 0x14 (R) */
   volatile uint32_t sta_wait_entry_6_23; /**< Offset 0x18 (R) */
   volatile uint32_t sta_wait_entry_7_23; /**< Offset 0x1c (R) */
   volatile uint32_t sta_wait_entry_8_23; /**< Offset 0x20 (R) */
   volatile uint32_t sta_wait_entry_9_23; /**< Offset 0x24 (R) */
   volatile uint32_t sta_wait_entry_10_23; /**< Offset 0x28 (R) */
   volatile uint32_t sta_wait_entry_11_23; /**< Offset 0x2c (R) */
   volatile uint32_t sta_wait_entry_12_23; /**< Offset 0x30 (R) */
   volatile uint32_t sta_wait_entry_13_23; /**< Offset 0x34 (R) */
   volatile uint32_t sta_wait_entry_14_23; /**< Offset 0x38 (R) */
   volatile uint32_t sta_wait_entry_15_23; /**< Offset 0x3c (R) */
   volatile uint32_t sta_wait_entry_16_23; /**< Offset 0x40 (R) */
   volatile uint32_t sta_wait_entry_17_23; /**< Offset 0x44 (R) */
   volatile uint32_t sta_wait_entry_18_23; /**< Offset 0x48 (R) */
   volatile uint32_t sta_wait_entry_19_23; /**< Offset 0x4c (R) */
   volatile uint32_t sta_wait_entry_20_23; /**< Offset 0x50 (R) */
   volatile uint32_t sta_wait_entry_21_23; /**< Offset 0x54 (R) */
   volatile uint32_t sta_wait_entry_22_23; /**< Offset 0x58 (R) */
   uint8_t _pad0[0x24];
} Cap_te_csr_sta_wait_entry, *PTR_Cap_te_csr_sta_wait_entry;

/* Typedef for Wide Register: cap_te_csr::sta_wait_fsm_states              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 354 */
typedef struct {
   volatile uint32_t sta_wait_fsm_states_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_wait_fsm_states_1_2; /**< Offset 0x4 (R) */
} Cap_te_csr_sta_wait_fsm_states, *PTR_Cap_te_csr_sta_wait_fsm_states;

/* Typedef for Wide Register: cap_te_csr::sta_wait                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 375 */
typedef struct {
   volatile uint32_t sta_wait_0_16; /**< Offset 0x0 (R) */
   volatile uint32_t sta_wait_1_16; /**< Offset 0x4 (R) */
   volatile uint32_t sta_wait_2_16; /**< Offset 0x8 (R) */
   volatile uint32_t sta_wait_3_16; /**< Offset 0xc (R) */
   volatile uint32_t sta_wait_4_16; /**< Offset 0x10 (R) */
   volatile uint32_t sta_wait_5_16; /**< Offset 0x14 (R) */
   volatile uint32_t sta_wait_6_16; /**< Offset 0x18 (R) */
   volatile uint32_t sta_wait_7_16; /**< Offset 0x1c (R) */
   volatile uint32_t sta_wait_8_16; /**< Offset 0x20 (R) */
   volatile uint32_t sta_wait_9_16; /**< Offset 0x24 (R) */
   volatile uint32_t sta_wait_10_16; /**< Offset 0x28 (R) */
   volatile uint32_t sta_wait_11_16; /**< Offset 0x2c (R) */
   volatile uint32_t sta_wait_12_16; /**< Offset 0x30 (R) */
   volatile uint32_t sta_wait_13_16; /**< Offset 0x34 (R) */
   volatile uint32_t sta_wait_14_16; /**< Offset 0x38 (R) */
   volatile uint32_t sta_wait_15_16; /**< Offset 0x3c (R) */
} Cap_te_csr_sta_wait, *PTR_Cap_te_csr_sta_wait;

/* Typedef for Wide Register: cap_te_csr::sta_bad_axi_read                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 391 */
typedef struct {
   volatile uint32_t sta_bad_axi_read_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_bad_axi_read_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_bad_axi_read_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_te_csr_sta_bad_axi_read, *PTR_Cap_te_csr_sta_bad_axi_read;

/* Typedef for Group: cap_te_csr::int_groups                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 401 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_te_csr_int_groups, *PTR_Cap_te_csr_int_groups;

/* Typedef for Group: cap_te_csr::int_err                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 402 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_te_csr_int_err, *PTR_Cap_te_csr_int_err;

/* Typedef for Group: cap_te_csr::int_info                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 424 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_te_csr_int_info, *PTR_Cap_te_csr_int_info;

/* Typedef for Wide Register: cap_te_csr::sta_peek                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 444 */
typedef struct {
   volatile uint32_t sta_peek_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_peek_1_2; /**< Offset 0x4 (R) */
} Cap_te_csr_sta_peek, *PTR_Cap_te_csr_sta_peek;

/* Typedef for Wide Register: cap_te_csr::CNT_stall                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 470 */
typedef struct {
   volatile uint32_t CNT_stall_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_stall_1_2; /**< Offset 0x4 (R/W) */
} Cap_te_csr_CNT_stall, *PTR_Cap_te_csr_CNT_stall;

/* Typedef for Addressmap: cap_te_csr                                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/te.gcsr, line: 506 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_global; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0x8];
   volatile Cap_te_csr_cfg_table_profile_key cfg_table_profile_key; /**< Offset 0x10 (R/W) */
   uint8_t _pad1[0x20];
   volatile uint32_t cfg_table_profile_cam[0x10]; /**< Offset 0x40 (R/W) */
   uint8_t _pad2[0x780];
   Cap_te_csr_dhs_table_profile_ctrl_sram dhs_table_profile_ctrl_sram; /**< Offset 0x800 (R/W) */
   volatile uint32_t cfg_table_profile_ctrl_sram_ext[0xc0]; /**< Offset 0x1000 (R/W) */
   uint8_t _pad3[0x100];
   volatile uint32_t cfg_table_profile[0x10]; /**< Offset 0x1400 (R/W) */
   uint8_t _pad4[0x1c0];
   volatile Cap_te_csr_cfg_table_property cfg_table_property[0x10]; /**< Offset 0x1600 (R/W) */
   volatile Cap_te_csr_cfg_table_mpu_const cfg_table_mpu_const[0x10]; /**< Offset 0x1800 (R/W) */
   uint8_t _pad5[0x380];
   volatile uint32_t cfg_km_profile_byte_sel[0x100]; /**< Offset 0x1c00 (R/W) */
   volatile uint32_t cfg_km_profile_bit_sel[0x80]; /**< Offset 0x2000 (R/W) */
   volatile uint32_t cfg_km_profile_bit_loc[0x10]; /**< Offset 0x2200 (R/W) */
   volatile uint32_t dhs_single_step; /**< Offset 0x2240 (R/W) */
   volatile uint32_t cnt_phv_in_sop; /**< Offset 0x2244 (R/W) */
   volatile uint32_t cnt_phv_in_eop; /**< Offset 0x2248 (R/W) */
   volatile uint32_t cnt_phv_out_sop; /**< Offset 0x224c (R/W) */
   volatile uint32_t cnt_phv_out_eop; /**< Offset 0x2250 (R/W) */
   volatile uint32_t cnt_axi_rdreq; /**< Offset 0x2254 (R/W) */
   volatile uint32_t cnt_axi_rdrsp; /**< Offset 0x2258 (R/W) */
   volatile uint32_t cnt_tcam_req; /**< Offset 0x225c (R/W) */
   volatile uint32_t cnt_tcam_rsp; /**< Offset 0x2260 (R/W) */
   uint8_t _pad6[0xc];
   volatile uint32_t cnt_mpu_out[0x4]; /**< Offset 0x2270 (R/W) */
   volatile uint32_t cfg_debug_bus; /**< Offset 0x2280 (R/W) */
   uint8_t _pad7[0x1c];
   volatile Cap_te_csr_sta_debug_bus sta_debug_bus; /**< Offset 0x22a0 (R) */
   volatile uint32_t cfg_addr_target; /**< Offset 0x22c0 (R/W) */
   volatile uint32_t cfg_read_wait_entry; /**< Offset 0x22c4 (R/W) */
   volatile uint32_t cfg_page_size; /**< Offset 0x22c8 (R/W) */
   volatile uint32_t cfg_timeout; /**< Offset 0x22cc (R/W) */
   uint8_t _pad8[0x30];
   volatile Cap_te_csr_sta_wait_entry sta_wait_entry; /**< Offset 0x2300 (R) */
   volatile Cap_te_csr_sta_wait_fsm_states sta_wait_fsm_states; /**< Offset 0x2380 (R) */
   uint8_t _pad9[0x38];
   volatile Cap_te_csr_sta_wait sta_wait; /**< Offset 0x23c0 (R) */
   volatile uint32_t sta_axi_err; /**< Offset 0x2400 (R) */
   uint8_t _pad10[0xc];
   volatile Cap_te_csr_sta_bad_axi_read sta_bad_axi_read; /**< Offset 0x2410 (R) */
   volatile uint32_t csr_intr; /**< Offset 0x2420 (R/W) */
   uint8_t _pad11[0xc];
   Cap_te_csr_int_groups int_groups; /**< Offset 0x2430 (R/W) */
   Cap_te_csr_int_err int_err; /**< Offset 0x2440 (R/W) */
   Cap_te_csr_int_info int_info; /**< Offset 0x2450 (R/W) */
   volatile Cap_te_csr_sta_peek sta_peek; /**< Offset 0x2460 (R) */
   volatile uint32_t sta_bist_done; /**< Offset 0x2468 (R) */
   volatile uint32_t cfg_bist; /**< Offset 0x246c (R/W) */
   volatile uint32_t cfg_hbm_addr_align; /**< Offset 0x2470 (R/W) */
   uint8_t _pad12[0x4];
   volatile Cap_te_csr_CNT_stall CNT_stall; /**< Offset 0x2478 (R/W) */
   uint8_t _pad13[0x1b80];
} Cap_te_csr, *PTR_Cap_te_csr;
#endif

#endif
