#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec 20 16:11:37 2022
# Process ID: 7508
# Current directory: D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.runs/synth_1
# Command line: vivado.exe -log smart_switch_2_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source smart_switch_2_2.tcl
# Log file: D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.runs/synth_1/smart_switch_2_2.vds
# Journal file: D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.runs/synth_1\vivado.jou
# Running On: DESKTOP-1RVA572, OS: Windows, CPU Frequency: 3312 MHz, CPU Physical cores: 4, Host memory: 17124 MB
#-----------------------------------------------------------
source smart_switch_2_2.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1276.293 ; gain = 10.445
Command: synth_design -top smart_switch_2_2 -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6372
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'smart_switch_2_2' [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/smart_switch_2_2.vhd:48]
INFO: [Synth 8-638] synthesizing module 'uc_switch' [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/uc_switch.vhd:52]
	Parameter level bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'out_reg' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/uc_switch.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'uc_switch' (0#1) [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/uc_switch.vhd:52]
INFO: [Synth 8-638] synthesizing module 'mux_2_1' [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/mux_2_1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux_2_1' (0#1) [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/mux_2_1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'demux_1_2' [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/demux_1_2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'demux_1_2' (0#1) [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/demux_1_2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'register_9' [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/register_6.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'register_9' (0#1) [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/register_6.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'smart_switch_2_2' (0#1) [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/smart_switch_2_2.vhd:48]
WARNING: [Synth 8-3848] Net sig_in0 in module/entity smart_switch_2_2 does not have driver. [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/smart_switch_2_2.vhd:52]
WARNING: [Synth 8-3848] Net sig_in1 in module/entity smart_switch_2_2 does not have driver. [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/smart_switch_2_2.vhd:53]
WARNING: [Synth 8-7129] Port out_reg[8] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[7] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[6] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[5] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[3] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[2] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[1] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[0] in module uc_switch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'src_reg' [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/uc_switch.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'dst_reg' [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/uc_switch.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/uc_switch.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (controllo/src_reg) is unused and will be removed from module smart_switch_2_2.
WARNING: [Synth 8-3332] Sequential element (controllo/dst_reg) is unused and will be removed from module smart_switch_2_2.
WARNING: [Synth 8-3332] Sequential element (controllo/next_state_reg) is unused and will be removed from module smart_switch_2_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     9|
|2     |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    27|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1276.293 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1276.293 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1276.293 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1276.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1276.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fda1a37f
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1276.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.runs/synth_1/smart_switch_2_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file smart_switch_2_2_utilization_synth.rpt -pb smart_switch_2_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 20 16:12:22 2022...
