Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/artmad/VLSI/VerilogLab/ALU/arithmetic_logic_unit/alu_tb_isim_beh.exe -prj /home/artmad/VLSI/VerilogLab/ALU/arithmetic_logic_unit/alu_tb_beh.prj work.alu_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/artmad/VLSI/VerilogLab/ALU/arithmetic_logic_unit/../rtlcode.v" into library work
Analyzing Verilog file "/home/artmad/VLSI/VerilogLab/ALU/arithmetic_logic_unit/../tbcode.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/artmad/VLSI/VerilogLab/ALU/arithmetic_logic_unit/../tbcode.v" Line 34: Size mismatch in connection of port <d_out>. Formal port size is 17-bit while actual signal size is 16-bit.
Completed static elaboration
Fuse Memory Usage: 82704 KB
Fuse CPU Usage: 4240 ms
Compiling module alu
Compiling module alu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/artmad/VLSI/VerilogLab/ALU/arithmetic_logic_unit/alu_tb_isim_beh.exe
Fuse Memory Usage: 380828 KB
Fuse CPU Usage: 4270 ms
GCC CPU Usage: 1290 ms
